irun: 11.10-s058: (c) Copyright 1995-2012 Cadence Design Systems, Inc.
TOOL:	irun	11.10-s058: Started on Apr 25, 2014 at 18:47:01 IST
irun
	-incdir /home/arnabd/work/SV/UART_VERIFICATION/testbench
	-incdir /home/arnabd/work/SV/UART_VERIFICATION/generic
	-incdir /home/arnabd/work/SV/UART_VERIFICATION/test_dir
	-incdir /home/arnabd/work/SV/UART_VERIFICATION/assertion
	-incdir /home/arnabd/work/SV/UART_VERIFICATION/coverage
	../../design/Rev1.1/toplevel/gh_uart_16550_amba_apb_wrapper.vhd
	../../design/Rev1.1/uart/gh_baud_rate_gen.vhd
	../../design/Rev1.1/uart/gh_binary2gray.vhd
	../../design/Rev1.1/uart/gh_counter_down_ce_ld_tc.vhd
	../../design/Rev1.1/uart/gh_counter_down_ce_ld.vhd
	../../design/Rev1.1/uart/gh_counter_integer_down.vhd
	../../design/Rev1.1/uart/gh_DECODE_3to8.vhd
	../../design/Rev1.1/uart/gh_edge_det.vhd
	../../design/Rev1.1/uart/gh_edge_det_XCD.vhd
	../../design/Rev1.1/uart/gh_fifo_async16_rcsr_wf.vhd
	../../design/Rev1.1/uart/gh_fifo_async16_sr.vhd
	../../design/Rev1.1/uart/gh_gray2binary.vhd
	../../design/Rev1.1/uart/gh_jkff.vhd
	../../design/Rev1.1/uart/gh_parity_gen_Serial.vhd
	../../design/Rev1.1/uart/gh_register_ce.vhd
	../../design/Rev1.1/uart/gh_shift_reg_PL_sl.vhd
	../../design/Rev1.1/uart/gh_shift_reg_se_sl.vhd
	../../design/Rev1.1/uart/gh_uart_16550.vhd
	../../design/Rev1.1/uart/gh_uart_Rx_8bit.vhd
	../../design/Rev1.1/uart/gh_uart_Tx_8bit.vhd
	../../testbench/topsim.sv
	-access +rwc
	-sv
	-v93
	-input ncsim.tcl
	-shm_dyn_probe
	-noassert
	-svseed 5678
	-coverage all
	-covfile covfile.ccf
	-COVOVERWRITE
Loading snapshot worklib.testbench:sv .................... Done
SVSEED set from command line: 5678
ncsim> source /software/Cadence_tools/IUS111/tools/inca/files/ncsimrc
ncsim> database -open waves  -shm -into waves.shm -default
Created default SHM database waves
ncsim> #probe -create top -depth all -vcd -waveform
ncsim> probe -create testbench -depth all -shm -waveform
Created probe 1
ncsim> probe -create testbench.u_monitor -depth all -shm -waveform
Created probe 2
ncsim> #probe -create top -memories -all testbench.u_spi_slave.mem -shm -waveform
ncsim> #probe -create top -memories -all top.u_simple_spi_top.rfifo.mem top.u_simple_spi_top.wfifo.mem -shm -waveform
ncsim> #probe -create top -memories -all top.u_monitor.read_fifo top.u_monitor.write_fifo -shm -waveform
ncsim> run 
ASSERT/WARNING (time 0 FS) from package ieee.STD_LOGIC_ARITH, this builtin function called  from process testbench.u_duv:U1:U31:$PROCESS_016 (architecture worklib.gh_fifo_async16_rcsr_wf:a)
Built-in relational argument contains a ('U', 'X', 'W', 'Z', '-') in an operand.
ASSERT/WARNING (time 0 FS) from package ieee.STD_LOGIC_ARITH, this builtin function called  from process testbench.u_duv:U1:U31:$PROCESS_015 (architecture worklib.gh_fifo_async16_rcsr_wf:a)
Built-in relational argument contains a ('U', 'X', 'W', 'Z', '-') in an operand.
ASSERT/WARNING (time 0 FS) from package ieee.STD_LOGIC_ARITH, this builtin function called  from process testbench.u_duv:U1:U31:$PROCESS_014 (architecture worklib.gh_fifo_async16_rcsr_wf:a)
Built-in relational argument contains a ('U', 'X', 'W', 'Z', '-') in an operand.
ASSERT/WARNING (time 0 FS) from package ieee.STD_LOGIC_ARITH, this builtin function called  from process testbench.u_duv:U1:U31:$PROCESS_013 (architecture worklib.gh_fifo_async16_rcsr_wf:a)
Built-in function result set to 'X' due to a ('U', 'X', 'W', 'Z', '-') in an operand.
ASSERT/WARNING (time 0 FS) from package ieee.STD_LOGIC_ARITH, this builtin function called  from process testbench.u_duv:U1:U31:$PROCESS_012 (architecture worklib.gh_fifo_async16_rcsr_wf:a)
Built-in relational argument contains a ('U', 'X', 'W', 'Z', '-') in an operand.
ASSERT/WARNING (time 0 FS) from package ieee.STD_LOGIC_ARITH, this builtin function called  from process testbench.u_duv:U1:U31:$PROCESS_008 (architecture worklib.gh_fifo_async16_rcsr_wf:a)
Built-in function result set to 'X' due to a ('U', 'X', 'W', 'Z', '-') in an operand.
ASSERT/WARNING (time 0 FS) from package ieee.STD_LOGIC_ARITH, this builtin function called  from process testbench.u_duv:U1:U31:$PROCESS_006 (architecture worklib.gh_fifo_async16_rcsr_wf:a)
Built-in relational argument contains a ('U', 'X', 'W', 'Z', '-') in an operand.
ASSERT/WARNING (time 0 FS) from package ieee.STD_LOGIC_ARITH, this builtin function called  from process testbench.u_duv:U1:U31:$PROCESS_003 (architecture worklib.gh_fifo_async16_rcsr_wf:a)
Built-in function result set to 'X' due to a ('U', 'X', 'W', 'Z', '-') in an operand.
ASSERT/WARNING (time 0 FS) from package ieee.STD_LOGIC_ARITH, this builtin function called  from process testbench.u_duv:U1:U31:$PROCESS_001 (architecture worklib.gh_fifo_async16_rcsr_wf:a)
Built-in conversion function argument contains ('U', 'X', 'W', 'Z', '-') in an operand (treated as '0').
ASSERT/WARNING (time 0 FS) from package ieee.STD_LOGIC_ARITH, this builtin function called  from process testbench.u_duv:U1:U28:$PROCESS_011 (architecture worklib.gh_fifo_async16_sr:a)
Built-in relational argument contains a ('U', 'X', 'W', 'Z', '-') in an operand.
ASSERT/WARNING (time 0 FS) from package ieee.STD_LOGIC_ARITH, this builtin function called  from process testbench.u_duv:U1:U28:$PROCESS_008 (architecture worklib.gh_fifo_async16_sr:a)
Built-in function result set to 'X' due to a ('U', 'X', 'W', 'Z', '-') in an operand.
ASSERT/WARNING (time 0 FS) from package ieee.STD_LOGIC_ARITH, this builtin function called  from process testbench.u_duv:U1:U28:$PROCESS_006 (architecture worklib.gh_fifo_async16_sr:a)
Built-in relational argument contains a ('U', 'X', 'W', 'Z', '-') in an operand.
ASSERT/WARNING (time 0 FS) from package ieee.STD_LOGIC_ARITH, this builtin function called  from process testbench.u_duv:U1:U28:$PROCESS_003 (architecture worklib.gh_fifo_async16_sr:a)
Built-in function result set to 'X' due to a ('U', 'X', 'W', 'Z', '-') in an operand.
ASSERT/WARNING (time 0 FS) from package ieee.STD_LOGIC_ARITH, this builtin function called  from process testbench.u_duv:U1:U28:$PROCESS_001 (architecture worklib.gh_fifo_async16_sr:a)
Built-in conversion function argument contains ('U', 'X', 'W', 'Z', '-') in an operand (treated as '0').
ASSERT/WARNING (time 0 FS) from package ieee.STD_LOGIC_ARITH, this builtin function called  from process testbench.u_duv:U1:u27:$PROCESS_007 (architecture worklib.gh_baud_rate_gen:a)
Built-in relational argument contains a ('U', 'X', 'W', 'Z', '-') in an operand.
ASSERT/WARNING (time 0 FS) from package ieee.STD_LOGIC_ARITH, this builtin function called  from process testbench.u_duv:U1:u27:$PROCESS_006 (architecture worklib.gh_baud_rate_gen:a)
Built-in relational argument contains a ('U', 'X', 'W', 'Z', '-') in an operand.
ASSERT/WARNING (time 0 FS) from package ieee.STD_LOGIC_ARITH, this builtin function called  from process testbench.u_duv:U1:u27:$PROCESS_000 (architecture worklib.gh_baud_rate_gen:a)
Built-in relational argument contains a ('U', 'X', 'W', 'Z', '-') in an operand.
DLL, DLM has changed                   0
INFO  @ 20ns : testbench	:	TEST-ENVIRONMENT STARTING
INFO  @ 20ns : $unit_0x68a90024.Root_Test_Admin.start	:	ROOT_TEST_ADMIN OBJECT ALIVE
random_object_id=          0                  20
INFO  @ 20ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          0
QUEUE_SIZE =           1                  20
IIR_REG_VAL = 11000001                  20
IIR_REG_TEMP = 11000001                  20
ASSERT/WARNING (time 20 NS) from package ieee.STD_LOGIC_ARITH, this builtin function called  from process testbench.u_duv:U1:u27:$PROCESS_006 (architecture worklib.gh_baud_rate_gen:a)
Built-in relational argument contains a ('U', 'X', 'W', 'Z', '-') in an operand.
ASSERT/WARNING (time 20 NS) from package ieee.STD_LOGIC_ARITH, this builtin function called  from process testbench.u_duv:U1:U31:$PROCESS_013 (architecture worklib.gh_fifo_async16_rcsr_wf:a)
Built-in function result set to 'X' due to a ('U', 'X', 'W', 'Z', '-') in an operand.
ASSERT/WARNING (time 20 NS) from package ieee.STD_LOGIC_ARITH, this builtin function called  from process testbench.u_duv:U1:U31:$PROCESS_013 (architecture worklib.gh_fifo_async16_rcsr_wf:a)
Built-in function result set to 'X' due to a ('U', 'X', 'W', 'Z', '-') in an operand.
ASSERT/WARNING (time 20 NS) from package ieee.STD_LOGIC_ARITH, this builtin function called  from process testbench.u_duv:U1:U31:$PROCESS_013 (architecture worklib.gh_fifo_async16_rcsr_wf:a)
Built-in function result set to 'X' due to a ('U', 'X', 'W', 'Z', '-') in an operand.
ASSERT/WARNING (time 20 NS) from package ieee.STD_LOGIC_ARITH, this builtin function called  from process testbench.u_duv:U1:U31:$PROCESS_013 (architecture worklib.gh_fifo_async16_rcsr_wf:a)
Built-in function result set to 'X' due to a ('U', 'X', 'W', 'Z', '-') in an operand.
DCDn = x
CTSn = x
DSRn = x
RIn = x
R:DCDn = 0
R:CTSn = 0
R:DSRn = 0
R:RIn = 0
REG:DCDn = x
REG:CTSn = x
REG:DSRn = x
REG:RIn = x
random_object_id=          6                1404
INFO  @ 1404ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          6
QUEUE_SIZE =           2                1404
DCDn = x
CTSn = x
DSRn = x
RIn = x
R:DCDn = 0
R:CTSn = 0
R:DSRn = 0
R:RIn = 0
REG:DCDn = x
REG:CTSn = x
REG:DSRn = x
REG:RIn = x
UART_FRAME_TRANSMIT: XMIT_FIFO is Empty after Reset -> 1946
GEN_COUNTER =           1                1946
Data = 10000000                1946
Mask = 00011111                1946
config Data = 01001000                1946
config Data = 10001000                1946
BAUD_VALUE =       19200
GEN_COUNTER =           2                1946
Data = 00000110                1946
Mask = 00000000                1946
config Data = 10011011                1946
config Data = 00000110                1946
GEN_COUNTER =           3                1946
Data = 00000000                1946
Mask = 00000000                1946
config Data = 10100001                1946
config Data = 00000000                1946
GEN_COUNTER =           4                1946
Data = 00011111                1946
Mask = 00011111                1946
config Data = 10101101                1946
config Data = 00001101                1946
GEN_COUNTER =           5                1946
Data = 00000100                1946
Mask = 00011011                1946
config Data = 10100010                1946
config Data = 00000110                1946
GEN_COUNTER =           6                1946
Data = 00000101                1946
Mask = 11110010                1946
config Data = 10000111                1946
config Data = 10000111                1946
TESTBENCH: DIFF_COUNTER =           6                1946




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Driver counter =           0                2070
SUCCESS APB: APB first cycle                 2121
SUCCESS APB: APB second cycle                 2221




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at                 2320
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10001000
DLAB = 0
addr_offst = 00                2320
write_reg: wr_data	=	10001000
byte_en	=	0001
Update bit fields                2320
TESTBENCH: DIFF_COUNTER =           5                2320
LCR_REG_VAL = 10001000                2320
LCR_REG_TEMP = 10001000                2320
Driver counter =           1                2370
SUCCESS APB: APB first cycle                 2421
SUCCESS APB: APB second cycle                 2521




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at                 2620
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00000110
DLAB = 1
addr_offst = 00                2620
write_reg: wr_data	=	00000110
byte_en	=	0001
Update bit fields                2620
TESTBENCH: DIFF_COUNTER =           4                2620
DLL_REG_VAL = 00000110                2620
DLL_REG_TEMP = 00000110                2620
DLL, DLM has changed                2620
Driver counter =           2                2670
SUCCESS APB: APB first cycle                 2721
SUCCESS APB: APB second cycle                 2821




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at                 2920
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00                2920
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields                2920
TESTBENCH: DIFF_COUNTER =           3                2920
Driver counter =           3                2970
SUCCESS APB: APB first cycle                 3021
SUCCESS APB: APB second cycle                 3121




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at                 3220
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00001101
DLAB = 1
addr_offst = 00                3220
write_reg: wr_data	=	00001101
byte_en	=	0001
Update bit fields                3220
TESTBENCH: DIFF_COUNTER =           2                3220
LCR_REG_VAL = 00001101                3220
LCR_REG_TEMP = 00001101                3220
Driver counter =           4                3270
SUCCESS APB: APB first cycle                 3321
SUCCESS APB: APB second cycle                 3421




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at                 3520
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00000110
DLAB = 0
addr_offst = 00                3520
write_reg: wr_data	=	00000110
byte_en	=	0001
Update bit fields                3520
TESTBENCH: DIFF_COUNTER =           1                3520
LCR_REG_VAL = 00000110                3520
LCR_REG_TEMP = 00000110                3520
Driver counter =           5                3570
SUCCESS APB: APB first cycle                 3621
SUCCESS APB: APB second cycle                 3721
Updating Regmap at                 3820
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 10000111
DLAB = 0
addr_offst = 00                3820
write_reg: wr_data	=	10000111
byte_en	=	0001
Update bit fields                3820
TESTBENCH: DIFF_COUNTER =           0                3820
FCR_REG_VAL = 10000111                3820
FCR_REG_TEMP = 10000111                3820
INFO  @ 4114ns : $unit_0x68a90024.uart_mode0.start	:	SUCCESS: XMIT FIFO CLEARED on XMIT FIFO RESET
INFO  @ 4114ns : $unit_0x68a90024.uart_mode0.start	:	SUCCESS: THRE SET due to XMIT FIFO CLEAR
INFO  @ 4114ns : $unit_0x68a90024.uart_mode0.start	:	SUCCESS: TXRDY goes Active on clearing XMIT FIFO
GEN_COUNTER =           7                4114
Data = 00000001                4114
Mask = 11110010                4114
config Data = 00000100                4114
config Data = 00000001                4114
TESTBENCH: DIFF_COUNTER =           1                4114




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =           6                4170
SUCCESS APB: APB first cycle                 4221
SUCCESS APB: APB second cycle                 4321
Updating Regmap at                 4420
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 00000001
DLAB = 0
addr_offst = 00                4420
write_reg: wr_data	=	00000001
byte_en	=	0001
Update bit fields                4420
TESTBENCH: DIFF_COUNTER =           0                4420
FCR_REG_VAL = 00000001                4420
FCR_REG_TEMP = 00000001                4420
GEN_COUNTER =           8                4656
Data = 00000001                4656
Mask = 11110010                4656
config Data = 00110101                4656
config Data = 00110001                4656
TESTBENCH: DIFF_COUNTER =           1                4656




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =           7                4770
SUCCESS APB: APB first cycle                 4821
SUCCESS APB: APB second cycle                 4921
Updating Regmap at                 5020
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00110001
DLAB = 0
addr_offst = 00                5020
write_reg: wr_data	=	00110001
byte_en	=	0001
Update bit fields                5020
data is 00110001
TESTBENCH: DIFF_COUNTER =           0                5020
LSR_REG_VAL = 00000000                5020
LSR_REG_TEMP = 00000000                5020
INFO  @ 5740ns : $unit_0x68a90024.uart_mode0.start	:	SUCCESS: TXRDYn goes inActive on writing to XMIT_FIFO
INFO  @ 10618ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
LSR_REG_VAL = 00100000               11160
LSR_REG_TEMP = 00100000               11160
INFO  @ 11220ns : $unit_0x68a90024.uart_mode0.start	:	SUCCESS: TXRDY goes Active on clearing XMIT FIFO
random_object_id=          3               12244
INFO  @ 12244ns : $unit_0x68a90024.uart_test.create_test_object	:	Generating Timeout Testcase Object
INFO  @ 12244ns : $unit_0x68a90024.uart_test.create_test_object	:	Created Timeout Testcase Object
INFO  @ 12244ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          3
QUEUE_SIZE =           3               12244
LCR_REG_VAL = 00000000               12320
LCR_REG_TEMP = 00000000               12320
LSR_REG_VAL = 01100000               12320
LSR_REG_TEMP = 01100000               12320
DLL_REG_VAL = 00000000               12320
DLL_REG_TEMP = 00000000               12320
DLL, DLM has changed               12320
GEN_COUNTER =           9               12520
Data = 10000000               12520
Mask = 00011111               12520
config Data = 01101001               12520
config Data = 10001001               12520
BAUD_VALUE =       19200
GEN_COUNTER =          10               12520
Data = 00000110               12520
Mask = 00000000               12520
config Data = 11000100               12520
config Data = 00000110               12520
GEN_COUNTER =          11               12520
Data = 00000000               12520
Mask = 00000000               12520
config Data = 01100000               12520
config Data = 00000000               12520
GEN_COUNTER =          12               12520
Data = 00011111               12520
Mask = 00011111               12520
config Data = 01101101               12520
config Data = 00001101               12520
LSR[0] is not Set after Reset -> 12520
GEN_COUNTER =          13               12520
Data = 01011111               12520
Mask = 01011111               12520
config Data = 00100111               12520
config Data = 00000111               12520
GEN_COUNTER =          14               12520
Data = 00000101               12520
Mask = 11111010               12520
config Data = 00100101               12520
config Data = 00100101               12520
Trigger-level = 10000000               12520
GEN_COUNTER =          15               12520
Data = 10000001               12520
Mask = 00111100               12520
config Data = 10010110               12520
config Data = 10010101               12520
DCDn = x
CTSn = x
DSRn = x
RIn = x
R:DCDn = 0
R:CTSn = 0
R:DSRn = 0
R:RIn = 0
REG:DCDn = x
REG:CTSn = x
REG:DSRn = x
REG:RIn = x
TESTBENCH: DIFF_COUNTER =           7               12520




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

TESTCASE: DIFF_COUNTER =           7               12620
Driver counter =           8               12670
SUCCESS APB: APB first cycle                12721
SUCCESS APB: APB second cycle                12821




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Updating Regmap at                12920
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10001001
DLAB = 0
addr_offst = 00               12920
write_reg: wr_data	=	10001001
byte_en	=	0001
Update bit fields               12920
TESTBENCH: DIFF_COUNTER =           6               12920
LCR_REG_VAL = 10001001               12920
LCR_REG_TEMP = 10001001               12920
Driver counter =           9               12970
SUCCESS APB: APB first cycle                13021
SUCCESS APB: APB second cycle                13121




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at                13220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00000110
DLAB = 1
addr_offst = 00               13220
write_reg: wr_data	=	00000110
byte_en	=	0001
Update bit fields               13220
TESTBENCH: DIFF_COUNTER =           5               13220
DLL_REG_VAL = 00000110               13220
DLL_REG_TEMP = 00000110               13220
DLL, DLM has changed               13220
Driver counter =          10               13270
SUCCESS APB: APB first cycle                13321
SUCCESS APB: APB second cycle                13421




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at                13520
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00               13520
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields               13520
TESTBENCH: DIFF_COUNTER =           4               13520
Driver counter =          11               13570
SUCCESS APB: APB first cycle                13621
SUCCESS APB: APB second cycle                13721




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at                13820
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00001101
DLAB = 1
addr_offst = 00               13820
write_reg: wr_data	=	00001101
byte_en	=	0001
Update bit fields               13820
TESTBENCH: DIFF_COUNTER =           3               13820
LCR_REG_VAL = 00001101               13820
LCR_REG_TEMP = 00001101               13820
Driver counter =          12               13870
SUCCESS APB: APB first cycle                13921
SUCCESS APB: APB second cycle                14021




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at                14120
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00000111
DLAB = 0
addr_offst = 00               14120
write_reg: wr_data	=	00000111
byte_en	=	0001
Update bit fields               14120
TESTBENCH: DIFF_COUNTER =           2               14120
LCR_REG_VAL = 00000111               14120
LCR_REG_TEMP = 00000111               14120
Driver counter =          13               14170
SUCCESS APB: APB first cycle                14221
SUCCESS APB: APB second cycle                14321




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at                14420
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00100101
DLAB = 0
addr_offst = 00               14420
write_reg: wr_data	=	00100101
byte_en	=	0001
Update bit fields               14420
TESTBENCH: DIFF_COUNTER =           1               14420
IER_REG_VAL = 00000101               14420
IER_REG_TEMP = 00000101               14420
Driver counter =          14               14470
SUCCESS APB: APB first cycle                14521
SUCCESS APB: APB second cycle                14621
Updating Regmap at                14720
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 10010101
DLAB = 0
addr_offst = 00               14720
write_reg: wr_data	=	10010101
byte_en	=	0001
Update bit fields               14720
TESTBENCH: DIFF_COUNTER =           0               14720
FCR_REG_VAL = 10000101               14720
FCR_REG_TEMP = 10000101               14720
REGMAP: CHAR_LENGTH =          11               14720
TESTCASE TRIGGER_DEPTH =           8               14720
TIMEOUT WAIT,           1 ->                14720
FRAME_COUNT =           1               14720
PAR_VAL = 0               14720
CHARACTER FRAME TIME =          11               14720
CHARACTER LENGTH = 11               14720
***** Starting detection on Receiver side *****14720
TIMEOUT WAIT,           2 ->                17664
TIMEOUT WAIT,           3 ->                20916
TIMEOUT WAIT,           4 ->                24168
TIMEOUT WAIT,           5 ->                27420
TIMEOUT WAIT,           6 ->                30672
TIMEOUT WAIT,           7 ->                33924
TIMEOUT WAIT,           8 ->                37176
TIMEOUT WAIT,           9 ->                40428
SUCCESS: rx_Start bit detected after 8 cycles40428
**** Initiate capturing frame bits ***********40428
TIMEOUT WAIT,          10 ->                43680
TIMEOUT WAIT,          11 ->                46932
TIMEOUT WAIT,          12 ->                50184
TIMEOUT WAIT,          13 ->                53436
TIMEOUT WAIT,          14 ->                56688
TIMEOUT WAIT,          15 ->                59940
TIMEOUT WAIT,          16 ->                63192
TIMEOUT WAIT,          17 ->                66444
TIMEOUT WAIT,          18 ->                69696
TIMEOUT WAIT,          19 ->                72948
TIMEOUT WAIT,          20 ->                76200
TIMEOUT WAIT,          21 ->                79452
TIMEOUT WAIT,          22 ->                82704
TIMEOUT WAIT,          23 ->                85956
TIMEOUT WAIT,          24 ->                89208
TIMEOUT WAIT,          25 ->                92460
TIMEOUT WAIT,          26 ->                95712
TIMEOUT WAIT,          27 ->                98964
TIMEOUT WAIT,          28 ->               102216
TIMEOUT WAIT,          29 ->               105468
TIMEOUT WAIT,          30 ->               108720
TIMEOUT WAIT,          31 ->               111972
TIMEOUT WAIT,          32 ->               115224
TIMEOUT WAIT,          33 ->               118476
TIMEOUT WAIT,          34 ->               121728
TIMEOUT WAIT,          35 ->               124980
TIMEOUT WAIT,          36 ->               128232
TIMEOUT WAIT,          37 ->               131484
TIMEOUT WAIT,          38 ->               134736
TIMEOUT WAIT,          39 ->               137988
TIMEOUT WAIT,          40 ->               141240
TIMEOUT WAIT,          41 ->               144492
TIMEOUT WAIT,          42 ->               147744
TIMEOUT WAIT,          43 ->               150996
TIMEOUT WAIT,          44 ->               154248
TIMEOUT WAIT,          45 ->               157500
TIMEOUT WAIT,          46 ->               160752
TIMEOUT WAIT,          47 ->               164004
TIMEOUT WAIT,          48 ->               167256
TIMEOUT WAIT,          49 ->               170508
TIMEOUT WAIT,          50 ->               173760
TIMEOUT WAIT,          51 ->               177012
TIMEOUT WAIT,          52 ->               180264
TIMEOUT WAIT,          53 ->               183516
TIMEOUT WAIT,          54 ->               186768
TIMEOUT WAIT,          55 ->               190020
TIMEOUT WAIT,          56 ->               193272
TIMEOUT WAIT,          57 ->               196524
TIMEOUT WAIT,          58 ->               199776
TIMEOUT WAIT,          59 ->               203028
TIMEOUT WAIT,          60 ->               206280
TIMEOUT WAIT,          61 ->               209532
TIMEOUT WAIT,          62 ->               212784
TIMEOUT WAIT,          63 ->               216036
TIMEOUT WAIT,          64 ->               219288
TIMEOUT WAIT,          65 ->               222540
TIMEOUT WAIT,          66 ->               225792
TIMEOUT WAIT,          67 ->               229044
TIMEOUT WAIT,          68 ->               232296
TIMEOUT WAIT,          69 ->               235548
TIMEOUT WAIT,          70 ->               238800
TIMEOUT WAIT,          71 ->               242052
TIMEOUT WAIT,          72 ->               245304
TIMEOUT WAIT,          73 ->               248556
TIMEOUT WAIT,          74 ->               251808
TIMEOUT WAIT,          75 ->               255060
TIMEOUT WAIT,          76 ->               258312
TIMEOUT WAIT,          77 ->               261564
TIMEOUT WAIT,          78 ->               264816
TIMEOUT WAIT,          79 ->               268068
TIMEOUT WAIT,          80 ->               271320
TIMEOUT WAIT,          81 ->               274572
TIMEOUT WAIT,          82 ->               277824
TIMEOUT WAIT,          83 ->               281076
TIMEOUT WAIT,          84 ->               284328
TIMEOUT WAIT,          85 ->               287580
TIMEOUT WAIT,          86 ->               290832
TIMEOUT WAIT,          87 ->               294084
TIMEOUT WAIT,          88 ->               297336
TIMEOUT WAIT,          89 ->               300588
TIMEOUT WAIT,          90 ->               303840
TIMEOUT WAIT,          91 ->               307092
TIMEOUT WAIT,          92 ->               310344
TIMEOUT WAIT,          93 ->               313596
TIMEOUT WAIT,          94 ->               316848
TIMEOUT WAIT,          95 ->               320100
TIMEOUT WAIT,          96 ->               323352
TIMEOUT WAIT,          97 ->               326604
TIMEOUT WAIT,          98 ->               329856
TIMEOUT WAIT,          99 ->               333108
TIMEOUT WAIT,         100 ->               336360
TIMEOUT WAIT,         101 ->               339612
TIMEOUT WAIT,         102 ->               342864
TIMEOUT WAIT,         103 ->               346116
TIMEOUT WAIT,         104 ->               349368
TIMEOUT WAIT,         105 ->               352620
TIMEOUT WAIT,         106 ->               355872
TIMEOUT WAIT,         107 ->               359124
TIMEOUT WAIT,         108 ->               362376
TIMEOUT WAIT,         109 ->               365628
TIMEOUT WAIT,         110 ->               368880
TIMEOUT WAIT,         111 ->               372132
TIMEOUT WAIT,         112 ->               375384
TIMEOUT WAIT,         113 ->               378636
TIMEOUT WAIT,         114 ->               381888
TIMEOUT WAIT,         115 ->               385140
TIMEOUT WAIT,         116 ->               388392
TIMEOUT WAIT,         117 ->               391644
TIMEOUT WAIT,         118 ->               394896
TIMEOUT WAIT,         119 ->               398148
TIMEOUT WAIT,         120 ->               401400
TIMEOUT WAIT,         121 ->               404652
TIMEOUT WAIT,         122 ->               407904
TIMEOUT WAIT,         123 ->               411156
TIMEOUT WAIT,         124 ->               414408
TIMEOUT WAIT,         125 ->               417660
TIMEOUT WAIT,         126 ->               420912
TIMEOUT WAIT,         127 ->               424164
TIMEOUT WAIT,         128 ->               427416
TIMEOUT WAIT,         129 ->               430668
TIMEOUT WAIT,         130 ->               433920
TIMEOUT WAIT,         131 ->               437172
TIMEOUT WAIT,         132 ->               440424
TIMEOUT WAIT,         133 ->               443676
TIMEOUT WAIT,         134 ->               446928
TIMEOUT WAIT,         135 ->               450180
TIMEOUT WAIT,         136 ->               453432
TIMEOUT WAIT,         137 ->               456684
Receiving frame without parity	->	456684
TIMEOUT WAIT,         138 ->               459936
TIMEOUT WAIT,         139 ->               463188
TIMEOUT WAIT,         140 ->               466440
TIMEOUT WAIT,         141 ->               469692
TIMEOUT WAIT,         142 ->               472944
TIMEOUT WAIT,         143 ->               476196
TIMEOUT WAIT,         144 ->               479448
TIMEOUT WAIT,         145 ->               482700
TIMEOUT WAIT,         146 ->               485952
TIMEOUT WAIT,         147 ->               489204
TIMEOUT WAIT,         148 ->               492456
TIMEOUT WAIT,         149 ->               495708
TIMEOUT WAIT,         150 ->               498960
TIMEOUT WAIT,         151 ->               502212
TIMEOUT WAIT,         152 ->               505464
TIMEOUT WAIT,         153 ->               508716
TIMEOUT WAIT,         154 ->               511968
TIMEOUT WAIT,         155 ->               515220
TIMEOUT WAIT,         156 ->               518472
TIMEOUT WAIT,         157 ->               521724
TIMEOUT WAIT,         158 ->               524976
TIMEOUT WAIT,         159 ->               528228
TIMEOUT WAIT,         160 ->               531480
TIMEOUT WAIT,         161 ->               534732
TIMEOUT WAIT,         162 ->               537984
TIMEOUT WAIT,         163 ->               541236
TIMEOUT WAIT,         164 ->               544488
TIMEOUT WAIT,         165 ->               547740
TIMEOUT WAIT,         166 ->               550992
TIMEOUT WAIT,         167 ->               554244
TIMEOUT WAIT,         168 ->               557496
TIMEOUT WAIT,         169 ->               560748
SUCCESS: STOP bit detected              560748
addr_offst = 00              560748
write_reg: wr_data	=	01100011
byte_en	=	0001
Update bit fields              560748
data is 01100011

LSR_REG_VAL = 01100001              561290
LSR_REG_TEMP = 01100001              561290
TIMEOUT WAIT,         170 ->               564000
TIMEOUT WAIT,         171 ->               567252
TIMEOUT WAIT,         172 ->               570504
TIMEOUT WAIT,         173 ->               573756
TIMEOUT WAIT,         174 ->               577008
TIMEOUT WAIT,         175 ->               580260
TIMEOUT WAIT,         176 ->               583512
TIMEOUT WAIT,         177 ->               586764
FRAME_COUNT =           2              586764
PAR_VAL = 1              586764
CHARACTER FRAME TIME =          11              586764
CHARACTER LENGTH = 11              586764
***** Starting detection on Receiver side *****586764
TIMEOUT WAIT,         178 ->               590016
TIMEOUT WAIT,         179 ->               593268
TIMEOUT WAIT,         180 ->               596520
TIMEOUT WAIT,         181 ->               599772
TIMEOUT WAIT,         182 ->               603024
TIMEOUT WAIT,         183 ->               606276
TIMEOUT WAIT,         184 ->               609528
TIMEOUT WAIT,         185 ->               612780
SUCCESS: rx_Start bit detected after 8 cycles612780
**** Initiate capturing frame bits ***********612780
TIMEOUT WAIT,         186 ->               616032
TIMEOUT WAIT,         187 ->               619284
TIMEOUT WAIT,         188 ->               622536
TIMEOUT WAIT,         189 ->               625788
TIMEOUT WAIT,         190 ->               629040
TIMEOUT WAIT,         191 ->               632292
TIMEOUT WAIT,         192 ->               635544
TIMEOUT WAIT,         193 ->               638796
TIMEOUT WAIT,         194 ->               642048
TIMEOUT WAIT,         195 ->               645300
TIMEOUT WAIT,         196 ->               648552
TIMEOUT WAIT,         197 ->               651804
TIMEOUT WAIT,         198 ->               655056
TIMEOUT WAIT,         199 ->               658308
TIMEOUT WAIT,         200 ->               661560
TIMEOUT WAIT,         201 ->               664812
TIMEOUT WAIT,         202 ->               668064
TIMEOUT WAIT,         203 ->               671316
TIMEOUT WAIT,         204 ->               674568
TIMEOUT WAIT,         205 ->               677820
TIMEOUT WAIT,         206 ->               681072
TIMEOUT WAIT,         207 ->               684324
TIMEOUT WAIT,         208 ->               687576
TIMEOUT WAIT,         209 ->               690828
TIMEOUT WAIT,         210 ->               694080
TIMEOUT WAIT,         211 ->               697332
TIMEOUT WAIT,         212 ->               700584
TIMEOUT WAIT,         213 ->               703836
TIMEOUT WAIT,         214 ->               707088
TIMEOUT WAIT,         215 ->               710340
TIMEOUT WAIT,         216 ->               713592
TIMEOUT WAIT,         217 ->               716844
TIMEOUT WAIT,         218 ->               720096
TIMEOUT WAIT,         219 ->               723348
TIMEOUT WAIT,         220 ->               726600
TIMEOUT WAIT,         221 ->               729852
TIMEOUT WAIT,         222 ->               733104
TIMEOUT WAIT,         223 ->               736356
TIMEOUT WAIT,         224 ->               739608
TIMEOUT WAIT,         225 ->               742860
TIMEOUT WAIT,         226 ->               746112
TIMEOUT WAIT,         227 ->               749364
TIMEOUT WAIT,         228 ->               752616
TIMEOUT WAIT,         229 ->               755868
TIMEOUT WAIT,         230 ->               759120
TIMEOUT WAIT,         231 ->               762372
TIMEOUT WAIT,         232 ->               765624
TIMEOUT WAIT,         233 ->               768876
TIMEOUT WAIT,         234 ->               772128
TIMEOUT WAIT,         235 ->               775380
TIMEOUT WAIT,         236 ->               778632
TIMEOUT WAIT,         237 ->               781884
TIMEOUT WAIT,         238 ->               785136
TIMEOUT WAIT,         239 ->               788388
TIMEOUT WAIT,         240 ->               791640
TIMEOUT WAIT,         241 ->               794892
TIMEOUT WAIT,         242 ->               798144
TIMEOUT WAIT,         243 ->               801396
TIMEOUT WAIT,         244 ->               804648
TIMEOUT WAIT,         245 ->               807900
TIMEOUT WAIT,         246 ->               811152
TIMEOUT WAIT,         247 ->               814404
TIMEOUT WAIT,         248 ->               817656
TIMEOUT WAIT,         249 ->               820908
TIMEOUT WAIT,         250 ->               824160
TIMEOUT WAIT,         251 ->               827412
TIMEOUT WAIT,         252 ->               830664
TIMEOUT WAIT,         253 ->               833916
TIMEOUT WAIT,         254 ->               837168
TIMEOUT WAIT,         255 ->               840420
TIMEOUT WAIT,         256 ->               843672
TIMEOUT WAIT,         257 ->               846924
TIMEOUT WAIT,         258 ->               850176
TIMEOUT WAIT,         259 ->               853428
TIMEOUT WAIT,         260 ->               856680
TIMEOUT WAIT,         261 ->               859932
TIMEOUT WAIT,         262 ->               863184
TIMEOUT WAIT,         263 ->               866436
TIMEOUT WAIT,         264 ->               869688
TIMEOUT WAIT,         265 ->               872940
TIMEOUT WAIT,         266 ->               876192
TIMEOUT WAIT,         267 ->               879444
TIMEOUT WAIT,         268 ->               882696
TIMEOUT WAIT,         269 ->               885948
TIMEOUT WAIT,         270 ->               889200
TIMEOUT WAIT,         271 ->               892452
TIMEOUT WAIT,         272 ->               895704
TIMEOUT WAIT,         273 ->               898956
TIMEOUT WAIT,         274 ->               902208
TIMEOUT WAIT,         275 ->               905460
TIMEOUT WAIT,         276 ->               908712
TIMEOUT WAIT,         277 ->               911964
TIMEOUT WAIT,         278 ->               915216
TIMEOUT WAIT,         279 ->               918468
TIMEOUT WAIT,         280 ->               921720
TIMEOUT WAIT,         281 ->               924972
TIMEOUT WAIT,         282 ->               928224
TIMEOUT WAIT,         283 ->               931476
TIMEOUT WAIT,         284 ->               934728
TIMEOUT WAIT,         285 ->               937980
TIMEOUT WAIT,         286 ->               941232
TIMEOUT WAIT,         287 ->               944484
TIMEOUT WAIT,         288 ->               947736
TIMEOUT WAIT,         289 ->               950988
TIMEOUT WAIT,         290 ->               954240
TIMEOUT WAIT,         291 ->               957492
TIMEOUT WAIT,         292 ->               960744
TIMEOUT WAIT,         293 ->               963996
TIMEOUT WAIT,         294 ->               967248
TIMEOUT WAIT,         295 ->               970500
TIMEOUT WAIT,         296 ->               973752
TIMEOUT WAIT,         297 ->               977004
TIMEOUT WAIT,         298 ->               980256
TIMEOUT WAIT,         299 ->               983508
TIMEOUT WAIT,         300 ->               986760
TIMEOUT WAIT,         301 ->               990012
TIMEOUT WAIT,         302 ->               993264
TIMEOUT WAIT,         303 ->               996516
TIMEOUT WAIT,         304 ->               999768
TIMEOUT WAIT,         305 ->              1003020
TIMEOUT WAIT,         306 ->              1006272
TIMEOUT WAIT,         307 ->              1009524
TIMEOUT WAIT,         308 ->              1012776
TIMEOUT WAIT,         309 ->              1016028
TIMEOUT WAIT,         310 ->              1019280
TIMEOUT WAIT,         311 ->              1022532
TIMEOUT WAIT,         312 ->              1025784
TIMEOUT WAIT,         313 ->              1029036
Receiving frame without parity	->	1029036
TIMEOUT WAIT,         314 ->              1032288
TIMEOUT WAIT,         315 ->              1035540
TIMEOUT WAIT,         316 ->              1038792
TIMEOUT WAIT,         317 ->              1042044
TIMEOUT WAIT,         318 ->              1045296
TIMEOUT WAIT,         319 ->              1048548
TIMEOUT WAIT,         320 ->              1051800
TIMEOUT WAIT,         321 ->              1055052
TIMEOUT WAIT,         322 ->              1058304
TIMEOUT WAIT,         323 ->              1061556
TIMEOUT WAIT,         324 ->              1064808
TIMEOUT WAIT,         325 ->              1068060
TIMEOUT WAIT,         326 ->              1071312
TIMEOUT WAIT,         327 ->              1074564
TIMEOUT WAIT,         328 ->              1077816
TIMEOUT WAIT,         329 ->              1081068
TIMEOUT WAIT,         330 ->              1084320
TIMEOUT WAIT,         331 ->              1087572
TIMEOUT WAIT,         332 ->              1090824
TIMEOUT WAIT,         333 ->              1094076
TIMEOUT WAIT,         334 ->              1097328
TIMEOUT WAIT,         335 ->              1100580
TIMEOUT WAIT,         336 ->              1103832
TIMEOUT WAIT,         337 ->              1107084
TIMEOUT WAIT,         338 ->              1110336
TIMEOUT WAIT,         339 ->              1113588
TIMEOUT WAIT,         340 ->              1116840
TIMEOUT WAIT,         341 ->              1120092
TIMEOUT WAIT,         342 ->              1123344
TIMEOUT WAIT,         343 ->              1126596
TIMEOUT WAIT,         344 ->              1129848
TIMEOUT WAIT,         345 ->              1133100
SUCCESS: STOP bit detected             1133100
addr_offst = 00             1133100
write_reg: wr_data	=	00001101
byte_en	=	0001
Update bit fields             1133100
data is 00001101

TIMEOUT WAIT,         346 ->              1136352
TIMEOUT WAIT,         347 ->              1139604
TIMEOUT WAIT,         348 ->              1142856
TIMEOUT WAIT,         349 ->              1146108
TIMEOUT WAIT,         350 ->              1149360
TIMEOUT WAIT,         351 ->              1152612
TIMEOUT WAIT,         352 ->              1155864
TIMEOUT WAIT,         353 ->              1159116
FRAME_COUNT =           3             1159116
PAR_VAL = 0             1159116
CHARACTER FRAME TIME =          11             1159116
CHARACTER LENGTH = 11             1159116
***** Starting detection on Receiver side *****1159116
TIMEOUT WAIT,         354 ->              1162368
TIMEOUT WAIT,         355 ->              1165620
TIMEOUT WAIT,         356 ->              1168872
TIMEOUT WAIT,         357 ->              1172124
TIMEOUT WAIT,         358 ->              1175376
TIMEOUT WAIT,         359 ->              1178628
TIMEOUT WAIT,         360 ->              1181880
TIMEOUT WAIT,         361 ->              1185132
SUCCESS: rx_Start bit detected after 8 cycles1185132
**** Initiate capturing frame bits ***********1185132
TIMEOUT WAIT,         362 ->              1188384
TIMEOUT WAIT,         363 ->              1191636
TIMEOUT WAIT,         364 ->              1194888
TIMEOUT WAIT,         365 ->              1198140
TIMEOUT WAIT,         366 ->              1201392
TIMEOUT WAIT,         367 ->              1204644
TIMEOUT WAIT,         368 ->              1207896
TIMEOUT WAIT,         369 ->              1211148
TIMEOUT WAIT,         370 ->              1214400
TIMEOUT WAIT,         371 ->              1217652
TIMEOUT WAIT,         372 ->              1220904
TIMEOUT WAIT,         373 ->              1224156
TIMEOUT WAIT,         374 ->              1227408
TIMEOUT WAIT,         375 ->              1230660
TIMEOUT WAIT,         376 ->              1233912
TIMEOUT WAIT,         377 ->              1237164
TIMEOUT WAIT,         378 ->              1240416
TIMEOUT WAIT,         379 ->              1243668
TIMEOUT WAIT,         380 ->              1246920
TIMEOUT WAIT,         381 ->              1250172
TIMEOUT WAIT,         382 ->              1253424
TIMEOUT WAIT,         383 ->              1256676
TIMEOUT WAIT,         384 ->              1259928
TIMEOUT WAIT,         385 ->              1263180
TIMEOUT WAIT,         386 ->              1266432
TIMEOUT WAIT,         387 ->              1269684
TIMEOUT WAIT,         388 ->              1272936
TIMEOUT WAIT,         389 ->              1276188
TIMEOUT WAIT,         390 ->              1279440
TIMEOUT WAIT,         391 ->              1282692
TIMEOUT WAIT,         392 ->              1285944
TIMEOUT WAIT,         393 ->              1289196
TIMEOUT WAIT,         394 ->              1292448
TIMEOUT WAIT,         395 ->              1295700
TIMEOUT WAIT,         396 ->              1298952
TIMEOUT WAIT,         397 ->              1302204
TIMEOUT WAIT,         398 ->              1305456
TIMEOUT WAIT,         399 ->              1308708
TIMEOUT WAIT,         400 ->              1311960
TIMEOUT WAIT,         401 ->              1315212
TIMEOUT WAIT,         402 ->              1318464
TIMEOUT WAIT,         403 ->              1321716
TIMEOUT WAIT,         404 ->              1324968
TIMEOUT WAIT,         405 ->              1328220
TIMEOUT WAIT,         406 ->              1331472
TIMEOUT WAIT,         407 ->              1334724
TIMEOUT WAIT,         408 ->              1337976
TIMEOUT WAIT,         409 ->              1341228
TIMEOUT WAIT,         410 ->              1344480
TIMEOUT WAIT,         411 ->              1347732
TIMEOUT WAIT,         412 ->              1350984
TIMEOUT WAIT,         413 ->              1354236
TIMEOUT WAIT,         414 ->              1357488
TIMEOUT WAIT,         415 ->              1360740
TIMEOUT WAIT,         416 ->              1363992
TIMEOUT WAIT,         417 ->              1367244
TIMEOUT WAIT,         418 ->              1370496
TIMEOUT WAIT,         419 ->              1373748
TIMEOUT WAIT,         420 ->              1377000
TIMEOUT WAIT,         421 ->              1380252
TIMEOUT WAIT,         422 ->              1383504
TIMEOUT WAIT,         423 ->              1386756
TIMEOUT WAIT,         424 ->              1390008
TIMEOUT WAIT,         425 ->              1393260
TIMEOUT WAIT,         426 ->              1396512
TIMEOUT WAIT,         427 ->              1399764
TIMEOUT WAIT,         428 ->              1403016
TIMEOUT WAIT,         429 ->              1406268
TIMEOUT WAIT,         430 ->              1409520
TIMEOUT WAIT,         431 ->              1412772
TIMEOUT WAIT,         432 ->              1416024
TIMEOUT WAIT,         433 ->              1419276
TIMEOUT WAIT,         434 ->              1422528
TIMEOUT WAIT,         435 ->              1425780
TIMEOUT WAIT,         436 ->              1429032
TIMEOUT WAIT,         437 ->              1432284
TIMEOUT WAIT,         438 ->              1435536
TIMEOUT WAIT,         439 ->              1438788
TIMEOUT WAIT,         440 ->              1442040
TIMEOUT WAIT,         441 ->              1445292
TIMEOUT WAIT,         442 ->              1448544
TIMEOUT WAIT,         443 ->              1451796
TIMEOUT WAIT,         444 ->              1455048
TIMEOUT WAIT,         445 ->              1458300
TIMEOUT WAIT,         446 ->              1461552
TIMEOUT WAIT,         447 ->              1464804
TIMEOUT WAIT,         448 ->              1468056
TIMEOUT WAIT,         449 ->              1471308
TIMEOUT WAIT,         450 ->              1474560
TIMEOUT WAIT,         451 ->              1477812
TIMEOUT WAIT,         452 ->              1481064
TIMEOUT WAIT,         453 ->              1484316
TIMEOUT WAIT,         454 ->              1487568
TIMEOUT WAIT,         455 ->              1490820
TIMEOUT WAIT,         456 ->              1494072
TIMEOUT WAIT,         457 ->              1497324
TIMEOUT WAIT,         458 ->              1500576
TIMEOUT WAIT,         459 ->              1503828
TIMEOUT WAIT,         460 ->              1507080
TIMEOUT WAIT,         461 ->              1510332
TIMEOUT WAIT,         462 ->              1513584
TIMEOUT WAIT,         463 ->              1516836
TIMEOUT WAIT,         464 ->              1520088
TIMEOUT WAIT,         465 ->              1523340
TIMEOUT WAIT,         466 ->              1526592
TIMEOUT WAIT,         467 ->              1529844
TIMEOUT WAIT,         468 ->              1533096
TIMEOUT WAIT,         469 ->              1536348
TIMEOUT WAIT,         470 ->              1539600
TIMEOUT WAIT,         471 ->              1542852
TIMEOUT WAIT,         472 ->              1546104
TIMEOUT WAIT,         473 ->              1549356
TIMEOUT WAIT,         474 ->              1552608
TIMEOUT WAIT,         475 ->              1555860
TIMEOUT WAIT,         476 ->              1559112
TIMEOUT WAIT,         477 ->              1562364
TIMEOUT WAIT,         478 ->              1565616
TIMEOUT WAIT,         479 ->              1568868
TIMEOUT WAIT,         480 ->              1572120
TIMEOUT WAIT,         481 ->              1575372
TIMEOUT WAIT,         482 ->              1578624
TIMEOUT WAIT,         483 ->              1581876
TIMEOUT WAIT,         484 ->              1585128
TIMEOUT WAIT,         485 ->              1588380
TIMEOUT WAIT,         486 ->              1591632
TIMEOUT WAIT,         487 ->              1594884
TIMEOUT WAIT,         488 ->              1598136
TIMEOUT WAIT,         489 ->              1601388
Receiving frame without parity	->	1601388
TIMEOUT WAIT,         490 ->              1604640
TIMEOUT WAIT,         491 ->              1607892
TIMEOUT WAIT,         492 ->              1611144
TIMEOUT WAIT,         493 ->              1614396
TIMEOUT WAIT,         494 ->              1617648
TIMEOUT WAIT,         495 ->              1620900
TIMEOUT WAIT,         496 ->              1624152
TIMEOUT WAIT,         497 ->              1627404
TIMEOUT WAIT,         498 ->              1630656
TIMEOUT WAIT,         499 ->              1633908
TIMEOUT WAIT,         500 ->              1637160
TIMEOUT WAIT,         501 ->              1640412
TIMEOUT WAIT,         502 ->              1643664
TIMEOUT WAIT,         503 ->              1646916
TIMEOUT WAIT,         504 ->              1650168
TIMEOUT WAIT,         505 ->              1653420
TIMEOUT WAIT,         506 ->              1656672
TIMEOUT WAIT,         507 ->              1659924
TIMEOUT WAIT,         508 ->              1663176
TIMEOUT WAIT,         509 ->              1666428
TIMEOUT WAIT,         510 ->              1669680
TIMEOUT WAIT,         511 ->              1672932
TIMEOUT WAIT,         512 ->              1676184
TIMEOUT WAIT,         513 ->              1679436
TIMEOUT WAIT,         514 ->              1682688
TIMEOUT WAIT,         515 ->              1685940
TIMEOUT WAIT,         516 ->              1689192
TIMEOUT WAIT,         517 ->              1692444
TIMEOUT WAIT,         518 ->              1695696
TIMEOUT WAIT,         519 ->              1698948
TIMEOUT WAIT,         520 ->              1702200
TIMEOUT WAIT,         521 ->              1705452
SUCCESS: STOP bit detected             1705452
addr_offst = 00             1705452
write_reg: wr_data	=	10001101
byte_en	=	0001
Update bit fields             1705452
data is 10001101

TIMEOUT WAIT,         522 ->              1708704
TIMEOUT WAIT,         523 ->              1711956
TIMEOUT WAIT,         524 ->              1715208
TIMEOUT WAIT,         525 ->              1718460
TIMEOUT WAIT,         526 ->              1721712
TIMEOUT WAIT,         527 ->              1724964
TIMEOUT WAIT,         528 ->              1728216
TIMEOUT WAIT,         529 ->              1731468
FRAME_COUNT =           4             1731468
PAR_VAL = 0             1731468
CHARACTER FRAME TIME =          11             1731468
CHARACTER LENGTH = 11             1731468
***** Starting detection on Receiver side *****1731468
TIMEOUT WAIT,         530 ->              1734720
TIMEOUT WAIT,         531 ->              1737972
TIMEOUT WAIT,         532 ->              1741224
TIMEOUT WAIT,         533 ->              1744476
TIMEOUT WAIT,         534 ->              1747728
TIMEOUT WAIT,         535 ->              1750980
TIMEOUT WAIT,         536 ->              1754232
TIMEOUT WAIT,         537 ->              1757484
SUCCESS: rx_Start bit detected after 8 cycles1757484
**** Initiate capturing frame bits ***********1757484
TIMEOUT WAIT,         538 ->              1760736
TIMEOUT WAIT,         539 ->              1763988
TIMEOUT WAIT,         540 ->              1767240
TIMEOUT WAIT,         541 ->              1770492
TIMEOUT WAIT,         542 ->              1773744
TIMEOUT WAIT,         543 ->              1776996
TIMEOUT WAIT,         544 ->              1780248
TIMEOUT WAIT,         545 ->              1783500
TIMEOUT WAIT,         546 ->              1786752
TIMEOUT WAIT,         547 ->              1790004
TIMEOUT WAIT,         548 ->              1793256
TIMEOUT WAIT,         549 ->              1796508
TIMEOUT WAIT,         550 ->              1799760
TIMEOUT WAIT,         551 ->              1803012
TIMEOUT WAIT,         552 ->              1806264
TIMEOUT WAIT,         553 ->              1809516
TIMEOUT WAIT,         554 ->              1812768
TIMEOUT WAIT,         555 ->              1816020
TIMEOUT WAIT,         556 ->              1819272
TIMEOUT WAIT,         557 ->              1822524
TIMEOUT WAIT,         558 ->              1825776
TIMEOUT WAIT,         559 ->              1829028
TIMEOUT WAIT,         560 ->              1832280
TIMEOUT WAIT,         561 ->              1835532
TIMEOUT WAIT,         562 ->              1838784
TIMEOUT WAIT,         563 ->              1842036
TIMEOUT WAIT,         564 ->              1845288
TIMEOUT WAIT,         565 ->              1848540
TIMEOUT WAIT,         566 ->              1851792
TIMEOUT WAIT,         567 ->              1855044
TIMEOUT WAIT,         568 ->              1858296
TIMEOUT WAIT,         569 ->              1861548
TIMEOUT WAIT,         570 ->              1864800
TIMEOUT WAIT,         571 ->              1868052
TIMEOUT WAIT,         572 ->              1871304
TIMEOUT WAIT,         573 ->              1874556
TIMEOUT WAIT,         574 ->              1877808
TIMEOUT WAIT,         575 ->              1881060
TIMEOUT WAIT,         576 ->              1884312
TIMEOUT WAIT,         577 ->              1887564
TIMEOUT WAIT,         578 ->              1890816
TIMEOUT WAIT,         579 ->              1894068
TIMEOUT WAIT,         580 ->              1897320
TIMEOUT WAIT,         581 ->              1900572
TIMEOUT WAIT,         582 ->              1903824
TIMEOUT WAIT,         583 ->              1907076
TIMEOUT WAIT,         584 ->              1910328
TIMEOUT WAIT,         585 ->              1913580
TIMEOUT WAIT,         586 ->              1916832
TIMEOUT WAIT,         587 ->              1920084
TIMEOUT WAIT,         588 ->              1923336
TIMEOUT WAIT,         589 ->              1926588
TIMEOUT WAIT,         590 ->              1929840
TIMEOUT WAIT,         591 ->              1933092
TIMEOUT WAIT,         592 ->              1936344
TIMEOUT WAIT,         593 ->              1939596
TIMEOUT WAIT,         594 ->              1942848
TIMEOUT WAIT,         595 ->              1946100
TIMEOUT WAIT,         596 ->              1949352
TIMEOUT WAIT,         597 ->              1952604
TIMEOUT WAIT,         598 ->              1955856
TIMEOUT WAIT,         599 ->              1959108
TIMEOUT WAIT,         600 ->              1962360
TIMEOUT WAIT,         601 ->              1965612
TIMEOUT WAIT,         602 ->              1968864
TIMEOUT WAIT,         603 ->              1972116
TIMEOUT WAIT,         604 ->              1975368
TIMEOUT WAIT,         605 ->              1978620
TIMEOUT WAIT,         606 ->              1981872
TIMEOUT WAIT,         607 ->              1985124
TIMEOUT WAIT,         608 ->              1988376
TIMEOUT WAIT,         609 ->              1991628
TIMEOUT WAIT,         610 ->              1994880
TIMEOUT WAIT,         611 ->              1998132
TIMEOUT WAIT,         612 ->              2001384
TIMEOUT WAIT,         613 ->              2004636
TIMEOUT WAIT,         614 ->              2007888
TIMEOUT WAIT,         615 ->              2011140
TIMEOUT WAIT,         616 ->              2014392
TIMEOUT WAIT,         617 ->              2017644
TIMEOUT WAIT,         618 ->              2020896
TIMEOUT WAIT,         619 ->              2024148
TIMEOUT WAIT,         620 ->              2027400
TIMEOUT WAIT,         621 ->              2030652
TIMEOUT WAIT,         622 ->              2033904
TIMEOUT WAIT,         623 ->              2037156
TIMEOUT WAIT,         624 ->              2040408
TIMEOUT WAIT,         625 ->              2043660
TIMEOUT WAIT,         626 ->              2046912
TIMEOUT WAIT,         627 ->              2050164
TIMEOUT WAIT,         628 ->              2053416
TIMEOUT WAIT,         629 ->              2056668
TIMEOUT WAIT,         630 ->              2059920
TIMEOUT WAIT,         631 ->              2063172
TIMEOUT WAIT,         632 ->              2066424
TIMEOUT WAIT,         633 ->              2069676
TIMEOUT WAIT,         634 ->              2072928
TIMEOUT WAIT,         635 ->              2076180
TIMEOUT WAIT,         636 ->              2079432
TIMEOUT WAIT,         637 ->              2082684
TIMEOUT WAIT,         638 ->              2085936
TIMEOUT WAIT,         639 ->              2089188
TIMEOUT WAIT,         640 ->              2092440
TIMEOUT WAIT,         641 ->              2095692
TIMEOUT WAIT,         642 ->              2098944
TIMEOUT WAIT,         643 ->              2102196
TIMEOUT WAIT,         644 ->              2105448
TIMEOUT WAIT,         645 ->              2108700
TIMEOUT WAIT,         646 ->              2111952
TIMEOUT WAIT,         647 ->              2115204
TIMEOUT WAIT,         648 ->              2118456
TIMEOUT WAIT,         649 ->              2121708
TIMEOUT WAIT,         650 ->              2124960
TIMEOUT WAIT,         651 ->              2128212
TIMEOUT WAIT,         652 ->              2131464
TIMEOUT WAIT,         653 ->              2134716
TIMEOUT WAIT,         654 ->              2137968
TIMEOUT WAIT,         655 ->              2141220
TIMEOUT WAIT,         656 ->              2144472
TIMEOUT WAIT,         657 ->              2147724
TIMEOUT WAIT,         658 ->              2150976
TIMEOUT WAIT,         659 ->              2154228
TIMEOUT WAIT,         660 ->              2157480
TIMEOUT WAIT,         661 ->              2160732
TIMEOUT WAIT,         662 ->              2163984
TIMEOUT WAIT,         663 ->              2167236
TIMEOUT WAIT,         664 ->              2170488
TIMEOUT WAIT,         665 ->              2173740
Receiving frame without parity	->	2173740
TIMEOUT WAIT,         666 ->              2176992
TIMEOUT WAIT,         667 ->              2180244
TIMEOUT WAIT,         668 ->              2183496
TIMEOUT WAIT,         669 ->              2186748
TIMEOUT WAIT,         670 ->              2190000
TIMEOUT WAIT,         671 ->              2193252
TIMEOUT WAIT,         672 ->              2196504
TIMEOUT WAIT,         673 ->              2199756
TIMEOUT WAIT,         674 ->              2203008
TIMEOUT WAIT,         675 ->              2206260
TIMEOUT WAIT,         676 ->              2209512
TIMEOUT WAIT,         677 ->              2212764
TIMEOUT WAIT,         678 ->              2216016
TIMEOUT WAIT,         679 ->              2219268
TIMEOUT WAIT,         680 ->              2222520
TIMEOUT WAIT,         681 ->              2225772
TIMEOUT WAIT,         682 ->              2229024
TIMEOUT WAIT,         683 ->              2232276
TIMEOUT WAIT,         684 ->              2235528
TIMEOUT WAIT,         685 ->              2238780
TIMEOUT WAIT,         686 ->              2242032
TIMEOUT WAIT,         687 ->              2245284
TIMEOUT WAIT,         688 ->              2248536
TIMEOUT WAIT,         689 ->              2251788
TIMEOUT WAIT,         690 ->              2255040
TIMEOUT WAIT,         691 ->              2258292
TIMEOUT WAIT,         692 ->              2261544
TIMEOUT WAIT,         693 ->              2264796
TIMEOUT WAIT,         694 ->              2268048
TIMEOUT WAIT,         695 ->              2271300
TIMEOUT WAIT,         696 ->              2274552
TIMEOUT WAIT,         697 ->              2277804
SUCCESS: STOP bit detected             2277804
addr_offst = 00             2277804
write_reg: wr_data	=	01100101
byte_en	=	0001
Update bit fields             2277804
data is 01100101

TIMEOUT WAIT,         698 ->              2281056
TIMEOUT WAIT,         699 ->              2284308
TIMEOUT WAIT,         700 ->              2287560
TIMEOUT WAIT,         701 ->              2290812
TIMEOUT WAIT,         702 ->              2294064
TIMEOUT WAIT,         703 ->              2297316
TIMEOUT WAIT,         704 ->              2300568
TIMEOUT WAIT,         705 ->              2303820
FRAME_COUNT =           5             2303820
PAR_VAL = 0             2303820
CHARACTER FRAME TIME =          11             2303820
CHARACTER LENGTH = 11             2303820
***** Starting detection on Receiver side *****2303820
TIMEOUT WAIT,         706 ->              2307072
TIMEOUT WAIT,         707 ->              2310324
TIMEOUT WAIT,         708 ->              2313576
TIMEOUT WAIT,         709 ->              2316828
TIMEOUT WAIT,         710 ->              2320080
TIMEOUT WAIT,         711 ->              2323332
TIMEOUT WAIT,         712 ->              2326584
TIMEOUT WAIT,         713 ->              2329836
SUCCESS: rx_Start bit detected after 8 cycles2329836
**** Initiate capturing frame bits ***********2329836
TIMEOUT WAIT,         714 ->              2333088
TIMEOUT WAIT,         715 ->              2336340
TIMEOUT WAIT,         716 ->              2339592
TIMEOUT WAIT,         717 ->              2342844
TIMEOUT WAIT,         718 ->              2346096
TIMEOUT WAIT,         719 ->              2349348
TIMEOUT WAIT,         720 ->              2352600
TIMEOUT WAIT,         721 ->              2355852
TIMEOUT WAIT,         722 ->              2359104
TIMEOUT WAIT,         723 ->              2362356
TIMEOUT WAIT,         724 ->              2365608
TIMEOUT WAIT,         725 ->              2368860
TIMEOUT WAIT,         726 ->              2372112
TIMEOUT WAIT,         727 ->              2375364
TIMEOUT WAIT,         728 ->              2378616
TIMEOUT WAIT,         729 ->              2381868
TIMEOUT WAIT,         730 ->              2385120
TIMEOUT WAIT,         731 ->              2388372
TIMEOUT WAIT,         732 ->              2391624
TIMEOUT WAIT,         733 ->              2394876
TIMEOUT WAIT,         734 ->              2398128
TIMEOUT WAIT,         735 ->              2401380
TIMEOUT WAIT,         736 ->              2404632
TIMEOUT WAIT,         737 ->              2407884
TIMEOUT WAIT,         738 ->              2411136
TIMEOUT WAIT,         739 ->              2414388
TIMEOUT WAIT,         740 ->              2417640
TIMEOUT WAIT,         741 ->              2420892
TIMEOUT WAIT,         742 ->              2424144
TIMEOUT WAIT,         743 ->              2427396
TIMEOUT WAIT,         744 ->              2430648
TIMEOUT WAIT,         745 ->              2433900
TIMEOUT WAIT,         746 ->              2437152
TIMEOUT WAIT,         747 ->              2440404
TIMEOUT WAIT,         748 ->              2443656
TIMEOUT WAIT,         749 ->              2446908
TIMEOUT WAIT,         750 ->              2450160
TIMEOUT WAIT,         751 ->              2453412
TIMEOUT WAIT,         752 ->              2456664
TIMEOUT WAIT,         753 ->              2459916
TIMEOUT WAIT,         754 ->              2463168
TIMEOUT WAIT,         755 ->              2466420
TIMEOUT WAIT,         756 ->              2469672
TIMEOUT WAIT,         757 ->              2472924
TIMEOUT WAIT,         758 ->              2476176
TIMEOUT WAIT,         759 ->              2479428
TIMEOUT WAIT,         760 ->              2482680
TIMEOUT WAIT,         761 ->              2485932
TIMEOUT WAIT,         762 ->              2489184
TIMEOUT WAIT,         763 ->              2492436
TIMEOUT WAIT,         764 ->              2495688
TIMEOUT WAIT,         765 ->              2498940
TIMEOUT WAIT,         766 ->              2502192
TIMEOUT WAIT,         767 ->              2505444
TIMEOUT WAIT,         768 ->              2508696
TIMEOUT WAIT,         769 ->              2511948
TIMEOUT WAIT,         770 ->              2515200
TIMEOUT WAIT,         771 ->              2518452
TIMEOUT WAIT,         772 ->              2521704
TIMEOUT WAIT,         773 ->              2524956
TIMEOUT WAIT,         774 ->              2528208
TIMEOUT WAIT,         775 ->              2531460
TIMEOUT WAIT,         776 ->              2534712
TIMEOUT WAIT,         777 ->              2537964
TIMEOUT WAIT,         778 ->              2541216
TIMEOUT WAIT,         779 ->              2544468
TIMEOUT WAIT,         780 ->              2547720
TIMEOUT WAIT,         781 ->              2550972
TIMEOUT WAIT,         782 ->              2554224
TIMEOUT WAIT,         783 ->              2557476
TIMEOUT WAIT,         784 ->              2560728
TIMEOUT WAIT,         785 ->              2563980
TIMEOUT WAIT,         786 ->              2567232
TIMEOUT WAIT,         787 ->              2570484
TIMEOUT WAIT,         788 ->              2573736
TIMEOUT WAIT,         789 ->              2576988
TIMEOUT WAIT,         790 ->              2580240
TIMEOUT WAIT,         791 ->              2583492
TIMEOUT WAIT,         792 ->              2586744
TIMEOUT WAIT,         793 ->              2589996
TIMEOUT WAIT,         794 ->              2593248
TIMEOUT WAIT,         795 ->              2596500
TIMEOUT WAIT,         796 ->              2599752
TIMEOUT WAIT,         797 ->              2603004
TIMEOUT WAIT,         798 ->              2606256
TIMEOUT WAIT,         799 ->              2609508
TIMEOUT WAIT,         800 ->              2612760
TIMEOUT WAIT,         801 ->              2616012
TIMEOUT WAIT,         802 ->              2619264
TIMEOUT WAIT,         803 ->              2622516
TIMEOUT WAIT,         804 ->              2625768
TIMEOUT WAIT,         805 ->              2629020
TIMEOUT WAIT,         806 ->              2632272
TIMEOUT WAIT,         807 ->              2635524
TIMEOUT WAIT,         808 ->              2638776
TIMEOUT WAIT,         809 ->              2642028
TIMEOUT WAIT,         810 ->              2645280
TIMEOUT WAIT,         811 ->              2648532
TIMEOUT WAIT,         812 ->              2651784
TIMEOUT WAIT,         813 ->              2655036
TIMEOUT WAIT,         814 ->              2658288
TIMEOUT WAIT,         815 ->              2661540
TIMEOUT WAIT,         816 ->              2664792
TIMEOUT WAIT,         817 ->              2668044
TIMEOUT WAIT,         818 ->              2671296
TIMEOUT WAIT,         819 ->              2674548
TIMEOUT WAIT,         820 ->              2677800
TIMEOUT WAIT,         821 ->              2681052
TIMEOUT WAIT,         822 ->              2684304
TIMEOUT WAIT,         823 ->              2687556
TIMEOUT WAIT,         824 ->              2690808
TIMEOUT WAIT,         825 ->              2694060
TIMEOUT WAIT,         826 ->              2697312
TIMEOUT WAIT,         827 ->              2700564
TIMEOUT WAIT,         828 ->              2703816
TIMEOUT WAIT,         829 ->              2707068
TIMEOUT WAIT,         830 ->              2710320
TIMEOUT WAIT,         831 ->              2713572
TIMEOUT WAIT,         832 ->              2716824
TIMEOUT WAIT,         833 ->              2720076
TIMEOUT WAIT,         834 ->              2723328
TIMEOUT WAIT,         835 ->              2726580
TIMEOUT WAIT,         836 ->              2729832
TIMEOUT WAIT,         837 ->              2733084
TIMEOUT WAIT,         838 ->              2736336
TIMEOUT WAIT,         839 ->              2739588
TIMEOUT WAIT,         840 ->              2742840
TIMEOUT WAIT,         841 ->              2746092
Receiving frame without parity	->	2746092
TIMEOUT WAIT,         842 ->              2749344
TIMEOUT WAIT,         843 ->              2752596
TIMEOUT WAIT,         844 ->              2755848
TIMEOUT WAIT,         845 ->              2759100
TIMEOUT WAIT,         846 ->              2762352
TIMEOUT WAIT,         847 ->              2765604
TIMEOUT WAIT,         848 ->              2768856
TIMEOUT WAIT,         849 ->              2772108
TIMEOUT WAIT,         850 ->              2775360
TIMEOUT WAIT,         851 ->              2778612
TIMEOUT WAIT,         852 ->              2781864
TIMEOUT WAIT,         853 ->              2785116
TIMEOUT WAIT,         854 ->              2788368
TIMEOUT WAIT,         855 ->              2791620
TIMEOUT WAIT,         856 ->              2794872
TIMEOUT WAIT,         857 ->              2798124
TIMEOUT WAIT,         858 ->              2801376
TIMEOUT WAIT,         859 ->              2804628
TIMEOUT WAIT,         860 ->              2807880
TIMEOUT WAIT,         861 ->              2811132
TIMEOUT WAIT,         862 ->              2814384
TIMEOUT WAIT,         863 ->              2817636
TIMEOUT WAIT,         864 ->              2820888
TIMEOUT WAIT,         865 ->              2824140
TIMEOUT WAIT,         866 ->              2827392
TIMEOUT WAIT,         867 ->              2830644
TIMEOUT WAIT,         868 ->              2833896
TIMEOUT WAIT,         869 ->              2837148
TIMEOUT WAIT,         870 ->              2840400
TIMEOUT WAIT,         871 ->              2843652
TIMEOUT WAIT,         872 ->              2846904
TIMEOUT WAIT,         873 ->              2850156
SUCCESS: STOP bit detected             2850156
addr_offst = 00             2850156
write_reg: wr_data	=	00010010
byte_en	=	0001
Update bit fields             2850156
data is 00010010

TIMEOUT WAIT,         874 ->              2853408
TIMEOUT WAIT,         875 ->              2856660
TIMEOUT WAIT,         876 ->              2859912
TIMEOUT WAIT,         877 ->              2863164
TIMEOUT WAIT,         878 ->              2866416
TIMEOUT WAIT,         879 ->              2869668
TIMEOUT WAIT,         880 ->              2872920
TIMEOUT WAIT,         881 ->              2876172
FRAME_COUNT =           6             2876172
PAR_VAL = 1             2876172
CHARACTER FRAME TIME =          11             2876172
CHARACTER LENGTH = 11             2876172
***** Starting detection on Receiver side *****2876172
TIMEOUT WAIT,         882 ->              2879424
TIMEOUT WAIT,         883 ->              2882676
TIMEOUT WAIT,         884 ->              2885928
TIMEOUT WAIT,         885 ->              2889180
TIMEOUT WAIT,         886 ->              2892432
TIMEOUT WAIT,         887 ->              2895684
TIMEOUT WAIT,         888 ->              2898936
TIMEOUT WAIT,         889 ->              2902188
SUCCESS: rx_Start bit detected after 8 cycles2902188
**** Initiate capturing frame bits ***********2902188
TIMEOUT WAIT,         890 ->              2905440
TIMEOUT WAIT,         891 ->              2908692
TIMEOUT WAIT,         892 ->              2911944
TIMEOUT WAIT,         893 ->              2915196
TIMEOUT WAIT,         894 ->              2918448
TIMEOUT WAIT,         895 ->              2921700
TIMEOUT WAIT,         896 ->              2924952
TIMEOUT WAIT,         897 ->              2928204
TIMEOUT WAIT,         898 ->              2931456
TIMEOUT WAIT,         899 ->              2934708
TIMEOUT WAIT,         900 ->              2937960
TIMEOUT WAIT,         901 ->              2941212
TIMEOUT WAIT,         902 ->              2944464
TIMEOUT WAIT,         903 ->              2947716
TIMEOUT WAIT,         904 ->              2950968
TIMEOUT WAIT,         905 ->              2954220
TIMEOUT WAIT,         906 ->              2957472
TIMEOUT WAIT,         907 ->              2960724
TIMEOUT WAIT,         908 ->              2963976
TIMEOUT WAIT,         909 ->              2967228
TIMEOUT WAIT,         910 ->              2970480
TIMEOUT WAIT,         911 ->              2973732
TIMEOUT WAIT,         912 ->              2976984
TIMEOUT WAIT,         913 ->              2980236
TIMEOUT WAIT,         914 ->              2983488
TIMEOUT WAIT,         915 ->              2986740
TIMEOUT WAIT,         916 ->              2989992
TIMEOUT WAIT,         917 ->              2993244
TIMEOUT WAIT,         918 ->              2996496
TIMEOUT WAIT,         919 ->              2999748
TIMEOUT WAIT,         920 ->              3003000
TIMEOUT WAIT,         921 ->              3006252
TIMEOUT WAIT,         922 ->              3009504
TIMEOUT WAIT,         923 ->              3012756
TIMEOUT WAIT,         924 ->              3016008
TIMEOUT WAIT,         925 ->              3019260
TIMEOUT WAIT,         926 ->              3022512
TIMEOUT WAIT,         927 ->              3025764
TIMEOUT WAIT,         928 ->              3029016
TIMEOUT WAIT,         929 ->              3032268
TIMEOUT WAIT,         930 ->              3035520
TIMEOUT WAIT,         931 ->              3038772
TIMEOUT WAIT,         932 ->              3042024
TIMEOUT WAIT,         933 ->              3045276
TIMEOUT WAIT,         934 ->              3048528
TIMEOUT WAIT,         935 ->              3051780
TIMEOUT WAIT,         936 ->              3055032
TIMEOUT WAIT,         937 ->              3058284
TIMEOUT WAIT,         938 ->              3061536
TIMEOUT WAIT,         939 ->              3064788
TIMEOUT WAIT,         940 ->              3068040
TIMEOUT WAIT,         941 ->              3071292
TIMEOUT WAIT,         942 ->              3074544
TIMEOUT WAIT,         943 ->              3077796
TIMEOUT WAIT,         944 ->              3081048
TIMEOUT WAIT,         945 ->              3084300
TIMEOUT WAIT,         946 ->              3087552
TIMEOUT WAIT,         947 ->              3090804
TIMEOUT WAIT,         948 ->              3094056
TIMEOUT WAIT,         949 ->              3097308
TIMEOUT WAIT,         950 ->              3100560
TIMEOUT WAIT,         951 ->              3103812
TIMEOUT WAIT,         952 ->              3107064
TIMEOUT WAIT,         953 ->              3110316
TIMEOUT WAIT,         954 ->              3113568
TIMEOUT WAIT,         955 ->              3116820
TIMEOUT WAIT,         956 ->              3120072
TIMEOUT WAIT,         957 ->              3123324
TIMEOUT WAIT,         958 ->              3126576
TIMEOUT WAIT,         959 ->              3129828
TIMEOUT WAIT,         960 ->              3133080
TIMEOUT WAIT,         961 ->              3136332
TIMEOUT WAIT,         962 ->              3139584
TIMEOUT WAIT,         963 ->              3142836
TIMEOUT WAIT,         964 ->              3146088
TIMEOUT WAIT,         965 ->              3149340
TIMEOUT WAIT,         966 ->              3152592
TIMEOUT WAIT,         967 ->              3155844
TIMEOUT WAIT,         968 ->              3159096
TIMEOUT WAIT,         969 ->              3162348
TIMEOUT WAIT,         970 ->              3165600
TIMEOUT WAIT,         971 ->              3168852
TIMEOUT WAIT,         972 ->              3172104
TIMEOUT WAIT,         973 ->              3175356
TIMEOUT WAIT,         974 ->              3178608
TIMEOUT WAIT,         975 ->              3181860
TIMEOUT WAIT,         976 ->              3185112
TIMEOUT WAIT,         977 ->              3188364
TIMEOUT WAIT,         978 ->              3191616
TIMEOUT WAIT,         979 ->              3194868
TIMEOUT WAIT,         980 ->              3198120
TIMEOUT WAIT,         981 ->              3201372
TIMEOUT WAIT,         982 ->              3204624
TIMEOUT WAIT,         983 ->              3207876
TIMEOUT WAIT,         984 ->              3211128
TIMEOUT WAIT,         985 ->              3214380
TIMEOUT WAIT,         986 ->              3217632
TIMEOUT WAIT,         987 ->              3220884
TIMEOUT WAIT,         988 ->              3224136
TIMEOUT WAIT,         989 ->              3227388
TIMEOUT WAIT,         990 ->              3230640
TIMEOUT WAIT,         991 ->              3233892
TIMEOUT WAIT,         992 ->              3237144
TIMEOUT WAIT,         993 ->              3240396
TIMEOUT WAIT,         994 ->              3243648
TIMEOUT WAIT,         995 ->              3246900
TIMEOUT WAIT,         996 ->              3250152
TIMEOUT WAIT,         997 ->              3253404
TIMEOUT WAIT,         998 ->              3256656
TIMEOUT WAIT,         999 ->              3259908
TIMEOUT WAIT,        1000 ->              3263160
TIMEOUT WAIT,        1001 ->              3266412
TIMEOUT WAIT,        1002 ->              3269664
TIMEOUT WAIT,        1003 ->              3272916
TIMEOUT WAIT,        1004 ->              3276168
TIMEOUT WAIT,        1005 ->              3279420
TIMEOUT WAIT,        1006 ->              3282672
TIMEOUT WAIT,        1007 ->              3285924
TIMEOUT WAIT,        1008 ->              3289176
TIMEOUT WAIT,        1009 ->              3292428
TIMEOUT WAIT,        1010 ->              3295680
TIMEOUT WAIT,        1011 ->              3298932
TIMEOUT WAIT,        1012 ->              3302184
TIMEOUT WAIT,        1013 ->              3305436
TIMEOUT WAIT,        1014 ->              3308688
TIMEOUT WAIT,        1015 ->              3311940
TIMEOUT WAIT,        1016 ->              3315192
TIMEOUT WAIT,        1017 ->              3318444
Receiving frame without parity	->	3318444
TIMEOUT WAIT,        1018 ->              3321696
TIMEOUT WAIT,        1019 ->              3324948
TIMEOUT WAIT,        1020 ->              3328200
TIMEOUT WAIT,        1021 ->              3331452
TIMEOUT WAIT,        1022 ->              3334704
TIMEOUT WAIT,        1023 ->              3337956
TIMEOUT WAIT,        1024 ->              3341208
TIMEOUT WAIT,        1025 ->              3344460
TIMEOUT WAIT,        1026 ->              3347712
TIMEOUT WAIT,        1027 ->              3350964
TIMEOUT WAIT,        1028 ->              3354216
TIMEOUT WAIT,        1029 ->              3357468
TIMEOUT WAIT,        1030 ->              3360720
TIMEOUT WAIT,        1031 ->              3363972
TIMEOUT WAIT,        1032 ->              3367224
TIMEOUT WAIT,        1033 ->              3370476
TIMEOUT WAIT,        1034 ->              3373728
TIMEOUT WAIT,        1035 ->              3376980
TIMEOUT WAIT,        1036 ->              3380232
TIMEOUT WAIT,        1037 ->              3383484
TIMEOUT WAIT,        1038 ->              3386736
TIMEOUT WAIT,        1039 ->              3389988
TIMEOUT WAIT,        1040 ->              3393240
TIMEOUT WAIT,        1041 ->              3396492
TIMEOUT WAIT,        1042 ->              3399744
TIMEOUT WAIT,        1043 ->              3402996
TIMEOUT WAIT,        1044 ->              3406248
TIMEOUT WAIT,        1045 ->              3409500
TIMEOUT WAIT,        1046 ->              3412752
TIMEOUT WAIT,        1047 ->              3416004
TIMEOUT WAIT,        1048 ->              3419256
TIMEOUT WAIT,        1049 ->              3422508
SUCCESS: STOP bit detected             3422508
addr_offst = 00             3422508
write_reg: wr_data	=	00000001
byte_en	=	0001
Update bit fields             3422508
data is 00000001

TIMEOUT WAIT,        1050 ->              3425760
TIMEOUT WAIT,        1051 ->              3429012
TIMEOUT WAIT,        1052 ->              3432264
TIMEOUT WAIT,        1053 ->              3435516
TIMEOUT WAIT,        1054 ->              3438768
TIMEOUT WAIT,        1055 ->              3442020
TIMEOUT WAIT,        1056 ->              3445272
TIMEOUT WAIT,        1057 ->              3448524
FRAME_COUNT =           7             3448524
PAR_VAL = 1             3448524
CHARACTER FRAME TIME =          11             3448524
CHARACTER LENGTH = 11             3448524
***** Starting detection on Receiver side *****3448524
TIMEOUT WAIT,        1058 ->              3451776
TIMEOUT WAIT,        1059 ->              3455028
TIMEOUT WAIT,        1060 ->              3458280
TIMEOUT WAIT,        1061 ->              3461532
TIMEOUT WAIT,        1062 ->              3464784
TIMEOUT WAIT,        1063 ->              3468036
TIMEOUT WAIT,        1064 ->              3471288
TIMEOUT WAIT,        1065 ->              3474540
SUCCESS: rx_Start bit detected after 8 cycles3474540
**** Initiate capturing frame bits ***********3474540
TIMEOUT WAIT,        1066 ->              3477792
TIMEOUT WAIT,        1067 ->              3481044
TIMEOUT WAIT,        1068 ->              3484296
TIMEOUT WAIT,        1069 ->              3487548
TIMEOUT WAIT,        1070 ->              3490800
TIMEOUT WAIT,        1071 ->              3494052
TIMEOUT WAIT,        1072 ->              3497304
TIMEOUT WAIT,        1073 ->              3500556
TIMEOUT WAIT,        1074 ->              3503808
TIMEOUT WAIT,        1075 ->              3507060
TIMEOUT WAIT,        1076 ->              3510312
TIMEOUT WAIT,        1077 ->              3513564
TIMEOUT WAIT,        1078 ->              3516816
TIMEOUT WAIT,        1079 ->              3520068
TIMEOUT WAIT,        1080 ->              3523320
TIMEOUT WAIT,        1081 ->              3526572
TIMEOUT WAIT,        1082 ->              3529824
TIMEOUT WAIT,        1083 ->              3533076
TIMEOUT WAIT,        1084 ->              3536328
TIMEOUT WAIT,        1085 ->              3539580
TIMEOUT WAIT,        1086 ->              3542832
TIMEOUT WAIT,        1087 ->              3546084
TIMEOUT WAIT,        1088 ->              3549336
TIMEOUT WAIT,        1089 ->              3552588
TIMEOUT WAIT,        1090 ->              3555840
TIMEOUT WAIT,        1091 ->              3559092
TIMEOUT WAIT,        1092 ->              3562344
TIMEOUT WAIT,        1093 ->              3565596
TIMEOUT WAIT,        1094 ->              3568848
TIMEOUT WAIT,        1095 ->              3572100
TIMEOUT WAIT,        1096 ->              3575352
TIMEOUT WAIT,        1097 ->              3578604
TIMEOUT WAIT,        1098 ->              3581856
TIMEOUT WAIT,        1099 ->              3585108
TIMEOUT WAIT,        1100 ->              3588360
TIMEOUT WAIT,        1101 ->              3591612
TIMEOUT WAIT,        1102 ->              3594864
TIMEOUT WAIT,        1103 ->              3598116
TIMEOUT WAIT,        1104 ->              3601368
TIMEOUT WAIT,        1105 ->              3604620
TIMEOUT WAIT,        1106 ->              3607872
TIMEOUT WAIT,        1107 ->              3611124
TIMEOUT WAIT,        1108 ->              3614376
TIMEOUT WAIT,        1109 ->              3617628
TIMEOUT WAIT,        1110 ->              3620880
TIMEOUT WAIT,        1111 ->              3624132
TIMEOUT WAIT,        1112 ->              3627384
TIMEOUT WAIT,        1113 ->              3630636
TIMEOUT WAIT,        1114 ->              3633888
TIMEOUT WAIT,        1115 ->              3637140
TIMEOUT WAIT,        1116 ->              3640392
TIMEOUT WAIT,        1117 ->              3643644
TIMEOUT WAIT,        1118 ->              3646896
TIMEOUT WAIT,        1119 ->              3650148
TIMEOUT WAIT,        1120 ->              3653400
TIMEOUT WAIT,        1121 ->              3656652
TIMEOUT WAIT,        1122 ->              3659904
TIMEOUT WAIT,        1123 ->              3663156
TIMEOUT WAIT,        1124 ->              3666408
TIMEOUT WAIT,        1125 ->              3669660
TIMEOUT WAIT,        1126 ->              3672912
TIMEOUT WAIT,        1127 ->              3676164
TIMEOUT WAIT,        1128 ->              3679416
TIMEOUT WAIT,        1129 ->              3682668
TIMEOUT WAIT,        1130 ->              3685920
TIMEOUT WAIT,        1131 ->              3689172
TIMEOUT WAIT,        1132 ->              3692424
TIMEOUT WAIT,        1133 ->              3695676
TIMEOUT WAIT,        1134 ->              3698928
TIMEOUT WAIT,        1135 ->              3702180
TIMEOUT WAIT,        1136 ->              3705432
TIMEOUT WAIT,        1137 ->              3708684
TIMEOUT WAIT,        1138 ->              3711936
TIMEOUT WAIT,        1139 ->              3715188
TIMEOUT WAIT,        1140 ->              3718440
TIMEOUT WAIT,        1141 ->              3721692
TIMEOUT WAIT,        1142 ->              3724944
TIMEOUT WAIT,        1143 ->              3728196
TIMEOUT WAIT,        1144 ->              3731448
TIMEOUT WAIT,        1145 ->              3734700
TIMEOUT WAIT,        1146 ->              3737952
TIMEOUT WAIT,        1147 ->              3741204
TIMEOUT WAIT,        1148 ->              3744456
TIMEOUT WAIT,        1149 ->              3747708
TIMEOUT WAIT,        1150 ->              3750960
TIMEOUT WAIT,        1151 ->              3754212
TIMEOUT WAIT,        1152 ->              3757464
TIMEOUT WAIT,        1153 ->              3760716
TIMEOUT WAIT,        1154 ->              3763968
TIMEOUT WAIT,        1155 ->              3767220
TIMEOUT WAIT,        1156 ->              3770472
TIMEOUT WAIT,        1157 ->              3773724
TIMEOUT WAIT,        1158 ->              3776976
TIMEOUT WAIT,        1159 ->              3780228
TIMEOUT WAIT,        1160 ->              3783480
TIMEOUT WAIT,        1161 ->              3786732
TIMEOUT WAIT,        1162 ->              3789984
TIMEOUT WAIT,        1163 ->              3793236
TIMEOUT WAIT,        1164 ->              3796488
TIMEOUT WAIT,        1165 ->              3799740
TIMEOUT WAIT,        1166 ->              3802992
TIMEOUT WAIT,        1167 ->              3806244
TIMEOUT WAIT,        1168 ->              3809496
TIMEOUT WAIT,        1169 ->              3812748
TIMEOUT WAIT,        1170 ->              3816000
TIMEOUT WAIT,        1171 ->              3819252
TIMEOUT WAIT,        1172 ->              3822504
TIMEOUT WAIT,        1173 ->              3825756
TIMEOUT WAIT,        1174 ->              3829008
TIMEOUT WAIT,        1175 ->              3832260
TIMEOUT WAIT,        1176 ->              3835512
TIMEOUT WAIT,        1177 ->              3838764
TIMEOUT WAIT,        1178 ->              3842016
TIMEOUT WAIT,        1179 ->              3845268
TIMEOUT WAIT,        1180 ->              3848520
TIMEOUT WAIT,        1181 ->              3851772
TIMEOUT WAIT,        1182 ->              3855024
TIMEOUT WAIT,        1183 ->              3858276
TIMEOUT WAIT,        1184 ->              3861528
TIMEOUT WAIT,        1185 ->              3864780
TIMEOUT WAIT,        1186 ->              3868032
TIMEOUT WAIT,        1187 ->              3871284
TIMEOUT WAIT,        1188 ->              3874536
TIMEOUT WAIT,        1189 ->              3877788
TIMEOUT WAIT,        1190 ->              3881040
TIMEOUT WAIT,        1191 ->              3884292
TIMEOUT WAIT,        1192 ->              3887544
TIMEOUT WAIT,        1193 ->              3890796
Receiving frame without parity	->	3890796
TIMEOUT WAIT,        1194 ->              3894048
TIMEOUT WAIT,        1195 ->              3897300
TIMEOUT WAIT,        1196 ->              3900552
TIMEOUT WAIT,        1197 ->              3903804
TIMEOUT WAIT,        1198 ->              3907056
TIMEOUT WAIT,        1199 ->              3910308
TIMEOUT WAIT,        1200 ->              3913560
TIMEOUT WAIT,        1201 ->              3916812
TIMEOUT WAIT,        1202 ->              3920064
TIMEOUT WAIT,        1203 ->              3923316
TIMEOUT WAIT,        1204 ->              3926568
TIMEOUT WAIT,        1205 ->              3929820
TIMEOUT WAIT,        1206 ->              3933072
TIMEOUT WAIT,        1207 ->              3936324
TIMEOUT WAIT,        1208 ->              3939576
TIMEOUT WAIT,        1209 ->              3942828
TIMEOUT WAIT,        1210 ->              3946080
TIMEOUT WAIT,        1211 ->              3949332
TIMEOUT WAIT,        1212 ->              3952584
TIMEOUT WAIT,        1213 ->              3955836
TIMEOUT WAIT,        1214 ->              3959088
TIMEOUT WAIT,        1215 ->              3962340
TIMEOUT WAIT,        1216 ->              3965592
TIMEOUT WAIT,        1217 ->              3968844
TIMEOUT WAIT,        1218 ->              3972096
TIMEOUT WAIT,        1219 ->              3975348
TIMEOUT WAIT,        1220 ->              3978600
TIMEOUT WAIT,        1221 ->              3981852
TIMEOUT WAIT,        1222 ->              3985104
TIMEOUT WAIT,        1223 ->              3988356
TIMEOUT WAIT,        1224 ->              3991608
TIMEOUT WAIT,        1225 ->              3994860
SUCCESS: STOP bit detected             3994860
addr_offst = 00             3994860
write_reg: wr_data	=	00001101
byte_en	=	0001
Update bit fields             3994860
data is 00001101

TIMEOUT WAIT,        1226 ->              3998112
TIMEOUT WAIT,        1227 ->              4001364
TIMEOUT WAIT,        1228 ->              4004616
TIMEOUT WAIT,        1229 ->              4007868
TIMEOUT WAIT,        1230 ->              4011120
TIMEOUT WAIT,        1231 ->              4014372
TIMEOUT WAIT,        1232 ->              4017624
TIMEOUT WAIT,        1233 ->              4020876
FRAME_COUNT =           8             4020876
PAR_VAL = 1             4020876
CHARACTER FRAME TIME =          11             4020876
CHARACTER LENGTH = 11             4020876
***** Starting detection on Receiver side *****4020876
TIMEOUT WAIT,        1234 ->              4024128
TIMEOUT WAIT,        1235 ->              4027380
TIMEOUT WAIT,        1236 ->              4030632
TIMEOUT WAIT,        1237 ->              4033884
TIMEOUT WAIT,        1238 ->              4037136
TIMEOUT WAIT,        1239 ->              4040388
TIMEOUT WAIT,        1240 ->              4043640
TIMEOUT WAIT,        1241 ->              4046892
SUCCESS: rx_Start bit detected after 8 cycles4046892
**** Initiate capturing frame bits ***********4046892
TIMEOUT WAIT,        1242 ->              4050144
TIMEOUT WAIT,        1243 ->              4053396
TIMEOUT WAIT,        1244 ->              4056648
TIMEOUT WAIT,        1245 ->              4059900
TIMEOUT WAIT,        1246 ->              4063152
TIMEOUT WAIT,        1247 ->              4066404
TIMEOUT WAIT,        1248 ->              4069656
TIMEOUT WAIT,        1249 ->              4072908
TIMEOUT WAIT,        1250 ->              4076160
TIMEOUT WAIT,        1251 ->              4079412
TIMEOUT WAIT,        1252 ->              4082664
TIMEOUT WAIT,        1253 ->              4085916
TIMEOUT WAIT,        1254 ->              4089168
TIMEOUT WAIT,        1255 ->              4092420
TIMEOUT WAIT,        1256 ->              4095672
TIMEOUT WAIT,        1257 ->              4098924
TIMEOUT WAIT,        1258 ->              4102176
TIMEOUT WAIT,        1259 ->              4105428
TIMEOUT WAIT,        1260 ->              4108680
TIMEOUT WAIT,        1261 ->              4111932
TIMEOUT WAIT,        1262 ->              4115184
TIMEOUT WAIT,        1263 ->              4118436
TIMEOUT WAIT,        1264 ->              4121688
TIMEOUT WAIT,        1265 ->              4124940
TIMEOUT WAIT,        1266 ->              4128192
TIMEOUT WAIT,        1267 ->              4131444
TIMEOUT WAIT,        1268 ->              4134696
TIMEOUT WAIT,        1269 ->              4137948
TIMEOUT WAIT,        1270 ->              4141200
TIMEOUT WAIT,        1271 ->              4144452
TIMEOUT WAIT,        1272 ->              4147704
TIMEOUT WAIT,        1273 ->              4150956
TIMEOUT WAIT,        1274 ->              4154208
TIMEOUT WAIT,        1275 ->              4157460
TIMEOUT WAIT,        1276 ->              4160712
TIMEOUT WAIT,        1277 ->              4163964
TIMEOUT WAIT,        1278 ->              4167216
TIMEOUT WAIT,        1279 ->              4170468
TIMEOUT WAIT,        1280 ->              4173720
TIMEOUT WAIT,        1281 ->              4176972
TIMEOUT WAIT,        1282 ->              4180224
TIMEOUT WAIT,        1283 ->              4183476
TIMEOUT WAIT,        1284 ->              4186728
TIMEOUT WAIT,        1285 ->              4189980
TIMEOUT WAIT,        1286 ->              4193232
TIMEOUT WAIT,        1287 ->              4196484
TIMEOUT WAIT,        1288 ->              4199736
TIMEOUT WAIT,        1289 ->              4202988
TIMEOUT WAIT,        1290 ->              4206240
TIMEOUT WAIT,        1291 ->              4209492
TIMEOUT WAIT,        1292 ->              4212744
TIMEOUT WAIT,        1293 ->              4215996
TIMEOUT WAIT,        1294 ->              4219248
TIMEOUT WAIT,        1295 ->              4222500
TIMEOUT WAIT,        1296 ->              4225752
TIMEOUT WAIT,        1297 ->              4229004
TIMEOUT WAIT,        1298 ->              4232256
TIMEOUT WAIT,        1299 ->              4235508
TIMEOUT WAIT,        1300 ->              4238760
TIMEOUT WAIT,        1301 ->              4242012
TIMEOUT WAIT,        1302 ->              4245264
TIMEOUT WAIT,        1303 ->              4248516
TIMEOUT WAIT,        1304 ->              4251768
TIMEOUT WAIT,        1305 ->              4255020
TIMEOUT WAIT,        1306 ->              4258272
TIMEOUT WAIT,        1307 ->              4261524
TIMEOUT WAIT,        1308 ->              4264776
TIMEOUT WAIT,        1309 ->              4268028
TIMEOUT WAIT,        1310 ->              4271280
TIMEOUT WAIT,        1311 ->              4274532
TIMEOUT WAIT,        1312 ->              4277784
TIMEOUT WAIT,        1313 ->              4281036
TIMEOUT WAIT,        1314 ->              4284288
TIMEOUT WAIT,        1315 ->              4287540
TIMEOUT WAIT,        1316 ->              4290792
TIMEOUT WAIT,        1317 ->              4294044
TIMEOUT WAIT,        1318 ->              4297296
TIMEOUT WAIT,        1319 ->              4300548
TIMEOUT WAIT,        1320 ->              4303800
TIMEOUT WAIT,        1321 ->              4307052
TIMEOUT WAIT,        1322 ->              4310304
TIMEOUT WAIT,        1323 ->              4313556
TIMEOUT WAIT,        1324 ->              4316808
TIMEOUT WAIT,        1325 ->              4320060
TIMEOUT WAIT,        1326 ->              4323312
TIMEOUT WAIT,        1327 ->              4326564
TIMEOUT WAIT,        1328 ->              4329816
TIMEOUT WAIT,        1329 ->              4333068
TIMEOUT WAIT,        1330 ->              4336320
TIMEOUT WAIT,        1331 ->              4339572
TIMEOUT WAIT,        1332 ->              4342824
TIMEOUT WAIT,        1333 ->              4346076
TIMEOUT WAIT,        1334 ->              4349328
TIMEOUT WAIT,        1335 ->              4352580
TIMEOUT WAIT,        1336 ->              4355832
TIMEOUT WAIT,        1337 ->              4359084
TIMEOUT WAIT,        1338 ->              4362336
TIMEOUT WAIT,        1339 ->              4365588
TIMEOUT WAIT,        1340 ->              4368840
TIMEOUT WAIT,        1341 ->              4372092
TIMEOUT WAIT,        1342 ->              4375344
TIMEOUT WAIT,        1343 ->              4378596
TIMEOUT WAIT,        1344 ->              4381848
TIMEOUT WAIT,        1345 ->              4385100
TIMEOUT WAIT,        1346 ->              4388352
TIMEOUT WAIT,        1347 ->              4391604
TIMEOUT WAIT,        1348 ->              4394856
TIMEOUT WAIT,        1349 ->              4398108
TIMEOUT WAIT,        1350 ->              4401360
TIMEOUT WAIT,        1351 ->              4404612
TIMEOUT WAIT,        1352 ->              4407864
TIMEOUT WAIT,        1353 ->              4411116
TIMEOUT WAIT,        1354 ->              4414368
TIMEOUT WAIT,        1355 ->              4417620
TIMEOUT WAIT,        1356 ->              4420872
TIMEOUT WAIT,        1357 ->              4424124
TIMEOUT WAIT,        1358 ->              4427376
TIMEOUT WAIT,        1359 ->              4430628
TIMEOUT WAIT,        1360 ->              4433880
TIMEOUT WAIT,        1361 ->              4437132
TIMEOUT WAIT,        1362 ->              4440384
TIMEOUT WAIT,        1363 ->              4443636
TIMEOUT WAIT,        1364 ->              4446888
TIMEOUT WAIT,        1365 ->              4450140
TIMEOUT WAIT,        1366 ->              4453392
TIMEOUT WAIT,        1367 ->              4456644
TIMEOUT WAIT,        1368 ->              4459896
TIMEOUT WAIT,        1369 ->              4463148
Receiving frame without parity	->	4463148
TIMEOUT WAIT,        1370 ->              4466400
TIMEOUT WAIT,        1371 ->              4469652
TIMEOUT WAIT,        1372 ->              4472904
TIMEOUT WAIT,        1373 ->              4476156
TIMEOUT WAIT,        1374 ->              4479408
TIMEOUT WAIT,        1375 ->              4482660
TIMEOUT WAIT,        1376 ->              4485912
TIMEOUT WAIT,        1377 ->              4489164
TIMEOUT WAIT,        1378 ->              4492416
TIMEOUT WAIT,        1379 ->              4495668
TIMEOUT WAIT,        1380 ->              4498920
TIMEOUT WAIT,        1381 ->              4502172
TIMEOUT WAIT,        1382 ->              4505424
TIMEOUT WAIT,        1383 ->              4508676
TIMEOUT WAIT,        1384 ->              4511928
TIMEOUT WAIT,        1385 ->              4515180
TIMEOUT WAIT,        1386 ->              4518432
TIMEOUT WAIT,        1387 ->              4521684
TIMEOUT WAIT,        1388 ->              4524936
TIMEOUT WAIT,        1389 ->              4528188
TIMEOUT WAIT,        1390 ->              4531440
TIMEOUT WAIT,        1391 ->              4534692
TIMEOUT WAIT,        1392 ->              4537944
TIMEOUT WAIT,        1393 ->              4541196
TIMEOUT WAIT,        1394 ->              4544448
TIMEOUT WAIT,        1395 ->              4547700
TIMEOUT WAIT,        1396 ->              4550952
TIMEOUT WAIT,        1397 ->              4554204
TIMEOUT WAIT,        1398 ->              4557456
TIMEOUT WAIT,        1399 ->              4560708
TIMEOUT WAIT,        1400 ->              4563960
TIMEOUT WAIT,        1401 ->              4567212
SUCCESS: STOP bit detected             4567212
addr_offst = 00             4567212
write_reg: wr_data	=	01110110
byte_en	=	0001
Update bit fields             4567212
data is 01110110

IIR_REG_VAL = 11000100             4567212
IIR_REG_TEMP = 11000100             4567212
COLLECTING IIR COVERAGE             4567212
IIR[3:1] = 010             4567212
TIMEOUT WAIT,        1402 ->              4570464
TIMEOUT WAIT,        1403 ->              4573716
TIMEOUT WAIT,        1404 ->              4576968
TIMEOUT WAIT,        1405 ->              4580220
TIMEOUT WAIT,        1406 ->              4583472
TIMEOUT WAIT,        1407 ->              4586724
TIMEOUT WAIT,        1408 ->              4589976
TIMEOUT WAIT,        1409 ->              4593228
GEN_COUNTER =          16             4596480
Trigger Level interrupt detected successfully             4596480
TESTBENCH: DIFF_COUNTER =           1             4596480




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          15             4596570
SUCCESS APB: APB first cycle              4596621
SUCCESS APB: APB second cycle              4596721
READ: reg_val =  97             4596820
SUCCESS FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 01100001             4596820
ACTUAL DATA = 01100001             4596820
TESTBENCH: DIFF_COUNTER =           0             4596821
IIR_REG_VAL = 11001100             6856620
IIR_REG_TEMP = 11001100             6856620
COLLECTING IIR COVERAGE             6856620
IIR[3:1] = 110             6856620
GEN_COUNTER =          17             7461492
Warning : Timeout flag (LCR3,LCR2) is not set in DUT : UART             7461492
GEN_COUNTER =          18             7461492
TESTBENCH: DIFF_COUNTER =           2             7461492




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Driver counter =          16             7461570
SUCCESS APB: APB first cycle              7461621
SUCCESS APB: APB second cycle              7461721
READ: reg_val =  97             7461820
SUCCESS FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 01100001             7461820
ACTUAL DATA = 01100001             7461820




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

TESTBENCH: DIFF_COUNTER =           1             7461821
Driver counter =          17             7461870
SUCCESS APB: APB first cycle              7461921
SUCCESS APB: APB second cycle              7462021
READ: reg_val =  97             7462120
SUCCESS FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 01100001             7462120
ACTUAL DATA = 01100001             7462120
SUCCESS APB: APB first cycle              7462221
SUCCESS APB: APB second cycle              7462321
SUCCESS FROM MONITOR	:	RCVR REGISTER MATCH
EXPECTED DATA = 01100011             7462420
ACTUAL DATA = 01100011             7462420
IIR_REG_VAL = 11000011             7462420
IIR_REG_TEMP = 11000011             7462420
COLLECTING IIR COVERAGE             7462420
IIR[3:1] = 001             7462420
TESTBENCH: DIFF_COUNTER =           0             7462421
random_object_id=         10             7465828
INFO  @ 7465828ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=         10
QUEUE_SIZE =           4             7465828
random_object_id=          2             7466912
INFO  @ 7466912ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          2
QUEUE_SIZE =           5             7466912
LCR_REG_VAL = 00000000             7466920
LCR_REG_TEMP = 00000000             7466920
LSR_REG_VAL = 01100000             7466920
LSR_REG_TEMP = 01100000             7466920
FCR_REG_VAL = 00000001             7466920
FCR_REG_TEMP = 00000001             7466920
IIR_REG_VAL = 11000001             7466920
IIR_REG_TEMP = 11000001             7466920
COLLECTING IIR COVERAGE             7466920
IIR[3:1] = 000             7466920
IER_REG_VAL = 00000000             7466920
IER_REG_TEMP = 00000000             7466920
DLL_REG_VAL = 00000000             7466920
DLL_REG_TEMP = 00000000             7466920
DLL, DLM has changed             7466920
GEN_COUNTER =          19             7467020
Data = 10000000             7467020
Mask = 00011111             7467020
config Data = 00001101             7467020
config Data = 10001101             7467020
BAUD_VALUE =       19200
GEN_COUNTER =          20             7467020
Data = 00000110             7467020
Mask = 00000000             7467020
config Data = 11000110             7467020
config Data = 00000110             7467020
GEN_COUNTER =          21             7467020
Data = 00000000             7467020
Mask = 00000000             7467020
config Data = 11111110             7467020
config Data = 00000000             7467020
GEN_COUNTER =          22             7467020
Data = 00011111             7467020
Mask = 00011111             7467020
config Data = 10101111             7467020
config Data = 00001111             7467020
TESTBENCH: DIFF_COUNTER =           4             7467020




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

GEN_COUNTER =          23             7467120
DCDn = x
CTSn = x
DSRn = x
RIn = x
R:DCDn = 0
R:CTSn = 0
R:DSRn = 0
R:RIn = 0
REG:DCDn = x
REG:CTSn = x
REG:DSRn = x
REG:RIn = x
TESTBENCH: DIFF_COUNTER =           5             7467120
Driver counter =          18             7467170
SUCCESS APB: APB first cycle              7467221
SUCCESS APB: APB second cycle              7467321




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at              7467420
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10001101
DLAB = 0
addr_offst = 00             7467420
write_reg: wr_data	=	10001101
byte_en	=	0001
Update bit fields             7467420
TESTBENCH: DIFF_COUNTER =           4             7467420
LCR_REG_VAL = 10001101             7467420
LCR_REG_TEMP = 10001101             7467420
Driver counter =          19             7467470
SUCCESS APB: APB first cycle              7467521
SUCCESS APB: APB second cycle              7467621




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at              7467720
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00000110
DLAB = 1
addr_offst = 00             7467720
write_reg: wr_data	=	00000110
byte_en	=	0001
Update bit fields             7467720
TESTBENCH: DIFF_COUNTER =           3             7467720
DLL_REG_VAL = 00000110             7467720
DLL_REG_TEMP = 00000110             7467720
DLL, DLM has changed             7467720
Driver counter =          20             7467770
SUCCESS APB: APB first cycle              7467821
SUCCESS APB: APB second cycle              7467921




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at              7468020
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00             7468020
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields             7468020
TESTBENCH: DIFF_COUNTER =           2             7468020
Driver counter =          21             7468070
SUCCESS APB: APB first cycle              7468121
SUCCESS APB: APB second cycle              7468221




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at              7468320
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00001111
DLAB = 1
addr_offst = 00             7468320
write_reg: wr_data	=	00001111
byte_en	=	0001
Update bit fields             7468320
TESTBENCH: DIFF_COUNTER =           1             7468320
LCR_REG_VAL = 00001111             7468320
LCR_REG_TEMP = 00001111             7468320
Driver counter =          22             7468370
SUCCESS APB: APB first cycle              7468421
SUCCESS APB: APB second cycle              7468521
READ: reg_val = 193             7468620
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000001             7468620
ACTUAL DATA = 11000001             7468620
TESTBENCH: DIFF_COUNTER =           0             7468621
I am here
GEN_COUNTER =          24             7468621
Data = 00011111             7468621
Mask = 00011111             7468621
config Data = 00111001             7468621
config Data = 00011001             7468621
GEN_COUNTER =          25             7468621
Data = 00000010             7468621
Mask = 11111000             7468621
config Data = 01010011             7468621
config Data = 01010010             7468621
GEN_COUNTER =          26             7468621
Data = 11111011             7468621
Mask = 11111011             7468621
config Data = 10001010             7468621
config Data = 10001010             7468621
GEN_COUNTER =          27             7468621
Data = 11000111             7468621
Mask = 00111000             7468621
config Data = 11000110             7468621
config Data = 11000111             7468621
TESTBENCH: DIFF_COUNTER =           4             7468621




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Driver counter =          23             7468770
SUCCESS APB: APB first cycle              7468821
SUCCESS APB: APB second cycle              7468921




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at              7469020
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011001
DLAB = 0
addr_offst = 00             7469020
write_reg: wr_data	=	00011001
byte_en	=	0001
Update bit fields             7469020
TESTBENCH: DIFF_COUNTER =           3             7469020
LCR_REG_VAL = 00011001             7469020
LCR_REG_TEMP = 00011001             7469020
Driver counter =          24             7469070
SUCCESS APB: APB first cycle              7469121
SUCCESS APB: APB second cycle              7469221




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at              7469320
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 01010010
DLAB = 0
addr_offst = 00             7469320
write_reg: wr_data	=	01010010
byte_en	=	0001
Update bit fields             7469320
TESTBENCH: DIFF_COUNTER =           2             7469320
IER_REG_VAL = 00000010             7469320
IER_REG_TEMP = 00000010             7469320
IIR_REG_VAL = 11000010             7469320
IIR_REG_TEMP = 11000010             7469320
COLLECTING IIR COVERAGE             7469320
IIR[3:1] = 001             7469320
Driver counter =          25             7469370
SUCCESS APB: APB first cycle              7469421
SUCCESS APB: APB second cycle              7469521




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at              7469620
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 10001010
DLAB = 0
addr_offst = 00             7469620
write_reg: wr_data	=	10001010
byte_en	=	0001
Update bit fields             7469620
TESTBENCH: DIFF_COUNTER =           1             7469620
FCR_REG_VAL = 10001011             7469620
FCR_REG_TEMP = 10001011             7469620
Driver counter =          26             7469670
SUCCESS APB: APB first cycle              7469721
SUCCESS APB: APB second cycle              7469821
Updating Regmap at              7469920
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11000111
DLAB = 0
addr_offst = 00             7469920
write_reg: wr_data	=	11000111
byte_en	=	0001
Update bit fields             7469920
data is 11000111
TESTBENCH: DIFF_COUNTER =           0             7469920
LSR_REG_VAL = 00000000             7469920
LSR_REG_TEMP = 00000000             7469920
IIR_REG_VAL = 11000011             7469920
IIR_REG_TEMP = 11000011             7469920
INFO  @ 7475584ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
LSR_REG_VAL = 00100000             7476126
LSR_REG_TEMP = 00100000             7476126
IIR_REG_VAL = 11000010             7476126
IIR_REG_TEMP = 11000010             7476126
SUCCESS: tx_Start bit detected after 8 cycles7501600
INFO  @ 7501600ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 7865824ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: EVEN PARITY 
INFO  @ 7917856ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 7943872ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 00011100
data_length =           6
PARITY_SELECT = 1
PARITY_ENABLE = 1
STOP_ENABLE = 0
INFO  @ 7943872ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 7943872ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	00011100
INFO  @ 7943872ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 28
INFO  @ 7943872ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	00011100
INFO  @ 7943872ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 28
LSR_REG_VAL = 01100000             7943872
LSR_REG_TEMP = 01100000             7943872
GEN_COUNTER =          28             8093474
TESTBENCH: DIFF_COUNTER =           1             8093474




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          27             8093570
SUCCESS APB: APB first cycle              8093621
SUCCESS APB: APB second cycle              8093721
READ: reg_val = 194             8093820
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000010             8093820
ACTUAL DATA = 11000010             8093820
TESTBENCH: DIFF_COUNTER =           0             8093821
SUCCESS: THRE successfully detected in IIR             8093821
SUCCESS: THRE interrupt observed at the IRQ pin             8093821
GEN_COUNTER =          29             8093821
TESTBENCH: DIFF_COUNTER =           1             8093821




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          28             8093970
SUCCESS APB: APB first cycle              8094021
SUCCESS APB: APB second cycle              8094121
READ: reg_val = 194             8094220
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000010             8094220
ACTUAL DATA = 11000010             8094220
TESTBENCH: DIFF_COUNTER =           0             8094221
GEN_COUNTER =          30             8094221
Data = 01100110             8094221
Mask = 10011001             8094221
config Data = 10011101             8094221
config Data = 11111111             8094221
GEN_COUNTER =          31             8094221
TESTBENCH: DIFF_COUNTER =           2             8094221




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Driver counter =          29             8094370
SUCCESS APB: APB first cycle              8094421
SUCCESS APB: APB second cycle              8094521




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at              8094620
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11111111
DLAB = 0
addr_offst = 00             8094620
write_reg: wr_data	=	11111111
byte_en	=	0001
Update bit fields             8094620
data is 11111111
TESTBENCH: DIFF_COUNTER =           1             8094620
LSR_REG_VAL = 00000000             8094620
LSR_REG_TEMP = 00000000             8094620
IIR_REG_VAL = 11000011             8094620
IIR_REG_TEMP = 11000011             8094620
Driver counter =          30             8094670
SUCCESS APB: APB first cycle              8094721
SUCCESS APB: APB second cycle              8094821
READ: reg_val = 195             8094920
ERROR FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000011             8094920
ACTUAL DATA = 11000001             8094920
TESTBENCH: DIFF_COUNTER =           0             8094921
SUCCESS: THRE successfully cleared in IIR after writing in XMIT FIFO             8094921
random_object_id=         10             8095632
INFO  @ 8095632ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=         10
QUEUE_SIZE =           6             8095632
random_object_id=          2             8096716
INFO  @ 8096716ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          2
QUEUE_SIZE =           7             8096716
LCR_REG_VAL = 00000000             8096720
LCR_REG_TEMP = 00000000             8096720
LSR_REG_VAL = 01100000             8096720
LSR_REG_TEMP = 01100000             8096720
FCR_REG_VAL = 00000001             8096720
FCR_REG_TEMP = 00000001             8096720
IIR_REG_VAL = 11000001             8096720
IIR_REG_TEMP = 11000001             8096720
COLLECTING IIR COVERAGE             8096720
IIR[3:1] = 000             8096720
IER_REG_VAL = 00000000             8096720
IER_REG_TEMP = 00000000             8096720
DLL_REG_VAL = 00000000             8096720
DLL_REG_TEMP = 00000000             8096720
DLL, DLM has changed             8096720
GEN_COUNTER =          32             8096820
Data = 10000000             8096820
Mask = 00011111             8096820
config Data = 10011101             8096820
config Data = 10011101             8096820
BAUD_VALUE =       19200
GEN_COUNTER =          33             8096820
Data = 00000110             8096820
Mask = 00000000             8096820
config Data = 11111100             8096820
config Data = 00000110             8096820
GEN_COUNTER =          34             8096820
Data = 00000000             8096820
Mask = 00000000             8096820
config Data = 00101011             8096820
config Data = 00000000             8096820
GEN_COUNTER =          35             8096820
Data = 00011111             8096820
Mask = 00011111             8096820
config Data = 10111110             8096820
config Data = 00011110             8096820
TESTBENCH: DIFF_COUNTER =           4             8096820




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

GEN_COUNTER =          36             8096920
DCDn = x
CTSn = x
DSRn = x
RIn = x
R:DCDn = 0
R:CTSn = 0
R:DSRn = 0
R:RIn = 0
REG:DCDn = x
REG:CTSn = x
REG:DSRn = x
REG:RIn = x
TESTBENCH: DIFF_COUNTER =           5             8096920
Driver counter =          31             8096970
SUCCESS APB: APB first cycle              8097021
SUCCESS APB: APB second cycle              8097121




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at              8097220
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10011101
DLAB = 0
addr_offst = 00             8097220
write_reg: wr_data	=	10011101
byte_en	=	0001
Update bit fields             8097220
TESTBENCH: DIFF_COUNTER =           4             8097220
LCR_REG_VAL = 10011101             8097220
LCR_REG_TEMP = 10011101             8097220
Driver counter =          32             8097270
SUCCESS APB: APB first cycle              8097321
SUCCESS APB: APB second cycle              8097421




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at              8097520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00000110
DLAB = 1
addr_offst = 00             8097520
write_reg: wr_data	=	00000110
byte_en	=	0001
Update bit fields             8097520
TESTBENCH: DIFF_COUNTER =           3             8097520
DLL_REG_VAL = 00000110             8097520
DLL_REG_TEMP = 00000110             8097520
DLL, DLM has changed             8097520
Driver counter =          33             8097570
SUCCESS APB: APB first cycle              8097621
SUCCESS APB: APB second cycle              8097721




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at              8097820
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00             8097820
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields             8097820
TESTBENCH: DIFF_COUNTER =           2             8097820
Driver counter =          34             8097870
SUCCESS APB: APB first cycle              8097921
SUCCESS APB: APB second cycle              8098021




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at              8098120
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011110
DLAB = 1
addr_offst = 00             8098120
write_reg: wr_data	=	00011110
byte_en	=	0001
Update bit fields             8098120
TESTBENCH: DIFF_COUNTER =           1             8098120
LCR_REG_VAL = 00011110             8098120
LCR_REG_TEMP = 00011110             8098120
Driver counter =          35             8098170
SUCCESS APB: APB first cycle              8098221
SUCCESS APB: APB second cycle              8098321
READ: reg_val = 193             8098420
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000001             8098420
ACTUAL DATA = 11000001             8098420
TESTBENCH: DIFF_COUNTER =           0             8098421
I am here
GEN_COUNTER =          37             8098421
Data = 00011111             8098421
Mask = 00011111             8098421
config Data = 11111001             8098421
config Data = 00011001             8098421
GEN_COUNTER =          38             8098421
Data = 00000010             8098421
Mask = 11111000             8098421
config Data = 10101000             8098421
config Data = 10101010             8098421
GEN_COUNTER =          39             8098421
Data = 11111011             8098421
Mask = 11111011             8098421
config Data = 11111011             8098421
config Data = 11111011             8098421
GEN_COUNTER =          40             8098421
Data = 00001000             8098421
Mask = 11110111             8098421
config Data = 10001100             8098421
config Data = 10001100             8098421
TESTBENCH: DIFF_COUNTER =           4             8098421




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Driver counter =          36             8098570
SUCCESS APB: APB first cycle              8098621
SUCCESS APB: APB second cycle              8098721




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at              8098820
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011001
DLAB = 0
addr_offst = 00             8098820
write_reg: wr_data	=	00011001
byte_en	=	0001
Update bit fields             8098820
TESTBENCH: DIFF_COUNTER =           3             8098820
LCR_REG_VAL = 00011001             8098820
LCR_REG_TEMP = 00011001             8098820
Driver counter =          37             8098870
SUCCESS APB: APB first cycle              8098921
SUCCESS APB: APB second cycle              8099021




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at              8099120
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 10101010
DLAB = 0
addr_offst = 00             8099120
write_reg: wr_data	=	10101010
byte_en	=	0001
Update bit fields             8099120
TESTBENCH: DIFF_COUNTER =           2             8099120
IER_REG_VAL = 00001010             8099120
IER_REG_TEMP = 00001010             8099120
IIR_REG_VAL = 11000010             8099120
IIR_REG_TEMP = 11000010             8099120
COLLECTING IIR COVERAGE             8099120
IIR[3:1] = 001             8099120
Driver counter =          38             8099170
SUCCESS APB: APB first cycle              8099221
SUCCESS APB: APB second cycle              8099321




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at              8099420
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 11111011
DLAB = 0
addr_offst = 00             8099420
write_reg: wr_data	=	11111011
byte_en	=	0001
Update bit fields             8099420
TESTBENCH: DIFF_COUNTER =           1             8099420
FCR_REG_VAL = 11001011             8099420
FCR_REG_TEMP = 11001011             8099420
Driver counter =          39             8099470
SUCCESS APB: APB first cycle              8099521
SUCCESS APB: APB second cycle              8099621
Updating Regmap at              8099720
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10001100
DLAB = 0
addr_offst = 00             8099720
write_reg: wr_data	=	10001100
byte_en	=	0001
Update bit fields             8099720
data is 10001100
TESTBENCH: DIFF_COUNTER =           0             8099720
LSR_REG_VAL = 00000000             8099720
LSR_REG_TEMP = 00000000             8099720
IIR_REG_VAL = 11000011             8099720
IIR_REG_TEMP = 11000011             8099720
INFO  @ 8105388ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
LSR_REG_VAL = 00100000             8105930
LSR_REG_TEMP = 00100000             8105930
IIR_REG_VAL = 11000010             8105930
IIR_REG_TEMP = 11000010             8105930
SUCCESS: tx_Start bit detected after 8 cycles8131404
INFO  @ 8131404ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 8495628ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: EVEN PARITY 
INFO  @ 8547660ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 8573676ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 00110000
data_length =           6
PARITY_SELECT = 1
PARITY_ENABLE = 1
STOP_ENABLE = 0
INFO  @ 8573676ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 8573676ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	00110000
INFO  @ 8573676ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 48
INFO  @ 8573676ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	00110000
INFO  @ 8573676ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 48
LSR_REG_VAL = 01100000             8573676
LSR_REG_TEMP = 01100000             8573676
GEN_COUNTER =          41             8671246
TESTBENCH: DIFF_COUNTER =           1             8671246




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          40             8671370
SUCCESS APB: APB first cycle              8671421
SUCCESS APB: APB second cycle              8671521
READ: reg_val = 194             8671620
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000010             8671620
ACTUAL DATA = 11000010             8671620
TESTBENCH: DIFF_COUNTER =           0             8671621
SUCCESS: THRE successfully detected in IIR             8671621
SUCCESS: THRE interrupt observed at the IRQ pin             8671621
GEN_COUNTER =          42             8671621
TESTBENCH: DIFF_COUNTER =           1             8671621




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          41             8671770
SUCCESS APB: APB first cycle              8671821
SUCCESS APB: APB second cycle              8671921
READ: reg_val = 194             8672020
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000010             8672020
ACTUAL DATA = 11000010             8672020
TESTBENCH: DIFF_COUNTER =           0             8672021
GEN_COUNTER =          43             8672021
Data = 11101011             8672021
Mask = 00010100             8672021
config Data = 01111111             8672021
config Data = 11111111             8672021
GEN_COUNTER =          44             8672021
TESTBENCH: DIFF_COUNTER =           2             8672021




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Driver counter =          42             8672170
SUCCESS APB: APB first cycle              8672221
SUCCESS APB: APB second cycle              8672321




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at              8672420
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11111111
DLAB = 0
addr_offst = 00             8672420
write_reg: wr_data	=	11111111
byte_en	=	0001
Update bit fields             8672420
data is 11111111
TESTBENCH: DIFF_COUNTER =           1             8672420
LSR_REG_VAL = 00000000             8672420
LSR_REG_TEMP = 00000000             8672420
IIR_REG_VAL = 11000011             8672420
IIR_REG_TEMP = 11000011             8672420
Driver counter =          43             8672470
SUCCESS APB: APB first cycle              8672521
SUCCESS APB: APB second cycle              8672621
READ: reg_val = 195             8672720
ERROR FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000011             8672720
ACTUAL DATA = 11000001             8672720
TESTBENCH: DIFF_COUNTER =           0             8672721
SUCCESS: THRE successfully cleared in IIR after writing in XMIT FIFO             8672721
random_object_id=          6             8673404
INFO  @ 8673404ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          6
QUEUE_SIZE =           8             8673404
LCR_REG_VAL = 00000000             8673420
LCR_REG_TEMP = 00000000             8673420
LSR_REG_VAL = 01100000             8673420
LSR_REG_TEMP = 01100000             8673420
FCR_REG_VAL = 00000001             8673420
FCR_REG_TEMP = 00000001             8673420
IIR_REG_VAL = 11000001             8673420
IIR_REG_TEMP = 11000001             8673420
COLLECTING IIR COVERAGE             8673420
IIR[3:1] = 000             8673420
IER_REG_VAL = 00000000             8673420
IER_REG_TEMP = 00000000             8673420
DLL_REG_VAL = 00000000             8673420
DLL_REG_TEMP = 00000000             8673420
DLL, DLM has changed             8673420
DCDn = x
CTSn = x
DSRn = x
RIn = x
R:DCDn = 0
R:CTSn = 0
R:DSRn = 0
R:RIn = 0
REG:DCDn = x
REG:CTSn = x
REG:DSRn = x
REG:RIn = x
UART_FRAME_TRANSMIT: XMIT_FIFO is Empty after Reset -> 8673946
GEN_COUNTER =          45             8673946
Data = 10000000             8673946
Mask = 00011111             8673946
config Data = 11001011             8673946
config Data = 10001011             8673946
BAUD_VALUE =       19200
GEN_COUNTER =          46             8673946
Data = 00000110             8673946
Mask = 00000000             8673946
config Data = 10011010             8673946
config Data = 00000110             8673946
GEN_COUNTER =          47             8673946
Data = 00000000             8673946
Mask = 00000000             8673946
config Data = 01101011             8673946
config Data = 00000000             8673946
GEN_COUNTER =          48             8673946
Data = 00011111             8673946
Mask = 00011111             8673946
config Data = 10100000             8673946
config Data = 00000000             8673946
GEN_COUNTER =          49             8673946
Data = 00000100             8673946
Mask = 00011011             8673946
config Data = 11001010             8673946
config Data = 00001110             8673946
GEN_COUNTER =          50             8673946
Data = 00000101             8673946
Mask = 11110010             8673946
config Data = 00110110             8673946
config Data = 00110111             8673946
TESTBENCH: DIFF_COUNTER =           6             8673946




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Driver counter =          44             8674070
SUCCESS APB: APB first cycle              8674121
SUCCESS APB: APB second cycle              8674221




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at              8674320
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10001011
DLAB = 0
addr_offst = 00             8674320
write_reg: wr_data	=	10001011
byte_en	=	0001
Update bit fields             8674320
TESTBENCH: DIFF_COUNTER =           5             8674320
LCR_REG_VAL = 10001011             8674320
LCR_REG_TEMP = 10001011             8674320
Driver counter =          45             8674370
SUCCESS APB: APB first cycle              8674421
SUCCESS APB: APB second cycle              8674521




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at              8674620
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00000110
DLAB = 1
addr_offst = 00             8674620
write_reg: wr_data	=	00000110
byte_en	=	0001
Update bit fields             8674620
TESTBENCH: DIFF_COUNTER =           4             8674620
DLL_REG_VAL = 00000110             8674620
DLL_REG_TEMP = 00000110             8674620
DLL, DLM has changed             8674620
Driver counter =          46             8674670
SUCCESS APB: APB first cycle              8674721
SUCCESS APB: APB second cycle              8674821




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at              8674920
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00             8674920
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields             8674920
TESTBENCH: DIFF_COUNTER =           3             8674920
Driver counter =          47             8674970
SUCCESS APB: APB first cycle              8675021
SUCCESS APB: APB second cycle              8675121




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at              8675220
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00             8675220
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields             8675220
TESTBENCH: DIFF_COUNTER =           2             8675220
LCR_REG_VAL = 00000000             8675220
LCR_REG_TEMP = 00000000             8675220
Driver counter =          48             8675270
SUCCESS APB: APB first cycle              8675321
SUCCESS APB: APB second cycle              8675421




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at              8675520
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00001110
DLAB = 0
addr_offst = 00             8675520
write_reg: wr_data	=	00001110
byte_en	=	0001
Update bit fields             8675520
TESTBENCH: DIFF_COUNTER =           1             8675520
LCR_REG_VAL = 00001110             8675520
LCR_REG_TEMP = 00001110             8675520
Driver counter =          49             8675570
SUCCESS APB: APB first cycle              8675621
SUCCESS APB: APB second cycle              8675721
Updating Regmap at              8675820
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 00110111
DLAB = 0
addr_offst = 00             8675820
write_reg: wr_data	=	00110111
byte_en	=	0001
Update bit fields             8675820
TESTBENCH: DIFF_COUNTER =           0             8675820
FCR_REG_VAL = 00000111             8675820
FCR_REG_TEMP = 00000111             8675820
INFO  @ 8676114ns : $unit_0x68a90024.uart_mode0.start	:	SUCCESS: XMIT FIFO CLEARED on XMIT FIFO RESET
INFO  @ 8676114ns : $unit_0x68a90024.uart_mode0.start	:	SUCCESS: THRE SET due to XMIT FIFO CLEAR
INFO  @ 8676114ns : $unit_0x68a90024.uart_mode0.start	:	SUCCESS: TXRDY goes Active on clearing XMIT FIFO
GEN_COUNTER =          51             8676114
Data = 00000001             8676114
Mask = 11110010             8676114
config Data = 01111110             8676114
config Data = 01110011             8676114
TESTBENCH: DIFF_COUNTER =           1             8676114




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          50             8676170
SUCCESS APB: APB first cycle              8676221
SUCCESS APB: APB second cycle              8676321
Updating Regmap at              8676420
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 01110011
DLAB = 0
addr_offst = 00             8676420
write_reg: wr_data	=	01110011
byte_en	=	0001
Update bit fields             8676420
TESTBENCH: DIFF_COUNTER =           0             8676420
FCR_REG_VAL = 01000011             8676420
FCR_REG_TEMP = 01000011             8676420
GEN_COUNTER =          52             8676656
Data = 00000001             8676656
Mask = 11110010             8676656
config Data = 10011010             8676656
config Data = 10010011             8676656
TESTBENCH: DIFF_COUNTER =           1             8676656




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          51             8676770
SUCCESS APB: APB first cycle              8676821
SUCCESS APB: APB second cycle              8676921
Updating Regmap at              8677020
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10010011
DLAB = 0
addr_offst = 00             8677020
write_reg: wr_data	=	10010011
byte_en	=	0001
Update bit fields             8677020
data is 10010011
TESTBENCH: DIFF_COUNTER =           0             8677020
LSR_REG_VAL = 00000000             8677020
LSR_REG_TEMP = 00000000             8677020
INFO  @ 8677740ns : $unit_0x68a90024.uart_mode0.start	:	SUCCESS: TXRDYn goes inActive on writing to XMIT_FIFO
INFO  @ 8682618ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
LSR_REG_VAL = 00100000             8683160
LSR_REG_TEMP = 00100000             8683160
INFO  @ 8683220ns : $unit_0x68a90024.uart_mode0.start	:	SUCCESS: TXRDY goes Active on clearing XMIT FIFO
random_object_id=          4             8684244
INFO  @ 8684244ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          4
QUEUE_SIZE =           9             8684244
GEN_COUNTER =          53             8684244
Data = 00001111             8684244
Mask = 11110000             8684244
config Data = 01101011             8684244
config Data = 01101111             8684244
GEN_COUNTER =          54             8684244
GEN_COUNTER =          55             8684244
Data = 00000000             8684244
Mask = 00000000             8684244
config Data = 00100000             8684244
config Data = 00000000             8684244
TESTBENCH: DIFF_COUNTER =           3             8684244




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Driver counter =          52             8684370
SUCCESS APB: APB first cycle              8684421
SUCCESS APB: APB second cycle              8684521




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at              8684620
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 01101111
DLAB = 0
addr_offst = 00             8684620
write_reg: wr_data	=	01101111
byte_en	=	0001
Update bit fields             8684620
TESTBENCH: DIFF_COUNTER =           2             8684620
IER_REG_VAL = 00001111             8684620
IER_REG_TEMP = 00001111             8684620
IIR_REG_VAL = 11000010             8684620
IIR_REG_TEMP = 11000010             8684620
COLLECTING IIR COVERAGE             8684620
IIR[3:1] = 001             8684620
Driver counter =          53             8684670
SUCCESS APB: APB first cycle              8684721
SUCCESS APB: APB second cycle              8684821
READ: reg_val =   0             8684920
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00000000             8684920
ACTUAL DATA = 00000000             8684920




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

TESTBENCH: DIFF_COUNTER =           1             8684921
Driver counter =          54             8684970
SUCCESS APB: APB first cycle              8685021
SUCCESS APB: APB second cycle              8685121
Updating Regmap at              8685220
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000000
DLAB = 0
addr_offst = 00             8685220
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields             8685220
TESTBENCH: DIFF_COUNTER =           0             8685220
SUCCESS : Default values output control pins of Modem Control Logic is identified             8685220
GEN_COUNTER =          56             8685220
Data = 00000001             8685220
Mask = 00000000             8685220
config Data = 00100111             8685220
config Data = 00000001             8685220
TESTBENCH: DIFF_COUNTER =           1             8685220




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          55             8685370
SUCCESS APB: APB first cycle              8685421
SUCCESS APB: APB second cycle              8685521
Updating Regmap at              8685620
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000001
DLAB = 0
addr_offst = 00             8685620
write_reg: wr_data	=	00000001
byte_en	=	0001
Update bit fields             8685620
TESTBENCH: DIFF_COUNTER =           0             8685620
MCR_REG_VAL = 00000001             8685620
MCR_REG_TEMP = 00000001             8685620
CHECK_DATA = 00000001	TEMP_DATA = 00000001             8685620
SUCCESS : MCR configured output control pins to correct values             8685620
GEN_COUNTER =          57             8685620
Data = 00001110             8685620
Mask = 00000000             8685620
config Data = 00010001             8685620
config Data = 00001110             8685620
TESTBENCH: DIFF_COUNTER =           1             8685620




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          56             8685770
SUCCESS APB: APB first cycle              8685821
SUCCESS APB: APB second cycle              8685921
Updating Regmap at              8686020
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001110
DLAB = 0
addr_offst = 00             8686020
write_reg: wr_data	=	00001110
byte_en	=	0001
Update bit fields             8686020
TESTBENCH: DIFF_COUNTER =           0             8686020
MCR_REG_VAL = 00001110             8686020
MCR_REG_TEMP = 00001110             8686020
CHECK_DATA = 00001110	TEMP_DATA = 00001110             8686020
SUCCESS : MCR configured output control pins to correct values             8686020
GEN_COUNTER =          58             8686020
Data = 00000001             8686020
Mask = 00000000             8686020
config Data = 10000110             8686020
config Data = 00000001             8686020
TESTBENCH: DIFF_COUNTER =           1             8686020




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          57             8686170
SUCCESS APB: APB first cycle              8686221
SUCCESS APB: APB second cycle              8686321
Updating Regmap at              8686420
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000001
DLAB = 0
addr_offst = 00             8686420
write_reg: wr_data	=	00000001
byte_en	=	0001
Update bit fields             8686420
TESTBENCH: DIFF_COUNTER =           0             8686420
MCR_REG_VAL = 00000001             8686420
MCR_REG_TEMP = 00000001             8686420
CHECK_DATA = 00000001	TEMP_DATA = 00000001             8686420
SUCCESS : MCR configured output control pins to correct values             8686420
GEN_COUNTER =          59             8686420
Data = 00000011             8686420
Mask = 00000000             8686420
config Data = 00100010             8686420
config Data = 00000011             8686420
TESTBENCH: DIFF_COUNTER =           1             8686420




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          58             8686570
SUCCESS APB: APB first cycle              8686621
SUCCESS APB: APB second cycle              8686721
Updating Regmap at              8686820
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000011
DLAB = 0
addr_offst = 00             8686820
write_reg: wr_data	=	00000011
byte_en	=	0001
Update bit fields             8686820
TESTBENCH: DIFF_COUNTER =           0             8686820
MCR_REG_VAL = 00000011             8686820
MCR_REG_TEMP = 00000011             8686820
CHECK_DATA = 00000011	TEMP_DATA = 00000011             8686820
SUCCESS : MCR configured output control pins to correct values             8686820
GEN_COUNTER =          60             8686820
Data = 00001111             8686820
Mask = 00000000             8686820
config Data = 01011111             8686820
config Data = 00001111             8686820
TESTBENCH: DIFF_COUNTER =           1             8686820




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          59             8686970
SUCCESS APB: APB first cycle              8687021
SUCCESS APB: APB second cycle              8687121
Updating Regmap at              8687220
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001111
DLAB = 0
addr_offst = 00             8687220
write_reg: wr_data	=	00001111
byte_en	=	0001
Update bit fields             8687220
TESTBENCH: DIFF_COUNTER =           0             8687220
MCR_REG_VAL = 00001111             8687220
MCR_REG_TEMP = 00001111             8687220
CHECK_DATA = 00001111	TEMP_DATA = 00001111             8687220
SUCCESS : MCR configured output control pins to correct values             8687220
GEN_COUNTER =          61             8687220
Data = 00001110             8687220
Mask = 00000000             8687220
config Data = 01110111             8687220
config Data = 00001110             8687220
TESTBENCH: DIFF_COUNTER =           1             8687220




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          60             8687370
SUCCESS APB: APB first cycle              8687421
SUCCESS APB: APB second cycle              8687521
Updating Regmap at              8687620
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001110
DLAB = 0
addr_offst = 00             8687620
write_reg: wr_data	=	00001110
byte_en	=	0001
Update bit fields             8687620
TESTBENCH: DIFF_COUNTER =           0             8687620
MCR_REG_VAL = 00001110             8687620
MCR_REG_TEMP = 00001110             8687620
CHECK_DATA = 00001110	TEMP_DATA = 00001110             8687620
SUCCESS : MCR configured output control pins to correct values             8687620
GEN_COUNTER =          62             8687620
Data = 00001100             8687620
Mask = 00000000             8687620
config Data = 00011000             8687620
config Data = 00001100             8687620
TESTBENCH: DIFF_COUNTER =           1             8687620




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          61             8687770
SUCCESS APB: APB first cycle              8687821
SUCCESS APB: APB second cycle              8687921
Updating Regmap at              8688020
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001100
DLAB = 0
addr_offst = 00             8688020
write_reg: wr_data	=	00001100
byte_en	=	0001
Update bit fields             8688020
TESTBENCH: DIFF_COUNTER =           0             8688020
MCR_REG_VAL = 00001100             8688020
MCR_REG_TEMP = 00001100             8688020
CHECK_DATA = 00001100	TEMP_DATA = 00001100             8688020
SUCCESS : MCR configured output control pins to correct values             8688020
GEN_COUNTER =          63             8688020
Data = 00001101             8688020
Mask = 00000000             8688020
config Data = 11000110             8688020
config Data = 00001101             8688020
TESTBENCH: DIFF_COUNTER =           1             8688020




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          62             8688170
SUCCESS APB: APB first cycle              8688221
SUCCESS APB: APB second cycle              8688321
Updating Regmap at              8688420
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001101
DLAB = 0
addr_offst = 00             8688420
write_reg: wr_data	=	00001101
byte_en	=	0001
Update bit fields             8688420
TESTBENCH: DIFF_COUNTER =           0             8688420
MCR_REG_VAL = 00001101             8688420
MCR_REG_TEMP = 00001101             8688420
CHECK_DATA = 00001101	TEMP_DATA = 00001101             8688420
SUCCESS : MCR configured output control pins to correct values             8688420
GEN_COUNTER =          64             8688420
Data = 00000111             8688420
Mask = 00000000             8688420
config Data = 00100000             8688420
config Data = 00000111             8688420
TESTBENCH: DIFF_COUNTER =           1             8688420




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          63             8688570
SUCCESS APB: APB first cycle              8688621
SUCCESS APB: APB second cycle              8688721
Updating Regmap at              8688820
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000111
DLAB = 0
addr_offst = 00             8688820
write_reg: wr_data	=	00000111
byte_en	=	0001
Update bit fields             8688820
TESTBENCH: DIFF_COUNTER =           0             8688820
MCR_REG_VAL = 00000111             8688820
MCR_REG_TEMP = 00000111             8688820
CHECK_DATA = 00000111	TEMP_DATA = 00000111             8688820
SUCCESS : MCR configured output control pins to correct values             8688820
GEN_COUNTER =          65             8688820
Data = 00001100             8688820
Mask = 00000000             8688820
config Data = 01101001             8688820
config Data = 00001100             8688820
TESTBENCH: DIFF_COUNTER =           1             8688820




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          64             8688970
SUCCESS APB: APB first cycle              8689021
SUCCESS APB: APB second cycle              8689121
Updating Regmap at              8689220
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001100
DLAB = 0
addr_offst = 00             8689220
write_reg: wr_data	=	00001100
byte_en	=	0001
Update bit fields             8689220
TESTBENCH: DIFF_COUNTER =           0             8689220
MCR_REG_VAL = 00001100             8689220
MCR_REG_TEMP = 00001100             8689220
CHECK_DATA = 00001100	TEMP_DATA = 00001100             8689220
SUCCESS : MCR configured output control pins to correct values             8689220
GEN_COUNTER =          66             8689220
Data = 00001010             8689220
Mask = 00000000             8689220
config Data = 01010100             8689220
config Data = 00001010             8689220
TESTBENCH: DIFF_COUNTER =           1             8689220




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          65             8689370
SUCCESS APB: APB first cycle              8689421
SUCCESS APB: APB second cycle              8689521
Updating Regmap at              8689620
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001010
DLAB = 0
addr_offst = 00             8689620
write_reg: wr_data	=	00001010
byte_en	=	0001
Update bit fields             8689620
TESTBENCH: DIFF_COUNTER =           0             8689620
MCR_REG_VAL = 00001010             8689620
MCR_REG_TEMP = 00001010             8689620
CHECK_DATA = 00001010	TEMP_DATA = 00001010             8689620
SUCCESS : MCR configured output control pins to correct values             8689620
GEN_COUNTER =          67             8689620
Data = 00000000             8689620
Mask = 00000000             8689620
config Data = 01011100             8689620
config Data = 00000000             8689620
TESTBENCH: DIFF_COUNTER =           1             8689620




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          66             8689770
SUCCESS APB: APB first cycle              8689821
SUCCESS APB: APB second cycle              8689921
Updating Regmap at              8690020
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000000
DLAB = 0
addr_offst = 00             8690020
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields             8690020
TESTBENCH: DIFF_COUNTER =           0             8690020
MCR_REG_VAL = 00000000             8690020
MCR_REG_TEMP = 00000000             8690020
CHECK_DATA = 00000000	TEMP_DATA = 00000000             8690020
SUCCESS : MCR configured output control pins to correct values             8690020
GEN_COUNTER =          68             8690020
Data = 00000000             8690020
Mask = 00000000             8690020
config Data = 01101100             8690020
config Data = 00000000             8690020
TESTBENCH: DIFF_COUNTER =           1             8690020




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          67             8690170
SUCCESS APB: APB first cycle              8690221
SUCCESS APB: APB second cycle              8690321
Updating Regmap at              8690420
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000000
DLAB = 0
addr_offst = 00             8690420
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields             8690420
TESTBENCH: DIFF_COUNTER =           0             8690420
CHECK_DATA = 00000000	TEMP_DATA = 00000000             8690420
SUCCESS : MCR configured output control pins to correct values             8690420
GEN_COUNTER =          69             8690420
Data = 00001100             8690420
Mask = 00000000             8690420
config Data = 10001001             8690420
config Data = 00001100             8690420
TESTBENCH: DIFF_COUNTER =           1             8690420




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          68             8690570
SUCCESS APB: APB first cycle              8690621
SUCCESS APB: APB second cycle              8690721
Updating Regmap at              8690820
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001100
DLAB = 0
addr_offst = 00             8690820
write_reg: wr_data	=	00001100
byte_en	=	0001
Update bit fields             8690820
TESTBENCH: DIFF_COUNTER =           0             8690820
MCR_REG_VAL = 00001100             8690820
MCR_REG_TEMP = 00001100             8690820
CHECK_DATA = 00001100	TEMP_DATA = 00001100             8690820
SUCCESS : MCR configured output control pins to correct values             8690820
GEN_COUNTER =          70             8690820
Data = 00000011             8690820
Mask = 00000000             8690820
config Data = 00001101             8690820
config Data = 00000011             8690820
TESTBENCH: DIFF_COUNTER =           1             8690820




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          69             8690970
SUCCESS APB: APB first cycle              8691021
SUCCESS APB: APB second cycle              8691121
Updating Regmap at              8691220
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000011
DLAB = 0
addr_offst = 00             8691220
write_reg: wr_data	=	00000011
byte_en	=	0001
Update bit fields             8691220
TESTBENCH: DIFF_COUNTER =           0             8691220
MCR_REG_VAL = 00000011             8691220
MCR_REG_TEMP = 00000011             8691220
CHECK_DATA = 00000011	TEMP_DATA = 00000011             8691220
SUCCESS : MCR configured output control pins to correct values             8691220
GEN_COUNTER =          71             8691290
TESTBENCH: DIFF_COUNTER =           1             8691290
MSR_REG_VAL = 01110011             8691290
MSR_REG_TEMP = 01110011             8691290




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          70             8691370
SUCCESS APB: APB first cycle              8691421
SUCCESS APB: APB second cycle              8691521
READ: reg_val = 115             8691620
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01110011             8691620
ACTUAL DATA = 01110011             8691620
MSR_REG_VAL = 01110000             8691620
MSR_REG_TEMP = 01110000             8691620
TESTBENCH: DIFF_COUNTER =           0             8691621
1. PR_DATA = 01110011	PSEL = 1             8691621
2. PR_DATA = 01110011	PSEL = 0             8691720
CONFIG_BIT = 1000             8691720
SUCCESS  : Model control inputs getting reflected in MSR             8691720
GEN_COUNTER =          72             8691832
TESTBENCH: DIFF_COUNTER =           1             8691832
MSR_REG_VAL = 11111000             8691832
MSR_REG_TEMP = 11111000             8691832




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          71             8691970
SUCCESS APB: APB first cycle              8692021
SUCCESS APB: APB second cycle              8692121
READ: reg_val = 248             8692220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111000             8692220
ACTUAL DATA = 11111000             8692220
MSR_REG_VAL = 11110000             8692220
MSR_REG_TEMP = 11110000             8692220
TESTBENCH: DIFF_COUNTER =           0             8692221
1. PR_DATA = 11111000	PSEL = 1             8692221
2. PR_DATA = 11111000	PSEL = 0             8692320
CONFIG_BIT = 0000             8692320
SUCCESS  : Model control inputs getting reflected in MSR             8692320
GEN_COUNTER =          73             8692374
TESTBENCH: DIFF_COUNTER =           1             8692374
MSR_REG_VAL = 00001111             8692374
MSR_REG_TEMP = 00001111             8692374




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          72             8692470
SUCCESS APB: APB first cycle              8692521
SUCCESS APB: APB second cycle              8692621
READ: reg_val =  15             8692720
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00001111             8692720
ACTUAL DATA = 00001111             8692720
MSR_REG_VAL = 00000000             8692720
MSR_REG_TEMP = 00000000             8692720
TESTBENCH: DIFF_COUNTER =           0             8692721
1. PR_DATA = 00001111	PSEL = 1             8692721
2. PR_DATA = 00001111	PSEL = 0             8692820
CONFIG_BIT = 1111             8692820
SUCCESS  : Model control inputs getting reflected in MSR             8692820
GEN_COUNTER =          74             8692916
TESTBENCH: DIFF_COUNTER =           1             8692916
MSR_REG_VAL = 01110011             8692916
MSR_REG_TEMP = 01110011             8692916




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          73             8692970
SUCCESS APB: APB first cycle              8693021
SUCCESS APB: APB second cycle              8693121
READ: reg_val = 115             8693220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01110011             8693220
ACTUAL DATA = 01110011             8693220
MSR_REG_VAL = 01110000             8693220
MSR_REG_TEMP = 01110000             8693220
TESTBENCH: DIFF_COUNTER =           0             8693221
1. PR_DATA = 01110011	PSEL = 1             8693221
2. PR_DATA = 01110011	PSEL = 0             8693320
CONFIG_BIT = 1000             8693320
SUCCESS  : Model control inputs getting reflected in MSR             8693320
GEN_COUNTER =          75             8693458
TESTBENCH: DIFF_COUNTER =           1             8693458
MSR_REG_VAL = 00110100             8693458
MSR_REG_TEMP = 00110100             8693458




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          74             8693570
SUCCESS APB: APB first cycle              8693621
SUCCESS APB: APB second cycle              8693721
READ: reg_val =  52             8693820
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00110100             8693820
ACTUAL DATA = 00110100             8693820
MSR_REG_VAL = 00110000             8693820
MSR_REG_TEMP = 00110000             8693820
TESTBENCH: DIFF_COUNTER =           0             8693821
1. PR_DATA = 00110100	PSEL = 1             8693821
2. PR_DATA = 00110100	PSEL = 0             8693920
CONFIG_BIT = 1100             8693920
SUCCESS  : Model control inputs getting reflected in MSR             8693920
GEN_COUNTER =          76             8694000
TESTBENCH: DIFF_COUNTER =           1             8694000
MSR_REG_VAL = 11011010             8694000
MSR_REG_TEMP = 11011010             8694000




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          75             8694070
SUCCESS APB: APB first cycle              8694121
SUCCESS APB: APB second cycle              8694221
READ: reg_val = 218             8694320
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11011010             8694320
ACTUAL DATA = 11011010             8694320
MSR_REG_VAL = 11010000             8694320
MSR_REG_TEMP = 11010000             8694320
TESTBENCH: DIFF_COUNTER =           0             8694321
1. PR_DATA = 11011010	PSEL = 1             8694321
2. PR_DATA = 11011010	PSEL = 0             8694420
CONFIG_BIT = 0010             8694420
SUCCESS  : Model control inputs getting reflected in MSR             8694420
GEN_COUNTER =          77             8694542
TESTBENCH: DIFF_COUNTER =           1             8694542
MSR_REG_VAL = 11110010             8694542
MSR_REG_TEMP = 11110010             8694542




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          76             8694670
SUCCESS APB: APB first cycle              8694721
SUCCESS APB: APB second cycle              8694821
READ: reg_val = 242             8694920
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11110010             8694920
ACTUAL DATA = 11110010             8694920
MSR_REG_VAL = 11110000             8694920
MSR_REG_TEMP = 11110000             8694920
TESTBENCH: DIFF_COUNTER =           0             8694921
1. PR_DATA = 11110010	PSEL = 1             8694921
2. PR_DATA = 11110010	PSEL = 0             8695020
CONFIG_BIT = 0000             8695020
SUCCESS  : Model control inputs getting reflected in MSR             8695020
GEN_COUNTER =          78             8695084
TESTBENCH: DIFF_COUNTER =           1             8695084
MSR_REG_VAL = 11000011             8695084
MSR_REG_TEMP = 11000011             8695084




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          77             8695170
SUCCESS APB: APB first cycle              8695221
SUCCESS APB: APB second cycle              8695321
READ: reg_val = 195             8695420
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11000011             8695420
ACTUAL DATA = 11000011             8695420
MSR_REG_VAL = 11000000             8695420
MSR_REG_TEMP = 11000000             8695420
TESTBENCH: DIFF_COUNTER =           0             8695421
1. PR_DATA = 11000011	PSEL = 1             8695421
2. PR_DATA = 11000011	PSEL = 0             8695520
CONFIG_BIT = 0011             8695520
SUCCESS  : Model control inputs getting reflected in MSR             8695520
GEN_COUNTER =          79             8695626
TESTBENCH: DIFF_COUNTER =           1             8695626
MSR_REG_VAL = 01011001             8695626
MSR_REG_TEMP = 01011001             8695626




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          78             8695770
SUCCESS APB: APB first cycle              8695821
SUCCESS APB: APB second cycle              8695921
READ: reg_val =  89             8696020
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01011001             8696020
ACTUAL DATA = 01011001             8696020
MSR_REG_VAL = 01010000             8696020
MSR_REG_TEMP = 01010000             8696020
TESTBENCH: DIFF_COUNTER =           0             8696021
1. PR_DATA = 01011001	PSEL = 1             8696021
2. PR_DATA = 01011001	PSEL = 0             8696120
CONFIG_BIT = 1010             8696120
SUCCESS  : Model control inputs getting reflected in MSR             8696120
GEN_COUNTER =          80             8696168
TESTBENCH: DIFF_COUNTER =           1             8696168
MSR_REG_VAL = 10101111             8696168
MSR_REG_TEMP = 10101111             8696168




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          79             8696270
SUCCESS APB: APB first cycle              8696321
SUCCESS APB: APB second cycle              8696421
READ: reg_val = 175             8696520
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10101111             8696520
ACTUAL DATA = 10101111             8696520
MSR_REG_VAL = 10100000             8696520
MSR_REG_TEMP = 10100000             8696520
TESTBENCH: DIFF_COUNTER =           0             8696521
1. PR_DATA = 10101111	PSEL = 1             8696521
2. PR_DATA = 10101111	PSEL = 0             8696620
CONFIG_BIT = 0101             8696620
SUCCESS  : Model control inputs getting reflected in MSR             8696620
GEN_COUNTER =          81             8696710
TESTBENCH: DIFF_COUNTER =           1             8696710
MSR_REG_VAL = 10010011             8696710
MSR_REG_TEMP = 10010011             8696710




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          80             8696770
SUCCESS APB: APB first cycle              8696821
SUCCESS APB: APB second cycle              8696921
READ: reg_val = 147             8697020
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10010011             8697020
ACTUAL DATA = 10010011             8697020
MSR_REG_VAL = 10010000             8697020
MSR_REG_TEMP = 10010000             8697020
TESTBENCH: DIFF_COUNTER =           0             8697021
1. PR_DATA = 10010011	PSEL = 1             8697021
2. PR_DATA = 10010011	PSEL = 0             8697120
CONFIG_BIT = 0110             8697120
SUCCESS  : Model control inputs getting reflected in MSR             8697120
GEN_COUNTER =          82             8697252
TESTBENCH: DIFF_COUNTER =           1             8697252
MSR_REG_VAL = 01101011             8697252
MSR_REG_TEMP = 01101011             8697252




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          81             8697370
SUCCESS APB: APB first cycle              8697421
SUCCESS APB: APB second cycle              8697521
READ: reg_val = 107             8697620
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01101011             8697620
ACTUAL DATA = 01101011             8697620
MSR_REG_VAL = 01100000             8697620
MSR_REG_TEMP = 01100000             8697620
TESTBENCH: DIFF_COUNTER =           0             8697621
1. PR_DATA = 01101011	PSEL = 1             8697621
2. PR_DATA = 01101011	PSEL = 0             8697720
CONFIG_BIT = 1001             8697720
SUCCESS  : Model control inputs getting reflected in MSR             8697720
GEN_COUNTER =          83             8697794
TESTBENCH: DIFF_COUNTER =           1             8697794
MSR_REG_VAL = 00100100             8697794
MSR_REG_TEMP = 00100100             8697794




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          82             8697870
SUCCESS APB: APB first cycle              8697921
SUCCESS APB: APB second cycle              8698021
READ: reg_val =  36             8698120
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00100100             8698120
ACTUAL DATA = 00100100             8698120
MSR_REG_VAL = 00100000             8698120
MSR_REG_TEMP = 00100000             8698120
TESTBENCH: DIFF_COUNTER =           0             8698121
1. PR_DATA = 00100100	PSEL = 1             8698121
2. PR_DATA = 00100100	PSEL = 0             8698220
CONFIG_BIT = 1101             8698220
SUCCESS  : Model control inputs getting reflected in MSR             8698220
GEN_COUNTER =          84             8698336
TESTBENCH: DIFF_COUNTER =           1             8698336
MSR_REG_VAL = 00010011             8698336
MSR_REG_TEMP = 00010011             8698336




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          83             8698470
SUCCESS APB: APB first cycle              8698521
SUCCESS APB: APB second cycle              8698621
READ: reg_val =  19             8698720
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00010011             8698720
ACTUAL DATA = 00010011             8698720
MSR_REG_VAL = 00010000             8698720
MSR_REG_TEMP = 00010000             8698720
TESTBENCH: DIFF_COUNTER =           0             8698721
1. PR_DATA = 00010011	PSEL = 1             8698721
2. PR_DATA = 00010011	PSEL = 0             8698820
CONFIG_BIT = 1110             8698820
SUCCESS  : Model control inputs getting reflected in MSR             8698820
GEN_COUNTER =          85             8698878
TESTBENCH: DIFF_COUNTER =           1             8698878
MSR_REG_VAL = 00100011             8698878
MSR_REG_TEMP = 00100011             8698878




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          84             8698970
SUCCESS APB: APB first cycle              8699021
SUCCESS APB: APB second cycle              8699121
READ: reg_val =  35             8699220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00100011             8699220
ACTUAL DATA = 00100011             8699220
MSR_REG_VAL = 00100000             8699220
MSR_REG_TEMP = 00100000             8699220
TESTBENCH: DIFF_COUNTER =           0             8699221
1. PR_DATA = 00100011	PSEL = 1             8699221
2. PR_DATA = 00100011	PSEL = 0             8699320
CONFIG_BIT = 1101             8699320
SUCCESS  : Model control inputs getting reflected in MSR             8699320
GEN_COUNTER =          86             8699320
TESTBENCH: DIFF_COUNTER =           1             8699320




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          85             8699470
SUCCESS APB: APB first cycle              8699521
SUCCESS APB: APB second cycle              8699621
READ: reg_val =  32             8699720
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00100000             8699720
ACTUAL DATA = 00100000             8699720
TESTBENCH: DIFF_COUNTER =           0             8699721
SUCCESS : Delta fields are getting default values (Low) afret MSR Read             8699721
GEN_COUNTER =          87             8699721
TESTBENCH: DIFF_COUNTER =           1             8699721
MSR_REG_VAL = 11111001             8699721
MSR_REG_TEMP = 11111001             8699721




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          86             8699870
SUCCESS APB: APB first cycle              8699921
SUCCESS APB: APB second cycle              8700021
READ: reg_val = 249             8700120
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111001             8700120
ACTUAL DATA = 11111001             8700120
MSR_REG_VAL = 11110000             8700120
MSR_REG_TEMP = 11110000             8700120
TESTBENCH: DIFF_COUNTER =           0             8700121
GEN_COUNTER =          88             8700121
TESTBENCH: DIFF_COUNTER =           1             8700121




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          87             8700270
SUCCESS APB: APB first cycle              8700321
SUCCESS APB: APB second cycle              8700421
READ: reg_val = 240             8700520
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11110000             8700520
ACTUAL DATA = 11110000             8700520
TESTBENCH: DIFF_COUNTER =           0             8700521
MSR_REG_VAL = 00001111             8700521
MSR_REG_TEMP = 00001111             8700521
GEN_COUNTER =          89             8700531
TESTBENCH: DIFF_COUNTER =           1             8700531




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          88             8700670
SUCCESS APB: APB first cycle              8700721
SUCCESS APB: APB second cycle              8700821
READ: reg_val =  15             8700920
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00001111             8700920
ACTUAL DATA = 00001111             8700920
MSR_REG_VAL = 00000000             8700920
MSR_REG_TEMP = 00000000             8700920
TESTBENCH: DIFF_COUNTER =           0             8700921
GEN_COUNTER =          90             8700921
TESTBENCH: DIFF_COUNTER =           1             8700921




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          89             8701070
SUCCESS APB: APB first cycle              8701121
SUCCESS APB: APB second cycle              8701221
READ: reg_val =   0             8701320
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00000000             8701320
ACTUAL DATA = 00000000             8701320
TESTBENCH: DIFF_COUNTER =           0             8701321
SUCCESS : MSR Delta fields stays LOW when no change in corresponding Modem Control input lines             8701321
GEN_COUNTER =          91             8701321
TESTBENCH: DIFF_COUNTER =           1             8701321
MSR_REG_VAL = 11111011             8701321
MSR_REG_TEMP = 11111011             8701321




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          90             8701470
SUCCESS APB: APB first cycle              8701521
SUCCESS APB: APB second cycle              8701621
READ: reg_val = 251             8701720
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111011             8701720
ACTUAL DATA = 11111011             8701720
MSR_REG_VAL = 11110000             8701720
MSR_REG_TEMP = 11110000             8701720
TESTBENCH: DIFF_COUNTER =           0             8701721
GEN_COUNTER =          92             8701721
TESTBENCH: DIFF_COUNTER =           1             8701721
MSR_REG_VAL = 00001111             8701721
MSR_REG_TEMP = 00001111             8701721




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          91             8701870
SUCCESS APB: APB first cycle              8701921
SUCCESS APB: APB second cycle              8702021
READ: reg_val =  15             8702120
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00001111             8702120
ACTUAL DATA = 00001111             8702120
MSR_REG_VAL = 00000000             8702120
MSR_REG_TEMP = 00000000             8702120
TESTBENCH: DIFF_COUNTER =           0             8702121
GEN_COUNTER =          93             8702121
TESTBENCH: DIFF_COUNTER =           1             8702121




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          92             8702270
SUCCESS APB: APB first cycle              8702321
SUCCESS APB: APB second cycle              8702421
READ: reg_val =   0             8702520
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00000000             8702520
ACTUAL DATA = 00000000             8702520
TESTBENCH: DIFF_COUNTER =           0             8702521
GEN_COUNTER =          94             8702521
TESTBENCH: DIFF_COUNTER =           1             8702521
MSR_REG_VAL = 11111011             8702521
MSR_REG_TEMP = 11111011             8702521




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          93             8702670
SUCCESS APB: APB first cycle              8702721
SUCCESS APB: APB second cycle              8702821
READ: reg_val = 251             8702920
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111011             8702920
ACTUAL DATA = 11111011             8702920
MSR_REG_VAL = 11110000             8702920
MSR_REG_TEMP = 11110000             8702920
TESTBENCH: DIFF_COUNTER =           0             8702921
SUCCESS : MSR Delta fields gives correct status when data changes in their corresponding Modem Control input lines             8702921
random_object_id=         10             8703756
INFO  @ 8703756ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=         10
QUEUE_SIZE =          10             8703756
random_object_id=          2             8704840
INFO  @ 8704840ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          2
QUEUE_SIZE =          11             8704840
LCR_REG_VAL = 00000000             8704920
LCR_REG_TEMP = 00000000             8704920
LSR_REG_VAL = 01100000             8704920
LSR_REG_TEMP = 01100000             8704920
FCR_REG_VAL = 00000001             8704920
FCR_REG_TEMP = 00000001             8704920
IIR_REG_VAL = 11000001             8704920
IIR_REG_TEMP = 11000001             8704920
COLLECTING IIR COVERAGE             8704920
IIR[3:1] = 000             8704920
IER_REG_VAL = 00000000             8704920
IER_REG_TEMP = 00000000             8704920
MCR_REG_VAL = 00000000             8704920
MCR_REG_TEMP = 00000000             8704920
MSR_REG_VAL = 00000000             8704920
MSR_REG_TEMP = 00000000             8704920
DLL_REG_VAL = 00000000             8704920
DLL_REG_TEMP = 00000000             8704920
DLL, DLM has changed             8704920
GEN_COUNTER =          95             8705020
Data = 10000000             8705020
Mask = 00011111             8705020
config Data = 11100111             8705020
config Data = 10000111             8705020
BAUD_VALUE =       19200
GEN_COUNTER =          96             8705020
Data = 00000110             8705020
Mask = 00000000             8705020
config Data = 00100001             8705020
config Data = 00000110             8705020
GEN_COUNTER =          97             8705020
Data = 00000000             8705020
Mask = 00000000             8705020
config Data = 01011110             8705020
config Data = 00000000             8705020
GEN_COUNTER =          98             8705020
Data = 00011111             8705020
Mask = 00011111             8705020
config Data = 10001100             8705020
config Data = 00001100             8705020
TESTBENCH: DIFF_COUNTER =           4             8705020




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

GEN_COUNTER =          99             8705120
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
TESTBENCH: DIFF_COUNTER =           5             8705120
MSR_REG_VAL = 11111011             8705120
MSR_REG_TEMP = 11111011             8705120
Driver counter =          94             8705170
SUCCESS APB: APB first cycle              8705221
SUCCESS APB: APB second cycle              8705321




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at              8705420
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10000111
DLAB = 0
addr_offst = 00             8705420
write_reg: wr_data	=	10000111
byte_en	=	0001
Update bit fields             8705420
TESTBENCH: DIFF_COUNTER =           4             8705420
LCR_REG_VAL = 10000111             8705420
LCR_REG_TEMP = 10000111             8705420
Driver counter =          95             8705470
SUCCESS APB: APB first cycle              8705521
SUCCESS APB: APB second cycle              8705621




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at              8705720
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00000110
DLAB = 1
addr_offst = 00             8705720
write_reg: wr_data	=	00000110
byte_en	=	0001
Update bit fields             8705720
TESTBENCH: DIFF_COUNTER =           3             8705720
DLL_REG_VAL = 00000110             8705720
DLL_REG_TEMP = 00000110             8705720
DLL, DLM has changed             8705720
Driver counter =          96             8705770
SUCCESS APB: APB first cycle              8705821
SUCCESS APB: APB second cycle              8705921




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at              8706020
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00             8706020
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields             8706020
TESTBENCH: DIFF_COUNTER =           2             8706020
Driver counter =          97             8706070
SUCCESS APB: APB first cycle              8706121
SUCCESS APB: APB second cycle              8706221




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at              8706320
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00001100
DLAB = 1
addr_offst = 00             8706320
write_reg: wr_data	=	00001100
byte_en	=	0001
Update bit fields             8706320
TESTBENCH: DIFF_COUNTER =           1             8706320
LCR_REG_VAL = 00001100             8706320
LCR_REG_TEMP = 00001100             8706320
Driver counter =          98             8706370
SUCCESS APB: APB first cycle              8706421
SUCCESS APB: APB second cycle              8706521
READ: reg_val = 193             8706620
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000001             8706620
ACTUAL DATA = 11000001             8706620
TESTBENCH: DIFF_COUNTER =           0             8706621
I am here
GEN_COUNTER =         100             8706621
Data = 00011111             8706621
Mask = 00011111             8706621
config Data = 11110110             8706621
config Data = 00010110             8706621
GEN_COUNTER =         101             8706621
Data = 00000010             8706621
Mask = 11111000             8706621
config Data = 01010110             8706621
config Data = 01010010             8706621
GEN_COUNTER =         102             8706621
Data = 11111011             8706621
Mask = 11111011             8706621
config Data = 10110011             8706621
config Data = 10110011             8706621
GEN_COUNTER =         103             8706621
Data = 01011100             8706621
Mask = 10100011             8706621
config Data = 10110011             8706621
config Data = 11111111             8706621
TESTBENCH: DIFF_COUNTER =           4             8706621




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Driver counter =          99             8706770
SUCCESS APB: APB first cycle              8706821
SUCCESS APB: APB second cycle              8706921




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at              8707020
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00010110
DLAB = 0
addr_offst = 00             8707020
write_reg: wr_data	=	00010110
byte_en	=	0001
Update bit fields             8707020
TESTBENCH: DIFF_COUNTER =           3             8707020
LCR_REG_VAL = 00010110             8707020
LCR_REG_TEMP = 00010110             8707020
Driver counter =         100             8707070
SUCCESS APB: APB first cycle              8707121
SUCCESS APB: APB second cycle              8707221




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at              8707320
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 01010010
DLAB = 0
addr_offst = 00             8707320
write_reg: wr_data	=	01010010
byte_en	=	0001
Update bit fields             8707320
TESTBENCH: DIFF_COUNTER =           2             8707320
IER_REG_VAL = 00000010             8707320
IER_REG_TEMP = 00000010             8707320
IIR_REG_VAL = 11000010             8707320
IIR_REG_TEMP = 11000010             8707320
COLLECTING IIR COVERAGE             8707320
IIR[3:1] = 001             8707320
Driver counter =         101             8707370
SUCCESS APB: APB first cycle              8707421
SUCCESS APB: APB second cycle              8707521




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at              8707620
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 10110011
DLAB = 0
addr_offst = 00             8707620
write_reg: wr_data	=	10110011
byte_en	=	0001
Update bit fields             8707620
TESTBENCH: DIFF_COUNTER =           1             8707620
FCR_REG_VAL = 10000011             8707620
FCR_REG_TEMP = 10000011             8707620
Driver counter =         102             8707670
SUCCESS APB: APB first cycle              8707721
SUCCESS APB: APB second cycle              8707821
Updating Regmap at              8707920
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11111111
DLAB = 0
addr_offst = 00             8707920
write_reg: wr_data	=	11111111
byte_en	=	0001
Update bit fields             8707920
data is 11111111
TESTBENCH: DIFF_COUNTER =           0             8707920
LSR_REG_VAL = 00000000             8707920
LSR_REG_TEMP = 00000000             8707920
IIR_REG_VAL = 11000011             8707920
IIR_REG_TEMP = 11000011             8707920
INFO  @ 8713512ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
LSR_REG_VAL = 00100000             8714054
LSR_REG_TEMP = 00100000             8714054
IIR_REG_VAL = 11000010             8714054
IIR_REG_TEMP = 11000010             8714054
SUCCESS: tx_Start bit detected after 8 cycles8739528
INFO  @ 8739528ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->              9103752
GEN_COUNTER =         104             9175306
TESTBENCH: DIFF_COUNTER =           1             9175306




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         103             9175370
SUCCESS APB: APB first cycle              9175421
SUCCESS APB: APB second cycle              9175521
READ: reg_val = 194             9175620
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000010             9175620
ACTUAL DATA = 11000010             9175620
TESTBENCH: DIFF_COUNTER =           0             9175621
SUCCESS: THRE successfully detected in IIR             9175621
SUCCESS: THRE interrupt observed at the IRQ pin             9175621
GEN_COUNTER =         105             9175621
TESTBENCH: DIFF_COUNTER =           1             9175621




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         104             9175770
SUCCESS APB: APB first cycle              9175821
SUCCESS APB: APB second cycle              9175921
READ: reg_val = 194             9176020
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000010             9176020
ACTUAL DATA = 11000010             9176020
TESTBENCH: DIFF_COUNTER =           0             9176021
GEN_COUNTER =         106             9176021
Data = 00100100             9176021
Mask = 11011011             9176021
config Data = 11001110             9176021
config Data = 11101110             9176021
GEN_COUNTER =         107             9176021
TESTBENCH: DIFF_COUNTER =           2             9176021




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Driver counter =         105             9176170
SUCCESS APB: APB first cycle              9176221
SUCCESS APB: APB second cycle              9176321




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at              9176420
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11101110
DLAB = 0
addr_offst = 00             9176420
write_reg: wr_data	=	11101110
byte_en	=	0001
Update bit fields             9176420
data is 11101110
TESTBENCH: DIFF_COUNTER =           1             9176420
LSR_REG_VAL = 00000000             9176420
LSR_REG_TEMP = 00000000             9176420
IIR_REG_VAL = 11000011             9176420
IIR_REG_TEMP = 11000011             9176420
Driver counter =         106             9176470
SUCCESS APB: APB first cycle              9176521
SUCCESS APB: APB second cycle              9176621
READ: reg_val = 195             9176720
ERROR FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000011             9176720
ACTUAL DATA = 11000001             9176720
TESTBENCH: DIFF_COUNTER =           0             9176721
SUCCESS: THRE successfully cleared in IIR after writing in XMIT FIFO             9176721
random_object_id=          6             9177464
INFO  @ 9177464ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          6
QUEUE_SIZE =          12             9177464
LCR_REG_VAL = 00000000             9177520
LCR_REG_TEMP = 00000000             9177520
LSR_REG_VAL = 01100000             9177520
LSR_REG_TEMP = 01100000             9177520
FCR_REG_VAL = 00000001             9177520
FCR_REG_TEMP = 00000001             9177520
IIR_REG_VAL = 11000001             9177520
IIR_REG_TEMP = 11000001             9177520
COLLECTING IIR COVERAGE             9177520
IIR[3:1] = 000             9177520
IER_REG_VAL = 00000000             9177520
IER_REG_TEMP = 00000000             9177520
MSR_REG_VAL = 00000000             9177520
MSR_REG_TEMP = 00000000             9177520
DLL_REG_VAL = 00000000             9177520
DLL_REG_TEMP = 00000000             9177520
DLL, DLM has changed             9177520
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
MSR_REG_VAL = 11111011             9177720
MSR_REG_TEMP = 11111011             9177720
UART_FRAME_TRANSMIT: XMIT_FIFO is Empty after Reset -> 9178006
GEN_COUNTER =         108             9178006
Data = 10000000             9178006
Mask = 00011111             9178006
config Data = 11111100             9178006
config Data = 10011100             9178006
BAUD_VALUE =       19200
GEN_COUNTER =         109             9178006
Data = 00000110             9178006
Mask = 00000000             9178006
config Data = 11010011             9178006
config Data = 00000110             9178006
GEN_COUNTER =         110             9178006
Data = 00000000             9178006
Mask = 00000000             9178006
config Data = 10011110             9178006
config Data = 00000000             9178006
GEN_COUNTER =         111             9178006
Data = 00011111             9178006
Mask = 00011111             9178006
config Data = 01000001             9178006
config Data = 00000001             9178006
GEN_COUNTER =         112             9178006
Data = 00000100             9178006
Mask = 00011011             9178006
config Data = 00010001             9178006
config Data = 00010101             9178006
GEN_COUNTER =         113             9178006
Data = 00000101             9178006
Mask = 11110010             9178006
config Data = 10110101             9178006
config Data = 10110101             9178006
TESTBENCH: DIFF_COUNTER =           6             9178006




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Driver counter =         107             9178070
SUCCESS APB: APB first cycle              9178121
SUCCESS APB: APB second cycle              9178221




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at              9178320
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10011100
DLAB = 0
addr_offst = 00             9178320
write_reg: wr_data	=	10011100
byte_en	=	0001
Update bit fields             9178320
TESTBENCH: DIFF_COUNTER =           5             9178320
LCR_REG_VAL = 10011100             9178320
LCR_REG_TEMP = 10011100             9178320
Driver counter =         108             9178370
SUCCESS APB: APB first cycle              9178421
SUCCESS APB: APB second cycle              9178521




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at              9178620
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00000110
DLAB = 1
addr_offst = 00             9178620
write_reg: wr_data	=	00000110
byte_en	=	0001
Update bit fields             9178620
TESTBENCH: DIFF_COUNTER =           4             9178620
DLL_REG_VAL = 00000110             9178620
DLL_REG_TEMP = 00000110             9178620
DLL, DLM has changed             9178620
Driver counter =         109             9178670
SUCCESS APB: APB first cycle              9178721
SUCCESS APB: APB second cycle              9178821




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at              9178920
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00             9178920
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields             9178920
TESTBENCH: DIFF_COUNTER =           3             9178920
Driver counter =         110             9178970
SUCCESS APB: APB first cycle              9179021
SUCCESS APB: APB second cycle              9179121




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at              9179220
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00000001
DLAB = 1
addr_offst = 00             9179220
write_reg: wr_data	=	00000001
byte_en	=	0001
Update bit fields             9179220
TESTBENCH: DIFF_COUNTER =           2             9179220
LCR_REG_VAL = 00000001             9179220
LCR_REG_TEMP = 00000001             9179220
Driver counter =         111             9179270
SUCCESS APB: APB first cycle              9179321
SUCCESS APB: APB second cycle              9179421




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at              9179520
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00010101
DLAB = 0
addr_offst = 00             9179520
write_reg: wr_data	=	00010101
byte_en	=	0001
Update bit fields             9179520
TESTBENCH: DIFF_COUNTER =           1             9179520
LCR_REG_VAL = 00010101             9179520
LCR_REG_TEMP = 00010101             9179520
Driver counter =         112             9179570
SUCCESS APB: APB first cycle              9179621
SUCCESS APB: APB second cycle              9179721
Updating Regmap at              9179820
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 10110101
DLAB = 0
addr_offst = 00             9179820
write_reg: wr_data	=	10110101
byte_en	=	0001
Update bit fields             9179820
TESTBENCH: DIFF_COUNTER =           0             9179820
FCR_REG_VAL = 10000101             9179820
FCR_REG_TEMP = 10000101             9179820
INFO  @ 9180174ns : $unit_0x68a90024.uart_mode0.start	:	SUCCESS: XMIT FIFO CLEARED on XMIT FIFO RESET
INFO  @ 9180174ns : $unit_0x68a90024.uart_mode0.start	:	SUCCESS: THRE SET due to XMIT FIFO CLEAR
INFO  @ 9180174ns : $unit_0x68a90024.uart_mode0.start	:	SUCCESS: TXRDY goes Active on clearing XMIT FIFO
GEN_COUNTER =         114             9180174
Data = 00000001             9180174
Mask = 11110010             9180174
config Data = 10000101             9180174
config Data = 10000001             9180174
TESTBENCH: DIFF_COUNTER =           1             9180174




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         113             9180270
SUCCESS APB: APB first cycle              9180321
SUCCESS APB: APB second cycle              9180421
Updating Regmap at              9180520
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 10000001
DLAB = 0
addr_offst = 00             9180520
write_reg: wr_data	=	10000001
byte_en	=	0001
Update bit fields             9180520
TESTBENCH: DIFF_COUNTER =           0             9180520
FCR_REG_VAL = 10000001             9180520
FCR_REG_TEMP = 10000001             9180520
GEN_COUNTER =         115             9180716
Data = 00000001             9180716
Mask = 11110010             9180716
config Data = 00001010             9180716
config Data = 00000011             9180716
TESTBENCH: DIFF_COUNTER =           1             9180716




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         114             9180770
SUCCESS APB: APB first cycle              9180821
SUCCESS APB: APB second cycle              9180921
Updating Regmap at              9181020
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00000011
DLAB = 0
addr_offst = 00             9181020
write_reg: wr_data	=	00000011
byte_en	=	0001
Update bit fields             9181020
data is 00000011
TESTBENCH: DIFF_COUNTER =           0             9181020
LSR_REG_VAL = 00000000             9181020
LSR_REG_TEMP = 00000000             9181020
INFO  @ 9181800ns : $unit_0x68a90024.uart_mode0.start	:	SUCCESS: TXRDYn goes inActive on writing to XMIT_FIFO
INFO  @ 9186136ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
LSR_REG_VAL = 00100000             9186678
LSR_REG_TEMP = 00100000             9186678
INFO  @ 9186720ns : $unit_0x68a90024.uart_mode0.start	:	SUCCESS: TXRDY goes Active on clearing XMIT FIFO
random_object_id=          1             9187762
INFO  @ 9187762ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          1
QUEUE_SIZE =          13             9187762
UART_FRAME_TRANSMIT ->              9187762
LCR_REG_VAL = 00000000             9187820
LCR_REG_TEMP = 00000000             9187820
LSR_REG_VAL = 01100000             9187820
LSR_REG_TEMP = 01100000             9187820
FCR_REG_VAL = 00000001             9187820
FCR_REG_TEMP = 00000001             9187820
MSR_REG_VAL = 00000000             9187820
MSR_REG_TEMP = 00000000             9187820
DLL_REG_VAL = 00000000             9187820
DLL_REG_TEMP = 00000000             9187820
DLL, DLM has changed             9187820
ERROR: UART_FRAME_TRANSMIT: TXRDYn InACTIVE after Reset -> 9188020
GEN_COUNTER =         116             9188020
Data = 10000000             9188020
Mask = 00011111             9188020
config Data = 10011110             9188020
config Data = 10011110             9188020
BAUD_VALUE =       19200
GEN_COUNTER =         117             9188020
Data = 00000110             9188020
Mask = 00000000             9188020
config Data = 01101111             9188020
config Data = 00000110             9188020
GEN_COUNTER =         118             9188020
Data = 00000000             9188020
Mask = 00000000             9188020
config Data = 10011000             9188020
config Data = 00000000             9188020
GEN_COUNTER =         119             9188020
Data = 00011111             9188020
Mask = 00011111             9188020
config Data = 10111010             9188020
config Data = 00011010             9188020
GEN_COUNTER =         120             9188020
Data = 00011100             9188020
Mask = 00000011             9188020
config Data = 10001110             9188020
config Data = 00011110             9188020
GEN_COUNTER =         121             9188020
Data = 00000000             9188020
Mask = 11111111             9188020
config Data = 11011101             9188020
config Data = 11011101             9188020
GEN_COUNTER =         122             9188020
Data = 00000000             9188020
Mask = 11111111             9188020
config Data = 00100010             9188020
config Data = 00100010             9188020
GEN_COUNTER =         123             9188020
Data = 00000000             9188020
Mask = 11111111             9188020
config Data = 10101100             9188020
config Data = 10101100             9188020
GEN_COUNTER =         124             9188020
Data = 00000000             9188020
Mask = 11111111             9188020
config Data = 00010100             9188020
config Data = 00010100             9188020
GEN_COUNTER =         125             9188020
Data = 00000000             9188020
Mask = 11111111             9188020
config Data = 01110101             9188020
config Data = 01110101             9188020
GEN_COUNTER =         126             9188020
Data = 00000000             9188020
Mask = 11111111             9188020
config Data = 01111010             9188020
config Data = 01111010             9188020
GEN_COUNTER =         127             9188020
Data = 00000000             9188020
Mask = 11111111             9188020
config Data = 10110011             9188020
config Data = 10110011             9188020
GEN_COUNTER =         128             9188020
Data = 00000000             9188020
Mask = 11111111             9188020
config Data = 00001110             9188020
config Data = 00001110             9188020
GEN_COUNTER =         129             9188020
Data = 00000000             9188020
Mask = 11111111             9188020
config Data = 11111100             9188020
config Data = 11111100             9188020
GEN_COUNTER =         130             9188020
Data = 00000000             9188020
Mask = 11111111             9188020
config Data = 10010010             9188020
config Data = 10010010             9188020
GEN_COUNTER =         131             9188020
Data = 00000000             9188020
Mask = 11111111             9188020
config Data = 00010001             9188020
config Data = 00010001             9188020
GEN_COUNTER =         132             9188020
Data = 00000000             9188020
Mask = 11111111             9188020
config Data = 01011000             9188020
config Data = 01011000             9188020
GEN_COUNTER =         133             9188020
Data = 00000000             9188020
Mask = 11111111             9188020
config Data = 10101111             9188020
config Data = 10101111             9188020
GEN_COUNTER =         134             9188020
Data = 00000000             9188020
Mask = 11111111             9188020
config Data = 00110111             9188020
config Data = 00110111             9188020
GEN_COUNTER =         135             9188020
Data = 00000000             9188020
Mask = 11111111             9188020
config Data = 10011110             9188020
config Data = 10011110             9188020
GEN_COUNTER =         136             9188020
Data = 00000000             9188020
Mask = 11111111             9188020
config Data = 10010001             9188020
config Data = 10010001             9188020
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
TESTBENCH: DIFF_COUNTER =          21             9188020
MSR_REG_VAL = 11111011             9188020
MSR_REG_TEMP = 11111011             9188020




~~~~~~~~~~~~~~ DIFF COUNTER =          21~~~~~~~~~~~~~~~~

Driver counter =         115             9188170
SUCCESS APB: APB first cycle              9188221
SUCCESS APB: APB second cycle              9188321




~~~~~~~~~~~~~~ DIFF COUNTER =          21~~~~~~~~~~~~~~~~

Updating Regmap at              9188420
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10011110
DLAB = 0
addr_offst = 00             9188420
write_reg: wr_data	=	10011110
byte_en	=	0001
Update bit fields             9188420
TESTBENCH: DIFF_COUNTER =          20             9188420
LCR_REG_VAL = 10011110             9188420
LCR_REG_TEMP = 10011110             9188420
Driver counter =         116             9188470
SUCCESS APB: APB first cycle              9188521
SUCCESS APB: APB second cycle              9188621




~~~~~~~~~~~~~~ DIFF COUNTER =          20~~~~~~~~~~~~~~~~

Updating Regmap at              9188720
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00000110
DLAB = 1
addr_offst = 00             9188720
write_reg: wr_data	=	00000110
byte_en	=	0001
Update bit fields             9188720
TESTBENCH: DIFF_COUNTER =          19             9188720
DLL_REG_VAL = 00000110             9188720
DLL_REG_TEMP = 00000110             9188720
DLL, DLM has changed             9188720
Driver counter =         117             9188770
SUCCESS APB: APB first cycle              9188821
SUCCESS APB: APB second cycle              9188921




~~~~~~~~~~~~~~ DIFF COUNTER =          19~~~~~~~~~~~~~~~~

Updating Regmap at              9189020
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00             9189020
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields             9189020
TESTBENCH: DIFF_COUNTER =          18             9189020
Driver counter =         118             9189070
SUCCESS APB: APB first cycle              9189121
SUCCESS APB: APB second cycle              9189221




~~~~~~~~~~~~~~ DIFF COUNTER =          18~~~~~~~~~~~~~~~~

Updating Regmap at              9189320
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011010
DLAB = 1
addr_offst = 00             9189320
write_reg: wr_data	=	00011010
byte_en	=	0001
Update bit fields             9189320
TESTBENCH: DIFF_COUNTER =          17             9189320
LCR_REG_VAL = 00011010             9189320
LCR_REG_TEMP = 00011010             9189320
Driver counter =         119             9189370
SUCCESS APB: APB first cycle              9189421
SUCCESS APB: APB second cycle              9189521




~~~~~~~~~~~~~~ DIFF COUNTER =          17~~~~~~~~~~~~~~~~

Updating Regmap at              9189620
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011110
DLAB = 0
addr_offst = 00             9189620
write_reg: wr_data	=	00011110
byte_en	=	0001
Update bit fields             9189620
TESTBENCH: DIFF_COUNTER =          16             9189620
LCR_REG_VAL = 00011110             9189620
LCR_REG_TEMP = 00011110             9189620
Driver counter =         120             9189670
SUCCESS APB: APB first cycle              9189721
SUCCESS APB: APB second cycle              9189821




~~~~~~~~~~~~~~ DIFF COUNTER =          16~~~~~~~~~~~~~~~~

Updating Regmap at              9189920
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11011101
DLAB = 0
addr_offst = 00             9189920
write_reg: wr_data	=	11011101
byte_en	=	0001
Update bit fields             9189920
data is 11011101
TESTBENCH: DIFF_COUNTER =          15             9189920
LSR_REG_VAL = 00000000             9189920
LSR_REG_TEMP = 00000000             9189920
Driver counter =         121             9189970
SUCCESS APB: APB first cycle              9190021
SUCCESS APB: APB second cycle              9190121




~~~~~~~~~~~~~~ DIFF COUNTER =          15~~~~~~~~~~~~~~~~

Updating Regmap at              9190220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00100010
DLAB = 0
addr_offst = 00             9190220
write_reg: wr_data	=	00100010
byte_en	=	0001
Update bit fields             9190220
data is 00100010
TESTBENCH: DIFF_COUNTER =          14             9190220
Driver counter =         122             9190270
SUCCESS APB: APB first cycle              9190321
SUCCESS APB: APB second cycle              9190421




~~~~~~~~~~~~~~ DIFF COUNTER =          14~~~~~~~~~~~~~~~~

Updating Regmap at              9190520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10101100
DLAB = 0
addr_offst = 00             9190520
write_reg: wr_data	=	10101100
byte_en	=	0001
Update bit fields             9190520
data is 10101100
TESTBENCH: DIFF_COUNTER =          13             9190520
Driver counter =         123             9190570
SUCCESS APB: APB first cycle              9190621
SUCCESS APB: APB second cycle              9190721




~~~~~~~~~~~~~~ DIFF COUNTER =          13~~~~~~~~~~~~~~~~

Updating Regmap at              9190820
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00010100
DLAB = 0
addr_offst = 00             9190820
write_reg: wr_data	=	00010100
byte_en	=	0001
Update bit fields             9190820
data is 00010100
TESTBENCH: DIFF_COUNTER =          12             9190820
Driver counter =         124             9190870
SUCCESS APB: APB first cycle              9190921
SUCCESS APB: APB second cycle              9191021




~~~~~~~~~~~~~~ DIFF COUNTER =          12~~~~~~~~~~~~~~~~

Updating Regmap at              9191120
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01110101
DLAB = 0
addr_offst = 00             9191120
write_reg: wr_data	=	01110101
byte_en	=	0001
Update bit fields             9191120
data is 01110101
TESTBENCH: DIFF_COUNTER =          11             9191120
Driver counter =         125             9191170
SUCCESS APB: APB first cycle              9191221
SUCCESS APB: APB second cycle              9191321




~~~~~~~~~~~~~~ DIFF COUNTER =          11~~~~~~~~~~~~~~~~

Updating Regmap at              9191420
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01111010
DLAB = 0
addr_offst = 00             9191420
write_reg: wr_data	=	01111010
byte_en	=	0001
Update bit fields             9191420
data is 01111010
TESTBENCH: DIFF_COUNTER =          10             9191420
Driver counter =         126             9191470
SUCCESS APB: APB first cycle              9191521
SUCCESS APB: APB second cycle              9191621




~~~~~~~~~~~~~~ DIFF COUNTER =          10~~~~~~~~~~~~~~~~

Updating Regmap at              9191720
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10110011
DLAB = 0
addr_offst = 00             9191720
write_reg: wr_data	=	10110011
byte_en	=	0001
Update bit fields             9191720
data is 10110011
TESTBENCH: DIFF_COUNTER =           9             9191720
Driver counter =         127             9191770
SUCCESS APB: APB first cycle              9191821
SUCCESS APB: APB second cycle              9191921




~~~~~~~~~~~~~~ DIFF COUNTER =           9~~~~~~~~~~~~~~~~

Updating Regmap at              9192020
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00001110
DLAB = 0
addr_offst = 00             9192020
write_reg: wr_data	=	00001110
byte_en	=	0001
Update bit fields             9192020
data is 00001110
TESTBENCH: DIFF_COUNTER =           8             9192020
Driver counter =         128             9192070
SUCCESS APB: APB first cycle              9192121
SUCCESS APB: APB second cycle              9192221




~~~~~~~~~~~~~~ DIFF COUNTER =           8~~~~~~~~~~~~~~~~

Updating Regmap at              9192320
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11111100
DLAB = 0
addr_offst = 00             9192320
write_reg: wr_data	=	11111100
byte_en	=	0001
Update bit fields             9192320
data is 11111100
TESTBENCH: DIFF_COUNTER =           7             9192320
Driver counter =         129             9192370
SUCCESS APB: APB first cycle              9192421
SUCCESS APB: APB second cycle              9192521




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Updating Regmap at              9192620
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10010010
DLAB = 0
addr_offst = 00             9192620
write_reg: wr_data	=	10010010
byte_en	=	0001
Update bit fields             9192620
data is 10010010
TESTBENCH: DIFF_COUNTER =           6             9192620
Driver counter =         130             9192670
SUCCESS APB: APB first cycle              9192721
SUCCESS APB: APB second cycle              9192821




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at              9192920
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00010001
DLAB = 0
addr_offst = 00             9192920
write_reg: wr_data	=	00010001
byte_en	=	0001
Update bit fields             9192920
data is 00010001
TESTBENCH: DIFF_COUNTER =           5             9192920
Driver counter =         131             9192970
SUCCESS APB: APB first cycle              9193021
SUCCESS APB: APB second cycle              9193121




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at              9193220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01011000
DLAB = 0
addr_offst = 00             9193220
write_reg: wr_data	=	01011000
byte_en	=	0001
Update bit fields             9193220
data is 01011000
TESTBENCH: DIFF_COUNTER =           4             9193220
Driver counter =         132             9193270
SUCCESS APB: APB first cycle              9193321
SUCCESS APB: APB second cycle              9193421




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at              9193520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10101111
DLAB = 0
addr_offst = 00             9193520
write_reg: wr_data	=	10101111
byte_en	=	0001
Update bit fields             9193520
data is 10101111
TESTBENCH: DIFF_COUNTER =           3             9193520
Driver counter =         133             9193570
SUCCESS APB: APB first cycle              9193621
SUCCESS APB: APB second cycle              9193721




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at              9193820
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00110111
DLAB = 0
addr_offst = 00             9193820
write_reg: wr_data	=	00110111
byte_en	=	0001
Update bit fields             9193820
data is 00110111
TESTBENCH: DIFF_COUNTER =           2             9193820
Driver counter =         134             9193870
SUCCESS APB: APB first cycle              9193921
SUCCESS APB: APB second cycle              9194021




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at              9194120
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10011110
DLAB = 0
addr_offst = 00             9194120
write_reg: wr_data	=	10011110
byte_en	=	0001
Update bit fields             9194120
data is 10011110
TESTBENCH: DIFF_COUNTER =           1             9194120
Driver counter =         135             9194170
SUCCESS APB: APB first cycle              9194221
SUCCESS APB: APB second cycle              9194321
Updating Regmap at              9194420
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10010001
DLAB = 0
addr_offst = 00             9194420
write_reg: wr_data	=	10010001
byte_en	=	0001
Update bit fields             9194420
data is 10010001
TESTBENCH: DIFF_COUNTER =           0             9194420
random_object_id=          1             9194420
INFO  @ 9194420ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          1
QUEUE_SIZE =          14             9194420
UART_FRAME_TRANSMIT ->              9194420
LCR_REG_VAL = 00000000             9194520
LCR_REG_TEMP = 00000000             9194520
LSR_REG_VAL = 01100000             9194520
LSR_REG_TEMP = 01100000             9194520
MSR_REG_VAL = 00000000             9194520
MSR_REG_TEMP = 00000000             9194520
DLL_REG_VAL = 00000000             9194520
DLL_REG_TEMP = 00000000             9194520
DLL, DLM has changed             9194520
ERROR: UART_FRAME_TRANSMIT: TXRDYn InACTIVE after Reset -> 9194720
GEN_COUNTER =         137             9194720
Data = 10000000             9194720
Mask = 00011111             9194720
config Data = 01110000             9194720
config Data = 10010000             9194720
BAUD_VALUE =       19200
GEN_COUNTER =         138             9194720
Data = 00000110             9194720
Mask = 00000000             9194720
config Data = 10000111             9194720
config Data = 00000110             9194720
GEN_COUNTER =         139             9194720
Data = 00000000             9194720
Mask = 00000000             9194720
config Data = 11010110             9194720
config Data = 00000000             9194720
GEN_COUNTER =         140             9194720
Data = 00011111             9194720
Mask = 00011111             9194720
config Data = 00101100             9194720
config Data = 00001100             9194720
GEN_COUNTER =         141             9194720
Data = 00011100             9194720
Mask = 00000011             9194720
config Data = 10010011             9194720
config Data = 00011111             9194720
GEN_COUNTER =         142             9194720
Data = 00000000             9194720
Mask = 11111111             9194720
config Data = 11110111             9194720
config Data = 11110111             9194720
GEN_COUNTER =         143             9194720
Data = 00000000             9194720
Mask = 11111111             9194720
config Data = 11110100             9194720
config Data = 11110100             9194720
GEN_COUNTER =         144             9194720
Data = 00000000             9194720
Mask = 11111111             9194720
config Data = 00100111             9194720
config Data = 00100111             9194720
GEN_COUNTER =         145             9194720
Data = 00000000             9194720
Mask = 11111111             9194720
config Data = 00111010             9194720
config Data = 00111010             9194720
GEN_COUNTER =         146             9194720
Data = 00000000             9194720
Mask = 11111111             9194720
config Data = 01010101             9194720
config Data = 01010101             9194720
GEN_COUNTER =         147             9194720
Data = 00000000             9194720
Mask = 11111111             9194720
config Data = 10100001             9194720
config Data = 10100001             9194720
GEN_COUNTER =         148             9194720
Data = 00000000             9194720
Mask = 11111111             9194720
config Data = 00110101             9194720
config Data = 00110101             9194720
GEN_COUNTER =         149             9194720
Data = 00000000             9194720
Mask = 11111111             9194720
config Data = 10010010             9194720
config Data = 10010010             9194720
GEN_COUNTER =         150             9194720
Data = 00000000             9194720
Mask = 11111111             9194720
config Data = 01100111             9194720
config Data = 01100111             9194720
GEN_COUNTER =         151             9194720
Data = 00000000             9194720
Mask = 11111111             9194720
config Data = 11000001             9194720
config Data = 11000001             9194720
GEN_COUNTER =         152             9194720
Data = 00000000             9194720
Mask = 11111111             9194720
config Data = 11110000             9194720
config Data = 11110000             9194720
GEN_COUNTER =         153             9194720
Data = 00000000             9194720
Mask = 11111111             9194720
config Data = 11111111             9194720
config Data = 11111111             9194720
GEN_COUNTER =         154             9194720
Data = 00000000             9194720
Mask = 11111111             9194720
config Data = 01111000             9194720
config Data = 01111000             9194720
GEN_COUNTER =         155             9194720
Data = 00000000             9194720
Mask = 11111111             9194720
config Data = 01111001             9194720
config Data = 01111001             9194720
GEN_COUNTER =         156             9194720
Data = 00000000             9194720
Mask = 11111111             9194720
config Data = 01101101             9194720
config Data = 01101101             9194720
GEN_COUNTER =         157             9194720
Data = 00000000             9194720
Mask = 11111111             9194720
config Data = 10100110             9194720
config Data = 10100110             9194720
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
TESTBENCH: DIFF_COUNTER =          21             9194720
MSR_REG_VAL = 11111011             9194720
MSR_REG_TEMP = 11111011             9194720




~~~~~~~~~~~~~~ DIFF COUNTER =          21~~~~~~~~~~~~~~~~

Driver counter =         136             9194870
SUCCESS APB: APB first cycle              9194921
SUCCESS APB: APB second cycle              9195021




~~~~~~~~~~~~~~ DIFF COUNTER =          21~~~~~~~~~~~~~~~~

Updating Regmap at              9195120
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10010000
DLAB = 0
addr_offst = 00             9195120
write_reg: wr_data	=	10010000
byte_en	=	0001
Update bit fields             9195120
TESTBENCH: DIFF_COUNTER =          20             9195120
LCR_REG_VAL = 10010000             9195120
LCR_REG_TEMP = 10010000             9195120
Driver counter =         137             9195170
SUCCESS APB: APB first cycle              9195221
SUCCESS APB: APB second cycle              9195321




~~~~~~~~~~~~~~ DIFF COUNTER =          20~~~~~~~~~~~~~~~~

Updating Regmap at              9195420
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00000110
DLAB = 1
addr_offst = 00             9195420
write_reg: wr_data	=	00000110
byte_en	=	0001
Update bit fields             9195420
TESTBENCH: DIFF_COUNTER =          19             9195420
DLL_REG_VAL = 00000110             9195420
DLL_REG_TEMP = 00000110             9195420
DLL, DLM has changed             9195420
Driver counter =         138             9195470
SUCCESS APB: APB first cycle              9195521
SUCCESS APB: APB second cycle              9195621




~~~~~~~~~~~~~~ DIFF COUNTER =          19~~~~~~~~~~~~~~~~

Updating Regmap at              9195720
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00             9195720
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields             9195720
TESTBENCH: DIFF_COUNTER =          18             9195720
Driver counter =         139             9195770
SUCCESS APB: APB first cycle              9195821
SUCCESS APB: APB second cycle              9195921




~~~~~~~~~~~~~~ DIFF COUNTER =          18~~~~~~~~~~~~~~~~

Updating Regmap at              9196020
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00001100
DLAB = 1
addr_offst = 00             9196020
write_reg: wr_data	=	00001100
byte_en	=	0001
Update bit fields             9196020
TESTBENCH: DIFF_COUNTER =          17             9196020
LCR_REG_VAL = 00001100             9196020
LCR_REG_TEMP = 00001100             9196020
Driver counter =         140             9196070
SUCCESS APB: APB first cycle              9196121
SUCCESS APB: APB second cycle              9196221




~~~~~~~~~~~~~~ DIFF COUNTER =          17~~~~~~~~~~~~~~~~

Updating Regmap at              9196320
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011111
DLAB = 0
addr_offst = 00             9196320
write_reg: wr_data	=	00011111
byte_en	=	0001
Update bit fields             9196320
TESTBENCH: DIFF_COUNTER =          16             9196320
LCR_REG_VAL = 00011111             9196320
LCR_REG_TEMP = 00011111             9196320
Driver counter =         141             9196370
SUCCESS APB: APB first cycle              9196421
SUCCESS APB: APB second cycle              9196521




~~~~~~~~~~~~~~ DIFF COUNTER =          16~~~~~~~~~~~~~~~~

Updating Regmap at              9196620
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11110111
DLAB = 0
addr_offst = 00             9196620
write_reg: wr_data	=	11110111
byte_en	=	0001
Update bit fields             9196620
data is 11110111
TESTBENCH: DIFF_COUNTER =          15             9196620
LSR_REG_VAL = 00000000             9196620
LSR_REG_TEMP = 00000000             9196620
Driver counter =         142             9196670
SUCCESS APB: APB first cycle              9196721
SUCCESS APB: APB second cycle              9196821




~~~~~~~~~~~~~~ DIFF COUNTER =          15~~~~~~~~~~~~~~~~

Updating Regmap at              9196920
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11110100
DLAB = 0
addr_offst = 00             9196920
write_reg: wr_data	=	11110100
byte_en	=	0001
Update bit fields             9196920
data is 11110100
TESTBENCH: DIFF_COUNTER =          14             9196920
Driver counter =         143             9196970
SUCCESS APB: APB first cycle              9197021
SUCCESS APB: APB second cycle              9197121




~~~~~~~~~~~~~~ DIFF COUNTER =          14~~~~~~~~~~~~~~~~

Updating Regmap at              9197220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00100111
DLAB = 0
addr_offst = 00             9197220
write_reg: wr_data	=	00100111
byte_en	=	0001
Update bit fields             9197220
data is 00100111
TESTBENCH: DIFF_COUNTER =          13             9197220
Driver counter =         144             9197270
SUCCESS APB: APB first cycle              9197321
SUCCESS APB: APB second cycle              9197421




~~~~~~~~~~~~~~ DIFF COUNTER =          13~~~~~~~~~~~~~~~~

Updating Regmap at              9197520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00111010
DLAB = 0
addr_offst = 00             9197520
write_reg: wr_data	=	00111010
byte_en	=	0001
Update bit fields             9197520
data is 00111010
TESTBENCH: DIFF_COUNTER =          12             9197520
Driver counter =         145             9197570
SUCCESS APB: APB first cycle              9197621
SUCCESS APB: APB second cycle              9197721




~~~~~~~~~~~~~~ DIFF COUNTER =          12~~~~~~~~~~~~~~~~

Updating Regmap at              9197820
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01010101
DLAB = 0
addr_offst = 00             9197820
write_reg: wr_data	=	01010101
byte_en	=	0001
Update bit fields             9197820
data is 01010101
TESTBENCH: DIFF_COUNTER =          11             9197820
Driver counter =         146             9197870
SUCCESS APB: APB first cycle              9197921
SUCCESS APB: APB second cycle              9198021




~~~~~~~~~~~~~~ DIFF COUNTER =          11~~~~~~~~~~~~~~~~

Updating Regmap at              9198120
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10100001
DLAB = 0
addr_offst = 00             9198120
write_reg: wr_data	=	10100001
byte_en	=	0001
Update bit fields             9198120
data is 10100001
TESTBENCH: DIFF_COUNTER =          10             9198120
Driver counter =         147             9198170
SUCCESS APB: APB first cycle              9198221
SUCCESS APB: APB second cycle              9198321




~~~~~~~~~~~~~~ DIFF COUNTER =          10~~~~~~~~~~~~~~~~

Updating Regmap at              9198420
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00110101
DLAB = 0
addr_offst = 00             9198420
write_reg: wr_data	=	00110101
byte_en	=	0001
Update bit fields             9198420
data is 00110101
TESTBENCH: DIFF_COUNTER =           9             9198420
Driver counter =         148             9198470
SUCCESS APB: APB first cycle              9198521
SUCCESS APB: APB second cycle              9198621




~~~~~~~~~~~~~~ DIFF COUNTER =           9~~~~~~~~~~~~~~~~

Updating Regmap at              9198720
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10010010
DLAB = 0
addr_offst = 00             9198720
write_reg: wr_data	=	10010010
byte_en	=	0001
Update bit fields             9198720
data is 10010010
TESTBENCH: DIFF_COUNTER =           8             9198720
Driver counter =         149             9198770
SUCCESS APB: APB first cycle              9198821
SUCCESS APB: APB second cycle              9198921




~~~~~~~~~~~~~~ DIFF COUNTER =           8~~~~~~~~~~~~~~~~

Updating Regmap at              9199020
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01100111
DLAB = 0
addr_offst = 00             9199020
write_reg: wr_data	=	01100111
byte_en	=	0001
Update bit fields             9199020
data is 01100111
TESTBENCH: DIFF_COUNTER =           7             9199020
Driver counter =         150             9199070
SUCCESS APB: APB first cycle              9199121
SUCCESS APB: APB second cycle              9199221




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Updating Regmap at              9199320
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11000001
DLAB = 0
addr_offst = 00             9199320
write_reg: wr_data	=	11000001
byte_en	=	0001
Update bit fields             9199320
data is 11000001
TESTBENCH: DIFF_COUNTER =           6             9199320
Driver counter =         151             9199370
SUCCESS APB: APB first cycle              9199421
SUCCESS APB: APB second cycle              9199521




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at              9199620
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11110000
DLAB = 0
addr_offst = 00             9199620
write_reg: wr_data	=	11110000
byte_en	=	0001
Update bit fields             9199620
data is 11110000
TESTBENCH: DIFF_COUNTER =           5             9199620
Driver counter =         152             9199670
SUCCESS APB: APB first cycle              9199721
SUCCESS APB: APB second cycle              9199821




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at              9199920
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11111111
DLAB = 0
addr_offst = 00             9199920
write_reg: wr_data	=	11111111
byte_en	=	0001
Update bit fields             9199920
data is 11111111
TESTBENCH: DIFF_COUNTER =           4             9199920
Driver counter =         153             9199970
SUCCESS APB: APB first cycle              9200021
SUCCESS APB: APB second cycle              9200121




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at              9200220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01111000
DLAB = 0
addr_offst = 00             9200220
write_reg: wr_data	=	01111000
byte_en	=	0001
Update bit fields             9200220
data is 01111000
TESTBENCH: DIFF_COUNTER =           3             9200220
Driver counter =         154             9200270
SUCCESS APB: APB first cycle              9200321
SUCCESS APB: APB second cycle              9200421




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at              9200520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01111001
DLAB = 0
addr_offst = 00             9200520
write_reg: wr_data	=	01111001
byte_en	=	0001
Update bit fields             9200520
data is 01111001
TESTBENCH: DIFF_COUNTER =           2             9200520
Driver counter =         155             9200570
SUCCESS APB: APB first cycle              9200621
SUCCESS APB: APB second cycle              9200721




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at              9200820
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01101101
DLAB = 0
addr_offst = 00             9200820
write_reg: wr_data	=	01101101
byte_en	=	0001
Update bit fields             9200820
data is 01101101
TESTBENCH: DIFF_COUNTER =           1             9200820
Driver counter =         156             9200870
SUCCESS APB: APB first cycle              9200921
SUCCESS APB: APB second cycle              9201021
Updating Regmap at              9201120
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10100110
DLAB = 0
addr_offst = 00             9201120
write_reg: wr_data	=	10100110
byte_en	=	0001
Update bit fields             9201120
data is 10100110
TESTBENCH: DIFF_COUNTER =           0             9201120
random_object_id=          4             9201120
INFO  @ 9201120ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          4
QUEUE_SIZE =          15             9201120
GEN_COUNTER =         158             9201120
Data = 00001111             9201120
Mask = 11110000             9201120
config Data = 11000100             9201120
config Data = 11001111             9201120
GEN_COUNTER =         159             9201120
GEN_COUNTER =         160             9201120
Data = 00000000             9201120
Mask = 00000000             9201120
config Data = 00101010             9201120
config Data = 00000000             9201120
TESTBENCH: DIFF_COUNTER =           3             9201120




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Driver counter =         157             9201270
SUCCESS APB: APB first cycle              9201321
SUCCESS APB: APB second cycle              9201421




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at              9201520
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 11001111
DLAB = 0
addr_offst = 00             9201520
write_reg: wr_data	=	11001111
byte_en	=	0001
Update bit fields             9201520
TESTBENCH: DIFF_COUNTER =           2             9201520
IER_REG_VAL = 00001111             9201520
IER_REG_TEMP = 00001111             9201520
IIR_REG_VAL = 11000000             9201520
IIR_REG_TEMP = 11000000             9201520
Driver counter =         158             9201570
SUCCESS APB: APB first cycle              9201621
SUCCESS APB: APB second cycle              9201721
READ: reg_val = 251             9201820
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111011             9201820
ACTUAL DATA = 11111011             9201820
MSR_REG_VAL = 11110000             9201820
MSR_REG_TEMP = 11110000             9201820
IIR_REG_VAL = 11000001             9201820
IIR_REG_TEMP = 11000001             9201820




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

TESTBENCH: DIFF_COUNTER =           1             9201821
Driver counter =         159             9201870
SUCCESS APB: APB first cycle              9201921
SUCCESS APB: APB second cycle              9202021
Updating Regmap at              9202120
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000000
DLAB = 0
addr_offst = 00             9202120
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields             9202120
TESTBENCH: DIFF_COUNTER =           0             9202120
SUCCESS : Default values output control pins of Modem Control Logic is identified             9202120
GEN_COUNTER =         161             9202120
Data = 00001101             9202120
Mask = 00000000             9202120
config Data = 01000110             9202120
config Data = 00001101             9202120
TESTBENCH: DIFF_COUNTER =           1             9202120




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         160             9202270
SUCCESS APB: APB first cycle              9202321
SUCCESS APB: APB second cycle              9202421
Updating Regmap at              9202520
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001101
DLAB = 0
addr_offst = 00             9202520
write_reg: wr_data	=	00001101
byte_en	=	0001
Update bit fields             9202520
TESTBENCH: DIFF_COUNTER =           0             9202520
MCR_REG_VAL = 00001101             9202520
MCR_REG_TEMP = 00001101             9202520
CHECK_DATA = 00001101	TEMP_DATA = 00001101             9202520
SUCCESS : MCR configured output control pins to correct values             9202520
GEN_COUNTER =         162             9202520
Data = 00001001             9202520
Mask = 00000000             9202520
config Data = 11101001             9202520
config Data = 00001001             9202520
TESTBENCH: DIFF_COUNTER =           1             9202520




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         161             9202670
SUCCESS APB: APB first cycle              9202721
SUCCESS APB: APB second cycle              9202821
Updating Regmap at              9202920
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001001
DLAB = 0
addr_offst = 00             9202920
write_reg: wr_data	=	00001001
byte_en	=	0001
Update bit fields             9202920
TESTBENCH: DIFF_COUNTER =           0             9202920
MCR_REG_VAL = 00001001             9202920
MCR_REG_TEMP = 00001001             9202920
CHECK_DATA = 00001001	TEMP_DATA = 00001001             9202920
SUCCESS : MCR configured output control pins to correct values             9202920
GEN_COUNTER =         163             9202920
Data = 00000000             9202920
Mask = 00000000             9202920
config Data = 01101111             9202920
config Data = 00000000             9202920
TESTBENCH: DIFF_COUNTER =           1             9202920
INFO  @ 9202938ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         162             9203070
SUCCESS APB: APB first cycle              9203121
SUCCESS APB: APB second cycle              9203221
Updating Regmap at              9203320
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000000
DLAB = 0
addr_offst = 00             9203320
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields             9203320
TESTBENCH: DIFF_COUNTER =           0             9203320
MCR_REG_VAL = 00000000             9203320
MCR_REG_TEMP = 00000000             9203320
CHECK_DATA = 00000000	TEMP_DATA = 00000000             9203320
SUCCESS : MCR configured output control pins to correct values             9203320
GEN_COUNTER =         164             9203320
Data = 00000100             9203320
Mask = 00000000             9203320
config Data = 10101001             9203320
config Data = 00000100             9203320
TESTBENCH: DIFF_COUNTER =           1             9203320




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         163             9203470
SUCCESS APB: APB first cycle              9203521
SUCCESS APB: APB second cycle              9203621
Updating Regmap at              9203720
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000100
DLAB = 0
addr_offst = 00             9203720
write_reg: wr_data	=	00000100
byte_en	=	0001
Update bit fields             9203720
TESTBENCH: DIFF_COUNTER =           0             9203720
MCR_REG_VAL = 00000100             9203720
MCR_REG_TEMP = 00000100             9203720
CHECK_DATA = 00000100	TEMP_DATA = 00000100             9203720
SUCCESS : MCR configured output control pins to correct values             9203720
GEN_COUNTER =         165             9203720
Data = 00000101             9203720
Mask = 00000000             9203720
config Data = 01100010             9203720
config Data = 00000101             9203720
TESTBENCH: DIFF_COUNTER =           1             9203720




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         164             9203870
SUCCESS APB: APB first cycle              9203921
SUCCESS APB: APB second cycle              9204021
Updating Regmap at              9204120
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000101
DLAB = 0
addr_offst = 00             9204120
write_reg: wr_data	=	00000101
byte_en	=	0001
Update bit fields             9204120
TESTBENCH: DIFF_COUNTER =           0             9204120
MCR_REG_VAL = 00000101             9204120
MCR_REG_TEMP = 00000101             9204120
CHECK_DATA = 00000101	TEMP_DATA = 00000101             9204120
SUCCESS : MCR configured output control pins to correct values             9204120
GEN_COUNTER =         166             9204120
Data = 00000010             9204120
Mask = 00000000             9204120
config Data = 11001100             9204120
config Data = 00000010             9204120
TESTBENCH: DIFF_COUNTER =           1             9204120




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         165             9204270
SUCCESS APB: APB first cycle              9204321
SUCCESS APB: APB second cycle              9204421
Updating Regmap at              9204520
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000010
DLAB = 0
addr_offst = 00             9204520
write_reg: wr_data	=	00000010
byte_en	=	0001
Update bit fields             9204520
TESTBENCH: DIFF_COUNTER =           0             9204520
MCR_REG_VAL = 00000010             9204520
MCR_REG_TEMP = 00000010             9204520
CHECK_DATA = 00000010	TEMP_DATA = 00000010             9204520
SUCCESS : MCR configured output control pins to correct values             9204520
GEN_COUNTER =         167             9204520
Data = 00001100             9204520
Mask = 00000000             9204520
config Data = 11000001             9204520
config Data = 00001100             9204520
TESTBENCH: DIFF_COUNTER =           1             9204520




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         166             9204670
SUCCESS APB: APB first cycle              9204721
SUCCESS APB: APB second cycle              9204821
Updating Regmap at              9204920
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001100
DLAB = 0
addr_offst = 00             9204920
write_reg: wr_data	=	00001100
byte_en	=	0001
Update bit fields             9204920
TESTBENCH: DIFF_COUNTER =           0             9204920
MCR_REG_VAL = 00001100             9204920
MCR_REG_TEMP = 00001100             9204920
CHECK_DATA = 00001100	TEMP_DATA = 00001100             9204920
SUCCESS : MCR configured output control pins to correct values             9204920
GEN_COUNTER =         168             9204920
Data = 00000011             9204920
Mask = 00000000             9204920
config Data = 01001100             9204920
config Data = 00000011             9204920
TESTBENCH: DIFF_COUNTER =           1             9204920




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         167             9205070
SUCCESS APB: APB first cycle              9205121
SUCCESS APB: APB second cycle              9205221
Updating Regmap at              9205320
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000011
DLAB = 0
addr_offst = 00             9205320
write_reg: wr_data	=	00000011
byte_en	=	0001
Update bit fields             9205320
TESTBENCH: DIFF_COUNTER =           0             9205320
MCR_REG_VAL = 00000011             9205320
MCR_REG_TEMP = 00000011             9205320
CHECK_DATA = 00000011	TEMP_DATA = 00000011             9205320
SUCCESS : MCR configured output control pins to correct values             9205320
GEN_COUNTER =         169             9205320
Data = 00001010             9205320
Mask = 00000000             9205320
config Data = 01010011             9205320
config Data = 00001010             9205320
TESTBENCH: DIFF_COUNTER =           1             9205320




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         168             9205470
SUCCESS APB: APB first cycle              9205521
SUCCESS APB: APB second cycle              9205621
Updating Regmap at              9205720
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001010
DLAB = 0
addr_offst = 00             9205720
write_reg: wr_data	=	00001010
byte_en	=	0001
Update bit fields             9205720
TESTBENCH: DIFF_COUNTER =           0             9205720
MCR_REG_VAL = 00001010             9205720
MCR_REG_TEMP = 00001010             9205720
CHECK_DATA = 00001010	TEMP_DATA = 00001010             9205720
SUCCESS : MCR configured output control pins to correct values             9205720
GEN_COUNTER =         170             9205720
Data = 00001011             9205720
Mask = 00000000             9205720
config Data = 10100011             9205720
config Data = 00001011             9205720
TESTBENCH: DIFF_COUNTER =           1             9205720




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         169             9205870
SUCCESS APB: APB first cycle              9205921
SUCCESS APB: APB second cycle              9206021
Updating Regmap at              9206120
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001011
DLAB = 0
addr_offst = 00             9206120
write_reg: wr_data	=	00001011
byte_en	=	0001
Update bit fields             9206120
TESTBENCH: DIFF_COUNTER =           0             9206120
MCR_REG_VAL = 00001011             9206120
MCR_REG_TEMP = 00001011             9206120
CHECK_DATA = 00001011	TEMP_DATA = 00001011             9206120
SUCCESS : MCR configured output control pins to correct values             9206120
GEN_COUNTER =         171             9206120
Data = 00000001             9206120
Mask = 00000000             9206120
config Data = 00110000             9206120
config Data = 00000001             9206120
TESTBENCH: DIFF_COUNTER =           1             9206120




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         170             9206270
SUCCESS APB: APB first cycle              9206321
SUCCESS APB: APB second cycle              9206421
Updating Regmap at              9206520
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000001
DLAB = 0
addr_offst = 00             9206520
write_reg: wr_data	=	00000001
byte_en	=	0001
Update bit fields             9206520
TESTBENCH: DIFF_COUNTER =           0             9206520
MCR_REG_VAL = 00000001             9206520
MCR_REG_TEMP = 00000001             9206520
CHECK_DATA = 00000001	TEMP_DATA = 00000001             9206520
SUCCESS : MCR configured output control pins to correct values             9206520
GEN_COUNTER =         172             9206520
Data = 00001111             9206520
Mask = 00000000             9206520
config Data = 00100010             9206520
config Data = 00001111             9206520
TESTBENCH: DIFF_COUNTER =           1             9206520




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         171             9206670
SUCCESS APB: APB first cycle              9206721
SUCCESS APB: APB second cycle              9206821
Updating Regmap at              9206920
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001111
DLAB = 0
addr_offst = 00             9206920
write_reg: wr_data	=	00001111
byte_en	=	0001
Update bit fields             9206920
TESTBENCH: DIFF_COUNTER =           0             9206920
MCR_REG_VAL = 00001111             9206920
MCR_REG_TEMP = 00001111             9206920
CHECK_DATA = 00001111	TEMP_DATA = 00001111             9206920
SUCCESS : MCR configured output control pins to correct values             9206920
GEN_COUNTER =         173             9206920
Data = 00001111             9206920
Mask = 00000000             9206920
config Data = 00010011             9206920
config Data = 00001111             9206920
TESTBENCH: DIFF_COUNTER =           1             9206920




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         172             9207070
SUCCESS APB: APB first cycle              9207121
SUCCESS APB: APB second cycle              9207221
Updating Regmap at              9207320
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001111
DLAB = 0
addr_offst = 00             9207320
write_reg: wr_data	=	00001111
byte_en	=	0001
Update bit fields             9207320
TESTBENCH: DIFF_COUNTER =           0             9207320
CHECK_DATA = 00001111	TEMP_DATA = 00001111             9207320
SUCCESS : MCR configured output control pins to correct values             9207320
GEN_COUNTER =         174             9207320
Data = 00001111             9207320
Mask = 00000000             9207320
config Data = 00101010             9207320
config Data = 00001111             9207320
TESTBENCH: DIFF_COUNTER =           1             9207320




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         173             9207470
SUCCESS APB: APB first cycle              9207521
SUCCESS APB: APB second cycle              9207621
Updating Regmap at              9207720
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001111
DLAB = 0
addr_offst = 00             9207720
write_reg: wr_data	=	00001111
byte_en	=	0001
Update bit fields             9207720
TESTBENCH: DIFF_COUNTER =           0             9207720
CHECK_DATA = 00001111	TEMP_DATA = 00001111             9207720
SUCCESS : MCR configured output control pins to correct values             9207720
GEN_COUNTER =         175             9207720
Data = 00000100             9207720
Mask = 00000000             9207720
config Data = 01110011             9207720
config Data = 00000100             9207720
TESTBENCH: DIFF_COUNTER =           1             9207720




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         174             9207870
SUCCESS APB: APB first cycle              9207921
SUCCESS APB: APB second cycle              9208021
Updating Regmap at              9208120
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000100
DLAB = 0
addr_offst = 00             9208120
write_reg: wr_data	=	00000100
byte_en	=	0001
Update bit fields             9208120
TESTBENCH: DIFF_COUNTER =           0             9208120
MCR_REG_VAL = 00000100             9208120
MCR_REG_TEMP = 00000100             9208120
CHECK_DATA = 00000100	TEMP_DATA = 00000100             9208120
SUCCESS : MCR configured output control pins to correct values             9208120
GEN_COUNTER =         176             9208358
TESTBENCH: DIFF_COUNTER =           1             9208358
MSR_REG_VAL = 00011110             9208358
MSR_REG_TEMP = 00011110             9208358
IIR_REG_VAL = 11000000             9208358
IIR_REG_TEMP = 11000000             9208358




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         175             9208470
SUCCESS APB: APB first cycle              9208521
SUCCESS APB: APB second cycle              9208621
READ: reg_val =  30             9208720
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00011110             9208720
ACTUAL DATA = 00011110             9208720
MSR_REG_VAL = 00010000             9208720
MSR_REG_TEMP = 00010000             9208720
IIR_REG_VAL = 11000001             9208720
IIR_REG_TEMP = 11000001             9208720
TESTBENCH: DIFF_COUNTER =           0             9208721
1. PR_DATA = 00011110	PSEL = 1             9208721
2. PR_DATA = 00011110	PSEL = 0             9208820
CONFIG_BIT = 1110             9208820
SUCCESS  : Model control inputs getting reflected in MSR             9208820
GEN_COUNTER =         177             9208900
TESTBENCH: DIFF_COUNTER =           1             9208900
MSR_REG_VAL = 01010000             9208900
MSR_REG_TEMP = 01010000             9208900




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         176             9208970
SUCCESS APB: APB first cycle              9209021
SUCCESS APB: APB second cycle              9209121
READ: reg_val =  80             9209220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01010000             9209220
ACTUAL DATA = 01010000             9209220
TESTBENCH: DIFF_COUNTER =           0             9209221
1. PR_DATA = 01010000	PSEL = 1             9209221
2. PR_DATA = 01010000	PSEL = 0             9209320
CONFIG_BIT = 1010             9209320
SUCCESS  : Model control inputs getting reflected in MSR             9209320
GEN_COUNTER =         178             9209442
TESTBENCH: DIFF_COUNTER =           1             9209442
MSR_REG_VAL = 10111110             9209442
MSR_REG_TEMP = 10111110             9209442
IIR_REG_VAL = 11000000             9209442
IIR_REG_TEMP = 11000000             9209442




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         177             9209570
SUCCESS APB: APB first cycle              9209621
SUCCESS APB: APB second cycle              9209721
READ: reg_val = 190             9209820
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10111110             9209820
ACTUAL DATA = 10111110             9209820
MSR_REG_VAL = 10110000             9209820
MSR_REG_TEMP = 10110000             9209820
IIR_REG_VAL = 11000001             9209820
IIR_REG_TEMP = 11000001             9209820
TESTBENCH: DIFF_COUNTER =           0             9209821
1. PR_DATA = 10111110	PSEL = 1             9209821
2. PR_DATA = 10111110	PSEL = 0             9209920
CONFIG_BIT = 0100             9209920
SUCCESS  : Model control inputs getting reflected in MSR             9209920
GEN_COUNTER =         179             9209984
TESTBENCH: DIFF_COUNTER =           1             9209984
MSR_REG_VAL = 00101001             9209984
MSR_REG_TEMP = 00101001             9209984
IIR_REG_VAL = 11000000             9209984
IIR_REG_TEMP = 11000000             9209984




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         178             9210070
SUCCESS APB: APB first cycle              9210121
SUCCESS APB: APB second cycle              9210221
READ: reg_val =  41             9210320
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00101001             9210320
ACTUAL DATA = 00101001             9210320
MSR_REG_VAL = 00100000             9210320
MSR_REG_TEMP = 00100000             9210320
IIR_REG_VAL = 11000001             9210320
IIR_REG_TEMP = 11000001             9210320
TESTBENCH: DIFF_COUNTER =           0             9210321
1. PR_DATA = 00101001	PSEL = 1             9210321
2. PR_DATA = 00101001	PSEL = 0             9210420
CONFIG_BIT = 1101             9210420
SUCCESS  : Model control inputs getting reflected in MSR             9210420
GEN_COUNTER =         180             9210526
TESTBENCH: DIFF_COUNTER =           1             9210526




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         179             9210670
SUCCESS APB: APB first cycle              9210721
SUCCESS APB: APB second cycle              9210821
READ: reg_val =  32             9210920
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00100000             9210920
ACTUAL DATA = 00100000             9210920
TESTBENCH: DIFF_COUNTER =           0             9210921
1. PR_DATA = 00100000	PSEL = 1             9210921
2. PR_DATA = 00100000	PSEL = 0             9211020
CONFIG_BIT = 1101             9211020
SUCCESS  : Model control inputs getting reflected in MSR             9211020
GEN_COUNTER =         181             9211068
TESTBENCH: DIFF_COUNTER =           1             9211068
MSR_REG_VAL = 11111001             9211068
MSR_REG_TEMP = 11111001             9211068
IIR_REG_VAL = 11000000             9211068
IIR_REG_TEMP = 11000000             9211068




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         180             9211170
SUCCESS APB: APB first cycle              9211221
SUCCESS APB: APB second cycle              9211321
READ: reg_val = 249             9211420
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111001             9211420
ACTUAL DATA = 11111001             9211420
MSR_REG_VAL = 11110000             9211420
MSR_REG_TEMP = 11110000             9211420
IIR_REG_VAL = 11000001             9211420
IIR_REG_TEMP = 11000001             9211420
TESTBENCH: DIFF_COUNTER =           0             9211421
1. PR_DATA = 11111001	PSEL = 1             9211421
2. PR_DATA = 11111001	PSEL = 0             9211520
CONFIG_BIT = 0000             9211520
SUCCESS  : Model control inputs getting reflected in MSR             9211520
GEN_COUNTER =         182             9211610
TESTBENCH: DIFF_COUNTER =           1             9211610
MSR_REG_VAL = 11100001             9211610
MSR_REG_TEMP = 11100001             9211610
IIR_REG_VAL = 11000000             9211610
IIR_REG_TEMP = 11000000             9211610




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         181             9211670
SUCCESS APB: APB first cycle              9211721
SUCCESS APB: APB second cycle              9211821
READ: reg_val = 225             9211920
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11100001             9211920
ACTUAL DATA = 11100001             9211920
MSR_REG_VAL = 11100000             9211920
MSR_REG_TEMP = 11100000             9211920
IIR_REG_VAL = 11000001             9211920
IIR_REG_TEMP = 11000001             9211920
TESTBENCH: DIFF_COUNTER =           0             9211921
1. PR_DATA = 11100001	PSEL = 1             9211921
2. PR_DATA = 11100001	PSEL = 0             9212020
CONFIG_BIT = 0001             9212020
SUCCESS  : Model control inputs getting reflected in MSR             9212020
GEN_COUNTER =         183             9212152
TESTBENCH: DIFF_COUNTER =           1             9212152
MSR_REG_VAL = 00111101             9212152
MSR_REG_TEMP = 00111101             9212152
IIR_REG_VAL = 11000000             9212152
IIR_REG_TEMP = 11000000             9212152




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         182             9212270
SUCCESS APB: APB first cycle              9212321
SUCCESS APB: APB second cycle              9212421
READ: reg_val =  61             9212520
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00111101             9212520
ACTUAL DATA = 00111101             9212520
MSR_REG_VAL = 00110000             9212520
MSR_REG_TEMP = 00110000             9212520
IIR_REG_VAL = 11000001             9212520
IIR_REG_TEMP = 11000001             9212520
TESTBENCH: DIFF_COUNTER =           0             9212521
1. PR_DATA = 00111101	PSEL = 1             9212521
2. PR_DATA = 00111101	PSEL = 0             9212620
CONFIG_BIT = 1100             9212620
SUCCESS  : Model control inputs getting reflected in MSR             9212620
GEN_COUNTER =         184             9212694
TESTBENCH: DIFF_COUNTER =           1             9212694
MSR_REG_VAL = 11101001             9212694
MSR_REG_TEMP = 11101001             9212694
IIR_REG_VAL = 11000000             9212694
IIR_REG_TEMP = 11000000             9212694




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         183             9212770
SUCCESS APB: APB first cycle              9212821
SUCCESS APB: APB second cycle              9212921
READ: reg_val = 233             9213020
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11101001             9213020
ACTUAL DATA = 11101001             9213020
MSR_REG_VAL = 11100000             9213020
MSR_REG_TEMP = 11100000             9213020
IIR_REG_VAL = 11000001             9213020
IIR_REG_TEMP = 11000001             9213020
TESTBENCH: DIFF_COUNTER =           0             9213021
1. PR_DATA = 11101001	PSEL = 1             9213021
2. PR_DATA = 11101001	PSEL = 0             9213120
CONFIG_BIT = 0001             9213120
SUCCESS  : Model control inputs getting reflected in MSR             9213120
GEN_COUNTER =         185             9213236
TESTBENCH: DIFF_COUNTER =           1             9213236
MSR_REG_VAL = 00111101             9213236
MSR_REG_TEMP = 00111101             9213236
IIR_REG_VAL = 11000000             9213236
IIR_REG_TEMP = 11000000             9213236




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         184             9213370
SUCCESS APB: APB first cycle              9213421
SUCCESS APB: APB second cycle              9213521
READ: reg_val =  61             9213620
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00111101             9213620
ACTUAL DATA = 00111101             9213620
MSR_REG_VAL = 00110000             9213620
MSR_REG_TEMP = 00110000             9213620
IIR_REG_VAL = 11000001             9213620
IIR_REG_TEMP = 11000001             9213620
TESTBENCH: DIFF_COUNTER =           0             9213621
1. PR_DATA = 00111101	PSEL = 1             9213621
2. PR_DATA = 00111101	PSEL = 0             9213720
CONFIG_BIT = 1100             9213720
SUCCESS  : Model control inputs getting reflected in MSR             9213720
GEN_COUNTER =         186             9213778
TESTBENCH: DIFF_COUNTER =           1             9213778
MSR_REG_VAL = 11011010             9213778
MSR_REG_TEMP = 11011010             9213778
IIR_REG_VAL = 11000000             9213778
IIR_REG_TEMP = 11000000             9213778




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         185             9213870
SUCCESS APB: APB first cycle              9213921
SUCCESS APB: APB second cycle              9214021
READ: reg_val = 218             9214120
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11011010             9214120
ACTUAL DATA = 11011010             9214120
MSR_REG_VAL = 11010000             9214120
MSR_REG_TEMP = 11010000             9214120
IIR_REG_VAL = 11000001             9214120
IIR_REG_TEMP = 11000001             9214120
TESTBENCH: DIFF_COUNTER =           0             9214121
1. PR_DATA = 11011010	PSEL = 1             9214121
2. PR_DATA = 11011010	PSEL = 0             9214220
CONFIG_BIT = 0010             9214220
SUCCESS  : Model control inputs getting reflected in MSR             9214220
GEN_COUNTER =         187             9214320
TESTBENCH: DIFF_COUNTER =           1             9214320
MSR_REG_VAL = 11000001             9214320
MSR_REG_TEMP = 11000001             9214320
IIR_REG_VAL = 11000000             9214320
IIR_REG_TEMP = 11000000             9214320




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         186             9214370
SUCCESS APB: APB first cycle              9214421
SUCCESS APB: APB second cycle              9214521
READ: reg_val = 193             9214620
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11000001             9214620
ACTUAL DATA = 11000001             9214620
MSR_REG_VAL = 11000000             9214620
MSR_REG_TEMP = 11000000             9214620
IIR_REG_VAL = 11000001             9214620
IIR_REG_TEMP = 11000001             9214620
TESTBENCH: DIFF_COUNTER =           0             9214621
1. PR_DATA = 11000001	PSEL = 1             9214621
2. PR_DATA = 11000001	PSEL = 0             9214720
CONFIG_BIT = 0011             9214720
SUCCESS  : Model control inputs getting reflected in MSR             9214720
GEN_COUNTER =         188             9214862
TESTBENCH: DIFF_COUNTER =           1             9214862
MSR_REG_VAL = 10010101             9214862
MSR_REG_TEMP = 10010101             9214862
IIR_REG_VAL = 11000000             9214862
IIR_REG_TEMP = 11000000             9214862




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         187             9214970
SUCCESS APB: APB first cycle              9215021
SUCCESS APB: APB second cycle              9215121
READ: reg_val = 149             9215220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10010101             9215220
ACTUAL DATA = 10010101             9215220
MSR_REG_VAL = 10010000             9215220
MSR_REG_TEMP = 10010000             9215220
IIR_REG_VAL = 11000001             9215220
IIR_REG_TEMP = 11000001             9215220
TESTBENCH: DIFF_COUNTER =           0             9215221
1. PR_DATA = 10010101	PSEL = 1             9215221
2. PR_DATA = 10010101	PSEL = 0             9215320
CONFIG_BIT = 0110             9215320
SUCCESS  : Model control inputs getting reflected in MSR             9215320
GEN_COUNTER =         189             9215404
TESTBENCH: DIFF_COUNTER =           1             9215404
MSR_REG_VAL = 10000001             9215404
MSR_REG_TEMP = 10000001             9215404
IIR_REG_VAL = 11000000             9215404
IIR_REG_TEMP = 11000000             9215404




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         188             9215470
SUCCESS APB: APB first cycle              9215521
SUCCESS APB: APB second cycle              9215621
READ: reg_val = 129             9215720
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10000001             9215720
ACTUAL DATA = 10000001             9215720
MSR_REG_VAL = 10000000             9215720
MSR_REG_TEMP = 10000000             9215720
IIR_REG_VAL = 11000001             9215720
IIR_REG_TEMP = 11000001             9215720
TESTBENCH: DIFF_COUNTER =           0             9215721
1. PR_DATA = 10000001	PSEL = 1             9215721
2. PR_DATA = 10000001	PSEL = 0             9215820
CONFIG_BIT = 0111             9215820
SUCCESS  : Model control inputs getting reflected in MSR             9215820
GEN_COUNTER =         190             9215946
TESTBENCH: DIFF_COUNTER =           1             9215946
MSR_REG_VAL = 10100010             9215946
MSR_REG_TEMP = 10100010             9215946
IIR_REG_VAL = 11000000             9215946
IIR_REG_TEMP = 11000000             9215946




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         189             9216070
SUCCESS APB: APB first cycle              9216121
SUCCESS APB: APB second cycle              9216221
READ: reg_val = 162             9216320
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10100010             9216320
ACTUAL DATA = 10100010             9216320
MSR_REG_VAL = 10100000             9216320
MSR_REG_TEMP = 10100000             9216320
IIR_REG_VAL = 11000001             9216320
IIR_REG_TEMP = 11000001             9216320
TESTBENCH: DIFF_COUNTER =           0             9216321
1. PR_DATA = 10100010	PSEL = 1             9216321
2. PR_DATA = 10100010	PSEL = 0             9216420
CONFIG_BIT = 0101             9216420
SUCCESS  : Model control inputs getting reflected in MSR             9216420
GEN_COUNTER =         191             9216420
TESTBENCH: DIFF_COUNTER =           1             9216420




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         190             9216570
SUCCESS APB: APB first cycle              9216621
SUCCESS APB: APB second cycle              9216721
READ: reg_val = 160             9216820
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10100000             9216820
ACTUAL DATA = 10100000             9216820
TESTBENCH: DIFF_COUNTER =           0             9216821
SUCCESS : Delta fields are getting default values (Low) afret MSR Read             9216821
GEN_COUNTER =         192             9216821
TESTBENCH: DIFF_COUNTER =           1             9216821
MSR_REG_VAL = 11110001             9216821
MSR_REG_TEMP = 11110001             9216821
IIR_REG_VAL = 11000000             9216821
IIR_REG_TEMP = 11000000             9216821




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         191             9216970
SUCCESS APB: APB first cycle              9217021
SUCCESS APB: APB second cycle              9217121
READ: reg_val = 241             9217220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11110001             9217220
ACTUAL DATA = 11110001             9217220
MSR_REG_VAL = 11110000             9217220
MSR_REG_TEMP = 11110000             9217220
IIR_REG_VAL = 11000001             9217220
IIR_REG_TEMP = 11000001             9217220
TESTBENCH: DIFF_COUNTER =           0             9217221
GEN_COUNTER =         193             9217221
TESTBENCH: DIFF_COUNTER =           1             9217221




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         192             9217370
SUCCESS APB: APB first cycle              9217421
SUCCESS APB: APB second cycle              9217521
READ: reg_val = 240             9217620
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11110000             9217620
ACTUAL DATA = 11110000             9217620
TESTBENCH: DIFF_COUNTER =           0             9217621
MSR_REG_VAL = 00001111             9217621
MSR_REG_TEMP = 00001111             9217621
IIR_REG_VAL = 11000000             9217621
IIR_REG_TEMP = 11000000             9217621
GEN_COUNTER =         194             9217631
TESTBENCH: DIFF_COUNTER =           1             9217631




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         193             9217770
SUCCESS APB: APB first cycle              9217821
SUCCESS APB: APB second cycle              9217921
READ: reg_val =  15             9218020
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00001111             9218020
ACTUAL DATA = 00001111             9218020
MSR_REG_VAL = 00000000             9218020
MSR_REG_TEMP = 00000000             9218020
IIR_REG_VAL = 11000001             9218020
IIR_REG_TEMP = 11000001             9218020
TESTBENCH: DIFF_COUNTER =           0             9218021
GEN_COUNTER =         195             9218021
TESTBENCH: DIFF_COUNTER =           1             9218021




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         194             9218170
SUCCESS APB: APB first cycle              9218221
SUCCESS APB: APB second cycle              9218321
READ: reg_val =   0             9218420
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00000000             9218420
ACTUAL DATA = 00000000             9218420
TESTBENCH: DIFF_COUNTER =           0             9218421
SUCCESS : MSR Delta fields stays LOW when no change in corresponding Modem Control input lines             9218421
GEN_COUNTER =         196             9218421
TESTBENCH: DIFF_COUNTER =           1             9218421
MSR_REG_VAL = 11111011             9218421
MSR_REG_TEMP = 11111011             9218421
IIR_REG_VAL = 11000000             9218421
IIR_REG_TEMP = 11000000             9218421




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         195             9218570
SUCCESS APB: APB first cycle              9218621
SUCCESS APB: APB second cycle              9218721
READ: reg_val = 251             9218820
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111011             9218820
ACTUAL DATA = 11111011             9218820
MSR_REG_VAL = 11110000             9218820
MSR_REG_TEMP = 11110000             9218820
IIR_REG_VAL = 11000001             9218820
IIR_REG_TEMP = 11000001             9218820
TESTBENCH: DIFF_COUNTER =           0             9218821
GEN_COUNTER =         197             9218821
TESTBENCH: DIFF_COUNTER =           1             9218821
MSR_REG_VAL = 00001111             9218821
MSR_REG_TEMP = 00001111             9218821
IIR_REG_VAL = 11000000             9218821
IIR_REG_TEMP = 11000000             9218821




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         196             9218970
SUCCESS APB: APB first cycle              9219021
SUCCESS APB: APB second cycle              9219121
READ: reg_val =  15             9219220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00001111             9219220
ACTUAL DATA = 00001111             9219220
MSR_REG_VAL = 00000000             9219220
MSR_REG_TEMP = 00000000             9219220
IIR_REG_VAL = 11000001             9219220
IIR_REG_TEMP = 11000001             9219220
TESTBENCH: DIFF_COUNTER =           0             9219221
GEN_COUNTER =         198             9219221
TESTBENCH: DIFF_COUNTER =           1             9219221




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         197             9219370
SUCCESS APB: APB first cycle              9219421
SUCCESS APB: APB second cycle              9219521
READ: reg_val =   0             9219620
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00000000             9219620
ACTUAL DATA = 00000000             9219620
TESTBENCH: DIFF_COUNTER =           0             9219621
GEN_COUNTER =         199             9219621
TESTBENCH: DIFF_COUNTER =           1             9219621
MSR_REG_VAL = 11111011             9219621
MSR_REG_TEMP = 11111011             9219621
IIR_REG_VAL = 11000000             9219621
IIR_REG_TEMP = 11000000             9219621




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         198             9219770
SUCCESS APB: APB first cycle              9219821
SUCCESS APB: APB second cycle              9219921
READ: reg_val = 251             9220020
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111011             9220020
ACTUAL DATA = 11111011             9220020
MSR_REG_VAL = 11110000             9220020
MSR_REG_TEMP = 11110000             9220020
IIR_REG_VAL = 11000001             9220020
IIR_REG_TEMP = 11000001             9220020
TESTBENCH: DIFF_COUNTER =           0             9220021
SUCCESS : MSR Delta fields gives correct status when data changes in their corresponding Modem Control input lines             9220021
random_object_id=         13             9220824
INFO  @ 9220824ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=         13
QUEUE_SIZE =          16             9220824
1. APB_CLOCK             9220824
2. APB_CLOCK             9220920
3: Inside UART_TEST             9220920
random_object_id=          7             9221908
INFO  @ 9221908ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          7
QUEUE_SIZE =          17             9221908
LCR_REG_VAL = 00000000             9221920
LCR_REG_TEMP = 00000000             9221920
LSR_REG_VAL = 01100000             9221920
LSR_REG_TEMP = 01100000             9221920
IER_REG_VAL = 00000000             9221920
IER_REG_TEMP = 00000000             9221920
MCR_REG_VAL = 00000000             9221920
MCR_REG_TEMP = 00000000             9221920
MSR_REG_VAL = 00000000             9221920
MSR_REG_TEMP = 00000000             9221920
DLL_REG_VAL = 00000000             9221920
DLL_REG_TEMP = 00000000             9221920
DLL, DLM has changed             9221920
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
MSR_REG_VAL = 11111011             9222120
MSR_REG_TEMP = 11111011             9222120
UART_FRAME_TRANSMIT: XMIT_FIFO is Empty after Reset -> 9222450
GEN_COUNTER =         200             9222450
Data = 10000000             9222450
Mask = 00011111             9222450
config Data = 11000101             9222450
config Data = 10000101             9222450
BAUD_VALUE =       19200
GEN_COUNTER =         201             9222450
Data = 00000110             9222450
Mask = 00000000             9222450
config Data = 11000001             9222450
config Data = 00000110             9222450
GEN_COUNTER =         202             9222450
Data = 00000000             9222450
Mask = 00000000             9222450
config Data = 00011111             9222450
config Data = 00000000             9222450
GEN_COUNTER =         203             9222450
Data = 00011111             9222450
Mask = 00011111             9222450
config Data = 10101001             9222450
config Data = 00001001             9222450
GEN_COUNTER =         204             9222450
Data = 00000100             9222450
Mask = 00011011             9222450
config Data = 00101101             9222450
config Data = 00001101             9222450
GEN_COUNTER =         205             9222450
Data = 00001101             9222450
Mask = 11110010             9222450
config Data = 01011011             9222450
config Data = 01011111             9222450
TESTBENCH: DIFF_COUNTER =           6             9222450




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Driver counter =         199             9222570
SUCCESS APB: APB first cycle              9222621
SUCCESS APB: APB second cycle              9222721




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at              9222820
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10000101
DLAB = 0
addr_offst = 00             9222820
write_reg: wr_data	=	10000101
byte_en	=	0001
Update bit fields             9222820
TESTBENCH: DIFF_COUNTER =           5             9222820
LCR_REG_VAL = 10000101             9222820
LCR_REG_TEMP = 10000101             9222820
Driver counter =         200             9222870
SUCCESS APB: APB first cycle              9222921
SUCCESS APB: APB second cycle              9223021




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at              9223120
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00000110
DLAB = 1
addr_offst = 00             9223120
write_reg: wr_data	=	00000110
byte_en	=	0001
Update bit fields             9223120
TESTBENCH: DIFF_COUNTER =           4             9223120
DLL_REG_VAL = 00000110             9223120
DLL_REG_TEMP = 00000110             9223120
DLL, DLM has changed             9223120
Driver counter =         201             9223170
SUCCESS APB: APB first cycle              9223221
SUCCESS APB: APB second cycle              9223321




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at              9223420
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00             9223420
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields             9223420
TESTBENCH: DIFF_COUNTER =           3             9223420
Driver counter =         202             9223470
SUCCESS APB: APB first cycle              9223521
SUCCESS APB: APB second cycle              9223621




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at              9223720
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00001001
DLAB = 1
addr_offst = 00             9223720
write_reg: wr_data	=	00001001
byte_en	=	0001
Update bit fields             9223720
TESTBENCH: DIFF_COUNTER =           2             9223720
LCR_REG_VAL = 00001001             9223720
LCR_REG_TEMP = 00001001             9223720
Driver counter =         203             9223770
SUCCESS APB: APB first cycle              9223821
SUCCESS APB: APB second cycle              9223921




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at              9224020
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00001101
DLAB = 0
addr_offst = 00             9224020
write_reg: wr_data	=	00001101
byte_en	=	0001
Update bit fields             9224020
TESTBENCH: DIFF_COUNTER =           1             9224020
LCR_REG_VAL = 00001101             9224020
LCR_REG_TEMP = 00001101             9224020
Driver counter =         204             9224070
SUCCESS APB: APB first cycle              9224121
SUCCESS APB: APB second cycle              9224221
Updating Regmap at              9224320
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 01011111
DLAB = 0
addr_offst = 00             9224320
write_reg: wr_data	=	01011111
byte_en	=	0001
Update bit fields             9224320
TESTBENCH: DIFF_COUNTER =           0             9224320
FCR_REG_VAL = 01001111             9224320
FCR_REG_TEMP = 01001111             9224320
INFO  @ 9224618ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS: XMIT FIFO CLEARED on XMIT FIFO RESET
INFO  @ 9224618ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS: THRE SET due to XMIT FIFO CLEAR
INFO  @ 9224618ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS: TXRDY goes Active on clearing XMIT FIFO
GEN_COUNTER =         206             9224618
Data = 00001001             9224618
Mask = 11110010             9224618
config Data = 01010100             9224618
config Data = 01011001             9224618
TESTBENCH: DIFF_COUNTER =           1             9224618




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         205             9224670
SUCCESS APB: APB first cycle              9224721
SUCCESS APB: APB second cycle              9224821
Updating Regmap at              9224920
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 01011001
DLAB = 0
addr_offst = 00             9224920
write_reg: wr_data	=	01011001
byte_en	=	0001
Update bit fields             9224920
TESTBENCH: DIFF_COUNTER =           0             9224920
FCR_REG_VAL = 01001001             9224920
FCR_REG_TEMP = 01001001             9224920
GEN_COUNTER =         207             9225160
Data = 00000000             9225160
Mask = 11111111             9225160
config Data = 00110010             9225160
config Data = 00110010             9225160
INFO  @ 9225160ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          -1
TESTBENCH: DIFF_COUNTER =           1             9225160




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         206             9225270
SUCCESS APB: APB first cycle              9225321
SUCCESS APB: APB second cycle              9225421
Updating Regmap at              9225520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00110010
DLAB = 0
addr_offst = 00             9225520
write_reg: wr_data	=	00110010
byte_en	=	0001
Update bit fields             9225520
data is 00110010
TESTBENCH: DIFF_COUNTER =           0             9225520
LSR_REG_VAL = 00000000             9225520
LSR_REG_TEMP = 00000000             9225520
MODE1 FILL: XMIT_FIFO_COUNT	=	          0
GEN_COUNTER =         208             9225702
Data = 00000000             9225702
Mask = 11111111             9225702
config Data = 10110101             9225702
config Data = 10110101             9225702
INFO  @ 9225702ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           0
TESTBENCH: DIFF_COUNTER =           1             9225702




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         207             9225770
SUCCESS APB: APB first cycle              9225821
SUCCESS APB: APB second cycle              9225921
Updating Regmap at              9226020
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10110101
DLAB = 0
addr_offst = 00             9226020
write_reg: wr_data	=	10110101
byte_en	=	0001
Update bit fields             9226020
data is 10110101
TESTBENCH: DIFF_COUNTER =           0             9226020
MODE1 FILL: XMIT_FIFO_COUNT	=	          1
GEN_COUNTER =         209             9226244
Data = 00000000             9226244
Mask = 11111111             9226244
config Data = 01001101             9226244
config Data = 01001101             9226244
INFO  @ 9226244ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           1
TESTBENCH: DIFF_COUNTER =           1             9226244




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         208             9226370
SUCCESS APB: APB first cycle              9226421
SUCCESS APB: APB second cycle              9226521
Updating Regmap at              9226620
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01001101
DLAB = 0
addr_offst = 00             9226620
write_reg: wr_data	=	01001101
byte_en	=	0001
Update bit fields             9226620
data is 01001101
TESTBENCH: DIFF_COUNTER =           0             9226620
MODE1 FILL: XMIT_FIFO_COUNT	=	          2
GEN_COUNTER =         210             9226786
Data = 00000000             9226786
Mask = 11111111             9226786
config Data = 01011000             9226786
config Data = 01011000             9226786
INFO  @ 9226786ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           2
TESTBENCH: DIFF_COUNTER =           1             9226786




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         209             9226870
SUCCESS APB: APB first cycle              9226921
SUCCESS APB: APB second cycle              9227021
Updating Regmap at              9227120
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01011000
DLAB = 0
addr_offst = 00             9227120
write_reg: wr_data	=	01011000
byte_en	=	0001
Update bit fields             9227120
data is 01011000
TESTBENCH: DIFF_COUNTER =           0             9227120
MODE1 FILL: XMIT_FIFO_COUNT	=	          3
GEN_COUNTER =         211             9227328
Data = 00000000             9227328
Mask = 11111111             9227328
config Data = 00100110             9227328
config Data = 00100110             9227328
INFO  @ 9227328ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           3
TESTBENCH: DIFF_COUNTER =           1             9227328




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         210             9227470
SUCCESS APB: APB first cycle              9227521
SUCCESS APB: APB second cycle              9227621
Updating Regmap at              9227720
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00100110
DLAB = 0
addr_offst = 00             9227720
write_reg: wr_data	=	00100110
byte_en	=	0001
Update bit fields             9227720
data is 00100110
TESTBENCH: DIFF_COUNTER =           0             9227720
MODE1 FILL: XMIT_FIFO_COUNT	=	          4
GEN_COUNTER =         212             9227870
Data = 00000000             9227870
Mask = 11111111             9227870
config Data = 01000010             9227870
config Data = 01000010             9227870
INFO  @ 9227870ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           4
TESTBENCH: DIFF_COUNTER =           1             9227870




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         211             9227970
SUCCESS APB: APB first cycle              9228021
SUCCESS APB: APB second cycle              9228121
Updating Regmap at              9228220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01000010
DLAB = 0
addr_offst = 00             9228220
write_reg: wr_data	=	01000010
byte_en	=	0001
Update bit fields             9228220
data is 01000010
TESTBENCH: DIFF_COUNTER =           0             9228220
MODE1 FILL: XMIT_FIFO_COUNT	=	          5
GEN_COUNTER =         213             9228412
Data = 00000000             9228412
Mask = 11111111             9228412
config Data = 10010010             9228412
config Data = 10010010             9228412
INFO  @ 9228412ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           5
TESTBENCH: DIFF_COUNTER =           1             9228412




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         212             9228470
SUCCESS APB: APB first cycle              9228521
SUCCESS APB: APB second cycle              9228621
Updating Regmap at              9228720
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10010010
DLAB = 0
addr_offst = 00             9228720
write_reg: wr_data	=	10010010
byte_en	=	0001
Update bit fields             9228720
data is 10010010
TESTBENCH: DIFF_COUNTER =           0             9228720
MODE1 FILL: XMIT_FIFO_COUNT	=	          6
GEN_COUNTER =         214             9228954
Data = 00000000             9228954
Mask = 11111111             9228954
config Data = 10011101             9228954
config Data = 10011101             9228954
INFO  @ 9228954ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           6
TESTBENCH: DIFF_COUNTER =           1             9228954




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         213             9229070
SUCCESS APB: APB first cycle              9229121
SUCCESS APB: APB second cycle              9229221
Updating Regmap at              9229320
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10011101
DLAB = 0
addr_offst = 00             9229320
write_reg: wr_data	=	10011101
byte_en	=	0001
Update bit fields             9229320
data is 10011101
TESTBENCH: DIFF_COUNTER =           0             9229320
MODE1 FILL: XMIT_FIFO_COUNT	=	          7
GEN_COUNTER =         215             9229496
Data = 00000000             9229496
Mask = 11111111             9229496
config Data = 10111011             9229496
config Data = 10111011             9229496
INFO  @ 9229496ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           7
TESTBENCH: DIFF_COUNTER =           1             9229496




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         214             9229570
SUCCESS APB: APB first cycle              9229621
SUCCESS APB: APB second cycle              9229721
Updating Regmap at              9229820
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10111011
DLAB = 0
addr_offst = 00             9229820
write_reg: wr_data	=	10111011
byte_en	=	0001
Update bit fields             9229820
data is 10111011
TESTBENCH: DIFF_COUNTER =           0             9229820
MODE1 FILL: XMIT_FIFO_COUNT	=	          8
GEN_COUNTER =         216             9230038
Data = 00000000             9230038
Mask = 11111111             9230038
config Data = 10110010             9230038
config Data = 10110010             9230038
INFO  @ 9230038ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           8
TESTBENCH: DIFF_COUNTER =           1             9230038




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         215             9230170
SUCCESS APB: APB first cycle              9230221
SUCCESS APB: APB second cycle              9230321
Updating Regmap at              9230420
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10110010
DLAB = 0
addr_offst = 00             9230420
write_reg: wr_data	=	10110010
byte_en	=	0001
Update bit fields             9230420
data is 10110010
TESTBENCH: DIFF_COUNTER =           0             9230420
MODE1 FILL: XMIT_FIFO_COUNT	=	          9
GEN_COUNTER =         217             9230580
Data = 00000000             9230580
Mask = 11111111             9230580
config Data = 01000110             9230580
config Data = 01000110             9230580
INFO  @ 9230580ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           9
TESTBENCH: DIFF_COUNTER =           1             9230580




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         216             9230670
SUCCESS APB: APB first cycle              9230721
SUCCESS APB: APB second cycle              9230821
Updating Regmap at              9230920
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01000110
DLAB = 0
addr_offst = 00             9230920
write_reg: wr_data	=	01000110
byte_en	=	0001
Update bit fields             9230920
data is 01000110
TESTBENCH: DIFF_COUNTER =           0             9230920
MODE1 FILL: XMIT_FIFO_COUNT	=	         10
GEN_COUNTER =         218             9231122
Data = 00000000             9231122
Mask = 11111111             9231122
config Data = 10100100             9231122
config Data = 10100100             9231122
INFO  @ 9231122ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          10
TESTBENCH: DIFF_COUNTER =           1             9231122
INFO  @ 9231122ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         217             9231270
SUCCESS APB: APB first cycle              9231321
SUCCESS APB: APB second cycle              9231421
Updating Regmap at              9231520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10100100
DLAB = 0
addr_offst = 00             9231520
write_reg: wr_data	=	10100100
byte_en	=	0001
Update bit fields             9231520
data is 10100100
TESTBENCH: DIFF_COUNTER =           0             9231520
MODE1 FILL: XMIT_FIFO_COUNT	=	         10
GEN_COUNTER =         219             9231664
Data = 00000000             9231664
Mask = 11111111             9231664
config Data = 11101110             9231664
config Data = 11101110             9231664
INFO  @ 9231664ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          10
TESTBENCH: DIFF_COUNTER =           1             9231664




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         218             9231770
SUCCESS APB: APB first cycle              9231821
SUCCESS APB: APB second cycle              9231921
Updating Regmap at              9232020
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11101110
DLAB = 0
addr_offst = 00             9232020
write_reg: wr_data	=	11101110
byte_en	=	0001
Update bit fields             9232020
data is 11101110
TESTBENCH: DIFF_COUNTER =           0             9232020
MODE1 FILL: XMIT_FIFO_COUNT	=	         11
GEN_COUNTER =         220             9232206
Data = 00000000             9232206
Mask = 11111111             9232206
config Data = 01011111             9232206
config Data = 01011111             9232206
INFO  @ 9232206ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          11
TESTBENCH: DIFF_COUNTER =           1             9232206




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         219             9232270
SUCCESS APB: APB first cycle              9232321
SUCCESS APB: APB second cycle              9232421
Updating Regmap at              9232520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01011111
DLAB = 0
addr_offst = 00             9232520
write_reg: wr_data	=	01011111
byte_en	=	0001
Update bit fields             9232520
data is 01011111
TESTBENCH: DIFF_COUNTER =           0             9232520
MODE1 FILL: XMIT_FIFO_COUNT	=	         12
GEN_COUNTER =         221             9232748
Data = 00000000             9232748
Mask = 11111111             9232748
config Data = 11010010             9232748
config Data = 11010010             9232748
INFO  @ 9232748ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          12
TESTBENCH: DIFF_COUNTER =           1             9232748




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         220             9232870
SUCCESS APB: APB first cycle              9232921
SUCCESS APB: APB second cycle              9233021
Updating Regmap at              9233120
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11010010
DLAB = 0
addr_offst = 00             9233120
write_reg: wr_data	=	11010010
byte_en	=	0001
Update bit fields             9233120
data is 11010010
TESTBENCH: DIFF_COUNTER =           0             9233120
MODE1 FILL: XMIT_FIFO_COUNT	=	         13
GEN_COUNTER =         222             9233290
Data = 00000000             9233290
Mask = 11111111             9233290
config Data = 00110110             9233290
config Data = 00110110             9233290
INFO  @ 9233290ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          13
TESTBENCH: DIFF_COUNTER =           1             9233290




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         221             9233370
SUCCESS APB: APB first cycle              9233421
SUCCESS APB: APB second cycle              9233521
Updating Regmap at              9233620
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00110110
DLAB = 0
addr_offst = 00             9233620
write_reg: wr_data	=	00110110
byte_en	=	0001
Update bit fields             9233620
data is 00110110
TESTBENCH: DIFF_COUNTER =           0             9233620
MODE1 FILL: XMIT_FIFO_COUNT	=	         14
GEN_COUNTER =         223             9233832
Data = 00000000             9233832
Mask = 11111111             9233832
config Data = 10010011             9233832
config Data = 10010011             9233832
INFO  @ 9233832ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          14
TESTBENCH: DIFF_COUNTER =           1             9233832




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         222             9233970
SUCCESS APB: APB first cycle              9234021
SUCCESS APB: APB second cycle              9234121
Updating Regmap at              9234220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10010011
DLAB = 0
addr_offst = 00             9234220
write_reg: wr_data	=	10010011
byte_en	=	0001
Update bit fields             9234220
data is 10010011
TESTBENCH: DIFF_COUNTER =           0             9234220
MODE1 FILL: XMIT_FIFO_COUNT	=	         15
INFO  @ 9235458ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn InActive for XMIT_FIFO count =          15, indicating FIFO FULL
Wait for character transmission             9235458
SUCCESS: tx_Start bit detected after 8 cycles9257138
INFO  @ 9257138ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 9621362ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 9725426ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 9751442ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 11001000
data_length =           6
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 9751442ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 9751442ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	11001000
INFO  @ 9751442ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	200
INFO  @ 9751442ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	11001000
INFO  @ 9751442ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	200
INFO  @ 9751442ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission             9754694
MODE1: XMIT_FIFO_COUNT	=	         14
Wait for character transmission             9754694
SUCCESS: tx_Start bit detected after 8 cycles9777458
INFO  @ 9777458ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 10141682ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 10245746ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 10271762ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 11010100
data_length =           6
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 10271762ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 10271762ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	11010100
INFO  @ 10271762ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	212
INFO  @ 10271762ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	11010100
INFO  @ 10271762ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	212
INFO  @ 10271762ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            10275014
MODE1: XMIT_FIFO_COUNT	=	         13
Wait for character transmission            10275014
SUCCESS: tx_Start bit detected after 8 cycles10297778
INFO  @ 10297778ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 10662002ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 10766066ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 10792082ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 00110100
data_length =           6
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 10792082ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 10792082ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	00110100
INFO  @ 10792082ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 52
INFO  @ 10792082ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	00110100
INFO  @ 10792082ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 52
INFO  @ 10792082ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            10795334
MODE1: XMIT_FIFO_COUNT	=	         12
Wait for character transmission            10795334
SUCCESS: tx_Start bit detected after 8 cycles10818098
INFO  @ 10818098ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 11182322ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 11286386ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 11312402ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 01100000
data_length =           6
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 11312402ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 11312402ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	01100000
INFO  @ 11312402ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 96
INFO  @ 11312402ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	01100000
INFO  @ 11312402ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 96
INFO  @ 11312402ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            11315654
MODE1: XMIT_FIFO_COUNT	=	         11
Wait for character transmission            11315654
SUCCESS: tx_Start bit detected after 8 cycles11338418
INFO  @ 11338418ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 11702642ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 11806706ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 11832722ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 10011000
data_length =           6
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 11832722ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 11832722ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	10011000
INFO  @ 11832722ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	152
INFO  @ 11832722ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	10011000
INFO  @ 11832722ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	152
INFO  @ 11832722ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            11835974
MODE1: XMIT_FIFO_COUNT	=	         10
Wait for character transmission            11835974
SUCCESS: tx_Start bit detected after 8 cycles11858738
INFO  @ 11858738ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 12222962ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 12327026ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 12353042ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 00001000
data_length =           6
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 12353042ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 12353042ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	00001000
INFO  @ 12353042ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	  8
INFO  @ 12353042ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	00001000
INFO  @ 12353042ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	  8
INFO  @ 12353042ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            12356294
MODE1: XMIT_FIFO_COUNT	=	          9
Wait for character transmission            12356294
SUCCESS: tx_Start bit detected after 8 cycles12379058
INFO  @ 12379058ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 12743282ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 12847346ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 12873362ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 01001000
data_length =           6
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 12873362ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 12873362ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	01001000
INFO  @ 12873362ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 72
INFO  @ 12873362ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	01001000
INFO  @ 12873362ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 72
INFO  @ 12873362ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            12876614
MODE1: XMIT_FIFO_COUNT	=	          8
Wait for character transmission            12876614
SUCCESS: tx_Start bit detected after 8 cycles12899378
INFO  @ 12899378ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 13263602ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 13367666ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 13393682ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 01110100
data_length =           6
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 13393682ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 13393682ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	01110100
INFO  @ 13393682ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	116
INFO  @ 13393682ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	01110100
INFO  @ 13393682ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	116
INFO  @ 13393682ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            13396934
MODE1: XMIT_FIFO_COUNT	=	          7
Wait for character transmission            13396934
SUCCESS: tx_Start bit detected after 8 cycles13419698
INFO  @ 13419698ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 13783922ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 13887986ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 13914002ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 11101100
data_length =           6
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 13914002ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 13914002ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	11101100
INFO  @ 13914002ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	236
INFO  @ 13914002ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	11101100
INFO  @ 13914002ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	236
INFO  @ 13914002ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            13917254
MODE1: XMIT_FIFO_COUNT	=	          6
Wait for character transmission            13917254
SUCCESS: tx_Start bit detected after 8 cycles13940018
INFO  @ 13940018ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 14304242ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 14408306ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 14434322ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 11001000
data_length =           6
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 14434322ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 14434322ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	11001000
INFO  @ 14434322ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	200
INFO  @ 14434322ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	11001000
INFO  @ 14434322ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	200
INFO  @ 14434322ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            14437574
MODE1: XMIT_FIFO_COUNT	=	          5
Wait for character transmission            14437574
SUCCESS: tx_Start bit detected after 8 cycles14460338
INFO  @ 14460338ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 14824562ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 14928626ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 14954642ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 00011000
data_length =           6
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 14954642ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 14954642ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	00011000
INFO  @ 14954642ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 24
INFO  @ 14954642ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	00011000
INFO  @ 14954642ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 24
INFO  @ 14954642ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            14957894
MODE1: XMIT_FIFO_COUNT	=	          4
Wait for character transmission            14957894
SUCCESS: tx_Start bit detected after 8 cycles14980658
INFO  @ 14980658ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 15344882ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 15448946ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 15474962ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 10010000
data_length =           6
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 15474962ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 15474962ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	10010000
INFO  @ 15474962ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	144
INFO  @ 15474962ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	10010000
INFO  @ 15474962ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	144
INFO  @ 15474962ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            15478214
MODE1: XMIT_FIFO_COUNT	=	          3
Wait for character transmission            15478214
SUCCESS: tx_Start bit detected after 8 cycles15500978
INFO  @ 15500978ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 15865202ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 15969266ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 15995282ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 10111000
data_length =           6
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 15995282ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 15995282ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	10111000
INFO  @ 15995282ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	184
INFO  @ 15995282ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	10111000
INFO  @ 15995282ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	184
INFO  @ 15995282ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            15998534
MODE1: XMIT_FIFO_COUNT	=	          2
Wait for character transmission            15998534
SUCCESS: tx_Start bit detected after 8 cycles16021298
INFO  @ 16021298ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 16385522ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 16489586ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 16515602ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 01111100
data_length =           6
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 16515602ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 16515602ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	01111100
INFO  @ 16515602ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	124
INFO  @ 16515602ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	01111100
INFO  @ 16515602ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	124
INFO  @ 16515602ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            16518854
MODE1: XMIT_FIFO_COUNT	=	          1
Wait for character transmission            16518854
SUCCESS: tx_Start bit detected after 8 cycles16541618
INFO  @ 16541618ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 16905842ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 17009906ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 17035922ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 01001000
data_length =           6
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 17035922ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 17035922ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	01001000
INFO  @ 17035922ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 72
INFO  @ 17035922ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	01001000
INFO  @ 17035922ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 72
INFO  @ 17035922ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            17039174
MODE1: XMIT_FIFO_COUNT	=	          0
Wait for character transmission            17039174
SUCCESS: tx_Start bit detected after 8 cycles17061938
INFO  @ 17061938ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 17426162ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 17530226ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 17556242ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 11011000
data_length =           6
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 17556242ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 17556242ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	11011000
INFO  @ 17556242ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	216
INFO  @ 17556242ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	11011000
INFO  @ 17556242ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	216
INFO  @ 17556242ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
LSR_REG_VAL = 00100000            17556784
LSR_REG_TEMP = 00100000            17556784
Release for character transmission            17559494
MODE1: XMIT_FIFO_COUNT	=	         -1
INFO  @ 17560578ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS: MODE1: TXRDYn Active since TXFIFO CLEARED by TRANSMISSION
random_object_id=         13            17561662
INFO  @ 17561662ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=         13
QUEUE_SIZE =          18            17561662
1. APB_CLOCK            17561662
2. APB_CLOCK            17561720
3: Inside UART_TEST            17561720
random_object_id=          1            17562746
INFO  @ 17562746ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          1
QUEUE_SIZE =          19            17562746
UART_FRAME_TRANSMIT ->             17562746
LCR_REG_VAL = 00000000            17562820
LCR_REG_TEMP = 00000000            17562820
LSR_REG_VAL = 01100000            17562820
LSR_REG_TEMP = 01100000            17562820
FCR_REG_VAL = 00000001            17562820
FCR_REG_TEMP = 00000001            17562820
MSR_REG_VAL = 00000000            17562820
MSR_REG_TEMP = 00000000            17562820
DLL_REG_VAL = 00000000            17562820
DLL_REG_TEMP = 00000000            17562820
DLL, DLM has changed            17562820
ERROR: UART_FRAME_TRANSMIT: TXRDYn InACTIVE after Reset -> 17563020
GEN_COUNTER =         224            17563020
Data = 10000000            17563020
Mask = 00011111            17563020
config Data = 11010111            17563020
config Data = 10010111            17563020
BAUD_VALUE =       19200
GEN_COUNTER =         225            17563020
Data = 00000110            17563020
Mask = 00000000            17563020
config Data = 10000011            17563020
config Data = 00000110            17563020
GEN_COUNTER =         226            17563020
Data = 00000000            17563020
Mask = 00000000            17563020
config Data = 11101101            17563020
config Data = 00000000            17563020
GEN_COUNTER =         227            17563020
Data = 00011111            17563020
Mask = 00011111            17563020
config Data = 10001111            17563020
config Data = 00001111            17563020
GEN_COUNTER =         228            17563020
Data = 00011100            17563020
Mask = 00000011            17563020
config Data = 01100001            17563020
config Data = 00011101            17563020
GEN_COUNTER =         229            17563020
Data = 00000000            17563020
Mask = 11111111            17563020
config Data = 01010001            17563020
config Data = 01010001            17563020
GEN_COUNTER =         230            17563020
Data = 00000000            17563020
Mask = 11111111            17563020
config Data = 00011010            17563020
config Data = 00011010            17563020
GEN_COUNTER =         231            17563020
Data = 00000000            17563020
Mask = 11111111            17563020
config Data = 01110001            17563020
config Data = 01110001            17563020
GEN_COUNTER =         232            17563020
Data = 00000000            17563020
Mask = 11111111            17563020
config Data = 00110100            17563020
config Data = 00110100            17563020
GEN_COUNTER =         233            17563020
Data = 00000000            17563020
Mask = 11111111            17563020
config Data = 01000100            17563020
config Data = 01000100            17563020
GEN_COUNTER =         234            17563020
Data = 00000000            17563020
Mask = 11111111            17563020
config Data = 11110111            17563020
config Data = 11110111            17563020
GEN_COUNTER =         235            17563020
Data = 00000000            17563020
Mask = 11111111            17563020
config Data = 10110011            17563020
config Data = 10110011            17563020
GEN_COUNTER =         236            17563020
Data = 00000000            17563020
Mask = 11111111            17563020
config Data = 00110100            17563020
config Data = 00110100            17563020
GEN_COUNTER =         237            17563020
Data = 00000000            17563020
Mask = 11111111            17563020
config Data = 11000010            17563020
config Data = 11000010            17563020
GEN_COUNTER =         238            17563020
Data = 00000000            17563020
Mask = 11111111            17563020
config Data = 00000100            17563020
config Data = 00000100            17563020
GEN_COUNTER =         239            17563020
Data = 00000000            17563020
Mask = 11111111            17563020
config Data = 11111010            17563020
config Data = 11111010            17563020
GEN_COUNTER =         240            17563020
Data = 00000000            17563020
Mask = 11111111            17563020
config Data = 11110100            17563020
config Data = 11110100            17563020
GEN_COUNTER =         241            17563020
Data = 00000000            17563020
Mask = 11111111            17563020
config Data = 01111011            17563020
config Data = 01111011            17563020
GEN_COUNTER =         242            17563020
Data = 00000000            17563020
Mask = 11111111            17563020
config Data = 00010101            17563020
config Data = 00010101            17563020
GEN_COUNTER =         243            17563020
Data = 00000000            17563020
Mask = 11111111            17563020
config Data = 11001101            17563020
config Data = 11001101            17563020
GEN_COUNTER =         244            17563020
Data = 00000000            17563020
Mask = 11111111            17563020
config Data = 00100101            17563020
config Data = 00100101            17563020
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
TESTBENCH: DIFF_COUNTER =          21            17563020
MSR_REG_VAL = 11111011            17563020
MSR_REG_TEMP = 11111011            17563020




~~~~~~~~~~~~~~ DIFF COUNTER =          21~~~~~~~~~~~~~~~~

Driver counter =         223            17563170
SUCCESS APB: APB first cycle             17563221
SUCCESS APB: APB second cycle             17563321




~~~~~~~~~~~~~~ DIFF COUNTER =          21~~~~~~~~~~~~~~~~

Updating Regmap at             17563420
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10010111
DLAB = 0
addr_offst = 00            17563420
write_reg: wr_data	=	10010111
byte_en	=	0001
Update bit fields            17563420
TESTBENCH: DIFF_COUNTER =          20            17563420
LCR_REG_VAL = 10010111            17563420
LCR_REG_TEMP = 10010111            17563420
Driver counter =         224            17563470
SUCCESS APB: APB first cycle             17563521
SUCCESS APB: APB second cycle             17563621




~~~~~~~~~~~~~~ DIFF COUNTER =          20~~~~~~~~~~~~~~~~

Updating Regmap at             17563720
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00000110
DLAB = 1
addr_offst = 00            17563720
write_reg: wr_data	=	00000110
byte_en	=	0001
Update bit fields            17563720
TESTBENCH: DIFF_COUNTER =          19            17563720
DLL_REG_VAL = 00000110            17563720
DLL_REG_TEMP = 00000110            17563720
DLL, DLM has changed            17563720
Driver counter =         225            17563770
SUCCESS APB: APB first cycle             17563821
SUCCESS APB: APB second cycle             17563921




~~~~~~~~~~~~~~ DIFF COUNTER =          19~~~~~~~~~~~~~~~~

Updating Regmap at             17564020
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            17564020
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            17564020
TESTBENCH: DIFF_COUNTER =          18            17564020
Driver counter =         226            17564070
SUCCESS APB: APB first cycle             17564121
SUCCESS APB: APB second cycle             17564221




~~~~~~~~~~~~~~ DIFF COUNTER =          18~~~~~~~~~~~~~~~~

Updating Regmap at             17564320
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00001111
DLAB = 1
addr_offst = 00            17564320
write_reg: wr_data	=	00001111
byte_en	=	0001
Update bit fields            17564320
TESTBENCH: DIFF_COUNTER =          17            17564320
LCR_REG_VAL = 00001111            17564320
LCR_REG_TEMP = 00001111            17564320
Driver counter =         227            17564370
SUCCESS APB: APB first cycle             17564421
SUCCESS APB: APB second cycle             17564521




~~~~~~~~~~~~~~ DIFF COUNTER =          17~~~~~~~~~~~~~~~~

Updating Regmap at             17564620
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011101
DLAB = 0
addr_offst = 00            17564620
write_reg: wr_data	=	00011101
byte_en	=	0001
Update bit fields            17564620
TESTBENCH: DIFF_COUNTER =          16            17564620
LCR_REG_VAL = 00011101            17564620
LCR_REG_TEMP = 00011101            17564620
Driver counter =         228            17564670
SUCCESS APB: APB first cycle             17564721
SUCCESS APB: APB second cycle             17564821




~~~~~~~~~~~~~~ DIFF COUNTER =          16~~~~~~~~~~~~~~~~

Updating Regmap at             17564920
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01010001
DLAB = 0
addr_offst = 00            17564920
write_reg: wr_data	=	01010001
byte_en	=	0001
Update bit fields            17564920
data is 01010001
TESTBENCH: DIFF_COUNTER =          15            17564920
LSR_REG_VAL = 00000000            17564920
LSR_REG_TEMP = 00000000            17564920
Driver counter =         229            17564970
SUCCESS APB: APB first cycle             17565021
SUCCESS APB: APB second cycle             17565121




~~~~~~~~~~~~~~ DIFF COUNTER =          15~~~~~~~~~~~~~~~~

Updating Regmap at             17565220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00011010
DLAB = 0
addr_offst = 00            17565220
write_reg: wr_data	=	00011010
byte_en	=	0001
Update bit fields            17565220
data is 00011010
TESTBENCH: DIFF_COUNTER =          14            17565220
Driver counter =         230            17565270
SUCCESS APB: APB first cycle             17565321
SUCCESS APB: APB second cycle             17565421




~~~~~~~~~~~~~~ DIFF COUNTER =          14~~~~~~~~~~~~~~~~

Updating Regmap at             17565520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01110001
DLAB = 0
addr_offst = 00            17565520
write_reg: wr_data	=	01110001
byte_en	=	0001
Update bit fields            17565520
data is 01110001
TESTBENCH: DIFF_COUNTER =          13            17565520
Driver counter =         231            17565570
SUCCESS APB: APB first cycle             17565621
SUCCESS APB: APB second cycle             17565721




~~~~~~~~~~~~~~ DIFF COUNTER =          13~~~~~~~~~~~~~~~~

Updating Regmap at             17565820
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00110100
DLAB = 0
addr_offst = 00            17565820
write_reg: wr_data	=	00110100
byte_en	=	0001
Update bit fields            17565820
data is 00110100
TESTBENCH: DIFF_COUNTER =          12            17565820
Driver counter =         232            17565870
SUCCESS APB: APB first cycle             17565921
SUCCESS APB: APB second cycle             17566021




~~~~~~~~~~~~~~ DIFF COUNTER =          12~~~~~~~~~~~~~~~~

Updating Regmap at             17566120
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01000100
DLAB = 0
addr_offst = 00            17566120
write_reg: wr_data	=	01000100
byte_en	=	0001
Update bit fields            17566120
data is 01000100
TESTBENCH: DIFF_COUNTER =          11            17566120
Driver counter =         233            17566170
SUCCESS APB: APB first cycle             17566221
SUCCESS APB: APB second cycle             17566321




~~~~~~~~~~~~~~ DIFF COUNTER =          11~~~~~~~~~~~~~~~~

Updating Regmap at             17566420
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11110111
DLAB = 0
addr_offst = 00            17566420
write_reg: wr_data	=	11110111
byte_en	=	0001
Update bit fields            17566420
data is 11110111
TESTBENCH: DIFF_COUNTER =          10            17566420
Driver counter =         234            17566470
SUCCESS APB: APB first cycle             17566521
SUCCESS APB: APB second cycle             17566621




~~~~~~~~~~~~~~ DIFF COUNTER =          10~~~~~~~~~~~~~~~~

Updating Regmap at             17566720
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10110011
DLAB = 0
addr_offst = 00            17566720
write_reg: wr_data	=	10110011
byte_en	=	0001
Update bit fields            17566720
data is 10110011
TESTBENCH: DIFF_COUNTER =           9            17566720
Driver counter =         235            17566770
SUCCESS APB: APB first cycle             17566821
SUCCESS APB: APB second cycle             17566921




~~~~~~~~~~~~~~ DIFF COUNTER =           9~~~~~~~~~~~~~~~~

Updating Regmap at             17567020
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00110100
DLAB = 0
addr_offst = 00            17567020
write_reg: wr_data	=	00110100
byte_en	=	0001
Update bit fields            17567020
data is 00110100
TESTBENCH: DIFF_COUNTER =           8            17567020
Driver counter =         236            17567070
SUCCESS APB: APB first cycle             17567121
SUCCESS APB: APB second cycle             17567221




~~~~~~~~~~~~~~ DIFF COUNTER =           8~~~~~~~~~~~~~~~~

Updating Regmap at             17567320
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11000010
DLAB = 0
addr_offst = 00            17567320
write_reg: wr_data	=	11000010
byte_en	=	0001
Update bit fields            17567320
data is 11000010
TESTBENCH: DIFF_COUNTER =           7            17567320
Driver counter =         237            17567370
SUCCESS APB: APB first cycle             17567421
SUCCESS APB: APB second cycle             17567521




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Updating Regmap at             17567620
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00000100
DLAB = 0
addr_offst = 00            17567620
write_reg: wr_data	=	00000100
byte_en	=	0001
Update bit fields            17567620
data is 00000100
TESTBENCH: DIFF_COUNTER =           6            17567620
Driver counter =         238            17567670
SUCCESS APB: APB first cycle             17567721
SUCCESS APB: APB second cycle             17567821




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at             17567920
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11111010
DLAB = 0
addr_offst = 00            17567920
write_reg: wr_data	=	11111010
byte_en	=	0001
Update bit fields            17567920
data is 11111010
TESTBENCH: DIFF_COUNTER =           5            17567920
Driver counter =         239            17567970
SUCCESS APB: APB first cycle             17568021
SUCCESS APB: APB second cycle             17568121




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             17568220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11110100
DLAB = 0
addr_offst = 00            17568220
write_reg: wr_data	=	11110100
byte_en	=	0001
Update bit fields            17568220
data is 11110100
TESTBENCH: DIFF_COUNTER =           4            17568220
Driver counter =         240            17568270
SUCCESS APB: APB first cycle             17568321
SUCCESS APB: APB second cycle             17568421




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             17568520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01111011
DLAB = 0
addr_offst = 00            17568520
write_reg: wr_data	=	01111011
byte_en	=	0001
Update bit fields            17568520
data is 01111011
TESTBENCH: DIFF_COUNTER =           3            17568520
Driver counter =         241            17568570
SUCCESS APB: APB first cycle             17568621
SUCCESS APB: APB second cycle             17568721




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             17568820
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00010101
DLAB = 0
addr_offst = 00            17568820
write_reg: wr_data	=	00010101
byte_en	=	0001
Update bit fields            17568820
data is 00010101
TESTBENCH: DIFF_COUNTER =           2            17568820
Driver counter =         242            17568870
SUCCESS APB: APB first cycle             17568921
SUCCESS APB: APB second cycle             17569021




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             17569120
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11001101
DLAB = 0
addr_offst = 00            17569120
write_reg: wr_data	=	11001101
byte_en	=	0001
Update bit fields            17569120
data is 11001101
TESTBENCH: DIFF_COUNTER =           1            17569120
Driver counter =         243            17569170
SUCCESS APB: APB first cycle             17569221
SUCCESS APB: APB second cycle             17569321
Updating Regmap at             17569420
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00100101
DLAB = 0
addr_offst = 00            17569420
write_reg: wr_data	=	00100101
byte_en	=	0001
Update bit fields            17569420
data is 00100101
TESTBENCH: DIFF_COUNTER =           0            17569420
random_object_id=          9            17569420
INFO  @ 17569420ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          9
QUEUE_SIZE =          20            17569420
LCR_REG_VAL = 00000000            17569520
LCR_REG_TEMP = 00000000            17569520
LSR_REG_VAL = 01100000            17569520
LSR_REG_TEMP = 01100000            17569520
MSR_REG_VAL = 00000000            17569520
MSR_REG_TEMP = 00000000            17569520
DLL_REG_VAL = 00000000            17569520
DLL_REG_TEMP = 00000000            17569520
DLL, DLM has changed            17569520
GEN_COUNTER =         245            17569620
Data = 10000000            17569620
Mask = 00011111            17569620
config Data = 01101000            17569620
config Data = 10001000            17569620
BAUD_VALUE =       19200
GEN_COUNTER =         246            17569620
Data = 00000110            17569620
Mask = 00000000            17569620
config Data = 10100110            17569620
config Data = 00000110            17569620
GEN_COUNTER =         247            17569620
Data = 00000000            17569620
Mask = 00000000            17569620
config Data = 10111011            17569620
config Data = 00000000            17569620
GEN_COUNTER =         248            17569620
Data = 00011111            17569620
Mask = 00011111            17569620
config Data = 00100100            17569620
config Data = 00000100            17569620
GEN_COUNTER =         249            17569620
Data = 00011111            17569620
Mask = 00011111            17569620
config Data = 11011011            17569620
config Data = 00011011            17569620
GEN_COUNTER =         250            17569620
Data = 11111101            17569620
Mask = 11111101            17569620
config Data = 11001001            17569620
config Data = 11001001            17569620
GEN_COUNTER =         251            17569620
Data = 00000100            17569620
Mask = 00000000            17569620
config Data = 01101010            17569620
config Data = 00000100            17569620
TESTBENCH: DIFF_COUNTER =           7            17569620
FRAME_COUNT =           1            17569620
PAR_VAL = 1            17569620
CHARACTER FRAME TIME =           7            17569620
CHARACTER LENGTH = 00            17569620




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
MSR_REG_VAL = 11111011            17569720
MSR_REG_TEMP = 11111011            17569720
Driver counter =         244            17569770
SUCCESS APB: APB first cycle             17569821
SUCCESS APB: APB second cycle             17569921




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Updating Regmap at             17570020
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10001000
DLAB = 0
addr_offst = 00            17570020
write_reg: wr_data	=	10001000
byte_en	=	0001
Update bit fields            17570020
TESTBENCH: DIFF_COUNTER =           6            17570020
LCR_REG_VAL = 10001000            17570020
LCR_REG_TEMP = 10001000            17570020
Driver counter =         245            17570070
SUCCESS APB: APB first cycle             17570121
SUCCESS APB: APB second cycle             17570221




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at             17570320
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00000110
DLAB = 1
addr_offst = 00            17570320
write_reg: wr_data	=	00000110
byte_en	=	0001
Update bit fields            17570320
TESTBENCH: DIFF_COUNTER =           5            17570320
DLL_REG_VAL = 00000110            17570320
DLL_REG_TEMP = 00000110            17570320
DLL, DLM has changed            17570320
Driver counter =         246            17570370
SUCCESS APB: APB first cycle             17570421
SUCCESS APB: APB second cycle             17570521




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             17570620
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            17570620
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            17570620
TESTBENCH: DIFF_COUNTER =           4            17570620
Driver counter =         247            17570670
SUCCESS APB: APB first cycle             17570721
SUCCESS APB: APB second cycle             17570821




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             17570920
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00000100
DLAB = 1
addr_offst = 00            17570920
write_reg: wr_data	=	00000100
byte_en	=	0001
Update bit fields            17570920
TESTBENCH: DIFF_COUNTER =           3            17570920
LCR_REG_VAL = 00000100            17570920
LCR_REG_TEMP = 00000100            17570920
Driver counter =         248            17570970
SUCCESS APB: APB first cycle             17571021
SUCCESS APB: APB second cycle             17571121




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             17571220
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011011
DLAB = 0
addr_offst = 00            17571220
write_reg: wr_data	=	00011011
byte_en	=	0001
Update bit fields            17571220
TESTBENCH: DIFF_COUNTER =           2            17571220
LCR_REG_VAL = 00011011            17571220
LCR_REG_TEMP = 00011011            17571220
Driver counter =         249            17571270
SUCCESS APB: APB first cycle             17571321
SUCCESS APB: APB second cycle             17571421




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             17571520
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 11001001
DLAB = 0
addr_offst = 00            17571520
write_reg: wr_data	=	11001001
byte_en	=	0001
Update bit fields            17571520
TESTBENCH: DIFF_COUNTER =           1            17571520
FCR_REG_VAL = 11001001            17571520
FCR_REG_TEMP = 11001001            17571520
Driver counter =         250            17571570
SUCCESS APB: APB first cycle             17571621
SUCCESS APB: APB second cycle             17571721
Updating Regmap at             17571820
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000100
DLAB = 0
addr_offst = 00            17571820
write_reg: wr_data	=	00000100
byte_en	=	0001
Update bit fields            17571820
TESTBENCH: DIFF_COUNTER =           0            17571820
IER_REG_VAL = 00000100            17571820
IER_REG_TEMP = 00000100            17571820
***** Starting detection on Receiver side *****17672230
SUCCESS: rx_Start bit detected after 8 cycles17698246
**** Initiate capturing frame bits ***********17698246
FRAME_COUNT =           2            17932390
PAR_VAL = 0            17932390
PAR_FRAME = 0
i =           8            17932390
CHARACTER FRAME TIME =          11            17932390
CHARACTER LENGTH = 11            17932390
RX:SUCCESS: EVEN PARITY             18166534
ERROR: FRAMING ERROR detected            18218566
addr_offst = 00            18218566
write_reg: wr_data	=	10001011
byte_en	=	0001
Update bit fields            18218566
data is 10001011

LSR_REG_VAL = 11101000            18218566
LSR_REG_TEMP = 11101000            18218566
IIR_REG_VAL = 11000110            18218566
IIR_REG_TEMP = 11000110            18218566
COLLECTING IIR COVERAGE            18218566
IIR[3:1] = 011            18218566
LSR_REG_VAL = 11101001            18219108
LSR_REG_TEMP = 11101001            18219108
***** Starting detection on Receiver side *****18348646
SUCCESS: rx_Start bit detected after 8 cycles18374662
**** Initiate capturing frame bits ***********18374662
FRAME_COUNT =           3            18504742
PAR_VAL = 0            18504742
PAR_FRAME = 0
i =           8            18504742
CHARACTER FRAME TIME =          11            18504742
CHARACTER LENGTH = 11            18504742
RX:ERROR: EVEN PARITY ERROR            18842950
LSR_REG_VAL = 11101101            18842950
LSR_REG_TEMP = 11101101            18842950
LSR_DATA = 11101101            18842960
LSR_DATA_INTF = 11101101            18842960
SUCCESS: STOP bit detected            18894982
addr_offst = 00            18894982
write_reg: wr_data	=	00001010
byte_en	=	0001
Update bit fields            18894982
data is 00001010

***** Starting detection on Receiver side *****18920998
SUCCESS: rx_Start bit detected after 8 cycles18947014
**** Initiate capturing frame bits ***********18947014
FRAME_COUNT =           4            19077094
PAR_VAL = 0            19077094
PAR_FRAME = 0
i =           8            19077094
CHARACTER FRAME TIME =          11            19077094
CHARACTER LENGTH = 11            19077094
RX:SUCCESS: EVEN PARITY             19415302
ERROR: FRAMING ERROR detected            19467334
addr_offst = 00            19467334
write_reg: wr_data	=	01110010
byte_en	=	0001
Update bit fields            19467334
data is 01110010

FRAME_COUNT =           5            19649446
PAR_VAL = 1            19649446
PAR_FRAME = 1
i =           8            19649446
CHARACTER FRAME TIME =          11            19649446
CHARACTER LENGTH = 11            19649446
***** Starting detection on Receiver side *****19649446
SUCCESS: rx_Start bit detected after 8 cycles19675462
**** Initiate capturing frame bits ***********19675462
RX:ERROR: EVEN PARITY ERROR            20143750
LSR_DATA = 11101101            20143760
LSR_DATA_INTF = 11101101            20143760
SUCCESS: STOP bit detected            20195782
addr_offst = 00            20195782
write_reg: wr_data	=	10001000
byte_en	=	0001
Update bit fields            20195782
data is 10001000

FRAME_COUNT =           6            20221798
PAR_VAL = 1            20221798
PAR_FRAME = 1
i =           8            20221798
CHARACTER FRAME TIME =          11            20221798
CHARACTER LENGTH = 11            20221798
***** Starting detection on Receiver side *****20221798
SUCCESS: rx_Start bit detected after 8 cycles20247814
**** Initiate capturing frame bits ***********20247814
RX:ERROR: EVEN PARITY ERROR            20716102
LSR_DATA = 11101101            20716112
LSR_DATA_INTF = 11101101            20716112
SUCCESS: STOP bit detected            20768134
addr_offst = 00            20768134
write_reg: wr_data	=	00110000
byte_en	=	0001
Update bit fields            20768134
data is 00110000

FRAME_COUNT =           7            20794150
PAR_VAL = 0            20794150
PAR_FRAME = 0
i =           8            20794150
CHARACTER FRAME TIME =          11            20794150
CHARACTER LENGTH = 11            20794150
***** Starting detection on Receiver side *****20794150
SUCCESS: rx_Start bit detected after 8 cycles20820166
**** Initiate capturing frame bits ***********20820166
RX:ERROR: EVEN PARITY ERROR            21288454
LSR_DATA = 11101101            21288464
LSR_DATA_INTF = 11101101            21288464
SUCCESS: STOP bit detected            21340486
addr_offst = 00            21340486
write_reg: wr_data	=	10001010
byte_en	=	0001
Update bit fields            21340486
data is 10001010

FRAME_COUNT =           8            21366502
PAR_VAL = 1            21366502
PAR_FRAME = 1
i =           8            21366502
CHARACTER FRAME TIME =          11            21366502
CHARACTER LENGTH = 11            21366502
***** Starting detection on Receiver side *****21366502
SUCCESS: rx_Start bit detected after 8 cycles21392518
**** Initiate capturing frame bits ***********21392518
RX:ERROR: EVEN PARITY ERROR            21860806
LSR_DATA = 11101101            21860816
LSR_DATA_INTF = 11101101            21860816
SUCCESS: STOP bit detected            21912838
addr_offst = 00            21912838
write_reg: wr_data	=	11011101
byte_en	=	0001
Update bit fields            21912838
data is 11011101

FRAME_COUNT =           9            21938854
PAR_VAL = 0            21938854
PAR_FRAME = 0
i =           8            21938854
CHARACTER FRAME TIME =          11            21938854
CHARACTER LENGTH = 11            21938854
***** Starting detection on Receiver side *****21938854
SUCCESS: rx_Start bit detected after 8 cycles21964870
**** Initiate capturing frame bits ***********21964870
RX:ERROR: EVEN PARITY ERROR            22433158
LSR_DATA = 11101101            22433168
LSR_DATA_INTF = 11101101            22433168
SUCCESS: STOP bit detected            22485190
addr_offst = 00            22485190
write_reg: wr_data	=	00010110
byte_en	=	0001
Update bit fields            22485190
data is 00010110

FRAME_COUNT =          10            22511206
PAR_VAL = 1            22511206
PAR_FRAME = 1
i =           8            22511206
CHARACTER FRAME TIME =          11            22511206
CHARACTER LENGTH = 11            22511206
***** Starting detection on Receiver side *****22511206
SUCCESS: rx_Start bit detected after 8 cycles22537222
**** Initiate capturing frame bits ***********22537222
RX:ERROR: EVEN PARITY ERROR            23005510
LSR_DATA = 11101101            23005520
LSR_DATA_INTF = 11101101            23005520
SUCCESS: STOP bit detected            23057542
addr_offst = 00            23057542
write_reg: wr_data	=	00010011
byte_en	=	0001
Update bit fields            23057542
data is 00010011

FRAME_COUNT =          11            23083558
PAR_VAL = 1            23083558
PAR_FRAME = 1
i =           8            23083558
CHARACTER FRAME TIME =          11            23083558
CHARACTER LENGTH = 11            23083558
***** Starting detection on Receiver side *****23187622
SUCCESS: rx_Start bit detected after 8 cycles23213638
**** Initiate capturing frame bits ***********23213638
FRAME_COUNT =          12            23655910
PAR_VAL = 0            23655910
PAR_FRAME = 0
i =           8            23655910
CHARACTER FRAME TIME =          11            23655910
CHARACTER LENGTH = 11            23655910
RX:SUCCESS: EVEN PARITY             23681926
ERROR: FRAMING ERROR detected            23733958
addr_offst = 00            23733958
write_reg: wr_data	=	11000011
byte_en	=	0001
Update bit fields            23733958
data is 11000011

***** Starting detection on Receiver side *****23812006
SUCCESS: rx_Start bit detected after 8 cycles23838022
**** Initiate capturing frame bits ***********23838022
FRAME_COUNT =          13            24228262
PAR_VAL = 1            24228262
PAR_FRAME = 1
i =           8            24228262
CHARACTER FRAME TIME =          11            24228262
CHARACTER LENGTH = 11            24228262
RX:SUCCESS: EVEN PARITY            24306310
ERROR: FRAMING ERROR detected            24358342
addr_offst = 00            24358342
write_reg: wr_data	=	01001010
byte_en	=	0001
Update bit fields            24358342
data is 01001010

***** Starting detection on Receiver side *****24488422
SUCCESS: rx_Start bit detected after 8 cycles24514438
**** Initiate capturing frame bits ***********24514438
FRAME_COUNT =          14            24800614
PAR_VAL = 1            24800614
PAR_FRAME = 1
i =           8            24800614
CHARACTER FRAME TIME =          11            24800614
CHARACTER LENGTH = 11            24800614
RX:ERROR: EVEN PARITY ERROR            24982726
LSR_DATA = 11101101            24982736
LSR_DATA_INTF = 11101101            24982736
ERROR: FRAMING ERROR detected            25034758
addr_offst = 00            25034758
write_reg: wr_data	=	01011011
byte_en	=	0001
Update bit fields            25034758
data is 01011011

***** Starting detection on Receiver side *****25112806
SUCCESS: rx_Start bit detected after 8 cycles25138822
**** Initiate capturing frame bits ***********25138822
GEN_COUNTER =         252            25220122
Data = 00011111            25220122
Mask = 00011111            25220122
config Data = 01111110            25220122
config Data = 00011110            25220122
TESTBENCH: DIFF_COUNTER =           1            25220122




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         251            25220270
SUCCESS APB: APB first cycle             25220321
SUCCESS APB: APB second cycle             25220421
Updating Regmap at             25220520
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011110
DLAB = 0
addr_offst = 00            25220520
write_reg: wr_data	=	00011110
byte_en	=	0001
Update bit fields            25220520
TESTBENCH: DIFF_COUNTER =           0            25220520
LCR_REG_VAL = 00011110            25220520
LCR_REG_TEMP = 00011110            25220520
FRAME_COUNT =          15            25372966
PAR_VAL = 1            25372966
PAR_FRAME = 1
i =           7            25372966
CHARACTER FRAME TIME =          11            25372966
CHARACTER LENGTH = 10            25372966
RX:ERROR: EVEN PARITY ERROR            25607110
LSR_DATA = 11101101            25607120
LSR_DATA_INTF = 11101101            25607120
SUCCESS: STOP bit detected            25659142
addr_offst = 00            25659142
write_reg: wr_data	=	10101011
byte_en	=	0001
Update bit fields            25659142
data is 10101011

***** Starting detection on Receiver side *****25711174
SUCCESS: rx_Start bit detected after 8 cycles25737190
**** Initiate capturing frame bits ***********25737190
fifo top :         12
addr_offst = 00            25795726
write_reg: wr_data	=	10001011
byte_en	=	0001
Update bit fields            25795726
data is 10001011
GEN_COUNTER =         253            25795726
TESTBENCH: DIFF_COUNTER =           1            25795726




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         252            25795870
SUCCESS APB: APB first cycle             25795921
SUCCESS APB: APB second cycle             25796021
ERROR FROM MONITOR	:	RCVR REGISTER MATCH
EXPECTED DATA = 00001010            25796120
ACTUAL DATA = 10001011            25796120
TESTBENCH: DIFF_COUNTER =           0            25796121
uart_data : 10001011  vs BFM_data: 10001011            25796121
FRAME_COUNT =          16            25945318
PAR_VAL = 0            25945318
PAR_FRAME = 0
i =           7            25945318
CHARACTER FRAME TIME =          11            25945318
CHARACTER LENGTH = 10            25945318
RX:SUCCESS: EVEN PARITY            26153446
SUCCESS: STOP bit detected            26257510
addr_offst = 00            26257510
write_reg: wr_data	=	01001010
byte_en	=	0001
Update bit fields            26257510
data is 01001010

***** Starting detection on Receiver side *****26264014
SUCCESS: rx_Start bit detected after 8 cycles26290030
**** Initiate capturing frame bits ***********26290030
fifo top :         12
addr_offst = 00            26371330
write_reg: wr_data	=	01110010
byte_en	=	0001
Update bit fields            26371330
data is 01110010
GEN_COUNTER =         254            26371330
TESTBENCH: DIFF_COUNTER =           1            26371330




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         253            26371470
SUCCESS APB: APB first cycle             26371521
SUCCESS APB: APB second cycle             26371621
ERROR FROM MONITOR	:	RCVR REGISTER MATCH
EXPECTED DATA = 10001000            26371720
ACTUAL DATA = 00001010            26371720
TESTBENCH: DIFF_COUNTER =           0            26371721
uart_data : 00001010  vs BFM_data: 01110010            26371721
-----------------------------------------------------------------
Dut Error @ 26371721ns : $unit_0x68a90024.uart_error_injection_tc.start	:
ERROR: UART is NOT sampling data at the 8th B_CLK
-----------------------------------------------------------------

random_object_id=          4            26372414
INFO  @ 26372414ns : $unit_0x68a90024.uart_test.new	:	TEST COUNT EXCEEDED MAX TEST SIZE
INFO  @ 26372414ns : $unit_0x68a90024.uart_test.new	:	MAX_TEST_COUNT =          20 
INFO  @ 26372414ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          4
QUEUE_SIZE =          21            26372414
INFO  @ 26372414ns : $unit_0x68a90024.Root_Test_Admin.trigger	:	CLEARING QUEUE
CLEARING QUEUE            26372414
random_object_id=          0            26372414
INFO  @ 26372414ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          0
QUEUE_SIZE =           1            26372414
LCR_REG_VAL = 00000000            26372420
LCR_REG_TEMP = 00000000            26372420
LSR_REG_VAL = 01100000            26372420
LSR_REG_TEMP = 01100000            26372420
FCR_REG_VAL = 00000001            26372420
FCR_REG_TEMP = 00000001            26372420
IIR_REG_VAL = 11000001            26372420
IIR_REG_TEMP = 11000001            26372420
COLLECTING IIR COVERAGE            26372420
IIR[3:1] = 000            26372420
IER_REG_VAL = 00000000            26372420
IER_REG_TEMP = 00000000            26372420
MSR_REG_VAL = 00000000            26372420
MSR_REG_TEMP = 00000000            26372420
DLL_REG_VAL = 00000000            26372420
DLL_REG_TEMP = 00000000            26372420
DLL, DLM has changed            26372420
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
MSR_REG_VAL = 11111011            26372620
MSR_REG_TEMP = 11111011            26372620
random_object_id=          2            26373646
INFO  @ 26373646ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          2
QUEUE_SIZE =           2            26373646
MSR_REG_VAL = 00000000            26373720
MSR_REG_TEMP = 00000000            26373720
GEN_COUNTER =         255            26373820
Data = 10000000            26373820
Mask = 00011111            26373820
config Data = 00110011            26373820
config Data = 10010011            26373820
BAUD_VALUE =       19200
GEN_COUNTER =         256            26373820
Data = 00001010            26373820
Mask = 00000000            26373820
config Data = 01111001            26373820
config Data = 00001010            26373820
GEN_COUNTER =         257            26373820
Data = 00000000            26373820
Mask = 00000000            26373820
config Data = 01101000            26373820
config Data = 00000000            26373820
GEN_COUNTER =         258            26373820
Data = 00011111            26373820
Mask = 00011111            26373820
config Data = 00001101            26373820
config Data = 00001101            26373820
TESTBENCH: DIFF_COUNTER =           4            26373820




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

GEN_COUNTER =         259            26373920
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
TESTBENCH: DIFF_COUNTER =           5            26373920
MSR_REG_VAL = 11111011            26373920
MSR_REG_TEMP = 11111011            26373920
Driver counter =         254            26373970
SUCCESS APB: APB first cycle             26374021
SUCCESS APB: APB second cycle             26374121




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             26374220
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10010011
DLAB = 0
addr_offst = 00            26374220
write_reg: wr_data	=	10010011
byte_en	=	0001
Update bit fields            26374220
TESTBENCH: DIFF_COUNTER =           4            26374220
LCR_REG_VAL = 10010011            26374220
LCR_REG_TEMP = 10010011            26374220
Driver counter =         255            26374270
SUCCESS APB: APB first cycle             26374321
SUCCESS APB: APB second cycle             26374421




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             26374520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00001010
DLAB = 1
addr_offst = 00            26374520
write_reg: wr_data	=	00001010
byte_en	=	0001
Update bit fields            26374520
TESTBENCH: DIFF_COUNTER =           3            26374520
DLL_REG_VAL = 00001010            26374520
DLL_REG_TEMP = 00001010            26374520
DLL, DLM has changed            26374520
Driver counter =         256            26374570
SUCCESS APB: APB first cycle             26374621
SUCCESS APB: APB second cycle             26374721




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             26374820
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            26374820
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            26374820
TESTBENCH: DIFF_COUNTER =           2            26374820
Driver counter =         257            26374870
SUCCESS APB: APB first cycle             26374921
SUCCESS APB: APB second cycle             26375021




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             26375120
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00001101
DLAB = 1
addr_offst = 00            26375120
write_reg: wr_data	=	00001101
byte_en	=	0001
Update bit fields            26375120
TESTBENCH: DIFF_COUNTER =           1            26375120
LCR_REG_VAL = 00001101            26375120
LCR_REG_TEMP = 00001101            26375120
Driver counter =         258            26375170
SUCCESS APB: APB first cycle             26375221
SUCCESS APB: APB second cycle             26375321
READ: reg_val = 193            26375420
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000001            26375420
ACTUAL DATA = 11000001            26375420
TESTBENCH: DIFF_COUNTER =           0            26375421
I am here
GEN_COUNTER =         260            26375421
Data = 00011111            26375421
Mask = 00011111            26375421
config Data = 01011001            26375421
config Data = 00011001            26375421
GEN_COUNTER =         261            26375421
Data = 00000010            26375421
Mask = 11111000            26375421
config Data = 10011110            26375421
config Data = 10011010            26375421
GEN_COUNTER =         262            26375421
Data = 11111011            26375421
Mask = 11111011            26375421
config Data = 11101000            26375421
config Data = 11101000            26375421
GEN_COUNTER =         263            26375421
Data = 00011111            26375421
Mask = 11100000            26375421
config Data = 11011111            26375421
config Data = 11011111            26375421
TESTBENCH: DIFF_COUNTER =           4            26375421




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Driver counter =         259            26375570
SUCCESS APB: APB first cycle             26375621
SUCCESS APB: APB second cycle             26375721




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             26375820
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011001
DLAB = 0
addr_offst = 00            26375820
write_reg: wr_data	=	00011001
byte_en	=	0001
Update bit fields            26375820
TESTBENCH: DIFF_COUNTER =           3            26375820
LCR_REG_VAL = 00011001            26375820
LCR_REG_TEMP = 00011001            26375820
Driver counter =         260            26375870
SUCCESS APB: APB first cycle             26375921
SUCCESS APB: APB second cycle             26376021




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             26376120
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 10011010
DLAB = 0
addr_offst = 00            26376120
write_reg: wr_data	=	10011010
byte_en	=	0001
Update bit fields            26376120
TESTBENCH: DIFF_COUNTER =           2            26376120
IER_REG_VAL = 00001010            26376120
IER_REG_TEMP = 00001010            26376120
IIR_REG_VAL = 11000010            26376120
IIR_REG_TEMP = 11000010            26376120
COLLECTING IIR COVERAGE            26376120
IIR[3:1] = 001            26376120
Driver counter =         261            26376170
SUCCESS APB: APB first cycle             26376221
SUCCESS APB: APB second cycle             26376321




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             26376420
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 11101000
DLAB = 0
addr_offst = 00            26376420
write_reg: wr_data	=	11101000
byte_en	=	0001
Update bit fields            26376420
TESTBENCH: DIFF_COUNTER =           1            26376420
FCR_REG_VAL = 11001001            26376420
FCR_REG_TEMP = 11001001            26376420
Driver counter =         262            26376470
SUCCESS APB: APB first cycle             26376521
SUCCESS APB: APB second cycle             26376621
Updating Regmap at             26376720
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11011111
DLAB = 0
addr_offst = 00            26376720
write_reg: wr_data	=	11011111
byte_en	=	0001
Update bit fields            26376720
data is 11011111
TESTBENCH: DIFF_COUNTER =           0            26376720
LSR_REG_VAL = 00000000            26376720
LSR_REG_TEMP = 00000000            26376720
IIR_REG_VAL = 11000000            26376720
IIR_REG_TEMP = 11000000            26376720
COLLECTING IIR COVERAGE            26376720
IIR[3:1] = 000            26376720
INFO  @ 26381796ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
LSR_REG_VAL = 00100000            26382122
LSR_REG_TEMP = 00100000            26382122
IIR_REG_VAL = 11000010            26382122
IIR_REG_TEMP = 11000010            26382122
COLLECTING IIR COVERAGE            26382122
IIR[3:1] = 001            26382122
SUCCESS: tx_Start bit detected after 8 cycles26407876
INFO  @ 26407876ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
FRAME_COUNT =          17            26518716
PAR_VAL = 0            26518716
PAR_FRAME = 0
i =           6            26518716
CHARACTER FRAME TIME =           9            26518716
CHARACTER LENGTH = 01            26518716
RX:SUCCESS: EVEN PARITY             26707796
INFO  @ 26772996ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: EVEN PARITY 
ERROR: FRAMING ERROR detected            26812116
addr_offst = 00            26812116
write_reg: wr_data	=	10011010
byte_en	=	0001
Update bit fields            26812116
data is 10011010

LSR_REG_VAL = 10101000            26812116
LSR_REG_TEMP = 10101000            26812116
LSR_REG_VAL = 10101001            26812442
LSR_REG_TEMP = 10101001            26812442
INFO  @ 26877316ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
GEN_COUNTER =         264            26896886
TESTBENCH: DIFF_COUNTER =           1            26896886




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         263            26896970
SUCCESS APB: APB first cycle             26897021
SUCCESS APB: APB second cycle             26897121
READ: reg_val = 194            26897220
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000010            26897220
ACTUAL DATA = 11000010            26897220
TESTBENCH: DIFF_COUNTER =           0            26897221
SUCCESS: THRE successfully detected in IIR            26897221
SUCCESS: THRE interrupt observed at the IRQ pin            26897221
GEN_COUNTER =         265            26897221
TESTBENCH: DIFF_COUNTER =           1            26897221




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         264            26897370
SUCCESS APB: APB first cycle             26897421
SUCCESS APB: APB second cycle             26897521
READ: reg_val = 194            26897620
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000010            26897620
ACTUAL DATA = 11000010            26897620
TESTBENCH: DIFF_COUNTER =           0            26897621
GEN_COUNTER =         266            26897621
Data = 00001010            26897621
Mask = 11110101            26897621
config Data = 01110111            26897621
config Data = 01111111            26897621
GEN_COUNTER =         267            26897621
TESTBENCH: DIFF_COUNTER =           2            26897621




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Driver counter =         265            26897770
SUCCESS APB: APB first cycle             26897821
SUCCESS APB: APB second cycle             26897921




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             26898020
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01111111
DLAB = 0
addr_offst = 00            26898020
write_reg: wr_data	=	01111111
byte_en	=	0001
Update bit fields            26898020
data is 01111111
TESTBENCH: DIFF_COUNTER =           1            26898020
LSR_REG_VAL = 10001001            26898020
LSR_REG_TEMP = 10001001            26898020
IIR_REG_VAL = 11000000            26898020
IIR_REG_TEMP = 11000000            26898020
COLLECTING IIR COVERAGE            26898020
IIR[3:1] = 000            26898020
Driver counter =         266            26898070
SUCCESS APB: APB first cycle             26898121
SUCCESS APB: APB second cycle             26898221
READ: reg_val = 192            26898320
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000000            26898320
ACTUAL DATA = 11000000            26898320
TESTBENCH: DIFF_COUNTER =           0            26898321
SUCCESS: THRE successfully cleared in IIR after writing in XMIT FIFO            26898321
random_object_id=          1            26898832
INFO  @ 26898832ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          1
QUEUE_SIZE =           3            26898832
UART_FRAME_TRANSMIT ->             26898832
LCR_REG_VAL = 00000000            26898920
LCR_REG_TEMP = 00000000            26898920
LSR_REG_VAL = 01100000            26898920
LSR_REG_TEMP = 01100000            26898920
FCR_REG_VAL = 00000001            26898920
FCR_REG_TEMP = 00000001            26898920
IIR_REG_VAL = 11000001            26898920
IIR_REG_TEMP = 11000001            26898920
IER_REG_VAL = 00000000            26898920
IER_REG_TEMP = 00000000            26898920
MSR_REG_VAL = 00000000            26898920
MSR_REG_TEMP = 00000000            26898920
DLL_REG_VAL = 00000000            26898920
DLL_REG_TEMP = 00000000            26898920
DLL, DLM has changed            26898920
ERROR: UART_FRAME_TRANSMIT: TXRDYn InACTIVE after Reset -> 26899120
GEN_COUNTER =         268            26899120
Data = 10000000            26899120
Mask = 00011111            26899120
config Data = 00110001            26899120
config Data = 10010001            26899120
BAUD_VALUE =       19200
GEN_COUNTER =         269            26899120
Data = 00001010            26899120
Mask = 00000000            26899120
config Data = 00100110            26899120
config Data = 00001010            26899120
GEN_COUNTER =         270            26899120
Data = 00000000            26899120
Mask = 00000000            26899120
config Data = 01001101            26899120
config Data = 00000000            26899120
GEN_COUNTER =         271            26899120
Data = 00011111            26899120
Mask = 00011111            26899120
config Data = 11000010            26899120
config Data = 00000010            26899120
GEN_COUNTER =         272            26899120
Data = 00011100            26899120
Mask = 00000011            26899120
config Data = 00000010            26899120
config Data = 00011110            26899120
GEN_COUNTER =         273            26899120
Data = 00000000            26899120
Mask = 11111111            26899120
config Data = 00100011            26899120
config Data = 00100011            26899120
GEN_COUNTER =         274            26899120
Data = 00000000            26899120
Mask = 11111111            26899120
config Data = 10001110            26899120
config Data = 10001110            26899120
GEN_COUNTER =         275            26899120
Data = 00000000            26899120
Mask = 11111111            26899120
config Data = 01010110            26899120
config Data = 01010110            26899120
GEN_COUNTER =         276            26899120
Data = 00000000            26899120
Mask = 11111111            26899120
config Data = 00001101            26899120
config Data = 00001101            26899120
GEN_COUNTER =         277            26899120
Data = 00000000            26899120
Mask = 11111111            26899120
config Data = 10110011            26899120
config Data = 10110011            26899120
GEN_COUNTER =         278            26899120
Data = 00000000            26899120
Mask = 11111111            26899120
config Data = 00011001            26899120
config Data = 00011001            26899120
GEN_COUNTER =         279            26899120
Data = 00000000            26899120
Mask = 11111111            26899120
config Data = 01001001            26899120
config Data = 01001001            26899120
GEN_COUNTER =         280            26899120
Data = 00000000            26899120
Mask = 11111111            26899120
config Data = 01011001            26899120
config Data = 01011001            26899120
GEN_COUNTER =         281            26899120
Data = 00000000            26899120
Mask = 11111111            26899120
config Data = 01110110            26899120
config Data = 01110110            26899120
GEN_COUNTER =         282            26899120
Data = 00000000            26899120
Mask = 11111111            26899120
config Data = 10001011            26899120
config Data = 10001011            26899120
GEN_COUNTER =         283            26899120
Data = 00000000            26899120
Mask = 11111111            26899120
config Data = 10111010            26899120
config Data = 10111010            26899120
GEN_COUNTER =         284            26899120
Data = 00000000            26899120
Mask = 11111111            26899120
config Data = 11011101            26899120
config Data = 11011101            26899120
GEN_COUNTER =         285            26899120
Data = 00000000            26899120
Mask = 11111111            26899120
config Data = 10001001            26899120
config Data = 10001001            26899120
GEN_COUNTER =         286            26899120
Data = 00000000            26899120
Mask = 11111111            26899120
config Data = 01111100            26899120
config Data = 01111100            26899120
GEN_COUNTER =         287            26899120
Data = 00000000            26899120
Mask = 11111111            26899120
config Data = 11101011            26899120
config Data = 11101011            26899120
GEN_COUNTER =         288            26899120
Data = 00000000            26899120
Mask = 11111111            26899120
config Data = 01011111            26899120
config Data = 01011111            26899120
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
TESTBENCH: DIFF_COUNTER =          21            26899120
MSR_REG_VAL = 11111011            26899120
MSR_REG_TEMP = 11111011            26899120




~~~~~~~~~~~~~~ DIFF COUNTER =          21~~~~~~~~~~~~~~~~

Driver counter =         267            26899270
SUCCESS APB: APB first cycle             26899321
SUCCESS APB: APB second cycle             26899421




~~~~~~~~~~~~~~ DIFF COUNTER =          21~~~~~~~~~~~~~~~~

Updating Regmap at             26899520
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10010001
DLAB = 0
addr_offst = 00            26899520
write_reg: wr_data	=	10010001
byte_en	=	0001
Update bit fields            26899520
TESTBENCH: DIFF_COUNTER =          20            26899520
LCR_REG_VAL = 10010001            26899520
LCR_REG_TEMP = 10010001            26899520
Driver counter =         268            26899570
SUCCESS APB: APB first cycle             26899621
SUCCESS APB: APB second cycle             26899721




~~~~~~~~~~~~~~ DIFF COUNTER =          20~~~~~~~~~~~~~~~~

Updating Regmap at             26899820
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00001010
DLAB = 1
addr_offst = 00            26899820
write_reg: wr_data	=	00001010
byte_en	=	0001
Update bit fields            26899820
TESTBENCH: DIFF_COUNTER =          19            26899820
DLL_REG_VAL = 00001010            26899820
DLL_REG_TEMP = 00001010            26899820
DLL, DLM has changed            26899820
Driver counter =         269            26899870
SUCCESS APB: APB first cycle             26899921
SUCCESS APB: APB second cycle             26900021




~~~~~~~~~~~~~~ DIFF COUNTER =          19~~~~~~~~~~~~~~~~

Updating Regmap at             26900120
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            26900120
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            26900120
TESTBENCH: DIFF_COUNTER =          18            26900120
Driver counter =         270            26900170
SUCCESS APB: APB first cycle             26900221
SUCCESS APB: APB second cycle             26900321




~~~~~~~~~~~~~~ DIFF COUNTER =          18~~~~~~~~~~~~~~~~

Updating Regmap at             26900420
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00000010
DLAB = 1
addr_offst = 00            26900420
write_reg: wr_data	=	00000010
byte_en	=	0001
Update bit fields            26900420
TESTBENCH: DIFF_COUNTER =          17            26900420
LCR_REG_VAL = 00000010            26900420
LCR_REG_TEMP = 00000010            26900420
Driver counter =         271            26900470
SUCCESS APB: APB first cycle             26900521
SUCCESS APB: APB second cycle             26900621




~~~~~~~~~~~~~~ DIFF COUNTER =          17~~~~~~~~~~~~~~~~

Updating Regmap at             26900720
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011110
DLAB = 0
addr_offst = 00            26900720
write_reg: wr_data	=	00011110
byte_en	=	0001
Update bit fields            26900720
TESTBENCH: DIFF_COUNTER =          16            26900720
LCR_REG_VAL = 00011110            26900720
LCR_REG_TEMP = 00011110            26900720
Driver counter =         272            26900770
SUCCESS APB: APB first cycle             26900821
SUCCESS APB: APB second cycle             26900921




~~~~~~~~~~~~~~ DIFF COUNTER =          16~~~~~~~~~~~~~~~~

Updating Regmap at             26901020
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00100011
DLAB = 0
addr_offst = 00            26901020
write_reg: wr_data	=	00100011
byte_en	=	0001
Update bit fields            26901020
data is 00100011
TESTBENCH: DIFF_COUNTER =          15            26901020
LSR_REG_VAL = 00000000            26901020
LSR_REG_TEMP = 00000000            26901020
Driver counter =         273            26901070
SUCCESS APB: APB first cycle             26901121
SUCCESS APB: APB second cycle             26901221




~~~~~~~~~~~~~~ DIFF COUNTER =          15~~~~~~~~~~~~~~~~

Updating Regmap at             26901320
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10001110
DLAB = 0
addr_offst = 00            26901320
write_reg: wr_data	=	10001110
byte_en	=	0001
Update bit fields            26901320
data is 10001110
TESTBENCH: DIFF_COUNTER =          14            26901320
Driver counter =         274            26901370
SUCCESS APB: APB first cycle             26901421
SUCCESS APB: APB second cycle             26901521




~~~~~~~~~~~~~~ DIFF COUNTER =          14~~~~~~~~~~~~~~~~

Updating Regmap at             26901620
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01010110
DLAB = 0
addr_offst = 00            26901620
write_reg: wr_data	=	01010110
byte_en	=	0001
Update bit fields            26901620
data is 01010110
TESTBENCH: DIFF_COUNTER =          13            26901620
Driver counter =         275            26901670
SUCCESS APB: APB first cycle             26901721
SUCCESS APB: APB second cycle             26901821




~~~~~~~~~~~~~~ DIFF COUNTER =          13~~~~~~~~~~~~~~~~

Updating Regmap at             26901920
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00001101
DLAB = 0
addr_offst = 00            26901920
write_reg: wr_data	=	00001101
byte_en	=	0001
Update bit fields            26901920
data is 00001101
TESTBENCH: DIFF_COUNTER =          12            26901920
Driver counter =         276            26901970
SUCCESS APB: APB first cycle             26902021
SUCCESS APB: APB second cycle             26902121




~~~~~~~~~~~~~~ DIFF COUNTER =          12~~~~~~~~~~~~~~~~

Updating Regmap at             26902220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10110011
DLAB = 0
addr_offst = 00            26902220
write_reg: wr_data	=	10110011
byte_en	=	0001
Update bit fields            26902220
data is 10110011
TESTBENCH: DIFF_COUNTER =          11            26902220
Driver counter =         277            26902270
SUCCESS APB: APB first cycle             26902321
SUCCESS APB: APB second cycle             26902421




~~~~~~~~~~~~~~ DIFF COUNTER =          11~~~~~~~~~~~~~~~~

Updating Regmap at             26902520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00011001
DLAB = 0
addr_offst = 00            26902520
write_reg: wr_data	=	00011001
byte_en	=	0001
Update bit fields            26902520
data is 00011001
TESTBENCH: DIFF_COUNTER =          10            26902520
Driver counter =         278            26902570
SUCCESS APB: APB first cycle             26902621
SUCCESS APB: APB second cycle             26902721




~~~~~~~~~~~~~~ DIFF COUNTER =          10~~~~~~~~~~~~~~~~

Updating Regmap at             26902820
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01001001
DLAB = 0
addr_offst = 00            26902820
write_reg: wr_data	=	01001001
byte_en	=	0001
Update bit fields            26902820
data is 01001001
TESTBENCH: DIFF_COUNTER =           9            26902820
Driver counter =         279            26902870
SUCCESS APB: APB first cycle             26902921
SUCCESS APB: APB second cycle             26903021




~~~~~~~~~~~~~~ DIFF COUNTER =           9~~~~~~~~~~~~~~~~

Updating Regmap at             26903120
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01011001
DLAB = 0
addr_offst = 00            26903120
write_reg: wr_data	=	01011001
byte_en	=	0001
Update bit fields            26903120
data is 01011001
TESTBENCH: DIFF_COUNTER =           8            26903120
Driver counter =         280            26903170
SUCCESS APB: APB first cycle             26903221
SUCCESS APB: APB second cycle             26903321




~~~~~~~~~~~~~~ DIFF COUNTER =           8~~~~~~~~~~~~~~~~

Updating Regmap at             26903420
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01110110
DLAB = 0
addr_offst = 00            26903420
write_reg: wr_data	=	01110110
byte_en	=	0001
Update bit fields            26903420
data is 01110110
TESTBENCH: DIFF_COUNTER =           7            26903420
Driver counter =         281            26903470
SUCCESS APB: APB first cycle             26903521
SUCCESS APB: APB second cycle             26903621




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Updating Regmap at             26903720
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10001011
DLAB = 0
addr_offst = 00            26903720
write_reg: wr_data	=	10001011
byte_en	=	0001
Update bit fields            26903720
data is 10001011
TESTBENCH: DIFF_COUNTER =           6            26903720
Driver counter =         282            26903770
SUCCESS APB: APB first cycle             26903821
SUCCESS APB: APB second cycle             26903921




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at             26904020
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10111010
DLAB = 0
addr_offst = 00            26904020
write_reg: wr_data	=	10111010
byte_en	=	0001
Update bit fields            26904020
data is 10111010
TESTBENCH: DIFF_COUNTER =           5            26904020
Driver counter =         283            26904070
SUCCESS APB: APB first cycle             26904121
SUCCESS APB: APB second cycle             26904221




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             26904320
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11011101
DLAB = 0
addr_offst = 00            26904320
write_reg: wr_data	=	11011101
byte_en	=	0001
Update bit fields            26904320
data is 11011101
TESTBENCH: DIFF_COUNTER =           4            26904320
Driver counter =         284            26904370
SUCCESS APB: APB first cycle             26904421
SUCCESS APB: APB second cycle             26904521




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             26904620
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10001001
DLAB = 0
addr_offst = 00            26904620
write_reg: wr_data	=	10001001
byte_en	=	0001
Update bit fields            26904620
data is 10001001
TESTBENCH: DIFF_COUNTER =           3            26904620
Driver counter =         285            26904670
SUCCESS APB: APB first cycle             26904721
SUCCESS APB: APB second cycle             26904821




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             26904920
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01111100
DLAB = 0
addr_offst = 00            26904920
write_reg: wr_data	=	01111100
byte_en	=	0001
Update bit fields            26904920
data is 01111100
TESTBENCH: DIFF_COUNTER =           2            26904920
Driver counter =         286            26904970
SUCCESS APB: APB first cycle             26905021
SUCCESS APB: APB second cycle             26905121




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             26905220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11101011
DLAB = 0
addr_offst = 00            26905220
write_reg: wr_data	=	11101011
byte_en	=	0001
Update bit fields            26905220
data is 11101011
TESTBENCH: DIFF_COUNTER =           1            26905220
Driver counter =         287            26905270
SUCCESS APB: APB first cycle             26905321
SUCCESS APB: APB second cycle             26905421
Updating Regmap at             26905520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01011111
DLAB = 0
addr_offst = 00            26905520
write_reg: wr_data	=	01011111
byte_en	=	0001
Update bit fields            26905520
data is 01011111
TESTBENCH: DIFF_COUNTER =           0            26905520
random_object_id=         12            26905520
INFO  @ 26905520ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=         12
QUEUE_SIZE =           4            26905520
GEN_COUNTER =         289            26905520
Data = 10000000            26905520
Mask = 00011111            26905520
config Data = 10101011            26905520
config Data = 10001011            26905520
BAUD_VALUE =       19200
GEN_COUNTER =         290            26905520
Data = 00001010            26905520
Mask = 00000000            26905520
config Data = 10010101            26905520
config Data = 00001010            26905520
GEN_COUNTER =         291            26905520
Data = 00000000            26905520
Mask = 00000000            26905520
config Data = 11110110            26905520
config Data = 00000000            26905520
GEN_COUNTER =         292            26905520
Data = 00011111            26905520
Mask = 00011111            26905520
config Data = 01010001            26905520
config Data = 00010001            26905520
GEN_COUNTER =         293            26905520
Data = 00001111            26905520
Mask = 11110000            26905520
config Data = 10010111            26905520
config Data = 10011111            26905520
GEN_COUNTER =         294            26905520
TESTBENCH: DIFF_COUNTER =           6            26905520




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Driver counter =         288            26905670
GEN_COUNTER =         295            26905678
TESTBENCH: DIFF_COUNTER =           7            26905678
MSR_REG_VAL = 11011011            26905678
MSR_REG_TEMP = 11011011            26905678
SUCCESS APB: APB first cycle             26905721
SUCCESS APB: APB second cycle             26905821




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Updating Regmap at             26905920
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10001011
DLAB = 0
addr_offst = 00            26905920
write_reg: wr_data	=	10001011
byte_en	=	0001
Update bit fields            26905920
TESTBENCH: DIFF_COUNTER =           6            26905920
LCR_REG_VAL = 10001011            26905920
LCR_REG_TEMP = 10001011            26905920
Driver counter =         289            26905970
SUCCESS APB: APB first cycle             26906021
SUCCESS APB: APB second cycle             26906121




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at             26906220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00001010
DLAB = 1
addr_offst = 00            26906220
write_reg: wr_data	=	00001010
byte_en	=	0001
Update bit fields            26906220
TESTBENCH: DIFF_COUNTER =           5            26906220
Driver counter =         290            26906270
SUCCESS APB: APB first cycle             26906321
SUCCESS APB: APB second cycle             26906421




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             26906520
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            26906520
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            26906520
TESTBENCH: DIFF_COUNTER =           4            26906520
Driver counter =         291            26906570
SUCCESS APB: APB first cycle             26906621
SUCCESS APB: APB second cycle             26906721




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             26906820
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00010001
DLAB = 1
addr_offst = 00            26906820
write_reg: wr_data	=	00010001
byte_en	=	0001
Update bit fields            26906820
TESTBENCH: DIFF_COUNTER =           3            26906820
LCR_REG_VAL = 00010001            26906820
LCR_REG_TEMP = 00010001            26906820
Driver counter =         292            26906870
SUCCESS APB: APB first cycle             26906921
INFO  @ 26906982ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
SUCCESS APB: APB second cycle             26907021




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             26907120
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 10011111
DLAB = 0
addr_offst = 00            26907120
write_reg: wr_data	=	10011111
byte_en	=	0001
Update bit fields            26907120
TESTBENCH: DIFF_COUNTER =           2            26907120
IER_REG_VAL = 00001111            26907120
IER_REG_TEMP = 00001111            26907120
IIR_REG_VAL = 11000000            26907120
IIR_REG_TEMP = 11000000            26907120
Driver counter =         293            26907170
SUCCESS APB: APB first cycle             26907221
SUCCESS APB: APB second cycle             26907321
READ: reg_val = 219            26907420
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11011011            26907420
ACTUAL DATA = 11011011            26907420
MSR_REG_VAL = 11010000            26907420
MSR_REG_TEMP = 11010000            26907420
IIR_REG_VAL = 11000001            26907420
IIR_REG_TEMP = 11000001            26907420




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

TESTBENCH: DIFF_COUNTER =           1            26907421
Driver counter =         294            26907470
SUCCESS APB: APB first cycle             26907521
SUCCESS APB: APB second cycle             26907621
READ: reg_val = 193            26907720
ERROR FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000001            26907720
ACTUAL DATA = 11000000            26907720
TESTBENCH: DIFF_COUNTER =           0            26907721
GEN_COUNTER =         296            26907721
TESTBENCH: DIFF_COUNTER =           1            26907721




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         295            26907870
SUCCESS APB: APB first cycle             26907921
SUCCESS APB: APB second cycle             26908021
READ: reg_val = 208            26908120
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11010000            26908120
ACTUAL DATA = 11010000            26908120
TESTBENCH: DIFF_COUNTER =           0            26908121
GEN_COUNTER =         297            26908121
TESTBENCH: DIFF_COUNTER =           1            26908121




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         296            26908270
GEN_COUNTER =         298            26908286
TESTBENCH: DIFF_COUNTER =           2            26908286
MSR_REG_VAL = 01111010            26908286
MSR_REG_TEMP = 01111010            26908286
IIR_REG_VAL = 11000000            26908286
IIR_REG_TEMP = 11000000            26908286
SUCCESS APB: APB first cycle             26908321
SUCCESS APB: APB second cycle             26908421
READ: reg_val = 122            26908520
ERROR FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01111010            26908520
ACTUAL DATA = 01110000            26908520
MSR_REG_VAL = 01110000            26908520
MSR_REG_TEMP = 01110000            26908520
IIR_REG_VAL = 11000001            26908520
IIR_REG_TEMP = 11000001            26908520




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

TESTBENCH: DIFF_COUNTER =           1            26908521
Driver counter =         297            26908570
SUCCESS APB: APB first cycle             26908621
SUCCESS APB: APB second cycle             26908721
READ: reg_val = 193            26908820
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000001            26908820
ACTUAL DATA = 11000001            26908820
TESTBENCH: DIFF_COUNTER =           0            26908821
GEN_COUNTER =         299            26908821
Data = 01000000            26908821
Mask = 00111101            26908821
config Data = 01011111            26908821
config Data = 01011101            26908821
TESTBENCH: DIFF_COUNTER =           1            26908821




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         298            26908970
SUCCESS APB: APB first cycle             26909021
SUCCESS APB: APB second cycle             26909121
Updating Regmap at             26909220
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 01011101
DLAB = 0
addr_offst = 00            26909220
write_reg: wr_data	=	01011101
byte_en	=	0001
Update bit fields            26909220
TESTBENCH: DIFF_COUNTER =           0            26909220
FCR_REG_VAL = 01001101            26909220
FCR_REG_TEMP = 01001101            26909220
LSR_REG_VAL = 00100000            26909264
LSR_REG_TEMP = 00100000            26909264
IIR_REG_VAL = 11000010            26909264
IIR_REG_TEMP = 11000010            26909264
COLLECTING IIR COVERAGE            26909264
IIR[3:1] = 001            26909264
SUCCESS: tx_Start bit detected after 8 cycles26933062
INFO  @ 26933062ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
FRAME_COUNT =          18            26988482
PAR_VAL = 1            26988482
CHARACTER FRAME TIME =           8            26988482
CHARACTER LENGTH = 01            26988482
***** Starting detection on Receiver side *****26988482
SUCCESS: rx_Start bit detected after 8 cycles27014562
**** Initiate capturing frame bits ***********27014562
TRANSMISSION without parity ->             27246022
INFO  @ 27298182ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 27324262ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 10001100
data_length =           6
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 0
INFO  @ 27324262ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 27324262ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	10001100
INFO  @ 27324262ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	140
INFO  @ 27324262ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	10001100
INFO  @ 27324262ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	140
LSR_REG_VAL = 01100000            27324262
LSR_REG_TEMP = 01100000            27324262
Receiving frame without parity	->	27327522
SUCCESS: STOP bit detected            27379682
addr_offst = 00            27379682
write_reg: wr_data	=	11001000
byte_en	=	0001
Update bit fields            27379682
data is 11001000

LSR_REG_VAL = 01100001            27380008
LSR_REG_TEMP = 01100001            27380008
FRAME_COUNT =          19            27405762
PAR_VAL = 0            27405762
CHARACTER FRAME TIME =           8            27405762
CHARACTER LENGTH = 01            27405762
***** Starting detection on Receiver side *****27405762
SUCCESS: rx_Start bit detected after 8 cycles27431842
**** Initiate capturing frame bits ***********27431842
Receiving frame without parity	->	27744802
SUCCESS: STOP bit detected            27796962
addr_offst = 00            27796962
write_reg: wr_data	=	00101000
byte_en	=	0001
Update bit fields            27796962
data is 00101000

FRAME_COUNT =          20            27823042
PAR_VAL = 1            27823042
CHARACTER FRAME TIME =           8            27823042
CHARACTER LENGTH = 01            27823042
***** Starting detection on Receiver side *****27823042
SUCCESS: rx_Start bit detected after 8 cycles27849122
**** Initiate capturing frame bits ***********27849122
Receiving frame without parity	->	28162082
SUCCESS: STOP bit detected            28214242
addr_offst = 00            28214242
write_reg: wr_data	=	00000100
byte_en	=	0001
Update bit fields            28214242
data is 00000100

FRAME_COUNT =          21            28240322
PAR_VAL = 0            28240322
CHARACTER FRAME TIME =           8            28240322
CHARACTER LENGTH = 01            28240322
***** Starting detection on Receiver side *****28240322
SUCCESS: rx_Start bit detected after 8 cycles28266402
**** Initiate capturing frame bits ***********28266402
GEN_COUNTER =         300            28579362
Receiving frame without parity	->	28579362
TESTBENCH: DIFF_COUNTER =           1            28579362




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         299            28579470
SUCCESS APB: APB first cycle             28579521
SUCCESS APB: APB second cycle             28579621
READ: reg_val = 194            28579720
ERROR FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000010            28579720
ACTUAL DATA = 11000001            28579720
TESTBENCH: DIFF_COUNTER =           0            28579721
GEN_COUNTER =         301            28579721
TESTBENCH: DIFF_COUNTER =           1            28579721




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         300            28579870
SUCCESS APB: APB first cycle             28579921
SUCCESS APB: APB second cycle             28580021
ERROR FROM MONITOR	:	RCVR REGISTER MATCH
EXPECTED DATA = 11001000            28580120
ACTUAL DATA = 00001001            28580120
TESTBENCH: DIFF_COUNTER =           0            28580121
GEN_COUNTER =         302            28580121
TESTBENCH: DIFF_COUNTER =           1            28580121




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         301            28580270
SUCCESS APB: APB first cycle             28580321
SUCCESS APB: APB second cycle             28580421
ERROR FROM MONITOR	:	RCVR REGISTER MATCH
EXPECTED DATA = 00101000            28580520
ACTUAL DATA = 00001010            28580520
TESTBENCH: DIFF_COUNTER =           0            28580521
GEN_COUNTER =         303            28580521
TESTBENCH: DIFF_COUNTER =           1            28580521




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         302            28580670
SUCCESS APB: APB first cycle             28580721
SUCCESS APB: APB second cycle             28580821
ERROR FROM MONITOR	:	RCVR REGISTER MATCH
EXPECTED DATA = 00000100            28580920
ACTUAL DATA = 00000001            28580920
TESTBENCH: DIFF_COUNTER =           0            28580921
GEN_COUNTER =         304            28580921
TESTBENCH: DIFF_COUNTER =           1            28580921
LSR_REG_VAL = 01100000            28580992
LSR_REG_TEMP = 01100000            28580992




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         303            28581070
SUCCESS APB: APB first cycle             28581121
SUCCESS APB: APB second cycle             28581221
READ: reg_val = 194            28581320
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000010            28581320
ACTUAL DATA = 11000010            28581320
TESTBENCH: DIFF_COUNTER =           0            28581321
random_object_id=          5            28581970
INFO  @ 28581970ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          5
QUEUE_SIZE =           5            28581970
LCR_REG_VAL = 00000000            28582020
LCR_REG_TEMP = 00000000            28582020
FCR_REG_VAL = 00000001            28582020
FCR_REG_TEMP = 00000001            28582020
IIR_REG_VAL = 11000001            28582020
IIR_REG_TEMP = 11000001            28582020
COLLECTING IIR COVERAGE            28582020
IIR[3:1] = 000            28582020
IER_REG_VAL = 00000000            28582020
IER_REG_TEMP = 00000000            28582020
MSR_REG_VAL = 00000000            28582020
MSR_REG_TEMP = 00000000            28582020
DLL_REG_VAL = 00000000            28582020
DLL_REG_TEMP = 00000000            28582020
DLL, DLM has changed            28582020
LSR[0] is not Set after Reset -> 28582220
GEN_COUNTER =         305            28582220
Data = 10000000            28582220
Mask = 00011111            28582220
config Data = 01011011            28582220
config Data = 10011011            28582220
BAUD_VALUE =       19200
GEN_COUNTER =         306            28582220
Data = 00001010            28582220
Mask = 00000000            28582220
config Data = 11011110            28582220
config Data = 00001010            28582220
GEN_COUNTER =         307            28582220
Data = 00000000            28582220
Mask = 00000000            28582220
config Data = 10001001            28582220
config Data = 00000000            28582220
GEN_COUNTER =         308            28582220
Data = 00011111            28582220
Mask = 00011111            28582220
config Data = 00001010            28582220
config Data = 00001010            28582220
DCDn = 1
CTSn = 1
DSRn = 1
RIn = 1
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 0
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
TESTBENCH: DIFF_COUNTER =           4            28582220
MSR_REG_VAL = 01111011            28582220
MSR_REG_TEMP = 01111011            28582220




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Driver counter =         304            28582370
SUCCESS APB: APB first cycle             28582421
SUCCESS APB: APB second cycle             28582521




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             28582620
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10011011
DLAB = 0
addr_offst = 00            28582620
write_reg: wr_data	=	10011011
byte_en	=	0001
Update bit fields            28582620
TESTBENCH: DIFF_COUNTER =           3            28582620
LCR_REG_VAL = 10011011            28582620
LCR_REG_TEMP = 10011011            28582620
Driver counter =         305            28582670
SUCCESS APB: APB first cycle             28582721
SUCCESS APB: APB second cycle             28582821




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             28582920
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00001010
DLAB = 1
addr_offst = 00            28582920
write_reg: wr_data	=	00001010
byte_en	=	0001
Update bit fields            28582920
TESTBENCH: DIFF_COUNTER =           2            28582920
DLL_REG_VAL = 00001010            28582920
DLL_REG_TEMP = 00001010            28582920
DLL, DLM has changed            28582920
Driver counter =         306            28582970
SUCCESS APB: APB first cycle             28583021
SUCCESS APB: APB second cycle             28583121




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             28583220
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            28583220
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            28583220
TESTBENCH: DIFF_COUNTER =           1            28583220
Driver counter =         307            28583270
SUCCESS APB: APB first cycle             28583321
SUCCESS APB: APB second cycle             28583421
Updating Regmap at             28583520
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00001010
DLAB = 1
addr_offst = 00            28583520
write_reg: wr_data	=	00001010
byte_en	=	0001
Update bit fields            28583520
TESTBENCH: DIFF_COUNTER =           0            28583520
LCR_REG_VAL = 00001010            28583520
LCR_REG_TEMP = 00001010            28583520
1. CHECK LOOPBACK TIME            28583520
GEN_COUNTER =         309            28583520
Data = 00011111            28583520
Mask = 11100000            28583520
config Data = 00100000            28583520
config Data = 00111111            28583520
GEN_COUNTER =         310            28583520
Data = 00000011            28583520
Mask = 00010000            28583520
config Data = 10101111            28583520
config Data = 00000011            28583520
GEN_COUNTER =         311            28583520
Data = 00000001            28583520
Mask = 00111000            28583520
config Data = 10100000            28583520
config Data = 00100001            28583520
GEN_COUNTER =         312            28583520
Data = 00001111            28583520
Mask = 11110000            28583520
config Data = 11101111            28583520
config Data = 11101111            28583520
GEN_COUNTER =         313            28583520
GEN_COUNTER =         314            28583520
Data = 10001001            28583520
Mask = 00000000            28583520
config Data = 11000100            28583520
config Data = 10001001            28583520
TESTBENCH: DIFF_COUNTER =           6            28583520




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Driver counter =         308            28583670
SUCCESS APB: APB first cycle             28583721
SUCCESS APB: APB second cycle             28583821




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at             28583920
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00111111
DLAB = 0
addr_offst = 00            28583920
write_reg: wr_data	=	00111111
byte_en	=	0001
Update bit fields            28583920
TESTBENCH: DIFF_COUNTER =           5            28583920
MCR_REG_VAL = 00011111            28583920
MCR_REG_TEMP = 00011111            28583920
Driver counter =         309            28583970
SUCCESS APB: APB first cycle             28584021
SUCCESS APB: APB second cycle             28584121




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             28584220
TESTBENCH: DIFF_COUNTER =           4            28584220
Driver counter =         310            28584270
SUCCESS APB: APB first cycle             28584321
SUCCESS APB: APB second cycle             28584421




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             28584520
TESTBENCH: DIFF_COUNTER =           3            28584520
Driver counter =         311            28584570
SUCCESS APB: APB first cycle             28584621
SUCCESS APB: APB second cycle             28584721




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             28584820
TESTBENCH: DIFF_COUNTER =           2            28584820
Driver counter =         312            28584870
SUCCESS APB: APB first cycle             28584921
SUCCESS APB: APB second cycle             28585021




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

TESTBENCH: DIFF_COUNTER =           1            28585121
Driver counter =         313            28585170
SUCCESS APB: APB first cycle             28585221
SUCCESS APB: APB second cycle             28585321
Updating Regmap at             28585420
TESTBENCH: DIFF_COUNTER =           0            28585420
2. CHECK LOOPBACK TIME            28585420
SUCCESS: STOP bit detected            28632500
addr_offst = 00            28632500
write_reg: wr_data	=	01100000
byte_en	=	0001
Update bit fields            28632500
data is 01100000

LSR_REG_VAL = 01100001            28632826
LSR_REG_TEMP = 01100001            28632826
GEN_COUNTER =         315            29105210
TESTBENCH: DIFF_COUNTER =           1            29105210




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         314            29105270
SUCCESS APB: APB first cycle             29105321
SUCCESS APB: APB second cycle             29105421
TESTBENCH: DIFF_COUNTER =           0            29105521
SUCCESS : data transmitted and received are same in loop-back mode            29105521
read_data = 10001001	temp_data = 10001001            29105521
GEN_COUNTER =         316            29105521
TESTBENCH: DIFF_COUNTER =           1            29105521




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         315            29105670
SUCCESS APB: APB first cycle             29105721
SUCCESS APB: APB second cycle             29105821
TESTBENCH: DIFF_COUNTER =           0            29105921
SUCCESS : RCVR_FIFO trigger level reached flag generated in loop-back mode            29105921
GEN_COUNTER =         317            29105921
TESTBENCH: DIFF_COUNTER =           1            29105921




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         316            29106070
SUCCESS APB: APB first cycle             29106121
SUCCESS APB: APB second cycle             29106221
TESTBENCH: DIFF_COUNTER =           0            29106321
1. dtr_dsr = 1            29106321
1. cts_rts = 1            29106321
1. out1_ri = 1            29106321
1. out2_dcd = 0            29106321
SUCCESS: LOOPBACK FOR CONTROL SIGNALS
LOOPBACK: CHECK_DATA = 00001111	MSR_DATA = 1111            29106321
LCR_REG_VAL = 00000000            29108420
LCR_REG_TEMP = 00000000            29108420
LSR_REG_VAL = 01100000            29108420
LSR_REG_TEMP = 01100000            29108420
MCR_REG_VAL = 00000000            29108420
MCR_REG_TEMP = 00000000            29108420
MSR_REG_VAL = 00000000            29108420
MSR_REG_TEMP = 00000000            29108420
DLL_REG_VAL = 00000000            29108420
DLL_REG_TEMP = 00000000            29108420
DLL, DLM has changed            29108420
DCDn = 1
CTSn = 1
DSRn = 1
RIn = 1
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 0
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
MSR_REG_VAL = 01111011            29108620
MSR_REG_TEMP = 01111011            29108620
random_object_id=          4            29109112
INFO  @ 29109112ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          4
QUEUE_SIZE =           6            29109112
GEN_COUNTER =         318            29109112
Data = 00001111            29109112
Mask = 11110000            29109112
config Data = 11001100            29109112
config Data = 11001111            29109112
GEN_COUNTER =         319            29109112
GEN_COUNTER =         320            29109112
Data = 00000000            29109112
Mask = 00000000            29109112
config Data = 11001111            29109112
config Data = 00000000            29109112
TESTBENCH: DIFF_COUNTER =           3            29109112




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Driver counter =         317            29109170
SUCCESS APB: APB first cycle             29109221
SUCCESS APB: APB second cycle             29109321




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             29109420
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 11001111
DLAB = 0
addr_offst = 00            29109420
write_reg: wr_data	=	11001111
byte_en	=	0001
Update bit fields            29109420
TESTBENCH: DIFF_COUNTER =           2            29109420
IER_REG_VAL = 00001111            29109420
IER_REG_TEMP = 00001111            29109420
IIR_REG_VAL = 11000010            29109420
IIR_REG_TEMP = 11000010            29109420
COLLECTING IIR COVERAGE            29109420
IIR[3:1] = 001            29109420
Driver counter =         318            29109470
SUCCESS APB: APB first cycle             29109521
SUCCESS APB: APB second cycle             29109621
READ: reg_val = 123            29109720
ERROR FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01111011            29109720
ACTUAL DATA = 01110011            29109720
MSR_REG_VAL = 01110000            29109720
MSR_REG_TEMP = 01110000            29109720




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

TESTBENCH: DIFF_COUNTER =           1            29109721
Driver counter =         319            29109770
SUCCESS APB: APB first cycle             29109821
SUCCESS APB: APB second cycle             29109921
Updating Regmap at             29110020
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000000
DLAB = 0
addr_offst = 00            29110020
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            29110020
TESTBENCH: DIFF_COUNTER =           0            29110020
SUCCESS : Default values output control pins of Modem Control Logic is identified            29110020
GEN_COUNTER =         321            29110020
Data = 00000101            29110020
Mask = 00000000            29110020
config Data = 11010000            29110020
config Data = 00000101            29110020
TESTBENCH: DIFF_COUNTER =           1            29110020




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         320            29110170
SUCCESS APB: APB first cycle             29110221
SUCCESS APB: APB second cycle             29110321
Updating Regmap at             29110420
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000101
DLAB = 0
addr_offst = 00            29110420
write_reg: wr_data	=	00000101
byte_en	=	0001
Update bit fields            29110420
TESTBENCH: DIFF_COUNTER =           0            29110420
MCR_REG_VAL = 00000101            29110420
MCR_REG_TEMP = 00000101            29110420
CHECK_DATA = 00000101	TEMP_DATA = 00000101            29110420
SUCCESS : MCR configured output control pins to correct values            29110420
GEN_COUNTER =         322            29110420
Data = 00001001            29110420
Mask = 00000000            29110420
config Data = 00001111            29110420
config Data = 00001001            29110420
TESTBENCH: DIFF_COUNTER =           1            29110420




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         321            29110570
SUCCESS APB: APB first cycle             29110621
SUCCESS APB: APB second cycle             29110721
Updating Regmap at             29110820
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001001
DLAB = 0
addr_offst = 00            29110820
write_reg: wr_data	=	00001001
byte_en	=	0001
Update bit fields            29110820
TESTBENCH: DIFF_COUNTER =           0            29110820
MCR_REG_VAL = 00001001            29110820
MCR_REG_TEMP = 00001001            29110820
CHECK_DATA = 00001001	TEMP_DATA = 00001001            29110820
SUCCESS : MCR configured output control pins to correct values            29110820
GEN_COUNTER =         323            29110820
Data = 00000000            29110820
Mask = 00000000            29110820
config Data = 10111101            29110820
config Data = 00000000            29110820
TESTBENCH: DIFF_COUNTER =           1            29110820




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         322            29110970
SUCCESS APB: APB first cycle             29111021
SUCCESS APB: APB second cycle             29111121
Updating Regmap at             29111220
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000000
DLAB = 0
addr_offst = 00            29111220
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            29111220
TESTBENCH: DIFF_COUNTER =           0            29111220
MCR_REG_VAL = 00000000            29111220
MCR_REG_TEMP = 00000000            29111220
CHECK_DATA = 00000000	TEMP_DATA = 00000000            29111220
SUCCESS : MCR configured output control pins to correct values            29111220
GEN_COUNTER =         324            29111220
Data = 00000010            29111220
Mask = 00000000            29111220
config Data = 11011011            29111220
config Data = 00000010            29111220
TESTBENCH: DIFF_COUNTER =           1            29111220




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         323            29111370
SUCCESS APB: APB first cycle             29111421
SUCCESS APB: APB second cycle             29111521
Updating Regmap at             29111620
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000010
DLAB = 0
addr_offst = 00            29111620
write_reg: wr_data	=	00000010
byte_en	=	0001
Update bit fields            29111620
TESTBENCH: DIFF_COUNTER =           0            29111620
MCR_REG_VAL = 00000010            29111620
MCR_REG_TEMP = 00000010            29111620
CHECK_DATA = 00000010	TEMP_DATA = 00000010            29111620
SUCCESS : MCR configured output control pins to correct values            29111620
GEN_COUNTER =         325            29111620
Data = 00000010            29111620
Mask = 00000000            29111620
config Data = 11100001            29111620
config Data = 00000010            29111620
TESTBENCH: DIFF_COUNTER =           1            29111620




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         324            29111770
SUCCESS APB: APB first cycle             29111821
SUCCESS APB: APB second cycle             29111921
Updating Regmap at             29112020
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000010
DLAB = 0
addr_offst = 00            29112020
write_reg: wr_data	=	00000010
byte_en	=	0001
Update bit fields            29112020
TESTBENCH: DIFF_COUNTER =           0            29112020
CHECK_DATA = 00000010	TEMP_DATA = 00000010            29112020
SUCCESS : MCR configured output control pins to correct values            29112020
GEN_COUNTER =         326            29112020
Data = 00001010            29112020
Mask = 00000000            29112020
config Data = 11100110            29112020
config Data = 00001010            29112020
TESTBENCH: DIFF_COUNTER =           1            29112020




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         325            29112170
SUCCESS APB: APB first cycle             29112221
SUCCESS APB: APB second cycle             29112321
Updating Regmap at             29112420
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001010
DLAB = 0
addr_offst = 00            29112420
write_reg: wr_data	=	00001010
byte_en	=	0001
Update bit fields            29112420
TESTBENCH: DIFF_COUNTER =           0            29112420
MCR_REG_VAL = 00001010            29112420
MCR_REG_TEMP = 00001010            29112420
CHECK_DATA = 00001010	TEMP_DATA = 00001010            29112420
SUCCESS : MCR configured output control pins to correct values            29112420
GEN_COUNTER =         327            29112420
Data = 00000110            29112420
Mask = 00000000            29112420
config Data = 01001100            29112420
config Data = 00000110            29112420
TESTBENCH: DIFF_COUNTER =           1            29112420




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         326            29112570
SUCCESS APB: APB first cycle             29112621
SUCCESS APB: APB second cycle             29112721
Updating Regmap at             29112820
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000110
DLAB = 0
addr_offst = 00            29112820
write_reg: wr_data	=	00000110
byte_en	=	0001
Update bit fields            29112820
TESTBENCH: DIFF_COUNTER =           0            29112820
MCR_REG_VAL = 00000110            29112820
MCR_REG_TEMP = 00000110            29112820
CHECK_DATA = 00000110	TEMP_DATA = 00000110            29112820
SUCCESS : MCR configured output control pins to correct values            29112820
GEN_COUNTER =         328            29112820
Data = 00000000            29112820
Mask = 00000000            29112820
config Data = 01000101            29112820
config Data = 00000000            29112820
TESTBENCH: DIFF_COUNTER =           1            29112820




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         327            29112970
SUCCESS APB: APB first cycle             29113021
SUCCESS APB: APB second cycle             29113121
Updating Regmap at             29113220
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000000
DLAB = 0
addr_offst = 00            29113220
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            29113220
TESTBENCH: DIFF_COUNTER =           0            29113220
MCR_REG_VAL = 00000000            29113220
MCR_REG_TEMP = 00000000            29113220
CHECK_DATA = 00000000	TEMP_DATA = 00000000            29113220
SUCCESS : MCR configured output control pins to correct values            29113220
GEN_COUNTER =         329            29113220
Data = 00000110            29113220
Mask = 00000000            29113220
config Data = 10011110            29113220
config Data = 00000110            29113220
TESTBENCH: DIFF_COUNTER =           1            29113220




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         328            29113370
SUCCESS APB: APB first cycle             29113421
SUCCESS APB: APB second cycle             29113521
Updating Regmap at             29113620
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000110
DLAB = 0
addr_offst = 00            29113620
write_reg: wr_data	=	00000110
byte_en	=	0001
Update bit fields            29113620
TESTBENCH: DIFF_COUNTER =           0            29113620
MCR_REG_VAL = 00000110            29113620
MCR_REG_TEMP = 00000110            29113620
CHECK_DATA = 00000110	TEMP_DATA = 00000110            29113620
SUCCESS : MCR configured output control pins to correct values            29113620
GEN_COUNTER =         330            29113620
Data = 00000110            29113620
Mask = 00000000            29113620
config Data = 01101100            29113620
config Data = 00000110            29113620
TESTBENCH: DIFF_COUNTER =           1            29113620




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         329            29113770
SUCCESS APB: APB first cycle             29113821
SUCCESS APB: APB second cycle             29113921
Updating Regmap at             29114020
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000110
DLAB = 0
addr_offst = 00            29114020
write_reg: wr_data	=	00000110
byte_en	=	0001
Update bit fields            29114020
TESTBENCH: DIFF_COUNTER =           0            29114020
CHECK_DATA = 00000110	TEMP_DATA = 00000110            29114020
SUCCESS : MCR configured output control pins to correct values            29114020
GEN_COUNTER =         331            29114020
Data = 00000001            29114020
Mask = 00000000            29114020
config Data = 10000110            29114020
config Data = 00000001            29114020
TESTBENCH: DIFF_COUNTER =           1            29114020




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         330            29114170
SUCCESS APB: APB first cycle             29114221
SUCCESS APB: APB second cycle             29114321
Updating Regmap at             29114420
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000001
DLAB = 0
addr_offst = 00            29114420
write_reg: wr_data	=	00000001
byte_en	=	0001
Update bit fields            29114420
TESTBENCH: DIFF_COUNTER =           0            29114420
MCR_REG_VAL = 00000001            29114420
MCR_REG_TEMP = 00000001            29114420
CHECK_DATA = 00000001	TEMP_DATA = 00000001            29114420
SUCCESS : MCR configured output control pins to correct values            29114420
GEN_COUNTER =         332            29114420
Data = 00001111            29114420
Mask = 00000000            29114420
config Data = 00010001            29114420
config Data = 00001111            29114420
TESTBENCH: DIFF_COUNTER =           1            29114420




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         331            29114570
SUCCESS APB: APB first cycle             29114621
SUCCESS APB: APB second cycle             29114721
Updating Regmap at             29114820
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001111
DLAB = 0
addr_offst = 00            29114820
write_reg: wr_data	=	00001111
byte_en	=	0001
Update bit fields            29114820
TESTBENCH: DIFF_COUNTER =           0            29114820
MCR_REG_VAL = 00001111            29114820
MCR_REG_TEMP = 00001111            29114820
CHECK_DATA = 00001111	TEMP_DATA = 00001111            29114820
SUCCESS : MCR configured output control pins to correct values            29114820
GEN_COUNTER =         333            29114820
Data = 00000010            29114820
Mask = 00000000            29114820
config Data = 10010111            29114820
config Data = 00000010            29114820
TESTBENCH: DIFF_COUNTER =           1            29114820




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         332            29114970
SUCCESS APB: APB first cycle             29115021
SUCCESS APB: APB second cycle             29115121
Updating Regmap at             29115220
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000010
DLAB = 0
addr_offst = 00            29115220
write_reg: wr_data	=	00000010
byte_en	=	0001
Update bit fields            29115220
TESTBENCH: DIFF_COUNTER =           0            29115220
MCR_REG_VAL = 00000010            29115220
MCR_REG_TEMP = 00000010            29115220
CHECK_DATA = 00000010	TEMP_DATA = 00000010            29115220
SUCCESS : MCR configured output control pins to correct values            29115220
GEN_COUNTER =         334            29115220
Data = 00000011            29115220
Mask = 00000000            29115220
config Data = 00100011            29115220
config Data = 00000011            29115220
TESTBENCH: DIFF_COUNTER =           1            29115220




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         333            29115370
SUCCESS APB: APB first cycle             29115421
SUCCESS APB: APB second cycle             29115521
Updating Regmap at             29115620
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000011
DLAB = 0
addr_offst = 00            29115620
write_reg: wr_data	=	00000011
byte_en	=	0001
Update bit fields            29115620
TESTBENCH: DIFF_COUNTER =           0            29115620
MCR_REG_VAL = 00000011            29115620
MCR_REG_TEMP = 00000011            29115620
CHECK_DATA = 00000011	TEMP_DATA = 00000011            29115620
SUCCESS : MCR configured output control pins to correct values            29115620
GEN_COUNTER =         335            29115620
Data = 00000101            29115620
Mask = 00000000            29115620
config Data = 00110100            29115620
config Data = 00000101            29115620
TESTBENCH: DIFF_COUNTER =           1            29115620




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         334            29115770
SUCCESS APB: APB first cycle             29115821
SUCCESS APB: APB second cycle             29115921
Updating Regmap at             29116020
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000101
DLAB = 0
addr_offst = 00            29116020
write_reg: wr_data	=	00000101
byte_en	=	0001
Update bit fields            29116020
TESTBENCH: DIFF_COUNTER =           0            29116020
MCR_REG_VAL = 00000101            29116020
MCR_REG_TEMP = 00000101            29116020
CHECK_DATA = 00000101	TEMP_DATA = 00000101            29116020
SUCCESS : MCR configured output control pins to correct values            29116020
GEN_COUNTER =         336            29116284
TESTBENCH: DIFF_COUNTER =           1            29116284
MSR_REG_VAL = 10101101            29116284
MSR_REG_TEMP = 10101101            29116284




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         335            29116370
SUCCESS APB: APB first cycle             29116421
SUCCESS APB: APB second cycle             29116521
READ: reg_val = 173            29116620
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10101101            29116620
ACTUAL DATA = 10101101            29116620
MSR_REG_VAL = 10100000            29116620
MSR_REG_TEMP = 10100000            29116620
TESTBENCH: DIFF_COUNTER =           0            29116621
1. PR_DATA = 10101101	PSEL = 1            29116621
2. PR_DATA = 10101101	PSEL = 0            29116720
CONFIG_BIT = 0101            29116720
SUCCESS  : Model control inputs getting reflected in MSR            29116720
GEN_COUNTER =         337            29116936
TESTBENCH: DIFF_COUNTER =           1            29116936
MSR_REG_VAL = 11110001            29116936
MSR_REG_TEMP = 11110001            29116936




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         336            29117070
SUCCESS APB: APB first cycle             29117121
SUCCESS APB: APB second cycle             29117221
READ: reg_val = 241            29117320
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11110001            29117320
ACTUAL DATA = 11110001            29117320
MSR_REG_VAL = 11110000            29117320
MSR_REG_TEMP = 11110000            29117320
TESTBENCH: DIFF_COUNTER =           0            29117321
1. PR_DATA = 11110001	PSEL = 1            29117321
2. PR_DATA = 11110001	PSEL = 0            29117420
CONFIG_BIT = 0000            29117420
SUCCESS  : Model control inputs getting reflected in MSR            29117420
GEN_COUNTER =         338            29117588
TESTBENCH: DIFF_COUNTER =           1            29117588
MSR_REG_VAL = 11000011            29117588
MSR_REG_TEMP = 11000011            29117588




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         337            29117670
SUCCESS APB: APB first cycle             29117721
SUCCESS APB: APB second cycle             29117821
READ: reg_val = 195            29117920
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11000011            29117920
ACTUAL DATA = 11000011            29117920
MSR_REG_VAL = 11000000            29117920
MSR_REG_TEMP = 11000000            29117920
TESTBENCH: DIFF_COUNTER =           0            29117921
1. PR_DATA = 11000011	PSEL = 1            29117921
2. PR_DATA = 11000011	PSEL = 0            29118020
CONFIG_BIT = 0011            29118020
SUCCESS  : Model control inputs getting reflected in MSR            29118020
GEN_COUNTER =         339            29118240
TESTBENCH: DIFF_COUNTER =           1            29118240
MSR_REG_VAL = 11100010            29118240
MSR_REG_TEMP = 11100010            29118240




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         338            29118370
SUCCESS APB: APB first cycle             29118421
SUCCESS APB: APB second cycle             29118521
READ: reg_val = 226            29118620
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11100010            29118620
ACTUAL DATA = 11100010            29118620
MSR_REG_VAL = 11100000            29118620
MSR_REG_TEMP = 11100000            29118620
TESTBENCH: DIFF_COUNTER =           0            29118621
1. PR_DATA = 11100010	PSEL = 1            29118621
2. PR_DATA = 11100010	PSEL = 0            29118720
CONFIG_BIT = 0001            29118720
SUCCESS  : Model control inputs getting reflected in MSR            29118720
GEN_COUNTER =         340            29118892
TESTBENCH: DIFF_COUNTER =           1            29118892




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         339            29118970
SUCCESS APB: APB first cycle             29119021
SUCCESS APB: APB second cycle             29119121
READ: reg_val = 224            29119220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11100000            29119220
ACTUAL DATA = 11100000            29119220
TESTBENCH: DIFF_COUNTER =           0            29119221
1. PR_DATA = 11100000	PSEL = 1            29119221
2. PR_DATA = 11100000	PSEL = 0            29119320
CONFIG_BIT = 0001            29119320
SUCCESS  : Model control inputs getting reflected in MSR            29119320
GEN_COUNTER =         341            29119544
TESTBENCH: DIFF_COUNTER =           1            29119544
MSR_REG_VAL = 11010011            29119544
MSR_REG_TEMP = 11010011            29119544




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         340            29119670
SUCCESS APB: APB first cycle             29119721
SUCCESS APB: APB second cycle             29119821
READ: reg_val = 211            29119920
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11010011            29119920
ACTUAL DATA = 11010011            29119920
MSR_REG_VAL = 11010000            29119920
MSR_REG_TEMP = 11010000            29119920
TESTBENCH: DIFF_COUNTER =           0            29119921
1. PR_DATA = 11010011	PSEL = 1            29119921
2. PR_DATA = 11010011	PSEL = 0            29120020
CONFIG_BIT = 0010            29120020
SUCCESS  : Model control inputs getting reflected in MSR            29120020
GEN_COUNTER =         342            29120196
TESTBENCH: DIFF_COUNTER =           1            29120196
MSR_REG_VAL = 00011100            29120196
MSR_REG_TEMP = 00011100            29120196




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         341            29120270
SUCCESS APB: APB first cycle             29120321
SUCCESS APB: APB second cycle             29120421
READ: reg_val =  28            29120520
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00011100            29120520
ACTUAL DATA = 00011100            29120520
MSR_REG_VAL = 00010000            29120520
MSR_REG_TEMP = 00010000            29120520
TESTBENCH: DIFF_COUNTER =           0            29120521
1. PR_DATA = 00011100	PSEL = 1            29120521
2. PR_DATA = 00011100	PSEL = 0            29120620
CONFIG_BIT = 1110            29120620
SUCCESS  : Model control inputs getting reflected in MSR            29120620
GEN_COUNTER =         343            29120848
TESTBENCH: DIFF_COUNTER =           1            29120848
MSR_REG_VAL = 11111010            29120848
MSR_REG_TEMP = 11111010            29120848




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         342            29120970
SUCCESS APB: APB first cycle             29121021
SUCCESS APB: APB second cycle             29121121
READ: reg_val = 250            29121220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111010            29121220
ACTUAL DATA = 11111010            29121220
MSR_REG_VAL = 11110000            29121220
MSR_REG_TEMP = 11110000            29121220
TESTBENCH: DIFF_COUNTER =           0            29121221
1. PR_DATA = 11111010	PSEL = 1            29121221
2. PR_DATA = 11111010	PSEL = 0            29121320
CONFIG_BIT = 0000            29121320
SUCCESS  : Model control inputs getting reflected in MSR            29121320
GEN_COUNTER =         344            29121500
TESTBENCH: DIFF_COUNTER =           1            29121500
MSR_REG_VAL = 10100101            29121500
MSR_REG_TEMP = 10100101            29121500




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         343            29121570
SUCCESS APB: APB first cycle             29121621
SUCCESS APB: APB second cycle             29121721
READ: reg_val = 165            29121820
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10100101            29121820
ACTUAL DATA = 10100101            29121820
MSR_REG_VAL = 10100000            29121820
MSR_REG_TEMP = 10100000            29121820
TESTBENCH: DIFF_COUNTER =           0            29121821
1. PR_DATA = 10100101	PSEL = 1            29121821
2. PR_DATA = 10100101	PSEL = 0            29121920
CONFIG_BIT = 0101            29121920
SUCCESS  : Model control inputs getting reflected in MSR            29121920
GEN_COUNTER =         345            29122152
TESTBENCH: DIFF_COUNTER =           1            29122152




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         344            29122270
SUCCESS APB: APB first cycle             29122321
SUCCESS APB: APB second cycle             29122421
READ: reg_val = 160            29122520
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10100000            29122520
ACTUAL DATA = 10100000            29122520
TESTBENCH: DIFF_COUNTER =           0            29122521
1. PR_DATA = 10100000	PSEL = 1            29122521
2. PR_DATA = 10100000	PSEL = 0            29122620
CONFIG_BIT = 0101            29122620
SUCCESS  : Model control inputs getting reflected in MSR            29122620
GEN_COUNTER =         346            29122804
TESTBENCH: DIFF_COUNTER =           1            29122804




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         345            29122870
SUCCESS APB: APB first cycle             29122921
SUCCESS APB: APB second cycle             29123021
READ: reg_val = 160            29123120
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10100000            29123120
ACTUAL DATA = 10100000            29123120
TESTBENCH: DIFF_COUNTER =           0            29123121
1. PR_DATA = 10100000	PSEL = 1            29123121
2. PR_DATA = 10100000	PSEL = 0            29123220
CONFIG_BIT = 0101            29123220
SUCCESS  : Model control inputs getting reflected in MSR            29123220
GEN_COUNTER =         347            29123456
TESTBENCH: DIFF_COUNTER =           1            29123456
MSR_REG_VAL = 00101000            29123456
MSR_REG_TEMP = 00101000            29123456




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         346            29123570
SUCCESS APB: APB first cycle             29123621
SUCCESS APB: APB second cycle             29123721
READ: reg_val =  40            29123820
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00101000            29123820
ACTUAL DATA = 00101000            29123820
MSR_REG_VAL = 00100000            29123820
MSR_REG_TEMP = 00100000            29123820
TESTBENCH: DIFF_COUNTER =           0            29123821
1. PR_DATA = 00101000	PSEL = 1            29123821
2. PR_DATA = 00101000	PSEL = 0            29123920
CONFIG_BIT = 1101            29123920
SUCCESS  : Model control inputs getting reflected in MSR            29123920
GEN_COUNTER =         348            29124108
TESTBENCH: DIFF_COUNTER =           1            29124108
MSR_REG_VAL = 11101000            29124108
MSR_REG_TEMP = 11101000            29124108




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         347            29124170
SUCCESS APB: APB first cycle             29124221
SUCCESS APB: APB second cycle             29124321
READ: reg_val = 232            29124420
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11101000            29124420
ACTUAL DATA = 11101000            29124420
MSR_REG_VAL = 11100000            29124420
MSR_REG_TEMP = 11100000            29124420
TESTBENCH: DIFF_COUNTER =           0            29124421
1. PR_DATA = 11101000	PSEL = 1            29124421
2. PR_DATA = 11101000	PSEL = 0            29124520
CONFIG_BIT = 0001            29124520
SUCCESS  : Model control inputs getting reflected in MSR            29124520
GEN_COUNTER =         349            29124760
TESTBENCH: DIFF_COUNTER =           1            29124760
MSR_REG_VAL = 01111001            29124760
MSR_REG_TEMP = 01111001            29124760




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         348            29124870
SUCCESS APB: APB first cycle             29124921
SUCCESS APB: APB second cycle             29125021
READ: reg_val = 121            29125120
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01111001            29125120
ACTUAL DATA = 01111001            29125120
MSR_REG_VAL = 01110000            29125120
MSR_REG_TEMP = 01110000            29125120
TESTBENCH: DIFF_COUNTER =           0            29125121
1. PR_DATA = 01111001	PSEL = 1            29125121
2. PR_DATA = 01111001	PSEL = 0            29125220
CONFIG_BIT = 1000            29125220
SUCCESS  : Model control inputs getting reflected in MSR            29125220
GEN_COUNTER =         350            29125412
TESTBENCH: DIFF_COUNTER =           1            29125412




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         349            29125470
SUCCESS APB: APB first cycle             29125521
SUCCESS APB: APB second cycle             29125621
READ: reg_val = 112            29125720
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01110000            29125720
ACTUAL DATA = 01110000            29125720
TESTBENCH: DIFF_COUNTER =           0            29125721
1. PR_DATA = 01110000	PSEL = 1            29125721
2. PR_DATA = 01110000	PSEL = 0            29125820
CONFIG_BIT = 1000            29125820
SUCCESS  : Model control inputs getting reflected in MSR            29125820
GEN_COUNTER =         351            29125820
TESTBENCH: DIFF_COUNTER =           1            29125820




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         350            29125970
SUCCESS APB: APB first cycle             29126021
SUCCESS APB: APB second cycle             29126121
READ: reg_val = 112            29126220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01110000            29126220
ACTUAL DATA = 01110000            29126220
TESTBENCH: DIFF_COUNTER =           0            29126221
SUCCESS : Delta fields are getting default values (Low) afret MSR Read            29126221
GEN_COUNTER =         352            29126221
TESTBENCH: DIFF_COUNTER =           1            29126221
MSR_REG_VAL = 11111000            29126221
MSR_REG_TEMP = 11111000            29126221




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         351            29126370
SUCCESS APB: APB first cycle             29126421
SUCCESS APB: APB second cycle             29126521
READ: reg_val = 248            29126620
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111000            29126620
ACTUAL DATA = 11111000            29126620
MSR_REG_VAL = 11110000            29126620
MSR_REG_TEMP = 11110000            29126620
TESTBENCH: DIFF_COUNTER =           0            29126621
GEN_COUNTER =         353            29126621
TESTBENCH: DIFF_COUNTER =           1            29126621




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         352            29126770
SUCCESS APB: APB first cycle             29126821
SUCCESS APB: APB second cycle             29126921
READ: reg_val = 240            29127020
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11110000            29127020
ACTUAL DATA = 11110000            29127020
TESTBENCH: DIFF_COUNTER =           0            29127021
MSR_REG_VAL = 00001111            29127021
MSR_REG_TEMP = 00001111            29127021
GEN_COUNTER =         354            29127031
TESTBENCH: DIFF_COUNTER =           1            29127031




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         353            29127170
SUCCESS APB: APB first cycle             29127221
SUCCESS APB: APB second cycle             29127321
READ: reg_val =  15            29127420
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00001111            29127420
ACTUAL DATA = 00001111            29127420
MSR_REG_VAL = 00000000            29127420
MSR_REG_TEMP = 00000000            29127420
TESTBENCH: DIFF_COUNTER =           0            29127421
GEN_COUNTER =         355            29127421
TESTBENCH: DIFF_COUNTER =           1            29127421




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         354            29127570
SUCCESS APB: APB first cycle             29127621
SUCCESS APB: APB second cycle             29127721
READ: reg_val =   0            29127820
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00000000            29127820
ACTUAL DATA = 00000000            29127820
TESTBENCH: DIFF_COUNTER =           0            29127821
SUCCESS : MSR Delta fields stays LOW when no change in corresponding Modem Control input lines            29127821
GEN_COUNTER =         356            29127821
TESTBENCH: DIFF_COUNTER =           1            29127821
MSR_REG_VAL = 11111011            29127821
MSR_REG_TEMP = 11111011            29127821




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         355            29127970
SUCCESS APB: APB first cycle             29128021
SUCCESS APB: APB second cycle             29128121
READ: reg_val = 251            29128220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111011            29128220
ACTUAL DATA = 11111011            29128220
MSR_REG_VAL = 11110000            29128220
MSR_REG_TEMP = 11110000            29128220
TESTBENCH: DIFF_COUNTER =           0            29128221
GEN_COUNTER =         357            29128221
TESTBENCH: DIFF_COUNTER =           1            29128221
MSR_REG_VAL = 00001111            29128221
MSR_REG_TEMP = 00001111            29128221




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         356            29128370
SUCCESS APB: APB first cycle             29128421
SUCCESS APB: APB second cycle             29128521
READ: reg_val =  15            29128620
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00001111            29128620
ACTUAL DATA = 00001111            29128620
MSR_REG_VAL = 00000000            29128620
MSR_REG_TEMP = 00000000            29128620
TESTBENCH: DIFF_COUNTER =           0            29128621
GEN_COUNTER =         358            29128621
TESTBENCH: DIFF_COUNTER =           1            29128621




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         357            29128770
SUCCESS APB: APB first cycle             29128821
SUCCESS APB: APB second cycle             29128921
READ: reg_val =   0            29129020
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00000000            29129020
ACTUAL DATA = 00000000            29129020
TESTBENCH: DIFF_COUNTER =           0            29129021
GEN_COUNTER =         359            29129021
TESTBENCH: DIFF_COUNTER =           1            29129021
MSR_REG_VAL = 11111011            29129021
MSR_REG_TEMP = 11111011            29129021




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         358            29129170
SUCCESS APB: APB first cycle             29129221
SUCCESS APB: APB second cycle             29129321
READ: reg_val = 251            29129420
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111011            29129420
ACTUAL DATA = 11111011            29129420
MSR_REG_VAL = 11110000            29129420
MSR_REG_TEMP = 11110000            29129420
TESTBENCH: DIFF_COUNTER =           0            29129421
SUCCESS : MSR Delta fields gives correct status when data changes in their corresponding Modem Control input lines            29129421
random_object_id=          7            29129976
INFO  @ 29129976ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          7
QUEUE_SIZE =           7            29129976
IIR_REG_VAL = 11000001            29130020
IIR_REG_TEMP = 11000001            29130020
COLLECTING IIR COVERAGE            29130020
IIR[3:1] = 000            29130020
IER_REG_VAL = 00000000            29130020
IER_REG_TEMP = 00000000            29130020
MCR_REG_VAL = 00000000            29130020
MCR_REG_TEMP = 00000000            29130020
MSR_REG_VAL = 00000000            29130020
MSR_REG_TEMP = 00000000            29130020
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
MSR_REG_VAL = 11111011            29130220
MSR_REG_TEMP = 11111011            29130220
UART_FRAME_TRANSMIT: XMIT_FIFO is Empty after Reset -> 29130302
GEN_COUNTER =         360            29130302
Data = 10000000            29130302
Mask = 00011111            29130302
config Data = 00101110            29130302
config Data = 10001110            29130302
BAUD_VALUE =       19200
GEN_COUNTER =         361            29130302
Data = 00001010            29130302
Mask = 00000000            29130302
config Data = 10111001            29130302
config Data = 00001010            29130302
GEN_COUNTER =         362            29130302
Data = 00000000            29130302
Mask = 00000000            29130302
config Data = 11111000            29130302
config Data = 00000000            29130302
GEN_COUNTER =         363            29130302
Data = 00011111            29130302
Mask = 00011111            29130302
config Data = 11101100            29130302
config Data = 00001100            29130302
GEN_COUNTER =         364            29130302
Data = 00000100            29130302
Mask = 00011011            29130302
config Data = 01011010            29130302
config Data = 00011110            29130302
GEN_COUNTER =         365            29130302
Data = 00001101            29130302
Mask = 11110010            29130302
config Data = 01001111            29130302
config Data = 01001111            29130302
TESTBENCH: DIFF_COUNTER =           6            29130302




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Driver counter =         359            29130370
SUCCESS APB: APB first cycle             29130421
SUCCESS APB: APB second cycle             29130521




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at             29130620
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10001110
DLAB = 0
addr_offst = 00            29130620
write_reg: wr_data	=	10001110
byte_en	=	0001
Update bit fields            29130620
TESTBENCH: DIFF_COUNTER =           5            29130620
LCR_REG_VAL = 10001110            29130620
LCR_REG_TEMP = 10001110            29130620
Driver counter =         360            29130670
SUCCESS APB: APB first cycle             29130721
SUCCESS APB: APB second cycle             29130821




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             29130920
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00001010
DLAB = 1
addr_offst = 00            29130920
write_reg: wr_data	=	00001010
byte_en	=	0001
Update bit fields            29130920
TESTBENCH: DIFF_COUNTER =           4            29130920
DLL_REG_VAL = 00001010            29130920
DLL_REG_TEMP = 00001010            29130920
DLL, DLM has changed            29130920
Driver counter =         361            29130970
SUCCESS APB: APB first cycle             29131021
SUCCESS APB: APB second cycle             29131121




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             29131220
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            29131220
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            29131220
TESTBENCH: DIFF_COUNTER =           3            29131220
Driver counter =         362            29131270
SUCCESS APB: APB first cycle             29131321
SUCCESS APB: APB second cycle             29131421




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             29131520
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00001100
DLAB = 1
addr_offst = 00            29131520
write_reg: wr_data	=	00001100
byte_en	=	0001
Update bit fields            29131520
TESTBENCH: DIFF_COUNTER =           2            29131520
LCR_REG_VAL = 00001100            29131520
LCR_REG_TEMP = 00001100            29131520
Driver counter =         363            29131570
SUCCESS APB: APB first cycle             29131621
SUCCESS APB: APB second cycle             29131721




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             29131820
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011110
DLAB = 0
addr_offst = 00            29131820
write_reg: wr_data	=	00011110
byte_en	=	0001
Update bit fields            29131820
TESTBENCH: DIFF_COUNTER =           1            29131820
LCR_REG_VAL = 00011110            29131820
LCR_REG_TEMP = 00011110            29131820
Driver counter =         364            29131870
SUCCESS APB: APB first cycle             29131921
SUCCESS APB: APB second cycle             29132021
Updating Regmap at             29132120
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 01001111
DLAB = 0
addr_offst = 00            29132120
write_reg: wr_data	=	01001111
byte_en	=	0001
Update bit fields            29132120
TESTBENCH: DIFF_COUNTER =           0            29132120
FCR_REG_VAL = 01001111            29132120
FCR_REG_TEMP = 01001111            29132120
INFO  @ 29132258ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS: XMIT FIFO CLEARED on XMIT FIFO RESET
INFO  @ 29132258ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS: THRE SET due to XMIT FIFO CLEAR
INFO  @ 29132258ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS: TXRDY goes Active on clearing XMIT FIFO
GEN_COUNTER =         366            29132258
Data = 00001001            29132258
Mask = 11110010            29132258
config Data = 10001001            29132258
config Data = 10001001            29132258
TESTBENCH: DIFF_COUNTER =           1            29132258




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         365            29132370
SUCCESS APB: APB first cycle             29132421
SUCCESS APB: APB second cycle             29132521
Updating Regmap at             29132620
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 10001001
DLAB = 0
addr_offst = 00            29132620
write_reg: wr_data	=	10001001
byte_en	=	0001
Update bit fields            29132620
TESTBENCH: DIFF_COUNTER =           0            29132620
FCR_REG_VAL = 10001001            29132620
FCR_REG_TEMP = 10001001            29132620
GEN_COUNTER =         367            29132910
Data = 00000000            29132910
Mask = 11111111            29132910
config Data = 11111111            29132910
config Data = 11111111            29132910
INFO  @ 29132910ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          -1
TESTBENCH: DIFF_COUNTER =           1            29132910




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         366            29132970
SUCCESS APB: APB first cycle             29133021
SUCCESS APB: APB second cycle             29133121
Updating Regmap at             29133220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11111111
DLAB = 0
addr_offst = 00            29133220
write_reg: wr_data	=	11111111
byte_en	=	0001
Update bit fields            29133220
data is 11111111
TESTBENCH: DIFF_COUNTER =           0            29133220
LSR_REG_VAL = 00000000            29133220
LSR_REG_TEMP = 00000000            29133220
MODE1 FILL: XMIT_FIFO_COUNT	=	          0
GEN_COUNTER =         368            29133236
Data = 00000000            29133236
Mask = 11111111            29133236
config Data = 00000101            29133236
config Data = 00000101            29133236
INFO  @ 29133236ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           0
TESTBENCH: DIFF_COUNTER =           1            29133236




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         367            29133370
SUCCESS APB: APB first cycle             29133421
SUCCESS APB: APB second cycle             29133521
Updating Regmap at             29133620
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00000101
DLAB = 0
addr_offst = 00            29133620
write_reg: wr_data	=	00000101
byte_en	=	0001
Update bit fields            29133620
data is 00000101
TESTBENCH: DIFF_COUNTER =           0            29133620
MODE1 FILL: XMIT_FIFO_COUNT	=	          1
GEN_COUNTER =         369            29133888
Data = 00000000            29133888
Mask = 11111111            29133888
config Data = 01010101            29133888
config Data = 01010101            29133888
INFO  @ 29133888ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           1
TESTBENCH: DIFF_COUNTER =           1            29133888




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         368            29133970
SUCCESS APB: APB first cycle             29134021
SUCCESS APB: APB second cycle             29134121
Updating Regmap at             29134220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01010101
DLAB = 0
addr_offst = 00            29134220
write_reg: wr_data	=	01010101
byte_en	=	0001
Update bit fields            29134220
data is 01010101
TESTBENCH: DIFF_COUNTER =           0            29134220
MODE1 FILL: XMIT_FIFO_COUNT	=	          2
GEN_COUNTER =         370            29134540
Data = 00000000            29134540
Mask = 11111111            29134540
config Data = 11011111            29134540
config Data = 11011111            29134540
INFO  @ 29134540ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           2
TESTBENCH: DIFF_COUNTER =           1            29134540




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         369            29134670
SUCCESS APB: APB first cycle             29134721
SUCCESS APB: APB second cycle             29134821
Updating Regmap at             29134920
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11011111
DLAB = 0
addr_offst = 00            29134920
write_reg: wr_data	=	11011111
byte_en	=	0001
Update bit fields            29134920
data is 11011111
TESTBENCH: DIFF_COUNTER =           0            29134920
MODE1 FILL: XMIT_FIFO_COUNT	=	          3
GEN_COUNTER =         371            29135192
Data = 00000000            29135192
Mask = 11111111            29135192
config Data = 00100110            29135192
config Data = 00100110            29135192
INFO  @ 29135192ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           3
TESTBENCH: DIFF_COUNTER =           1            29135192




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         370            29135270
SUCCESS APB: APB first cycle             29135321
SUCCESS APB: APB second cycle             29135421
Updating Regmap at             29135520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00100110
DLAB = 0
addr_offst = 00            29135520
write_reg: wr_data	=	00100110
byte_en	=	0001
Update bit fields            29135520
data is 00100110
TESTBENCH: DIFF_COUNTER =           0            29135520
MODE1 FILL: XMIT_FIFO_COUNT	=	          4
GEN_COUNTER =         372            29135844
Data = 00000000            29135844
Mask = 11111111            29135844
config Data = 11011101            29135844
config Data = 11011101            29135844
INFO  @ 29135844ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           4
TESTBENCH: DIFF_COUNTER =           1            29135844




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         371            29135970
SUCCESS APB: APB first cycle             29136021
SUCCESS APB: APB second cycle             29136121
Updating Regmap at             29136220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11011101
DLAB = 0
addr_offst = 00            29136220
write_reg: wr_data	=	11011101
byte_en	=	0001
Update bit fields            29136220
data is 11011101
TESTBENCH: DIFF_COUNTER =           0            29136220
MODE1 FILL: XMIT_FIFO_COUNT	=	          5
GEN_COUNTER =         373            29136496
Data = 00000000            29136496
Mask = 11111111            29136496
config Data = 11100010            29136496
config Data = 11100010            29136496
INFO  @ 29136496ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           5
TESTBENCH: DIFF_COUNTER =           1            29136496




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         372            29136570
SUCCESS APB: APB first cycle             29136621
SUCCESS APB: APB second cycle             29136721
Updating Regmap at             29136820
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11100010
DLAB = 0
addr_offst = 00            29136820
write_reg: wr_data	=	11100010
byte_en	=	0001
Update bit fields            29136820
data is 11100010
TESTBENCH: DIFF_COUNTER =           0            29136820
MODE1 FILL: XMIT_FIFO_COUNT	=	          6
GEN_COUNTER =         374            29136822
Data = 00000000            29136822
Mask = 11111111            29136822
config Data = 11000111            29136822
config Data = 11000111            29136822
INFO  @ 29136822ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           6
TESTBENCH: DIFF_COUNTER =           1            29136822




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         373            29136970
SUCCESS APB: APB first cycle             29137021
SUCCESS APB: APB second cycle             29137121
Updating Regmap at             29137220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11000111
DLAB = 0
addr_offst = 00            29137220
write_reg: wr_data	=	11000111
byte_en	=	0001
Update bit fields            29137220
data is 11000111
TESTBENCH: DIFF_COUNTER =           0            29137220
MODE1 FILL: XMIT_FIFO_COUNT	=	          7
GEN_COUNTER =         375            29137474
Data = 00000000            29137474
Mask = 11111111            29137474
config Data = 00010111            29137474
config Data = 00010111            29137474
INFO  @ 29137474ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           7
TESTBENCH: DIFF_COUNTER =           1            29137474




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         374            29137570
SUCCESS APB: APB first cycle             29137621
SUCCESS APB: APB second cycle             29137721
Updating Regmap at             29137820
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00010111
DLAB = 0
addr_offst = 00            29137820
write_reg: wr_data	=	00010111
byte_en	=	0001
Update bit fields            29137820
data is 00010111
TESTBENCH: DIFF_COUNTER =           0            29137820
MODE1 FILL: XMIT_FIFO_COUNT	=	          8
GEN_COUNTER =         376            29138126
Data = 00000000            29138126
Mask = 11111111            29138126
config Data = 11101100            29138126
config Data = 11101100            29138126
INFO  @ 29138126ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           8
TESTBENCH: DIFF_COUNTER =           1            29138126
INFO  @ 29138126ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         375            29138270
SUCCESS APB: APB first cycle             29138321
SUCCESS APB: APB second cycle             29138421
Updating Regmap at             29138520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11101100
DLAB = 0
addr_offst = 00            29138520
write_reg: wr_data	=	11101100
byte_en	=	0001
Update bit fields            29138520
data is 11101100
TESTBENCH: DIFF_COUNTER =           0            29138520
MODE1 FILL: XMIT_FIFO_COUNT	=	          8
GEN_COUNTER =         377            29138778
Data = 00000000            29138778
Mask = 11111111            29138778
config Data = 01110010            29138778
config Data = 01110010            29138778
INFO  @ 29138778ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           8
TESTBENCH: DIFF_COUNTER =           1            29138778




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         376            29138870
SUCCESS APB: APB first cycle             29138921
SUCCESS APB: APB second cycle             29139021
Updating Regmap at             29139120
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01110010
DLAB = 0
addr_offst = 00            29139120
write_reg: wr_data	=	01110010
byte_en	=	0001
Update bit fields            29139120
data is 01110010
TESTBENCH: DIFF_COUNTER =           0            29139120
MODE1 FILL: XMIT_FIFO_COUNT	=	          9
GEN_COUNTER =         378            29139430
Data = 00000000            29139430
Mask = 11111111            29139430
config Data = 11100101            29139430
config Data = 11100101            29139430
INFO  @ 29139430ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           9
TESTBENCH: DIFF_COUNTER =           1            29139430




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         377            29139570
SUCCESS APB: APB first cycle             29139621
SUCCESS APB: APB second cycle             29139721
Updating Regmap at             29139820
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11100101
DLAB = 0
addr_offst = 00            29139820
write_reg: wr_data	=	11100101
byte_en	=	0001
Update bit fields            29139820
data is 11100101
TESTBENCH: DIFF_COUNTER =           0            29139820
MODE1 FILL: XMIT_FIFO_COUNT	=	         10
GEN_COUNTER =         379            29140082
Data = 00000000            29140082
Mask = 11111111            29140082
config Data = 11001011            29140082
config Data = 11001011            29140082
INFO  @ 29140082ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          10
TESTBENCH: DIFF_COUNTER =           1            29140082




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         378            29140170
SUCCESS APB: APB first cycle             29140221
SUCCESS APB: APB second cycle             29140321
Updating Regmap at             29140420
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11001011
DLAB = 0
addr_offst = 00            29140420
write_reg: wr_data	=	11001011
byte_en	=	0001
Update bit fields            29140420
data is 11001011
TESTBENCH: DIFF_COUNTER =           0            29140420
MODE1 FILL: XMIT_FIFO_COUNT	=	         11
GEN_COUNTER =         380            29140734
Data = 00000000            29140734
Mask = 11111111            29140734
config Data = 10111100            29140734
config Data = 10111100            29140734
INFO  @ 29140734ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          11
TESTBENCH: DIFF_COUNTER =           1            29140734




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         379            29140870
SUCCESS APB: APB first cycle             29140921
SUCCESS APB: APB second cycle             29141021
Updating Regmap at             29141120
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10111100
DLAB = 0
addr_offst = 00            29141120
write_reg: wr_data	=	10111100
byte_en	=	0001
Update bit fields            29141120
data is 10111100
TESTBENCH: DIFF_COUNTER =           0            29141120
MODE1 FILL: XMIT_FIFO_COUNT	=	         12
GEN_COUNTER =         381            29141386
Data = 00000000            29141386
Mask = 11111111            29141386
config Data = 00011110            29141386
config Data = 00011110            29141386
INFO  @ 29141386ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          12
TESTBENCH: DIFF_COUNTER =           1            29141386




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         380            29141470
SUCCESS APB: APB first cycle             29141521
SUCCESS APB: APB second cycle             29141621
Updating Regmap at             29141720
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00011110
DLAB = 0
addr_offst = 00            29141720
write_reg: wr_data	=	00011110
byte_en	=	0001
Update bit fields            29141720
data is 00011110
TESTBENCH: DIFF_COUNTER =           0            29141720
MODE1 FILL: XMIT_FIFO_COUNT	=	         13
GEN_COUNTER =         382            29142038
Data = 00000000            29142038
Mask = 11111111            29142038
config Data = 10111110            29142038
config Data = 10111110            29142038
INFO  @ 29142038ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          13
TESTBENCH: DIFF_COUNTER =           1            29142038




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         381            29142170
SUCCESS APB: APB first cycle             29142221
SUCCESS APB: APB second cycle             29142321
Updating Regmap at             29142420
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10111110
DLAB = 0
addr_offst = 00            29142420
write_reg: wr_data	=	10111110
byte_en	=	0001
Update bit fields            29142420
data is 10111110
TESTBENCH: DIFF_COUNTER =           0            29142420
MODE1 FILL: XMIT_FIFO_COUNT	=	         14
GEN_COUNTER =         383            29142690
Data = 00000000            29142690
Mask = 11111111            29142690
config Data = 11011000            29142690
config Data = 11011000            29142690
INFO  @ 29142690ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          14
TESTBENCH: DIFF_COUNTER =           1            29142690




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         382            29142770
SUCCESS APB: APB first cycle             29142821
SUCCESS APB: APB second cycle             29142921
Updating Regmap at             29143020
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11011000
DLAB = 0
addr_offst = 00            29143020
write_reg: wr_data	=	11011000
byte_en	=	0001
Update bit fields            29143020
data is 11011000
TESTBENCH: DIFF_COUNTER =           0            29143020
MODE1 FILL: XMIT_FIFO_COUNT	=	         15
INFO  @ 29143994ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn InActive for XMIT_FIFO count =          15, indicating FIFO FULL
Wait for character transmission            29143994
SUCCESS: tx_Start bit detected after 8 cycles29164206
INFO  @ 29164206ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 29581486ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: EVEN PARITY 
INFO  @ 29685806ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 29711886ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 11111110
data_length =           7
PARITY_SELECT = 1
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 29711886ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 29711886ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	11111110
INFO  @ 29711886ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	254
INFO  @ 29711886ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	11111110
INFO  @ 29711886ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	254
INFO  @ 29711886ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            29715146
MODE1: XMIT_FIFO_COUNT	=	         14
Wait for character transmission            29715146
SUCCESS: tx_Start bit detected after 8 cycles29737966
INFO  @ 29737966ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 30155246ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: EVEN PARITY 
INFO  @ 30259566ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 30285646ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 00001010
data_length =           7
PARITY_SELECT = 1
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 30285646ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 30285646ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	00001010
INFO  @ 30285646ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 10
INFO  @ 30285646ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	00001010
INFO  @ 30285646ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 10
INFO  @ 30285646ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            30288906
MODE1: XMIT_FIFO_COUNT	=	         13
Wait for character transmission            30288906
SUCCESS: tx_Start bit detected after 8 cycles30311726
INFO  @ 30311726ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 30729006ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: EVEN PARITY 
INFO  @ 30833326ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 30859406ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 10101010
data_length =           7
PARITY_SELECT = 1
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 30859406ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 30859406ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	10101010
INFO  @ 30859406ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	170
INFO  @ 30859406ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	10101010
INFO  @ 30859406ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	170
INFO  @ 30859406ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            30862666
MODE1: XMIT_FIFO_COUNT	=	         12
Wait for character transmission            30862666
SUCCESS: tx_Start bit detected after 8 cycles30885486
INFO  @ 30885486ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 31302766ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: EVEN PARITY 
INFO  @ 31407086ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 31433166ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 10111110
data_length =           7
PARITY_SELECT = 1
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 31433166ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 31433166ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	10111110
INFO  @ 31433166ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	190
INFO  @ 31433166ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	10111110
INFO  @ 31433166ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	190
INFO  @ 31433166ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            31436426
MODE1: XMIT_FIFO_COUNT	=	         11
Wait for character transmission            31436426
SUCCESS: tx_Start bit detected after 8 cycles31459246
INFO  @ 31459246ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 31876526ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: EVEN PARITY 
INFO  @ 31980846ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 32006926ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 01001100
data_length =           7
PARITY_SELECT = 1
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 32006926ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 32006926ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	01001100
INFO  @ 32006926ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 76
INFO  @ 32006926ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	01001100
INFO  @ 32006926ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 76
INFO  @ 32006926ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            32010186
MODE1: XMIT_FIFO_COUNT	=	         10
Wait for character transmission            32010186
SUCCESS: tx_Start bit detected after 8 cycles32033006
INFO  @ 32033006ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 32450286ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: EVEN PARITY 
INFO  @ 32554606ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 32580686ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 10111010
data_length =           7
PARITY_SELECT = 1
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 32580686ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 32580686ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	10111010
INFO  @ 32580686ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	186
INFO  @ 32580686ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	10111010
INFO  @ 32580686ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	186
INFO  @ 32580686ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            32583946
MODE1: XMIT_FIFO_COUNT	=	          9
Wait for character transmission            32583946
SUCCESS: tx_Start bit detected after 8 cycles32606766
INFO  @ 32606766ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 33024046ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: EVEN PARITY 
INFO  @ 33128366ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 33154446ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 11000100
data_length =           7
PARITY_SELECT = 1
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 33154446ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 33154446ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	11000100
INFO  @ 33154446ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	196
INFO  @ 33154446ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	11000100
INFO  @ 33154446ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	196
INFO  @ 33154446ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            33157706
MODE1: XMIT_FIFO_COUNT	=	          8
Wait for character transmission            33157706
SUCCESS: tx_Start bit detected after 8 cycles33180526
INFO  @ 33180526ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 33597806ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: EVEN PARITY 
INFO  @ 33702126ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 33728206ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 10001110
data_length =           7
PARITY_SELECT = 1
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 33728206ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 33728206ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	10001110
INFO  @ 33728206ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	142
INFO  @ 33728206ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	10001110
INFO  @ 33728206ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	142
INFO  @ 33728206ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            33731466
MODE1: XMIT_FIFO_COUNT	=	          7
Wait for character transmission            33731466
SUCCESS: tx_Start bit detected after 8 cycles33754286
INFO  @ 33754286ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 34171566ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: EVEN PARITY 
INFO  @ 34275886ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 34301966ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 00101110
data_length =           7
PARITY_SELECT = 1
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 34301966ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 34301966ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	00101110
INFO  @ 34301966ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 46
INFO  @ 34301966ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	00101110
INFO  @ 34301966ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 46
INFO  @ 34301966ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            34305226
MODE1: XMIT_FIFO_COUNT	=	          6
Wait for character transmission            34305226
SUCCESS: tx_Start bit detected after 8 cycles34328046
INFO  @ 34328046ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 34745326ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: EVEN PARITY 
INFO  @ 34849646ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 34875726ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 11011000
data_length =           7
PARITY_SELECT = 1
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 34875726ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 34875726ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	11011000
INFO  @ 34875726ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	216
INFO  @ 34875726ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	11011000
INFO  @ 34875726ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	216
INFO  @ 34875726ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            34878986
MODE1: XMIT_FIFO_COUNT	=	          5
Wait for character transmission            34878986
SUCCESS: tx_Start bit detected after 8 cycles34901806
INFO  @ 34901806ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 35319086ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: EVEN PARITY 
INFO  @ 35423406ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 35449486ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 11100100
data_length =           7
PARITY_SELECT = 1
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 35449486ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 35449486ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	11100100
INFO  @ 35449486ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	228
INFO  @ 35449486ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	11100100
INFO  @ 35449486ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	228
INFO  @ 35449486ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            35452746
MODE1: XMIT_FIFO_COUNT	=	          4
Wait for character transmission            35452746
SUCCESS: tx_Start bit detected after 8 cycles35475566
INFO  @ 35475566ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 35892846ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: EVEN PARITY 
INFO  @ 35997166ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 36023246ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 11001010
data_length =           7
PARITY_SELECT = 1
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 36023246ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 36023246ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	11001010
INFO  @ 36023246ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	202
INFO  @ 36023246ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	11001010
INFO  @ 36023246ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	202
INFO  @ 36023246ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            36026506
MODE1: XMIT_FIFO_COUNT	=	          3
Wait for character transmission            36026506
SUCCESS: tx_Start bit detected after 8 cycles36049326
INFO  @ 36049326ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 36466606ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: EVEN PARITY 
INFO  @ 36570926ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 36597006ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 10010110
data_length =           7
PARITY_SELECT = 1
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 36597006ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 36597006ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	10010110
INFO  @ 36597006ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	150
INFO  @ 36597006ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	10010110
INFO  @ 36597006ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	150
INFO  @ 36597006ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            36600266
MODE1: XMIT_FIFO_COUNT	=	          2
Wait for character transmission            36600266
SUCCESS: tx_Start bit detected after 8 cycles36623086
INFO  @ 36623086ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 37040366ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: EVEN PARITY 
INFO  @ 37144686ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 37170766ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 01111000
data_length =           7
PARITY_SELECT = 1
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 37170766ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 37170766ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	01111000
INFO  @ 37170766ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	120
INFO  @ 37170766ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	01111000
INFO  @ 37170766ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	120
INFO  @ 37170766ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            37174026
MODE1: XMIT_FIFO_COUNT	=	          1
Wait for character transmission            37174026
SUCCESS: tx_Start bit detected after 8 cycles37196846
INFO  @ 37196846ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 37614126ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: EVEN PARITY 
INFO  @ 37718446ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 37744526ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 00111100
data_length =           7
PARITY_SELECT = 1
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 37744526ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 37744526ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	00111100
INFO  @ 37744526ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 60
INFO  @ 37744526ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	00111100
INFO  @ 37744526ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 60
INFO  @ 37744526ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            37747786
MODE1: XMIT_FIFO_COUNT	=	          0
Wait for character transmission            37747786
SUCCESS: tx_Start bit detected after 8 cycles37770606
INFO  @ 37770606ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 38187886ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: EVEN PARITY 
INFO  @ 38292206ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 38318286ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 01111100
data_length =           7
PARITY_SELECT = 1
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 38318286ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 38318286ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	01111100
INFO  @ 38318286ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	124
INFO  @ 38318286ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	01111100
INFO  @ 38318286ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	124
INFO  @ 38318286ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
LSR_REG_VAL = 00100000            38318612
LSR_REG_TEMP = 00100000            38318612
Release for character transmission            38321546
MODE1: XMIT_FIFO_COUNT	=	         -1
INFO  @ 38322198ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS: MODE1: TXRDYn Active since TXFIFO CLEARED by TRANSMISSION
random_object_id=          3            38322850
INFO  @ 38322850ns : $unit_0x68a90024.uart_test.create_test_object	:	Generating Timeout Testcase Object
INFO  @ 38322850ns : $unit_0x68a90024.uart_test.create_test_object	:	Created Timeout Testcase Object
INFO  @ 38322850ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          3
QUEUE_SIZE =           8            38322850
LCR_REG_VAL = 00000000            38322920
LCR_REG_TEMP = 00000000            38322920
LSR_REG_VAL = 01100000            38322920
LSR_REG_TEMP = 01100000            38322920
FCR_REG_VAL = 00000001            38322920
FCR_REG_TEMP = 00000001            38322920
MSR_REG_VAL = 00000000            38322920
MSR_REG_TEMP = 00000000            38322920
DLL_REG_VAL = 00000000            38322920
DLL_REG_TEMP = 00000000            38322920
DLL, DLM has changed            38322920
GEN_COUNTER =         384            38323120
Data = 10000000            38323120
Mask = 00011111            38323120
config Data = 11011011            38323120
config Data = 10011011            38323120
BAUD_VALUE =       19200
GEN_COUNTER =         385            38323120
Data = 00001010            38323120
Mask = 00000000            38323120
config Data = 10110110            38323120
config Data = 00001010            38323120
GEN_COUNTER =         386            38323120
Data = 00000000            38323120
Mask = 00000000            38323120
config Data = 01011110            38323120
config Data = 00000000            38323120
GEN_COUNTER =         387            38323120
Data = 00011111            38323120
Mask = 00011111            38323120
config Data = 11100100            38323120
config Data = 00000100            38323120
LSR[0] is not Set after Reset -> 38323120
GEN_COUNTER =         388            38323120
Data = 01011111            38323120
Mask = 01011111            38323120
config Data = 00111100            38323120
config Data = 00011100            38323120
GEN_COUNTER =         389            38323120
Data = 00000101            38323120
Mask = 11111010            38323120
config Data = 00010010            38323120
config Data = 00010111            38323120
Trigger-level = 10000000            38323120
GEN_COUNTER =         390            38323120
Data = 10000001            38323120
Mask = 00111100            38323120
config Data = 11111111            38323120
config Data = 10111101            38323120
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
TESTBENCH: DIFF_COUNTER =           7            38323120
MSR_REG_VAL = 11111011            38323120
MSR_REG_TEMP = 11111011            38323120




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

TESTCASE: DIFF_COUNTER =           7            38323220
Driver counter =         383            38323270
SUCCESS APB: APB first cycle             38323321
SUCCESS APB: APB second cycle             38323421




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Updating Regmap at             38323520
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10011011
DLAB = 0
addr_offst = 00            38323520
write_reg: wr_data	=	10011011
byte_en	=	0001
Update bit fields            38323520
TESTBENCH: DIFF_COUNTER =           6            38323520
LCR_REG_VAL = 10011011            38323520
LCR_REG_TEMP = 10011011            38323520
Driver counter =         384            38323570
SUCCESS APB: APB first cycle             38323621
SUCCESS APB: APB second cycle             38323721




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at             38323820
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00001010
DLAB = 1
addr_offst = 00            38323820
write_reg: wr_data	=	00001010
byte_en	=	0001
Update bit fields            38323820
TESTBENCH: DIFF_COUNTER =           5            38323820
DLL_REG_VAL = 00001010            38323820
DLL_REG_TEMP = 00001010            38323820
DLL, DLM has changed            38323820
Driver counter =         385            38323870
SUCCESS APB: APB first cycle             38323921
SUCCESS APB: APB second cycle             38324021




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             38324120
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            38324120
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            38324120
TESTBENCH: DIFF_COUNTER =           4            38324120
Driver counter =         386            38324170
SUCCESS APB: APB first cycle             38324221
SUCCESS APB: APB second cycle             38324321




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             38324420
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00000100
DLAB = 1
addr_offst = 00            38324420
write_reg: wr_data	=	00000100
byte_en	=	0001
Update bit fields            38324420
TESTBENCH: DIFF_COUNTER =           3            38324420
LCR_REG_VAL = 00000100            38324420
LCR_REG_TEMP = 00000100            38324420
Driver counter =         387            38324470
SUCCESS APB: APB first cycle             38324521
SUCCESS APB: APB second cycle             38324621




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             38324720
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011100
DLAB = 0
addr_offst = 00            38324720
write_reg: wr_data	=	00011100
byte_en	=	0001
Update bit fields            38324720
TESTBENCH: DIFF_COUNTER =           2            38324720
LCR_REG_VAL = 00011100            38324720
LCR_REG_TEMP = 00011100            38324720
Driver counter =         388            38324770
SUCCESS APB: APB first cycle             38324821
SUCCESS APB: APB second cycle             38324921




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             38325020
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00010111
DLAB = 0
addr_offst = 00            38325020
write_reg: wr_data	=	00010111
byte_en	=	0001
Update bit fields            38325020
TESTBENCH: DIFF_COUNTER =           1            38325020
IER_REG_VAL = 00000111            38325020
IER_REG_TEMP = 00000111            38325020
IIR_REG_VAL = 11000010            38325020
IIR_REG_TEMP = 11000010            38325020
COLLECTING IIR COVERAGE            38325020
IIR[3:1] = 001            38325020
Driver counter =         389            38325070
SUCCESS APB: APB first cycle             38325121
SUCCESS APB: APB second cycle             38325221
Updating Regmap at             38325320
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 10111101
DLAB = 0
addr_offst = 00            38325320
write_reg: wr_data	=	10111101
byte_en	=	0001
Update bit fields            38325320
TESTBENCH: DIFF_COUNTER =           0            38325320
FCR_REG_VAL = 10001101            38325320
FCR_REG_TEMP = 10001101            38325320
REGMAP: CHAR_LENGTH =           9            38325320
TESTCASE TRIGGER_DEPTH =           9            38325320
TIMEOUT WAIT,           1 ->             38325320
FRAME_COUNT =           1            38325320
PAR_VAL = 1            38325320
PAR_FRAME = 1
i =           5            38325320
CHARACTER FRAME TIME =           9            38325320
CHARACTER LENGTH = 00            38325320
***** Starting detection on Receiver side *****38325320
TIMEOUT WAIT,           2 ->             38327740
TIMEOUT WAIT,           3 ->             38331000
TIMEOUT WAIT,           4 ->             38334260
TIMEOUT WAIT,           5 ->             38337520
TIMEOUT WAIT,           6 ->             38340780
TIMEOUT WAIT,           7 ->             38344040
TIMEOUT WAIT,           8 ->             38347300
TIMEOUT WAIT,           9 ->             38350560
SUCCESS: rx_Start bit detected after 8 cycles38350560
**** Initiate capturing frame bits ***********38350560
TIMEOUT WAIT,          10 ->             38353820
TIMEOUT WAIT,          11 ->             38357080
TIMEOUT WAIT,          12 ->             38360340
TIMEOUT WAIT,          13 ->             38363600
TIMEOUT WAIT,          14 ->             38366860
TIMEOUT WAIT,          15 ->             38370120
TIMEOUT WAIT,          16 ->             38373380
TIMEOUT WAIT,          17 ->             38376640
TIMEOUT WAIT,          18 ->             38379900
TIMEOUT WAIT,          19 ->             38383160
TIMEOUT WAIT,          20 ->             38386420
TIMEOUT WAIT,          21 ->             38389680
TIMEOUT WAIT,          22 ->             38392940
TIMEOUT WAIT,          23 ->             38396200
TIMEOUT WAIT,          24 ->             38399460
TIMEOUT WAIT,          25 ->             38402720
TIMEOUT WAIT,          26 ->             38405980
TIMEOUT WAIT,          27 ->             38409240
TIMEOUT WAIT,          28 ->             38412500
TIMEOUT WAIT,          29 ->             38415760
TIMEOUT WAIT,          30 ->             38419020
TIMEOUT WAIT,          31 ->             38422280
TIMEOUT WAIT,          32 ->             38425540
TIMEOUT WAIT,          33 ->             38428800
TIMEOUT WAIT,          34 ->             38432060
TIMEOUT WAIT,          35 ->             38435320
TIMEOUT WAIT,          36 ->             38438580
TIMEOUT WAIT,          37 ->             38441840
TIMEOUT WAIT,          38 ->             38445100
TIMEOUT WAIT,          39 ->             38448360
TIMEOUT WAIT,          40 ->             38451620
TIMEOUT WAIT,          41 ->             38454880
TIMEOUT WAIT,          42 ->             38458140
TIMEOUT WAIT,          43 ->             38461400
TIMEOUT WAIT,          44 ->             38464660
TIMEOUT WAIT,          45 ->             38467920
TIMEOUT WAIT,          46 ->             38471180
TIMEOUT WAIT,          47 ->             38474440
TIMEOUT WAIT,          48 ->             38477700
TIMEOUT WAIT,          49 ->             38480960
TIMEOUT WAIT,          50 ->             38484220
TIMEOUT WAIT,          51 ->             38487480
TIMEOUT WAIT,          52 ->             38490740
TIMEOUT WAIT,          53 ->             38494000
TIMEOUT WAIT,          54 ->             38497260
TIMEOUT WAIT,          55 ->             38500520
TIMEOUT WAIT,          56 ->             38503780
TIMEOUT WAIT,          57 ->             38507040
TIMEOUT WAIT,          58 ->             38510300
TIMEOUT WAIT,          59 ->             38513560
TIMEOUT WAIT,          60 ->             38516820
TIMEOUT WAIT,          61 ->             38520080
TIMEOUT WAIT,          62 ->             38523340
TIMEOUT WAIT,          63 ->             38526600
TIMEOUT WAIT,          64 ->             38529860
TIMEOUT WAIT,          65 ->             38533120
TIMEOUT WAIT,          66 ->             38536380
TIMEOUT WAIT,          67 ->             38539640
TIMEOUT WAIT,          68 ->             38542900
TIMEOUT WAIT,          69 ->             38546160
TIMEOUT WAIT,          70 ->             38549420
TIMEOUT WAIT,          71 ->             38552680
TIMEOUT WAIT,          72 ->             38555940
TIMEOUT WAIT,          73 ->             38559200
TIMEOUT WAIT,          74 ->             38562460
TIMEOUT WAIT,          75 ->             38565720
TIMEOUT WAIT,          76 ->             38568980
TIMEOUT WAIT,          77 ->             38572240
TIMEOUT WAIT,          78 ->             38575500
TIMEOUT WAIT,          79 ->             38578760
TIMEOUT WAIT,          80 ->             38582020
TIMEOUT WAIT,          81 ->             38585280
TIMEOUT WAIT,          82 ->             38588540
TIMEOUT WAIT,          83 ->             38591800
TIMEOUT WAIT,          84 ->             38595060
TIMEOUT WAIT,          85 ->             38598320
TIMEOUT WAIT,          86 ->             38601580
TIMEOUT WAIT,          87 ->             38604840
TIMEOUT WAIT,          88 ->             38608100
TIMEOUT WAIT,          89 ->             38611360
TIMEOUT WAIT,          90 ->             38614620
TIMEOUT WAIT,          91 ->             38617880
TIMEOUT WAIT,          92 ->             38621140
TIMEOUT WAIT,          93 ->             38624400
TIMEOUT WAIT,          94 ->             38627660
TIMEOUT WAIT,          95 ->             38630920
TIMEOUT WAIT,          96 ->             38634180
TIMEOUT WAIT,          97 ->             38637440
TIMEOUT WAIT,          98 ->             38640700
TIMEOUT WAIT,          99 ->             38643960
TIMEOUT WAIT,         100 ->             38647220
TIMEOUT WAIT,         101 ->             38650480
TIMEOUT WAIT,         102 ->             38653740
TIMEOUT WAIT,         103 ->             38657000
TIMEOUT WAIT,         104 ->             38660260
TIMEOUT WAIT,         105 ->             38663520
RX:SUCCESS: EVEN PARITY            38663520
TIMEOUT WAIT,         106 ->             38666780
TIMEOUT WAIT,         107 ->             38670040
TIMEOUT WAIT,         108 ->             38673300
TIMEOUT WAIT,         109 ->             38676560
TIMEOUT WAIT,         110 ->             38679820
TIMEOUT WAIT,         111 ->             38683080
TIMEOUT WAIT,         112 ->             38686340
TIMEOUT WAIT,         113 ->             38689600
TIMEOUT WAIT,         114 ->             38692860
TIMEOUT WAIT,         115 ->             38696120
TIMEOUT WAIT,         116 ->             38699380
TIMEOUT WAIT,         117 ->             38702640
TIMEOUT WAIT,         118 ->             38705900
TIMEOUT WAIT,         119 ->             38709160
TIMEOUT WAIT,         120 ->             38712420
TIMEOUT WAIT,         121 ->             38715680
TIMEOUT WAIT,         122 ->             38718940
TIMEOUT WAIT,         123 ->             38722200
TIMEOUT WAIT,         124 ->             38725460
TIMEOUT WAIT,         125 ->             38728720
TIMEOUT WAIT,         126 ->             38731980
TIMEOUT WAIT,         127 ->             38735240
TIMEOUT WAIT,         128 ->             38738500
TIMEOUT WAIT,         129 ->             38741760
SUCCESS: STOP bit detected            38741760
addr_offst = 00            38741760
write_reg: wr_data	=	01110000
byte_en	=	0001
Update bit fields            38741760
data is 01110000

LSR_REG_VAL = 01100001            38742086
LSR_REG_TEMP = 01100001            38742086
TIMEOUT WAIT,         130 ->             38745020
TIMEOUT WAIT,         131 ->             38748280
TIMEOUT WAIT,         132 ->             38751540
TIMEOUT WAIT,         133 ->             38754800
TIMEOUT WAIT,         134 ->             38758060
TIMEOUT WAIT,         135 ->             38761320
TIMEOUT WAIT,         136 ->             38764580
TIMEOUT WAIT,         137 ->             38767840
TIMEOUT WAIT,         138 ->             38771100
TIMEOUT WAIT,         139 ->             38774360
TIMEOUT WAIT,         140 ->             38777620
TIMEOUT WAIT,         141 ->             38780880
TIMEOUT WAIT,         142 ->             38784140
TIMEOUT WAIT,         143 ->             38787400
TIMEOUT WAIT,         144 ->             38790660
TIMEOUT WAIT,         145 ->             38793920
TIMEOUT WAIT,         146 ->             38797180
TIMEOUT WAIT,         147 ->             38800440
TIMEOUT WAIT,         148 ->             38803700
TIMEOUT WAIT,         149 ->             38806960
TIMEOUT WAIT,         150 ->             38810220
TIMEOUT WAIT,         151 ->             38813480
TIMEOUT WAIT,         152 ->             38816740
TIMEOUT WAIT,         153 ->             38820000
TIMEOUT WAIT,         154 ->             38823260
TIMEOUT WAIT,         155 ->             38826520
TIMEOUT WAIT,         156 ->             38829780
TIMEOUT WAIT,         157 ->             38833040
TIMEOUT WAIT,         158 ->             38836300
TIMEOUT WAIT,         159 ->             38839560
TIMEOUT WAIT,         160 ->             38842820
TIMEOUT WAIT,         161 ->             38846080
TIMEOUT WAIT,         162 ->             38849340
TIMEOUT WAIT,         163 ->             38852600
TIMEOUT WAIT,         164 ->             38855860
TIMEOUT WAIT,         165 ->             38859120
TIMEOUT WAIT,         166 ->             38862380
TIMEOUT WAIT,         167 ->             38865640
TIMEOUT WAIT,         168 ->             38868900
TIMEOUT WAIT,         169 ->             38872160
TIMEOUT WAIT,         170 ->             38875420
TIMEOUT WAIT,         171 ->             38878680
TIMEOUT WAIT,         172 ->             38881940
TIMEOUT WAIT,         173 ->             38885200
TIMEOUT WAIT,         174 ->             38888460
TIMEOUT WAIT,         175 ->             38891720
TIMEOUT WAIT,         176 ->             38894980
TIMEOUT WAIT,         177 ->             38898240
TIMEOUT WAIT,         178 ->             38901500
TIMEOUT WAIT,         179 ->             38904760
TIMEOUT WAIT,         180 ->             38908020
TIMEOUT WAIT,         181 ->             38911280
TIMEOUT WAIT,         182 ->             38914540
TIMEOUT WAIT,         183 ->             38917800
TIMEOUT WAIT,         184 ->             38921060
TIMEOUT WAIT,         185 ->             38924320
TIMEOUT WAIT,         186 ->             38927580
TIMEOUT WAIT,         187 ->             38930840
TIMEOUT WAIT,         188 ->             38934100
TIMEOUT WAIT,         189 ->             38937360
TIMEOUT WAIT,         190 ->             38940620
TIMEOUT WAIT,         191 ->             38943880
TIMEOUT WAIT,         192 ->             38947140
TIMEOUT WAIT,         193 ->             38950400
TIMEOUT WAIT,         194 ->             38953660
TIMEOUT WAIT,         195 ->             38956920
TIMEOUT WAIT,         196 ->             38960180
TIMEOUT WAIT,         197 ->             38963440
TIMEOUT WAIT,         198 ->             38966700
TIMEOUT WAIT,         199 ->             38969960
TIMEOUT WAIT,         200 ->             38973220
TIMEOUT WAIT,         201 ->             38976480
TIMEOUT WAIT,         202 ->             38979740
TIMEOUT WAIT,         203 ->             38983000
TIMEOUT WAIT,         204 ->             38986260
TIMEOUT WAIT,         205 ->             38989520
TIMEOUT WAIT,         206 ->             38992780
TIMEOUT WAIT,         207 ->             38996040
TIMEOUT WAIT,         208 ->             38999300
TIMEOUT WAIT,         209 ->             39002560
TIMEOUT WAIT,         210 ->             39005820
TIMEOUT WAIT,         211 ->             39009080
TIMEOUT WAIT,         212 ->             39012340
TIMEOUT WAIT,         213 ->             39015600
TIMEOUT WAIT,         214 ->             39018860
TIMEOUT WAIT,         215 ->             39022120
TIMEOUT WAIT,         216 ->             39025380
TIMEOUT WAIT,         217 ->             39028640
TIMEOUT WAIT,         218 ->             39031900
TIMEOUT WAIT,         219 ->             39035160
TIMEOUT WAIT,         220 ->             39038420
TIMEOUT WAIT,         221 ->             39041680
TIMEOUT WAIT,         222 ->             39044940
TIMEOUT WAIT,         223 ->             39048200
TIMEOUT WAIT,         224 ->             39051460
TIMEOUT WAIT,         225 ->             39054720
TIMEOUT WAIT,         226 ->             39057980
TIMEOUT WAIT,         227 ->             39061240
TIMEOUT WAIT,         228 ->             39064500
TIMEOUT WAIT,         229 ->             39067760
TIMEOUT WAIT,         230 ->             39071020
TIMEOUT WAIT,         231 ->             39074280
TIMEOUT WAIT,         232 ->             39077540
TIMEOUT WAIT,         233 ->             39080800
TIMEOUT WAIT,         234 ->             39084060
TIMEOUT WAIT,         235 ->             39087320
TIMEOUT WAIT,         236 ->             39090580
TIMEOUT WAIT,         237 ->             39093840
TIMEOUT WAIT,         238 ->             39097100
TIMEOUT WAIT,         239 ->             39100360
TIMEOUT WAIT,         240 ->             39103620
TIMEOUT WAIT,         241 ->             39106880
TIMEOUT WAIT,         242 ->             39110140
TIMEOUT WAIT,         243 ->             39113400
TIMEOUT WAIT,         244 ->             39116660
TIMEOUT WAIT,         245 ->             39119920
TIMEOUT WAIT,         246 ->             39123180
TIMEOUT WAIT,         247 ->             39126440
TIMEOUT WAIT,         248 ->             39129700
TIMEOUT WAIT,         249 ->             39132960
TIMEOUT WAIT,         250 ->             39136220
TIMEOUT WAIT,         251 ->             39139480
TIMEOUT WAIT,         252 ->             39142740
TIMEOUT WAIT,         253 ->             39146000
TIMEOUT WAIT,         254 ->             39149260
TIMEOUT WAIT,         255 ->             39152520
TIMEOUT WAIT,         256 ->             39155780
TIMEOUT WAIT,         257 ->             39159040
TIMEOUT WAIT,         258 ->             39162300
TIMEOUT WAIT,         259 ->             39165560
TIMEOUT WAIT,         260 ->             39168820
TIMEOUT WAIT,         261 ->             39172080
TIMEOUT WAIT,         262 ->             39175340
TIMEOUT WAIT,         263 ->             39178600
TIMEOUT WAIT,         264 ->             39181860
TIMEOUT WAIT,         265 ->             39185120
TIMEOUT WAIT,         266 ->             39188380
TIMEOUT WAIT,         267 ->             39191640
TIMEOUT WAIT,         268 ->             39194900
TIMEOUT WAIT,         269 ->             39198160
TIMEOUT WAIT,         270 ->             39201420
TIMEOUT WAIT,         271 ->             39204680
TIMEOUT WAIT,         272 ->             39207940
TIMEOUT WAIT,         273 ->             39211200
TIMEOUT WAIT,         274 ->             39214460
TIMEOUT WAIT,         275 ->             39217720
TIMEOUT WAIT,         276 ->             39220980
TIMEOUT WAIT,         277 ->             39224240
TIMEOUT WAIT,         278 ->             39227500
TIMEOUT WAIT,         279 ->             39230760
TIMEOUT WAIT,         280 ->             39234020
TIMEOUT WAIT,         281 ->             39237280
TIMEOUT WAIT,         282 ->             39240540
TIMEOUT WAIT,         283 ->             39243800
TIMEOUT WAIT,         284 ->             39247060
TIMEOUT WAIT,         285 ->             39250320
TIMEOUT WAIT,         286 ->             39253580
TIMEOUT WAIT,         287 ->             39256840
TIMEOUT WAIT,         288 ->             39260100
TIMEOUT WAIT,         289 ->             39263360
TIMEOUT WAIT,         290 ->             39266620
TIMEOUT WAIT,         291 ->             39269880
TIMEOUT WAIT,         292 ->             39273140
TIMEOUT WAIT,         293 ->             39276400
TIMEOUT WAIT,         294 ->             39279660
TIMEOUT WAIT,         295 ->             39282920
TIMEOUT WAIT,         296 ->             39286180
TIMEOUT WAIT,         297 ->             39289440
TIMEOUT WAIT,         298 ->             39292700
TIMEOUT WAIT,         299 ->             39295960
TIMEOUT WAIT,         300 ->             39299220
TIMEOUT WAIT,         301 ->             39302480
TIMEOUT WAIT,         302 ->             39305740
TIMEOUT WAIT,         303 ->             39309000
TIMEOUT WAIT,         304 ->             39312260
TIMEOUT WAIT,         305 ->             39315520
TIMEOUT WAIT,         306 ->             39318780
TIMEOUT WAIT,         307 ->             39322040
TIMEOUT WAIT,         308 ->             39325300
TIMEOUT WAIT,         309 ->             39328560
TIMEOUT WAIT,         310 ->             39331820
TIMEOUT WAIT,         311 ->             39335080
TIMEOUT WAIT,         312 ->             39338340
TIMEOUT WAIT,         313 ->             39341600
TIMEOUT WAIT,         314 ->             39344860
TIMEOUT WAIT,         315 ->             39348120
TIMEOUT WAIT,         316 ->             39351380
TIMEOUT WAIT,         317 ->             39354640
TIMEOUT WAIT,         318 ->             39357900
TIMEOUT WAIT,         319 ->             39361160
TIMEOUT WAIT,         320 ->             39364420
TIMEOUT WAIT,         321 ->             39367680
TIMEOUT WAIT,         322 ->             39370940
TIMEOUT WAIT,         323 ->             39374200
TIMEOUT WAIT,         324 ->             39377460
TIMEOUT WAIT,         325 ->             39380720
TIMEOUT WAIT,         326 ->             39383980
TIMEOUT WAIT,         327 ->             39387240
TIMEOUT WAIT,         328 ->             39390500
TIMEOUT WAIT,         329 ->             39393760
TIMEOUT WAIT,         330 ->             39397020
TIMEOUT WAIT,         331 ->             39400280
TIMEOUT WAIT,         332 ->             39403540
TIMEOUT WAIT,         333 ->             39406800
TIMEOUT WAIT,         334 ->             39410060
TIMEOUT WAIT,         335 ->             39413320
TIMEOUT WAIT,         336 ->             39416580
TIMEOUT WAIT,         337 ->             39419840
TIMEOUT WAIT,         338 ->             39423100
TIMEOUT WAIT,         339 ->             39426360
TIMEOUT WAIT,         340 ->             39429620
TIMEOUT WAIT,         341 ->             39432880
TIMEOUT WAIT,         342 ->             39436140
TIMEOUT WAIT,         343 ->             39439400
TIMEOUT WAIT,         344 ->             39442660
TIMEOUT WAIT,         345 ->             39445920
TIMEOUT WAIT,         346 ->             39449180
TIMEOUT WAIT,         347 ->             39452440
TIMEOUT WAIT,         348 ->             39455700
TIMEOUT WAIT,         349 ->             39458960
TIMEOUT WAIT,         350 ->             39462220
TIMEOUT WAIT,         351 ->             39465480
TIMEOUT WAIT,         352 ->             39468740
TIMEOUT WAIT,         353 ->             39472000
TIMEOUT WAIT,         354 ->             39475260
TIMEOUT WAIT,         355 ->             39478520
TIMEOUT WAIT,         356 ->             39481780
TIMEOUT WAIT,         357 ->             39485040
TIMEOUT WAIT,         358 ->             39488300
TIMEOUT WAIT,         359 ->             39491560
TIMEOUT WAIT,         360 ->             39494820
TIMEOUT WAIT,         361 ->             39498080
TIMEOUT WAIT,         362 ->             39501340
TIMEOUT WAIT,         363 ->             39504600
TIMEOUT WAIT,         364 ->             39507860
TIMEOUT WAIT,         365 ->             39511120
TIMEOUT WAIT,         366 ->             39514380
TIMEOUT WAIT,         367 ->             39517640
TIMEOUT WAIT,         368 ->             39520900
TIMEOUT WAIT,         369 ->             39524160
TIMEOUT WAIT,         370 ->             39527420
TIMEOUT WAIT,         371 ->             39530680
TIMEOUT WAIT,         372 ->             39533940
TIMEOUT WAIT,         373 ->             39537200
TIMEOUT WAIT,         374 ->             39540460
TIMEOUT WAIT,         375 ->             39543720
TIMEOUT WAIT,         376 ->             39546980
TIMEOUT WAIT,         377 ->             39550240
TIMEOUT WAIT,         378 ->             39553500
TIMEOUT WAIT,         379 ->             39556760
TIMEOUT WAIT,         380 ->             39560020
TIMEOUT WAIT,         381 ->             39563280
TIMEOUT WAIT,         382 ->             39566540
TIMEOUT WAIT,         383 ->             39569800
TIMEOUT WAIT,         384 ->             39573060
TIMEOUT WAIT,         385 ->             39576320
TIMEOUT WAIT,         386 ->             39579580
TIMEOUT WAIT,         387 ->             39582840
TIMEOUT WAIT,         388 ->             39586100
TIMEOUT WAIT,         389 ->             39589360
TIMEOUT WAIT,         390 ->             39592620
TIMEOUT WAIT,         391 ->             39595880
TIMEOUT WAIT,         392 ->             39599140
TIMEOUT WAIT,         393 ->             39602400
TIMEOUT WAIT,         394 ->             39605660
TIMEOUT WAIT,         395 ->             39608920
TIMEOUT WAIT,         396 ->             39612180
TIMEOUT WAIT,         397 ->             39615440
TIMEOUT WAIT,         398 ->             39618700
TIMEOUT WAIT,         399 ->             39621960
TIMEOUT WAIT,         400 ->             39625220
TIMEOUT WAIT,         401 ->             39628480
TIMEOUT WAIT,         402 ->             39631740
TIMEOUT WAIT,         403 ->             39635000
TIMEOUT WAIT,         404 ->             39638260
TIMEOUT WAIT,         405 ->             39641520
TIMEOUT WAIT,         406 ->             39644780
TIMEOUT WAIT,         407 ->             39648040
TIMEOUT WAIT,         408 ->             39651300
TIMEOUT WAIT,         409 ->             39654560
TIMEOUT WAIT,         410 ->             39657820
TIMEOUT WAIT,         411 ->             39661080
TIMEOUT WAIT,         412 ->             39664340
TIMEOUT WAIT,         413 ->             39667600
TIMEOUT WAIT,         414 ->             39670860
TIMEOUT WAIT,         415 ->             39674120
TIMEOUT WAIT,         416 ->             39677380
TIMEOUT WAIT,         417 ->             39680640
TIMEOUT WAIT,         418 ->             39683900
TIMEOUT WAIT,         419 ->             39687160
TIMEOUT WAIT,         420 ->             39690420
TIMEOUT WAIT,         421 ->             39693680
TIMEOUT WAIT,         422 ->             39696940
TIMEOUT WAIT,         423 ->             39700200
TIMEOUT WAIT,         424 ->             39703460
TIMEOUT WAIT,         425 ->             39706720
TIMEOUT WAIT,         426 ->             39709980
TIMEOUT WAIT,         427 ->             39713240
TIMEOUT WAIT,         428 ->             39716500
TIMEOUT WAIT,         429 ->             39719760
TIMEOUT WAIT,         430 ->             39723020
TIMEOUT WAIT,         431 ->             39726280
TIMEOUT WAIT,         432 ->             39729540
TIMEOUT WAIT,         433 ->             39732800
TIMEOUT WAIT,         434 ->             39736060
TIMEOUT WAIT,         435 ->             39739320
TIMEOUT WAIT,         436 ->             39742580
TIMEOUT WAIT,         437 ->             39745840
TIMEOUT WAIT,         438 ->             39749100
TIMEOUT WAIT,         439 ->             39752360
TIMEOUT WAIT,         440 ->             39755620
TIMEOUT WAIT,         441 ->             39758880
TIMEOUT WAIT,         442 ->             39762140
TIMEOUT WAIT,         443 ->             39765400
TIMEOUT WAIT,         444 ->             39768660
TIMEOUT WAIT,         445 ->             39771920
TIMEOUT WAIT,         446 ->             39775180
TIMEOUT WAIT,         447 ->             39778440
TIMEOUT WAIT,         448 ->             39781700
TIMEOUT WAIT,         449 ->             39784960
TIMEOUT WAIT,         450 ->             39788220
TIMEOUT WAIT,         451 ->             39791480
TIMEOUT WAIT,         452 ->             39794740
TIMEOUT WAIT,         453 ->             39798000
TIMEOUT WAIT,         454 ->             39801260
TIMEOUT WAIT,         455 ->             39804520
TIMEOUT WAIT,         456 ->             39807780
TIMEOUT WAIT,         457 ->             39811040
TIMEOUT WAIT,         458 ->             39814300
TIMEOUT WAIT,         459 ->             39817560
TIMEOUT WAIT,         460 ->             39820820
TIMEOUT WAIT,         461 ->             39824080
TIMEOUT WAIT,         462 ->             39827340
TIMEOUT WAIT,         463 ->             39830600
TIMEOUT WAIT,         464 ->             39833860
TIMEOUT WAIT,         465 ->             39837120
TIMEOUT WAIT,         466 ->             39840380
TIMEOUT WAIT,         467 ->             39843640
TIMEOUT WAIT,         468 ->             39846900
TIMEOUT WAIT,         469 ->             39850160
TIMEOUT WAIT,         470 ->             39853420
TIMEOUT WAIT,         471 ->             39856680
TIMEOUT WAIT,         472 ->             39859940
TIMEOUT WAIT,         473 ->             39863200
TIMEOUT WAIT,         474 ->             39866460
TIMEOUT WAIT,         475 ->             39869720
TIMEOUT WAIT,         476 ->             39872980
TIMEOUT WAIT,         477 ->             39876240
TIMEOUT WAIT,         478 ->             39879500
TIMEOUT WAIT,         479 ->             39882760
TIMEOUT WAIT,         480 ->             39886020
TIMEOUT WAIT,         481 ->             39889280
TIMEOUT WAIT,         482 ->             39892540
TIMEOUT WAIT,         483 ->             39895800
TIMEOUT WAIT,         484 ->             39899060
TIMEOUT WAIT,         485 ->             39902320
TIMEOUT WAIT,         486 ->             39905580
TIMEOUT WAIT,         487 ->             39908840
TIMEOUT WAIT,         488 ->             39912100
TIMEOUT WAIT,         489 ->             39915360
TIMEOUT WAIT,         490 ->             39918620
TIMEOUT WAIT,         491 ->             39921880
TIMEOUT WAIT,         492 ->             39925140
TIMEOUT WAIT,         493 ->             39928400
TIMEOUT WAIT,         494 ->             39931660
TIMEOUT WAIT,         495 ->             39934920
TIMEOUT WAIT,         496 ->             39938180
TIMEOUT WAIT,         497 ->             39941440
TIMEOUT WAIT,         498 ->             39944700
TIMEOUT WAIT,         499 ->             39947960
TIMEOUT WAIT,         500 ->             39951220
TIMEOUT WAIT,         501 ->             39954480
TIMEOUT WAIT,         502 ->             39957740
TIMEOUT WAIT,         503 ->             39961000
TIMEOUT WAIT,         504 ->             39964260
TIMEOUT WAIT,         505 ->             39967520
TIMEOUT WAIT,         506 ->             39970780
TIMEOUT WAIT,         507 ->             39974040
TIMEOUT WAIT,         508 ->             39977300
TIMEOUT WAIT,         509 ->             39980560
TIMEOUT WAIT,         510 ->             39983820
TIMEOUT WAIT,         511 ->             39987080
TIMEOUT WAIT,         512 ->             39990340
TIMEOUT WAIT,         513 ->             39993600
TIMEOUT WAIT,         514 ->             39996860
TIMEOUT WAIT,         515 ->             40000120
TIMEOUT WAIT,         516 ->             40003380
TIMEOUT WAIT,         517 ->             40006640
TIMEOUT WAIT,         518 ->             40009900
TIMEOUT WAIT,         519 ->             40013160
TIMEOUT WAIT,         520 ->             40016420
TIMEOUT WAIT,         521 ->             40019680
TIMEOUT WAIT,         522 ->             40022940
TIMEOUT WAIT,         523 ->             40026200
TIMEOUT WAIT,         524 ->             40029460
TIMEOUT WAIT,         525 ->             40032720
TIMEOUT WAIT,         526 ->             40035980
TIMEOUT WAIT,         527 ->             40039240
TIMEOUT WAIT,         528 ->             40042500
TIMEOUT WAIT,         529 ->             40045760
TIMEOUT WAIT,         530 ->             40049020
TIMEOUT WAIT,         531 ->             40052280
TIMEOUT WAIT,         532 ->             40055540
TIMEOUT WAIT,         533 ->             40058800
TIMEOUT WAIT,         534 ->             40062060
TIMEOUT WAIT,         535 ->             40065320
TIMEOUT WAIT,         536 ->             40068580
TIMEOUT WAIT,         537 ->             40071840
TIMEOUT WAIT,         538 ->             40075100
TIMEOUT WAIT,         539 ->             40078360
TIMEOUT WAIT,         540 ->             40081620
TIMEOUT WAIT,         541 ->             40084880
TIMEOUT WAIT,         542 ->             40088140
TIMEOUT WAIT,         543 ->             40091400
TIMEOUT WAIT,         544 ->             40094660
TIMEOUT WAIT,         545 ->             40097920
TIMEOUT WAIT,         546 ->             40101180
TIMEOUT WAIT,         547 ->             40104440
TIMEOUT WAIT,         548 ->             40107700
TIMEOUT WAIT,         549 ->             40110960
TIMEOUT WAIT,         550 ->             40114220
TIMEOUT WAIT,         551 ->             40117480
TIMEOUT WAIT,         552 ->             40120740
TIMEOUT WAIT,         553 ->             40124000
TIMEOUT WAIT,         554 ->             40127260
TIMEOUT WAIT,         555 ->             40130520
TIMEOUT WAIT,         556 ->             40133780
TIMEOUT WAIT,         557 ->             40137040
TIMEOUT WAIT,         558 ->             40140300
TIMEOUT WAIT,         559 ->             40143560
TIMEOUT WAIT,         560 ->             40146820
TIMEOUT WAIT,         561 ->             40150080
TIMEOUT WAIT,         562 ->             40153340
TIMEOUT WAIT,         563 ->             40156600
TIMEOUT WAIT,         564 ->             40159860
TIMEOUT WAIT,         565 ->             40163120
TIMEOUT WAIT,         566 ->             40166380
TIMEOUT WAIT,         567 ->             40169640
TIMEOUT WAIT,         568 ->             40172900
TIMEOUT WAIT,         569 ->             40176160
TIMEOUT WAIT,         570 ->             40179420
TIMEOUT WAIT,         571 ->             40182680
TIMEOUT WAIT,         572 ->             40185940
TIMEOUT WAIT,         573 ->             40189200
TIMEOUT WAIT,         574 ->             40192460
TIMEOUT WAIT,         575 ->             40195720
TIMEOUT WAIT,         576 ->             40198980
TIMEOUT WAIT,         577 ->             40202240
TIMEOUT WAIT,         578 ->             40205500
TIMEOUT WAIT,         579 ->             40208760
TIMEOUT WAIT,         580 ->             40212020
TIMEOUT WAIT,         581 ->             40215280
TIMEOUT WAIT,         582 ->             40218540
TIMEOUT WAIT,         583 ->             40221800
TIMEOUT WAIT,         584 ->             40225060
TIMEOUT WAIT,         585 ->             40228320
TIMEOUT WAIT,         586 ->             40231580
TIMEOUT WAIT,         587 ->             40234840
TIMEOUT WAIT,         588 ->             40238100
TIMEOUT WAIT,         589 ->             40241360
TIMEOUT WAIT,         590 ->             40244620
TIMEOUT WAIT,         591 ->             40247880
TIMEOUT WAIT,         592 ->             40251140
TIMEOUT WAIT,         593 ->             40254400
TIMEOUT WAIT,         594 ->             40257660
TIMEOUT WAIT,         595 ->             40260920
TIMEOUT WAIT,         596 ->             40264180
TIMEOUT WAIT,         597 ->             40267440
TIMEOUT WAIT,         598 ->             40270700
TIMEOUT WAIT,         599 ->             40273960
TIMEOUT WAIT,         600 ->             40277220
TIMEOUT WAIT,         601 ->             40280480
TIMEOUT WAIT,         602 ->             40283740
TIMEOUT WAIT,         603 ->             40287000
TIMEOUT WAIT,         604 ->             40290260
TIMEOUT WAIT,         605 ->             40293520
TIMEOUT WAIT,         606 ->             40296780
TIMEOUT WAIT,         607 ->             40300040
TIMEOUT WAIT,         608 ->             40303300
TIMEOUT WAIT,         609 ->             40306560
TIMEOUT WAIT,         610 ->             40309820
TIMEOUT WAIT,         611 ->             40313080
TIMEOUT WAIT,         612 ->             40316340
TIMEOUT WAIT,         613 ->             40319600
TIMEOUT WAIT,         614 ->             40322860
TIMEOUT WAIT,         615 ->             40326120
TIMEOUT WAIT,         616 ->             40329380
TIMEOUT WAIT,         617 ->             40332640
TIMEOUT WAIT,         618 ->             40335900
TIMEOUT WAIT,         619 ->             40339160
TIMEOUT WAIT,         620 ->             40342420
TIMEOUT WAIT,         621 ->             40345680
TIMEOUT WAIT,         622 ->             40348940
TIMEOUT WAIT,         623 ->             40352200
TIMEOUT WAIT,         624 ->             40355460
TIMEOUT WAIT,         625 ->             40358720
TIMEOUT WAIT,         626 ->             40361980
TIMEOUT WAIT,         627 ->             40365240
TIMEOUT WAIT,         628 ->             40368500
TIMEOUT WAIT,         629 ->             40371760
TIMEOUT WAIT,         630 ->             40375020
TIMEOUT WAIT,         631 ->             40378280
TIMEOUT WAIT,         632 ->             40381540
TIMEOUT WAIT,         633 ->             40384800
TIMEOUT WAIT,         634 ->             40388060
TIMEOUT WAIT,         635 ->             40391320
TIMEOUT WAIT,         636 ->             40394580
TIMEOUT WAIT,         637 ->             40397840
TIMEOUT WAIT,         638 ->             40401100
TIMEOUT WAIT,         639 ->             40404360
TIMEOUT WAIT,         640 ->             40407620
TIMEOUT WAIT,         641 ->             40410880
TIMEOUT WAIT,         642 ->             40414140
TIMEOUT WAIT,         643 ->             40417400
TIMEOUT WAIT,         644 ->             40420660
TIMEOUT WAIT,         645 ->             40423920
TIMEOUT WAIT,         646 ->             40427180
TIMEOUT WAIT,         647 ->             40430440
TIMEOUT WAIT,         648 ->             40433700
TIMEOUT WAIT,         649 ->             40436960
TIMEOUT WAIT,         650 ->             40440220
TIMEOUT WAIT,         651 ->             40443480
TIMEOUT WAIT,         652 ->             40446740
TIMEOUT WAIT,         653 ->             40450000
TIMEOUT WAIT,         654 ->             40453260
TIMEOUT WAIT,         655 ->             40456520
TIMEOUT WAIT,         656 ->             40459780
TIMEOUT WAIT,         657 ->             40463040
TIMEOUT WAIT,         658 ->             40466300
TIMEOUT WAIT,         659 ->             40469560
TIMEOUT WAIT,         660 ->             40472820
TIMEOUT WAIT,         661 ->             40476080
TIMEOUT WAIT,         662 ->             40479340
TIMEOUT WAIT,         663 ->             40482600
TIMEOUT WAIT,         664 ->             40485860
TIMEOUT WAIT,         665 ->             40489120
TIMEOUT WAIT,         666 ->             40492380
TIMEOUT WAIT,         667 ->             40495640
TIMEOUT WAIT,         668 ->             40498900
TIMEOUT WAIT,         669 ->             40502160
TIMEOUT WAIT,         670 ->             40505420
TIMEOUT WAIT,         671 ->             40508680
TIMEOUT WAIT,         672 ->             40511940
TIMEOUT WAIT,         673 ->             40515200
TIMEOUT WAIT,         674 ->             40518460
TIMEOUT WAIT,         675 ->             40521720
TIMEOUT WAIT,         676 ->             40524980
TIMEOUT WAIT,         677 ->             40528240
TIMEOUT WAIT,         678 ->             40531500
TIMEOUT WAIT,         679 ->             40534760
TIMEOUT WAIT,         680 ->             40538020
TIMEOUT WAIT,         681 ->             40541280
TIMEOUT WAIT,         682 ->             40544540
TIMEOUT WAIT,         683 ->             40547800
TIMEOUT WAIT,         684 ->             40551060
TIMEOUT WAIT,         685 ->             40554320
TIMEOUT WAIT,         686 ->             40557580
TIMEOUT WAIT,         687 ->             40560840
TIMEOUT WAIT,         688 ->             40564100
TIMEOUT WAIT,         689 ->             40567360
TIMEOUT WAIT,         690 ->             40570620
TIMEOUT WAIT,         691 ->             40573880
TIMEOUT WAIT,         692 ->             40577140
TIMEOUT WAIT,         693 ->             40580400
TIMEOUT WAIT,         694 ->             40583660
TIMEOUT WAIT,         695 ->             40586920
TIMEOUT WAIT,         696 ->             40590180
TIMEOUT WAIT,         697 ->             40593440
TIMEOUT WAIT,         698 ->             40596700
TIMEOUT WAIT,         699 ->             40599960
TIMEOUT WAIT,         700 ->             40603220
TIMEOUT WAIT,         701 ->             40606480
TIMEOUT WAIT,         702 ->             40609740
TIMEOUT WAIT,         703 ->             40613000
TIMEOUT WAIT,         704 ->             40616260
TIMEOUT WAIT,         705 ->             40619520
TIMEOUT WAIT,         706 ->             40622780
TIMEOUT WAIT,         707 ->             40626040
TIMEOUT WAIT,         708 ->             40629300
TIMEOUT WAIT,         709 ->             40632560
TIMEOUT WAIT,         710 ->             40635820
TIMEOUT WAIT,         711 ->             40639080
TIMEOUT WAIT,         712 ->             40642340
TIMEOUT WAIT,         713 ->             40645600
TIMEOUT WAIT,         714 ->             40648860
TIMEOUT WAIT,         715 ->             40652120
TIMEOUT WAIT,         716 ->             40655380
TIMEOUT WAIT,         717 ->             40658640
TIMEOUT WAIT,         718 ->             40661900
TIMEOUT WAIT,         719 ->             40665160
TIMEOUT WAIT,         720 ->             40668420
TIMEOUT WAIT,         721 ->             40671680
TIMEOUT WAIT,         722 ->             40674940
TIMEOUT WAIT,         723 ->             40678200
TIMEOUT WAIT,         724 ->             40681460
TIMEOUT WAIT,         725 ->             40684720
TIMEOUT WAIT,         726 ->             40687980
TIMEOUT WAIT,         727 ->             40691240
TIMEOUT WAIT,         728 ->             40694500
TIMEOUT WAIT,         729 ->             40697760
TIMEOUT WAIT,         730 ->             40701020
TIMEOUT WAIT,         731 ->             40704280
TIMEOUT WAIT,         732 ->             40707540
TIMEOUT WAIT,         733 ->             40710800
TIMEOUT WAIT,         734 ->             40714060
TIMEOUT WAIT,         735 ->             40717320
TIMEOUT WAIT,         736 ->             40720580
TIMEOUT WAIT,         737 ->             40723840
TIMEOUT WAIT,         738 ->             40727100
TIMEOUT WAIT,         739 ->             40730360
TIMEOUT WAIT,         740 ->             40733620
TIMEOUT WAIT,         741 ->             40736880
TIMEOUT WAIT,         742 ->             40740140
TIMEOUT WAIT,         743 ->             40743400
TIMEOUT WAIT,         744 ->             40746660
TIMEOUT WAIT,         745 ->             40749920
TIMEOUT WAIT,         746 ->             40753180
TIMEOUT WAIT,         747 ->             40756440
TIMEOUT WAIT,         748 ->             40759700
TIMEOUT WAIT,         749 ->             40762960
TIMEOUT WAIT,         750 ->             40766220
TIMEOUT WAIT,         751 ->             40769480
TIMEOUT WAIT,         752 ->             40772740
TIMEOUT WAIT,         753 ->             40776000
TIMEOUT WAIT,         754 ->             40779260
TIMEOUT WAIT,         755 ->             40782520
TIMEOUT WAIT,         756 ->             40785780
TIMEOUT WAIT,         757 ->             40789040
TIMEOUT WAIT,         758 ->             40792300
TIMEOUT WAIT,         759 ->             40795560
TIMEOUT WAIT,         760 ->             40798820
TIMEOUT WAIT,         761 ->             40802080
TIMEOUT WAIT,         762 ->             40805340
TIMEOUT WAIT,         763 ->             40808600
TIMEOUT WAIT,         764 ->             40811860
TIMEOUT WAIT,         765 ->             40815120
TIMEOUT WAIT,         766 ->             40818380
TIMEOUT WAIT,         767 ->             40821640
TIMEOUT WAIT,         768 ->             40824900
TIMEOUT WAIT,         769 ->             40828160
TIMEOUT WAIT,         770 ->             40831420
TIMEOUT WAIT,         771 ->             40834680
TIMEOUT WAIT,         772 ->             40837940
TIMEOUT WAIT,         773 ->             40841200
TIMEOUT WAIT,         774 ->             40844460
TIMEOUT WAIT,         775 ->             40847720
TIMEOUT WAIT,         776 ->             40850980
TIMEOUT WAIT,         777 ->             40854240
TIMEOUT WAIT,         778 ->             40857500
TIMEOUT WAIT,         779 ->             40860760
TIMEOUT WAIT,         780 ->             40864020
TIMEOUT WAIT,         781 ->             40867280
TIMEOUT WAIT,         782 ->             40870540
TIMEOUT WAIT,         783 ->             40873800
TIMEOUT WAIT,         784 ->             40877060
TIMEOUT WAIT,         785 ->             40880320
TIMEOUT WAIT,         786 ->             40883580
TIMEOUT WAIT,         787 ->             40886840
TIMEOUT WAIT,         788 ->             40890100
TIMEOUT WAIT,         789 ->             40893360
TIMEOUT WAIT,         790 ->             40896620
TIMEOUT WAIT,         791 ->             40899880
TIMEOUT WAIT,         792 ->             40903140
TIMEOUT WAIT,         793 ->             40906400
TIMEOUT WAIT,         794 ->             40909660
TIMEOUT WAIT,         795 ->             40912920
TIMEOUT WAIT,         796 ->             40916180
TIMEOUT WAIT,         797 ->             40919440
TIMEOUT WAIT,         798 ->             40922700
TIMEOUT WAIT,         799 ->             40925960
TIMEOUT WAIT,         800 ->             40929220
TIMEOUT WAIT,         801 ->             40932480
TIMEOUT WAIT,         802 ->             40935740
TIMEOUT WAIT,         803 ->             40939000
TIMEOUT WAIT,         804 ->             40942260
TIMEOUT WAIT,         805 ->             40945520
TIMEOUT WAIT,         806 ->             40948780
TIMEOUT WAIT,         807 ->             40952040
TIMEOUT WAIT,         808 ->             40955300
TIMEOUT WAIT,         809 ->             40958560
TIMEOUT WAIT,         810 ->             40961820
TIMEOUT WAIT,         811 ->             40965080
TIMEOUT WAIT,         812 ->             40968340
TIMEOUT WAIT,         813 ->             40971600
TIMEOUT WAIT,         814 ->             40974860
TIMEOUT WAIT,         815 ->             40978120
TIMEOUT WAIT,         816 ->             40981380
TIMEOUT WAIT,         817 ->             40984640
TIMEOUT WAIT,         818 ->             40987900
TIMEOUT WAIT,         819 ->             40991160
TIMEOUT WAIT,         820 ->             40994420
TIMEOUT WAIT,         821 ->             40997680
TIMEOUT WAIT,         822 ->             41000940
TIMEOUT WAIT,         823 ->             41004200
TIMEOUT WAIT,         824 ->             41007460
TIMEOUT WAIT,         825 ->             41010720
TIMEOUT WAIT,         826 ->             41013980
TIMEOUT WAIT,         827 ->             41017240
TIMEOUT WAIT,         828 ->             41020500
TIMEOUT WAIT,         829 ->             41023760
TIMEOUT WAIT,         830 ->             41027020
TIMEOUT WAIT,         831 ->             41030280
TIMEOUT WAIT,         832 ->             41033540
TIMEOUT WAIT,         833 ->             41036800
TIMEOUT WAIT,         834 ->             41040060
TIMEOUT WAIT,         835 ->             41043320
TIMEOUT WAIT,         836 ->             41046580
TIMEOUT WAIT,         837 ->             41049840
TIMEOUT WAIT,         838 ->             41053100
TIMEOUT WAIT,         839 ->             41056360
TIMEOUT WAIT,         840 ->             41059620
TIMEOUT WAIT,         841 ->             41062880
TIMEOUT WAIT,         842 ->             41066140
TIMEOUT WAIT,         843 ->             41069400
TIMEOUT WAIT,         844 ->             41072660
TIMEOUT WAIT,         845 ->             41075920
TIMEOUT WAIT,         846 ->             41079180
TIMEOUT WAIT,         847 ->             41082440
TIMEOUT WAIT,         848 ->             41085700
TIMEOUT WAIT,         849 ->             41088960
TIMEOUT WAIT,         850 ->             41092220
TIMEOUT WAIT,         851 ->             41095480
TIMEOUT WAIT,         852 ->             41098740
TIMEOUT WAIT,         853 ->             41102000
TIMEOUT WAIT,         854 ->             41105260
TIMEOUT WAIT,         855 ->             41108520
TIMEOUT WAIT,         856 ->             41111780
TIMEOUT WAIT,         857 ->             41115040
TIMEOUT WAIT,         858 ->             41118300
TIMEOUT WAIT,         859 ->             41121560
TIMEOUT WAIT,         860 ->             41124820
TIMEOUT WAIT,         861 ->             41128080
TIMEOUT WAIT,         862 ->             41131340
TIMEOUT WAIT,         863 ->             41134600
TIMEOUT WAIT,         864 ->             41137860
TIMEOUT WAIT,         865 ->             41141120
TIMEOUT WAIT,         866 ->             41144380
TIMEOUT WAIT,         867 ->             41147640
TIMEOUT WAIT,         868 ->             41150900
TIMEOUT WAIT,         869 ->             41154160
TIMEOUT WAIT,         870 ->             41157420
TIMEOUT WAIT,         871 ->             41160680
TIMEOUT WAIT,         872 ->             41163940
TIMEOUT WAIT,         873 ->             41167200
TIMEOUT WAIT,         874 ->             41170460
TIMEOUT WAIT,         875 ->             41173720
TIMEOUT WAIT,         876 ->             41176980
TIMEOUT WAIT,         877 ->             41180240
TIMEOUT WAIT,         878 ->             41183500
TIMEOUT WAIT,         879 ->             41186760
TIMEOUT WAIT,         880 ->             41190020
TIMEOUT WAIT,         881 ->             41193280
TIMEOUT WAIT,         882 ->             41196540
TIMEOUT WAIT,         883 ->             41199800
TIMEOUT WAIT,         884 ->             41203060
TIMEOUT WAIT,         885 ->             41206320
TIMEOUT WAIT,         886 ->             41209580
TIMEOUT WAIT,         887 ->             41212840
TIMEOUT WAIT,         888 ->             41216100
TIMEOUT WAIT,         889 ->             41219360
TIMEOUT WAIT,         890 ->             41222620
TIMEOUT WAIT,         891 ->             41225880
TIMEOUT WAIT,         892 ->             41229140
TIMEOUT WAIT,         893 ->             41232400
TIMEOUT WAIT,         894 ->             41235660
TIMEOUT WAIT,         895 ->             41238920
TIMEOUT WAIT,         896 ->             41242180
TIMEOUT WAIT,         897 ->             41245440
TIMEOUT WAIT,         898 ->             41248700
TIMEOUT WAIT,         899 ->             41251960
TIMEOUT WAIT,         900 ->             41255220
TIMEOUT WAIT,         901 ->             41258480
TIMEOUT WAIT,         902 ->             41261740
TIMEOUT WAIT,         903 ->             41265000
TIMEOUT WAIT,         904 ->             41268260
TIMEOUT WAIT,         905 ->             41271520
TIMEOUT WAIT,         906 ->             41274780
TIMEOUT WAIT,         907 ->             41278040
TIMEOUT WAIT,         908 ->             41281300
TIMEOUT WAIT,         909 ->             41284560
TIMEOUT WAIT,         910 ->             41287820
TIMEOUT WAIT,         911 ->             41291080
TIMEOUT WAIT,         912 ->             41294340
TIMEOUT WAIT,         913 ->             41297600
TIMEOUT WAIT,         914 ->             41300860
TIMEOUT WAIT,         915 ->             41304120
TIMEOUT WAIT,         916 ->             41307380
TIMEOUT WAIT,         917 ->             41310640
TIMEOUT WAIT,         918 ->             41313900
TIMEOUT WAIT,         919 ->             41317160
TIMEOUT WAIT,         920 ->             41320420
TIMEOUT WAIT,         921 ->             41323680
TIMEOUT WAIT,         922 ->             41326940
TIMEOUT WAIT,         923 ->             41330200
TIMEOUT WAIT,         924 ->             41333460
TIMEOUT WAIT,         925 ->             41336720
TIMEOUT WAIT,         926 ->             41339980
TIMEOUT WAIT,         927 ->             41343240
TIMEOUT WAIT,         928 ->             41346500
TIMEOUT WAIT,         929 ->             41349760
TIMEOUT WAIT,         930 ->             41353020
TIMEOUT WAIT,         931 ->             41356280
TIMEOUT WAIT,         932 ->             41359540
TIMEOUT WAIT,         933 ->             41362800
TIMEOUT WAIT,         934 ->             41366060
TIMEOUT WAIT,         935 ->             41369320
TIMEOUT WAIT,         936 ->             41372580
TIMEOUT WAIT,         937 ->             41375840
TIMEOUT WAIT,         938 ->             41379100
TIMEOUT WAIT,         939 ->             41382360
TIMEOUT WAIT,         940 ->             41385620
TIMEOUT WAIT,         941 ->             41388880
TIMEOUT WAIT,         942 ->             41392140
TIMEOUT WAIT,         943 ->             41395400
TIMEOUT WAIT,         944 ->             41398660
TIMEOUT WAIT,         945 ->             41401920
TIMEOUT WAIT,         946 ->             41405180
TIMEOUT WAIT,         947 ->             41408440
TIMEOUT WAIT,         948 ->             41411700
TIMEOUT WAIT,         949 ->             41414960
TIMEOUT WAIT,         950 ->             41418220
TIMEOUT WAIT,         951 ->             41421480
TIMEOUT WAIT,         952 ->             41424740
TIMEOUT WAIT,         953 ->             41428000
TIMEOUT WAIT,         954 ->             41431260
TIMEOUT WAIT,         955 ->             41434520
TIMEOUT WAIT,         956 ->             41437780
TIMEOUT WAIT,         957 ->             41441040
TIMEOUT WAIT,         958 ->             41444300
TIMEOUT WAIT,         959 ->             41447560
TIMEOUT WAIT,         960 ->             41450820
TIMEOUT WAIT,         961 ->             41454080
TIMEOUT WAIT,         962 ->             41457340
TIMEOUT WAIT,         963 ->             41460600
TIMEOUT WAIT,         964 ->             41463860
TIMEOUT WAIT,         965 ->             41467120
TIMEOUT WAIT,         966 ->             41470380
TIMEOUT WAIT,         967 ->             41473640
TIMEOUT WAIT,         968 ->             41476900
TIMEOUT WAIT,         969 ->             41480160
TIMEOUT WAIT,         970 ->             41483420
TIMEOUT WAIT,         971 ->             41486680
TIMEOUT WAIT,         972 ->             41489940
TIMEOUT WAIT,         973 ->             41493200
TIMEOUT WAIT,         974 ->             41496460
TIMEOUT WAIT,         975 ->             41499720
TIMEOUT WAIT,         976 ->             41502980
TIMEOUT WAIT,         977 ->             41506240
TIMEOUT WAIT,         978 ->             41509500
TIMEOUT WAIT,         979 ->             41512760
TIMEOUT WAIT,         980 ->             41516020
TIMEOUT WAIT,         981 ->             41519280
TIMEOUT WAIT,         982 ->             41522540
TIMEOUT WAIT,         983 ->             41525800
TIMEOUT WAIT,         984 ->             41529060
TIMEOUT WAIT,         985 ->             41532320
TIMEOUT WAIT,         986 ->             41535580
TIMEOUT WAIT,         987 ->             41538840
TIMEOUT WAIT,         988 ->             41542100
TIMEOUT WAIT,         989 ->             41545360
TIMEOUT WAIT,         990 ->             41548620
TIMEOUT WAIT,         991 ->             41551880
TIMEOUT WAIT,         992 ->             41555140
TIMEOUT WAIT,         993 ->             41558400
TIMEOUT WAIT,         994 ->             41561660
TIMEOUT WAIT,         995 ->             41564920
TIMEOUT WAIT,         996 ->             41568180
TIMEOUT WAIT,         997 ->             41571440
TIMEOUT WAIT,         998 ->             41574700
TIMEOUT WAIT,         999 ->             41577960
TIMEOUT WAIT,        1000 ->             41581220
TIMEOUT WAIT,        1001 ->             41584480
TIMEOUT WAIT,        1002 ->             41587740
TIMEOUT WAIT,        1003 ->             41591000
TIMEOUT WAIT,        1004 ->             41594260
TIMEOUT WAIT,        1005 ->             41597520
TIMEOUT WAIT,        1006 ->             41600780
TIMEOUT WAIT,        1007 ->             41604040
TIMEOUT WAIT,        1008 ->             41607300
TIMEOUT WAIT,        1009 ->             41610560
TIMEOUT WAIT,        1010 ->             41613820
TIMEOUT WAIT,        1011 ->             41617080
TIMEOUT WAIT,        1012 ->             41620340
TIMEOUT WAIT,        1013 ->             41623600
TIMEOUT WAIT,        1014 ->             41626860
TIMEOUT WAIT,        1015 ->             41630120
TIMEOUT WAIT,        1016 ->             41633380
TIMEOUT WAIT,        1017 ->             41636640
TIMEOUT WAIT,        1018 ->             41639900
TIMEOUT WAIT,        1019 ->             41643160
TIMEOUT WAIT,        1020 ->             41646420
TIMEOUT WAIT,        1021 ->             41649680
TIMEOUT WAIT,        1022 ->             41652940
TIMEOUT WAIT,        1023 ->             41656200
TIMEOUT WAIT,        1024 ->             41659460
TIMEOUT WAIT,        1025 ->             41662720
TIMEOUT WAIT,        1026 ->             41665980
TIMEOUT WAIT,        1027 ->             41669240
TIMEOUT WAIT,        1028 ->             41672500
TIMEOUT WAIT,        1029 ->             41675760
TIMEOUT WAIT,        1030 ->             41679020
TIMEOUT WAIT,        1031 ->             41682280
TIMEOUT WAIT,        1032 ->             41685540
TIMEOUT WAIT,        1033 ->             41688800
TIMEOUT WAIT,        1034 ->             41692060
TIMEOUT WAIT,        1035 ->             41695320
TIMEOUT WAIT,        1036 ->             41698580
TIMEOUT WAIT,        1037 ->             41701840
TIMEOUT WAIT,        1038 ->             41705100
TIMEOUT WAIT,        1039 ->             41708360
TIMEOUT WAIT,        1040 ->             41711620
TIMEOUT WAIT,        1041 ->             41714880
TIMEOUT WAIT,        1042 ->             41718140
TIMEOUT WAIT,        1043 ->             41721400
TIMEOUT WAIT,        1044 ->             41724660
TIMEOUT WAIT,        1045 ->             41727920
TIMEOUT WAIT,        1046 ->             41731180
TIMEOUT WAIT,        1047 ->             41734440
TIMEOUT WAIT,        1048 ->             41737700
TIMEOUT WAIT,        1049 ->             41740960
TIMEOUT WAIT,        1050 ->             41744220
TIMEOUT WAIT,        1051 ->             41747480
TIMEOUT WAIT,        1052 ->             41750740
TIMEOUT WAIT,        1053 ->             41754000
TIMEOUT WAIT,        1054 ->             41757260
TIMEOUT WAIT,        1055 ->             41760520
TIMEOUT WAIT,        1056 ->             41763780
TIMEOUT WAIT,        1057 ->             41767040
TIMEOUT WAIT,        1058 ->             41770300
TIMEOUT WAIT,        1059 ->             41773560
TIMEOUT WAIT,        1060 ->             41776820
TIMEOUT WAIT,        1061 ->             41780080
TIMEOUT WAIT,        1062 ->             41783340
TIMEOUT WAIT,        1063 ->             41786600
TIMEOUT WAIT,        1064 ->             41789860
TIMEOUT WAIT,        1065 ->             41793120
TIMEOUT WAIT,        1066 ->             41796380
TIMEOUT WAIT,        1067 ->             41799640
TIMEOUT WAIT,        1068 ->             41802900
TIMEOUT WAIT,        1069 ->             41806160
TIMEOUT WAIT,        1070 ->             41809420
TIMEOUT WAIT,        1071 ->             41812680
TIMEOUT WAIT,        1072 ->             41815940
TIMEOUT WAIT,        1073 ->             41819200
TIMEOUT WAIT,        1074 ->             41822460
TIMEOUT WAIT,        1075 ->             41825720
TIMEOUT WAIT,        1076 ->             41828980
TIMEOUT WAIT,        1077 ->             41832240
TIMEOUT WAIT,        1078 ->             41835500
TIMEOUT WAIT,        1079 ->             41838760
TIMEOUT WAIT,        1080 ->             41842020
TIMEOUT WAIT,        1081 ->             41845280
TIMEOUT WAIT,        1082 ->             41848540
TIMEOUT WAIT,        1083 ->             41851800
TIMEOUT WAIT,        1084 ->             41855060
TIMEOUT WAIT,        1085 ->             41858320
TIMEOUT WAIT,        1086 ->             41861580
TIMEOUT WAIT,        1087 ->             41864840
TIMEOUT WAIT,        1088 ->             41868100
TIMEOUT WAIT,        1089 ->             41871360
TIMEOUT WAIT,        1090 ->             41874620
TIMEOUT WAIT,        1091 ->             41877880
TIMEOUT WAIT,        1092 ->             41881140
TIMEOUT WAIT,        1093 ->             41884400
TIMEOUT WAIT,        1094 ->             41887660
TIMEOUT WAIT,        1095 ->             41890920
TIMEOUT WAIT,        1096 ->             41894180
TIMEOUT WAIT,        1097 ->             41897440
TIMEOUT WAIT,        1098 ->             41900700
TIMEOUT WAIT,        1099 ->             41903960
TIMEOUT WAIT,        1100 ->             41907220
TIMEOUT WAIT,        1101 ->             41910480
TIMEOUT WAIT,        1102 ->             41913740
TIMEOUT WAIT,        1103 ->             41917000
TIMEOUT WAIT,        1104 ->             41920260
TIMEOUT WAIT,        1105 ->             41923520
TIMEOUT WAIT,        1106 ->             41926780
TIMEOUT WAIT,        1107 ->             41930040
TIMEOUT WAIT,        1108 ->             41933300
TIMEOUT WAIT,        1109 ->             41936560
TIMEOUT WAIT,        1110 ->             41939820
TIMEOUT WAIT,        1111 ->             41943080
TIMEOUT WAIT,        1112 ->             41946340
TIMEOUT WAIT,        1113 ->             41949600
TIMEOUT WAIT,        1114 ->             41952860
TIMEOUT WAIT,        1115 ->             41956120
TIMEOUT WAIT,        1116 ->             41959380
TIMEOUT WAIT,        1117 ->             41962640
TIMEOUT WAIT,        1118 ->             41965900
TIMEOUT WAIT,        1119 ->             41969160
TIMEOUT WAIT,        1120 ->             41972420
TIMEOUT WAIT,        1121 ->             41975680
TIMEOUT WAIT,        1122 ->             41978940
TIMEOUT WAIT,        1123 ->             41982200
TIMEOUT WAIT,        1124 ->             41985460
TIMEOUT WAIT,        1125 ->             41988720
TIMEOUT WAIT,        1126 ->             41991980
TIMEOUT WAIT,        1127 ->             41995240
TIMEOUT WAIT,        1128 ->             41998500
TIMEOUT WAIT,        1129 ->             42001760
TIMEOUT WAIT,        1130 ->             42005020
TIMEOUT WAIT,        1131 ->             42008280
TIMEOUT WAIT,        1132 ->             42011540
TIMEOUT WAIT,        1133 ->             42014800
TIMEOUT WAIT,        1134 ->             42018060
TIMEOUT WAIT,        1135 ->             42021320
TIMEOUT WAIT,        1136 ->             42024580
TIMEOUT WAIT,        1137 ->             42027840
TIMEOUT WAIT,        1138 ->             42031100
TIMEOUT WAIT,        1139 ->             42034360
TIMEOUT WAIT,        1140 ->             42037620
TIMEOUT WAIT,        1141 ->             42040880
TIMEOUT WAIT,        1142 ->             42044140
TIMEOUT WAIT,        1143 ->             42047400
TIMEOUT WAIT,        1144 ->             42050660
TIMEOUT WAIT,        1145 ->             42053920
TIMEOUT WAIT,        1146 ->             42057180
TIMEOUT WAIT,        1147 ->             42060440
TIMEOUT WAIT,        1148 ->             42063700
TIMEOUT WAIT,        1149 ->             42066960
TIMEOUT WAIT,        1150 ->             42070220
TIMEOUT WAIT,        1151 ->             42073480
TIMEOUT WAIT,        1152 ->             42076740
TIMEOUT WAIT,        1153 ->             42080000
TIMEOUT WAIT,        1154 ->             42083260
TIMEOUT WAIT,        1155 ->             42086520
TIMEOUT WAIT,        1156 ->             42089780
TIMEOUT WAIT,        1157 ->             42093040
TIMEOUT WAIT,        1158 ->             42096300
TIMEOUT WAIT,        1159 ->             42099560
TIMEOUT WAIT,        1160 ->             42102820
TIMEOUT WAIT,        1161 ->             42106080
TIMEOUT WAIT,        1162 ->             42109340
TIMEOUT WAIT,        1163 ->             42112600
TIMEOUT WAIT,        1164 ->             42115860
TIMEOUT WAIT,        1165 ->             42119120
TIMEOUT WAIT,        1166 ->             42122380
TIMEOUT WAIT,        1167 ->             42125640
TIMEOUT WAIT,        1168 ->             42128900
TIMEOUT WAIT,        1169 ->             42132160
TIMEOUT WAIT,        1170 ->             42135420
TIMEOUT WAIT,        1171 ->             42138680
TIMEOUT WAIT,        1172 ->             42141940
TIMEOUT WAIT,        1173 ->             42145200
TIMEOUT WAIT,        1174 ->             42148460
TIMEOUT WAIT,        1175 ->             42151720
TIMEOUT WAIT,        1176 ->             42154980
TIMEOUT WAIT,        1177 ->             42158240
TIMEOUT WAIT,        1178 ->             42161500
TIMEOUT WAIT,        1179 ->             42164760
TIMEOUT WAIT,        1180 ->             42168020
TIMEOUT WAIT,        1181 ->             42171280
TIMEOUT WAIT,        1182 ->             42174540
TIMEOUT WAIT,        1183 ->             42177800
TIMEOUT WAIT,        1184 ->             42181060
TIMEOUT WAIT,        1185 ->             42184320
TIMEOUT WAIT,        1186 ->             42187580
TIMEOUT WAIT,        1187 ->             42190840
TIMEOUT WAIT,        1188 ->             42194100
TIMEOUT WAIT,        1189 ->             42197360
TIMEOUT WAIT,        1190 ->             42200620
TIMEOUT WAIT,        1191 ->             42203880
TIMEOUT WAIT,        1192 ->             42207140
TIMEOUT WAIT,        1193 ->             42210400
TIMEOUT WAIT,        1194 ->             42213660
TIMEOUT WAIT,        1195 ->             42216920
TIMEOUT WAIT,        1196 ->             42220180
TIMEOUT WAIT,        1197 ->             42223440
TIMEOUT WAIT,        1198 ->             42226700
TIMEOUT WAIT,        1199 ->             42229960
TIMEOUT WAIT,        1200 ->             42233220
TIMEOUT WAIT,        1201 ->             42236480
TIMEOUT WAIT,        1202 ->             42239740
TIMEOUT WAIT,        1203 ->             42243000
TIMEOUT WAIT,        1204 ->             42246260
TIMEOUT WAIT,        1205 ->             42249520
TIMEOUT WAIT,        1206 ->             42252780
TIMEOUT WAIT,        1207 ->             42256040
TIMEOUT WAIT,        1208 ->             42259300
TIMEOUT WAIT,        1209 ->             42262560
TIMEOUT WAIT,        1210 ->             42265820
TIMEOUT WAIT,        1211 ->             42269080
TIMEOUT WAIT,        1212 ->             42272340
TIMEOUT WAIT,        1213 ->             42275600
TIMEOUT WAIT,        1214 ->             42278860
TIMEOUT WAIT,        1215 ->             42282120
TIMEOUT WAIT,        1216 ->             42285380
TIMEOUT WAIT,        1217 ->             42288640
TIMEOUT WAIT,        1218 ->             42291900
TIMEOUT WAIT,        1219 ->             42295160
TIMEOUT WAIT,        1220 ->             42298420
TIMEOUT WAIT,        1221 ->             42301680
TIMEOUT WAIT,        1222 ->             42304940
TIMEOUT WAIT,        1223 ->             42308200
TIMEOUT WAIT,        1224 ->             42311460
TIMEOUT WAIT,        1225 ->             42314720
TIMEOUT WAIT,        1226 ->             42317980
TIMEOUT WAIT,        1227 ->             42321240
TIMEOUT WAIT,        1228 ->             42324500
TIMEOUT WAIT,        1229 ->             42327760
TIMEOUT WAIT,        1230 ->             42331020
TIMEOUT WAIT,        1231 ->             42334280
TIMEOUT WAIT,        1232 ->             42337540
TIMEOUT WAIT,        1233 ->             42340800
TIMEOUT WAIT,        1234 ->             42344060
TIMEOUT WAIT,        1235 ->             42347320
TIMEOUT WAIT,        1236 ->             42350580
TIMEOUT WAIT,        1237 ->             42353840
TIMEOUT WAIT,        1238 ->             42357100
TIMEOUT WAIT,        1239 ->             42360360
TIMEOUT WAIT,        1240 ->             42363620
TIMEOUT WAIT,        1241 ->             42366880
TIMEOUT WAIT,        1242 ->             42370140
TIMEOUT WAIT,        1243 ->             42373400
TIMEOUT WAIT,        1244 ->             42376660
TIMEOUT WAIT,        1245 ->             42379920
TIMEOUT WAIT,        1246 ->             42383180
TIMEOUT WAIT,        1247 ->             42386440
TIMEOUT WAIT,        1248 ->             42389700
TIMEOUT WAIT,        1249 ->             42392960
TIMEOUT WAIT,        1250 ->             42396220
TIMEOUT WAIT,        1251 ->             42399480
TIMEOUT WAIT,        1252 ->             42402740
TIMEOUT WAIT,        1253 ->             42406000
TIMEOUT WAIT,        1254 ->             42409260
TIMEOUT WAIT,        1255 ->             42412520
TIMEOUT WAIT,        1256 ->             42415780
TIMEOUT WAIT,        1257 ->             42419040
TIMEOUT WAIT,        1258 ->             42422300
TIMEOUT WAIT,        1259 ->             42425560
TIMEOUT WAIT,        1260 ->             42428820
TIMEOUT WAIT,        1261 ->             42432080
TIMEOUT WAIT,        1262 ->             42435340
TIMEOUT WAIT,        1263 ->             42438600
TIMEOUT WAIT,        1264 ->             42441860
TIMEOUT WAIT,        1265 ->             42445120
TIMEOUT WAIT,        1266 ->             42448380
TIMEOUT WAIT,        1267 ->             42451640
TIMEOUT WAIT,        1268 ->             42454900
TIMEOUT WAIT,        1269 ->             42458160
TIMEOUT WAIT,        1270 ->             42461420
TIMEOUT WAIT,        1271 ->             42464680
TIMEOUT WAIT,        1272 ->             42467940
TIMEOUT WAIT,        1273 ->             42471200
TIMEOUT WAIT,        1274 ->             42474460
TIMEOUT WAIT,        1275 ->             42477720
TIMEOUT WAIT,        1276 ->             42480980
TIMEOUT WAIT,        1277 ->             42484240
TIMEOUT WAIT,        1278 ->             42487500
TIMEOUT WAIT,        1279 ->             42490760
TIMEOUT WAIT,        1280 ->             42494020
TIMEOUT WAIT,        1281 ->             42497280
TIMEOUT WAIT,        1282 ->             42500540
TIMEOUT WAIT,        1283 ->             42503800
TIMEOUT WAIT,        1284 ->             42507060
TIMEOUT WAIT,        1285 ->             42510320
TIMEOUT WAIT,        1286 ->             42513580
TIMEOUT WAIT,        1287 ->             42516840
TIMEOUT WAIT,        1288 ->             42520100
TIMEOUT WAIT,        1289 ->             42523360
TIMEOUT WAIT,        1290 ->             42526620
TIMEOUT WAIT,        1291 ->             42529880
TIMEOUT WAIT,        1292 ->             42533140
TIMEOUT WAIT,        1293 ->             42536400
TIMEOUT WAIT,        1294 ->             42539660
TIMEOUT WAIT,        1295 ->             42542920
TIMEOUT WAIT,        1296 ->             42546180
TIMEOUT WAIT,        1297 ->             42549440
GEN_COUNTER =         391            42552700
Warning : Trigger level flag (LCR2) is not set in DUT : UART            42552700
TESTBENCH: DIFF_COUNTER =           1            42552700




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         390            42552770
SUCCESS APB: APB first cycle             42552821
SUCCESS APB: APB second cycle             42552921
READ: reg_val =  97            42553020
SUCCESS FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 01100001            42553020
ACTUAL DATA = 01100001            42553020
TESTBENCH: DIFF_COUNTER =           0            42553021
GEN_COUNTER =         392            44903160
Timeout interrupt detected successfully            44903160
GEN_COUNTER =         393            44903160
TESTBENCH: DIFF_COUNTER =           2            44903160




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Driver counter =         391            44903270
SUCCESS APB: APB first cycle             44903321
SUCCESS APB: APB second cycle             44903421
READ: reg_val =  97            44903520
SUCCESS FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 01100001            44903520
ACTUAL DATA = 01100001            44903520




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

TESTBENCH: DIFF_COUNTER =           1            44903521
Driver counter =         392            44903570
SUCCESS APB: APB first cycle             44903621
SUCCESS APB: APB second cycle             44903721
READ: reg_val =  97            44903820
SUCCESS FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 01100001            44903820
ACTUAL DATA = 01100001            44903820
SUCCESS APB: APB first cycle             44903921
SUCCESS APB: APB second cycle             44904021
ERROR FROM MONITOR	:	RCVR REGISTER MATCH
EXPECTED DATA = 01110000            44904120
ACTUAL DATA = 00001110            44904120
TESTBENCH: DIFF_COUNTER =           0            44904121
LSR_REG_VAL = 01100000            44904138
LSR_REG_TEMP = 01100000            44904138
random_object_id=          4            44907072
INFO  @ 44907072ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          4
QUEUE_SIZE =           9            44907072
GEN_COUNTER =         394            44907072
Data = 00001111            44907072
Mask = 11110000            44907072
config Data = 11101111            44907072
config Data = 11101111            44907072
GEN_COUNTER =         395            44907072
GEN_COUNTER =         396            44907072
Data = 00000000            44907072
Mask = 00000000            44907072
config Data = 00111101            44907072
config Data = 00000000            44907072
TESTBENCH: DIFF_COUNTER =           3            44907072




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Driver counter =         393            44907170
SUCCESS APB: APB first cycle             44907221
SUCCESS APB: APB second cycle             44907321




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             44907420
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 11101111
DLAB = 0
addr_offst = 00            44907420
write_reg: wr_data	=	11101111
byte_en	=	0001
Update bit fields            44907420
TESTBENCH: DIFF_COUNTER =           2            44907420
IER_REG_VAL = 00001111            44907420
IER_REG_TEMP = 00001111            44907420
Driver counter =         394            44907470
SUCCESS APB: APB first cycle             44907521
SUCCESS APB: APB second cycle             44907621
READ: reg_val = 251            44907720
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111011            44907720
ACTUAL DATA = 11111011            44907720
MSR_REG_VAL = 11110000            44907720
MSR_REG_TEMP = 11110000            44907720




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

TESTBENCH: DIFF_COUNTER =           1            44907721
Driver counter =         395            44907770
SUCCESS APB: APB first cycle             44907821
SUCCESS APB: APB second cycle             44907921
Updating Regmap at             44908020
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000000
DLAB = 0
addr_offst = 00            44908020
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            44908020
TESTBENCH: DIFF_COUNTER =           0            44908020
SUCCESS : Default values output control pins of Modem Control Logic is identified            44908020
GEN_COUNTER =         397            44908020
Data = 00000000            44908020
Mask = 00000000            44908020
config Data = 10111100            44908020
config Data = 00000000            44908020
TESTBENCH: DIFF_COUNTER =           1            44908020




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         396            44908170
SUCCESS APB: APB first cycle             44908221
SUCCESS APB: APB second cycle             44908321
Updating Regmap at             44908420
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000000
DLAB = 0
addr_offst = 00            44908420
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            44908420
TESTBENCH: DIFF_COUNTER =           0            44908420
CHECK_DATA = 00000000	TEMP_DATA = 00000000            44908420
SUCCESS : MCR configured output control pins to correct values            44908420
GEN_COUNTER =         398            44908420
Data = 00001111            44908420
Mask = 00000000            44908420
config Data = 01010110            44908420
config Data = 00001111            44908420
TESTBENCH: DIFF_COUNTER =           1            44908420




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         397            44908570
SUCCESS APB: APB first cycle             44908621
SUCCESS APB: APB second cycle             44908721
Updating Regmap at             44908820
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001111
DLAB = 0
addr_offst = 00            44908820
write_reg: wr_data	=	00001111
byte_en	=	0001
Update bit fields            44908820
TESTBENCH: DIFF_COUNTER =           0            44908820
MCR_REG_VAL = 00001111            44908820
MCR_REG_TEMP = 00001111            44908820
CHECK_DATA = 00001111	TEMP_DATA = 00001111            44908820
SUCCESS : MCR configured output control pins to correct values            44908820
GEN_COUNTER =         399            44908820
Data = 00000111            44908820
Mask = 00000000            44908820
config Data = 01001100            44908820
config Data = 00000111            44908820
TESTBENCH: DIFF_COUNTER =           1            44908820




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         398            44908970
SUCCESS APB: APB first cycle             44909021
SUCCESS APB: APB second cycle             44909121
Updating Regmap at             44909220
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000111
DLAB = 0
addr_offst = 00            44909220
write_reg: wr_data	=	00000111
byte_en	=	0001
Update bit fields            44909220
TESTBENCH: DIFF_COUNTER =           0            44909220
MCR_REG_VAL = 00000111            44909220
MCR_REG_TEMP = 00000111            44909220
CHECK_DATA = 00000111	TEMP_DATA = 00000111            44909220
SUCCESS : MCR configured output control pins to correct values            44909220
GEN_COUNTER =         400            44909220
Data = 00001111            44909220
Mask = 00000000            44909220
config Data = 01001101            44909220
config Data = 00001111            44909220
TESTBENCH: DIFF_COUNTER =           1            44909220




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         399            44909370
SUCCESS APB: APB first cycle             44909421
SUCCESS APB: APB second cycle             44909521
Updating Regmap at             44909620
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001111
DLAB = 0
addr_offst = 00            44909620
write_reg: wr_data	=	00001111
byte_en	=	0001
Update bit fields            44909620
TESTBENCH: DIFF_COUNTER =           0            44909620
MCR_REG_VAL = 00001111            44909620
MCR_REG_TEMP = 00001111            44909620
CHECK_DATA = 00001111	TEMP_DATA = 00001111            44909620
SUCCESS : MCR configured output control pins to correct values            44909620
GEN_COUNTER =         401            44909620
Data = 00001110            44909620
Mask = 00000000            44909620
config Data = 00010110            44909620
config Data = 00001110            44909620
TESTBENCH: DIFF_COUNTER =           1            44909620




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         400            44909770
SUCCESS APB: APB first cycle             44909821
SUCCESS APB: APB second cycle             44909921
Updating Regmap at             44910020
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001110
DLAB = 0
addr_offst = 00            44910020
write_reg: wr_data	=	00001110
byte_en	=	0001
Update bit fields            44910020
TESTBENCH: DIFF_COUNTER =           0            44910020
MCR_REG_VAL = 00001110            44910020
MCR_REG_TEMP = 00001110            44910020
CHECK_DATA = 00001110	TEMP_DATA = 00001110            44910020
SUCCESS : MCR configured output control pins to correct values            44910020
GEN_COUNTER =         402            44910020
Data = 00001111            44910020
Mask = 00000000            44910020
config Data = 00110010            44910020
config Data = 00001111            44910020
TESTBENCH: DIFF_COUNTER =           1            44910020




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         401            44910170
SUCCESS APB: APB first cycle             44910221
SUCCESS APB: APB second cycle             44910321
Updating Regmap at             44910420
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001111
DLAB = 0
addr_offst = 00            44910420
write_reg: wr_data	=	00001111
byte_en	=	0001
Update bit fields            44910420
TESTBENCH: DIFF_COUNTER =           0            44910420
MCR_REG_VAL = 00001111            44910420
MCR_REG_TEMP = 00001111            44910420
CHECK_DATA = 00001111	TEMP_DATA = 00001111            44910420
SUCCESS : MCR configured output control pins to correct values            44910420
GEN_COUNTER =         403            44910420
Data = 00001011            44910420
Mask = 00000000            44910420
config Data = 01011011            44910420
config Data = 00001011            44910420
TESTBENCH: DIFF_COUNTER =           1            44910420




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         402            44910570
SUCCESS APB: APB first cycle             44910621
SUCCESS APB: APB second cycle             44910721
Updating Regmap at             44910820
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001011
DLAB = 0
addr_offst = 00            44910820
write_reg: wr_data	=	00001011
byte_en	=	0001
Update bit fields            44910820
TESTBENCH: DIFF_COUNTER =           0            44910820
MCR_REG_VAL = 00001011            44910820
MCR_REG_TEMP = 00001011            44910820
CHECK_DATA = 00001011	TEMP_DATA = 00001011            44910820
SUCCESS : MCR configured output control pins to correct values            44910820
GEN_COUNTER =         404            44910820
Data = 00001010            44910820
Mask = 00000000            44910820
config Data = 10000000            44910820
config Data = 00001010            44910820
TESTBENCH: DIFF_COUNTER =           1            44910820




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         403            44910970
SUCCESS APB: APB first cycle             44911021
SUCCESS APB: APB second cycle             44911121
Updating Regmap at             44911220
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001010
DLAB = 0
addr_offst = 00            44911220
write_reg: wr_data	=	00001010
byte_en	=	0001
Update bit fields            44911220
TESTBENCH: DIFF_COUNTER =           0            44911220
MCR_REG_VAL = 00001010            44911220
MCR_REG_TEMP = 00001010            44911220
CHECK_DATA = 00001010	TEMP_DATA = 00001010            44911220
SUCCESS : MCR configured output control pins to correct values            44911220
GEN_COUNTER =         405            44911220
Data = 00000010            44911220
Mask = 00000000            44911220
config Data = 10010001            44911220
config Data = 00000010            44911220
TESTBENCH: DIFF_COUNTER =           1            44911220




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         404            44911370
SUCCESS APB: APB first cycle             44911421
SUCCESS APB: APB second cycle             44911521
Updating Regmap at             44911620
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000010
DLAB = 0
addr_offst = 00            44911620
write_reg: wr_data	=	00000010
byte_en	=	0001
Update bit fields            44911620
TESTBENCH: DIFF_COUNTER =           0            44911620
MCR_REG_VAL = 00000010            44911620
MCR_REG_TEMP = 00000010            44911620
CHECK_DATA = 00000010	TEMP_DATA = 00000010            44911620
SUCCESS : MCR configured output control pins to correct values            44911620
GEN_COUNTER =         406            44911620
Data = 00001101            44911620
Mask = 00000000            44911620
config Data = 11010101            44911620
config Data = 00001101            44911620
TESTBENCH: DIFF_COUNTER =           1            44911620




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         405            44911770
SUCCESS APB: APB first cycle             44911821
SUCCESS APB: APB second cycle             44911921
Updating Regmap at             44912020
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001101
DLAB = 0
addr_offst = 00            44912020
write_reg: wr_data	=	00001101
byte_en	=	0001
Update bit fields            44912020
TESTBENCH: DIFF_COUNTER =           0            44912020
MCR_REG_VAL = 00001101            44912020
MCR_REG_TEMP = 00001101            44912020
CHECK_DATA = 00001101	TEMP_DATA = 00001101            44912020
SUCCESS : MCR configured output control pins to correct values            44912020
GEN_COUNTER =         407            44912020
Data = 00001001            44912020
Mask = 00000000            44912020
config Data = 11011000            44912020
config Data = 00001001            44912020
TESTBENCH: DIFF_COUNTER =           1            44912020




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         406            44912170
SUCCESS APB: APB first cycle             44912221
SUCCESS APB: APB second cycle             44912321
Updating Regmap at             44912420
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001001
DLAB = 0
addr_offst = 00            44912420
write_reg: wr_data	=	00001001
byte_en	=	0001
Update bit fields            44912420
TESTBENCH: DIFF_COUNTER =           0            44912420
MCR_REG_VAL = 00001001            44912420
MCR_REG_TEMP = 00001001            44912420
CHECK_DATA = 00001001	TEMP_DATA = 00001001            44912420
SUCCESS : MCR configured output control pins to correct values            44912420
GEN_COUNTER =         408            44912420
Data = 00000001            44912420
Mask = 00000000            44912420
config Data = 10001011            44912420
config Data = 00000001            44912420
TESTBENCH: DIFF_COUNTER =           1            44912420




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         407            44912570
SUCCESS APB: APB first cycle             44912621
SUCCESS APB: APB second cycle             44912721
Updating Regmap at             44912820
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000001
DLAB = 0
addr_offst = 00            44912820
write_reg: wr_data	=	00000001
byte_en	=	0001
Update bit fields            44912820
TESTBENCH: DIFF_COUNTER =           0            44912820
MCR_REG_VAL = 00000001            44912820
MCR_REG_TEMP = 00000001            44912820
CHECK_DATA = 00000001	TEMP_DATA = 00000001            44912820
SUCCESS : MCR configured output control pins to correct values            44912820
GEN_COUNTER =         409            44912820
Data = 00001110            44912820
Mask = 00000000            44912820
config Data = 01111110            44912820
config Data = 00001110            44912820
TESTBENCH: DIFF_COUNTER =           1            44912820




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         408            44912970
SUCCESS APB: APB first cycle             44913021
SUCCESS APB: APB second cycle             44913121
Updating Regmap at             44913220
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001110
DLAB = 0
addr_offst = 00            44913220
write_reg: wr_data	=	00001110
byte_en	=	0001
Update bit fields            44913220
TESTBENCH: DIFF_COUNTER =           0            44913220
MCR_REG_VAL = 00001110            44913220
MCR_REG_TEMP = 00001110            44913220
CHECK_DATA = 00001110	TEMP_DATA = 00001110            44913220
SUCCESS : MCR configured output control pins to correct values            44913220
GEN_COUNTER =         410            44913220
Data = 00000001            44913220
Mask = 00000000            44913220
config Data = 01110100            44913220
config Data = 00000001            44913220
TESTBENCH: DIFF_COUNTER =           1            44913220




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         409            44913370
SUCCESS APB: APB first cycle             44913421
SUCCESS APB: APB second cycle             44913521
Updating Regmap at             44913620
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000001
DLAB = 0
addr_offst = 00            44913620
write_reg: wr_data	=	00000001
byte_en	=	0001
Update bit fields            44913620
TESTBENCH: DIFF_COUNTER =           0            44913620
MCR_REG_VAL = 00000001            44913620
MCR_REG_TEMP = 00000001            44913620
CHECK_DATA = 00000001	TEMP_DATA = 00000001            44913620
SUCCESS : MCR configured output control pins to correct values            44913620
GEN_COUNTER =         411            44913620
Data = 00000011            44913620
Mask = 00000000            44913620
config Data = 11110110            44913620
config Data = 00000011            44913620
TESTBENCH: DIFF_COUNTER =           1            44913620




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         410            44913770
SUCCESS APB: APB first cycle             44913821
SUCCESS APB: APB second cycle             44913921
Updating Regmap at             44914020
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000011
DLAB = 0
addr_offst = 00            44914020
write_reg: wr_data	=	00000011
byte_en	=	0001
Update bit fields            44914020
TESTBENCH: DIFF_COUNTER =           0            44914020
MCR_REG_VAL = 00000011            44914020
MCR_REG_TEMP = 00000011            44914020
CHECK_DATA = 00000011	TEMP_DATA = 00000011            44914020
SUCCESS : MCR configured output control pins to correct values            44914020
GEN_COUNTER =         412            44914244
TESTBENCH: DIFF_COUNTER =           1            44914244
MSR_REG_VAL = 11010010            44914244
MSR_REG_TEMP = 11010010            44914244




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         411            44914370
SUCCESS APB: APB first cycle             44914421
SUCCESS APB: APB second cycle             44914521
READ: reg_val = 210            44914620
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11010010            44914620
ACTUAL DATA = 11010010            44914620
MSR_REG_VAL = 11010000            44914620
MSR_REG_TEMP = 11010000            44914620
TESTBENCH: DIFF_COUNTER =           0            44914621
1. PR_DATA = 11010010	PSEL = 1            44914621
2. PR_DATA = 11010010	PSEL = 0            44914720
CONFIG_BIT = 0010            44914720
SUCCESS  : Model control inputs getting reflected in MSR            44914720
GEN_COUNTER =         413            44914896
TESTBENCH: DIFF_COUNTER =           1            44914896
MSR_REG_VAL = 11100011            44914896
MSR_REG_TEMP = 11100011            44914896




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         412            44914970
SUCCESS APB: APB first cycle             44915021
SUCCESS APB: APB second cycle             44915121
READ: reg_val = 227            44915220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11100011            44915220
ACTUAL DATA = 11100011            44915220
MSR_REG_VAL = 11100000            44915220
MSR_REG_TEMP = 11100000            44915220
TESTBENCH: DIFF_COUNTER =           0            44915221
1. PR_DATA = 11100011	PSEL = 1            44915221
2. PR_DATA = 11100011	PSEL = 0            44915320
CONFIG_BIT = 0001            44915320
SUCCESS  : Model control inputs getting reflected in MSR            44915320
GEN_COUNTER =         414            44915548
TESTBENCH: DIFF_COUNTER =           1            44915548
MSR_REG_VAL = 10100100            44915548
MSR_REG_TEMP = 10100100            44915548




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         413            44915670
SUCCESS APB: APB first cycle             44915721
SUCCESS APB: APB second cycle             44915821
READ: reg_val = 164            44915920
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10100100            44915920
ACTUAL DATA = 10100100            44915920
MSR_REG_VAL = 10100000            44915920
MSR_REG_TEMP = 10100000            44915920
TESTBENCH: DIFF_COUNTER =           0            44915921
1. PR_DATA = 10100100	PSEL = 1            44915921
2. PR_DATA = 10100100	PSEL = 0            44916020
CONFIG_BIT = 0101            44916020
SUCCESS  : Model control inputs getting reflected in MSR            44916020
GEN_COUNTER =         415            44916200
TESTBENCH: DIFF_COUNTER =           1            44916200
MSR_REG_VAL = 00101000            44916200
MSR_REG_TEMP = 00101000            44916200




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         414            44916270
SUCCESS APB: APB first cycle             44916321
SUCCESS APB: APB second cycle             44916421
READ: reg_val =  40            44916520
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00101000            44916520
ACTUAL DATA = 00101000            44916520
MSR_REG_VAL = 00100000            44916520
MSR_REG_TEMP = 00100000            44916520
TESTBENCH: DIFF_COUNTER =           0            44916521
1. PR_DATA = 00101000	PSEL = 1            44916521
2. PR_DATA = 00101000	PSEL = 0            44916620
CONFIG_BIT = 1101            44916620
SUCCESS  : Model control inputs getting reflected in MSR            44916620
GEN_COUNTER =         416            44916852
TESTBENCH: DIFF_COUNTER =           1            44916852
MSR_REG_VAL = 01110001            44916852
MSR_REG_TEMP = 01110001            44916852




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         415            44916970
SUCCESS APB: APB first cycle             44917021
SUCCESS APB: APB second cycle             44917121
READ: reg_val = 113            44917220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01110001            44917220
ACTUAL DATA = 01110001            44917220
MSR_REG_VAL = 01110000            44917220
MSR_REG_TEMP = 01110000            44917220
TESTBENCH: DIFF_COUNTER =           0            44917221
1. PR_DATA = 01110001	PSEL = 1            44917221
2. PR_DATA = 01110001	PSEL = 0            44917320
CONFIG_BIT = 1000            44917320
SUCCESS  : Model control inputs getting reflected in MSR            44917320
GEN_COUNTER =         417            44917504
TESTBENCH: DIFF_COUNTER =           1            44917504
MSR_REG_VAL = 10101101            44917504
MSR_REG_TEMP = 10101101            44917504




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         416            44917570
SUCCESS APB: APB first cycle             44917621
SUCCESS APB: APB second cycle             44917721
READ: reg_val = 173            44917820
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10101101            44917820
ACTUAL DATA = 10101101            44917820
MSR_REG_VAL = 10100000            44917820
MSR_REG_TEMP = 10100000            44917820
TESTBENCH: DIFF_COUNTER =           0            44917821
1. PR_DATA = 10101101	PSEL = 1            44917821
2. PR_DATA = 10101101	PSEL = 0            44917920
CONFIG_BIT = 0101            44917920
SUCCESS  : Model control inputs getting reflected in MSR            44917920
GEN_COUNTER =         418            44918156
TESTBENCH: DIFF_COUNTER =           1            44918156
MSR_REG_VAL = 00011011            44918156
MSR_REG_TEMP = 00011011            44918156




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         417            44918270
SUCCESS APB: APB first cycle             44918321
SUCCESS APB: APB second cycle             44918421
READ: reg_val =  27            44918520
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00011011            44918520
ACTUAL DATA = 00011011            44918520
MSR_REG_VAL = 00010000            44918520
MSR_REG_TEMP = 00010000            44918520
TESTBENCH: DIFF_COUNTER =           0            44918521
1. PR_DATA = 00011011	PSEL = 1            44918521
2. PR_DATA = 00011011	PSEL = 0            44918620
CONFIG_BIT = 1110            44918620
SUCCESS  : Model control inputs getting reflected in MSR            44918620
GEN_COUNTER =         419            44918808
TESTBENCH: DIFF_COUNTER =           1            44918808
MSR_REG_VAL = 11011000            44918808
MSR_REG_TEMP = 11011000            44918808




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         418            44918870
SUCCESS APB: APB first cycle             44918921
SUCCESS APB: APB second cycle             44919021
READ: reg_val = 216            44919120
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11011000            44919120
ACTUAL DATA = 11011000            44919120
MSR_REG_VAL = 11010000            44919120
MSR_REG_TEMP = 11010000            44919120
TESTBENCH: DIFF_COUNTER =           0            44919121
1. PR_DATA = 11011000	PSEL = 1            44919121
2. PR_DATA = 11011000	PSEL = 0            44919220
CONFIG_BIT = 0010            44919220
SUCCESS  : Model control inputs getting reflected in MSR            44919220
GEN_COUNTER =         420            44919460
TESTBENCH: DIFF_COUNTER =           1            44919460
MSR_REG_VAL = 01111010            44919460
MSR_REG_TEMP = 01111010            44919460




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         419            44919570
SUCCESS APB: APB first cycle             44919621
SUCCESS APB: APB second cycle             44919721
READ: reg_val = 122            44919820
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01111010            44919820
ACTUAL DATA = 01111010            44919820
MSR_REG_VAL = 01110000            44919820
MSR_REG_TEMP = 01110000            44919820
TESTBENCH: DIFF_COUNTER =           0            44919821
1. PR_DATA = 01111010	PSEL = 1            44919821
2. PR_DATA = 01111010	PSEL = 0            44919920
CONFIG_BIT = 1000            44919920
SUCCESS  : Model control inputs getting reflected in MSR            44919920
GEN_COUNTER =         421            44920112
TESTBENCH: DIFF_COUNTER =           1            44920112
MSR_REG_VAL = 11011010            44920112
MSR_REG_TEMP = 11011010            44920112




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         420            44920170
SUCCESS APB: APB first cycle             44920221
SUCCESS APB: APB second cycle             44920321
READ: reg_val = 218            44920420
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11011010            44920420
ACTUAL DATA = 11011010            44920420
MSR_REG_VAL = 11010000            44920420
MSR_REG_TEMP = 11010000            44920420
TESTBENCH: DIFF_COUNTER =           0            44920421
1. PR_DATA = 11011010	PSEL = 1            44920421
2. PR_DATA = 11011010	PSEL = 0            44920520
CONFIG_BIT = 0010            44920520
SUCCESS  : Model control inputs getting reflected in MSR            44920520
GEN_COUNTER =         422            44920764
TESTBENCH: DIFF_COUNTER =           1            44920764
MSR_REG_VAL = 01111010            44920764
MSR_REG_TEMP = 01111010            44920764




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         421            44920870
SUCCESS APB: APB first cycle             44920921
SUCCESS APB: APB second cycle             44921021
READ: reg_val = 122            44921120
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01111010            44921120
ACTUAL DATA = 01111010            44921120
MSR_REG_VAL = 01110000            44921120
MSR_REG_TEMP = 01110000            44921120
TESTBENCH: DIFF_COUNTER =           0            44921121
1. PR_DATA = 01111010	PSEL = 1            44921121
2. PR_DATA = 01111010	PSEL = 0            44921220
CONFIG_BIT = 1000            44921220
SUCCESS  : Model control inputs getting reflected in MSR            44921220
GEN_COUNTER =         423            44921416
TESTBENCH: DIFF_COUNTER =           1            44921416
MSR_REG_VAL = 00100101            44921416
MSR_REG_TEMP = 00100101            44921416




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         422            44921470
SUCCESS APB: APB first cycle             44921521
SUCCESS APB: APB second cycle             44921621
READ: reg_val =  37            44921720
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00100101            44921720
ACTUAL DATA = 00100101            44921720
MSR_REG_VAL = 00100000            44921720
MSR_REG_TEMP = 00100000            44921720
TESTBENCH: DIFF_COUNTER =           0            44921721
1. PR_DATA = 00100101	PSEL = 1            44921721
2. PR_DATA = 00100101	PSEL = 0            44921820
CONFIG_BIT = 1101            44921820
SUCCESS  : Model control inputs getting reflected in MSR            44921820
GEN_COUNTER =         424            44922068
TESTBENCH: DIFF_COUNTER =           1            44922068
MSR_REG_VAL = 00110001            44922068
MSR_REG_TEMP = 00110001            44922068




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         423            44922170
SUCCESS APB: APB first cycle             44922221
SUCCESS APB: APB second cycle             44922321
READ: reg_val =  49            44922420
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00110001            44922420
ACTUAL DATA = 00110001            44922420
MSR_REG_VAL = 00110000            44922420
MSR_REG_TEMP = 00110000            44922420
TESTBENCH: DIFF_COUNTER =           0            44922421
1. PR_DATA = 00110001	PSEL = 1            44922421
2. PR_DATA = 00110001	PSEL = 0            44922520
CONFIG_BIT = 1100            44922520
SUCCESS  : Model control inputs getting reflected in MSR            44922520
GEN_COUNTER =         425            44922720
TESTBENCH: DIFF_COUNTER =           1            44922720
MSR_REG_VAL = 01010010            44922720
MSR_REG_TEMP = 01010010            44922720




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         424            44922770
SUCCESS APB: APB first cycle             44922821
SUCCESS APB: APB second cycle             44922921
READ: reg_val =  82            44923020
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01010010            44923020
ACTUAL DATA = 01010010            44923020
MSR_REG_VAL = 01010000            44923020
MSR_REG_TEMP = 01010000            44923020
TESTBENCH: DIFF_COUNTER =           0            44923021
1. PR_DATA = 01010010	PSEL = 1            44923021
2. PR_DATA = 01010010	PSEL = 0            44923120
CONFIG_BIT = 1010            44923120
SUCCESS  : Model control inputs getting reflected in MSR            44923120
GEN_COUNTER =         426            44923372
TESTBENCH: DIFF_COUNTER =           1            44923372
MSR_REG_VAL = 01110010            44923372
MSR_REG_TEMP = 01110010            44923372




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         425            44923470
SUCCESS APB: APB first cycle             44923521
SUCCESS APB: APB second cycle             44923621
READ: reg_val = 114            44923720
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01110010            44923720
ACTUAL DATA = 01110010            44923720
MSR_REG_VAL = 01110000            44923720
MSR_REG_TEMP = 01110000            44923720
TESTBENCH: DIFF_COUNTER =           0            44923721
1. PR_DATA = 01110010	PSEL = 1            44923721
2. PR_DATA = 01110010	PSEL = 0            44923820
CONFIG_BIT = 1000            44923820
SUCCESS  : Model control inputs getting reflected in MSR            44923820
GEN_COUNTER =         427            44923820
TESTBENCH: DIFF_COUNTER =           1            44923820




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         426            44923970
SUCCESS APB: APB first cycle             44924021
SUCCESS APB: APB second cycle             44924121
READ: reg_val = 112            44924220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01110000            44924220
ACTUAL DATA = 01110000            44924220
TESTBENCH: DIFF_COUNTER =           0            44924221
SUCCESS : Delta fields are getting default values (Low) afret MSR Read            44924221
GEN_COUNTER =         428            44924221
TESTBENCH: DIFF_COUNTER =           1            44924221
MSR_REG_VAL = 11111000            44924221
MSR_REG_TEMP = 11111000            44924221




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         427            44924370
SUCCESS APB: APB first cycle             44924421
SUCCESS APB: APB second cycle             44924521
READ: reg_val = 248            44924620
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111000            44924620
ACTUAL DATA = 11111000            44924620
MSR_REG_VAL = 11110000            44924620
MSR_REG_TEMP = 11110000            44924620
TESTBENCH: DIFF_COUNTER =           0            44924621
GEN_COUNTER =         429            44924621
TESTBENCH: DIFF_COUNTER =           1            44924621




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         428            44924770
SUCCESS APB: APB first cycle             44924821
SUCCESS APB: APB second cycle             44924921
READ: reg_val = 240            44925020
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11110000            44925020
ACTUAL DATA = 11110000            44925020
TESTBENCH: DIFF_COUNTER =           0            44925021
MSR_REG_VAL = 00001111            44925021
MSR_REG_TEMP = 00001111            44925021
GEN_COUNTER =         430            44925031
TESTBENCH: DIFF_COUNTER =           1            44925031




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         429            44925170
SUCCESS APB: APB first cycle             44925221
SUCCESS APB: APB second cycle             44925321
READ: reg_val =  15            44925420
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00001111            44925420
ACTUAL DATA = 00001111            44925420
MSR_REG_VAL = 00000000            44925420
MSR_REG_TEMP = 00000000            44925420
TESTBENCH: DIFF_COUNTER =           0            44925421
GEN_COUNTER =         431            44925421
TESTBENCH: DIFF_COUNTER =           1            44925421




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         430            44925570
SUCCESS APB: APB first cycle             44925621
SUCCESS APB: APB second cycle             44925721
READ: reg_val =   0            44925820
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00000000            44925820
ACTUAL DATA = 00000000            44925820
TESTBENCH: DIFF_COUNTER =           0            44925821
SUCCESS : MSR Delta fields stays LOW when no change in corresponding Modem Control input lines            44925821
GEN_COUNTER =         432            44925821
TESTBENCH: DIFF_COUNTER =           1            44925821
MSR_REG_VAL = 11111011            44925821
MSR_REG_TEMP = 11111011            44925821




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         431            44925970
SUCCESS APB: APB first cycle             44926021
SUCCESS APB: APB second cycle             44926121
READ: reg_val = 251            44926220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111011            44926220
ACTUAL DATA = 11111011            44926220
MSR_REG_VAL = 11110000            44926220
MSR_REG_TEMP = 11110000            44926220
TESTBENCH: DIFF_COUNTER =           0            44926221
GEN_COUNTER =         433            44926221
TESTBENCH: DIFF_COUNTER =           1            44926221
MSR_REG_VAL = 00001111            44926221
MSR_REG_TEMP = 00001111            44926221




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         432            44926370
SUCCESS APB: APB first cycle             44926421
SUCCESS APB: APB second cycle             44926521
READ: reg_val =  15            44926620
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00001111            44926620
ACTUAL DATA = 00001111            44926620
MSR_REG_VAL = 00000000            44926620
MSR_REG_TEMP = 00000000            44926620
TESTBENCH: DIFF_COUNTER =           0            44926621
GEN_COUNTER =         434            44926621
TESTBENCH: DIFF_COUNTER =           1            44926621




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         433            44926770
SUCCESS APB: APB first cycle             44926821
SUCCESS APB: APB second cycle             44926921
READ: reg_val =   0            44927020
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00000000            44927020
ACTUAL DATA = 00000000            44927020
TESTBENCH: DIFF_COUNTER =           0            44927021
GEN_COUNTER =         435            44927021
TESTBENCH: DIFF_COUNTER =           1            44927021
MSR_REG_VAL = 11111011            44927021
MSR_REG_TEMP = 11111011            44927021




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         434            44927170
SUCCESS APB: APB first cycle             44927221
SUCCESS APB: APB second cycle             44927321
READ: reg_val = 251            44927420
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111011            44927420
ACTUAL DATA = 11111011            44927420
MSR_REG_VAL = 11110000            44927420
MSR_REG_TEMP = 11110000            44927420
TESTBENCH: DIFF_COUNTER =           0            44927421
SUCCESS : MSR Delta fields gives correct status when data changes in their corresponding Modem Control input lines            44927421
random_object_id=          5            44927936
INFO  @ 44927936ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          5
QUEUE_SIZE =          10            44927936
LCR_REG_VAL = 00000000            44928020
LCR_REG_TEMP = 00000000            44928020
FCR_REG_VAL = 00000001            44928020
FCR_REG_TEMP = 00000001            44928020
IIR_REG_VAL = 11000001            44928020
IIR_REG_TEMP = 11000001            44928020
COLLECTING IIR COVERAGE            44928020
IIR[3:1] = 000            44928020
IER_REG_VAL = 00000000            44928020
IER_REG_TEMP = 00000000            44928020
MCR_REG_VAL = 00000000            44928020
MCR_REG_TEMP = 00000000            44928020
MSR_REG_VAL = 00000000            44928020
MSR_REG_TEMP = 00000000            44928020
DLL_REG_VAL = 00000000            44928020
DLL_REG_TEMP = 00000000            44928020
DLL, DLM has changed            44928020
LSR[0] is not Set after Reset -> 44928220
GEN_COUNTER =         436            44928220
Data = 10000000            44928220
Mask = 00011111            44928220
config Data = 11111001            44928220
config Data = 10011001            44928220
BAUD_VALUE =       19200
GEN_COUNTER =         437            44928220
Data = 00001010            44928220
Mask = 00000000            44928220
config Data = 11111001            44928220
config Data = 00001010            44928220
GEN_COUNTER =         438            44928220
Data = 00000000            44928220
Mask = 00000000            44928220
config Data = 11000000            44928220
config Data = 00000000            44928220
GEN_COUNTER =         439            44928220
Data = 00011111            44928220
Mask = 00011111            44928220
config Data = 10000000            44928220
config Data = 00000000            44928220
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
TESTBENCH: DIFF_COUNTER =           4            44928220
MSR_REG_VAL = 11111011            44928220
MSR_REG_TEMP = 11111011            44928220




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Driver counter =         435            44928370
SUCCESS APB: APB first cycle             44928421
SUCCESS APB: APB second cycle             44928521




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             44928620
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10011001
DLAB = 0
addr_offst = 00            44928620
write_reg: wr_data	=	10011001
byte_en	=	0001
Update bit fields            44928620
TESTBENCH: DIFF_COUNTER =           3            44928620
LCR_REG_VAL = 10011001            44928620
LCR_REG_TEMP = 10011001            44928620
Driver counter =         436            44928670
SUCCESS APB: APB first cycle             44928721
SUCCESS APB: APB second cycle             44928821




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             44928920
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00001010
DLAB = 1
addr_offst = 00            44928920
write_reg: wr_data	=	00001010
byte_en	=	0001
Update bit fields            44928920
TESTBENCH: DIFF_COUNTER =           2            44928920
DLL_REG_VAL = 00001010            44928920
DLL_REG_TEMP = 00001010            44928920
DLL, DLM has changed            44928920
Driver counter =         437            44928970
SUCCESS APB: APB first cycle             44929021
SUCCESS APB: APB second cycle             44929121




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             44929220
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            44929220
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            44929220
TESTBENCH: DIFF_COUNTER =           1            44929220
Driver counter =         438            44929270
SUCCESS APB: APB first cycle             44929321
SUCCESS APB: APB second cycle             44929421
Updating Regmap at             44929520
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            44929520
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            44929520
TESTBENCH: DIFF_COUNTER =           0            44929520
LCR_REG_VAL = 00000000            44929520
LCR_REG_TEMP = 00000000            44929520
1. CHECK LOOPBACK TIME            44929520
GEN_COUNTER =         440            44929520
Data = 00011111            44929520
Mask = 11100000            44929520
config Data = 11001100            44929520
config Data = 11011111            44929520
GEN_COUNTER =         441            44929520
Data = 00000011            44929520
Mask = 00010000            44929520
config Data = 10010011            44929520
config Data = 00010011            44929520
GEN_COUNTER =         442            44929520
Data = 00000001            44929520
Mask = 00111000            44929520
config Data = 11111001            44929520
config Data = 00111001            44929520
GEN_COUNTER =         443            44929520
Data = 00001111            44929520
Mask = 11110000            44929520
config Data = 11101000            44929520
config Data = 11101111            44929520
GEN_COUNTER =         444            44929520
GEN_COUNTER =         445            44929520
Data = 00001011            44929520
Mask = 00000000            44929520
config Data = 10001101            44929520
config Data = 00001011            44929520
TESTBENCH: DIFF_COUNTER =           6            44929520




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Driver counter =         439            44929670
SUCCESS APB: APB first cycle             44929721
SUCCESS APB: APB second cycle             44929821




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at             44929920
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 11011111
DLAB = 0
addr_offst = 00            44929920
write_reg: wr_data	=	11011111
byte_en	=	0001
Update bit fields            44929920
TESTBENCH: DIFF_COUNTER =           5            44929920
MCR_REG_VAL = 00011111            44929920
MCR_REG_TEMP = 00011111            44929920
Driver counter =         440            44929970
SUCCESS APB: APB first cycle             44930021
SUCCESS APB: APB second cycle             44930121




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             44930220
TESTBENCH: DIFF_COUNTER =           4            44930220
Driver counter =         441            44930270
SUCCESS APB: APB first cycle             44930321
SUCCESS APB: APB second cycle             44930421




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             44930520
TESTBENCH: DIFF_COUNTER =           3            44930520
Driver counter =         442            44930570
SUCCESS APB: APB first cycle             44930621
SUCCESS APB: APB second cycle             44930721




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             44930820
TESTBENCH: DIFF_COUNTER =           2            44930820
Driver counter =         443            44930870
SUCCESS APB: APB first cycle             44930921
SUCCESS APB: APB second cycle             44931021




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

TESTBENCH: DIFF_COUNTER =           1            44931121
Driver counter =         444            44931170
SUCCESS APB: APB first cycle             44931221
SUCCESS APB: APB second cycle             44931321
Updating Regmap at             44931420
TESTBENCH: DIFF_COUNTER =           0            44931420
2. CHECK LOOPBACK TIME            44931420
GEN_COUNTER =         446            45451176
TESTBENCH: DIFF_COUNTER =           1            45451176




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         445            45451270
SUCCESS APB: APB first cycle             45451321
SUCCESS APB: APB second cycle             45451421
TESTBENCH: DIFF_COUNTER =           0            45451521
SUCCESS : data transmitted and received are same in loop-back mode            45451521
read_data = 00001011	temp_data = 00001011            45451521
GEN_COUNTER =         447            45451521
TESTBENCH: DIFF_COUNTER =           1            45451521




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         446            45451670
SUCCESS APB: APB first cycle             45451721
SUCCESS APB: APB second cycle             45451821
TESTBENCH: DIFF_COUNTER =           0            45451921
SUCCESS : RCVR_FIFO trigger level reached flag generated in loop-back mode            45451921
GEN_COUNTER =         448            45451921
TESTBENCH: DIFF_COUNTER =           1            45451921




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         447            45452070
SUCCESS APB: APB first cycle             45452121
SUCCESS APB: APB second cycle             45452221
TESTBENCH: DIFF_COUNTER =           0            45452321
1. dtr_dsr = 1            45452321
1. cts_rts = 1            45452321
1. out1_ri = 1            45452321
1. out2_dcd = 1            45452321
SUCCESS: LOOPBACK FOR CONTROL SIGNALS
LOOPBACK: CHECK_DATA = 00001111	MSR_DATA = 1111            45452321
MCR_REG_VAL = 00000000            45454420
MCR_REG_TEMP = 00000000            45454420
MSR_REG_VAL = 00000000            45454420
MSR_REG_TEMP = 00000000            45454420
DLL_REG_VAL = 00000000            45454420
DLL_REG_TEMP = 00000000            45454420
DLL, DLM has changed            45454420
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
MSR_REG_VAL = 11111011            45454620
MSR_REG_TEMP = 11111011            45454620
random_object_id=          3            45455078
INFO  @ 45455078ns : $unit_0x68a90024.uart_test.create_test_object	:	Generating Timeout Testcase Object
INFO  @ 45455078ns : $unit_0x68a90024.uart_test.create_test_object	:	Created Timeout Testcase Object
INFO  @ 45455078ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          3
QUEUE_SIZE =          11            45455078
MSR_REG_VAL = 00000000            45455120
MSR_REG_TEMP = 00000000            45455120
GEN_COUNTER =         449            45455320
Data = 10000000            45455320
Mask = 00011111            45455320
config Data = 01110011            45455320
config Data = 10010011            45455320
BAUD_VALUE =       19200
GEN_COUNTER =         450            45455320
Data = 00001010            45455320
Mask = 00000000            45455320
config Data = 11001100            45455320
config Data = 00001010            45455320
GEN_COUNTER =         451            45455320
Data = 00000000            45455320
Mask = 00000000            45455320
config Data = 00010001            45455320
config Data = 00000000            45455320
GEN_COUNTER =         452            45455320
Data = 00011111            45455320
Mask = 00011111            45455320
config Data = 11110110            45455320
config Data = 00010110            45455320
LSR[0] is not Set after Reset -> 45455320
GEN_COUNTER =         453            45455320
Data = 01011111            45455320
Mask = 01011111            45455320
config Data = 00001100            45455320
config Data = 00001100            45455320
GEN_COUNTER =         454            45455320
Data = 00000101            45455320
Mask = 11111010            45455320
config Data = 11000100            45455320
config Data = 11000101            45455320
Trigger-level = 10000000            45455320
GEN_COUNTER =         455            45455320
Data = 10000001            45455320
Mask = 00111100            45455320
config Data = 00110011            45455320
config Data = 10110001            45455320
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
TESTBENCH: DIFF_COUNTER =           7            45455320
MSR_REG_VAL = 11111011            45455320
MSR_REG_TEMP = 11111011            45455320




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

TESTCASE: DIFF_COUNTER =           7            45455420
Driver counter =         448            45455470
SUCCESS APB: APB first cycle             45455521
SUCCESS APB: APB second cycle             45455621




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Updating Regmap at             45455720
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10010011
DLAB = 0
addr_offst = 00            45455720
write_reg: wr_data	=	10010011
byte_en	=	0001
Update bit fields            45455720
TESTBENCH: DIFF_COUNTER =           6            45455720
LCR_REG_VAL = 10010011            45455720
LCR_REG_TEMP = 10010011            45455720
Driver counter =         449            45455770
SUCCESS APB: APB first cycle             45455821
SUCCESS APB: APB second cycle             45455921




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at             45456020
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00001010
DLAB = 1
addr_offst = 00            45456020
write_reg: wr_data	=	00001010
byte_en	=	0001
Update bit fields            45456020
TESTBENCH: DIFF_COUNTER =           5            45456020
DLL_REG_VAL = 00001010            45456020
DLL_REG_TEMP = 00001010            45456020
DLL, DLM has changed            45456020
Driver counter =         450            45456070
SUCCESS APB: APB first cycle             45456121
SUCCESS APB: APB second cycle             45456221




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             45456320
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            45456320
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            45456320
TESTBENCH: DIFF_COUNTER =           4            45456320
Driver counter =         451            45456370
SUCCESS APB: APB first cycle             45456421
SUCCESS APB: APB second cycle             45456521




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             45456620
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00010110
DLAB = 1
addr_offst = 00            45456620
write_reg: wr_data	=	00010110
byte_en	=	0001
Update bit fields            45456620
TESTBENCH: DIFF_COUNTER =           3            45456620
LCR_REG_VAL = 00010110            45456620
LCR_REG_TEMP = 00010110            45456620
Driver counter =         452            45456670
SUCCESS APB: APB first cycle             45456721
SUCCESS APB: APB second cycle             45456821




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             45456920
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00001100
DLAB = 0
addr_offst = 00            45456920
write_reg: wr_data	=	00001100
byte_en	=	0001
Update bit fields            45456920
TESTBENCH: DIFF_COUNTER =           2            45456920
LCR_REG_VAL = 00001100            45456920
LCR_REG_TEMP = 00001100            45456920
Driver counter =         453            45456970
SUCCESS APB: APB first cycle             45457021
SUCCESS APB: APB second cycle             45457121




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             45457220
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 11000101
DLAB = 0
addr_offst = 00            45457220
write_reg: wr_data	=	11000101
byte_en	=	0001
Update bit fields            45457220
TESTBENCH: DIFF_COUNTER =           1            45457220
IER_REG_VAL = 00000101            45457220
IER_REG_TEMP = 00000101            45457220
Driver counter =         454            45457270
SUCCESS APB: APB first cycle             45457321
SUCCESS APB: APB second cycle             45457421
Updating Regmap at             45457520
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 10110001
DLAB = 0
addr_offst = 00            45457520
write_reg: wr_data	=	10110001
byte_en	=	0001
Update bit fields            45457520
TESTBENCH: DIFF_COUNTER =           0            45457520
FCR_REG_VAL = 10000001            45457520
FCR_REG_TEMP = 10000001            45457520
REGMAP: CHAR_LENGTH =           9            45457520
TESTCASE TRIGGER_DEPTH =           8            45457520
TIMEOUT WAIT,           1 ->             45457520
FRAME_COUNT =           1            45457520
PAR_VAL = 0            45457520
PAR_FRAME = 1
i =           5            45457520
CHARACTER FRAME TIME =           9            45457520
CHARACTER LENGTH = 00            45457520
***** Starting detection on Receiver side *****45457520
TIMEOUT WAIT,           2 ->             45459968
TIMEOUT WAIT,           3 ->             45463228
TIMEOUT WAIT,           4 ->             45466488
TIMEOUT WAIT,           5 ->             45469748
TIMEOUT WAIT,           6 ->             45473008
TIMEOUT WAIT,           7 ->             45476268
TIMEOUT WAIT,           8 ->             45479528
TIMEOUT WAIT,           9 ->             45482788
SUCCESS: rx_Start bit detected after 8 cycles45482788
**** Initiate capturing frame bits ***********45482788
TIMEOUT WAIT,          10 ->             45486048
TIMEOUT WAIT,          11 ->             45489308
TIMEOUT WAIT,          12 ->             45492568
TIMEOUT WAIT,          13 ->             45495828
TIMEOUT WAIT,          14 ->             45499088
TIMEOUT WAIT,          15 ->             45502348
TIMEOUT WAIT,          16 ->             45505608
TIMEOUT WAIT,          17 ->             45508868
TIMEOUT WAIT,          18 ->             45512128
TIMEOUT WAIT,          19 ->             45515388
TIMEOUT WAIT,          20 ->             45518648
TIMEOUT WAIT,          21 ->             45521908
TIMEOUT WAIT,          22 ->             45525168
TIMEOUT WAIT,          23 ->             45528428
TIMEOUT WAIT,          24 ->             45531688
TIMEOUT WAIT,          25 ->             45534948
TIMEOUT WAIT,          26 ->             45538208
TIMEOUT WAIT,          27 ->             45541468
TIMEOUT WAIT,          28 ->             45544728
TIMEOUT WAIT,          29 ->             45547988
TIMEOUT WAIT,          30 ->             45551248
TIMEOUT WAIT,          31 ->             45554508
TIMEOUT WAIT,          32 ->             45557768
TIMEOUT WAIT,          33 ->             45561028
TIMEOUT WAIT,          34 ->             45564288
TIMEOUT WAIT,          35 ->             45567548
TIMEOUT WAIT,          36 ->             45570808
TIMEOUT WAIT,          37 ->             45574068
TIMEOUT WAIT,          38 ->             45577328
TIMEOUT WAIT,          39 ->             45580588
TIMEOUT WAIT,          40 ->             45583848
TIMEOUT WAIT,          41 ->             45587108
TIMEOUT WAIT,          42 ->             45590368
TIMEOUT WAIT,          43 ->             45593628
TIMEOUT WAIT,          44 ->             45596888
TIMEOUT WAIT,          45 ->             45600148
TIMEOUT WAIT,          46 ->             45603408
TIMEOUT WAIT,          47 ->             45606668
TIMEOUT WAIT,          48 ->             45609928
TIMEOUT WAIT,          49 ->             45613188
TIMEOUT WAIT,          50 ->             45616448
TIMEOUT WAIT,          51 ->             45619708
TIMEOUT WAIT,          52 ->             45622968
TIMEOUT WAIT,          53 ->             45626228
TIMEOUT WAIT,          54 ->             45629488
TIMEOUT WAIT,          55 ->             45632748
TIMEOUT WAIT,          56 ->             45636008
TIMEOUT WAIT,          57 ->             45639268
TIMEOUT WAIT,          58 ->             45642528
TIMEOUT WAIT,          59 ->             45645788
TIMEOUT WAIT,          60 ->             45649048
TIMEOUT WAIT,          61 ->             45652308
TIMEOUT WAIT,          62 ->             45655568
TIMEOUT WAIT,          63 ->             45658828
TIMEOUT WAIT,          64 ->             45662088
TIMEOUT WAIT,          65 ->             45665348
TIMEOUT WAIT,          66 ->             45668608
TIMEOUT WAIT,          67 ->             45671868
TIMEOUT WAIT,          68 ->             45675128
TIMEOUT WAIT,          69 ->             45678388
TIMEOUT WAIT,          70 ->             45681648
TIMEOUT WAIT,          71 ->             45684908
TIMEOUT WAIT,          72 ->             45688168
TIMEOUT WAIT,          73 ->             45691428
TIMEOUT WAIT,          74 ->             45694688
TIMEOUT WAIT,          75 ->             45697948
TIMEOUT WAIT,          76 ->             45701208
TIMEOUT WAIT,          77 ->             45704468
TIMEOUT WAIT,          78 ->             45707728
TIMEOUT WAIT,          79 ->             45710988
TIMEOUT WAIT,          80 ->             45714248
TIMEOUT WAIT,          81 ->             45717508
TIMEOUT WAIT,          82 ->             45720768
TIMEOUT WAIT,          83 ->             45724028
TIMEOUT WAIT,          84 ->             45727288
TIMEOUT WAIT,          85 ->             45730548
TIMEOUT WAIT,          86 ->             45733808
TIMEOUT WAIT,          87 ->             45737068
TIMEOUT WAIT,          88 ->             45740328
TIMEOUT WAIT,          89 ->             45743588
TIMEOUT WAIT,          90 ->             45746848
TIMEOUT WAIT,          91 ->             45750108
TIMEOUT WAIT,          92 ->             45753368
TIMEOUT WAIT,          93 ->             45756628
TIMEOUT WAIT,          94 ->             45759888
TIMEOUT WAIT,          95 ->             45763148
TIMEOUT WAIT,          96 ->             45766408
TIMEOUT WAIT,          97 ->             45769668
TIMEOUT WAIT,          98 ->             45772928
TIMEOUT WAIT,          99 ->             45776188
TIMEOUT WAIT,         100 ->             45779448
TIMEOUT WAIT,         101 ->             45782708
TIMEOUT WAIT,         102 ->             45785968
TIMEOUT WAIT,         103 ->             45789228
TIMEOUT WAIT,         104 ->             45792488
TIMEOUT WAIT,         105 ->             45795748
RX:SUCCESS: ODD PARITY            45795748
TIMEOUT WAIT,         106 ->             45799008
TIMEOUT WAIT,         107 ->             45802268
TIMEOUT WAIT,         108 ->             45805528
TIMEOUT WAIT,         109 ->             45808788
TIMEOUT WAIT,         110 ->             45812048
TIMEOUT WAIT,         111 ->             45815308
TIMEOUT WAIT,         112 ->             45818568
TIMEOUT WAIT,         113 ->             45821828
TIMEOUT WAIT,         114 ->             45825088
TIMEOUT WAIT,         115 ->             45828348
TIMEOUT WAIT,         116 ->             45831608
TIMEOUT WAIT,         117 ->             45834868
TIMEOUT WAIT,         118 ->             45838128
TIMEOUT WAIT,         119 ->             45841388
TIMEOUT WAIT,         120 ->             45844648
TIMEOUT WAIT,         121 ->             45847908
TIMEOUT WAIT,         122 ->             45851168
TIMEOUT WAIT,         123 ->             45854428
TIMEOUT WAIT,         124 ->             45857688
TIMEOUT WAIT,         125 ->             45860948
TIMEOUT WAIT,         126 ->             45864208
TIMEOUT WAIT,         127 ->             45867468
TIMEOUT WAIT,         128 ->             45870728
TIMEOUT WAIT,         129 ->             45873988
SUCCESS: STOP bit detected            45873988
addr_offst = 00            45873988
write_reg: wr_data	=	00101000
byte_en	=	0001
Update bit fields            45873988
data is 00101000

LSR_REG_VAL = 01100001            45874314
LSR_REG_TEMP = 01100001            45874314
TIMEOUT WAIT,         130 ->             45877248
TIMEOUT WAIT,         131 ->             45880508
TIMEOUT WAIT,         132 ->             45883768
TIMEOUT WAIT,         133 ->             45887028
TIMEOUT WAIT,         134 ->             45890288
TIMEOUT WAIT,         135 ->             45893548
TIMEOUT WAIT,         136 ->             45896808
TIMEOUT WAIT,         137 ->             45900068
TIMEOUT WAIT,         138 ->             45903328
TIMEOUT WAIT,         139 ->             45906588
TIMEOUT WAIT,         140 ->             45909848
TIMEOUT WAIT,         141 ->             45913108
TIMEOUT WAIT,         142 ->             45916368
TIMEOUT WAIT,         143 ->             45919628
TIMEOUT WAIT,         144 ->             45922888
TIMEOUT WAIT,         145 ->             45926148
TIMEOUT WAIT,         146 ->             45929408
TIMEOUT WAIT,         147 ->             45932668
TIMEOUT WAIT,         148 ->             45935928
TIMEOUT WAIT,         149 ->             45939188
TIMEOUT WAIT,         150 ->             45942448
TIMEOUT WAIT,         151 ->             45945708
TIMEOUT WAIT,         152 ->             45948968
TIMEOUT WAIT,         153 ->             45952228
TIMEOUT WAIT,         154 ->             45955488
TIMEOUT WAIT,         155 ->             45958748
TIMEOUT WAIT,         156 ->             45962008
TIMEOUT WAIT,         157 ->             45965268
TIMEOUT WAIT,         158 ->             45968528
TIMEOUT WAIT,         159 ->             45971788
TIMEOUT WAIT,         160 ->             45975048
TIMEOUT WAIT,         161 ->             45978308
TIMEOUT WAIT,         162 ->             45981568
TIMEOUT WAIT,         163 ->             45984828
TIMEOUT WAIT,         164 ->             45988088
TIMEOUT WAIT,         165 ->             45991348
TIMEOUT WAIT,         166 ->             45994608
TIMEOUT WAIT,         167 ->             45997868
TIMEOUT WAIT,         168 ->             46001128
TIMEOUT WAIT,         169 ->             46004388
TIMEOUT WAIT,         170 ->             46007648
TIMEOUT WAIT,         171 ->             46010908
TIMEOUT WAIT,         172 ->             46014168
TIMEOUT WAIT,         173 ->             46017428
TIMEOUT WAIT,         174 ->             46020688
TIMEOUT WAIT,         175 ->             46023948
TIMEOUT WAIT,         176 ->             46027208
TIMEOUT WAIT,         177 ->             46030468
TIMEOUT WAIT,         178 ->             46033728
TIMEOUT WAIT,         179 ->             46036988
TIMEOUT WAIT,         180 ->             46040248
TIMEOUT WAIT,         181 ->             46043508
TIMEOUT WAIT,         182 ->             46046768
TIMEOUT WAIT,         183 ->             46050028
TIMEOUT WAIT,         184 ->             46053288
TIMEOUT WAIT,         185 ->             46056548
TIMEOUT WAIT,         186 ->             46059808
TIMEOUT WAIT,         187 ->             46063068
TIMEOUT WAIT,         188 ->             46066328
TIMEOUT WAIT,         189 ->             46069588
TIMEOUT WAIT,         190 ->             46072848
TIMEOUT WAIT,         191 ->             46076108
TIMEOUT WAIT,         192 ->             46079368
TIMEOUT WAIT,         193 ->             46082628
TIMEOUT WAIT,         194 ->             46085888
TIMEOUT WAIT,         195 ->             46089148
TIMEOUT WAIT,         196 ->             46092408
TIMEOUT WAIT,         197 ->             46095668
TIMEOUT WAIT,         198 ->             46098928
TIMEOUT WAIT,         199 ->             46102188
TIMEOUT WAIT,         200 ->             46105448
TIMEOUT WAIT,         201 ->             46108708
TIMEOUT WAIT,         202 ->             46111968
TIMEOUT WAIT,         203 ->             46115228
TIMEOUT WAIT,         204 ->             46118488
TIMEOUT WAIT,         205 ->             46121748
TIMEOUT WAIT,         206 ->             46125008
TIMEOUT WAIT,         207 ->             46128268
TIMEOUT WAIT,         208 ->             46131528
TIMEOUT WAIT,         209 ->             46134788
TIMEOUT WAIT,         210 ->             46138048
TIMEOUT WAIT,         211 ->             46141308
TIMEOUT WAIT,         212 ->             46144568
TIMEOUT WAIT,         213 ->             46147828
TIMEOUT WAIT,         214 ->             46151088
TIMEOUT WAIT,         215 ->             46154348
TIMEOUT WAIT,         216 ->             46157608
TIMEOUT WAIT,         217 ->             46160868
TIMEOUT WAIT,         218 ->             46164128
TIMEOUT WAIT,         219 ->             46167388
TIMEOUT WAIT,         220 ->             46170648
TIMEOUT WAIT,         221 ->             46173908
TIMEOUT WAIT,         222 ->             46177168
TIMEOUT WAIT,         223 ->             46180428
TIMEOUT WAIT,         224 ->             46183688
TIMEOUT WAIT,         225 ->             46186948
TIMEOUT WAIT,         226 ->             46190208
TIMEOUT WAIT,         227 ->             46193468
TIMEOUT WAIT,         228 ->             46196728
TIMEOUT WAIT,         229 ->             46199988
TIMEOUT WAIT,         230 ->             46203248
TIMEOUT WAIT,         231 ->             46206508
TIMEOUT WAIT,         232 ->             46209768
TIMEOUT WAIT,         233 ->             46213028
TIMEOUT WAIT,         234 ->             46216288
TIMEOUT WAIT,         235 ->             46219548
TIMEOUT WAIT,         236 ->             46222808
TIMEOUT WAIT,         237 ->             46226068
TIMEOUT WAIT,         238 ->             46229328
TIMEOUT WAIT,         239 ->             46232588
TIMEOUT WAIT,         240 ->             46235848
TIMEOUT WAIT,         241 ->             46239108
TIMEOUT WAIT,         242 ->             46242368
TIMEOUT WAIT,         243 ->             46245628
TIMEOUT WAIT,         244 ->             46248888
TIMEOUT WAIT,         245 ->             46252148
TIMEOUT WAIT,         246 ->             46255408
TIMEOUT WAIT,         247 ->             46258668
TIMEOUT WAIT,         248 ->             46261928
TIMEOUT WAIT,         249 ->             46265188
TIMEOUT WAIT,         250 ->             46268448
TIMEOUT WAIT,         251 ->             46271708
TIMEOUT WAIT,         252 ->             46274968
TIMEOUT WAIT,         253 ->             46278228
TIMEOUT WAIT,         254 ->             46281488
TIMEOUT WAIT,         255 ->             46284748
TIMEOUT WAIT,         256 ->             46288008
TIMEOUT WAIT,         257 ->             46291268
TIMEOUT WAIT,         258 ->             46294528
TIMEOUT WAIT,         259 ->             46297788
TIMEOUT WAIT,         260 ->             46301048
TIMEOUT WAIT,         261 ->             46304308
TIMEOUT WAIT,         262 ->             46307568
TIMEOUT WAIT,         263 ->             46310828
TIMEOUT WAIT,         264 ->             46314088
TIMEOUT WAIT,         265 ->             46317348
TIMEOUT WAIT,         266 ->             46320608
TIMEOUT WAIT,         267 ->             46323868
TIMEOUT WAIT,         268 ->             46327128
TIMEOUT WAIT,         269 ->             46330388
TIMEOUT WAIT,         270 ->             46333648
TIMEOUT WAIT,         271 ->             46336908
TIMEOUT WAIT,         272 ->             46340168
TIMEOUT WAIT,         273 ->             46343428
TIMEOUT WAIT,         274 ->             46346688
TIMEOUT WAIT,         275 ->             46349948
TIMEOUT WAIT,         276 ->             46353208
TIMEOUT WAIT,         277 ->             46356468
TIMEOUT WAIT,         278 ->             46359728
TIMEOUT WAIT,         279 ->             46362988
TIMEOUT WAIT,         280 ->             46366248
TIMEOUT WAIT,         281 ->             46369508
TIMEOUT WAIT,         282 ->             46372768
TIMEOUT WAIT,         283 ->             46376028
TIMEOUT WAIT,         284 ->             46379288
TIMEOUT WAIT,         285 ->             46382548
TIMEOUT WAIT,         286 ->             46385808
TIMEOUT WAIT,         287 ->             46389068
TIMEOUT WAIT,         288 ->             46392328
TIMEOUT WAIT,         289 ->             46395588
TIMEOUT WAIT,         290 ->             46398848
TIMEOUT WAIT,         291 ->             46402108
TIMEOUT WAIT,         292 ->             46405368
TIMEOUT WAIT,         293 ->             46408628
TIMEOUT WAIT,         294 ->             46411888
TIMEOUT WAIT,         295 ->             46415148
TIMEOUT WAIT,         296 ->             46418408
TIMEOUT WAIT,         297 ->             46421668
TIMEOUT WAIT,         298 ->             46424928
TIMEOUT WAIT,         299 ->             46428188
TIMEOUT WAIT,         300 ->             46431448
TIMEOUT WAIT,         301 ->             46434708
TIMEOUT WAIT,         302 ->             46437968
TIMEOUT WAIT,         303 ->             46441228
TIMEOUT WAIT,         304 ->             46444488
TIMEOUT WAIT,         305 ->             46447748
TIMEOUT WAIT,         306 ->             46451008
TIMEOUT WAIT,         307 ->             46454268
TIMEOUT WAIT,         308 ->             46457528
TIMEOUT WAIT,         309 ->             46460788
TIMEOUT WAIT,         310 ->             46464048
TIMEOUT WAIT,         311 ->             46467308
TIMEOUT WAIT,         312 ->             46470568
TIMEOUT WAIT,         313 ->             46473828
TIMEOUT WAIT,         314 ->             46477088
TIMEOUT WAIT,         315 ->             46480348
TIMEOUT WAIT,         316 ->             46483608
TIMEOUT WAIT,         317 ->             46486868
TIMEOUT WAIT,         318 ->             46490128
TIMEOUT WAIT,         319 ->             46493388
TIMEOUT WAIT,         320 ->             46496648
TIMEOUT WAIT,         321 ->             46499908
TIMEOUT WAIT,         322 ->             46503168
TIMEOUT WAIT,         323 ->             46506428
TIMEOUT WAIT,         324 ->             46509688
TIMEOUT WAIT,         325 ->             46512948
TIMEOUT WAIT,         326 ->             46516208
TIMEOUT WAIT,         327 ->             46519468
TIMEOUT WAIT,         328 ->             46522728
TIMEOUT WAIT,         329 ->             46525988
TIMEOUT WAIT,         330 ->             46529248
TIMEOUT WAIT,         331 ->             46532508
TIMEOUT WAIT,         332 ->             46535768
TIMEOUT WAIT,         333 ->             46539028
TIMEOUT WAIT,         334 ->             46542288
TIMEOUT WAIT,         335 ->             46545548
TIMEOUT WAIT,         336 ->             46548808
TIMEOUT WAIT,         337 ->             46552068
TIMEOUT WAIT,         338 ->             46555328
TIMEOUT WAIT,         339 ->             46558588
TIMEOUT WAIT,         340 ->             46561848
TIMEOUT WAIT,         341 ->             46565108
TIMEOUT WAIT,         342 ->             46568368
TIMEOUT WAIT,         343 ->             46571628
TIMEOUT WAIT,         344 ->             46574888
TIMEOUT WAIT,         345 ->             46578148
TIMEOUT WAIT,         346 ->             46581408
TIMEOUT WAIT,         347 ->             46584668
TIMEOUT WAIT,         348 ->             46587928
TIMEOUT WAIT,         349 ->             46591188
TIMEOUT WAIT,         350 ->             46594448
TIMEOUT WAIT,         351 ->             46597708
TIMEOUT WAIT,         352 ->             46600968
TIMEOUT WAIT,         353 ->             46604228
TIMEOUT WAIT,         354 ->             46607488
TIMEOUT WAIT,         355 ->             46610748
TIMEOUT WAIT,         356 ->             46614008
TIMEOUT WAIT,         357 ->             46617268
TIMEOUT WAIT,         358 ->             46620528
TIMEOUT WAIT,         359 ->             46623788
TIMEOUT WAIT,         360 ->             46627048
TIMEOUT WAIT,         361 ->             46630308
TIMEOUT WAIT,         362 ->             46633568
TIMEOUT WAIT,         363 ->             46636828
TIMEOUT WAIT,         364 ->             46640088
TIMEOUT WAIT,         365 ->             46643348
TIMEOUT WAIT,         366 ->             46646608
TIMEOUT WAIT,         367 ->             46649868
TIMEOUT WAIT,         368 ->             46653128
TIMEOUT WAIT,         369 ->             46656388
TIMEOUT WAIT,         370 ->             46659648
TIMEOUT WAIT,         371 ->             46662908
TIMEOUT WAIT,         372 ->             46666168
TIMEOUT WAIT,         373 ->             46669428
TIMEOUT WAIT,         374 ->             46672688
TIMEOUT WAIT,         375 ->             46675948
TIMEOUT WAIT,         376 ->             46679208
TIMEOUT WAIT,         377 ->             46682468
TIMEOUT WAIT,         378 ->             46685728
TIMEOUT WAIT,         379 ->             46688988
TIMEOUT WAIT,         380 ->             46692248
TIMEOUT WAIT,         381 ->             46695508
TIMEOUT WAIT,         382 ->             46698768
TIMEOUT WAIT,         383 ->             46702028
TIMEOUT WAIT,         384 ->             46705288
TIMEOUT WAIT,         385 ->             46708548
TIMEOUT WAIT,         386 ->             46711808
TIMEOUT WAIT,         387 ->             46715068
TIMEOUT WAIT,         388 ->             46718328
TIMEOUT WAIT,         389 ->             46721588
TIMEOUT WAIT,         390 ->             46724848
TIMEOUT WAIT,         391 ->             46728108
TIMEOUT WAIT,         392 ->             46731368
TIMEOUT WAIT,         393 ->             46734628
TIMEOUT WAIT,         394 ->             46737888
TIMEOUT WAIT,         395 ->             46741148
TIMEOUT WAIT,         396 ->             46744408
TIMEOUT WAIT,         397 ->             46747668
TIMEOUT WAIT,         398 ->             46750928
TIMEOUT WAIT,         399 ->             46754188
TIMEOUT WAIT,         400 ->             46757448
TIMEOUT WAIT,         401 ->             46760708
TIMEOUT WAIT,         402 ->             46763968
TIMEOUT WAIT,         403 ->             46767228
TIMEOUT WAIT,         404 ->             46770488
TIMEOUT WAIT,         405 ->             46773748
TIMEOUT WAIT,         406 ->             46777008
TIMEOUT WAIT,         407 ->             46780268
TIMEOUT WAIT,         408 ->             46783528
TIMEOUT WAIT,         409 ->             46786788
TIMEOUT WAIT,         410 ->             46790048
TIMEOUT WAIT,         411 ->             46793308
TIMEOUT WAIT,         412 ->             46796568
TIMEOUT WAIT,         413 ->             46799828
TIMEOUT WAIT,         414 ->             46803088
TIMEOUT WAIT,         415 ->             46806348
TIMEOUT WAIT,         416 ->             46809608
TIMEOUT WAIT,         417 ->             46812868
TIMEOUT WAIT,         418 ->             46816128
TIMEOUT WAIT,         419 ->             46819388
TIMEOUT WAIT,         420 ->             46822648
TIMEOUT WAIT,         421 ->             46825908
TIMEOUT WAIT,         422 ->             46829168
TIMEOUT WAIT,         423 ->             46832428
TIMEOUT WAIT,         424 ->             46835688
TIMEOUT WAIT,         425 ->             46838948
TIMEOUT WAIT,         426 ->             46842208
TIMEOUT WAIT,         427 ->             46845468
TIMEOUT WAIT,         428 ->             46848728
TIMEOUT WAIT,         429 ->             46851988
TIMEOUT WAIT,         430 ->             46855248
TIMEOUT WAIT,         431 ->             46858508
TIMEOUT WAIT,         432 ->             46861768
TIMEOUT WAIT,         433 ->             46865028
TIMEOUT WAIT,         434 ->             46868288
TIMEOUT WAIT,         435 ->             46871548
TIMEOUT WAIT,         436 ->             46874808
TIMEOUT WAIT,         437 ->             46878068
TIMEOUT WAIT,         438 ->             46881328
TIMEOUT WAIT,         439 ->             46884588
TIMEOUT WAIT,         440 ->             46887848
TIMEOUT WAIT,         441 ->             46891108
TIMEOUT WAIT,         442 ->             46894368
TIMEOUT WAIT,         443 ->             46897628
TIMEOUT WAIT,         444 ->             46900888
TIMEOUT WAIT,         445 ->             46904148
TIMEOUT WAIT,         446 ->             46907408
TIMEOUT WAIT,         447 ->             46910668
TIMEOUT WAIT,         448 ->             46913928
TIMEOUT WAIT,         449 ->             46917188
TIMEOUT WAIT,         450 ->             46920448
TIMEOUT WAIT,         451 ->             46923708
TIMEOUT WAIT,         452 ->             46926968
TIMEOUT WAIT,         453 ->             46930228
TIMEOUT WAIT,         454 ->             46933488
TIMEOUT WAIT,         455 ->             46936748
TIMEOUT WAIT,         456 ->             46940008
TIMEOUT WAIT,         457 ->             46943268
TIMEOUT WAIT,         458 ->             46946528
TIMEOUT WAIT,         459 ->             46949788
TIMEOUT WAIT,         460 ->             46953048
TIMEOUT WAIT,         461 ->             46956308
TIMEOUT WAIT,         462 ->             46959568
TIMEOUT WAIT,         463 ->             46962828
TIMEOUT WAIT,         464 ->             46966088
TIMEOUT WAIT,         465 ->             46969348
TIMEOUT WAIT,         466 ->             46972608
TIMEOUT WAIT,         467 ->             46975868
TIMEOUT WAIT,         468 ->             46979128
TIMEOUT WAIT,         469 ->             46982388
TIMEOUT WAIT,         470 ->             46985648
TIMEOUT WAIT,         471 ->             46988908
TIMEOUT WAIT,         472 ->             46992168
TIMEOUT WAIT,         473 ->             46995428
TIMEOUT WAIT,         474 ->             46998688
TIMEOUT WAIT,         475 ->             47001948
TIMEOUT WAIT,         476 ->             47005208
TIMEOUT WAIT,         477 ->             47008468
TIMEOUT WAIT,         478 ->             47011728
TIMEOUT WAIT,         479 ->             47014988
TIMEOUT WAIT,         480 ->             47018248
TIMEOUT WAIT,         481 ->             47021508
TIMEOUT WAIT,         482 ->             47024768
TIMEOUT WAIT,         483 ->             47028028
TIMEOUT WAIT,         484 ->             47031288
TIMEOUT WAIT,         485 ->             47034548
TIMEOUT WAIT,         486 ->             47037808
TIMEOUT WAIT,         487 ->             47041068
TIMEOUT WAIT,         488 ->             47044328
TIMEOUT WAIT,         489 ->             47047588
TIMEOUT WAIT,         490 ->             47050848
TIMEOUT WAIT,         491 ->             47054108
TIMEOUT WAIT,         492 ->             47057368
TIMEOUT WAIT,         493 ->             47060628
TIMEOUT WAIT,         494 ->             47063888
TIMEOUT WAIT,         495 ->             47067148
TIMEOUT WAIT,         496 ->             47070408
TIMEOUT WAIT,         497 ->             47073668
TIMEOUT WAIT,         498 ->             47076928
TIMEOUT WAIT,         499 ->             47080188
TIMEOUT WAIT,         500 ->             47083448
TIMEOUT WAIT,         501 ->             47086708
TIMEOUT WAIT,         502 ->             47089968
TIMEOUT WAIT,         503 ->             47093228
TIMEOUT WAIT,         504 ->             47096488
TIMEOUT WAIT,         505 ->             47099748
TIMEOUT WAIT,         506 ->             47103008
TIMEOUT WAIT,         507 ->             47106268
TIMEOUT WAIT,         508 ->             47109528
TIMEOUT WAIT,         509 ->             47112788
TIMEOUT WAIT,         510 ->             47116048
TIMEOUT WAIT,         511 ->             47119308
TIMEOUT WAIT,         512 ->             47122568
TIMEOUT WAIT,         513 ->             47125828
TIMEOUT WAIT,         514 ->             47129088
TIMEOUT WAIT,         515 ->             47132348
TIMEOUT WAIT,         516 ->             47135608
TIMEOUT WAIT,         517 ->             47138868
TIMEOUT WAIT,         518 ->             47142128
TIMEOUT WAIT,         519 ->             47145388
TIMEOUT WAIT,         520 ->             47148648
TIMEOUT WAIT,         521 ->             47151908
TIMEOUT WAIT,         522 ->             47155168
TIMEOUT WAIT,         523 ->             47158428
TIMEOUT WAIT,         524 ->             47161688
TIMEOUT WAIT,         525 ->             47164948
TIMEOUT WAIT,         526 ->             47168208
TIMEOUT WAIT,         527 ->             47171468
TIMEOUT WAIT,         528 ->             47174728
TIMEOUT WAIT,         529 ->             47177988
TIMEOUT WAIT,         530 ->             47181248
TIMEOUT WAIT,         531 ->             47184508
TIMEOUT WAIT,         532 ->             47187768
TIMEOUT WAIT,         533 ->             47191028
TIMEOUT WAIT,         534 ->             47194288
TIMEOUT WAIT,         535 ->             47197548
TIMEOUT WAIT,         536 ->             47200808
TIMEOUT WAIT,         537 ->             47204068
TIMEOUT WAIT,         538 ->             47207328
TIMEOUT WAIT,         539 ->             47210588
TIMEOUT WAIT,         540 ->             47213848
TIMEOUT WAIT,         541 ->             47217108
TIMEOUT WAIT,         542 ->             47220368
TIMEOUT WAIT,         543 ->             47223628
TIMEOUT WAIT,         544 ->             47226888
TIMEOUT WAIT,         545 ->             47230148
TIMEOUT WAIT,         546 ->             47233408
TIMEOUT WAIT,         547 ->             47236668
TIMEOUT WAIT,         548 ->             47239928
TIMEOUT WAIT,         549 ->             47243188
TIMEOUT WAIT,         550 ->             47246448
TIMEOUT WAIT,         551 ->             47249708
TIMEOUT WAIT,         552 ->             47252968
TIMEOUT WAIT,         553 ->             47256228
TIMEOUT WAIT,         554 ->             47259488
TIMEOUT WAIT,         555 ->             47262748
TIMEOUT WAIT,         556 ->             47266008
TIMEOUT WAIT,         557 ->             47269268
TIMEOUT WAIT,         558 ->             47272528
TIMEOUT WAIT,         559 ->             47275788
TIMEOUT WAIT,         560 ->             47279048
TIMEOUT WAIT,         561 ->             47282308
TIMEOUT WAIT,         562 ->             47285568
TIMEOUT WAIT,         563 ->             47288828
TIMEOUT WAIT,         564 ->             47292088
TIMEOUT WAIT,         565 ->             47295348
TIMEOUT WAIT,         566 ->             47298608
TIMEOUT WAIT,         567 ->             47301868
TIMEOUT WAIT,         568 ->             47305128
TIMEOUT WAIT,         569 ->             47308388
TIMEOUT WAIT,         570 ->             47311648
TIMEOUT WAIT,         571 ->             47314908
TIMEOUT WAIT,         572 ->             47318168
TIMEOUT WAIT,         573 ->             47321428
TIMEOUT WAIT,         574 ->             47324688
TIMEOUT WAIT,         575 ->             47327948
TIMEOUT WAIT,         576 ->             47331208
TIMEOUT WAIT,         577 ->             47334468
TIMEOUT WAIT,         578 ->             47337728
TIMEOUT WAIT,         579 ->             47340988
TIMEOUT WAIT,         580 ->             47344248
TIMEOUT WAIT,         581 ->             47347508
TIMEOUT WAIT,         582 ->             47350768
TIMEOUT WAIT,         583 ->             47354028
TIMEOUT WAIT,         584 ->             47357288
TIMEOUT WAIT,         585 ->             47360548
TIMEOUT WAIT,         586 ->             47363808
TIMEOUT WAIT,         587 ->             47367068
TIMEOUT WAIT,         588 ->             47370328
TIMEOUT WAIT,         589 ->             47373588
TIMEOUT WAIT,         590 ->             47376848
TIMEOUT WAIT,         591 ->             47380108
TIMEOUT WAIT,         592 ->             47383368
TIMEOUT WAIT,         593 ->             47386628
TIMEOUT WAIT,         594 ->             47389888
TIMEOUT WAIT,         595 ->             47393148
TIMEOUT WAIT,         596 ->             47396408
TIMEOUT WAIT,         597 ->             47399668
TIMEOUT WAIT,         598 ->             47402928
TIMEOUT WAIT,         599 ->             47406188
TIMEOUT WAIT,         600 ->             47409448
TIMEOUT WAIT,         601 ->             47412708
TIMEOUT WAIT,         602 ->             47415968
TIMEOUT WAIT,         603 ->             47419228
TIMEOUT WAIT,         604 ->             47422488
TIMEOUT WAIT,         605 ->             47425748
TIMEOUT WAIT,         606 ->             47429008
TIMEOUT WAIT,         607 ->             47432268
TIMEOUT WAIT,         608 ->             47435528
TIMEOUT WAIT,         609 ->             47438788
TIMEOUT WAIT,         610 ->             47442048
TIMEOUT WAIT,         611 ->             47445308
TIMEOUT WAIT,         612 ->             47448568
TIMEOUT WAIT,         613 ->             47451828
TIMEOUT WAIT,         614 ->             47455088
TIMEOUT WAIT,         615 ->             47458348
TIMEOUT WAIT,         616 ->             47461608
TIMEOUT WAIT,         617 ->             47464868
TIMEOUT WAIT,         618 ->             47468128
TIMEOUT WAIT,         619 ->             47471388
TIMEOUT WAIT,         620 ->             47474648
TIMEOUT WAIT,         621 ->             47477908
TIMEOUT WAIT,         622 ->             47481168
TIMEOUT WAIT,         623 ->             47484428
TIMEOUT WAIT,         624 ->             47487688
TIMEOUT WAIT,         625 ->             47490948
TIMEOUT WAIT,         626 ->             47494208
TIMEOUT WAIT,         627 ->             47497468
TIMEOUT WAIT,         628 ->             47500728
TIMEOUT WAIT,         629 ->             47503988
TIMEOUT WAIT,         630 ->             47507248
TIMEOUT WAIT,         631 ->             47510508
TIMEOUT WAIT,         632 ->             47513768
TIMEOUT WAIT,         633 ->             47517028
TIMEOUT WAIT,         634 ->             47520288
TIMEOUT WAIT,         635 ->             47523548
TIMEOUT WAIT,         636 ->             47526808
TIMEOUT WAIT,         637 ->             47530068
TIMEOUT WAIT,         638 ->             47533328
TIMEOUT WAIT,         639 ->             47536588
TIMEOUT WAIT,         640 ->             47539848
TIMEOUT WAIT,         641 ->             47543108
TIMEOUT WAIT,         642 ->             47546368
TIMEOUT WAIT,         643 ->             47549628
TIMEOUT WAIT,         644 ->             47552888
TIMEOUT WAIT,         645 ->             47556148
TIMEOUT WAIT,         646 ->             47559408
TIMEOUT WAIT,         647 ->             47562668
TIMEOUT WAIT,         648 ->             47565928
TIMEOUT WAIT,         649 ->             47569188
TIMEOUT WAIT,         650 ->             47572448
TIMEOUT WAIT,         651 ->             47575708
TIMEOUT WAIT,         652 ->             47578968
TIMEOUT WAIT,         653 ->             47582228
TIMEOUT WAIT,         654 ->             47585488
TIMEOUT WAIT,         655 ->             47588748
TIMEOUT WAIT,         656 ->             47592008
TIMEOUT WAIT,         657 ->             47595268
TIMEOUT WAIT,         658 ->             47598528
TIMEOUT WAIT,         659 ->             47601788
TIMEOUT WAIT,         660 ->             47605048
TIMEOUT WAIT,         661 ->             47608308
TIMEOUT WAIT,         662 ->             47611568
TIMEOUT WAIT,         663 ->             47614828
TIMEOUT WAIT,         664 ->             47618088
TIMEOUT WAIT,         665 ->             47621348
TIMEOUT WAIT,         666 ->             47624608
TIMEOUT WAIT,         667 ->             47627868
TIMEOUT WAIT,         668 ->             47631128
TIMEOUT WAIT,         669 ->             47634388
TIMEOUT WAIT,         670 ->             47637648
TIMEOUT WAIT,         671 ->             47640908
TIMEOUT WAIT,         672 ->             47644168
TIMEOUT WAIT,         673 ->             47647428
TIMEOUT WAIT,         674 ->             47650688
TIMEOUT WAIT,         675 ->             47653948
TIMEOUT WAIT,         676 ->             47657208
TIMEOUT WAIT,         677 ->             47660468
TIMEOUT WAIT,         678 ->             47663728
TIMEOUT WAIT,         679 ->             47666988
TIMEOUT WAIT,         680 ->             47670248
TIMEOUT WAIT,         681 ->             47673508
TIMEOUT WAIT,         682 ->             47676768
TIMEOUT WAIT,         683 ->             47680028
TIMEOUT WAIT,         684 ->             47683288
TIMEOUT WAIT,         685 ->             47686548
TIMEOUT WAIT,         686 ->             47689808
TIMEOUT WAIT,         687 ->             47693068
TIMEOUT WAIT,         688 ->             47696328
TIMEOUT WAIT,         689 ->             47699588
TIMEOUT WAIT,         690 ->             47702848
TIMEOUT WAIT,         691 ->             47706108
TIMEOUT WAIT,         692 ->             47709368
TIMEOUT WAIT,         693 ->             47712628
TIMEOUT WAIT,         694 ->             47715888
TIMEOUT WAIT,         695 ->             47719148
TIMEOUT WAIT,         696 ->             47722408
TIMEOUT WAIT,         697 ->             47725668
TIMEOUT WAIT,         698 ->             47728928
TIMEOUT WAIT,         699 ->             47732188
TIMEOUT WAIT,         700 ->             47735448
TIMEOUT WAIT,         701 ->             47738708
TIMEOUT WAIT,         702 ->             47741968
TIMEOUT WAIT,         703 ->             47745228
TIMEOUT WAIT,         704 ->             47748488
TIMEOUT WAIT,         705 ->             47751748
TIMEOUT WAIT,         706 ->             47755008
TIMEOUT WAIT,         707 ->             47758268
TIMEOUT WAIT,         708 ->             47761528
TIMEOUT WAIT,         709 ->             47764788
TIMEOUT WAIT,         710 ->             47768048
TIMEOUT WAIT,         711 ->             47771308
TIMEOUT WAIT,         712 ->             47774568
TIMEOUT WAIT,         713 ->             47777828
TIMEOUT WAIT,         714 ->             47781088
TIMEOUT WAIT,         715 ->             47784348
TIMEOUT WAIT,         716 ->             47787608
TIMEOUT WAIT,         717 ->             47790868
TIMEOUT WAIT,         718 ->             47794128
TIMEOUT WAIT,         719 ->             47797388
TIMEOUT WAIT,         720 ->             47800648
TIMEOUT WAIT,         721 ->             47803908
TIMEOUT WAIT,         722 ->             47807168
TIMEOUT WAIT,         723 ->             47810428
TIMEOUT WAIT,         724 ->             47813688
TIMEOUT WAIT,         725 ->             47816948
TIMEOUT WAIT,         726 ->             47820208
TIMEOUT WAIT,         727 ->             47823468
TIMEOUT WAIT,         728 ->             47826728
TIMEOUT WAIT,         729 ->             47829988
TIMEOUT WAIT,         730 ->             47833248
TIMEOUT WAIT,         731 ->             47836508
TIMEOUT WAIT,         732 ->             47839768
TIMEOUT WAIT,         733 ->             47843028
TIMEOUT WAIT,         734 ->             47846288
TIMEOUT WAIT,         735 ->             47849548
TIMEOUT WAIT,         736 ->             47852808
TIMEOUT WAIT,         737 ->             47856068
TIMEOUT WAIT,         738 ->             47859328
TIMEOUT WAIT,         739 ->             47862588
TIMEOUT WAIT,         740 ->             47865848
TIMEOUT WAIT,         741 ->             47869108
TIMEOUT WAIT,         742 ->             47872368
TIMEOUT WAIT,         743 ->             47875628
TIMEOUT WAIT,         744 ->             47878888
TIMEOUT WAIT,         745 ->             47882148
TIMEOUT WAIT,         746 ->             47885408
TIMEOUT WAIT,         747 ->             47888668
TIMEOUT WAIT,         748 ->             47891928
TIMEOUT WAIT,         749 ->             47895188
TIMEOUT WAIT,         750 ->             47898448
TIMEOUT WAIT,         751 ->             47901708
TIMEOUT WAIT,         752 ->             47904968
TIMEOUT WAIT,         753 ->             47908228
TIMEOUT WAIT,         754 ->             47911488
TIMEOUT WAIT,         755 ->             47914748
TIMEOUT WAIT,         756 ->             47918008
TIMEOUT WAIT,         757 ->             47921268
TIMEOUT WAIT,         758 ->             47924528
TIMEOUT WAIT,         759 ->             47927788
TIMEOUT WAIT,         760 ->             47931048
TIMEOUT WAIT,         761 ->             47934308
TIMEOUT WAIT,         762 ->             47937568
TIMEOUT WAIT,         763 ->             47940828
TIMEOUT WAIT,         764 ->             47944088
TIMEOUT WAIT,         765 ->             47947348
TIMEOUT WAIT,         766 ->             47950608
TIMEOUT WAIT,         767 ->             47953868
TIMEOUT WAIT,         768 ->             47957128
TIMEOUT WAIT,         769 ->             47960388
TIMEOUT WAIT,         770 ->             47963648
TIMEOUT WAIT,         771 ->             47966908
TIMEOUT WAIT,         772 ->             47970168
TIMEOUT WAIT,         773 ->             47973428
TIMEOUT WAIT,         774 ->             47976688
TIMEOUT WAIT,         775 ->             47979948
TIMEOUT WAIT,         776 ->             47983208
TIMEOUT WAIT,         777 ->             47986468
TIMEOUT WAIT,         778 ->             47989728
TIMEOUT WAIT,         779 ->             47992988
TIMEOUT WAIT,         780 ->             47996248
TIMEOUT WAIT,         781 ->             47999508
TIMEOUT WAIT,         782 ->             48002768
TIMEOUT WAIT,         783 ->             48006028
TIMEOUT WAIT,         784 ->             48009288
TIMEOUT WAIT,         785 ->             48012548
TIMEOUT WAIT,         786 ->             48015808
TIMEOUT WAIT,         787 ->             48019068
TIMEOUT WAIT,         788 ->             48022328
TIMEOUT WAIT,         789 ->             48025588
TIMEOUT WAIT,         790 ->             48028848
TIMEOUT WAIT,         791 ->             48032108
TIMEOUT WAIT,         792 ->             48035368
TIMEOUT WAIT,         793 ->             48038628
TIMEOUT WAIT,         794 ->             48041888
TIMEOUT WAIT,         795 ->             48045148
TIMEOUT WAIT,         796 ->             48048408
TIMEOUT WAIT,         797 ->             48051668
TIMEOUT WAIT,         798 ->             48054928
TIMEOUT WAIT,         799 ->             48058188
TIMEOUT WAIT,         800 ->             48061448
TIMEOUT WAIT,         801 ->             48064708
TIMEOUT WAIT,         802 ->             48067968
TIMEOUT WAIT,         803 ->             48071228
TIMEOUT WAIT,         804 ->             48074488
TIMEOUT WAIT,         805 ->             48077748
TIMEOUT WAIT,         806 ->             48081008
TIMEOUT WAIT,         807 ->             48084268
TIMEOUT WAIT,         808 ->             48087528
TIMEOUT WAIT,         809 ->             48090788
TIMEOUT WAIT,         810 ->             48094048
TIMEOUT WAIT,         811 ->             48097308
TIMEOUT WAIT,         812 ->             48100568
TIMEOUT WAIT,         813 ->             48103828
TIMEOUT WAIT,         814 ->             48107088
TIMEOUT WAIT,         815 ->             48110348
TIMEOUT WAIT,         816 ->             48113608
TIMEOUT WAIT,         817 ->             48116868
TIMEOUT WAIT,         818 ->             48120128
TIMEOUT WAIT,         819 ->             48123388
TIMEOUT WAIT,         820 ->             48126648
TIMEOUT WAIT,         821 ->             48129908
TIMEOUT WAIT,         822 ->             48133168
TIMEOUT WAIT,         823 ->             48136428
TIMEOUT WAIT,         824 ->             48139688
TIMEOUT WAIT,         825 ->             48142948
TIMEOUT WAIT,         826 ->             48146208
TIMEOUT WAIT,         827 ->             48149468
TIMEOUT WAIT,         828 ->             48152728
TIMEOUT WAIT,         829 ->             48155988
TIMEOUT WAIT,         830 ->             48159248
TIMEOUT WAIT,         831 ->             48162508
TIMEOUT WAIT,         832 ->             48165768
TIMEOUT WAIT,         833 ->             48169028
TIMEOUT WAIT,         834 ->             48172288
TIMEOUT WAIT,         835 ->             48175548
TIMEOUT WAIT,         836 ->             48178808
TIMEOUT WAIT,         837 ->             48182068
TIMEOUT WAIT,         838 ->             48185328
TIMEOUT WAIT,         839 ->             48188588
TIMEOUT WAIT,         840 ->             48191848
TIMEOUT WAIT,         841 ->             48195108
TIMEOUT WAIT,         842 ->             48198368
TIMEOUT WAIT,         843 ->             48201628
TIMEOUT WAIT,         844 ->             48204888
TIMEOUT WAIT,         845 ->             48208148
TIMEOUT WAIT,         846 ->             48211408
TIMEOUT WAIT,         847 ->             48214668
TIMEOUT WAIT,         848 ->             48217928
TIMEOUT WAIT,         849 ->             48221188
TIMEOUT WAIT,         850 ->             48224448
TIMEOUT WAIT,         851 ->             48227708
TIMEOUT WAIT,         852 ->             48230968
TIMEOUT WAIT,         853 ->             48234228
TIMEOUT WAIT,         854 ->             48237488
TIMEOUT WAIT,         855 ->             48240748
TIMEOUT WAIT,         856 ->             48244008
TIMEOUT WAIT,         857 ->             48247268
TIMEOUT WAIT,         858 ->             48250528
TIMEOUT WAIT,         859 ->             48253788
TIMEOUT WAIT,         860 ->             48257048
TIMEOUT WAIT,         861 ->             48260308
TIMEOUT WAIT,         862 ->             48263568
TIMEOUT WAIT,         863 ->             48266828
TIMEOUT WAIT,         864 ->             48270088
TIMEOUT WAIT,         865 ->             48273348
TIMEOUT WAIT,         866 ->             48276608
TIMEOUT WAIT,         867 ->             48279868
TIMEOUT WAIT,         868 ->             48283128
TIMEOUT WAIT,         869 ->             48286388
TIMEOUT WAIT,         870 ->             48289648
TIMEOUT WAIT,         871 ->             48292908
TIMEOUT WAIT,         872 ->             48296168
TIMEOUT WAIT,         873 ->             48299428
TIMEOUT WAIT,         874 ->             48302688
TIMEOUT WAIT,         875 ->             48305948
TIMEOUT WAIT,         876 ->             48309208
TIMEOUT WAIT,         877 ->             48312468
TIMEOUT WAIT,         878 ->             48315728
TIMEOUT WAIT,         879 ->             48318988
TIMEOUT WAIT,         880 ->             48322248
TIMEOUT WAIT,         881 ->             48325508
TIMEOUT WAIT,         882 ->             48328768
TIMEOUT WAIT,         883 ->             48332028
TIMEOUT WAIT,         884 ->             48335288
TIMEOUT WAIT,         885 ->             48338548
TIMEOUT WAIT,         886 ->             48341808
TIMEOUT WAIT,         887 ->             48345068
TIMEOUT WAIT,         888 ->             48348328
TIMEOUT WAIT,         889 ->             48351588
TIMEOUT WAIT,         890 ->             48354848
TIMEOUT WAIT,         891 ->             48358108
TIMEOUT WAIT,         892 ->             48361368
TIMEOUT WAIT,         893 ->             48364628
TIMEOUT WAIT,         894 ->             48367888
TIMEOUT WAIT,         895 ->             48371148
TIMEOUT WAIT,         896 ->             48374408
TIMEOUT WAIT,         897 ->             48377668
TIMEOUT WAIT,         898 ->             48380928
TIMEOUT WAIT,         899 ->             48384188
TIMEOUT WAIT,         900 ->             48387448
TIMEOUT WAIT,         901 ->             48390708
TIMEOUT WAIT,         902 ->             48393968
TIMEOUT WAIT,         903 ->             48397228
TIMEOUT WAIT,         904 ->             48400488
TIMEOUT WAIT,         905 ->             48403748
TIMEOUT WAIT,         906 ->             48407008
TIMEOUT WAIT,         907 ->             48410268
TIMEOUT WAIT,         908 ->             48413528
TIMEOUT WAIT,         909 ->             48416788
TIMEOUT WAIT,         910 ->             48420048
TIMEOUT WAIT,         911 ->             48423308
TIMEOUT WAIT,         912 ->             48426568
TIMEOUT WAIT,         913 ->             48429828
TIMEOUT WAIT,         914 ->             48433088
TIMEOUT WAIT,         915 ->             48436348
TIMEOUT WAIT,         916 ->             48439608
TIMEOUT WAIT,         917 ->             48442868
TIMEOUT WAIT,         918 ->             48446128
TIMEOUT WAIT,         919 ->             48449388
TIMEOUT WAIT,         920 ->             48452648
TIMEOUT WAIT,         921 ->             48455908
TIMEOUT WAIT,         922 ->             48459168
TIMEOUT WAIT,         923 ->             48462428
TIMEOUT WAIT,         924 ->             48465688
TIMEOUT WAIT,         925 ->             48468948
TIMEOUT WAIT,         926 ->             48472208
TIMEOUT WAIT,         927 ->             48475468
TIMEOUT WAIT,         928 ->             48478728
TIMEOUT WAIT,         929 ->             48481988
TIMEOUT WAIT,         930 ->             48485248
TIMEOUT WAIT,         931 ->             48488508
TIMEOUT WAIT,         932 ->             48491768
TIMEOUT WAIT,         933 ->             48495028
TIMEOUT WAIT,         934 ->             48498288
TIMEOUT WAIT,         935 ->             48501548
TIMEOUT WAIT,         936 ->             48504808
TIMEOUT WAIT,         937 ->             48508068
TIMEOUT WAIT,         938 ->             48511328
TIMEOUT WAIT,         939 ->             48514588
TIMEOUT WAIT,         940 ->             48517848
TIMEOUT WAIT,         941 ->             48521108
TIMEOUT WAIT,         942 ->             48524368
TIMEOUT WAIT,         943 ->             48527628
TIMEOUT WAIT,         944 ->             48530888
TIMEOUT WAIT,         945 ->             48534148
TIMEOUT WAIT,         946 ->             48537408
TIMEOUT WAIT,         947 ->             48540668
TIMEOUT WAIT,         948 ->             48543928
TIMEOUT WAIT,         949 ->             48547188
TIMEOUT WAIT,         950 ->             48550448
TIMEOUT WAIT,         951 ->             48553708
TIMEOUT WAIT,         952 ->             48556968
TIMEOUT WAIT,         953 ->             48560228
TIMEOUT WAIT,         954 ->             48563488
TIMEOUT WAIT,         955 ->             48566748
TIMEOUT WAIT,         956 ->             48570008
TIMEOUT WAIT,         957 ->             48573268
TIMEOUT WAIT,         958 ->             48576528
TIMEOUT WAIT,         959 ->             48579788
TIMEOUT WAIT,         960 ->             48583048
TIMEOUT WAIT,         961 ->             48586308
TIMEOUT WAIT,         962 ->             48589568
TIMEOUT WAIT,         963 ->             48592828
TIMEOUT WAIT,         964 ->             48596088
TIMEOUT WAIT,         965 ->             48599348
TIMEOUT WAIT,         966 ->             48602608
TIMEOUT WAIT,         967 ->             48605868
TIMEOUT WAIT,         968 ->             48609128
TIMEOUT WAIT,         969 ->             48612388
TIMEOUT WAIT,         970 ->             48615648
TIMEOUT WAIT,         971 ->             48618908
TIMEOUT WAIT,         972 ->             48622168
TIMEOUT WAIT,         973 ->             48625428
TIMEOUT WAIT,         974 ->             48628688
TIMEOUT WAIT,         975 ->             48631948
TIMEOUT WAIT,         976 ->             48635208
TIMEOUT WAIT,         977 ->             48638468
TIMEOUT WAIT,         978 ->             48641728
TIMEOUT WAIT,         979 ->             48644988
TIMEOUT WAIT,         980 ->             48648248
TIMEOUT WAIT,         981 ->             48651508
TIMEOUT WAIT,         982 ->             48654768
TIMEOUT WAIT,         983 ->             48658028
TIMEOUT WAIT,         984 ->             48661288
TIMEOUT WAIT,         985 ->             48664548
TIMEOUT WAIT,         986 ->             48667808
TIMEOUT WAIT,         987 ->             48671068
TIMEOUT WAIT,         988 ->             48674328
TIMEOUT WAIT,         989 ->             48677588
TIMEOUT WAIT,         990 ->             48680848
TIMEOUT WAIT,         991 ->             48684108
TIMEOUT WAIT,         992 ->             48687368
TIMEOUT WAIT,         993 ->             48690628
TIMEOUT WAIT,         994 ->             48693888
TIMEOUT WAIT,         995 ->             48697148
TIMEOUT WAIT,         996 ->             48700408
TIMEOUT WAIT,         997 ->             48703668
TIMEOUT WAIT,         998 ->             48706928
TIMEOUT WAIT,         999 ->             48710188
TIMEOUT WAIT,        1000 ->             48713448
TIMEOUT WAIT,        1001 ->             48716708
TIMEOUT WAIT,        1002 ->             48719968
TIMEOUT WAIT,        1003 ->             48723228
TIMEOUT WAIT,        1004 ->             48726488
TIMEOUT WAIT,        1005 ->             48729748
TIMEOUT WAIT,        1006 ->             48733008
TIMEOUT WAIT,        1007 ->             48736268
TIMEOUT WAIT,        1008 ->             48739528
TIMEOUT WAIT,        1009 ->             48742788
TIMEOUT WAIT,        1010 ->             48746048
TIMEOUT WAIT,        1011 ->             48749308
TIMEOUT WAIT,        1012 ->             48752568
TIMEOUT WAIT,        1013 ->             48755828
TIMEOUT WAIT,        1014 ->             48759088
TIMEOUT WAIT,        1015 ->             48762348
TIMEOUT WAIT,        1016 ->             48765608
TIMEOUT WAIT,        1017 ->             48768868
TIMEOUT WAIT,        1018 ->             48772128
TIMEOUT WAIT,        1019 ->             48775388
TIMEOUT WAIT,        1020 ->             48778648
TIMEOUT WAIT,        1021 ->             48781908
TIMEOUT WAIT,        1022 ->             48785168
TIMEOUT WAIT,        1023 ->             48788428
TIMEOUT WAIT,        1024 ->             48791688
TIMEOUT WAIT,        1025 ->             48794948
TIMEOUT WAIT,        1026 ->             48798208
TIMEOUT WAIT,        1027 ->             48801468
TIMEOUT WAIT,        1028 ->             48804728
TIMEOUT WAIT,        1029 ->             48807988
TIMEOUT WAIT,        1030 ->             48811248
TIMEOUT WAIT,        1031 ->             48814508
TIMEOUT WAIT,        1032 ->             48817768
TIMEOUT WAIT,        1033 ->             48821028
TIMEOUT WAIT,        1034 ->             48824288
TIMEOUT WAIT,        1035 ->             48827548
TIMEOUT WAIT,        1036 ->             48830808
TIMEOUT WAIT,        1037 ->             48834068
TIMEOUT WAIT,        1038 ->             48837328
TIMEOUT WAIT,        1039 ->             48840588
TIMEOUT WAIT,        1040 ->             48843848
TIMEOUT WAIT,        1041 ->             48847108
TIMEOUT WAIT,        1042 ->             48850368
TIMEOUT WAIT,        1043 ->             48853628
TIMEOUT WAIT,        1044 ->             48856888
TIMEOUT WAIT,        1045 ->             48860148
TIMEOUT WAIT,        1046 ->             48863408
TIMEOUT WAIT,        1047 ->             48866668
TIMEOUT WAIT,        1048 ->             48869928
TIMEOUT WAIT,        1049 ->             48873188
TIMEOUT WAIT,        1050 ->             48876448
TIMEOUT WAIT,        1051 ->             48879708
TIMEOUT WAIT,        1052 ->             48882968
TIMEOUT WAIT,        1053 ->             48886228
TIMEOUT WAIT,        1054 ->             48889488
TIMEOUT WAIT,        1055 ->             48892748
TIMEOUT WAIT,        1056 ->             48896008
TIMEOUT WAIT,        1057 ->             48899268
TIMEOUT WAIT,        1058 ->             48902528
TIMEOUT WAIT,        1059 ->             48905788
TIMEOUT WAIT,        1060 ->             48909048
TIMEOUT WAIT,        1061 ->             48912308
TIMEOUT WAIT,        1062 ->             48915568
TIMEOUT WAIT,        1063 ->             48918828
TIMEOUT WAIT,        1064 ->             48922088
TIMEOUT WAIT,        1065 ->             48925348
TIMEOUT WAIT,        1066 ->             48928608
TIMEOUT WAIT,        1067 ->             48931868
TIMEOUT WAIT,        1068 ->             48935128
TIMEOUT WAIT,        1069 ->             48938388
TIMEOUT WAIT,        1070 ->             48941648
TIMEOUT WAIT,        1071 ->             48944908
TIMEOUT WAIT,        1072 ->             48948168
TIMEOUT WAIT,        1073 ->             48951428
TIMEOUT WAIT,        1074 ->             48954688
TIMEOUT WAIT,        1075 ->             48957948
TIMEOUT WAIT,        1076 ->             48961208
TIMEOUT WAIT,        1077 ->             48964468
TIMEOUT WAIT,        1078 ->             48967728
TIMEOUT WAIT,        1079 ->             48970988
TIMEOUT WAIT,        1080 ->             48974248
TIMEOUT WAIT,        1081 ->             48977508
TIMEOUT WAIT,        1082 ->             48980768
TIMEOUT WAIT,        1083 ->             48984028
TIMEOUT WAIT,        1084 ->             48987288
TIMEOUT WAIT,        1085 ->             48990548
TIMEOUT WAIT,        1086 ->             48993808
TIMEOUT WAIT,        1087 ->             48997068
TIMEOUT WAIT,        1088 ->             49000328
TIMEOUT WAIT,        1089 ->             49003588
TIMEOUT WAIT,        1090 ->             49006848
TIMEOUT WAIT,        1091 ->             49010108
TIMEOUT WAIT,        1092 ->             49013368
TIMEOUT WAIT,        1093 ->             49016628
TIMEOUT WAIT,        1094 ->             49019888
TIMEOUT WAIT,        1095 ->             49023148
TIMEOUT WAIT,        1096 ->             49026408
TIMEOUT WAIT,        1097 ->             49029668
TIMEOUT WAIT,        1098 ->             49032928
TIMEOUT WAIT,        1099 ->             49036188
TIMEOUT WAIT,        1100 ->             49039448
TIMEOUT WAIT,        1101 ->             49042708
TIMEOUT WAIT,        1102 ->             49045968
TIMEOUT WAIT,        1103 ->             49049228
TIMEOUT WAIT,        1104 ->             49052488
TIMEOUT WAIT,        1105 ->             49055748
TIMEOUT WAIT,        1106 ->             49059008
TIMEOUT WAIT,        1107 ->             49062268
TIMEOUT WAIT,        1108 ->             49065528
TIMEOUT WAIT,        1109 ->             49068788
TIMEOUT WAIT,        1110 ->             49072048
TIMEOUT WAIT,        1111 ->             49075308
TIMEOUT WAIT,        1112 ->             49078568
TIMEOUT WAIT,        1113 ->             49081828
TIMEOUT WAIT,        1114 ->             49085088
TIMEOUT WAIT,        1115 ->             49088348
TIMEOUT WAIT,        1116 ->             49091608
TIMEOUT WAIT,        1117 ->             49094868
TIMEOUT WAIT,        1118 ->             49098128
TIMEOUT WAIT,        1119 ->             49101388
TIMEOUT WAIT,        1120 ->             49104648
TIMEOUT WAIT,        1121 ->             49107908
TIMEOUT WAIT,        1122 ->             49111168
TIMEOUT WAIT,        1123 ->             49114428
TIMEOUT WAIT,        1124 ->             49117688
TIMEOUT WAIT,        1125 ->             49120948
TIMEOUT WAIT,        1126 ->             49124208
TIMEOUT WAIT,        1127 ->             49127468
TIMEOUT WAIT,        1128 ->             49130728
TIMEOUT WAIT,        1129 ->             49133988
TIMEOUT WAIT,        1130 ->             49137248
TIMEOUT WAIT,        1131 ->             49140508
TIMEOUT WAIT,        1132 ->             49143768
TIMEOUT WAIT,        1133 ->             49147028
TIMEOUT WAIT,        1134 ->             49150288
TIMEOUT WAIT,        1135 ->             49153548
TIMEOUT WAIT,        1136 ->             49156808
TIMEOUT WAIT,        1137 ->             49160068
TIMEOUT WAIT,        1138 ->             49163328
TIMEOUT WAIT,        1139 ->             49166588
TIMEOUT WAIT,        1140 ->             49169848
TIMEOUT WAIT,        1141 ->             49173108
TIMEOUT WAIT,        1142 ->             49176368
TIMEOUT WAIT,        1143 ->             49179628
TIMEOUT WAIT,        1144 ->             49182888
TIMEOUT WAIT,        1145 ->             49186148
TIMEOUT WAIT,        1146 ->             49189408
TIMEOUT WAIT,        1147 ->             49192668
TIMEOUT WAIT,        1148 ->             49195928
TIMEOUT WAIT,        1149 ->             49199188
TIMEOUT WAIT,        1150 ->             49202448
TIMEOUT WAIT,        1151 ->             49205708
TIMEOUT WAIT,        1152 ->             49208968
TIMEOUT WAIT,        1153 ->             49212228
GEN_COUNTER =         456            49215488
Warning : Trigger level flag (LCR2) is not set in DUT : UART            49215488
TESTBENCH: DIFF_COUNTER =           1            49215488




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         455            49215570
SUCCESS APB: APB first cycle             49215621
SUCCESS APB: APB second cycle             49215721
READ: reg_val =  97            49215820
SUCCESS FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 01100001            49215820
ACTUAL DATA = 01100001            49215820
TESTBENCH: DIFF_COUNTER =           0            49215821
GEN_COUNTER =         457            51565948
Timeout interrupt detected successfully            51565948
GEN_COUNTER =         458            51565948
TESTBENCH: DIFF_COUNTER =           2            51565948




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Driver counter =         456            51566070
SUCCESS APB: APB first cycle             51566121
SUCCESS APB: APB second cycle             51566221
READ: reg_val =  97            51566320
SUCCESS FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 01100001            51566320
ACTUAL DATA = 01100001            51566320




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

TESTBENCH: DIFF_COUNTER =           1            51566321
Driver counter =         457            51566370
SUCCESS APB: APB first cycle             51566421
SUCCESS APB: APB second cycle             51566521
READ: reg_val =  97            51566620
SUCCESS FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 01100001            51566620
ACTUAL DATA = 01100001            51566620
SUCCESS APB: APB first cycle             51566721
SUCCESS APB: APB second cycle             51566821
ERROR FROM MONITOR	:	RCVR REGISTER MATCH
EXPECTED DATA = 00101000            51566920
ACTUAL DATA = 00000101            51566920
TESTBENCH: DIFF_COUNTER =           0            51566921
LSR_REG_VAL = 01100000            51566926
LSR_REG_TEMP = 01100000            51566926
random_object_id=         10            51569860
INFO  @ 51569860ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=         10
QUEUE_SIZE =          12            51569860
random_object_id=          5            51570512
INFO  @ 51570512ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          5
QUEUE_SIZE =          13            51570512
LCR_REG_VAL = 00000000            51570520
LCR_REG_TEMP = 00000000            51570520
FCR_REG_VAL = 00000001            51570520
FCR_REG_TEMP = 00000001            51570520
IER_REG_VAL = 00000000            51570520
IER_REG_TEMP = 00000000            51570520
MSR_REG_VAL = 00000000            51570520
MSR_REG_TEMP = 00000000            51570520
DLL_REG_VAL = 00000000            51570520
DLL_REG_TEMP = 00000000            51570520
DLL, DLM has changed            51570520
LSR[0] is not Set after Reset -> 51570720
GEN_COUNTER =         459            51570720
Data = 10000000            51570720
Mask = 00011111            51570720
config Data = 00111001            51570720
config Data = 10011001            51570720
BAUD_VALUE =       19200
GEN_COUNTER =         460            51570720
Data = 00001010            51570720
Mask = 00000000            51570720
config Data = 00111010            51570720
config Data = 00001010            51570720
GEN_COUNTER =         461            51570720
Data = 00000000            51570720
Mask = 00000000            51570720
config Data = 10000101            51570720
config Data = 00000000            51570720
GEN_COUNTER =         462            51570720
Data = 00011111            51570720
Mask = 00011111            51570720
config Data = 11000011            51570720
config Data = 00000011            51570720
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
TESTBENCH: DIFF_COUNTER =           4            51570720
MSR_REG_VAL = 11111011            51570720
MSR_REG_TEMP = 11111011            51570720




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Driver counter =         458            51570870
SUCCESS APB: APB first cycle             51570921
SUCCESS APB: APB second cycle             51571021




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             51571120
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10011001
DLAB = 0
addr_offst = 00            51571120
write_reg: wr_data	=	10011001
byte_en	=	0001
Update bit fields            51571120
TESTBENCH: DIFF_COUNTER =           3            51571120
LCR_REG_VAL = 10011001            51571120
LCR_REG_TEMP = 10011001            51571120
Driver counter =         459            51571170
SUCCESS APB: APB first cycle             51571221
SUCCESS APB: APB second cycle             51571321




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             51571420
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00001010
DLAB = 1
addr_offst = 00            51571420
write_reg: wr_data	=	00001010
byte_en	=	0001
Update bit fields            51571420
TESTBENCH: DIFF_COUNTER =           2            51571420
DLL_REG_VAL = 00001010            51571420
DLL_REG_TEMP = 00001010            51571420
DLL, DLM has changed            51571420
Driver counter =         460            51571470
SUCCESS APB: APB first cycle             51571521
SUCCESS APB: APB second cycle             51571621




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             51571720
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            51571720
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            51571720
TESTBENCH: DIFF_COUNTER =           1            51571720
Driver counter =         461            51571770
SUCCESS APB: APB first cycle             51571821
SUCCESS APB: APB second cycle             51571921
Updating Regmap at             51572020
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00000011
DLAB = 1
addr_offst = 00            51572020
write_reg: wr_data	=	00000011
byte_en	=	0001
Update bit fields            51572020
TESTBENCH: DIFF_COUNTER =           0            51572020
LCR_REG_VAL = 00000011            51572020
LCR_REG_TEMP = 00000011            51572020
1. CHECK LOOPBACK TIME            51572020
GEN_COUNTER =         463            51572020
Data = 00011111            51572020
Mask = 11100000            51572020
config Data = 11011110            51572020
config Data = 11011111            51572020
GEN_COUNTER =         464            51572020
Data = 00000011            51572020
Mask = 00010000            51572020
config Data = 00111111            51572020
config Data = 00010011            51572020
GEN_COUNTER =         465            51572020
Data = 00000001            51572020
Mask = 00111000            51572020
config Data = 10111001            51572020
config Data = 00111001            51572020
GEN_COUNTER =         466            51572020
Data = 00001111            51572020
Mask = 11110000            51572020
config Data = 00000001            51572020
config Data = 00001111            51572020
GEN_COUNTER =         467            51572020
GEN_COUNTER =         468            51572020
Data = 00111010            51572020
Mask = 00000000            51572020
config Data = 11011001            51572020
config Data = 00111010            51572020
TESTBENCH: DIFF_COUNTER =           6            51572020




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Driver counter =         462            51572170
SUCCESS APB: APB first cycle             51572221
SUCCESS APB: APB second cycle             51572321




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at             51572420
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 11011111
DLAB = 0
addr_offst = 00            51572420
write_reg: wr_data	=	11011111
byte_en	=	0001
Update bit fields            51572420
TESTBENCH: DIFF_COUNTER =           5            51572420
MCR_REG_VAL = 00011111            51572420
MCR_REG_TEMP = 00011111            51572420
Driver counter =         463            51572470
SUCCESS APB: APB first cycle             51572521
SUCCESS APB: APB second cycle             51572621




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             51572720
TESTBENCH: DIFF_COUNTER =           4            51572720
Driver counter =         464            51572770
SUCCESS APB: APB first cycle             51572821
SUCCESS APB: APB second cycle             51572921




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             51573020
TESTBENCH: DIFF_COUNTER =           3            51573020
Driver counter =         465            51573070
SUCCESS APB: APB first cycle             51573121
SUCCESS APB: APB second cycle             51573221




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             51573320
TESTBENCH: DIFF_COUNTER =           2            51573320
Driver counter =         466            51573370
SUCCESS APB: APB first cycle             51573421
SUCCESS APB: APB second cycle             51573521




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

TESTBENCH: DIFF_COUNTER =           1            51573621
Driver counter =         467            51573670
SUCCESS APB: APB first cycle             51573721
SUCCESS APB: APB second cycle             51573821
Updating Regmap at             51573920
TESTBENCH: DIFF_COUNTER =           0            51573920
2. CHECK LOOPBACK TIME            51573920
GEN_COUNTER =         469            52093752
TESTBENCH: DIFF_COUNTER =           1            52093752




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         468            52093870
SUCCESS APB: APB first cycle             52093921
SUCCESS APB: APB second cycle             52094021
TESTBENCH: DIFF_COUNTER =           0            52094121
SUCCESS : data transmitted and received are same in loop-back mode            52094121
read_data = 00111010	temp_data = 00111010            52094121
GEN_COUNTER =         470            52094121
TESTBENCH: DIFF_COUNTER =           1            52094121




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         469            52094270
SUCCESS APB: APB first cycle             52094321
SUCCESS APB: APB second cycle             52094421
TESTBENCH: DIFF_COUNTER =           0            52094521
SUCCESS : RCVR_FIFO trigger level reached flag generated in loop-back mode            52094521
GEN_COUNTER =         471            52094521
TESTBENCH: DIFF_COUNTER =           1            52094521




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         470            52094670
SUCCESS APB: APB first cycle             52094721
SUCCESS APB: APB second cycle             52094821
TESTBENCH: DIFF_COUNTER =           0            52094921
1. dtr_dsr = 1            52094921
1. cts_rts = 1            52094921
1. out1_ri = 1            52094921
1. out2_dcd = 1            52094921
SUCCESS: LOOPBACK FOR CONTROL SIGNALS
LOOPBACK: CHECK_DATA = 00001111	MSR_DATA = 1111            52094921
LCR_REG_VAL = 00000000            52097020
LCR_REG_TEMP = 00000000            52097020
MCR_REG_VAL = 00000000            52097020
MCR_REG_TEMP = 00000000            52097020
MSR_REG_VAL = 00000000            52097020
MSR_REG_TEMP = 00000000            52097020
DLL_REG_VAL = 00000000            52097020
DLL_REG_TEMP = 00000000            52097020
DLL, DLM has changed            52097020
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
MSR_REG_VAL = 11111011            52097220
MSR_REG_TEMP = 11111011            52097220
random_object_id=         12            52097654
INFO  @ 52097654ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=         12
QUEUE_SIZE =          14            52097654
GEN_COUNTER =         472            52097654
Data = 10000000            52097654
Mask = 00011111            52097654
config Data = 01001011            52097654
config Data = 10001011            52097654
BAUD_VALUE =       19200
GEN_COUNTER =         473            52097654
Data = 00001010            52097654
Mask = 00000000            52097654
config Data = 10100000            52097654
config Data = 00001010            52097654
GEN_COUNTER =         474            52097654
Data = 00000000            52097654
Mask = 00000000            52097654
config Data = 11000100            52097654
config Data = 00000000            52097654
GEN_COUNTER =         475            52097654
Data = 00011111            52097654
Mask = 00011111            52097654
config Data = 00101101            52097654
config Data = 00001101            52097654
GEN_COUNTER =         476            52097654
Data = 00001111            52097654
Mask = 11110000            52097654
config Data = 01100101            52097654
config Data = 01101111            52097654
GEN_COUNTER =         477            52097654
TESTBENCH: DIFF_COUNTER =           6            52097654




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Driver counter =         471            52097770
SUCCESS APB: APB first cycle             52097821
SUCCESS APB: APB second cycle             52097921
GEN_COUNTER =         478            52097980
TESTBENCH: DIFF_COUNTER =           7            52097980
MSR_REG_VAL = 11011011            52097980
MSR_REG_TEMP = 11011011            52097980




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Updating Regmap at             52098020
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10001011
DLAB = 0
addr_offst = 00            52098020
write_reg: wr_data	=	10001011
byte_en	=	0001
Update bit fields            52098020
TESTBENCH: DIFF_COUNTER =           6            52098020
LCR_REG_VAL = 10001011            52098020
LCR_REG_TEMP = 10001011            52098020
Driver counter =         472            52098070
SUCCESS APB: APB first cycle             52098121
SUCCESS APB: APB second cycle             52098221




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at             52098320
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00001010
DLAB = 1
addr_offst = 00            52098320
write_reg: wr_data	=	00001010
byte_en	=	0001
Update bit fields            52098320
TESTBENCH: DIFF_COUNTER =           5            52098320
DLL_REG_VAL = 00001010            52098320
DLL_REG_TEMP = 00001010            52098320
DLL, DLM has changed            52098320
Driver counter =         473            52098370
SUCCESS APB: APB first cycle             52098421
SUCCESS APB: APB second cycle             52098521




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             52098620
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            52098620
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            52098620
TESTBENCH: DIFF_COUNTER =           4            52098620
Driver counter =         474            52098670
SUCCESS APB: APB first cycle             52098721
SUCCESS APB: APB second cycle             52098821




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             52098920
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00001101
DLAB = 1
addr_offst = 00            52098920
write_reg: wr_data	=	00001101
byte_en	=	0001
Update bit fields            52098920
TESTBENCH: DIFF_COUNTER =           3            52098920
LCR_REG_VAL = 00001101            52098920
LCR_REG_TEMP = 00001101            52098920
Driver counter =         475            52098970
SUCCESS APB: APB first cycle             52099021
SUCCESS APB: APB second cycle             52099121




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             52099220
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 01101111
DLAB = 0
addr_offst = 00            52099220
write_reg: wr_data	=	01101111
byte_en	=	0001
Update bit fields            52099220
TESTBENCH: DIFF_COUNTER =           2            52099220
IER_REG_VAL = 00001111            52099220
IER_REG_TEMP = 00001111            52099220
IIR_REG_VAL = 11000010            52099220
IIR_REG_TEMP = 11000010            52099220
COLLECTING IIR COVERAGE            52099220
IIR[3:1] = 001            52099220
Driver counter =         476            52099270
SUCCESS APB: APB first cycle             52099321
SUCCESS APB: APB second cycle             52099421
READ: reg_val = 219            52099520
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11011011            52099520
ACTUAL DATA = 11011011            52099520
MSR_REG_VAL = 11010000            52099520
MSR_REG_TEMP = 11010000            52099520




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

TESTBENCH: DIFF_COUNTER =           1            52099521
Driver counter =         477            52099570
SUCCESS APB: APB first cycle             52099621
SUCCESS APB: APB second cycle             52099721
READ: reg_val = 194            52099820
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000010            52099820
ACTUAL DATA = 11000010            52099820
TESTBENCH: DIFF_COUNTER =           0            52099821
GEN_COUNTER =         479            52099821
TESTBENCH: DIFF_COUNTER =           1            52099821




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         478            52099970
SUCCESS APB: APB first cycle             52100021
SUCCESS APB: APB second cycle             52100121
READ: reg_val = 208            52100220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11010000            52100220
ACTUAL DATA = 11010000            52100220
TESTBENCH: DIFF_COUNTER =           0            52100221
GEN_COUNTER =         480            52100221
TESTBENCH: DIFF_COUNTER =           1            52100221
GEN_COUNTER =         481            52100262
TESTBENCH: DIFF_COUNTER =           2            52100262
MSR_REG_VAL = 10110110            52100262
MSR_REG_TEMP = 10110110            52100262




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Driver counter =         479            52100370
SUCCESS APB: APB first cycle             52100421
SUCCESS APB: APB second cycle             52100521
READ: reg_val = 182            52100620
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10110110            52100620
ACTUAL DATA = 10110110            52100620
MSR_REG_VAL = 10110000            52100620
MSR_REG_TEMP = 10110000            52100620




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

TESTBENCH: DIFF_COUNTER =           1            52100621
Driver counter =         480            52100670
SUCCESS APB: APB first cycle             52100721
SUCCESS APB: APB second cycle             52100821
READ: reg_val = 194            52100920
ERROR FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000010            52100920
ACTUAL DATA = 11000000            52100920
TESTBENCH: DIFF_COUNTER =           0            52100921
GEN_COUNTER =         482            52100921
Data = 11000000            52100921
Mask = 00111101            52100921
config Data = 11001110            52100921
config Data = 11001100            52100921
TESTBENCH: DIFF_COUNTER =           1            52100921
FRAME_COUNT =           1            52100921
PAR_VAL = 1            52100921
PAR_FRAME = 0
i =           6            52100921
CHARACTER FRAME TIME =          10            52100921
CHARACTER LENGTH = 01            52100921
***** Starting detection on Receiver side *****52100921




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         481            52101070
SUCCESS APB: APB first cycle             52101121
SUCCESS APB: APB second cycle             52101221
Updating Regmap at             52101320
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 11001100
DLAB = 0
addr_offst = 00            52101320
write_reg: wr_data	=	11001100
byte_en	=	0001
Update bit fields            52101320
TESTBENCH: DIFF_COUNTER =           0            52101320
FCR_REG_VAL = 11001101            52101320
FCR_REG_TEMP = 11001101            52101320
SUCCESS: rx_Start bit detected after 8 cycles52125038
**** Initiate capturing frame bits ***********52125038
RX:SUCCESS: ODD PARITY             52490158
SUCCESS: STOP bit detected            52594478
addr_offst = 00            52594478
write_reg: wr_data	=	01010100
byte_en	=	0001
Update bit fields            52594478
data is 01010100

LSR_REG_VAL = 01100001            52594804
LSR_REG_TEMP = 01100001            52594804
FRAME_COUNT =           2            52620558
PAR_VAL = 1            52620558
PAR_FRAME = 0
i =           6            52620558
CHARACTER FRAME TIME =          10            52620558
CHARACTER LENGTH = 01            52620558
***** Starting detection on Receiver side *****52620558
SUCCESS: rx_Start bit detected after 8 cycles52646638
**** Initiate capturing frame bits ***********52646638
RX:SUCCESS: ODD PARITY             53011758
SUCCESS: STOP bit detected            53116078
addr_offst = 00            53116078
write_reg: wr_data	=	11000100
byte_en	=	0001
Update bit fields            53116078
data is 11000100

FRAME_COUNT =           3            53142158
PAR_VAL = 1            53142158
PAR_FRAME = 0
i =           6            53142158
CHARACTER FRAME TIME =          10            53142158
CHARACTER LENGTH = 01            53142158
***** Starting detection on Receiver side *****53142158
SUCCESS: rx_Start bit detected after 8 cycles53168238
**** Initiate capturing frame bits ***********53168238
RX:SUCCESS: ODD PARITY             53533358
SUCCESS: STOP bit detected            53637678
addr_offst = 00            53637678
write_reg: wr_data	=	01100100
byte_en	=	0001
Update bit fields            53637678
data is 01100100

FRAME_COUNT =           4            53663758
PAR_VAL = 0            53663758
PAR_FRAME = 1
i =           6            53663758
CHARACTER FRAME TIME =          10            53663758
CHARACTER LENGTH = 01            53663758
***** Starting detection on Receiver side *****53663758
SUCCESS: rx_Start bit detected after 8 cycles53689838
**** Initiate capturing frame bits ***********53689838
RX:SUCCESS: ODD PARITY            54054958
SUCCESS: STOP bit detected            54159278
addr_offst = 00            54159278
write_reg: wr_data	=	10001000
byte_en	=	0001
Update bit fields            54159278
data is 10001000

GEN_COUNTER =         483            59404618
TESTBENCH: DIFF_COUNTER =           1            59404618




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         482            59404670
SUCCESS APB: APB first cycle             59404721
SUCCESS APB: APB second cycle             59404821
READ: reg_val = 194            59404920
ERROR FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000010            59404920
ACTUAL DATA = 11000001            59404920
TESTBENCH: DIFF_COUNTER =           0            59404921
GEN_COUNTER =         484            59404921
TESTBENCH: DIFF_COUNTER =           1            59404921




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         483            59405070
SUCCESS APB: APB first cycle             59405121
SUCCESS APB: APB second cycle             59405221
ERROR FROM MONITOR	:	RCVR REGISTER MATCH
EXPECTED DATA = 01010100            59405320
ACTUAL DATA = 00010101            59405320
TESTBENCH: DIFF_COUNTER =           0            59405321
GEN_COUNTER =         485            59405321
TESTBENCH: DIFF_COUNTER =           1            59405321




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         484            59405470
SUCCESS APB: APB first cycle             59405521
SUCCESS APB: APB second cycle             59405621
ERROR FROM MONITOR	:	RCVR REGISTER MATCH
EXPECTED DATA = 11000100            59405720
ACTUAL DATA = 00110001            59405720
TESTBENCH: DIFF_COUNTER =           0            59405721
GEN_COUNTER =         486            59405721
TESTBENCH: DIFF_COUNTER =           1            59405721




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         485            59405870
SUCCESS APB: APB first cycle             59405921
SUCCESS APB: APB second cycle             59406021
ERROR FROM MONITOR	:	RCVR REGISTER MATCH
EXPECTED DATA = 01100100            59406120
ACTUAL DATA = 00011001            59406120
TESTBENCH: DIFF_COUNTER =           0            59406121
GEN_COUNTER =         487            59406121
TESTBENCH: DIFF_COUNTER =           1            59406121




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         486            59406270
SUCCESS APB: APB first cycle             59406321
SUCCESS APB: APB second cycle             59406421
ERROR FROM MONITOR	:	RCVR REGISTER MATCH
EXPECTED DATA = 10001000            59406520
ACTUAL DATA = 00100010            59406520
TESTBENCH: DIFF_COUNTER =           0            59406521
GEN_COUNTER =         488            59406521
TESTBENCH: DIFF_COUNTER =           1            59406521
LSR_REG_VAL = 01100000            59406574
LSR_REG_TEMP = 01100000            59406574




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         487            59406670
SUCCESS APB: APB first cycle             59406721
SUCCESS APB: APB second cycle             59406821
READ: reg_val = 194            59406920
ERROR FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000010            59406920
ACTUAL DATA = 11000001            59406920
TESTBENCH: DIFF_COUNTER =           0            59406921
random_object_id=          7            59407552
INFO  @ 59407552ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          7
QUEUE_SIZE =          15            59407552
LCR_REG_VAL = 00000000            59407620
LCR_REG_TEMP = 00000000            59407620
FCR_REG_VAL = 00000001            59407620
FCR_REG_TEMP = 00000001            59407620
IIR_REG_VAL = 11000001            59407620
IIR_REG_TEMP = 11000001            59407620
COLLECTING IIR COVERAGE            59407620
IIR[3:1] = 000            59407620
IER_REG_VAL = 00000000            59407620
IER_REG_TEMP = 00000000            59407620
MSR_REG_VAL = 00000000            59407620
MSR_REG_TEMP = 00000000            59407620
DLL_REG_VAL = 00000000            59407620
DLL_REG_TEMP = 00000000            59407620
DLL, DLM has changed            59407620
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 1
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 0
MSR_REG_VAL = 10111111            59407820
MSR_REG_TEMP = 10111111            59407820
UART_FRAME_TRANSMIT: XMIT_FIFO is Empty after Reset -> 59407878
GEN_COUNTER =         489            59407878
Data = 10000000            59407878
Mask = 00011111            59407878
config Data = 10101110            59407878
config Data = 10001110            59407878
BAUD_VALUE =       19200
GEN_COUNTER =         490            59407878
Data = 00001010            59407878
Mask = 00000000            59407878
config Data = 11000101            59407878
config Data = 00001010            59407878
GEN_COUNTER =         491            59407878
Data = 00000000            59407878
Mask = 00000000            59407878
config Data = 10101111            59407878
config Data = 00000000            59407878
GEN_COUNTER =         492            59407878
Data = 00011111            59407878
Mask = 00011111            59407878
config Data = 10100000            59407878
config Data = 00000000            59407878
GEN_COUNTER =         493            59407878
Data = 00000100            59407878
Mask = 00011011            59407878
config Data = 01010011            59407878
config Data = 00010111            59407878
GEN_COUNTER =         494            59407878
Data = 00001101            59407878
Mask = 11110010            59407878
config Data = 10101100            59407878
config Data = 10101101            59407878
TESTBENCH: DIFF_COUNTER =           6            59407878




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Driver counter =         488            59407970
SUCCESS APB: APB first cycle             59408021
SUCCESS APB: APB second cycle             59408121




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at             59408220
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10001110
DLAB = 0
addr_offst = 00            59408220
write_reg: wr_data	=	10001110
byte_en	=	0001
Update bit fields            59408220
TESTBENCH: DIFF_COUNTER =           5            59408220
LCR_REG_VAL = 10001110            59408220
LCR_REG_TEMP = 10001110            59408220
Driver counter =         489            59408270
SUCCESS APB: APB first cycle             59408321
SUCCESS APB: APB second cycle             59408421




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             59408520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00001010
DLAB = 1
addr_offst = 00            59408520
write_reg: wr_data	=	00001010
byte_en	=	0001
Update bit fields            59408520
TESTBENCH: DIFF_COUNTER =           4            59408520
DLL_REG_VAL = 00001010            59408520
DLL_REG_TEMP = 00001010            59408520
DLL, DLM has changed            59408520
Driver counter =         490            59408570
SUCCESS APB: APB first cycle             59408621
SUCCESS APB: APB second cycle             59408721




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             59408820
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            59408820
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            59408820
TESTBENCH: DIFF_COUNTER =           3            59408820
Driver counter =         491            59408870
SUCCESS APB: APB first cycle             59408921
SUCCESS APB: APB second cycle             59409021




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             59409120
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            59409120
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            59409120
TESTBENCH: DIFF_COUNTER =           2            59409120
LCR_REG_VAL = 00000000            59409120
LCR_REG_TEMP = 00000000            59409120
Driver counter =         492            59409170
SUCCESS APB: APB first cycle             59409221
SUCCESS APB: APB second cycle             59409321




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             59409420
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00010111
DLAB = 0
addr_offst = 00            59409420
write_reg: wr_data	=	00010111
byte_en	=	0001
Update bit fields            59409420
TESTBENCH: DIFF_COUNTER =           1            59409420
LCR_REG_VAL = 00010111            59409420
LCR_REG_TEMP = 00010111            59409420
Driver counter =         493            59409470
SUCCESS APB: APB first cycle             59409521
SUCCESS APB: APB second cycle             59409621
Updating Regmap at             59409720
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 10101101
DLAB = 0
addr_offst = 00            59409720
write_reg: wr_data	=	10101101
byte_en	=	0001
Update bit fields            59409720
TESTBENCH: DIFF_COUNTER =           0            59409720
FCR_REG_VAL = 10001101            59409720
FCR_REG_TEMP = 10001101            59409720
INFO  @ 59409834ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS: XMIT FIFO CLEARED on XMIT FIFO RESET
INFO  @ 59409834ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS: THRE SET due to XMIT FIFO CLEAR
INFO  @ 59409834ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS: TXRDY goes Active on clearing XMIT FIFO
GEN_COUNTER =         495            59409834
Data = 00001001            59409834
Mask = 11110010            59409834
config Data = 00101111            59409834
config Data = 00101011            59409834
TESTBENCH: DIFF_COUNTER =           1            59409834




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         494            59409970
SUCCESS APB: APB first cycle             59410021
SUCCESS APB: APB second cycle             59410121
Updating Regmap at             59410220
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 00101011
DLAB = 0
addr_offst = 00            59410220
write_reg: wr_data	=	00101011
byte_en	=	0001
Update bit fields            59410220
TESTBENCH: DIFF_COUNTER =           0            59410220
FCR_REG_VAL = 00001011            59410220
FCR_REG_TEMP = 00001011            59410220
GEN_COUNTER =         496            59410486
Data = 00000000            59410486
Mask = 11111111            59410486
config Data = 00111110            59410486
config Data = 00111110            59410486
INFO  @ 59410486ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          -1
TESTBENCH: DIFF_COUNTER =           1            59410486




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         495            59410570
SUCCESS APB: APB first cycle             59410621
SUCCESS APB: APB second cycle             59410721
Updating Regmap at             59410820
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00111110
DLAB = 0
addr_offst = 00            59410820
write_reg: wr_data	=	00111110
byte_en	=	0001
Update bit fields            59410820
data is 00111110
TESTBENCH: DIFF_COUNTER =           0            59410820
LSR_REG_VAL = 00000000            59410820
LSR_REG_TEMP = 00000000            59410820
MODE1 FILL: XMIT_FIFO_COUNT	=	          0
GEN_COUNTER =         497            59411138
Data = 00000000            59411138
Mask = 11111111            59411138
config Data = 11111000            59411138
config Data = 11111000            59411138
INFO  @ 59411138ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           0
TESTBENCH: DIFF_COUNTER =           1            59411138




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         496            59411270
SUCCESS APB: APB first cycle             59411321
SUCCESS APB: APB second cycle             59411421
Updating Regmap at             59411520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11111000
DLAB = 0
addr_offst = 00            59411520
write_reg: wr_data	=	11111000
byte_en	=	0001
Update bit fields            59411520
data is 11111000
TESTBENCH: DIFF_COUNTER =           0            59411520
MODE1 FILL: XMIT_FIFO_COUNT	=	          1
GEN_COUNTER =         498            59411790
Data = 00000000            59411790
Mask = 11111111            59411790
config Data = 00100100            59411790
config Data = 00100100            59411790
INFO  @ 59411790ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           1
TESTBENCH: DIFF_COUNTER =           1            59411790




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         497            59411870
SUCCESS APB: APB first cycle             59411921
SUCCESS APB: APB second cycle             59412021
Updating Regmap at             59412120
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00100100
DLAB = 0
addr_offst = 00            59412120
write_reg: wr_data	=	00100100
byte_en	=	0001
Update bit fields            59412120
data is 00100100
TESTBENCH: DIFF_COUNTER =           0            59412120
MODE1 FILL: XMIT_FIFO_COUNT	=	          2
GEN_COUNTER =         499            59412442
Data = 00000000            59412442
Mask = 11111111            59412442
config Data = 01010001            59412442
config Data = 01010001            59412442
INFO  @ 59412442ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           2
TESTBENCH: DIFF_COUNTER =           1            59412442




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         498            59412570
SUCCESS APB: APB first cycle             59412621
SUCCESS APB: APB second cycle             59412721
Updating Regmap at             59412820
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01010001
DLAB = 0
addr_offst = 00            59412820
write_reg: wr_data	=	01010001
byte_en	=	0001
Update bit fields            59412820
data is 01010001
TESTBENCH: DIFF_COUNTER =           0            59412820
MODE1 FILL: XMIT_FIFO_COUNT	=	          3
GEN_COUNTER =         500            59413094
Data = 00000000            59413094
Mask = 11111111            59413094
config Data = 01100110            59413094
config Data = 01100110            59413094
INFO  @ 59413094ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           3
TESTBENCH: DIFF_COUNTER =           1            59413094




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         499            59413170
SUCCESS APB: APB first cycle             59413221
SUCCESS APB: APB second cycle             59413321
Updating Regmap at             59413420
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01100110
DLAB = 0
addr_offst = 00            59413420
write_reg: wr_data	=	01100110
byte_en	=	0001
Update bit fields            59413420
data is 01100110
TESTBENCH: DIFF_COUNTER =           0            59413420
MODE1 FILL: XMIT_FIFO_COUNT	=	          4
GEN_COUNTER =         501            59413746
Data = 00000000            59413746
Mask = 11111111            59413746
config Data = 00011010            59413746
config Data = 00011010            59413746
INFO  @ 59413746ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           4
TESTBENCH: DIFF_COUNTER =           1            59413746




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         500            59413870
SUCCESS APB: APB first cycle             59413921
SUCCESS APB: APB second cycle             59414021
Updating Regmap at             59414120
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00011010
DLAB = 0
addr_offst = 00            59414120
write_reg: wr_data	=	00011010
byte_en	=	0001
Update bit fields            59414120
data is 00011010
TESTBENCH: DIFF_COUNTER =           0            59414120
MODE1 FILL: XMIT_FIFO_COUNT	=	          5
GEN_COUNTER =         502            59414398
Data = 00000000            59414398
Mask = 11111111            59414398
config Data = 10111101            59414398
config Data = 10111101            59414398
INFO  @ 59414398ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           5
TESTBENCH: DIFF_COUNTER =           1            59414398




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         501            59414470
SUCCESS APB: APB first cycle             59414521
SUCCESS APB: APB second cycle             59414621
Updating Regmap at             59414720
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10111101
DLAB = 0
addr_offst = 00            59414720
write_reg: wr_data	=	10111101
byte_en	=	0001
Update bit fields            59414720
data is 10111101
TESTBENCH: DIFF_COUNTER =           0            59414720
MODE1 FILL: XMIT_FIFO_COUNT	=	          6
GEN_COUNTER =         503            59414724
Data = 00000000            59414724
Mask = 11111111            59414724
config Data = 00010001            59414724
config Data = 00010001            59414724
INFO  @ 59414724ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           6
TESTBENCH: DIFF_COUNTER =           1            59414724




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         502            59414870
SUCCESS APB: APB first cycle             59414921
SUCCESS APB: APB second cycle             59415021
Updating Regmap at             59415120
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00010001
DLAB = 0
addr_offst = 00            59415120
write_reg: wr_data	=	00010001
byte_en	=	0001
Update bit fields            59415120
data is 00010001
TESTBENCH: DIFF_COUNTER =           0            59415120
MODE1 FILL: XMIT_FIFO_COUNT	=	          7
GEN_COUNTER =         504            59415376
Data = 00000000            59415376
Mask = 11111111            59415376
config Data = 00011110            59415376
config Data = 00011110            59415376
INFO  @ 59415376ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           7
TESTBENCH: DIFF_COUNTER =           1            59415376




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         503            59415470
SUCCESS APB: APB first cycle             59415521
SUCCESS APB: APB second cycle             59415621
INFO  @ 59415702ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Updating Regmap at             59415720
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00011110
DLAB = 0
addr_offst = 00            59415720
write_reg: wr_data	=	00011110
byte_en	=	0001
Update bit fields            59415720
data is 00011110
TESTBENCH: DIFF_COUNTER =           0            59415720
MODE1 FILL: XMIT_FIFO_COUNT	=	          7
GEN_COUNTER =         505            59416028
Data = 00000000            59416028
Mask = 11111111            59416028
config Data = 01011010            59416028
config Data = 01011010            59416028
INFO  @ 59416028ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           7
TESTBENCH: DIFF_COUNTER =           1            59416028




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         504            59416170
SUCCESS APB: APB first cycle             59416221
SUCCESS APB: APB second cycle             59416321
Updating Regmap at             59416420
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01011010
DLAB = 0
addr_offst = 00            59416420
write_reg: wr_data	=	01011010
byte_en	=	0001
Update bit fields            59416420
data is 01011010
TESTBENCH: DIFF_COUNTER =           0            59416420
MODE1 FILL: XMIT_FIFO_COUNT	=	          8
GEN_COUNTER =         506            59416680
Data = 00000000            59416680
Mask = 11111111            59416680
config Data = 10001010            59416680
config Data = 10001010            59416680
INFO  @ 59416680ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           8
TESTBENCH: DIFF_COUNTER =           1            59416680




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         505            59416770
SUCCESS APB: APB first cycle             59416821
SUCCESS APB: APB second cycle             59416921
Updating Regmap at             59417020
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10001010
DLAB = 0
addr_offst = 00            59417020
write_reg: wr_data	=	10001010
byte_en	=	0001
Update bit fields            59417020
data is 10001010
TESTBENCH: DIFF_COUNTER =           0            59417020
MODE1 FILL: XMIT_FIFO_COUNT	=	          9
GEN_COUNTER =         507            59417332
Data = 00000000            59417332
Mask = 11111111            59417332
config Data = 11110001            59417332
config Data = 11110001            59417332
INFO  @ 59417332ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           9
TESTBENCH: DIFF_COUNTER =           1            59417332




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         506            59417470
SUCCESS APB: APB first cycle             59417521
SUCCESS APB: APB second cycle             59417621
Updating Regmap at             59417720
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11110001
DLAB = 0
addr_offst = 00            59417720
write_reg: wr_data	=	11110001
byte_en	=	0001
Update bit fields            59417720
data is 11110001
TESTBENCH: DIFF_COUNTER =           0            59417720
MODE1 FILL: XMIT_FIFO_COUNT	=	         10
GEN_COUNTER =         508            59417984
Data = 00000000            59417984
Mask = 11111111            59417984
config Data = 11011000            59417984
config Data = 11011000            59417984
INFO  @ 59417984ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          10
TESTBENCH: DIFF_COUNTER =           1            59417984




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         507            59418070
SUCCESS APB: APB first cycle             59418121
SUCCESS APB: APB second cycle             59418221
Updating Regmap at             59418320
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11011000
DLAB = 0
addr_offst = 00            59418320
write_reg: wr_data	=	11011000
byte_en	=	0001
Update bit fields            59418320
data is 11011000
TESTBENCH: DIFF_COUNTER =           0            59418320
MODE1 FILL: XMIT_FIFO_COUNT	=	         11
GEN_COUNTER =         509            59418636
Data = 00000000            59418636
Mask = 11111111            59418636
config Data = 01010100            59418636
config Data = 01010100            59418636
INFO  @ 59418636ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          11
TESTBENCH: DIFF_COUNTER =           1            59418636




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         508            59418770
SUCCESS APB: APB first cycle             59418821
SUCCESS APB: APB second cycle             59418921
Updating Regmap at             59419020
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01010100
DLAB = 0
addr_offst = 00            59419020
write_reg: wr_data	=	01010100
byte_en	=	0001
Update bit fields            59419020
data is 01010100
TESTBENCH: DIFF_COUNTER =           0            59419020
MODE1 FILL: XMIT_FIFO_COUNT	=	         12
GEN_COUNTER =         510            59419288
Data = 00000000            59419288
Mask = 11111111            59419288
config Data = 10011011            59419288
config Data = 10011011            59419288
INFO  @ 59419288ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          12
TESTBENCH: DIFF_COUNTER =           1            59419288




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         509            59419370
SUCCESS APB: APB first cycle             59419421
SUCCESS APB: APB second cycle             59419521
Updating Regmap at             59419620
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10011011
DLAB = 0
addr_offst = 00            59419620
write_reg: wr_data	=	10011011
byte_en	=	0001
Update bit fields            59419620
data is 10011011
TESTBENCH: DIFF_COUNTER =           0            59419620
MODE1 FILL: XMIT_FIFO_COUNT	=	         13
GEN_COUNTER =         511            59419940
Data = 00000000            59419940
Mask = 11111111            59419940
config Data = 10000001            59419940
config Data = 10000001            59419940
INFO  @ 59419940ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          13
TESTBENCH: DIFF_COUNTER =           1            59419940




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         510            59420070
SUCCESS APB: APB first cycle             59420121
SUCCESS APB: APB second cycle             59420221
Updating Regmap at             59420320
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10000001
DLAB = 0
addr_offst = 00            59420320
write_reg: wr_data	=	10000001
byte_en	=	0001
Update bit fields            59420320
data is 10000001
TESTBENCH: DIFF_COUNTER =           0            59420320
MODE1 FILL: XMIT_FIFO_COUNT	=	         14
GEN_COUNTER =         512            59420592
Data = 00000000            59420592
Mask = 11111111            59420592
config Data = 11011010            59420592
config Data = 11011010            59420592
INFO  @ 59420592ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          14
TESTBENCH: DIFF_COUNTER =           1            59420592




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         511            59420670
SUCCESS APB: APB first cycle             59420721
SUCCESS APB: APB second cycle             59420821
Updating Regmap at             59420920
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11011010
DLAB = 0
addr_offst = 00            59420920
write_reg: wr_data	=	11011010
byte_en	=	0001
Update bit fields            59420920
data is 11011010
TESTBENCH: DIFF_COUNTER =           0            59420920
MODE1 FILL: XMIT_FIFO_COUNT	=	         15
INFO  @ 59421896ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn InActive for XMIT_FIFO count =          15, indicating FIFO FULL
Wait for character transmission            59421896
SUCCESS: tx_Start bit detected after 8 cycles59441782
INFO  @ 59441782ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             59859062
INFO  @ 59963382ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 59989462ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 00111110
data_length =           8
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 59989462ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 59989462ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	00111110
INFO  @ 59989462ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 62
INFO  @ 59989462ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	00111110
INFO  @ 59989462ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 62
INFO  @ 59989462ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            59992722
MODE1: XMIT_FIFO_COUNT	=	         14
Wait for character transmission            59992722
SUCCESS: tx_Start bit detected after 8 cycles60015542
INFO  @ 60015542ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             60432822
INFO  @ 60537142ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 60563222ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 11111000
data_length =           8
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 60563222ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 60563222ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	11111000
INFO  @ 60563222ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	248
INFO  @ 60563222ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	11111000
INFO  @ 60563222ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	248
INFO  @ 60563222ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            60566482
MODE1: XMIT_FIFO_COUNT	=	         13
Wait for character transmission            60566482
SUCCESS: tx_Start bit detected after 8 cycles60589302
INFO  @ 60589302ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             61006582
INFO  @ 61110902ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 61136982ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 00100100
data_length =           8
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 61136982ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 61136982ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	00100100
INFO  @ 61136982ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 36
INFO  @ 61136982ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	00100100
INFO  @ 61136982ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 36
INFO  @ 61136982ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            61140242
MODE1: XMIT_FIFO_COUNT	=	         12
Wait for character transmission            61140242
SUCCESS: tx_Start bit detected after 8 cycles61163062
INFO  @ 61163062ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             61580342
INFO  @ 61684662ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 61710742ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 01010001
data_length =           8
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 61710742ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 61710742ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	01010001
INFO  @ 61710742ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 81
INFO  @ 61710742ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	01010001
INFO  @ 61710742ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 81
INFO  @ 61710742ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            61714002
MODE1: XMIT_FIFO_COUNT	=	         11
Wait for character transmission            61714002
SUCCESS: tx_Start bit detected after 8 cycles61736822
INFO  @ 61736822ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             62154102
INFO  @ 62258422ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 62284502ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 01100110
data_length =           8
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 62284502ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 62284502ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	01100110
INFO  @ 62284502ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	102
INFO  @ 62284502ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	01100110
INFO  @ 62284502ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	102
INFO  @ 62284502ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            62287762
MODE1: XMIT_FIFO_COUNT	=	         10
Wait for character transmission            62287762
SUCCESS: tx_Start bit detected after 8 cycles62310582
INFO  @ 62310582ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             62727862
INFO  @ 62832182ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 62858262ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 00011010
data_length =           8
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 62858262ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 62858262ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	00011010
INFO  @ 62858262ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 26
INFO  @ 62858262ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	00011010
INFO  @ 62858262ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 26
INFO  @ 62858262ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            62861522
MODE1: XMIT_FIFO_COUNT	=	          9
Wait for character transmission            62861522
SUCCESS: tx_Start bit detected after 8 cycles62884342
INFO  @ 62884342ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             63301622
INFO  @ 63405942ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 63432022ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 10111101
data_length =           8
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 63432022ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 63432022ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	10111101
INFO  @ 63432022ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	189
INFO  @ 63432022ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	10111101
INFO  @ 63432022ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	189
INFO  @ 63432022ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            63435282
MODE1: XMIT_FIFO_COUNT	=	          8
Wait for character transmission            63435282
SUCCESS: tx_Start bit detected after 8 cycles63458102
INFO  @ 63458102ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             63875382
INFO  @ 63979702ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 64005782ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 00010001
data_length =           8
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 64005782ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 64005782ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	00010001
INFO  @ 64005782ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 17
INFO  @ 64005782ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	00010001
INFO  @ 64005782ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 17
INFO  @ 64005782ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            64009042
MODE1: XMIT_FIFO_COUNT	=	          7
Wait for character transmission            64009042
SUCCESS: tx_Start bit detected after 8 cycles64031862
INFO  @ 64031862ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             64449142
INFO  @ 64553462ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 64579542ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 00011110
data_length =           8
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 64579542ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 64579542ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	00011110
INFO  @ 64579542ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 30
INFO  @ 64579542ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	00011110
INFO  @ 64579542ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 30
INFO  @ 64579542ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            64582802
MODE1: XMIT_FIFO_COUNT	=	          6
Wait for character transmission            64582802
SUCCESS: tx_Start bit detected after 8 cycles64605622
INFO  @ 64605622ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             65022902
INFO  @ 65127222ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 65153302ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 01011010
data_length =           8
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 65153302ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 65153302ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	01011010
INFO  @ 65153302ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 90
INFO  @ 65153302ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	01011010
INFO  @ 65153302ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 90
INFO  @ 65153302ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            65156562
MODE1: XMIT_FIFO_COUNT	=	          5
Wait for character transmission            65156562
SUCCESS: tx_Start bit detected after 8 cycles65179382
INFO  @ 65179382ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             65596662
INFO  @ 65700982ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 65727062ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 10001010
data_length =           8
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 65727062ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 65727062ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	10001010
INFO  @ 65727062ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	138
INFO  @ 65727062ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	10001010
INFO  @ 65727062ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	138
INFO  @ 65727062ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            65730322
MODE1: XMIT_FIFO_COUNT	=	          4
Wait for character transmission            65730322
SUCCESS: tx_Start bit detected after 8 cycles65753142
INFO  @ 65753142ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             66170422
INFO  @ 66274742ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 66300822ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 11110001
data_length =           8
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 66300822ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 66300822ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	11110001
INFO  @ 66300822ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	241
INFO  @ 66300822ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	11110001
INFO  @ 66300822ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	241
INFO  @ 66300822ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            66304082
MODE1: XMIT_FIFO_COUNT	=	          3
Wait for character transmission            66304082
SUCCESS: tx_Start bit detected after 8 cycles66326902
INFO  @ 66326902ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             66744182
INFO  @ 66848502ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 66874582ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 11011000
data_length =           8
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 66874582ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 66874582ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	11011000
INFO  @ 66874582ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	216
INFO  @ 66874582ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	11011000
INFO  @ 66874582ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	216
INFO  @ 66874582ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            66877842
MODE1: XMIT_FIFO_COUNT	=	          2
Wait for character transmission            66877842
SUCCESS: tx_Start bit detected after 8 cycles66900662
INFO  @ 66900662ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             67317942
INFO  @ 67422262ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 67448342ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 01010100
data_length =           8
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 67448342ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 67448342ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	01010100
INFO  @ 67448342ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 84
INFO  @ 67448342ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	01010100
INFO  @ 67448342ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 84
INFO  @ 67448342ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            67451602
MODE1: XMIT_FIFO_COUNT	=	          1
Wait for character transmission            67451602
SUCCESS: tx_Start bit detected after 8 cycles67474422
INFO  @ 67474422ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             67891702
INFO  @ 67996022ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 68022102ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 10011011
data_length =           8
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 68022102ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 68022102ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	10011011
INFO  @ 68022102ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	155
INFO  @ 68022102ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	10011011
INFO  @ 68022102ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	155
INFO  @ 68022102ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            68025362
MODE1: XMIT_FIFO_COUNT	=	          0
Wait for character transmission            68025362
SUCCESS: tx_Start bit detected after 8 cycles68048182
INFO  @ 68048182ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             68465462
INFO  @ 68569782ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 68595862ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 10000001
data_length =           8
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 68595862ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 68595862ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	10000001
INFO  @ 68595862ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	129
INFO  @ 68595862ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	10000001
INFO  @ 68595862ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	129
INFO  @ 68595862ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
LSR_REG_VAL = 00100000            68596188
LSR_REG_TEMP = 00100000            68596188
Release for character transmission            68599122
MODE1: XMIT_FIFO_COUNT	=	         -1
INFO  @ 68599774ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS: MODE1: TXRDYn Active since TXFIFO CLEARED by TRANSMISSION
random_object_id=          3            68600426
INFO  @ 68600426ns : $unit_0x68a90024.uart_test.create_test_object	:	Generating Timeout Testcase Object
INFO  @ 68600426ns : $unit_0x68a90024.uart_test.create_test_object	:	Created Timeout Testcase Object
INFO  @ 68600426ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          3
QUEUE_SIZE =          16            68600426
LCR_REG_VAL = 00000000            68600520
LCR_REG_TEMP = 00000000            68600520
LSR_REG_VAL = 01100000            68600520
LSR_REG_TEMP = 01100000            68600520
FCR_REG_VAL = 00000001            68600520
FCR_REG_TEMP = 00000001            68600520
MSR_REG_VAL = 00000000            68600520
MSR_REG_TEMP = 00000000            68600520
DLL_REG_VAL = 00000000            68600520
DLL_REG_TEMP = 00000000            68600520
DLL, DLM has changed            68600520
GEN_COUNTER =         513            68600720
Data = 10000000            68600720
Mask = 00011111            68600720
config Data = 00100110            68600720
config Data = 10000110            68600720
BAUD_VALUE =       19200
GEN_COUNTER =         514            68600720
Data = 00001010            68600720
Mask = 00000000            68600720
config Data = 11101010            68600720
config Data = 00001010            68600720
GEN_COUNTER =         515            68600720
Data = 00000000            68600720
Mask = 00000000            68600720
config Data = 00101101            68600720
config Data = 00000000            68600720
GEN_COUNTER =         516            68600720
Data = 00011111            68600720
Mask = 00011111            68600720
config Data = 00111010            68600720
config Data = 00011010            68600720
LSR[0] is not Set after Reset -> 68600720
GEN_COUNTER =         517            68600720
Data = 01011111            68600720
Mask = 01011111            68600720
config Data = 01100111            68600720
config Data = 01000111            68600720
GEN_COUNTER =         518            68600720
Data = 00000101            68600720
Mask = 11111010            68600720
config Data = 10010011            68600720
config Data = 10010111            68600720
Trigger-level = 10000000            68600720
GEN_COUNTER =         519            68600720
Data = 10000001            68600720
Mask = 00111100            68600720
config Data = 11110111            68600720
config Data = 10110101            68600720
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 1
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 0
TESTBENCH: DIFF_COUNTER =           7            68600720
MSR_REG_VAL = 10111111            68600720
MSR_REG_TEMP = 10111111            68600720




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

TESTCASE: DIFF_COUNTER =           7            68600820
Driver counter =         512            68600870
SUCCESS APB: APB first cycle             68600921
SUCCESS APB: APB second cycle             68601021




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Updating Regmap at             68601120
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10000110
DLAB = 0
addr_offst = 00            68601120
write_reg: wr_data	=	10000110
byte_en	=	0001
Update bit fields            68601120
TESTBENCH: DIFF_COUNTER =           6            68601120
LCR_REG_VAL = 10000110            68601120
LCR_REG_TEMP = 10000110            68601120
Driver counter =         513            68601170
SUCCESS APB: APB first cycle             68601221
SUCCESS APB: APB second cycle             68601321




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at             68601420
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00001010
DLAB = 1
addr_offst = 00            68601420
write_reg: wr_data	=	00001010
byte_en	=	0001
Update bit fields            68601420
TESTBENCH: DIFF_COUNTER =           5            68601420
DLL_REG_VAL = 00001010            68601420
DLL_REG_TEMP = 00001010            68601420
DLL, DLM has changed            68601420
Driver counter =         514            68601470
SUCCESS APB: APB first cycle             68601521
SUCCESS APB: APB second cycle             68601621




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             68601720
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            68601720
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            68601720
TESTBENCH: DIFF_COUNTER =           4            68601720
Driver counter =         515            68601770
SUCCESS APB: APB first cycle             68601821
SUCCESS APB: APB second cycle             68601921




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             68602020
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011010
DLAB = 1
addr_offst = 00            68602020
write_reg: wr_data	=	00011010
byte_en	=	0001
Update bit fields            68602020
TESTBENCH: DIFF_COUNTER =           3            68602020
LCR_REG_VAL = 00011010            68602020
LCR_REG_TEMP = 00011010            68602020
Driver counter =         516            68602070
SUCCESS APB: APB first cycle             68602121
SUCCESS APB: APB second cycle             68602221




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             68602320
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 01000111
DLAB = 0
addr_offst = 00            68602320
write_reg: wr_data	=	01000111
byte_en	=	0001
Update bit fields            68602320
TESTBENCH: DIFF_COUNTER =           2            68602320
LCR_REG_VAL = 01000111            68602320
LCR_REG_TEMP = 01000111            68602320
Driver counter =         517            68602370
SUCCESS APB: APB first cycle             68602421
SUCCESS APB: APB second cycle             68602521




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             68602620
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 10010111
DLAB = 0
addr_offst = 00            68602620
write_reg: wr_data	=	10010111
byte_en	=	0001
Update bit fields            68602620
TESTBENCH: DIFF_COUNTER =           1            68602620
IER_REG_VAL = 00000111            68602620
IER_REG_TEMP = 00000111            68602620
IIR_REG_VAL = 11000010            68602620
IIR_REG_TEMP = 11000010            68602620
COLLECTING IIR COVERAGE            68602620
IIR[3:1] = 001            68602620
Driver counter =         518            68602670
SUCCESS APB: APB first cycle             68602721
SUCCESS APB: APB second cycle             68602821
Updating Regmap at             68602920
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 10110101
DLAB = 0
addr_offst = 00            68602920
write_reg: wr_data	=	10110101
byte_en	=	0001
Update bit fields            68602920
TESTBENCH: DIFF_COUNTER =           0            68602920
FCR_REG_VAL = 10000101            68602920
FCR_REG_TEMP = 10000101            68602920
REGMAP: CHAR_LENGTH =          11            68602920
TESTCASE TRIGGER_DEPTH =           9            68602920
TIMEOUT WAIT,           1 ->             68602920
FRAME_COUNT =           1            68602920
PAR_VAL = 1            68602920
CHARACTER FRAME TIME =          11            68602920
CHARACTER LENGTH = 11            68602920
***** Starting detection on Receiver side *****68602920
TIMEOUT WAIT,           2 ->             68605316
TIMEOUT WAIT,           3 ->             68608576
TIMEOUT WAIT,           4 ->             68611836
TIMEOUT WAIT,           5 ->             68615096
TIMEOUT WAIT,           6 ->             68618356
TIMEOUT WAIT,           7 ->             68621616
TIMEOUT WAIT,           8 ->             68624876
TIMEOUT WAIT,           9 ->             68628136
SUCCESS: rx_Start bit detected after 8 cycles68628136
**** Initiate capturing frame bits ***********68628136
TIMEOUT WAIT,          10 ->             68631396
TIMEOUT WAIT,          11 ->             68634656
TIMEOUT WAIT,          12 ->             68637916
TIMEOUT WAIT,          13 ->             68641176
TIMEOUT WAIT,          14 ->             68644436
TIMEOUT WAIT,          15 ->             68647696
TIMEOUT WAIT,          16 ->             68650956
TIMEOUT WAIT,          17 ->             68654216
TIMEOUT WAIT,          18 ->             68657476
TIMEOUT WAIT,          19 ->             68660736
TIMEOUT WAIT,          20 ->             68663996
TIMEOUT WAIT,          21 ->             68667256
TIMEOUT WAIT,          22 ->             68670516
TIMEOUT WAIT,          23 ->             68673776
TIMEOUT WAIT,          24 ->             68677036
TIMEOUT WAIT,          25 ->             68680296
TIMEOUT WAIT,          26 ->             68683556
TIMEOUT WAIT,          27 ->             68686816
TIMEOUT WAIT,          28 ->             68690076
TIMEOUT WAIT,          29 ->             68693336
TIMEOUT WAIT,          30 ->             68696596
TIMEOUT WAIT,          31 ->             68699856
TIMEOUT WAIT,          32 ->             68703116
TIMEOUT WAIT,          33 ->             68706376
TIMEOUT WAIT,          34 ->             68709636
TIMEOUT WAIT,          35 ->             68712896
TIMEOUT WAIT,          36 ->             68716156
TIMEOUT WAIT,          37 ->             68719416
TIMEOUT WAIT,          38 ->             68722676
TIMEOUT WAIT,          39 ->             68725936
TIMEOUT WAIT,          40 ->             68729196
TIMEOUT WAIT,          41 ->             68732456
TIMEOUT WAIT,          42 ->             68735716
TIMEOUT WAIT,          43 ->             68738976
TIMEOUT WAIT,          44 ->             68742236
TIMEOUT WAIT,          45 ->             68745496
TIMEOUT WAIT,          46 ->             68748756
TIMEOUT WAIT,          47 ->             68752016
TIMEOUT WAIT,          48 ->             68755276
TIMEOUT WAIT,          49 ->             68758536
TIMEOUT WAIT,          50 ->             68761796
TIMEOUT WAIT,          51 ->             68765056
TIMEOUT WAIT,          52 ->             68768316
TIMEOUT WAIT,          53 ->             68771576
TIMEOUT WAIT,          54 ->             68774836
TIMEOUT WAIT,          55 ->             68778096
TIMEOUT WAIT,          56 ->             68781356
TIMEOUT WAIT,          57 ->             68784616
TIMEOUT WAIT,          58 ->             68787876
TIMEOUT WAIT,          59 ->             68791136
TIMEOUT WAIT,          60 ->             68794396
TIMEOUT WAIT,          61 ->             68797656
TIMEOUT WAIT,          62 ->             68800916
TIMEOUT WAIT,          63 ->             68804176
TIMEOUT WAIT,          64 ->             68807436
TIMEOUT WAIT,          65 ->             68810696
TIMEOUT WAIT,          66 ->             68813956
TIMEOUT WAIT,          67 ->             68817216
TIMEOUT WAIT,          68 ->             68820476
TIMEOUT WAIT,          69 ->             68823736
TIMEOUT WAIT,          70 ->             68826996
TIMEOUT WAIT,          71 ->             68830256
TIMEOUT WAIT,          72 ->             68833516
TIMEOUT WAIT,          73 ->             68836776
TIMEOUT WAIT,          74 ->             68840036
TIMEOUT WAIT,          75 ->             68843296
TIMEOUT WAIT,          76 ->             68846556
TIMEOUT WAIT,          77 ->             68849816
TIMEOUT WAIT,          78 ->             68853076
TIMEOUT WAIT,          79 ->             68856336
TIMEOUT WAIT,          80 ->             68859596
TIMEOUT WAIT,          81 ->             68862856
TIMEOUT WAIT,          82 ->             68866116
TIMEOUT WAIT,          83 ->             68869376
TIMEOUT WAIT,          84 ->             68872636
TIMEOUT WAIT,          85 ->             68875896
TIMEOUT WAIT,          86 ->             68879156
TIMEOUT WAIT,          87 ->             68882416
TIMEOUT WAIT,          88 ->             68885676
TIMEOUT WAIT,          89 ->             68888936
TIMEOUT WAIT,          90 ->             68892196
TIMEOUT WAIT,          91 ->             68895456
TIMEOUT WAIT,          92 ->             68898716
TIMEOUT WAIT,          93 ->             68901976
TIMEOUT WAIT,          94 ->             68905236
TIMEOUT WAIT,          95 ->             68908496
TIMEOUT WAIT,          96 ->             68911756
TIMEOUT WAIT,          97 ->             68915016
TIMEOUT WAIT,          98 ->             68918276
TIMEOUT WAIT,          99 ->             68921536
TIMEOUT WAIT,         100 ->             68924796
TIMEOUT WAIT,         101 ->             68928056
TIMEOUT WAIT,         102 ->             68931316
TIMEOUT WAIT,         103 ->             68934576
TIMEOUT WAIT,         104 ->             68937836
TIMEOUT WAIT,         105 ->             68941096
TIMEOUT WAIT,         106 ->             68944356
TIMEOUT WAIT,         107 ->             68947616
TIMEOUT WAIT,         108 ->             68950876
TIMEOUT WAIT,         109 ->             68954136
TIMEOUT WAIT,         110 ->             68957396
TIMEOUT WAIT,         111 ->             68960656
TIMEOUT WAIT,         112 ->             68963916
TIMEOUT WAIT,         113 ->             68967176
TIMEOUT WAIT,         114 ->             68970436
TIMEOUT WAIT,         115 ->             68973696
TIMEOUT WAIT,         116 ->             68976956
TIMEOUT WAIT,         117 ->             68980216
TIMEOUT WAIT,         118 ->             68983476
TIMEOUT WAIT,         119 ->             68986736
TIMEOUT WAIT,         120 ->             68989996
TIMEOUT WAIT,         121 ->             68993256
TIMEOUT WAIT,         122 ->             68996516
TIMEOUT WAIT,         123 ->             68999776
TIMEOUT WAIT,         124 ->             69003036
TIMEOUT WAIT,         125 ->             69006296
TIMEOUT WAIT,         126 ->             69009556
TIMEOUT WAIT,         127 ->             69012816
TIMEOUT WAIT,         128 ->             69016076
TIMEOUT WAIT,         129 ->             69019336
TIMEOUT WAIT,         130 ->             69022596
TIMEOUT WAIT,         131 ->             69025856
TIMEOUT WAIT,         132 ->             69029116
TIMEOUT WAIT,         133 ->             69032376
TIMEOUT WAIT,         134 ->             69035636
TIMEOUT WAIT,         135 ->             69038896
TIMEOUT WAIT,         136 ->             69042156
TIMEOUT WAIT,         137 ->             69045416
Receiving frame without parity	->	69045416
TIMEOUT WAIT,         138 ->             69048676
TIMEOUT WAIT,         139 ->             69051936
TIMEOUT WAIT,         140 ->             69055196
TIMEOUT WAIT,         141 ->             69058456
TIMEOUT WAIT,         142 ->             69061716
TIMEOUT WAIT,         143 ->             69064976
TIMEOUT WAIT,         144 ->             69068236
TIMEOUT WAIT,         145 ->             69071496
TIMEOUT WAIT,         146 ->             69074756
TIMEOUT WAIT,         147 ->             69078016
TIMEOUT WAIT,         148 ->             69081276
TIMEOUT WAIT,         149 ->             69084536
TIMEOUT WAIT,         150 ->             69087796
TIMEOUT WAIT,         151 ->             69091056
TIMEOUT WAIT,         152 ->             69094316
TIMEOUT WAIT,         153 ->             69097576
TIMEOUT WAIT,         154 ->             69100836
TIMEOUT WAIT,         155 ->             69104096
TIMEOUT WAIT,         156 ->             69107356
TIMEOUT WAIT,         157 ->             69110616
TIMEOUT WAIT,         158 ->             69113876
TIMEOUT WAIT,         159 ->             69117136
TIMEOUT WAIT,         160 ->             69120396
TIMEOUT WAIT,         161 ->             69123656
TIMEOUT WAIT,         162 ->             69126916
TIMEOUT WAIT,         163 ->             69130176
TIMEOUT WAIT,         164 ->             69133436
TIMEOUT WAIT,         165 ->             69136696
TIMEOUT WAIT,         166 ->             69139956
TIMEOUT WAIT,         167 ->             69143216
TIMEOUT WAIT,         168 ->             69146476
TIMEOUT WAIT,         169 ->             69149736
SUCCESS: STOP bit detected            69149736
addr_offst = 00            69149736
write_reg: wr_data	=	10001111
byte_en	=	0001
Update bit fields            69149736
data is 10001111

LSR_REG_VAL = 01100001            69150062
LSR_REG_TEMP = 01100001            69150062
TIMEOUT WAIT,         170 ->             69152996
TIMEOUT WAIT,         171 ->             69156256
TIMEOUT WAIT,         172 ->             69159516
TIMEOUT WAIT,         173 ->             69162776
TIMEOUT WAIT,         174 ->             69166036
TIMEOUT WAIT,         175 ->             69169296
TIMEOUT WAIT,         176 ->             69172556
TIMEOUT WAIT,         177 ->             69175816
FRAME_COUNT =           2            69175816
PAR_VAL = 1            69175816
CHARACTER FRAME TIME =          11            69175816
CHARACTER LENGTH = 11            69175816
***** Starting detection on Receiver side *****69175816
TIMEOUT WAIT,         178 ->             69179076
TIMEOUT WAIT,         179 ->             69182336
TIMEOUT WAIT,         180 ->             69185596
TIMEOUT WAIT,         181 ->             69188856
TIMEOUT WAIT,         182 ->             69192116
TIMEOUT WAIT,         183 ->             69195376
TIMEOUT WAIT,         184 ->             69198636
TIMEOUT WAIT,         185 ->             69201896
SUCCESS: rx_Start bit detected after 8 cycles69201896
**** Initiate capturing frame bits ***********69201896
TIMEOUT WAIT,         186 ->             69205156
TIMEOUT WAIT,         187 ->             69208416
TIMEOUT WAIT,         188 ->             69211676
TIMEOUT WAIT,         189 ->             69214936
TIMEOUT WAIT,         190 ->             69218196
TIMEOUT WAIT,         191 ->             69221456
TIMEOUT WAIT,         192 ->             69224716
TIMEOUT WAIT,         193 ->             69227976
TIMEOUT WAIT,         194 ->             69231236
TIMEOUT WAIT,         195 ->             69234496
TIMEOUT WAIT,         196 ->             69237756
TIMEOUT WAIT,         197 ->             69241016
TIMEOUT WAIT,         198 ->             69244276
TIMEOUT WAIT,         199 ->             69247536
TIMEOUT WAIT,         200 ->             69250796
TIMEOUT WAIT,         201 ->             69254056
TIMEOUT WAIT,         202 ->             69257316
TIMEOUT WAIT,         203 ->             69260576
TIMEOUT WAIT,         204 ->             69263836
TIMEOUT WAIT,         205 ->             69267096
TIMEOUT WAIT,         206 ->             69270356
TIMEOUT WAIT,         207 ->             69273616
TIMEOUT WAIT,         208 ->             69276876
TIMEOUT WAIT,         209 ->             69280136
TIMEOUT WAIT,         210 ->             69283396
TIMEOUT WAIT,         211 ->             69286656
TIMEOUT WAIT,         212 ->             69289916
TIMEOUT WAIT,         213 ->             69293176
TIMEOUT WAIT,         214 ->             69296436
TIMEOUT WAIT,         215 ->             69299696
TIMEOUT WAIT,         216 ->             69302956
TIMEOUT WAIT,         217 ->             69306216
TIMEOUT WAIT,         218 ->             69309476
TIMEOUT WAIT,         219 ->             69312736
TIMEOUT WAIT,         220 ->             69315996
TIMEOUT WAIT,         221 ->             69319256
TIMEOUT WAIT,         222 ->             69322516
TIMEOUT WAIT,         223 ->             69325776
TIMEOUT WAIT,         224 ->             69329036
TIMEOUT WAIT,         225 ->             69332296
TIMEOUT WAIT,         226 ->             69335556
TIMEOUT WAIT,         227 ->             69338816
TIMEOUT WAIT,         228 ->             69342076
TIMEOUT WAIT,         229 ->             69345336
TIMEOUT WAIT,         230 ->             69348596
TIMEOUT WAIT,         231 ->             69351856
TIMEOUT WAIT,         232 ->             69355116
TIMEOUT WAIT,         233 ->             69358376
TIMEOUT WAIT,         234 ->             69361636
TIMEOUT WAIT,         235 ->             69364896
TIMEOUT WAIT,         236 ->             69368156
TIMEOUT WAIT,         237 ->             69371416
TIMEOUT WAIT,         238 ->             69374676
TIMEOUT WAIT,         239 ->             69377936
TIMEOUT WAIT,         240 ->             69381196
TIMEOUT WAIT,         241 ->             69384456
TIMEOUT WAIT,         242 ->             69387716
TIMEOUT WAIT,         243 ->             69390976
TIMEOUT WAIT,         244 ->             69394236
TIMEOUT WAIT,         245 ->             69397496
TIMEOUT WAIT,         246 ->             69400756
TIMEOUT WAIT,         247 ->             69404016
TIMEOUT WAIT,         248 ->             69407276
TIMEOUT WAIT,         249 ->             69410536
TIMEOUT WAIT,         250 ->             69413796
TIMEOUT WAIT,         251 ->             69417056
TIMEOUT WAIT,         252 ->             69420316
TIMEOUT WAIT,         253 ->             69423576
TIMEOUT WAIT,         254 ->             69426836
TIMEOUT WAIT,         255 ->             69430096
TIMEOUT WAIT,         256 ->             69433356
TIMEOUT WAIT,         257 ->             69436616
TIMEOUT WAIT,         258 ->             69439876
TIMEOUT WAIT,         259 ->             69443136
TIMEOUT WAIT,         260 ->             69446396
TIMEOUT WAIT,         261 ->             69449656
TIMEOUT WAIT,         262 ->             69452916
TIMEOUT WAIT,         263 ->             69456176
TIMEOUT WAIT,         264 ->             69459436
TIMEOUT WAIT,         265 ->             69462696
TIMEOUT WAIT,         266 ->             69465956
TIMEOUT WAIT,         267 ->             69469216
TIMEOUT WAIT,         268 ->             69472476
TIMEOUT WAIT,         269 ->             69475736
TIMEOUT WAIT,         270 ->             69478996
TIMEOUT WAIT,         271 ->             69482256
TIMEOUT WAIT,         272 ->             69485516
TIMEOUT WAIT,         273 ->             69488776
TIMEOUT WAIT,         274 ->             69492036
TIMEOUT WAIT,         275 ->             69495296
TIMEOUT WAIT,         276 ->             69498556
TIMEOUT WAIT,         277 ->             69501816
TIMEOUT WAIT,         278 ->             69505076
TIMEOUT WAIT,         279 ->             69508336
TIMEOUT WAIT,         280 ->             69511596
TIMEOUT WAIT,         281 ->             69514856
TIMEOUT WAIT,         282 ->             69518116
TIMEOUT WAIT,         283 ->             69521376
TIMEOUT WAIT,         284 ->             69524636
TIMEOUT WAIT,         285 ->             69527896
TIMEOUT WAIT,         286 ->             69531156
TIMEOUT WAIT,         287 ->             69534416
TIMEOUT WAIT,         288 ->             69537676
TIMEOUT WAIT,         289 ->             69540936
TIMEOUT WAIT,         290 ->             69544196
TIMEOUT WAIT,         291 ->             69547456
TIMEOUT WAIT,         292 ->             69550716
TIMEOUT WAIT,         293 ->             69553976
TIMEOUT WAIT,         294 ->             69557236
TIMEOUT WAIT,         295 ->             69560496
TIMEOUT WAIT,         296 ->             69563756
TIMEOUT WAIT,         297 ->             69567016
TIMEOUT WAIT,         298 ->             69570276
TIMEOUT WAIT,         299 ->             69573536
TIMEOUT WAIT,         300 ->             69576796
TIMEOUT WAIT,         301 ->             69580056
TIMEOUT WAIT,         302 ->             69583316
TIMEOUT WAIT,         303 ->             69586576
TIMEOUT WAIT,         304 ->             69589836
TIMEOUT WAIT,         305 ->             69593096
TIMEOUT WAIT,         306 ->             69596356
TIMEOUT WAIT,         307 ->             69599616
TIMEOUT WAIT,         308 ->             69602876
TIMEOUT WAIT,         309 ->             69606136
TIMEOUT WAIT,         310 ->             69609396
TIMEOUT WAIT,         311 ->             69612656
TIMEOUT WAIT,         312 ->             69615916
TIMEOUT WAIT,         313 ->             69619176
Receiving frame without parity	->	69619176
TIMEOUT WAIT,         314 ->             69622436
TIMEOUT WAIT,         315 ->             69625696
TIMEOUT WAIT,         316 ->             69628956
TIMEOUT WAIT,         317 ->             69632216
TIMEOUT WAIT,         318 ->             69635476
TIMEOUT WAIT,         319 ->             69638736
TIMEOUT WAIT,         320 ->             69641996
TIMEOUT WAIT,         321 ->             69645256
TIMEOUT WAIT,         322 ->             69648516
TIMEOUT WAIT,         323 ->             69651776
TIMEOUT WAIT,         324 ->             69655036
TIMEOUT WAIT,         325 ->             69658296
TIMEOUT WAIT,         326 ->             69661556
TIMEOUT WAIT,         327 ->             69664816
TIMEOUT WAIT,         328 ->             69668076
TIMEOUT WAIT,         329 ->             69671336
TIMEOUT WAIT,         330 ->             69674596
TIMEOUT WAIT,         331 ->             69677856
TIMEOUT WAIT,         332 ->             69681116
TIMEOUT WAIT,         333 ->             69684376
TIMEOUT WAIT,         334 ->             69687636
TIMEOUT WAIT,         335 ->             69690896
TIMEOUT WAIT,         336 ->             69694156
TIMEOUT WAIT,         337 ->             69697416
TIMEOUT WAIT,         338 ->             69700676
TIMEOUT WAIT,         339 ->             69703936
TIMEOUT WAIT,         340 ->             69707196
TIMEOUT WAIT,         341 ->             69710456
TIMEOUT WAIT,         342 ->             69713716
TIMEOUT WAIT,         343 ->             69716976
TIMEOUT WAIT,         344 ->             69720236
TIMEOUT WAIT,         345 ->             69723496
SUCCESS: STOP bit detected            69723496
addr_offst = 00            69723496
write_reg: wr_data	=	11111000
byte_en	=	0001
Update bit fields            69723496
data is 11111000

TIMEOUT WAIT,         346 ->             69726756
TIMEOUT WAIT,         347 ->             69730016
TIMEOUT WAIT,         348 ->             69733276
TIMEOUT WAIT,         349 ->             69736536
TIMEOUT WAIT,         350 ->             69739796
TIMEOUT WAIT,         351 ->             69743056
TIMEOUT WAIT,         352 ->             69746316
TIMEOUT WAIT,         353 ->             69749576
FRAME_COUNT =           3            69749576
PAR_VAL = 0            69749576
CHARACTER FRAME TIME =          11            69749576
CHARACTER LENGTH = 11            69749576
***** Starting detection on Receiver side *****69749576
TIMEOUT WAIT,         354 ->             69752836
TIMEOUT WAIT,         355 ->             69756096
TIMEOUT WAIT,         356 ->             69759356
TIMEOUT WAIT,         357 ->             69762616
TIMEOUT WAIT,         358 ->             69765876
TIMEOUT WAIT,         359 ->             69769136
TIMEOUT WAIT,         360 ->             69772396
TIMEOUT WAIT,         361 ->             69775656
SUCCESS: rx_Start bit detected after 8 cycles69775656
**** Initiate capturing frame bits ***********69775656
TIMEOUT WAIT,         362 ->             69778916
TIMEOUT WAIT,         363 ->             69782176
TIMEOUT WAIT,         364 ->             69785436
TIMEOUT WAIT,         365 ->             69788696
TIMEOUT WAIT,         366 ->             69791956
TIMEOUT WAIT,         367 ->             69795216
TIMEOUT WAIT,         368 ->             69798476
TIMEOUT WAIT,         369 ->             69801736
TIMEOUT WAIT,         370 ->             69804996
TIMEOUT WAIT,         371 ->             69808256
TIMEOUT WAIT,         372 ->             69811516
TIMEOUT WAIT,         373 ->             69814776
TIMEOUT WAIT,         374 ->             69818036
TIMEOUT WAIT,         375 ->             69821296
TIMEOUT WAIT,         376 ->             69824556
TIMEOUT WAIT,         377 ->             69827816
TIMEOUT WAIT,         378 ->             69831076
TIMEOUT WAIT,         379 ->             69834336
TIMEOUT WAIT,         380 ->             69837596
TIMEOUT WAIT,         381 ->             69840856
TIMEOUT WAIT,         382 ->             69844116
TIMEOUT WAIT,         383 ->             69847376
TIMEOUT WAIT,         384 ->             69850636
TIMEOUT WAIT,         385 ->             69853896
TIMEOUT WAIT,         386 ->             69857156
TIMEOUT WAIT,         387 ->             69860416
TIMEOUT WAIT,         388 ->             69863676
TIMEOUT WAIT,         389 ->             69866936
TIMEOUT WAIT,         390 ->             69870196
TIMEOUT WAIT,         391 ->             69873456
TIMEOUT WAIT,         392 ->             69876716
TIMEOUT WAIT,         393 ->             69879976
TIMEOUT WAIT,         394 ->             69883236
TIMEOUT WAIT,         395 ->             69886496
TIMEOUT WAIT,         396 ->             69889756
TIMEOUT WAIT,         397 ->             69893016
TIMEOUT WAIT,         398 ->             69896276
TIMEOUT WAIT,         399 ->             69899536
TIMEOUT WAIT,         400 ->             69902796
TIMEOUT WAIT,         401 ->             69906056
TIMEOUT WAIT,         402 ->             69909316
TIMEOUT WAIT,         403 ->             69912576
TIMEOUT WAIT,         404 ->             69915836
TIMEOUT WAIT,         405 ->             69919096
TIMEOUT WAIT,         406 ->             69922356
TIMEOUT WAIT,         407 ->             69925616
TIMEOUT WAIT,         408 ->             69928876
TIMEOUT WAIT,         409 ->             69932136
TIMEOUT WAIT,         410 ->             69935396
TIMEOUT WAIT,         411 ->             69938656
TIMEOUT WAIT,         412 ->             69941916
TIMEOUT WAIT,         413 ->             69945176
TIMEOUT WAIT,         414 ->             69948436
TIMEOUT WAIT,         415 ->             69951696
TIMEOUT WAIT,         416 ->             69954956
TIMEOUT WAIT,         417 ->             69958216
TIMEOUT WAIT,         418 ->             69961476
TIMEOUT WAIT,         419 ->             69964736
TIMEOUT WAIT,         420 ->             69967996
TIMEOUT WAIT,         421 ->             69971256
TIMEOUT WAIT,         422 ->             69974516
TIMEOUT WAIT,         423 ->             69977776
TIMEOUT WAIT,         424 ->             69981036
TIMEOUT WAIT,         425 ->             69984296
TIMEOUT WAIT,         426 ->             69987556
TIMEOUT WAIT,         427 ->             69990816
TIMEOUT WAIT,         428 ->             69994076
TIMEOUT WAIT,         429 ->             69997336
TIMEOUT WAIT,         430 ->             70000596
TIMEOUT WAIT,         431 ->             70003856
TIMEOUT WAIT,         432 ->             70007116
TIMEOUT WAIT,         433 ->             70010376
TIMEOUT WAIT,         434 ->             70013636
TIMEOUT WAIT,         435 ->             70016896
TIMEOUT WAIT,         436 ->             70020156
TIMEOUT WAIT,         437 ->             70023416
TIMEOUT WAIT,         438 ->             70026676
TIMEOUT WAIT,         439 ->             70029936
TIMEOUT WAIT,         440 ->             70033196
TIMEOUT WAIT,         441 ->             70036456
TIMEOUT WAIT,         442 ->             70039716
TIMEOUT WAIT,         443 ->             70042976
TIMEOUT WAIT,         444 ->             70046236
TIMEOUT WAIT,         445 ->             70049496
TIMEOUT WAIT,         446 ->             70052756
TIMEOUT WAIT,         447 ->             70056016
TIMEOUT WAIT,         448 ->             70059276
TIMEOUT WAIT,         449 ->             70062536
TIMEOUT WAIT,         450 ->             70065796
TIMEOUT WAIT,         451 ->             70069056
TIMEOUT WAIT,         452 ->             70072316
TIMEOUT WAIT,         453 ->             70075576
TIMEOUT WAIT,         454 ->             70078836
TIMEOUT WAIT,         455 ->             70082096
TIMEOUT WAIT,         456 ->             70085356
TIMEOUT WAIT,         457 ->             70088616
TIMEOUT WAIT,         458 ->             70091876
TIMEOUT WAIT,         459 ->             70095136
TIMEOUT WAIT,         460 ->             70098396
TIMEOUT WAIT,         461 ->             70101656
TIMEOUT WAIT,         462 ->             70104916
TIMEOUT WAIT,         463 ->             70108176
TIMEOUT WAIT,         464 ->             70111436
TIMEOUT WAIT,         465 ->             70114696
TIMEOUT WAIT,         466 ->             70117956
TIMEOUT WAIT,         467 ->             70121216
TIMEOUT WAIT,         468 ->             70124476
TIMEOUT WAIT,         469 ->             70127736
TIMEOUT WAIT,         470 ->             70130996
TIMEOUT WAIT,         471 ->             70134256
TIMEOUT WAIT,         472 ->             70137516
TIMEOUT WAIT,         473 ->             70140776
TIMEOUT WAIT,         474 ->             70144036
TIMEOUT WAIT,         475 ->             70147296
TIMEOUT WAIT,         476 ->             70150556
TIMEOUT WAIT,         477 ->             70153816
TIMEOUT WAIT,         478 ->             70157076
TIMEOUT WAIT,         479 ->             70160336
TIMEOUT WAIT,         480 ->             70163596
TIMEOUT WAIT,         481 ->             70166856
TIMEOUT WAIT,         482 ->             70170116
TIMEOUT WAIT,         483 ->             70173376
TIMEOUT WAIT,         484 ->             70176636
TIMEOUT WAIT,         485 ->             70179896
TIMEOUT WAIT,         486 ->             70183156
TIMEOUT WAIT,         487 ->             70186416
TIMEOUT WAIT,         488 ->             70189676
TIMEOUT WAIT,         489 ->             70192936
Receiving frame without parity	->	70192936
TIMEOUT WAIT,         490 ->             70196196
TIMEOUT WAIT,         491 ->             70199456
TIMEOUT WAIT,         492 ->             70202716
TIMEOUT WAIT,         493 ->             70205976
TIMEOUT WAIT,         494 ->             70209236
TIMEOUT WAIT,         495 ->             70212496
TIMEOUT WAIT,         496 ->             70215756
TIMEOUT WAIT,         497 ->             70219016
TIMEOUT WAIT,         498 ->             70222276
TIMEOUT WAIT,         499 ->             70225536
TIMEOUT WAIT,         500 ->             70228796
TIMEOUT WAIT,         501 ->             70232056
TIMEOUT WAIT,         502 ->             70235316
TIMEOUT WAIT,         503 ->             70238576
TIMEOUT WAIT,         504 ->             70241836
TIMEOUT WAIT,         505 ->             70245096
TIMEOUT WAIT,         506 ->             70248356
TIMEOUT WAIT,         507 ->             70251616
TIMEOUT WAIT,         508 ->             70254876
TIMEOUT WAIT,         509 ->             70258136
TIMEOUT WAIT,         510 ->             70261396
TIMEOUT WAIT,         511 ->             70264656
TIMEOUT WAIT,         512 ->             70267916
TIMEOUT WAIT,         513 ->             70271176
TIMEOUT WAIT,         514 ->             70274436
TIMEOUT WAIT,         515 ->             70277696
TIMEOUT WAIT,         516 ->             70280956
TIMEOUT WAIT,         517 ->             70284216
TIMEOUT WAIT,         518 ->             70287476
TIMEOUT WAIT,         519 ->             70290736
TIMEOUT WAIT,         520 ->             70293996
TIMEOUT WAIT,         521 ->             70297256
SUCCESS: STOP bit detected            70297256
addr_offst = 00            70297256
write_reg: wr_data	=	10110111
byte_en	=	0001
Update bit fields            70297256
data is 10110111

TIMEOUT WAIT,         522 ->             70300516
TIMEOUT WAIT,         523 ->             70303776
TIMEOUT WAIT,         524 ->             70307036
TIMEOUT WAIT,         525 ->             70310296
TIMEOUT WAIT,         526 ->             70313556
TIMEOUT WAIT,         527 ->             70316816
TIMEOUT WAIT,         528 ->             70320076
TIMEOUT WAIT,         529 ->             70323336
FRAME_COUNT =           4            70323336
PAR_VAL = 0            70323336
CHARACTER FRAME TIME =          11            70323336
CHARACTER LENGTH = 11            70323336
***** Starting detection on Receiver side *****70323336
TIMEOUT WAIT,         530 ->             70326596
TIMEOUT WAIT,         531 ->             70329856
TIMEOUT WAIT,         532 ->             70333116
TIMEOUT WAIT,         533 ->             70336376
TIMEOUT WAIT,         534 ->             70339636
TIMEOUT WAIT,         535 ->             70342896
TIMEOUT WAIT,         536 ->             70346156
TIMEOUT WAIT,         537 ->             70349416
SUCCESS: rx_Start bit detected after 8 cycles70349416
**** Initiate capturing frame bits ***********70349416
TIMEOUT WAIT,         538 ->             70352676
TIMEOUT WAIT,         539 ->             70355936
TIMEOUT WAIT,         540 ->             70359196
TIMEOUT WAIT,         541 ->             70362456
TIMEOUT WAIT,         542 ->             70365716
TIMEOUT WAIT,         543 ->             70368976
TIMEOUT WAIT,         544 ->             70372236
TIMEOUT WAIT,         545 ->             70375496
TIMEOUT WAIT,         546 ->             70378756
TIMEOUT WAIT,         547 ->             70382016
TIMEOUT WAIT,         548 ->             70385276
TIMEOUT WAIT,         549 ->             70388536
TIMEOUT WAIT,         550 ->             70391796
TIMEOUT WAIT,         551 ->             70395056
TIMEOUT WAIT,         552 ->             70398316
TIMEOUT WAIT,         553 ->             70401576
TIMEOUT WAIT,         554 ->             70404836
TIMEOUT WAIT,         555 ->             70408096
TIMEOUT WAIT,         556 ->             70411356
TIMEOUT WAIT,         557 ->             70414616
TIMEOUT WAIT,         558 ->             70417876
TIMEOUT WAIT,         559 ->             70421136
TIMEOUT WAIT,         560 ->             70424396
TIMEOUT WAIT,         561 ->             70427656
TIMEOUT WAIT,         562 ->             70430916
TIMEOUT WAIT,         563 ->             70434176
TIMEOUT WAIT,         564 ->             70437436
TIMEOUT WAIT,         565 ->             70440696
TIMEOUT WAIT,         566 ->             70443956
TIMEOUT WAIT,         567 ->             70447216
TIMEOUT WAIT,         568 ->             70450476
TIMEOUT WAIT,         569 ->             70453736
TIMEOUT WAIT,         570 ->             70456996
TIMEOUT WAIT,         571 ->             70460256
TIMEOUT WAIT,         572 ->             70463516
TIMEOUT WAIT,         573 ->             70466776
TIMEOUT WAIT,         574 ->             70470036
TIMEOUT WAIT,         575 ->             70473296
TIMEOUT WAIT,         576 ->             70476556
TIMEOUT WAIT,         577 ->             70479816
TIMEOUT WAIT,         578 ->             70483076
TIMEOUT WAIT,         579 ->             70486336
TIMEOUT WAIT,         580 ->             70489596
TIMEOUT WAIT,         581 ->             70492856
TIMEOUT WAIT,         582 ->             70496116
TIMEOUT WAIT,         583 ->             70499376
TIMEOUT WAIT,         584 ->             70502636
TIMEOUT WAIT,         585 ->             70505896
TIMEOUT WAIT,         586 ->             70509156
TIMEOUT WAIT,         587 ->             70512416
TIMEOUT WAIT,         588 ->             70515676
TIMEOUT WAIT,         589 ->             70518936
TIMEOUT WAIT,         590 ->             70522196
TIMEOUT WAIT,         591 ->             70525456
TIMEOUT WAIT,         592 ->             70528716
TIMEOUT WAIT,         593 ->             70531976
TIMEOUT WAIT,         594 ->             70535236
TIMEOUT WAIT,         595 ->             70538496
TIMEOUT WAIT,         596 ->             70541756
TIMEOUT WAIT,         597 ->             70545016
TIMEOUT WAIT,         598 ->             70548276
TIMEOUT WAIT,         599 ->             70551536
TIMEOUT WAIT,         600 ->             70554796
TIMEOUT WAIT,         601 ->             70558056
TIMEOUT WAIT,         602 ->             70561316
TIMEOUT WAIT,         603 ->             70564576
TIMEOUT WAIT,         604 ->             70567836
TIMEOUT WAIT,         605 ->             70571096
TIMEOUT WAIT,         606 ->             70574356
TIMEOUT WAIT,         607 ->             70577616
TIMEOUT WAIT,         608 ->             70580876
TIMEOUT WAIT,         609 ->             70584136
TIMEOUT WAIT,         610 ->             70587396
TIMEOUT WAIT,         611 ->             70590656
TIMEOUT WAIT,         612 ->             70593916
TIMEOUT WAIT,         613 ->             70597176
TIMEOUT WAIT,         614 ->             70600436
TIMEOUT WAIT,         615 ->             70603696
TIMEOUT WAIT,         616 ->             70606956
TIMEOUT WAIT,         617 ->             70610216
TIMEOUT WAIT,         618 ->             70613476
TIMEOUT WAIT,         619 ->             70616736
TIMEOUT WAIT,         620 ->             70619996
TIMEOUT WAIT,         621 ->             70623256
TIMEOUT WAIT,         622 ->             70626516
TIMEOUT WAIT,         623 ->             70629776
TIMEOUT WAIT,         624 ->             70633036
TIMEOUT WAIT,         625 ->             70636296
TIMEOUT WAIT,         626 ->             70639556
TIMEOUT WAIT,         627 ->             70642816
TIMEOUT WAIT,         628 ->             70646076
TIMEOUT WAIT,         629 ->             70649336
TIMEOUT WAIT,         630 ->             70652596
TIMEOUT WAIT,         631 ->             70655856
TIMEOUT WAIT,         632 ->             70659116
TIMEOUT WAIT,         633 ->             70662376
TIMEOUT WAIT,         634 ->             70665636
TIMEOUT WAIT,         635 ->             70668896
TIMEOUT WAIT,         636 ->             70672156
TIMEOUT WAIT,         637 ->             70675416
TIMEOUT WAIT,         638 ->             70678676
TIMEOUT WAIT,         639 ->             70681936
TIMEOUT WAIT,         640 ->             70685196
TIMEOUT WAIT,         641 ->             70688456
TIMEOUT WAIT,         642 ->             70691716
TIMEOUT WAIT,         643 ->             70694976
TIMEOUT WAIT,         644 ->             70698236
TIMEOUT WAIT,         645 ->             70701496
TIMEOUT WAIT,         646 ->             70704756
TIMEOUT WAIT,         647 ->             70708016
TIMEOUT WAIT,         648 ->             70711276
TIMEOUT WAIT,         649 ->             70714536
TIMEOUT WAIT,         650 ->             70717796
TIMEOUT WAIT,         651 ->             70721056
TIMEOUT WAIT,         652 ->             70724316
TIMEOUT WAIT,         653 ->             70727576
TIMEOUT WAIT,         654 ->             70730836
TIMEOUT WAIT,         655 ->             70734096
TIMEOUT WAIT,         656 ->             70737356
TIMEOUT WAIT,         657 ->             70740616
TIMEOUT WAIT,         658 ->             70743876
TIMEOUT WAIT,         659 ->             70747136
TIMEOUT WAIT,         660 ->             70750396
TIMEOUT WAIT,         661 ->             70753656
TIMEOUT WAIT,         662 ->             70756916
TIMEOUT WAIT,         663 ->             70760176
TIMEOUT WAIT,         664 ->             70763436
TIMEOUT WAIT,         665 ->             70766696
Receiving frame without parity	->	70766696
TIMEOUT WAIT,         666 ->             70769956
TIMEOUT WAIT,         667 ->             70773216
TIMEOUT WAIT,         668 ->             70776476
TIMEOUT WAIT,         669 ->             70779736
TIMEOUT WAIT,         670 ->             70782996
TIMEOUT WAIT,         671 ->             70786256
TIMEOUT WAIT,         672 ->             70789516
TIMEOUT WAIT,         673 ->             70792776
TIMEOUT WAIT,         674 ->             70796036
TIMEOUT WAIT,         675 ->             70799296
TIMEOUT WAIT,         676 ->             70802556
TIMEOUT WAIT,         677 ->             70805816
TIMEOUT WAIT,         678 ->             70809076
TIMEOUT WAIT,         679 ->             70812336
TIMEOUT WAIT,         680 ->             70815596
TIMEOUT WAIT,         681 ->             70818856
TIMEOUT WAIT,         682 ->             70822116
TIMEOUT WAIT,         683 ->             70825376
TIMEOUT WAIT,         684 ->             70828636
TIMEOUT WAIT,         685 ->             70831896
TIMEOUT WAIT,         686 ->             70835156
TIMEOUT WAIT,         687 ->             70838416
TIMEOUT WAIT,         688 ->             70841676
TIMEOUT WAIT,         689 ->             70844936
TIMEOUT WAIT,         690 ->             70848196
TIMEOUT WAIT,         691 ->             70851456
TIMEOUT WAIT,         692 ->             70854716
TIMEOUT WAIT,         693 ->             70857976
TIMEOUT WAIT,         694 ->             70861236
TIMEOUT WAIT,         695 ->             70864496
TIMEOUT WAIT,         696 ->             70867756
TIMEOUT WAIT,         697 ->             70871016
SUCCESS: STOP bit detected            70871016
addr_offst = 00            70871016
write_reg: wr_data	=	10011111
byte_en	=	0001
Update bit fields            70871016
data is 10011111

TIMEOUT WAIT,         698 ->             70874276
TIMEOUT WAIT,         699 ->             70877536
TIMEOUT WAIT,         700 ->             70880796
TIMEOUT WAIT,         701 ->             70884056
TIMEOUT WAIT,         702 ->             70887316
TIMEOUT WAIT,         703 ->             70890576
TIMEOUT WAIT,         704 ->             70893836
TIMEOUT WAIT,         705 ->             70897096
FRAME_COUNT =           5            70897096
PAR_VAL = 0            70897096
CHARACTER FRAME TIME =          11            70897096
CHARACTER LENGTH = 11            70897096
***** Starting detection on Receiver side *****70897096
TIMEOUT WAIT,         706 ->             70900356
TIMEOUT WAIT,         707 ->             70903616
TIMEOUT WAIT,         708 ->             70906876
TIMEOUT WAIT,         709 ->             70910136
TIMEOUT WAIT,         710 ->             70913396
TIMEOUT WAIT,         711 ->             70916656
TIMEOUT WAIT,         712 ->             70919916
TIMEOUT WAIT,         713 ->             70923176
SUCCESS: rx_Start bit detected after 8 cycles70923176
**** Initiate capturing frame bits ***********70923176
TIMEOUT WAIT,         714 ->             70926436
TIMEOUT WAIT,         715 ->             70929696
TIMEOUT WAIT,         716 ->             70932956
TIMEOUT WAIT,         717 ->             70936216
TIMEOUT WAIT,         718 ->             70939476
TIMEOUT WAIT,         719 ->             70942736
TIMEOUT WAIT,         720 ->             70945996
TIMEOUT WAIT,         721 ->             70949256
TIMEOUT WAIT,         722 ->             70952516
TIMEOUT WAIT,         723 ->             70955776
TIMEOUT WAIT,         724 ->             70959036
TIMEOUT WAIT,         725 ->             70962296
TIMEOUT WAIT,         726 ->             70965556
TIMEOUT WAIT,         727 ->             70968816
TIMEOUT WAIT,         728 ->             70972076
TIMEOUT WAIT,         729 ->             70975336
TIMEOUT WAIT,         730 ->             70978596
TIMEOUT WAIT,         731 ->             70981856
TIMEOUT WAIT,         732 ->             70985116
TIMEOUT WAIT,         733 ->             70988376
TIMEOUT WAIT,         734 ->             70991636
TIMEOUT WAIT,         735 ->             70994896
TIMEOUT WAIT,         736 ->             70998156
TIMEOUT WAIT,         737 ->             71001416
TIMEOUT WAIT,         738 ->             71004676
TIMEOUT WAIT,         739 ->             71007936
TIMEOUT WAIT,         740 ->             71011196
TIMEOUT WAIT,         741 ->             71014456
TIMEOUT WAIT,         742 ->             71017716
TIMEOUT WAIT,         743 ->             71020976
TIMEOUT WAIT,         744 ->             71024236
TIMEOUT WAIT,         745 ->             71027496
TIMEOUT WAIT,         746 ->             71030756
TIMEOUT WAIT,         747 ->             71034016
TIMEOUT WAIT,         748 ->             71037276
TIMEOUT WAIT,         749 ->             71040536
TIMEOUT WAIT,         750 ->             71043796
TIMEOUT WAIT,         751 ->             71047056
TIMEOUT WAIT,         752 ->             71050316
TIMEOUT WAIT,         753 ->             71053576
TIMEOUT WAIT,         754 ->             71056836
TIMEOUT WAIT,         755 ->             71060096
TIMEOUT WAIT,         756 ->             71063356
TIMEOUT WAIT,         757 ->             71066616
TIMEOUT WAIT,         758 ->             71069876
TIMEOUT WAIT,         759 ->             71073136
TIMEOUT WAIT,         760 ->             71076396
TIMEOUT WAIT,         761 ->             71079656
TIMEOUT WAIT,         762 ->             71082916
TIMEOUT WAIT,         763 ->             71086176
TIMEOUT WAIT,         764 ->             71089436
TIMEOUT WAIT,         765 ->             71092696
TIMEOUT WAIT,         766 ->             71095956
TIMEOUT WAIT,         767 ->             71099216
TIMEOUT WAIT,         768 ->             71102476
TIMEOUT WAIT,         769 ->             71105736
TIMEOUT WAIT,         770 ->             71108996
TIMEOUT WAIT,         771 ->             71112256
TIMEOUT WAIT,         772 ->             71115516
TIMEOUT WAIT,         773 ->             71118776
TIMEOUT WAIT,         774 ->             71122036
TIMEOUT WAIT,         775 ->             71125296
TIMEOUT WAIT,         776 ->             71128556
TIMEOUT WAIT,         777 ->             71131816
TIMEOUT WAIT,         778 ->             71135076
TIMEOUT WAIT,         779 ->             71138336
TIMEOUT WAIT,         780 ->             71141596
TIMEOUT WAIT,         781 ->             71144856
TIMEOUT WAIT,         782 ->             71148116
TIMEOUT WAIT,         783 ->             71151376
TIMEOUT WAIT,         784 ->             71154636
TIMEOUT WAIT,         785 ->             71157896
TIMEOUT WAIT,         786 ->             71161156
TIMEOUT WAIT,         787 ->             71164416
TIMEOUT WAIT,         788 ->             71167676
TIMEOUT WAIT,         789 ->             71170936
TIMEOUT WAIT,         790 ->             71174196
TIMEOUT WAIT,         791 ->             71177456
TIMEOUT WAIT,         792 ->             71180716
TIMEOUT WAIT,         793 ->             71183976
TIMEOUT WAIT,         794 ->             71187236
TIMEOUT WAIT,         795 ->             71190496
TIMEOUT WAIT,         796 ->             71193756
TIMEOUT WAIT,         797 ->             71197016
TIMEOUT WAIT,         798 ->             71200276
TIMEOUT WAIT,         799 ->             71203536
TIMEOUT WAIT,         800 ->             71206796
TIMEOUT WAIT,         801 ->             71210056
TIMEOUT WAIT,         802 ->             71213316
TIMEOUT WAIT,         803 ->             71216576
TIMEOUT WAIT,         804 ->             71219836
TIMEOUT WAIT,         805 ->             71223096
TIMEOUT WAIT,         806 ->             71226356
TIMEOUT WAIT,         807 ->             71229616
TIMEOUT WAIT,         808 ->             71232876
TIMEOUT WAIT,         809 ->             71236136
TIMEOUT WAIT,         810 ->             71239396
TIMEOUT WAIT,         811 ->             71242656
TIMEOUT WAIT,         812 ->             71245916
TIMEOUT WAIT,         813 ->             71249176
TIMEOUT WAIT,         814 ->             71252436
TIMEOUT WAIT,         815 ->             71255696
TIMEOUT WAIT,         816 ->             71258956
TIMEOUT WAIT,         817 ->             71262216
TIMEOUT WAIT,         818 ->             71265476
TIMEOUT WAIT,         819 ->             71268736
TIMEOUT WAIT,         820 ->             71271996
TIMEOUT WAIT,         821 ->             71275256
TIMEOUT WAIT,         822 ->             71278516
TIMEOUT WAIT,         823 ->             71281776
TIMEOUT WAIT,         824 ->             71285036
TIMEOUT WAIT,         825 ->             71288296
TIMEOUT WAIT,         826 ->             71291556
TIMEOUT WAIT,         827 ->             71294816
TIMEOUT WAIT,         828 ->             71298076
TIMEOUT WAIT,         829 ->             71301336
TIMEOUT WAIT,         830 ->             71304596
TIMEOUT WAIT,         831 ->             71307856
TIMEOUT WAIT,         832 ->             71311116
TIMEOUT WAIT,         833 ->             71314376
TIMEOUT WAIT,         834 ->             71317636
TIMEOUT WAIT,         835 ->             71320896
TIMEOUT WAIT,         836 ->             71324156
TIMEOUT WAIT,         837 ->             71327416
TIMEOUT WAIT,         838 ->             71330676
TIMEOUT WAIT,         839 ->             71333936
TIMEOUT WAIT,         840 ->             71337196
TIMEOUT WAIT,         841 ->             71340456
Receiving frame without parity	->	71340456
TIMEOUT WAIT,         842 ->             71343716
TIMEOUT WAIT,         843 ->             71346976
TIMEOUT WAIT,         844 ->             71350236
TIMEOUT WAIT,         845 ->             71353496
TIMEOUT WAIT,         846 ->             71356756
TIMEOUT WAIT,         847 ->             71360016
TIMEOUT WAIT,         848 ->             71363276
TIMEOUT WAIT,         849 ->             71366536
TIMEOUT WAIT,         850 ->             71369796
TIMEOUT WAIT,         851 ->             71373056
TIMEOUT WAIT,         852 ->             71376316
TIMEOUT WAIT,         853 ->             71379576
TIMEOUT WAIT,         854 ->             71382836
TIMEOUT WAIT,         855 ->             71386096
TIMEOUT WAIT,         856 ->             71389356
TIMEOUT WAIT,         857 ->             71392616
TIMEOUT WAIT,         858 ->             71395876
TIMEOUT WAIT,         859 ->             71399136
TIMEOUT WAIT,         860 ->             71402396
TIMEOUT WAIT,         861 ->             71405656
TIMEOUT WAIT,         862 ->             71408916
TIMEOUT WAIT,         863 ->             71412176
TIMEOUT WAIT,         864 ->             71415436
TIMEOUT WAIT,         865 ->             71418696
TIMEOUT WAIT,         866 ->             71421956
TIMEOUT WAIT,         867 ->             71425216
TIMEOUT WAIT,         868 ->             71428476
TIMEOUT WAIT,         869 ->             71431736
TIMEOUT WAIT,         870 ->             71434996
TIMEOUT WAIT,         871 ->             71438256
TIMEOUT WAIT,         872 ->             71441516
TIMEOUT WAIT,         873 ->             71444776
SUCCESS: STOP bit detected            71444776
addr_offst = 00            71444776
write_reg: wr_data	=	01011100
byte_en	=	0001
Update bit fields            71444776
data is 01011100

TIMEOUT WAIT,         874 ->             71448036
TIMEOUT WAIT,         875 ->             71451296
TIMEOUT WAIT,         876 ->             71454556
TIMEOUT WAIT,         877 ->             71457816
TIMEOUT WAIT,         878 ->             71461076
TIMEOUT WAIT,         879 ->             71464336
TIMEOUT WAIT,         880 ->             71467596
TIMEOUT WAIT,         881 ->             71470856
FRAME_COUNT =           6            71470856
PAR_VAL = 1            71470856
CHARACTER FRAME TIME =          11            71470856
CHARACTER LENGTH = 11            71470856
***** Starting detection on Receiver side *****71470856
TIMEOUT WAIT,         882 ->             71474116
TIMEOUT WAIT,         883 ->             71477376
TIMEOUT WAIT,         884 ->             71480636
TIMEOUT WAIT,         885 ->             71483896
TIMEOUT WAIT,         886 ->             71487156
TIMEOUT WAIT,         887 ->             71490416
TIMEOUT WAIT,         888 ->             71493676
TIMEOUT WAIT,         889 ->             71496936
SUCCESS: rx_Start bit detected after 8 cycles71496936
**** Initiate capturing frame bits ***********71496936
TIMEOUT WAIT,         890 ->             71500196
TIMEOUT WAIT,         891 ->             71503456
TIMEOUT WAIT,         892 ->             71506716
TIMEOUT WAIT,         893 ->             71509976
TIMEOUT WAIT,         894 ->             71513236
TIMEOUT WAIT,         895 ->             71516496
TIMEOUT WAIT,         896 ->             71519756
TIMEOUT WAIT,         897 ->             71523016
TIMEOUT WAIT,         898 ->             71526276
TIMEOUT WAIT,         899 ->             71529536
TIMEOUT WAIT,         900 ->             71532796
TIMEOUT WAIT,         901 ->             71536056
TIMEOUT WAIT,         902 ->             71539316
TIMEOUT WAIT,         903 ->             71542576
TIMEOUT WAIT,         904 ->             71545836
TIMEOUT WAIT,         905 ->             71549096
TIMEOUT WAIT,         906 ->             71552356
TIMEOUT WAIT,         907 ->             71555616
TIMEOUT WAIT,         908 ->             71558876
TIMEOUT WAIT,         909 ->             71562136
TIMEOUT WAIT,         910 ->             71565396
TIMEOUT WAIT,         911 ->             71568656
TIMEOUT WAIT,         912 ->             71571916
TIMEOUT WAIT,         913 ->             71575176
TIMEOUT WAIT,         914 ->             71578436
TIMEOUT WAIT,         915 ->             71581696
TIMEOUT WAIT,         916 ->             71584956
TIMEOUT WAIT,         917 ->             71588216
TIMEOUT WAIT,         918 ->             71591476
TIMEOUT WAIT,         919 ->             71594736
TIMEOUT WAIT,         920 ->             71597996
TIMEOUT WAIT,         921 ->             71601256
TIMEOUT WAIT,         922 ->             71604516
TIMEOUT WAIT,         923 ->             71607776
TIMEOUT WAIT,         924 ->             71611036
TIMEOUT WAIT,         925 ->             71614296
TIMEOUT WAIT,         926 ->             71617556
TIMEOUT WAIT,         927 ->             71620816
TIMEOUT WAIT,         928 ->             71624076
TIMEOUT WAIT,         929 ->             71627336
TIMEOUT WAIT,         930 ->             71630596
TIMEOUT WAIT,         931 ->             71633856
TIMEOUT WAIT,         932 ->             71637116
TIMEOUT WAIT,         933 ->             71640376
TIMEOUT WAIT,         934 ->             71643636
TIMEOUT WAIT,         935 ->             71646896
TIMEOUT WAIT,         936 ->             71650156
TIMEOUT WAIT,         937 ->             71653416
TIMEOUT WAIT,         938 ->             71656676
TIMEOUT WAIT,         939 ->             71659936
TIMEOUT WAIT,         940 ->             71663196
TIMEOUT WAIT,         941 ->             71666456
TIMEOUT WAIT,         942 ->             71669716
TIMEOUT WAIT,         943 ->             71672976
TIMEOUT WAIT,         944 ->             71676236
TIMEOUT WAIT,         945 ->             71679496
TIMEOUT WAIT,         946 ->             71682756
TIMEOUT WAIT,         947 ->             71686016
TIMEOUT WAIT,         948 ->             71689276
TIMEOUT WAIT,         949 ->             71692536
TIMEOUT WAIT,         950 ->             71695796
TIMEOUT WAIT,         951 ->             71699056
TIMEOUT WAIT,         952 ->             71702316
TIMEOUT WAIT,         953 ->             71705576
TIMEOUT WAIT,         954 ->             71708836
TIMEOUT WAIT,         955 ->             71712096
TIMEOUT WAIT,         956 ->             71715356
TIMEOUT WAIT,         957 ->             71718616
TIMEOUT WAIT,         958 ->             71721876
TIMEOUT WAIT,         959 ->             71725136
TIMEOUT WAIT,         960 ->             71728396
TIMEOUT WAIT,         961 ->             71731656
TIMEOUT WAIT,         962 ->             71734916
TIMEOUT WAIT,         963 ->             71738176
TIMEOUT WAIT,         964 ->             71741436
TIMEOUT WAIT,         965 ->             71744696
TIMEOUT WAIT,         966 ->             71747956
TIMEOUT WAIT,         967 ->             71751216
TIMEOUT WAIT,         968 ->             71754476
TIMEOUT WAIT,         969 ->             71757736
TIMEOUT WAIT,         970 ->             71760996
TIMEOUT WAIT,         971 ->             71764256
TIMEOUT WAIT,         972 ->             71767516
TIMEOUT WAIT,         973 ->             71770776
TIMEOUT WAIT,         974 ->             71774036
TIMEOUT WAIT,         975 ->             71777296
TIMEOUT WAIT,         976 ->             71780556
TIMEOUT WAIT,         977 ->             71783816
TIMEOUT WAIT,         978 ->             71787076
TIMEOUT WAIT,         979 ->             71790336
TIMEOUT WAIT,         980 ->             71793596
TIMEOUT WAIT,         981 ->             71796856
TIMEOUT WAIT,         982 ->             71800116
TIMEOUT WAIT,         983 ->             71803376
TIMEOUT WAIT,         984 ->             71806636
TIMEOUT WAIT,         985 ->             71809896
TIMEOUT WAIT,         986 ->             71813156
TIMEOUT WAIT,         987 ->             71816416
TIMEOUT WAIT,         988 ->             71819676
TIMEOUT WAIT,         989 ->             71822936
TIMEOUT WAIT,         990 ->             71826196
TIMEOUT WAIT,         991 ->             71829456
TIMEOUT WAIT,         992 ->             71832716
TIMEOUT WAIT,         993 ->             71835976
TIMEOUT WAIT,         994 ->             71839236
TIMEOUT WAIT,         995 ->             71842496
TIMEOUT WAIT,         996 ->             71845756
TIMEOUT WAIT,         997 ->             71849016
TIMEOUT WAIT,         998 ->             71852276
TIMEOUT WAIT,         999 ->             71855536
TIMEOUT WAIT,        1000 ->             71858796
TIMEOUT WAIT,        1001 ->             71862056
TIMEOUT WAIT,        1002 ->             71865316
TIMEOUT WAIT,        1003 ->             71868576
TIMEOUT WAIT,        1004 ->             71871836
TIMEOUT WAIT,        1005 ->             71875096
TIMEOUT WAIT,        1006 ->             71878356
TIMEOUT WAIT,        1007 ->             71881616
TIMEOUT WAIT,        1008 ->             71884876
TIMEOUT WAIT,        1009 ->             71888136
TIMEOUT WAIT,        1010 ->             71891396
TIMEOUT WAIT,        1011 ->             71894656
TIMEOUT WAIT,        1012 ->             71897916
TIMEOUT WAIT,        1013 ->             71901176
TIMEOUT WAIT,        1014 ->             71904436
TIMEOUT WAIT,        1015 ->             71907696
TIMEOUT WAIT,        1016 ->             71910956
TIMEOUT WAIT,        1017 ->             71914216
Receiving frame without parity	->	71914216
TIMEOUT WAIT,        1018 ->             71917476
TIMEOUT WAIT,        1019 ->             71920736
TIMEOUT WAIT,        1020 ->             71923996
TIMEOUT WAIT,        1021 ->             71927256
TIMEOUT WAIT,        1022 ->             71930516
TIMEOUT WAIT,        1023 ->             71933776
TIMEOUT WAIT,        1024 ->             71937036
TIMEOUT WAIT,        1025 ->             71940296
TIMEOUT WAIT,        1026 ->             71943556
TIMEOUT WAIT,        1027 ->             71946816
TIMEOUT WAIT,        1028 ->             71950076
TIMEOUT WAIT,        1029 ->             71953336
TIMEOUT WAIT,        1030 ->             71956596
TIMEOUT WAIT,        1031 ->             71959856
TIMEOUT WAIT,        1032 ->             71963116
TIMEOUT WAIT,        1033 ->             71966376
TIMEOUT WAIT,        1034 ->             71969636
TIMEOUT WAIT,        1035 ->             71972896
TIMEOUT WAIT,        1036 ->             71976156
TIMEOUT WAIT,        1037 ->             71979416
TIMEOUT WAIT,        1038 ->             71982676
TIMEOUT WAIT,        1039 ->             71985936
TIMEOUT WAIT,        1040 ->             71989196
TIMEOUT WAIT,        1041 ->             71992456
TIMEOUT WAIT,        1042 ->             71995716
TIMEOUT WAIT,        1043 ->             71998976
TIMEOUT WAIT,        1044 ->             72002236
TIMEOUT WAIT,        1045 ->             72005496
TIMEOUT WAIT,        1046 ->             72008756
TIMEOUT WAIT,        1047 ->             72012016
TIMEOUT WAIT,        1048 ->             72015276
TIMEOUT WAIT,        1049 ->             72018536
SUCCESS: STOP bit detected            72018536
addr_offst = 00            72018536
write_reg: wr_data	=	01011011
byte_en	=	0001
Update bit fields            72018536
data is 01011011

TIMEOUT WAIT,        1050 ->             72021796
TIMEOUT WAIT,        1051 ->             72025056
TIMEOUT WAIT,        1052 ->             72028316
TIMEOUT WAIT,        1053 ->             72031576
TIMEOUT WAIT,        1054 ->             72034836
TIMEOUT WAIT,        1055 ->             72038096
TIMEOUT WAIT,        1056 ->             72041356
TIMEOUT WAIT,        1057 ->             72044616
FRAME_COUNT =           7            72044616
PAR_VAL = 1            72044616
CHARACTER FRAME TIME =          11            72044616
CHARACTER LENGTH = 11            72044616
***** Starting detection on Receiver side *****72044616
TIMEOUT WAIT,        1058 ->             72047876
TIMEOUT WAIT,        1059 ->             72051136
TIMEOUT WAIT,        1060 ->             72054396
TIMEOUT WAIT,        1061 ->             72057656
TIMEOUT WAIT,        1062 ->             72060916
TIMEOUT WAIT,        1063 ->             72064176
TIMEOUT WAIT,        1064 ->             72067436
TIMEOUT WAIT,        1065 ->             72070696
SUCCESS: rx_Start bit detected after 8 cycles72070696
**** Initiate capturing frame bits ***********72070696
TIMEOUT WAIT,        1066 ->             72073956
TIMEOUT WAIT,        1067 ->             72077216
TIMEOUT WAIT,        1068 ->             72080476
TIMEOUT WAIT,        1069 ->             72083736
TIMEOUT WAIT,        1070 ->             72086996
TIMEOUT WAIT,        1071 ->             72090256
TIMEOUT WAIT,        1072 ->             72093516
TIMEOUT WAIT,        1073 ->             72096776
TIMEOUT WAIT,        1074 ->             72100036
TIMEOUT WAIT,        1075 ->             72103296
TIMEOUT WAIT,        1076 ->             72106556
TIMEOUT WAIT,        1077 ->             72109816
TIMEOUT WAIT,        1078 ->             72113076
TIMEOUT WAIT,        1079 ->             72116336
TIMEOUT WAIT,        1080 ->             72119596
TIMEOUT WAIT,        1081 ->             72122856
TIMEOUT WAIT,        1082 ->             72126116
TIMEOUT WAIT,        1083 ->             72129376
TIMEOUT WAIT,        1084 ->             72132636
TIMEOUT WAIT,        1085 ->             72135896
TIMEOUT WAIT,        1086 ->             72139156
TIMEOUT WAIT,        1087 ->             72142416
TIMEOUT WAIT,        1088 ->             72145676
TIMEOUT WAIT,        1089 ->             72148936
TIMEOUT WAIT,        1090 ->             72152196
TIMEOUT WAIT,        1091 ->             72155456
TIMEOUT WAIT,        1092 ->             72158716
TIMEOUT WAIT,        1093 ->             72161976
TIMEOUT WAIT,        1094 ->             72165236
TIMEOUT WAIT,        1095 ->             72168496
TIMEOUT WAIT,        1096 ->             72171756
TIMEOUT WAIT,        1097 ->             72175016
TIMEOUT WAIT,        1098 ->             72178276
TIMEOUT WAIT,        1099 ->             72181536
TIMEOUT WAIT,        1100 ->             72184796
TIMEOUT WAIT,        1101 ->             72188056
TIMEOUT WAIT,        1102 ->             72191316
TIMEOUT WAIT,        1103 ->             72194576
TIMEOUT WAIT,        1104 ->             72197836
TIMEOUT WAIT,        1105 ->             72201096
TIMEOUT WAIT,        1106 ->             72204356
TIMEOUT WAIT,        1107 ->             72207616
TIMEOUT WAIT,        1108 ->             72210876
TIMEOUT WAIT,        1109 ->             72214136
TIMEOUT WAIT,        1110 ->             72217396
TIMEOUT WAIT,        1111 ->             72220656
TIMEOUT WAIT,        1112 ->             72223916
TIMEOUT WAIT,        1113 ->             72227176
TIMEOUT WAIT,        1114 ->             72230436
TIMEOUT WAIT,        1115 ->             72233696
TIMEOUT WAIT,        1116 ->             72236956
TIMEOUT WAIT,        1117 ->             72240216
TIMEOUT WAIT,        1118 ->             72243476
TIMEOUT WAIT,        1119 ->             72246736
TIMEOUT WAIT,        1120 ->             72249996
TIMEOUT WAIT,        1121 ->             72253256
TIMEOUT WAIT,        1122 ->             72256516
TIMEOUT WAIT,        1123 ->             72259776
TIMEOUT WAIT,        1124 ->             72263036
TIMEOUT WAIT,        1125 ->             72266296
TIMEOUT WAIT,        1126 ->             72269556
TIMEOUT WAIT,        1127 ->             72272816
TIMEOUT WAIT,        1128 ->             72276076
TIMEOUT WAIT,        1129 ->             72279336
TIMEOUT WAIT,        1130 ->             72282596
TIMEOUT WAIT,        1131 ->             72285856
TIMEOUT WAIT,        1132 ->             72289116
TIMEOUT WAIT,        1133 ->             72292376
TIMEOUT WAIT,        1134 ->             72295636
TIMEOUT WAIT,        1135 ->             72298896
TIMEOUT WAIT,        1136 ->             72302156
TIMEOUT WAIT,        1137 ->             72305416
TIMEOUT WAIT,        1138 ->             72308676
TIMEOUT WAIT,        1139 ->             72311936
TIMEOUT WAIT,        1140 ->             72315196
TIMEOUT WAIT,        1141 ->             72318456
TIMEOUT WAIT,        1142 ->             72321716
TIMEOUT WAIT,        1143 ->             72324976
TIMEOUT WAIT,        1144 ->             72328236
TIMEOUT WAIT,        1145 ->             72331496
TIMEOUT WAIT,        1146 ->             72334756
TIMEOUT WAIT,        1147 ->             72338016
TIMEOUT WAIT,        1148 ->             72341276
TIMEOUT WAIT,        1149 ->             72344536
TIMEOUT WAIT,        1150 ->             72347796
TIMEOUT WAIT,        1151 ->             72351056
TIMEOUT WAIT,        1152 ->             72354316
TIMEOUT WAIT,        1153 ->             72357576
TIMEOUT WAIT,        1154 ->             72360836
TIMEOUT WAIT,        1155 ->             72364096
TIMEOUT WAIT,        1156 ->             72367356
TIMEOUT WAIT,        1157 ->             72370616
TIMEOUT WAIT,        1158 ->             72373876
TIMEOUT WAIT,        1159 ->             72377136
TIMEOUT WAIT,        1160 ->             72380396
TIMEOUT WAIT,        1161 ->             72383656
TIMEOUT WAIT,        1162 ->             72386916
TIMEOUT WAIT,        1163 ->             72390176
TIMEOUT WAIT,        1164 ->             72393436
TIMEOUT WAIT,        1165 ->             72396696
TIMEOUT WAIT,        1166 ->             72399956
TIMEOUT WAIT,        1167 ->             72403216
TIMEOUT WAIT,        1168 ->             72406476
TIMEOUT WAIT,        1169 ->             72409736
TIMEOUT WAIT,        1170 ->             72412996
TIMEOUT WAIT,        1171 ->             72416256
TIMEOUT WAIT,        1172 ->             72419516
TIMEOUT WAIT,        1173 ->             72422776
TIMEOUT WAIT,        1174 ->             72426036
TIMEOUT WAIT,        1175 ->             72429296
TIMEOUT WAIT,        1176 ->             72432556
TIMEOUT WAIT,        1177 ->             72435816
TIMEOUT WAIT,        1178 ->             72439076
TIMEOUT WAIT,        1179 ->             72442336
TIMEOUT WAIT,        1180 ->             72445596
TIMEOUT WAIT,        1181 ->             72448856
TIMEOUT WAIT,        1182 ->             72452116
TIMEOUT WAIT,        1183 ->             72455376
TIMEOUT WAIT,        1184 ->             72458636
TIMEOUT WAIT,        1185 ->             72461896
TIMEOUT WAIT,        1186 ->             72465156
TIMEOUT WAIT,        1187 ->             72468416
TIMEOUT WAIT,        1188 ->             72471676
TIMEOUT WAIT,        1189 ->             72474936
TIMEOUT WAIT,        1190 ->             72478196
TIMEOUT WAIT,        1191 ->             72481456
TIMEOUT WAIT,        1192 ->             72484716
TIMEOUT WAIT,        1193 ->             72487976
Receiving frame without parity	->	72487976
TIMEOUT WAIT,        1194 ->             72491236
TIMEOUT WAIT,        1195 ->             72494496
TIMEOUT WAIT,        1196 ->             72497756
TIMEOUT WAIT,        1197 ->             72501016
TIMEOUT WAIT,        1198 ->             72504276
TIMEOUT WAIT,        1199 ->             72507536
TIMEOUT WAIT,        1200 ->             72510796
TIMEOUT WAIT,        1201 ->             72514056
TIMEOUT WAIT,        1202 ->             72517316
TIMEOUT WAIT,        1203 ->             72520576
TIMEOUT WAIT,        1204 ->             72523836
TIMEOUT WAIT,        1205 ->             72527096
TIMEOUT WAIT,        1206 ->             72530356
TIMEOUT WAIT,        1207 ->             72533616
TIMEOUT WAIT,        1208 ->             72536876
TIMEOUT WAIT,        1209 ->             72540136
TIMEOUT WAIT,        1210 ->             72543396
TIMEOUT WAIT,        1211 ->             72546656
TIMEOUT WAIT,        1212 ->             72549916
TIMEOUT WAIT,        1213 ->             72553176
TIMEOUT WAIT,        1214 ->             72556436
TIMEOUT WAIT,        1215 ->             72559696
TIMEOUT WAIT,        1216 ->             72562956
TIMEOUT WAIT,        1217 ->             72566216
TIMEOUT WAIT,        1218 ->             72569476
TIMEOUT WAIT,        1219 ->             72572736
TIMEOUT WAIT,        1220 ->             72575996
TIMEOUT WAIT,        1221 ->             72579256
TIMEOUT WAIT,        1222 ->             72582516
TIMEOUT WAIT,        1223 ->             72585776
TIMEOUT WAIT,        1224 ->             72589036
TIMEOUT WAIT,        1225 ->             72592296
SUCCESS: STOP bit detected            72592296
addr_offst = 00            72592296
write_reg: wr_data	=	10001001
byte_en	=	0001
Update bit fields            72592296
data is 10001001

TIMEOUT WAIT,        1226 ->             72595556
TIMEOUT WAIT,        1227 ->             72598816
TIMEOUT WAIT,        1228 ->             72602076
TIMEOUT WAIT,        1229 ->             72605336
TIMEOUT WAIT,        1230 ->             72608596
TIMEOUT WAIT,        1231 ->             72611856
TIMEOUT WAIT,        1232 ->             72615116
TIMEOUT WAIT,        1233 ->             72618376
FRAME_COUNT =           8            72618376
PAR_VAL = 1            72618376
CHARACTER FRAME TIME =          11            72618376
CHARACTER LENGTH = 11            72618376
***** Starting detection on Receiver side *****72618376
TIMEOUT WAIT,        1234 ->             72621636
TIMEOUT WAIT,        1235 ->             72624896
TIMEOUT WAIT,        1236 ->             72628156
TIMEOUT WAIT,        1237 ->             72631416
TIMEOUT WAIT,        1238 ->             72634676
TIMEOUT WAIT,        1239 ->             72637936
TIMEOUT WAIT,        1240 ->             72641196
TIMEOUT WAIT,        1241 ->             72644456
SUCCESS: rx_Start bit detected after 8 cycles72644456
**** Initiate capturing frame bits ***********72644456
TIMEOUT WAIT,        1242 ->             72647716
TIMEOUT WAIT,        1243 ->             72650976
TIMEOUT WAIT,        1244 ->             72654236
TIMEOUT WAIT,        1245 ->             72657496
TIMEOUT WAIT,        1246 ->             72660756
TIMEOUT WAIT,        1247 ->             72664016
TIMEOUT WAIT,        1248 ->             72667276
TIMEOUT WAIT,        1249 ->             72670536
TIMEOUT WAIT,        1250 ->             72673796
TIMEOUT WAIT,        1251 ->             72677056
TIMEOUT WAIT,        1252 ->             72680316
TIMEOUT WAIT,        1253 ->             72683576
TIMEOUT WAIT,        1254 ->             72686836
TIMEOUT WAIT,        1255 ->             72690096
TIMEOUT WAIT,        1256 ->             72693356
TIMEOUT WAIT,        1257 ->             72696616
TIMEOUT WAIT,        1258 ->             72699876
TIMEOUT WAIT,        1259 ->             72703136
TIMEOUT WAIT,        1260 ->             72706396
TIMEOUT WAIT,        1261 ->             72709656
TIMEOUT WAIT,        1262 ->             72712916
TIMEOUT WAIT,        1263 ->             72716176
TIMEOUT WAIT,        1264 ->             72719436
TIMEOUT WAIT,        1265 ->             72722696
TIMEOUT WAIT,        1266 ->             72725956
TIMEOUT WAIT,        1267 ->             72729216
TIMEOUT WAIT,        1268 ->             72732476
TIMEOUT WAIT,        1269 ->             72735736
TIMEOUT WAIT,        1270 ->             72738996
TIMEOUT WAIT,        1271 ->             72742256
TIMEOUT WAIT,        1272 ->             72745516
TIMEOUT WAIT,        1273 ->             72748776
TIMEOUT WAIT,        1274 ->             72752036
TIMEOUT WAIT,        1275 ->             72755296
TIMEOUT WAIT,        1276 ->             72758556
TIMEOUT WAIT,        1277 ->             72761816
TIMEOUT WAIT,        1278 ->             72765076
TIMEOUT WAIT,        1279 ->             72768336
TIMEOUT WAIT,        1280 ->             72771596
TIMEOUT WAIT,        1281 ->             72774856
TIMEOUT WAIT,        1282 ->             72778116
TIMEOUT WAIT,        1283 ->             72781376
TIMEOUT WAIT,        1284 ->             72784636
TIMEOUT WAIT,        1285 ->             72787896
TIMEOUT WAIT,        1286 ->             72791156
TIMEOUT WAIT,        1287 ->             72794416
TIMEOUT WAIT,        1288 ->             72797676
TIMEOUT WAIT,        1289 ->             72800936
TIMEOUT WAIT,        1290 ->             72804196
TIMEOUT WAIT,        1291 ->             72807456
TIMEOUT WAIT,        1292 ->             72810716
TIMEOUT WAIT,        1293 ->             72813976
TIMEOUT WAIT,        1294 ->             72817236
TIMEOUT WAIT,        1295 ->             72820496
TIMEOUT WAIT,        1296 ->             72823756
TIMEOUT WAIT,        1297 ->             72827016
TIMEOUT WAIT,        1298 ->             72830276
TIMEOUT WAIT,        1299 ->             72833536
TIMEOUT WAIT,        1300 ->             72836796
TIMEOUT WAIT,        1301 ->             72840056
TIMEOUT WAIT,        1302 ->             72843316
TIMEOUT WAIT,        1303 ->             72846576
TIMEOUT WAIT,        1304 ->             72849836
TIMEOUT WAIT,        1305 ->             72853096
TIMEOUT WAIT,        1306 ->             72856356
TIMEOUT WAIT,        1307 ->             72859616
TIMEOUT WAIT,        1308 ->             72862876
TIMEOUT WAIT,        1309 ->             72866136
TIMEOUT WAIT,        1310 ->             72869396
TIMEOUT WAIT,        1311 ->             72872656
TIMEOUT WAIT,        1312 ->             72875916
TIMEOUT WAIT,        1313 ->             72879176
TIMEOUT WAIT,        1314 ->             72882436
TIMEOUT WAIT,        1315 ->             72885696
TIMEOUT WAIT,        1316 ->             72888956
TIMEOUT WAIT,        1317 ->             72892216
TIMEOUT WAIT,        1318 ->             72895476
TIMEOUT WAIT,        1319 ->             72898736
TIMEOUT WAIT,        1320 ->             72901996
TIMEOUT WAIT,        1321 ->             72905256
TIMEOUT WAIT,        1322 ->             72908516
TIMEOUT WAIT,        1323 ->             72911776
TIMEOUT WAIT,        1324 ->             72915036
TIMEOUT WAIT,        1325 ->             72918296
TIMEOUT WAIT,        1326 ->             72921556
TIMEOUT WAIT,        1327 ->             72924816
TIMEOUT WAIT,        1328 ->             72928076
TIMEOUT WAIT,        1329 ->             72931336
TIMEOUT WAIT,        1330 ->             72934596
TIMEOUT WAIT,        1331 ->             72937856
TIMEOUT WAIT,        1332 ->             72941116
TIMEOUT WAIT,        1333 ->             72944376
TIMEOUT WAIT,        1334 ->             72947636
TIMEOUT WAIT,        1335 ->             72950896
TIMEOUT WAIT,        1336 ->             72954156
TIMEOUT WAIT,        1337 ->             72957416
TIMEOUT WAIT,        1338 ->             72960676
TIMEOUT WAIT,        1339 ->             72963936
TIMEOUT WAIT,        1340 ->             72967196
TIMEOUT WAIT,        1341 ->             72970456
TIMEOUT WAIT,        1342 ->             72973716
TIMEOUT WAIT,        1343 ->             72976976
TIMEOUT WAIT,        1344 ->             72980236
TIMEOUT WAIT,        1345 ->             72983496
TIMEOUT WAIT,        1346 ->             72986756
TIMEOUT WAIT,        1347 ->             72990016
TIMEOUT WAIT,        1348 ->             72993276
TIMEOUT WAIT,        1349 ->             72996536
TIMEOUT WAIT,        1350 ->             72999796
TIMEOUT WAIT,        1351 ->             73003056
TIMEOUT WAIT,        1352 ->             73006316
TIMEOUT WAIT,        1353 ->             73009576
TIMEOUT WAIT,        1354 ->             73012836
TIMEOUT WAIT,        1355 ->             73016096
TIMEOUT WAIT,        1356 ->             73019356
TIMEOUT WAIT,        1357 ->             73022616
TIMEOUT WAIT,        1358 ->             73025876
TIMEOUT WAIT,        1359 ->             73029136
TIMEOUT WAIT,        1360 ->             73032396
TIMEOUT WAIT,        1361 ->             73035656
TIMEOUT WAIT,        1362 ->             73038916
TIMEOUT WAIT,        1363 ->             73042176
TIMEOUT WAIT,        1364 ->             73045436
TIMEOUT WAIT,        1365 ->             73048696
TIMEOUT WAIT,        1366 ->             73051956
TIMEOUT WAIT,        1367 ->             73055216
TIMEOUT WAIT,        1368 ->             73058476
TIMEOUT WAIT,        1369 ->             73061736
Receiving frame without parity	->	73061736
TIMEOUT WAIT,        1370 ->             73064996
TIMEOUT WAIT,        1371 ->             73068256
TIMEOUT WAIT,        1372 ->             73071516
TIMEOUT WAIT,        1373 ->             73074776
TIMEOUT WAIT,        1374 ->             73078036
TIMEOUT WAIT,        1375 ->             73081296
TIMEOUT WAIT,        1376 ->             73084556
TIMEOUT WAIT,        1377 ->             73087816
TIMEOUT WAIT,        1378 ->             73091076
TIMEOUT WAIT,        1379 ->             73094336
TIMEOUT WAIT,        1380 ->             73097596
TIMEOUT WAIT,        1381 ->             73100856
TIMEOUT WAIT,        1382 ->             73104116
TIMEOUT WAIT,        1383 ->             73107376
TIMEOUT WAIT,        1384 ->             73110636
TIMEOUT WAIT,        1385 ->             73113896
TIMEOUT WAIT,        1386 ->             73117156
TIMEOUT WAIT,        1387 ->             73120416
TIMEOUT WAIT,        1388 ->             73123676
TIMEOUT WAIT,        1389 ->             73126936
TIMEOUT WAIT,        1390 ->             73130196
TIMEOUT WAIT,        1391 ->             73133456
TIMEOUT WAIT,        1392 ->             73136716
TIMEOUT WAIT,        1393 ->             73139976
TIMEOUT WAIT,        1394 ->             73143236
TIMEOUT WAIT,        1395 ->             73146496
TIMEOUT WAIT,        1396 ->             73149756
TIMEOUT WAIT,        1397 ->             73153016
TIMEOUT WAIT,        1398 ->             73156276
TIMEOUT WAIT,        1399 ->             73159536
TIMEOUT WAIT,        1400 ->             73162796
TIMEOUT WAIT,        1401 ->             73166056
SUCCESS: STOP bit detected            73166056
addr_offst = 00            73166056
write_reg: wr_data	=	01001001
byte_en	=	0001
Update bit fields            73166056
data is 01001001

IIR_REG_VAL = 11000100            73166056
IIR_REG_TEMP = 11000100            73166056
COLLECTING IIR COVERAGE            73166056
IIR[3:1] = 010            73166056
TIMEOUT WAIT,        1402 ->             73169316
TIMEOUT WAIT,        1403 ->             73172576
TIMEOUT WAIT,        1404 ->             73175836
TIMEOUT WAIT,        1405 ->             73179096
TIMEOUT WAIT,        1406 ->             73182356
TIMEOUT WAIT,        1407 ->             73185616
TIMEOUT WAIT,        1408 ->             73188876
TIMEOUT WAIT,        1409 ->             73192136
FRAME_COUNT =           9            73192136
PAR_VAL = 1            73192136
CHARACTER FRAME TIME =          11            73192136
CHARACTER LENGTH = 11            73192136
***** Starting detection on Receiver side *****73192136
TIMEOUT WAIT,        1410 ->             73195396
TIMEOUT WAIT,        1411 ->             73198656
TIMEOUT WAIT,        1412 ->             73201916
TIMEOUT WAIT,        1413 ->             73205176
TIMEOUT WAIT,        1414 ->             73208436
TIMEOUT WAIT,        1415 ->             73211696
TIMEOUT WAIT,        1416 ->             73214956
TIMEOUT WAIT,        1417 ->             73218216
SUCCESS: rx_Start bit detected after 8 cycles73218216
**** Initiate capturing frame bits ***********73218216
TIMEOUT WAIT,        1418 ->             73221476
TIMEOUT WAIT,        1419 ->             73224736
TIMEOUT WAIT,        1420 ->             73227996
TIMEOUT WAIT,        1421 ->             73231256
TIMEOUT WAIT,        1422 ->             73234516
TIMEOUT WAIT,        1423 ->             73237776
TIMEOUT WAIT,        1424 ->             73241036
TIMEOUT WAIT,        1425 ->             73244296
TIMEOUT WAIT,        1426 ->             73247556
TIMEOUT WAIT,        1427 ->             73250816
TIMEOUT WAIT,        1428 ->             73254076
TIMEOUT WAIT,        1429 ->             73257336
TIMEOUT WAIT,        1430 ->             73260596
TIMEOUT WAIT,        1431 ->             73263856
TIMEOUT WAIT,        1432 ->             73267116
TIMEOUT WAIT,        1433 ->             73270376
TIMEOUT WAIT,        1434 ->             73273636
TIMEOUT WAIT,        1435 ->             73276896
TIMEOUT WAIT,        1436 ->             73280156
TIMEOUT WAIT,        1437 ->             73283416
TIMEOUT WAIT,        1438 ->             73286676
TIMEOUT WAIT,        1439 ->             73289936
TIMEOUT WAIT,        1440 ->             73293196
TIMEOUT WAIT,        1441 ->             73296456
TIMEOUT WAIT,        1442 ->             73299716
TIMEOUT WAIT,        1443 ->             73302976
TIMEOUT WAIT,        1444 ->             73306236
TIMEOUT WAIT,        1445 ->             73309496
TIMEOUT WAIT,        1446 ->             73312756
TIMEOUT WAIT,        1447 ->             73316016
TIMEOUT WAIT,        1448 ->             73319276
TIMEOUT WAIT,        1449 ->             73322536
TIMEOUT WAIT,        1450 ->             73325796
TIMEOUT WAIT,        1451 ->             73329056
TIMEOUT WAIT,        1452 ->             73332316
TIMEOUT WAIT,        1453 ->             73335576
TIMEOUT WAIT,        1454 ->             73338836
TIMEOUT WAIT,        1455 ->             73342096
TIMEOUT WAIT,        1456 ->             73345356
TIMEOUT WAIT,        1457 ->             73348616
TIMEOUT WAIT,        1458 ->             73351876
TIMEOUT WAIT,        1459 ->             73355136
TIMEOUT WAIT,        1460 ->             73358396
TIMEOUT WAIT,        1461 ->             73361656
TIMEOUT WAIT,        1462 ->             73364916
TIMEOUT WAIT,        1463 ->             73368176
TIMEOUT WAIT,        1464 ->             73371436
TIMEOUT WAIT,        1465 ->             73374696
TIMEOUT WAIT,        1466 ->             73377956
TIMEOUT WAIT,        1467 ->             73381216
TIMEOUT WAIT,        1468 ->             73384476
TIMEOUT WAIT,        1469 ->             73387736
TIMEOUT WAIT,        1470 ->             73390996
TIMEOUT WAIT,        1471 ->             73394256
TIMEOUT WAIT,        1472 ->             73397516
TIMEOUT WAIT,        1473 ->             73400776
TIMEOUT WAIT,        1474 ->             73404036
TIMEOUT WAIT,        1475 ->             73407296
TIMEOUT WAIT,        1476 ->             73410556
TIMEOUT WAIT,        1477 ->             73413816
TIMEOUT WAIT,        1478 ->             73417076
TIMEOUT WAIT,        1479 ->             73420336
TIMEOUT WAIT,        1480 ->             73423596
TIMEOUT WAIT,        1481 ->             73426856
TIMEOUT WAIT,        1482 ->             73430116
TIMEOUT WAIT,        1483 ->             73433376
TIMEOUT WAIT,        1484 ->             73436636
TIMEOUT WAIT,        1485 ->             73439896
TIMEOUT WAIT,        1486 ->             73443156
TIMEOUT WAIT,        1487 ->             73446416
TIMEOUT WAIT,        1488 ->             73449676
TIMEOUT WAIT,        1489 ->             73452936
TIMEOUT WAIT,        1490 ->             73456196
TIMEOUT WAIT,        1491 ->             73459456
TIMEOUT WAIT,        1492 ->             73462716
TIMEOUT WAIT,        1493 ->             73465976
TIMEOUT WAIT,        1494 ->             73469236
TIMEOUT WAIT,        1495 ->             73472496
TIMEOUT WAIT,        1496 ->             73475756
TIMEOUT WAIT,        1497 ->             73479016
TIMEOUT WAIT,        1498 ->             73482276
TIMEOUT WAIT,        1499 ->             73485536
TIMEOUT WAIT,        1500 ->             73488796
TIMEOUT WAIT,        1501 ->             73492056
TIMEOUT WAIT,        1502 ->             73495316
TIMEOUT WAIT,        1503 ->             73498576
TIMEOUT WAIT,        1504 ->             73501836
TIMEOUT WAIT,        1505 ->             73505096
TIMEOUT WAIT,        1506 ->             73508356
TIMEOUT WAIT,        1507 ->             73511616
TIMEOUT WAIT,        1508 ->             73514876
TIMEOUT WAIT,        1509 ->             73518136
TIMEOUT WAIT,        1510 ->             73521396
TIMEOUT WAIT,        1511 ->             73524656
TIMEOUT WAIT,        1512 ->             73527916
TIMEOUT WAIT,        1513 ->             73531176
TIMEOUT WAIT,        1514 ->             73534436
TIMEOUT WAIT,        1515 ->             73537696
TIMEOUT WAIT,        1516 ->             73540956
TIMEOUT WAIT,        1517 ->             73544216
TIMEOUT WAIT,        1518 ->             73547476
TIMEOUT WAIT,        1519 ->             73550736
TIMEOUT WAIT,        1520 ->             73553996
TIMEOUT WAIT,        1521 ->             73557256
TIMEOUT WAIT,        1522 ->             73560516
TIMEOUT WAIT,        1523 ->             73563776
TIMEOUT WAIT,        1524 ->             73567036
TIMEOUT WAIT,        1525 ->             73570296
TIMEOUT WAIT,        1526 ->             73573556
TIMEOUT WAIT,        1527 ->             73576816
TIMEOUT WAIT,        1528 ->             73580076
TIMEOUT WAIT,        1529 ->             73583336
TIMEOUT WAIT,        1530 ->             73586596
TIMEOUT WAIT,        1531 ->             73589856
TIMEOUT WAIT,        1532 ->             73593116
TIMEOUT WAIT,        1533 ->             73596376
TIMEOUT WAIT,        1534 ->             73599636
TIMEOUT WAIT,        1535 ->             73602896
TIMEOUT WAIT,        1536 ->             73606156
TIMEOUT WAIT,        1537 ->             73609416
TIMEOUT WAIT,        1538 ->             73612676
TIMEOUT WAIT,        1539 ->             73615936
TIMEOUT WAIT,        1540 ->             73619196
TIMEOUT WAIT,        1541 ->             73622456
TIMEOUT WAIT,        1542 ->             73625716
TIMEOUT WAIT,        1543 ->             73628976
TIMEOUT WAIT,        1544 ->             73632236
TIMEOUT WAIT,        1545 ->             73635496
Receiving frame without parity	->	73635496
TIMEOUT WAIT,        1546 ->             73638756
TIMEOUT WAIT,        1547 ->             73642016
TIMEOUT WAIT,        1548 ->             73645276
TIMEOUT WAIT,        1549 ->             73648536
TIMEOUT WAIT,        1550 ->             73651796
TIMEOUT WAIT,        1551 ->             73655056
TIMEOUT WAIT,        1552 ->             73658316
TIMEOUT WAIT,        1553 ->             73661576
TIMEOUT WAIT,        1554 ->             73664836
TIMEOUT WAIT,        1555 ->             73668096
TIMEOUT WAIT,        1556 ->             73671356
TIMEOUT WAIT,        1557 ->             73674616
TIMEOUT WAIT,        1558 ->             73677876
TIMEOUT WAIT,        1559 ->             73681136
TIMEOUT WAIT,        1560 ->             73684396
TIMEOUT WAIT,        1561 ->             73687656
TIMEOUT WAIT,        1562 ->             73690916
TIMEOUT WAIT,        1563 ->             73694176
TIMEOUT WAIT,        1564 ->             73697436
TIMEOUT WAIT,        1565 ->             73700696
TIMEOUT WAIT,        1566 ->             73703956
TIMEOUT WAIT,        1567 ->             73707216
TIMEOUT WAIT,        1568 ->             73710476
TIMEOUT WAIT,        1569 ->             73713736
TIMEOUT WAIT,        1570 ->             73716996
TIMEOUT WAIT,        1571 ->             73720256
TIMEOUT WAIT,        1572 ->             73723516
TIMEOUT WAIT,        1573 ->             73726776
TIMEOUT WAIT,        1574 ->             73730036
TIMEOUT WAIT,        1575 ->             73733296
TIMEOUT WAIT,        1576 ->             73736556
TIMEOUT WAIT,        1577 ->             73739816
SUCCESS: STOP bit detected            73739816
addr_offst = 00            73739816
write_reg: wr_data	=	11010000
byte_en	=	0001
Update bit fields            73739816
data is 11010000

TIMEOUT WAIT,        1578 ->             73743076
TIMEOUT WAIT,        1579 ->             73746336
TIMEOUT WAIT,        1580 ->             73749596
TIMEOUT WAIT,        1581 ->             73752856
TIMEOUT WAIT,        1582 ->             73756116
TIMEOUT WAIT,        1583 ->             73759376
TIMEOUT WAIT,        1584 ->             73762636
TIMEOUT WAIT,        1585 ->             73765896
GEN_COUNTER =         520            73769156
Trigger Level interrupt detected successfully            73769156
TESTBENCH: DIFF_COUNTER =           1            73769156




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         519            73769270
SUCCESS APB: APB first cycle             73769321
SUCCESS APB: APB second cycle             73769421
READ: reg_val =  97            73769520
SUCCESS FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 01100001            73769520
ACTUAL DATA = 01100001            73769520
TESTBENCH: DIFF_COUNTER =           0            73769521
IIR_REG_VAL = 11001100            75461096
IIR_REG_TEMP = 11001100            75461096
COLLECTING IIR COVERAGE            75461096
IIR[3:1] = 110            75461096
GEN_COUNTER =         521            76641216
Warning : Timeout flag (LCR3,LCR2) is not set in DUT : UART            76641216
GEN_COUNTER =         522            76641216
TESTBENCH: DIFF_COUNTER =           2            76641216




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Driver counter =         520            76641270
SUCCESS APB: APB first cycle             76641321
SUCCESS APB: APB second cycle             76641421
READ: reg_val =  97            76641520
SUCCESS FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 01100001            76641520
ACTUAL DATA = 01100001            76641520




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

TESTBENCH: DIFF_COUNTER =           1            76641521
Driver counter =         521            76641570
SUCCESS APB: APB first cycle             76641621
SUCCESS APB: APB second cycle             76641721
READ: reg_val =  97            76641820
SUCCESS FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 01100001            76641820
ACTUAL DATA = 01100001            76641820
SUCCESS APB: APB first cycle             76641921
SUCCESS APB: APB second cycle             76642021
SUCCESS FROM MONITOR	:	RCVR REGISTER MATCH
EXPECTED DATA = 10001111            76642120
ACTUAL DATA = 10001111            76642120
IIR_REG_VAL = 11000100            76642120
IIR_REG_TEMP = 11000100            76642120
COLLECTING IIR COVERAGE            76642120
IIR[3:1] = 010            76642120
TESTBENCH: DIFF_COUNTER =           0            76642121
random_object_id=          2            76645128
INFO  @ 76645128ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          2
QUEUE_SIZE =          17            76645128
LCR_REG_VAL = 00000000            76645220
LCR_REG_TEMP = 00000000            76645220
LSR_REG_VAL = 01100000            76645220
LSR_REG_TEMP = 01100000            76645220
FCR_REG_VAL = 00000001            76645220
FCR_REG_TEMP = 00000001            76645220
IIR_REG_VAL = 11000001            76645220
IIR_REG_TEMP = 11000001            76645220
COLLECTING IIR COVERAGE            76645220
IIR[3:1] = 000            76645220
IER_REG_VAL = 00000000            76645220
IER_REG_TEMP = 00000000            76645220
MSR_REG_VAL = 00000000            76645220
MSR_REG_TEMP = 00000000            76645220
DLL_REG_VAL = 00000000            76645220
DLL_REG_TEMP = 00000000            76645220
DLL, DLM has changed            76645220
GEN_COUNTER =         523            76645320
Data = 10000000            76645320
Mask = 00011111            76645320
config Data = 11110110            76645320
config Data = 10010110            76645320
BAUD_VALUE =       19200
GEN_COUNTER =         524            76645320
Data = 00001010            76645320
Mask = 00000000            76645320
config Data = 10110010            76645320
config Data = 00001010            76645320
GEN_COUNTER =         525            76645320
Data = 00000000            76645320
Mask = 00000000            76645320
config Data = 00100111            76645320
config Data = 00000000            76645320
GEN_COUNTER =         526            76645320
Data = 00011111            76645320
Mask = 00011111            76645320
config Data = 10110001            76645320
config Data = 00010001            76645320
TESTBENCH: DIFF_COUNTER =           4            76645320




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

GEN_COUNTER =         527            76645420
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 1
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 0
TESTBENCH: DIFF_COUNTER =           5            76645420
MSR_REG_VAL = 10111111            76645420
MSR_REG_TEMP = 10111111            76645420
Driver counter =         522            76645470
SUCCESS APB: APB first cycle             76645521
SUCCESS APB: APB second cycle             76645621




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             76645720
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10010110
DLAB = 0
addr_offst = 00            76645720
write_reg: wr_data	=	10010110
byte_en	=	0001
Update bit fields            76645720
TESTBENCH: DIFF_COUNTER =           4            76645720
LCR_REG_VAL = 10010110            76645720
LCR_REG_TEMP = 10010110            76645720
Driver counter =         523            76645770
SUCCESS APB: APB first cycle             76645821
SUCCESS APB: APB second cycle             76645921




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             76646020
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00001010
DLAB = 1
addr_offst = 00            76646020
write_reg: wr_data	=	00001010
byte_en	=	0001
Update bit fields            76646020
TESTBENCH: DIFF_COUNTER =           3            76646020
DLL_REG_VAL = 00001010            76646020
DLL_REG_TEMP = 00001010            76646020
DLL, DLM has changed            76646020
Driver counter =         524            76646070
SUCCESS APB: APB first cycle             76646121
SUCCESS APB: APB second cycle             76646221




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             76646320
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            76646320
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            76646320
TESTBENCH: DIFF_COUNTER =           2            76646320
Driver counter =         525            76646370
SUCCESS APB: APB first cycle             76646421
SUCCESS APB: APB second cycle             76646521




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             76646620
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00010001
DLAB = 1
addr_offst = 00            76646620
write_reg: wr_data	=	00010001
byte_en	=	0001
Update bit fields            76646620
TESTBENCH: DIFF_COUNTER =           1            76646620
LCR_REG_VAL = 00010001            76646620
LCR_REG_TEMP = 00010001            76646620
Driver counter =         526            76646670
SUCCESS APB: APB first cycle             76646721
SUCCESS APB: APB second cycle             76646821
READ: reg_val = 193            76646920
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000001            76646920
ACTUAL DATA = 11000001            76646920
TESTBENCH: DIFF_COUNTER =           0            76646921
I am here
GEN_COUNTER =         528            76646921
Data = 00011111            76646921
Mask = 00011111            76646921
config Data = 00011000            76646921
config Data = 00011000            76646921
GEN_COUNTER =         529            76646921
Data = 00000010            76646921
Mask = 11111000            76646921
config Data = 00111100            76646921
config Data = 00111010            76646921
GEN_COUNTER =         530            76646921
Data = 11111011            76646921
Mask = 11111011            76646921
config Data = 11001111            76646921
config Data = 11001011            76646921
GEN_COUNTER =         531            76646921
Data = 10011010            76646921
Mask = 01100101            76646921
config Data = 10110001            76646921
config Data = 10111011            76646921
TESTBENCH: DIFF_COUNTER =           4            76646921




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Driver counter =         527            76647070
SUCCESS APB: APB first cycle             76647121
SUCCESS APB: APB second cycle             76647221




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             76647320
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011000
DLAB = 0
addr_offst = 00            76647320
write_reg: wr_data	=	00011000
byte_en	=	0001
Update bit fields            76647320
TESTBENCH: DIFF_COUNTER =           3            76647320
LCR_REG_VAL = 00011000            76647320
LCR_REG_TEMP = 00011000            76647320
Driver counter =         528            76647370
SUCCESS APB: APB first cycle             76647421
SUCCESS APB: APB second cycle             76647521




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             76647620
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00111010
DLAB = 0
addr_offst = 00            76647620
write_reg: wr_data	=	00111010
byte_en	=	0001
Update bit fields            76647620
TESTBENCH: DIFF_COUNTER =           2            76647620
IER_REG_VAL = 00001010            76647620
IER_REG_TEMP = 00001010            76647620
IIR_REG_VAL = 11000010            76647620
IIR_REG_TEMP = 11000010            76647620
COLLECTING IIR COVERAGE            76647620
IIR[3:1] = 001            76647620
Driver counter =         529            76647670
SUCCESS APB: APB first cycle             76647721
SUCCESS APB: APB second cycle             76647821




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             76647920
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 11001011
DLAB = 0
addr_offst = 00            76647920
write_reg: wr_data	=	11001011
byte_en	=	0001
Update bit fields            76647920
TESTBENCH: DIFF_COUNTER =           1            76647920
FCR_REG_VAL = 11001011            76647920
FCR_REG_TEMP = 11001011            76647920
Driver counter =         530            76647970
SUCCESS APB: APB first cycle             76648021
SUCCESS APB: APB second cycle             76648121
Updating Regmap at             76648220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10111011
DLAB = 0
addr_offst = 00            76648220
write_reg: wr_data	=	10111011
byte_en	=	0001
Update bit fields            76648220
data is 10111011
TESTBENCH: DIFF_COUNTER =           0            76648220
LSR_REG_VAL = 00000000            76648220
LSR_REG_TEMP = 00000000            76648220
IIR_REG_VAL = 11000000            76648220
IIR_REG_TEMP = 11000000            76648220
COLLECTING IIR COVERAGE            76648220
IIR[3:1] = 000            76648220
INFO  @ 76653278ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
LSR_REG_VAL = 00100000            76653604
LSR_REG_TEMP = 00100000            76653604
IIR_REG_VAL = 11000010            76653604
IIR_REG_TEMP = 11000010            76653604
COLLECTING IIR COVERAGE            76653604
IIR[3:1] = 001            76653604
SUCCESS: tx_Start bit detected after 8 cycles76679358
INFO  @ 76679358ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 76992318ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: EVEN PARITY 
INFO  @ 77044478ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
GEN_COUNTER =         532            77064048
TESTBENCH: DIFF_COUNTER =           1            77064048




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         531            77064170
SUCCESS APB: APB first cycle             77064221
SUCCESS APB: APB second cycle             77064321
READ: reg_val = 194            77064420
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000010            77064420
ACTUAL DATA = 11000010            77064420
TESTBENCH: DIFF_COUNTER =           0            77064421
SUCCESS: THRE successfully detected in IIR            77064421
SUCCESS: THRE interrupt observed at the IRQ pin            77064421
GEN_COUNTER =         533            77064421
TESTBENCH: DIFF_COUNTER =           1            77064421




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         532            77064570
SUCCESS APB: APB first cycle             77064621
SUCCESS APB: APB second cycle             77064721
READ: reg_val = 194            77064820
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000010            77064820
ACTUAL DATA = 11000010            77064820
TESTBENCH: DIFF_COUNTER =           0            77064821
GEN_COUNTER =         534            77064821
Data = 01000111            77064821
Mask = 10111000            77064821
config Data = 11010111            77064821
config Data = 11010111            77064821
GEN_COUNTER =         535            77064821
TESTBENCH: DIFF_COUNTER =           2            77064821




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Driver counter =         533            77064970
SUCCESS APB: APB first cycle             77065021
SUCCESS APB: APB second cycle             77065121




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             77065220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11010111
DLAB = 0
addr_offst = 00            77065220
write_reg: wr_data	=	11010111
byte_en	=	0001
Update bit fields            77065220
data is 11010111
TESTBENCH: DIFF_COUNTER =           1            77065220
LSR_REG_VAL = 00000000            77065220
LSR_REG_TEMP = 00000000            77065220
IIR_REG_VAL = 11000000            77065220
IIR_REG_TEMP = 11000000            77065220
COLLECTING IIR COVERAGE            77065220
IIR[3:1] = 000            77065220
Driver counter =         534            77065270
SUCCESS APB: APB first cycle             77065321
SUCCESS APB: APB second cycle             77065421
READ: reg_val = 192            77065520
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000000            77065520
ACTUAL DATA = 11000000            77065520
TESTBENCH: DIFF_COUNTER =           0            77065521
SUCCESS: THRE successfully cleared in IIR after writing in XMIT FIFO            77065521
random_object_id=          5            77065994
INFO  @ 77065994ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          5
QUEUE_SIZE =          18            77065994
LCR_REG_VAL = 00000000            77066020
LCR_REG_TEMP = 00000000            77066020
LSR_REG_VAL = 01100000            77066020
LSR_REG_TEMP = 01100000            77066020
FCR_REG_VAL = 00000001            77066020
FCR_REG_TEMP = 00000001            77066020
IIR_REG_VAL = 11000001            77066020
IIR_REG_TEMP = 11000001            77066020
IER_REG_VAL = 00000000            77066020
IER_REG_TEMP = 00000000            77066020
MSR_REG_VAL = 00000000            77066020
MSR_REG_TEMP = 00000000            77066020
DLL_REG_VAL = 00000000            77066020
DLL_REG_TEMP = 00000000            77066020
DLL, DLM has changed            77066020
LSR[0] is not Set after Reset -> 77066220
GEN_COUNTER =         536            77066220
Data = 10000000            77066220
Mask = 00011111            77066220
config Data = 10000010            77066220
config Data = 10000010            77066220
BAUD_VALUE =       19200
GEN_COUNTER =         537            77066220
Data = 00001010            77066220
Mask = 00000000            77066220
config Data = 10001011            77066220
config Data = 00001010            77066220
GEN_COUNTER =         538            77066220
Data = 00000000            77066220
Mask = 00000000            77066220
config Data = 11011101            77066220
config Data = 00000000            77066220
GEN_COUNTER =         539            77066220
Data = 00011111            77066220
Mask = 00011111            77066220
config Data = 00111000            77066220
config Data = 00011000            77066220
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 1
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 0
TESTBENCH: DIFF_COUNTER =           4            77066220
MSR_REG_VAL = 10111111            77066220
MSR_REG_TEMP = 10111111            77066220




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Driver counter =         535            77066370
SUCCESS APB: APB first cycle             77066421
SUCCESS APB: APB second cycle             77066521




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             77066620
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10000010
DLAB = 0
addr_offst = 00            77066620
write_reg: wr_data	=	10000010
byte_en	=	0001
Update bit fields            77066620
TESTBENCH: DIFF_COUNTER =           3            77066620
LCR_REG_VAL = 10000010            77066620
LCR_REG_TEMP = 10000010            77066620
Driver counter =         536            77066670
SUCCESS APB: APB first cycle             77066721
SUCCESS APB: APB second cycle             77066821




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             77066920
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00001010
DLAB = 1
addr_offst = 00            77066920
write_reg: wr_data	=	00001010
byte_en	=	0001
Update bit fields            77066920
TESTBENCH: DIFF_COUNTER =           2            77066920
DLL_REG_VAL = 00001010            77066920
DLL_REG_TEMP = 00001010            77066920
DLL, DLM has changed            77066920
Driver counter =         537            77066970
SUCCESS APB: APB first cycle             77067021
SUCCESS APB: APB second cycle             77067121




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             77067220
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            77067220
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            77067220
TESTBENCH: DIFF_COUNTER =           1            77067220
Driver counter =         538            77067270
SUCCESS APB: APB first cycle             77067321
SUCCESS APB: APB second cycle             77067421
Updating Regmap at             77067520
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011000
DLAB = 1
addr_offst = 00            77067520
write_reg: wr_data	=	00011000
byte_en	=	0001
Update bit fields            77067520
TESTBENCH: DIFF_COUNTER =           0            77067520
LCR_REG_VAL = 00011000            77067520
LCR_REG_TEMP = 00011000            77067520
1. CHECK LOOPBACK TIME            77067520
GEN_COUNTER =         540            77067520
Data = 00011111            77067520
Mask = 11100000            77067520
config Data = 11101100            77067520
config Data = 11111111            77067520
GEN_COUNTER =         541            77067520
Data = 00000011            77067520
Mask = 00010000            77067520
config Data = 00000100            77067520
config Data = 00000011            77067520
GEN_COUNTER =         542            77067520
Data = 00000001            77067520
Mask = 00111000            77067520
config Data = 00011001            77067520
config Data = 00011001            77067520
GEN_COUNTER =         543            77067520
Data = 00001111            77067520
Mask = 11110000            77067520
config Data = 00100010            77067520
config Data = 00101111            77067520
GEN_COUNTER =         544            77067520
GEN_COUNTER =         545            77067520
Data = 10010110            77067520
Mask = 00000000            77067520
config Data = 01000000            77067520
config Data = 10010110            77067520
TESTBENCH: DIFF_COUNTER =           6            77067520




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Driver counter =         539            77067670
SUCCESS APB: APB first cycle             77067721
SUCCESS APB: APB second cycle             77067821




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at             77067920
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 11111111
DLAB = 0
addr_offst = 00            77067920
write_reg: wr_data	=	11111111
byte_en	=	0001
Update bit fields            77067920
TESTBENCH: DIFF_COUNTER =           5            77067920
MCR_REG_VAL = 00011111            77067920
MCR_REG_TEMP = 00011111            77067920
Driver counter =         540            77067970
SUCCESS APB: APB first cycle             77068021
SUCCESS APB: APB second cycle             77068121




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             77068220
TESTBENCH: DIFF_COUNTER =           4            77068220
Driver counter =         541            77068270
SUCCESS APB: APB first cycle             77068321
SUCCESS APB: APB second cycle             77068421




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             77068520
TESTBENCH: DIFF_COUNTER =           3            77068520
Driver counter =         542            77068570
SUCCESS APB: APB first cycle             77068621
SUCCESS APB: APB second cycle             77068721




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             77068820
TESTBENCH: DIFF_COUNTER =           2            77068820
Driver counter =         543            77068870
SUCCESS APB: APB first cycle             77068921
SUCCESS APB: APB second cycle             77069021




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

TESTBENCH: DIFF_COUNTER =           1            77069121
Driver counter =         544            77069170
SUCCESS APB: APB first cycle             77069221
SUCCESS APB: APB second cycle             77069321
Updating Regmap at             77069420
TESTBENCH: DIFF_COUNTER =           0            77069420
2. CHECK LOOPBACK TIME            77069420
GEN_COUNTER =         546            77589234
TESTBENCH: DIFF_COUNTER =           1            77589234




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         545            77589370
SUCCESS APB: APB first cycle             77589421
SUCCESS APB: APB second cycle             77589521
TESTBENCH: DIFF_COUNTER =           0            77589621
SUCCESS : data transmitted and received are same in loop-back mode            77589621
read_data = 10010110	temp_data = 10010110            77589621
GEN_COUNTER =         547            77589621
TESTBENCH: DIFF_COUNTER =           1            77589621




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         546            77589770
SUCCESS APB: APB first cycle             77589821
SUCCESS APB: APB second cycle             77589921
TESTBENCH: DIFF_COUNTER =           0            77590021
SUCCESS : RCVR_FIFO trigger level reached flag generated in loop-back mode            77590021
GEN_COUNTER =         548            77590021
TESTBENCH: DIFF_COUNTER =           1            77590021




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         547            77590170
SUCCESS APB: APB first cycle             77590221
SUCCESS APB: APB second cycle             77590321
TESTBENCH: DIFF_COUNTER =           0            77590421
1. dtr_dsr = 1            77590421
1. cts_rts = 1            77590421
1. out1_ri = 0            77590421
1. out2_dcd = 1            77590421
SUCCESS: LOOPBACK FOR CONTROL SIGNALS
LOOPBACK: CHECK_DATA = 00001111	MSR_DATA = 1111            77590421
LCR_REG_VAL = 00000000            77592520
LCR_REG_TEMP = 00000000            77592520
MCR_REG_VAL = 00000000            77592520
MCR_REG_TEMP = 00000000            77592520
MSR_REG_VAL = 00000000            77592520
MSR_REG_TEMP = 00000000            77592520
DLL_REG_VAL = 00000000            77592520
DLL_REG_TEMP = 00000000            77592520
DLL, DLM has changed            77592520
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 1
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 0
MSR_REG_VAL = 10111111            77592720
MSR_REG_TEMP = 10111111            77592720
random_object_id=          1            77593136
INFO  @ 77593136ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          1
QUEUE_SIZE =          19            77593136
UART_FRAME_TRANSMIT ->             77593136
MSR_REG_VAL = 00000000            77593220
MSR_REG_TEMP = 00000000            77593220
ERROR: UART_FRAME_TRANSMIT: TXRDYn InACTIVE after Reset -> 77593420
GEN_COUNTER =         549            77593420
Data = 10000000            77593420
Mask = 00011111            77593420
config Data = 01111001            77593420
config Data = 10011001            77593420
BAUD_VALUE =       19200
GEN_COUNTER =         550            77593420
Data = 00001010            77593420
Mask = 00000000            77593420
config Data = 00010100            77593420
config Data = 00001010            77593420
GEN_COUNTER =         551            77593420
Data = 00000000            77593420
Mask = 00000000            77593420
config Data = 01101110            77593420
config Data = 00000000            77593420
GEN_COUNTER =         552            77593420
Data = 00011111            77593420
Mask = 00011111            77593420
config Data = 01101111            77593420
config Data = 00001111            77593420
GEN_COUNTER =         553            77593420
Data = 00011100            77593420
Mask = 00000011            77593420
config Data = 00110101            77593420
config Data = 00011101            77593420
GEN_COUNTER =         554            77593420
Data = 00000000            77593420
Mask = 11111111            77593420
config Data = 10011000            77593420
config Data = 10011000            77593420
GEN_COUNTER =         555            77593420
Data = 00000000            77593420
Mask = 11111111            77593420
config Data = 10010111            77593420
config Data = 10010111            77593420
GEN_COUNTER =         556            77593420
Data = 00000000            77593420
Mask = 11111111            77593420
config Data = 00110000            77593420
config Data = 00110000            77593420
GEN_COUNTER =         557            77593420
Data = 00000000            77593420
Mask = 11111111            77593420
config Data = 00100111            77593420
config Data = 00100111            77593420
GEN_COUNTER =         558            77593420
Data = 00000000            77593420
Mask = 11111111            77593420
config Data = 00100001            77593420
config Data = 00100001            77593420
GEN_COUNTER =         559            77593420
Data = 00000000            77593420
Mask = 11111111            77593420
config Data = 11000010            77593420
config Data = 11000010            77593420
GEN_COUNTER =         560            77593420
Data = 00000000            77593420
Mask = 11111111            77593420
config Data = 01111100            77593420
config Data = 01111100            77593420
GEN_COUNTER =         561            77593420
Data = 00000000            77593420
Mask = 11111111            77593420
config Data = 01111101            77593420
config Data = 01111101            77593420
GEN_COUNTER =         562            77593420
Data = 00000000            77593420
Mask = 11111111            77593420
config Data = 11111011            77593420
config Data = 11111011            77593420
GEN_COUNTER =         563            77593420
Data = 00000000            77593420
Mask = 11111111            77593420
config Data = 00011100            77593420
config Data = 00011100            77593420
GEN_COUNTER =         564            77593420
Data = 00000000            77593420
Mask = 11111111            77593420
config Data = 00011101            77593420
config Data = 00011101            77593420
GEN_COUNTER =         565            77593420
Data = 00000000            77593420
Mask = 11111111            77593420
config Data = 00101001            77593420
config Data = 00101001            77593420
GEN_COUNTER =         566            77593420
Data = 00000000            77593420
Mask = 11111111            77593420
config Data = 11101101            77593420
config Data = 11101101            77593420
GEN_COUNTER =         567            77593420
Data = 00000000            77593420
Mask = 11111111            77593420
config Data = 10110001            77593420
config Data = 10110001            77593420
GEN_COUNTER =         568            77593420
Data = 00000000            77593420
Mask = 11111111            77593420
config Data = 00110101            77593420
config Data = 00110101            77593420
GEN_COUNTER =         569            77593420
Data = 00000000            77593420
Mask = 11111111            77593420
config Data = 11011001            77593420
config Data = 11011001            77593420
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 1
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 0
TESTBENCH: DIFF_COUNTER =          21            77593420
MSR_REG_VAL = 10111111            77593420
MSR_REG_TEMP = 10111111            77593420




~~~~~~~~~~~~~~ DIFF COUNTER =          21~~~~~~~~~~~~~~~~

Driver counter =         548            77593570
SUCCESS APB: APB first cycle             77593621
SUCCESS APB: APB second cycle             77593721




~~~~~~~~~~~~~~ DIFF COUNTER =          21~~~~~~~~~~~~~~~~

Updating Regmap at             77593820
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10011001
DLAB = 0
addr_offst = 00            77593820
write_reg: wr_data	=	10011001
byte_en	=	0001
Update bit fields            77593820
TESTBENCH: DIFF_COUNTER =          20            77593820
LCR_REG_VAL = 10011001            77593820
LCR_REG_TEMP = 10011001            77593820
Driver counter =         549            77593870
SUCCESS APB: APB first cycle             77593921
SUCCESS APB: APB second cycle             77594021




~~~~~~~~~~~~~~ DIFF COUNTER =          20~~~~~~~~~~~~~~~~

Updating Regmap at             77594120
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00001010
DLAB = 1
addr_offst = 00            77594120
write_reg: wr_data	=	00001010
byte_en	=	0001
Update bit fields            77594120
TESTBENCH: DIFF_COUNTER =          19            77594120
DLL_REG_VAL = 00001010            77594120
DLL_REG_TEMP = 00001010            77594120
DLL, DLM has changed            77594120
Driver counter =         550            77594170
SUCCESS APB: APB first cycle             77594221
SUCCESS APB: APB second cycle             77594321




~~~~~~~~~~~~~~ DIFF COUNTER =          19~~~~~~~~~~~~~~~~

Updating Regmap at             77594420
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            77594420
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            77594420
TESTBENCH: DIFF_COUNTER =          18            77594420
Driver counter =         551            77594470
SUCCESS APB: APB first cycle             77594521
SUCCESS APB: APB second cycle             77594621




~~~~~~~~~~~~~~ DIFF COUNTER =          18~~~~~~~~~~~~~~~~

Updating Regmap at             77594720
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00001111
DLAB = 1
addr_offst = 00            77594720
write_reg: wr_data	=	00001111
byte_en	=	0001
Update bit fields            77594720
TESTBENCH: DIFF_COUNTER =          17            77594720
LCR_REG_VAL = 00001111            77594720
LCR_REG_TEMP = 00001111            77594720
Driver counter =         552            77594770
SUCCESS APB: APB first cycle             77594821
SUCCESS APB: APB second cycle             77594921




~~~~~~~~~~~~~~ DIFF COUNTER =          17~~~~~~~~~~~~~~~~

Updating Regmap at             77595020
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011101
DLAB = 0
addr_offst = 00            77595020
write_reg: wr_data	=	00011101
byte_en	=	0001
Update bit fields            77595020
TESTBENCH: DIFF_COUNTER =          16            77595020
LCR_REG_VAL = 00011101            77595020
LCR_REG_TEMP = 00011101            77595020
Driver counter =         553            77595070
SUCCESS APB: APB first cycle             77595121
SUCCESS APB: APB second cycle             77595221




~~~~~~~~~~~~~~ DIFF COUNTER =          16~~~~~~~~~~~~~~~~

Updating Regmap at             77595320
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10011000
DLAB = 0
addr_offst = 00            77595320
write_reg: wr_data	=	10011000
byte_en	=	0001
Update bit fields            77595320
data is 10011000
TESTBENCH: DIFF_COUNTER =          15            77595320
LSR_REG_VAL = 00000000            77595320
LSR_REG_TEMP = 00000000            77595320
Driver counter =         554            77595370
SUCCESS APB: APB first cycle             77595421
SUCCESS APB: APB second cycle             77595521




~~~~~~~~~~~~~~ DIFF COUNTER =          15~~~~~~~~~~~~~~~~

Updating Regmap at             77595620
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10010111
DLAB = 0
addr_offst = 00            77595620
write_reg: wr_data	=	10010111
byte_en	=	0001
Update bit fields            77595620
data is 10010111
TESTBENCH: DIFF_COUNTER =          14            77595620
Driver counter =         555            77595670
SUCCESS APB: APB first cycle             77595721
SUCCESS APB: APB second cycle             77595821




~~~~~~~~~~~~~~ DIFF COUNTER =          14~~~~~~~~~~~~~~~~

Updating Regmap at             77595920
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00110000
DLAB = 0
addr_offst = 00            77595920
write_reg: wr_data	=	00110000
byte_en	=	0001
Update bit fields            77595920
data is 00110000
TESTBENCH: DIFF_COUNTER =          13            77595920
Driver counter =         556            77595970
SUCCESS APB: APB first cycle             77596021
SUCCESS APB: APB second cycle             77596121




~~~~~~~~~~~~~~ DIFF COUNTER =          13~~~~~~~~~~~~~~~~

Updating Regmap at             77596220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00100111
DLAB = 0
addr_offst = 00            77596220
write_reg: wr_data	=	00100111
byte_en	=	0001
Update bit fields            77596220
data is 00100111
TESTBENCH: DIFF_COUNTER =          12            77596220
Driver counter =         557            77596270
SUCCESS APB: APB first cycle             77596321
SUCCESS APB: APB second cycle             77596421




~~~~~~~~~~~~~~ DIFF COUNTER =          12~~~~~~~~~~~~~~~~

Updating Regmap at             77596520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00100001
DLAB = 0
addr_offst = 00            77596520
write_reg: wr_data	=	00100001
byte_en	=	0001
Update bit fields            77596520
data is 00100001
TESTBENCH: DIFF_COUNTER =          11            77596520
Driver counter =         558            77596570
SUCCESS APB: APB first cycle             77596621
SUCCESS APB: APB second cycle             77596721




~~~~~~~~~~~~~~ DIFF COUNTER =          11~~~~~~~~~~~~~~~~

Updating Regmap at             77596820
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11000010
DLAB = 0
addr_offst = 00            77596820
write_reg: wr_data	=	11000010
byte_en	=	0001
Update bit fields            77596820
data is 11000010
TESTBENCH: DIFF_COUNTER =          10            77596820
Driver counter =         559            77596870
SUCCESS APB: APB first cycle             77596921
SUCCESS APB: APB second cycle             77597021




~~~~~~~~~~~~~~ DIFF COUNTER =          10~~~~~~~~~~~~~~~~

Updating Regmap at             77597120
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01111100
DLAB = 0
addr_offst = 00            77597120
write_reg: wr_data	=	01111100
byte_en	=	0001
Update bit fields            77597120
data is 01111100
TESTBENCH: DIFF_COUNTER =           9            77597120
Driver counter =         560            77597170
SUCCESS APB: APB first cycle             77597221
SUCCESS APB: APB second cycle             77597321




~~~~~~~~~~~~~~ DIFF COUNTER =           9~~~~~~~~~~~~~~~~

Updating Regmap at             77597420
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01111101
DLAB = 0
addr_offst = 00            77597420
write_reg: wr_data	=	01111101
byte_en	=	0001
Update bit fields            77597420
data is 01111101
TESTBENCH: DIFF_COUNTER =           8            77597420
Driver counter =         561            77597470
SUCCESS APB: APB first cycle             77597521
SUCCESS APB: APB second cycle             77597621




~~~~~~~~~~~~~~ DIFF COUNTER =           8~~~~~~~~~~~~~~~~

Updating Regmap at             77597720
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11111011
DLAB = 0
addr_offst = 00            77597720
write_reg: wr_data	=	11111011
byte_en	=	0001
Update bit fields            77597720
data is 11111011
TESTBENCH: DIFF_COUNTER =           7            77597720
Driver counter =         562            77597770
SUCCESS APB: APB first cycle             77597821
SUCCESS APB: APB second cycle             77597921




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Updating Regmap at             77598020
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00011100
DLAB = 0
addr_offst = 00            77598020
write_reg: wr_data	=	00011100
byte_en	=	0001
Update bit fields            77598020
data is 00011100
TESTBENCH: DIFF_COUNTER =           6            77598020
Driver counter =         563            77598070
SUCCESS APB: APB first cycle             77598121
SUCCESS APB: APB second cycle             77598221




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at             77598320
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00011101
DLAB = 0
addr_offst = 00            77598320
write_reg: wr_data	=	00011101
byte_en	=	0001
Update bit fields            77598320
data is 00011101
TESTBENCH: DIFF_COUNTER =           5            77598320
Driver counter =         564            77598370
SUCCESS APB: APB first cycle             77598421
SUCCESS APB: APB second cycle             77598521




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             77598620
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00101001
DLAB = 0
addr_offst = 00            77598620
write_reg: wr_data	=	00101001
byte_en	=	0001
Update bit fields            77598620
data is 00101001
TESTBENCH: DIFF_COUNTER =           4            77598620
Driver counter =         565            77598670
SUCCESS APB: APB first cycle             77598721
SUCCESS APB: APB second cycle             77598821




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             77598920
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11101101
DLAB = 0
addr_offst = 00            77598920
write_reg: wr_data	=	11101101
byte_en	=	0001
Update bit fields            77598920
data is 11101101
TESTBENCH: DIFF_COUNTER =           3            77598920
Driver counter =         566            77598970
SUCCESS APB: APB first cycle             77599021
SUCCESS APB: APB second cycle             77599121




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             77599220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10110001
DLAB = 0
addr_offst = 00            77599220
write_reg: wr_data	=	10110001
byte_en	=	0001
Update bit fields            77599220
data is 10110001
TESTBENCH: DIFF_COUNTER =           2            77599220
Driver counter =         567            77599270
SUCCESS APB: APB first cycle             77599321
SUCCESS APB: APB second cycle             77599421




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             77599520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00110101
DLAB = 0
addr_offst = 00            77599520
write_reg: wr_data	=	00110101
byte_en	=	0001
Update bit fields            77599520
data is 00110101
TESTBENCH: DIFF_COUNTER =           1            77599520
Driver counter =         568            77599570
SUCCESS APB: APB first cycle             77599621
SUCCESS APB: APB second cycle             77599721
Updating Regmap at             77599820
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11011001
DLAB = 0
addr_offst = 00            77599820
write_reg: wr_data	=	11011001
byte_en	=	0001
Update bit fields            77599820
data is 11011001
TESTBENCH: DIFF_COUNTER =           0            77599820
random_object_id=          8            77599820
INFO  @ 77599820ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          8
QUEUE_SIZE =          20            77599820
GEN_COUNTER =         570            77599820
Data = 10000000            77599820
Mask = 00011111            77599820
config Data = 11011000            77599820
config Data = 10011000            77599820
BAUD_VALUE =       19200
GEN_COUNTER =         571            77599820
Data = 00001010            77599820
Mask = 00000000            77599820
config Data = 11110111            77599820
config Data = 00001010            77599820
GEN_COUNTER =         572            77599820
Data = 00000000            77599820
Mask = 00000000            77599820
config Data = 00010101            77599820
config Data = 00000000            77599820
GEN_COUNTER =         573            77599820
Data = 00011111            77599820
Mask = 00011111            77599820
config Data = 01100001            77599820
config Data = 00000001            77599820
GEN_COUNTER =         574            77599820
Data = 01000011            77599820
Mask = 00010000            77599820
config Data = 11000000            77599820
config Data = 01000011            77599820
GEN_COUNTER =         575            77599820
Data = 00000100            77599820
Mask = 11110000            77599820
config Data = 11000100            77599820
config Data = 11000100            77599820
GEN_COUNTER =         576            77599820
Data = 11111101            77599820
Mask = 11111101            77599820
config Data = 01100101            77599820
config Data = 01100101            77599820
TESTBENCH: DIFF_COUNTER =           7            77599820




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Driver counter =         569            77599970
SUCCESS APB: APB first cycle             77600021
SUCCESS APB: APB second cycle             77600121




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Updating Regmap at             77600220
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10011000
DLAB = 0
addr_offst = 00            77600220
write_reg: wr_data	=	10011000
byte_en	=	0001
Update bit fields            77600220
TESTBENCH: DIFF_COUNTER =           6            77600220
LCR_REG_VAL = 10011000            77600220
LCR_REG_TEMP = 10011000            77600220
Driver counter =         570            77600270
SUCCESS APB: APB first cycle             77600321
SUCCESS APB: APB second cycle             77600421




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at             77600520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00001010
DLAB = 1
addr_offst = 00            77600520
write_reg: wr_data	=	00001010
byte_en	=	0001
Update bit fields            77600520
TESTBENCH: DIFF_COUNTER =           5            77600520
Driver counter =         571            77600570
SUCCESS APB: APB first cycle             77600621
SUCCESS APB: APB second cycle             77600721




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             77600820
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            77600820
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            77600820
TESTBENCH: DIFF_COUNTER =           4            77600820
Driver counter =         572            77600870
SUCCESS APB: APB first cycle             77600921
SUCCESS APB: APB second cycle             77601021




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             77601120
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00000001
DLAB = 1
addr_offst = 00            77601120
write_reg: wr_data	=	00000001
byte_en	=	0001
Update bit fields            77601120
TESTBENCH: DIFF_COUNTER =           3            77601120
LCR_REG_VAL = 00000001            77601120
LCR_REG_TEMP = 00000001            77601120
Driver counter =         573            77601170
SUCCESS APB: APB first cycle             77601221
INFO  @ 77601286ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
SUCCESS APB: APB second cycle             77601321




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             77601420
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 01000011
DLAB = 0
addr_offst = 00            77601420
write_reg: wr_data	=	01000011
byte_en	=	0001
Update bit fields            77601420
TESTBENCH: DIFF_COUNTER =           2            77601420
LCR_REG_VAL = 01000011            77601420
LCR_REG_TEMP = 01000011            77601420
Driver counter =         574            77601470
SUCCESS APB: APB first cycle             77601521
SUCCESS APB: APB second cycle             77601621




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             77601720
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 11000100
DLAB = 0
addr_offst = 00            77601720
write_reg: wr_data	=	11000100
byte_en	=	0001
Update bit fields            77601720
TESTBENCH: DIFF_COUNTER =           1            77601720
IER_REG_VAL = 00000100            77601720
IER_REG_TEMP = 00000100            77601720
Driver counter =         575            77601770
SUCCESS APB: APB first cycle             77601821
SUCCESS APB: APB second cycle             77601921
Updating Regmap at             77602020
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 01100101
DLAB = 0
addr_offst = 00            77602020
write_reg: wr_data	=	01100101
byte_en	=	0001
Update bit fields            77602020
TESTBENCH: DIFF_COUNTER =           0            77602020
FCR_REG_VAL = 01000101            77602020
FCR_REG_TEMP = 01000101            77602020
FRAME_COUNT =           1            77602020
PAR_VAL = 1            77602020
CHARACTER FRAME TIME =          10            77602020
CHARACTER LENGTH = 11            77602020
***** Starting detection on Receiver side *****77602020
LSR_REG_VAL = 00100000            77602264
LSR_REG_TEMP = 00100000            77602264
SUCCESS: tx_Start bit detected after 8 cycles77627366
INFO  @ 77627366ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
SUCCESS: rx_Start bit detected after 8 cycles77627366
**** Initiate capturing frame bits ***********77627366
TRANSMISSION without parity ->             78044646
Receiving frame without parity	->	78044646
INFO  @ 78096806ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:ERROR: FRAMING ERROR detected
SUCCESS: STOP bit detected            78096806
addr_offst = 00            78096806
write_reg: wr_data	=	11001000
byte_en	=	0001
Update bit fields            78096806
data is 11001000

LSR_REG_VAL = 00100001            78097132
LSR_REG_TEMP = 00100001            78097132
FRAME_COUNT =           2            78122886
PAR_VAL = 0            78122886
CHARACTER FRAME TIME =          10            78122886
CHARACTER LENGTH = 11            78122886
INFO  @ 78122886ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: IGNORE PARITY BIT: STOP NOT DETECTED
***** Starting detection on Receiver side *****78122886
LSR_REG_VAL = 01100001            78122886
LSR_REG_TEMP = 01100001            78122886
SUCCESS: rx_Start bit detected after 8 cycles78148966
**** Initiate capturing frame bits ***********78148966
Receiving frame without parity	->	78566246
SUCCESS: STOP bit detected            78618406
addr_offst = 00            78618406
write_reg: wr_data	=	01110111
byte_en	=	0001
Update bit fields            78618406
data is 01110111

FRAME_COUNT =           3            78644486
PAR_VAL = 1            78644486
CHARACTER FRAME TIME =          10            78644486
CHARACTER LENGTH = 11            78644486
***** Starting detection on Receiver side *****78644486
SUCCESS: rx_Start bit detected after 8 cycles78670566
**** Initiate capturing frame bits ***********78670566
Receiving frame without parity	->	79087846
SUCCESS: STOP bit detected            79140006
addr_offst = 00            79140006
write_reg: wr_data	=	00111101
byte_en	=	0001
Update bit fields            79140006
data is 00111101

FRAME_COUNT =           4            79166086
PAR_VAL = 0            79166086
CHARACTER FRAME TIME =          10            79166086
CHARACTER LENGTH = 11            79166086
***** Starting detection on Receiver side *****79166086
SUCCESS: rx_Start bit detected after 8 cycles79192166
**** Initiate capturing frame bits ***********79192166
Receiving frame without parity	->	79609446
SUCCESS: STOP bit detected            79661606
addr_offst = 00            79661606
write_reg: wr_data	=	00010010
byte_en	=	0001
Update bit fields            79661606
data is 00010010

FRAME_COUNT =           5            79687686
PAR_VAL = 0            79687686
CHARACTER FRAME TIME =          10            79687686
CHARACTER LENGTH = 11            79687686
***** Starting detection on Receiver side *****79687686
SUCCESS: rx_Start bit detected after 8 cycles79713766
**** Initiate capturing frame bits ***********79713766
Receiving frame without parity	->	80131046
SUCCESS: STOP bit detected            80183206
addr_offst = 00            80183206
write_reg: wr_data	=	01111110
byte_en	=	0001
Update bit fields            80183206
data is 01111110

FRAME_COUNT =           6            80209286
PAR_VAL = 1            80209286
CHARACTER FRAME TIME =          10            80209286
CHARACTER LENGTH = 11            80209286
***** Starting detection on Receiver side *****80209286
SUCCESS: rx_Start bit detected after 8 cycles80235366
**** Initiate capturing frame bits ***********80235366
Receiving frame without parity	->	80652646
SUCCESS: STOP bit detected            80704806
addr_offst = 00            80704806
write_reg: wr_data	=	01101101
byte_en	=	0001
Update bit fields            80704806
data is 01101101

FRAME_COUNT =           7            80730886
PAR_VAL = 0            80730886
CHARACTER FRAME TIME =          10            80730886
CHARACTER LENGTH = 11            80730886
***** Starting detection on Receiver side *****80730886
SUCCESS: rx_Start bit detected after 8 cycles80756966
**** Initiate capturing frame bits ***********80756966
Receiving frame without parity	->	81174246
SUCCESS: STOP bit detected            81226406
addr_offst = 00            81226406
write_reg: wr_data	=	00111001
byte_en	=	0001
Update bit fields            81226406
data is 00111001

FRAME_COUNT =           8            81252486
PAR_VAL = 1            81252486
CHARACTER FRAME TIME =          10            81252486
CHARACTER LENGTH = 11            81252486
***** Starting detection on Receiver side *****81252486
SUCCESS: rx_Start bit detected after 8 cycles81278566
**** Initiate capturing frame bits ***********81278566
Receiving frame without parity	->	81695846
SUCCESS: STOP bit detected            81748006
addr_offst = 00            81748006
write_reg: wr_data	=	00011111
byte_en	=	0001
Update bit fields            81748006
data is 00011111

IIR_REG_VAL = 11001001            81748006
IIR_REG_TEMP = 11001001            81748006
COLLECTING IIR COVERAGE            81748006
IIR[3:1] = 100            81748006
***** Starting detection on Receiver side *****83860486
SUCCESS: rx_Start bit detected after 8 cycles83886566
**** Initiate capturing frame bits ***********83886566
Receiving frame without parity	->	84303846
ERROR: FRAMING ERROR detected            84356006
addr_offst = 00            84356006
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            84356006
data is 00000000

LSR_REG_VAL = 11101001            84356006
LSR_REG_TEMP = 11101001            84356006
IIR_REG_VAL = 11001110            84356006
IIR_REG_TEMP = 11001110            84356006
COLLECTING IIR COVERAGE            84356006
IIR[3:1] = 111            84356006
LSR_REG_VAL = 11111001            84382086
LSR_REG_TEMP = 11111001            84382086
FRAME_COUNT =           1            84903696
PAR_VAL = 1            84903696
CHARACTER FRAME TIME =          10            84903696
CHARACTER LENGTH = 11            84903696
***** Starting detection on Receiver side *****84903696
SUCCESS: rx_Start bit detected after 8 cycles84929766
**** Initiate capturing frame bits ***********84929766
Receiving frame without parity	->	85347046
SUCCESS: STOP bit detected            85399206
addr_offst = 00            85399206
write_reg: wr_data	=	11010011
byte_en	=	0001
Update bit fields            85399206
data is 11010011

FRAME_COUNT =           2            85425286
PAR_VAL = 1            85425286
CHARACTER FRAME TIME =          10            85425286
CHARACTER LENGTH = 11            85425286
***** Starting detection on Receiver side *****85425286
SUCCESS: rx_Start bit detected after 8 cycles85451366
**** Initiate capturing frame bits ***********85451366
Receiving frame without parity	->	85868646
SUCCESS: STOP bit detected            85920806
addr_offst = 00            85920806
write_reg: wr_data	=	10000101
byte_en	=	0001
Update bit fields            85920806
data is 10000101

FRAME_COUNT =           3            85946886
PAR_VAL = 0            85946886
CHARACTER FRAME TIME =          10            85946886
CHARACTER LENGTH = 11            85946886
***** Starting detection on Receiver side *****85946886
SUCCESS: rx_Start bit detected after 8 cycles85972966
**** Initiate capturing frame bits ***********85972966
Receiving frame without parity	->	86390246
SUCCESS: STOP bit detected            86442406
addr_offst = 00            86442406
write_reg: wr_data	=	01111000
byte_en	=	0001
Update bit fields            86442406
data is 01111000

FRAME_COUNT =           4            86468486
PAR_VAL = 1            86468486
CHARACTER FRAME TIME =          10            86468486
CHARACTER LENGTH = 11            86468486
***** Starting detection on Receiver side *****86468486
SUCCESS: rx_Start bit detected after 8 cycles86494566
**** Initiate capturing frame bits ***********86494566
Receiving frame without parity	->	86911846
SUCCESS: STOP bit detected            86964006
addr_offst = 00            86964006
write_reg: wr_data	=	01011011
byte_en	=	0001
Update bit fields            86964006
data is 01011011

FRAME_COUNT =           5            86990086
PAR_VAL = 1            86990086
CHARACTER FRAME TIME =          10            86990086
CHARACTER LENGTH = 11            86990086
***** Starting detection on Receiver side *****86990086
SUCCESS: rx_Start bit detected after 8 cycles87016166
**** Initiate capturing frame bits ***********87016166
Receiving frame without parity	->	87433446
SUCCESS: STOP bit detected            87485606
addr_offst = 00            87485606
write_reg: wr_data	=	01001001
byte_en	=	0001
Update bit fields            87485606
data is 01001001

FRAME_COUNT =           6            87511686
PAR_VAL = 0            87511686
CHARACTER FRAME TIME =          10            87511686
CHARACTER LENGTH = 11            87511686
***** Starting detection on Receiver side *****87511686
SUCCESS: rx_Start bit detected after 8 cycles87537766
**** Initiate capturing frame bits ***********87537766
Receiving frame without parity	->	87955046
SUCCESS: STOP bit detected            88007206
addr_offst = 00            88007206
write_reg: wr_data	=	00111111
byte_en	=	0001
Update bit fields            88007206
data is 00111111

FRAME_COUNT =           7            88033286
PAR_VAL = 1            88033286
CHARACTER FRAME TIME =          10            88033286
CHARACTER LENGTH = 11            88033286
***** Starting detection on Receiver side *****88033286
SUCCESS: rx_Start bit detected after 8 cycles88059366
**** Initiate capturing frame bits ***********88059366
Receiving frame without parity	->	88476646
SUCCESS: STOP bit detected            88528806
addr_offst = 00            88528806
write_reg: wr_data	=	00101010
byte_en	=	0001
Update bit fields            88528806
data is 00101010
LSR_REG_VAL = 11111011            88528806
LSR_REG_TEMP = 11111011            88528806
FRAME_COUNT =           8            88554886
PAR_VAL = 1            88554886
CHARACTER FRAME TIME =          10            88554886
CHARACTER LENGTH = 11            88554886
***** Starting detection on Receiver side *****88554886
SUCCESS: rx_Start bit detected after 8 cycles88580966
**** Initiate capturing frame bits ***********88580966
Receiving frame without parity	->	88998246
SUCCESS: STOP bit detected            89050406
FRAME_COUNT =           9            89076486
PAR_VAL = 1            89076486
CHARACTER FRAME TIME =          10            89076486
CHARACTER LENGTH = 11            89076486
***** Starting detection on Receiver side *****89076486
SUCCESS: rx_Start bit detected after 8 cycles89102566
**** Initiate capturing frame bits ***********89102566
Receiving frame without parity	->	89519846
SUCCESS: STOP bit detected            89572006
***** Starting detection on Receiver side *****89578526
FRAME_COUNT =          10            89598086
PAR_VAL = 0            89598086
CHARACTER FRAME TIME =          10            89598086
CHARACTER LENGTH = 11            89598086
SUCCESS: rx_Start bit detected after 8 cycles89604606
**** Initiate capturing frame bits ***********89604606
Receiving frame without parity	->	90021886
ERROR: FRAMING ERROR detected            90074046
FRAME_COUNT =          11            90119686
PAR_VAL = 0            90119686
CHARACTER FRAME TIME =          10            90119686
CHARACTER LENGTH = 11            90119686
Info: INTERRUPT identidied at             90122956
GEN_COUNTER =         577            90123120
TESTBENCH: DIFF_COUNTER =           1            90123120




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         576            90123270
SUCCESS APB: APB first cycle             90123321
SUCCESS APB: APB second cycle             90123421
READ: reg_val = 206            90123520
ERROR FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11001110            90123520
ACTUAL DATA = 11000001            90123520
TESTBENCH: DIFF_COUNTER =           0            90123521
***** Starting detection on Receiver side *****90432646
SUCCESS: rx_Start bit detected after 8 cycles90458726
**** Initiate capturing frame bits ***********90458726
FRAME_COUNT =          12            90641286
PAR_VAL = 0            90641286
CHARACTER FRAME TIME =          10            90641286
CHARACTER LENGTH = 11            90641286
Receiving frame without parity	->	90876006
ERROR: FRAMING ERROR detected            90928166
FRAME_COUNT =          13            91162886
PAR_VAL = 1            91162886
CHARACTER FRAME TIME =          10            91162886
CHARACTER LENGTH = 11            91162886
Info: INTERRUPT identidied at             91188976
GEN_COUNTER =         578            91189120
TESTBENCH: DIFF_COUNTER =           1            91189120




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         577            91189270
SUCCESS APB: APB first cycle             91189321
SUCCESS APB: APB second cycle             91189421
READ: reg_val = 206            91189520
ERROR FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11001110            91189520
ACTUAL DATA = 11000110            91189520
TESTBENCH: DIFF_COUNTER =           0            91189521
Info: IIR Break interrupt has supposedly got generated            91189521
GEN_COUNTER =         579            91189521
TESTBENCH: DIFF_COUNTER =           1            91189521




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         578            91189670
SUCCESS APB: APB first cycle             91189721
SUCCESS APB: APB second cycle             91189821
READ: reg_val = 251            91189920
ERROR FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 11111011            91189920
ACTUAL DATA = 11100011            91189920
LSR_REG_VAL = 01100001            91189920
LSR_REG_TEMP = 01100001            91189920
IIR_REG_VAL = 11001111            91189920
IIR_REG_TEMP = 11001111            91189920
TESTBENCH: DIFF_COUNTER =           0            91189921
ERROR: BREAK INDICATOR (BI) not detected even after relevant stimulus            91189921
***** Starting detection on Receiver side *****91371526
SUCCESS: rx_Start bit detected after 8 cycles91397606
**** Initiate capturing frame bits ***********91397606
FRAME_COUNT =          14            91684486
PAR_VAL = 1            91684486
CHARACTER FRAME TIME =          10            91684486
CHARACTER LENGTH = 11            91684486
Receiving frame without parity	->	91814886
ERROR: FRAMING ERROR detected            91867046
LSR_REG_VAL = 11101011            91867046
LSR_REG_TEMP = 11101011            91867046
IIR_REG_VAL = 11001110            91867046
IIR_REG_TEMP = 11001110            91867046
***** Starting detection on Receiver side *****92101766
SUCCESS: rx_Start bit detected after 8 cycles92127846
**** Initiate capturing frame bits ***********92127846
Receiving frame without parity	->	92545126
SUCCESS: STOP bit detected            92597286
random_object_id=          2            93249938
INFO  @ 93249938ns : $unit_0x68a90024.uart_test.new	:	TEST COUNT EXCEEDED MAX TEST SIZE
INFO  @ 93249938ns : $unit_0x68a90024.uart_test.new	:	MAX_TEST_COUNT =          20 
INFO  @ 93249938ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          2
QUEUE_SIZE =          21            93249938
INFO  @ 93249938ns : $unit_0x68a90024.Root_Test_Admin.trigger	:	CLEARING QUEUE
CLEARING QUEUE            93249938
random_object_id=          0            93249938
INFO  @ 93249938ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          0
QUEUE_SIZE =           1            93249938
LCR_REG_VAL = 00000000            93250020
LCR_REG_TEMP = 00000000            93250020
LSR_REG_VAL = 01100000            93250020
LSR_REG_TEMP = 01100000            93250020
FCR_REG_VAL = 00000001            93250020
FCR_REG_TEMP = 00000001            93250020
IIR_REG_VAL = 11000001            93250020
IIR_REG_TEMP = 11000001            93250020
COLLECTING IIR COVERAGE            93250020
IIR[3:1] = 000            93250020
IER_REG_VAL = 00000000            93250020
IER_REG_TEMP = 00000000            93250020
MSR_REG_VAL = 00000000            93250020
MSR_REG_TEMP = 00000000            93250020
DLL_REG_VAL = 00000000            93250020
DLL_REG_TEMP = 00000000            93250020
DLL, DLM has changed            93250020
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 1
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 0
MSR_REG_VAL = 10111111            93250220
MSR_REG_TEMP = 10111111            93250220
random_object_id=          1            93250574
INFO  @ 93250574ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          1
QUEUE_SIZE =           2            93250574
UART_FRAME_TRANSMIT ->             93250574
MSR_REG_VAL = 00000000            93250620
MSR_REG_TEMP = 00000000            93250620
ERROR: UART_FRAME_TRANSMIT: TXRDYn InACTIVE after Reset -> 93250820
GEN_COUNTER =         580            93250820
Data = 10000000            93250820
Mask = 00011111            93250820
config Data = 00001101            93250820
config Data = 10001101            93250820
BAUD_VALUE =       19200
GEN_COUNTER =         581            93250820
Data = 00111100            93250820
Mask = 00000000            93250820
config Data = 01010010            93250820
config Data = 00111100            93250820
GEN_COUNTER =         582            93250820
Data = 00000000            93250820
Mask = 00000000            93250820
config Data = 11011000            93250820
config Data = 00000000            93250820
GEN_COUNTER =         583            93250820
Data = 00011111            93250820
Mask = 00011111            93250820
config Data = 01100011            93250820
config Data = 00000011            93250820
GEN_COUNTER =         584            93250820
Data = 00011100            93250820
Mask = 00000011            93250820
config Data = 01101110            93250820
config Data = 00011110            93250820
GEN_COUNTER =         585            93250820
Data = 00000000            93250820
Mask = 11111111            93250820
config Data = 01101101            93250820
config Data = 01101101            93250820
GEN_COUNTER =         586            93250820
Data = 00000000            93250820
Mask = 11111111            93250820
config Data = 01010111            93250820
config Data = 01010111            93250820
GEN_COUNTER =         587            93250820
Data = 00000000            93250820
Mask = 11111111            93250820
config Data = 00010001            93250820
config Data = 00010001            93250820
GEN_COUNTER =         588            93250820
Data = 00000000            93250820
Mask = 11111111            93250820
config Data = 01110111            93250820
config Data = 01110111            93250820
GEN_COUNTER =         589            93250820
Data = 00000000            93250820
Mask = 11111111            93250820
config Data = 11101000            93250820
config Data = 11101000            93250820
GEN_COUNTER =         590            93250820
Data = 00000000            93250820
Mask = 11111111            93250820
config Data = 00001110            93250820
config Data = 00001110            93250820
GEN_COUNTER =         591            93250820
Data = 00000000            93250820
Mask = 11111111            93250820
config Data = 01101011            93250820
config Data = 01101011            93250820
GEN_COUNTER =         592            93250820
Data = 00000000            93250820
Mask = 11111111            93250820
config Data = 01010100            93250820
config Data = 01010100            93250820
GEN_COUNTER =         593            93250820
Data = 00000000            93250820
Mask = 11111111            93250820
config Data = 00110011            93250820
config Data = 00110011            93250820
GEN_COUNTER =         594            93250820
Data = 00000000            93250820
Mask = 11111111            93250820
config Data = 11110000            93250820
config Data = 11110000            93250820
GEN_COUNTER =         595            93250820
Data = 00000000            93250820
Mask = 11111111            93250820
config Data = 10111111            93250820
config Data = 10111111            93250820
GEN_COUNTER =         596            93250820
Data = 00000000            93250820
Mask = 11111111            93250820
config Data = 10001000            93250820
config Data = 10001000            93250820
GEN_COUNTER =         597            93250820
Data = 00000000            93250820
Mask = 11111111            93250820
config Data = 00000101            93250820
config Data = 00000101            93250820
GEN_COUNTER =         598            93250820
Data = 00000000            93250820
Mask = 11111111            93250820
config Data = 10110111            93250820
config Data = 10110111            93250820
GEN_COUNTER =         599            93250820
Data = 00000000            93250820
Mask = 11111111            93250820
config Data = 01010110            93250820
config Data = 01010110            93250820
GEN_COUNTER =         600            93250820
Data = 00000000            93250820
Mask = 11111111            93250820
config Data = 11101100            93250820
config Data = 11101100            93250820
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 1
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 0
TESTBENCH: DIFF_COUNTER =          21            93250820
MSR_REG_VAL = 10111111            93250820
MSR_REG_TEMP = 10111111            93250820




~~~~~~~~~~~~~~ DIFF COUNTER =          21~~~~~~~~~~~~~~~~

Driver counter =         579            93250970
SUCCESS APB: APB first cycle             93251021
SUCCESS APB: APB second cycle             93251121




~~~~~~~~~~~~~~ DIFF COUNTER =          21~~~~~~~~~~~~~~~~

Updating Regmap at             93251220
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10001101
DLAB = 0
addr_offst = 00            93251220
write_reg: wr_data	=	10001101
byte_en	=	0001
Update bit fields            93251220
TESTBENCH: DIFF_COUNTER =          20            93251220
LCR_REG_VAL = 10001101            93251220
LCR_REG_TEMP = 10001101            93251220
Driver counter =         580            93251270
SUCCESS APB: APB first cycle             93251321
SUCCESS APB: APB second cycle             93251421




~~~~~~~~~~~~~~ DIFF COUNTER =          20~~~~~~~~~~~~~~~~

Updating Regmap at             93251520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00111100
DLAB = 1
addr_offst = 00            93251520
write_reg: wr_data	=	00111100
byte_en	=	0001
Update bit fields            93251520
TESTBENCH: DIFF_COUNTER =          19            93251520
DLL_REG_VAL = 00111100            93251520
DLL_REG_TEMP = 00111100            93251520
DLL, DLM has changed            93251520
Driver counter =         581            93251570
SUCCESS APB: APB first cycle             93251621
SUCCESS APB: APB second cycle             93251721




~~~~~~~~~~~~~~ DIFF COUNTER =          19~~~~~~~~~~~~~~~~

Updating Regmap at             93251820
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            93251820
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            93251820
TESTBENCH: DIFF_COUNTER =          18            93251820
Driver counter =         582            93251870
SUCCESS APB: APB first cycle             93251921
SUCCESS APB: APB second cycle             93252021




~~~~~~~~~~~~~~ DIFF COUNTER =          18~~~~~~~~~~~~~~~~

Updating Regmap at             93252120
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00000011
DLAB = 1
addr_offst = 00            93252120
write_reg: wr_data	=	00000011
byte_en	=	0001
Update bit fields            93252120
TESTBENCH: DIFF_COUNTER =          17            93252120
LCR_REG_VAL = 00000011            93252120
LCR_REG_TEMP = 00000011            93252120
Driver counter =         583            93252170
SUCCESS APB: APB first cycle             93252221
SUCCESS APB: APB second cycle             93252321




~~~~~~~~~~~~~~ DIFF COUNTER =          17~~~~~~~~~~~~~~~~

Updating Regmap at             93252420
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011110
DLAB = 0
addr_offst = 00            93252420
write_reg: wr_data	=	00011110
byte_en	=	0001
Update bit fields            93252420
TESTBENCH: DIFF_COUNTER =          16            93252420
LCR_REG_VAL = 00011110            93252420
LCR_REG_TEMP = 00011110            93252420
Driver counter =         584            93252470
SUCCESS APB: APB first cycle             93252521
SUCCESS APB: APB second cycle             93252621




~~~~~~~~~~~~~~ DIFF COUNTER =          16~~~~~~~~~~~~~~~~

Updating Regmap at             93252720
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01101101
DLAB = 0
addr_offst = 00            93252720
write_reg: wr_data	=	01101101
byte_en	=	0001
Update bit fields            93252720
data is 01101101
TESTBENCH: DIFF_COUNTER =          15            93252720
LSR_REG_VAL = 00000000            93252720
LSR_REG_TEMP = 00000000            93252720
Driver counter =         585            93252770
SUCCESS APB: APB first cycle             93252821
SUCCESS APB: APB second cycle             93252921




~~~~~~~~~~~~~~ DIFF COUNTER =          15~~~~~~~~~~~~~~~~

Updating Regmap at             93253020
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01010111
DLAB = 0
addr_offst = 00            93253020
write_reg: wr_data	=	01010111
byte_en	=	0001
Update bit fields            93253020
data is 01010111
TESTBENCH: DIFF_COUNTER =          14            93253020
Driver counter =         586            93253070
SUCCESS APB: APB first cycle             93253121
SUCCESS APB: APB second cycle             93253221




~~~~~~~~~~~~~~ DIFF COUNTER =          14~~~~~~~~~~~~~~~~

Updating Regmap at             93253320
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00010001
DLAB = 0
addr_offst = 00            93253320
write_reg: wr_data	=	00010001
byte_en	=	0001
Update bit fields            93253320
data is 00010001
TESTBENCH: DIFF_COUNTER =          13            93253320
Driver counter =         587            93253370
SUCCESS APB: APB first cycle             93253421
SUCCESS APB: APB second cycle             93253521




~~~~~~~~~~~~~~ DIFF COUNTER =          13~~~~~~~~~~~~~~~~

Updating Regmap at             93253620
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01110111
DLAB = 0
addr_offst = 00            93253620
write_reg: wr_data	=	01110111
byte_en	=	0001
Update bit fields            93253620
data is 01110111
TESTBENCH: DIFF_COUNTER =          12            93253620
Driver counter =         588            93253670
SUCCESS APB: APB first cycle             93253721
SUCCESS APB: APB second cycle             93253821




~~~~~~~~~~~~~~ DIFF COUNTER =          12~~~~~~~~~~~~~~~~

Updating Regmap at             93253920
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11101000
DLAB = 0
addr_offst = 00            93253920
write_reg: wr_data	=	11101000
byte_en	=	0001
Update bit fields            93253920
data is 11101000
TESTBENCH: DIFF_COUNTER =          11            93253920
Driver counter =         589            93253970
SUCCESS APB: APB first cycle             93254021
SUCCESS APB: APB second cycle             93254121




~~~~~~~~~~~~~~ DIFF COUNTER =          11~~~~~~~~~~~~~~~~

Updating Regmap at             93254220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00001110
DLAB = 0
addr_offst = 00            93254220
write_reg: wr_data	=	00001110
byte_en	=	0001
Update bit fields            93254220
data is 00001110
TESTBENCH: DIFF_COUNTER =          10            93254220
Driver counter =         590            93254270
SUCCESS APB: APB first cycle             93254321
SUCCESS APB: APB second cycle             93254421




~~~~~~~~~~~~~~ DIFF COUNTER =          10~~~~~~~~~~~~~~~~

Updating Regmap at             93254520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01101011
DLAB = 0
addr_offst = 00            93254520
write_reg: wr_data	=	01101011
byte_en	=	0001
Update bit fields            93254520
data is 01101011
TESTBENCH: DIFF_COUNTER =           9            93254520
Driver counter =         591            93254570
SUCCESS APB: APB first cycle             93254621
SUCCESS APB: APB second cycle             93254721




~~~~~~~~~~~~~~ DIFF COUNTER =           9~~~~~~~~~~~~~~~~

Updating Regmap at             93254820
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01010100
DLAB = 0
addr_offst = 00            93254820
write_reg: wr_data	=	01010100
byte_en	=	0001
Update bit fields            93254820
data is 01010100
TESTBENCH: DIFF_COUNTER =           8            93254820
Driver counter =         592            93254870
SUCCESS APB: APB first cycle             93254921
SUCCESS APB: APB second cycle             93255021




~~~~~~~~~~~~~~ DIFF COUNTER =           8~~~~~~~~~~~~~~~~

Updating Regmap at             93255120
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00110011
DLAB = 0
addr_offst = 00            93255120
write_reg: wr_data	=	00110011
byte_en	=	0001
Update bit fields            93255120
data is 00110011
TESTBENCH: DIFF_COUNTER =           7            93255120
Driver counter =         593            93255170
SUCCESS APB: APB first cycle             93255221
SUCCESS APB: APB second cycle             93255321




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Updating Regmap at             93255420
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11110000
DLAB = 0
addr_offst = 00            93255420
write_reg: wr_data	=	11110000
byte_en	=	0001
Update bit fields            93255420
data is 11110000
TESTBENCH: DIFF_COUNTER =           6            93255420
Driver counter =         594            93255470
SUCCESS APB: APB first cycle             93255521
SUCCESS APB: APB second cycle             93255621




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at             93255720
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10111111
DLAB = 0
addr_offst = 00            93255720
write_reg: wr_data	=	10111111
byte_en	=	0001
Update bit fields            93255720
data is 10111111
TESTBENCH: DIFF_COUNTER =           5            93255720
Driver counter =         595            93255770
SUCCESS APB: APB first cycle             93255821
SUCCESS APB: APB second cycle             93255921




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             93256020
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10001000
DLAB = 0
addr_offst = 00            93256020
write_reg: wr_data	=	10001000
byte_en	=	0001
Update bit fields            93256020
data is 10001000
TESTBENCH: DIFF_COUNTER =           4            93256020
Driver counter =         596            93256070
SUCCESS APB: APB first cycle             93256121
SUCCESS APB: APB second cycle             93256221




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             93256320
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00000101
DLAB = 0
addr_offst = 00            93256320
write_reg: wr_data	=	00000101
byte_en	=	0001
Update bit fields            93256320
data is 00000101
TESTBENCH: DIFF_COUNTER =           3            93256320
Driver counter =         597            93256370
SUCCESS APB: APB first cycle             93256421
SUCCESS APB: APB second cycle             93256521




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             93256620
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10110111
DLAB = 0
addr_offst = 00            93256620
write_reg: wr_data	=	10110111
byte_en	=	0001
Update bit fields            93256620
data is 10110111
TESTBENCH: DIFF_COUNTER =           2            93256620
Driver counter =         598            93256670
SUCCESS APB: APB first cycle             93256721
SUCCESS APB: APB second cycle             93256821




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             93256920
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01010110
DLAB = 0
addr_offst = 00            93256920
write_reg: wr_data	=	01010110
byte_en	=	0001
Update bit fields            93256920
data is 01010110
TESTBENCH: DIFF_COUNTER =           1            93256920
Driver counter =         599            93256970
SUCCESS APB: APB first cycle             93257021
SUCCESS APB: APB second cycle             93257121
Updating Regmap at             93257220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11101100
DLAB = 0
addr_offst = 00            93257220
write_reg: wr_data	=	11101100
byte_en	=	0001
Update bit fields            93257220
data is 11101100
TESTBENCH: DIFF_COUNTER =           0            93257220
random_object_id=          0            93257220
INFO  @ 93257220ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          0
QUEUE_SIZE =           3            93257220
LCR_REG_VAL = 00000000            93257320
LCR_REG_TEMP = 00000000            93257320
LSR_REG_VAL = 01100000            93257320
LSR_REG_TEMP = 01100000            93257320
MSR_REG_VAL = 00000000            93257320
MSR_REG_TEMP = 00000000            93257320
DLL_REG_VAL = 00000000            93257320
DLL_REG_TEMP = 00000000            93257320
DLL, DLM has changed            93257320
random_object_id=          4            93257486
INFO  @ 93257486ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          4
QUEUE_SIZE =           4            93257486
GEN_COUNTER =         601            93257486
Data = 00001111            93257486
Mask = 11110000            93257486
config Data = 11111101            93257486
config Data = 11111111            93257486
GEN_COUNTER =         602            93257486
GEN_COUNTER =         603            93257486
Data = 00000000            93257486
Mask = 00000000            93257486
config Data = 00000000            93257486
config Data = 00000000            93257486
TESTBENCH: DIFF_COUNTER =           3            93257486




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 1
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 0
MSR_REG_VAL = 10111111            93257520
MSR_REG_TEMP = 10111111            93257520
Driver counter =         600            93257570
SUCCESS APB: APB first cycle             93257621
SUCCESS APB: APB second cycle             93257721




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             93257820
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 11111111
DLAB = 0
addr_offst = 00            93257820
write_reg: wr_data	=	11111111
byte_en	=	0001
Update bit fields            93257820
TESTBENCH: DIFF_COUNTER =           2            93257820
IER_REG_VAL = 00001111            93257820
IER_REG_TEMP = 00001111            93257820
IIR_REG_VAL = 11000010            93257820
IIR_REG_TEMP = 11000010            93257820
COLLECTING IIR COVERAGE            93257820
IIR[3:1] = 001            93257820
Driver counter =         601            93257870
SUCCESS APB: APB first cycle             93257921
SUCCESS APB: APB second cycle             93258021
READ: reg_val = 191            93258120
ERROR FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10111111            93258120
ACTUAL DATA = 10111011            93258120
MSR_REG_VAL = 10110000            93258120
MSR_REG_TEMP = 10110000            93258120




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

TESTBENCH: DIFF_COUNTER =           1            93258121
Driver counter =         602            93258170
SUCCESS APB: APB first cycle             93258221
SUCCESS APB: APB second cycle             93258321
Updating Regmap at             93258420
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000000
DLAB = 0
addr_offst = 00            93258420
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            93258420
TESTBENCH: DIFF_COUNTER =           0            93258420
SUCCESS : Default values output control pins of Modem Control Logic is identified            93258420
GEN_COUNTER =         604            93258420
Data = 00000110            93258420
Mask = 00000000            93258420
config Data = 11011101            93258420
config Data = 00000110            93258420
TESTBENCH: DIFF_COUNTER =           1            93258420




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         603            93258570
SUCCESS APB: APB first cycle             93258621
SUCCESS APB: APB second cycle             93258721
Updating Regmap at             93258820
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000110
DLAB = 0
addr_offst = 00            93258820
write_reg: wr_data	=	00000110
byte_en	=	0001
Update bit fields            93258820
TESTBENCH: DIFF_COUNTER =           0            93258820
MCR_REG_VAL = 00000110            93258820
MCR_REG_TEMP = 00000110            93258820
CHECK_DATA = 00000110	TEMP_DATA = 00000110            93258820
SUCCESS : MCR configured output control pins to correct values            93258820
GEN_COUNTER =         605            93258820
Data = 00001111            93258820
Mask = 00000000            93258820
config Data = 10110011            93258820
config Data = 00001111            93258820
TESTBENCH: DIFF_COUNTER =           1            93258820




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         604            93258970
SUCCESS APB: APB first cycle             93259021
SUCCESS APB: APB second cycle             93259121
Updating Regmap at             93259220
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001111
DLAB = 0
addr_offst = 00            93259220
write_reg: wr_data	=	00001111
byte_en	=	0001
Update bit fields            93259220
TESTBENCH: DIFF_COUNTER =           0            93259220
MCR_REG_VAL = 00001111            93259220
MCR_REG_TEMP = 00001111            93259220
CHECK_DATA = 00001111	TEMP_DATA = 00001111            93259220
SUCCESS : MCR configured output control pins to correct values            93259220
GEN_COUNTER =         606            93259220
Data = 00000001            93259220
Mask = 00000000            93259220
config Data = 00110101            93259220
config Data = 00000001            93259220
TESTBENCH: DIFF_COUNTER =           1            93259220




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         605            93259370
SUCCESS APB: APB first cycle             93259421
SUCCESS APB: APB second cycle             93259521
Updating Regmap at             93259620
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000001
DLAB = 0
addr_offst = 00            93259620
write_reg: wr_data	=	00000001
byte_en	=	0001
Update bit fields            93259620
TESTBENCH: DIFF_COUNTER =           0            93259620
MCR_REG_VAL = 00000001            93259620
MCR_REG_TEMP = 00000001            93259620
CHECK_DATA = 00000001	TEMP_DATA = 00000001            93259620
SUCCESS : MCR configured output control pins to correct values            93259620
GEN_COUNTER =         607            93259620
Data = 00001011            93259620
Mask = 00000000            93259620
config Data = 01101011            93259620
config Data = 00001011            93259620
TESTBENCH: DIFF_COUNTER =           1            93259620




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         606            93259770
SUCCESS APB: APB first cycle             93259821
SUCCESS APB: APB second cycle             93259921
Updating Regmap at             93260020
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001011
DLAB = 0
addr_offst = 00            93260020
write_reg: wr_data	=	00001011
byte_en	=	0001
Update bit fields            93260020
TESTBENCH: DIFF_COUNTER =           0            93260020
MCR_REG_VAL = 00001011            93260020
MCR_REG_TEMP = 00001011            93260020
CHECK_DATA = 00001011	TEMP_DATA = 00001011            93260020
SUCCESS : MCR configured output control pins to correct values            93260020
GEN_COUNTER =         608            93260020
Data = 00001011            93260020
Mask = 00000000            93260020
config Data = 10110110            93260020
config Data = 00001011            93260020
TESTBENCH: DIFF_COUNTER =           1            93260020




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         607            93260170
SUCCESS APB: APB first cycle             93260221
SUCCESS APB: APB second cycle             93260321
Updating Regmap at             93260420
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001011
DLAB = 0
addr_offst = 00            93260420
write_reg: wr_data	=	00001011
byte_en	=	0001
Update bit fields            93260420
TESTBENCH: DIFF_COUNTER =           0            93260420
CHECK_DATA = 00001011	TEMP_DATA = 00001011            93260420
SUCCESS : MCR configured output control pins to correct values            93260420
GEN_COUNTER =         609            93260420
Data = 00001000            93260420
Mask = 00000000            93260420
config Data = 10111111            93260420
config Data = 00001000            93260420
TESTBENCH: DIFF_COUNTER =           1            93260420




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         608            93260570
SUCCESS APB: APB first cycle             93260621
SUCCESS APB: APB second cycle             93260721
Updating Regmap at             93260820
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001000
DLAB = 0
addr_offst = 00            93260820
write_reg: wr_data	=	00001000
byte_en	=	0001
Update bit fields            93260820
TESTBENCH: DIFF_COUNTER =           0            93260820
MCR_REG_VAL = 00001000            93260820
MCR_REG_TEMP = 00001000            93260820
CHECK_DATA = 00001000	TEMP_DATA = 00001000            93260820
SUCCESS : MCR configured output control pins to correct values            93260820
GEN_COUNTER =         610            93260820
Data = 00001111            93260820
Mask = 00000000            93260820
config Data = 01110100            93260820
config Data = 00001111            93260820
TESTBENCH: DIFF_COUNTER =           1            93260820




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         609            93260970
SUCCESS APB: APB first cycle             93261021
SUCCESS APB: APB second cycle             93261121
Updating Regmap at             93261220
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001111
DLAB = 0
addr_offst = 00            93261220
write_reg: wr_data	=	00001111
byte_en	=	0001
Update bit fields            93261220
TESTBENCH: DIFF_COUNTER =           0            93261220
MCR_REG_VAL = 00001111            93261220
MCR_REG_TEMP = 00001111            93261220
CHECK_DATA = 00001111	TEMP_DATA = 00001111            93261220
SUCCESS : MCR configured output control pins to correct values            93261220
GEN_COUNTER =         611            93261220
Data = 00000011            93261220
Mask = 00000000            93261220
config Data = 10101000            93261220
config Data = 00000011            93261220
TESTBENCH: DIFF_COUNTER =           1            93261220




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         610            93261370
SUCCESS APB: APB first cycle             93261421
SUCCESS APB: APB second cycle             93261521
Updating Regmap at             93261620
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000011
DLAB = 0
addr_offst = 00            93261620
write_reg: wr_data	=	00000011
byte_en	=	0001
Update bit fields            93261620
TESTBENCH: DIFF_COUNTER =           0            93261620
MCR_REG_VAL = 00000011            93261620
MCR_REG_TEMP = 00000011            93261620
CHECK_DATA = 00000011	TEMP_DATA = 00000011            93261620
SUCCESS : MCR configured output control pins to correct values            93261620
GEN_COUNTER =         612            93261620
Data = 00000111            93261620
Mask = 00000000            93261620
config Data = 00000101            93261620
config Data = 00000111            93261620
TESTBENCH: DIFF_COUNTER =           1            93261620




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         611            93261770
SUCCESS APB: APB first cycle             93261821
SUCCESS APB: APB second cycle             93261921
Updating Regmap at             93262020
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000111
DLAB = 0
addr_offst = 00            93262020
write_reg: wr_data	=	00000111
byte_en	=	0001
Update bit fields            93262020
TESTBENCH: DIFF_COUNTER =           0            93262020
MCR_REG_VAL = 00000111            93262020
MCR_REG_TEMP = 00000111            93262020
CHECK_DATA = 00000111	TEMP_DATA = 00000111            93262020
SUCCESS : MCR configured output control pins to correct values            93262020
GEN_COUNTER =         613            93262020
Data = 00001111            93262020
Mask = 00000000            93262020
config Data = 00110111            93262020
config Data = 00001111            93262020
TESTBENCH: DIFF_COUNTER =           1            93262020




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         612            93262170
SUCCESS APB: APB first cycle             93262221
SUCCESS APB: APB second cycle             93262321
Updating Regmap at             93262420
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001111
DLAB = 0
addr_offst = 00            93262420
write_reg: wr_data	=	00001111
byte_en	=	0001
Update bit fields            93262420
TESTBENCH: DIFF_COUNTER =           0            93262420
MCR_REG_VAL = 00001111            93262420
MCR_REG_TEMP = 00001111            93262420
CHECK_DATA = 00001111	TEMP_DATA = 00001111            93262420
SUCCESS : MCR configured output control pins to correct values            93262420
GEN_COUNTER =         614            93262420
Data = 00000100            93262420
Mask = 00000000            93262420
config Data = 00011011            93262420
config Data = 00000100            93262420
TESTBENCH: DIFF_COUNTER =           1            93262420




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         613            93262570
SUCCESS APB: APB first cycle             93262621
SUCCESS APB: APB second cycle             93262721
Updating Regmap at             93262820
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000100
DLAB = 0
addr_offst = 00            93262820
write_reg: wr_data	=	00000100
byte_en	=	0001
Update bit fields            93262820
TESTBENCH: DIFF_COUNTER =           0            93262820
MCR_REG_VAL = 00000100            93262820
MCR_REG_TEMP = 00000100            93262820
CHECK_DATA = 00000100	TEMP_DATA = 00000100            93262820
SUCCESS : MCR configured output control pins to correct values            93262820
GEN_COUNTER =         615            93262820
Data = 00001101            93262820
Mask = 00000000            93262820
config Data = 00011001            93262820
config Data = 00001101            93262820
TESTBENCH: DIFF_COUNTER =           1            93262820




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         614            93262970
SUCCESS APB: APB first cycle             93263021
SUCCESS APB: APB second cycle             93263121
Updating Regmap at             93263220
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001101
DLAB = 0
addr_offst = 00            93263220
write_reg: wr_data	=	00001101
byte_en	=	0001
Update bit fields            93263220
TESTBENCH: DIFF_COUNTER =           0            93263220
MCR_REG_VAL = 00001101            93263220
MCR_REG_TEMP = 00001101            93263220
CHECK_DATA = 00001101	TEMP_DATA = 00001101            93263220
SUCCESS : MCR configured output control pins to correct values            93263220
GEN_COUNTER =         616            93263220
Data = 00001001            93263220
Mask = 00000000            93263220
config Data = 10010000            93263220
config Data = 00001001            93263220
TESTBENCH: DIFF_COUNTER =           1            93263220




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         615            93263370
SUCCESS APB: APB first cycle             93263421
SUCCESS APB: APB second cycle             93263521
Updating Regmap at             93263620
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001001
DLAB = 0
addr_offst = 00            93263620
write_reg: wr_data	=	00001001
byte_en	=	0001
Update bit fields            93263620
TESTBENCH: DIFF_COUNTER =           0            93263620
MCR_REG_VAL = 00001001            93263620
MCR_REG_TEMP = 00001001            93263620
CHECK_DATA = 00001001	TEMP_DATA = 00001001            93263620
SUCCESS : MCR configured output control pins to correct values            93263620
GEN_COUNTER =         617            93263620
Data = 00001100            93263620
Mask = 00000000            93263620
config Data = 11100011            93263620
config Data = 00001100            93263620
TESTBENCH: DIFF_COUNTER =           1            93263620




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         616            93263770
SUCCESS APB: APB first cycle             93263821
SUCCESS APB: APB second cycle             93263921
Updating Regmap at             93264020
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001100
DLAB = 0
addr_offst = 00            93264020
write_reg: wr_data	=	00001100
byte_en	=	0001
Update bit fields            93264020
TESTBENCH: DIFF_COUNTER =           0            93264020
MCR_REG_VAL = 00001100            93264020
MCR_REG_TEMP = 00001100            93264020
CHECK_DATA = 00001100	TEMP_DATA = 00001100            93264020
SUCCESS : MCR configured output control pins to correct values            93264020
GEN_COUNTER =         618            93264020
Data = 00001011            93264020
Mask = 00000000            93264020
config Data = 10100011            93264020
config Data = 00001011            93264020
TESTBENCH: DIFF_COUNTER =           1            93264020




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         617            93264170
SUCCESS APB: APB first cycle             93264221
SUCCESS APB: APB second cycle             93264321
Updating Regmap at             93264420
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001011
DLAB = 0
addr_offst = 00            93264420
write_reg: wr_data	=	00001011
byte_en	=	0001
Update bit fields            93264420
TESTBENCH: DIFF_COUNTER =           0            93264420
MCR_REG_VAL = 00001011            93264420
MCR_REG_TEMP = 00001011            93264420
CHECK_DATA = 00001011	TEMP_DATA = 00001011            93264420
SUCCESS : MCR configured output control pins to correct values            93264420
GEN_COUNTER =         619            93264452
TESTBENCH: DIFF_COUNTER =           1            93264452
MSR_REG_VAL = 11000011            93264452
MSR_REG_TEMP = 11000011            93264452




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         618            93264570
SUCCESS APB: APB first cycle             93264621
SUCCESS APB: APB second cycle             93264721
READ: reg_val = 195            93264820
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11000011            93264820
ACTUAL DATA = 11000011            93264820
MSR_REG_VAL = 11000000            93264820
MSR_REG_TEMP = 11000000            93264820
TESTBENCH: DIFF_COUNTER =           0            93264821
1. PR_DATA = 11000011	PSEL = 1            93264821
2. PR_DATA = 11000011	PSEL = 0            93264920
CONFIG_BIT = 0011            93264920
SUCCESS  : Model control inputs getting reflected in MSR            93264920
GEN_COUNTER =         620            93264938
TESTBENCH: DIFF_COUNTER =           1            93264938
MSR_REG_VAL = 00101110            93264938
MSR_REG_TEMP = 00101110            93264938




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         619            93265070
SUCCESS APB: APB first cycle             93265121
SUCCESS APB: APB second cycle             93265221
READ: reg_val =  46            93265320
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00101110            93265320
ACTUAL DATA = 00101110            93265320
MSR_REG_VAL = 00100000            93265320
MSR_REG_TEMP = 00100000            93265320
TESTBENCH: DIFF_COUNTER =           0            93265321
1. PR_DATA = 00101110	PSEL = 1            93265321
2. PR_DATA = 00101110	PSEL = 0            93265420
CONFIG_BIT = 1101            93265420
SUCCESS  : Model control inputs getting reflected in MSR            93265420
GEN_COUNTER =         621            93265424
TESTBENCH: DIFF_COUNTER =           1            93265424
MSR_REG_VAL = 11101000            93265424
MSR_REG_TEMP = 11101000            93265424




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         620            93265570
SUCCESS APB: APB first cycle             93265621
SUCCESS APB: APB second cycle             93265721
READ: reg_val = 232            93265820
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11101000            93265820
ACTUAL DATA = 11101000            93265820
MSR_REG_VAL = 11100000            93265820
MSR_REG_TEMP = 11100000            93265820
TESTBENCH: DIFF_COUNTER =           0            93265821
1. PR_DATA = 11101000	PSEL = 1            93265821
2. PR_DATA = 11101000	PSEL = 0            93265920
CONFIG_BIT = 0001            93265920
SUCCESS  : Model control inputs getting reflected in MSR            93265920
GEN_COUNTER =         622            93265964
TESTBENCH: DIFF_COUNTER =           1            93265964
MSR_REG_VAL = 00111101            93265964
MSR_REG_TEMP = 00111101            93265964




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         621            93266070
SUCCESS APB: APB first cycle             93266121
SUCCESS APB: APB second cycle             93266221
READ: reg_val =  61            93266320
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00111101            93266320
ACTUAL DATA = 00111101            93266320
MSR_REG_VAL = 00110000            93266320
MSR_REG_TEMP = 00110000            93266320
TESTBENCH: DIFF_COUNTER =           0            93266321
1. PR_DATA = 00111101	PSEL = 1            93266321
2. PR_DATA = 00111101	PSEL = 0            93266420
CONFIG_BIT = 1100            93266420
SUCCESS  : Model control inputs getting reflected in MSR            93266420
GEN_COUNTER =         623            93266450
TESTBENCH: DIFF_COUNTER =           1            93266450
MSR_REG_VAL = 11011010            93266450
MSR_REG_TEMP = 11011010            93266450




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         622            93266570
SUCCESS APB: APB first cycle             93266621
SUCCESS APB: APB second cycle             93266721
READ: reg_val = 218            93266820
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11011010            93266820
ACTUAL DATA = 11011010            93266820
MSR_REG_VAL = 11010000            93266820
MSR_REG_TEMP = 11010000            93266820
TESTBENCH: DIFF_COUNTER =           0            93266821
1. PR_DATA = 11011010	PSEL = 1            93266821
2. PR_DATA = 11011010	PSEL = 0            93266920
CONFIG_BIT = 0010            93266920
SUCCESS  : Model control inputs getting reflected in MSR            93266920
GEN_COUNTER =         624            93266936
TESTBENCH: DIFF_COUNTER =           1            93266936
MSR_REG_VAL = 01011000            93266936
MSR_REG_TEMP = 01011000            93266936




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         623            93267070
SUCCESS APB: APB first cycle             93267121
SUCCESS APB: APB second cycle             93267221
READ: reg_val =  88            93267320
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01011000            93267320
ACTUAL DATA = 01011000            93267320
MSR_REG_VAL = 01010000            93267320
MSR_REG_TEMP = 01010000            93267320
TESTBENCH: DIFF_COUNTER =           0            93267321
1. PR_DATA = 01011000	PSEL = 1            93267321
2. PR_DATA = 01011000	PSEL = 0            93267420
CONFIG_BIT = 1010            93267420
SUCCESS  : Model control inputs getting reflected in MSR            93267420
GEN_COUNTER =         625            93267422
TESTBENCH: DIFF_COUNTER =           1            93267422
MSR_REG_VAL = 00100111            93267422
MSR_REG_TEMP = 00100111            93267422




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         624            93267570
SUCCESS APB: APB first cycle             93267621
SUCCESS APB: APB second cycle             93267721
READ: reg_val =  39            93267820
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00100111            93267820
ACTUAL DATA = 00100111            93267820
MSR_REG_VAL = 00100000            93267820
MSR_REG_TEMP = 00100000            93267820
TESTBENCH: DIFF_COUNTER =           0            93267821
1. PR_DATA = 00100111	PSEL = 1            93267821
2. PR_DATA = 00100111	PSEL = 0            93267920
CONFIG_BIT = 1101            93267920
SUCCESS  : Model control inputs getting reflected in MSR            93267920
GEN_COUNTER =         626            93267962
TESTBENCH: DIFF_COUNTER =           1            93267962
MSR_REG_VAL = 10001010            93267962
MSR_REG_TEMP = 10001010            93267962




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         625            93268070
SUCCESS APB: APB first cycle             93268121
SUCCESS APB: APB second cycle             93268221
READ: reg_val = 138            93268320
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10001010            93268320
ACTUAL DATA = 10001010            93268320
MSR_REG_VAL = 10000000            93268320
MSR_REG_TEMP = 10000000            93268320
TESTBENCH: DIFF_COUNTER =           0            93268321
1. PR_DATA = 10001010	PSEL = 1            93268321
2. PR_DATA = 10001010	PSEL = 0            93268420
CONFIG_BIT = 0111            93268420
SUCCESS  : Model control inputs getting reflected in MSR            93268420
GEN_COUNTER =         627            93268448
TESTBENCH: DIFF_COUNTER =           1            93268448
MSR_REG_VAL = 11000000            93268448
MSR_REG_TEMP = 11000000            93268448




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         626            93268570
SUCCESS APB: APB first cycle             93268621
SUCCESS APB: APB second cycle             93268721
READ: reg_val = 192            93268820
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11000000            93268820
ACTUAL DATA = 11000000            93268820
TESTBENCH: DIFF_COUNTER =           0            93268821
1. PR_DATA = 11000000	PSEL = 1            93268821
2. PR_DATA = 11000000	PSEL = 0            93268920
CONFIG_BIT = 0011            93268920
SUCCESS  : Model control inputs getting reflected in MSR            93268920
GEN_COUNTER =         628            93268934
TESTBENCH: DIFF_COUNTER =           1            93268934
MSR_REG_VAL = 10110111            93268934
MSR_REG_TEMP = 10110111            93268934




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         627            93269070
SUCCESS APB: APB first cycle             93269121
SUCCESS APB: APB second cycle             93269221
READ: reg_val = 183            93269320
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10110111            93269320
ACTUAL DATA = 10110111            93269320
MSR_REG_VAL = 10110000            93269320
MSR_REG_TEMP = 10110000            93269320
TESTBENCH: DIFF_COUNTER =           0            93269321
1. PR_DATA = 10110111	PSEL = 1            93269321
2. PR_DATA = 10110111	PSEL = 0            93269420
CONFIG_BIT = 0100            93269420
SUCCESS  : Model control inputs getting reflected in MSR            93269420
GEN_COUNTER =         629            93269474
TESTBENCH: DIFF_COUNTER =           1            93269474
MSR_REG_VAL = 00101001            93269474
MSR_REG_TEMP = 00101001            93269474




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         628            93269570
SUCCESS APB: APB first cycle             93269621
SUCCESS APB: APB second cycle             93269721
READ: reg_val =  41            93269820
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00101001            93269820
ACTUAL DATA = 00101001            93269820
MSR_REG_VAL = 00100000            93269820
MSR_REG_TEMP = 00100000            93269820
TESTBENCH: DIFF_COUNTER =           0            93269821
1. PR_DATA = 00101001	PSEL = 1            93269821
2. PR_DATA = 00101001	PSEL = 0            93269920
CONFIG_BIT = 1101            93269920
SUCCESS  : Model control inputs getting reflected in MSR            93269920
GEN_COUNTER =         630            93269960
TESTBENCH: DIFF_COUNTER =           1            93269960
MSR_REG_VAL = 10001010            93269960
MSR_REG_TEMP = 10001010            93269960




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         629            93270070
SUCCESS APB: APB first cycle             93270121
SUCCESS APB: APB second cycle             93270221
READ: reg_val = 138            93270320
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10001010            93270320
ACTUAL DATA = 10001010            93270320
MSR_REG_VAL = 10000000            93270320
MSR_REG_TEMP = 10000000            93270320
TESTBENCH: DIFF_COUNTER =           0            93270321
1. PR_DATA = 10001010	PSEL = 1            93270321
2. PR_DATA = 10001010	PSEL = 0            93270420
CONFIG_BIT = 0111            93270420
SUCCESS  : Model control inputs getting reflected in MSR            93270420
GEN_COUNTER =         631            93270446
TESTBENCH: DIFF_COUNTER =           1            93270446
MSR_REG_VAL = 00011001            93270446
MSR_REG_TEMP = 00011001            93270446




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         630            93270570
SUCCESS APB: APB first cycle             93270621
SUCCESS APB: APB second cycle             93270721
READ: reg_val =  25            93270820
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00011001            93270820
ACTUAL DATA = 00011001            93270820
MSR_REG_VAL = 00010000            93270820
MSR_REG_TEMP = 00010000            93270820
TESTBENCH: DIFF_COUNTER =           0            93270821
1. PR_DATA = 00011001	PSEL = 1            93270821
2. PR_DATA = 00011001	PSEL = 0            93270920
CONFIG_BIT = 1110            93270920
SUCCESS  : Model control inputs getting reflected in MSR            93270920
GEN_COUNTER =         632            93270932
TESTBENCH: DIFF_COUNTER =           1            93270932
MSR_REG_VAL = 01110010            93270932
MSR_REG_TEMP = 01110010            93270932




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         631            93271070
SUCCESS APB: APB first cycle             93271121
SUCCESS APB: APB second cycle             93271221
READ: reg_val = 114            93271320
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01110010            93271320
ACTUAL DATA = 01110010            93271320
MSR_REG_VAL = 01110000            93271320
MSR_REG_TEMP = 01110000            93271320
TESTBENCH: DIFF_COUNTER =           0            93271321
1. PR_DATA = 01110010	PSEL = 1            93271321
2. PR_DATA = 01110010	PSEL = 0            93271420
CONFIG_BIT = 1000            93271420
SUCCESS  : Model control inputs getting reflected in MSR            93271420
GEN_COUNTER =         633            93271472
TESTBENCH: DIFF_COUNTER =           1            93271472
MSR_REG_VAL = 10111100            93271472
MSR_REG_TEMP = 10111100            93271472




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         632            93271570
SUCCESS APB: APB first cycle             93271621
SUCCESS APB: APB second cycle             93271721
READ: reg_val = 188            93271820
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10111100            93271820
ACTUAL DATA = 10111100            93271820
MSR_REG_VAL = 10110000            93271820
MSR_REG_TEMP = 10110000            93271820
TESTBENCH: DIFF_COUNTER =           0            93271821
1. PR_DATA = 10111100	PSEL = 1            93271821
2. PR_DATA = 10111100	PSEL = 0            93271920
CONFIG_BIT = 0100            93271920
SUCCESS  : Model control inputs getting reflected in MSR            93271920
GEN_COUNTER =         634            93271920
TESTBENCH: DIFF_COUNTER =           1            93271920




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         633            93272070
SUCCESS APB: APB first cycle             93272121
SUCCESS APB: APB second cycle             93272221
READ: reg_val = 176            93272320
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10110000            93272320
ACTUAL DATA = 10110000            93272320
TESTBENCH: DIFF_COUNTER =           0            93272321
SUCCESS : Delta fields are getting default values (Low) afret MSR Read            93272321
GEN_COUNTER =         635            93272321
TESTBENCH: DIFF_COUNTER =           1            93272321
MSR_REG_VAL = 11110000            93272321
MSR_REG_TEMP = 11110000            93272321




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         634            93272470
SUCCESS APB: APB first cycle             93272521
SUCCESS APB: APB second cycle             93272621
READ: reg_val = 240            93272720
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11110000            93272720
ACTUAL DATA = 11110000            93272720
TESTBENCH: DIFF_COUNTER =           0            93272721
GEN_COUNTER =         636            93272721
TESTBENCH: DIFF_COUNTER =           1            93272721




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         635            93272870
SUCCESS APB: APB first cycle             93272921
SUCCESS APB: APB second cycle             93273021
READ: reg_val = 240            93273120
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11110000            93273120
ACTUAL DATA = 11110000            93273120
TESTBENCH: DIFF_COUNTER =           0            93273121
MSR_REG_VAL = 00001111            93273121
MSR_REG_TEMP = 00001111            93273121
GEN_COUNTER =         637            93273131
TESTBENCH: DIFF_COUNTER =           1            93273131




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         636            93273270
SUCCESS APB: APB first cycle             93273321
SUCCESS APB: APB second cycle             93273421
READ: reg_val =  15            93273520
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00001111            93273520
ACTUAL DATA = 00001111            93273520
MSR_REG_VAL = 00000000            93273520
MSR_REG_TEMP = 00000000            93273520
TESTBENCH: DIFF_COUNTER =           0            93273521
GEN_COUNTER =         638            93273521
TESTBENCH: DIFF_COUNTER =           1            93273521




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         637            93273670
SUCCESS APB: APB first cycle             93273721
SUCCESS APB: APB second cycle             93273821
READ: reg_val =   0            93273920
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00000000            93273920
ACTUAL DATA = 00000000            93273920
TESTBENCH: DIFF_COUNTER =           0            93273921
SUCCESS : MSR Delta fields stays LOW when no change in corresponding Modem Control input lines            93273921
GEN_COUNTER =         639            93273921
TESTBENCH: DIFF_COUNTER =           1            93273921
MSR_REG_VAL = 11111011            93273921
MSR_REG_TEMP = 11111011            93273921




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         638            93274070
SUCCESS APB: APB first cycle             93274121
SUCCESS APB: APB second cycle             93274221
READ: reg_val = 251            93274320
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111011            93274320
ACTUAL DATA = 11111011            93274320
MSR_REG_VAL = 11110000            93274320
MSR_REG_TEMP = 11110000            93274320
TESTBENCH: DIFF_COUNTER =           0            93274321
GEN_COUNTER =         640            93274321
TESTBENCH: DIFF_COUNTER =           1            93274321
MSR_REG_VAL = 00001111            93274321
MSR_REG_TEMP = 00001111            93274321




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         639            93274470
SUCCESS APB: APB first cycle             93274521
SUCCESS APB: APB second cycle             93274621
READ: reg_val =  15            93274720
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00001111            93274720
ACTUAL DATA = 00001111            93274720
MSR_REG_VAL = 00000000            93274720
MSR_REG_TEMP = 00000000            93274720
TESTBENCH: DIFF_COUNTER =           0            93274721
GEN_COUNTER =         641            93274721
TESTBENCH: DIFF_COUNTER =           1            93274721




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         640            93274870
SUCCESS APB: APB first cycle             93274921
SUCCESS APB: APB second cycle             93275021
READ: reg_val =   0            93275120
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00000000            93275120
ACTUAL DATA = 00000000            93275120
TESTBENCH: DIFF_COUNTER =           0            93275121
GEN_COUNTER =         642            93275121
TESTBENCH: DIFF_COUNTER =           1            93275121
MSR_REG_VAL = 11111011            93275121
MSR_REG_TEMP = 11111011            93275121




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         641            93275270
SUCCESS APB: APB first cycle             93275321
SUCCESS APB: APB second cycle             93275421
READ: reg_val = 251            93275520
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111011            93275520
ACTUAL DATA = 11111011            93275520
MSR_REG_VAL = 11110000            93275520
MSR_REG_TEMP = 11110000            93275520
TESTBENCH: DIFF_COUNTER =           0            93275521
SUCCESS : MSR Delta fields gives correct status when data changes in their corresponding Modem Control input lines            93275521
random_object_id=          4            93275576
INFO  @ 93275576ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          4
QUEUE_SIZE =           5            93275576
GEN_COUNTER =         643            93275576
Data = 00001111            93275576
Mask = 11110000            93275576
config Data = 11111001            93275576
config Data = 11111111            93275576
GEN_COUNTER =         644            93275576
GEN_COUNTER =         645            93275576
Data = 00000000            93275576
Mask = 00000000            93275576
config Data = 01101111            93275576
config Data = 00000000            93275576
TESTBENCH: DIFF_COUNTER =           3            93275576




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Driver counter =         642            93275670
SUCCESS APB: APB first cycle             93275721
SUCCESS APB: APB second cycle             93275821




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             93275920
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 11111111
DLAB = 0
addr_offst = 00            93275920
write_reg: wr_data	=	11111111
byte_en	=	0001
Update bit fields            93275920
TESTBENCH: DIFF_COUNTER =           2            93275920
Driver counter =         643            93275970
SUCCESS APB: APB first cycle             93276021
SUCCESS APB: APB second cycle             93276121
READ: reg_val = 240            93276220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11110000            93276220
ACTUAL DATA = 11110000            93276220




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

TESTBENCH: DIFF_COUNTER =           1            93276221
Driver counter =         644            93276270
SUCCESS APB: APB first cycle             93276321
SUCCESS APB: APB second cycle             93276421
Updating Regmap at             93276520
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000000
DLAB = 0
addr_offst = 00            93276520
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            93276520
TESTBENCH: DIFF_COUNTER =           0            93276520
MCR_REG_VAL = 00000000            93276520
MCR_REG_TEMP = 00000000            93276520
SUCCESS : Default values output control pins of Modem Control Logic is identified            93276520
GEN_COUNTER =         646            93276520
Data = 00001001            93276520
Mask = 00000000            93276520
config Data = 10100111            93276520
config Data = 00001001            93276520
TESTBENCH: DIFF_COUNTER =           1            93276520




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         645            93276670
SUCCESS APB: APB first cycle             93276721
SUCCESS APB: APB second cycle             93276821
Updating Regmap at             93276920
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001001
DLAB = 0
addr_offst = 00            93276920
write_reg: wr_data	=	00001001
byte_en	=	0001
Update bit fields            93276920
TESTBENCH: DIFF_COUNTER =           0            93276920
MCR_REG_VAL = 00001001            93276920
MCR_REG_TEMP = 00001001            93276920
CHECK_DATA = 00001001	TEMP_DATA = 00001001            93276920
SUCCESS : MCR configured output control pins to correct values            93276920
GEN_COUNTER =         647            93276920
Data = 00001010            93276920
Mask = 00000000            93276920
config Data = 01011011            93276920
config Data = 00001010            93276920
TESTBENCH: DIFF_COUNTER =           1            93276920




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         646            93277070
SUCCESS APB: APB first cycle             93277121
SUCCESS APB: APB second cycle             93277221
Updating Regmap at             93277320
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001010
DLAB = 0
addr_offst = 00            93277320
write_reg: wr_data	=	00001010
byte_en	=	0001
Update bit fields            93277320
TESTBENCH: DIFF_COUNTER =           0            93277320
MCR_REG_VAL = 00001010            93277320
MCR_REG_TEMP = 00001010            93277320
CHECK_DATA = 00001010	TEMP_DATA = 00001010            93277320
SUCCESS : MCR configured output control pins to correct values            93277320
GEN_COUNTER =         648            93277320
Data = 00000101            93277320
Mask = 00000000            93277320
config Data = 11101100            93277320
config Data = 00000101            93277320
TESTBENCH: DIFF_COUNTER =           1            93277320




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         647            93277470
SUCCESS APB: APB first cycle             93277521
SUCCESS APB: APB second cycle             93277621
Updating Regmap at             93277720
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000101
DLAB = 0
addr_offst = 00            93277720
write_reg: wr_data	=	00000101
byte_en	=	0001
Update bit fields            93277720
TESTBENCH: DIFF_COUNTER =           0            93277720
MCR_REG_VAL = 00000101            93277720
MCR_REG_TEMP = 00000101            93277720
CHECK_DATA = 00000101	TEMP_DATA = 00000101            93277720
SUCCESS : MCR configured output control pins to correct values            93277720
GEN_COUNTER =         649            93277720
Data = 00001001            93277720
Mask = 00000000            93277720
config Data = 10111110            93277720
config Data = 00001001            93277720
TESTBENCH: DIFF_COUNTER =           1            93277720




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         648            93277870
SUCCESS APB: APB first cycle             93277921
SUCCESS APB: APB second cycle             93278021
Updating Regmap at             93278120
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001001
DLAB = 0
addr_offst = 00            93278120
write_reg: wr_data	=	00001001
byte_en	=	0001
Update bit fields            93278120
TESTBENCH: DIFF_COUNTER =           0            93278120
MCR_REG_VAL = 00001001            93278120
MCR_REG_TEMP = 00001001            93278120
CHECK_DATA = 00001001	TEMP_DATA = 00001001            93278120
SUCCESS : MCR configured output control pins to correct values            93278120
GEN_COUNTER =         650            93278120
Data = 00000001            93278120
Mask = 00000000            93278120
config Data = 10000000            93278120
config Data = 00000001            93278120
TESTBENCH: DIFF_COUNTER =           1            93278120




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         649            93278270
SUCCESS APB: APB first cycle             93278321
SUCCESS APB: APB second cycle             93278421
Updating Regmap at             93278520
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000001
DLAB = 0
addr_offst = 00            93278520
write_reg: wr_data	=	00000001
byte_en	=	0001
Update bit fields            93278520
TESTBENCH: DIFF_COUNTER =           0            93278520
MCR_REG_VAL = 00000001            93278520
MCR_REG_TEMP = 00000001            93278520
CHECK_DATA = 00000001	TEMP_DATA = 00000001            93278520
SUCCESS : MCR configured output control pins to correct values            93278520
GEN_COUNTER =         651            93278520
Data = 00001011            93278520
Mask = 00000000            93278520
config Data = 00101100            93278520
config Data = 00001011            93278520
TESTBENCH: DIFF_COUNTER =           1            93278520




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         650            93278670
SUCCESS APB: APB first cycle             93278721
SUCCESS APB: APB second cycle             93278821
Updating Regmap at             93278920
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001011
DLAB = 0
addr_offst = 00            93278920
write_reg: wr_data	=	00001011
byte_en	=	0001
Update bit fields            93278920
TESTBENCH: DIFF_COUNTER =           0            93278920
MCR_REG_VAL = 00001011            93278920
MCR_REG_TEMP = 00001011            93278920
CHECK_DATA = 00001011	TEMP_DATA = 00001011            93278920
SUCCESS : MCR configured output control pins to correct values            93278920
GEN_COUNTER =         652            93278920
Data = 00000011            93278920
Mask = 00000000            93278920
config Data = 11010110            93278920
config Data = 00000011            93278920
TESTBENCH: DIFF_COUNTER =           1            93278920




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         651            93279070
SUCCESS APB: APB first cycle             93279121
SUCCESS APB: APB second cycle             93279221
Updating Regmap at             93279320
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000011
DLAB = 0
addr_offst = 00            93279320
write_reg: wr_data	=	00000011
byte_en	=	0001
Update bit fields            93279320
TESTBENCH: DIFF_COUNTER =           0            93279320
MCR_REG_VAL = 00000011            93279320
MCR_REG_TEMP = 00000011            93279320
CHECK_DATA = 00000011	TEMP_DATA = 00000011            93279320
SUCCESS : MCR configured output control pins to correct values            93279320
GEN_COUNTER =         653            93279320
Data = 00001001            93279320
Mask = 00000000            93279320
config Data = 11100010            93279320
config Data = 00001001            93279320
TESTBENCH: DIFF_COUNTER =           1            93279320




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         652            93279470
SUCCESS APB: APB first cycle             93279521
SUCCESS APB: APB second cycle             93279621
Updating Regmap at             93279720
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001001
DLAB = 0
addr_offst = 00            93279720
write_reg: wr_data	=	00001001
byte_en	=	0001
Update bit fields            93279720
TESTBENCH: DIFF_COUNTER =           0            93279720
MCR_REG_VAL = 00001001            93279720
MCR_REG_TEMP = 00001001            93279720
CHECK_DATA = 00001001	TEMP_DATA = 00001001            93279720
SUCCESS : MCR configured output control pins to correct values            93279720
GEN_COUNTER =         654            93279720
Data = 00001011            93279720
Mask = 00000000            93279720
config Data = 00100100            93279720
config Data = 00001011            93279720
TESTBENCH: DIFF_COUNTER =           1            93279720




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         653            93279870
SUCCESS APB: APB first cycle             93279921
SUCCESS APB: APB second cycle             93280021
Updating Regmap at             93280120
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001011
DLAB = 0
addr_offst = 00            93280120
write_reg: wr_data	=	00001011
byte_en	=	0001
Update bit fields            93280120
TESTBENCH: DIFF_COUNTER =           0            93280120
MCR_REG_VAL = 00001011            93280120
MCR_REG_TEMP = 00001011            93280120
CHECK_DATA = 00001011	TEMP_DATA = 00001011            93280120
SUCCESS : MCR configured output control pins to correct values            93280120
GEN_COUNTER =         655            93280120
Data = 00000101            93280120
Mask = 00000000            93280120
config Data = 00111001            93280120
config Data = 00000101            93280120
TESTBENCH: DIFF_COUNTER =           1            93280120




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         654            93280270
SUCCESS APB: APB first cycle             93280321
SUCCESS APB: APB second cycle             93280421
Updating Regmap at             93280520
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000101
DLAB = 0
addr_offst = 00            93280520
write_reg: wr_data	=	00000101
byte_en	=	0001
Update bit fields            93280520
TESTBENCH: DIFF_COUNTER =           0            93280520
MCR_REG_VAL = 00000101            93280520
MCR_REG_TEMP = 00000101            93280520
CHECK_DATA = 00000101	TEMP_DATA = 00000101            93280520
SUCCESS : MCR configured output control pins to correct values            93280520
GEN_COUNTER =         656            93280520
Data = 00000011            93280520
Mask = 00000000            93280520
config Data = 01101100            93280520
config Data = 00000011            93280520
TESTBENCH: DIFF_COUNTER =           1            93280520




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         655            93280670
SUCCESS APB: APB first cycle             93280721
SUCCESS APB: APB second cycle             93280821
Updating Regmap at             93280920
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000011
DLAB = 0
addr_offst = 00            93280920
write_reg: wr_data	=	00000011
byte_en	=	0001
Update bit fields            93280920
TESTBENCH: DIFF_COUNTER =           0            93280920
MCR_REG_VAL = 00000011            93280920
MCR_REG_TEMP = 00000011            93280920
CHECK_DATA = 00000011	TEMP_DATA = 00000011            93280920
SUCCESS : MCR configured output control pins to correct values            93280920
GEN_COUNTER =         657            93280920
Data = 00001110            93280920
Mask = 00000000            93280920
config Data = 00001100            93280920
config Data = 00001110            93280920
TESTBENCH: DIFF_COUNTER =           1            93280920




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         656            93281070
SUCCESS APB: APB first cycle             93281121
SUCCESS APB: APB second cycle             93281221
Updating Regmap at             93281320
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001110
DLAB = 0
addr_offst = 00            93281320
write_reg: wr_data	=	00001110
byte_en	=	0001
Update bit fields            93281320
TESTBENCH: DIFF_COUNTER =           0            93281320
MCR_REG_VAL = 00001110            93281320
MCR_REG_TEMP = 00001110            93281320
CHECK_DATA = 00001110	TEMP_DATA = 00001110            93281320
SUCCESS : MCR configured output control pins to correct values            93281320
GEN_COUNTER =         658            93281320
Data = 00001100            93281320
Mask = 00000000            93281320
config Data = 10100011            93281320
config Data = 00001100            93281320
TESTBENCH: DIFF_COUNTER =           1            93281320




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         657            93281470
SUCCESS APB: APB first cycle             93281521
SUCCESS APB: APB second cycle             93281621
Updating Regmap at             93281720
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001100
DLAB = 0
addr_offst = 00            93281720
write_reg: wr_data	=	00001100
byte_en	=	0001
Update bit fields            93281720
TESTBENCH: DIFF_COUNTER =           0            93281720
MCR_REG_VAL = 00001100            93281720
MCR_REG_TEMP = 00001100            93281720
CHECK_DATA = 00001100	TEMP_DATA = 00001100            93281720
SUCCESS : MCR configured output control pins to correct values            93281720
GEN_COUNTER =         659            93281720
Data = 00001101            93281720
Mask = 00000000            93281720
config Data = 01000010            93281720
config Data = 00001101            93281720
TESTBENCH: DIFF_COUNTER =           1            93281720




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         658            93281870
SUCCESS APB: APB first cycle             93281921
SUCCESS APB: APB second cycle             93282021
Updating Regmap at             93282120
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001101
DLAB = 0
addr_offst = 00            93282120
write_reg: wr_data	=	00001101
byte_en	=	0001
Update bit fields            93282120
TESTBENCH: DIFF_COUNTER =           0            93282120
MCR_REG_VAL = 00001101            93282120
MCR_REG_TEMP = 00001101            93282120
CHECK_DATA = 00001101	TEMP_DATA = 00001101            93282120
SUCCESS : MCR configured output control pins to correct values            93282120
GEN_COUNTER =         660            93282120
Data = 00001110            93282120
Mask = 00000000            93282120
config Data = 01000000            93282120
config Data = 00001110            93282120
TESTBENCH: DIFF_COUNTER =           1            93282120




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         659            93282270
SUCCESS APB: APB first cycle             93282321
SUCCESS APB: APB second cycle             93282421
Updating Regmap at             93282520
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001110
DLAB = 0
addr_offst = 00            93282520
write_reg: wr_data	=	00001110
byte_en	=	0001
Update bit fields            93282520
TESTBENCH: DIFF_COUNTER =           0            93282520
MCR_REG_VAL = 00001110            93282520
MCR_REG_TEMP = 00001110            93282520
CHECK_DATA = 00001110	TEMP_DATA = 00001110            93282520
SUCCESS : MCR configured output control pins to correct values            93282520
GEN_COUNTER =         661            93282542
TESTBENCH: DIFF_COUNTER =           1            93282542




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         660            93282670
SUCCESS APB: APB first cycle             93282721
SUCCESS APB: APB second cycle             93282821
READ: reg_val = 240            93282920
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11110000            93282920
ACTUAL DATA = 11110000            93282920
TESTBENCH: DIFF_COUNTER =           0            93282921
1. PR_DATA = 11110000	PSEL = 1            93282921
2. PR_DATA = 11110000	PSEL = 0            93283020
CONFIG_BIT = 0000            93283020
SUCCESS  : Model control inputs getting reflected in MSR            93283020
GEN_COUNTER =         662            93283028
TESTBENCH: DIFF_COUNTER =           1            93283028
MSR_REG_VAL = 11010010            93283028
MSR_REG_TEMP = 11010010            93283028




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         661            93283170
SUCCESS APB: APB first cycle             93283221
SUCCESS APB: APB second cycle             93283321
READ: reg_val = 210            93283420
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11010010            93283420
ACTUAL DATA = 11010010            93283420
MSR_REG_VAL = 11010000            93283420
MSR_REG_TEMP = 11010000            93283420
TESTBENCH: DIFF_COUNTER =           0            93283421
1. PR_DATA = 11010010	PSEL = 1            93283421
2. PR_DATA = 11010010	PSEL = 0            93283520
CONFIG_BIT = 0010            93283520
SUCCESS  : Model control inputs getting reflected in MSR            93283520
GEN_COUNTER =         663            93283568
TESTBENCH: DIFF_COUNTER =           1            93283568
MSR_REG_VAL = 11100011            93283568
MSR_REG_TEMP = 11100011            93283568




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         662            93283670
SUCCESS APB: APB first cycle             93283721
SUCCESS APB: APB second cycle             93283821
READ: reg_val = 227            93283920
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11100011            93283920
ACTUAL DATA = 11100011            93283920
MSR_REG_VAL = 11100000            93283920
MSR_REG_TEMP = 11100000            93283920
TESTBENCH: DIFF_COUNTER =           0            93283921
1. PR_DATA = 11100011	PSEL = 1            93283921
2. PR_DATA = 11100011	PSEL = 0            93284020
CONFIG_BIT = 0001            93284020
SUCCESS  : Model control inputs getting reflected in MSR            93284020
GEN_COUNTER =         664            93284054
TESTBENCH: DIFF_COUNTER =           1            93284054
MSR_REG_VAL = 10100100            93284054
MSR_REG_TEMP = 10100100            93284054




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         663            93284170
SUCCESS APB: APB first cycle             93284221
SUCCESS APB: APB second cycle             93284321
READ: reg_val = 164            93284420
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10100100            93284420
ACTUAL DATA = 10100100            93284420
MSR_REG_VAL = 10100000            93284420
MSR_REG_TEMP = 10100000            93284420
TESTBENCH: DIFF_COUNTER =           0            93284421
1. PR_DATA = 10100100	PSEL = 1            93284421
2. PR_DATA = 10100100	PSEL = 0            93284520
CONFIG_BIT = 0101            93284520
SUCCESS  : Model control inputs getting reflected in MSR            93284520
GEN_COUNTER =         665            93284540
TESTBENCH: DIFF_COUNTER =           1            93284540
MSR_REG_VAL = 11010011            93284540
MSR_REG_TEMP = 11010011            93284540




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         664            93284670
SUCCESS APB: APB first cycle             93284721
SUCCESS APB: APB second cycle             93284821
READ: reg_val = 211            93284920
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11010011            93284920
ACTUAL DATA = 11010011            93284920
MSR_REG_VAL = 11010000            93284920
MSR_REG_TEMP = 11010000            93284920
TESTBENCH: DIFF_COUNTER =           0            93284921
1. PR_DATA = 11010011	PSEL = 1            93284921
2. PR_DATA = 11010011	PSEL = 0            93285020
CONFIG_BIT = 0010            93285020
SUCCESS  : Model control inputs getting reflected in MSR            93285020
GEN_COUNTER =         666            93285026
TESTBENCH: DIFF_COUNTER =           1            93285026
MSR_REG_VAL = 10010100            93285026
MSR_REG_TEMP = 10010100            93285026




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         665            93285170
SUCCESS APB: APB first cycle             93285221
SUCCESS APB: APB second cycle             93285321
READ: reg_val = 148            93285420
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10010100            93285420
ACTUAL DATA = 10010100            93285420
MSR_REG_VAL = 10010000            93285420
MSR_REG_TEMP = 10010000            93285420
TESTBENCH: DIFF_COUNTER =           0            93285421
1. PR_DATA = 10010100	PSEL = 1            93285421
2. PR_DATA = 10010100	PSEL = 0            93285520
CONFIG_BIT = 0110            93285520
SUCCESS  : Model control inputs getting reflected in MSR            93285520
GEN_COUNTER =         667            93285566
TESTBENCH: DIFF_COUNTER =           1            93285566
MSR_REG_VAL = 01001001            93285566
MSR_REG_TEMP = 01001001            93285566




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         666            93285670
SUCCESS APB: APB first cycle             93285721
SUCCESS APB: APB second cycle             93285821
READ: reg_val =  73            93285920
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01001001            93285920
ACTUAL DATA = 01001001            93285920
MSR_REG_VAL = 01000000            93285920
MSR_REG_TEMP = 01000000            93285920
TESTBENCH: DIFF_COUNTER =           0            93285921
1. PR_DATA = 01001001	PSEL = 1            93285921
2. PR_DATA = 01001001	PSEL = 0            93286020
CONFIG_BIT = 1011            93286020
SUCCESS  : Model control inputs getting reflected in MSR            93286020
GEN_COUNTER =         668            93286052
TESTBENCH: DIFF_COUNTER =           1            93286052
MSR_REG_VAL = 01010001            93286052
MSR_REG_TEMP = 01010001            93286052




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         667            93286170
SUCCESS APB: APB first cycle             93286221
SUCCESS APB: APB second cycle             93286321
READ: reg_val =  81            93286420
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01010001            93286420
ACTUAL DATA = 01010001            93286420
MSR_REG_VAL = 01010000            93286420
MSR_REG_TEMP = 01010000            93286420
TESTBENCH: DIFF_COUNTER =           0            93286421
1. PR_DATA = 01010001	PSEL = 1            93286421
2. PR_DATA = 01010001	PSEL = 0            93286520
CONFIG_BIT = 1010            93286520
SUCCESS  : Model control inputs getting reflected in MSR            93286520
GEN_COUNTER =         669            93286538
TESTBENCH: DIFF_COUNTER =           1            93286538
MSR_REG_VAL = 01000001            93286538
MSR_REG_TEMP = 01000001            93286538




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         668            93286670
SUCCESS APB: APB first cycle             93286721
SUCCESS APB: APB second cycle             93286821
READ: reg_val =  65            93286920
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01000001            93286920
ACTUAL DATA = 01000001            93286920
MSR_REG_VAL = 01000000            93286920
MSR_REG_TEMP = 01000000            93286920
TESTBENCH: DIFF_COUNTER =           0            93286921
1. PR_DATA = 01000001	PSEL = 1            93286921
2. PR_DATA = 01000001	PSEL = 0            93287020
CONFIG_BIT = 1011            93287020
SUCCESS  : Model control inputs getting reflected in MSR            93287020
GEN_COUNTER =         670            93287024
TESTBENCH: DIFF_COUNTER =           1            93287024
MSR_REG_VAL = 11101010            93287024
MSR_REG_TEMP = 11101010            93287024




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         669            93287170
SUCCESS APB: APB first cycle             93287221
SUCCESS APB: APB second cycle             93287321
READ: reg_val = 234            93287420
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11101010            93287420
ACTUAL DATA = 11101010            93287420
MSR_REG_VAL = 11100000            93287420
MSR_REG_TEMP = 11100000            93287420
TESTBENCH: DIFF_COUNTER =           0            93287421
1. PR_DATA = 11101010	PSEL = 1            93287421
2. PR_DATA = 11101010	PSEL = 0            93287520
CONFIG_BIT = 0001            93287520
SUCCESS  : Model control inputs getting reflected in MSR            93287520
GEN_COUNTER =         671            93287564
TESTBENCH: DIFF_COUNTER =           1            93287564
MSR_REG_VAL = 00111101            93287564
MSR_REG_TEMP = 00111101            93287564




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         670            93287670
SUCCESS APB: APB first cycle             93287721
SUCCESS APB: APB second cycle             93287821
READ: reg_val =  61            93287920
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00111101            93287920
ACTUAL DATA = 00111101            93287920
MSR_REG_VAL = 00110000            93287920
MSR_REG_TEMP = 00110000            93287920
TESTBENCH: DIFF_COUNTER =           0            93287921
1. PR_DATA = 00111101	PSEL = 1            93287921
2. PR_DATA = 00111101	PSEL = 0            93288020
CONFIG_BIT = 1100            93288020
SUCCESS  : Model control inputs getting reflected in MSR            93288020
GEN_COUNTER =         672            93288050
TESTBENCH: DIFF_COUNTER =           1            93288050
MSR_REG_VAL = 01010010            93288050
MSR_REG_TEMP = 01010010            93288050




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         671            93288170
SUCCESS APB: APB first cycle             93288221
SUCCESS APB: APB second cycle             93288321
READ: reg_val =  82            93288420
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01010010            93288420
ACTUAL DATA = 01010010            93288420
MSR_REG_VAL = 01010000            93288420
MSR_REG_TEMP = 01010000            93288420
TESTBENCH: DIFF_COUNTER =           0            93288421
1. PR_DATA = 01010010	PSEL = 1            93288421
2. PR_DATA = 01010010	PSEL = 0            93288520
CONFIG_BIT = 1010            93288520
SUCCESS  : Model control inputs getting reflected in MSR            93288520
GEN_COUNTER =         673            93288536
TESTBENCH: DIFF_COUNTER =           1            93288536
MSR_REG_VAL = 10111110            93288536
MSR_REG_TEMP = 10111110            93288536




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         672            93288670
SUCCESS APB: APB first cycle             93288721
SUCCESS APB: APB second cycle             93288821
READ: reg_val = 190            93288920
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10111110            93288920
ACTUAL DATA = 10111110            93288920
MSR_REG_VAL = 10110000            93288920
MSR_REG_TEMP = 10110000            93288920
TESTBENCH: DIFF_COUNTER =           0            93288921
1. PR_DATA = 10111110	PSEL = 1            93288921
2. PR_DATA = 10111110	PSEL = 0            93289020
CONFIG_BIT = 0100            93289020
SUCCESS  : Model control inputs getting reflected in MSR            93289020
GEN_COUNTER =         674            93289022
TESTBENCH: DIFF_COUNTER =           1            93289022
MSR_REG_VAL = 11100001            93289022
MSR_REG_TEMP = 11100001            93289022




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         673            93289170
SUCCESS APB: APB first cycle             93289221
SUCCESS APB: APB second cycle             93289321
READ: reg_val = 225            93289420
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11100001            93289420
ACTUAL DATA = 11100001            93289420
MSR_REG_VAL = 11100000            93289420
MSR_REG_TEMP = 11100000            93289420
TESTBENCH: DIFF_COUNTER =           0            93289421
1. PR_DATA = 11100001	PSEL = 1            93289421
2. PR_DATA = 11100001	PSEL = 0            93289520
CONFIG_BIT = 0001            93289520
SUCCESS  : Model control inputs getting reflected in MSR            93289520
GEN_COUNTER =         675            93289562
TESTBENCH: DIFF_COUNTER =           1            93289562
MSR_REG_VAL = 00101100            93289562
MSR_REG_TEMP = 00101100            93289562




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         674            93289670
SUCCESS APB: APB first cycle             93289721
SUCCESS APB: APB second cycle             93289821
READ: reg_val =  44            93289920
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00101100            93289920
ACTUAL DATA = 00101100            93289920
MSR_REG_VAL = 00100000            93289920
MSR_REG_TEMP = 00100000            93289920
TESTBENCH: DIFF_COUNTER =           0            93289921
1. PR_DATA = 00101100	PSEL = 1            93289921
2. PR_DATA = 00101100	PSEL = 0            93290020
CONFIG_BIT = 1101            93290020
SUCCESS  : Model control inputs getting reflected in MSR            93290020
GEN_COUNTER =         676            93290020
TESTBENCH: DIFF_COUNTER =           1            93290020




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         675            93290170
SUCCESS APB: APB first cycle             93290221
SUCCESS APB: APB second cycle             93290321
READ: reg_val =  32            93290420
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00100000            93290420
ACTUAL DATA = 00100000            93290420
TESTBENCH: DIFF_COUNTER =           0            93290421
SUCCESS : Delta fields are getting default values (Low) afret MSR Read            93290421
GEN_COUNTER =         677            93290421
TESTBENCH: DIFF_COUNTER =           1            93290421
MSR_REG_VAL = 11111001            93290421
MSR_REG_TEMP = 11111001            93290421




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         676            93290570
SUCCESS APB: APB first cycle             93290621
SUCCESS APB: APB second cycle             93290721
READ: reg_val = 249            93290820
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111001            93290820
ACTUAL DATA = 11111001            93290820
MSR_REG_VAL = 11110000            93290820
MSR_REG_TEMP = 11110000            93290820
TESTBENCH: DIFF_COUNTER =           0            93290821
GEN_COUNTER =         678            93290821
TESTBENCH: DIFF_COUNTER =           1            93290821




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         677            93290970
SUCCESS APB: APB first cycle             93291021
SUCCESS APB: APB second cycle             93291121
READ: reg_val = 240            93291220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11110000            93291220
ACTUAL DATA = 11110000            93291220
TESTBENCH: DIFF_COUNTER =           0            93291221
MSR_REG_VAL = 00001111            93291221
MSR_REG_TEMP = 00001111            93291221
GEN_COUNTER =         679            93291231
TESTBENCH: DIFF_COUNTER =           1            93291231




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         678            93291370
SUCCESS APB: APB first cycle             93291421
SUCCESS APB: APB second cycle             93291521
READ: reg_val =  15            93291620
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00001111            93291620
ACTUAL DATA = 00001111            93291620
MSR_REG_VAL = 00000000            93291620
MSR_REG_TEMP = 00000000            93291620
TESTBENCH: DIFF_COUNTER =           0            93291621
GEN_COUNTER =         680            93291621
TESTBENCH: DIFF_COUNTER =           1            93291621




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         679            93291770
SUCCESS APB: APB first cycle             93291821
SUCCESS APB: APB second cycle             93291921
READ: reg_val =   0            93292020
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00000000            93292020
ACTUAL DATA = 00000000            93292020
TESTBENCH: DIFF_COUNTER =           0            93292021
SUCCESS : MSR Delta fields stays LOW when no change in corresponding Modem Control input lines            93292021
GEN_COUNTER =         681            93292021
TESTBENCH: DIFF_COUNTER =           1            93292021
MSR_REG_VAL = 11111011            93292021
MSR_REG_TEMP = 11111011            93292021




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         680            93292170
SUCCESS APB: APB first cycle             93292221
SUCCESS APB: APB second cycle             93292321
READ: reg_val = 251            93292420
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111011            93292420
ACTUAL DATA = 11111011            93292420
MSR_REG_VAL = 11110000            93292420
MSR_REG_TEMP = 11110000            93292420
TESTBENCH: DIFF_COUNTER =           0            93292421
GEN_COUNTER =         682            93292421
TESTBENCH: DIFF_COUNTER =           1            93292421
MSR_REG_VAL = 00001111            93292421
MSR_REG_TEMP = 00001111            93292421




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         681            93292570
SUCCESS APB: APB first cycle             93292621
SUCCESS APB: APB second cycle             93292721
READ: reg_val =  15            93292820
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00001111            93292820
ACTUAL DATA = 00001111            93292820
MSR_REG_VAL = 00000000            93292820
MSR_REG_TEMP = 00000000            93292820
TESTBENCH: DIFF_COUNTER =           0            93292821
GEN_COUNTER =         683            93292821
TESTBENCH: DIFF_COUNTER =           1            93292821




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         682            93292970
SUCCESS APB: APB first cycle             93293021
SUCCESS APB: APB second cycle             93293121
READ: reg_val =   0            93293220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00000000            93293220
ACTUAL DATA = 00000000            93293220
TESTBENCH: DIFF_COUNTER =           0            93293221
GEN_COUNTER =         684            93293221
TESTBENCH: DIFF_COUNTER =           1            93293221
MSR_REG_VAL = 11111011            93293221
MSR_REG_TEMP = 11111011            93293221




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         683            93293370
SUCCESS APB: APB first cycle             93293421
SUCCESS APB: APB second cycle             93293521
READ: reg_val = 251            93293620
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111011            93293620
ACTUAL DATA = 11111011            93293620
MSR_REG_VAL = 11110000            93293620
MSR_REG_TEMP = 11110000            93293620
TESTBENCH: DIFF_COUNTER =           0            93293621
SUCCESS : MSR Delta fields gives correct status when data changes in their corresponding Modem Control input lines            93293621
random_object_id=          6            93293720
INFO  @ 93293720ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          6
QUEUE_SIZE =           6            93293720
IIR_REG_VAL = 11000001            93293720
IIR_REG_TEMP = 11000001            93293720
COLLECTING IIR COVERAGE            93293720
IIR[3:1] = 000            93293720
IER_REG_VAL = 00000000            93293720
IER_REG_TEMP = 00000000            93293720
MCR_REG_VAL = 00000000            93293720
MCR_REG_TEMP = 00000000            93293720
MSR_REG_VAL = 00000000            93293720
MSR_REG_TEMP = 00000000            93293720
ERROR: UART_FRAME_TRANSMIT: TXRDYn InACTIVE after Reset -> 93293828
GEN_COUNTER =         685            93293828
Data = 10000000            93293828
Mask = 00011111            93293828
config Data = 01011101            93293828
config Data = 10011101            93293828
BAUD_VALUE =       19200
GEN_COUNTER =         686            93293828
Data = 00111100            93293828
Mask = 00000000            93293828
config Data = 11101101            93293828
config Data = 00111100            93293828
GEN_COUNTER =         687            93293828
Data = 00000000            93293828
Mask = 00000000            93293828
config Data = 10110000            93293828
config Data = 00000000            93293828
GEN_COUNTER =         688            93293828
Data = 00011111            93293828
Mask = 00011111            93293828
config Data = 10101110            93293828
config Data = 00001110            93293828
GEN_COUNTER =         689            93293828
Data = 00000100            93293828
Mask = 00011011            93293828
config Data = 00000001            93293828
config Data = 00000101            93293828
GEN_COUNTER =         690            93293828
Data = 00000101            93293828
Mask = 11110010            93293828
config Data = 01011100            93293828
config Data = 01010101            93293828
TESTBENCH: DIFF_COUNTER =           6            93293828




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
MSR_REG_VAL = 11111011            93293920
MSR_REG_TEMP = 11111011            93293920
Driver counter =         684            93293970
SUCCESS APB: APB first cycle             93294021
SUCCESS APB: APB second cycle             93294121




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at             93294220
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10011101
DLAB = 0
addr_offst = 00            93294220
write_reg: wr_data	=	10011101
byte_en	=	0001
Update bit fields            93294220
TESTBENCH: DIFF_COUNTER =           5            93294220
LCR_REG_VAL = 10011101            93294220
LCR_REG_TEMP = 10011101            93294220
Driver counter =         685            93294270
SUCCESS APB: APB first cycle             93294321
SUCCESS APB: APB second cycle             93294421




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             93294520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00111100
DLAB = 1
addr_offst = 00            93294520
write_reg: wr_data	=	00111100
byte_en	=	0001
Update bit fields            93294520
TESTBENCH: DIFF_COUNTER =           4            93294520
DLL_REG_VAL = 00111100            93294520
DLL_REG_TEMP = 00111100            93294520
DLL, DLM has changed            93294520
Driver counter =         686            93294570
SUCCESS APB: APB first cycle             93294621
SUCCESS APB: APB second cycle             93294721




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             93294820
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            93294820
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            93294820
TESTBENCH: DIFF_COUNTER =           3            93294820
Driver counter =         687            93294870
SUCCESS APB: APB first cycle             93294921
SUCCESS APB: APB second cycle             93295021




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             93295120
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00001110
DLAB = 1
addr_offst = 00            93295120
write_reg: wr_data	=	00001110
byte_en	=	0001
Update bit fields            93295120
TESTBENCH: DIFF_COUNTER =           2            93295120
LCR_REG_VAL = 00001110            93295120
LCR_REG_TEMP = 00001110            93295120
Driver counter =         688            93295170
SUCCESS APB: APB first cycle             93295221
SUCCESS APB: APB second cycle             93295321




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             93295420
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00000101
DLAB = 0
addr_offst = 00            93295420
write_reg: wr_data	=	00000101
byte_en	=	0001
Update bit fields            93295420
TESTBENCH: DIFF_COUNTER =           1            93295420
LCR_REG_VAL = 00000101            93295420
LCR_REG_TEMP = 00000101            93295420
Driver counter =         689            93295470
SUCCESS APB: APB first cycle             93295521
SUCCESS APB: APB second cycle             93295621
Updating Regmap at             93295720
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 01010101
DLAB = 0
addr_offst = 00            93295720
write_reg: wr_data	=	01010101
byte_en	=	0001
Update bit fields            93295720
TESTBENCH: DIFF_COUNTER =           0            93295720
FCR_REG_VAL = 01000101            93295720
FCR_REG_TEMP = 01000101            93295720
INFO  @ 93295772ns : $unit_0x68a90024.uart_mode0.start	:	SUCCESS: XMIT FIFO CLEARED on XMIT FIFO RESET
INFO  @ 93295772ns : $unit_0x68a90024.uart_mode0.start	:	SUCCESS: THRE SET due to XMIT FIFO CLEAR
INFO  @ 93295772ns : $unit_0x68a90024.uart_mode0.start	:	SUCCESS: TXRDY goes Active on clearing XMIT FIFO
GEN_COUNTER =         691            93295772
Data = 00000001            93295772
Mask = 11110010            93295772
config Data = 10000011            93295772
config Data = 10000011            93295772
TESTBENCH: DIFF_COUNTER =           1            93295772




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         690            93295870
SUCCESS APB: APB first cycle             93295921
SUCCESS APB: APB second cycle             93296021
Updating Regmap at             93296120
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 10000011
DLAB = 0
addr_offst = 00            93296120
write_reg: wr_data	=	10000011
byte_en	=	0001
Update bit fields            93296120
TESTBENCH: DIFF_COUNTER =           0            93296120
FCR_REG_VAL = 10000011            93296120
FCR_REG_TEMP = 10000011            93296120
GEN_COUNTER =         692            93296150
Data = 00000001            93296150
Mask = 11110010            93296150
config Data = 01101100            93296150
config Data = 01100001            93296150
TESTBENCH: DIFF_COUNTER =           1            93296150




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         691            93296270
SUCCESS APB: APB first cycle             93296321
SUCCESS APB: APB second cycle             93296421
Updating Regmap at             93296520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01100001
DLAB = 0
addr_offst = 00            93296520
write_reg: wr_data	=	01100001
byte_en	=	0001
Update bit fields            93296520
data is 01100001
TESTBENCH: DIFF_COUNTER =           0            93296520
LSR_REG_VAL = 00000000            93296520
LSR_REG_TEMP = 00000000            93296520
INFO  @ 93296582ns : $unit_0x68a90024.uart_mode0.start	:	SUCCESS: TXRDYn goes inActive on writing to XMIT_FIFO
INFO  @ 93301388ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
LSR_REG_VAL = 00100000            93301442
LSR_REG_TEMP = 00100000            93301442
INFO  @ 93301520ns : $unit_0x68a90024.uart_mode0.start	:	SUCCESS: TXRDY goes Active on clearing XMIT FIFO
random_object_id=         12            93301604
INFO  @ 93301604ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=         12
QUEUE_SIZE =           7            93301604
GEN_COUNTER =         693            93301604
Data = 10000000            93301604
Mask = 00011111            93301604
config Data = 11011011            93301604
config Data = 10011011            93301604
BAUD_VALUE =       19200
GEN_COUNTER =         694            93301604
Data = 00111100            93301604
Mask = 00000000            93301604
config Data = 10100110            93301604
config Data = 00111100            93301604
GEN_COUNTER =         695            93301604
Data = 00000000            93301604
Mask = 00000000            93301604
config Data = 00000011            93301604
config Data = 00000000            93301604
GEN_COUNTER =         696            93301604
Data = 00011111            93301604
Mask = 00011111            93301604
config Data = 10100110            93301604
config Data = 00000110            93301604
GEN_COUNTER =         697            93301604
Data = 00001111            93301604
Mask = 11110000            93301604
config Data = 10010010            93301604
config Data = 10011111            93301604
GEN_COUNTER =         698            93301604
TESTBENCH: DIFF_COUNTER =           6            93301604




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

GEN_COUNTER =         699            93301658
TESTBENCH: DIFF_COUNTER =           7            93301658
MSR_REG_VAL = 10011111            93301658
MSR_REG_TEMP = 10011111            93301658
Driver counter =         692            93301670
SUCCESS APB: APB first cycle             93301721
SUCCESS APB: APB second cycle             93301821




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Updating Regmap at             93301920
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10011011
DLAB = 0
addr_offst = 00            93301920
write_reg: wr_data	=	10011011
byte_en	=	0001
Update bit fields            93301920
TESTBENCH: DIFF_COUNTER =           6            93301920
LCR_REG_VAL = 10011011            93301920
LCR_REG_TEMP = 10011011            93301920
Driver counter =         693            93301970
SUCCESS APB: APB first cycle             93302021
SUCCESS APB: APB second cycle             93302121




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at             93302220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00111100
DLAB = 1
addr_offst = 00            93302220
write_reg: wr_data	=	00111100
byte_en	=	0001
Update bit fields            93302220
TESTBENCH: DIFF_COUNTER =           5            93302220
Driver counter =         694            93302270
SUCCESS APB: APB first cycle             93302321
SUCCESS APB: APB second cycle             93302421




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             93302520
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            93302520
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            93302520
TESTBENCH: DIFF_COUNTER =           4            93302520
Driver counter =         695            93302570
SUCCESS APB: APB first cycle             93302621
SUCCESS APB: APB second cycle             93302721




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             93302820
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00000110
DLAB = 1
addr_offst = 00            93302820
write_reg: wr_data	=	00000110
byte_en	=	0001
Update bit fields            93302820
TESTBENCH: DIFF_COUNTER =           3            93302820
LCR_REG_VAL = 00000110            93302820
LCR_REG_TEMP = 00000110            93302820
Driver counter =         696            93302870
SUCCESS APB: APB first cycle             93302921
SUCCESS APB: APB second cycle             93303021




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             93303120
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 10011111
DLAB = 0
addr_offst = 00            93303120
write_reg: wr_data	=	10011111
byte_en	=	0001
Update bit fields            93303120
TESTBENCH: DIFF_COUNTER =           2            93303120
IER_REG_VAL = 00001111            93303120
IER_REG_TEMP = 00001111            93303120
IIR_REG_VAL = 11000010            93303120
IIR_REG_TEMP = 11000010            93303120
COLLECTING IIR COVERAGE            93303120
IIR[3:1] = 001            93303120
Driver counter =         697            93303170
SUCCESS APB: APB first cycle             93303221
SUCCESS APB: APB second cycle             93303321
READ: reg_val = 159            93303420
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10011111            93303420
ACTUAL DATA = 10011111            93303420
MSR_REG_VAL = 10010000            93303420
MSR_REG_TEMP = 10010000            93303420




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

TESTBENCH: DIFF_COUNTER =           1            93303421
Driver counter =         698            93303470
SUCCESS APB: APB first cycle             93303521
SUCCESS APB: APB second cycle             93303621
READ: reg_val = 194            93303720
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000010            93303720
ACTUAL DATA = 11000010            93303720
TESTBENCH: DIFF_COUNTER =           0            93303721
GEN_COUNTER =         700            93303721
TESTBENCH: DIFF_COUNTER =           1            93303721




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         699            93303870
SUCCESS APB: APB first cycle             93303921
SUCCESS APB: APB second cycle             93304021
READ: reg_val = 144            93304120
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10010000            93304120
ACTUAL DATA = 10010000            93304120
TESTBENCH: DIFF_COUNTER =           0            93304121
GEN_COUNTER =         701            93304121
TESTBENCH: DIFF_COUNTER =           1            93304121
GEN_COUNTER =         702            93304142
TESTBENCH: DIFF_COUNTER =           2            93304142
MSR_REG_VAL = 10100011            93304142
MSR_REG_TEMP = 10100011            93304142




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Driver counter =         700            93304270
SUCCESS APB: APB first cycle             93304321
SUCCESS APB: APB second cycle             93304421
READ: reg_val = 163            93304520
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10100011            93304520
ACTUAL DATA = 10100011            93304520
MSR_REG_VAL = 10100000            93304520
MSR_REG_TEMP = 10100000            93304520




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

TESTBENCH: DIFF_COUNTER =           1            93304521
Driver counter =         701            93304570
SUCCESS APB: APB first cycle             93304621
SUCCESS APB: APB second cycle             93304721
READ: reg_val = 194            93304820
ERROR FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000010            93304820
ACTUAL DATA = 11000000            93304820
TESTBENCH: DIFF_COUNTER =           0            93304821
GEN_COUNTER =         703            93304821
Data = 00000000            93304821
Mask = 00111101            93304821
config Data = 11100011            93304821
config Data = 00100001            93304821
TESTBENCH: DIFF_COUNTER =           1            93304821
FRAME_COUNT =           1            93304821
PAR_VAL = 0            93304821
CHARACTER FRAME TIME =          10            93304821
CHARACTER LENGTH = 10            93304821
***** Starting detection on Receiver side *****93304821




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         702            93304970
SUCCESS APB: APB first cycle             93305021
SUCCESS APB: APB second cycle             93305121
Updating Regmap at             93305220
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 00100001
DLAB = 0
addr_offst = 00            93305220
write_reg: wr_data	=	00100001
byte_en	=	0001
Update bit fields            93305220
TESTBENCH: DIFF_COUNTER =           0            93305220
FCR_REG_VAL = 00000001            93305220
FCR_REG_TEMP = 00000001            93305220
SUCCESS: tx_Start bit detected after 8 cycles93328496
INFO  @ 93328496ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
SUCCESS: rx_Start bit detected after 8 cycles93328496
**** Initiate capturing frame bits ***********93328496
TRANSMISSION without parity ->             93691376
Receiving frame without parity	->	93691376
INFO  @ 93795056ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
SUCCESS: STOP bit detected            93795056
addr_offst = 00            93795056
write_reg: wr_data	=	10110100
byte_en	=	0001
Update bit fields            93795056
data is 10110100

IIR_REG_VAL = 11000100            93795056
IIR_REG_TEMP = 11000100            93795056
COLLECTING IIR COVERAGE            93795056
IIR[3:1] = 010            93795056
LSR_REG_VAL = 00100001            93795110
LSR_REG_TEMP = 00100001            93795110
FRAME_COUNT =           2            93820976
PAR_VAL = 1            93820976
CHARACTER FRAME TIME =          10            93820976
CHARACTER LENGTH = 10            93820976
INFO  @ 93820976ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 11000010
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 93820976ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 93820976ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	11000010
INFO  @ 93820976ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	194
INFO  @ 93820976ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	11000010
INFO  @ 93820976ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	194
***** Starting detection on Receiver side *****93820976
LSR_REG_VAL = 01100001            93820976
LSR_REG_TEMP = 01100001            93820976
GEN_COUNTER =         704            93824216
TESTBENCH: DIFF_COUNTER =           1            93824216




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         703            93824270
SUCCESS APB: APB first cycle             93824321
SUCCESS APB: APB second cycle             93824421
READ: reg_val = 196            93824520
ERROR FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000100            93824520
ACTUAL DATA = 11000001            93824520
TESTBENCH: DIFF_COUNTER =           0            93824521
GEN_COUNTER =         705            93824521
TESTBENCH: DIFF_COUNTER =           1            93824521




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         704            93824670
SUCCESS APB: APB first cycle             93824721
SUCCESS APB: APB second cycle             93824821
ERROR FROM MONITOR	:	RCVR REGISTER MATCH
EXPECTED DATA = 10110100            93824920
ACTUAL DATA = 01011010            93824920
IIR_REG_VAL = 11000010            93824920
IIR_REG_TEMP = 11000010            93824920
COLLECTING IIR COVERAGE            93824920
IIR[3:1] = 001            93824920
TESTBENCH: DIFF_COUNTER =           0            93824921
GEN_COUNTER =         706            93824921
TESTBENCH: DIFF_COUNTER =           1            93824921
LSR_REG_VAL = 01100000            93824972
LSR_REG_TEMP = 01100000            93824972




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         705            93825070
SUCCESS APB: APB first cycle             93825121
SUCCESS APB: APB second cycle             93825221
READ: reg_val = 194            93825320
ERROR FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000010            93825320
ACTUAL DATA = 11000100            93825320
TESTBENCH: DIFF_COUNTER =           0            93825321
random_object_id=          9            93825404
INFO  @ 93825404ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          9
QUEUE_SIZE =           8            93825404
LCR_REG_VAL = 00000000            93825420
LCR_REG_TEMP = 00000000            93825420
IIR_REG_VAL = 11000001            93825420
IIR_REG_TEMP = 11000001            93825420
COLLECTING IIR COVERAGE            93825420
IIR[3:1] = 000            93825420
IER_REG_VAL = 00000000            93825420
IER_REG_TEMP = 00000000            93825420
MSR_REG_VAL = 00000000            93825420
MSR_REG_TEMP = 00000000            93825420
DLL_REG_VAL = 00000000            93825420
DLL_REG_TEMP = 00000000            93825420
DLL, DLM has changed            93825420
GEN_COUNTER =         707            93825520
Data = 10000000            93825520
Mask = 00011111            93825520
config Data = 11101001            93825520
config Data = 10001001            93825520
BAUD_VALUE =       19200
GEN_COUNTER =         708            93825520
Data = 00111100            93825520
Mask = 00000000            93825520
config Data = 11101010            93825520
config Data = 00111100            93825520
GEN_COUNTER =         709            93825520
Data = 00000000            93825520
Mask = 00000000            93825520
config Data = 10100011            93825520
config Data = 00000000            93825520
GEN_COUNTER =         710            93825520
Data = 00011111            93825520
Mask = 00011111            93825520
config Data = 10101011            93825520
config Data = 00001011            93825520
GEN_COUNTER =         711            93825520
Data = 00011111            93825520
Mask = 00011111            93825520
config Data = 00110110            93825520
config Data = 00010110            93825520
GEN_COUNTER =         712            93825520
Data = 11111101            93825520
Mask = 11111101            93825520
config Data = 11110001            93825520
config Data = 11110001            93825520
GEN_COUNTER =         713            93825520
Data = 00000100            93825520
Mask = 00000000            93825520
config Data = 01010111            93825520
config Data = 00000100            93825520
TESTBENCH: DIFF_COUNTER =           7            93825520




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 1
REG:DCDn = 1
REG:CTSn = 0
REG:DSRn = 1
REG:RIn = 0
MSR_REG_VAL = 10101111            93825620
MSR_REG_TEMP = 10101111            93825620
Driver counter =         706            93825670
SUCCESS APB: APB first cycle             93825721
SUCCESS APB: APB second cycle             93825821




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Updating Regmap at             93825920
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10001001
DLAB = 0
addr_offst = 00            93825920
write_reg: wr_data	=	10001001
byte_en	=	0001
Update bit fields            93825920
TESTBENCH: DIFF_COUNTER =           6            93825920
LCR_REG_VAL = 10001001            93825920
LCR_REG_TEMP = 10001001            93825920
Driver counter =         707            93825970
SUCCESS APB: APB first cycle             93826021
SUCCESS APB: APB second cycle             93826121




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at             93826220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00111100
DLAB = 1
addr_offst = 00            93826220
write_reg: wr_data	=	00111100
byte_en	=	0001
Update bit fields            93826220
TESTBENCH: DIFF_COUNTER =           5            93826220
DLL_REG_VAL = 00111100            93826220
DLL_REG_TEMP = 00111100            93826220
DLL, DLM has changed            93826220
Driver counter =         708            93826270
SUCCESS APB: APB first cycle             93826321
SUCCESS APB: APB second cycle             93826421




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             93826520
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            93826520
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            93826520
TESTBENCH: DIFF_COUNTER =           4            93826520
Driver counter =         709            93826570
SUCCESS APB: APB first cycle             93826621
SUCCESS APB: APB second cycle             93826721




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             93826820
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00001011
DLAB = 1
addr_offst = 00            93826820
write_reg: wr_data	=	00001011
byte_en	=	0001
Update bit fields            93826820
TESTBENCH: DIFF_COUNTER =           3            93826820
LCR_REG_VAL = 00001011            93826820
LCR_REG_TEMP = 00001011            93826820
Driver counter =         710            93826870
SUCCESS APB: APB first cycle             93826921
SUCCESS APB: APB second cycle             93827021




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             93827120
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00010110
DLAB = 0
addr_offst = 00            93827120
write_reg: wr_data	=	00010110
byte_en	=	0001
Update bit fields            93827120
TESTBENCH: DIFF_COUNTER =           2            93827120
LCR_REG_VAL = 00010110            93827120
LCR_REG_TEMP = 00010110            93827120
Driver counter =         711            93827170
SUCCESS APB: APB first cycle             93827221
SUCCESS APB: APB second cycle             93827321




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             93827420
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 11110001
DLAB = 0
addr_offst = 00            93827420
write_reg: wr_data	=	11110001
byte_en	=	0001
Update bit fields            93827420
TESTBENCH: DIFF_COUNTER =           1            93827420
FCR_REG_VAL = 11000001            93827420
FCR_REG_TEMP = 11000001            93827420
Driver counter =         712            93827470
SUCCESS APB: APB first cycle             93827521
SUCCESS APB: APB second cycle             93827621
Updating Regmap at             93827720
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000100
DLAB = 0
addr_offst = 00            93827720
write_reg: wr_data	=	00000100
byte_en	=	0001
Update bit fields            93827720
TESTBENCH: DIFF_COUNTER =           0            93827720
IER_REG_VAL = 00000100            93827720
IER_REG_TEMP = 00000100            93827720
SUCCESS: rx_Start bit detected after 8 cycles93846032
**** Initiate capturing frame bits ***********93846032
Receiving frame without parity	->	94208912
SUCCESS: STOP bit detected            94312592
addr_offst = 00            94312592
write_reg: wr_data	=	01010010
byte_en	=	0001
Update bit fields            94312592
data is 01010010

LSR_REG_VAL = 01100001            94312646
LSR_REG_TEMP = 01100001            94312646
FRAME_COUNT =           3            94338512
PAR_VAL = 0            94338512
CHARACTER FRAME TIME =          10            94338512
CHARACTER LENGTH = 10            94338512
***** Starting detection on Receiver side *****94338512
SUCCESS: rx_Start bit detected after 8 cycles94364432
**** Initiate capturing frame bits ***********94364432
Receiving frame without parity	->	94727312
SUCCESS: STOP bit detected            94830992
addr_offst = 00            94830992
write_reg: wr_data	=	10100100
byte_en	=	0001
Update bit fields            94830992
data is 10100100

FRAME_COUNT =           4            94856912
PAR_VAL = 0            94856912
CHARACTER FRAME TIME =          10            94856912
CHARACTER LENGTH = 10            94856912
***** Starting detection on Receiver side *****94856912
SUCCESS: rx_Start bit detected after 8 cycles94882832
**** Initiate capturing frame bits ***********94882832
Receiving frame without parity	->	95245712
SUCCESS: STOP bit detected            95349392
addr_offst = 00            95349392
write_reg: wr_data	=	11101010
byte_en	=	0001
Update bit fields            95349392
data is 11101010

FRAME_COUNT =           5            95375312
PAR_VAL = 0            95375312
CHARACTER FRAME TIME =          10            95375312
CHARACTER LENGTH = 10            95375312
***** Starting detection on Receiver side *****95375312
SUCCESS: rx_Start bit detected after 8 cycles95401232
**** Initiate capturing frame bits ***********95401232
Receiving frame without parity	->	95764112
SUCCESS: STOP bit detected            95867792
addr_offst = 00            95867792
write_reg: wr_data	=	00101010
byte_en	=	0001
Update bit fields            95867792
data is 00101010

FRAME_COUNT =           6            95893712
PAR_VAL = 0            95893712
CHARACTER FRAME TIME =          10            95893712
CHARACTER LENGTH = 10            95893712
***** Starting detection on Receiver side *****95893712
SUCCESS: rx_Start bit detected after 8 cycles95919632
**** Initiate capturing frame bits ***********95919632
Receiving frame without parity	->	96282512
SUCCESS: STOP bit detected            96386192
addr_offst = 00            96386192
write_reg: wr_data	=	00111110
byte_en	=	0001
Update bit fields            96386192
data is 00111110

FRAME_COUNT =           7            96412112
PAR_VAL = 1            96412112
CHARACTER FRAME TIME =          10            96412112
CHARACTER LENGTH = 10            96412112
***** Starting detection on Receiver side *****96412112
SUCCESS: rx_Start bit detected after 8 cycles96438032
**** Initiate capturing frame bits ***********96438032
Receiving frame without parity	->	96800912
SUCCESS: STOP bit detected            96904592
addr_offst = 00            96904592
write_reg: wr_data	=	11110010
byte_en	=	0001
Update bit fields            96904592
data is 11110010

FRAME_COUNT =           8            96930512
PAR_VAL = 0            96930512
CHARACTER FRAME TIME =          10            96930512
CHARACTER LENGTH = 10            96930512
***** Starting detection on Receiver side *****96982352
SUCCESS: rx_Start bit detected after 8 cycles97008272
**** Initiate capturing frame bits ***********97008272
Receiving frame without parity	->	97371152
FRAME_COUNT =           9            97448912
PAR_VAL = 0            97448912
CHARACTER FRAME TIME =          10            97448912
CHARACTER LENGTH = 10            97448912
ERROR: FRAMING ERROR detected            97474832
addr_offst = 00            97474832
write_reg: wr_data	=	11000100
byte_en	=	0001
Update bit fields            97474832
data is 11000100

LSR_REG_VAL = 11101001            97474832
LSR_REG_TEMP = 11101001            97474832
IIR_REG_VAL = 11000110            97474832
IIR_REG_TEMP = 11000110            97474832
COLLECTING IIR COVERAGE            97474832
IIR[3:1] = 011            97474832
***** Starting detection on Receiver side *****97552592
SUCCESS: rx_Start bit detected after 8 cycles97578512
**** Initiate capturing frame bits ***********97578512
Receiving frame without parity	->	97941392
SUCCESS: STOP bit detected            98045072
addr_offst = 00            98045072
write_reg: wr_data	=	11101000
byte_en	=	0001
Update bit fields            98045072
data is 11101000

GEN_COUNTER =         714           100358432
Data = 00011111           100358432
Mask = 00011111           100358432
config Data = 10000111           100358432
config Data = 00000111           100358432
TESTBENCH: DIFF_COUNTER =           1           100358432
FRAME_COUNT =           1           100358432
PAR_VAL = 1           100358432
CHARACTER FRAME TIME =          10           100358432
CHARACTER LENGTH = 10           100358432
***** Starting detection on Receiver side *****100358432




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         713           100358570
SUCCESS APB: APB first cycle            100358621
SUCCESS APB: APB second cycle            100358721
Updating Regmap at            100358820
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00000111
DLAB = 0
addr_offst = 00           100358820
write_reg: wr_data	=	00000111
byte_en	=	0001
Update bit fields           100358820
TESTBENCH: DIFF_COUNTER =           0           100358820
LCR_REG_VAL = 00000111           100358820
LCR_REG_TEMP = 00000111           100358820
SUCCESS: rx_Start bit detected after 8 cycles100384352
**** Initiate capturing frame bits ***********100384352
Receiving frame without parity	->	100799072
FRAME_COUNT =           2           100876832
PAR_VAL = 1           100876832
CHARACTER FRAME TIME =          11           100876832
CHARACTER LENGTH = 11           100876832
fifo top :          7
addr_offst = 00           100880072
write_reg: wr_data	=	01010010
byte_en	=	0001
Update bit fields           100880072
data is 01010010
GEN_COUNTER =         715           100880072
TESTBENCH: DIFF_COUNTER =           1           100880072




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         714           100880170
SUCCESS APB: APB first cycle            100880221
SUCCESS APB: APB second cycle            100880321
ERROR FROM MONITOR	:	RCVR REGISTER MATCH
EXPECTED DATA = 10100100           100880420
ACTUAL DATA = 00101001           100880420
TESTBENCH: DIFF_COUNTER =           0           100880421
uart_data : 00101001  vs BFM_data: 01010010           100880421
ERROR: FRAMING ERROR detected           100902752
addr_offst = 00           100902752
write_reg: wr_data	=	10100101
byte_en	=	0001
Update bit fields           100902752
data is 10100101

***** Starting detection on Receiver side *****100974032
SUCCESS: rx_Start bit detected after 8 cycles100999952
**** Initiate capturing frame bits ***********100999952
fifo top :          7
addr_offst = 00           101401712
write_reg: wr_data	=	11101010
byte_en	=	0001
Update bit fields           101401712
data is 11101010
GEN_COUNTER =         716           101401712
TESTBENCH: DIFF_COUNTER =           1           101401712




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         715           101401770
SUCCESS APB: APB first cycle            101401821
SUCCESS APB: APB second cycle            101401921
ERROR FROM MONITOR	:	RCVR REGISTER MATCH
EXPECTED DATA = 00101010           101402020
ACTUAL DATA = 01010010           101402020
TESTBENCH: DIFF_COUNTER =           0           101402021
uart_data : 01010010  vs BFM_data: 11101010           101402021
-----------------------------------------------------------------
Dut Error @ 101402021ns : $unit_0x68a90024.uart_error_injection_tc.start	:
ERROR: UART is NOT sampling data at the 8th B_CLK
-----------------------------------------------------------------

random_object_id=          3           101402090
INFO  @ 101402090ns : $unit_0x68a90024.uart_test.create_test_object	:	Generating Timeout Testcase Object
INFO  @ 101402090ns : $unit_0x68a90024.uart_test.create_test_object	:	Created Timeout Testcase Object
INFO  @ 101402090ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          3
QUEUE_SIZE =           9           101402090
LCR_REG_VAL = 00000000           101402120
LCR_REG_TEMP = 00000000           101402120
LSR_REG_VAL = 01100000           101402120
LSR_REG_TEMP = 01100000           101402120
FCR_REG_VAL = 00000001           101402120
FCR_REG_TEMP = 00000001           101402120
IIR_REG_VAL = 11000001           101402120
IIR_REG_TEMP = 11000001           101402120
COLLECTING IIR COVERAGE           101402120
IIR[3:1] = 000           101402120
IER_REG_VAL = 00000000           101402120
IER_REG_TEMP = 00000000           101402120
MSR_REG_VAL = 00000000           101402120
MSR_REG_TEMP = 00000000           101402120
DLL_REG_VAL = 00000000           101402120
DLL_REG_TEMP = 00000000           101402120
DLL, DLM has changed           101402120
GEN_COUNTER =         717           101402320
Data = 10000000           101402320
Mask = 00011111           101402320
config Data = 00011100           101402320
config Data = 10011100           101402320
BAUD_VALUE =       19200
GEN_COUNTER =         718           101402320
Data = 00111100           101402320
Mask = 00000000           101402320
config Data = 10010010           101402320
config Data = 00111100           101402320
GEN_COUNTER =         719           101402320
Data = 00000000           101402320
Mask = 00000000           101402320
config Data = 00011100           101402320
config Data = 00000000           101402320
GEN_COUNTER =         720           101402320
Data = 00011111           101402320
Mask = 00011111           101402320
config Data = 10111011           101402320
config Data = 00011011           101402320
LSR[0] is not Set after Reset -> 101402320
GEN_COUNTER =         721           101402320
Data = 01011111           101402320
Mask = 01011111           101402320
config Data = 00010000           101402320
config Data = 00010000           101402320
GEN_COUNTER =         722           101402320
Data = 00000101           101402320
Mask = 11111010           101402320
config Data = 01010110           101402320
config Data = 01010111           101402320
Trigger-level = 01000000           101402320
GEN_COUNTER =         723           101402320
Data = 01000001           101402320
Mask = 00111100           101402320
config Data = 00110111           101402320
config Data = 01110101           101402320
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 1
REG:DCDn = 1
REG:CTSn = 0
REG:DSRn = 1
REG:RIn = 0
TESTBENCH: DIFF_COUNTER =           7           101402320
MSR_REG_VAL = 10101111           101402320
MSR_REG_TEMP = 10101111           101402320




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

TESTCASE: DIFF_COUNTER =           7           101402420
Driver counter =         716           101402470
SUCCESS APB: APB first cycle            101402521
SUCCESS APB: APB second cycle            101402621




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Updating Regmap at            101402720
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10011100
DLAB = 0
addr_offst = 00           101402720
write_reg: wr_data	=	10011100
byte_en	=	0001
Update bit fields           101402720
TESTBENCH: DIFF_COUNTER =           6           101402720
LCR_REG_VAL = 10011100           101402720
LCR_REG_TEMP = 10011100           101402720
Driver counter =         717           101402770
SUCCESS APB: APB first cycle            101402821
SUCCESS APB: APB second cycle            101402921




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at            101403020
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00111100
DLAB = 1
addr_offst = 00           101403020
write_reg: wr_data	=	00111100
byte_en	=	0001
Update bit fields           101403020
TESTBENCH: DIFF_COUNTER =           5           101403020
DLL_REG_VAL = 00111100           101403020
DLL_REG_TEMP = 00111100           101403020
DLL, DLM has changed           101403020
Driver counter =         718           101403070
SUCCESS APB: APB first cycle            101403121
SUCCESS APB: APB second cycle            101403221




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at            101403320
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00           101403320
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields           101403320
TESTBENCH: DIFF_COUNTER =           4           101403320
Driver counter =         719           101403370
SUCCESS APB: APB first cycle            101403421
SUCCESS APB: APB second cycle            101403521




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at            101403620
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011011
DLAB = 1
addr_offst = 00           101403620
write_reg: wr_data	=	00011011
byte_en	=	0001
Update bit fields           101403620
TESTBENCH: DIFF_COUNTER =           3           101403620
LCR_REG_VAL = 00011011           101403620
LCR_REG_TEMP = 00011011           101403620
Driver counter =         720           101403670
SUCCESS APB: APB first cycle            101403721
SUCCESS APB: APB second cycle            101403821




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at            101403920
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00010000
DLAB = 0
addr_offst = 00           101403920
write_reg: wr_data	=	00010000
byte_en	=	0001
Update bit fields           101403920
TESTBENCH: DIFF_COUNTER =           2           101403920
LCR_REG_VAL = 00010000           101403920
LCR_REG_TEMP = 00010000           101403920
Driver counter =         721           101403970
SUCCESS APB: APB first cycle            101404021
SUCCESS APB: APB second cycle            101404121




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at            101404220
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 01010111
DLAB = 0
addr_offst = 00           101404220
write_reg: wr_data	=	01010111
byte_en	=	0001
Update bit fields           101404220
TESTBENCH: DIFF_COUNTER =           1           101404220
IER_REG_VAL = 00000111           101404220
IER_REG_TEMP = 00000111           101404220
IIR_REG_VAL = 11000010           101404220
IIR_REG_TEMP = 11000010           101404220
COLLECTING IIR COVERAGE           101404220
IIR[3:1] = 001           101404220
Driver counter =         722           101404270
SUCCESS APB: APB first cycle            101404321
SUCCESS APB: APB second cycle            101404421
Updating Regmap at            101404520
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 01110101
DLAB = 0
addr_offst = 00           101404520
write_reg: wr_data	=	01110101
byte_en	=	0001
Update bit fields           101404520
TESTBENCH: DIFF_COUNTER =           0           101404520
FCR_REG_VAL = 01000101           101404520
FCR_REG_TEMP = 01000101           101404520
REGMAP: CHAR_LENGTH =           7           101404520
TESTCASE TRIGGER_DEPTH =           4           101404520
TIMEOUT WAIT,           1 ->            101404520
TIMEOUT WAIT,           2 ->            101406626
TIMEOUT WAIT,           3 ->            101409866
Receiving frame without parity	->	101413106
TIMEOUT WAIT,           4 ->            101413106
TIMEOUT WAIT,           5 ->            101416346
TIMEOUT WAIT,           6 ->            101419586
TIMEOUT WAIT,           7 ->            101422826
TIMEOUT WAIT,           8 ->            101426066
TIMEOUT WAIT,           9 ->            101429306
TIMEOUT WAIT,          10 ->            101432546
TIMEOUT WAIT,          11 ->            101435786
TIMEOUT WAIT,          12 ->            101439026
TIMEOUT WAIT,          13 ->            101442266
FRAME_COUNT =           3           101445506
PAR_VAL = 1           101445506
CHARACTER FRAME TIME =           7           101445506
CHARACTER LENGTH = 00           101445506
TIMEOUT WAIT,          14 ->            101445506
TIMEOUT WAIT,          15 ->            101448746
TIMEOUT WAIT,          16 ->            101451986
TIMEOUT WAIT,          17 ->            101455226
TIMEOUT WAIT,          18 ->            101458466
TIMEOUT WAIT,          19 ->            101461706
TIMEOUT WAIT,          20 ->            101464946
TIMEOUT WAIT,          21 ->            101468186
TIMEOUT WAIT,          22 ->            101471426
TIMEOUT WAIT,          23 ->            101474666
TIMEOUT WAIT,          24 ->            101477906
TIMEOUT WAIT,          25 ->            101481146
TIMEOUT WAIT,          26 ->            101484386
TIMEOUT WAIT,          27 ->            101487626
TIMEOUT WAIT,          28 ->            101490866
TIMEOUT WAIT,          29 ->            101494106
TIMEOUT WAIT,          30 ->            101497346
TIMEOUT WAIT,          31 ->            101500586
TIMEOUT WAIT,          32 ->            101503826
TIMEOUT WAIT,          33 ->            101507066
TIMEOUT WAIT,          34 ->            101510306
TIMEOUT WAIT,          35 ->            101513546
ERROR: FRAMING ERROR detected           101516786
addr_offst = 00           101516786
write_reg: wr_data	=	11010100
byte_en	=	0001
Update bit fields           101516786
data is 11010100

TIMEOUT WAIT,          36 ->            101516786
LSR_REG_VAL = 11101000           101516786
LSR_REG_TEMP = 11101000           101516786
IIR_REG_VAL = 11000110           101516786
IIR_REG_TEMP = 11000110           101516786
COLLECTING IIR COVERAGE           101516786
IIR[3:1] = 011           101516786
LSR_REG_VAL = 11101001           101516840
LSR_REG_TEMP = 11101001           101516840
TIMEOUT WAIT,          37 ->            101520026
TIMEOUT WAIT,          38 ->            101523266
TIMEOUT WAIT,          39 ->            101526506
TIMEOUT WAIT,          40 ->            101529746
TIMEOUT WAIT,          41 ->            101532986
TIMEOUT WAIT,          42 ->            101536226
TIMEOUT WAIT,          43 ->            101539466
TIMEOUT WAIT,          44 ->            101542706
TIMEOUT WAIT,          45 ->            101545946
TIMEOUT WAIT,          46 ->            101549186
TIMEOUT WAIT,          47 ->            101552426
TIMEOUT WAIT,          48 ->            101555666
TIMEOUT WAIT,          49 ->            101558906
TIMEOUT WAIT,          50 ->            101562146
TIMEOUT WAIT,          51 ->            101565386
TIMEOUT WAIT,          52 ->            101568626
TIMEOUT WAIT,          53 ->            101571866
TIMEOUT WAIT,          54 ->            101575106
TIMEOUT WAIT,          55 ->            101578346
TIMEOUT WAIT,          56 ->            101581586
TIMEOUT WAIT,          57 ->            101584826
TIMEOUT WAIT,          58 ->            101588066
TIMEOUT WAIT,          59 ->            101591306
TIMEOUT WAIT,          60 ->            101594546
TIMEOUT WAIT,          61 ->            101597786
TIMEOUT WAIT,          62 ->            101601026
TIMEOUT WAIT,          63 ->            101604266
TIMEOUT WAIT,          64 ->            101607506
TIMEOUT WAIT,          65 ->            101610746
TIMEOUT WAIT,          66 ->            101613986
TIMEOUT WAIT,          67 ->            101617226
TIMEOUT WAIT,          68 ->            101620466
TIMEOUT WAIT,          69 ->            101623706
TIMEOUT WAIT,          70 ->            101626946
TIMEOUT WAIT,          71 ->            101630186
TIMEOUT WAIT,          72 ->            101633426
TIMEOUT WAIT,          73 ->            101636666
TIMEOUT WAIT,          74 ->            101639906
TIMEOUT WAIT,          75 ->            101643146
TIMEOUT WAIT,          76 ->            101646386
TIMEOUT WAIT,          77 ->            101649626
TIMEOUT WAIT,          78 ->            101652866
TIMEOUT WAIT,          79 ->            101656106
TIMEOUT WAIT,          80 ->            101659346
TIMEOUT WAIT,          81 ->            101662586
TIMEOUT WAIT,          82 ->            101665826
TIMEOUT WAIT,          83 ->            101669066
TIMEOUT WAIT,          84 ->            101672306
TIMEOUT WAIT,          85 ->            101675546
TIMEOUT WAIT,          86 ->            101678786
TIMEOUT WAIT,          87 ->            101682026
TIMEOUT WAIT,          88 ->            101685266
TIMEOUT WAIT,          89 ->            101688506
TIMEOUT WAIT,          90 ->            101691746
TIMEOUT WAIT,          91 ->            101694986
TIMEOUT WAIT,          92 ->            101698226
TIMEOUT WAIT,          93 ->            101701466
TIMEOUT WAIT,          94 ->            101704706
TIMEOUT WAIT,          95 ->            101707946
TIMEOUT WAIT,          96 ->            101711186
TIMEOUT WAIT,          97 ->            101714426
TIMEOUT WAIT,          98 ->            101717666
TIMEOUT WAIT,          99 ->            101720906
TIMEOUT WAIT,         100 ->            101724146
TIMEOUT WAIT,         101 ->            101727386
TIMEOUT WAIT,         102 ->            101730626
TIMEOUT WAIT,         103 ->            101733866
TIMEOUT WAIT,         104 ->            101737106
TIMEOUT WAIT,         105 ->            101740346
TIMEOUT WAIT,         106 ->            101743586
TIMEOUT WAIT,         107 ->            101746826
TIMEOUT WAIT,         108 ->            101750066
TIMEOUT WAIT,         109 ->            101753306
TIMEOUT WAIT,         110 ->            101756546
TIMEOUT WAIT,         111 ->            101759786
TIMEOUT WAIT,         112 ->            101763026
TIMEOUT WAIT,         113 ->            101766266
TIMEOUT WAIT,         114 ->            101769506
TIMEOUT WAIT,         115 ->            101772746
TIMEOUT WAIT,         116 ->            101775986
TIMEOUT WAIT,         117 ->            101779226
TIMEOUT WAIT,         118 ->            101782466
TIMEOUT WAIT,         119 ->            101785706
TIMEOUT WAIT,         120 ->            101788946
TIMEOUT WAIT,         121 ->            101792186
TIMEOUT WAIT,         122 ->            101795426
TIMEOUT WAIT,         123 ->            101798666
TIMEOUT WAIT,         124 ->            101801906
TIMEOUT WAIT,         125 ->            101805146
FRAME_COUNT =           4           101808386
PAR_VAL = 1           101808386
CHARACTER FRAME TIME =           7           101808386
CHARACTER LENGTH = 00           101808386
TIMEOUT WAIT,         126 ->            101808386
***** Starting detection on Receiver side *****101808386
TIMEOUT WAIT,         127 ->            101811626
TIMEOUT WAIT,         128 ->            101814866
TIMEOUT WAIT,         129 ->            101818106
TIMEOUT WAIT,         130 ->            101821346
TIMEOUT WAIT,         131 ->            101824586
TIMEOUT WAIT,         132 ->            101827826
TIMEOUT WAIT,         133 ->            101831066
TIMEOUT WAIT,         134 ->            101834306
SUCCESS: rx_Start bit detected after 8 cycles101834306
**** Initiate capturing frame bits ***********101834306
TIMEOUT WAIT,         135 ->            101837546
TIMEOUT WAIT,         136 ->            101840786
TIMEOUT WAIT,         137 ->            101844026
TIMEOUT WAIT,         138 ->            101847266
TIMEOUT WAIT,         139 ->            101850506
TIMEOUT WAIT,         140 ->            101853746
TIMEOUT WAIT,         141 ->            101856986
TIMEOUT WAIT,         142 ->            101860226
TIMEOUT WAIT,         143 ->            101863466
TIMEOUT WAIT,         144 ->            101866706
TIMEOUT WAIT,         145 ->            101869946
TIMEOUT WAIT,         146 ->            101873186
TIMEOUT WAIT,         147 ->            101876426
TIMEOUT WAIT,         148 ->            101879666
TIMEOUT WAIT,         149 ->            101882906
TIMEOUT WAIT,         150 ->            101886146
TIMEOUT WAIT,         151 ->            101889386
TIMEOUT WAIT,         152 ->            101892626
TIMEOUT WAIT,         153 ->            101895866
TIMEOUT WAIT,         154 ->            101899106
TIMEOUT WAIT,         155 ->            101902346
TIMEOUT WAIT,         156 ->            101905586
TIMEOUT WAIT,         157 ->            101908826
TIMEOUT WAIT,         158 ->            101912066
TIMEOUT WAIT,         159 ->            101915306
TIMEOUT WAIT,         160 ->            101918546
TIMEOUT WAIT,         161 ->            101921786
TIMEOUT WAIT,         162 ->            101925026
TIMEOUT WAIT,         163 ->            101928266
TIMEOUT WAIT,         164 ->            101931506
TIMEOUT WAIT,         165 ->            101934746
TIMEOUT WAIT,         166 ->            101937986
TIMEOUT WAIT,         167 ->            101941226
TIMEOUT WAIT,         168 ->            101944466
TIMEOUT WAIT,         169 ->            101947706
TIMEOUT WAIT,         170 ->            101950946
TIMEOUT WAIT,         171 ->            101954186
TIMEOUT WAIT,         172 ->            101957426
TIMEOUT WAIT,         173 ->            101960666
TIMEOUT WAIT,         174 ->            101963906
TIMEOUT WAIT,         175 ->            101967146
TIMEOUT WAIT,         176 ->            101970386
TIMEOUT WAIT,         177 ->            101973626
TIMEOUT WAIT,         178 ->            101976866
TIMEOUT WAIT,         179 ->            101980106
TIMEOUT WAIT,         180 ->            101983346
TIMEOUT WAIT,         181 ->            101986586
TIMEOUT WAIT,         182 ->            101989826
TIMEOUT WAIT,         183 ->            101993066
TIMEOUT WAIT,         184 ->            101996306
TIMEOUT WAIT,         185 ->            101999546
TIMEOUT WAIT,         186 ->            102002786
TIMEOUT WAIT,         187 ->            102006026
TIMEOUT WAIT,         188 ->            102009266
TIMEOUT WAIT,         189 ->            102012506
TIMEOUT WAIT,         190 ->            102015746
TIMEOUT WAIT,         191 ->            102018986
TIMEOUT WAIT,         192 ->            102022226
TIMEOUT WAIT,         193 ->            102025466
TIMEOUT WAIT,         194 ->            102028706
TIMEOUT WAIT,         195 ->            102031946
TIMEOUT WAIT,         196 ->            102035186
TIMEOUT WAIT,         197 ->            102038426
TIMEOUT WAIT,         198 ->            102041666
TIMEOUT WAIT,         199 ->            102044906
TIMEOUT WAIT,         200 ->            102048146
TIMEOUT WAIT,         201 ->            102051386
TIMEOUT WAIT,         202 ->            102054626
TIMEOUT WAIT,         203 ->            102057866
TIMEOUT WAIT,         204 ->            102061106
TIMEOUT WAIT,         205 ->            102064346
TIMEOUT WAIT,         206 ->            102067586
TIMEOUT WAIT,         207 ->            102070826
TIMEOUT WAIT,         208 ->            102074066
TIMEOUT WAIT,         209 ->            102077306
TIMEOUT WAIT,         210 ->            102080546
TIMEOUT WAIT,         211 ->            102083786
TIMEOUT WAIT,         212 ->            102087026
TIMEOUT WAIT,         213 ->            102090266
TIMEOUT WAIT,         214 ->            102093506
Receiving frame without parity	->	102093506
TIMEOUT WAIT,         215 ->            102096746
TIMEOUT WAIT,         216 ->            102099986
TIMEOUT WAIT,         217 ->            102103226
TIMEOUT WAIT,         218 ->            102106466
TIMEOUT WAIT,         219 ->            102109706
TIMEOUT WAIT,         220 ->            102112946
TIMEOUT WAIT,         221 ->            102116186
TIMEOUT WAIT,         222 ->            102119426
TIMEOUT WAIT,         223 ->            102122666
TIMEOUT WAIT,         224 ->            102125906
TIMEOUT WAIT,         225 ->            102129146
TIMEOUT WAIT,         226 ->            102132386
TIMEOUT WAIT,         227 ->            102135626
TIMEOUT WAIT,         228 ->            102138866
TIMEOUT WAIT,         229 ->            102142106
TIMEOUT WAIT,         230 ->            102145346
SUCCESS: STOP bit detected           102145346
addr_offst = 00           102145346
write_reg: wr_data	=	11010000
byte_en	=	0001
Update bit fields           102145346
data is 11010000

TIMEOUT WAIT,         231 ->            102148586
TIMEOUT WAIT,         232 ->            102151826
TIMEOUT WAIT,         233 ->            102155066
TIMEOUT WAIT,         234 ->            102158306
TIMEOUT WAIT,         235 ->            102161546
TIMEOUT WAIT,         236 ->            102164786
TIMEOUT WAIT,         237 ->            102168026
FRAME_COUNT =           5           102171266
PAR_VAL = 0           102171266
CHARACTER FRAME TIME =           7           102171266
CHARACTER LENGTH = 00           102171266
TIMEOUT WAIT,         238 ->            102171266
***** Starting detection on Receiver side *****102171266
TIMEOUT WAIT,         239 ->            102174506
TIMEOUT WAIT,         240 ->            102177746
TIMEOUT WAIT,         241 ->            102180986
TIMEOUT WAIT,         242 ->            102184226
TIMEOUT WAIT,         243 ->            102187466
TIMEOUT WAIT,         244 ->            102190706
TIMEOUT WAIT,         245 ->            102193946
TIMEOUT WAIT,         246 ->            102197186
SUCCESS: rx_Start bit detected after 8 cycles102197186
**** Initiate capturing frame bits ***********102197186
TIMEOUT WAIT,         247 ->            102200426
TIMEOUT WAIT,         248 ->            102203666
TIMEOUT WAIT,         249 ->            102206906
TIMEOUT WAIT,         250 ->            102210146
TIMEOUT WAIT,         251 ->            102213386
TIMEOUT WAIT,         252 ->            102216626
TIMEOUT WAIT,         253 ->            102219866
TIMEOUT WAIT,         254 ->            102223106
TIMEOUT WAIT,         255 ->            102226346
TIMEOUT WAIT,         256 ->            102229586
TIMEOUT WAIT,         257 ->            102232826
TIMEOUT WAIT,         258 ->            102236066
TIMEOUT WAIT,         259 ->            102239306
TIMEOUT WAIT,         260 ->            102242546
TIMEOUT WAIT,         261 ->            102245786
TIMEOUT WAIT,         262 ->            102249026
TIMEOUT WAIT,         263 ->            102252266
TIMEOUT WAIT,         264 ->            102255506
TIMEOUT WAIT,         265 ->            102258746
TIMEOUT WAIT,         266 ->            102261986
TIMEOUT WAIT,         267 ->            102265226
TIMEOUT WAIT,         268 ->            102268466
TIMEOUT WAIT,         269 ->            102271706
TIMEOUT WAIT,         270 ->            102274946
TIMEOUT WAIT,         271 ->            102278186
TIMEOUT WAIT,         272 ->            102281426
TIMEOUT WAIT,         273 ->            102284666
TIMEOUT WAIT,         274 ->            102287906
TIMEOUT WAIT,         275 ->            102291146
TIMEOUT WAIT,         276 ->            102294386
TIMEOUT WAIT,         277 ->            102297626
TIMEOUT WAIT,         278 ->            102300866
TIMEOUT WAIT,         279 ->            102304106
TIMEOUT WAIT,         280 ->            102307346
TIMEOUT WAIT,         281 ->            102310586
TIMEOUT WAIT,         282 ->            102313826
TIMEOUT WAIT,         283 ->            102317066
TIMEOUT WAIT,         284 ->            102320306
TIMEOUT WAIT,         285 ->            102323546
TIMEOUT WAIT,         286 ->            102326786
TIMEOUT WAIT,         287 ->            102330026
TIMEOUT WAIT,         288 ->            102333266
TIMEOUT WAIT,         289 ->            102336506
TIMEOUT WAIT,         290 ->            102339746
TIMEOUT WAIT,         291 ->            102342986
TIMEOUT WAIT,         292 ->            102346226
TIMEOUT WAIT,         293 ->            102349466
TIMEOUT WAIT,         294 ->            102352706
TIMEOUT WAIT,         295 ->            102355946
TIMEOUT WAIT,         296 ->            102359186
TIMEOUT WAIT,         297 ->            102362426
TIMEOUT WAIT,         298 ->            102365666
TIMEOUT WAIT,         299 ->            102368906
TIMEOUT WAIT,         300 ->            102372146
TIMEOUT WAIT,         301 ->            102375386
TIMEOUT WAIT,         302 ->            102378626
TIMEOUT WAIT,         303 ->            102381866
TIMEOUT WAIT,         304 ->            102385106
TIMEOUT WAIT,         305 ->            102388346
TIMEOUT WAIT,         306 ->            102391586
TIMEOUT WAIT,         307 ->            102394826
TIMEOUT WAIT,         308 ->            102398066
TIMEOUT WAIT,         309 ->            102401306
TIMEOUT WAIT,         310 ->            102404546
TIMEOUT WAIT,         311 ->            102407786
TIMEOUT WAIT,         312 ->            102411026
TIMEOUT WAIT,         313 ->            102414266
TIMEOUT WAIT,         314 ->            102417506
TIMEOUT WAIT,         315 ->            102420746
TIMEOUT WAIT,         316 ->            102423986
TIMEOUT WAIT,         317 ->            102427226
TIMEOUT WAIT,         318 ->            102430466
TIMEOUT WAIT,         319 ->            102433706
TIMEOUT WAIT,         320 ->            102436946
TIMEOUT WAIT,         321 ->            102440186
TIMEOUT WAIT,         322 ->            102443426
TIMEOUT WAIT,         323 ->            102446666
TIMEOUT WAIT,         324 ->            102449906
TIMEOUT WAIT,         325 ->            102453146
TIMEOUT WAIT,         326 ->            102456386
Receiving frame without parity	->	102456386
TIMEOUT WAIT,         327 ->            102459626
TIMEOUT WAIT,         328 ->            102462866
TIMEOUT WAIT,         329 ->            102466106
TIMEOUT WAIT,         330 ->            102469346
TIMEOUT WAIT,         331 ->            102472586
TIMEOUT WAIT,         332 ->            102475826
TIMEOUT WAIT,         333 ->            102479066
TIMEOUT WAIT,         334 ->            102482306
TIMEOUT WAIT,         335 ->            102485546
TIMEOUT WAIT,         336 ->            102488786
TIMEOUT WAIT,         337 ->            102492026
TIMEOUT WAIT,         338 ->            102495266
TIMEOUT WAIT,         339 ->            102498506
TIMEOUT WAIT,         340 ->            102501746
TIMEOUT WAIT,         341 ->            102504986
TIMEOUT WAIT,         342 ->            102508226
SUCCESS: STOP bit detected           102508226
addr_offst = 00           102508226
write_reg: wr_data	=	11101000
byte_en	=	0001
Update bit fields           102508226
data is 11101000

TIMEOUT WAIT,         343 ->            102511466
TIMEOUT WAIT,         344 ->            102514706
TIMEOUT WAIT,         345 ->            102517946
TIMEOUT WAIT,         346 ->            102521186
TIMEOUT WAIT,         347 ->            102524426
TIMEOUT WAIT,         348 ->            102527666
TIMEOUT WAIT,         349 ->            102530906
FRAME_COUNT =           6           102534146
PAR_VAL = 0           102534146
CHARACTER FRAME TIME =           7           102534146
CHARACTER LENGTH = 00           102534146
TIMEOUT WAIT,         350 ->            102534146
***** Starting detection on Receiver side *****102534146
TIMEOUT WAIT,         351 ->            102537386
TIMEOUT WAIT,         352 ->            102540626
TIMEOUT WAIT,         353 ->            102543866
TIMEOUT WAIT,         354 ->            102547106
TIMEOUT WAIT,         355 ->            102550346
TIMEOUT WAIT,         356 ->            102553586
TIMEOUT WAIT,         357 ->            102556826
TIMEOUT WAIT,         358 ->            102560066
SUCCESS: rx_Start bit detected after 8 cycles102560066
**** Initiate capturing frame bits ***********102560066
TIMEOUT WAIT,         359 ->            102563306
TIMEOUT WAIT,         360 ->            102566546
TIMEOUT WAIT,         361 ->            102569786
TIMEOUT WAIT,         362 ->            102573026
TIMEOUT WAIT,         363 ->            102576266
TIMEOUT WAIT,         364 ->            102579506
TIMEOUT WAIT,         365 ->            102582746
TIMEOUT WAIT,         366 ->            102585986
TIMEOUT WAIT,         367 ->            102589226
TIMEOUT WAIT,         368 ->            102592466
TIMEOUT WAIT,         369 ->            102595706
TIMEOUT WAIT,         370 ->            102598946
TIMEOUT WAIT,         371 ->            102602186
TIMEOUT WAIT,         372 ->            102605426
TIMEOUT WAIT,         373 ->            102608666
TIMEOUT WAIT,         374 ->            102611906
TIMEOUT WAIT,         375 ->            102615146
TIMEOUT WAIT,         376 ->            102618386
TIMEOUT WAIT,         377 ->            102621626
TIMEOUT WAIT,         378 ->            102624866
TIMEOUT WAIT,         379 ->            102628106
TIMEOUT WAIT,         380 ->            102631346
TIMEOUT WAIT,         381 ->            102634586
TIMEOUT WAIT,         382 ->            102637826
TIMEOUT WAIT,         383 ->            102641066
TIMEOUT WAIT,         384 ->            102644306
TIMEOUT WAIT,         385 ->            102647546
TIMEOUT WAIT,         386 ->            102650786
TIMEOUT WAIT,         387 ->            102654026
TIMEOUT WAIT,         388 ->            102657266
TIMEOUT WAIT,         389 ->            102660506
TIMEOUT WAIT,         390 ->            102663746
TIMEOUT WAIT,         391 ->            102666986
TIMEOUT WAIT,         392 ->            102670226
TIMEOUT WAIT,         393 ->            102673466
TIMEOUT WAIT,         394 ->            102676706
TIMEOUT WAIT,         395 ->            102679946
TIMEOUT WAIT,         396 ->            102683186
TIMEOUT WAIT,         397 ->            102686426
TIMEOUT WAIT,         398 ->            102689666
TIMEOUT WAIT,         399 ->            102692906
TIMEOUT WAIT,         400 ->            102696146
TIMEOUT WAIT,         401 ->            102699386
TIMEOUT WAIT,         402 ->            102702626
TIMEOUT WAIT,         403 ->            102705866
TIMEOUT WAIT,         404 ->            102709106
TIMEOUT WAIT,         405 ->            102712346
TIMEOUT WAIT,         406 ->            102715586
TIMEOUT WAIT,         407 ->            102718826
TIMEOUT WAIT,         408 ->            102722066
TIMEOUT WAIT,         409 ->            102725306
TIMEOUT WAIT,         410 ->            102728546
TIMEOUT WAIT,         411 ->            102731786
TIMEOUT WAIT,         412 ->            102735026
TIMEOUT WAIT,         413 ->            102738266
TIMEOUT WAIT,         414 ->            102741506
TIMEOUT WAIT,         415 ->            102744746
TIMEOUT WAIT,         416 ->            102747986
TIMEOUT WAIT,         417 ->            102751226
TIMEOUT WAIT,         418 ->            102754466
TIMEOUT WAIT,         419 ->            102757706
TIMEOUT WAIT,         420 ->            102760946
TIMEOUT WAIT,         421 ->            102764186
TIMEOUT WAIT,         422 ->            102767426
TIMEOUT WAIT,         423 ->            102770666
TIMEOUT WAIT,         424 ->            102773906
TIMEOUT WAIT,         425 ->            102777146
TIMEOUT WAIT,         426 ->            102780386
TIMEOUT WAIT,         427 ->            102783626
TIMEOUT WAIT,         428 ->            102786866
TIMEOUT WAIT,         429 ->            102790106
TIMEOUT WAIT,         430 ->            102793346
TIMEOUT WAIT,         431 ->            102796586
TIMEOUT WAIT,         432 ->            102799826
TIMEOUT WAIT,         433 ->            102803066
TIMEOUT WAIT,         434 ->            102806306
TIMEOUT WAIT,         435 ->            102809546
TIMEOUT WAIT,         436 ->            102812786
TIMEOUT WAIT,         437 ->            102816026
TIMEOUT WAIT,         438 ->            102819266
Receiving frame without parity	->	102819266
TIMEOUT WAIT,         439 ->            102822506
TIMEOUT WAIT,         440 ->            102825746
TIMEOUT WAIT,         441 ->            102828986
TIMEOUT WAIT,         442 ->            102832226
TIMEOUT WAIT,         443 ->            102835466
TIMEOUT WAIT,         444 ->            102838706
TIMEOUT WAIT,         445 ->            102841946
TIMEOUT WAIT,         446 ->            102845186
TIMEOUT WAIT,         447 ->            102848426
TIMEOUT WAIT,         448 ->            102851666
TIMEOUT WAIT,         449 ->            102854906
GEN_COUNTER =         724           102858146
Warning : Trigger level flag (LCR2) is not set in DUT : UART           102858146
TESTBENCH: DIFF_COUNTER =           1           102858146




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         723           102858270
SUCCESS APB: APB first cycle            102858321
SUCCESS APB: APB second cycle            102858421
READ: reg_val = 233           102858520
ERROR FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 11101001           102858520
ACTUAL DATA = 01100001           102858520
LSR_REG_VAL = 01100001           102858520
LSR_REG_TEMP = 01100001           102858520
IIR_REG_VAL = 11000010           102858520
IIR_REG_TEMP = 11000010           102858520
COLLECTING IIR COVERAGE           102858520
IIR[3:1] = 001           102858520
TESTBENCH: DIFF_COUNTER =           0           102858521
SUCCESS APB: APB first cycle            102858621
SUCCESS APB: APB second cycle            102858721
READ: reg_val =  97           102858820
SUCCESS FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 01100001           102858820
ACTUAL DATA = 01100001           102858820
SUCCESS: STOP bit detected           102871106
addr_offst = 00           102871106
write_reg: wr_data	=	00011000
byte_en	=	0001
Update bit fields           102871106
data is 00011000

IIR_REG_VAL = 11000100           102871106
IIR_REG_TEMP = 11000100           102871106
COLLECTING IIR COVERAGE           102871106
IIR[3:1] = 010           102871106
FRAME_COUNT =           7           102897026
PAR_VAL = 1           102897026
CHARACTER FRAME TIME =           7           102897026
CHARACTER LENGTH = 00           102897026
***** Starting detection on Receiver side *****102897026
SUCCESS: rx_Start bit detected after 8 cycles102922946
**** Initiate capturing frame bits ***********102922946
Receiving frame without parity	->	103182146
SUCCESS: STOP bit detected           103233986
addr_offst = 00           103233986
write_reg: wr_data	=	10110000
byte_en	=	0001
Update bit fields           103233986
data is 10110000

FRAME_COUNT =           8           103259906
PAR_VAL = 1           103259906
CHARACTER FRAME TIME =           7           103259906
CHARACTER LENGTH = 00           103259906
***** Starting detection on Receiver side *****103259906
SUCCESS: rx_Start bit detected after 8 cycles103285826
**** Initiate capturing frame bits ***********103285826
Receiving frame without parity	->	103545026
SUCCESS: STOP bit detected           103596866
addr_offst = 00           103596866
write_reg: wr_data	=	01110000
byte_en	=	0001
Update bit fields           103596866
data is 01110000

FRAME_COUNT =           9           103622786
PAR_VAL = 1           103622786
CHARACTER FRAME TIME =           7           103622786
CHARACTER LENGTH = 00           103622786
***** Starting detection on Receiver side *****103622786
SUCCESS: rx_Start bit detected after 8 cycles103648706
**** Initiate capturing frame bits ***********103648706
Receiving frame without parity	->	103907906
SUCCESS: STOP bit detected           103959746
addr_offst = 00           103959746
write_reg: wr_data	=	00111000
byte_en	=	0001
Update bit fields           103959746
data is 00111000

FRAME_COUNT =          10           103985666
PAR_VAL = 0           103985666
CHARACTER FRAME TIME =           7           103985666
CHARACTER LENGTH = 00           103985666
***** Starting detection on Receiver side *****103985666
SUCCESS: rx_Start bit detected after 8 cycles104011586
**** Initiate capturing frame bits ***********104011586
Receiving frame without parity	->	104270786
SUCCESS: STOP bit detected           104322626
addr_offst = 00           104322626
write_reg: wr_data	=	01010000
byte_en	=	0001
Update bit fields           104322626
data is 01010000

IIR_REG_VAL = 11001100           104322626
IIR_REG_TEMP = 11001100           104322626
COLLECTING IIR COVERAGE           104322626
IIR[3:1] = 110           104322626
FRAME_COUNT =          11           104348546
PAR_VAL = 1           104348546
CHARACTER FRAME TIME =           7           104348546
CHARACTER LENGTH = 00           104348546
***** Starting detection on Receiver side *****104348546
SUCCESS: rx_Start bit detected after 8 cycles104374466
**** Initiate capturing frame bits ***********104374466
Receiving frame without parity	->	104633666
GEN_COUNTER =         725           104675786
Warning : Timeout flag (LCR3,LCR2) is not set in DUT : UART           104675786
GEN_COUNTER =         726           104675786
TESTBENCH: DIFF_COUNTER =           2           104675786




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Driver counter =         724           104675870
SUCCESS APB: APB first cycle            104675921
SUCCESS APB: APB second cycle            104676021
READ: reg_val =  97           104676120
SUCCESS FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 01100001           104676120
ACTUAL DATA = 01100001           104676120




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

TESTBENCH: DIFF_COUNTER =           1           104676121
Driver counter =         725           104676170
SUCCESS APB: APB first cycle            104676221
SUCCESS APB: APB second cycle            104676321
ERROR FROM MONITOR	:	RCVR REGISTER MATCH
EXPECTED DATA = 11010100           104676420
ACTUAL DATA = 00011000           104676420
IIR_REG_VAL = 11000100           104676420
IIR_REG_TEMP = 11000100           104676420
COLLECTING IIR COVERAGE           104676420
IIR[3:1] = 010           104676420
TESTBENCH: DIFF_COUNTER =           0           104676421
random_object_id=          3           104679134
INFO  @ 104679134ns : $unit_0x68a90024.uart_test.create_test_object	:	Generating Timeout Testcase Object
INFO  @ 104679134ns : $unit_0x68a90024.uart_test.create_test_object	:	Created Timeout Testcase Object
INFO  @ 104679134ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          3
QUEUE_SIZE =          10           104679134
LCR_REG_VAL = 00000000           104679220
LCR_REG_TEMP = 00000000           104679220
LSR_REG_VAL = 01100000           104679220
LSR_REG_TEMP = 01100000           104679220
FCR_REG_VAL = 00000001           104679220
FCR_REG_TEMP = 00000001           104679220
IIR_REG_VAL = 11000001           104679220
IIR_REG_TEMP = 11000001           104679220
COLLECTING IIR COVERAGE           104679220
IIR[3:1] = 000           104679220
IER_REG_VAL = 00000000           104679220
IER_REG_TEMP = 00000000           104679220
MSR_REG_VAL = 00000000           104679220
MSR_REG_TEMP = 00000000           104679220
DLL_REG_VAL = 00000000           104679220
DLL_REG_TEMP = 00000000           104679220
DLL, DLM has changed           104679220
GEN_COUNTER =         727           104679420
Data = 10000000           104679420
Mask = 00011111           104679420
config Data = 00100111           104679420
config Data = 10000111           104679420
BAUD_VALUE =       19200
GEN_COUNTER =         728           104679420
Data = 00111100           104679420
Mask = 00000000           104679420
config Data = 11001000           104679420
config Data = 00111100           104679420
GEN_COUNTER =         729           104679420
Data = 00000000           104679420
Mask = 00000000           104679420
config Data = 00011000           104679420
config Data = 00000000           104679420
GEN_COUNTER =         730           104679420
Data = 00011111           104679420
Mask = 00011111           104679420
config Data = 01111100           104679420
config Data = 00011100           104679420
LSR[0] is not Set after Reset -> 104679420
GEN_COUNTER =         731           104679420
Data = 01011111           104679420
Mask = 01011111           104679420
config Data = 01111001           104679420
config Data = 01011001           104679420
GEN_COUNTER =         732           104679420
Data = 00000101           104679420
Mask = 11111010           104679420
config Data = 01000100           104679420
config Data = 01000101           104679420
Trigger-level = 00000000           104679420
GEN_COUNTER =         733           104679420
Data = 00000001           104679420
Mask = 00111100           104679420
config Data = 10000111           104679420
config Data = 00000101           104679420
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 1
REG:DCDn = 1
REG:CTSn = 0
REG:DSRn = 1
REG:RIn = 0
TESTBENCH: DIFF_COUNTER =           7           104679420
MSR_REG_VAL = 10101111           104679420
MSR_REG_TEMP = 10101111           104679420




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

TESTCASE: DIFF_COUNTER =           7           104679520
Driver counter =         726           104679570
SUCCESS APB: APB first cycle            104679621
SUCCESS APB: APB second cycle            104679721




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Updating Regmap at            104679820
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10000111
DLAB = 0
addr_offst = 00           104679820
write_reg: wr_data	=	10000111
byte_en	=	0001
Update bit fields           104679820
TESTBENCH: DIFF_COUNTER =           6           104679820
LCR_REG_VAL = 10000111           104679820
LCR_REG_TEMP = 10000111           104679820
Driver counter =         727           104679870
SUCCESS APB: APB first cycle            104679921
SUCCESS APB: APB second cycle            104680021




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at            104680120
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00111100
DLAB = 1
addr_offst = 00           104680120
write_reg: wr_data	=	00111100
byte_en	=	0001
Update bit fields           104680120
TESTBENCH: DIFF_COUNTER =           5           104680120
DLL_REG_VAL = 00111100           104680120
DLL_REG_TEMP = 00111100           104680120
DLL, DLM has changed           104680120
Driver counter =         728           104680170
SUCCESS APB: APB first cycle            104680221
SUCCESS APB: APB second cycle            104680321




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at            104680420
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00           104680420
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields           104680420
TESTBENCH: DIFF_COUNTER =           4           104680420
Driver counter =         729           104680470
SUCCESS APB: APB first cycle            104680521
SUCCESS APB: APB second cycle            104680621




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at            104680720
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011100
DLAB = 1
addr_offst = 00           104680720
write_reg: wr_data	=	00011100
byte_en	=	0001
Update bit fields           104680720
TESTBENCH: DIFF_COUNTER =           3           104680720
LCR_REG_VAL = 00011100           104680720
LCR_REG_TEMP = 00011100           104680720
Driver counter =         730           104680770
SUCCESS APB: APB first cycle            104680821
SUCCESS APB: APB second cycle            104680921
INFO  @ 104680970ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Warning : FIFO empty




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at            104681020
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 01011001
DLAB = 0
addr_offst = 00           104681020
write_reg: wr_data	=	01011001
byte_en	=	0001
Update bit fields           104681020
TESTBENCH: DIFF_COUNTER =           2           104681020
LCR_REG_VAL = 01011001           104681020
LCR_REG_TEMP = 01011001           104681020
Driver counter =         731           104681070
SUCCESS APB: APB first cycle            104681121
SUCCESS APB: APB second cycle            104681221




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at            104681320
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 01000101
DLAB = 0
addr_offst = 00           104681320
write_reg: wr_data	=	01000101
byte_en	=	0001
Update bit fields           104681320
TESTBENCH: DIFF_COUNTER =           1           104681320
IER_REG_VAL = 00000101           104681320
IER_REG_TEMP = 00000101           104681320
Driver counter =         732           104681370
SUCCESS APB: APB first cycle            104681421
SUCCESS APB: APB second cycle            104681521
Updating Regmap at            104681620
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 00000101
DLAB = 0
addr_offst = 00           104681620
write_reg: wr_data	=	00000101
byte_en	=	0001
Update bit fields           104681620
TESTBENCH: DIFF_COUNTER =           0           104681620
FCR_REG_VAL = 00000101           104681620
FCR_REG_TEMP = 00000101           104681620
REGMAP: CHAR_LENGTH =           9           104681620
TESTCASE TRIGGER_DEPTH =           2           104681620
TIMEOUT WAIT,           1 ->            104681620
SUCCESS: STOP bit detected           104683724
addr_offst = 00           104683724
write_reg: wr_data	=	10110000
byte_en	=	0001
Update bit fields           104683724
data is 10110000

TIMEOUT WAIT,           2 ->            104683724
IIR_REG_VAL = 11000100           104683724
IIR_REG_TEMP = 11000100           104683724
COLLECTING IIR COVERAGE           104683724
IIR[3:1] = 010           104683724
LSR_REG_VAL = 01100001           104683778
LSR_REG_TEMP = 01100001           104683778
TIMEOUT WAIT,           3 ->            104686964
TIMEOUT WAIT,           4 ->            104690204
TIMEOUT WAIT,           5 ->            104693444
TIMEOUT WAIT,           6 ->            104696684
TIMEOUT WAIT,           7 ->            104699924
TIMEOUT WAIT,           8 ->            104703164
SUCCESS: tx_Start bit detected after 8 cycles104706404
INFO  @ 104706404ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TIMEOUT WAIT,           9 ->            104706404
FRAME_COUNT =          12           104709644
PAR_VAL = 0           104709644
PAR_FRAME = 0
i =           6           104709644
CHARACTER FRAME TIME =           9           104709644
CHARACTER LENGTH = 01           104709644
TIMEOUT WAIT,          10 ->            104709644
***** Starting detection on Receiver side *****104709644
TIMEOUT WAIT,          11 ->            104712884
TIMEOUT WAIT,          12 ->            104716124
TIMEOUT WAIT,          13 ->            104719364
TIMEOUT WAIT,          14 ->            104722604
TIMEOUT WAIT,          15 ->            104725844
TIMEOUT WAIT,          16 ->            104729084
TIMEOUT WAIT,          17 ->            104732324
TIMEOUT WAIT,          18 ->            104735564
SUCCESS: rx_Start bit detected after 8 cycles104735564
**** Initiate capturing frame bits ***********104735564
TIMEOUT WAIT,          19 ->            104738804
TIMEOUT WAIT,          20 ->            104742044
TIMEOUT WAIT,          21 ->            104745284
TIMEOUT WAIT,          22 ->            104748524
TIMEOUT WAIT,          23 ->            104751764
TIMEOUT WAIT,          24 ->            104755004
TIMEOUT WAIT,          25 ->            104758244
TIMEOUT WAIT,          26 ->            104761484
TIMEOUT WAIT,          27 ->            104764724
TIMEOUT WAIT,          28 ->            104767964
TIMEOUT WAIT,          29 ->            104771204
TIMEOUT WAIT,          30 ->            104774444
TIMEOUT WAIT,          31 ->            104777684
TIMEOUT WAIT,          32 ->            104780924
TIMEOUT WAIT,          33 ->            104784164
TIMEOUT WAIT,          34 ->            104787404
TIMEOUT WAIT,          35 ->            104790644
TIMEOUT WAIT,          36 ->            104793884
TIMEOUT WAIT,          37 ->            104797124
TIMEOUT WAIT,          38 ->            104800364
TIMEOUT WAIT,          39 ->            104803604
TIMEOUT WAIT,          40 ->            104806844
TIMEOUT WAIT,          41 ->            104810084
TIMEOUT WAIT,          42 ->            104813324
TIMEOUT WAIT,          43 ->            104816564
TIMEOUT WAIT,          44 ->            104819804
TIMEOUT WAIT,          45 ->            104823044
TIMEOUT WAIT,          46 ->            104826284
TIMEOUT WAIT,          47 ->            104829524
TIMEOUT WAIT,          48 ->            104832764
TIMEOUT WAIT,          49 ->            104836004
TIMEOUT WAIT,          50 ->            104839244
TIMEOUT WAIT,          51 ->            104842484
TIMEOUT WAIT,          52 ->            104845724
TIMEOUT WAIT,          53 ->            104848964
TIMEOUT WAIT,          54 ->            104852204
TIMEOUT WAIT,          55 ->            104855444
TIMEOUT WAIT,          56 ->            104858684
TIMEOUT WAIT,          57 ->            104861924
TIMEOUT WAIT,          58 ->            104865164
TIMEOUT WAIT,          59 ->            104868404
TIMEOUT WAIT,          60 ->            104871644
TIMEOUT WAIT,          61 ->            104874884
TIMEOUT WAIT,          62 ->            104878124
TIMEOUT WAIT,          63 ->            104881364
TIMEOUT WAIT,          64 ->            104884604
TIMEOUT WAIT,          65 ->            104887844
TIMEOUT WAIT,          66 ->            104891084
TIMEOUT WAIT,          67 ->            104894324
TIMEOUT WAIT,          68 ->            104897564
TIMEOUT WAIT,          69 ->            104900804
TIMEOUT WAIT,          70 ->            104904044
TIMEOUT WAIT,          71 ->            104907284
TIMEOUT WAIT,          72 ->            104910524
TIMEOUT WAIT,          73 ->            104913764
TIMEOUT WAIT,          74 ->            104917004
TIMEOUT WAIT,          75 ->            104920244
TIMEOUT WAIT,          76 ->            104923484
TIMEOUT WAIT,          77 ->            104926724
TIMEOUT WAIT,          78 ->            104929964
TIMEOUT WAIT,          79 ->            104933204
TIMEOUT WAIT,          80 ->            104936444
TIMEOUT WAIT,          81 ->            104939684
TIMEOUT WAIT,          82 ->            104942924
TIMEOUT WAIT,          83 ->            104946164
TIMEOUT WAIT,          84 ->            104949404
TIMEOUT WAIT,          85 ->            104952644
TIMEOUT WAIT,          86 ->            104955884
TIMEOUT WAIT,          87 ->            104959124
TIMEOUT WAIT,          88 ->            104962364
TIMEOUT WAIT,          89 ->            104965604
TIMEOUT WAIT,          90 ->            104968844
TIMEOUT WAIT,          91 ->            104972084
TIMEOUT WAIT,          92 ->            104975324
TIMEOUT WAIT,          93 ->            104978564
TIMEOUT WAIT,          94 ->            104981804
TIMEOUT WAIT,          95 ->            104985044
TIMEOUT WAIT,          96 ->            104988284
TIMEOUT WAIT,          97 ->            104991524
TIMEOUT WAIT,          98 ->            104994764
TIMEOUT WAIT,          99 ->            104998004
TIMEOUT WAIT,         100 ->            105001244
TIMEOUT WAIT,         101 ->            105004484
TIMEOUT WAIT,         102 ->            105007724
TIMEOUT WAIT,         103 ->            105010964
TIMEOUT WAIT,         104 ->            105014204
TIMEOUT WAIT,         105 ->            105017444
TIMEOUT WAIT,         106 ->            105020684
TIMEOUT WAIT,         107 ->            105023924
TIMEOUT WAIT,         108 ->            105027164
TIMEOUT WAIT,         109 ->            105030404
TIMEOUT WAIT,         110 ->            105033644
TIMEOUT WAIT,         111 ->            105036884
TIMEOUT WAIT,         112 ->            105040124
TIMEOUT WAIT,         113 ->            105043364
TIMEOUT WAIT,         114 ->            105046604
TIMEOUT WAIT,         115 ->            105049844
TIMEOUT WAIT,         116 ->            105053084
TIMEOUT WAIT,         117 ->            105056324
TIMEOUT WAIT,         118 ->            105059564
TIMEOUT WAIT,         119 ->            105062804
TIMEOUT WAIT,         120 ->            105066044
TIMEOUT WAIT,         121 ->            105069284
INFO  @ 105069284ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: EVEN PARITY 
TIMEOUT WAIT,         122 ->            105072524
TIMEOUT WAIT,         123 ->            105075764
TIMEOUT WAIT,         124 ->            105079004
TIMEOUT WAIT,         125 ->            105082244
TIMEOUT WAIT,         126 ->            105085484
TIMEOUT WAIT,         127 ->            105088724
TIMEOUT WAIT,         128 ->            105091964
TIMEOUT WAIT,         129 ->            105095204
TIMEOUT WAIT,         130 ->            105098444
RX:SUCCESS: EVEN PARITY            105098444
TIMEOUT WAIT,         131 ->            105101684
TIMEOUT WAIT,         132 ->            105104924
TIMEOUT WAIT,         133 ->            105108164
TIMEOUT WAIT,         134 ->            105111404
TIMEOUT WAIT,         135 ->            105114644
TIMEOUT WAIT,         136 ->            105117884
TIMEOUT WAIT,         137 ->            105121124
INFO  @ 105121124ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:ERROR: FRAMING ERROR detected
TIMEOUT WAIT,         138 ->            105124364
TIMEOUT WAIT,         139 ->            105127604
TIMEOUT WAIT,         140 ->            105130844
TIMEOUT WAIT,         141 ->            105134084
TIMEOUT WAIT,         142 ->            105137324
TIMEOUT WAIT,         143 ->            105140564
TIMEOUT WAIT,         144 ->            105143804
TIMEOUT WAIT,         145 ->            105147044
INFO  @ 105147044ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: IGNORE PARITY BIT: STOP NOT DETECTED
TIMEOUT WAIT,         146 ->            105150284
SUCCESS: STOP bit detected           105150284
addr_offst = 00           105150284
write_reg: wr_data	=	11100100
byte_en	=	0001
Update bit fields           105150284
data is 11100100

TIMEOUT WAIT,         147 ->            105153524
TIMEOUT WAIT,         148 ->            105156764
TIMEOUT WAIT,         149 ->            105160004
TIMEOUT WAIT,         150 ->            105163244
TIMEOUT WAIT,         151 ->            105166484
TIMEOUT WAIT,         152 ->            105169724
TIMEOUT WAIT,         153 ->            105172964
FRAME_COUNT =          13           105176204
PAR_VAL = 1           105176204
PAR_FRAME = 1
i =           6           105176204
CHARACTER FRAME TIME =           9           105176204
CHARACTER LENGTH = 01           105176204
TIMEOUT WAIT,         154 ->            105176204
***** Starting detection on Receiver side *****105176204
TIMEOUT WAIT,         155 ->            105179444
TIMEOUT WAIT,         156 ->            105182684
TIMEOUT WAIT,         157 ->            105185924
TIMEOUT WAIT,         158 ->            105189164
TIMEOUT WAIT,         159 ->            105192404
TIMEOUT WAIT,         160 ->            105195644
TIMEOUT WAIT,         161 ->            105198884
TIMEOUT WAIT,         162 ->            105202124
SUCCESS: rx_Start bit detected after 8 cycles105202124
**** Initiate capturing frame bits ***********105202124
TIMEOUT WAIT,         163 ->            105205364
TIMEOUT WAIT,         164 ->            105208604
TIMEOUT WAIT,         165 ->            105211844
TIMEOUT WAIT,         166 ->            105215084
TIMEOUT WAIT,         167 ->            105218324
TIMEOUT WAIT,         168 ->            105221564
TIMEOUT WAIT,         169 ->            105224804
TIMEOUT WAIT,         170 ->            105228044
TIMEOUT WAIT,         171 ->            105231284
TIMEOUT WAIT,         172 ->            105234524
TIMEOUT WAIT,         173 ->            105237764
TIMEOUT WAIT,         174 ->            105241004
TIMEOUT WAIT,         175 ->            105244244
TIMEOUT WAIT,         176 ->            105247484
TIMEOUT WAIT,         177 ->            105250724
TIMEOUT WAIT,         178 ->            105253964
TIMEOUT WAIT,         179 ->            105257204
TIMEOUT WAIT,         180 ->            105260444
TIMEOUT WAIT,         181 ->            105263684
TIMEOUT WAIT,         182 ->            105266924
TIMEOUT WAIT,         183 ->            105270164
TIMEOUT WAIT,         184 ->            105273404
TIMEOUT WAIT,         185 ->            105276644
TIMEOUT WAIT,         186 ->            105279884
TIMEOUT WAIT,         187 ->            105283124
TIMEOUT WAIT,         188 ->            105286364
TIMEOUT WAIT,         189 ->            105289604
TIMEOUT WAIT,         190 ->            105292844
TIMEOUT WAIT,         191 ->            105296084
TIMEOUT WAIT,         192 ->            105299324
TIMEOUT WAIT,         193 ->            105302564
TIMEOUT WAIT,         194 ->            105305804
TIMEOUT WAIT,         195 ->            105309044
TIMEOUT WAIT,         196 ->            105312284
TIMEOUT WAIT,         197 ->            105315524
TIMEOUT WAIT,         198 ->            105318764
TIMEOUT WAIT,         199 ->            105322004
TIMEOUT WAIT,         200 ->            105325244
TIMEOUT WAIT,         201 ->            105328484
TIMEOUT WAIT,         202 ->            105331724
TIMEOUT WAIT,         203 ->            105334964
TIMEOUT WAIT,         204 ->            105338204
TIMEOUT WAIT,         205 ->            105341444
TIMEOUT WAIT,         206 ->            105344684
TIMEOUT WAIT,         207 ->            105347924
TIMEOUT WAIT,         208 ->            105351164
TIMEOUT WAIT,         209 ->            105354404
TIMEOUT WAIT,         210 ->            105357644
TIMEOUT WAIT,         211 ->            105360884
TIMEOUT WAIT,         212 ->            105364124
TIMEOUT WAIT,         213 ->            105367364
TIMEOUT WAIT,         214 ->            105370604
TIMEOUT WAIT,         215 ->            105373844
TIMEOUT WAIT,         216 ->            105377084
TIMEOUT WAIT,         217 ->            105380324
TIMEOUT WAIT,         218 ->            105383564
TIMEOUT WAIT,         219 ->            105386804
TIMEOUT WAIT,         220 ->            105390044
TIMEOUT WAIT,         221 ->            105393284
TIMEOUT WAIT,         222 ->            105396524
TIMEOUT WAIT,         223 ->            105399764
TIMEOUT WAIT,         224 ->            105403004
TIMEOUT WAIT,         225 ->            105406244
TIMEOUT WAIT,         226 ->            105409484
TIMEOUT WAIT,         227 ->            105412724
TIMEOUT WAIT,         228 ->            105415964
TIMEOUT WAIT,         229 ->            105419204
TIMEOUT WAIT,         230 ->            105422444
TIMEOUT WAIT,         231 ->            105425684
TIMEOUT WAIT,         232 ->            105428924
TIMEOUT WAIT,         233 ->            105432164
TIMEOUT WAIT,         234 ->            105435404
TIMEOUT WAIT,         235 ->            105438644
TIMEOUT WAIT,         236 ->            105441884
TIMEOUT WAIT,         237 ->            105445124
TIMEOUT WAIT,         238 ->            105448364
TIMEOUT WAIT,         239 ->            105451604
TIMEOUT WAIT,         240 ->            105454844
TIMEOUT WAIT,         241 ->            105458084
TIMEOUT WAIT,         242 ->            105461324
TIMEOUT WAIT,         243 ->            105464564
TIMEOUT WAIT,         244 ->            105467804
TIMEOUT WAIT,         245 ->            105471044
TIMEOUT WAIT,         246 ->            105474284
TIMEOUT WAIT,         247 ->            105477524
TIMEOUT WAIT,         248 ->            105480764
TIMEOUT WAIT,         249 ->            105484004
TIMEOUT WAIT,         250 ->            105487244
TIMEOUT WAIT,         251 ->            105490484
TIMEOUT WAIT,         252 ->            105493724
TIMEOUT WAIT,         253 ->            105496964
TIMEOUT WAIT,         254 ->            105500204
TIMEOUT WAIT,         255 ->            105503444
TIMEOUT WAIT,         256 ->            105506684
TIMEOUT WAIT,         257 ->            105509924
TIMEOUT WAIT,         258 ->            105513164
TIMEOUT WAIT,         259 ->            105516404
TIMEOUT WAIT,         260 ->            105519644
TIMEOUT WAIT,         261 ->            105522884
TIMEOUT WAIT,         262 ->            105526124
TIMEOUT WAIT,         263 ->            105529364
TIMEOUT WAIT,         264 ->            105532604
TIMEOUT WAIT,         265 ->            105535844
TIMEOUT WAIT,         266 ->            105539084
TIMEOUT WAIT,         267 ->            105542324
TIMEOUT WAIT,         268 ->            105545564
TIMEOUT WAIT,         269 ->            105548804
TIMEOUT WAIT,         270 ->            105552044
TIMEOUT WAIT,         271 ->            105555284
TIMEOUT WAIT,         272 ->            105558524
TIMEOUT WAIT,         273 ->            105561764
TIMEOUT WAIT,         274 ->            105565004
RX:SUCCESS: EVEN PARITY           105565004
TIMEOUT WAIT,         275 ->            105568244
TIMEOUT WAIT,         276 ->            105571484
TIMEOUT WAIT,         277 ->            105574724
TIMEOUT WAIT,         278 ->            105577964
TIMEOUT WAIT,         279 ->            105581204
TIMEOUT WAIT,         280 ->            105584444
TIMEOUT WAIT,         281 ->            105587684
TIMEOUT WAIT,         282 ->            105590924
TIMEOUT WAIT,         283 ->            105594164
TIMEOUT WAIT,         284 ->            105597404
TIMEOUT WAIT,         285 ->            105600644
TIMEOUT WAIT,         286 ->            105603884
TIMEOUT WAIT,         287 ->            105607124
TIMEOUT WAIT,         288 ->            105610364
TIMEOUT WAIT,         289 ->            105613604
GEN_COUNTER =         734           105616844
Trigger Level interrupt detected successfully           105616844
SUCCESS: STOP bit detected           105616844
addr_offst = 00           105616844
write_reg: wr_data	=	11100000
byte_en	=	0001
Update bit fields           105616844
data is 11100000

TESTBENCH: DIFF_COUNTER =           1           105616844




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         733           105616970
SUCCESS APB: APB first cycle            105617021
SUCCESS APB: APB second cycle            105617121
READ: reg_val =  97           105617220
SUCCESS FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 01100001           105617220
ACTUAL DATA = 01100001           105617220
TESTBENCH: DIFF_COUNTER =           0           105617221
SUCCESS APB: APB first cycle            105617321
SUCCESS APB: APB second cycle            105617421
READ: reg_val =  97           105617520
SUCCESS FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 01100001           105617520
ACTUAL DATA = 01100001           105617520
FRAME_COUNT =          14           105642764
PAR_VAL = 0           105642764
PAR_FRAME = 0
i =           6           105642764
CHARACTER FRAME TIME =           9           105642764
CHARACTER LENGTH = 01           105642764
***** Starting detection on Receiver side *****105642764
SUCCESS: rx_Start bit detected after 8 cycles105668684
**** Initiate capturing frame bits ***********105668684
RX:SUCCESS: EVEN PARITY            106031564
SUCCESS: STOP bit detected           106083404
addr_offst = 00           106083404
write_reg: wr_data	=	01010000
byte_en	=	0001
Update bit fields           106083404
data is 01010000

IIR_REG_VAL = 11001100           106549964
IIR_REG_TEMP = 11001100           106549964
COLLECTING IIR COVERAGE           106549964
IIR[3:1] = 110           106549964
GEN_COUNTER =         735           107952884
Warning : Timeout flag (LCR3,LCR2) is not set in DUT : UART           107952884
GEN_COUNTER =         736           107952884
TESTBENCH: DIFF_COUNTER =           2           107952884




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Driver counter =         734           107952970
SUCCESS APB: APB first cycle            107953021
SUCCESS APB: APB second cycle            107953121
READ: reg_val =  97           107953220
SUCCESS FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 01100001           107953220
ACTUAL DATA = 01100001           107953220




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

TESTBENCH: DIFF_COUNTER =           1           107953221
Driver counter =         735           107953270
SUCCESS APB: APB first cycle            107953321
SUCCESS APB: APB second cycle            107953421
ERROR FROM MONITOR	:	RCVR REGISTER MATCH
EXPECTED DATA = 10110000           107953520
ACTUAL DATA = 00111001           107953520
IIR_REG_VAL = 11000100           107953520
IIR_REG_TEMP = 11000100           107953520
COLLECTING IIR COVERAGE           107953520
IIR[3:1] = 010           107953520
TESTBENCH: DIFF_COUNTER =           0           107953521
random_object_id=         13           107956232
INFO  @ 107956232ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=         13
QUEUE_SIZE =          11           107956232
1. APB_CLOCK           107956232
2. APB_CLOCK           107956320
3: Inside UART_TEST           107956320
random_object_id=          9           107956394
INFO  @ 107956394ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          9
QUEUE_SIZE =          12           107956394
LCR_REG_VAL = 00000000           107956420
LCR_REG_TEMP = 00000000           107956420
LSR_REG_VAL = 01100000           107956420
LSR_REG_TEMP = 01100000           107956420
FCR_REG_VAL = 00000001           107956420
FCR_REG_TEMP = 00000001           107956420
IIR_REG_VAL = 11000001           107956420
IIR_REG_TEMP = 11000001           107956420
COLLECTING IIR COVERAGE           107956420
IIR[3:1] = 000           107956420
IER_REG_VAL = 00000000           107956420
IER_REG_TEMP = 00000000           107956420
MSR_REG_VAL = 00000000           107956420
MSR_REG_TEMP = 00000000           107956420
DLL_REG_VAL = 00000000           107956420
DLL_REG_TEMP = 00000000           107956420
DLL, DLM has changed           107956420
GEN_COUNTER =         737           107956520
Data = 10000000           107956520
Mask = 00011111           107956520
config Data = 10001110           107956520
config Data = 10001110           107956520
BAUD_VALUE =       19200
GEN_COUNTER =         738           107956520
Data = 00111100           107956520
Mask = 00000000           107956520
config Data = 10100011           107956520
config Data = 00111100           107956520
GEN_COUNTER =         739           107956520
Data = 00000000           107956520
Mask = 00000000           107956520
config Data = 01101010           107956520
config Data = 00000000           107956520
GEN_COUNTER =         740           107956520
Data = 00011111           107956520
Mask = 00011111           107956520
config Data = 00110001           107956520
config Data = 00010001           107956520
GEN_COUNTER =         741           107956520
Data = 00011111           107956520
Mask = 00011111           107956520
config Data = 01101010           107956520
config Data = 00001010           107956520
GEN_COUNTER =         742           107956520
Data = 11111101           107956520
Mask = 11111101           107956520
config Data = 01101001           107956520
config Data = 01101001           107956520
GEN_COUNTER =         743           107956520
Data = 00000100           107956520
Mask = 00000000           107956520
config Data = 01110100           107956520
config Data = 00000100           107956520
TESTBENCH: DIFF_COUNTER =           7           107956520
FRAME_COUNT =           1           107956520
PAR_VAL = 1           107956520
CHARACTER FRAME TIME =           7           107956520
CHARACTER LENGTH = 00           107956520
***** Starting detection on Receiver side *****107956520




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 1
REG:DCDn = 1
REG:CTSn = 0
REG:DSRn = 1
REG:RIn = 0
MSR_REG_VAL = 10101111           107956620
MSR_REG_TEMP = 10101111           107956620
Driver counter =         736           107956670
SUCCESS APB: APB first cycle            107956721
SUCCESS APB: APB second cycle            107956821




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Updating Regmap at            107956920
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10001110
DLAB = 0
addr_offst = 00           107956920
write_reg: wr_data	=	10001110
byte_en	=	0001
Update bit fields           107956920
TESTBENCH: DIFF_COUNTER =           6           107956920
LCR_REG_VAL = 10001110           107956920
LCR_REG_TEMP = 10001110           107956920
Driver counter =         737           107956970
SUCCESS APB: APB first cycle            107957021
SUCCESS APB: APB second cycle            107957121




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at            107957220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00111100
DLAB = 1
addr_offst = 00           107957220
write_reg: wr_data	=	00111100
byte_en	=	0001
Update bit fields           107957220
TESTBENCH: DIFF_COUNTER =           5           107957220
DLL_REG_VAL = 00111100           107957220
DLL_REG_TEMP = 00111100           107957220
DLL, DLM has changed           107957220
Driver counter =         738           107957270
SUCCESS APB: APB first cycle            107957321
SUCCESS APB: APB second cycle            107957421




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at            107957520
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00           107957520
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields           107957520
TESTBENCH: DIFF_COUNTER =           4           107957520
Driver counter =         739           107957570
SUCCESS APB: APB first cycle            107957621
SUCCESS APB: APB second cycle            107957721




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at            107957820
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00010001
DLAB = 1
addr_offst = 00           107957820
write_reg: wr_data	=	00010001
byte_en	=	0001
Update bit fields           107957820
TESTBENCH: DIFF_COUNTER =           3           107957820
LCR_REG_VAL = 00010001           107957820
LCR_REG_TEMP = 00010001           107957820
Driver counter =         740           107957870
SUCCESS APB: APB first cycle            107957921
SUCCESS APB: APB second cycle            107958021




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at            107958120
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00001010
DLAB = 0
addr_offst = 00           107958120
write_reg: wr_data	=	00001010
byte_en	=	0001
Update bit fields           107958120
TESTBENCH: DIFF_COUNTER =           2           107958120
LCR_REG_VAL = 00001010           107958120
LCR_REG_TEMP = 00001010           107958120
Driver counter =         741           107958170
SUCCESS APB: APB first cycle            107958221
SUCCESS APB: APB second cycle            107958321




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at            107958420
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 01101001
DLAB = 0
addr_offst = 00           107958420
write_reg: wr_data	=	01101001
byte_en	=	0001
Update bit fields           107958420
TESTBENCH: DIFF_COUNTER =           1           107958420
FCR_REG_VAL = 01001001           107958420
FCR_REG_TEMP = 01001001           107958420
Driver counter =         742           107958470
SUCCESS APB: APB first cycle            107958521
SUCCESS APB: APB second cycle            107958621
Updating Regmap at            107958720
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000100
DLAB = 0
addr_offst = 00           107958720
write_reg: wr_data	=	00000100
byte_en	=	0001
Update bit fields           107958720
TESTBENCH: DIFF_COUNTER =           0           107958720
IER_REG_VAL = 00000100           107958720
IER_REG_TEMP = 00000100           107958720
SUCCESS: rx_Start bit detected after 8 cycles107980262
**** Initiate capturing frame bits ***********107980262
FRAME_COUNT =           2           108317222
PAR_VAL = 1           108317222
PAR_FRAME = 0
i =           7           108317222
CHARACTER FRAME TIME =          10           108317222
CHARACTER LENGTH = 10           108317222
RX:ERROR: ODD PARITY ERROR           108394982
LSR_REG_VAL = 11100100           108394982
LSR_REG_TEMP = 11100100           108394982
IIR_REG_VAL = 11000110           108394982
IIR_REG_TEMP = 11000110           108394982
COLLECTING IIR COVERAGE           108394982
IIR[3:1] = 011           108394982
LSR_DATA = 11100100           108394992
LSR_DATA_INTF = 11100100           108394992
SUCCESS: STOP bit detected           108446822
addr_offst = 00           108446822
write_reg: wr_data	=	01110110
byte_en	=	0001
Update bit fields           108446822
data is 01110110

LSR_REG_VAL = 11100101           108446876
LSR_REG_TEMP = 11100101           108446876
***** Starting detection on Receiver side *****108628262
SUCCESS: rx_Start bit detected after 8 cycles108654182
**** Initiate capturing frame bits ***********108654182
FRAME_COUNT =           3           108835622
PAR_VAL = 0           108835622
PAR_FRAME = 1
i =           7           108835622
CHARACTER FRAME TIME =          10           108835622
CHARACTER LENGTH = 10           108835622
RX:ERROR: ODD PARITY ERROR           109068902
LSR_DATA = 11100101           109068912
LSR_DATA_INTF = 11100101           109068912
ERROR: FRAMING ERROR detected           109120742
addr_offst = 00           109120742
write_reg: wr_data	=	10101010
byte_en	=	0001
Update bit fields           109120742
data is 10101010

LSR_REG_VAL = 11101101           109120742
LSR_REG_TEMP = 11101101           109120742
FRAME_COUNT =           4           109354022
PAR_VAL = 0           109354022
PAR_FRAME = 1
i =           7           109354022
CHARACTER FRAME TIME =          10           109354022
CHARACTER LENGTH = 10           109354022
***** Starting detection on Receiver side *****109354022
SUCCESS: rx_Start bit detected after 8 cycles109379942
**** Initiate capturing frame bits ***********109379942
RX:ERROR: ODD PARITY ERROR           109794662
LSR_DATA = 11101101           109794672
LSR_DATA_INTF = 11101101           109794672
SUCCESS: STOP bit detected           109846502
addr_offst = 00           109846502
write_reg: wr_data	=	10010010
byte_en	=	0001
Update bit fields           109846502
data is 10010010

FRAME_COUNT =           5           109872422
PAR_VAL = 1           109872422
PAR_FRAME = 0
i =           7           109872422
CHARACTER FRAME TIME =          10           109872422
CHARACTER LENGTH = 10           109872422
***** Starting detection on Receiver side *****109872422
SUCCESS: rx_Start bit detected after 8 cycles109898342
**** Initiate capturing frame bits ***********109898342
RX:ERROR: ODD PARITY ERROR           110313062
LSR_DATA = 11101101           110313072
LSR_DATA_INTF = 11101101           110313072
SUCCESS: STOP bit detected           110364902
addr_offst = 00           110364902
write_reg: wr_data	=	10011010
byte_en	=	0001
Update bit fields           110364902
data is 10011010

FRAME_COUNT =           6           110390822
PAR_VAL = 1           110390822
PAR_FRAME = 0
i =           7           110390822
CHARACTER FRAME TIME =          10           110390822
CHARACTER LENGTH = 10           110390822
***** Starting detection on Receiver side *****110390822
SUCCESS: rx_Start bit detected after 8 cycles110416742
**** Initiate capturing frame bits ***********110416742
RX:ERROR: ODD PARITY ERROR           110831462
LSR_DATA = 11101101           110831472
LSR_DATA_INTF = 11101101           110831472
SUCCESS: STOP bit detected           110883302
addr_offst = 00           110883302
write_reg: wr_data	=	01101100
byte_en	=	0001
Update bit fields           110883302
data is 01101100

FRAME_COUNT =           7           110909222
PAR_VAL = 1           110909222
PAR_FRAME = 0
i =           7           110909222
CHARACTER FRAME TIME =          10           110909222
CHARACTER LENGTH = 10           110909222
***** Starting detection on Receiver side *****110909222
SUCCESS: rx_Start bit detected after 8 cycles110935142
**** Initiate capturing frame bits ***********110935142
RX:ERROR: ODD PARITY ERROR           111349862
LSR_DATA = 11101101           111349872
LSR_DATA_INTF = 11101101           111349872
SUCCESS: STOP bit detected           111401702
addr_offst = 00           111401702
write_reg: wr_data	=	10010100
byte_en	=	0001
Update bit fields           111401702
data is 10010100

FRAME_COUNT =           8           111427622
PAR_VAL = 0           111427622
PAR_FRAME = 1
i =           7           111427622
CHARACTER FRAME TIME =          10           111427622
CHARACTER LENGTH = 10           111427622
***** Starting detection on Receiver side *****111479462
SUCCESS: rx_Start bit detected after 8 cycles111505382
**** Initiate capturing frame bits ***********111505382
RX:ERROR: ODD PARITY ERROR           111920102
LSR_DATA = 11101101           111920112
LSR_DATA_INTF = 11101101           111920112
FRAME_COUNT =           9           111946022
PAR_VAL = 1           111946022
PAR_FRAME = 0
i =           7           111946022
CHARACTER FRAME TIME =          10           111946022
CHARACTER LENGTH = 10           111946022
ERROR: FRAMING ERROR detected           111971942
addr_offst = 00           111971942
write_reg: wr_data	=	10110110
byte_en	=	0001
Update bit fields           111971942
data is 10110110

***** Starting detection on Receiver side *****112153382
SUCCESS: rx_Start bit detected after 8 cycles112179302
**** Initiate capturing frame bits ***********112179302
IIR_REG_VAL = 11001110           112438502
IIR_REG_TEMP = 11001110           112438502
COLLECTING IIR COVERAGE           112438502
IIR[3:1] = 111           112438502
FRAME_COUNT =          10           112464422
PAR_VAL = 1           112464422
PAR_FRAME = 0
i =           7           112464422
CHARACTER FRAME TIME =          10           112464422
CHARACTER LENGTH = 10           112464422
RX:ERROR: ODD PARITY ERROR           112594022
LSR_DATA = 11101101           112594032
LSR_DATA_INTF = 11101101           112594032
SUCCESS: STOP bit detected           112645862
addr_offst = 00           112645862
write_reg: wr_data	=	00100010
byte_en	=	0001
Update bit fields           112645862
data is 00100010

***** Starting detection on Receiver side *****112671782
SUCCESS: rx_Start bit detected after 8 cycles112697702
**** Initiate capturing frame bits ***********112697702
FRAME_COUNT =          11           112982822
PAR_VAL = 1           112982822
PAR_FRAME = 0
i =           7           112982822
CHARACTER FRAME TIME =          10           112982822
CHARACTER LENGTH = 10           112982822
RX:ERROR: ODD PARITY ERROR           113112422
LSR_DATA = 11101101           113112432
LSR_DATA_INTF = 11101101           113112432
ERROR: FRAMING ERROR detected           113164262
addr_offst = 00           113164262
write_reg: wr_data	=	00101000
byte_en	=	0001
Update bit fields           113164262
data is 00101000

GEN_COUNTER =         744           115215182
Data = 00011111           115215182
Mask = 00011111           115215182
config Data = 01110110           115215182
config Data = 00010110           115215182
TESTBENCH: DIFF_COUNTER =           1           115215182
FRAME_COUNT =           1           115215182
PAR_VAL = 0           115215182
PAR_FRAME = 1
i =           7           115215182
CHARACTER FRAME TIME =          10           115215182
CHARACTER LENGTH = 10           115215182
***** Starting detection on Receiver side *****115215182




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         743           115215270
SUCCESS APB: APB first cycle            115215321
SUCCESS APB: APB second cycle            115215421
Updating Regmap at            115215520
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00010110
DLAB = 0
addr_offst = 00           115215520
write_reg: wr_data	=	00010110
byte_en	=	0001
Update bit fields           115215520
TESTBENCH: DIFF_COUNTER =           0           115215520
LCR_REG_VAL = 00010110           115215520
LCR_REG_TEMP = 00010110           115215520
SUCCESS: rx_Start bit detected after 8 cycles115241102
**** Initiate capturing frame bits ***********115241102
Receiving frame without parity	->	115603982
ERROR: FRAMING ERROR detected           115655822
addr_offst = 00           115655822
write_reg: wr_data	=	10101000
byte_en	=	0001
Update bit fields           115655822
data is 10101000

FRAME_COUNT =           2           115733582
PAR_VAL = 0           115733582
CHARACTER FRAME TIME =          10           115733582
CHARACTER LENGTH = 10           115733582
***** Starting detection on Receiver side *****115733582
fifo top :          9
addr_offst = 00           115736822
write_reg: wr_data	=	01110110
byte_en	=	0001
Update bit fields           115736822
data is 01110110
GEN_COUNTER =         745           115736822
TESTBENCH: DIFF_COUNTER =           1           115736822




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         744           115736970
SUCCESS APB: APB first cycle            115737021
SUCCESS APB: APB second cycle            115737121
ERROR FROM MONITOR	:	RCVR REGISTER MATCH
EXPECTED DATA = 10101010           115737220
ACTUAL DATA = 00111011           115737220
IIR_REG_VAL = 11000110           115737220
IIR_REG_TEMP = 11000110           115737220
COLLECTING IIR COVERAGE           115737220
IIR[3:1] = 011           115737220
TESTBENCH: DIFF_COUNTER =           0           115737221
uart_data : 00111011  vs BFM_data: 01110110           115737221
SUCCESS: rx_Start bit detected after 8 cycles115759502
**** Initiate capturing frame bits ***********115759502
Receiving frame without parity	->	116122382
ERROR: FRAMING ERROR detected           116226062
addr_offst = 00           116226062
write_reg: wr_data	=	10100100
byte_en	=	0001
Update bit fields           116226062
data is 10100100

FRAME_COUNT =           3           116251982
PAR_VAL = 1           116251982
CHARACTER FRAME TIME =          10           116251982
CHARACTER LENGTH = 10           116251982
***** Starting detection on Receiver side *****116251982
fifo top :          9
addr_offst = 00           116258462
write_reg: wr_data	=	10010010
byte_en	=	0001
Update bit fields           116258462
data is 10010010
GEN_COUNTER =         746           116258462
TESTBENCH: DIFF_COUNTER =           1           116258462




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         745           116258570
SUCCESS APB: APB first cycle            116258621
SUCCESS APB: APB second cycle            116258721
ERROR FROM MONITOR	:	RCVR REGISTER MATCH
EXPECTED DATA = 10011010           116258820
ACTUAL DATA = 01010101           116258820
TESTBENCH: DIFF_COUNTER =           0           116258821
uart_data : 01010101  vs BFM_data: 10010010           116258821
-----------------------------------------------------------------
Dut Error @ 116258821ns : $unit_0x68a90024.uart_error_injection_tc.start	:
ERROR: UART is NOT sampling data at the 8th B_CLK
-----------------------------------------------------------------

random_object_id=          5           116258894
INFO  @ 116258894ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          5
QUEUE_SIZE =          13           116258894
LCR_REG_VAL = 00000000           116258920
LCR_REG_TEMP = 00000000           116258920
LSR_REG_VAL = 01100000           116258920
LSR_REG_TEMP = 01100000           116258920
FCR_REG_VAL = 00000001           116258920
FCR_REG_TEMP = 00000001           116258920
IIR_REG_VAL = 11000001           116258920
IIR_REG_TEMP = 11000001           116258920
COLLECTING IIR COVERAGE           116258920
IIR[3:1] = 000           116258920
IER_REG_VAL = 00000000           116258920
IER_REG_TEMP = 00000000           116258920
MSR_REG_VAL = 00000000           116258920
MSR_REG_TEMP = 00000000           116258920
DLL_REG_VAL = 00000000           116258920
DLL_REG_TEMP = 00000000           116258920
DLL, DLM has changed           116258920
LSR[0] is not Set after Reset -> 116259120
GEN_COUNTER =         747           116259120
Data = 10000000           116259120
Mask = 00011111           116259120
config Data = 00001011           116259120
config Data = 10001011           116259120
BAUD_VALUE =       19200
GEN_COUNTER =         748           116259120
Data = 00111100           116259120
Mask = 00000000           116259120
config Data = 00111010           116259120
config Data = 00111100           116259120
GEN_COUNTER =         749           116259120
Data = 00000000           116259120
Mask = 00000000           116259120
config Data = 11110001           116259120
config Data = 00000000           116259120
GEN_COUNTER =         750           116259120
Data = 00011111           116259120
Mask = 00011111           116259120
config Data = 00000111           116259120
config Data = 00000111           116259120
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 1
REG:DCDn = 1
REG:CTSn = 0
REG:DSRn = 1
REG:RIn = 0
TESTBENCH: DIFF_COUNTER =           4           116259120
MSR_REG_VAL = 10101111           116259120
MSR_REG_TEMP = 10101111           116259120




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Driver counter =         746           116259270
SUCCESS APB: APB first cycle            116259321
SUCCESS APB: APB second cycle            116259421




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at            116259520
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10001011
DLAB = 0
addr_offst = 00           116259520
write_reg: wr_data	=	10001011
byte_en	=	0001
Update bit fields           116259520
TESTBENCH: DIFF_COUNTER =           3           116259520
LCR_REG_VAL = 10001011           116259520
LCR_REG_TEMP = 10001011           116259520
Driver counter =         747           116259570
SUCCESS APB: APB first cycle            116259621
SUCCESS APB: APB second cycle            116259721




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at            116259820
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00111100
DLAB = 1
addr_offst = 00           116259820
write_reg: wr_data	=	00111100
byte_en	=	0001
Update bit fields           116259820
TESTBENCH: DIFF_COUNTER =           2           116259820
DLL_REG_VAL = 00111100           116259820
DLL_REG_TEMP = 00111100           116259820
DLL, DLM has changed           116259820
Driver counter =         748           116259870
SUCCESS APB: APB first cycle            116259921
SUCCESS APB: APB second cycle            116260021




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at            116260120
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00           116260120
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields           116260120
TESTBENCH: DIFF_COUNTER =           1           116260120
Driver counter =         749           116260170
SUCCESS APB: APB first cycle            116260221
SUCCESS APB: APB second cycle            116260321
Updating Regmap at            116260420
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00000111
DLAB = 1
addr_offst = 00           116260420
write_reg: wr_data	=	00000111
byte_en	=	0001
Update bit fields           116260420
TESTBENCH: DIFF_COUNTER =           0           116260420
LCR_REG_VAL = 00000111           116260420
LCR_REG_TEMP = 00000111           116260420
1. CHECK LOOPBACK TIME           116260420
GEN_COUNTER =         751           116260420
Data = 00011111           116260420
Mask = 11100000           116260420
config Data = 11111000           116260420
config Data = 11111111           116260420
GEN_COUNTER =         752           116260420
Data = 00000011           116260420
Mask = 00010000           116260420
config Data = 10001001           116260420
config Data = 00000011           116260420
GEN_COUNTER =         753           116260420
Data = 00000001           116260420
Mask = 00111000           116260420
config Data = 10101001           116260420
config Data = 00101001           116260420
GEN_COUNTER =         754           116260420
Data = 00001111           116260420
Mask = 11110000           116260420
config Data = 00001110           116260420
config Data = 00001111           116260420
GEN_COUNTER =         755           116260420
GEN_COUNTER =         756           116260420
Data = 00101000           116260420
Mask = 00000000           116260420
config Data = 00110001           116260420
config Data = 00101000           116260420
TESTBENCH: DIFF_COUNTER =           6           116260420




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Driver counter =         750           116260570
SUCCESS APB: APB first cycle            116260621
SUCCESS APB: APB second cycle            116260721




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at            116260820
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 11111111
DLAB = 0
addr_offst = 00           116260820
write_reg: wr_data	=	11111111
byte_en	=	0001
Update bit fields           116260820
TESTBENCH: DIFF_COUNTER =           5           116260820
MCR_REG_VAL = 00011111           116260820
MCR_REG_TEMP = 00011111           116260820
Driver counter =         751           116260870
SUCCESS APB: APB first cycle            116260921
SUCCESS APB: APB second cycle            116261021




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at            116261120
TESTBENCH: DIFF_COUNTER =           4           116261120
Driver counter =         752           116261170
SUCCESS APB: APB first cycle            116261221
SUCCESS APB: APB second cycle            116261321




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at            116261420
TESTBENCH: DIFF_COUNTER =           3           116261420
Driver counter =         753           116261470
SUCCESS APB: APB first cycle            116261521
SUCCESS APB: APB second cycle            116261621




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at            116261720
TESTBENCH: DIFF_COUNTER =           2           116261720
Driver counter =         754           116261770
SUCCESS APB: APB first cycle            116261821
SUCCESS APB: APB second cycle            116261921




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

TESTBENCH: DIFF_COUNTER =           1           116262021
Driver counter =         755           116262070
SUCCESS APB: APB first cycle            116262121
SUCCESS APB: APB second cycle            116262221
Updating Regmap at            116262320
TESTBENCH: DIFF_COUNTER =           0           116262320
2. CHECK LOOPBACK TIME           116262320
SUCCESS: rx_Start bit detected after 8 cycles116276390
**** Initiate capturing frame bits ***********116276390
Receiving frame without parity	->	116691110
SUCCESS: STOP bit detected           116742950
addr_offst = 00           116742950
write_reg: wr_data	=	10110100
byte_en	=	0001
Update bit fields           116742950
data is 10110100

LSR_REG_VAL = 01100001           116743004
LSR_REG_TEMP = 01100001           116743004
FRAME_COUNT =           4           116768870
PAR_VAL = 0           116768870
CHARACTER FRAME TIME =          11           116768870
CHARACTER LENGTH = 11           116768870
***** Starting detection on Receiver side *****116768870
GEN_COUNTER =         757           116778600
TESTBENCH: DIFF_COUNTER =           1           116778600




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         756           116778670
SUCCESS APB: APB first cycle            116778721
SUCCESS APB: APB second cycle            116778821
TESTBENCH: DIFF_COUNTER =           0           116778921
SUCCESS : data transmitted and received are same in loop-back mode           116778921
read_data = 00101000	temp_data = 00101000           116778921
GEN_COUNTER =         758           116778921
TESTBENCH: DIFF_COUNTER =           1           116778921




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         757           116779070
SUCCESS APB: APB first cycle            116779121
SUCCESS APB: APB second cycle            116779221
TESTBENCH: DIFF_COUNTER =           0           116779321
SUCCESS : RCVR_FIFO trigger level reached flag generated in loop-back mode           116779321
GEN_COUNTER =         759           116779321
TESTBENCH: DIFF_COUNTER =           1           116779321




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         758           116779470
SUCCESS APB: APB first cycle            116779521
SUCCESS APB: APB second cycle            116779621
TESTBENCH: DIFF_COUNTER =           0           116779721
1. dtr_dsr = 1           116779721
1. cts_rts = 0           116779721
1. out1_ri = 0           116779721
1. out2_dcd = 1           116779721
SUCCESS: LOOPBACK FOR CONTROL SIGNALS
LOOPBACK: CHECK_DATA = 00001111	MSR_DATA = 1111           116779721
LCR_REG_VAL = 00000000           116781820
LCR_REG_TEMP = 00000000           116781820
LSR_REG_VAL = 01100000           116781820
LSR_REG_TEMP = 01100000           116781820
MCR_REG_VAL = 00000000           116781820
MCR_REG_TEMP = 00000000           116781820
MSR_REG_VAL = 00000000           116781820
MSR_REG_TEMP = 00000000           116781820
DLL_REG_VAL = 00000000           116781820
DLL_REG_TEMP = 00000000           116781820
DLL, DLM has changed           116781820
random_object_id=          3           116781992
INFO  @ 116781992ns : $unit_0x68a90024.uart_test.create_test_object	:	Generating Timeout Testcase Object
INFO  @ 116781992ns : $unit_0x68a90024.uart_test.create_test_object	:	Created Timeout Testcase Object
INFO  @ 116781992ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          3
QUEUE_SIZE =          14           116781992
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 1
REG:DCDn = 1
REG:CTSn = 0
REG:DSRn = 1
REG:RIn = 0
MSR_REG_VAL = 10101111           116782020
MSR_REG_TEMP = 10101111           116782020
MSR_REG_VAL = 00000000           116782020
MSR_REG_TEMP = 00000000           116782020
GEN_COUNTER =         760           116782220
Data = 10000000           116782220
Mask = 00011111           116782220
config Data = 00111010           116782220
config Data = 10011010           116782220
BAUD_VALUE =       19200
GEN_COUNTER =         761           116782220
Data = 00111100           116782220
Mask = 00000000           116782220
config Data = 10111100           116782220
config Data = 00111100           116782220
GEN_COUNTER =         762           116782220
Data = 00000000           116782220
Mask = 00000000           116782220
config Data = 10111011           116782220
config Data = 00000000           116782220
GEN_COUNTER =         763           116782220
Data = 00011111           116782220
Mask = 00011111           116782220
config Data = 00011000           116782220
config Data = 00011000           116782220
LSR[0] is not Set after Reset -> 116782220
GEN_COUNTER =         764           116782220
Data = 01011111           116782220
Mask = 01011111           116782220
config Data = 01000011           116782220
config Data = 01000011           116782220
GEN_COUNTER =         765           116782220
Data = 00000101           116782220
Mask = 11111010           116782220
config Data = 10111100           116782220
config Data = 10111101           116782220
Trigger-level = 01000000           116782220
GEN_COUNTER =         766           116782220
Data = 01000001           116782220
Mask = 00111100           116782220
config Data = 01101110           116782220
config Data = 01101101           116782220
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 1
REG:DCDn = 1
REG:CTSn = 0
REG:DSRn = 1
REG:RIn = 0
TESTBENCH: DIFF_COUNTER =           7           116782220
MSR_REG_VAL = 10101111           116782220
MSR_REG_TEMP = 10101111           116782220




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

TESTCASE: DIFF_COUNTER =           7           116782320
Driver counter =         759           116782370
SUCCESS APB: APB first cycle            116782421
SUCCESS APB: APB second cycle            116782521




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Updating Regmap at            116782620
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10011010
DLAB = 0
addr_offst = 00           116782620
write_reg: wr_data	=	10011010
byte_en	=	0001
Update bit fields           116782620
TESTBENCH: DIFF_COUNTER =           6           116782620
LCR_REG_VAL = 10011010           116782620
LCR_REG_TEMP = 10011010           116782620
Driver counter =         760           116782670
SUCCESS APB: APB first cycle            116782721
SUCCESS APB: APB second cycle            116782821




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at            116782920
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00111100
DLAB = 1
addr_offst = 00           116782920
write_reg: wr_data	=	00111100
byte_en	=	0001
Update bit fields           116782920
TESTBENCH: DIFF_COUNTER =           5           116782920
DLL_REG_VAL = 00111100           116782920
DLL_REG_TEMP = 00111100           116782920
DLL, DLM has changed           116782920
Driver counter =         761           116782970
SUCCESS APB: APB first cycle            116783021
SUCCESS APB: APB second cycle            116783121




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at            116783220
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00           116783220
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields           116783220
TESTBENCH: DIFF_COUNTER =           4           116783220
Driver counter =         762           116783270
SUCCESS APB: APB first cycle            116783321
SUCCESS APB: APB second cycle            116783421




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at            116783520
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011000
DLAB = 1
addr_offst = 00           116783520
write_reg: wr_data	=	00011000
byte_en	=	0001
Update bit fields           116783520
TESTBENCH: DIFF_COUNTER =           3           116783520
LCR_REG_VAL = 00011000           116783520
LCR_REG_TEMP = 00011000           116783520
Driver counter =         763           116783570
SUCCESS APB: APB first cycle            116783621
SUCCESS APB: APB second cycle            116783721
INFO  @ 116783774ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Warning : FIFO empty




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at            116783820
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 01000011
DLAB = 0
addr_offst = 00           116783820
write_reg: wr_data	=	01000011
byte_en	=	0001
Update bit fields           116783820
TESTBENCH: DIFF_COUNTER =           2           116783820
LCR_REG_VAL = 01000011           116783820
LCR_REG_TEMP = 01000011           116783820
Driver counter =         764           116783870
SUCCESS APB: APB first cycle            116783921
SUCCESS APB: APB second cycle            116784021




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at            116784120
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 10111101
DLAB = 0
addr_offst = 00           116784120
write_reg: wr_data	=	10111101
byte_en	=	0001
Update bit fields           116784120
TESTBENCH: DIFF_COUNTER =           1           116784120
IER_REG_VAL = 00001101           116784120
IER_REG_TEMP = 00001101           116784120
IIR_REG_VAL = 11000000           116784120
IIR_REG_TEMP = 11000000           116784120
Driver counter =         765           116784170
SUCCESS APB: APB first cycle            116784221
SUCCESS APB: APB second cycle            116784321
Updating Regmap at            116784420
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 01101101
DLAB = 0
addr_offst = 00           116784420
write_reg: wr_data	=	01101101
byte_en	=	0001
Update bit fields           116784420
TESTBENCH: DIFF_COUNTER =           0           116784420
FCR_REG_VAL = 01001101           116784420
FCR_REG_TEMP = 01001101           116784420
REGMAP: CHAR_LENGTH =          10           116784420
TESTCASE TRIGGER_DEPTH =           5           116784420
TIMEOUT WAIT,           1 ->            116784420
TIMEOUT WAIT,           2 ->            116786528
TIMEOUT WAIT,           3 ->            116789768
TIMEOUT WAIT,           4 ->            116793008
SUCCESS: rx_Start bit detected after 8 cycles116796248
**** Initiate capturing frame bits ***********116796248
TIMEOUT WAIT,           5 ->            116796248
TIMEOUT WAIT,           6 ->            116799488
TIMEOUT WAIT,           7 ->            116802728
TIMEOUT WAIT,           8 ->            116805968
SUCCESS: tx_Start bit detected after 8 cycles116809208
INFO  @ 116809208ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TIMEOUT WAIT,           9 ->            116809208
TIMEOUT WAIT,          10 ->            116812448
TIMEOUT WAIT,          11 ->            116815688
TIMEOUT WAIT,          12 ->            116818928
TIMEOUT WAIT,          13 ->            116822168
TIMEOUT WAIT,          14 ->            116825408
TIMEOUT WAIT,          15 ->            116828648
TIMEOUT WAIT,          16 ->            116831888
TIMEOUT WAIT,          17 ->            116835128
TIMEOUT WAIT,          18 ->            116838368
TIMEOUT WAIT,          19 ->            116841608
TIMEOUT WAIT,          20 ->            116844848
TIMEOUT WAIT,          21 ->            116848088
TIMEOUT WAIT,          22 ->            116851328
TIMEOUT WAIT,          23 ->            116854568
TIMEOUT WAIT,          24 ->            116857808
TIMEOUT WAIT,          25 ->            116861048
TIMEOUT WAIT,          26 ->            116864288
TIMEOUT WAIT,          27 ->            116867528
TIMEOUT WAIT,          28 ->            116870768
TIMEOUT WAIT,          29 ->            116874008
TIMEOUT WAIT,          30 ->            116877248
TIMEOUT WAIT,          31 ->            116880488
TIMEOUT WAIT,          32 ->            116883728
TIMEOUT WAIT,          33 ->            116886968
TIMEOUT WAIT,          34 ->            116890208
TIMEOUT WAIT,          35 ->            116893448
TIMEOUT WAIT,          36 ->            116896688
TIMEOUT WAIT,          37 ->            116899928
TIMEOUT WAIT,          38 ->            116903168
TIMEOUT WAIT,          39 ->            116906408
TIMEOUT WAIT,          40 ->            116909648
TIMEOUT WAIT,          41 ->            116912888
TIMEOUT WAIT,          42 ->            116916128
TIMEOUT WAIT,          43 ->            116919368
TIMEOUT WAIT,          44 ->            116922608
TIMEOUT WAIT,          45 ->            116925848
TIMEOUT WAIT,          46 ->            116929088
TIMEOUT WAIT,          47 ->            116932328
TIMEOUT WAIT,          48 ->            116935568
TIMEOUT WAIT,          49 ->            116938808
TIMEOUT WAIT,          50 ->            116942048
TIMEOUT WAIT,          51 ->            116945288
TIMEOUT WAIT,          52 ->            116948528
TIMEOUT WAIT,          53 ->            116951768
TIMEOUT WAIT,          54 ->            116955008
TIMEOUT WAIT,          55 ->            116958248
TIMEOUT WAIT,          56 ->            116961488
TIMEOUT WAIT,          57 ->            116964728
TIMEOUT WAIT,          58 ->            116967968
TIMEOUT WAIT,          59 ->            116971208
TIMEOUT WAIT,          60 ->            116974448
TIMEOUT WAIT,          61 ->            116977688
TIMEOUT WAIT,          62 ->            116980928
TIMEOUT WAIT,          63 ->            116984168
TIMEOUT WAIT,          64 ->            116987408
TIMEOUT WAIT,          65 ->            116990648
TIMEOUT WAIT,          66 ->            116993888
TIMEOUT WAIT,          67 ->            116997128
TIMEOUT WAIT,          68 ->            117000368
TIMEOUT WAIT,          69 ->            117003608
TIMEOUT WAIT,          70 ->            117006848
TIMEOUT WAIT,          71 ->            117010088
TIMEOUT WAIT,          72 ->            117013328
TIMEOUT WAIT,          73 ->            117016568
TIMEOUT WAIT,          74 ->            117019808
TIMEOUT WAIT,          75 ->            117023048
TIMEOUT WAIT,          76 ->            117026288
TIMEOUT WAIT,          77 ->            117029528
TIMEOUT WAIT,          78 ->            117032768
TIMEOUT WAIT,          79 ->            117036008
TIMEOUT WAIT,          80 ->            117039248
TIMEOUT WAIT,          81 ->            117042488
TIMEOUT WAIT,          82 ->            117045728
TIMEOUT WAIT,          83 ->            117048968
TIMEOUT WAIT,          84 ->            117052208
TIMEOUT WAIT,          85 ->            117055448
TIMEOUT WAIT,          86 ->            117058688
TIMEOUT WAIT,          87 ->            117061928
TIMEOUT WAIT,          88 ->            117065168
TIMEOUT WAIT,          89 ->            117068408
TIMEOUT WAIT,          90 ->            117071648
TIMEOUT WAIT,          91 ->            117074888
TIMEOUT WAIT,          92 ->            117078128
TIMEOUT WAIT,          93 ->            117081368
TIMEOUT WAIT,          94 ->            117084608
TIMEOUT WAIT,          95 ->            117087848
TIMEOUT WAIT,          96 ->            117091088
TIMEOUT WAIT,          97 ->            117094328
TIMEOUT WAIT,          98 ->            117097568
TIMEOUT WAIT,          99 ->            117100808
TIMEOUT WAIT,         100 ->            117104048
TIMEOUT WAIT,         101 ->            117107288
TIMEOUT WAIT,         102 ->            117110528
TIMEOUT WAIT,         103 ->            117113768
TIMEOUT WAIT,         104 ->            117117008
TIMEOUT WAIT,         105 ->            117120248
TIMEOUT WAIT,         106 ->            117123488
TIMEOUT WAIT,         107 ->            117126728
TIMEOUT WAIT,         108 ->            117129968
TIMEOUT WAIT,         109 ->            117133208
TIMEOUT WAIT,         110 ->            117136448
TIMEOUT WAIT,         111 ->            117139688
TIMEOUT WAIT,         112 ->            117142928
TIMEOUT WAIT,         113 ->            117146168
TIMEOUT WAIT,         114 ->            117149408
TIMEOUT WAIT,         115 ->            117152648
TIMEOUT WAIT,         116 ->            117155888
TIMEOUT WAIT,         117 ->            117159128
TIMEOUT WAIT,         118 ->            117162368
TIMEOUT WAIT,         119 ->            117165608
TIMEOUT WAIT,         120 ->            117168848
TIMEOUT WAIT,         121 ->            117172088
TIMEOUT WAIT,         122 ->            117175328
TIMEOUT WAIT,         123 ->            117178568
TIMEOUT WAIT,         124 ->            117181808
TIMEOUT WAIT,         125 ->            117185048
TIMEOUT WAIT,         126 ->            117188288
TIMEOUT WAIT,         127 ->            117191528
TIMEOUT WAIT,         128 ->            117194768
TIMEOUT WAIT,         129 ->            117198008
TIMEOUT WAIT,         130 ->            117201248
TIMEOUT WAIT,         131 ->            117204488
TIMEOUT WAIT,         132 ->            117207728
TIMEOUT WAIT,         133 ->            117210968
Receiving frame without parity	->	117210968
TIMEOUT WAIT,         134 ->            117214208
TIMEOUT WAIT,         135 ->            117217448
TIMEOUT WAIT,         136 ->            117220688
TIMEOUT WAIT,         137 ->            117223928
TRANSMISSION without parity ->            117223928
TIMEOUT WAIT,         138 ->            117227168
TIMEOUT WAIT,         139 ->            117230408
TIMEOUT WAIT,         140 ->            117233648
TIMEOUT WAIT,         141 ->            117236888
TIMEOUT WAIT,         142 ->            117240128
TIMEOUT WAIT,         143 ->            117243368
TIMEOUT WAIT,         144 ->            117246608
TIMEOUT WAIT,         145 ->            117249848
TIMEOUT WAIT,         146 ->            117253088
TIMEOUT WAIT,         147 ->            117256328
TIMEOUT WAIT,         148 ->            117259568
TIMEOUT WAIT,         149 ->            117262808
SUCCESS: STOP bit detected           117262808
addr_offst = 00           117262808
write_reg: wr_data	=	00101101
byte_en	=	0001
Update bit fields           117262808
data is 00101101

LSR_REG_VAL = 01100001           117262862
LSR_REG_TEMP = 01100001           117262862
TIMEOUT WAIT,         150 ->            117266048
TIMEOUT WAIT,         151 ->            117269288
TIMEOUT WAIT,         152 ->            117272528
TIMEOUT WAIT,         153 ->            117275768
INFO  @ 117275768ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:ERROR: FRAMING ERROR detected
TIMEOUT WAIT,         154 ->            117279008
TIMEOUT WAIT,         155 ->            117282248
TIMEOUT WAIT,         156 ->            117285488
TIMEOUT WAIT,         157 ->            117288728
TIMEOUT WAIT,         158 ->            117291968
TIMEOUT WAIT,         159 ->            117295208
TIMEOUT WAIT,         160 ->            117298448
TIMEOUT WAIT,         161 ->            117301688
INFO  @ 117301688ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: IGNORE PARITY BIT: STOP NOT DETECTED
TIMEOUT WAIT,         162 ->            117304928
TIMEOUT WAIT,         163 ->            117308168
TIMEOUT WAIT,         164 ->            117311408
TIMEOUT WAIT,         165 ->            117314648
TIMEOUT WAIT,         166 ->            117317888
TIMEOUT WAIT,         167 ->            117321128
TIMEOUT WAIT,         168 ->            117324368
TIMEOUT WAIT,         169 ->            117327608
TIMEOUT WAIT,         170 ->            117330848
TIMEOUT WAIT,         171 ->            117334088
TIMEOUT WAIT,         172 ->            117337328
FRAME_COUNT =           5           117340568
PAR_VAL = 0           117340568
CHARACTER FRAME TIME =          10           117340568
CHARACTER LENGTH = 11           117340568
TIMEOUT WAIT,         173 ->            117340568
***** Starting detection on Receiver side *****117340568
TIMEOUT WAIT,         174 ->            117343808
TIMEOUT WAIT,         175 ->            117347048
TIMEOUT WAIT,         176 ->            117350288
TIMEOUT WAIT,         177 ->            117353528
TIMEOUT WAIT,         178 ->            117356768
TIMEOUT WAIT,         179 ->            117360008
TIMEOUT WAIT,         180 ->            117363248
TIMEOUT WAIT,         181 ->            117366488
SUCCESS: rx_Start bit detected after 8 cycles117366488
**** Initiate capturing frame bits ***********117366488
TIMEOUT WAIT,         182 ->            117369728
TIMEOUT WAIT,         183 ->            117372968
TIMEOUT WAIT,         184 ->            117376208
TIMEOUT WAIT,         185 ->            117379448
TIMEOUT WAIT,         186 ->            117382688
TIMEOUT WAIT,         187 ->            117385928
TIMEOUT WAIT,         188 ->            117389168
TIMEOUT WAIT,         189 ->            117392408
TIMEOUT WAIT,         190 ->            117395648
TIMEOUT WAIT,         191 ->            117398888
TIMEOUT WAIT,         192 ->            117402128
TIMEOUT WAIT,         193 ->            117405368
TIMEOUT WAIT,         194 ->            117408608
TIMEOUT WAIT,         195 ->            117411848
TIMEOUT WAIT,         196 ->            117415088
TIMEOUT WAIT,         197 ->            117418328
TIMEOUT WAIT,         198 ->            117421568
TIMEOUT WAIT,         199 ->            117424808
TIMEOUT WAIT,         200 ->            117428048
TIMEOUT WAIT,         201 ->            117431288
TIMEOUT WAIT,         202 ->            117434528
TIMEOUT WAIT,         203 ->            117437768
TIMEOUT WAIT,         204 ->            117441008
TIMEOUT WAIT,         205 ->            117444248
TIMEOUT WAIT,         206 ->            117447488
TIMEOUT WAIT,         207 ->            117450728
TIMEOUT WAIT,         208 ->            117453968
TIMEOUT WAIT,         209 ->            117457208
TIMEOUT WAIT,         210 ->            117460448
TIMEOUT WAIT,         211 ->            117463688
TIMEOUT WAIT,         212 ->            117466928
TIMEOUT WAIT,         213 ->            117470168
TIMEOUT WAIT,         214 ->            117473408
TIMEOUT WAIT,         215 ->            117476648
TIMEOUT WAIT,         216 ->            117479888
TIMEOUT WAIT,         217 ->            117483128
TIMEOUT WAIT,         218 ->            117486368
TIMEOUT WAIT,         219 ->            117489608
TIMEOUT WAIT,         220 ->            117492848
TIMEOUT WAIT,         221 ->            117496088
TIMEOUT WAIT,         222 ->            117499328
TIMEOUT WAIT,         223 ->            117502568
TIMEOUT WAIT,         224 ->            117505808
TIMEOUT WAIT,         225 ->            117509048
TIMEOUT WAIT,         226 ->            117512288
TIMEOUT WAIT,         227 ->            117515528
TIMEOUT WAIT,         228 ->            117518768
TIMEOUT WAIT,         229 ->            117522008
TIMEOUT WAIT,         230 ->            117525248
TIMEOUT WAIT,         231 ->            117528488
TIMEOUT WAIT,         232 ->            117531728
TIMEOUT WAIT,         233 ->            117534968
TIMEOUT WAIT,         234 ->            117538208
TIMEOUT WAIT,         235 ->            117541448
TIMEOUT WAIT,         236 ->            117544688
TIMEOUT WAIT,         237 ->            117547928
TIMEOUT WAIT,         238 ->            117551168
TIMEOUT WAIT,         239 ->            117554408
TIMEOUT WAIT,         240 ->            117557648
TIMEOUT WAIT,         241 ->            117560888
TIMEOUT WAIT,         242 ->            117564128
TIMEOUT WAIT,         243 ->            117567368
TIMEOUT WAIT,         244 ->            117570608
TIMEOUT WAIT,         245 ->            117573848
TIMEOUT WAIT,         246 ->            117577088
TIMEOUT WAIT,         247 ->            117580328
TIMEOUT WAIT,         248 ->            117583568
TIMEOUT WAIT,         249 ->            117586808
TIMEOUT WAIT,         250 ->            117590048
TIMEOUT WAIT,         251 ->            117593288
TIMEOUT WAIT,         252 ->            117596528
TIMEOUT WAIT,         253 ->            117599768
TIMEOUT WAIT,         254 ->            117603008
TIMEOUT WAIT,         255 ->            117606248
TIMEOUT WAIT,         256 ->            117609488
TIMEOUT WAIT,         257 ->            117612728
TIMEOUT WAIT,         258 ->            117615968
TIMEOUT WAIT,         259 ->            117619208
TIMEOUT WAIT,         260 ->            117622448
TIMEOUT WAIT,         261 ->            117625688
TIMEOUT WAIT,         262 ->            117628928
TIMEOUT WAIT,         263 ->            117632168
TIMEOUT WAIT,         264 ->            117635408
TIMEOUT WAIT,         265 ->            117638648
TIMEOUT WAIT,         266 ->            117641888
TIMEOUT WAIT,         267 ->            117645128
TIMEOUT WAIT,         268 ->            117648368
TIMEOUT WAIT,         269 ->            117651608
TIMEOUT WAIT,         270 ->            117654848
TIMEOUT WAIT,         271 ->            117658088
TIMEOUT WAIT,         272 ->            117661328
TIMEOUT WAIT,         273 ->            117664568
TIMEOUT WAIT,         274 ->            117667808
TIMEOUT WAIT,         275 ->            117671048
TIMEOUT WAIT,         276 ->            117674288
TIMEOUT WAIT,         277 ->            117677528
TIMEOUT WAIT,         278 ->            117680768
TIMEOUT WAIT,         279 ->            117684008
TIMEOUT WAIT,         280 ->            117687248
TIMEOUT WAIT,         281 ->            117690488
TIMEOUT WAIT,         282 ->            117693728
TIMEOUT WAIT,         283 ->            117696968
TIMEOUT WAIT,         284 ->            117700208
TIMEOUT WAIT,         285 ->            117703448
TIMEOUT WAIT,         286 ->            117706688
TIMEOUT WAIT,         287 ->            117709928
TIMEOUT WAIT,         288 ->            117713168
TIMEOUT WAIT,         289 ->            117716408
TIMEOUT WAIT,         290 ->            117719648
TIMEOUT WAIT,         291 ->            117722888
TIMEOUT WAIT,         292 ->            117726128
TIMEOUT WAIT,         293 ->            117729368
TIMEOUT WAIT,         294 ->            117732608
TIMEOUT WAIT,         295 ->            117735848
TIMEOUT WAIT,         296 ->            117739088
TIMEOUT WAIT,         297 ->            117742328
TIMEOUT WAIT,         298 ->            117745568
TIMEOUT WAIT,         299 ->            117748808
TIMEOUT WAIT,         300 ->            117752048
TIMEOUT WAIT,         301 ->            117755288
TIMEOUT WAIT,         302 ->            117758528
TIMEOUT WAIT,         303 ->            117761768
TIMEOUT WAIT,         304 ->            117765008
TIMEOUT WAIT,         305 ->            117768248
TIMEOUT WAIT,         306 ->            117771488
TIMEOUT WAIT,         307 ->            117774728
TIMEOUT WAIT,         308 ->            117777968
TIMEOUT WAIT,         309 ->            117781208
Receiving frame without parity	->	117781208
TIMEOUT WAIT,         310 ->            117784448
TIMEOUT WAIT,         311 ->            117787688
TIMEOUT WAIT,         312 ->            117790928
TIMEOUT WAIT,         313 ->            117794168
TIMEOUT WAIT,         314 ->            117797408
TIMEOUT WAIT,         315 ->            117800648
TIMEOUT WAIT,         316 ->            117803888
TIMEOUT WAIT,         317 ->            117807128
TIMEOUT WAIT,         318 ->            117810368
TIMEOUT WAIT,         319 ->            117813608
TIMEOUT WAIT,         320 ->            117816848
TIMEOUT WAIT,         321 ->            117820088
TIMEOUT WAIT,         322 ->            117823328
TIMEOUT WAIT,         323 ->            117826568
TIMEOUT WAIT,         324 ->            117829808
TIMEOUT WAIT,         325 ->            117833048
SUCCESS: STOP bit detected           117833048
addr_offst = 00           117833048
write_reg: wr_data	=	00101110
byte_en	=	0001
Update bit fields           117833048
data is 00101110

TIMEOUT WAIT,         326 ->            117836288
TIMEOUT WAIT,         327 ->            117839528
TIMEOUT WAIT,         328 ->            117842768
TIMEOUT WAIT,         329 ->            117846008
TIMEOUT WAIT,         330 ->            117849248
TIMEOUT WAIT,         331 ->            117852488
TIMEOUT WAIT,         332 ->            117855728
TIMEOUT WAIT,         333 ->            117858968
TIMEOUT WAIT,         334 ->            117862208
TIMEOUT WAIT,         335 ->            117865448
TIMEOUT WAIT,         336 ->            117868688
TIMEOUT WAIT,         337 ->            117871928
TIMEOUT WAIT,         338 ->            117875168
TIMEOUT WAIT,         339 ->            117878408
TIMEOUT WAIT,         340 ->            117881648
TIMEOUT WAIT,         341 ->            117884888
TIMEOUT WAIT,         342 ->            117888128
TIMEOUT WAIT,         343 ->            117891368
TIMEOUT WAIT,         344 ->            117894608
TIMEOUT WAIT,         345 ->            117897848
TIMEOUT WAIT,         346 ->            117901088
TIMEOUT WAIT,         347 ->            117904328
TIMEOUT WAIT,         348 ->            117907568
TIMEOUT WAIT,         349 ->            117910808
TIMEOUT WAIT,         350 ->            117914048
TIMEOUT WAIT,         351 ->            117917288
TIMEOUT WAIT,         352 ->            117920528
TIMEOUT WAIT,         353 ->            117923768
TIMEOUT WAIT,         354 ->            117927008
TIMEOUT WAIT,         355 ->            117930248
TIMEOUT WAIT,         356 ->            117933488
TIMEOUT WAIT,         357 ->            117936728
TIMEOUT WAIT,         358 ->            117939968
TIMEOUT WAIT,         359 ->            117943208
TIMEOUT WAIT,         360 ->            117946448
TIMEOUT WAIT,         361 ->            117949688
TIMEOUT WAIT,         362 ->            117952928
TIMEOUT WAIT,         363 ->            117956168
TIMEOUT WAIT,         364 ->            117959408
TIMEOUT WAIT,         365 ->            117962648
TIMEOUT WAIT,         366 ->            117965888
TIMEOUT WAIT,         367 ->            117969128
TIMEOUT WAIT,         368 ->            117972368
TIMEOUT WAIT,         369 ->            117975608
TIMEOUT WAIT,         370 ->            117978848
TIMEOUT WAIT,         371 ->            117982088
TIMEOUT WAIT,         372 ->            117985328
TIMEOUT WAIT,         373 ->            117988568
TIMEOUT WAIT,         374 ->            117991808
TIMEOUT WAIT,         375 ->            117995048
TIMEOUT WAIT,         376 ->            117998288
TIMEOUT WAIT,         377 ->            118001528
TIMEOUT WAIT,         378 ->            118004768
TIMEOUT WAIT,         379 ->            118008008
TIMEOUT WAIT,         380 ->            118011248
TIMEOUT WAIT,         381 ->            118014488
TIMEOUT WAIT,         382 ->            118017728
TIMEOUT WAIT,         383 ->            118020968
TIMEOUT WAIT,         384 ->            118024208
TIMEOUT WAIT,         385 ->            118027448
TIMEOUT WAIT,         386 ->            118030688
TIMEOUT WAIT,         387 ->            118033928
TIMEOUT WAIT,         388 ->            118037168
TIMEOUT WAIT,         389 ->            118040408
TIMEOUT WAIT,         390 ->            118043648
TIMEOUT WAIT,         391 ->            118046888
TIMEOUT WAIT,         392 ->            118050128
TIMEOUT WAIT,         393 ->            118053368
TIMEOUT WAIT,         394 ->            118056608
TIMEOUT WAIT,         395 ->            118059848
TIMEOUT WAIT,         396 ->            118063088
TIMEOUT WAIT,         397 ->            118066328
TIMEOUT WAIT,         398 ->            118069568
TIMEOUT WAIT,         399 ->            118072808
TIMEOUT WAIT,         400 ->            118076048
TIMEOUT WAIT,         401 ->            118079288
TIMEOUT WAIT,         402 ->            118082528
TIMEOUT WAIT,         403 ->            118085768
TIMEOUT WAIT,         404 ->            118089008
TIMEOUT WAIT,         405 ->            118092248
TIMEOUT WAIT,         406 ->            118095488
TIMEOUT WAIT,         407 ->            118098728
TIMEOUT WAIT,         408 ->            118101968
TIMEOUT WAIT,         409 ->            118105208
TIMEOUT WAIT,         410 ->            118108448
TIMEOUT WAIT,         411 ->            118111688
TIMEOUT WAIT,         412 ->            118114928
TIMEOUT WAIT,         413 ->            118118168
TIMEOUT WAIT,         414 ->            118121408
TIMEOUT WAIT,         415 ->            118124648
TIMEOUT WAIT,         416 ->            118127888
TIMEOUT WAIT,         417 ->            118131128
TIMEOUT WAIT,         418 ->            118134368
TIMEOUT WAIT,         419 ->            118137608
TIMEOUT WAIT,         420 ->            118140848
TIMEOUT WAIT,         421 ->            118144088
TIMEOUT WAIT,         422 ->            118147328
TIMEOUT WAIT,         423 ->            118150568
TIMEOUT WAIT,         424 ->            118153808
TIMEOUT WAIT,         425 ->            118157048
TIMEOUT WAIT,         426 ->            118160288
TIMEOUT WAIT,         427 ->            118163528
TIMEOUT WAIT,         428 ->            118166768
TIMEOUT WAIT,         429 ->            118170008
TIMEOUT WAIT,         430 ->            118173248
TIMEOUT WAIT,         431 ->            118176488
TIMEOUT WAIT,         432 ->            118179728
TIMEOUT WAIT,         433 ->            118182968
TIMEOUT WAIT,         434 ->            118186208
TIMEOUT WAIT,         435 ->            118189448
TIMEOUT WAIT,         436 ->            118192688
TIMEOUT WAIT,         437 ->            118195928
TIMEOUT WAIT,         438 ->            118199168
TIMEOUT WAIT,         439 ->            118202408
TIMEOUT WAIT,         440 ->            118205648
TIMEOUT WAIT,         441 ->            118208888
TIMEOUT WAIT,         442 ->            118212128
TIMEOUT WAIT,         443 ->            118215368
TIMEOUT WAIT,         444 ->            118218608
TIMEOUT WAIT,         445 ->            118221848
TIMEOUT WAIT,         446 ->            118225088
TIMEOUT WAIT,         447 ->            118228328
TIMEOUT WAIT,         448 ->            118231568
TIMEOUT WAIT,         449 ->            118234808
TIMEOUT WAIT,         450 ->            118238048
TIMEOUT WAIT,         451 ->            118241288
TIMEOUT WAIT,         452 ->            118244528
TIMEOUT WAIT,         453 ->            118247768
TIMEOUT WAIT,         454 ->            118251008
TIMEOUT WAIT,         455 ->            118254248
TIMEOUT WAIT,         456 ->            118257488
TIMEOUT WAIT,         457 ->            118260728
TIMEOUT WAIT,         458 ->            118263968
TIMEOUT WAIT,         459 ->            118267208
TIMEOUT WAIT,         460 ->            118270448
TIMEOUT WAIT,         461 ->            118273688
TIMEOUT WAIT,         462 ->            118276928
TIMEOUT WAIT,         463 ->            118280168
TIMEOUT WAIT,         464 ->            118283408
TIMEOUT WAIT,         465 ->            118286648
TIMEOUT WAIT,         466 ->            118289888
TIMEOUT WAIT,         467 ->            118293128
TIMEOUT WAIT,         468 ->            118296368
TIMEOUT WAIT,         469 ->            118299608
TIMEOUT WAIT,         470 ->            118302848
TIMEOUT WAIT,         471 ->            118306088
TIMEOUT WAIT,         472 ->            118309328
TIMEOUT WAIT,         473 ->            118312568
TIMEOUT WAIT,         474 ->            118315808
TIMEOUT WAIT,         475 ->            118319048
TIMEOUT WAIT,         476 ->            118322288
TIMEOUT WAIT,         477 ->            118325528
TIMEOUT WAIT,         478 ->            118328768
TIMEOUT WAIT,         479 ->            118332008
TIMEOUT WAIT,         480 ->            118335248
TIMEOUT WAIT,         481 ->            118338488
TIMEOUT WAIT,         482 ->            118341728
TIMEOUT WAIT,         483 ->            118344968
TIMEOUT WAIT,         484 ->            118348208
TIMEOUT WAIT,         485 ->            118351448
TIMEOUT WAIT,         486 ->            118354688
TIMEOUT WAIT,         487 ->            118357928
TIMEOUT WAIT,         488 ->            118361168
TIMEOUT WAIT,         489 ->            118364408
TIMEOUT WAIT,         490 ->            118367648
TIMEOUT WAIT,         491 ->            118370888
TIMEOUT WAIT,         492 ->            118374128
TIMEOUT WAIT,         493 ->            118377368
TIMEOUT WAIT,         494 ->            118380608
TIMEOUT WAIT,         495 ->            118383848
TIMEOUT WAIT,         496 ->            118387088
TIMEOUT WAIT,         497 ->            118390328
TIMEOUT WAIT,         498 ->            118393568
TIMEOUT WAIT,         499 ->            118396808
TIMEOUT WAIT,         500 ->            118400048
TIMEOUT WAIT,         501 ->            118403288
TIMEOUT WAIT,         502 ->            118406528
TIMEOUT WAIT,         503 ->            118409768
TIMEOUT WAIT,         504 ->            118413008
TIMEOUT WAIT,         505 ->            118416248
TIMEOUT WAIT,         506 ->            118419488
TIMEOUT WAIT,         507 ->            118422728
TIMEOUT WAIT,         508 ->            118425968
TIMEOUT WAIT,         509 ->            118429208
TIMEOUT WAIT,         510 ->            118432448
TIMEOUT WAIT,         511 ->            118435688
TIMEOUT WAIT,         512 ->            118438928
TIMEOUT WAIT,         513 ->            118442168
TIMEOUT WAIT,         514 ->            118445408
TIMEOUT WAIT,         515 ->            118448648
TIMEOUT WAIT,         516 ->            118451888
TIMEOUT WAIT,         517 ->            118455128
TIMEOUT WAIT,         518 ->            118458368
TIMEOUT WAIT,         519 ->            118461608
TIMEOUT WAIT,         520 ->            118464848
TIMEOUT WAIT,         521 ->            118468088
TIMEOUT WAIT,         522 ->            118471328
TIMEOUT WAIT,         523 ->            118474568
TIMEOUT WAIT,         524 ->            118477808
TIMEOUT WAIT,         525 ->            118481048
TIMEOUT WAIT,         526 ->            118484288
TIMEOUT WAIT,         527 ->            118487528
TIMEOUT WAIT,         528 ->            118490768
TIMEOUT WAIT,         529 ->            118494008
TIMEOUT WAIT,         530 ->            118497248
TIMEOUT WAIT,         531 ->            118500488
TIMEOUT WAIT,         532 ->            118503728
TIMEOUT WAIT,         533 ->            118506968
TIMEOUT WAIT,         534 ->            118510208
TIMEOUT WAIT,         535 ->            118513448
TIMEOUT WAIT,         536 ->            118516688
TIMEOUT WAIT,         537 ->            118519928
TIMEOUT WAIT,         538 ->            118523168
TIMEOUT WAIT,         539 ->            118526408
TIMEOUT WAIT,         540 ->            118529648
TIMEOUT WAIT,         541 ->            118532888
TIMEOUT WAIT,         542 ->            118536128
TIMEOUT WAIT,         543 ->            118539368
TIMEOUT WAIT,         544 ->            118542608
TIMEOUT WAIT,         545 ->            118545848
TIMEOUT WAIT,         546 ->            118549088
TIMEOUT WAIT,         547 ->            118552328
TIMEOUT WAIT,         548 ->            118555568
TIMEOUT WAIT,         549 ->            118558808
TIMEOUT WAIT,         550 ->            118562048
TIMEOUT WAIT,         551 ->            118565288
TIMEOUT WAIT,         552 ->            118568528
TIMEOUT WAIT,         553 ->            118571768
TIMEOUT WAIT,         554 ->            118575008
TIMEOUT WAIT,         555 ->            118578248
TIMEOUT WAIT,         556 ->            118581488
TIMEOUT WAIT,         557 ->            118584728
TIMEOUT WAIT,         558 ->            118587968
TIMEOUT WAIT,         559 ->            118591208
TIMEOUT WAIT,         560 ->            118594448
TIMEOUT WAIT,         561 ->            118597688
TIMEOUT WAIT,         562 ->            118600928
TIMEOUT WAIT,         563 ->            118604168
TIMEOUT WAIT,         564 ->            118607408
TIMEOUT WAIT,         565 ->            118610648
TIMEOUT WAIT,         566 ->            118613888
TIMEOUT WAIT,         567 ->            118617128
TIMEOUT WAIT,         568 ->            118620368
TIMEOUT WAIT,         569 ->            118623608
TIMEOUT WAIT,         570 ->            118626848
TIMEOUT WAIT,         571 ->            118630088
TIMEOUT WAIT,         572 ->            118633328
TIMEOUT WAIT,         573 ->            118636568
TIMEOUT WAIT,         574 ->            118639808
TIMEOUT WAIT,         575 ->            118643048
TIMEOUT WAIT,         576 ->            118646288
TIMEOUT WAIT,         577 ->            118649528
TIMEOUT WAIT,         578 ->            118652768
TIMEOUT WAIT,         579 ->            118656008
TIMEOUT WAIT,         580 ->            118659248
TIMEOUT WAIT,         581 ->            118662488
TIMEOUT WAIT,         582 ->            118665728
TIMEOUT WAIT,         583 ->            118668968
TIMEOUT WAIT,         584 ->            118672208
TIMEOUT WAIT,         585 ->            118675448
TIMEOUT WAIT,         586 ->            118678688
TIMEOUT WAIT,         587 ->            118681928
TIMEOUT WAIT,         588 ->            118685168
TIMEOUT WAIT,         589 ->            118688408
TIMEOUT WAIT,         590 ->            118691648
TIMEOUT WAIT,         591 ->            118694888
TIMEOUT WAIT,         592 ->            118698128
TIMEOUT WAIT,         593 ->            118701368
TIMEOUT WAIT,         594 ->            118704608
TIMEOUT WAIT,         595 ->            118707848
TIMEOUT WAIT,         596 ->            118711088
TIMEOUT WAIT,         597 ->            118714328
TIMEOUT WAIT,         598 ->            118717568
TIMEOUT WAIT,         599 ->            118720808
TIMEOUT WAIT,         600 ->            118724048
TIMEOUT WAIT,         601 ->            118727288
TIMEOUT WAIT,         602 ->            118730528
TIMEOUT WAIT,         603 ->            118733768
TIMEOUT WAIT,         604 ->            118737008
TIMEOUT WAIT,         605 ->            118740248
TIMEOUT WAIT,         606 ->            118743488
TIMEOUT WAIT,         607 ->            118746728
TIMEOUT WAIT,         608 ->            118749968
TIMEOUT WAIT,         609 ->            118753208
TIMEOUT WAIT,         610 ->            118756448
TIMEOUT WAIT,         611 ->            118759688
TIMEOUT WAIT,         612 ->            118762928
TIMEOUT WAIT,         613 ->            118766168
TIMEOUT WAIT,         614 ->            118769408
TIMEOUT WAIT,         615 ->            118772648
TIMEOUT WAIT,         616 ->            118775888
TIMEOUT WAIT,         617 ->            118779128
TIMEOUT WAIT,         618 ->            118782368
TIMEOUT WAIT,         619 ->            118785608
TIMEOUT WAIT,         620 ->            118788848
TIMEOUT WAIT,         621 ->            118792088
TIMEOUT WAIT,         622 ->            118795328
TIMEOUT WAIT,         623 ->            118798568
TIMEOUT WAIT,         624 ->            118801808
TIMEOUT WAIT,         625 ->            118805048
TIMEOUT WAIT,         626 ->            118808288
TIMEOUT WAIT,         627 ->            118811528
TIMEOUT WAIT,         628 ->            118814768
TIMEOUT WAIT,         629 ->            118818008
TIMEOUT WAIT,         630 ->            118821248
TIMEOUT WAIT,         631 ->            118824488
TIMEOUT WAIT,         632 ->            118827728
TIMEOUT WAIT,         633 ->            118830968
TIMEOUT WAIT,         634 ->            118834208
TIMEOUT WAIT,         635 ->            118837448
TIMEOUT WAIT,         636 ->            118840688
TIMEOUT WAIT,         637 ->            118843928
TIMEOUT WAIT,         638 ->            118847168
TIMEOUT WAIT,         639 ->            118850408
TIMEOUT WAIT,         640 ->            118853648
TIMEOUT WAIT,         641 ->            118856888
TIMEOUT WAIT,         642 ->            118860128
TIMEOUT WAIT,         643 ->            118863368
TIMEOUT WAIT,         644 ->            118866608
TIMEOUT WAIT,         645 ->            118869848
TIMEOUT WAIT,         646 ->            118873088
TIMEOUT WAIT,         647 ->            118876328
TIMEOUT WAIT,         648 ->            118879568
TIMEOUT WAIT,         649 ->            118882808
TIMEOUT WAIT,         650 ->            118886048
TIMEOUT WAIT,         651 ->            118889288
TIMEOUT WAIT,         652 ->            118892528
TIMEOUT WAIT,         653 ->            118895768
TIMEOUT WAIT,         654 ->            118899008
TIMEOUT WAIT,         655 ->            118902248
TIMEOUT WAIT,         656 ->            118905488
TIMEOUT WAIT,         657 ->            118908728
TIMEOUT WAIT,         658 ->            118911968
TIMEOUT WAIT,         659 ->            118915208
TIMEOUT WAIT,         660 ->            118918448
TIMEOUT WAIT,         661 ->            118921688
TIMEOUT WAIT,         662 ->            118924928
TIMEOUT WAIT,         663 ->            118928168
TIMEOUT WAIT,         664 ->            118931408
TIMEOUT WAIT,         665 ->            118934648
TIMEOUT WAIT,         666 ->            118937888
TIMEOUT WAIT,         667 ->            118941128
TIMEOUT WAIT,         668 ->            118944368
TIMEOUT WAIT,         669 ->            118947608
TIMEOUT WAIT,         670 ->            118950848
TIMEOUT WAIT,         671 ->            118954088
TIMEOUT WAIT,         672 ->            118957328
TIMEOUT WAIT,         673 ->            118960568
TIMEOUT WAIT,         674 ->            118963808
TIMEOUT WAIT,         675 ->            118967048
TIMEOUT WAIT,         676 ->            118970288
TIMEOUT WAIT,         677 ->            118973528
TIMEOUT WAIT,         678 ->            118976768
TIMEOUT WAIT,         679 ->            118980008
TIMEOUT WAIT,         680 ->            118983248
TIMEOUT WAIT,         681 ->            118986488
TIMEOUT WAIT,         682 ->            118989728
TIMEOUT WAIT,         683 ->            118992968
TIMEOUT WAIT,         684 ->            118996208
TIMEOUT WAIT,         685 ->            118999448
TIMEOUT WAIT,         686 ->            119002688
TIMEOUT WAIT,         687 ->            119005928
TIMEOUT WAIT,         688 ->            119009168
TIMEOUT WAIT,         689 ->            119012408
TIMEOUT WAIT,         690 ->            119015648
TIMEOUT WAIT,         691 ->            119018888
TIMEOUT WAIT,         692 ->            119022128
TIMEOUT WAIT,         693 ->            119025368
TIMEOUT WAIT,         694 ->            119028608
TIMEOUT WAIT,         695 ->            119031848
TIMEOUT WAIT,         696 ->            119035088
TIMEOUT WAIT,         697 ->            119038328
TIMEOUT WAIT,         698 ->            119041568
TIMEOUT WAIT,         699 ->            119044808
TIMEOUT WAIT,         700 ->            119048048
TIMEOUT WAIT,         701 ->            119051288
TIMEOUT WAIT,         702 ->            119054528
TIMEOUT WAIT,         703 ->            119057768
TIMEOUT WAIT,         704 ->            119061008
TIMEOUT WAIT,         705 ->            119064248
TIMEOUT WAIT,         706 ->            119067488
TIMEOUT WAIT,         707 ->            119070728
TIMEOUT WAIT,         708 ->            119073968
TIMEOUT WAIT,         709 ->            119077208
TIMEOUT WAIT,         710 ->            119080448
TIMEOUT WAIT,         711 ->            119083688
TIMEOUT WAIT,         712 ->            119086928
TIMEOUT WAIT,         713 ->            119090168
TIMEOUT WAIT,         714 ->            119093408
TIMEOUT WAIT,         715 ->            119096648
TIMEOUT WAIT,         716 ->            119099888
TIMEOUT WAIT,         717 ->            119103128
TIMEOUT WAIT,         718 ->            119106368
TIMEOUT WAIT,         719 ->            119109608
TIMEOUT WAIT,         720 ->            119112848
TIMEOUT WAIT,         721 ->            119116088
TIMEOUT WAIT,         722 ->            119119328
TIMEOUT WAIT,         723 ->            119122568
TIMEOUT WAIT,         724 ->            119125808
TIMEOUT WAIT,         725 ->            119129048
TIMEOUT WAIT,         726 ->            119132288
TIMEOUT WAIT,         727 ->            119135528
TIMEOUT WAIT,         728 ->            119138768
TIMEOUT WAIT,         729 ->            119142008
TIMEOUT WAIT,         730 ->            119145248
TIMEOUT WAIT,         731 ->            119148488
TIMEOUT WAIT,         732 ->            119151728
TIMEOUT WAIT,         733 ->            119154968
TIMEOUT WAIT,         734 ->            119158208
TIMEOUT WAIT,         735 ->            119161448
TIMEOUT WAIT,         736 ->            119164688
TIMEOUT WAIT,         737 ->            119167928
TIMEOUT WAIT,         738 ->            119171168
TIMEOUT WAIT,         739 ->            119174408
TIMEOUT WAIT,         740 ->            119177648
TIMEOUT WAIT,         741 ->            119180888
TIMEOUT WAIT,         742 ->            119184128
TIMEOUT WAIT,         743 ->            119187368
TIMEOUT WAIT,         744 ->            119190608
TIMEOUT WAIT,         745 ->            119193848
TIMEOUT WAIT,         746 ->            119197088
TIMEOUT WAIT,         747 ->            119200328
TIMEOUT WAIT,         748 ->            119203568
TIMEOUT WAIT,         749 ->            119206808
TIMEOUT WAIT,         750 ->            119210048
TIMEOUT WAIT,         751 ->            119213288
TIMEOUT WAIT,         752 ->            119216528
TIMEOUT WAIT,         753 ->            119219768
TIMEOUT WAIT,         754 ->            119223008
TIMEOUT WAIT,         755 ->            119226248
TIMEOUT WAIT,         756 ->            119229488
TIMEOUT WAIT,         757 ->            119232728
TIMEOUT WAIT,         758 ->            119235968
TIMEOUT WAIT,         759 ->            119239208
TIMEOUT WAIT,         760 ->            119242448
TIMEOUT WAIT,         761 ->            119245688
TIMEOUT WAIT,         762 ->            119248928
TIMEOUT WAIT,         763 ->            119252168
TIMEOUT WAIT,         764 ->            119255408
TIMEOUT WAIT,         765 ->            119258648
TIMEOUT WAIT,         766 ->            119261888
TIMEOUT WAIT,         767 ->            119265128
TIMEOUT WAIT,         768 ->            119268368
TIMEOUT WAIT,         769 ->            119271608
TIMEOUT WAIT,         770 ->            119274848
TIMEOUT WAIT,         771 ->            119278088
TIMEOUT WAIT,         772 ->            119281328
TIMEOUT WAIT,         773 ->            119284568
TIMEOUT WAIT,         774 ->            119287808
TIMEOUT WAIT,         775 ->            119291048
TIMEOUT WAIT,         776 ->            119294288
TIMEOUT WAIT,         777 ->            119297528
TIMEOUT WAIT,         778 ->            119300768
TIMEOUT WAIT,         779 ->            119304008
TIMEOUT WAIT,         780 ->            119307248
TIMEOUT WAIT,         781 ->            119310488
TIMEOUT WAIT,         782 ->            119313728
TIMEOUT WAIT,         783 ->            119316968
TIMEOUT WAIT,         784 ->            119320208
TIMEOUT WAIT,         785 ->            119323448
TIMEOUT WAIT,         786 ->            119326688
TIMEOUT WAIT,         787 ->            119329928
TIMEOUT WAIT,         788 ->            119333168
TIMEOUT WAIT,         789 ->            119336408
TIMEOUT WAIT,         790 ->            119339648
TIMEOUT WAIT,         791 ->            119342888
TIMEOUT WAIT,         792 ->            119346128
TIMEOUT WAIT,         793 ->            119349368
TIMEOUT WAIT,         794 ->            119352608
TIMEOUT WAIT,         795 ->            119355848
TIMEOUT WAIT,         796 ->            119359088
TIMEOUT WAIT,         797 ->            119362328
TIMEOUT WAIT,         798 ->            119365568
TIMEOUT WAIT,         799 ->            119368808
TIMEOUT WAIT,         800 ->            119372048
TIMEOUT WAIT,         801 ->            119375288
GEN_COUNTER =         767           119378528
Warning : Trigger level flag (LCR2) is not set in DUT : UART           119378528
TESTBENCH: DIFF_COUNTER =           1           119378528




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         766           119378670
SUCCESS APB: APB first cycle            119378721
SUCCESS APB: APB second cycle            119378821
READ: reg_val =  97           119378920
SUCCESS FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 01100001           119378920
ACTUAL DATA = 01100001           119378920
TESTBENCH: DIFF_COUNTER =           0           119378921
SUCCESS APB: APB first cycle            119379021
SUCCESS APB: APB second cycle            119379121
READ: reg_val =  97           119379220
SUCCESS FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 01100001           119379220
ACTUAL DATA = 01100001           119379220
GEN_COUNTER =         768           121973768
Timeout interrupt detected successfully           121973768
GEN_COUNTER =         769           121973768
TESTBENCH: DIFF_COUNTER =           2           121973768




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Driver counter =         767           121973870
SUCCESS APB: APB first cycle            121973921
SUCCESS APB: APB second cycle            121974021
READ: reg_val =  97           121974120
SUCCESS FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 01100001           121974120
ACTUAL DATA = 01100001           121974120




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

TESTBENCH: DIFF_COUNTER =           1           121974121
Driver counter =         768           121974170
SUCCESS APB: APB first cycle            121974221
SUCCESS APB: APB second cycle            121974321
SUCCESS FROM MONITOR	:	RCVR REGISTER MATCH
EXPECTED DATA = 00101101           121974420
ACTUAL DATA = 00101101           121974420
TESTBENCH: DIFF_COUNTER =           0           121974421
random_object_id=         11           121977116
INFO  @ 121977116ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=         11
QUEUE_SIZE =          15           121977116
GEN_COUNTER =         770           121977116
Data = 10000000           121977116
Mask = 00011111           121977116
config Data = 01110110           121977116
config Data = 10010110           121977116
BAUD_VALUE =       19200
GEN_COUNTER =         771           121977116
Data = 00111100           121977116
Mask = 00000000           121977116
config Data = 11110010           121977116
config Data = 00111100           121977116
GEN_COUNTER =         772           121977116
Data = 00000000           121977116
Mask = 00000000           121977116
config Data = 00100001           121977116
config Data = 00000000           121977116
GEN_COUNTER =         773           121977116
Data = 00011111           121977116
Mask = 00011111           121977116
config Data = 01111100           121977116
config Data = 00011100           121977116
GEN_COUNTER =         774           121977116
Data = 01011111           121977116
Mask = 01011111           121977116
config Data = 01100001           121977116
config Data = 01000001           121977116
GEN_COUNTER =         775           121977116
Data = 11111101           121977116
Mask = 11111101           121977116
config Data = 11110010           121977116
config Data = 11110000           121977116
GEN_COUNTER =         776           121977116
Data = 11101111           121977116
Mask = 11101111           121977116
config Data = 11110011           121977116
config Data = 11100011           121977116
TESTBENCH: DIFF_COUNTER =           7           121977116
FRAME_COUNT =           1           121977116
PAR_VAL = 1           121977116
CHARACTER FRAME TIME =          10           121977116
CHARACTER LENGTH = 11           121977116
***** Starting detection on Receiver side *****121977116




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Driver counter =         769           121977170
SUCCESS APB: APB first cycle            121977221
SUCCESS APB: APB second cycle            121977321




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Updating Regmap at            121977420
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10010110
DLAB = 0
addr_offst = 00           121977420
write_reg: wr_data	=	10010110
byte_en	=	0001
Update bit fields           121977420
TESTBENCH: DIFF_COUNTER =           6           121977420
LCR_REG_VAL = 10010110           121977420
LCR_REG_TEMP = 10010110           121977420
Driver counter =         770           121977470
SUCCESS APB: APB first cycle            121977521
SUCCESS APB: APB second cycle            121977621




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at            121977720
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00111100
DLAB = 1
addr_offst = 00           121977720
write_reg: wr_data	=	00111100
byte_en	=	0001
Update bit fields           121977720
TESTBENCH: DIFF_COUNTER =           5           121977720
Driver counter =         771           121977770
SUCCESS APB: APB first cycle            121977821
SUCCESS APB: APB second cycle            121977921




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at            121978020
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00           121978020
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields           121978020
TESTBENCH: DIFF_COUNTER =           4           121978020
Driver counter =         772           121978070
SUCCESS APB: APB first cycle            121978121
SUCCESS APB: APB second cycle            121978221




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at            121978320
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011100
DLAB = 1
addr_offst = 00           121978320
write_reg: wr_data	=	00011100
byte_en	=	0001
Update bit fields           121978320
TESTBENCH: DIFF_COUNTER =           3           121978320
LCR_REG_VAL = 00011100           121978320
LCR_REG_TEMP = 00011100           121978320
Driver counter =         773           121978370
SUCCESS APB: APB first cycle            121978421
SUCCESS APB: APB second cycle            121978521
INFO  @ 121978574ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Warning : FIFO empty




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at            121978620
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 01000001
DLAB = 0
addr_offst = 00           121978620
write_reg: wr_data	=	01000001
byte_en	=	0001
Update bit fields           121978620
TESTBENCH: DIFF_COUNTER =           2           121978620
LCR_REG_VAL = 01000001           121978620
LCR_REG_TEMP = 01000001           121978620
Driver counter =         774           121978670
SUCCESS APB: APB first cycle            121978721
SUCCESS APB: APB second cycle            121978821




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at            121978920
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 11110000
DLAB = 0
addr_offst = 00           121978920
write_reg: wr_data	=	11110000
byte_en	=	0001
Update bit fields           121978920
TESTBENCH: DIFF_COUNTER =           1           121978920
FCR_REG_VAL = 11000001           121978920
FCR_REG_TEMP = 11000001           121978920
Driver counter =         775           121978970
SUCCESS APB: APB first cycle            121979021
SUCCESS APB: APB second cycle            121979121
Updating Regmap at            121979220
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 11100011
DLAB = 0
addr_offst = 00           121979220
write_reg: wr_data	=	11100011
byte_en	=	0001
Update bit fields           121979220
TESTBENCH: DIFF_COUNTER =           0           121979220
MCR_REG_VAL = 00000011           121979220
MCR_REG_TEMP = 00000011           121979220
SUCCESS: rx_Start bit detected after 8 cycles122004008
**** Initiate capturing frame bits ***********122004008
SUCCESS: tx_Start bit detected after 8 cycles122004008
INFO  @ 122004008ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
Receiving frame without parity	->	122315048
TRANSMISSION without parity ->            122315048
ERROR: FRAMING ERROR detected           122366888
addr_offst = 00           122366888
write_reg: wr_data	=	01110000
byte_en	=	0001
Update bit fields           122366888
data is 01110000

INFO  @ 122366888ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:ERROR: FRAMING ERROR detected
LSR_REG_VAL = 11101001           122366888
LSR_REG_TEMP = 11101001           122366888
IIR_REG_VAL = 11000110           122366888
IIR_REG_TEMP = 11000110           122366888
COLLECTING IIR COVERAGE           122366888
IIR[3:1] = 011           122366888
INFO  @ 122392808ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: IGNORE PARITY BIT: STOP NOT DETECTED
GEN_COUNTER =         777           132349328
TESTBENCH: DIFF_COUNTER =           1           132349328




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         776           132349470
SUCCESS APB: APB first cycle            132349521
SUCCESS APB: APB second cycle            132349621
READ: reg_val = 198           132349720
ERROR FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000110           132349720
ACTUAL DATA = 11000000           132349720
TESTBENCH: DIFF_COUNTER =           0           132349721
ERROR: RECEIVER LINE INTERRUPT IS NOT DETECTED IN IIR even after OVER-RUN error scenerio           132349721
random_object_id=         10           132349814
INFO  @ 132349814ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=         10
QUEUE_SIZE =          16           132349814
random_object_id=          9           132349922
INFO  @ 132349922ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          9
QUEUE_SIZE =          17           132349922
LCR_REG_VAL = 00000000           132350020
LCR_REG_TEMP = 00000000           132350020
LSR_REG_VAL = 01100000           132350020
LSR_REG_TEMP = 01100000           132350020
FCR_REG_VAL = 00000001           132350020
FCR_REG_TEMP = 00000001           132350020
IIR_REG_VAL = 11000001           132350020
IIR_REG_TEMP = 11000001           132350020
COLLECTING IIR COVERAGE           132350020
IIR[3:1] = 000           132350020
IER_REG_VAL = 00000000           132350020
IER_REG_TEMP = 00000000           132350020
MCR_REG_VAL = 00000000           132350020
MCR_REG_TEMP = 00000000           132350020
MSR_REG_VAL = 00000000           132350020
MSR_REG_TEMP = 00000000           132350020
DLL_REG_VAL = 00000000           132350020
DLL_REG_TEMP = 00000000           132350020
DLL, DLM has changed           132350020
GEN_COUNTER =         778           132350120
Data = 10000000           132350120
Mask = 00011111           132350120
config Data = 01001100           132350120
config Data = 10001100           132350120
BAUD_VALUE =       19200
GEN_COUNTER =         779           132350120
Data = 00111100           132350120
Mask = 00000000           132350120
config Data = 01011100           132350120
config Data = 00111100           132350120
GEN_COUNTER =         780           132350120
Data = 00000000           132350120
Mask = 00000000           132350120
config Data = 01111100           132350120
config Data = 00000000           132350120
GEN_COUNTER =         781           132350120
Data = 00011111           132350120
Mask = 00011111           132350120
config Data = 00011100           132350120
config Data = 00011100           132350120
GEN_COUNTER =         782           132350120
Data = 00011111           132350120
Mask = 00011111           132350120
config Data = 00100000           132350120
config Data = 00000000           132350120
GEN_COUNTER =         783           132350120
Data = 11111101           132350120
Mask = 11111101           132350120
config Data = 00100110           132350120
config Data = 00100100           132350120
GEN_COUNTER =         784           132350120
Data = 00000100           132350120
Mask = 00000000           132350120
config Data = 00010101           132350120
config Data = 00000100           132350120
TESTBENCH: DIFF_COUNTER =           7           132350120
FRAME_COUNT =           1           132350120
PAR_VAL = 1           132350120
CHARACTER FRAME TIME =           7           132350120
CHARACTER LENGTH = 00           132350120
***** Starting detection on Receiver side *****132350120




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 1
REG:DCDn = 1
REG:CTSn = 0
REG:DSRn = 1
REG:RIn = 0
MSR_REG_VAL = 10101111           132350220
MSR_REG_TEMP = 10101111           132350220
Driver counter =         777           132350270
SUCCESS APB: APB first cycle            132350321
SUCCESS APB: APB second cycle            132350421




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Updating Regmap at            132350520
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10001100
DLAB = 0
addr_offst = 00           132350520
write_reg: wr_data	=	10001100
byte_en	=	0001
Update bit fields           132350520
TESTBENCH: DIFF_COUNTER =           6           132350520
LCR_REG_VAL = 10001100           132350520
LCR_REG_TEMP = 10001100           132350520
Driver counter =         778           132350570
SUCCESS APB: APB first cycle            132350621
SUCCESS APB: APB second cycle            132350721




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at            132350820
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00111100
DLAB = 1
addr_offst = 00           132350820
write_reg: wr_data	=	00111100
byte_en	=	0001
Update bit fields           132350820
TESTBENCH: DIFF_COUNTER =           5           132350820
DLL_REG_VAL = 00111100           132350820
DLL_REG_TEMP = 00111100           132350820
DLL, DLM has changed           132350820
Driver counter =         779           132350870
SUCCESS APB: APB first cycle            132350921
SUCCESS APB: APB second cycle            132351021




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at            132351120
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00           132351120
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields           132351120
TESTBENCH: DIFF_COUNTER =           4           132351120
Driver counter =         780           132351170
SUCCESS APB: APB first cycle            132351221
SUCCESS APB: APB second cycle            132351321




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at            132351420
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011100
DLAB = 1
addr_offst = 00           132351420
write_reg: wr_data	=	00011100
byte_en	=	0001
Update bit fields           132351420
TESTBENCH: DIFF_COUNTER =           3           132351420
LCR_REG_VAL = 00011100           132351420
LCR_REG_TEMP = 00011100           132351420
Driver counter =         781           132351470
SUCCESS APB: APB first cycle            132351521
SUCCESS APB: APB second cycle            132351621




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at            132351720
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00000000
DLAB = 0
addr_offst = 00           132351720
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields           132351720
TESTBENCH: DIFF_COUNTER =           2           132351720
LCR_REG_VAL = 00000000           132351720
LCR_REG_TEMP = 00000000           132351720
Driver counter =         782           132351770
SUCCESS APB: APB first cycle            132351821
SUCCESS APB: APB second cycle            132351921




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at            132352020
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 00100100
DLAB = 0
addr_offst = 00           132352020
write_reg: wr_data	=	00100100
byte_en	=	0001
Update bit fields           132352020
TESTBENCH: DIFF_COUNTER =           1           132352020
FCR_REG_VAL = 00000101           132352020
FCR_REG_TEMP = 00000101           132352020
Driver counter =         783           132352070
SUCCESS APB: APB first cycle            132352121
SUCCESS APB: APB second cycle            132352221
Updating Regmap at            132352320
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000100
DLAB = 0
addr_offst = 00           132352320
write_reg: wr_data	=	00000100
byte_en	=	0001
Update bit fields           132352320
TESTBENCH: DIFF_COUNTER =           0           132352320
IER_REG_VAL = 00000100           132352320
IER_REG_TEMP = 00000100           132352320
SUCCESS: rx_Start bit detected after 8 cycles132373898
**** Initiate capturing frame bits ***********132373898
Receiving frame without parity	->	132633098
SUCCESS: STOP bit detected           132684938
addr_offst = 00           132684938
write_reg: wr_data	=	10100000
byte_en	=	0001
Update bit fields           132684938
data is 10100000

LSR_REG_VAL = 01100001           132684992
LSR_REG_TEMP = 01100001           132684992
FRAME_COUNT =           2           132710858
PAR_VAL = 0           132710858
CHARACTER FRAME TIME =           7           132710858
CHARACTER LENGTH = 00           132710858
***** Starting detection on Receiver side *****132710858
SUCCESS: rx_Start bit detected after 8 cycles132736778
**** Initiate capturing frame bits ***********132736778
Receiving frame without parity	->	132995978
SUCCESS: STOP bit detected           133047818
addr_offst = 00           133047818
write_reg: wr_data	=	10110000
byte_en	=	0001
Update bit fields           133047818
data is 10110000

FRAME_COUNT =           3           133073738
PAR_VAL = 1           133073738
CHARACTER FRAME TIME =           7           133073738
CHARACTER LENGTH = 00           133073738
***** Starting detection on Receiver side *****133125578
SUCCESS: rx_Start bit detected after 8 cycles133151498
**** Initiate capturing frame bits ***********133151498
Receiving frame without parity	->	133410698
FRAME_COUNT =           4           133436618
PAR_VAL = 0           133436618
CHARACTER FRAME TIME =           7           133436618
CHARACTER LENGTH = 00           133436618
ERROR: FRAMING ERROR detected           133462538
addr_offst = 00           133462538
write_reg: wr_data	=	11101000
byte_en	=	0001
Update bit fields           133462538
data is 11101000

LSR_REG_VAL = 11101001           133462538
LSR_REG_TEMP = 11101001           133462538
IIR_REG_VAL = 11000110           133462538
IIR_REG_TEMP = 11000110           133462538
COLLECTING IIR COVERAGE           133462538
IIR[3:1] = 011           133462538
FRAME_COUNT =           5           133799498
PAR_VAL = 0           133799498
CHARACTER FRAME TIME =           7           133799498
CHARACTER LENGTH = 00           133799498
***** Starting detection on Receiver side *****133799498
SUCCESS: rx_Start bit detected after 8 cycles133825418
**** Initiate capturing frame bits ***********133825418
Receiving frame without parity	->	134084618
SUCCESS: STOP bit detected           134136458
addr_offst = 00           134136458
write_reg: wr_data	=	00100000
byte_en	=	0001
Update bit fields           134136458
data is 00100000

IIR_REG_VAL = 11001110           134136458
IIR_REG_TEMP = 11001110           134136458
COLLECTING IIR COVERAGE           134136458
IIR[3:1] = 111           134136458
FRAME_COUNT =           6           134162378
PAR_VAL = 1           134162378
CHARACTER FRAME TIME =           7           134162378
CHARACTER LENGTH = 00           134162378
***** Starting detection on Receiver side *****134162378
SUCCESS: rx_Start bit detected after 8 cycles134188298
**** Initiate capturing frame bits ***********134188298
Receiving frame without parity	->	134447498
SUCCESS: STOP bit detected           134499338
addr_offst = 00           134499338
write_reg: wr_data	=	10100000
byte_en	=	0001
Update bit fields           134499338
data is 10100000

FRAME_COUNT =           7           134525258
PAR_VAL = 1           134525258
CHARACTER FRAME TIME =           7           134525258
CHARACTER LENGTH = 00           134525258
***** Starting detection on Receiver side *****134525258
SUCCESS: rx_Start bit detected after 8 cycles134551178
**** Initiate capturing frame bits ***********134551178
Receiving frame without parity	->	134810378
SUCCESS: STOP bit detected           134862218
addr_offst = 00           134862218
write_reg: wr_data	=	11011000
byte_en	=	0001
Update bit fields           134862218
data is 11011000

FRAME_COUNT =           8           134888138
PAR_VAL = 1           134888138
CHARACTER FRAME TIME =           7           134888138
CHARACTER LENGTH = 00           134888138
***** Starting detection on Receiver side *****134888138
SUCCESS: rx_Start bit detected after 8 cycles134914058
**** Initiate capturing frame bits ***********134914058
Receiving frame without parity	->	135173258
SUCCESS: STOP bit detected           135225098
addr_offst = 00           135225098
write_reg: wr_data	=	01010000
byte_en	=	0001
Update bit fields           135225098
data is 01010000

FRAME_COUNT =           9           135251018
PAR_VAL = 0           135251018
CHARACTER FRAME TIME =           7           135251018
CHARACTER LENGTH = 00           135251018
***** Starting detection on Receiver side *****135302858
SUCCESS: rx_Start bit detected after 8 cycles135328778
**** Initiate capturing frame bits ***********135328778
Receiving frame without parity	->	135587978
FRAME_COUNT =          10           135613898
PAR_VAL = 1           135613898
CHARACTER FRAME TIME =           7           135613898
CHARACTER LENGTH = 00           135613898
ERROR: FRAMING ERROR detected           135639818
addr_offst = 00           135639818
write_reg: wr_data	=	11111000
byte_en	=	0001
Update bit fields           135639818
data is 11111000

***** Starting detection on Receiver side *****135769418
SUCCESS: rx_Start bit detected after 8 cycles135795338
**** Initiate capturing frame bits ***********135795338
FRAME_COUNT =          11           135976778
PAR_VAL = 1           135976778
CHARACTER FRAME TIME =           7           135976778
CHARACTER LENGTH = 00           135976778
Receiving frame without parity	->	136054538
SUCCESS: STOP bit detected           136106378
addr_offst = 00           136106378
write_reg: wr_data	=	10111000
byte_en	=	0001
Update bit fields           136106378
data is 10111000

***** Starting detection on Receiver side *****136184138
SUCCESS: rx_Start bit detected after 8 cycles136210058
**** Initiate capturing frame bits ***********136210058
FRAME_COUNT =          12           136339658
PAR_VAL = 1           136339658
CHARACTER FRAME TIME =           7           136339658
CHARACTER LENGTH = 00           136339658
Receiving frame without parity	->	136469258
SUCCESS: STOP bit detected           136521098
addr_offst = 00           136521098
write_reg: wr_data	=	10011000
byte_en	=	0001
Update bit fields           136521098
data is 10011000

FRAME_COUNT =          13           136702538
PAR_VAL = 1           136702538
CHARACTER FRAME TIME =           7           136702538
CHARACTER LENGTH = 00           136702538
***** Starting detection on Receiver side *****136702538
SUCCESS: rx_Start bit detected after 8 cycles136728458
**** Initiate capturing frame bits ***********136728458
Receiving frame without parity	->	136987658
SUCCESS: STOP bit detected           137039498
addr_offst = 00           137039498
write_reg: wr_data	=	10001000
byte_en	=	0001
Update bit fields           137039498
data is 10001000

FRAME_COUNT =          14           137065418
PAR_VAL = 0           137065418
CHARACTER FRAME TIME =           7           137065418
CHARACTER LENGTH = 00           137065418
***** Starting detection on Receiver side *****137065418
SUCCESS: rx_Start bit detected after 8 cycles137091338
**** Initiate capturing frame bits ***********137091338
Receiving frame without parity	->	137350538
SUCCESS: STOP bit detected           137402378
addr_offst = 00           137402378
write_reg: wr_data	=	00111000
byte_en	=	0001
Update bit fields           137402378
data is 00111000

FRAME_COUNT =          15           137428298
PAR_VAL = 1           137428298
CHARACTER FRAME TIME =           7           137428298
CHARACTER LENGTH = 00           137428298
***** Starting detection on Receiver side *****137480138
SUCCESS: rx_Start bit detected after 8 cycles137506058
**** Initiate capturing frame bits ***********137506058
Receiving frame without parity	->	137765258
FRAME_COUNT =          16           137791178
PAR_VAL = 0           137791178
CHARACTER FRAME TIME =           7           137791178
CHARACTER LENGTH = 00           137791178
ERROR: FRAMING ERROR detected           137817098
addr_offst = 00           137817098
write_reg: wr_data	=	11011000
byte_en	=	0001
Update bit fields           137817098
data is 11011000

***** Starting detection on Receiver side *****137894858
SUCCESS: rx_Start bit detected after 8 cycles137920778
**** Initiate capturing frame bits ***********137920778
FRAME_COUNT =          17           138154058
PAR_VAL = 0           138154058
CHARACTER FRAME TIME =           7           138154058
CHARACTER LENGTH = 00           138154058
Receiving frame without parity	->	138179978
ERROR: FRAMING ERROR detected           138231818
addr_offst = 00           138231818
write_reg: wr_data	=	01000000
byte_en	=	0001
Update bit fields           138231818
data is 01000000

***** Starting detection on Receiver side *****138361418
SUCCESS: rx_Start bit detected after 8 cycles138387338
**** Initiate capturing frame bits ***********138387338
FRAME_COUNT =          18           138516938
PAR_VAL = 1           138516938
CHARACTER FRAME TIME =           7           138516938
CHARACTER LENGTH = 00           138516938
GEN_COUNTER =         785           138520178
Data = 00011111           138520178
Mask = 00011111           138520178
config Data = 00111000           138520178
config Data = 00011000           138520178
TESTBENCH: DIFF_COUNTER =           1           138520178




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         784           138520270
SUCCESS APB: APB first cycle            138520321
SUCCESS APB: APB second cycle            138520421
Updating Regmap at            138520520
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011000
DLAB = 0
addr_offst = 00           138520520
write_reg: wr_data	=	00011000
byte_en	=	0001
Update bit fields           138520520
TESTBENCH: DIFF_COUNTER =           0           138520520
LCR_REG_VAL = 00011000           138520520
LCR_REG_TEMP = 00011000           138520520
RX:SUCCESS: EVEN PARITY            138698378
SUCCESS: STOP bit detected           138750218
addr_offst = 00           138750218
write_reg: wr_data	=	10010000
byte_en	=	0001
Update bit fields           138750218
data is 10010000

***** Starting detection on Receiver side *****138766418
ERROR: Faulty rx_start-bit on SD0. **********138792338
***** Starting detection on Receiver side *****138821498
SUCCESS: rx_Start bit detected after 8 cycles138847418
**** Initiate capturing frame bits ***********138847418
fifo top :         14
addr_offst = 00           138886298
write_reg: wr_data	=	10100000
byte_en	=	0001
Update bit fields           138886298
data is 10100000
GEN_COUNTER =         786           138886298
TESTBENCH: DIFF_COUNTER =           1           138886298




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         785           138886370
SUCCESS APB: APB first cycle            138886421
SUCCESS APB: APB second cycle            138886521
ERROR FROM MONITOR	:	RCVR REGISTER MATCH
EXPECTED DATA = 10110000           138886620
ACTUAL DATA = 00010100           138886620
IIR_REG_VAL = 11000110           138886620
IIR_REG_TEMP = 11000110           138886620
COLLECTING IIR COVERAGE           138886620
IIR[3:1] = 011           138886620
TESTBENCH: DIFF_COUNTER =           0           138886621
uart_data : 00010100  vs BFM_data: 10100000           138886621
FRAME_COUNT =           1           138886621
PAR_VAL = 0           138886621
PAR_FRAME = 0
i =           5           138886621
CHARACTER FRAME TIME =           8           138886621
CHARACTER LENGTH = 00           138886621
RX:SUCCESS: EVEN PARITY           139158458
ERROR: FRAMING ERROR detected           139210298
addr_offst = 00           139210298
write_reg: wr_data	=	10110000
byte_en	=	0001
Update bit fields           139210298
data is 10110000

fifo top :         14
addr_offst = 00           139252418
write_reg: wr_data	=	11101000
byte_en	=	0001
Update bit fields           139252418
data is 11101000
GEN_COUNTER =         787           139252418
TESTBENCH: DIFF_COUNTER =           1           139252418




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         786           139252470
SUCCESS APB: APB first cycle            139252521
SUCCESS APB: APB second cycle            139252621
ERROR FROM MONITOR	:	RCVR REGISTER MATCH
EXPECTED DATA = 00100000           139252720
ACTUAL DATA = 00010110           139252720
TESTBENCH: DIFF_COUNTER =           0           139252721
uart_data : 00010110  vs BFM_data: 11101000           139252721
-----------------------------------------------------------------
Dut Error @ 139252721ns : $unit_0x68a90024.uart_error_injection_tc.start	:
ERROR: UART is NOT sampling data at the 8th B_CLK
-----------------------------------------------------------------

random_object_id=          3           139252796
INFO  @ 139252796ns : $unit_0x68a90024.uart_test.create_test_object	:	Generating Timeout Testcase Object
INFO  @ 139252796ns : $unit_0x68a90024.uart_test.create_test_object	:	Created Timeout Testcase Object
INFO  @ 139252796ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          3
QUEUE_SIZE =          18           139252796
LCR_REG_VAL = 00000000           139252820
LCR_REG_TEMP = 00000000           139252820
LSR_REG_VAL = 01100000           139252820
LSR_REG_TEMP = 01100000           139252820
FCR_REG_VAL = 00000001           139252820
FCR_REG_TEMP = 00000001           139252820
IIR_REG_VAL = 11000001           139252820
IIR_REG_TEMP = 11000001           139252820
COLLECTING IIR COVERAGE           139252820
IIR[3:1] = 000           139252820
IER_REG_VAL = 00000000           139252820
IER_REG_TEMP = 00000000           139252820
MSR_REG_VAL = 00000000           139252820
MSR_REG_TEMP = 00000000           139252820
DLL_REG_VAL = 00000000           139252820
DLL_REG_TEMP = 00000000           139252820
DLL, DLM has changed           139252820
GEN_COUNTER =         788           139253020
Data = 10000000           139253020
Mask = 00011111           139253020
config Data = 11111011           139253020
config Data = 10011011           139253020
BAUD_VALUE =       19200
GEN_COUNTER =         789           139253020
Data = 00111100           139253020
Mask = 00000000           139253020
config Data = 00110111           139253020
config Data = 00111100           139253020
GEN_COUNTER =         790           139253020
Data = 00000000           139253020
Mask = 00000000           139253020
config Data = 10011011           139253020
config Data = 00000000           139253020
GEN_COUNTER =         791           139253020
Data = 00011111           139253020
Mask = 00011111           139253020
config Data = 01101111           139253020
config Data = 00001111           139253020
LSR[0] is not Set after Reset -> 139253020
GEN_COUNTER =         792           139253020
Data = 01011111           139253020
Mask = 01011111           139253020
config Data = 01101010           139253020
config Data = 01001010           139253020
GEN_COUNTER =         793           139253020
Data = 00000101           139253020
Mask = 11111010           139253020
config Data = 10110010           139253020
config Data = 10110111           139253020
Trigger-level = 01000000           139253020
GEN_COUNTER =         794           139253020
Data = 01000001           139253020
Mask = 00111100           139253020
config Data = 00010110           139253020
config Data = 01010101           139253020
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 1
REG:DCDn = 1
REG:CTSn = 0
REG:DSRn = 1
REG:RIn = 0
TESTBENCH: DIFF_COUNTER =           7           139253020
MSR_REG_VAL = 10101111           139253020
MSR_REG_TEMP = 10101111           139253020




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

TESTCASE: DIFF_COUNTER =           7           139253120
Driver counter =         787           139253170
SUCCESS APB: APB first cycle            139253221
SUCCESS APB: APB second cycle            139253321




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Updating Regmap at            139253420
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10011011
DLAB = 0
addr_offst = 00           139253420
write_reg: wr_data	=	10011011
byte_en	=	0001
Update bit fields           139253420
TESTBENCH: DIFF_COUNTER =           6           139253420
LCR_REG_VAL = 10011011           139253420
LCR_REG_TEMP = 10011011           139253420
Driver counter =         788           139253470
SUCCESS APB: APB first cycle            139253521
SUCCESS APB: APB second cycle            139253621




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at            139253720
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00111100
DLAB = 1
addr_offst = 00           139253720
write_reg: wr_data	=	00111100
byte_en	=	0001
Update bit fields           139253720
TESTBENCH: DIFF_COUNTER =           5           139253720
DLL_REG_VAL = 00111100           139253720
DLL_REG_TEMP = 00111100           139253720
DLL, DLM has changed           139253720
Driver counter =         789           139253770
SUCCESS APB: APB first cycle            139253821
SUCCESS APB: APB second cycle            139253921




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at            139254020
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00           139254020
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields           139254020
TESTBENCH: DIFF_COUNTER =           4           139254020
Driver counter =         790           139254070
SUCCESS APB: APB first cycle            139254121
SUCCESS APB: APB second cycle            139254221




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at            139254320
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00001111
DLAB = 1
addr_offst = 00           139254320
write_reg: wr_data	=	00001111
byte_en	=	0001
Update bit fields           139254320
TESTBENCH: DIFF_COUNTER =           3           139254320
LCR_REG_VAL = 00001111           139254320
LCR_REG_TEMP = 00001111           139254320
Driver counter =         791           139254370
SUCCESS APB: APB first cycle            139254421
SUCCESS APB: APB second cycle            139254521
INFO  @ 139254524ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Warning : FIFO empty




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at            139254620
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 01001010
DLAB = 0
addr_offst = 00           139254620
write_reg: wr_data	=	01001010
byte_en	=	0001
Update bit fields           139254620
TESTBENCH: DIFF_COUNTER =           2           139254620
LCR_REG_VAL = 01001010           139254620
LCR_REG_TEMP = 01001010           139254620
Driver counter =         792           139254670
SUCCESS APB: APB first cycle            139254721
SUCCESS APB: APB second cycle            139254821




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at            139254920
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 10110111
DLAB = 0
addr_offst = 00           139254920
write_reg: wr_data	=	10110111
byte_en	=	0001
Update bit fields           139254920
TESTBENCH: DIFF_COUNTER =           1           139254920
IER_REG_VAL = 00000111           139254920
IER_REG_TEMP = 00000111           139254920
IIR_REG_VAL = 11000010           139254920
IIR_REG_TEMP = 11000010           139254920
COLLECTING IIR COVERAGE           139254920
IIR[3:1] = 001           139254920
Driver counter =         793           139254970
SUCCESS APB: APB first cycle            139255021
SUCCESS APB: APB second cycle            139255121
Updating Regmap at            139255220
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 01010101
DLAB = 0
addr_offst = 00           139255220
write_reg: wr_data	=	01010101
byte_en	=	0001
Update bit fields           139255220
TESTBENCH: DIFF_COUNTER =           0           139255220
FCR_REG_VAL = 01000101           139255220
FCR_REG_TEMP = 01000101           139255220
REGMAP: CHAR_LENGTH =          10           139255220
TESTCASE TRIGGER_DEPTH =           4           139255220
TIMEOUT WAIT,           1 ->            139255220
TIMEOUT WAIT,           2 ->            139257332
TIMEOUT WAIT,           3 ->            139260572
TIMEOUT WAIT,           4 ->            139263812
TIMEOUT WAIT,           5 ->            139267052
***** Starting detection on Receiver side *****139267052
TIMEOUT WAIT,           6 ->            139270292
TIMEOUT WAIT,           7 ->            139273532
TIMEOUT WAIT,           8 ->            139276772
SUCCESS: tx_Start bit detected after 8 cycles139280012
INFO  @ 139280012ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TIMEOUT WAIT,           9 ->            139280012
TIMEOUT WAIT,          10 ->            139283252
TIMEOUT WAIT,          11 ->            139286492
TIMEOUT WAIT,          12 ->            139289732
TIMEOUT WAIT,          13 ->            139292972
SUCCESS: rx_Start bit detected after 8 cycles139292972
**** Initiate capturing frame bits ***********139292972
TIMEOUT WAIT,          14 ->            139296212
TIMEOUT WAIT,          15 ->            139299452
TIMEOUT WAIT,          16 ->            139302692
TIMEOUT WAIT,          17 ->            139305932
TIMEOUT WAIT,          18 ->            139309172
TIMEOUT WAIT,          19 ->            139312412
TIMEOUT WAIT,          20 ->            139315652
TIMEOUT WAIT,          21 ->            139318892
TIMEOUT WAIT,          22 ->            139322132
TIMEOUT WAIT,          23 ->            139325372
TIMEOUT WAIT,          24 ->            139328612
TIMEOUT WAIT,          25 ->            139331852
TIMEOUT WAIT,          26 ->            139335092
TIMEOUT WAIT,          27 ->            139338332
TIMEOUT WAIT,          28 ->            139341572
TIMEOUT WAIT,          29 ->            139344812
TIMEOUT WAIT,          30 ->            139348052
TIMEOUT WAIT,          31 ->            139351292
TIMEOUT WAIT,          32 ->            139354532
TIMEOUT WAIT,          33 ->            139357772
TIMEOUT WAIT,          34 ->            139361012
TIMEOUT WAIT,          35 ->            139364252
TIMEOUT WAIT,          36 ->            139367492
TIMEOUT WAIT,          37 ->            139370732
TIMEOUT WAIT,          38 ->            139373972
TIMEOUT WAIT,          39 ->            139377212
TIMEOUT WAIT,          40 ->            139380452
TIMEOUT WAIT,          41 ->            139383692
TIMEOUT WAIT,          42 ->            139386932
TIMEOUT WAIT,          43 ->            139390172
TIMEOUT WAIT,          44 ->            139393412
TIMEOUT WAIT,          45 ->            139396652
TIMEOUT WAIT,          46 ->            139399892
TIMEOUT WAIT,          47 ->            139403132
TIMEOUT WAIT,          48 ->            139406372
TIMEOUT WAIT,          49 ->            139409612
TIMEOUT WAIT,          50 ->            139412852
TIMEOUT WAIT,          51 ->            139416092
TIMEOUT WAIT,          52 ->            139419332
TIMEOUT WAIT,          53 ->            139422572
TIMEOUT WAIT,          54 ->            139425812
TIMEOUT WAIT,          55 ->            139429052
TIMEOUT WAIT,          56 ->            139432292
TIMEOUT WAIT,          57 ->            139435532
TIMEOUT WAIT,          58 ->            139438772
TIMEOUT WAIT,          59 ->            139442012
TIMEOUT WAIT,          60 ->            139445252
TIMEOUT WAIT,          61 ->            139448492
TIMEOUT WAIT,          62 ->            139451732
TIMEOUT WAIT,          63 ->            139454972
TIMEOUT WAIT,          64 ->            139458212
TIMEOUT WAIT,          65 ->            139461452
TIMEOUT WAIT,          66 ->            139464692
TIMEOUT WAIT,          67 ->            139467932
TIMEOUT WAIT,          68 ->            139471172
TIMEOUT WAIT,          69 ->            139474412
TIMEOUT WAIT,          70 ->            139477652
TIMEOUT WAIT,          71 ->            139480892
TIMEOUT WAIT,          72 ->            139484132
TIMEOUT WAIT,          73 ->            139487372
TIMEOUT WAIT,          74 ->            139490612
TIMEOUT WAIT,          75 ->            139493852
TIMEOUT WAIT,          76 ->            139497092
TIMEOUT WAIT,          77 ->            139500332
TIMEOUT WAIT,          78 ->            139503572
TIMEOUT WAIT,          79 ->            139506812
TIMEOUT WAIT,          80 ->            139510052
TIMEOUT WAIT,          81 ->            139513292
TIMEOUT WAIT,          82 ->            139516532
TIMEOUT WAIT,          83 ->            139519772
TIMEOUT WAIT,          84 ->            139523012
TIMEOUT WAIT,          85 ->            139526252
TIMEOUT WAIT,          86 ->            139529492
TIMEOUT WAIT,          87 ->            139532732
TIMEOUT WAIT,          88 ->            139535972
TIMEOUT WAIT,          89 ->            139539212
TIMEOUT WAIT,          90 ->            139542452
TIMEOUT WAIT,          91 ->            139545692
TIMEOUT WAIT,          92 ->            139548932
TIMEOUT WAIT,          93 ->            139552172
TIMEOUT WAIT,          94 ->            139555412
TIMEOUT WAIT,          95 ->            139558652
TIMEOUT WAIT,          96 ->            139561892
TIMEOUT WAIT,          97 ->            139565132
TIMEOUT WAIT,          98 ->            139568372
TIMEOUT WAIT,          99 ->            139571612
TIMEOUT WAIT,         100 ->            139574852
TIMEOUT WAIT,         101 ->            139578092
TIMEOUT WAIT,         102 ->            139581332
TIMEOUT WAIT,         103 ->            139584572
TIMEOUT WAIT,         104 ->            139587812
TIMEOUT WAIT,         105 ->            139591052
TIMEOUT WAIT,         106 ->            139594292
TIMEOUT WAIT,         107 ->            139597532
TIMEOUT WAIT,         108 ->            139600772
TIMEOUT WAIT,         109 ->            139604012
TIMEOUT WAIT,         110 ->            139607252
TIMEOUT WAIT,         111 ->            139610492
TIMEOUT WAIT,         112 ->            139613732
TIMEOUT WAIT,         113 ->            139616972
TIMEOUT WAIT,         114 ->            139620212
TIMEOUT WAIT,         115 ->            139623452
TIMEOUT WAIT,         116 ->            139626692
TIMEOUT WAIT,         117 ->            139629932
TIMEOUT WAIT,         118 ->            139633172
TIMEOUT WAIT,         119 ->            139636412
TIMEOUT WAIT,         120 ->            139639652
TIMEOUT WAIT,         121 ->            139642892
TIMEOUT WAIT,         122 ->            139646132
TIMEOUT WAIT,         123 ->            139649372
TIMEOUT WAIT,         124 ->            139652612
TIMEOUT WAIT,         125 ->            139655852
TIMEOUT WAIT,         126 ->            139659092
TIMEOUT WAIT,         127 ->            139662332
TIMEOUT WAIT,         128 ->            139665572
TIMEOUT WAIT,         129 ->            139668812
TIMEOUT WAIT,         130 ->            139672052
TIMEOUT WAIT,         131 ->            139675292
TIMEOUT WAIT,         132 ->            139678532
TIMEOUT WAIT,         133 ->            139681772
TIMEOUT WAIT,         134 ->            139685012
TIMEOUT WAIT,         135 ->            139688252
TIMEOUT WAIT,         136 ->            139691492
TIMEOUT WAIT,         137 ->            139694732
INFO  @ 139694732ns : testbench.u_uart_tx_bfm.check_parity	:	TX:ERROR: ODD PARITY ERROR
TIMEOUT WAIT,         138 ->            139697972
TIMEOUT WAIT,         139 ->            139701212
TIMEOUT WAIT,         140 ->            139704452
TIMEOUT WAIT,         141 ->            139707692
RX:ERROR: ODD PARITY ERROR           139707692
LSR_REG_VAL = 11100100           139707692
LSR_REG_TEMP = 11100100           139707692
IIR_REG_VAL = 11000110           139707692
IIR_REG_TEMP = 11000110           139707692
COLLECTING IIR COVERAGE           139707692
IIR[3:1] = 011           139707692
LSR_DATA = 11100100           139707702
LSR_DATA_INTF = 11100100           139707702
TIMEOUT WAIT,         142 ->            139710932
TIMEOUT WAIT,         143 ->            139714172
TIMEOUT WAIT,         144 ->            139717412
TIMEOUT WAIT,         145 ->            139720652
TIMEOUT WAIT,         146 ->            139723892
TIMEOUT WAIT,         147 ->            139727132
TIMEOUT WAIT,         148 ->            139730372
TIMEOUT WAIT,         149 ->            139733612
TIMEOUT WAIT,         150 ->            139736852
TIMEOUT WAIT,         151 ->            139740092
TIMEOUT WAIT,         152 ->            139743332
TIMEOUT WAIT,         153 ->            139746572
INFO  @ 139746572ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:ERROR: FRAMING ERROR detected
TIMEOUT WAIT,         154 ->            139749812
TIMEOUT WAIT,         155 ->            139753052
TIMEOUT WAIT,         156 ->            139756292
TIMEOUT WAIT,         157 ->            139759532
ERROR: FRAMING ERROR detected           139759532
addr_offst = 00           139759532
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields           139759532
data is 00000000

LSR_REG_VAL = 11101100           139759532
LSR_REG_TEMP = 11101100           139759532
LSR_REG_VAL = 11101101           139759586
LSR_REG_TEMP = 11101101           139759586
TIMEOUT WAIT,         158 ->            139762772
TIMEOUT WAIT,         159 ->            139766012
TIMEOUT WAIT,         160 ->            139769252
TIMEOUT WAIT,         161 ->            139772492
INFO  @ 139772492ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: IGNORE PARITY BIT: STOP NOT DETECTED
TIMEOUT WAIT,         162 ->            139775732
TIMEOUT WAIT,         163 ->            139778972
TIMEOUT WAIT,         164 ->            139782212
TIMEOUT WAIT,         165 ->            139785452
LSR_REG_VAL = 11111101           139785452
LSR_REG_TEMP = 11111101           139785452
TIMEOUT WAIT,         166 ->            139788692
TIMEOUT WAIT,         167 ->            139791932
TIMEOUT WAIT,         168 ->            139795172
TIMEOUT WAIT,         169 ->            139798412
TIMEOUT WAIT,         170 ->            139801652
TIMEOUT WAIT,         171 ->            139804892
TIMEOUT WAIT,         172 ->            139808132
TIMEOUT WAIT,         173 ->            139811372
TIMEOUT WAIT,         174 ->            139814612
TIMEOUT WAIT,         175 ->            139817852
TIMEOUT WAIT,         176 ->            139821092
TIMEOUT WAIT,         177 ->            139824332
TIMEOUT WAIT,         178 ->            139827572
TIMEOUT WAIT,         179 ->            139830812
TIMEOUT WAIT,         180 ->            139834052
TIMEOUT WAIT,         181 ->            139837292
TIMEOUT WAIT,         182 ->            139840532
TIMEOUT WAIT,         183 ->            139843772
TIMEOUT WAIT,         184 ->            139847012
TIMEOUT WAIT,         185 ->            139850252
TIMEOUT WAIT,         186 ->            139853492
TIMEOUT WAIT,         187 ->            139856732
TIMEOUT WAIT,         188 ->            139859972
TIMEOUT WAIT,         189 ->            139863212
TIMEOUT WAIT,         190 ->            139866452
TIMEOUT WAIT,         191 ->            139869692
TIMEOUT WAIT,         192 ->            139872932
TIMEOUT WAIT,         193 ->            139876172
TIMEOUT WAIT,         194 ->            139879412
TIMEOUT WAIT,         195 ->            139882652
TIMEOUT WAIT,         196 ->            139885892
TIMEOUT WAIT,         197 ->            139889132
TIMEOUT WAIT,         198 ->            139892372
TIMEOUT WAIT,         199 ->            139895612
TIMEOUT WAIT,         200 ->            139898852
TIMEOUT WAIT,         201 ->            139902092
TIMEOUT WAIT,         202 ->            139905332
TIMEOUT WAIT,         203 ->            139908572
TIMEOUT WAIT,         204 ->            139911812
TIMEOUT WAIT,         205 ->            139915052
TIMEOUT WAIT,         206 ->            139918292
TIMEOUT WAIT,         207 ->            139921532
TIMEOUT WAIT,         208 ->            139924772
TIMEOUT WAIT,         209 ->            139928012
TIMEOUT WAIT,         210 ->            139931252
TIMEOUT WAIT,         211 ->            139934492
TIMEOUT WAIT,         212 ->            139937732
TIMEOUT WAIT,         213 ->            139940972
TIMEOUT WAIT,         214 ->            139944212
TIMEOUT WAIT,         215 ->            139947452
TIMEOUT WAIT,         216 ->            139950692
TIMEOUT WAIT,         217 ->            139953932
TIMEOUT WAIT,         218 ->            139957172
TIMEOUT WAIT,         219 ->            139960412
TIMEOUT WAIT,         220 ->            139963652
TIMEOUT WAIT,         221 ->            139966892
TIMEOUT WAIT,         222 ->            139970132
TIMEOUT WAIT,         223 ->            139973372
TIMEOUT WAIT,         224 ->            139976612
TIMEOUT WAIT,         225 ->            139979852
TIMEOUT WAIT,         226 ->            139983092
TIMEOUT WAIT,         227 ->            139986332
TIMEOUT WAIT,         228 ->            139989572
TIMEOUT WAIT,         229 ->            139992812
TIMEOUT WAIT,         230 ->            139996052
TIMEOUT WAIT,         231 ->            139999292
TIMEOUT WAIT,         232 ->            140002532
TIMEOUT WAIT,         233 ->            140005772
TIMEOUT WAIT,         234 ->            140009012
TIMEOUT WAIT,         235 ->            140012252
TIMEOUT WAIT,         236 ->            140015492
TIMEOUT WAIT,         237 ->            140018732
TIMEOUT WAIT,         238 ->            140021972
TIMEOUT WAIT,         239 ->            140025212
TIMEOUT WAIT,         240 ->            140028452
TIMEOUT WAIT,         241 ->            140031692
TIMEOUT WAIT,         242 ->            140034932
TIMEOUT WAIT,         243 ->            140038172
TIMEOUT WAIT,         244 ->            140041412
TIMEOUT WAIT,         245 ->            140044652
TIMEOUT WAIT,         246 ->            140047892
TIMEOUT WAIT,         247 ->            140051132
TIMEOUT WAIT,         248 ->            140054372
TIMEOUT WAIT,         249 ->            140057612
TIMEOUT WAIT,         250 ->            140060852
TIMEOUT WAIT,         251 ->            140064092
TIMEOUT WAIT,         252 ->            140067332
TIMEOUT WAIT,         253 ->            140070572
TIMEOUT WAIT,         254 ->            140073812
TIMEOUT WAIT,         255 ->            140077052
TIMEOUT WAIT,         256 ->            140080292
TIMEOUT WAIT,         257 ->            140083532
TIMEOUT WAIT,         258 ->            140086772
TIMEOUT WAIT,         259 ->            140090012
TIMEOUT WAIT,         260 ->            140093252
TIMEOUT WAIT,         261 ->            140096492
TIMEOUT WAIT,         262 ->            140099732
TIMEOUT WAIT,         263 ->            140102972
TIMEOUT WAIT,         264 ->            140106212
TIMEOUT WAIT,         265 ->            140109452
TIMEOUT WAIT,         266 ->            140112692
TIMEOUT WAIT,         267 ->            140115932
TIMEOUT WAIT,         268 ->            140119172
TIMEOUT WAIT,         269 ->            140122412
TIMEOUT WAIT,         270 ->            140125652
TIMEOUT WAIT,         271 ->            140128892
TIMEOUT WAIT,         272 ->            140132132
TIMEOUT WAIT,         273 ->            140135372
TIMEOUT WAIT,         274 ->            140138612
TIMEOUT WAIT,         275 ->            140141852
TIMEOUT WAIT,         276 ->            140145092
TIMEOUT WAIT,         277 ->            140148332
TIMEOUT WAIT,         278 ->            140151572
TIMEOUT WAIT,         279 ->            140154812
TIMEOUT WAIT,         280 ->            140158052
TIMEOUT WAIT,         281 ->            140161292
TIMEOUT WAIT,         282 ->            140164532
TIMEOUT WAIT,         283 ->            140167772
TIMEOUT WAIT,         284 ->            140171012
TIMEOUT WAIT,         285 ->            140174252
TIMEOUT WAIT,         286 ->            140177492
TIMEOUT WAIT,         287 ->            140180732
TIMEOUT WAIT,         288 ->            140183972
TIMEOUT WAIT,         289 ->            140187212
TIMEOUT WAIT,         290 ->            140190452
TIMEOUT WAIT,         291 ->            140193692
TIMEOUT WAIT,         292 ->            140196932
TIMEOUT WAIT,         293 ->            140200172
TIMEOUT WAIT,         294 ->            140203412
TIMEOUT WAIT,         295 ->            140206652
TIMEOUT WAIT,         296 ->            140209892
TIMEOUT WAIT,         297 ->            140213132
TIMEOUT WAIT,         298 ->            140216372
TIMEOUT WAIT,         299 ->            140219612
TIMEOUT WAIT,         300 ->            140222852
TIMEOUT WAIT,         301 ->            140226092
TIMEOUT WAIT,         302 ->            140229332
TIMEOUT WAIT,         303 ->            140232572
TIMEOUT WAIT,         304 ->            140235812
TIMEOUT WAIT,         305 ->            140239052
TIMEOUT WAIT,         306 ->            140242292
TIMEOUT WAIT,         307 ->            140245532
TIMEOUT WAIT,         308 ->            140248772
TIMEOUT WAIT,         309 ->            140252012
TIMEOUT WAIT,         310 ->            140255252
TIMEOUT WAIT,         311 ->            140258492
TIMEOUT WAIT,         312 ->            140261732
TIMEOUT WAIT,         313 ->            140264972
TIMEOUT WAIT,         314 ->            140268212
TIMEOUT WAIT,         315 ->            140271452
TIMEOUT WAIT,         316 ->            140274692
TIMEOUT WAIT,         317 ->            140277932
TIMEOUT WAIT,         318 ->            140281172
TIMEOUT WAIT,         319 ->            140284412
TIMEOUT WAIT,         320 ->            140287652
TIMEOUT WAIT,         321 ->            140290892
TIMEOUT WAIT,         322 ->            140294132
TIMEOUT WAIT,         323 ->            140297372
TIMEOUT WAIT,         324 ->            140300612
TIMEOUT WAIT,         325 ->            140303852
TIMEOUT WAIT,         326 ->            140307092
TIMEOUT WAIT,         327 ->            140310332
TIMEOUT WAIT,         328 ->            140313572
TIMEOUT WAIT,         329 ->            140316812
TIMEOUT WAIT,         330 ->            140320052
TIMEOUT WAIT,         331 ->            140323292
TIMEOUT WAIT,         332 ->            140326532
TIMEOUT WAIT,         333 ->            140329772
TIMEOUT WAIT,         334 ->            140333012
TIMEOUT WAIT,         335 ->            140336252
TIMEOUT WAIT,         336 ->            140339492
TIMEOUT WAIT,         337 ->            140342732
TIMEOUT WAIT,         338 ->            140345972
TIMEOUT WAIT,         339 ->            140349212
TIMEOUT WAIT,         340 ->            140352452
TIMEOUT WAIT,         341 ->            140355692
TIMEOUT WAIT,         342 ->            140358932
TIMEOUT WAIT,         343 ->            140362172
TIMEOUT WAIT,         344 ->            140365412
TIMEOUT WAIT,         345 ->            140368652
TIMEOUT WAIT,         346 ->            140371892
TIMEOUT WAIT,         347 ->            140375132
TIMEOUT WAIT,         348 ->            140378372
TIMEOUT WAIT,         349 ->            140381612
TIMEOUT WAIT,         350 ->            140384852
TIMEOUT WAIT,         351 ->            140388092
TIMEOUT WAIT,         352 ->            140391332
TIMEOUT WAIT,         353 ->            140394572
TIMEOUT WAIT,         354 ->            140397812
TIMEOUT WAIT,         355 ->            140401052
TIMEOUT WAIT,         356 ->            140404292
TIMEOUT WAIT,         357 ->            140407532
TIMEOUT WAIT,         358 ->            140410772
TIMEOUT WAIT,         359 ->            140414012
TIMEOUT WAIT,         360 ->            140417252
TIMEOUT WAIT,         361 ->            140420492
TIMEOUT WAIT,         362 ->            140423732
TIMEOUT WAIT,         363 ->            140426972
TIMEOUT WAIT,         364 ->            140430212
TIMEOUT WAIT,         365 ->            140433452
TIMEOUT WAIT,         366 ->            140436692
TIMEOUT WAIT,         367 ->            140439932
TIMEOUT WAIT,         368 ->            140443172
TIMEOUT WAIT,         369 ->            140446412
TIMEOUT WAIT,         370 ->            140449652
TIMEOUT WAIT,         371 ->            140452892
TIMEOUT WAIT,         372 ->            140456132
TIMEOUT WAIT,         373 ->            140459372
TIMEOUT WAIT,         374 ->            140462612
TIMEOUT WAIT,         375 ->            140465852
TIMEOUT WAIT,         376 ->            140469092
TIMEOUT WAIT,         377 ->            140472332
TIMEOUT WAIT,         378 ->            140475572
TIMEOUT WAIT,         379 ->            140478812
TIMEOUT WAIT,         380 ->            140482052
TIMEOUT WAIT,         381 ->            140485292
TIMEOUT WAIT,         382 ->            140488532
TIMEOUT WAIT,         383 ->            140491772
TIMEOUT WAIT,         384 ->            140495012
TIMEOUT WAIT,         385 ->            140498252
TIMEOUT WAIT,         386 ->            140501492
TIMEOUT WAIT,         387 ->            140504732
TIMEOUT WAIT,         388 ->            140507972
TIMEOUT WAIT,         389 ->            140511212
TIMEOUT WAIT,         390 ->            140514452
TIMEOUT WAIT,         391 ->            140517692
TIMEOUT WAIT,         392 ->            140520932
TIMEOUT WAIT,         393 ->            140524172
TIMEOUT WAIT,         394 ->            140527412
TIMEOUT WAIT,         395 ->            140530652
TIMEOUT WAIT,         396 ->            140533892
TIMEOUT WAIT,         397 ->            140537132
TIMEOUT WAIT,         398 ->            140540372
TIMEOUT WAIT,         399 ->            140543612
TIMEOUT WAIT,         400 ->            140546852
TIMEOUT WAIT,         401 ->            140550092
TIMEOUT WAIT,         402 ->            140553332
TIMEOUT WAIT,         403 ->            140556572
TIMEOUT WAIT,         404 ->            140559812
TIMEOUT WAIT,         405 ->            140563052
TIMEOUT WAIT,         406 ->            140566292
TIMEOUT WAIT,         407 ->            140569532
TIMEOUT WAIT,         408 ->            140572772
TIMEOUT WAIT,         409 ->            140576012
TIMEOUT WAIT,         410 ->            140579252
TIMEOUT WAIT,         411 ->            140582492
TIMEOUT WAIT,         412 ->            140585732
TIMEOUT WAIT,         413 ->            140588972
TIMEOUT WAIT,         414 ->            140592212
TIMEOUT WAIT,         415 ->            140595452
TIMEOUT WAIT,         416 ->            140598692
TIMEOUT WAIT,         417 ->            140601932
TIMEOUT WAIT,         418 ->            140605172
TIMEOUT WAIT,         419 ->            140608412
TIMEOUT WAIT,         420 ->            140611652
TIMEOUT WAIT,         421 ->            140614892
TIMEOUT WAIT,         422 ->            140618132
TIMEOUT WAIT,         423 ->            140621372
TIMEOUT WAIT,         424 ->            140624612
TIMEOUT WAIT,         425 ->            140627852
TIMEOUT WAIT,         426 ->            140631092
TIMEOUT WAIT,         427 ->            140634332
TIMEOUT WAIT,         428 ->            140637572
TIMEOUT WAIT,         429 ->            140640812
TIMEOUT WAIT,         430 ->            140644052
TIMEOUT WAIT,         431 ->            140647292
TIMEOUT WAIT,         432 ->            140650532
TIMEOUT WAIT,         433 ->            140653772
TIMEOUT WAIT,         434 ->            140657012
TIMEOUT WAIT,         435 ->            140660252
TIMEOUT WAIT,         436 ->            140663492
TIMEOUT WAIT,         437 ->            140666732
TIMEOUT WAIT,         438 ->            140669972
TIMEOUT WAIT,         439 ->            140673212
TIMEOUT WAIT,         440 ->            140676452
TIMEOUT WAIT,         441 ->            140679692
TIMEOUT WAIT,         442 ->            140682932
TIMEOUT WAIT,         443 ->            140686172
TIMEOUT WAIT,         444 ->            140689412
TIMEOUT WAIT,         445 ->            140692652
TIMEOUT WAIT,         446 ->            140695892
TIMEOUT WAIT,         447 ->            140699132
TIMEOUT WAIT,         448 ->            140702372
TIMEOUT WAIT,         449 ->            140705612
TIMEOUT WAIT,         450 ->            140708852
TIMEOUT WAIT,         451 ->            140712092
TIMEOUT WAIT,         452 ->            140715332
TIMEOUT WAIT,         453 ->            140718572
TIMEOUT WAIT,         454 ->            140721812
TIMEOUT WAIT,         455 ->            140725052
TIMEOUT WAIT,         456 ->            140728292
TIMEOUT WAIT,         457 ->            140731532
TIMEOUT WAIT,         458 ->            140734772
TIMEOUT WAIT,         459 ->            140738012
TIMEOUT WAIT,         460 ->            140741252
TIMEOUT WAIT,         461 ->            140744492
TIMEOUT WAIT,         462 ->            140747732
TIMEOUT WAIT,         463 ->            140750972
TIMEOUT WAIT,         464 ->            140754212
TIMEOUT WAIT,         465 ->            140757452
TIMEOUT WAIT,         466 ->            140760692
TIMEOUT WAIT,         467 ->            140763932
TIMEOUT WAIT,         468 ->            140767172
TIMEOUT WAIT,         469 ->            140770412
TIMEOUT WAIT,         470 ->            140773652
TIMEOUT WAIT,         471 ->            140776892
TIMEOUT WAIT,         472 ->            140780132
TIMEOUT WAIT,         473 ->            140783372
TIMEOUT WAIT,         474 ->            140786612
TIMEOUT WAIT,         475 ->            140789852
TIMEOUT WAIT,         476 ->            140793092
TIMEOUT WAIT,         477 ->            140796332
TIMEOUT WAIT,         478 ->            140799572
TIMEOUT WAIT,         479 ->            140802812
TIMEOUT WAIT,         480 ->            140806052
TIMEOUT WAIT,         481 ->            140809292
TIMEOUT WAIT,         482 ->            140812532
TIMEOUT WAIT,         483 ->            140815772
TIMEOUT WAIT,         484 ->            140819012
TIMEOUT WAIT,         485 ->            140822252
TIMEOUT WAIT,         486 ->            140825492
TIMEOUT WAIT,         487 ->            140828732
TIMEOUT WAIT,         488 ->            140831972
TIMEOUT WAIT,         489 ->            140835212
TIMEOUT WAIT,         490 ->            140838452
TIMEOUT WAIT,         491 ->            140841692
TIMEOUT WAIT,         492 ->            140844932
TIMEOUT WAIT,         493 ->            140848172
TIMEOUT WAIT,         494 ->            140851412
TIMEOUT WAIT,         495 ->            140854652
TIMEOUT WAIT,         496 ->            140857892
TIMEOUT WAIT,         497 ->            140861132
TIMEOUT WAIT,         498 ->            140864372
TIMEOUT WAIT,         499 ->            140867612
TIMEOUT WAIT,         500 ->            140870852
TIMEOUT WAIT,         501 ->            140874092
TIMEOUT WAIT,         502 ->            140877332
TIMEOUT WAIT,         503 ->            140880572
TIMEOUT WAIT,         504 ->            140883812
TIMEOUT WAIT,         505 ->            140887052
TIMEOUT WAIT,         506 ->            140890292
TIMEOUT WAIT,         507 ->            140893532
TIMEOUT WAIT,         508 ->            140896772
TIMEOUT WAIT,         509 ->            140900012
TIMEOUT WAIT,         510 ->            140903252
TIMEOUT WAIT,         511 ->            140906492
TIMEOUT WAIT,         512 ->            140909732
TIMEOUT WAIT,         513 ->            140912972
TIMEOUT WAIT,         514 ->            140916212
TIMEOUT WAIT,         515 ->            140919452
TIMEOUT WAIT,         516 ->            140922692
TIMEOUT WAIT,         517 ->            140925932
TIMEOUT WAIT,         518 ->            140929172
TIMEOUT WAIT,         519 ->            140932412
TIMEOUT WAIT,         520 ->            140935652
TIMEOUT WAIT,         521 ->            140938892
TIMEOUT WAIT,         522 ->            140942132
TIMEOUT WAIT,         523 ->            140945372
TIMEOUT WAIT,         524 ->            140948612
TIMEOUT WAIT,         525 ->            140951852
TIMEOUT WAIT,         526 ->            140955092
TIMEOUT WAIT,         527 ->            140958332
TIMEOUT WAIT,         528 ->            140961572
TIMEOUT WAIT,         529 ->            140964812
TIMEOUT WAIT,         530 ->            140968052
TIMEOUT WAIT,         531 ->            140971292
TIMEOUT WAIT,         532 ->            140974532
TIMEOUT WAIT,         533 ->            140977772
TIMEOUT WAIT,         534 ->            140981012
TIMEOUT WAIT,         535 ->            140984252
TIMEOUT WAIT,         536 ->            140987492
TIMEOUT WAIT,         537 ->            140990732
TIMEOUT WAIT,         538 ->            140993972
TIMEOUT WAIT,         539 ->            140997212
TIMEOUT WAIT,         540 ->            141000452
TIMEOUT WAIT,         541 ->            141003692
TIMEOUT WAIT,         542 ->            141006932
TIMEOUT WAIT,         543 ->            141010172
TIMEOUT WAIT,         544 ->            141013412
TIMEOUT WAIT,         545 ->            141016652
TIMEOUT WAIT,         546 ->            141019892
TIMEOUT WAIT,         547 ->            141023132
TIMEOUT WAIT,         548 ->            141026372
TIMEOUT WAIT,         549 ->            141029612
TIMEOUT WAIT,         550 ->            141032852
TIMEOUT WAIT,         551 ->            141036092
TIMEOUT WAIT,         552 ->            141039332
TIMEOUT WAIT,         553 ->            141042572
TIMEOUT WAIT,         554 ->            141045812
TIMEOUT WAIT,         555 ->            141049052
TIMEOUT WAIT,         556 ->            141052292
TIMEOUT WAIT,         557 ->            141055532
TIMEOUT WAIT,         558 ->            141058772
TIMEOUT WAIT,         559 ->            141062012
TIMEOUT WAIT,         560 ->            141065252
TIMEOUT WAIT,         561 ->            141068492
TIMEOUT WAIT,         562 ->            141071732
TIMEOUT WAIT,         563 ->            141074972
TIMEOUT WAIT,         564 ->            141078212
TIMEOUT WAIT,         565 ->            141081452
TIMEOUT WAIT,         566 ->            141084692
TIMEOUT WAIT,         567 ->            141087932
TIMEOUT WAIT,         568 ->            141091172
TIMEOUT WAIT,         569 ->            141094412
TIMEOUT WAIT,         570 ->            141097652
TIMEOUT WAIT,         571 ->            141100892
TIMEOUT WAIT,         572 ->            141104132
TIMEOUT WAIT,         573 ->            141107372
TIMEOUT WAIT,         574 ->            141110612
TIMEOUT WAIT,         575 ->            141113852
TIMEOUT WAIT,         576 ->            141117092
TIMEOUT WAIT,         577 ->            141120332
TIMEOUT WAIT,         578 ->            141123572
TIMEOUT WAIT,         579 ->            141126812
TIMEOUT WAIT,         580 ->            141130052
TIMEOUT WAIT,         581 ->            141133292
TIMEOUT WAIT,         582 ->            141136532
TIMEOUT WAIT,         583 ->            141139772
TIMEOUT WAIT,         584 ->            141143012
TIMEOUT WAIT,         585 ->            141146252
TIMEOUT WAIT,         586 ->            141149492
TIMEOUT WAIT,         587 ->            141152732
TIMEOUT WAIT,         588 ->            141155972
TIMEOUT WAIT,         589 ->            141159212
TIMEOUT WAIT,         590 ->            141162452
TIMEOUT WAIT,         591 ->            141165692
TIMEOUT WAIT,         592 ->            141168932
TIMEOUT WAIT,         593 ->            141172172
TIMEOUT WAIT,         594 ->            141175412
TIMEOUT WAIT,         595 ->            141178652
TIMEOUT WAIT,         596 ->            141181892
TIMEOUT WAIT,         597 ->            141185132
TIMEOUT WAIT,         598 ->            141188372
TIMEOUT WAIT,         599 ->            141191612
TIMEOUT WAIT,         600 ->            141194852
TIMEOUT WAIT,         601 ->            141198092
TIMEOUT WAIT,         602 ->            141201332
TIMEOUT WAIT,         603 ->            141204572
TIMEOUT WAIT,         604 ->            141207812
TIMEOUT WAIT,         605 ->            141211052
TIMEOUT WAIT,         606 ->            141214292
TIMEOUT WAIT,         607 ->            141217532
TIMEOUT WAIT,         608 ->            141220772
TIMEOUT WAIT,         609 ->            141224012
TIMEOUT WAIT,         610 ->            141227252
TIMEOUT WAIT,         611 ->            141230492
TIMEOUT WAIT,         612 ->            141233732
TIMEOUT WAIT,         613 ->            141236972
TIMEOUT WAIT,         614 ->            141240212
TIMEOUT WAIT,         615 ->            141243452
TIMEOUT WAIT,         616 ->            141246692
TIMEOUT WAIT,         617 ->            141249932
TIMEOUT WAIT,         618 ->            141253172
TIMEOUT WAIT,         619 ->            141256412
TIMEOUT WAIT,         620 ->            141259652
TIMEOUT WAIT,         621 ->            141262892
TIMEOUT WAIT,         622 ->            141266132
TIMEOUT WAIT,         623 ->            141269372
TIMEOUT WAIT,         624 ->            141272612
TIMEOUT WAIT,         625 ->            141275852
TIMEOUT WAIT,         626 ->            141279092
TIMEOUT WAIT,         627 ->            141282332
TIMEOUT WAIT,         628 ->            141285572
TIMEOUT WAIT,         629 ->            141288812
TIMEOUT WAIT,         630 ->            141292052
TIMEOUT WAIT,         631 ->            141295292
TIMEOUT WAIT,         632 ->            141298532
TIMEOUT WAIT,         633 ->            141301772
TIMEOUT WAIT,         634 ->            141305012
TIMEOUT WAIT,         635 ->            141308252
TIMEOUT WAIT,         636 ->            141311492
TIMEOUT WAIT,         637 ->            141314732
TIMEOUT WAIT,         638 ->            141317972
TIMEOUT WAIT,         639 ->            141321212
TIMEOUT WAIT,         640 ->            141324452
TIMEOUT WAIT,         641 ->            141327692
GEN_COUNTER =         795           141330932
Warning : Trigger level flag (LCR2) is not set in DUT : UART           141330932
TESTBENCH: DIFF_COUNTER =           1           141330932




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         794           141331070
SUCCESS APB: APB first cycle            141331121
SUCCESS APB: APB second cycle            141331221
READ: reg_val = 253           141331320
ERROR FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 11111101           141331320
ACTUAL DATA = 11111001           141331320
LSR_REG_VAL = 01100001           141331320
LSR_REG_TEMP = 01100001           141331320
IIR_REG_VAL = 11000010           141331320
IIR_REG_TEMP = 11000010           141331320
COLLECTING IIR COVERAGE           141331320
IIR[3:1] = 001           141331320
TESTBENCH: DIFF_COUNTER =           0           141331321
SUCCESS APB: APB first cycle            141331421
SUCCESS APB: APB second cycle            141331521
READ: reg_val =  97           141331620
SUCCESS FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 01100001           141331620
ACTUAL DATA = 01100001           141331620
GEN_COUNTER =         796           143926172
Timeout interrupt detected successfully           143926172
GEN_COUNTER =         797           143926172
TESTBENCH: DIFF_COUNTER =           2           143926172




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Driver counter =         795           143926270
SUCCESS APB: APB first cycle            143926321
SUCCESS APB: APB second cycle            143926421
READ: reg_val =  97           143926520
ERROR FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 01100001           143926520
ACTUAL DATA = 11100001           143926520




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

TESTBENCH: DIFF_COUNTER =           1           143926521
Driver counter =         796           143926570
SUCCESS APB: APB first cycle            143926621
SUCCESS APB: APB second cycle            143926721
SUCCESS FROM MONITOR	:	RCVR REGISTER MATCH
EXPECTED DATA = 00000000           143926820
ACTUAL DATA = 00000000           143926820
TESTBENCH: DIFF_COUNTER =           0           143926821
LSR_REG_VAL = 01100000           143926874
LSR_REG_TEMP = 01100000           143926874
random_object_id=          2           143929520
INFO  @ 143929520ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          2
QUEUE_SIZE =          19           143929520
LCR_REG_VAL = 00000000           143929520
LCR_REG_TEMP = 00000000           143929520
FCR_REG_VAL = 00000001           143929520
FCR_REG_TEMP = 00000001           143929520
IIR_REG_VAL = 11000001           143929520
IIR_REG_TEMP = 11000001           143929520
COLLECTING IIR COVERAGE           143929520
IIR[3:1] = 000           143929520
IER_REG_VAL = 00000000           143929520
IER_REG_TEMP = 00000000           143929520
MSR_REG_VAL = 00000000           143929520
MSR_REG_TEMP = 00000000           143929520
DLL_REG_VAL = 00000000           143929520
DLL_REG_TEMP = 00000000           143929520
DLL, DLM has changed           143929520
GEN_COUNTER =         798           143929620
Data = 10000000           143929620
Mask = 00011111           143929620
config Data = 01100000           143929620
config Data = 10000000           143929620
BAUD_VALUE =       19200
GEN_COUNTER =         799           143929620
Data = 00111100           143929620
Mask = 00000000           143929620
config Data = 00111100           143929620
config Data = 00111100           143929620
GEN_COUNTER =         800           143929620
Data = 00000000           143929620
Mask = 00000000           143929620
config Data = 10011000           143929620
config Data = 00000000           143929620
GEN_COUNTER =         801           143929620
Data = 00011111           143929620
Mask = 00011111           143929620
config Data = 10011010           143929620
config Data = 00011010           143929620
TESTBENCH: DIFF_COUNTER =           4           143929620




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

GEN_COUNTER =         802           143929720
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 1
REG:DCDn = 1
REG:CTSn = 0
REG:DSRn = 1
REG:RIn = 0
TESTBENCH: DIFF_COUNTER =           5           143929720
MSR_REG_VAL = 10101111           143929720
MSR_REG_TEMP = 10101111           143929720
Driver counter =         797           143929770
SUCCESS APB: APB first cycle            143929821
SUCCESS APB: APB second cycle            143929921




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at            143930020
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10000000
DLAB = 0
addr_offst = 00           143930020
write_reg: wr_data	=	10000000
byte_en	=	0001
Update bit fields           143930020
TESTBENCH: DIFF_COUNTER =           4           143930020
LCR_REG_VAL = 10000000           143930020
LCR_REG_TEMP = 10000000           143930020
Driver counter =         798           143930070
SUCCESS APB: APB first cycle            143930121
SUCCESS APB: APB second cycle            143930221




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at            143930320
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00111100
DLAB = 1
addr_offst = 00           143930320
write_reg: wr_data	=	00111100
byte_en	=	0001
Update bit fields           143930320
TESTBENCH: DIFF_COUNTER =           3           143930320
DLL_REG_VAL = 00111100           143930320
DLL_REG_TEMP = 00111100           143930320
DLL, DLM has changed           143930320
Driver counter =         799           143930370
SUCCESS APB: APB first cycle            143930421
SUCCESS APB: APB second cycle            143930521




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at            143930620
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00           143930620
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields           143930620
TESTBENCH: DIFF_COUNTER =           2           143930620
Driver counter =         800           143930670
SUCCESS APB: APB first cycle            143930721
SUCCESS APB: APB second cycle            143930821




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at            143930920
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011010
DLAB = 1
addr_offst = 00           143930920
write_reg: wr_data	=	00011010
byte_en	=	0001
Update bit fields           143930920
TESTBENCH: DIFF_COUNTER =           1           143930920
LCR_REG_VAL = 00011010           143930920
LCR_REG_TEMP = 00011010           143930920
Driver counter =         801           143930970
SUCCESS APB: APB first cycle            143931021
SUCCESS APB: APB second cycle            143931121
READ: reg_val = 193           143931220
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000001           143931220
ACTUAL DATA = 11000001           143931220
TESTBENCH: DIFF_COUNTER =           0           143931221
I am here
GEN_COUNTER =         803           143931221
Data = 00011111           143931221
Mask = 00011111           143931221
config Data = 00110011           143931221
config Data = 00010011           143931221
GEN_COUNTER =         804           143931221
Data = 00000010           143931221
Mask = 11111000           143931221
config Data = 10000110           143931221
config Data = 10000010           143931221
GEN_COUNTER =         805           143931221
Data = 11111011           143931221
Mask = 11111011           143931221
config Data = 11000101           143931221
config Data = 11000001           143931221
GEN_COUNTER =         806           143931221
Data = 01111011           143931221
Mask = 10000100           143931221
config Data = 00111111           143931221
config Data = 01111111           143931221
TESTBENCH: DIFF_COUNTER =           4           143931221




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Driver counter =         802           143931370
SUCCESS APB: APB first cycle            143931421
SUCCESS APB: APB second cycle            143931521




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at            143931620
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00010011
DLAB = 0
addr_offst = 00           143931620
write_reg: wr_data	=	00010011
byte_en	=	0001
Update bit fields           143931620
TESTBENCH: DIFF_COUNTER =           3           143931620
LCR_REG_VAL = 00010011           143931620
LCR_REG_TEMP = 00010011           143931620
Driver counter =         803           143931670
SUCCESS APB: APB first cycle            143931721
SUCCESS APB: APB second cycle            143931821




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at            143931920
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 10000010
DLAB = 0
addr_offst = 00           143931920
write_reg: wr_data	=	10000010
byte_en	=	0001
Update bit fields           143931920
TESTBENCH: DIFF_COUNTER =           2           143931920
IER_REG_VAL = 00000010           143931920
IER_REG_TEMP = 00000010           143931920
IIR_REG_VAL = 11000010           143931920
IIR_REG_TEMP = 11000010           143931920
COLLECTING IIR COVERAGE           143931920
IIR[3:1] = 001           143931920
Driver counter =         804           143931970
SUCCESS APB: APB first cycle            143932021
SUCCESS APB: APB second cycle            143932121




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at            143932220
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 11000001
DLAB = 0
addr_offst = 00           143932220
write_reg: wr_data	=	11000001
byte_en	=	0001
Update bit fields           143932220
TESTBENCH: DIFF_COUNTER =           1           143932220
FCR_REG_VAL = 11000001           143932220
FCR_REG_TEMP = 11000001           143932220
Driver counter =         805           143932270
SUCCESS APB: APB first cycle            143932321
SUCCESS APB: APB second cycle            143932421
Updating Regmap at            143932520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01111111
DLAB = 0
addr_offst = 00           143932520
write_reg: wr_data	=	01111111
byte_en	=	0001
Update bit fields           143932520
data is 01111111
TESTBENCH: DIFF_COUNTER =           0           143932520
LSR_REG_VAL = 00000000           143932520
LSR_REG_TEMP = 00000000           143932520
IIR_REG_VAL = 11000011           143932520
IIR_REG_TEMP = 11000011           143932520
INFO  @ 143937188ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
LSR_REG_VAL = 00100000           143937242
LSR_REG_TEMP = 00100000           143937242
IIR_REG_VAL = 11000010           143937242
IIR_REG_TEMP = 11000010           143937242
SUCCESS: tx_Start bit detected after 8 cycles143963108
INFO  @ 143963108ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->            144377828
INFO  @ 144429668ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
GEN_COUNTER =         807           144449118
TESTBENCH: DIFF_COUNTER =           1           144449118




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         806           144449170
SUCCESS APB: APB first cycle            144449221
SUCCESS APB: APB second cycle            144449321
READ: reg_val = 194           144449420
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000010           144449420
ACTUAL DATA = 11000010           144449420
TESTBENCH: DIFF_COUNTER =           0           144449421
SUCCESS: THRE successfully detected in IIR           144449421
SUCCESS: THRE interrupt observed at the IRQ pin           144449421
GEN_COUNTER =         808           144449421
TESTBENCH: DIFF_COUNTER =           1           144449421




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         807           144449570
SUCCESS APB: APB first cycle            144449621
SUCCESS APB: APB second cycle            144449721
READ: reg_val = 194           144449820
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000010           144449820
ACTUAL DATA = 11000010           144449820
TESTBENCH: DIFF_COUNTER =           0           144449821
GEN_COUNTER =         809           144449821
Data = 00000110           144449821
Mask = 11111001           144449821
config Data = 11110001           144449821
config Data = 11110111           144449821
GEN_COUNTER =         810           144449821
TESTBENCH: DIFF_COUNTER =           2           144449821




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Driver counter =         808           144449970
SUCCESS APB: APB first cycle            144450021
SUCCESS APB: APB second cycle            144450121




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at            144450220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11110111
DLAB = 0
addr_offst = 00           144450220
write_reg: wr_data	=	11110111
byte_en	=	0001
Update bit fields           144450220
data is 11110111
TESTBENCH: DIFF_COUNTER =           1           144450220
LSR_REG_VAL = 00000000           144450220
LSR_REG_TEMP = 00000000           144450220
IIR_REG_VAL = 11000011           144450220
IIR_REG_TEMP = 11000011           144450220
Driver counter =         809           144450270
SUCCESS APB: APB first cycle            144450321
SUCCESS APB: APB second cycle            144450421
READ: reg_val = 195           144450520
ERROR FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000011           144450520
ACTUAL DATA = 11000001           144450520
TESTBENCH: DIFF_COUNTER =           0           144450521
SUCCESS: THRE successfully cleared in IIR after writing in XMIT FIFO           144450521
random_object_id=          1           144450620
INFO  @ 144450620ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          1
QUEUE_SIZE =          20           144450620
UART_FRAME_TRANSMIT ->            144450620
LCR_REG_VAL = 00000000           144450620
LCR_REG_TEMP = 00000000           144450620
LSR_REG_VAL = 01100000           144450620
LSR_REG_TEMP = 01100000           144450620
FCR_REG_VAL = 00000001           144450620
FCR_REG_TEMP = 00000001           144450620
IIR_REG_VAL = 11000001           144450620
IIR_REG_TEMP = 11000001           144450620
COLLECTING IIR COVERAGE           144450620
IIR[3:1] = 000           144450620
IER_REG_VAL = 00000000           144450620
IER_REG_TEMP = 00000000           144450620
MSR_REG_VAL = 00000000           144450620
MSR_REG_TEMP = 00000000           144450620
DLL_REG_VAL = 00000000           144450620
DLL_REG_TEMP = 00000000           144450620
DLL, DLM has changed           144450620
ERROR: UART_FRAME_TRANSMIT: TXRDYn InACTIVE after Reset -> 144450820
GEN_COUNTER =         811           144450820
Data = 10000000           144450820
Mask = 00011111           144450820
config Data = 10010001           144450820
config Data = 10010001           144450820
BAUD_VALUE =       19200
GEN_COUNTER =         812           144450820
Data = 00111100           144450820
Mask = 00000000           144450820
config Data = 11111110           144450820
config Data = 00111100           144450820
GEN_COUNTER =         813           144450820
Data = 00000000           144450820
Mask = 00000000           144450820
config Data = 11111000           144450820
config Data = 00000000           144450820
GEN_COUNTER =         814           144450820
Data = 00011111           144450820
Mask = 00011111           144450820
config Data = 00101110           144450820
config Data = 00001110           144450820
GEN_COUNTER =         815           144450820
Data = 00011100           144450820
Mask = 00000011           144450820
config Data = 00010100           144450820
config Data = 00011100           144450820
GEN_COUNTER =         816           144450820
Data = 00000000           144450820
Mask = 11111111           144450820
config Data = 10101111           144450820
config Data = 10101111           144450820
GEN_COUNTER =         817           144450820
Data = 00000000           144450820
Mask = 11111111           144450820
config Data = 11111101           144450820
config Data = 11111101           144450820
GEN_COUNTER =         818           144450820
Data = 00000000           144450820
Mask = 11111111           144450820
config Data = 10000110           144450820
config Data = 10000110           144450820
GEN_COUNTER =         819           144450820
Data = 00000000           144450820
Mask = 11111111           144450820
config Data = 11001110           144450820
config Data = 11001110           144450820
GEN_COUNTER =         820           144450820
Data = 00000000           144450820
Mask = 11111111           144450820
config Data = 01100101           144450820
config Data = 01100101           144450820
GEN_COUNTER =         821           144450820
Data = 00000000           144450820
Mask = 11111111           144450820
config Data = 01000110           144450820
config Data = 01000110           144450820
GEN_COUNTER =         822           144450820
Data = 00000000           144450820
Mask = 11111111           144450820
config Data = 10001111           144450820
config Data = 10001111           144450820
GEN_COUNTER =         823           144450820
Data = 00000000           144450820
Mask = 11111111           144450820
config Data = 00011001           144450820
config Data = 00011001           144450820
GEN_COUNTER =         824           144450820
Data = 00000000           144450820
Mask = 11111111           144450820
config Data = 11011101           144450820
config Data = 11011101           144450820
GEN_COUNTER =         825           144450820
Data = 00000000           144450820
Mask = 11111111           144450820
config Data = 11100001           144450820
config Data = 11100001           144450820
GEN_COUNTER =         826           144450820
Data = 00000000           144450820
Mask = 11111111           144450820
config Data = 01001100           144450820
config Data = 01001100           144450820
GEN_COUNTER =         827           144450820
Data = 00000000           144450820
Mask = 11111111           144450820
config Data = 00010100           144450820
config Data = 00010100           144450820
GEN_COUNTER =         828           144450820
Data = 00000000           144450820
Mask = 11111111           144450820
config Data = 00000011           144450820
config Data = 00000011           144450820
GEN_COUNTER =         829           144450820
Data = 00000000           144450820
Mask = 11111111           144450820
config Data = 11010010           144450820
config Data = 11010010           144450820
GEN_COUNTER =         830           144450820
Data = 00000000           144450820
Mask = 11111111           144450820
config Data = 01011101           144450820
config Data = 01011101           144450820
GEN_COUNTER =         831           144450820
Data = 00000000           144450820
Mask = 11111111           144450820
config Data = 11110001           144450820
config Data = 11110001           144450820
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 1
REG:DCDn = 1
REG:CTSn = 0
REG:DSRn = 1
REG:RIn = 0
TESTBENCH: DIFF_COUNTER =          21           144450820
MSR_REG_VAL = 10101111           144450820
MSR_REG_TEMP = 10101111           144450820




~~~~~~~~~~~~~~ DIFF COUNTER =          21~~~~~~~~~~~~~~~~

Driver counter =         810           144450970
SUCCESS APB: APB first cycle            144451021
SUCCESS APB: APB second cycle            144451121




~~~~~~~~~~~~~~ DIFF COUNTER =          21~~~~~~~~~~~~~~~~

Updating Regmap at            144451220
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10010001
DLAB = 0
addr_offst = 00           144451220
write_reg: wr_data	=	10010001
byte_en	=	0001
Update bit fields           144451220
TESTBENCH: DIFF_COUNTER =          20           144451220
LCR_REG_VAL = 10010001           144451220
LCR_REG_TEMP = 10010001           144451220
Driver counter =         811           144451270
SUCCESS APB: APB first cycle            144451321
SUCCESS APB: APB second cycle            144451421




~~~~~~~~~~~~~~ DIFF COUNTER =          20~~~~~~~~~~~~~~~~

Updating Regmap at            144451520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00111100
DLAB = 1
addr_offst = 00           144451520
write_reg: wr_data	=	00111100
byte_en	=	0001
Update bit fields           144451520
TESTBENCH: DIFF_COUNTER =          19           144451520
DLL_REG_VAL = 00111100           144451520
DLL_REG_TEMP = 00111100           144451520
DLL, DLM has changed           144451520
Driver counter =         812           144451570
SUCCESS APB: APB first cycle            144451621
SUCCESS APB: APB second cycle            144451721




~~~~~~~~~~~~~~ DIFF COUNTER =          19~~~~~~~~~~~~~~~~

Updating Regmap at            144451820
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00           144451820
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields           144451820
TESTBENCH: DIFF_COUNTER =          18           144451820
Driver counter =         813           144451870
SUCCESS APB: APB first cycle            144451921
SUCCESS APB: APB second cycle            144452021




~~~~~~~~~~~~~~ DIFF COUNTER =          18~~~~~~~~~~~~~~~~

Updating Regmap at            144452120
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00001110
DLAB = 1
addr_offst = 00           144452120
write_reg: wr_data	=	00001110
byte_en	=	0001
Update bit fields           144452120
TESTBENCH: DIFF_COUNTER =          17           144452120
LCR_REG_VAL = 00001110           144452120
LCR_REG_TEMP = 00001110           144452120
Driver counter =         814           144452170
SUCCESS APB: APB first cycle            144452221
SUCCESS APB: APB second cycle            144452321




~~~~~~~~~~~~~~ DIFF COUNTER =          17~~~~~~~~~~~~~~~~

Updating Regmap at            144452420
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011100
DLAB = 0
addr_offst = 00           144452420
write_reg: wr_data	=	00011100
byte_en	=	0001
Update bit fields           144452420
TESTBENCH: DIFF_COUNTER =          16           144452420
LCR_REG_VAL = 00011100           144452420
LCR_REG_TEMP = 00011100           144452420
Driver counter =         815           144452470
SUCCESS APB: APB first cycle            144452521
SUCCESS APB: APB second cycle            144452621




~~~~~~~~~~~~~~ DIFF COUNTER =          16~~~~~~~~~~~~~~~~

Updating Regmap at            144452720
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10101111
DLAB = 0
addr_offst = 00           144452720
write_reg: wr_data	=	10101111
byte_en	=	0001
Update bit fields           144452720
data is 10101111
TESTBENCH: DIFF_COUNTER =          15           144452720
LSR_REG_VAL = 00000000           144452720
LSR_REG_TEMP = 00000000           144452720
Driver counter =         816           144452770
SUCCESS APB: APB first cycle            144452821
SUCCESS APB: APB second cycle            144452921




~~~~~~~~~~~~~~ DIFF COUNTER =          15~~~~~~~~~~~~~~~~

Updating Regmap at            144453020
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11111101
DLAB = 0
addr_offst = 00           144453020
write_reg: wr_data	=	11111101
byte_en	=	0001
Update bit fields           144453020
data is 11111101
TESTBENCH: DIFF_COUNTER =          14           144453020
Driver counter =         817           144453070
SUCCESS APB: APB first cycle            144453121
SUCCESS APB: APB second cycle            144453221




~~~~~~~~~~~~~~ DIFF COUNTER =          14~~~~~~~~~~~~~~~~

Updating Regmap at            144453320
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10000110
DLAB = 0
addr_offst = 00           144453320
write_reg: wr_data	=	10000110
byte_en	=	0001
Update bit fields           144453320
data is 10000110
TESTBENCH: DIFF_COUNTER =          13           144453320
Driver counter =         818           144453370
SUCCESS APB: APB first cycle            144453421
SUCCESS APB: APB second cycle            144453521




~~~~~~~~~~~~~~ DIFF COUNTER =          13~~~~~~~~~~~~~~~~

Updating Regmap at            144453620
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11001110
DLAB = 0
addr_offst = 00           144453620
write_reg: wr_data	=	11001110
byte_en	=	0001
Update bit fields           144453620
data is 11001110
TESTBENCH: DIFF_COUNTER =          12           144453620
Driver counter =         819           144453670
SUCCESS APB: APB first cycle            144453721
SUCCESS APB: APB second cycle            144453821




~~~~~~~~~~~~~~ DIFF COUNTER =          12~~~~~~~~~~~~~~~~

Updating Regmap at            144453920
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01100101
DLAB = 0
addr_offst = 00           144453920
write_reg: wr_data	=	01100101
byte_en	=	0001
Update bit fields           144453920
data is 01100101
TESTBENCH: DIFF_COUNTER =          11           144453920
Driver counter =         820           144453970
SUCCESS APB: APB first cycle            144454021
SUCCESS APB: APB second cycle            144454121




~~~~~~~~~~~~~~ DIFF COUNTER =          11~~~~~~~~~~~~~~~~

Updating Regmap at            144454220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01000110
DLAB = 0
addr_offst = 00           144454220
write_reg: wr_data	=	01000110
byte_en	=	0001
Update bit fields           144454220
data is 01000110
TESTBENCH: DIFF_COUNTER =          10           144454220
Driver counter =         821           144454270
SUCCESS APB: APB first cycle            144454321
SUCCESS APB: APB second cycle            144454421




~~~~~~~~~~~~~~ DIFF COUNTER =          10~~~~~~~~~~~~~~~~

Updating Regmap at            144454520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10001111
DLAB = 0
addr_offst = 00           144454520
write_reg: wr_data	=	10001111
byte_en	=	0001
Update bit fields           144454520
data is 10001111
TESTBENCH: DIFF_COUNTER =           9           144454520
Driver counter =         822           144454570
SUCCESS APB: APB first cycle            144454621
SUCCESS APB: APB second cycle            144454721




~~~~~~~~~~~~~~ DIFF COUNTER =           9~~~~~~~~~~~~~~~~

Updating Regmap at            144454820
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00011001
DLAB = 0
addr_offst = 00           144454820
write_reg: wr_data	=	00011001
byte_en	=	0001
Update bit fields           144454820
data is 00011001
TESTBENCH: DIFF_COUNTER =           8           144454820
Driver counter =         823           144454870
SUCCESS APB: APB first cycle            144454921
SUCCESS APB: APB second cycle            144455021




~~~~~~~~~~~~~~ DIFF COUNTER =           8~~~~~~~~~~~~~~~~

Updating Regmap at            144455120
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11011101
DLAB = 0
addr_offst = 00           144455120
write_reg: wr_data	=	11011101
byte_en	=	0001
Update bit fields           144455120
data is 11011101
TESTBENCH: DIFF_COUNTER =           7           144455120
Driver counter =         824           144455170
SUCCESS APB: APB first cycle            144455221
SUCCESS APB: APB second cycle            144455321




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Updating Regmap at            144455420
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11100001
DLAB = 0
addr_offst = 00           144455420
write_reg: wr_data	=	11100001
byte_en	=	0001
Update bit fields           144455420
data is 11100001
TESTBENCH: DIFF_COUNTER =           6           144455420
Driver counter =         825           144455470
SUCCESS APB: APB first cycle            144455521
SUCCESS APB: APB second cycle            144455621




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at            144455720
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01001100
DLAB = 0
addr_offst = 00           144455720
write_reg: wr_data	=	01001100
byte_en	=	0001
Update bit fields           144455720
data is 01001100
TESTBENCH: DIFF_COUNTER =           5           144455720
Driver counter =         826           144455770
SUCCESS APB: APB first cycle            144455821
SUCCESS APB: APB second cycle            144455921




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at            144456020
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00010100
DLAB = 0
addr_offst = 00           144456020
write_reg: wr_data	=	00010100
byte_en	=	0001
Update bit fields           144456020
data is 00010100
TESTBENCH: DIFF_COUNTER =           4           144456020
Driver counter =         827           144456070
SUCCESS APB: APB first cycle            144456121
SUCCESS APB: APB second cycle            144456221




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at            144456320
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00000011
DLAB = 0
addr_offst = 00           144456320
write_reg: wr_data	=	00000011
byte_en	=	0001
Update bit fields           144456320
data is 00000011
TESTBENCH: DIFF_COUNTER =           3           144456320
Driver counter =         828           144456370
SUCCESS APB: APB first cycle            144456421
SUCCESS APB: APB second cycle            144456521




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at            144456620
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11010010
DLAB = 0
addr_offst = 00           144456620
write_reg: wr_data	=	11010010
byte_en	=	0001
Update bit fields           144456620
data is 11010010
TESTBENCH: DIFF_COUNTER =           2           144456620
Driver counter =         829           144456670
SUCCESS APB: APB first cycle            144456721
SUCCESS APB: APB second cycle            144456821




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at            144456920
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01011101
DLAB = 0
addr_offst = 00           144456920
write_reg: wr_data	=	01011101
byte_en	=	0001
Update bit fields           144456920
data is 01011101
TESTBENCH: DIFF_COUNTER =           1           144456920
Driver counter =         830           144456970
SUCCESS APB: APB first cycle            144457021
SUCCESS APB: APB second cycle            144457121
Updating Regmap at            144457220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11110001
DLAB = 0
addr_offst = 00           144457220
write_reg: wr_data	=	11110001
byte_en	=	0001
Update bit fields           144457220
data is 11110001
TESTBENCH: DIFF_COUNTER =           0           144457220
random_object_id=          8           144457220
INFO  @ 144457220ns : $unit_0x68a90024.uart_test.new	:	TEST COUNT EXCEEDED MAX TEST SIZE
INFO  @ 144457220ns : $unit_0x68a90024.uart_test.new	:	MAX_TEST_COUNT =          20 
INFO  @ 144457220ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          8
QUEUE_SIZE =          21           144457220
INFO  @ 144457220ns : $unit_0x68a90024.Root_Test_Admin.trigger	:	CLEARING QUEUE
CLEARING QUEUE           144457220
4: Inside UART_TEST           144457220
Simulation complete via $finish(1) at time 144457420 NS + 0
/home/arnabd/work/SV/UART_VERIFICATION/testbench/driver.sv:59 		#100 $finish;
ncsim> exit

coverage setup:
  workdir  :  ./cov_work
  dutinst  :  testbench(testbench)
  scope    :  scope
  testname :  test_sv5678

coverage files:
  model(design data) :  ./cov_work/scope/icc_7f699ef9_692b1171.ucm (reused)
  data               :  ./cov_work/scope/test_sv5678/icc_7f699ef9_692b1171.ucd
TOOL:	irun	11.10-s058: Exiting on Apr 25, 2014 at 18:47:27 IST  (total: 00:00:26)
