#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Jan  5 11:40:51 2021
# Process ID: 3268
# Current directory: D:/Xilinx_projects/PZ_FPU/PZ_FPU.runs/impl_1
# Command line: vivado.exe -log System_design.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source System_design.tcl -notrace
# Log file: D:/Xilinx_projects/PZ_FPU/PZ_FPU.runs/impl_1/System_design.vdi
# Journal file: D:/Xilinx_projects/PZ_FPU/PZ_FPU.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source System_design.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Xilinx_projects/ip_repo/FPU_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
Command: link_design -top System_design -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_projects/PZ_FPU/PZ_FPU.srcs/sources_1/bd/System_design/ip/System_design_FPU_ip_0_0/System_design_FPU_ip_0_0.dcp' for cell 'FPU_ip_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_projects/PZ_FPU/PZ_FPU.srcs/sources_1/bd/System_design/ip/System_design_processing_system7_0_0/System_design_processing_system7_0_0.dcp' for cell 'processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_projects/PZ_FPU/PZ_FPU.srcs/sources_1/bd/System_design/ip/System_design_rst_ps7_0_100M_0/System_design_rst_ps7_0_100M_0.dcp' for cell 'rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_projects/PZ_FPU/PZ_FPU.srcs/sources_1/bd/System_design/ip/System_design_auto_pc_0/System_design_auto_pc_0.dcp' for cell 'ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 3463 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Xilinx_projects/PZ_FPU/PZ_FPU.srcs/sources_1/bd/System_design/ip/System_design_processing_system7_0_0/System_design_processing_system7_0_0.xdc] for cell 'processing_system7_0/inst'
Finished Parsing XDC File [d:/Xilinx_projects/PZ_FPU/PZ_FPU.srcs/sources_1/bd/System_design/ip/System_design_processing_system7_0_0/System_design_processing_system7_0_0.xdc] for cell 'processing_system7_0/inst'
Parsing XDC File [d:/Xilinx_projects/PZ_FPU/PZ_FPU.srcs/sources_1/bd/System_design/ip/System_design_rst_ps7_0_100M_0/System_design_rst_ps7_0_100M_0_board.xdc] for cell 'rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/Xilinx_projects/PZ_FPU/PZ_FPU.srcs/sources_1/bd/System_design/ip/System_design_rst_ps7_0_100M_0/System_design_rst_ps7_0_100M_0_board.xdc] for cell 'rst_ps7_0_100M/U0'
Parsing XDC File [d:/Xilinx_projects/PZ_FPU/PZ_FPU.srcs/sources_1/bd/System_design/ip/System_design_rst_ps7_0_100M_0/System_design_rst_ps7_0_100M_0.xdc] for cell 'rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/Xilinx_projects/PZ_FPU/PZ_FPU.srcs/sources_1/bd/System_design/ip/System_design_rst_ps7_0_100M_0/System_design_rst_ps7_0_100M_0.xdc] for cell 'rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 61 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 61 instances

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 746.129 ; gain = 457.590
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.969 . Memory (MB): peak = 753.875 ; gain = 7.746
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 9 inverter(s) to 29 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10583e87a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1348.895 ; gain = 0.266
INFO: [Opt 31-389] Phase Retarget created 2227 cells and removed 3046 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11013a095

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1348.895 ; gain = 0.266
INFO: [Opt 31-389] Phase Constant propagation created 36 cells and removed 191 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15248c13d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1348.895 ; gain = 0.266
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 321 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 15248c13d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1348.895 ; gain = 0.266
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 15248c13d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1348.895 ; gain = 0.266
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 1348.895 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1989e3451

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1348.895 ; gain = 0.266

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a346014b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.210 . Memory (MB): peak = 1348.895 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 1348.895 ; gain = 602.766
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.212 . Memory (MB): peak = 1348.895 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx_projects/PZ_FPU/PZ_FPU.runs/impl_1/System_design_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1348.895 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file System_design_drc_opted.rpt -pb System_design_drc_opted.pb -rpx System_design_drc_opted.rpx
Command: report_drc -file System_design_drc_opted.rpt -pb System_design_drc_opted.pb -rpx System_design_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Xilinx_projects/PZ_FPU/PZ_FPU.runs/impl_1/System_design_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1348.895 ; gain = 0.000
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sum_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.103 . Memory (MB): peak = 1348.895 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1829fe6c9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1348.895 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1348.895 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14a8950be

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1348.895 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1aa7b047f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1407.313 ; gain = 58.418

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1aa7b047f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1407.313 ; gain = 58.418
Phase 1 Placer Initialization | Checksum: 1aa7b047f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1407.313 ; gain = 58.418

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1de35e500

Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 1407.313 ; gain = 58.418

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1de35e500

Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 1407.313 ; gain = 58.418

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 206bed46a

Time (s): cpu = 00:01:00 ; elapsed = 00:00:43 . Memory (MB): peak = 1407.313 ; gain = 58.418

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bcdbd46b

Time (s): cpu = 00:01:01 ; elapsed = 00:00:43 . Memory (MB): peak = 1407.313 ; gain = 58.418

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1bcdbd46b

Time (s): cpu = 00:01:01 ; elapsed = 00:00:43 . Memory (MB): peak = 1407.313 ; gain = 58.418

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1cfd60b7d

Time (s): cpu = 00:01:12 ; elapsed = 00:00:53 . Memory (MB): peak = 1407.313 ; gain = 58.418

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1b1c8299e

Time (s): cpu = 00:01:13 ; elapsed = 00:00:54 . Memory (MB): peak = 1407.313 ; gain = 58.418

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1b1c8299e

Time (s): cpu = 00:01:14 ; elapsed = 00:00:55 . Memory (MB): peak = 1407.313 ; gain = 58.418
Phase 3 Detail Placement | Checksum: 1b1c8299e

Time (s): cpu = 00:01:14 ; elapsed = 00:00:55 . Memory (MB): peak = 1407.313 ; gain = 58.418

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1694cd1a3

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-33] Processed net FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/CU/memory_reg[31][0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1694cd1a3

Time (s): cpu = 00:01:28 ; elapsed = 00:01:04 . Memory (MB): peak = 1440.777 ; gain = 91.883
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.427. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 21908ad68

Time (s): cpu = 00:01:28 ; elapsed = 00:01:05 . Memory (MB): peak = 1440.777 ; gain = 91.883
Phase 4.1 Post Commit Optimization | Checksum: 21908ad68

Time (s): cpu = 00:01:28 ; elapsed = 00:01:05 . Memory (MB): peak = 1440.777 ; gain = 91.883

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 21908ad68

Time (s): cpu = 00:01:28 ; elapsed = 00:01:05 . Memory (MB): peak = 1440.777 ; gain = 91.883

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 21908ad68

Time (s): cpu = 00:01:29 ; elapsed = 00:01:05 . Memory (MB): peak = 1440.777 ; gain = 91.883

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1a9bb8d35

Time (s): cpu = 00:01:29 ; elapsed = 00:01:06 . Memory (MB): peak = 1440.777 ; gain = 91.883
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a9bb8d35

Time (s): cpu = 00:01:29 ; elapsed = 00:01:06 . Memory (MB): peak = 1440.777 ; gain = 91.883
Ending Placer Task | Checksum: d32b971c

Time (s): cpu = 00:01:29 ; elapsed = 00:01:06 . Memory (MB): peak = 1440.777 ; gain = 91.883
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:34 ; elapsed = 00:01:10 . Memory (MB): peak = 1440.777 ; gain = 91.883
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 1443.324 ; gain = 2.547
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx_projects/PZ_FPU/PZ_FPU.runs/impl_1/System_design_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 1443.324 ; gain = 2.547
INFO: [runtcl-4] Executing : report_io -file System_design_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1446.355 ; gain = 3.031
INFO: [runtcl-4] Executing : report_utilization -file System_design_utilization_placed.rpt -pb System_design_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 1446.355 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file System_design_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1446.355 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 46e751ea ConstDB: 0 ShapeSum: 8c444532 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e5e4e6fe

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1509.582 ; gain = 48.699
Post Restoration Checksum: NetGraph: f406755 NumContArr: d6a47fa9 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e5e4e6fe

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1509.582 ; gain = 48.699

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e5e4e6fe

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1509.582 ; gain = 48.699

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e5e4e6fe

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1509.582 ; gain = 48.699
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15f850139

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 1572.969 ; gain = 112.086
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.723  | TNS=0.000  | WHS=-0.140 | THS=-10.672|

Phase 2 Router Initialization | Checksum: 151a4219a

Time (s): cpu = 00:00:51 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.238 ; gain = 201.355

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1548dd05c

Time (s): cpu = 00:00:59 ; elapsed = 00:00:38 . Memory (MB): peak = 1662.238 ; gain = 201.355

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2723
 Number of Nodes with overlaps = 135
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.723  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e1733136

Time (s): cpu = 00:01:22 ; elapsed = 00:00:51 . Memory (MB): peak = 1662.238 ; gain = 201.355

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.723  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 102f18cee

Time (s): cpu = 00:01:23 ; elapsed = 00:00:52 . Memory (MB): peak = 1662.238 ; gain = 201.355
Phase 4 Rip-up And Reroute | Checksum: 102f18cee

Time (s): cpu = 00:01:23 ; elapsed = 00:00:52 . Memory (MB): peak = 1662.238 ; gain = 201.355

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 102f18cee

Time (s): cpu = 00:01:24 ; elapsed = 00:00:52 . Memory (MB): peak = 1662.238 ; gain = 201.355

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 102f18cee

Time (s): cpu = 00:01:24 ; elapsed = 00:00:52 . Memory (MB): peak = 1662.238 ; gain = 201.355
Phase 5 Delay and Skew Optimization | Checksum: 102f18cee

Time (s): cpu = 00:01:24 ; elapsed = 00:00:52 . Memory (MB): peak = 1662.238 ; gain = 201.355

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: fe049da0

Time (s): cpu = 00:01:26 ; elapsed = 00:00:54 . Memory (MB): peak = 1662.238 ; gain = 201.355
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.736  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: e67dbd60

Time (s): cpu = 00:01:26 ; elapsed = 00:00:54 . Memory (MB): peak = 1662.238 ; gain = 201.355
Phase 6 Post Hold Fix | Checksum: e67dbd60

Time (s): cpu = 00:01:26 ; elapsed = 00:00:54 . Memory (MB): peak = 1662.238 ; gain = 201.355

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 24.6563 %
  Global Horizontal Routing Utilization  = 28.9625 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: bcdbb1e1

Time (s): cpu = 00:01:26 ; elapsed = 00:00:54 . Memory (MB): peak = 1662.238 ; gain = 201.355

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: bcdbb1e1

Time (s): cpu = 00:01:26 ; elapsed = 00:00:54 . Memory (MB): peak = 1662.238 ; gain = 201.355

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: c9a8cd02

Time (s): cpu = 00:01:29 ; elapsed = 00:00:57 . Memory (MB): peak = 1662.238 ; gain = 201.355

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.736  | TNS=0.000  | WHS=0.082  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: c9a8cd02

Time (s): cpu = 00:01:29 ; elapsed = 00:00:57 . Memory (MB): peak = 1662.238 ; gain = 201.355
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:29 ; elapsed = 00:00:57 . Memory (MB): peak = 1662.238 ; gain = 201.355

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:37 ; elapsed = 00:01:02 . Memory (MB): peak = 1662.238 ; gain = 215.883
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 1662.238 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx_projects/PZ_FPU/PZ_FPU.runs/impl_1/System_design_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1662.238 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file System_design_drc_routed.rpt -pb System_design_drc_routed.pb -rpx System_design_drc_routed.rpx
Command: report_drc -file System_design_drc_routed.rpt -pb System_design_drc_routed.pb -rpx System_design_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Xilinx_projects/PZ_FPU/PZ_FPU.runs/impl_1/System_design_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.238 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file System_design_methodology_drc_routed.rpt -pb System_design_methodology_drc_routed.pb -rpx System_design_methodology_drc_routed.rpx
Command: report_methodology -file System_design_methodology_drc_routed.rpt -pb System_design_methodology_drc_routed.pb -rpx System_design_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Xilinx_projects/PZ_FPU/PZ_FPU.runs/impl_1/System_design_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 1662.238 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file System_design_power_routed.rpt -pb System_design_power_summary_routed.pb -rpx System_design_power_routed.rpx
Command: report_power -file System_design_power_routed.rpt -pb System_design_power_summary_routed.pb -rpx System_design_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1678.016 ; gain = 15.777
INFO: [runtcl-4] Executing : report_route_status -file System_design_route_status.rpt -pb System_design_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file System_design_timing_summary_routed.rpt -rpx System_design_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file System_design_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file System_design_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Tue Jan  5 11:45:27 2021...
#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Jan  5 11:46:33 2021
# Process ID: 2028
# Current directory: D:/Xilinx_projects/PZ_FPU/PZ_FPU.runs/impl_1
# Command line: vivado.exe -log System_design.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source System_design.tcl -notrace
# Log file: D:/Xilinx_projects/PZ_FPU/PZ_FPU.runs/impl_1/System_design.vdi
# Journal file: D:/Xilinx_projects/PZ_FPU/PZ_FPU.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source System_design.tcl -notrace
Command: open_checkpoint System_design_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 226.977 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3454 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Xilinx_projects/PZ_FPU/PZ_FPU.runs/impl_1/.Xil/Vivado-2028-DESKTOP-B25T4O0/dcp1/System_design_board.xdc]
Finished Parsing XDC File [D:/Xilinx_projects/PZ_FPU/PZ_FPU.runs/impl_1/.Xil/Vivado-2028-DESKTOP-B25T4O0/dcp1/System_design_board.xdc]
Parsing XDC File [D:/Xilinx_projects/PZ_FPU/PZ_FPU.runs/impl_1/.Xil/Vivado-2028-DESKTOP-B25T4O0/dcp1/System_design_early.xdc]
Finished Parsing XDC File [D:/Xilinx_projects/PZ_FPU/PZ_FPU.runs/impl_1/.Xil/Vivado-2028-DESKTOP-B25T4O0/dcp1/System_design_early.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 751.918 ; gain = 42.555
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 751.918 ; gain = 42.555
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 61 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 61 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2086221
open_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 751.918 ; gain = 526.652
Command: write_bitstream -force System_design.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_combined_adder.madd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_combined_adder.madd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_combined_adder.madd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_combined_adder.madd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_combined_adder.madd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_combined_adder.madd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/multOp input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/multOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/multOp input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/multOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma1_recip.ma1/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma1_recip.ma1/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma1_recip.ma1/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma1_recip.ma1/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.use_dsp48e1.extra_add/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.use_dsp48e1.extra_add/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_combined_adder.madd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_combined_adder.madd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/multOp output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/multOp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.use_dsp48e1.extra_add/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.use_dsp48e1.extra_add/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma1_recip.ma1/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma1_recip.ma1/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.use_dsp48e1.extra_add/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.use_dsp48e1.extra_add/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/mult1/gDSP.gDSP_only.iDSP/multOp output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/mult1/gDSP.gDSP_only.iDSP/multOp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/preadd_mult2_use_dsp.use_dsp48e1.preadd_mult/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/preadd_mult2_use_dsp.use_dsp48e1.preadd_mult/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate/mult/gDSP.gDSP_only.iDSP/multOp output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate/mult/gDSP.gDSP_only.iDSP/multOp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma1_recip.ma1/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma1_recip.ma1/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/mult1/gDSP.gDSP_only.iDSP/multOp output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/mult1/gDSP.gDSP_only.iDSP/multOp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/preadd_mult2_use_dsp.use_dsp48e1.preadd_mult/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/preadd_mult2_use_dsp.use_dsp48e1.preadd_mult/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate/mult/gDSP.gDSP_only.iDSP/multOp output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate/mult/gDSP.gDSP_only.iDSP/multOp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sum_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sum_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sum_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sum_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sum_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sum_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/DSP multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_combined_adder.madd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_combined_adder.madd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/multOp multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/multOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma1_recip.ma1/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma1_recip.ma1/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/mult1/gDSP.gDSP_only.iDSP/multOp multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/mult1/gDSP.gDSP_only.iDSP/multOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/preadd_mult2_use_dsp.use_dsp48e1.preadd_mult/DSP multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/preadd_mult2_use_dsp.use_dsp48e1.preadd_mult/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate/mult/gDSP.gDSP_only.iDSP/multOp multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate/mult/gDSP.gDSP_only.iDSP/multOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma1_recip.ma1/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma1_recip.ma1/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/mult1/gDSP.gDSP_only.iDSP/multOp multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/mult1/gDSP.gDSP_only.iDSP/multOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/preadd_mult2_use_dsp.use_dsp48e1.preadd_mult/DSP multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/preadd_mult2_use_dsp.use_dsp48e1.preadd_mult/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate/mult/gDSP.gDSP_only.iDSP/multOp multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate/mult/gDSP.gDSP_only.iDSP/multOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sum_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sum_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sum_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[15].gen_lut is not included in the LUT equation: 'O5=(A5*A2*(~A4))+(A5*(~A2)*A3*A4)+(A5*(~A2)*(~A3)*(~A4))+((~A5)*A2*A3*(~A4))+((~A5)*A2*(~A3)*A4)+((~A5)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[1].gen_lut is not included in the LUT equation: 'O5=(A3*A4*(~A5))+(A3*(~A4)*A2*A5)+(A3*(~A4)*(~A2)*(~A5))+((~A3)*A4*A2*(~A5))+((~A3)*A4*(~A2)*A5)+((~A3)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[25].gen_lut is not included in the LUT equation: 'O5=(A5*A2*(~A3))+(A5*(~A2)*A4*A3)+(A5*(~A2)*(~A4)*(~A3))+((~A5)*A2*A4*(~A3))+((~A5)*A2*(~A4)*A3)+((~A5)*(~A2)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[3].gen_lut is not included in the LUT equation: 'O5=(A5*A4*(~A2))+(A5*(~A4)*A3*A2)+(A5*(~A4)*(~A3)*(~A2))+((~A5)*A4*A3*(~A2))+((~A5)*A4*(~A3)*A2)+((~A5)*(~A4)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[41].gen_lut is not included in the LUT equation: 'O5=(A2*A4*(~A5))+(A2*(~A4)*A3*A5)+(A2*(~A4)*(~A3)*(~A5))+((~A2)*A4*A3*(~A5))+((~A2)*A4*(~A3)*A5)+((~A2)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[44].gen_lut is not included in the LUT equation: 'O5=(A2*A5*(~A3))+(A2*(~A5)*A4*A3)+(A2*(~A5)*(~A4)*(~A3))+((~A2)*A5*A4*(~A3))+((~A2)*A5*(~A4)*A3)+((~A2)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[49].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[57].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[59].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A4*A5)+(A2*(~A3)*(~A4)*(~A5))+((~A2)*A3*A4*(~A5))+((~A2)*A3*(~A4)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[5].gen_lut is not included in the LUT equation: 'O5=(A3*A5*(~A4))+(A3*(~A5)*A2*A4)+(A3*(~A5)*(~A2)*(~A4))+((~A3)*A5*A2*(~A4))+((~A3)*A5*(~A2)*A4)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[60].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A4*A5)+(A2*(~A3)*(~A4)*(~A5))+((~A2)*A3*A4*(~A5))+((~A2)*A3*(~A4)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[61].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[63].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A4*A5)+(A2*(~A3)*(~A4)*(~A5))+((~A2)*A3*A4*(~A5))+((~A2)*A3*(~A4)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[64].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A4*A5)+(A2*(~A3)*(~A4)*(~A5))+((~A2)*A3*A4*(~A5))+((~A2)*A3*(~A4)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[65].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[69].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[73].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[77].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[81].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[85].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[89].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A4*A5)+(A2*(~A3)*(~A4)*(~A5))+((~A2)*A3*A4*(~A5))+((~A2)*A3*(~A4)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[90].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A4*A5)+(A2*(~A3)*(~A4)*(~A5))+((~A2)*A3*A4*(~A5))+((~A2)*A3*(~A4)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[91].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A4*A5)+(A2*(~A3)*(~A4)*(~A5))+((~A2)*A3*A4*(~A5))+((~A2)*A3*(~A4)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[13].gen_lut is not included in the LUT equation: 'O5=(A2*A4*(~A5))+(A2*(~A4)*A3*A5)+(A2*(~A4)*(~A3)*(~A5))+((~A2)*A4*A3*(~A5))+((~A2)*A4*(~A3)*A5)+((~A2)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[15].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[19].gen_lut is not included in the LUT equation: 'O5=(A2*A5*(~A4))+(A2*(~A5)*A3*A4)+(A2*(~A5)*(~A3)*(~A4))+((~A2)*A5*A3*(~A4))+((~A2)*A5*(~A3)*A4)+((~A2)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[21].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[23].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A4*A5)+(A2*(~A3)*(~A4)*(~A5))+((~A2)*A3*A4*(~A5))+((~A2)*A3*(~A4)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[29].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[31].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A4*A5)+(A2*(~A3)*(~A4)*(~A5))+((~A2)*A3*A4*(~A5))+((~A2)*A3*(~A4)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[33].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[35].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[37].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[38].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[39].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A4*A5)+(A2*(~A3)*(~A4)*(~A5))+((~A2)*A3*A4*(~A5))+((~A2)*A3*(~A4)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[40].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A4*A5)+(A2*(~A3)*(~A4)*(~A5))+((~A2)*A3*A4*(~A5))+((~A2)*A3*(~A4)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[43].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A4*A5)+(A2*(~A3)*(~A4)*(~A5))+((~A2)*A3*A4*(~A5))+((~A2)*A3*(~A4)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[44].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A4*A5)+(A2*(~A3)*(~A4)*(~A5))+((~A2)*A3*A4*(~A5))+((~A2)*A3*(~A4)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[4].gen_lut is not included in the LUT equation: 'O5=(A5*A3*(~A2))+(A5*(~A3)*A4*A2)+(A5*(~A3)*(~A4)*(~A2))+((~A5)*A3*A4*(~A2))+((~A5)*A3*(~A4)*A2)+((~A5)*(~A3)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[7].gen_lut is not included in the LUT equation: 'O5=(A4*A3*(~A2))+(A4*(~A3)*A5*A2)+(A4*(~A3)*(~A5)*(~A2))+((~A4)*A3*A5*(~A2))+((~A4)*A3*(~A5)*A2)+((~A4)*(~A3)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[8].gen_lut is not included in the LUT equation: 'O5=(A4*A3*(~A2))+(A4*(~A3)*A5*A2)+(A4*(~A3)*(~A5)*(~A2))+((~A4)*A3*A5*(~A2))+((~A4)*A3*(~A5)*A2)+((~A4)*(~A3)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[0].gen_lut is not included in the LUT equation: 'O5=(A4*A3*(~A1))+(A4*(~A3)*A5*A1)+(A4*(~A3)*(~A5)*(~A1))+((~A4)*A3*A5*(~A1))+((~A4)*A3*(~A5)*A1)+((~A4)*(~A3)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[10].gen_lut is not included in the LUT equation: 'O5=(A3*A4*(~A5))+(A3*(~A4)*A1*A5)+(A3*(~A4)*(~A1)*(~A5))+((~A3)*A4*A1*(~A5))+((~A3)*A4*(~A1)*A5)+((~A3)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[12].gen_lut is not included in the LUT equation: 'O5=(A4*A5*(~A1))+(A4*(~A5)*A3*A1)+(A4*(~A5)*(~A3)*(~A1))+((~A4)*A5*A3*(~A1))+((~A4)*A5*(~A3)*A1)+((~A4)*(~A5)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[14].gen_lut is not included in the LUT equation: 'O5=(A3*A5*(~A4))+(A3*(~A5)*A1*A4)+(A3*(~A5)*(~A1)*(~A4))+((~A3)*A5*A1*(~A4))+((~A3)*A5*(~A1)*A4)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[16].gen_lut is not included in the LUT equation: 'O5=(A1*A5*(~A4))+(A1*(~A5)*A3*A4)+(A1*(~A5)*(~A3)*(~A4))+((~A1)*A5*A3*(~A4))+((~A1)*A5*(~A3)*A4)+((~A1)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[18].gen_lut is not included in the LUT equation: 'O5=(A3*A5*(~A4))+(A3*(~A5)*A1*A4)+(A3*(~A5)*(~A1)*(~A4))+((~A3)*A5*A1*(~A4))+((~A3)*A5*(~A1)*A4)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[20].gen_lut is not included in the LUT equation: 'O5=(A4*A3*(~A1))+(A4*(~A3)*A5*A1)+(A4*(~A3)*(~A5)*(~A1))+((~A4)*A3*A5*(~A1))+((~A4)*A3*(~A5)*A1)+((~A4)*(~A3)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[22].gen_lut is not included in the LUT equation: 'O5=(A3*A5*(~A4))+(A3*(~A5)*A1*A4)+(A3*(~A5)*(~A1)*(~A4))+((~A3)*A5*A1*(~A4))+((~A3)*A5*(~A1)*A4)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[26].gen_lut is not included in the LUT equation: 'O5=(A5*A4*(~A3))+(A5*(~A4)*A1*A3)+(A5*(~A4)*(~A1)*(~A3))+((~A5)*A4*A1*(~A3))+((~A5)*A4*(~A1)*A3)+((~A5)*(~A4)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[2].gen_lut is not included in the LUT equation: 'O5=(A3*A4*(~A5))+(A3*(~A4)*A1*A5)+(A3*(~A4)*(~A1)*(~A5))+((~A3)*A4*A1*(~A5))+((~A3)*A4*(~A1)*A5)+((~A3)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[30].gen_lut is not included in the LUT equation: 'O5=(A5*A3*(~A4))+(A5*(~A3)*A1*A4)+(A5*(~A3)*(~A1)*(~A4))+((~A5)*A3*A1*(~A4))+((~A5)*A3*(~A1)*A4)+((~A5)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[32].gen_lut is not included in the LUT equation: 'O5=(A5*A4*(~A1))+(A5*(~A4)*A3*A1)+(A5*(~A4)*(~A3)*(~A1))+((~A5)*A4*A3*(~A1))+((~A5)*A4*(~A3)*A1)+((~A5)*(~A4)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[33].gen_lut is not included in the LUT equation: 'O5=(A3*A5*(~A4))+(A3*(~A5)*A1*A4)+(A3*(~A5)*(~A1)*(~A4))+((~A3)*A5*A1*(~A4))+((~A3)*A5*(~A1)*A4)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[6].gen_lut is not included in the LUT equation: 'O5=(A5*A3*(~A4))+(A5*(~A3)*A1*A4)+(A5*(~A3)*(~A1)*(~A4))+((~A5)*A3*A1*(~A4))+((~A5)*A3*(~A1)*A4)+((~A5)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[1].gen_lut is not included in the LUT equation: 'O5=(A1*A3*(~A4))+(A1*(~A3)*A5*A4)+(A1*(~A3)*(~A5)*(~A4))+((~A1)*A3*A5*(~A4))+((~A1)*A3*(~A5)*A4)+((~A1)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[2].gen_lut is not included in the LUT equation: 'O5=(A1*A3*(~A4))+(A1*(~A3)*A5*A4)+(A1*(~A3)*(~A5)*(~A4))+((~A1)*A3*A5*(~A4))+((~A1)*A3*(~A5)*A4)+((~A1)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[9].gen_lut is not included in the LUT equation: 'O5=(A3*A4*(~A5))+(A3*(~A4)*A1*A5)+(A3*(~A4)*(~A1)*(~A5))+((~A3)*A4*A1*(~A5))+((~A3)*A4*(~A1)*A5)+((~A3)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[13].gen_lut is not included in the LUT equation: 'O5=(A5*A2*(~A4))+(A5*(~A2)*A1*A4)+(A5*(~A2)*(~A1)*(~A4))+((~A5)*A2*A1*(~A4))+((~A5)*A2*(~A1)*A4)+((~A5)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[17].gen_lut is not included in the LUT equation: 'O5=(A5*A4*(~A2))+(A5*(~A4)*A1*A2)+(A5*(~A4)*(~A1)*(~A2))+((~A5)*A4*A1*(~A2))+((~A5)*A4*(~A1)*A2)+((~A5)*(~A4)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[21].gen_lut is not included in the LUT equation: 'O5=(A5*A2*(~A4))+(A5*(~A2)*A1*A4)+(A5*(~A2)*(~A1)*(~A4))+((~A5)*A2*A1*(~A4))+((~A5)*A2*(~A1)*A4)+((~A5)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[34].gen_lut is not included in the LUT equation: 'O5=(A2*A5*(~A4))+(A2*(~A5)*A1*A4)+(A2*(~A5)*(~A1)*(~A4))+((~A2)*A5*A1*(~A4))+((~A2)*A5*(~A1)*A4)+((~A2)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[45].gen_lut is not included in the LUT equation: 'O5=(A2*A1*(~A4))+(A2*(~A1)*A5*A4)+(A2*(~A1)*(~A5)*(~A4))+((~A2)*A1*A5*(~A4))+((~A2)*A1*(~A5)*A4)+((~A2)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[9].gen_lut is not included in the LUT equation: 'O5=(A4*A5*(~A2))+(A4*(~A5)*A1*A2)+(A4*(~A5)*(~A1)*(~A2))+((~A4)*A5*A1*(~A2))+((~A4)*A5*(~A1)*A2)+((~A4)*(~A5)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[16].gen_lut is not included in the LUT equation: 'O5=(A2*A4*(~A5))+(A2*(~A4)*A1*A5)+(A2*(~A4)*(~A1)*(~A5))+((~A2)*A4*A1*(~A5))+((~A2)*A4*(~A1)*A5)+((~A2)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[5].gen_lut is not included in the LUT equation: 'O5=(A1*A4*(~A2))+(A1*(~A4)*A5*A2)+(A1*(~A4)*(~A5)*(~A2))+((~A1)*A4*A5*(~A2))+((~A1)*A4*(~A5)*A2)+((~A1)*(~A4)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[19].gen_lut is not included in the LUT equation: 'O5=(A5*A2*(~A1))+(A5*(~A2)*A3*A1)+(A5*(~A2)*(~A3)*(~A1))+((~A5)*A2*A3*(~A1))+((~A5)*A2*(~A3)*A1)+((~A5)*(~A2)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[23].gen_lut is not included in the LUT equation: 'O5=(A5*A1*(~A2))+(A5*(~A1)*A3*A2)+(A5*(~A1)*(~A3)*(~A2))+((~A5)*A1*A3*(~A2))+((~A5)*A1*(~A3)*A2)+((~A5)*(~A1)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[24].gen_lut is not included in the LUT equation: 'O5=(A1*A5*(~A2))+(A1*(~A5)*A3*A2)+(A1*(~A5)*(~A3)*(~A2))+((~A1)*A5*A3*(~A2))+((~A1)*A5*(~A3)*A2)+((~A1)*(~A5)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[27].gen_lut is not included in the LUT equation: 'O5=(A1*A2*(~A3))+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*(~A3))+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A3)+((~A1)*(~A2)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[28].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A1))+(A2*(~A3)*A5*A1)+(A2*(~A3)*(~A5)*(~A1))+((~A2)*A3*A5*(~A1))+((~A2)*A3*(~A5)*A1)+((~A2)*(~A3)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[31].gen_lut is not included in the LUT equation: 'O5=(A2*A5*(~A1))+(A2*(~A5)*A3*A1)+(A2*(~A5)*(~A3)*(~A1))+((~A2)*A5*A3*(~A1))+((~A2)*A5*(~A3)*A1)+((~A2)*(~A5)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[35].gen_lut is not included in the LUT equation: 'O5=(A2*A5*(~A1))+(A2*(~A5)*A3*A1)+(A2*(~A5)*(~A3)*(~A1))+((~A2)*A5*A3*(~A1))+((~A2)*A5*(~A3)*A1)+((~A2)*(~A5)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[36].gen_lut is not included in the LUT equation: 'O5=(A2*A5*(~A1))+(A2*(~A5)*A3*A1)+(A2*(~A5)*(~A3)*(~A1))+((~A2)*A5*A3*(~A1))+((~A2)*A5*(~A3)*A1)+((~A2)*(~A5)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[39].gen_lut is not included in the LUT equation: 'O5=(A2*A5*(~A1))+(A2*(~A5)*A3*A1)+(A2*(~A5)*(~A3)*(~A1))+((~A2)*A5*A3*(~A1))+((~A2)*A5*(~A3)*A1)+((~A2)*(~A5)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[40].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A1))+(A2*(~A3)*A5*A1)+(A2*(~A3)*(~A5)*(~A1))+((~A2)*A3*A5*(~A1))+((~A2)*A3*(~A5)*A1)+((~A2)*(~A3)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[42].gen_lut is not included in the LUT equation: 'O5=(A2*A1*(~A3))+(A2*(~A1)*A5*A3)+(A2*(~A1)*(~A5)*(~A3))+((~A2)*A1*A5*(~A3))+((~A2)*A1*(~A5)*A3)+((~A2)*(~A1)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[47].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A1*A5)+(A2*(~A3)*(~A1)*(~A5))+((~A2)*A3*A1*(~A5))+((~A2)*A3*(~A1)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[48].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A1*A5)+(A2*(~A3)*(~A1)*(~A5))+((~A2)*A3*A1*(~A5))+((~A2)*A3*(~A1)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[4].gen_lut is not included in the LUT equation: 'O5=(A5*A3*(~A1))+(A5*(~A3)*A2*A1)+(A5*(~A3)*(~A2)*(~A1))+((~A5)*A3*A2*(~A1))+((~A5)*A3*(~A2)*A1)+((~A5)*(~A3)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[50].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A1))+(A2*(~A3)*A5*A1)+(A2*(~A3)*(~A5)*(~A1))+((~A2)*A3*A5*(~A1))+((~A2)*A3*(~A5)*A1)+((~A2)*(~A3)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[51].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A1*A5)+(A2*(~A3)*(~A1)*(~A5))+((~A2)*A3*A1*(~A5))+((~A2)*A3*(~A1)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[52].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A1*A5)+(A2*(~A3)*(~A1)*(~A5))+((~A2)*A3*A1*(~A5))+((~A2)*A3*(~A1)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[53].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A1))+(A2*(~A3)*A5*A1)+(A2*(~A3)*(~A5)*(~A1))+((~A2)*A3*A5*(~A1))+((~A2)*A3*(~A5)*A1)+((~A2)*(~A3)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[54].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A1))+(A2*(~A3)*A5*A1)+(A2*(~A3)*(~A5)*(~A1))+((~A2)*A3*A5*(~A1))+((~A2)*A3*(~A5)*A1)+((~A2)*(~A3)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[55].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A1*A5)+(A2*(~A3)*(~A1)*(~A5))+((~A2)*A3*A1*(~A5))+((~A2)*A3*(~A1)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[56].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A1*A5)+(A2*(~A3)*(~A1)*(~A5))+((~A2)*A3*A1*(~A5))+((~A2)*A3*(~A1)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[58].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A1))+(A2*(~A3)*A5*A1)+(A2*(~A3)*(~A5)*(~A1))+((~A2)*A3*A5*(~A1))+((~A2)*A3*(~A5)*A1)+((~A2)*(~A3)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[62].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A1))+(A2*(~A3)*A5*A1)+(A2*(~A3)*(~A5)*(~A1))+((~A2)*A3*A5*(~A1))+((~A2)*A3*(~A5)*A1)+((~A2)*(~A3)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[66].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A1))+(A2*(~A3)*A5*A1)+(A2*(~A3)*(~A5)*(~A1))+((~A2)*A3*A5*(~A1))+((~A2)*A3*(~A5)*A1)+((~A2)*(~A3)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[67].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A1*A5)+(A2*(~A3)*(~A1)*(~A5))+((~A2)*A3*A1*(~A5))+((~A2)*A3*(~A1)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[68].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A1*A5)+(A2*(~A3)*(~A1)*(~A5))+((~A2)*A3*A1*(~A5))+((~A2)*A3*(~A1)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[70].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A1))+(A2*(~A3)*A5*A1)+(A2*(~A3)*(~A5)*(~A1))+((~A2)*A3*A5*(~A1))+((~A2)*A3*(~A5)*A1)+((~A2)*(~A3)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[71].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A1*A5)+(A2*(~A3)*(~A1)*(~A5))+((~A2)*A3*A1*(~A5))+((~A2)*A3*(~A1)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[72].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A1*A5)+(A2*(~A3)*(~A1)*(~A5))+((~A2)*A3*A1*(~A5))+((~A2)*A3*(~A1)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[74].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A1))+(A2*(~A3)*A5*A1)+(A2*(~A3)*(~A5)*(~A1))+((~A2)*A3*A5*(~A1))+((~A2)*A3*(~A5)*A1)+((~A2)*(~A3)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[75].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A1*A5)+(A2*(~A3)*(~A1)*(~A5))+((~A2)*A3*A1*(~A5))+((~A2)*A3*(~A1)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[76].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A1*A5)+(A2*(~A3)*(~A1)*(~A5))+((~A2)*A3*A1*(~A5))+((~A2)*A3*(~A1)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[78].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A1))+(A2*(~A3)*A5*A1)+(A2*(~A3)*(~A5)*(~A1))+((~A2)*A3*A5*(~A1))+((~A2)*A3*(~A5)*A1)+((~A2)*(~A3)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[79].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A1*A5)+(A2*(~A3)*(~A1)*(~A5))+((~A2)*A3*A1*(~A5))+((~A2)*A3*(~A1)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
INFO: [Common 17-14] Message 'DRC PDCN-1569' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_combined_adder.madd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.use_dsp48e1.extra_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.use_dsp48e1.extra_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sum_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.use_dsp48e1.extra_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.use_dsp48e1.extra_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sum_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 415 Warnings, 51 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./System_design.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 330 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 1242.605 ; gain = 490.688
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file System_design.hwdef
INFO: [Common 17-206] Exiting Vivado at Tue Jan  5 11:47:42 2021...
