# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab_9.srcs/sources_1/new/D-latch.v" \
"../../../../Lab_9.srcs/sources_1/new/byte_mem.v" \
"../../../../Lab_9.srcs/sources_1/new/data_demux.v" \
"../../../../Lab_9.srcs/sources_1/new/demux.v" \
"../../../../Lab_9.srcs/sources_1/new/mem_mux.v" \
"../../../../Lab_9.srcs/sources_1/new/memory_system.v" \
"../../../../Lab_9.srcs/sources_1/new/top.v" \
"../../../../test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
