// Seed: 3188048387
module module_0 (
    output logic id_0,
    output id_1,
    output logic id_2,
    output id_3,
    input id_4,
    output logic id_5,
    output id_6,
    input id_7,
    input id_8,
    input logic id_9,
    input id_10,
    output logic id_11,
    output id_12,
    input id_13,
    input logic id_14,
    input logic id_15,
    input logic id_16,
    input id_17,
    input id_18,
    inout id_19
);
  always @(posedge 1 or posedge id_16 - (1 ? 1 : id_17)) begin
    id_0 = 1;
  end
endmodule
`timescale 1ps / 1 ps
