<root><simulation><result_generated_time />2023-05-17 19:02:05<layer><layer_spec />{'B': 1, 'K': 256, 'C': 128, 'OY': 3, 'OX': 3, 'IY': 7, 'IX': 7, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />2654208<total_data_size_element />{'W': 294912, 'I': 6272, 'O': 2304}<total_data_reuse />{'W': 9, 'I': 423.18367346938777, 'O': 1152}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_2', 'OY_15']}, {'Row': ['K_16', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [64, 1, 1], 'I': [9, 1, 1], 'O': [576, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 3)], [('OY', 3)]], [[('K', 8)], [('K', 8)]], [], []]<I />[[[('K', 8)], [('K', 8)]], [[('OY', 3)], [('OY', 3)]], [], []]<O />[[], [[('K', 8), ('OY', 3)], [('K', 8), ('OY', 3)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[], [('FX', 3), ('FY', 3), ('C', 128), ('OX', 3), ('K', 2), ('K', 2)], []]<I />[[('FX', 3), ('FY', 3)], [('C', 128), ('OX', 3), ('K', 2), ('K', 2)], []]<O />[[('FX', 3), ('FY', 3), ('C', 128)], [('OX', 3), ('K', 2), ('K', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [9.0, 1, 3, 1], 'I': [64.0, 1.42, 5.14, 1.0], 'O': [1.0, 1152, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 2359296, 2359296], 'I': [72, 136192, 136192], 'O': [8, 55296, 55296], 'O_partial': [8, 0, 0], 'O_final': [0, 55296, 55296]}<actual_mem_utilization_individual />{'W': [0.02, 0.07, 0.0], 'I': [0.14, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.08, 0.0], 'I': [0.14, 0.08, 0.0], 'O': [0.02, 0.08, 0.0]}<effective_mem_size_bit />{'W': [8, 1179648, 2359296], 'I': [72, 136192, 136192], 'O': [8, 18432, 55296], 'O_partial': [8, 0, 0], 'O_final': [0, 18432, 55296]}<total_unit_count />{'W': [576, 64, 1, 1], 'I': [576, 9, 1, 1], 'O': [576, 576, 1, 1]}<unique_unit_count />{'W': [64, 64, 1, 1], 'I': [9, 9, 1, 1], 'O': [576, 576, 1, 1]}<duplicate_unit_count />{'W': [9.0, 1.0, 1.0, 1.0], 'I': [64.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[884736, 884736], [884736, 294912], [294912, 0]]<I />[[45837, 32256], [32256, 6272], [6272, 0]]<O />[[(2651904, 2654208), (2304, 0)], [(0, 2304), (2304, 0)], [(0, 2304), (0, 0)]]<O_partial />[[(2651904, 2654208), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (2304, 0)], [(0, 2304), (2304, 0)], [(0, 2304), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[110592, 110592], [13824, 4608], [1152, 0]]<I />[[5730, 4032], [504, 98], [24, 0]]<O />[[(331488, 331776), (288, 0)], [(0, 36), (36, 0)], [(0, 9), (0, 0)]]<O_partial />[([331488, 331776], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [288, 0]), ([0, 36], [36, 0]), ([0, 9], [0, 0])]</mem_access_count_word><mac_count><active />2654208<idle />2064384</mac_count></basic_info><energy><total_energy />5909162.9<mem_energy_breakdown><W />[77.5, 1883.5, 1534.3]<I />[3.4, 62.2, 32.6]<O />[232.4, 7.1, 12.0]</mem_energy_breakdown><MAC_energy><active_MAC />5802098.7<idle_MAC />103219.2<total />5905317.9</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.3843<utilization_without_data_loading />0.5063<utilization_spatial />0.5625<utilization_temporal_with_data_loading />0.6832<mac_utilize_temporal_without_data_loading />0.9001</mac_array_utilization><latency><latency_cycle_with_data_loading />20233<latency_cycle_without_data_loading />15358<ideal_computing_cycle />13824<data_loading><load_cycle_total />4875<load_cycle_individual />{'W': [1, 4608, 0], 'I': [2, 266, 0]}<load_cycle_combined />{'W': 4608, 'I': 266}</data_loading><mem_stalling><mem_stall_cycle_total />1534<mem_stall_cycle_individual />{'W': [[-13823], [-13823, 0], [-13824, -13824]], 'I': [[-13823], [-12280, -12280], [-13824, -13824]], 'O': [[-13824], [-13824, -13716], [-13716, -13797]]}<mem_stall_cycle_shared />{'W': [[-13823], [-13823, 1534], [0, 0]], 'I': [[-13823], [-12280, 1534], [0, 0]], 'O': [[-13824], [-13824, -13716], [-13716, -13797]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 2359296, 2359296], 'I': [72, 136192, 136192], 'O': [8, 55296, 55296], 'O_partial': [8, 0, 0], 'O_final': [0, 55296, 55296]}<data_size_each_level_total />{'W': [512, 2359296, 2359296], 'I': [648, 136192, 136192], 'O': [4608, 55296, 55296]}<loop_cycles_each_level />{'W': [1, 13824, 13824], 'I': [9, 13824, 13824], 'O': [1152, 13824, 13824]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [9, 4, 1], 'O': [1152, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [512.0, 170.7], [170.7, 170.7]], 'I': [[8.0, 8.0], [72.0, 9.9], [9.9, 9.9]], 'O': [[8.0, 0.0], [4.0, 4.0], [4.0, 4.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [512.0, 170.7], [170.7, 170.7]], 'I': [[8.0, 72.0], [648.0, 39.4], [39.4, 9.9]], 'O': [[8.0, 8.0], [4608.0, 4.0], [4.0, 4.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [512.0, 170.7], [170.7, 0]], 'I': [[8.0, 8.0], [72.0, 9.9], [9.9, 0]], 'O': [[8.0, 0.0], [4.0, 4.0], [4.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [588.0, 184.5], [180.5, 4.0]], 'I': [[8.0, 8.0], [588.0, 184.5], [180.5, 4.0]], 'O': [[8.0, 0.0], [588.0, 184.5], [180.5, 4.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 13824], [1, 1, 13824], [13824, 13824, 1]], 'I': [[1, 1, 13824], [9, 9, 1536], [13824, 13824, 1]], 'O': [[1, 1, 13824], [1152, 1152, 12], [13824, 13824, 1]]}<trans_time_real />{'W': [[0, 1, 13824], [[0, 1, 13824], [1, 1, 13824]], [[4608, 13824, 1], [1152, 13824, 1]]], 'I': [[0, 1, 13824], [[1, 9, 1536], [1, 9, 1536]], [[266, 13824, 1], [66, 13824, 1]]], 'O': [[0, 1, 13824], [[0, 1152, 12], [9, 1152, 12]], [[108, 13824, 1], [27, 13824, 1]]]}<single_stall_cycle />{'W': [[-1], [-1, 0], [-9216, -12672]], 'I': [[-1], [-8, -8], [-13558, -13758]], 'O': [[-1], [-1152, -1143], [-13716, -13797]]}<single_stall_count />{'W': [13823, 13823, 0], 'I': [13823, 1535, 0], 'O': [13824, 12, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [108, 0]}, 1: {'W': [13823, 0], 'I': [1535, 0], 'O': [108, 108]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-13824, -13824], [-13716, -13824]], 1: [[1534, -13824], [-13716, -13716]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.7<mem_area_percentage />99.7 %</area></results><elapsed_time_second />1</simulation></root>