INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.sim/sim_1/synth/func/xsim/tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3609] overwriting previous definition of module 'top' [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sources_1/new/top.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
