

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_263_25'
================================================================
* Date:           Sat Nov 19 15:44:27 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        correlation-max-throughput
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.237 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_263_25  |       16|       16|         2|          1|          1|    15|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_14 = alloca i32 1"   --->   Operation 5 'alloca' 'i_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %i_14"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc281.0.split"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = load i6 %i_14" [correlation-max-throughput/src/correlation.cpp:263]   --->   Operation 10 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %i, i32 1, i32 5" [correlation-max-throughput/src/correlation.cpp:267]   --->   Operation 11 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln267_4 = zext i5 %lshr_ln" [correlation-max-throughput/src/correlation.cpp:267]   --->   Operation 12 'zext' 'zext_ln267_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%add_ln7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %lshr_ln, i6 %zext_ln267_4" [correlation-max-throughput/src/correlation.cpp:267]   --->   Operation 13 'bitconcatenate' 'add_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln267 = zext i11 %add_ln7" [correlation-max-throughput/src/correlation.cpp:267]   --->   Operation 14 'zext' 'zext_ln267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%reg_file_3_0_addr = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln267" [correlation-max-throughput/src/correlation.cpp:267]   --->   Operation 15 'getelementptr' 'reg_file_3_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.23ns)   --->   "%store_ln267 = store i16 1, i11 %reg_file_3_0_addr" [correlation-max-throughput/src/correlation.cpp:267]   --->   Operation 16 'store' 'store_ln267' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%or_ln267 = or i11 %add_ln7, i11 32" [correlation-max-throughput/src/correlation.cpp:267]   --->   Operation 17 'or' 'or_ln267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln267_1 = zext i11 %or_ln267" [correlation-max-throughput/src/correlation.cpp:267]   --->   Operation 18 'zext' 'zext_ln267_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%reg_file_3_1_addr = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln267_1" [correlation-max-throughput/src/correlation.cpp:267]   --->   Operation 19 'getelementptr' 'reg_file_3_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.23ns)   --->   "%store_ln267 = store i16 1, i11 %reg_file_3_1_addr" [correlation-max-throughput/src/correlation.cpp:267]   --->   Operation 20 'store' 'store_ln267' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%or_ln263 = or i6 %i, i6 3" [correlation-max-throughput/src/correlation.cpp:263]   --->   Operation 21 'or' 'or_ln263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.78ns)   --->   "%icmp_ln263 = icmp_eq  i6 %or_ln263, i6 63" [correlation-max-throughput/src/correlation.cpp:263]   --->   Operation 22 'icmp' 'icmp_ln263' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln263 = br i1 %icmp_ln263, void %for.inc281.3, void %for.end283.exitStub" [correlation-max-throughput/src/correlation.cpp:263]   --->   Operation 23 'br' 'br_ln263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.78ns)   --->   "%add_ln263 = add i6 %i, i6 4" [correlation-max-throughput/src/correlation.cpp:263]   --->   Operation 24 'add' 'add_ln263' <Predicate = (!icmp_ln263)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln263 = store i6 %add_ln263, i6 %i_14" [correlation-max-throughput/src/correlation.cpp:263]   --->   Operation 25 'store' 'store_ln263' <Predicate = (!icmp_ln263)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln266 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_17" [correlation-max-throughput/src/correlation.cpp:266]   --->   Operation 26 'specpipeline' 'specpipeline_ln266' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [correlation-max-throughput/src/correlation.cpp:132]   --->   Operation 27 'specloopname' 'specloopname_ln132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%or_ln267_2 = or i5 %lshr_ln, i5 1" [correlation-max-throughput/src/correlation.cpp:267]   --->   Operation 28 'or' 'or_ln267_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%or_ln267_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %i, i5 %or_ln267_2" [correlation-max-throughput/src/correlation.cpp:267]   --->   Operation 29 'bitconcatenate' 'or_ln267_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%or_ln267_3 = or i11 %or_ln267_1, i11 64" [correlation-max-throughput/src/correlation.cpp:267]   --->   Operation 30 'or' 'or_ln267_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln267_2 = zext i11 %or_ln267_3" [correlation-max-throughput/src/correlation.cpp:267]   --->   Operation 31 'zext' 'zext_ln267_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%reg_file_3_0_addr_7 = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln267_2" [correlation-max-throughput/src/correlation.cpp:267]   --->   Operation 32 'getelementptr' 'reg_file_3_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.23ns)   --->   "%store_ln267 = store i16 1, i11 %reg_file_3_0_addr_7" [correlation-max-throughput/src/correlation.cpp:267]   --->   Operation 33 'store' 'store_ln267' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%add_ln267_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %or_ln263, i5 %or_ln267_2" [correlation-max-throughput/src/correlation.cpp:267]   --->   Operation 35 'bitconcatenate' 'add_ln267_3' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln267_3 = zext i11 %add_ln267_3" [correlation-max-throughput/src/correlation.cpp:267]   --->   Operation 36 'zext' 'zext_ln267_3' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%reg_file_3_1_addr_7 = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln267_3" [correlation-max-throughput/src/correlation.cpp:267]   --->   Operation 37 'getelementptr' 'reg_file_3_1_addr_7' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.23ns)   --->   "%store_ln267 = store i16 1, i11 %reg_file_3_1_addr_7" [correlation-max-throughput/src/correlation.cpp:267]   --->   Operation 38 'store' 'store_ln267' <Predicate = (!icmp_ln263)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln263 = br void %for.inc281.0.split" [correlation-max-throughput/src/correlation.cpp:263]   --->   Operation 39 'br' 'br_ln263' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (icmp_ln263)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.24ns
The critical path consists of the following:
	'alloca' operation ('j') [3]  (0 ns)
	'load' operation ('i', correlation-max-throughput/src/correlation.cpp:263) on local variable 'j' [9]  (0 ns)
	'getelementptr' operation ('reg_file_3_0_addr', correlation-max-throughput/src/correlation.cpp:267) [16]  (0 ns)
	'store' operation ('store_ln267', correlation-max-throughput/src/correlation.cpp:267) of constant 1 on array 'reg_file_3_0' [17]  (1.24 ns)

 <State 2>: 1.24ns
The critical path consists of the following:
	'or' operation ('or_ln267_2', correlation-max-throughput/src/correlation.cpp:267) [22]  (0 ns)
	'getelementptr' operation ('reg_file_3_1_addr_7', correlation-max-throughput/src/correlation.cpp:267) [35]  (0 ns)
	'store' operation ('store_ln267', correlation-max-throughput/src/correlation.cpp:267) of constant 1 on array 'reg_file_3_1' [36]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
