/ {
	fpga_axi: fpga-axi {
		compatible = "simple-bus";
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		ranges;


		axi4_IND_controller_0: axi4_IND_controller@43c20000 {
			compatible = "kutu,axi4-IND-controller-1.00-a";
		   reg = <0x43c20000 0x10000>;
			#clock-cells = <0>;
			clocks = <&clkc 16>;
		   interrupt-parent = <&intc>;
			interrupts = <0 59 4>;
		   xlnx,dphase-timeout = <0x8>;
			xlnx,s-axi-min-size = <0x00003FFF>;
		   xlnx,slv-awidth = <0x20>;
		   xlnx,slv-dwidth = <0x20>;
			xlnx,sys-addr-width = <0xe>;
		   xlnx,use-wstrb = <0x0>;
	   };

		axi_vdma_0: axivdma@43000000 {
			compatible = "xlnx,axi-vdma";
			#address-cells = <1>;
			#size-cells = <1>;
			#dma-cells = <1>;
			#dma-channels = <1>;
			reg = <0x43000000 0x1000>;
			xlnx,include-sg = <0x0>;
			xlnx,num-fstores = <0x3>;
			dma-channel {
				compatible = "xlnx,axi-vdma-mm2s-channel";
				interrupt-parent = <&intc>;
				interrupts = <0 59 0x4>;
				xlnx,datawidth = <0x40>;
				xlnx,device-id = <0x0>;
				xlnx,genlock-mode = <0x0>;
				xlnx,include-dre = <0x0>;
			};
		};

		axi_hdmi: axi-dispctrl-hdmi-tx@43c00000 {
			compatible = "ant,axi-dispctrl-hdmi-tx";
			reg = <0x43c00000 0x10000>;
			dmas = <&axi_vdma_0 0>;
			dma-names = "video";
		};

   };
};
