{
  "design": {
    "design_info": {
      "boundary_crc": "0x94B04A21AFBAB746",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../ANC_LMS_NexysA7.gen/sources_1/bd/ANC_PROJ_BD",
      "name": "ANC_PROJ_BD",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2021.1.1",
      "validated": "true"
    },
    "design_tree": {
      "proc_sys_reset_0": "",
      "i2s_reciever": {
        "i2s_receiver_0": "",
        "i2s_reciever_config_0_axi_periph": {
          "s00_couplers": {}
        },
        "i2s_reciever_config_0": ""
      },
      "xlconstant_0": "",
      "pwm_modulator_wrap_0": "",
      "mii_to_rmii_0": "",
      "axi_ethernetlite_0": "",
      "clk_wiz_0": ""
    },
    "interface_ports": {
      "eth_mdio_mdc": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:mdio:1.0",
        "vlnv": "xilinx.com:interface:mdio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "eth_rmii": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:rmii:1.0",
        "vlnv": "xilinx.com:interface:rmii_rtl:1.0"
      }
    },
    "ports": {
      "CLK100MHZ": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "100MHZ_INPUT_CLK"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "CPU_RESETN": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "JD2": {
        "direction": "O"
      },
      "JD4": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "JD3": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "LED0": {
        "direction": "O"
      },
      "AUD_PWM": {
        "direction": "O"
      },
      "JD1": {
        "direction": "O",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "ANC_PROJ_BD_proc_sys_reset_0_0",
        "xci_path": "ip\\ANC_PROJ_BD_proc_sys_reset_0_0\\ANC_PROJ_BD_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "i2s_reciever": {
        "interface_ports": {
          "m_axis_aud": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "CLK100MHZ": {
            "type": "clk",
            "direction": "I"
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "aud_mrst": {
            "type": "rst",
            "direction": "I"
          },
          "JD2": {
            "direction": "O"
          },
          "JD4": {
            "direction": "O"
          },
          "JD3": {
            "direction": "I"
          }
        },
        "components": {
          "i2s_receiver_0": {
            "vlnv": "xilinx.com:ip:i2s_receiver:1.0",
            "xci_name": "ANC_PROJ_BD_i2s_receiver_0_0",
            "xci_path": "ip\\ANC_PROJ_BD_i2s_receiver_0_0\\ANC_PROJ_BD_i2s_receiver_0_0.xci",
            "inst_hier_path": "i2s_reciever/i2s_receiver_0",
            "parameters": {
              "C_32BIT_LR": {
                "value": "1"
              }
            }
          },
          "i2s_reciever_config_0_axi_periph": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip\\ANC_PROJ_BD_i2s_reciever_config_0_axi_periph_0\\ANC_PROJ_BD_i2s_reciever_config_0_axi_periph_0.xci",
            "inst_hier_path": "i2s_reciever/i2s_reciever_config_0_axi_periph",
            "xci_name": "ANC_PROJ_BD_i2s_reciever_config_0_axi_periph_0",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "i2s_reciever_config_0_axi_periph_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_i2s_reciever_config_0_axi_periph": {
                "interface_ports": [
                  "M00_AXI",
                  "s00_couplers/M_AXI"
                ]
              }
            },
            "nets": {
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "i2s_reciever_config_0_axi_periph_ACLK_net": {
                "ports": [
                  "M00_ACLK",
                  "s00_couplers/M_ACLK"
                ]
              },
              "i2s_reciever_config_0_axi_periph_ARESETN_net": {
                "ports": [
                  "M00_ARESETN",
                  "s00_couplers/M_ARESETN"
                ]
              }
            }
          },
          "i2s_reciever_config_0": {
            "vlnv": "xilinx.com:module_ref:i2s_reciever_config_wrap:1.0",
            "xci_name": "ANC_PROJ_BD_i2s_reciever_config_0_0",
            "xci_path": "ip\\ANC_PROJ_BD_i2s_reciever_config_0_0\\ANC_PROJ_BD_i2s_reciever_config_0_0.xci",
            "inst_hier_path": "i2s_reciever/i2s_reciever_config_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "i2s_reciever_config_wrap",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "s_axi_ctrl": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  }
                },
                "address_space_ref": "s_axi_ctrl",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0x000000FF",
                  "width": "8"
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "s_axi_ctrl_awaddr",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "s_axi_ctrl_awvalid",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "s_axi_ctrl_awready",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "s_axi_ctrl_wdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "s_axi_ctrl_wvalid",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "s_axi_ctrl_wready",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "s_axi_ctrl_bresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "s_axi_ctrl_bvalid",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "s_axi_ctrl_bready",
                    "direction": "O"
                  },
                  "ARADDR": {
                    "physical_name": "s_axi_ctrl_araddr",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "s_axi_ctrl_arvalid",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "s_axi_ctrl_arready",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "s_axi_ctrl_rdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "s_axi_ctrl_rresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "s_axi_ctrl_rvalid",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "s_axi_ctrl_rready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "s_axi_ctrl_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "s_axi_ctrl",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "s_axi_ctrl_aresetn",
                    "value_src": "constant"
                  }
                }
              },
              "s_axi_ctrl_aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "s_axi_ctrl": {
                  "range": "64K",
                  "width": "16"
                }
              }
            }
          }
        },
        "interface_nets": {
          "i2s_receiver_0_m_axis_aud": {
            "interface_ports": [
              "m_axis_aud",
              "i2s_receiver_0/m_axis_aud"
            ]
          },
          "i2s_reciever_config_0_axi_periph_M00_AXI": {
            "interface_ports": [
              "i2s_reciever_config_0_axi_periph/M00_AXI",
              "i2s_receiver_0/s_axi_ctrl"
            ]
          },
          "i2s_reciever_config_0_s_axi_ctrl": {
            "interface_ports": [
              "i2s_reciever_config_0/s_axi_ctrl",
              "i2s_reciever_config_0_axi_periph/S00_AXI"
            ]
          }
        },
        "nets": {
          "JD3_1": {
            "ports": [
              "JD3",
              "i2s_receiver_0/sdata_0_in"
            ]
          },
          "i2s_receiver_0_lrclk_out": {
            "ports": [
              "i2s_receiver_0/lrclk_out",
              "JD2"
            ]
          },
          "i2s_receiver_0_sclk_out": {
            "ports": [
              "i2s_receiver_0/sclk_out",
              "JD4"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "S00_ARESETN",
              "i2s_reciever_config_0_axi_periph/S00_ARESETN",
              "i2s_receiver_0/s_axi_ctrl_aresetn",
              "i2s_reciever_config_0_axi_periph/M00_ARESETN",
              "i2s_reciever_config_0_axi_periph/ARESETN",
              "i2s_receiver_0/m_axis_aud_aresetn",
              "i2s_reciever_config_0/s_axi_ctrl_aresetn"
            ]
          },
          "proc_sys_reset_0_peripheral_reset": {
            "ports": [
              "aud_mrst",
              "i2s_receiver_0/aud_mrst"
            ]
          },
          "sys_clock_1": {
            "ports": [
              "CLK100MHZ",
              "i2s_reciever_config_0_axi_periph/ACLK",
              "i2s_reciever_config_0_axi_periph/S00_ACLK",
              "i2s_receiver_0/s_axi_ctrl_aclk",
              "i2s_reciever_config_0_axi_periph/M00_ACLK",
              "i2s_receiver_0/aud_mclk",
              "i2s_receiver_0/m_axis_aud_aclk",
              "i2s_reciever_config_0/s_axi_ctrl_aclk"
            ]
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "ANC_PROJ_BD_xlconstant_0_0",
        "xci_path": "ip\\ANC_PROJ_BD_xlconstant_0_0\\ANC_PROJ_BD_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "pwm_modulator_wrap_0": {
        "vlnv": "xilinx.com:module_ref:pwm_modulator_wrap:1.0",
        "xci_name": "ANC_PROJ_BD_pwm_modulator_wrap_0_0",
        "xci_path": "ip\\ANC_PROJ_BD_pwm_modulator_wrap_0_0\\ANC_PROJ_BD_pwm_modulator_wrap_0_0.xci",
        "inst_hier_path": "pwm_modulator_wrap_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "pwm_modulator_wrap",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis_aud": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "3",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TID": {
                "physical_name": "m_axis_aud_tid",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "TDATA": {
                "physical_name": "m_axis_aud_tdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "m_axis_aud_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "m_axis_aud_tready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "m_axis_aud_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axis_aud",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "m_axis_aud_aresetn",
                "value_src": "constant"
              }
            }
          },
          "m_axis_aud_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "pwm_out": {
            "direction": "O"
          }
        }
      },
      "mii_to_rmii_0": {
        "vlnv": "xilinx.com:ip:mii_to_rmii:2.0",
        "xci_name": "ANC_PROJ_BD_mii_to_rmii_0_0",
        "xci_path": "ip\\ANC_PROJ_BD_mii_to_rmii_0_0\\ANC_PROJ_BD_mii_to_rmii_0_0.xci",
        "inst_hier_path": "mii_to_rmii_0",
        "parameters": {
          "C_INCLUDE_BUF": {
            "value": "1"
          },
          "RMII_BOARD_INTERFACE": {
            "value": "eth_rmii"
          }
        }
      },
      "axi_ethernetlite_0": {
        "vlnv": "xilinx.com:ip:axi_ethernetlite:3.0",
        "xci_name": "ANC_PROJ_BD_axi_ethernetlite_0_0",
        "xci_path": "ip\\ANC_PROJ_BD_axi_ethernetlite_0_0\\ANC_PROJ_BD_axi_ethernetlite_0_0.xci",
        "inst_hier_path": "axi_ethernetlite_0",
        "parameters": {
          "MDIO_BOARD_INTERFACE": {
            "value": "eth_mdio_mdc"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "ANC_PROJ_BD_clk_wiz_0_0",
        "xci_path": "ip\\ANC_PROJ_BD_clk_wiz_0_0\\ANC_PROJ_BD_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT2_JITTER": {
            "value": "151.636"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "50"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_out100"
          },
          "CLK_OUT2_PORT": {
            "value": "clk_out50"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "20"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      }
    },
    "interface_nets": {
      "axi_ethernetlite_0_MDIO": {
        "interface_ports": [
          "eth_mdio_mdc",
          "axi_ethernetlite_0/MDIO"
        ]
      },
      "axi_ethernetlite_0_MII": {
        "interface_ports": [
          "mii_to_rmii_0/MII",
          "axi_ethernetlite_0/MII"
        ]
      },
      "i2s_receiver_0_m_axis_aud": {
        "interface_ports": [
          "i2s_reciever/m_axis_aud",
          "pwm_modulator_wrap_0/m_axis_aud"
        ]
      },
      "mii_to_rmii_0_RMII_PHY_M": {
        "interface_ports": [
          "eth_rmii",
          "mii_to_rmii_0/RMII_PHY_M"
        ]
      }
    },
    "nets": {
      "CLK100MHZ_1": {
        "ports": [
          "CLK100MHZ",
          "clk_wiz_0/clk_in1",
          "proc_sys_reset_0/slowest_sync_clk"
        ]
      },
      "CPU_RESETN_1": {
        "ports": [
          "CPU_RESETN",
          "proc_sys_reset_0/ext_reset_in"
        ]
      },
      "JD3_1": {
        "ports": [
          "JD3",
          "i2s_reciever/JD3"
        ]
      },
      "clk_wiz_0_clk_out50": {
        "ports": [
          "clk_wiz_0/clk_out50",
          "mii_to_rmii_0/ref_clk"
        ]
      },
      "clk_wiz_0_clk_out100": {
        "ports": [
          "clk_wiz_0/clk_out100",
          "i2s_reciever/CLK100MHZ",
          "pwm_modulator_wrap_0/m_axis_aud_aclk",
          "axi_ethernetlite_0/s_axi_aclk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "LED0"
        ]
      },
      "i2s_reciever_JD2": {
        "ports": [
          "i2s_reciever/JD2",
          "JD2"
        ]
      },
      "i2s_reciever_JD4": {
        "ports": [
          "i2s_reciever/JD4",
          "JD4"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "i2s_reciever/S00_ARESETN",
          "pwm_modulator_wrap_0/m_axis_aud_aresetn",
          "mii_to_rmii_0/rst_n",
          "axi_ethernetlite_0/s_axi_aresetn",
          "clk_wiz_0/resetn"
        ]
      },
      "proc_sys_reset_0_peripheral_reset": {
        "ports": [
          "proc_sys_reset_0/peripheral_reset",
          "i2s_reciever/aud_mrst"
        ]
      },
      "pwm_modulator_wrap_0_pwm_out": {
        "ports": [
          "pwm_modulator_wrap_0/pwm_out",
          "AUD_PWM"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "JD1"
        ]
      }
    },
    "comments": {
      "/": {
        "comment_0": "MIC SEL = 0\nMicrophone active on '0'"
      }
    },
    "addressing": {
      "/i2s_reciever/i2s_reciever_config_0": {
        "address_spaces": {
          "s_axi_ctrl": {
            "segments": {
              "SEG_i2s_receiver_0_Reg": {
                "address_block": "/i2s_reciever/i2s_receiver_0/s_axi_ctrl/Reg",
                "offset": "0x0000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}