# 32-bit-RISC-CPU
Developed a RISC-V CPU with 5-stage pipeline in Verilog, optimised performance using branch prediction.
