// Seed: 2755650590
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output tri0 id_2;
  inout wire id_1;
  assign module_1.id_1 = 0;
  assign id_4 = 1;
  assign id_2 = 1'b0;
  logic id_7 = -1;
  assign id_7 = -1'b0;
  assign id_7 = 1;
  assign id_7 = -id_1;
endmodule
module module_1 (
    output tri  id_0,
    output wire id_1
);
  logic id_3;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
