#
# This file is distributed as part of Xilinx ARM SDK
#
# Copyright (c) 2020 - 2021,  Xilinx, Inc.
# All rights reserved.
#
Index: linux-LSDK-20.04-V5.4-lx2160ardb/drivers/irqchip/irq-gic-v3-its.c
===================================================================
--- linux-LSDK-20.04-V5.4-lx2160ardb.orig/drivers/irqchip/irq-gic-v3-its.c
+++ linux-LSDK-20.04-V5.4-lx2160ardb/drivers/irqchip/irq-gic-v3-its.c
@@ -37,6 +37,15 @@
 
 #include "irq-gic-common.h"
 
+static bool gicv3_lpi_disable_override;
+
+static int __init gicv3_lpi_disable_cfg(char *buf)
+{
+	return strtobool(buf, &gicv3_lpi_disable_override);
+}
+early_param("irqchip.gicv3_lpi_disable_override", gicv3_lpi_disable_cfg);
+
+
 #define ITS_FLAGS_CMDQ_NEEDS_FLUSHING		(1ULL << 0)
 #define ITS_FLAGS_WORKAROUND_CAVIUM_22375	(1ULL << 1)
 #define ITS_FLAGS_WORKAROUND_CAVIUM_23144	(1ULL << 2)
@@ -3769,6 +3778,11 @@ static int redist_disable_lpis(void)
 	 * cleared to 0. Error out if clearing the bit failed.
 	 */
 	if (readl_relaxed(rbase + GICR_CTLR) & GICR_CTLR_ENABLE_LPIS) {
+		if (gicv3_lpi_disable_override) {
+			pr_warn("CPU%d: *** Ignoring inablility to disable LPIs ***\n",
+			    smp_processor_id());
+			return 0;
+		}
 		pr_err("CPU%d: Failed to disable LPIs\n", smp_processor_id());
 		return -EBUSY;
 	}
