
../repos/coreutils/src/stty:     file format elf32-littlearm


Disassembly of section .init:

00010e98 <.init>:
   10e98:	push	{r3, lr}
   10e9c:	bl	11d48 <tcgetattr@plt+0xbb4>
   10ea0:	pop	{r3, pc}

Disassembly of section .plt:

00010ea4 <calloc@plt-0x14>:
   10ea4:	push	{lr}		; (str lr, [sp, #-4]!)
   10ea8:	ldr	lr, [pc, #4]	; 10eb4 <calloc@plt-0x4>
   10eac:	add	lr, pc, lr
   10eb0:	ldr	pc, [lr, #8]!
   10eb4:	andeq	pc, r1, ip, asr #2

00010eb8 <calloc@plt>:
   10eb8:	add	ip, pc, #0, 12
   10ebc:	add	ip, ip, #126976	; 0x1f000
   10ec0:	ldr	pc, [ip, #332]!	; 0x14c

00010ec4 <fputs_unlocked@plt>:
   10ec4:	add	ip, pc, #0, 12
   10ec8:	add	ip, ip, #126976	; 0x1f000
   10ecc:	ldr	pc, [ip, #324]!	; 0x144

00010ed0 <raise@plt>:
   10ed0:	add	ip, pc, #0, 12
   10ed4:	add	ip, ip, #126976	; 0x1f000
   10ed8:	ldr	pc, [ip, #316]!	; 0x13c

00010edc <strcmp@plt>:
   10edc:	add	ip, pc, #0, 12
   10ee0:	add	ip, ip, #126976	; 0x1f000
   10ee4:	ldr	pc, [ip, #308]!	; 0x134

00010ee8 <strtol@plt>:
   10ee8:	add	ip, pc, #0, 12
   10eec:	add	ip, ip, #126976	; 0x1f000
   10ef0:	ldr	pc, [ip, #300]!	; 0x12c

00010ef4 <fflush@plt>:
   10ef4:	add	ip, pc, #0, 12
   10ef8:	add	ip, ip, #126976	; 0x1f000
   10efc:	ldr	pc, [ip, #292]!	; 0x124

00010f00 <free@plt>:
   10f00:	add	ip, pc, #0, 12
   10f04:	add	ip, ip, #126976	; 0x1f000
   10f08:	ldr	pc, [ip, #284]!	; 0x11c

00010f0c <_exit@plt>:
   10f0c:	add	ip, pc, #0, 12
   10f10:	add	ip, ip, #126976	; 0x1f000
   10f14:	ldr	pc, [ip, #276]!	; 0x114

00010f18 <memcpy@plt>:
   10f18:	add	ip, pc, #0, 12
   10f1c:	add	ip, ip, #126976	; 0x1f000
   10f20:	ldr	pc, [ip, #268]!	; 0x10c

00010f24 <__strtoull_internal@plt>:
   10f24:	add	ip, pc, #0, 12
   10f28:	add	ip, ip, #126976	; 0x1f000
   10f2c:	ldr	pc, [ip, #260]!	; 0x104

00010f30 <mbsinit@plt>:
   10f30:	add	ip, pc, #0, 12
   10f34:	add	ip, ip, #126976	; 0x1f000
   10f38:	ldr	pc, [ip, #252]!	; 0xfc

00010f3c <memcmp@plt>:
   10f3c:	add	ip, pc, #0, 12
   10f40:	add	ip, ip, #126976	; 0x1f000
   10f44:	ldr	pc, [ip, #244]!	; 0xf4

00010f48 <fputc_unlocked@plt>:
   10f48:	add	ip, pc, #0, 12
   10f4c:	add	ip, ip, #126976	; 0x1f000
   10f50:	ldr	pc, [ip, #236]!	; 0xec

00010f54 <dcgettext@plt>:
   10f54:	add	ip, pc, #0, 12
   10f58:	add	ip, ip, #126976	; 0x1f000
   10f5c:	ldr	pc, [ip, #228]!	; 0xe4

00010f60 <cfgetispeed@plt>:
   10f60:	add	ip, pc, #0, 12
   10f64:	add	ip, ip, #126976	; 0x1f000
   10f68:	ldr	pc, [ip, #220]!	; 0xdc

00010f6c <dup2@plt>:
   10f6c:	add	ip, pc, #0, 12
   10f70:	add	ip, ip, #126976	; 0x1f000
   10f74:	ldr	pc, [ip, #212]!	; 0xd4

00010f78 <realloc@plt>:
   10f78:	add	ip, pc, #0, 12
   10f7c:	add	ip, ip, #126976	; 0x1f000
   10f80:	ldr	pc, [ip, #204]!	; 0xcc

00010f84 <textdomain@plt>:
   10f84:	add	ip, pc, #0, 12
   10f88:	add	ip, ip, #126976	; 0x1f000
   10f8c:	ldr	pc, [ip, #196]!	; 0xc4

00010f90 <iswprint@plt>:
   10f90:	add	ip, pc, #0, 12
   10f94:	add	ip, ip, #126976	; 0x1f000
   10f98:	ldr	pc, [ip, #188]!	; 0xbc

00010f9c <cfsetospeed@plt>:
   10f9c:	add	ip, pc, #0, 12
   10fa0:	add	ip, ip, #126976	; 0x1f000
   10fa4:	ldr	pc, [ip, #180]!	; 0xb4

00010fa8 <fwrite@plt>:
   10fa8:	add	ip, pc, #0, 12
   10fac:	add	ip, ip, #126976	; 0x1f000
   10fb0:	ldr	pc, [ip, #172]!	; 0xac

00010fb4 <ioctl@plt>:
   10fb4:	add	ip, pc, #0, 12
   10fb8:	add	ip, ip, #126976	; 0x1f000
   10fbc:	ldr	pc, [ip, #164]!	; 0xa4

00010fc0 <lseek64@plt>:
   10fc0:	add	ip, pc, #0, 12
   10fc4:	add	ip, ip, #126976	; 0x1f000
   10fc8:	ldr	pc, [ip, #156]!	; 0x9c

00010fcc <__ctype_get_mb_cur_max@plt>:
   10fcc:	add	ip, pc, #0, 12
   10fd0:	add	ip, ip, #126976	; 0x1f000
   10fd4:	ldr	pc, [ip, #148]!	; 0x94

00010fd8 <tcsetattr@plt>:
   10fd8:	add	ip, pc, #0, 12
   10fdc:	add	ip, ip, #126976	; 0x1f000
   10fe0:	ldr	pc, [ip, #140]!	; 0x8c

00010fe4 <__fpending@plt>:
   10fe4:	add	ip, pc, #0, 12
   10fe8:	add	ip, ip, #126976	; 0x1f000
   10fec:	ldr	pc, [ip, #132]!	; 0x84

00010ff0 <mbrtowc@plt>:
   10ff0:	add	ip, pc, #0, 12
   10ff4:	add	ip, ip, #126976	; 0x1f000
   10ff8:	ldr	pc, [ip, #124]!	; 0x7c

00010ffc <error@plt>:
   10ffc:	add	ip, pc, #0, 12
   11000:	add	ip, ip, #126976	; 0x1f000
   11004:	ldr	pc, [ip, #116]!	; 0x74

00011008 <open64@plt>:
   11008:	add	ip, pc, #0, 12
   1100c:	add	ip, ip, #126976	; 0x1f000
   11010:	ldr	pc, [ip, #108]!	; 0x6c

00011014 <getenv@plt>:
   11014:	add	ip, pc, #0, 12
   11018:	add	ip, ip, #126976	; 0x1f000
   1101c:	ldr	pc, [ip, #100]!	; 0x64

00011020 <malloc@plt>:
   11020:	add	ip, pc, #0, 12
   11024:	add	ip, ip, #126976	; 0x1f000
   11028:	ldr	pc, [ip, #92]!	; 0x5c

0001102c <__libc_start_main@plt>:
   1102c:	add	ip, pc, #0, 12
   11030:	add	ip, ip, #126976	; 0x1f000
   11034:	ldr	pc, [ip, #84]!	; 0x54

00011038 <__freading@plt>:
   11038:	add	ip, pc, #0, 12
   1103c:	add	ip, ip, #126976	; 0x1f000
   11040:	ldr	pc, [ip, #76]!	; 0x4c

00011044 <__gmon_start__@plt>:
   11044:	add	ip, pc, #0, 12
   11048:	add	ip, ip, #126976	; 0x1f000
   1104c:	ldr	pc, [ip, #68]!	; 0x44

00011050 <getopt_long@plt>:
   11050:	add	ip, pc, #0, 12
   11054:	add	ip, ip, #126976	; 0x1f000
   11058:	ldr	pc, [ip, #60]!	; 0x3c

0001105c <__ctype_b_loc@plt>:
   1105c:	add	ip, pc, #0, 12
   11060:	add	ip, ip, #126976	; 0x1f000
   11064:	ldr	pc, [ip, #52]!	; 0x34

00011068 <exit@plt>:
   11068:	add	ip, pc, #0, 12
   1106c:	add	ip, ip, #126976	; 0x1f000
   11070:	ldr	pc, [ip, #44]!	; 0x2c

00011074 <strtoul@plt>:
   11074:	add	ip, pc, #0, 12
   11078:	add	ip, ip, #126976	; 0x1f000
   1107c:	ldr	pc, [ip, #36]!	; 0x24

00011080 <strlen@plt>:
   11080:	add	ip, pc, #0, 12
   11084:	add	ip, ip, #126976	; 0x1f000
   11088:	ldr	pc, [ip, #28]!

0001108c <strchr@plt>:
   1108c:	add	ip, pc, #0, 12
   11090:	add	ip, ip, #126976	; 0x1f000
   11094:	ldr	pc, [ip, #20]!

00011098 <cfsetispeed@plt>:
   11098:	add	ip, pc, #0, 12
   1109c:	add	ip, ip, #126976	; 0x1f000
   110a0:	ldr	pc, [ip, #12]!

000110a4 <cfgetospeed@plt>:
   110a4:	add	ip, pc, #0, 12
   110a8:	add	ip, ip, #126976	; 0x1f000
   110ac:	ldr	pc, [ip, #4]!

000110b0 <__errno_location@plt>:
   110b0:	add	ip, pc, #0, 12
   110b4:	add	ip, ip, #122880	; 0x1e000
   110b8:	ldr	pc, [ip, #4092]!	; 0xffc

000110bc <__cxa_atexit@plt>:
   110bc:	add	ip, pc, #0, 12
   110c0:	add	ip, ip, #122880	; 0x1e000
   110c4:	ldr	pc, [ip, #4084]!	; 0xff4

000110c8 <__vasprintf_chk@plt>:
   110c8:	add	ip, pc, #0, 12
   110cc:	add	ip, ip, #122880	; 0x1e000
   110d0:	ldr	pc, [ip, #4076]!	; 0xfec

000110d4 <memset@plt>:
   110d4:	add	ip, pc, #0, 12
   110d8:	add	ip, ip, #122880	; 0x1e000
   110dc:	ldr	pc, [ip, #4068]!	; 0xfe4

000110e0 <__printf_chk@plt>:
   110e0:	add	ip, pc, #0, 12
   110e4:	add	ip, ip, #122880	; 0x1e000
   110e8:	ldr	pc, [ip, #4060]!	; 0xfdc

000110ec <fileno@plt>:
   110ec:	add	ip, pc, #0, 12
   110f0:	add	ip, ip, #122880	; 0x1e000
   110f4:	ldr	pc, [ip, #4052]!	; 0xfd4

000110f8 <__fprintf_chk@plt>:
   110f8:	add	ip, pc, #0, 12
   110fc:	add	ip, ip, #122880	; 0x1e000
   11100:	ldr	pc, [ip, #4044]!	; 0xfcc

00011104 <fclose@plt>:
   11104:	add	ip, pc, #0, 12
   11108:	add	ip, ip, #122880	; 0x1e000
   1110c:	ldr	pc, [ip, #4036]!	; 0xfc4

00011110 <fseeko64@plt>:
   11110:	add	ip, pc, #0, 12
   11114:	add	ip, ip, #122880	; 0x1e000
   11118:	ldr	pc, [ip, #4028]!	; 0xfbc

0001111c <fcntl64@plt>:
   1111c:	add	ip, pc, #0, 12
   11120:	add	ip, ip, #122880	; 0x1e000
   11124:	ldr	pc, [ip, #4020]!	; 0xfb4

00011128 <__overflow@plt>:
   11128:	add	ip, pc, #0, 12
   1112c:	add	ip, ip, #122880	; 0x1e000
   11130:	ldr	pc, [ip, #4012]!	; 0xfac

00011134 <setlocale@plt>:
   11134:	add	ip, pc, #0, 12
   11138:	add	ip, ip, #122880	; 0x1e000
   1113c:	ldr	pc, [ip, #4004]!	; 0xfa4

00011140 <strrchr@plt>:
   11140:	add	ip, pc, #0, 12
   11144:	add	ip, ip, #122880	; 0x1e000
   11148:	ldr	pc, [ip, #3996]!	; 0xf9c

0001114c <nl_langinfo@plt>:
   1114c:	add	ip, pc, #0, 12
   11150:	add	ip, ip, #122880	; 0x1e000
   11154:	ldr	pc, [ip, #3988]!	; 0xf94

00011158 <bindtextdomain@plt>:
   11158:	add	ip, pc, #0, 12
   1115c:	add	ip, ip, #122880	; 0x1e000
   11160:	ldr	pc, [ip, #3980]!	; 0xf8c

00011164 <strncmp@plt>:
   11164:	add	ip, pc, #0, 12
   11168:	add	ip, ip, #122880	; 0x1e000
   1116c:	ldr	pc, [ip, #3972]!	; 0xf84

00011170 <abort@plt>:
   11170:	add	ip, pc, #0, 12
   11174:	add	ip, ip, #122880	; 0x1e000
   11178:	ldr	pc, [ip, #3964]!	; 0xf7c

0001117c <close@plt>:
   1117c:	add	ip, pc, #0, 12
   11180:	add	ip, ip, #122880	; 0x1e000
   11184:	ldr	pc, [ip, #3956]!	; 0xf74

00011188 <__assert_fail@plt>:
   11188:	add	ip, pc, #0, 12
   1118c:	add	ip, ip, #122880	; 0x1e000
   11190:	ldr	pc, [ip, #3948]!	; 0xf6c

00011194 <tcgetattr@plt>:
   11194:	add	ip, pc, #0, 12
   11198:	add	ip, ip, #122880	; 0x1e000
   1119c:	ldr	pc, [ip, #3940]!	; 0xf64

Disassembly of section .text:

000111a0 <.text>:
   111a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   111a4:	sub	sp, sp, #44	; 0x2c
   111a8:	mov	sl, r0
   111ac:	str	r0, [sp, #28]
   111b0:	ldr	r0, [r1]
   111b4:	mov	r7, r1
   111b8:	bl	144a4 <tcgetattr@plt+0x3310>
   111bc:	ldr	r1, [pc, #2696]	; 11c4c <tcgetattr@plt+0xab8>
   111c0:	mov	r0, #6
   111c4:	bl	11134 <setlocale@plt>
   111c8:	ldr	r1, [pc, #2688]	; 11c50 <tcgetattr@plt+0xabc>
   111cc:	ldr	r0, [pc, #2688]	; 11c54 <tcgetattr@plt+0xac0>
   111d0:	bl	11158 <bindtextdomain@plt>
   111d4:	ldr	r0, [pc, #2680]	; 11c54 <tcgetattr@plt+0xac0>
   111d8:	bl	10f84 <textdomain@plt>
   111dc:	ldr	r0, [pc, #2676]	; 11c58 <tcgetattr@plt+0xac4>
   111e0:	bl	1b850 <tcgetattr@plt+0xa6bc>
   111e4:	mov	r9, #1
   111e8:	mov	r3, #0
   111ec:	ldr	r2, [pc, #2664]	; 11c5c <tcgetattr@plt+0xac8>
   111f0:	mov	r5, r3
   111f4:	mov	r8, r3
   111f8:	mov	fp, r3
   111fc:	mov	r4, r9
   11200:	str	r3, [r2]
   11204:	str	r3, [sp, #24]
   11208:	str	r3, [sp, #20]
   1120c:	str	r3, [sp, #16]
   11210:	ldr	r3, [pc, #2632]	; 11c60 <tcgetattr@plt+0xacc>
   11214:	mov	r6, #0
   11218:	str	r6, [sp]
   1121c:	add	r3, r3, #4
   11220:	ldr	r2, [pc, #2620]	; 11c64 <tcgetattr@plt+0xad0>
   11224:	add	r1, r7, fp
   11228:	mov	r0, sl
   1122c:	bl	11050 <getopt_long@plt>
   11230:	cmn	r0, #1
   11234:	beq	11350 <tcgetattr@plt+0x1bc>
   11238:	cmp	r0, #70	; 0x46
   1123c:	beq	1133c <tcgetattr@plt+0x1a8>
   11240:	bgt	1125c <tcgetattr@plt+0xc8>
   11244:	cmn	r0, #3
   11248:	beq	112fc <tcgetattr@plt+0x168>
   1124c:	cmn	r0, #2
   11250:	bne	112ac <tcgetattr@plt+0x118>
   11254:	mov	r0, r6
   11258:	bl	12448 <tcgetattr@plt+0x12b4>
   1125c:	cmp	r0, #97	; 0x61
   11260:	beq	1132c <tcgetattr@plt+0x198>
   11264:	cmp	r0, #103	; 0x67
   11268:	bne	112ac <tcgetattr@plt+0x118>
   1126c:	mov	r3, #1
   11270:	str	r3, [sp, #24]
   11274:	mov	r3, #2
   11278:	str	r3, [sp, #16]
   1127c:	ldr	r3, [pc, #2532]	; 11c68 <tcgetattr@plt+0xad4>
   11280:	ldr	r6, [r3]
   11284:	cmp	r4, r6
   11288:	bge	11210 <tcgetattr@plt+0x7c>
   1128c:	sub	r2, r6, r4
   11290:	add	r0, r8, r4
   11294:	lsl	r2, r2, #2
   11298:	add	r0, r7, r0, lsl #2
   1129c:	mov	r1, #0
   112a0:	bl	110d4 <memset@plt>
   112a4:	mov	r4, r6
   112a8:	b	11210 <tcgetattr@plt+0x7c>
   112ac:	add	r8, r8, r4
   112b0:	ldr	r1, [pc, #2484]	; 11c6c <tcgetattr@plt+0xad8>
   112b4:	ldr	r4, [r7, r8, lsl #2]
   112b8:	mov	r0, r4
   112bc:	bl	10edc <strcmp@plt>
   112c0:	cmp	r0, #0
   112c4:	beq	112dc <tcgetattr@plt+0x148>
   112c8:	mov	r0, r4
   112cc:	ldr	r1, [pc, #2460]	; 11c70 <tcgetattr@plt+0xadc>
   112d0:	bl	10edc <strcmp@plt>
   112d4:	cmp	r0, #0
   112d8:	movne	r9, #0
   112dc:	ldr	r2, [pc, #2436]	; 11c68 <tcgetattr@plt+0xad4>
   112e0:	mov	r3, #0
   112e4:	mov	r4, #1
   112e8:	str	r3, [r2]
   112ec:	ldr	r3, [sp, #28]
   112f0:	lsl	fp, r8, #2
   112f4:	sub	sl, r3, r8
   112f8:	b	11210 <tcgetattr@plt+0x7c>
   112fc:	ldr	r1, [pc, #2416]	; 11c74 <tcgetattr@plt+0xae0>
   11300:	ldr	r3, [pc, #2416]	; 11c78 <tcgetattr@plt+0xae4>
   11304:	ldr	r2, [pc, #2416]	; 11c7c <tcgetattr@plt+0xae8>
   11308:	str	r6, [sp, #4]
   1130c:	ldr	r0, [r1]
   11310:	ldr	r3, [r3]
   11314:	ldr	r1, [pc, #2404]	; 11c80 <tcgetattr@plt+0xaec>
   11318:	str	r2, [sp]
   1131c:	ldr	r2, [pc, #2400]	; 11c84 <tcgetattr@plt+0xaf0>
   11320:	bl	18d44 <tcgetattr@plt+0x7bb0>
   11324:	mov	r0, r6
   11328:	bl	11068 <exit@plt>
   1132c:	mov	r3, #1
   11330:	str	r3, [sp, #20]
   11334:	str	r3, [sp, #16]
   11338:	b	1127c <tcgetattr@plt+0xe8>
   1133c:	cmp	r5, #0
   11340:	bne	11c08 <tcgetattr@plt+0xa74>
   11344:	ldr	r3, [pc, #2364]	; 11c88 <tcgetattr@plt+0xaf4>
   11348:	ldr	r5, [r3]
   1134c:	b	1127c <tcgetattr@plt+0xe8>
   11350:	ldr	r3, [sp, #20]
   11354:	ldr	r2, [sp, #24]
   11358:	ands	r8, r3, r2
   1135c:	bne	11be8 <tcgetattr@plt+0xa54>
   11360:	cmp	r9, #0
   11364:	beq	11430 <tcgetattr@plt+0x29c>
   11368:	cmp	r5, #0
   1136c:	beq	11478 <tcgetattr@plt+0x2e4>
   11370:	mov	r3, #0
   11374:	mov	r0, r3
   11378:	mov	r2, #2048	; 0x800
   1137c:	mov	r1, r5
   11380:	bl	143e8 <tcgetattr@plt+0x3254>
   11384:	cmp	r0, #0
   11388:	blt	11c14 <tcgetattr@plt+0xa80>
   1138c:	mov	r1, #3
   11390:	mov	r0, #0
   11394:	bl	14214 <tcgetattr@plt+0x3080>
   11398:	cmn	r0, #1
   1139c:	beq	11b88 <tcgetattr@plt+0x9f4>
   113a0:	bic	r2, r0, #2048	; 0x800
   113a4:	mov	r1, #4
   113a8:	mov	r0, #0
   113ac:	bl	14214 <tcgetattr@plt+0x3080>
   113b0:	cmp	r0, #0
   113b4:	blt	11b88 <tcgetattr@plt+0x9f4>
   113b8:	ldr	r4, [pc, #2252]	; 11c8c <tcgetattr@plt+0xaf8>
   113bc:	mov	r0, #0
   113c0:	add	r6, r4, #20
   113c4:	mov	r1, r6
   113c8:	bl	11194 <tcgetattr@plt>
   113cc:	cmp	r0, #0
   113d0:	bne	11c14 <tcgetattr@plt+0xa80>
   113d4:	ldr	r3, [sp, #24]
   113d8:	orr	r9, r3, r9
   113dc:	ldr	r3, [sp, #20]
   113e0:	orr	r9, r3, r9
   113e4:	ands	r9, r9, #255	; 0xff
   113e8:	bne	114c0 <tcgetattr@plt+0x32c>
   113ec:	add	r1, sp, #40	; 0x28
   113f0:	add	ip, sp, #39	; 0x27
   113f4:	str	r6, [sp]
   113f8:	ldr	r3, [sp, #28]
   113fc:	strb	r9, [r1, #-2]!
   11400:	mov	r2, r7
   11404:	str	r1, [sp, #8]
   11408:	str	ip, [sp, #4]
   1140c:	mov	r1, r5
   11410:	strb	r9, [sp, #39]	; 0x27
   11414:	bl	13074 <tcgetattr@plt+0x1ee0>
   11418:	ldrb	r3, [sp, #38]	; 0x26
   1141c:	cmp	r3, #0
   11420:	bne	11564 <tcgetattr@plt+0x3d0>
   11424:	mov	r0, #0
   11428:	add	sp, sp, #44	; 0x2c
   1142c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11430:	ldr	r3, [sp, #20]
   11434:	ldr	r2, [sp, #24]
   11438:	orrs	r3, r3, r2
   1143c:	bne	11bc8 <tcgetattr@plt+0xa34>
   11440:	cmp	r5, #0
   11444:	beq	11478 <tcgetattr@plt+0x2e4>
   11448:	ldr	r1, [pc, #2112]	; 11c90 <tcgetattr@plt+0xafc>
   1144c:	add	r2, sp, #38	; 0x26
   11450:	add	r3, sp, #39	; 0x27
   11454:	str	r1, [sp]
   11458:	str	r2, [sp, #8]
   1145c:	str	r3, [sp, #4]
   11460:	mov	r2, r7
   11464:	ldr	r3, [sp, #28]
   11468:	mov	r1, r5
   1146c:	mov	r0, #1
   11470:	bl	13074 <tcgetattr@plt+0x1ee0>
   11474:	b	11370 <tcgetattr@plt+0x1dc>
   11478:	mov	r2, #5
   1147c:	ldr	r1, [pc, #2064]	; 11c94 <tcgetattr@plt+0xb00>
   11480:	mov	r0, #0
   11484:	bl	10f54 <dcgettext@plt>
   11488:	ldr	r3, [sp, #24]
   1148c:	ldr	r2, [sp, #20]
   11490:	orr	r3, r3, r9
   11494:	orr	r3, r2, r3
   11498:	tst	r3, #255	; 0xff
   1149c:	mov	r5, r0
   114a0:	beq	11b28 <tcgetattr@plt+0x994>
   114a4:	ldr	r1, [pc, #2028]	; 11c98 <tcgetattr@plt+0xb04>
   114a8:	mov	r0, #0
   114ac:	bl	11194 <tcgetattr@plt>
   114b0:	cmp	r0, #0
   114b4:	bne	11c14 <tcgetattr@plt+0xa80>
   114b8:	ldr	r4, [pc, #1996]	; 11c8c <tcgetattr@plt+0xaf8>
   114bc:	add	r6, r4, #20
   114c0:	bl	11e34 <tcgetattr@plt+0xca0>
   114c4:	ldr	r3, [sp, #16]
   114c8:	mov	r7, #0
   114cc:	cmp	r3, #1
   114d0:	str	r7, [r4]
   114d4:	str	r0, [r4, #4]
   114d8:	beq	116e8 <tcgetattr@plt+0x554>
   114dc:	cmp	r3, #2
   114e0:	bne	11614 <tcgetattr@plt+0x480>
   114e4:	ldr	r2, [r4, #32]
   114e8:	ldr	r3, [r4, #28]
   114ec:	ldr	r1, [pc, #1960]	; 11c9c <tcgetattr@plt+0xb08>
   114f0:	str	r2, [sp, #4]
   114f4:	str	r3, [sp]
   114f8:	mov	r0, #1
   114fc:	ldr	r3, [r4, #24]
   11500:	ldr	r2, [r4, #20]
   11504:	bl	110e0 <__printf_chk@plt>
   11508:	ldr	r8, [pc, #1936]	; 11ca0 <tcgetattr@plt+0xb0c>
   1150c:	mov	r5, #1
   11510:	add	r3, r6, r7
   11514:	mov	r1, r8
   11518:	ldrb	r2, [r3, #17]
   1151c:	add	r7, r7, #1
   11520:	mov	r0, r5
   11524:	bl	110e0 <__printf_chk@plt>
   11528:	cmp	r7, #32
   1152c:	bne	11510 <tcgetattr@plt+0x37c>
   11530:	ldr	r3, [pc, #1852]	; 11c74 <tcgetattr@plt+0xae0>
   11534:	ldr	r0, [r3]
   11538:	ldr	r3, [r0, #20]
   1153c:	ldr	r2, [r0, #24]
   11540:	cmp	r3, r2
   11544:	addcc	r1, r3, #1
   11548:	movcc	r2, #10
   1154c:	strcc	r1, [r0, #20]
   11550:	strbcc	r2, [r3]
   11554:	bcc	11424 <tcgetattr@plt+0x290>
   11558:	mov	r1, #10
   1155c:	bl	11128 <__overflow@plt>
   11560:	b	11424 <tcgetattr@plt+0x290>
   11564:	ldr	r3, [pc, #1848]	; 11ca4 <tcgetattr@plt+0xb10>
   11568:	mov	r2, r6
   1156c:	mov	r0, r9
   11570:	ldr	r1, [r3]
   11574:	bl	10fd8 <tcsetattr@plt>
   11578:	subs	r7, r0, #0
   1157c:	bne	11c14 <tcgetattr@plt+0xa80>
   11580:	add	r1, r4, #80	; 0x50
   11584:	bl	11194 <tcgetattr@plt>
   11588:	cmp	r0, #0
   1158c:	bne	11c14 <tcgetattr@plt+0xa80>
   11590:	mov	r2, #60	; 0x3c
   11594:	add	r1, r4, #80	; 0x50
   11598:	mov	r0, r6
   1159c:	bl	10f3c <memcmp@plt>
   115a0:	cmp	r0, #0
   115a4:	beq	11424 <tcgetattr@plt+0x290>
   115a8:	ldr	r3, [r4, #88]	; 0x58
   115ac:	ldrb	r2, [sp, #39]	; 0x27
   115b0:	bic	r3, r3, #268435456	; 0x10000000
   115b4:	bic	r3, r3, #983040	; 0xf0000
   115b8:	cmp	r2, #0
   115bc:	str	r3, [r4, #88]	; 0x58
   115c0:	bne	115dc <tcgetattr@plt+0x448>
   115c4:	add	r1, r4, #80	; 0x50
   115c8:	mov	r0, r6
   115cc:	mov	r2, #60	; 0x3c
   115d0:	bl	10f3c <memcmp@plt>
   115d4:	cmp	r0, #0
   115d8:	beq	11424 <tcgetattr@plt+0x290>
   115dc:	mov	r2, #5
   115e0:	ldr	r1, [pc, #1728]	; 11ca8 <tcgetattr@plt+0xb14>
   115e4:	mov	r0, #0
   115e8:	bl	10f54 <dcgettext@plt>
   115ec:	mov	r2, r5
   115f0:	mov	r1, #3
   115f4:	mov	r4, r0
   115f8:	mov	r0, #0
   115fc:	bl	1747c <tcgetattr@plt+0x62e8>
   11600:	mov	r2, r4
   11604:	mov	r1, #0
   11608:	mov	r3, r0
   1160c:	mov	r0, #1
   11610:	bl	10ffc <error@plt>
   11614:	mov	r1, #1
   11618:	ldr	r0, [pc, #1656]	; 11c98 <tcgetattr@plt+0xb04>
   1161c:	bl	11fc4 <tcgetattr@plt+0xe30>
   11620:	ldrb	r1, [r4, #36]	; 0x24
   11624:	ldr	r0, [pc, #1664]	; 11cac <tcgetattr@plt+0xb18>
   11628:	bl	11ebc <tcgetattr@plt+0xd28>
   1162c:	ldr	sl, [pc, #1600]	; 11c74 <tcgetattr@plt+0xae0>
   11630:	ldr	r0, [sl]
   11634:	ldr	r3, [r0, #20]
   11638:	ldr	r2, [r0, #24]
   1163c:	cmp	r3, r2
   11640:	addcc	r1, r3, #1
   11644:	movcc	r2, #10
   11648:	strcc	r1, [r0, #20]
   1164c:	strbcc	r2, [r3]
   11650:	bcs	11b70 <tcgetattr@plt+0x9dc>
   11654:	mov	r3, #0
   11658:	str	r3, [r4]
   1165c:	mov	r3, #1
   11660:	ldr	fp, [pc, #1608]	; 11cb0 <tcgetattr@plt+0xb1c>
   11664:	str	r3, [sp, #16]
   11668:	ldr	r6, [pc, #1604]	; 11cb4 <tcgetattr@plt+0xb20>
   1166c:	ldr	r9, [pc, #1604]	; 11cb8 <tcgetattr@plt+0xb24>
   11670:	b	11688 <tcgetattr@plt+0x4f4>
   11674:	mov	r1, r5
   11678:	ldr	r0, [pc, #1596]	; 11cbc <tcgetattr@plt+0xb28>
   1167c:	bl	11ebc <tcgetattr@plt+0xd28>
   11680:	str	r8, [sp, #16]
   11684:	add	fp, fp, #12
   11688:	ldr	r5, [fp]
   1168c:	mov	r1, r6
   11690:	mov	r0, r5
   11694:	bl	10edc <strcmp@plt>
   11698:	cmp	r0, #0
   1169c:	beq	1190c <tcgetattr@plt+0x778>
   116a0:	ldr	r3, [fp, #8]
   116a4:	ldrb	r2, [fp, #4]
   116a8:	add	r3, r4, r3
   116ac:	ldrb	r7, [r3, #37]	; 0x25
   116b0:	cmp	r2, r7
   116b4:	beq	11684 <tcgetattr@plt+0x4f0>
   116b8:	mov	r1, r9
   116bc:	mov	r0, r5
   116c0:	bl	10edc <strcmp@plt>
   116c4:	cmp	r0, #0
   116c8:	beq	11684 <tcgetattr@plt+0x4f0>
   116cc:	cmp	r7, #0
   116d0:	ldreq	r2, [pc, #1512]	; 11cc0 <tcgetattr@plt+0xb2c>
   116d4:	beq	11674 <tcgetattr@plt+0x4e0>
   116d8:	mov	r0, r7
   116dc:	bl	121b4 <tcgetattr@plt+0x1020>
   116e0:	mov	r2, r0
   116e4:	b	11674 <tcgetattr@plt+0x4e0>
   116e8:	ldr	r6, [sp, #16]
   116ec:	ldr	r0, [pc, #1444]	; 11c98 <tcgetattr@plt+0xb04>
   116f0:	mov	r1, r6
   116f4:	bl	11fc4 <tcgetattr@plt+0xe30>
   116f8:	mov	r1, r5
   116fc:	mov	r0, r6
   11700:	bl	12354 <tcgetattr@plt+0x11c0>
   11704:	ldrb	r1, [r4, #36]	; 0x24
   11708:	ldr	r0, [pc, #1436]	; 11cac <tcgetattr@plt+0xb18>
   1170c:	bl	11ebc <tcgetattr@plt+0xd28>
   11710:	ldr	sl, [pc, #1372]	; 11c74 <tcgetattr@plt+0xae0>
   11714:	ldr	r0, [sl]
   11718:	ldr	r3, [r0, #20]
   1171c:	ldr	r2, [r0, #24]
   11720:	cmp	r3, r2
   11724:	addcc	r1, r3, #1
   11728:	movcc	r2, #10
   1172c:	strcc	r1, [r0, #20]
   11730:	strbcc	r2, [r3]
   11734:	bcs	11b58 <tcgetattr@plt+0x9c4>
   11738:	mov	r5, #0
   1173c:	str	r5, [r4]
   11740:	ldr	r7, [pc, #1384]	; 11cb0 <tcgetattr@plt+0xb1c>
   11744:	ldr	r8, [pc, #1384]	; 11cb4 <tcgetattr@plt+0xb20>
   11748:	ldr	r9, [pc, #1392]	; 11cc0 <tcgetattr@plt+0xb2c>
   1174c:	b	11760 <tcgetattr@plt+0x5cc>
   11750:	mov	r1, r6
   11754:	ldr	r0, [pc, #1376]	; 11cbc <tcgetattr@plt+0xb28>
   11758:	bl	11ebc <tcgetattr@plt+0xd28>
   1175c:	add	r5, r5, #12
   11760:	ldr	r6, [r5, r7]
   11764:	mov	r1, r8
   11768:	mov	r0, r6
   1176c:	bl	10edc <strcmp@plt>
   11770:	cmp	r0, #0
   11774:	beq	117b4 <tcgetattr@plt+0x620>
   11778:	ldr	r1, [pc, #1336]	; 11cb8 <tcgetattr@plt+0xb24>
   1177c:	mov	r0, r6
   11780:	bl	10edc <strcmp@plt>
   11784:	cmp	r0, #0
   11788:	beq	1175c <tcgetattr@plt+0x5c8>
   1178c:	add	r3, r7, r5
   11790:	ldr	r3, [r3, #8]
   11794:	add	r3, r4, r3
   11798:	ldrb	r0, [r3, #37]	; 0x25
   1179c:	cmp	r0, #0
   117a0:	moveq	r2, r9
   117a4:	beq	11750 <tcgetattr@plt+0x5bc>
   117a8:	bl	121b4 <tcgetattr@plt+0x1020>
   117ac:	mov	r2, r0
   117b0:	b	11750 <tcgetattr@plt+0x5bc>
   117b4:	ldrb	r2, [r4, #42]	; 0x2a
   117b8:	ldrb	r1, [r4, #43]	; 0x2b
   117bc:	ldr	r0, [pc, #1280]	; 11cc4 <tcgetattr@plt+0xb30>
   117c0:	bl	11ebc <tcgetattr@plt+0xd28>
   117c4:	ldr	r3, [r4]
   117c8:	cmp	r3, #0
   117cc:	beq	117f4 <tcgetattr@plt+0x660>
   117d0:	ldr	r0, [sl]
   117d4:	ldr	r3, [r0, #20]
   117d8:	ldr	r2, [r0, #24]
   117dc:	cmp	r3, r2
   117e0:	addcc	r1, r3, #1
   117e4:	movcc	r2, #10
   117e8:	strcc	r1, [r0, #20]
   117ec:	strbcc	r2, [r3]
   117f0:	bcs	11b64 <tcgetattr@plt+0x9d0>
   117f4:	ldr	r6, [pc, #1180]	; 11c98 <tcgetattr@plt+0xb04>
   117f8:	ldr	r7, [pc, #1224]	; 11cc8 <tcgetattr@plt+0xb34>
   117fc:	ldr	r8, [pc, #1224]	; 11ccc <tcgetattr@plt+0xb38>
   11800:	add	fp, r6, #8
   11804:	add	r9, r6, #4
   11808:	mov	r5, #0
   1180c:	str	r5, [r4]
   11810:	ldr	r3, [r7]
   11814:	cmp	r3, #0
   11818:	beq	11aa0 <tcgetattr@plt+0x90c>
   1181c:	ldrb	r3, [r7, #8]
   11820:	tst	r3, #8
   11824:	bne	118e8 <tcgetattr@plt+0x754>
   11828:	ldr	r3, [r7, #4]
   1182c:	cmp	r3, r5
   11830:	beq	11868 <tcgetattr@plt+0x6d4>
   11834:	ldr	r0, [sl]
   11838:	ldr	r2, [r0, #20]
   1183c:	ldr	r1, [r0, #24]
   11840:	cmp	r2, r1
   11844:	addcc	ip, r2, #1
   11848:	movcc	r1, #10
   1184c:	strcc	ip, [r0, #20]
   11850:	strbcc	r1, [r2]
   11854:	bcs	11af4 <tcgetattr@plt+0x960>
   11858:	mov	r5, r3
   1185c:	ldr	r3, [r7, #4]
   11860:	mov	r2, #0
   11864:	str	r2, [r4]
   11868:	cmp	r3, #4
   1186c:	ldrls	pc, [pc, r3, lsl #2]
   11870:	b	11908 <tcgetattr@plt+0x774>
   11874:	andeq	r1, r1, r0, lsl #18
   11878:	strdeq	r1, [r1], -r8
   1187c:	strdeq	r1, [r1], -r0
   11880:	andeq	r1, r1, r8, lsr #17
   11884:	andeq	r1, r1, r8, lsl #17
   11888:	ldr	r3, [r7, #16]
   1188c:	cmp	r3, #0
   11890:	beq	118bc <tcgetattr@plt+0x728>
   11894:	ldr	r3, [pc, #1076]	; 11cd0 <tcgetattr@plt+0xb3c>
   11898:	ldr	r2, [pc, #1076]	; 11cd4 <tcgetattr@plt+0xb40>
   1189c:	ldr	r1, [pc, #1076]	; 11cd8 <tcgetattr@plt+0xb44>
   118a0:	ldr	r0, [pc, #1076]	; 11cdc <tcgetattr@plt+0xb48>
   118a4:	bl	11188 <__assert_fail@plt>
   118a8:	ldr	r3, [pc, #1072]	; 11ce0 <tcgetattr@plt+0xb4c>
   118ac:	ldr	r2, [r7, #16]
   118b0:	cmp	r2, #0
   118b4:	ldrne	r1, [r7, #12]
   118b8:	bne	118cc <tcgetattr@plt+0x738>
   118bc:	ldr	r1, [r7, #12]
   118c0:	cmp	r3, #0
   118c4:	mov	r2, r1
   118c8:	beq	11894 <tcgetattr@plt+0x700>
   118cc:	ldr	r3, [r3]
   118d0:	and	r2, r2, r3
   118d4:	cmp	r2, r1
   118d8:	beq	11ad0 <tcgetattr@plt+0x93c>
   118dc:	ldrb	r3, [r7, #8]
   118e0:	tst	r3, #4
   118e4:	bne	11a88 <tcgetattr@plt+0x8f4>
   118e8:	add	r7, r7, #20
   118ec:	b	11810 <tcgetattr@plt+0x67c>
   118f0:	mov	r3, r9
   118f4:	b	118ac <tcgetattr@plt+0x718>
   118f8:	mov	r3, r6
   118fc:	b	118ac <tcgetattr@plt+0x718>
   11900:	mov	r3, fp
   11904:	b	118ac <tcgetattr@plt+0x718>
   11908:	bl	11170 <abort@plt>
   1190c:	ldr	r3, [r4, #32]
   11910:	tst	r3, #2
   11914:	beq	11ae0 <tcgetattr@plt+0x94c>
   11918:	ldr	r3, [sp, #16]
   1191c:	cmp	r3, #0
   11920:	bne	11948 <tcgetattr@plt+0x7b4>
   11924:	ldr	r0, [sl]
   11928:	ldr	r3, [r0, #20]
   1192c:	ldr	r2, [r0, #24]
   11930:	cmp	r3, r2
   11934:	addcc	r1, r3, #1
   11938:	movcc	r2, #10
   1193c:	strcc	r1, [r0, #20]
   11940:	strbcc	r2, [r3]
   11944:	bcs	11b7c <tcgetattr@plt+0x9e8>
   11948:	ldr	r6, [pc, #840]	; 11c98 <tcgetattr@plt+0xb04>
   1194c:	ldr	r7, [pc, #884]	; 11cc8 <tcgetattr@plt+0xb34>
   11950:	ldr	fp, [pc, #884]	; 11ccc <tcgetattr@plt+0xb38>
   11954:	add	r9, r6, #12
   11958:	mov	r0, #1
   1195c:	mov	r5, #0
   11960:	str	r5, [r4]
   11964:	ldr	r3, [r7]
   11968:	cmp	r3, #0
   1196c:	beq	11a98 <tcgetattr@plt+0x904>
   11970:	ldrb	r3, [r7, #8]
   11974:	tst	r3, #8
   11978:	bne	11a4c <tcgetattr@plt+0x8b8>
   1197c:	ldr	r3, [r7, #4]
   11980:	cmp	r3, r5
   11984:	beq	119c8 <tcgetattr@plt+0x834>
   11988:	cmp	r0, #0
   1198c:	bne	119c0 <tcgetattr@plt+0x82c>
   11990:	ldr	r0, [sl]
   11994:	ldr	r3, [r0, #20]
   11998:	ldr	r2, [r0, #24]
   1199c:	cmp	r3, r2
   119a0:	addcc	r1, r3, #1
   119a4:	movcc	r2, #10
   119a8:	strcc	r1, [r0, #20]
   119ac:	strbcc	r2, [r3]
   119b0:	bcs	11b1c <tcgetattr@plt+0x988>
   119b4:	ldr	r3, [r7, #4]
   119b8:	mov	r2, #0
   119bc:	str	r2, [r4]
   119c0:	mov	r5, r3
   119c4:	mov	r0, #1
   119c8:	cmp	r3, #4
   119cc:	ldrls	pc, [pc, r3, lsl #2]
   119d0:	b	11908 <tcgetattr@plt+0x774>
   119d4:	andeq	r1, r1, ip, asr sl
   119d8:	andeq	r1, r1, r4, asr sl
   119dc:	andeq	r1, r1, r4, ror #20
   119e0:	andeq	r1, r1, r8, lsl #20
   119e4:	andeq	r1, r1, r8, ror #19
   119e8:	ldr	r3, [r7, #16]
   119ec:	cmp	r3, #0
   119f0:	beq	11a1c <tcgetattr@plt+0x888>
   119f4:	ldr	r3, [pc, #744]	; 11ce4 <tcgetattr@plt+0xb50>
   119f8:	ldr	r2, [pc, #744]	; 11ce8 <tcgetattr@plt+0xb54>
   119fc:	ldr	r1, [pc, #724]	; 11cd8 <tcgetattr@plt+0xb44>
   11a00:	ldr	r0, [pc, #724]	; 11cdc <tcgetattr@plt+0xb48>
   11a04:	bl	11188 <__assert_fail@plt>
   11a08:	mov	r3, r9
   11a0c:	ldr	r2, [r7, #16]
   11a10:	cmp	r2, #0
   11a14:	ldrne	r1, [r7, #12]
   11a18:	bne	11a2c <tcgetattr@plt+0x898>
   11a1c:	ldr	r1, [r7, #12]
   11a20:	cmp	r3, #0
   11a24:	mov	r2, r1
   11a28:	beq	119f4 <tcgetattr@plt+0x860>
   11a2c:	ldr	r3, [r3]
   11a30:	and	r2, r2, r3
   11a34:	cmp	r2, r1
   11a38:	ldrb	r3, [r7, #8]
   11a3c:	beq	11a6c <tcgetattr@plt+0x8d8>
   11a40:	and	r3, r3, #5
   11a44:	cmp	r3, #5
   11a48:	beq	11b08 <tcgetattr@plt+0x974>
   11a4c:	add	r7, r7, #20
   11a50:	b	11964 <tcgetattr@plt+0x7d0>
   11a54:	mov	r3, r6
   11a58:	b	11a0c <tcgetattr@plt+0x878>
   11a5c:	ldr	r3, [pc, #648]	; 11cec <tcgetattr@plt+0xb58>
   11a60:	b	11a0c <tcgetattr@plt+0x878>
   11a64:	ldr	r3, [pc, #644]	; 11cf0 <tcgetattr@plt+0xb5c>
   11a68:	b	11a0c <tcgetattr@plt+0x878>
   11a6c:	tst	r3, #2
   11a70:	beq	11a4c <tcgetattr@plt+0x8b8>
   11a74:	ldr	r0, [pc, #632]	; 11cf4 <tcgetattr@plt+0xb60>
   11a78:	ldr	r1, [r7]
   11a7c:	bl	11ebc <tcgetattr@plt+0xd28>
   11a80:	mov	r0, r8
   11a84:	b	11a4c <tcgetattr@plt+0x8b8>
   11a88:	ldr	r1, [r7]
   11a8c:	mov	r0, r8
   11a90:	bl	11ebc <tcgetattr@plt+0xd28>
   11a94:	b	118e8 <tcgetattr@plt+0x754>
   11a98:	cmp	r0, #0
   11a9c:	bne	11ac4 <tcgetattr@plt+0x930>
   11aa0:	ldr	r0, [sl]
   11aa4:	ldr	r3, [r0, #20]
   11aa8:	ldr	r2, [r0, #24]
   11aac:	cmp	r3, r2
   11ab0:	addcc	r1, r3, #1
   11ab4:	movcc	r2, #10
   11ab8:	strcc	r1, [r0, #20]
   11abc:	strbcc	r2, [r3]
   11ac0:	bcs	11c40 <tcgetattr@plt+0xaac>
   11ac4:	mov	r3, #0
   11ac8:	str	r3, [r4]
   11acc:	b	11424 <tcgetattr@plt+0x290>
   11ad0:	ldr	r1, [r7]
   11ad4:	ldr	r0, [pc, #536]	; 11cf4 <tcgetattr@plt+0xb60>
   11ad8:	bl	11ebc <tcgetattr@plt+0xd28>
   11adc:	b	118e8 <tcgetattr@plt+0x754>
   11ae0:	ldrb	r2, [r4, #42]	; 0x2a
   11ae4:	ldrb	r1, [r4, #43]	; 0x2b
   11ae8:	ldr	r0, [pc, #520]	; 11cf8 <tcgetattr@plt+0xb64>
   11aec:	bl	11ebc <tcgetattr@plt+0xd28>
   11af0:	b	11948 <tcgetattr@plt+0x7b4>
   11af4:	mov	r1, #10
   11af8:	str	r3, [sp, #16]
   11afc:	bl	11128 <__overflow@plt>
   11b00:	ldr	r3, [sp, #16]
   11b04:	b	11858 <tcgetattr@plt+0x6c4>
   11b08:	mov	r0, fp
   11b0c:	ldr	r1, [r7]
   11b10:	bl	11ebc <tcgetattr@plt+0xd28>
   11b14:	mov	r0, r8
   11b18:	b	11a4c <tcgetattr@plt+0x8b8>
   11b1c:	mov	r1, #10
   11b20:	bl	11128 <__overflow@plt>
   11b24:	b	119b4 <tcgetattr@plt+0x820>
   11b28:	ldr	r1, [pc, #352]	; 11c90 <tcgetattr@plt+0xafc>
   11b2c:	add	r2, sp, #38	; 0x26
   11b30:	add	r3, sp, #39	; 0x27
   11b34:	str	r1, [sp]
   11b38:	str	r2, [sp, #8]
   11b3c:	str	r3, [sp, #4]
   11b40:	mov	r1, r0
   11b44:	ldr	r3, [sp, #28]
   11b48:	mov	r2, r7
   11b4c:	mov	r0, #1
   11b50:	bl	13074 <tcgetattr@plt+0x1ee0>
   11b54:	b	113b8 <tcgetattr@plt+0x224>
   11b58:	mov	r1, #10
   11b5c:	bl	11128 <__overflow@plt>
   11b60:	b	11738 <tcgetattr@plt+0x5a4>
   11b64:	mov	r1, #10
   11b68:	bl	11128 <__overflow@plt>
   11b6c:	b	117f4 <tcgetattr@plt+0x660>
   11b70:	mov	r1, #10
   11b74:	bl	11128 <__overflow@plt>
   11b78:	b	11654 <tcgetattr@plt+0x4c0>
   11b7c:	mov	r1, #10
   11b80:	bl	11128 <__overflow@plt>
   11b84:	b	11948 <tcgetattr@plt+0x7b4>
   11b88:	bl	110b0 <__errno_location@plt>
   11b8c:	mov	r2, #5
   11b90:	ldr	r1, [pc, #356]	; 11cfc <tcgetattr@plt+0xb68>
   11b94:	ldr	r4, [r0]
   11b98:	mov	r0, #0
   11b9c:	bl	10f54 <dcgettext@plt>
   11ba0:	mov	r2, r5
   11ba4:	mov	r1, #3
   11ba8:	mov	r6, r0
   11bac:	mov	r0, #0
   11bb0:	bl	1747c <tcgetattr@plt+0x62e8>
   11bb4:	mov	r2, r6
   11bb8:	mov	r1, r4
   11bbc:	mov	r3, r0
   11bc0:	mov	r0, #1
   11bc4:	bl	10ffc <error@plt>
   11bc8:	mov	r2, #5
   11bcc:	ldr	r1, [pc, #300]	; 11d00 <tcgetattr@plt+0xb6c>
   11bd0:	mov	r0, r9
   11bd4:	bl	10f54 <dcgettext@plt>
   11bd8:	mov	r1, r9
   11bdc:	mov	r2, r0
   11be0:	mov	r0, #1
   11be4:	bl	10ffc <error@plt>
   11be8:	ldr	r1, [pc, #276]	; 11d04 <tcgetattr@plt+0xb70>
   11bec:	mov	r2, #5
   11bf0:	mov	r0, r6
   11bf4:	bl	10f54 <dcgettext@plt>
   11bf8:	mov	r1, r6
   11bfc:	mov	r2, r0
   11c00:	mov	r0, #1
   11c04:	bl	10ffc <error@plt>
   11c08:	mov	r2, #5
   11c0c:	ldr	r1, [pc, #244]	; 11d08 <tcgetattr@plt+0xb74>
   11c10:	b	11bf0 <tcgetattr@plt+0xa5c>
   11c14:	bl	110b0 <__errno_location@plt>
   11c18:	mov	r2, r5
   11c1c:	mov	r1, #3
   11c20:	ldr	r4, [r0]
   11c24:	mov	r0, #0
   11c28:	bl	1747c <tcgetattr@plt+0x62e8>
   11c2c:	mov	r1, r4
   11c30:	ldr	r2, [pc, #188]	; 11cf4 <tcgetattr@plt+0xb60>
   11c34:	mov	r3, r0
   11c38:	mov	r0, #1
   11c3c:	bl	10ffc <error@plt>
   11c40:	mov	r1, #10
   11c44:	bl	11128 <__overflow@plt>
   11c48:	b	11ac4 <tcgetattr@plt+0x930>
   11c4c:	andeq	sp, r1, r4, asr r7
   11c50:	andeq	lr, r1, r0, asr r5
   11c54:	andeq	lr, r1, r4, ror #6
   11c58:	andeq	r4, r1, r0, lsr r1
   11c5c:	andeq	r0, r3, r8, ror r1
   11c60:	andeq	ip, r1, r4, asr #4
   11c64:	andeq	lr, r1, r4, lsr #11
   11c68:	andeq	r0, r3, r8, ror #2
   11c6c:	muleq	r1, ip, r5
   11c70:	andeq	lr, r1, ip, lsl r4
   11c74:	andeq	r0, r3, r4, ror r1
   11c78:	andeq	r0, r3, r4, lsl r1
   11c7c:	andeq	lr, r1, ip, lsl #11
   11c80:	andeq	ip, r1, r4, ror r3
   11c84:	andeq	lr, r1, r0, ror #6
   11c88:	andeq	r0, r3, r0, lsl #3
   11c8c:	andeq	r0, r3, r8, lsl #3
   11c90:	andeq	r0, r3, r4, lsl r2
   11c94:	andeq	lr, r1, r4, lsr r6
   11c98:	muleq	r3, ip, r1
   11c9c:	andeq	lr, r1, r0, asr #13
   11ca0:	ldrdeq	lr, [r1], -r0
   11ca4:	andeq	r0, r3, r0, lsl r1
   11ca8:	ldrdeq	lr, [r1], -r8
   11cac:	andeq	lr, r1, ip, ror #12
   11cb0:	andeq	ip, r1, r8, asr r1
   11cb4:	ldrdeq	lr, [r1], -r4
   11cb8:	andeq	lr, r1, r8, ror r6
   11cbc:	andeq	lr, r1, r0, lsl #13
   11cc0:	andeq	lr, r1, r8, asr #10
   11cc4:	andeq	lr, r1, r8, lsr #13
   11cc8:	andeq	fp, r1, r0, asr sl
   11ccc:	andeq	lr, r1, r4, lsr #13
   11cd0:			; <UNDEFINED> instruction: 0x0001c2b8
   11cd4:	strdeq	r0, [r0], -r5
   11cd8:	andeq	lr, r1, r8, asr #8
   11cdc:	andeq	lr, r1, r4, asr r4
   11ce0:	andeq	r0, r3, r8, lsr #3
   11ce4:	andeq	ip, r1, r8, lsr #5
   11ce8:	andeq	r0, r0, r1, lsr #15
   11cec:	andeq	r0, r3, r4, lsr #3
   11cf0:	andeq	r0, r3, r0, lsr #3
   11cf4:	strdeq	lr, [r1], -ip
   11cf8:	andeq	lr, r1, ip, lsl #13
   11cfc:	andeq	lr, r1, r4, asr #12
   11d00:	strdeq	lr, [r1], -ip
   11d04:	andeq	lr, r1, ip, lsr #11
   11d08:	andeq	lr, r1, r8, ror #10
   11d0c:	mov	fp, #0
   11d10:	mov	lr, #0
   11d14:	pop	{r1}		; (ldr r1, [sp], #4)
   11d18:	mov	r2, sp
   11d1c:	push	{r2}		; (str r2, [sp, #-4]!)
   11d20:	push	{r0}		; (str r0, [sp, #-4]!)
   11d24:	ldr	ip, [pc, #16]	; 11d3c <tcgetattr@plt+0xba8>
   11d28:	push	{ip}		; (str ip, [sp, #-4]!)
   11d2c:	ldr	r0, [pc, #12]	; 11d40 <tcgetattr@plt+0xbac>
   11d30:	ldr	r3, [pc, #12]	; 11d44 <tcgetattr@plt+0xbb0>
   11d34:	bl	1102c <__libc_start_main@plt>
   11d38:	bl	11170 <abort@plt>
   11d3c:	andeq	fp, r1, ip, asr #16
   11d40:	andeq	r1, r1, r0, lsr #3
   11d44:	andeq	fp, r1, ip, ror #15
   11d48:	ldr	r3, [pc, #20]	; 11d64 <tcgetattr@plt+0xbd0>
   11d4c:	ldr	r2, [pc, #20]	; 11d68 <tcgetattr@plt+0xbd4>
   11d50:	add	r3, pc, r3
   11d54:	ldr	r2, [r3, r2]
   11d58:	cmp	r2, #0
   11d5c:	bxeq	lr
   11d60:	b	11044 <__gmon_start__@plt>
   11d64:	andeq	lr, r1, r8, lsr #5
   11d68:	andeq	r0, r0, r4, lsl #2
   11d6c:	ldr	r3, [pc, #28]	; 11d90 <tcgetattr@plt+0xbfc>
   11d70:	ldr	r0, [pc, #28]	; 11d94 <tcgetattr@plt+0xc00>
   11d74:	sub	r3, r3, r0
   11d78:	cmp	r3, #6
   11d7c:	bxls	lr
   11d80:	ldr	r3, [pc, #16]	; 11d98 <tcgetattr@plt+0xc04>
   11d84:	cmp	r3, #0
   11d88:	bxeq	lr
   11d8c:	bx	r3
   11d90:	andeq	r0, r3, pc, asr r1
   11d94:	andeq	r0, r3, ip, asr r1
   11d98:	andeq	r0, r0, r0
   11d9c:	ldr	r1, [pc, #36]	; 11dc8 <tcgetattr@plt+0xc34>
   11da0:	ldr	r0, [pc, #36]	; 11dcc <tcgetattr@plt+0xc38>
   11da4:	sub	r1, r1, r0
   11da8:	asr	r1, r1, #2
   11dac:	add	r1, r1, r1, lsr #31
   11db0:	asrs	r1, r1, #1
   11db4:	bxeq	lr
   11db8:	ldr	r3, [pc, #16]	; 11dd0 <tcgetattr@plt+0xc3c>
   11dbc:	cmp	r3, #0
   11dc0:	bxeq	lr
   11dc4:	bx	r3
   11dc8:	andeq	r0, r3, ip, asr r1
   11dcc:	andeq	r0, r3, ip, asr r1
   11dd0:	andeq	r0, r0, r0
   11dd4:	push	{r4, lr}
   11dd8:	ldr	r4, [pc, #24]	; 11df8 <tcgetattr@plt+0xc64>
   11ddc:	ldrb	r3, [r4]
   11de0:	cmp	r3, #0
   11de4:	popne	{r4, pc}
   11de8:	bl	11d6c <tcgetattr@plt+0xbd8>
   11dec:	mov	r3, #1
   11df0:	strb	r3, [r4]
   11df4:	pop	{r4, pc}
   11df8:	andeq	r0, r3, r4, lsl #3
   11dfc:	ldr	r0, [pc, #40]	; 11e2c <tcgetattr@plt+0xc98>
   11e00:	ldr	r3, [r0]
   11e04:	cmp	r3, #0
   11e08:	bne	11e10 <tcgetattr@plt+0xc7c>
   11e0c:	b	11d9c <tcgetattr@plt+0xc08>
   11e10:	ldr	r3, [pc, #24]	; 11e30 <tcgetattr@plt+0xc9c>
   11e14:	cmp	r3, #0
   11e18:	beq	11e0c <tcgetattr@plt+0xc78>
   11e1c:	push	{r4, lr}
   11e20:	blx	r3
   11e24:	pop	{r4, lr}
   11e28:	b	11d9c <tcgetattr@plt+0xc08>
   11e2c:	andeq	pc, r2, r4, lsl pc	; <UNPREDICTABLE>
   11e30:	andeq	r0, r0, r0
   11e34:	push	{lr}		; (str lr, [sp, #-4]!)
   11e38:	sub	sp, sp, #28
   11e3c:	add	r2, sp, #16
   11e40:	ldr	r1, [pc, #104]	; 11eb0 <tcgetattr@plt+0xd1c>
   11e44:	mov	r0, #1
   11e48:	bl	10fb4 <ioctl@plt>
   11e4c:	cmp	r0, #0
   11e50:	bne	11e60 <tcgetattr@plt+0xccc>
   11e54:	ldrh	r0, [sp, #18]
   11e58:	cmp	r0, #0
   11e5c:	bne	11e94 <tcgetattr@plt+0xd00>
   11e60:	ldr	r0, [pc, #76]	; 11eb4 <tcgetattr@plt+0xd20>
   11e64:	bl	11014 <getenv@plt>
   11e68:	cmp	r0, #0
   11e6c:	beq	11e90 <tcgetattr@plt+0xcfc>
   11e70:	ldr	r3, [pc, #64]	; 11eb8 <tcgetattr@plt+0xd24>
   11e74:	mov	r2, #0
   11e78:	str	r3, [sp]
   11e7c:	mov	r1, r2
   11e80:	add	r3, sp, #12
   11e84:	bl	1982c <tcgetattr@plt+0x8698>
   11e88:	cmp	r0, #0
   11e8c:	beq	11e9c <tcgetattr@plt+0xd08>
   11e90:	mov	r0, #80	; 0x50
   11e94:	add	sp, sp, #28
   11e98:	pop	{pc}		; (ldr pc, [sp], #4)
   11e9c:	ldr	r0, [sp, #12]
   11ea0:	cmp	r0, #0
   11ea4:	ble	11e90 <tcgetattr@plt+0xcfc>
   11ea8:	add	sp, sp, #28
   11eac:	pop	{pc}		; (ldr pc, [sp], #4)
   11eb0:	andeq	r5, r0, r3, lsl r4
   11eb4:	andeq	ip, r1, r4, asr #5
   11eb8:	andeq	sp, r1, r4, asr r7
   11ebc:	push	{r0, r1, r2, r3}
   11ec0:	mov	r1, #1
   11ec4:	push	{r4, r5, r6, lr}
   11ec8:	sub	sp, sp, #8
   11ecc:	add	ip, sp, #28
   11ed0:	mov	r3, ip
   11ed4:	ldr	r2, [sp, #24]
   11ed8:	add	r0, sp, #4
   11edc:	str	ip, [sp]
   11ee0:	bl	110c8 <__vasprintf_chk@plt>
   11ee4:	subs	r5, r0, #0
   11ee8:	blt	11fb8 <tcgetattr@plt+0xe24>
   11eec:	ldr	r4, [pc, #200]	; 11fbc <tcgetattr@plt+0xe28>
   11ef0:	ldr	r3, [r4]
   11ef4:	cmp	r3, #0
   11ef8:	ldrle	r6, [pc, #192]	; 11fc0 <tcgetattr@plt+0xe2c>
   11efc:	ble	11f40 <tcgetattr@plt+0xdac>
   11f00:	ldr	r2, [r4, #4]
   11f04:	ldr	r6, [pc, #180]	; 11fc0 <tcgetattr@plt+0xe2c>
   11f08:	sub	r2, r2, r3
   11f0c:	cmp	r2, r5
   11f10:	ldr	r0, [r6]
   11f14:	bge	11f70 <tcgetattr@plt+0xddc>
   11f18:	ldr	r3, [r0, #20]
   11f1c:	ldr	r2, [r0, #24]
   11f20:	cmp	r3, r2
   11f24:	addcc	r1, r3, #1
   11f28:	movcc	r2, #10
   11f2c:	strcc	r1, [r0, #20]
   11f30:	strbcc	r2, [r3]
   11f34:	bcs	11fac <tcgetattr@plt+0xe18>
   11f38:	mov	r3, #0
   11f3c:	str	r3, [r4]
   11f40:	ldr	r1, [r6]
   11f44:	ldr	r0, [sp, #4]
   11f48:	bl	10ec4 <fputs_unlocked@plt>
   11f4c:	ldr	r0, [sp, #4]
   11f50:	bl	1444c <tcgetattr@plt+0x32b8>
   11f54:	ldr	r0, [r4]
   11f58:	add	r0, r0, r5
   11f5c:	str	r0, [r4]
   11f60:	add	sp, sp, #8
   11f64:	pop	{r4, r5, r6, lr}
   11f68:	add	sp, sp, #16
   11f6c:	bx	lr
   11f70:	ldr	r2, [r0, #20]
   11f74:	ldr	r1, [r0, #24]
   11f78:	cmp	r2, r1
   11f7c:	addcc	ip, r2, #1
   11f80:	movcc	r1, #32
   11f84:	strcc	ip, [r0, #20]
   11f88:	strbcc	r1, [r2]
   11f8c:	bcs	11f9c <tcgetattr@plt+0xe08>
   11f90:	add	r3, r3, #1
   11f94:	str	r3, [r4]
   11f98:	b	11f40 <tcgetattr@plt+0xdac>
   11f9c:	mov	r1, #32
   11fa0:	bl	11128 <__overflow@plt>
   11fa4:	ldr	r3, [r4]
   11fa8:	b	11f90 <tcgetattr@plt+0xdfc>
   11fac:	mov	r1, #10
   11fb0:	bl	11128 <__overflow@plt>
   11fb4:	b	11f38 <tcgetattr@plt+0xda4>
   11fb8:	bl	19574 <tcgetattr@plt+0x83e0>
   11fbc:	andeq	r0, r3, r8, lsl #3
   11fc0:	andeq	r0, r3, r4, ror r1
   11fc4:	push	{r4, r5, r6, r7, r8, lr}
   11fc8:	mov	r4, r1
   11fcc:	mov	r8, r0
   11fd0:	bl	10f60 <cfgetispeed@plt>
   11fd4:	cmp	r0, #0
   11fd8:	bne	1205c <tcgetattr@plt+0xec8>
   11fdc:	ldr	r3, [pc, #348]	; 12140 <tcgetattr@plt+0xfac>
   11fe0:	cmp	r4, #0
   11fe4:	mov	r0, r8
   11fe8:	ldr	r6, [pc, #340]	; 12144 <tcgetattr@plt+0xfb0>
   11fec:	moveq	r6, r3
   11ff0:	bl	110a4 <cfgetospeed@plt>
   11ff4:	cmp	r0, #0
   11ff8:	beq	12044 <tcgetattr@plt+0xeb0>
   11ffc:	ldr	r5, [pc, #324]	; 12148 <tcgetattr@plt+0xfb4>
   12000:	mov	r2, #0
   12004:	mov	r3, r5
   12008:	b	12018 <tcgetattr@plt+0xe84>
   1200c:	ldr	r1, [r3, #4]
   12010:	cmp	r0, r1
   12014:	beq	1204c <tcgetattr@plt+0xeb8>
   12018:	ldr	r1, [r3, #12]
   1201c:	add	r2, r2, #1
   12020:	cmp	r1, #0
   12024:	add	r3, r3, #12
   12028:	bne	1200c <tcgetattr@plt+0xe78>
   1202c:	mov	r0, r6
   12030:	bl	11ebc <tcgetattr@plt+0xd28>
   12034:	cmp	r4, #0
   12038:	ldreq	r3, [pc, #268]	; 1214c <tcgetattr@plt+0xfb8>
   1203c:	streq	r4, [r3]
   12040:	pop	{r4, r5, r6, r7, r8, pc}
   12044:	ldr	r5, [pc, #252]	; 12148 <tcgetattr@plt+0xfb4>
   12048:	mov	r2, r0
   1204c:	mov	r3, #12
   12050:	mla	r2, r3, r2, r5
   12054:	ldr	r1, [r2, #8]
   12058:	b	1202c <tcgetattr@plt+0xe98>
   1205c:	mov	r0, r8
   12060:	bl	10f60 <cfgetispeed@plt>
   12064:	mov	r5, r0
   12068:	mov	r0, r8
   1206c:	bl	110a4 <cfgetospeed@plt>
   12070:	cmp	r5, r0
   12074:	beq	11fdc <tcgetattr@plt+0xe48>
   12078:	ldr	r3, [pc, #208]	; 12150 <tcgetattr@plt+0xfbc>
   1207c:	cmp	r4, #0
   12080:	mov	r0, r8
   12084:	ldr	r6, [pc, #200]	; 12154 <tcgetattr@plt+0xfc0>
   12088:	moveq	r6, r3
   1208c:	bl	10f60 <cfgetispeed@plt>
   12090:	cmp	r0, #0
   12094:	movne	ip, #0
   12098:	ldrne	r5, [pc, #168]	; 12148 <tcgetattr@plt+0xfb4>
   1209c:	movne	r3, r5
   120a0:	bne	120b4 <tcgetattr@plt+0xf20>
   120a4:	b	12114 <tcgetattr@plt+0xf80>
   120a8:	ldr	r2, [r3, #4]
   120ac:	cmp	r0, r2
   120b0:	beq	1211c <tcgetattr@plt+0xf88>
   120b4:	ldr	r7, [r3, #12]
   120b8:	add	ip, ip, #1
   120bc:	cmp	r7, #0
   120c0:	add	r3, r3, #12
   120c4:	bne	120a8 <tcgetattr@plt+0xf14>
   120c8:	mov	r0, r8
   120cc:	bl	110a4 <cfgetospeed@plt>
   120d0:	cmp	r0, #0
   120d4:	movne	ip, #0
   120d8:	ldrne	r3, [pc, #104]	; 12148 <tcgetattr@plt+0xfb4>
   120dc:	bne	120f0 <tcgetattr@plt+0xf5c>
   120e0:	b	1212c <tcgetattr@plt+0xf98>
   120e4:	ldr	r2, [r3, #4]
   120e8:	cmp	r0, r2
   120ec:	beq	12130 <tcgetattr@plt+0xf9c>
   120f0:	ldr	r2, [r3, #12]
   120f4:	add	ip, ip, #1
   120f8:	cmp	r2, #0
   120fc:	add	r3, r3, #12
   12100:	bne	120e4 <tcgetattr@plt+0xf50>
   12104:	mov	r1, r7
   12108:	mov	r0, r6
   1210c:	bl	11ebc <tcgetattr@plt+0xd28>
   12110:	b	12034 <tcgetattr@plt+0xea0>
   12114:	ldr	r5, [pc, #44]	; 12148 <tcgetattr@plt+0xfb4>
   12118:	mov	ip, r0
   1211c:	mov	r3, #12
   12120:	mla	ip, r3, ip, r5
   12124:	ldr	r7, [ip, #8]
   12128:	b	120c8 <tcgetattr@plt+0xf34>
   1212c:	mov	ip, r0
   12130:	mov	r3, #12
   12134:	mla	ip, r3, ip, r5
   12138:	ldr	r2, [ip, #8]
   1213c:	b	12104 <tcgetattr@plt+0xf70>
   12140:	andeq	ip, r1, r4, lsl #6
   12144:	andeq	ip, r1, ip, asr #5
   12148:	andeq	fp, r1, r4, ror r8
   1214c:	andeq	r0, r3, r8, lsl #3
   12150:	andeq	ip, r1, r0, lsl #6
   12154:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   12158:	push	{r4, r5, lr}
   1215c:	mov	r2, #5
   12160:	sub	sp, sp, #28
   12164:	mov	r4, r0
   12168:	mov	r5, r1
   1216c:	mov	r0, #0
   12170:	ldr	r1, [pc, #52]	; 121ac <tcgetattr@plt+0x1018>
   12174:	bl	10f54 <dcgettext@plt>
   12178:	ldr	r3, [pc, #48]	; 121b0 <tcgetattr@plt+0x101c>
   1217c:	mov	r1, #0
   12180:	str	r3, [sp, #8]
   12184:	str	r5, [sp]
   12188:	str	r1, [sp, #16]
   1218c:	str	r1, [sp, #4]
   12190:	mov	r2, #0
   12194:	mov	r3, #0
   12198:	str	r0, [sp, #12]
   1219c:	mov	r0, r4
   121a0:	bl	195b4 <tcgetattr@plt+0x8420>
   121a4:	add	sp, sp, #28
   121a8:	pop	{r4, r5, pc}
   121ac:	andeq	ip, r1, ip, lsl #6
   121b0:	andeq	ip, r1, r8, lsr #6
   121b4:	cmp	r0, #31
   121b8:	bls	121d4 <tcgetattr@plt+0x1040>
   121bc:	cmp	r0, #126	; 0x7e
   121c0:	bhi	121fc <tcgetattr@plt+0x1068>
   121c4:	ldr	r2, [pc, #172]	; 12278 <tcgetattr@plt+0x10e4>
   121c8:	add	r3, r2, #9
   121cc:	strb	r0, [r2, #8]
   121d0:	b	121ec <tcgetattr@plt+0x1058>
   121d4:	ldr	r2, [pc, #156]	; 12278 <tcgetattr@plt+0x10e4>
   121d8:	add	r0, r0, #64	; 0x40
   121dc:	add	r3, r2, #10
   121e0:	mov	r1, #94	; 0x5e
   121e4:	strb	r0, [r2, #9]
   121e8:	strb	r1, [r2, #8]
   121ec:	mov	r2, #0
   121f0:	strb	r2, [r3]
   121f4:	ldr	r0, [pc, #128]	; 1227c <tcgetattr@plt+0x10e8>
   121f8:	bx	lr
   121fc:	cmp	r0, #127	; 0x7f
   12200:	ldr	r3, [pc, #112]	; 12278 <tcgetattr@plt+0x10e4>
   12204:	beq	12248 <tcgetattr@plt+0x10b4>
   12208:	mov	r1, #77	; 0x4d
   1220c:	mov	r2, #45	; 0x2d
   12210:	cmp	r0, #159	; 0x9f
   12214:	strb	r1, [r3, #8]
   12218:	strb	r2, [r3, #9]
   1221c:	bls	12260 <tcgetattr@plt+0x10cc>
   12220:	cmp	r0, #255	; 0xff
   12224:	subne	r0, r0, #128	; 0x80
   12228:	moveq	r1, #94	; 0x5e
   1222c:	moveq	r2, #63	; 0x3f
   12230:	strbne	r0, [r3, #10]
   12234:	strbeq	r1, [r3, #10]
   12238:	strbeq	r2, [r3, #11]
   1223c:	addne	r3, r3, #11
   12240:	addeq	r3, r3, #12
   12244:	b	121ec <tcgetattr@plt+0x1058>
   12248:	mov	r1, #94	; 0x5e
   1224c:	mov	r2, #63	; 0x3f
   12250:	strb	r1, [r3, #8]
   12254:	strb	r2, [r3, #9]
   12258:	add	r3, r3, #10
   1225c:	b	121ec <tcgetattr@plt+0x1058>
   12260:	sub	r0, r0, #64	; 0x40
   12264:	mov	r2, #94	; 0x5e
   12268:	strb	r0, [r3, #11]
   1226c:	strb	r2, [r3, #10]
   12270:	add	r3, r3, #12
   12274:	b	121ec <tcgetattr@plt+0x1058>
   12278:	andeq	r0, r3, r8, lsl #3
   1227c:	muleq	r3, r0, r1
   12280:	push	{r4, r5, r6, r7, lr}
   12284:	sub	sp, sp, #12
   12288:	mov	r5, r0
   1228c:	mov	r4, r1
   12290:	mov	r6, r2
   12294:	ldr	r1, [pc, #172]	; 12348 <tcgetattr@plt+0x11b4>
   12298:	mov	r2, sp
   1229c:	mov	r0, #0
   122a0:	bl	10fb4 <ioctl@plt>
   122a4:	cmp	r0, #0
   122a8:	beq	122c8 <tcgetattr@plt+0x1134>
   122ac:	bl	110b0 <__errno_location@plt>
   122b0:	ldr	r7, [r0]
   122b4:	cmp	r7, #22
   122b8:	moveq	r3, #0
   122bc:	streq	r3, [sp]
   122c0:	streq	r3, [sp, #4]
   122c4:	bne	122f8 <tcgetattr@plt+0x1164>
   122c8:	cmp	r5, #0
   122cc:	strhge	r5, [sp]
   122d0:	mov	r2, sp
   122d4:	cmp	r4, #0
   122d8:	ldr	r1, [pc, #108]	; 1234c <tcgetattr@plt+0x11b8>
   122dc:	mov	r0, #0
   122e0:	strhge	r4, [sp, #2]
   122e4:	bl	10fb4 <ioctl@plt>
   122e8:	cmp	r0, #0
   122ec:	bne	1231c <tcgetattr@plt+0x1188>
   122f0:	add	sp, sp, #12
   122f4:	pop	{r4, r5, r6, r7, pc}
   122f8:	mov	r2, r6
   122fc:	mov	r1, #3
   12300:	mov	r0, #0
   12304:	bl	1747c <tcgetattr@plt+0x62e8>
   12308:	mov	r1, r7
   1230c:	ldr	r2, [pc, #60]	; 12350 <tcgetattr@plt+0x11bc>
   12310:	mov	r3, r0
   12314:	mov	r0, #1
   12318:	bl	10ffc <error@plt>
   1231c:	bl	110b0 <__errno_location@plt>
   12320:	mov	r2, r6
   12324:	mov	r1, #3
   12328:	ldr	r4, [r0]
   1232c:	mov	r0, #0
   12330:	bl	1747c <tcgetattr@plt+0x62e8>
   12334:	mov	r1, r4
   12338:	ldr	r2, [pc, #16]	; 12350 <tcgetattr@plt+0x11bc>
   1233c:	mov	r3, r0
   12340:	mov	r0, #1
   12344:	bl	10ffc <error@plt>
   12348:	andeq	r5, r0, r3, lsl r4
   1234c:	andeq	r5, r0, r4, lsl r4
   12350:	strdeq	lr, [r1], -ip
   12354:	push	{r4, r5, r6, lr}
   12358:	sub	sp, sp, #8
   1235c:	mov	r4, r0
   12360:	mov	r5, r1
   12364:	mov	r2, sp
   12368:	ldr	r1, [pc, #192]	; 12430 <tcgetattr@plt+0x129c>
   1236c:	mov	r0, #0
   12370:	bl	10fb4 <ioctl@plt>
   12374:	cmp	r0, #0
   12378:	beq	1239c <tcgetattr@plt+0x1208>
   1237c:	bl	110b0 <__errno_location@plt>
   12380:	ldr	r6, [r0]
   12384:	cmp	r6, #22
   12388:	bne	123d4 <tcgetattr@plt+0x1240>
   1238c:	cmp	r4, #0
   12390:	beq	123f8 <tcgetattr@plt+0x1264>
   12394:	add	sp, sp, #8
   12398:	pop	{r4, r5, r6, pc}
   1239c:	cmp	r4, #0
   123a0:	ldrh	r2, [sp, #2]
   123a4:	ldrh	r1, [sp]
   123a8:	beq	123bc <tcgetattr@plt+0x1228>
   123ac:	ldr	r0, [pc, #128]	; 12434 <tcgetattr@plt+0x12a0>
   123b0:	bl	11ebc <tcgetattr@plt+0xd28>
   123b4:	add	sp, sp, #8
   123b8:	pop	{r4, r5, r6, pc}
   123bc:	ldr	r0, [pc, #116]	; 12438 <tcgetattr@plt+0x12a4>
   123c0:	bl	11ebc <tcgetattr@plt+0xd28>
   123c4:	ldr	r3, [pc, #112]	; 1243c <tcgetattr@plt+0x12a8>
   123c8:	str	r4, [r3]
   123cc:	add	sp, sp, #8
   123d0:	pop	{r4, r5, r6, pc}
   123d4:	mov	r2, r5
   123d8:	mov	r1, #3
   123dc:	mov	r0, #0
   123e0:	bl	1747c <tcgetattr@plt+0x62e8>
   123e4:	mov	r1, r6
   123e8:	ldr	r2, [pc, #80]	; 12440 <tcgetattr@plt+0x12ac>
   123ec:	mov	r3, r0
   123f0:	mov	r0, #1
   123f4:	bl	10ffc <error@plt>
   123f8:	mov	r2, #5
   123fc:	ldr	r1, [pc, #64]	; 12444 <tcgetattr@plt+0x12b0>
   12400:	mov	r0, r4
   12404:	bl	10f54 <dcgettext@plt>
   12408:	mov	r2, r5
   1240c:	mov	r1, #3
   12410:	mov	r6, r0
   12414:	mov	r0, r4
   12418:	bl	1747c <tcgetattr@plt+0x62e8>
   1241c:	mov	r2, r6
   12420:	mov	r1, r4
   12424:	mov	r3, r0
   12428:	mov	r0, #1
   1242c:	bl	10ffc <error@plt>
   12430:	andeq	r5, r0, r3, lsl r4
   12434:	andeq	ip, r1, ip, asr r3
   12438:	andeq	ip, r1, r4, asr r3
   1243c:	andeq	r0, r3, r8, lsl #3
   12440:	strdeq	lr, [r1], -ip
   12444:	andeq	ip, r1, ip, lsr #6
   12448:	subs	r6, r0, #0
   1244c:	push	{r7, lr}
   12450:	sub	sp, sp, #64	; 0x40
   12454:	beq	12490 <tcgetattr@plt+0x12fc>
   12458:	ldr	r3, [pc, #2648]	; 12eb8 <tcgetattr@plt+0x1d24>
   1245c:	mov	r2, #5
   12460:	ldr	r1, [pc, #2644]	; 12ebc <tcgetattr@plt+0x1d28>
   12464:	mov	r0, #0
   12468:	ldr	r4, [r3]
   1246c:	bl	10f54 <dcgettext@plt>
   12470:	ldr	r3, [pc, #2632]	; 12ec0 <tcgetattr@plt+0x1d2c>
   12474:	mov	r1, #1
   12478:	ldr	r3, [r3]
   1247c:	mov	r2, r0
   12480:	mov	r0, r4
   12484:	bl	110f8 <__fprintf_chk@plt>
   12488:	mov	r0, r6
   1248c:	bl	11068 <exit@plt>
   12490:	mov	r2, #5
   12494:	ldr	r1, [pc, #2600]	; 12ec4 <tcgetattr@plt+0x1d30>
   12498:	bl	10f54 <dcgettext@plt>
   1249c:	ldr	r3, [pc, #2588]	; 12ec0 <tcgetattr@plt+0x1d2c>
   124a0:	ldr	r4, [pc, #2592]	; 12ec8 <tcgetattr@plt+0x1d34>
   124a4:	ldr	r3, [r3]
   124a8:	mov	r2, r3
   124ac:	str	r3, [sp]
   124b0:	mov	r1, r0
   124b4:	mov	r0, #1
   124b8:	bl	110e0 <__printf_chk@plt>
   124bc:	mov	r2, #5
   124c0:	ldr	r1, [pc, #2564]	; 12ecc <tcgetattr@plt+0x1d38>
   124c4:	mov	r0, r6
   124c8:	bl	10f54 <dcgettext@plt>
   124cc:	ldr	r1, [r4]
   124d0:	bl	10ec4 <fputs_unlocked@plt>
   124d4:	mov	r2, #5
   124d8:	ldr	r1, [pc, #2544]	; 12ed0 <tcgetattr@plt+0x1d3c>
   124dc:	mov	r0, r6
   124e0:	bl	10f54 <dcgettext@plt>
   124e4:	ldr	r1, [r4]
   124e8:	bl	10ec4 <fputs_unlocked@plt>
   124ec:	mov	r2, #5
   124f0:	ldr	r1, [pc, #2524]	; 12ed4 <tcgetattr@plt+0x1d40>
   124f4:	mov	r0, r6
   124f8:	bl	10f54 <dcgettext@plt>
   124fc:	ldr	r1, [r4]
   12500:	bl	10ec4 <fputs_unlocked@plt>
   12504:	mov	r2, #5
   12508:	ldr	r1, [pc, #2504]	; 12ed8 <tcgetattr@plt+0x1d44>
   1250c:	mov	r0, r6
   12510:	bl	10f54 <dcgettext@plt>
   12514:	ldr	r1, [r4]
   12518:	bl	10ec4 <fputs_unlocked@plt>
   1251c:	mov	r2, #5
   12520:	ldr	r1, [pc, #2484]	; 12edc <tcgetattr@plt+0x1d48>
   12524:	mov	r0, r6
   12528:	bl	10f54 <dcgettext@plt>
   1252c:	ldr	r1, [r4]
   12530:	bl	10ec4 <fputs_unlocked@plt>
   12534:	mov	r2, #5
   12538:	ldr	r1, [pc, #2464]	; 12ee0 <tcgetattr@plt+0x1d4c>
   1253c:	mov	r0, r6
   12540:	bl	10f54 <dcgettext@plt>
   12544:	ldr	r1, [r4]
   12548:	bl	10ec4 <fputs_unlocked@plt>
   1254c:	mov	r2, #5
   12550:	ldr	r1, [pc, #2444]	; 12ee4 <tcgetattr@plt+0x1d50>
   12554:	mov	r0, r6
   12558:	bl	10f54 <dcgettext@plt>
   1255c:	ldr	r1, [r4]
   12560:	bl	10ec4 <fputs_unlocked@plt>
   12564:	mov	r2, #5
   12568:	ldr	r1, [pc, #2424]	; 12ee8 <tcgetattr@plt+0x1d54>
   1256c:	mov	r0, r6
   12570:	bl	10f54 <dcgettext@plt>
   12574:	ldr	r1, [r4]
   12578:	bl	10ec4 <fputs_unlocked@plt>
   1257c:	mov	r2, #5
   12580:	ldr	r1, [pc, #2404]	; 12eec <tcgetattr@plt+0x1d58>
   12584:	mov	r0, r6
   12588:	bl	10f54 <dcgettext@plt>
   1258c:	ldr	r1, [r4]
   12590:	bl	10ec4 <fputs_unlocked@plt>
   12594:	mov	r2, #5
   12598:	ldr	r1, [pc, #2384]	; 12ef0 <tcgetattr@plt+0x1d5c>
   1259c:	mov	r0, r6
   125a0:	bl	10f54 <dcgettext@plt>
   125a4:	ldr	r1, [r4]
   125a8:	bl	10ec4 <fputs_unlocked@plt>
   125ac:	mov	r2, #5
   125b0:	ldr	r1, [pc, #2364]	; 12ef4 <tcgetattr@plt+0x1d60>
   125b4:	mov	r0, r6
   125b8:	bl	10f54 <dcgettext@plt>
   125bc:	ldr	r1, [r4]
   125c0:	bl	10ec4 <fputs_unlocked@plt>
   125c4:	mov	r2, #5
   125c8:	ldr	r1, [pc, #2344]	; 12ef8 <tcgetattr@plt+0x1d64>
   125cc:	mov	r0, r6
   125d0:	bl	10f54 <dcgettext@plt>
   125d4:	ldr	r1, [r4]
   125d8:	bl	10ec4 <fputs_unlocked@plt>
   125dc:	mov	r2, #5
   125e0:	ldr	r1, [pc, #2324]	; 12efc <tcgetattr@plt+0x1d68>
   125e4:	mov	r0, r6
   125e8:	bl	10f54 <dcgettext@plt>
   125ec:	ldr	r1, [r4]
   125f0:	bl	10ec4 <fputs_unlocked@plt>
   125f4:	mov	r2, #5
   125f8:	ldr	r1, [pc, #2304]	; 12f00 <tcgetattr@plt+0x1d6c>
   125fc:	mov	r0, r6
   12600:	bl	10f54 <dcgettext@plt>
   12604:	ldr	r1, [r4]
   12608:	bl	10ec4 <fputs_unlocked@plt>
   1260c:	mov	r2, #5
   12610:	ldr	r1, [pc, #2284]	; 12f04 <tcgetattr@plt+0x1d70>
   12614:	mov	r0, r6
   12618:	bl	10f54 <dcgettext@plt>
   1261c:	ldr	r1, [r4]
   12620:	bl	10ec4 <fputs_unlocked@plt>
   12624:	mov	r2, #5
   12628:	ldr	r1, [pc, #2264]	; 12f08 <tcgetattr@plt+0x1d74>
   1262c:	mov	r0, r6
   12630:	bl	10f54 <dcgettext@plt>
   12634:	ldr	r1, [r4]
   12638:	bl	10ec4 <fputs_unlocked@plt>
   1263c:	mov	r2, #5
   12640:	ldr	r1, [pc, #2244]	; 12f0c <tcgetattr@plt+0x1d78>
   12644:	mov	r0, r6
   12648:	bl	10f54 <dcgettext@plt>
   1264c:	ldr	r1, [r4]
   12650:	bl	10ec4 <fputs_unlocked@plt>
   12654:	mov	r2, #5
   12658:	ldr	r1, [pc, #2224]	; 12f10 <tcgetattr@plt+0x1d7c>
   1265c:	mov	r0, r6
   12660:	bl	10f54 <dcgettext@plt>
   12664:	ldr	r1, [r4]
   12668:	bl	10ec4 <fputs_unlocked@plt>
   1266c:	mov	r2, #5
   12670:	ldr	r1, [pc, #2204]	; 12f14 <tcgetattr@plt+0x1d80>
   12674:	mov	r0, r6
   12678:	bl	10f54 <dcgettext@plt>
   1267c:	ldr	r1, [r4]
   12680:	bl	10ec4 <fputs_unlocked@plt>
   12684:	ldr	r1, [pc, #2188]	; 12f18 <tcgetattr@plt+0x1d84>
   12688:	mov	r2, #5
   1268c:	mov	r0, r6
   12690:	bl	10f54 <dcgettext@plt>
   12694:	ldr	r3, [pc, #2176]	; 12f1c <tcgetattr@plt+0x1d88>
   12698:	mov	r2, #5
   1269c:	ldr	r3, [r3]
   126a0:	cmp	r3, #1
   126a4:	ldreq	r1, [pc, #2164]	; 12f20 <tcgetattr@plt+0x1d8c>
   126a8:	ldrne	r1, [pc, #2164]	; 12f24 <tcgetattr@plt+0x1d90>
   126ac:	mov	r5, r0
   126b0:	mov	r0, r6
   126b4:	bl	10f54 <dcgettext@plt>
   126b8:	mov	r1, r5
   126bc:	ldr	r5, [pc, #2148]	; 12f28 <tcgetattr@plt+0x1d94>
   126c0:	mov	r2, r0
   126c4:	mov	r0, #1
   126c8:	bl	110e0 <__printf_chk@plt>
   126cc:	mov	r2, #5
   126d0:	ldr	r1, [pc, #2132]	; 12f2c <tcgetattr@plt+0x1d98>
   126d4:	mov	r0, #0
   126d8:	bl	10f54 <dcgettext@plt>
   126dc:	ldr	r1, [r4]
   126e0:	bl	10ec4 <fputs_unlocked@plt>
   126e4:	mov	r2, #5
   126e8:	ldr	r1, [pc, #2112]	; 12f30 <tcgetattr@plt+0x1d9c>
   126ec:	mov	r0, #0
   126f0:	bl	10f54 <dcgettext@plt>
   126f4:	ldr	r1, [r4]
   126f8:	bl	10ec4 <fputs_unlocked@plt>
   126fc:	mov	r2, #5
   12700:	ldr	r1, [pc, #2092]	; 12f34 <tcgetattr@plt+0x1da0>
   12704:	mov	r0, #0
   12708:	bl	10f54 <dcgettext@plt>
   1270c:	ldr	r1, [r4]
   12710:	bl	10ec4 <fputs_unlocked@plt>
   12714:	mov	r2, #5
   12718:	ldr	r1, [pc, #2072]	; 12f38 <tcgetattr@plt+0x1da4>
   1271c:	mov	r0, #0
   12720:	bl	10f54 <dcgettext@plt>
   12724:	ldr	r1, [r4]
   12728:	bl	10ec4 <fputs_unlocked@plt>
   1272c:	mov	r2, #5
   12730:	ldr	r1, [pc, #2052]	; 12f3c <tcgetattr@plt+0x1da8>
   12734:	mov	r0, #0
   12738:	bl	10f54 <dcgettext@plt>
   1273c:	ldr	r1, [r4]
   12740:	bl	10ec4 <fputs_unlocked@plt>
   12744:	mov	r2, #5
   12748:	ldr	r1, [pc, #2032]	; 12f40 <tcgetattr@plt+0x1dac>
   1274c:	mov	r0, #0
   12750:	bl	10f54 <dcgettext@plt>
   12754:	ldr	r1, [r4]
   12758:	bl	10ec4 <fputs_unlocked@plt>
   1275c:	mov	r2, #5
   12760:	ldr	r1, [pc, #2012]	; 12f44 <tcgetattr@plt+0x1db0>
   12764:	mov	r0, #0
   12768:	bl	10f54 <dcgettext@plt>
   1276c:	ldr	r1, [r4]
   12770:	bl	10ec4 <fputs_unlocked@plt>
   12774:	mov	r2, #5
   12778:	ldr	r1, [pc, #1992]	; 12f48 <tcgetattr@plt+0x1db4>
   1277c:	mov	r0, #0
   12780:	bl	10f54 <dcgettext@plt>
   12784:	ldr	r1, [r4]
   12788:	bl	10ec4 <fputs_unlocked@plt>
   1278c:	mov	r2, #5
   12790:	ldr	r1, [pc, #1972]	; 12f4c <tcgetattr@plt+0x1db8>
   12794:	mov	r0, #0
   12798:	bl	10f54 <dcgettext@plt>
   1279c:	ldr	r1, [r4]
   127a0:	bl	10ec4 <fputs_unlocked@plt>
   127a4:	mov	r2, #5
   127a8:	ldr	r1, [pc, #1952]	; 12f50 <tcgetattr@plt+0x1dbc>
   127ac:	mov	r0, #0
   127b0:	bl	10f54 <dcgettext@plt>
   127b4:	ldr	r1, [r4]
   127b8:	bl	10ec4 <fputs_unlocked@plt>
   127bc:	mov	r2, #5
   127c0:	ldr	r1, [pc, #1932]	; 12f54 <tcgetattr@plt+0x1dc0>
   127c4:	mov	r0, #0
   127c8:	bl	10f54 <dcgettext@plt>
   127cc:	ldr	r1, [r4]
   127d0:	bl	10ec4 <fputs_unlocked@plt>
   127d4:	mov	r2, #5
   127d8:	ldr	r1, [pc, #1912]	; 12f58 <tcgetattr@plt+0x1dc4>
   127dc:	mov	r0, #0
   127e0:	bl	10f54 <dcgettext@plt>
   127e4:	ldr	r1, [r4]
   127e8:	bl	10ec4 <fputs_unlocked@plt>
   127ec:	mov	r2, #5
   127f0:	ldr	r1, [pc, #1892]	; 12f5c <tcgetattr@plt+0x1dc8>
   127f4:	mov	r0, #0
   127f8:	bl	10f54 <dcgettext@plt>
   127fc:	ldr	r1, [r4]
   12800:	bl	10ec4 <fputs_unlocked@plt>
   12804:	mov	r2, #5
   12808:	ldr	r1, [pc, #1872]	; 12f60 <tcgetattr@plt+0x1dcc>
   1280c:	mov	r0, #0
   12810:	bl	10f54 <dcgettext@plt>
   12814:	ldr	r1, [r4]
   12818:	bl	10ec4 <fputs_unlocked@plt>
   1281c:	mov	r2, #5
   12820:	ldr	r1, [pc, #1852]	; 12f64 <tcgetattr@plt+0x1dd0>
   12824:	mov	r0, #0
   12828:	bl	10f54 <dcgettext@plt>
   1282c:	ldr	r1, [r4]
   12830:	bl	10ec4 <fputs_unlocked@plt>
   12834:	mov	r2, #5
   12838:	ldr	r1, [pc, #1832]	; 12f68 <tcgetattr@plt+0x1dd4>
   1283c:	mov	r0, #0
   12840:	bl	10f54 <dcgettext@plt>
   12844:	ldr	r1, [r4]
   12848:	bl	10ec4 <fputs_unlocked@plt>
   1284c:	mov	r2, #5
   12850:	ldr	r1, [pc, #1812]	; 12f6c <tcgetattr@plt+0x1dd8>
   12854:	mov	r0, #0
   12858:	bl	10f54 <dcgettext@plt>
   1285c:	ldr	r1, [r4]
   12860:	bl	10ec4 <fputs_unlocked@plt>
   12864:	mov	r2, #5
   12868:	ldr	r1, [pc, #1792]	; 12f70 <tcgetattr@plt+0x1ddc>
   1286c:	mov	r0, #0
   12870:	bl	10f54 <dcgettext@plt>
   12874:	ldr	r1, [r4]
   12878:	bl	10ec4 <fputs_unlocked@plt>
   1287c:	mov	r2, #5
   12880:	ldr	r1, [pc, #1772]	; 12f74 <tcgetattr@plt+0x1de0>
   12884:	mov	r0, #0
   12888:	bl	10f54 <dcgettext@plt>
   1288c:	ldr	r1, [r4]
   12890:	bl	10ec4 <fputs_unlocked@plt>
   12894:	mov	r2, #5
   12898:	ldr	r1, [pc, #1752]	; 12f78 <tcgetattr@plt+0x1de4>
   1289c:	mov	r0, #0
   128a0:	bl	10f54 <dcgettext@plt>
   128a4:	ldr	r1, [r4]
   128a8:	bl	10ec4 <fputs_unlocked@plt>
   128ac:	mov	r2, #5
   128b0:	ldr	r1, [pc, #1732]	; 12f7c <tcgetattr@plt+0x1de8>
   128b4:	mov	r0, #0
   128b8:	bl	10f54 <dcgettext@plt>
   128bc:	ldr	r1, [r4]
   128c0:	bl	10ec4 <fputs_unlocked@plt>
   128c4:	mov	r2, #5
   128c8:	ldr	r1, [pc, #1712]	; 12f80 <tcgetattr@plt+0x1dec>
   128cc:	mov	r0, #0
   128d0:	bl	10f54 <dcgettext@plt>
   128d4:	ldr	r1, [r4]
   128d8:	bl	10ec4 <fputs_unlocked@plt>
   128dc:	mov	r2, #5
   128e0:	ldr	r1, [pc, #1692]	; 12f84 <tcgetattr@plt+0x1df0>
   128e4:	mov	r0, #0
   128e8:	bl	10f54 <dcgettext@plt>
   128ec:	ldr	r1, [r4]
   128f0:	bl	10ec4 <fputs_unlocked@plt>
   128f4:	mov	r2, #5
   128f8:	ldr	r1, [pc, #1672]	; 12f88 <tcgetattr@plt+0x1df4>
   128fc:	mov	r0, #0
   12900:	bl	10f54 <dcgettext@plt>
   12904:	ldr	r1, [r4]
   12908:	bl	10ec4 <fputs_unlocked@plt>
   1290c:	mov	r2, #5
   12910:	ldr	r1, [pc, #1652]	; 12f8c <tcgetattr@plt+0x1df8>
   12914:	mov	r0, #0
   12918:	bl	10f54 <dcgettext@plt>
   1291c:	ldr	r1, [r4]
   12920:	bl	10ec4 <fputs_unlocked@plt>
   12924:	mov	r2, #5
   12928:	ldr	r1, [pc, #1632]	; 12f90 <tcgetattr@plt+0x1dfc>
   1292c:	mov	r0, #0
   12930:	bl	10f54 <dcgettext@plt>
   12934:	ldr	r1, [r4]
   12938:	bl	10ec4 <fputs_unlocked@plt>
   1293c:	mov	r2, #5
   12940:	ldr	r1, [pc, #1612]	; 12f94 <tcgetattr@plt+0x1e00>
   12944:	mov	r0, #0
   12948:	bl	10f54 <dcgettext@plt>
   1294c:	ldr	r1, [r4]
   12950:	bl	10ec4 <fputs_unlocked@plt>
   12954:	mov	r2, #5
   12958:	ldr	r1, [pc, #1592]	; 12f98 <tcgetattr@plt+0x1e04>
   1295c:	mov	r0, #0
   12960:	bl	10f54 <dcgettext@plt>
   12964:	ldr	r1, [r4]
   12968:	bl	10ec4 <fputs_unlocked@plt>
   1296c:	mov	r2, #5
   12970:	ldr	r1, [pc, #1572]	; 12f9c <tcgetattr@plt+0x1e08>
   12974:	mov	r0, #0
   12978:	bl	10f54 <dcgettext@plt>
   1297c:	ldr	r1, [r4]
   12980:	bl	10ec4 <fputs_unlocked@plt>
   12984:	mov	r2, #5
   12988:	ldr	r1, [pc, #1552]	; 12fa0 <tcgetattr@plt+0x1e0c>
   1298c:	mov	r0, #0
   12990:	bl	10f54 <dcgettext@plt>
   12994:	ldr	r1, [r4]
   12998:	bl	10ec4 <fputs_unlocked@plt>
   1299c:	mov	r2, #5
   129a0:	ldr	r1, [pc, #1532]	; 12fa4 <tcgetattr@plt+0x1e10>
   129a4:	mov	r0, #0
   129a8:	bl	10f54 <dcgettext@plt>
   129ac:	ldr	r1, [r4]
   129b0:	bl	10ec4 <fputs_unlocked@plt>
   129b4:	mov	r2, #5
   129b8:	ldr	r1, [pc, #1512]	; 12fa8 <tcgetattr@plt+0x1e14>
   129bc:	mov	r0, #0
   129c0:	bl	10f54 <dcgettext@plt>
   129c4:	ldr	r1, [r4]
   129c8:	bl	10ec4 <fputs_unlocked@plt>
   129cc:	mov	r2, #5
   129d0:	ldr	r1, [pc, #1492]	; 12fac <tcgetattr@plt+0x1e18>
   129d4:	mov	r0, #0
   129d8:	bl	10f54 <dcgettext@plt>
   129dc:	ldr	r1, [r4]
   129e0:	bl	10ec4 <fputs_unlocked@plt>
   129e4:	mov	r2, #5
   129e8:	ldr	r1, [pc, #1472]	; 12fb0 <tcgetattr@plt+0x1e1c>
   129ec:	mov	r0, #0
   129f0:	bl	10f54 <dcgettext@plt>
   129f4:	ldr	r1, [r4]
   129f8:	bl	10ec4 <fputs_unlocked@plt>
   129fc:	mov	r2, #5
   12a00:	ldr	r1, [pc, #1452]	; 12fb4 <tcgetattr@plt+0x1e20>
   12a04:	mov	r0, #0
   12a08:	bl	10f54 <dcgettext@plt>
   12a0c:	ldr	r1, [r4]
   12a10:	bl	10ec4 <fputs_unlocked@plt>
   12a14:	mov	r2, #5
   12a18:	ldr	r1, [pc, #1432]	; 12fb8 <tcgetattr@plt+0x1e24>
   12a1c:	mov	r0, #0
   12a20:	bl	10f54 <dcgettext@plt>
   12a24:	ldr	r1, [r4]
   12a28:	bl	10ec4 <fputs_unlocked@plt>
   12a2c:	mov	r2, #5
   12a30:	ldr	r1, [pc, #1412]	; 12fbc <tcgetattr@plt+0x1e28>
   12a34:	mov	r0, #0
   12a38:	bl	10f54 <dcgettext@plt>
   12a3c:	ldr	r1, [r4]
   12a40:	bl	10ec4 <fputs_unlocked@plt>
   12a44:	mov	r2, #5
   12a48:	ldr	r1, [pc, #1392]	; 12fc0 <tcgetattr@plt+0x1e2c>
   12a4c:	mov	r0, #0
   12a50:	bl	10f54 <dcgettext@plt>
   12a54:	ldr	r1, [r4]
   12a58:	bl	10ec4 <fputs_unlocked@plt>
   12a5c:	mov	r2, #5
   12a60:	ldr	r1, [pc, #1372]	; 12fc4 <tcgetattr@plt+0x1e30>
   12a64:	mov	r0, #0
   12a68:	bl	10f54 <dcgettext@plt>
   12a6c:	ldr	r1, [r4]
   12a70:	bl	10ec4 <fputs_unlocked@plt>
   12a74:	mov	r2, #5
   12a78:	ldr	r1, [pc, #1352]	; 12fc8 <tcgetattr@plt+0x1e34>
   12a7c:	mov	r0, #0
   12a80:	bl	10f54 <dcgettext@plt>
   12a84:	ldr	r1, [r4]
   12a88:	bl	10ec4 <fputs_unlocked@plt>
   12a8c:	mov	r2, #5
   12a90:	ldr	r1, [pc, #1332]	; 12fcc <tcgetattr@plt+0x1e38>
   12a94:	mov	r0, #0
   12a98:	bl	10f54 <dcgettext@plt>
   12a9c:	ldr	r1, [r4]
   12aa0:	bl	10ec4 <fputs_unlocked@plt>
   12aa4:	mov	r2, #5
   12aa8:	ldr	r1, [pc, #1312]	; 12fd0 <tcgetattr@plt+0x1e3c>
   12aac:	mov	r0, #0
   12ab0:	bl	10f54 <dcgettext@plt>
   12ab4:	ldr	r1, [r4]
   12ab8:	bl	10ec4 <fputs_unlocked@plt>
   12abc:	mov	r2, #5
   12ac0:	ldr	r1, [pc, #1292]	; 12fd4 <tcgetattr@plt+0x1e40>
   12ac4:	mov	r0, #0
   12ac8:	bl	10f54 <dcgettext@plt>
   12acc:	ldr	r1, [r4]
   12ad0:	bl	10ec4 <fputs_unlocked@plt>
   12ad4:	mov	r2, #5
   12ad8:	ldr	r1, [pc, #1272]	; 12fd8 <tcgetattr@plt+0x1e44>
   12adc:	mov	r0, #0
   12ae0:	bl	10f54 <dcgettext@plt>
   12ae4:	ldr	r2, [pc, #1264]	; 12fdc <tcgetattr@plt+0x1e48>
   12ae8:	mov	r1, r0
   12aec:	mov	r0, #1
   12af0:	bl	110e0 <__printf_chk@plt>
   12af4:	mov	r2, #5
   12af8:	ldr	r1, [pc, #1248]	; 12fe0 <tcgetattr@plt+0x1e4c>
   12afc:	mov	r0, #0
   12b00:	bl	10f54 <dcgettext@plt>
   12b04:	ldr	r1, [r4]
   12b08:	bl	10ec4 <fputs_unlocked@plt>
   12b0c:	mov	r2, #5
   12b10:	ldr	r1, [pc, #1228]	; 12fe4 <tcgetattr@plt+0x1e50>
   12b14:	mov	r0, #0
   12b18:	bl	10f54 <dcgettext@plt>
   12b1c:	ldr	r1, [r4]
   12b20:	bl	10ec4 <fputs_unlocked@plt>
   12b24:	mov	r2, #5
   12b28:	ldr	r1, [pc, #1208]	; 12fe8 <tcgetattr@plt+0x1e54>
   12b2c:	mov	r0, #0
   12b30:	bl	10f54 <dcgettext@plt>
   12b34:	ldr	r1, [r4]
   12b38:	bl	10ec4 <fputs_unlocked@plt>
   12b3c:	mov	r2, #5
   12b40:	ldr	r1, [pc, #1188]	; 12fec <tcgetattr@plt+0x1e58>
   12b44:	mov	r0, #0
   12b48:	bl	10f54 <dcgettext@plt>
   12b4c:	ldr	r1, [r4]
   12b50:	bl	10ec4 <fputs_unlocked@plt>
   12b54:	mov	r2, #5
   12b58:	ldr	r1, [pc, #1168]	; 12ff0 <tcgetattr@plt+0x1e5c>
   12b5c:	mov	r0, #0
   12b60:	bl	10f54 <dcgettext@plt>
   12b64:	ldr	r1, [r4]
   12b68:	bl	10ec4 <fputs_unlocked@plt>
   12b6c:	mov	r2, #5
   12b70:	ldr	r1, [pc, #1148]	; 12ff4 <tcgetattr@plt+0x1e60>
   12b74:	mov	r0, #0
   12b78:	bl	10f54 <dcgettext@plt>
   12b7c:	ldr	r1, [r4]
   12b80:	bl	10ec4 <fputs_unlocked@plt>
   12b84:	mov	r2, #5
   12b88:	ldr	r1, [pc, #1128]	; 12ff8 <tcgetattr@plt+0x1e64>
   12b8c:	mov	r0, #0
   12b90:	bl	10f54 <dcgettext@plt>
   12b94:	ldr	r1, [r4]
   12b98:	bl	10ec4 <fputs_unlocked@plt>
   12b9c:	mov	r2, #5
   12ba0:	ldr	r1, [pc, #1108]	; 12ffc <tcgetattr@plt+0x1e68>
   12ba4:	mov	r0, #0
   12ba8:	bl	10f54 <dcgettext@plt>
   12bac:	ldr	r1, [r4]
   12bb0:	bl	10ec4 <fputs_unlocked@plt>
   12bb4:	mov	r2, #5
   12bb8:	ldr	r1, [pc, #1088]	; 13000 <tcgetattr@plt+0x1e6c>
   12bbc:	mov	r0, #0
   12bc0:	bl	10f54 <dcgettext@plt>
   12bc4:	ldr	r2, [pc, #1080]	; 13004 <tcgetattr@plt+0x1e70>
   12bc8:	mov	r1, r0
   12bcc:	mov	r0, #1
   12bd0:	bl	110e0 <__printf_chk@plt>
   12bd4:	mov	r2, #5
   12bd8:	ldr	r1, [pc, #1064]	; 13008 <tcgetattr@plt+0x1e74>
   12bdc:	mov	r0, #0
   12be0:	bl	10f54 <dcgettext@plt>
   12be4:	ldr	r2, [pc, #1056]	; 1300c <tcgetattr@plt+0x1e78>
   12be8:	mov	r1, r0
   12bec:	mov	r0, #1
   12bf0:	bl	110e0 <__printf_chk@plt>
   12bf4:	mov	r2, #5
   12bf8:	ldr	r1, [pc, #1040]	; 13010 <tcgetattr@plt+0x1e7c>
   12bfc:	mov	r0, #0
   12c00:	bl	10f54 <dcgettext@plt>
   12c04:	ldr	r1, [r4]
   12c08:	bl	10ec4 <fputs_unlocked@plt>
   12c0c:	mov	r2, #5
   12c10:	ldr	r1, [pc, #1020]	; 13014 <tcgetattr@plt+0x1e80>
   12c14:	mov	r0, #0
   12c18:	bl	10f54 <dcgettext@plt>
   12c1c:	ldr	r1, [r4]
   12c20:	bl	10ec4 <fputs_unlocked@plt>
   12c24:	mov	r2, #5
   12c28:	ldr	r1, [pc, #1000]	; 13018 <tcgetattr@plt+0x1e84>
   12c2c:	mov	r0, #0
   12c30:	bl	10f54 <dcgettext@plt>
   12c34:	ldr	r1, [r4]
   12c38:	bl	10ec4 <fputs_unlocked@plt>
   12c3c:	mov	r2, #5
   12c40:	ldr	r1, [pc, #980]	; 1301c <tcgetattr@plt+0x1e88>
   12c44:	mov	r0, #0
   12c48:	bl	10f54 <dcgettext@plt>
   12c4c:	ldr	r1, [r4]
   12c50:	bl	10ec4 <fputs_unlocked@plt>
   12c54:	mov	r2, #5
   12c58:	ldr	r1, [pc, #960]	; 13020 <tcgetattr@plt+0x1e8c>
   12c5c:	mov	r0, #0
   12c60:	bl	10f54 <dcgettext@plt>
   12c64:	ldr	r3, [pc, #952]	; 13024 <tcgetattr@plt+0x1e90>
   12c68:	ldr	r2, [pc, #952]	; 13028 <tcgetattr@plt+0x1e94>
   12c6c:	mov	r1, r0
   12c70:	mov	r0, #1
   12c74:	bl	110e0 <__printf_chk@plt>
   12c78:	mov	r2, #5
   12c7c:	ldr	r1, [pc, #936]	; 1302c <tcgetattr@plt+0x1e98>
   12c80:	mov	r0, #0
   12c84:	bl	10f54 <dcgettext@plt>
   12c88:	ldr	r1, [r4]
   12c8c:	bl	10ec4 <fputs_unlocked@plt>
   12c90:	mov	r2, #5
   12c94:	ldr	r1, [pc, #916]	; 13030 <tcgetattr@plt+0x1e9c>
   12c98:	mov	r0, #0
   12c9c:	bl	10f54 <dcgettext@plt>
   12ca0:	ldr	r2, [pc, #908]	; 13034 <tcgetattr@plt+0x1ea0>
   12ca4:	mov	r1, r0
   12ca8:	mov	r0, #1
   12cac:	bl	110e0 <__printf_chk@plt>
   12cb0:	mov	r2, #5
   12cb4:	ldr	r1, [pc, #892]	; 13038 <tcgetattr@plt+0x1ea4>
   12cb8:	mov	r0, #0
   12cbc:	bl	10f54 <dcgettext@plt>
   12cc0:	ldr	r2, [pc, #884]	; 1303c <tcgetattr@plt+0x1ea8>
   12cc4:	ldr	r3, [pc, #884]	; 13040 <tcgetattr@plt+0x1eac>
   12cc8:	str	r2, [sp]
   12ccc:	ldr	r2, [pc, #880]	; 13044 <tcgetattr@plt+0x1eb0>
   12cd0:	mov	r1, r0
   12cd4:	mov	r0, #1
   12cd8:	bl	110e0 <__printf_chk@plt>
   12cdc:	mov	r2, #5
   12ce0:	ldr	r1, [pc, #864]	; 13048 <tcgetattr@plt+0x1eb4>
   12ce4:	mov	r0, #0
   12ce8:	bl	10f54 <dcgettext@plt>
   12cec:	ldr	r1, [r4]
   12cf0:	bl	10ec4 <fputs_unlocked@plt>
   12cf4:	ldm	r5!, {r0, r1, r2, r3}
   12cf8:	add	lr, sp, #8
   12cfc:	stmia	lr!, {r0, r1, r2, r3}
   12d00:	ldm	r5!, {r0, r1, r2, r3}
   12d04:	ldr	ip, [sp, #8]
   12d08:	stmia	lr!, {r0, r1, r2, r3}
   12d0c:	cmp	ip, #0
   12d10:	ldm	r5!, {r0, r1, r2, r3}
   12d14:	stmia	lr!, {r0, r1, r2, r3}
   12d18:	ldm	r5, {r0, r1}
   12d1c:	addeq	r5, sp, #8
   12d20:	stm	lr, {r0, r1}
   12d24:	beq	12d54 <tcgetattr@plt+0x1bc0>
   12d28:	ldr	r7, [pc, #796]	; 1304c <tcgetattr@plt+0x1eb8>
   12d2c:	add	r5, sp, #8
   12d30:	b	12d40 <tcgetattr@plt+0x1bac>
   12d34:	ldr	ip, [r5, #8]!
   12d38:	cmp	ip, #0
   12d3c:	beq	12d54 <tcgetattr@plt+0x1bc0>
   12d40:	mov	r1, ip
   12d44:	mov	r0, r7
   12d48:	bl	10edc <strcmp@plt>
   12d4c:	cmp	r0, #0
   12d50:	bne	12d34 <tcgetattr@plt+0x1ba0>
   12d54:	ldr	r5, [r5, #4]
   12d58:	mov	r2, #5
   12d5c:	cmp	r5, #0
   12d60:	ldr	r1, [pc, #744]	; 13050 <tcgetattr@plt+0x1ebc>
   12d64:	beq	12e0c <tcgetattr@plt+0x1c78>
   12d68:	mov	r0, #0
   12d6c:	bl	10f54 <dcgettext@plt>
   12d70:	ldr	r3, [pc, #732]	; 13054 <tcgetattr@plt+0x1ec0>
   12d74:	ldr	r2, [pc, #732]	; 13058 <tcgetattr@plt+0x1ec4>
   12d78:	mov	r1, r0
   12d7c:	mov	r0, #1
   12d80:	bl	110e0 <__printf_chk@plt>
   12d84:	mov	r1, #0
   12d88:	mov	r0, #5
   12d8c:	bl	11134 <setlocale@plt>
   12d90:	cmp	r0, #0
   12d94:	ldreq	r7, [pc, #688]	; 1304c <tcgetattr@plt+0x1eb8>
   12d98:	beq	12db4 <tcgetattr@plt+0x1c20>
   12d9c:	mov	r2, #3
   12da0:	ldr	r1, [pc, #692]	; 1305c <tcgetattr@plt+0x1ec8>
   12da4:	bl	11164 <strncmp@plt>
   12da8:	ldr	r7, [pc, #668]	; 1304c <tcgetattr@plt+0x1eb8>
   12dac:	cmp	r0, #0
   12db0:	bne	12e9c <tcgetattr@plt+0x1d08>
   12db4:	mov	r2, #5
   12db8:	ldr	r1, [pc, #672]	; 13060 <tcgetattr@plt+0x1ecc>
   12dbc:	mov	r0, #0
   12dc0:	bl	10f54 <dcgettext@plt>
   12dc4:	ldr	r3, [pc, #640]	; 1304c <tcgetattr@plt+0x1eb8>
   12dc8:	ldr	r2, [pc, #644]	; 13054 <tcgetattr@plt+0x1ec0>
   12dcc:	mov	r1, r0
   12dd0:	mov	r0, #1
   12dd4:	bl	110e0 <__printf_chk@plt>
   12dd8:	mov	r2, #5
   12ddc:	ldr	r1, [pc, #640]	; 13064 <tcgetattr@plt+0x1ed0>
   12de0:	mov	r0, #0
   12de4:	bl	10f54 <dcgettext@plt>
   12de8:	ldr	r2, [pc, #632]	; 13068 <tcgetattr@plt+0x1ed4>
   12dec:	cmp	r5, r7
   12df0:	ldr	r3, [pc, #628]	; 1306c <tcgetattr@plt+0x1ed8>
   12df4:	movne	r3, r2
   12df8:	mov	r1, r0
   12dfc:	mov	r2, r5
   12e00:	mov	r0, #1
   12e04:	bl	110e0 <__printf_chk@plt>
   12e08:	b	12488 <tcgetattr@plt+0x12f4>
   12e0c:	mov	r0, r5
   12e10:	bl	10f54 <dcgettext@plt>
   12e14:	ldr	r3, [pc, #568]	; 13054 <tcgetattr@plt+0x1ec0>
   12e18:	ldr	r2, [pc, #568]	; 13058 <tcgetattr@plt+0x1ec4>
   12e1c:	mov	r1, r0
   12e20:	mov	r0, #1
   12e24:	bl	110e0 <__printf_chk@plt>
   12e28:	mov	r1, r5
   12e2c:	mov	r0, #5
   12e30:	bl	11134 <setlocale@plt>
   12e34:	cmp	r0, #0
   12e38:	beq	12e50 <tcgetattr@plt+0x1cbc>
   12e3c:	mov	r2, #3
   12e40:	ldr	r1, [pc, #532]	; 1305c <tcgetattr@plt+0x1ec8>
   12e44:	bl	11164 <strncmp@plt>
   12e48:	cmp	r0, #0
   12e4c:	bne	12e94 <tcgetattr@plt+0x1d00>
   12e50:	mov	r2, #5
   12e54:	ldr	r1, [pc, #516]	; 13060 <tcgetattr@plt+0x1ecc>
   12e58:	mov	r0, #0
   12e5c:	bl	10f54 <dcgettext@plt>
   12e60:	ldr	r3, [pc, #484]	; 1304c <tcgetattr@plt+0x1eb8>
   12e64:	ldr	r2, [pc, #488]	; 13054 <tcgetattr@plt+0x1ec0>
   12e68:	mov	r5, r3
   12e6c:	mov	r1, r0
   12e70:	mov	r0, #1
   12e74:	bl	110e0 <__printf_chk@plt>
   12e78:	ldr	r1, [pc, #484]	; 13064 <tcgetattr@plt+0x1ed0>
   12e7c:	mov	r2, #5
   12e80:	mov	r0, #0
   12e84:	bl	10f54 <dcgettext@plt>
   12e88:	ldr	r3, [pc, #476]	; 1306c <tcgetattr@plt+0x1ed8>
   12e8c:	mov	r1, r0
   12e90:	b	12dfc <tcgetattr@plt+0x1c68>
   12e94:	ldr	r7, [pc, #432]	; 1304c <tcgetattr@plt+0x1eb8>
   12e98:	mov	r5, r7
   12e9c:	mov	r2, #5
   12ea0:	ldr	r1, [pc, #456]	; 13070 <tcgetattr@plt+0x1edc>
   12ea4:	mov	r0, #0
   12ea8:	bl	10f54 <dcgettext@plt>
   12eac:	ldr	r1, [r4]
   12eb0:	bl	10ec4 <fputs_unlocked@plt>
   12eb4:	b	12db4 <tcgetattr@plt+0x1c20>
   12eb8:	andeq	r0, r3, r0, ror r1
   12ebc:	andeq	ip, r1, ip, ror r3
   12ec0:	andeq	r0, r3, ip, asr r2
   12ec4:	andeq	ip, r1, r4, lsr #7
   12ec8:	andeq	r0, r3, r4, ror r1
   12ecc:	andeq	ip, r1, ip, lsr r4
   12ed0:	andeq	ip, r1, r8, ror #8
   12ed4:			; <UNDEFINED> instruction: 0x0001c4b4
   12ed8:	andeq	ip, r1, ip, lsl #11
   12edc:			; <UNDEFINED> instruction: 0x0001c5bc
   12ee0:	strdeq	ip, [r1], -r4
   12ee4:	andeq	ip, r1, r4, lsl #13
   12ee8:	muleq	r1, ip, r6
   12eec:	ldrdeq	ip, [r1], -r4
   12ef0:	andeq	ip, r1, r4, asr #14
   12ef4:	andeq	ip, r1, ip, ror r7
   12ef8:	andeq	ip, r1, r0, lsr #16
   12efc:	andeq	ip, r1, ip, asr r8
   12f00:	andeq	ip, r1, ip, lsl #17
   12f04:	andeq	ip, r1, r0, asr #17
   12f08:	andeq	ip, r1, r4, ror #18
   12f0c:	andeq	ip, r1, r4, lsr #19
   12f10:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   12f14:	andeq	ip, r1, ip, lsr #20
   12f18:	muleq	r1, r0, sl
   12f1c:	andeq	r0, r3, r0, lsl r1
   12f20:	andeq	lr, r1, r8, asr #20
   12f24:	andeq	ip, r1, r4, ror #21
   12f28:	andeq	fp, r1, r8, lsl sl
   12f2c:	andeq	ip, r1, r8, ror #21
   12f30:	andeq	ip, r1, r4, lsl fp
   12f34:	andeq	ip, r1, ip, lsr fp
   12f38:			; <UNDEFINED> instruction: 0x0001cbb8
   12f3c:	andeq	ip, r1, r8, asr #24
   12f40:			; <UNDEFINED> instruction: 0x0001ccbc
   12f44:	andeq	ip, r1, ip, lsr #26
   12f48:	andeq	ip, r1, ip, asr sp
   12f4c:	muleq	r1, r8, sp
   12f50:	andeq	ip, r1, ip, asr #29
   12f54:	andeq	ip, r1, r0, lsl #30
   12f58:	andeq	sp, r1, r4
   12f5c:	andeq	sp, r1, r0, asr r0
   12f60:	strdeq	sp, [r1], -r0
   12f64:	andeq	sp, r1, ip, lsr #2
   12f68:	andeq	sp, r1, ip, ror #2
   12f6c:			; <UNDEFINED> instruction: 0x0001d1bc
   12f70:	andeq	sp, r1, ip, lsl #5
   12f74:	andeq	sp, r1, r0, lsr #5
   12f78:	ldrdeq	sp, [r1], -r8
   12f7c:	andeq	sp, r1, r4, lsl r3
   12f80:	andeq	sp, r1, ip, asr #6
   12f84:	andeq	sp, r1, r0, lsl #7
   12f88:			; <UNDEFINED> instruction: 0x0001d3b8
   12f8c:	andeq	sp, r1, r4, lsl #8
   12f90:	andeq	sp, r1, r4, asr r4
   12f94:	muleq	r1, r4, r4
   12f98:	ldrdeq	sp, [r1], -r4
   12f9c:	andeq	sp, r1, ip, lsl #10
   12fa0:	andeq	sp, r1, r0, asr r5
   12fa4:	andeq	sp, r1, r8, ror r5
   12fa8:	strdeq	sp, [r1], -r0
   12fac:	andeq	sp, r1, r8, lsr #12
   12fb0:	andeq	sp, r1, r0, lsl #13
   12fb4:	andeq	sp, r1, r4, lsl r7
   12fb8:	andeq	sp, r1, r8, asr r7
   12fbc:	andeq	sp, r1, r0, lsl #15
   12fc0:	andeq	sp, r1, r8, lsr #15
   12fc4:	andeq	sp, r1, r8, lsl #16
   12fc8:	andeq	sp, r1, r0, lsr r8
   12fcc:	andeq	sp, r1, r4, ror r8
   12fd0:			; <UNDEFINED> instruction: 0x0001d8bc
   12fd4:	andeq	sp, r1, r0, lsl #18
   12fd8:	andeq	sp, r1, r4, lsr #18
   12fdc:	andeq	sp, r1, ip, lsl #19
   12fe0:	andeq	sp, r1, r8, lsr #19
   12fe4:	andeq	sp, r1, r0, asr #20
   12fe8:	andeq	sp, r1, r8, ror #20
   12fec:			; <UNDEFINED> instruction: 0x0001dab4
   12ff0:	strdeq	sp, [r1], -ip
   12ff4:	andeq	sp, r1, r4, lsl fp
   12ff8:	andeq	sp, r1, r8, lsr fp
   12ffc:	andeq	sp, r1, ip, ror fp
   13000:	andeq	sp, r1, r8, lsr #24
   13004:	andeq	sp, r1, r8, asr #24
   13008:	andeq	sp, r1, r0, ror #24
   1300c:	andeq	sp, r1, ip, lsr #25
   13010:	andeq	sp, r1, r8, asr #25
   13014:	andeq	sp, r1, ip, ror #25
   13018:	andeq	sp, r1, r4, lsl #27
   1301c:			; <UNDEFINED> instruction: 0x0001ddb0
   13020:	andeq	sp, r1, r8, lsl lr
   13024:	andeq	sp, r1, r4, asr lr
   13028:	andeq	sp, r1, r0, lsl #29
   1302c:	muleq	r1, r0, lr
   13030:	andeq	sp, r1, ip, asr pc
   13034:	andeq	lr, r1, r0, lsr r0
   13038:	andeq	lr, r1, r0, asr r0
   1303c:	andeq	lr, r1, r8, asr #3
   13040:	andeq	lr, r1, r0, asr r1
   13044:	andeq	lr, r1, ip, lsl #3
   13048:	andeq	lr, r1, r8, lsl #4
   1304c:	andeq	ip, r1, r4, ror r3
   13050:	andeq	lr, r1, r0, lsr #6
   13054:	andeq	lr, r1, r8, lsr r3
   13058:	andeq	lr, r1, r0, ror #6
   1305c:	andeq	lr, r1, r0, ror r3
   13060:			; <UNDEFINED> instruction: 0x0001e3bc
   13064:	ldrdeq	lr, [r1], -r8
   13068:	andeq	sp, r1, r4, asr r7
   1306c:	andeq	lr, r1, r0, lsl r7
   13070:	andeq	lr, r1, r4, ror r3
   13074:	cmp	r3, #1
   13078:	bxle	lr
   1307c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13080:	sub	sp, sp, #68	; 0x44
   13084:	mov	r6, r2
   13088:	str	r1, [sp, #36]	; 0x24
   1308c:	str	r0, [sp, #32]
   13090:	str	r3, [sp, #24]
   13094:	mov	r5, #1
   13098:	b	130b4 <tcgetattr@plt+0x1f20>
   1309c:	ldr	r3, [pc, #4012]	; 14050 <tcgetattr@plt+0x2ebc>
   130a0:	str	sl, [r3]
   130a4:	ldr	r3, [sp, #24]
   130a8:	add	r5, r5, #1
   130ac:	cmp	r3, r5
   130b0:	ble	131f8 <tcgetattr@plt+0x2064>
   130b4:	ldr	r4, [r6, r5, lsl #2]
   130b8:	lsl	r8, r5, #2
   130bc:	cmp	r4, #0
   130c0:	beq	130a4 <tcgetattr@plt+0x1f10>
   130c4:	ldrb	r3, [r4]
   130c8:	ldr	r1, [pc, #3972]	; 14054 <tcgetattr@plt+0x2ec0>
   130cc:	cmp	r3, #45	; 0x2d
   130d0:	addeq	r4, r4, #1
   130d4:	mov	r0, r4
   130d8:	moveq	sl, #0
   130dc:	moveq	r7, #1
   130e0:	movne	sl, #1
   130e4:	movne	r7, #0
   130e8:	bl	10edc <strcmp@plt>
   130ec:	cmp	r0, #0
   130f0:	beq	1309c <tcgetattr@plt+0x1f08>
   130f4:	ldr	r3, [pc, #3932]	; 14058 <tcgetattr@plt+0x2ec4>
   130f8:	ldr	sl, [pc, #3932]	; 1405c <tcgetattr@plt+0x2ec8>
   130fc:	str	r3, [sp, #28]
   13100:	mov	fp, r3
   13104:	mov	r9, #0
   13108:	b	1311c <tcgetattr@plt+0x1f88>
   1310c:	ldr	sl, [fp, #20]!
   13110:	add	r9, r9, #1
   13114:	cmp	sl, #0
   13118:	beq	13200 <tcgetattr@plt+0x206c>
   1311c:	mov	r1, sl
   13120:	mov	r0, r4
   13124:	bl	10edc <strcmp@plt>
   13128:	cmp	r0, #0
   1312c:	bne	1310c <tcgetattr@plt+0x1f78>
   13130:	lsl	r1, r9, #2
   13134:	add	r0, r1, r9
   13138:	ldr	fp, [pc, #3872]	; 14060 <tcgetattr@plt+0x2ecc>
   1313c:	add	r0, fp, r0, lsl #2
   13140:	ldrb	ip, [r0, #484]	; 0x1e4
   13144:	tst	ip, #16
   13148:	beq	133fc <tcgetattr@plt+0x2268>
   1314c:	ldr	r1, [pc, #3856]	; 14064 <tcgetattr@plt+0x2ed0>
   13150:	mov	r0, r4
   13154:	bl	10edc <strcmp@plt>
   13158:	subs	sl, r0, #0
   1315c:	bne	13370 <tcgetattr@plt+0x21dc>
   13160:	ldr	r3, [sp, #24]
   13164:	sub	r3, r3, #1
   13168:	cmp	r3, r5
   1316c:	beq	13bf4 <tcgetattr@plt+0x2a60>
   13170:	add	r8, r6, r8
   13174:	ldr	r7, [r8, #4]
   13178:	cmp	r7, #0
   1317c:	beq	13bf4 <tcgetattr@plt+0x2a60>
   13180:	ldr	r3, [sp, #32]
   13184:	add	r5, r5, #1
   13188:	cmp	r3, #0
   1318c:	bne	130a4 <tcgetattr@plt+0x1f10>
   13190:	ldr	fp, [pc, #3784]	; 14060 <tcgetattr@plt+0x2ecc>
   13194:	ldr	r1, [pc, #3788]	; 14068 <tcgetattr@plt+0x2ed4>
   13198:	mov	r4, fp
   1319c:	b	131b0 <tcgetattr@plt+0x201c>
   131a0:	ldr	r1, [r4, #12]!
   131a4:	add	sl, sl, #1
   131a8:	cmp	r1, #0
   131ac:	beq	136b8 <tcgetattr@plt+0x2524>
   131b0:	mov	r0, r7
   131b4:	bl	10edc <strcmp@plt>
   131b8:	cmp	r0, #0
   131bc:	bne	131a0 <tcgetattr@plt+0x200c>
   131c0:	mov	r3, #12
   131c4:	mla	sl, r3, sl, fp
   131c8:	ldr	r1, [sl, #4]
   131cc:	ldr	r0, [sp, #104]	; 0x68
   131d0:	bl	11098 <cfsetispeed@plt>
   131d4:	ldr	r2, [sp, #108]	; 0x6c
   131d8:	mov	r3, #1
   131dc:	add	r5, r5, #1
   131e0:	strb	r3, [r2]
   131e4:	ldr	r2, [sp, #112]	; 0x70
   131e8:	strb	r3, [r2]
   131ec:	ldr	r3, [sp, #24]
   131f0:	cmp	r3, r5
   131f4:	bgt	130b4 <tcgetattr@plt+0x1f20>
   131f8:	add	sp, sp, #68	; 0x44
   131fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13200:	cmp	r7, #0
   13204:	beq	13240 <tcgetattr@plt+0x20ac>
   13208:	mov	r2, #5
   1320c:	ldr	r1, [pc, #3672]	; 1406c <tcgetattr@plt+0x2ed8>
   13210:	mov	r0, #0
   13214:	bl	10f54 <dcgettext@plt>
   13218:	mov	r5, r0
   1321c:	sub	r0, r4, #1
   13220:	bl	18370 <tcgetattr@plt+0x71dc>
   13224:	mov	r1, #0
   13228:	mov	r2, r5
   1322c:	mov	r3, r0
   13230:	mov	r0, r1
   13234:	bl	10ffc <error@plt>
   13238:	mov	r0, #1
   1323c:	bl	12448 <tcgetattr@plt+0x12b4>
   13240:	ldr	sl, [pc, #3624]	; 14070 <tcgetattr@plt+0x2edc>
   13244:	ldr	fp, [pc, #3624]	; 14074 <tcgetattr@plt+0x2ee0>
   13248:	b	1325c <tcgetattr@plt+0x20c8>
   1324c:	ldr	fp, [sl, #12]!
   13250:	add	r7, r7, #1
   13254:	cmp	fp, #0
   13258:	beq	1314c <tcgetattr@plt+0x1fb8>
   1325c:	mov	r1, fp
   13260:	mov	r0, r4
   13264:	bl	10edc <strcmp@plt>
   13268:	cmp	r0, #0
   1326c:	bne	1324c <tcgetattr@plt+0x20b8>
   13270:	ldr	r3, [sp, #24]
   13274:	sub	r3, r3, #1
   13278:	cmp	r3, r5
   1327c:	beq	13b84 <tcgetattr@plt+0x29f0>
   13280:	add	r8, r6, r8
   13284:	ldr	r8, [r8, #4]
   13288:	cmp	r8, #0
   1328c:	beq	13b84 <tcgetattr@plt+0x29f0>
   13290:	ldr	r3, [pc, #3544]	; 14070 <tcgetattr@plt+0x2edc>
   13294:	add	r7, r7, r7, lsl #1
   13298:	ldr	r1, [pc, #3544]	; 14078 <tcgetattr@plt+0x2ee4>
   1329c:	mov	r0, fp
   132a0:	add	r4, r3, r7, lsl #2
   132a4:	bl	10edc <strcmp@plt>
   132a8:	add	r5, r5, #1
   132ac:	cmp	r0, #0
   132b0:	beq	13310 <tcgetattr@plt+0x217c>
   132b4:	mov	r0, fp
   132b8:	ldr	r1, [pc, #3516]	; 1407c <tcgetattr@plt+0x2ee8>
   132bc:	bl	10edc <strcmp@plt>
   132c0:	cmp	r0, #0
   132c4:	beq	13310 <tcgetattr@plt+0x217c>
   132c8:	ldrb	r7, [r8]
   132cc:	cmp	r7, #0
   132d0:	beq	134a4 <tcgetattr@plt+0x2310>
   132d4:	ldrb	sl, [r8, #1]
   132d8:	cmp	sl, #0
   132dc:	beq	134a4 <tcgetattr@plt+0x2310>
   132e0:	ldr	r1, [pc, #3480]	; 14080 <tcgetattr@plt+0x2eec>
   132e4:	mov	r0, r8
   132e8:	bl	10edc <strcmp@plt>
   132ec:	cmp	r0, #0
   132f0:	beq	13350 <tcgetattr@plt+0x21bc>
   132f4:	ldr	r1, [pc, #3464]	; 14084 <tcgetattr@plt+0x2ef0>
   132f8:	mov	r0, r8
   132fc:	bl	10edc <strcmp@plt>
   13300:	cmp	r0, #0
   13304:	beq	13350 <tcgetattr@plt+0x21bc>
   13308:	cmp	r7, #94	; 0x5e
   1330c:	beq	136cc <tcgetattr@plt+0x2538>
   13310:	mov	r2, #5
   13314:	ldr	r1, [pc, #3436]	; 14088 <tcgetattr@plt+0x2ef4>
   13318:	mov	r0, #0
   1331c:	bl	10f54 <dcgettext@plt>
   13320:	ldr	r1, [pc, #3428]	; 1408c <tcgetattr@plt+0x2ef8>
   13324:	mov	r2, #255	; 0xff
   13328:	mov	r3, #0
   1332c:	str	r1, [sp, #8]
   13330:	mov	r1, #0
   13334:	strd	r2, [sp]
   13338:	str	r1, [sp, #16]
   1333c:	mov	r2, #0
   13340:	mov	r3, #0
   13344:	str	r0, [sp, #12]
   13348:	mov	r0, r8
   1334c:	bl	195b4 <tcgetattr@plt+0x8420>
   13350:	ldr	r3, [r4, #8]
   13354:	ldr	r1, [sp, #104]	; 0x68
   13358:	mov	r2, #1
   1335c:	add	r3, r1, r3
   13360:	strb	r0, [r3, #17]
   13364:	ldr	r3, [sp, #112]	; 0x70
   13368:	strb	r2, [r3]
   1336c:	b	130a4 <tcgetattr@plt+0x1f10>
   13370:	ldr	r1, [pc, #3352]	; 14090 <tcgetattr@plt+0x2efc>
   13374:	mov	r0, r4
   13378:	bl	10edc <strcmp@plt>
   1337c:	subs	sl, r0, #0
   13380:	bne	13448 <tcgetattr@plt+0x22b4>
   13384:	ldr	r3, [sp, #24]
   13388:	sub	r3, r3, #1
   1338c:	cmp	r3, r5
   13390:	beq	13bbc <tcgetattr@plt+0x2a28>
   13394:	add	r8, r6, r8
   13398:	ldr	r7, [r8, #4]
   1339c:	cmp	r7, #0
   133a0:	beq	13bbc <tcgetattr@plt+0x2a28>
   133a4:	ldr	r3, [sp, #32]
   133a8:	add	r5, r5, #1
   133ac:	cmp	r3, #0
   133b0:	bne	130a4 <tcgetattr@plt+0x1f10>
   133b4:	ldr	fp, [pc, #3236]	; 14060 <tcgetattr@plt+0x2ecc>
   133b8:	ldr	r1, [pc, #3240]	; 14068 <tcgetattr@plt+0x2ed4>
   133bc:	mov	r4, fp
   133c0:	b	133d4 <tcgetattr@plt+0x2240>
   133c4:	ldr	r1, [r4, #12]!
   133c8:	add	sl, sl, #1
   133cc:	cmp	r1, #0
   133d0:	beq	136c4 <tcgetattr@plt+0x2530>
   133d4:	mov	r0, r7
   133d8:	bl	10edc <strcmp@plt>
   133dc:	cmp	r0, #0
   133e0:	bne	133c4 <tcgetattr@plt+0x2230>
   133e4:	mov	r3, #12
   133e8:	mla	sl, r3, sl, fp
   133ec:	ldr	r1, [sl, #4]
   133f0:	ldr	r0, [sp, #104]	; 0x68
   133f4:	bl	10f9c <cfsetospeed@plt>
   133f8:	b	131d4 <tcgetattr@plt+0x2040>
   133fc:	cmp	r7, #0
   13400:	beq	134ac <tcgetattr@plt+0x2318>
   13404:	tst	ip, #4
   13408:	beq	13438 <tcgetattr@plt+0x22a4>
   1340c:	mov	r0, #20
   13410:	mla	r0, r0, r9, fp
   13414:	ldr	r0, [r0, #480]	; 0x1e0
   13418:	cmp	r0, #4
   1341c:	ldrls	pc, [pc, r0, lsl #2]
   13420:	b	136c0 <tcgetattr@plt+0x252c>
   13424:	andeq	r3, r1, r4, asr #12
   13428:	andeq	r3, r1, ip, lsr r6
   1342c:	andeq	r3, r1, r0, lsr r6
   13430:	andeq	r3, r1, r8, ror #11
   13434:	andeq	r3, r1, r0, asr r6
   13438:	ldr	r2, [sp, #112]	; 0x70
   1343c:	mov	r3, #1
   13440:	strb	r3, [r2]
   13444:	b	13208 <tcgetattr@plt+0x2074>
   13448:	ldr	r1, [pc, #3140]	; 14094 <tcgetattr@plt+0x2f00>
   1344c:	mov	r0, r4
   13450:	bl	10edc <strcmp@plt>
   13454:	cmp	r0, #0
   13458:	bne	134d0 <tcgetattr@plt+0x233c>
   1345c:	ldr	r3, [sp, #24]
   13460:	sub	r3, r3, #1
   13464:	cmp	r3, r5
   13468:	beq	13b4c <tcgetattr@plt+0x29b8>
   1346c:	add	r8, r6, r8
   13470:	ldr	r0, [r8, #4]
   13474:	cmp	r0, #0
   13478:	beq	13b4c <tcgetattr@plt+0x29b8>
   1347c:	ldr	r3, [sp, #32]
   13480:	add	r5, r5, #1
   13484:	cmp	r3, #0
   13488:	bne	130a4 <tcgetattr@plt+0x1f10>
   1348c:	mvn	r1, #-2147483648	; 0x80000000
   13490:	bl	12158 <tcgetattr@plt+0xfc4>
   13494:	ldr	r2, [sp, #36]	; 0x24
   13498:	mvn	r1, #0
   1349c:	bl	12280 <tcgetattr@plt+0x10ec>
   134a0:	b	130a4 <tcgetattr@plt+0x1f10>
   134a4:	mov	r0, r7
   134a8:	b	13350 <tcgetattr@plt+0x21bc>
   134ac:	ldr	r0, [r0, #480]	; 0x1e0
   134b0:	cmp	r0, #4
   134b4:	ldrls	pc, [pc, r0, lsl #2]
   134b8:	b	136c0 <tcgetattr@plt+0x252c>
   134bc:	andeq	r3, r1, r4, asr #12
   134c0:	andeq	r3, r1, ip, lsr r6
   134c4:	andeq	r3, r1, r0, lsr r6
   134c8:	andeq	r3, r1, r8, ror #11
   134cc:	andeq	r3, r1, r0, asr r6
   134d0:	ldr	r1, [pc, #3008]	; 14098 <tcgetattr@plt+0x2f04>
   134d4:	mov	r0, r4
   134d8:	bl	10edc <strcmp@plt>
   134dc:	cmp	r0, #0
   134e0:	bne	13530 <tcgetattr@plt+0x239c>
   134e4:	ldr	r3, [sp, #24]
   134e8:	sub	r3, r3, #1
   134ec:	cmp	r3, r5
   134f0:	beq	13a58 <tcgetattr@plt+0x28c4>
   134f4:	add	r8, r6, r8
   134f8:	ldr	r0, [r8, #4]
   134fc:	cmp	r0, #0
   13500:	beq	13a58 <tcgetattr@plt+0x28c4>
   13504:	ldr	r3, [sp, #32]
   13508:	add	r5, r5, #1
   1350c:	cmp	r3, #0
   13510:	bne	130a4 <tcgetattr@plt+0x1f10>
   13514:	mvn	r1, #-2147483648	; 0x80000000
   13518:	bl	12158 <tcgetattr@plt+0xfc4>
   1351c:	ldr	r2, [sp, #36]	; 0x24
   13520:	mov	r1, r0
   13524:	mvn	r0, #0
   13528:	bl	12280 <tcgetattr@plt+0x10ec>
   1352c:	b	130a4 <tcgetattr@plt+0x1f10>
   13530:	ldr	r1, [pc, #2916]	; 1409c <tcgetattr@plt+0x2f08>
   13534:	mov	r0, r4
   13538:	bl	10edc <strcmp@plt>
   1353c:	cmp	r0, #0
   13540:	beq	134e4 <tcgetattr@plt+0x2350>
   13544:	ldr	r1, [pc, #2900]	; 140a0 <tcgetattr@plt+0x2f0c>
   13548:	mov	r0, r4
   1354c:	bl	10edc <strcmp@plt>
   13550:	cmp	r0, #0
   13554:	beq	136dc <tcgetattr@plt+0x2548>
   13558:	ldr	r1, [pc, #2884]	; 140a4 <tcgetattr@plt+0x2f10>
   1355c:	mov	r0, r4
   13560:	bl	10edc <strcmp@plt>
   13564:	cmp	r0, #0
   13568:	bne	137b0 <tcgetattr@plt+0x261c>
   1356c:	ldr	r3, [sp, #24]
   13570:	sub	r3, r3, #1
   13574:	cmp	r3, r5
   13578:	beq	13a90 <tcgetattr@plt+0x28fc>
   1357c:	add	r8, r8, #4
   13580:	ldr	r0, [r6, r8]
   13584:	cmp	r0, #0
   13588:	beq	13a90 <tcgetattr@plt+0x28fc>
   1358c:	mvn	r1, #0
   13590:	bl	12158 <tcgetattr@plt+0xfc4>
   13594:	add	r5, r5, #1
   13598:	bics	r3, r0, #255	; 0xff
   1359c:	ldr	r3, [sp, #104]	; 0x68
   135a0:	strb	r0, [r3, #16]
   135a4:	beq	135d8 <tcgetattr@plt+0x2444>
   135a8:	mov	r2, #5
   135ac:	ldr	r1, [pc, #2804]	; 140a8 <tcgetattr@plt+0x2f14>
   135b0:	mov	r0, #0
   135b4:	bl	10f54 <dcgettext@plt>
   135b8:	mov	r4, r0
   135bc:	ldr	r0, [r6, r8]
   135c0:	bl	18370 <tcgetattr@plt+0x71dc>
   135c4:	mov	r1, #0
   135c8:	mov	r2, r4
   135cc:	mov	r3, r0
   135d0:	mov	r0, r1
   135d4:	bl	10ffc <error@plt>
   135d8:	ldr	r2, [sp, #112]	; 0x70
   135dc:	mov	r3, #1
   135e0:	strb	r3, [r2]
   135e4:	b	130a4 <tcgetattr@plt+0x1f10>
   135e8:	ldr	r3, [sp, #104]	; 0x68
   135ec:	add	r0, r3, #12
   135f0:	cmp	r0, #0
   135f4:	beq	13650 <tcgetattr@plt+0x24bc>
   135f8:	add	r2, r1, r9
   135fc:	cmp	r7, #0
   13600:	ldr	r3, [r0]
   13604:	add	fp, fp, r2, lsl #2
   13608:	bne	13694 <tcgetattr@plt+0x2500>
   1360c:	ldr	ip, [fp, #492]	; 0x1ec
   13610:	ldr	r1, [fp, #488]	; 0x1e8
   13614:	bic	r3, r3, ip
   13618:	orr	r3, r3, r1
   1361c:	str	r3, [r0]
   13620:	ldr	r3, [sp, #112]	; 0x70
   13624:	mov	r2, #1
   13628:	strb	r2, [r3]
   1362c:	b	130a4 <tcgetattr@plt+0x1f10>
   13630:	ldr	r3, [sp, #104]	; 0x68
   13634:	add	r0, r3, #4
   13638:	b	135f0 <tcgetattr@plt+0x245c>
   1363c:	ldr	r0, [sp, #104]	; 0x68
   13640:	b	135f0 <tcgetattr@plt+0x245c>
   13644:	ldr	r3, [sp, #104]	; 0x68
   13648:	add	r0, r3, #8
   1364c:	b	135f0 <tcgetattr@plt+0x245c>
   13650:	ldr	r1, [pc, #2644]	; 140ac <tcgetattr@plt+0x2f18>
   13654:	mov	r0, sl
   13658:	bl	10edc <strcmp@plt>
   1365c:	cmp	r0, #0
   13660:	bne	1370c <tcgetattr@plt+0x2578>
   13664:	cmp	r7, #0
   13668:	bne	13788 <tcgetattr@plt+0x25f4>
   1366c:	ldr	r3, [sp, #104]	; 0x68
   13670:	ldr	r1, [sp, #104]	; 0x68
   13674:	mov	r2, #1
   13678:	ldr	r3, [r3, #8]
   1367c:	bic	r3, r3, #816	; 0x330
   13680:	orr	r3, r3, #288	; 0x120
   13684:	str	r3, [r1, #8]
   13688:	ldr	r3, [sp, #112]	; 0x70
   1368c:	strb	r2, [r3]
   13690:	b	130a4 <tcgetattr@plt+0x1f10>
   13694:	ldr	r2, [fp, #492]	; 0x1ec
   13698:	ldr	ip, [fp, #488]	; 0x1e8
   1369c:	mov	r1, #1
   136a0:	orr	r2, r2, ip
   136a4:	bic	r3, r3, r2
   136a8:	str	r3, [r0]
   136ac:	ldr	r3, [sp, #112]	; 0x70
   136b0:	strb	r1, [r3]
   136b4:	b	130a4 <tcgetattr@plt+0x1f10>
   136b8:	mvn	r1, #0
   136bc:	b	131cc <tcgetattr@plt+0x2038>
   136c0:	bl	11170 <abort@plt>
   136c4:	mvn	r1, #0
   136c8:	b	133f0 <tcgetattr@plt+0x225c>
   136cc:	cmp	sl, #63	; 0x3f
   136d0:	bicne	r0, sl, #96	; 0x60
   136d4:	moveq	r0, #127	; 0x7f
   136d8:	b	13350 <tcgetattr@plt+0x21bc>
   136dc:	ldr	r3, [sp, #32]
   136e0:	cmp	r3, #0
   136e4:	bne	130a4 <tcgetattr@plt+0x1f10>
   136e8:	bl	11e34 <tcgetattr@plt+0xca0>
   136ec:	ldr	r3, [pc, #2492]	; 140b0 <tcgetattr@plt+0x2f1c>
   136f0:	ldr	r2, [sp, #32]
   136f4:	ldr	r1, [sp, #36]	; 0x24
   136f8:	str	r2, [r3]
   136fc:	str	r0, [r3, #4]
   13700:	mov	r0, r2
   13704:	bl	12354 <tcgetattr@plt+0x11c0>
   13708:	b	130a4 <tcgetattr@plt+0x1f10>
   1370c:	ldr	r1, [pc, #2464]	; 140b4 <tcgetattr@plt+0x2f20>
   13710:	mov	r0, sl
   13714:	bl	10edc <strcmp@plt>
   13718:	cmp	r0, #0
   1371c:	beq	13664 <tcgetattr@plt+0x24d0>
   13720:	ldr	r1, [pc, #2448]	; 140b8 <tcgetattr@plt+0x2f24>
   13724:	mov	r0, sl
   13728:	bl	10edc <strcmp@plt>
   1372c:	cmp	r0, #0
   13730:	beq	138d0 <tcgetattr@plt+0x273c>
   13734:	ldr	r1, [pc, #2432]	; 140bc <tcgetattr@plt+0x2f28>
   13738:	mov	r0, sl
   1373c:	bl	10edc <strcmp@plt>
   13740:	cmp	r0, #0
   13744:	bne	1394c <tcgetattr@plt+0x27b8>
   13748:	ldr	r3, [sp, #104]	; 0x68
   1374c:	cmp	r7, #0
   13750:	ldr	r1, [sp, #104]	; 0x68
   13754:	ldm	r3, {r2, r3}
   13758:	bicne	r2, r2, #448	; 0x1c0
   1375c:	bicne	r3, r3, #44	; 0x2c
   13760:	orrne	r2, r2, #256	; 0x100
   13764:	orrne	r3, r3, #4
   13768:	biceq	r2, r2, #256	; 0x100
   1376c:	biceq	r3, r3, #4
   13770:	str	r3, [r1, #4]
   13774:	ldr	r3, [sp, #112]	; 0x70
   13778:	str	r2, [r1]
   1377c:	mov	r2, #1
   13780:	strb	r2, [r3]
   13784:	b	130a4 <tcgetattr@plt+0x1f10>
   13788:	ldr	r3, [sp, #104]	; 0x68
   1378c:	ldr	r1, [sp, #104]	; 0x68
   13790:	mov	r2, #1
   13794:	ldr	r3, [r3, #8]
   13798:	bic	r3, r3, #304	; 0x130
   1379c:	orr	r3, r3, #48	; 0x30
   137a0:	str	r3, [r1, #8]
   137a4:	ldr	r3, [sp, #112]	; 0x70
   137a8:	strb	r2, [r3]
   137ac:	b	130a4 <tcgetattr@plt+0x1f10>
   137b0:	ldr	r1, [pc, #2312]	; 140c0 <tcgetattr@plt+0x2f2c>
   137b4:	mov	r0, r4
   137b8:	bl	10edc <strcmp@plt>
   137bc:	cmp	r0, #0
   137c0:	beq	138a8 <tcgetattr@plt+0x2714>
   137c4:	mov	sl, #0
   137c8:	ldr	fp, [pc, #2192]	; 14060 <tcgetattr@plt+0x2ecc>
   137cc:	mov	r9, #12
   137d0:	b	137e8 <tcgetattr@plt+0x2654>
   137d4:	mov	r0, r4
   137d8:	bl	10edc <strcmp@plt>
   137dc:	cmp	r0, #0
   137e0:	beq	13900 <tcgetattr@plt+0x276c>
   137e4:	add	sl, sl, #1
   137e8:	mul	r7, r9, sl
   137ec:	ldr	r1, [fp, r7]
   137f0:	cmp	r1, #0
   137f4:	bne	137d4 <tcgetattr@plt+0x2640>
   137f8:	bl	110b0 <__errno_location@plt>
   137fc:	mov	sl, #0
   13800:	mov	fp, sl
   13804:	mov	r7, r4
   13808:	mov	r9, #16
   1380c:	mov	r8, r0
   13810:	b	13850 <tcgetattr@plt+0x26bc>
   13814:	ldr	r3, [sp, #44]	; 0x2c
   13818:	sub	r2, r3, r7
   1381c:	ldrb	r1, [r3]
   13820:	clz	r2, r2
   13824:	lsr	r2, r2, #5
   13828:	cmp	r1, #58	; 0x3a
   1382c:	orrne	r2, r2, #1
   13830:	cmp	r2, #0
   13834:	bne	13870 <tcgetattr@plt+0x26dc>
   13838:	add	r1, sp, #48	; 0x30
   1383c:	add	r7, r3, #1
   13840:	str	r0, [r1, sl, lsl #2]
   13844:	add	sl, sl, #1
   13848:	cmp	sl, #4
   1384c:	beq	13c2c <tcgetattr@plt+0x2a98>
   13850:	str	fp, [r8]
   13854:	mov	r2, r9
   13858:	add	r1, sp, #44	; 0x2c
   1385c:	mov	r0, r7
   13860:	bl	11074 <strtoul@plt>
   13864:	ldr	r3, [r8]
   13868:	cmp	r3, #0
   1386c:	beq	13814 <tcgetattr@plt+0x2680>
   13870:	mov	r2, #5
   13874:	ldr	r1, [pc, #2032]	; 1406c <tcgetattr@plt+0x2ed8>
   13878:	mov	r0, #0
   1387c:	bl	10f54 <dcgettext@plt>
   13880:	mov	r5, r0
   13884:	mov	r0, r4
   13888:	bl	18370 <tcgetattr@plt+0x71dc>
   1388c:	mov	r1, #0
   13890:	mov	r2, r5
   13894:	mov	r3, r0
   13898:	mov	r0, r1
   1389c:	bl	10ffc <error@plt>
   138a0:	mov	r0, #1
   138a4:	bl	12448 <tcgetattr@plt+0x12b4>
   138a8:	ldr	r3, [sp, #32]
   138ac:	cmp	r3, #0
   138b0:	bne	130a4 <tcgetattr@plt+0x1f10>
   138b4:	bl	11e34 <tcgetattr@plt+0xca0>
   138b8:	ldr	r3, [pc, #2032]	; 140b0 <tcgetattr@plt+0x2f1c>
   138bc:	ldr	r1, [sp, #32]
   138c0:	str	r0, [r3, #4]
   138c4:	ldr	r0, [sp, #104]	; 0x68
   138c8:	bl	11fc4 <tcgetattr@plt+0xe30>
   138cc:	b	130a4 <tcgetattr@plt+0x1f10>
   138d0:	cmp	r7, #0
   138d4:	bne	13788 <tcgetattr@plt+0x25f4>
   138d8:	ldr	r3, [sp, #104]	; 0x68
   138dc:	ldr	r1, [sp, #104]	; 0x68
   138e0:	mov	r2, #1
   138e4:	ldr	r3, [r3, #8]
   138e8:	bic	r3, r3, #816	; 0x330
   138ec:	orr	r3, r3, #800	; 0x320
   138f0:	str	r3, [r1, #8]
   138f4:	ldr	r3, [sp, #112]	; 0x70
   138f8:	strb	r2, [r3]
   138fc:	b	130a4 <tcgetattr@plt+0x1f10>
   13900:	add	r7, fp, r7
   13904:	mov	r8, r0
   13908:	ldr	r3, [r7, #4]
   1390c:	cmn	r3, #1
   13910:	beq	137f8 <tcgetattr@plt+0x2664>
   13914:	ldr	r3, [sp, #32]
   13918:	cmp	r3, #0
   1391c:	moveq	sl, #12
   13920:	bne	130a4 <tcgetattr@plt+0x1f10>
   13924:	mul	r7, sl, r8
   13928:	ldr	r1, [fp, r7]
   1392c:	cmp	r1, #0
   13930:	beq	13cf8 <tcgetattr@plt+0x2b64>
   13934:	mov	r0, r4
   13938:	bl	10edc <strcmp@plt>
   1393c:	cmp	r0, #0
   13940:	beq	13cdc <tcgetattr@plt+0x2b48>
   13944:	add	r8, r8, #1
   13948:	b	13924 <tcgetattr@plt+0x2790>
   1394c:	ldr	r1, [pc, #1904]	; 140c4 <tcgetattr@plt+0x2f30>
   13950:	mov	r0, sl
   13954:	bl	10edc <strcmp@plt>
   13958:	cmp	r0, #0
   1395c:	beq	13a34 <tcgetattr@plt+0x28a0>
   13960:	ldr	r1, [pc, #1888]	; 140c8 <tcgetattr@plt+0x2f34>
   13964:	mov	r0, sl
   13968:	bl	10edc <strcmp@plt>
   1396c:	cmp	r0, #0
   13970:	ldreq	r3, [pc, #1784]	; 14070 <tcgetattr@plt+0x2edc>
   13974:	beq	139cc <tcgetattr@plt+0x2838>
   13978:	ldr	r1, [pc, #1868]	; 140cc <tcgetattr@plt+0x2f38>
   1397c:	mov	r0, sl
   13980:	bl	10edc <strcmp@plt>
   13984:	cmp	r0, #0
   13988:	bne	13ac8 <tcgetattr@plt+0x2934>
   1398c:	ldr	r3, [sp, #104]	; 0x68
   13990:	ldr	r1, [sp, #104]	; 0x68
   13994:	cmp	r7, #0
   13998:	ldr	r3, [r3, #12]
   1399c:	mov	r2, #1
   139a0:	orrne	r3, r3, #2
   139a4:	biceq	r3, r3, #2
   139a8:	str	r3, [r1, #12]
   139ac:	ldr	r3, [sp, #112]	; 0x70
   139b0:	strb	r2, [r3]
   139b4:	b	130a4 <tcgetattr@plt+0x1f10>
   139b8:	ldr	r2, [r3, #-4]
   139bc:	ldr	r0, [sp, #104]	; 0x68
   139c0:	ldrb	r1, [r3, #-8]
   139c4:	add	r2, r0, r2
   139c8:	strb	r1, [r2, #17]
   139cc:	ldr	r2, [r3], #12
   139d0:	cmp	r2, #0
   139d4:	bne	139b8 <tcgetattr@plt+0x2824>
   139d8:	ldr	r3, [sp, #104]	; 0x68
   139dc:	ldr	r4, [sp, #104]	; 0x68
   139e0:	add	lr, r3, #12
   139e4:	add	ip, r3, #4
   139e8:	add	r0, r3, #8
   139ec:	ldr	r3, [sp, #28]
   139f0:	ldr	r2, [r3]
   139f4:	cmp	r2, #0
   139f8:	beq	135d8 <tcgetattr@plt+0x2444>
   139fc:	ldrb	r2, [r3, #8]
   13a00:	tst	r2, #16
   13a04:	bne	13b44 <tcgetattr@plt+0x29b0>
   13a08:	tst	r2, #1
   13a0c:	beq	13ec4 <tcgetattr@plt+0x2d30>
   13a10:	ldr	r2, [r3, #4]
   13a14:	cmp	r2, #4
   13a18:	ldrls	pc, [pc, r2, lsl #2]
   13a1c:	b	13ec0 <tcgetattr@plt+0x2d2c>
   13a20:			; <UNDEFINED> instruction: 0x00013eb8
   13a24:	muleq	r1, r0, lr
   13a28:	strdeq	r3, [r1], -r8
   13a2c:	strdeq	r3, [r1], -r0
   13a30:	andeq	r3, r1, r8, ror #26
   13a34:	ldr	r1, [sp, #104]	; 0x68
   13a38:	mov	r3, #127	; 0x7f
   13a3c:	mov	r2, #21
   13a40:	strb	r2, [r1, #20]
   13a44:	ldr	r2, [sp, #112]	; 0x70
   13a48:	strb	r3, [r1, #19]
   13a4c:	mov	r3, #1
   13a50:	strb	r3, [r2]
   13a54:	b	130a4 <tcgetattr@plt+0x1f10>
   13a58:	mov	r2, #5
   13a5c:	ldr	r1, [pc, #1644]	; 140d0 <tcgetattr@plt+0x2f3c>
   13a60:	mov	r0, #0
   13a64:	bl	10f54 <dcgettext@plt>
   13a68:	mov	r5, r0
   13a6c:	mov	r0, r4
   13a70:	bl	18370 <tcgetattr@plt+0x71dc>
   13a74:	mov	r1, #0
   13a78:	mov	r2, r5
   13a7c:	mov	r3, r0
   13a80:	mov	r0, r1
   13a84:	bl	10ffc <error@plt>
   13a88:	mov	r0, #1
   13a8c:	bl	12448 <tcgetattr@plt+0x12b4>
   13a90:	mov	r2, #5
   13a94:	ldr	r1, [pc, #1588]	; 140d0 <tcgetattr@plt+0x2f3c>
   13a98:	mov	r0, #0
   13a9c:	bl	10f54 <dcgettext@plt>
   13aa0:	mov	r5, r0
   13aa4:	mov	r0, r4
   13aa8:	bl	18370 <tcgetattr@plt+0x71dc>
   13aac:	mov	r1, #0
   13ab0:	mov	r2, r5
   13ab4:	mov	r3, r0
   13ab8:	mov	r0, r1
   13abc:	bl	10ffc <error@plt>
   13ac0:	mov	r0, #1
   13ac4:	bl	12448 <tcgetattr@plt+0x12b4>
   13ac8:	ldr	r1, [pc, #1540]	; 140d4 <tcgetattr@plt+0x2f40>
   13acc:	mov	r0, sl
   13ad0:	bl	10edc <strcmp@plt>
   13ad4:	cmp	r0, #0
   13ad8:	bne	13d00 <tcgetattr@plt+0x2b6c>
   13adc:	ldr	r2, [sp, #104]	; 0x68
   13ae0:	ldr	r3, [sp, #104]	; 0x68
   13ae4:	ldr	r1, [sp, #104]	; 0x68
   13ae8:	ldr	r2, [r2]
   13aec:	ldr	r3, [r3, #8]
   13af0:	cmp	r7, #0
   13af4:	orrne	r2, r2, #32
   13af8:	biceq	r2, r2, #32
   13afc:	bic	r3, r3, #304	; 0x130
   13b00:	str	r2, [r1]
   13b04:	ldr	r2, [sp, #112]	; 0x70
   13b08:	orrne	r3, r3, #288	; 0x120
   13b0c:	orreq	r3, r3, #48	; 0x30
   13b10:	str	r3, [r1, #8]
   13b14:	mov	r3, #1
   13b18:	strb	r3, [r2]
   13b1c:	b	130a4 <tcgetattr@plt+0x1f10>
   13b20:	mov	r2, lr
   13b24:	cmp	r2, #0
   13b28:	beq	13f40 <tcgetattr@plt+0x2dac>
   13b2c:	ldr	r7, [r3, #16]
   13b30:	ldr	r8, [r3, #12]
   13b34:	ldr	r1, [r2]
   13b38:	orr	r7, r7, r8
   13b3c:	bic	r1, r1, r7
   13b40:	str	r1, [r2]
   13b44:	add	r3, r3, #20
   13b48:	b	139f0 <tcgetattr@plt+0x285c>
   13b4c:	mov	r2, #5
   13b50:	ldr	r1, [pc, #1400]	; 140d0 <tcgetattr@plt+0x2f3c>
   13b54:	mov	r0, #0
   13b58:	bl	10f54 <dcgettext@plt>
   13b5c:	mov	r5, r0
   13b60:	mov	r0, r4
   13b64:	bl	18370 <tcgetattr@plt+0x71dc>
   13b68:	mov	r1, #0
   13b6c:	mov	r2, r5
   13b70:	mov	r3, r0
   13b74:	mov	r0, r1
   13b78:	bl	10ffc <error@plt>
   13b7c:	mov	r0, #1
   13b80:	bl	12448 <tcgetattr@plt+0x12b4>
   13b84:	mov	r2, #5
   13b88:	ldr	r1, [pc, #1344]	; 140d0 <tcgetattr@plt+0x2f3c>
   13b8c:	mov	r0, #0
   13b90:	bl	10f54 <dcgettext@plt>
   13b94:	mov	r5, r0
   13b98:	mov	r0, r4
   13b9c:	bl	18370 <tcgetattr@plt+0x71dc>
   13ba0:	mov	r1, #0
   13ba4:	mov	r2, r5
   13ba8:	mov	r3, r0
   13bac:	mov	r0, r1
   13bb0:	bl	10ffc <error@plt>
   13bb4:	mov	r0, #1
   13bb8:	bl	12448 <tcgetattr@plt+0x12b4>
   13bbc:	mov	r2, #5
   13bc0:	ldr	r1, [pc, #1288]	; 140d0 <tcgetattr@plt+0x2f3c>
   13bc4:	mov	r0, #0
   13bc8:	bl	10f54 <dcgettext@plt>
   13bcc:	mov	r5, r0
   13bd0:	mov	r0, r4
   13bd4:	bl	18370 <tcgetattr@plt+0x71dc>
   13bd8:	mov	r1, #0
   13bdc:	mov	r2, r5
   13be0:	mov	r3, r0
   13be4:	mov	r0, r1
   13be8:	bl	10ffc <error@plt>
   13bec:	mov	r0, #1
   13bf0:	bl	12448 <tcgetattr@plt+0x12b4>
   13bf4:	mov	r2, #5
   13bf8:	ldr	r1, [pc, #1232]	; 140d0 <tcgetattr@plt+0x2f3c>
   13bfc:	mov	r0, #0
   13c00:	bl	10f54 <dcgettext@plt>
   13c04:	mov	r5, r0
   13c08:	mov	r0, r4
   13c0c:	bl	18370 <tcgetattr@plt+0x71dc>
   13c10:	mov	r1, #0
   13c14:	mov	r2, r5
   13c18:	mov	r3, r0
   13c1c:	mov	r0, r1
   13c20:	bl	10ffc <error@plt>
   13c24:	mov	r0, #1
   13c28:	bl	12448 <tcgetattr@plt+0x12b4>
   13c2c:	ldr	ip, [sp, #104]	; 0x68
   13c30:	mov	sl, r2
   13c34:	mov	r3, r2
   13c38:	ldr	r2, [sp, #48]	; 0x30
   13c3c:	ldr	r0, [sp, #52]	; 0x34
   13c40:	ldr	r1, [sp, #56]	; 0x38
   13c44:	str	r2, [ip]
   13c48:	ldr	r2, [sp, #60]	; 0x3c
   13c4c:	str	r0, [ip, #4]
   13c50:	add	fp, ip, #16
   13c54:	str	r1, [ip, #8]
   13c58:	mov	r9, #16
   13c5c:	str	r2, [ip, #12]
   13c60:	b	13ca8 <tcgetattr@plt+0x2b14>
   13c64:	ldr	r2, [sp, #44]	; 0x2c
   13c68:	sub	r1, r2, r7
   13c6c:	ldrb	lr, [r2]
   13c70:	clz	r1, r1
   13c74:	lsr	r1, r1, #5
   13c78:	cmp	lr, ip
   13c7c:	orrne	r1, r1, #1
   13c80:	cmp	r1, #0
   13c84:	bne	13870 <tcgetattr@plt+0x26dc>
   13c88:	bics	r3, r0, #255	; 0xff
   13c8c:	bne	13870 <tcgetattr@plt+0x26dc>
   13c90:	add	sl, sl, #1
   13c94:	cmp	sl, #32
   13c98:	strb	r0, [fp, #1]!
   13c9c:	add	r7, r2, #1
   13ca0:	ldr	r3, [sp, #28]
   13ca4:	beq	135d8 <tcgetattr@plt+0x2444>
   13ca8:	mov	r2, r9
   13cac:	str	r3, [r8]
   13cb0:	add	r1, sp, #44	; 0x2c
   13cb4:	mov	r0, r7
   13cb8:	str	r3, [sp, #28]
   13cbc:	bl	11074 <strtoul@plt>
   13cc0:	ldr	r2, [r8]
   13cc4:	cmp	sl, #31
   13cc8:	movne	ip, #58	; 0x3a
   13ccc:	moveq	ip, #0
   13cd0:	cmp	r2, #0
   13cd4:	beq	13c64 <tcgetattr@plt+0x2ad0>
   13cd8:	b	13870 <tcgetattr@plt+0x26dc>
   13cdc:	add	r7, fp, r7
   13ce0:	ldr	r4, [r7, #4]
   13ce4:	mov	r1, r4
   13ce8:	ldr	r0, [sp, #104]	; 0x68
   13cec:	bl	11098 <cfsetispeed@plt>
   13cf0:	mov	r1, r4
   13cf4:	b	133f0 <tcgetattr@plt+0x225c>
   13cf8:	mvn	r4, #0
   13cfc:	b	13ce4 <tcgetattr@plt+0x2b50>
   13d00:	ldr	r1, [pc, #976]	; 140d8 <tcgetattr@plt+0x2f44>
   13d04:	mov	r0, sl
   13d08:	bl	10edc <strcmp@plt>
   13d0c:	cmp	r0, #0
   13d10:	bne	13d7c <tcgetattr@plt+0x2be8>
   13d14:	ldr	r2, [sp, #104]	; 0x68
   13d18:	ldr	r3, [sp, #104]	; 0x68
   13d1c:	ldr	r0, [sp, #104]	; 0x68
   13d20:	ldr	r1, [r2]
   13d24:	ldr	r2, [r2, #4]
   13d28:	cmp	r7, #0
   13d2c:	ldr	r3, [r3, #8]
   13d30:	orrne	r2, r2, #1
   13d34:	biceq	r2, r2, #1
   13d38:	bic	r3, r3, #304	; 0x130
   13d3c:	str	r2, [r0, #4]
   13d40:	ldr	r2, [sp, #112]	; 0x70
   13d44:	orrne	r3, r3, #288	; 0x120
   13d48:	orreq	r3, r3, #48	; 0x30
   13d4c:	str	r3, [r0, #8]
   13d50:	orrne	r1, r1, #32
   13d54:	biceq	r1, r1, #32
   13d58:	mov	r3, #1
   13d5c:	str	r1, [r0]
   13d60:	strb	r3, [r2]
   13d64:	b	130a4 <tcgetattr@plt+0x1f10>
   13d68:	ldr	r3, [pc, #876]	; 140dc <tcgetattr@plt+0x2f48>
   13d6c:	ldr	r2, [pc, #876]	; 140e0 <tcgetattr@plt+0x2f4c>
   13d70:	ldr	r1, [pc, #876]	; 140e4 <tcgetattr@plt+0x2f50>
   13d74:	ldr	r0, [pc, #876]	; 140e8 <tcgetattr@plt+0x2f54>
   13d78:	bl	11188 <__assert_fail@plt>
   13d7c:	ldr	r1, [pc, #872]	; 140ec <tcgetattr@plt+0x2f58>
   13d80:	mov	r0, sl
   13d84:	bl	10edc <strcmp@plt>
   13d88:	cmp	r0, #0
   13d8c:	beq	13da4 <tcgetattr@plt+0x2c10>
   13d90:	ldr	r1, [pc, #856]	; 140f0 <tcgetattr@plt+0x2f5c>
   13d94:	mov	r0, sl
   13d98:	bl	10edc <strcmp@plt>
   13d9c:	cmp	r0, #0
   13da0:	bne	13e08 <tcgetattr@plt+0x2c74>
   13da4:	ldrb	r3, [sl]
   13da8:	cmp	r3, #114	; 0x72
   13dac:	beq	13e48 <tcgetattr@plt+0x2cb4>
   13db0:	cmp	r3, #99	; 0x63
   13db4:	moveq	r3, r7
   13db8:	orrne	r3, r7, #1
   13dbc:	cmp	r3, #0
   13dc0:	bne	13e50 <tcgetattr@plt+0x2cbc>
   13dc4:	ldr	r2, [sp, #104]	; 0x68
   13dc8:	ldr	r3, [sp, #104]	; 0x68
   13dcc:	ldr	r0, [sp, #104]	; 0x68
   13dd0:	ldr	r1, [r2, #4]
   13dd4:	ldr	r2, [r2, #12]
   13dd8:	ldr	r3, [r3]
   13ddc:	orr	r2, r2, #3
   13de0:	str	r2, [r0, #12]
   13de4:	orr	r3, r3, #1312	; 0x520
   13de8:	ldr	r2, [sp, #112]	; 0x70
   13dec:	orr	r3, r3, #6
   13df0:	str	r3, [r0]
   13df4:	orr	r1, r1, #1
   13df8:	mov	r3, #1
   13dfc:	str	r1, [r0, #4]
   13e00:	strb	r3, [r2]
   13e04:	b	130a4 <tcgetattr@plt+0x1f10>
   13e08:	ldr	r1, [pc, #740]	; 140f4 <tcgetattr@plt+0x2f60>
   13e0c:	mov	r0, sl
   13e10:	bl	10edc <strcmp@plt>
   13e14:	cmp	r0, #0
   13e18:	bne	13f00 <tcgetattr@plt+0x2d6c>
   13e1c:	ldr	r3, [sp, #104]	; 0x68
   13e20:	ldr	r1, [sp, #104]	; 0x68
   13e24:	cmp	r7, #0
   13e28:	ldr	r3, [r3]
   13e2c:	mov	r2, #1
   13e30:	orrne	r3, r3, #2048	; 0x800
   13e34:	biceq	r3, r3, #2048	; 0x800
   13e38:	str	r3, [r1]
   13e3c:	ldr	r3, [sp, #112]	; 0x70
   13e40:	strb	r2, [r3]
   13e44:	b	130a4 <tcgetattr@plt+0x1f10>
   13e48:	cmp	r7, #0
   13e4c:	bne	13dc4 <tcgetattr@plt+0x2c30>
   13e50:	ldr	r3, [sp, #104]	; 0x68
   13e54:	ldr	r1, [sp, #104]	; 0x68
   13e58:	ldr	r2, [r3, #4]
   13e5c:	ldr	r3, [r3, #12]
   13e60:	bic	r2, r2, #1
   13e64:	str	r2, [r1, #4]
   13e68:	mov	r2, #0
   13e6c:	str	r2, [r1]
   13e70:	strb	r2, [r1, #22]
   13e74:	ldr	r2, [sp, #112]	; 0x70
   13e78:	bic	r3, r3, #7
   13e7c:	str	r3, [r1, #12]
   13e80:	mov	r3, #1
   13e84:	strb	r3, [r1, #23]
   13e88:	strb	r3, [r2]
   13e8c:	b	130a4 <tcgetattr@plt+0x1f10>
   13e90:	mov	r2, r4
   13e94:	cmp	r2, #0
   13e98:	beq	13d68 <tcgetattr@plt+0x2bd4>
   13e9c:	ldr	r8, [r3, #16]
   13ea0:	ldr	r1, [r2]
   13ea4:	ldr	r7, [r3, #12]
   13ea8:	bic	r1, r1, r8
   13eac:	orr	r1, r1, r7
   13eb0:	str	r1, [r2]
   13eb4:	b	13b44 <tcgetattr@plt+0x29b0>
   13eb8:	mov	r2, r0
   13ebc:	b	13e94 <tcgetattr@plt+0x2d00>
   13ec0:	bl	11170 <abort@plt>
   13ec4:	tst	r2, #2
   13ec8:	beq	13b44 <tcgetattr@plt+0x29b0>
   13ecc:	ldr	r2, [r3, #4]
   13ed0:	cmp	r2, #4
   13ed4:	ldrls	pc, [pc, r2, lsl #2]
   13ed8:	b	14020 <tcgetattr@plt+0x2e8c>
   13edc:	andeq	r4, r1, r8, lsl r0
   13ee0:	andeq	r4, r1, r4, lsr #32
   13ee4:	andeq	r4, r1, r0, lsl r0
   13ee8:	andeq	r3, r1, r0, lsr #22
   13eec:	andeq	r3, r1, r0, asr #30
   13ef0:	mov	r2, lr
   13ef4:	b	13e94 <tcgetattr@plt+0x2d00>
   13ef8:	mov	r2, ip
   13efc:	b	13e94 <tcgetattr@plt+0x2d00>
   13f00:	ldr	r1, [pc, #496]	; 140f8 <tcgetattr@plt+0x2f64>
   13f04:	mov	r0, sl
   13f08:	bl	10edc <strcmp@plt>
   13f0c:	cmp	r0, #0
   13f10:	bne	13f54 <tcgetattr@plt+0x2dc0>
   13f14:	ldr	r3, [sp, #104]	; 0x68
   13f18:	ldr	r1, [sp, #104]	; 0x68
   13f1c:	cmp	r7, #0
   13f20:	ldr	r3, [r3, #4]
   13f24:	mov	r2, #1
   13f28:	orrne	r3, r3, #6144	; 0x1800
   13f2c:	biceq	r3, r3, #6144	; 0x1800
   13f30:	str	r3, [r1, #4]
   13f34:	ldr	r3, [sp, #112]	; 0x70
   13f38:	strb	r2, [r3]
   13f3c:	b	130a4 <tcgetattr@plt+0x1f10>
   13f40:	ldr	r3, [pc, #404]	; 140dc <tcgetattr@plt+0x2f48>
   13f44:	ldr	r2, [pc, #432]	; 140fc <tcgetattr@plt+0x2f68>
   13f48:	ldr	r1, [pc, #404]	; 140e4 <tcgetattr@plt+0x2f50>
   13f4c:	ldr	r0, [pc, #404]	; 140e8 <tcgetattr@plt+0x2f54>
   13f50:	bl	11188 <__assert_fail@plt>
   13f54:	ldr	r1, [pc, #420]	; 14100 <tcgetattr@plt+0x2f6c>
   13f58:	mov	r0, sl
   13f5c:	bl	10edc <strcmp@plt>
   13f60:	cmp	r0, #0
   13f64:	beq	13f7c <tcgetattr@plt+0x2de8>
   13f68:	ldr	r1, [pc, #404]	; 14104 <tcgetattr@plt+0x2f70>
   13f6c:	mov	r0, sl
   13f70:	bl	10edc <strcmp@plt>
   13f74:	cmp	r0, #0
   13f78:	bne	13fb4 <tcgetattr@plt+0x2e20>
   13f7c:	ldr	r3, [sp, #104]	; 0x68
   13f80:	ldr	r0, [sp, #104]	; 0x68
   13f84:	cmp	r7, #0
   13f88:	ldr	r1, [r3, #12]
   13f8c:	ldm	r3, {r2, r3}
   13f90:	bicne	r1, r1, #4
   13f94:	orreq	r1, r1, #4
   13f98:	str	r1, [r0, #12]
   13f9c:	bicne	r2, r2, #512	; 0x200
   13fa0:	bicne	r3, r3, #2
   13fa4:	orreq	r2, r2, #512	; 0x200
   13fa8:	orreq	r3, r3, #2
   13fac:	mov	r1, r0
   13fb0:	b	13770 <tcgetattr@plt+0x25dc>
   13fb4:	ldr	r1, [pc, #332]	; 14108 <tcgetattr@plt+0x2f74>
   13fb8:	mov	r0, sl
   13fbc:	bl	10edc <strcmp@plt>
   13fc0:	cmp	r0, #0
   13fc4:	beq	1402c <tcgetattr@plt+0x2e98>
   13fc8:	mov	r0, sl
   13fcc:	ldr	r1, [pc, #312]	; 1410c <tcgetattr@plt+0x2f78>
   13fd0:	bl	10edc <strcmp@plt>
   13fd4:	cmp	r0, #0
   13fd8:	bne	135d8 <tcgetattr@plt+0x2444>
   13fdc:	ldr	r3, [sp, #104]	; 0x68
   13fe0:	ldr	r1, [sp, #104]	; 0x68
   13fe4:	ldr	r2, [r3, #12]
   13fe8:	ldr	r3, [r3]
   13fec:	orr	r2, r2, #2576	; 0xa10
   13ff0:	bic	r3, r3, #2048	; 0x800
   13ff4:	str	r2, [r1, #12]
   13ff8:	mov	r2, #3
   13ffc:	str	r3, [r1]
   14000:	strb	r2, [r1, #17]
   14004:	mov	r3, #127	; 0x7f
   14008:	mov	r2, #21
   1400c:	b	13a40 <tcgetattr@plt+0x28ac>
   14010:	mov	r2, ip
   14014:	b	13b24 <tcgetattr@plt+0x2990>
   14018:	mov	r2, r0
   1401c:	b	13b24 <tcgetattr@plt+0x2990>
   14020:	bl	11170 <abort@plt>
   14024:	mov	r2, r4
   14028:	b	13b24 <tcgetattr@plt+0x2990>
   1402c:	ldr	r3, [sp, #104]	; 0x68
   14030:	ldr	r1, [sp, #104]	; 0x68
   14034:	mov	r2, #1
   14038:	ldr	r3, [r3, #12]
   1403c:	orr	r3, r3, #2576	; 0xa10
   14040:	str	r3, [r1, #12]
   14044:	ldr	r3, [sp, #112]	; 0x70
   14048:	strb	r2, [r3]
   1404c:	b	130a4 <tcgetattr@plt+0x1f10>
   14050:	andeq	r0, r3, r0, lsl r1
   14054:	andeq	lr, r1, ip, lsl r4
   14058:	andeq	fp, r1, r0, asr sl
   1405c:	andeq	lr, r1, ip, lsl #8
   14060:	andeq	fp, r1, r4, ror r8
   14064:	andeq	lr, r1, ip, ror #9
   14068:	andeq	lr, r1, r8, asr #15
   1406c:	andeq	lr, r1, r8, lsr #9
   14070:	andeq	ip, r1, r8, asr r1
   14074:	andeq	lr, r1, r4, lsl r4
   14078:	ldrdeq	lr, [r1], -r4
   1407c:	ldrdeq	lr, [r1], -r8
   14080:	andeq	lr, r1, r0, ror #9
   14084:	andeq	lr, r1, r4, ror #9
   14088:	andeq	ip, r1, ip, lsl #6
   1408c:	andeq	ip, r1, r8, lsr #6
   14090:	strdeq	lr, [r1], -r4
   14094:	strdeq	lr, [r1], -ip
   14098:	andeq	lr, r1, r4, lsl #10
   1409c:	andeq	lr, r1, ip, lsl #10
   140a0:	andeq	lr, r1, r4, lsl r5
   140a4:	andeq	lr, r1, ip, lsl r5
   140a8:	andeq	lr, r1, r4, lsr #10
   140ac:	andeq	lr, r1, r4, lsr #8
   140b0:	andeq	r0, r3, r8, lsl #3
   140b4:	andeq	lr, r1, ip, lsr #8
   140b8:	andeq	lr, r1, r4, lsr r4
   140bc:	andeq	lr, r1, ip, ror sl
   140c0:	andeq	lr, r1, r0, asr #10
   140c4:	andeq	lr, r1, ip, lsr r4
   140c8:	andeq	lr, r1, r0, asr #8
   140cc:	andeq	lr, r1, ip, asr r4
   140d0:			; <UNDEFINED> instruction: 0x0001e4bc
   140d4:	andeq	lr, r1, r4, ror #8
   140d8:	andeq	lr, r1, ip, ror #8
   140dc:	andeq	ip, r1, ip, lsr r2
   140e0:	andeq	r0, r0, ip, asr #17
   140e4:	andeq	lr, r1, r8, asr #8
   140e8:	andeq	lr, r1, r4, asr r4
   140ec:	andeq	lr, r1, r4, ror r4
   140f0:	andeq	lr, r1, r8, ror r4
   140f4:	andeq	lr, r1, r0, lsl #9
   140f8:	andeq	lr, r1, r8, lsl #9
   140fc:	ldrdeq	r0, [r0], -r2
   14100:	muleq	r1, r0, r4
   14104:	muleq	r1, r8, r4
   14108:	andeq	lr, r1, r0, lsr #9
   1410c:	andeq	lr, r1, r4, lsr #9
   14110:	ldr	r3, [pc, #4]	; 1411c <tcgetattr@plt+0x2f88>
   14114:	str	r0, [r3]
   14118:	bx	lr
   1411c:	andeq	r0, r3, r0, asr r2
   14120:	ldr	r3, [pc, #4]	; 1412c <tcgetattr@plt+0x2f98>
   14124:	strb	r0, [r3, #4]
   14128:	bx	lr
   1412c:	andeq	r0, r3, r0, asr r2
   14130:	ldr	r3, [pc, #192]	; 141f8 <tcgetattr@plt+0x3064>
   14134:	push	{r4, r5, r6, lr}
   14138:	sub	sp, sp, #8
   1413c:	ldr	r0, [r3]
   14140:	bl	1afac <tcgetattr@plt+0x9e18>
   14144:	cmp	r0, #0
   14148:	beq	1416c <tcgetattr@plt+0x2fd8>
   1414c:	ldr	r4, [pc, #168]	; 141fc <tcgetattr@plt+0x3068>
   14150:	ldrb	r3, [r4, #4]
   14154:	cmp	r3, #0
   14158:	beq	14188 <tcgetattr@plt+0x2ff4>
   1415c:	bl	110b0 <__errno_location@plt>
   14160:	ldr	r3, [r0]
   14164:	cmp	r3, #32
   14168:	bne	14188 <tcgetattr@plt+0x2ff4>
   1416c:	ldr	r3, [pc, #140]	; 14200 <tcgetattr@plt+0x306c>
   14170:	ldr	r0, [r3]
   14174:	bl	1afac <tcgetattr@plt+0x9e18>
   14178:	cmp	r0, #0
   1417c:	bne	141d0 <tcgetattr@plt+0x303c>
   14180:	add	sp, sp, #8
   14184:	pop	{r4, r5, r6, pc}
   14188:	mov	r2, #5
   1418c:	ldr	r1, [pc, #112]	; 14204 <tcgetattr@plt+0x3070>
   14190:	mov	r0, #0
   14194:	bl	10f54 <dcgettext@plt>
   14198:	ldr	r4, [r4]
   1419c:	cmp	r4, #0
   141a0:	mov	r5, r0
   141a4:	beq	141dc <tcgetattr@plt+0x3048>
   141a8:	bl	110b0 <__errno_location@plt>
   141ac:	ldr	r6, [r0]
   141b0:	mov	r0, r4
   141b4:	bl	17110 <tcgetattr@plt+0x5f7c>
   141b8:	mov	r1, r6
   141bc:	str	r5, [sp]
   141c0:	ldr	r2, [pc, #64]	; 14208 <tcgetattr@plt+0x3074>
   141c4:	mov	r3, r0
   141c8:	mov	r0, #0
   141cc:	bl	10ffc <error@plt>
   141d0:	ldr	r3, [pc, #52]	; 1420c <tcgetattr@plt+0x3078>
   141d4:	ldr	r0, [r3]
   141d8:	bl	10f0c <_exit@plt>
   141dc:	bl	110b0 <__errno_location@plt>
   141e0:	mov	r3, r5
   141e4:	ldr	r2, [pc, #36]	; 14210 <tcgetattr@plt+0x307c>
   141e8:	ldr	r1, [r0]
   141ec:	mov	r0, r4
   141f0:	bl	10ffc <error@plt>
   141f4:	b	141d0 <tcgetattr@plt+0x303c>
   141f8:	andeq	r0, r3, r4, ror r1
   141fc:	andeq	r0, r3, r0, asr r2
   14200:	andeq	r0, r3, r0, ror r1
   14204:	andeq	lr, r1, ip, ror #21
   14208:	strdeq	lr, [r1], -r8
   1420c:	andeq	r0, r3, r8, lsl r1
   14210:	strdeq	lr, [r1], -ip
   14214:	push	{r1, r2, r3}
   14218:	push	{r4, r5, r6, r7, lr}
   1421c:	sub	sp, sp, #8
   14220:	add	r3, sp, #32
   14224:	ldr	r1, [sp, #28]
   14228:	str	r3, [sp, #4]
   1422c:	cmp	r1, #0
   14230:	beq	142c8 <tcgetattr@plt+0x3134>
   14234:	ldr	r2, [pc, #412]	; 143d8 <tcgetattr@plt+0x3244>
   14238:	mov	r5, r0
   1423c:	cmp	r1, r2
   14240:	bne	1428c <tcgetattr@plt+0x30f8>
   14244:	ldr	r6, [pc, #400]	; 143dc <tcgetattr@plt+0x3248>
   14248:	ldr	r7, [r3]
   1424c:	add	r2, sp, #36	; 0x24
   14250:	ldr	r3, [r6]
   14254:	str	r2, [sp, #4]
   14258:	cmp	r3, #0
   1425c:	mov	r2, r7
   14260:	blt	1438c <tcgetattr@plt+0x31f8>
   14264:	bl	1111c <fcntl64@plt>
   14268:	subs	r4, r0, #0
   1426c:	blt	14310 <tcgetattr@plt+0x317c>
   14270:	mov	r3, #1
   14274:	str	r3, [r6]
   14278:	mov	r0, r4
   1427c:	add	sp, sp, #8
   14280:	pop	{r4, r5, r6, r7, lr}
   14284:	add	sp, sp, #12
   14288:	bx	lr
   1428c:	cmp	r1, #11
   14290:	beq	142b8 <tcgetattr@plt+0x3124>
   14294:	bgt	142d8 <tcgetattr@plt+0x3144>
   14298:	cmp	r1, #3
   1429c:	beq	142b8 <tcgetattr@plt+0x3124>
   142a0:	ble	143cc <tcgetattr@plt+0x3238>
   142a4:	cmp	r1, #8
   142a8:	beq	142f8 <tcgetattr@plt+0x3164>
   142ac:	ble	142f8 <tcgetattr@plt+0x3164>
   142b0:	cmp	r1, #9
   142b4:	bne	142f8 <tcgetattr@plt+0x3164>
   142b8:	mov	r0, r5
   142bc:	bl	1111c <fcntl64@plt>
   142c0:	mov	r4, r0
   142c4:	b	14278 <tcgetattr@plt+0x30e4>
   142c8:	ldr	r2, [sp, #32]
   142cc:	bl	1111c <fcntl64@plt>
   142d0:	mov	r4, r0
   142d4:	b	14278 <tcgetattr@plt+0x30e4>
   142d8:	ldr	r3, [pc, #256]	; 143e0 <tcgetattr@plt+0x324c>
   142dc:	cmp	r1, r3
   142e0:	bgt	143ac <tcgetattr@plt+0x3218>
   142e4:	cmp	r1, r2
   142e8:	bge	142f8 <tcgetattr@plt+0x3164>
   142ec:	sub	r3, r3, #6
   142f0:	cmp	r1, r3
   142f4:	beq	142b8 <tcgetattr@plt+0x3124>
   142f8:	ldr	r3, [sp, #4]
   142fc:	mov	r0, r5
   14300:	ldr	r2, [r3]
   14304:	bl	1111c <fcntl64@plt>
   14308:	mov	r4, r0
   1430c:	b	14278 <tcgetattr@plt+0x30e4>
   14310:	bl	110b0 <__errno_location@plt>
   14314:	ldr	r3, [r0]
   14318:	cmp	r3, #22
   1431c:	bne	14270 <tcgetattr@plt+0x30dc>
   14320:	mov	r2, r7
   14324:	mov	r0, r5
   14328:	mov	r1, #0
   1432c:	bl	1111c <fcntl64@plt>
   14330:	subs	r4, r0, #0
   14334:	blt	14278 <tcgetattr@plt+0x30e4>
   14338:	mvn	r3, #0
   1433c:	str	r3, [r6]
   14340:	mov	r1, #1
   14344:	mov	r0, r4
   14348:	bl	1111c <fcntl64@plt>
   1434c:	subs	r2, r0, #0
   14350:	blt	1436c <tcgetattr@plt+0x31d8>
   14354:	orr	r2, r2, #1
   14358:	mov	r1, #2
   1435c:	mov	r0, r4
   14360:	bl	1111c <fcntl64@plt>
   14364:	cmn	r0, #1
   14368:	bne	14278 <tcgetattr@plt+0x30e4>
   1436c:	bl	110b0 <__errno_location@plt>
   14370:	mov	r5, r0
   14374:	mov	r0, r4
   14378:	ldr	r6, [r5]
   1437c:	mvn	r4, #0
   14380:	bl	1117c <close@plt>
   14384:	str	r6, [r5]
   14388:	b	14278 <tcgetattr@plt+0x30e4>
   1438c:	mov	r1, #0
   14390:	bl	1111c <fcntl64@plt>
   14394:	subs	r4, r0, #0
   14398:	blt	14278 <tcgetattr@plt+0x30e4>
   1439c:	ldr	r3, [r6]
   143a0:	cmn	r3, #1
   143a4:	beq	14340 <tcgetattr@plt+0x31ac>
   143a8:	b	14278 <tcgetattr@plt+0x30e4>
   143ac:	ldr	r3, [pc, #48]	; 143e4 <tcgetattr@plt+0x3250>
   143b0:	cmp	r1, r3
   143b4:	beq	142f8 <tcgetattr@plt+0x3164>
   143b8:	blt	142b8 <tcgetattr@plt+0x3124>
   143bc:	add	r3, r3, #1
   143c0:	cmp	r1, r3
   143c4:	bne	142f8 <tcgetattr@plt+0x3164>
   143c8:	b	142b8 <tcgetattr@plt+0x3124>
   143cc:	cmp	r1, #1
   143d0:	bne	142f8 <tcgetattr@plt+0x3164>
   143d4:	b	142b8 <tcgetattr@plt+0x3124>
   143d8:	andeq	r0, r0, r6, lsl #8
   143dc:	andeq	r0, r3, r8, asr r2
   143e0:	andeq	r0, r0, r7, lsl #8
   143e4:	andeq	r0, r0, r9, lsl #8
   143e8:	mov	ip, r1
   143ec:	push	{r4, r5, r6, r7, r8, lr}
   143f0:	mov	r1, r2
   143f4:	mov	r5, r0
   143f8:	mov	r2, r3
   143fc:	mov	r0, ip
   14400:	bl	11008 <open64@plt>
   14404:	sub	r3, r5, r0
   14408:	clz	r3, r3
   1440c:	lsr	r3, r3, #5
   14410:	orrs	r3, r3, r0, lsr #31
   14414:	mov	r4, r0
   14418:	bne	14444 <tcgetattr@plt+0x32b0>
   1441c:	mov	r1, r5
   14420:	bl	10f6c <dup2@plt>
   14424:	mov	r7, r0
   14428:	bl	110b0 <__errno_location@plt>
   1442c:	mov	r5, r0
   14430:	mov	r0, r4
   14434:	ldr	r6, [r5]
   14438:	mov	r4, r7
   1443c:	bl	1117c <close@plt>
   14440:	str	r6, [r5]
   14444:	mov	r0, r4
   14448:	pop	{r4, r5, r6, r7, r8, pc}
   1444c:	push	{r4, r5, lr}
   14450:	sub	sp, sp, #12
   14454:	mov	r5, r0
   14458:	bl	110b0 <__errno_location@plt>
   1445c:	mov	r2, #0
   14460:	mov	r4, r0
   14464:	ldr	r3, [r0]
   14468:	str	r2, [r4]
   1446c:	mov	r0, r5
   14470:	str	r3, [sp]
   14474:	str	r3, [sp, #4]
   14478:	bl	10f00 <free@plt>
   1447c:	ldr	r3, [r4]
   14480:	add	r2, sp, #8
   14484:	cmp	r3, #0
   14488:	moveq	r3, #4
   1448c:	movne	r3, #0
   14490:	add	r3, r2, r3
   14494:	ldr	r3, [r3, #-8]
   14498:	str	r3, [r4]
   1449c:	add	sp, sp, #12
   144a0:	pop	{r4, r5, pc}
   144a4:	push	{r4, r5, r6, lr}
   144a8:	subs	r4, r0, #0
   144ac:	beq	14520 <tcgetattr@plt+0x338c>
   144b0:	mov	r1, #47	; 0x2f
   144b4:	bl	11140 <strrchr@plt>
   144b8:	subs	r5, r0, #0
   144bc:	beq	1450c <tcgetattr@plt+0x3378>
   144c0:	add	r6, r5, #1
   144c4:	sub	r3, r6, r4
   144c8:	cmp	r3, #6
   144cc:	ble	1450c <tcgetattr@plt+0x3378>
   144d0:	mov	r2, #7
   144d4:	ldr	r1, [pc, #96]	; 1453c <tcgetattr@plt+0x33a8>
   144d8:	sub	r0, r5, #6
   144dc:	bl	11164 <strncmp@plt>
   144e0:	cmp	r0, #0
   144e4:	bne	1450c <tcgetattr@plt+0x3378>
   144e8:	mov	r2, #3
   144ec:	ldr	r1, [pc, #76]	; 14540 <tcgetattr@plt+0x33ac>
   144f0:	mov	r0, r6
   144f4:	bl	11164 <strncmp@plt>
   144f8:	cmp	r0, #0
   144fc:	movne	r4, r6
   14500:	ldreq	r3, [pc, #60]	; 14544 <tcgetattr@plt+0x33b0>
   14504:	addeq	r4, r5, #4
   14508:	streq	r4, [r3]
   1450c:	ldr	r2, [pc, #52]	; 14548 <tcgetattr@plt+0x33b4>
   14510:	ldr	r3, [pc, #52]	; 1454c <tcgetattr@plt+0x33b8>
   14514:	str	r4, [r2]
   14518:	str	r4, [r3]
   1451c:	pop	{r4, r5, r6, pc}
   14520:	ldr	r3, [pc, #40]	; 14550 <tcgetattr@plt+0x33bc>
   14524:	mov	r2, #55	; 0x37
   14528:	mov	r1, #1
   1452c:	ldr	r3, [r3]
   14530:	ldr	r0, [pc, #28]	; 14554 <tcgetattr@plt+0x33c0>
   14534:	bl	10fa8 <fwrite@plt>
   14538:	bl	11170 <abort@plt>
   1453c:	andeq	lr, r1, r8, lsr fp
   14540:	andeq	lr, r1, r0, asr #22
   14544:	andeq	r0, r3, r0, ror #2
   14548:	andeq	r0, r3, ip, asr r2
   1454c:	andeq	r0, r3, r4, ror #2
   14550:	andeq	r0, r3, r0, ror r1
   14554:	andeq	lr, r1, r0, lsl #22
   14558:	push	{r4, r5, r6, lr}
   1455c:	mov	r4, r0
   14560:	mov	r5, r1
   14564:	bl	1b1c8 <tcgetattr@plt+0xa034>
   14568:	ldrb	r3, [r0]
   1456c:	bic	r3, r3, #32
   14570:	cmp	r3, #85	; 0x55
   14574:	bne	145d4 <tcgetattr@plt+0x3440>
   14578:	ldrb	r3, [r0, #1]
   1457c:	bic	r3, r3, #32
   14580:	cmp	r3, #84	; 0x54
   14584:	bne	14610 <tcgetattr@plt+0x347c>
   14588:	ldrb	r3, [r0, #2]
   1458c:	bic	r3, r3, #32
   14590:	cmp	r3, #70	; 0x46
   14594:	bne	14610 <tcgetattr@plt+0x347c>
   14598:	ldrb	r3, [r0, #3]
   1459c:	cmp	r3, #45	; 0x2d
   145a0:	bne	14610 <tcgetattr@plt+0x347c>
   145a4:	ldrb	r3, [r0, #4]
   145a8:	cmp	r3, #56	; 0x38
   145ac:	bne	14610 <tcgetattr@plt+0x347c>
   145b0:	ldrb	r3, [r0, #5]
   145b4:	cmp	r3, #0
   145b8:	bne	14610 <tcgetattr@plt+0x347c>
   145bc:	ldrb	r2, [r4]
   145c0:	ldr	r3, [pc, #152]	; 14660 <tcgetattr@plt+0x34cc>
   145c4:	ldr	r0, [pc, #152]	; 14664 <tcgetattr@plt+0x34d0>
   145c8:	cmp	r2, #96	; 0x60
   145cc:	movne	r0, r3
   145d0:	pop	{r4, r5, r6, pc}
   145d4:	cmp	r3, #71	; 0x47
   145d8:	bne	14610 <tcgetattr@plt+0x347c>
   145dc:	ldrb	r3, [r0, #1]
   145e0:	bic	r3, r3, #32
   145e4:	cmp	r3, #66	; 0x42
   145e8:	bne	14610 <tcgetattr@plt+0x347c>
   145ec:	ldrb	r3, [r0, #2]
   145f0:	cmp	r3, #49	; 0x31
   145f4:	bne	14610 <tcgetattr@plt+0x347c>
   145f8:	ldrb	r3, [r0, #3]
   145fc:	cmp	r3, #56	; 0x38
   14600:	bne	14610 <tcgetattr@plt+0x347c>
   14604:	ldrb	r3, [r0, #4]
   14608:	cmp	r3, #48	; 0x30
   1460c:	beq	14624 <tcgetattr@plt+0x3490>
   14610:	ldr	r3, [pc, #80]	; 14668 <tcgetattr@plt+0x34d4>
   14614:	cmp	r5, #9
   14618:	ldr	r0, [pc, #76]	; 1466c <tcgetattr@plt+0x34d8>
   1461c:	movne	r0, r3
   14620:	pop	{r4, r5, r6, pc}
   14624:	ldrb	r3, [r0, #5]
   14628:	cmp	r3, #51	; 0x33
   1462c:	bne	14610 <tcgetattr@plt+0x347c>
   14630:	ldrb	r3, [r0, #6]
   14634:	cmp	r3, #48	; 0x30
   14638:	bne	14610 <tcgetattr@plt+0x347c>
   1463c:	ldrb	r3, [r0, #7]
   14640:	cmp	r3, #0
   14644:	bne	14610 <tcgetattr@plt+0x347c>
   14648:	ldrb	r2, [r4]
   1464c:	ldr	r3, [pc, #28]	; 14670 <tcgetattr@plt+0x34dc>
   14650:	ldr	r0, [pc, #28]	; 14674 <tcgetattr@plt+0x34e0>
   14654:	cmp	r2, #96	; 0x60
   14658:	movne	r0, r3
   1465c:	pop	{r4, r5, r6, pc}
   14660:	muleq	r1, ip, fp
   14664:	muleq	r1, r8, fp
   14668:	andeq	lr, r1, ip, lsr #23
   1466c:	andeq	lr, r1, r8, lsr #23
   14670:	andeq	lr, r1, r4, lsr #23
   14674:	andeq	lr, r1, r0, lsr #23
   14678:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1467c:	sub	sp, sp, #140	; 0x8c
   14680:	mov	r9, r1
   14684:	str	r3, [sp, #24]
   14688:	mov	r3, #1
   1468c:	mov	sl, r0
   14690:	str	r2, [sp, #44]	; 0x2c
   14694:	str	r3, [sp, #28]
   14698:	bl	10fcc <__ctype_get_mb_cur_max@plt>
   1469c:	ldr	r3, [sp, #180]	; 0xb4
   146a0:	mov	fp, r9
   146a4:	mov	r9, sl
   146a8:	lsr	r3, r3, #1
   146ac:	and	r3, r3, #1
   146b0:	str	r3, [sp, #40]	; 0x28
   146b4:	ldr	r3, [sp, #180]	; 0xb4
   146b8:	mov	r2, #0
   146bc:	and	r3, r3, #4
   146c0:	str	r3, [sp, #100]	; 0x64
   146c4:	ldr	r3, [sp, #180]	; 0xb4
   146c8:	str	r2, [sp, #76]	; 0x4c
   146cc:	and	r3, r3, #1
   146d0:	str	r3, [sp, #96]	; 0x60
   146d4:	str	r2, [sp, #36]	; 0x24
   146d8:	str	r2, [sp, #56]	; 0x38
   146dc:	str	r2, [sp, #68]	; 0x44
   146e0:	str	r2, [sp, #72]	; 0x48
   146e4:	str	r2, [sp, #84]	; 0x54
   146e8:	str	r0, [sp, #80]	; 0x50
   146ec:	ldr	r3, [sp, #176]	; 0xb0
   146f0:	cmp	r3, #10
   146f4:	ldrls	pc, [pc, r3, lsl #2]
   146f8:	b	158d0 <tcgetattr@plt+0x473c>
   146fc:	andeq	r4, r1, r8, lsr #14
   14700:	andeq	r4, r1, r8, asr #20
   14704:	andeq	r4, r1, r0, lsr #23
   14708:	andeq	r4, r1, ip, ror sl
   1470c:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   14710:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   14714:	muleq	r1, ip, sl
   14718:	andeq	r4, r1, r0, asr #21
   1471c:	andeq	r4, r1, r8, ror #21
   14720:	andeq	r4, r1, r8, ror #21
   14724:	andeq	r4, r1, r8, ror #21
   14728:	mov	r3, #0
   1472c:	ldr	r1, [sp, #56]	; 0x38
   14730:	ldr	r2, [sp, #176]	; 0xb0
   14734:	ldr	lr, [sp, #176]	; 0xb0
   14738:	mov	r8, r3
   1473c:	mov	ip, r3
   14740:	str	r3, [sp, #40]	; 0x28
   14744:	mov	r3, r1
   14748:	cmp	r2, #2
   1474c:	moveq	r3, #0
   14750:	andne	r3, r3, #1
   14754:	mov	r0, r3
   14758:	str	r3, [sp, #92]	; 0x5c
   1475c:	ldr	r3, [sp, #68]	; 0x44
   14760:	sub	lr, lr, #2
   14764:	adds	r2, r3, #0
   14768:	movne	r2, #1
   1476c:	and	r3, r1, ip
   14770:	and	r3, r2, r3
   14774:	clz	lr, lr
   14778:	str	r3, [sp, #88]	; 0x58
   1477c:	lsr	lr, lr, #5
   14780:	mov	r3, ip
   14784:	and	r3, r3, lr
   14788:	mov	sl, #0
   1478c:	and	r0, r2, r0
   14790:	str	r3, [sp, #64]	; 0x40
   14794:	eor	r3, r1, #1
   14798:	str	lr, [sp, #52]	; 0x34
   1479c:	str	r0, [sp, #48]	; 0x30
   147a0:	str	r3, [sp, #60]	; 0x3c
   147a4:	ldr	r3, [sp, #24]
   147a8:	cmn	r3, #1
   147ac:	beq	14cdc <tcgetattr@plt+0x3b48>
   147b0:	subs	r7, r3, sl
   147b4:	movne	r7, #1
   147b8:	cmp	r7, #0
   147bc:	beq	14cf4 <tcgetattr@plt+0x3b60>
   147c0:	ldr	r3, [sp, #48]	; 0x30
   147c4:	cmp	r3, #0
   147c8:	beq	15060 <tcgetattr@plt+0x3ecc>
   147cc:	ldr	r2, [sp, #68]	; 0x44
   147d0:	ldr	r1, [sp, #24]
   147d4:	cmp	r2, #1
   147d8:	mov	r3, r2
   147dc:	movls	r3, #0
   147e0:	movhi	r3, #1
   147e4:	cmn	r1, #1
   147e8:	movne	r3, #0
   147ec:	cmp	r3, #0
   147f0:	add	r4, sl, r2
   147f4:	beq	14804 <tcgetattr@plt+0x3670>
   147f8:	ldr	r0, [sp, #44]	; 0x2c
   147fc:	bl	11080 <strlen@plt>
   14800:	str	r0, [sp, #24]
   14804:	ldr	r3, [sp, #24]
   14808:	cmp	r3, r4
   1480c:	ldr	r3, [sp, #44]	; 0x2c
   14810:	add	r5, r3, sl
   14814:	bcc	15068 <tcgetattr@plt+0x3ed4>
   14818:	mov	r0, r5
   1481c:	ldr	r2, [sp, #68]	; 0x44
   14820:	ldr	r1, [sp, #72]	; 0x48
   14824:	bl	10f3c <memcmp@plt>
   14828:	cmp	r0, #0
   1482c:	bne	15068 <tcgetattr@plt+0x3ed4>
   14830:	ldr	r3, [sp, #40]	; 0x28
   14834:	cmp	r3, #0
   14838:	bne	15a24 <tcgetattr@plt+0x4890>
   1483c:	ldrb	r4, [r5]
   14840:	cmp	r4, #126	; 0x7e
   14844:	ldrls	pc, [pc, r4, lsl #2]
   14848:	b	15960 <tcgetattr@plt+0x47cc>
   1484c:	andeq	r4, r1, r0, lsr #30
   14850:	andeq	r5, r1, r0, ror #18
   14854:	andeq	r5, r1, r0, ror #18
   14858:	andeq	r5, r1, r0, ror #18
   1485c:	andeq	r5, r1, r0, ror #18
   14860:	andeq	r5, r1, r0, ror #18
   14864:	andeq	r5, r1, r0, ror #18
   14868:	andeq	r4, r1, ip, lsl #30
   1486c:	strdeq	r4, [r1], -r8
   14870:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   14874:			; <UNDEFINED> instruction: 0x00014eb4
   14878:	andeq	r4, r1, r4, ror #29
   1487c:	andeq	r4, r1, ip, lsl lr
   14880:	andeq	r5, r1, r0, asr r0
   14884:	andeq	r5, r1, r0, ror #18
   14888:	andeq	r5, r1, r0, ror #18
   1488c:	andeq	r5, r1, r0, ror #18
   14890:	andeq	r5, r1, r0, ror #18
   14894:	andeq	r5, r1, r0, ror #18
   14898:	andeq	r5, r1, r0, ror #18
   1489c:	andeq	r5, r1, r0, ror #18
   148a0:	andeq	r5, r1, r0, ror #18
   148a4:	andeq	r5, r1, r0, ror #18
   148a8:	andeq	r5, r1, r0, ror #18
   148ac:	andeq	r5, r1, r0, ror #18
   148b0:	andeq	r5, r1, r0, ror #18
   148b4:	andeq	r5, r1, r0, ror #18
   148b8:	andeq	r5, r1, r0, ror #18
   148bc:	andeq	r5, r1, r0, ror #18
   148c0:	andeq	r5, r1, r0, ror #18
   148c4:	andeq	r5, r1, r0, ror #18
   148c8:	andeq	r5, r1, r0, ror #18
   148cc:	andeq	r5, r1, r0, asr #32
   148d0:	andeq	r5, r1, r0, lsr #32
   148d4:	andeq	r5, r1, r0, lsr #32
   148d8:	andeq	r5, r1, r0
   148dc:	andeq	r5, r1, r0, lsr #32
   148e0:	andeq	r4, r1, ip, lsl #28
   148e4:	andeq	r5, r1, r0, lsr #32
   148e8:	andeq	r4, r1, r8, ror #27
   148ec:	andeq	r5, r1, r0, lsr #32
   148f0:	andeq	r5, r1, r0, lsr #32
   148f4:	andeq	r5, r1, r0, lsr #32
   148f8:	andeq	r4, r1, ip, lsl #28
   148fc:	andeq	r4, r1, ip, lsl #28
   14900:	andeq	r4, r1, ip, lsl #28
   14904:	andeq	r4, r1, ip, lsl #28
   14908:	andeq	r4, r1, ip, lsl #28
   1490c:	andeq	r4, r1, ip, lsl #28
   14910:	andeq	r4, r1, ip, lsl #28
   14914:	andeq	r4, r1, ip, lsl #28
   14918:	andeq	r4, r1, ip, lsl #28
   1491c:	andeq	r4, r1, ip, lsl #28
   14920:	andeq	r4, r1, ip, lsl #28
   14924:	andeq	r4, r1, ip, lsl #28
   14928:	andeq	r4, r1, ip, lsl #28
   1492c:	andeq	r4, r1, ip, lsl #28
   14930:	andeq	r4, r1, ip, lsl #28
   14934:	andeq	r4, r1, ip, lsl #28
   14938:	andeq	r5, r1, r0, lsr #32
   1493c:	andeq	r5, r1, r0, lsr #32
   14940:	andeq	r5, r1, r0, lsr #32
   14944:	andeq	r5, r1, r0, lsr #32
   14948:	muleq	r1, r8, sp
   1494c:	andeq	r5, r1, r0, ror #18
   14950:	andeq	r4, r1, ip, lsl #28
   14954:	andeq	r4, r1, ip, lsl #28
   14958:	andeq	r4, r1, ip, lsl #28
   1495c:	andeq	r4, r1, ip, lsl #28
   14960:	andeq	r4, r1, ip, lsl #28
   14964:	andeq	r4, r1, ip, lsl #28
   14968:	andeq	r4, r1, ip, lsl #28
   1496c:	andeq	r4, r1, ip, lsl #28
   14970:	andeq	r4, r1, ip, lsl #28
   14974:	andeq	r4, r1, ip, lsl #28
   14978:	andeq	r4, r1, ip, lsl #28
   1497c:	andeq	r4, r1, ip, lsl #28
   14980:	andeq	r4, r1, ip, lsl #28
   14984:	andeq	r4, r1, ip, lsl #28
   14988:	andeq	r4, r1, ip, lsl #28
   1498c:	andeq	r4, r1, ip, lsl #28
   14990:	andeq	r4, r1, ip, lsl #28
   14994:	andeq	r4, r1, ip, lsl #28
   14998:	andeq	r4, r1, ip, lsl #28
   1499c:	andeq	r4, r1, ip, lsl #28
   149a0:	andeq	r4, r1, ip, lsl #28
   149a4:	andeq	r4, r1, ip, lsl #28
   149a8:	andeq	r4, r1, ip, lsl #28
   149ac:	andeq	r4, r1, ip, lsl #28
   149b0:	andeq	r4, r1, ip, lsl #28
   149b4:	andeq	r4, r1, ip, lsl #28
   149b8:	andeq	r5, r1, r0, lsr #32
   149bc:	andeq	r4, r1, r4, ror #26
   149c0:	andeq	r4, r1, ip, lsl #28
   149c4:	andeq	r5, r1, r0, lsr #32
   149c8:	andeq	r4, r1, ip, lsl #28
   149cc:	andeq	r5, r1, r0, lsr #32
   149d0:	andeq	r4, r1, ip, lsl #28
   149d4:	andeq	r4, r1, ip, lsl #28
   149d8:	andeq	r4, r1, ip, lsl #28
   149dc:	andeq	r4, r1, ip, lsl #28
   149e0:	andeq	r4, r1, ip, lsl #28
   149e4:	andeq	r4, r1, ip, lsl #28
   149e8:	andeq	r4, r1, ip, lsl #28
   149ec:	andeq	r4, r1, ip, lsl #28
   149f0:	andeq	r4, r1, ip, lsl #28
   149f4:	andeq	r4, r1, ip, lsl #28
   149f8:	andeq	r4, r1, ip, lsl #28
   149fc:	andeq	r4, r1, ip, lsl #28
   14a00:	andeq	r4, r1, ip, lsl #28
   14a04:	andeq	r4, r1, ip, lsl #28
   14a08:	andeq	r4, r1, ip, lsl #28
   14a0c:	andeq	r4, r1, ip, lsl #28
   14a10:	andeq	r4, r1, ip, lsl #28
   14a14:	andeq	r4, r1, ip, lsl #28
   14a18:	andeq	r4, r1, ip, lsl #28
   14a1c:	andeq	r4, r1, ip, lsl #28
   14a20:	andeq	r4, r1, ip, lsl #28
   14a24:	andeq	r4, r1, ip, lsl #28
   14a28:	andeq	r4, r1, ip, lsl #28
   14a2c:	andeq	r4, r1, ip, lsl #28
   14a30:	andeq	r4, r1, ip, lsl #28
   14a34:	andeq	r4, r1, ip, lsl #28
   14a38:	andeq	r4, r1, ip, lsl ip
   14a3c:	andeq	r5, r1, r0, lsr #32
   14a40:	andeq	r4, r1, ip, lsl ip
   14a44:	andeq	r5, r1, r0
   14a48:	mov	r3, #1
   14a4c:	str	r3, [sp, #40]	; 0x28
   14a50:	str	r3, [sp, #68]	; 0x44
   14a54:	mov	r8, #0
   14a58:	ldr	r3, [pc, #4056]	; 15a38 <tcgetattr@plt+0x48a4>
   14a5c:	str	r3, [sp, #72]	; 0x48
   14a60:	mov	r3, #2
   14a64:	str	r3, [sp, #176]	; 0xb0
   14a68:	ldr	r1, [sp, #56]	; 0x38
   14a6c:	mov	r2, r3
   14a70:	ldr	ip, [sp, #40]	; 0x28
   14a74:	mov	lr, r3
   14a78:	b	14744 <tcgetattr@plt+0x35b0>
   14a7c:	mov	r3, #1
   14a80:	str	r3, [sp, #56]	; 0x38
   14a84:	str	r3, [sp, #68]	; 0x44
   14a88:	str	r3, [sp, #40]	; 0x28
   14a8c:	ldr	r3, [pc, #4004]	; 15a38 <tcgetattr@plt+0x48a4>
   14a90:	mov	r8, #0
   14a94:	str	r3, [sp, #72]	; 0x48
   14a98:	b	14a60 <tcgetattr@plt+0x38cc>
   14a9c:	mov	r3, #1
   14aa0:	str	r3, [sp, #56]	; 0x38
   14aa4:	str	r3, [sp, #68]	; 0x44
   14aa8:	str	r3, [sp, #40]	; 0x28
   14aac:	ldr	r3, [pc, #3976]	; 15a3c <tcgetattr@plt+0x48a8>
   14ab0:	mov	r8, #0
   14ab4:	str	r3, [sp, #72]	; 0x48
   14ab8:	mov	r3, #5
   14abc:	b	14a64 <tcgetattr@plt+0x38d0>
   14ac0:	mov	r3, #0
   14ac4:	str	r3, [sp, #40]	; 0x28
   14ac8:	mov	r3, #1
   14acc:	str	r3, [sp, #56]	; 0x38
   14ad0:	mov	r8, #0
   14ad4:	mov	r1, r3
   14ad8:	ldr	r2, [sp, #176]	; 0xb0
   14adc:	ldr	ip, [sp, #40]	; 0x28
   14ae0:	ldr	lr, [sp, #176]	; 0xb0
   14ae4:	b	14744 <tcgetattr@plt+0x35b0>
   14ae8:	ldr	r3, [sp, #176]	; 0xb0
   14aec:	cmp	r3, #10
   14af0:	beq	14b34 <tcgetattr@plt+0x39a0>
   14af4:	mov	r2, #5
   14af8:	ldr	r1, [pc, #3904]	; 15a40 <tcgetattr@plt+0x48ac>
   14afc:	mov	r0, #0
   14b00:	bl	10f54 <dcgettext@plt>
   14b04:	ldr	r2, [pc, #3892]	; 15a40 <tcgetattr@plt+0x48ac>
   14b08:	cmp	r0, r2
   14b0c:	str	r0, [sp, #188]	; 0xbc
   14b10:	beq	15bcc <tcgetattr@plt+0x4a38>
   14b14:	mov	r2, #5
   14b18:	ldr	r1, [pc, #3864]	; 15a38 <tcgetattr@plt+0x48a4>
   14b1c:	mov	r0, #0
   14b20:	bl	10f54 <dcgettext@plt>
   14b24:	ldr	r2, [pc, #3852]	; 15a38 <tcgetattr@plt+0x48a4>
   14b28:	cmp	r0, r2
   14b2c:	str	r0, [sp, #192]	; 0xc0
   14b30:	beq	15bbc <tcgetattr@plt+0x4a28>
   14b34:	ldr	r8, [sp, #40]	; 0x28
   14b38:	cmp	r8, #0
   14b3c:	movne	r8, #0
   14b40:	bne	14b70 <tcgetattr@plt+0x39dc>
   14b44:	ldr	r3, [sp, #188]	; 0xbc
   14b48:	ldrb	r3, [r3]
   14b4c:	cmp	r3, #0
   14b50:	beq	14b70 <tcgetattr@plt+0x39dc>
   14b54:	ldr	r2, [sp, #188]	; 0xbc
   14b58:	cmp	fp, r8
   14b5c:	strbhi	r3, [r9, r8]
   14b60:	ldrb	r3, [r2, #1]!
   14b64:	add	r8, r8, #1
   14b68:	cmp	r3, #0
   14b6c:	bne	14b58 <tcgetattr@plt+0x39c4>
   14b70:	ldr	r0, [sp, #192]	; 0xc0
   14b74:	bl	11080 <strlen@plt>
   14b78:	ldr	r3, [sp, #192]	; 0xc0
   14b7c:	ldr	r2, [sp, #176]	; 0xb0
   14b80:	str	r3, [sp, #72]	; 0x48
   14b84:	mov	r3, #1
   14b88:	str	r3, [sp, #56]	; 0x38
   14b8c:	mov	r1, r3
   14b90:	ldr	ip, [sp, #40]	; 0x28
   14b94:	ldr	lr, [sp, #176]	; 0xb0
   14b98:	str	r0, [sp, #68]	; 0x44
   14b9c:	b	14744 <tcgetattr@plt+0x35b0>
   14ba0:	ldr	r3, [sp, #40]	; 0x28
   14ba4:	cmp	r3, #0
   14ba8:	beq	15850 <tcgetattr@plt+0x46bc>
   14bac:	mov	r3, #1
   14bb0:	str	r3, [sp, #68]	; 0x44
   14bb4:	ldr	r3, [pc, #3708]	; 15a38 <tcgetattr@plt+0x48a4>
   14bb8:	str	r3, [sp, #72]	; 0x48
   14bbc:	mov	r8, #0
   14bc0:	ldr	r1, [sp, #56]	; 0x38
   14bc4:	ldr	r2, [sp, #176]	; 0xb0
   14bc8:	ldr	ip, [sp, #40]	; 0x28
   14bcc:	ldr	lr, [sp, #176]	; 0xb0
   14bd0:	b	14744 <tcgetattr@plt+0x35b0>
   14bd4:	ldr	r3, [sp, #40]	; 0x28
   14bd8:	cmp	r3, #0
   14bdc:	beq	158d4 <tcgetattr@plt+0x4740>
   14be0:	str	r3, [sp, #56]	; 0x38
   14be4:	mov	r3, #1
   14be8:	str	r3, [sp, #68]	; 0x44
   14bec:	ldr	r3, [pc, #3656]	; 15a3c <tcgetattr@plt+0x48a8>
   14bf0:	b	14bb8 <tcgetattr@plt+0x3a24>
   14bf4:	ldr	r3, [sp, #40]	; 0x28
   14bf8:	cmp	r3, #0
   14bfc:	mov	r3, #1
   14c00:	streq	r3, [sp, #56]	; 0x38
   14c04:	beq	15850 <tcgetattr@plt+0x46bc>
   14c08:	str	r3, [sp, #68]	; 0x44
   14c0c:	ldr	r3, [pc, #3620]	; 15a38 <tcgetattr@plt+0x48a4>
   14c10:	mov	r8, #0
   14c14:	str	r3, [sp, #72]	; 0x48
   14c18:	b	14a60 <tcgetattr@plt+0x38cc>
   14c1c:	ldr	r3, [sp, #24]
   14c20:	ldr	r6, [sp, #48]	; 0x30
   14c24:	cmn	r3, #1
   14c28:	beq	15284 <tcgetattr@plt+0x40f0>
   14c2c:	subs	r3, r3, #1
   14c30:	movne	r3, #1
   14c34:	cmp	r3, #0
   14c38:	beq	15004 <tcgetattr@plt+0x3e70>
   14c3c:	ldr	r1, [sp, #52]	; 0x34
   14c40:	mov	r7, r3
   14c44:	mov	r3, #0
   14c48:	str	r3, [sp, #32]
   14c4c:	ldr	r3, [sp, #60]	; 0x3c
   14c50:	orr	r2, r1, r3
   14c54:	ldr	r3, [sp, #40]	; 0x28
   14c58:	eor	r2, r2, #1
   14c5c:	orr	r2, r3, r2
   14c60:	tst	r2, #255	; 0xff
   14c64:	bne	15588 <tcgetattr@plt+0x43f4>
   14c68:	cmp	r6, #0
   14c6c:	bne	14e48 <tcgetattr@plt+0x3cb4>
   14c70:	ldr	r3, [sp, #36]	; 0x24
   14c74:	add	sl, sl, #1
   14c78:	and	r3, r3, r7
   14c7c:	uxtb	r6, r3
   14c80:	cmp	r6, #0
   14c84:	beq	14cb0 <tcgetattr@plt+0x3b1c>
   14c88:	cmp	fp, r8
   14c8c:	movhi	r3, #39	; 0x27
   14c90:	strbhi	r3, [r9, r8]
   14c94:	add	r3, r8, #1
   14c98:	cmp	fp, r3
   14c9c:	movhi	r2, #39	; 0x27
   14ca0:	add	r8, r8, #2
   14ca4:	strbhi	r2, [r9, r3]
   14ca8:	mov	r3, #0
   14cac:	str	r3, [sp, #36]	; 0x24
   14cb0:	ldr	r2, [sp, #32]
   14cb4:	cmp	r8, fp
   14cb8:	ldr	r3, [sp, #28]
   14cbc:	strbcc	r4, [r9, r8]
   14cc0:	cmp	r2, #0
   14cc4:	moveq	r3, #0
   14cc8:	str	r3, [sp, #28]
   14ccc:	ldr	r3, [sp, #24]
   14cd0:	add	r8, r8, #1
   14cd4:	cmn	r3, #1
   14cd8:	bne	147b0 <tcgetattr@plt+0x361c>
   14cdc:	ldr	r3, [sp, #44]	; 0x2c
   14ce0:	ldrb	r3, [r3, sl]
   14ce4:	adds	r7, r3, #0
   14ce8:	movne	r7, #1
   14cec:	cmp	r7, #0
   14cf0:	bne	147c0 <tcgetattr@plt+0x362c>
   14cf4:	ldr	r3, [sp, #64]	; 0x40
   14cf8:	cmp	r8, #0
   14cfc:	movne	r3, #0
   14d00:	andeq	r3, r3, #1
   14d04:	cmp	r3, #0
   14d08:	str	r3, [sp, #64]	; 0x40
   14d0c:	bne	157b0 <tcgetattr@plt+0x461c>
   14d10:	ldr	r3, [sp, #40]	; 0x28
   14d14:	ldr	r2, [sp, #52]	; 0x34
   14d18:	eor	r3, r3, #1
   14d1c:	ands	r2, r2, r3
   14d20:	beq	15bdc <tcgetattr@plt+0x4a48>
   14d24:	ldr	r3, [sp, #76]	; 0x4c
   14d28:	cmp	r3, #0
   14d2c:	beq	15bac <tcgetattr@plt+0x4a18>
   14d30:	ldr	r3, [sp, #28]
   14d34:	cmp	r3, #0
   14d38:	bne	15b68 <tcgetattr@plt+0x49d4>
   14d3c:	ldr	r2, [sp, #84]	; 0x54
   14d40:	clz	r3, fp
   14d44:	cmp	r2, #0
   14d48:	lsr	r3, r3, #5
   14d4c:	moveq	r3, #0
   14d50:	cmp	r3, #0
   14d54:	beq	15b08 <tcgetattr@plt+0x4974>
   14d58:	mov	fp, r2
   14d5c:	str	r3, [sp, #76]	; 0x4c
   14d60:	b	146ec <tcgetattr@plt+0x3558>
   14d64:	ldr	r3, [sp, #176]	; 0xb0
   14d68:	ldr	r6, [sp, #48]	; 0x30
   14d6c:	cmp	r3, #2
   14d70:	beq	152a8 <tcgetattr@plt+0x4114>
   14d74:	ldr	r3, [sp, #88]	; 0x58
   14d78:	cmp	r3, #0
   14d7c:	beq	1582c <tcgetattr@plt+0x4698>
   14d80:	mov	r3, #0
   14d84:	add	sl, sl, #1
   14d88:	ldr	r6, [sp, #36]	; 0x24
   14d8c:	str	r3, [sp, #32]
   14d90:	mov	r4, #92	; 0x5c
   14d94:	b	14c80 <tcgetattr@plt+0x3aec>
   14d98:	ldr	r3, [sp, #176]	; 0xb0
   14d9c:	ldr	r6, [sp, #48]	; 0x30
   14da0:	cmp	r3, #2
   14da4:	beq	152d8 <tcgetattr@plt+0x4144>
   14da8:	cmp	r3, #5
   14dac:	bne	1583c <tcgetattr@plt+0x46a8>
   14db0:	ldr	r3, [sp, #100]	; 0x64
   14db4:	cmp	r3, #0
   14db8:	beq	158a0 <tcgetattr@plt+0x470c>
   14dbc:	ldr	r2, [sp, #24]
   14dc0:	add	r3, sl, #2
   14dc4:	cmp	r2, r3
   14dc8:	bls	14dd8 <tcgetattr@plt+0x3c44>
   14dcc:	ldrb	r4, [r5, #1]
   14dd0:	cmp	r4, #63	; 0x3f
   14dd4:	beq	15a48 <tcgetattr@plt+0x48b4>
   14dd8:	mov	r1, #0
   14ddc:	str	r1, [sp, #32]
   14de0:	mov	r4, #63	; 0x3f
   14de4:	b	14c4c <tcgetattr@plt+0x3ab8>
   14de8:	ldr	r3, [sp, #176]	; 0xb0
   14dec:	ldr	r6, [sp, #48]	; 0x30
   14df0:	cmp	r3, #2
   14df4:	beq	15304 <tcgetattr@plt+0x4170>
   14df8:	str	r7, [sp, #32]
   14dfc:	str	r7, [sp, #76]	; 0x4c
   14e00:	mov	r1, #0
   14e04:	mov	r4, #39	; 0x27
   14e08:	b	14c4c <tcgetattr@plt+0x3ab8>
   14e0c:	ldr	r6, [sp, #48]	; 0x30
   14e10:	ldr	r1, [sp, #52]	; 0x34
   14e14:	str	r7, [sp, #32]
   14e18:	b	14c4c <tcgetattr@plt+0x3ab8>
   14e1c:	ldr	r6, [sp, #48]	; 0x30
   14e20:	ldr	r1, [sp, #52]	; 0x34
   14e24:	mov	r4, #12
   14e28:	mov	r3, #102	; 0x66
   14e2c:	ldr	r2, [sp, #56]	; 0x38
   14e30:	cmp	r2, #0
   14e34:	streq	r2, [sp, #32]
   14e38:	beq	14c4c <tcgetattr@plt+0x3ab8>
   14e3c:	mov	r4, r3
   14e40:	mov	r3, #0
   14e44:	str	r3, [sp, #32]
   14e48:	ldr	r3, [sp, #40]	; 0x28
   14e4c:	cmp	r3, #0
   14e50:	bne	155c0 <tcgetattr@plt+0x442c>
   14e54:	ldr	r3, [sp, #36]	; 0x24
   14e58:	eor	r3, r3, #1
   14e5c:	and	r3, r3, r1
   14e60:	ands	r3, r3, #255	; 0xff
   14e64:	beq	14e9c <tcgetattr@plt+0x3d08>
   14e68:	cmp	fp, r8
   14e6c:	movhi	r2, #39	; 0x27
   14e70:	strbhi	r2, [r9, r8]
   14e74:	add	r2, r8, #1
   14e78:	cmp	fp, r2
   14e7c:	movhi	r1, #36	; 0x24
   14e80:	strbhi	r1, [r9, r2]
   14e84:	add	r2, r8, #2
   14e88:	cmp	fp, r2
   14e8c:	add	r8, r8, #3
   14e90:	movhi	r1, #39	; 0x27
   14e94:	strbhi	r1, [r9, r2]
   14e98:	str	r3, [sp, #36]	; 0x24
   14e9c:	cmp	fp, r8
   14ea0:	movhi	r3, #92	; 0x5c
   14ea4:	strbhi	r3, [r9, r8]
   14ea8:	add	sl, sl, #1
   14eac:	add	r8, r8, #1
   14eb0:	b	14cb0 <tcgetattr@plt+0x3b1c>
   14eb4:	ldr	r6, [sp, #48]	; 0x30
   14eb8:	mov	r4, #10
   14ebc:	mov	r3, #110	; 0x6e
   14ec0:	ldr	r2, [sp, #64]	; 0x40
   14ec4:	cmp	r2, #0
   14ec8:	bne	15948 <tcgetattr@plt+0x47b4>
   14ecc:	ldr	r1, [sp, #52]	; 0x34
   14ed0:	b	14e2c <tcgetattr@plt+0x3c98>
   14ed4:	ldr	r6, [sp, #48]	; 0x30
   14ed8:	ldr	r1, [sp, #52]	; 0x34
   14edc:	mov	r3, #116	; 0x74
   14ee0:	b	14e2c <tcgetattr@plt+0x3c98>
   14ee4:	ldr	r6, [sp, #48]	; 0x30
   14ee8:	ldr	r1, [sp, #52]	; 0x34
   14eec:	mov	r4, #11
   14ef0:	mov	r3, #118	; 0x76
   14ef4:	b	14e2c <tcgetattr@plt+0x3c98>
   14ef8:	ldr	r6, [sp, #48]	; 0x30
   14efc:	ldr	r1, [sp, #52]	; 0x34
   14f00:	mov	r4, #8
   14f04:	mov	r3, #98	; 0x62
   14f08:	b	14e2c <tcgetattr@plt+0x3c98>
   14f0c:	ldr	r6, [sp, #48]	; 0x30
   14f10:	ldr	r1, [sp, #52]	; 0x34
   14f14:	mov	r4, #7
   14f18:	mov	r3, #97	; 0x61
   14f1c:	b	14e2c <tcgetattr@plt+0x3c98>
   14f20:	ldr	r3, [sp, #56]	; 0x38
   14f24:	ldr	r6, [sp, #48]	; 0x30
   14f28:	cmp	r3, #0
   14f2c:	beq	153f0 <tcgetattr@plt+0x425c>
   14f30:	ldr	r3, [sp, #40]	; 0x28
   14f34:	cmp	r3, #0
   14f38:	bne	15a24 <tcgetattr@plt+0x4890>
   14f3c:	ldr	r3, [sp, #36]	; 0x24
   14f40:	ldr	r2, [sp, #52]	; 0x34
   14f44:	eor	r3, r3, #1
   14f48:	ands	r3, r2, r3
   14f4c:	moveq	r2, r8
   14f50:	beq	14f88 <tcgetattr@plt+0x3df4>
   14f54:	cmp	fp, r8
   14f58:	movhi	r2, #39	; 0x27
   14f5c:	strbhi	r2, [r9, r8]
   14f60:	add	r2, r8, #1
   14f64:	cmp	fp, r2
   14f68:	movhi	r1, #36	; 0x24
   14f6c:	strbhi	r1, [r9, r2]
   14f70:	add	r2, r8, #2
   14f74:	cmp	fp, r2
   14f78:	movhi	r1, #39	; 0x27
   14f7c:	strbhi	r1, [r9, r2]
   14f80:	add	r2, r8, #3
   14f84:	str	r3, [sp, #36]	; 0x24
   14f88:	cmp	fp, r2
   14f8c:	movhi	r3, #92	; 0x5c
   14f90:	strbhi	r3, [r9, r2]
   14f94:	ldr	r3, [sp, #92]	; 0x5c
   14f98:	add	r8, r2, #1
   14f9c:	cmp	r3, #0
   14fa0:	beq	15924 <tcgetattr@plt+0x4790>
   14fa4:	ldr	r1, [sp, #24]
   14fa8:	add	r3, sl, #1
   14fac:	cmp	r1, r3
   14fb0:	bls	14fe8 <tcgetattr@plt+0x3e54>
   14fb4:	ldr	r1, [sp, #44]	; 0x2c
   14fb8:	ldrb	r3, [r1, r3]
   14fbc:	sub	r3, r3, #48	; 0x30
   14fc0:	cmp	r3, #9
   14fc4:	bhi	14fe8 <tcgetattr@plt+0x3e54>
   14fc8:	cmp	fp, r8
   14fcc:	movhi	r3, #48	; 0x30
   14fd0:	strbhi	r3, [r9, r8]
   14fd4:	add	r3, r2, #2
   14fd8:	cmp	fp, r3
   14fdc:	add	r8, r2, #3
   14fe0:	movhi	r1, #48	; 0x30
   14fe4:	strbhi	r1, [r9, r3]
   14fe8:	ldr	r3, [sp, #40]	; 0x28
   14fec:	ldr	r1, [sp, #52]	; 0x34
   14ff0:	mov	r7, r3
   14ff4:	str	r3, [sp, #32]
   14ff8:	mov	r4, #48	; 0x30
   14ffc:	b	14c4c <tcgetattr@plt+0x3ab8>
   15000:	ldr	r6, [sp, #48]	; 0x30
   15004:	cmp	sl, #0
   15008:	streq	r7, [sp, #32]
   1500c:	beq	1502c <tcgetattr@plt+0x3e98>
   15010:	mov	r3, #0
   15014:	ldr	r1, [sp, #52]	; 0x34
   15018:	str	r3, [sp, #32]
   1501c:	b	14c4c <tcgetattr@plt+0x3ab8>
   15020:	ldr	r6, [sp, #48]	; 0x30
   15024:	mov	r3, #0
   15028:	str	r3, [sp, #32]
   1502c:	ldr	r3, [sp, #64]	; 0x40
   15030:	cmp	r3, #0
   15034:	bne	157b0 <tcgetattr@plt+0x461c>
   15038:	ldr	r1, [sp, #52]	; 0x34
   1503c:	b	14c4c <tcgetattr@plt+0x3ab8>
   15040:	ldr	r3, [sp, #48]	; 0x30
   15044:	mov	r6, r3
   15048:	str	r3, [sp, #32]
   1504c:	b	1502c <tcgetattr@plt+0x3e98>
   15050:	ldr	r6, [sp, #48]	; 0x30
   15054:	mov	r4, #13
   15058:	mov	r3, #114	; 0x72
   1505c:	b	14ec0 <tcgetattr@plt+0x3d2c>
   15060:	ldr	r3, [sp, #44]	; 0x2c
   15064:	add	r5, r3, sl
   15068:	ldrb	r4, [r5]
   1506c:	cmp	r4, #126	; 0x7e
   15070:	ldrls	pc, [pc, r4, lsl #2]
   15074:	b	15410 <tcgetattr@plt+0x427c>
   15078:	andeq	r5, r1, r0, ror #7
   1507c:	andeq	r5, r1, r0, lsl r4
   15080:	andeq	r5, r1, r0, lsl r4
   15084:	andeq	r5, r1, r0, lsl r4
   15088:	andeq	r5, r1, r0, lsl r4
   1508c:	andeq	r5, r1, r0, lsl r4
   15090:	andeq	r5, r1, r0, lsl r4
   15094:	ldrdeq	r5, [r1], -r8
   15098:	ldrdeq	r5, [r1], -r0
   1509c:	andeq	r5, r1, r4, asr #7
   150a0:			; <UNDEFINED> instruction: 0x000153bc
   150a4:			; <UNDEFINED> instruction: 0x000153b4
   150a8:	andeq	r5, r1, ip, lsr #7
   150ac:	andeq	r5, r1, r4, lsr #7
   150b0:	andeq	r5, r1, r0, lsl r4
   150b4:	andeq	r5, r1, r0, lsl r4
   150b8:	andeq	r5, r1, r0, lsl r4
   150bc:	andeq	r5, r1, r0, lsl r4
   150c0:	andeq	r5, r1, r0, lsl r4
   150c4:	andeq	r5, r1, r0, lsl r4
   150c8:	andeq	r5, r1, r0, lsl r4
   150cc:	andeq	r5, r1, r0, lsl r4
   150d0:	andeq	r5, r1, r0, lsl r4
   150d4:	andeq	r5, r1, r0, lsl r4
   150d8:	andeq	r5, r1, r0, lsl r4
   150dc:	andeq	r5, r1, r0, lsl r4
   150e0:	andeq	r5, r1, r0, lsl r4
   150e4:	andeq	r5, r1, r0, lsl r4
   150e8:	andeq	r5, r1, r0, lsl r4
   150ec:	andeq	r5, r1, r0, lsl r4
   150f0:	andeq	r5, r1, r0, lsl r4
   150f4:	andeq	r5, r1, r0, lsl r4
   150f8:	muleq	r1, r8, r3
   150fc:	muleq	r1, r0, r3
   15100:	muleq	r1, r0, r3
   15104:	andeq	r5, r1, r8, lsl #7
   15108:	muleq	r1, r0, r3
   1510c:	andeq	r5, r1, r0, lsl #7
   15110:	muleq	r1, r0, r3
   15114:	strdeq	r5, [r1], -r4
   15118:	muleq	r1, r0, r3
   1511c:	muleq	r1, r0, r3
   15120:	muleq	r1, r0, r3
   15124:	andeq	r5, r1, r0, lsl #7
   15128:	andeq	r5, r1, r0, lsl #7
   1512c:	andeq	r5, r1, r0, lsl #7
   15130:	andeq	r5, r1, r0, lsl #7
   15134:	andeq	r5, r1, r0, lsl #7
   15138:	andeq	r5, r1, r0, lsl #7
   1513c:	andeq	r5, r1, r0, lsl #7
   15140:	andeq	r5, r1, r0, lsl #7
   15144:	andeq	r5, r1, r0, lsl #7
   15148:	andeq	r5, r1, r0, lsl #7
   1514c:	andeq	r5, r1, r0, lsl #7
   15150:	andeq	r5, r1, r0, lsl #7
   15154:	andeq	r5, r1, r0, lsl #7
   15158:	andeq	r5, r1, r0, lsl #7
   1515c:	andeq	r5, r1, r0, lsl #7
   15160:	andeq	r5, r1, r0, lsl #7
   15164:	muleq	r1, r0, r3
   15168:	muleq	r1, r0, r3
   1516c:	muleq	r1, r0, r3
   15170:	muleq	r1, r0, r3
   15174:	andeq	r5, r1, r8, asr #5
   15178:	andeq	r5, r1, r0, lsl r4
   1517c:	andeq	r5, r1, r0, lsl #7
   15180:	andeq	r5, r1, r0, lsl #7
   15184:	andeq	r5, r1, r0, lsl #7
   15188:	andeq	r5, r1, r0, lsl #7
   1518c:	andeq	r5, r1, r0, lsl #7
   15190:	andeq	r5, r1, r0, lsl #7
   15194:	andeq	r5, r1, r0, lsl #7
   15198:	andeq	r5, r1, r0, lsl #7
   1519c:	andeq	r5, r1, r0, lsl #7
   151a0:	andeq	r5, r1, r0, lsl #7
   151a4:	andeq	r5, r1, r0, lsl #7
   151a8:	andeq	r5, r1, r0, lsl #7
   151ac:	andeq	r5, r1, r0, lsl #7
   151b0:	andeq	r5, r1, r0, lsl #7
   151b4:	andeq	r5, r1, r0, lsl #7
   151b8:	andeq	r5, r1, r0, lsl #7
   151bc:	andeq	r5, r1, r0, lsl #7
   151c0:	andeq	r5, r1, r0, lsl #7
   151c4:	andeq	r5, r1, r0, lsl #7
   151c8:	andeq	r5, r1, r0, lsl #7
   151cc:	andeq	r5, r1, r0, lsl #7
   151d0:	andeq	r5, r1, r0, lsl #7
   151d4:	andeq	r5, r1, r0, lsl #7
   151d8:	andeq	r5, r1, r0, lsl #7
   151dc:	andeq	r5, r1, r0, lsl #7
   151e0:	andeq	r5, r1, r0, lsl #7
   151e4:	muleq	r1, r0, r3
   151e8:	muleq	r1, r8, r2
   151ec:	andeq	r5, r1, r0, lsl #7
   151f0:	muleq	r1, r0, r3
   151f4:	andeq	r5, r1, r0, lsl #7
   151f8:	muleq	r1, r0, r3
   151fc:	andeq	r5, r1, r0, lsl #7
   15200:	andeq	r5, r1, r0, lsl #7
   15204:	andeq	r5, r1, r0, lsl #7
   15208:	andeq	r5, r1, r0, lsl #7
   1520c:	andeq	r5, r1, r0, lsl #7
   15210:	andeq	r5, r1, r0, lsl #7
   15214:	andeq	r5, r1, r0, lsl #7
   15218:	andeq	r5, r1, r0, lsl #7
   1521c:	andeq	r5, r1, r0, lsl #7
   15220:	andeq	r5, r1, r0, lsl #7
   15224:	andeq	r5, r1, r0, lsl #7
   15228:	andeq	r5, r1, r0, lsl #7
   1522c:	andeq	r5, r1, r0, lsl #7
   15230:	andeq	r5, r1, r0, lsl #7
   15234:	andeq	r5, r1, r0, lsl #7
   15238:	andeq	r5, r1, r0, lsl #7
   1523c:	andeq	r5, r1, r0, lsl #7
   15240:	andeq	r5, r1, r0, lsl #7
   15244:	andeq	r5, r1, r0, lsl #7
   15248:	andeq	r5, r1, r0, lsl #7
   1524c:	andeq	r5, r1, r0, lsl #7
   15250:	andeq	r5, r1, r0, lsl #7
   15254:	andeq	r5, r1, r0, lsl #7
   15258:	andeq	r5, r1, r0, lsl #7
   1525c:	andeq	r5, r1, r0, lsl #7
   15260:	andeq	r5, r1, r0, lsl #7
   15264:	andeq	r5, r1, r4, ror r2
   15268:	muleq	r1, r0, r3
   1526c:	andeq	r5, r1, r4, ror r2
   15270:	andeq	r5, r1, r8, lsl #7
   15274:	ldr	r3, [sp, #24]
   15278:	mov	r6, #0
   1527c:	cmn	r3, #1
   15280:	bne	14c2c <tcgetattr@plt+0x3a98>
   15284:	ldr	r3, [sp, #44]	; 0x2c
   15288:	ldrb	r3, [r3, #1]
   1528c:	adds	r3, r3, #0
   15290:	movne	r3, #1
   15294:	b	14c34 <tcgetattr@plt+0x3aa0>
   15298:	ldr	r3, [sp, #176]	; 0xb0
   1529c:	mov	r6, #0
   152a0:	cmp	r3, #2
   152a4:	bne	14d74 <tcgetattr@plt+0x3be0>
   152a8:	ldr	r3, [sp, #64]	; 0x40
   152ac:	cmp	r3, #0
   152b0:	bne	15ae8 <tcgetattr@plt+0x4954>
   152b4:	add	sl, sl, #1
   152b8:	ldr	r6, [sp, #36]	; 0x24
   152bc:	str	r3, [sp, #32]
   152c0:	mov	r4, #92	; 0x5c
   152c4:	b	14c80 <tcgetattr@plt+0x3aec>
   152c8:	ldr	r3, [sp, #176]	; 0xb0
   152cc:	mov	r6, #0
   152d0:	cmp	r3, #2
   152d4:	bne	14da8 <tcgetattr@plt+0x3c14>
   152d8:	ldr	r3, [sp, #40]	; 0x28
   152dc:	cmp	r3, #0
   152e0:	bne	155c4 <tcgetattr@plt+0x4430>
   152e4:	mov	r1, r7
   152e8:	str	r3, [sp, #32]
   152ec:	mov	r4, #63	; 0x3f
   152f0:	b	14c4c <tcgetattr@plt+0x3ab8>
   152f4:	ldr	r3, [sp, #176]	; 0xb0
   152f8:	mov	r6, #0
   152fc:	cmp	r3, #2
   15300:	bne	14df8 <tcgetattr@plt+0x3c64>
   15304:	ldr	r3, [sp, #64]	; 0x40
   15308:	cmp	r3, #0
   1530c:	bne	15ae8 <tcgetattr@plt+0x4954>
   15310:	ldr	r2, [sp, #84]	; 0x54
   15314:	adds	r3, fp, #0
   15318:	movne	r3, #1
   1531c:	cmp	r2, #0
   15320:	movne	r3, #0
   15324:	cmp	r3, #0
   15328:	strne	fp, [sp, #84]	; 0x54
   1532c:	movne	fp, #0
   15330:	bne	15360 <tcgetattr@plt+0x41cc>
   15334:	cmp	fp, r8
   15338:	movhi	r3, #39	; 0x27
   1533c:	strbhi	r3, [r9, r8]
   15340:	add	r3, r8, #1
   15344:	cmp	fp, r3
   15348:	movhi	r2, #92	; 0x5c
   1534c:	strbhi	r2, [r9, r3]
   15350:	add	r3, r8, #2
   15354:	cmp	fp, r3
   15358:	movhi	r2, #39	; 0x27
   1535c:	strbhi	r2, [r9, r3]
   15360:	ldr	r3, [sp, #64]	; 0x40
   15364:	add	r8, r8, #3
   15368:	mov	r1, r7
   1536c:	str	r7, [sp, #32]
   15370:	str	r7, [sp, #76]	; 0x4c
   15374:	str	r3, [sp, #36]	; 0x24
   15378:	mov	r4, #39	; 0x27
   1537c:	b	14c4c <tcgetattr@plt+0x3ab8>
   15380:	mov	r6, #0
   15384:	b	14e10 <tcgetattr@plt+0x3c7c>
   15388:	mov	r6, #0
   1538c:	b	15004 <tcgetattr@plt+0x3e70>
   15390:	mov	r6, #0
   15394:	b	15024 <tcgetattr@plt+0x3e90>
   15398:	str	r7, [sp, #32]
   1539c:	mov	r6, #0
   153a0:	b	1502c <tcgetattr@plt+0x3e98>
   153a4:	mov	r6, #0
   153a8:	b	15054 <tcgetattr@plt+0x3ec0>
   153ac:	mov	r6, #0
   153b0:	b	14e20 <tcgetattr@plt+0x3c8c>
   153b4:	mov	r6, #0
   153b8:	b	14ee8 <tcgetattr@plt+0x3d54>
   153bc:	mov	r6, #0
   153c0:	b	14eb8 <tcgetattr@plt+0x3d24>
   153c4:	mov	r6, #0
   153c8:	mov	r3, #116	; 0x74
   153cc:	b	14ec0 <tcgetattr@plt+0x3d2c>
   153d0:	mov	r6, #0
   153d4:	b	14efc <tcgetattr@plt+0x3d68>
   153d8:	mov	r6, #0
   153dc:	b	14f10 <tcgetattr@plt+0x3d7c>
   153e0:	ldr	r3, [sp, #56]	; 0x38
   153e4:	mov	r6, #0
   153e8:	cmp	r3, #0
   153ec:	bne	14f30 <tcgetattr@plt+0x3d9c>
   153f0:	ldr	r3, [sp, #96]	; 0x60
   153f4:	cmp	r3, #0
   153f8:	addne	sl, sl, #1
   153fc:	bne	147a4 <tcgetattr@plt+0x3610>
   15400:	ldr	r1, [sp, #52]	; 0x34
   15404:	str	r3, [sp, #32]
   15408:	mov	r4, r3
   1540c:	b	14c4c <tcgetattr@plt+0x3ab8>
   15410:	mov	r6, #0
   15414:	ldr	r3, [sp, #80]	; 0x50
   15418:	cmp	r3, #1
   1541c:	bne	1560c <tcgetattr@plt+0x4478>
   15420:	bl	1105c <__ctype_b_loc@plt>
   15424:	ldr	r2, [sp, #80]	; 0x50
   15428:	sxth	r3, r4
   1542c:	mov	r1, r2
   15430:	lsl	r3, r3, #1
   15434:	ldr	r2, [r0]
   15438:	ldrh	r3, [r2, r3]
   1543c:	and	r3, r3, #16384	; 0x4000
   15440:	cmp	r3, #0
   15444:	movne	r3, #1
   15448:	moveq	r3, #0
   1544c:	str	r3, [sp, #32]
   15450:	moveq	r3, #1
   15454:	movne	r3, #0
   15458:	ldr	r2, [sp, #56]	; 0x38
   1545c:	and	r3, r3, r2
   15460:	ands	r3, r3, #255	; 0xff
   15464:	beq	15038 <tcgetattr@plt+0x3ea4>
   15468:	add	r1, sl, r1
   1546c:	mov	r0, #0
   15470:	ldr	r7, [sp, #40]	; 0x28
   15474:	ldr	r2, [sp, #36]	; 0x24
   15478:	ldr	lr, [sp, #52]	; 0x34
   1547c:	b	1552c <tcgetattr@plt+0x4398>
   15480:	cmp	r7, #0
   15484:	bne	15880 <tcgetattr@plt+0x46ec>
   15488:	eor	r0, r2, #1
   1548c:	ands	r0, lr, r0
   15490:	beq	154c8 <tcgetattr@plt+0x4334>
   15494:	cmp	fp, r8
   15498:	movhi	r2, #39	; 0x27
   1549c:	strbhi	r2, [r9, r8]
   154a0:	add	r2, r8, #1
   154a4:	cmp	fp, r2
   154a8:	movhi	ip, #36	; 0x24
   154ac:	strbhi	ip, [r9, r2]
   154b0:	add	r2, r8, #2
   154b4:	cmp	fp, r2
   154b8:	movhi	ip, #39	; 0x27
   154bc:	strbhi	ip, [r9, r2]
   154c0:	add	r8, r8, #3
   154c4:	mov	r2, r0
   154c8:	cmp	fp, r8
   154cc:	movhi	r0, #92	; 0x5c
   154d0:	strbhi	r0, [r9, r8]
   154d4:	add	r0, r8, #1
   154d8:	cmp	fp, r0
   154dc:	lsrhi	ip, r4, #6
   154e0:	addhi	ip, ip, #48	; 0x30
   154e4:	strbhi	ip, [r9, r0]
   154e8:	add	ip, r8, #2
   154ec:	cmp	fp, ip
   154f0:	lsrhi	r0, r4, #3
   154f4:	andhi	r0, r0, #7
   154f8:	addhi	r0, r0, #48	; 0x30
   154fc:	add	sl, sl, #1
   15500:	strbhi	r0, [r9, ip]
   15504:	and	r4, r4, #7
   15508:	cmp	sl, r1
   1550c:	add	r4, r4, #48	; 0x30
   15510:	add	r8, r8, #3
   15514:	bcs	15898 <tcgetattr@plt+0x4704>
   15518:	mov	r0, r3
   1551c:	cmp	fp, r8
   15520:	strbhi	r4, [r9, r8]
   15524:	ldrb	r4, [r5, #1]!
   15528:	add	r8, r8, #1
   1552c:	cmp	r3, #0
   15530:	bne	15480 <tcgetattr@plt+0x42ec>
   15534:	cmp	r6, #0
   15538:	bne	155dc <tcgetattr@plt+0x4448>
   1553c:	eor	r6, r0, #1
   15540:	and	r6, r6, r2
   15544:	add	sl, sl, #1
   15548:	cmp	r1, sl
   1554c:	uxtb	r6, r6
   15550:	bls	15604 <tcgetattr@plt+0x4470>
   15554:	cmp	r6, #0
   15558:	beq	1551c <tcgetattr@plt+0x4388>
   1555c:	cmp	fp, r8
   15560:	movhi	r2, #39	; 0x27
   15564:	strbhi	r2, [r9, r8]
   15568:	add	r2, r8, #1
   1556c:	cmp	fp, r2
   15570:	movhi	ip, #39	; 0x27
   15574:	strbhi	ip, [r9, r2]
   15578:	add	r8, r8, #2
   1557c:	mov	r6, r3
   15580:	mov	r2, r3
   15584:	b	1551c <tcgetattr@plt+0x4388>
   15588:	ldr	r3, [sp, #184]	; 0xb8
   1558c:	cmp	r3, #0
   15590:	beq	14c68 <tcgetattr@plt+0x3ad4>
   15594:	lsr	r2, r4, #5
   15598:	mov	r0, r3
   1559c:	uxtb	r2, r2
   155a0:	and	r3, r4, #31
   155a4:	ldr	r2, [r0, r2, lsl #2]
   155a8:	lsr	r3, r2, r3
   155ac:	tst	r3, #1
   155b0:	beq	14c68 <tcgetattr@plt+0x3ad4>
   155b4:	ldr	r3, [sp, #40]	; 0x28
   155b8:	cmp	r3, #0
   155bc:	beq	14e54 <tcgetattr@plt+0x3cc0>
   155c0:	mov	r3, r1
   155c4:	str	r3, [sp, #64]	; 0x40
   155c8:	mov	sl, r9
   155cc:	ldr	r3, [sp, #56]	; 0x38
   155d0:	mov	r9, fp
   155d4:	ldr	r2, [sp, #64]	; 0x40
   155d8:	b	157c8 <tcgetattr@plt+0x4634>
   155dc:	cmp	fp, r8
   155e0:	eor	r6, r0, #1
   155e4:	movhi	ip, #92	; 0x5c
   155e8:	and	r6, r6, r2
   155ec:	add	sl, sl, #1
   155f0:	strbhi	ip, [r9, r8]
   155f4:	cmp	r1, sl
   155f8:	add	r8, r8, #1
   155fc:	uxtb	r6, r6
   15600:	bhi	15554 <tcgetattr@plt+0x43c0>
   15604:	str	r2, [sp, #36]	; 0x24
   15608:	b	14c80 <tcgetattr@plt+0x3aec>
   1560c:	ldr	r3, [sp, #24]
   15610:	cmn	r3, #1
   15614:	mov	r3, #0
   15618:	str	r3, [sp, #128]	; 0x80
   1561c:	str	r3, [sp, #132]	; 0x84
   15620:	beq	15914 <tcgetattr@plt+0x4780>
   15624:	mov	r2, r7
   15628:	mov	r3, #0
   1562c:	str	r7, [sp, #104]	; 0x68
   15630:	str	r5, [sp, #116]	; 0x74
   15634:	mov	r7, r3
   15638:	mov	r5, r2
   1563c:	str	r4, [sp, #32]
   15640:	str	r6, [sp, #108]	; 0x6c
   15644:	str	r8, [sp, #112]	; 0x70
   15648:	ldr	r3, [sp, #44]	; 0x2c
   1564c:	add	r6, sl, r7
   15650:	add	r4, r3, r6
   15654:	ldr	r3, [sp, #24]
   15658:	mov	r1, r4
   1565c:	sub	r2, r3, r6
   15660:	add	r0, sp, #124	; 0x7c
   15664:	add	r3, sp, #128	; 0x80
   15668:	bl	1b1fc <tcgetattr@plt+0xa068>
   1566c:	subs	r8, r0, #0
   15670:	beq	159f8 <tcgetattr@plt+0x4864>
   15674:	cmn	r8, #1
   15678:	beq	159d0 <tcgetattr@plt+0x483c>
   1567c:	cmn	r8, #2
   15680:	beq	15968 <tcgetattr@plt+0x47d4>
   15684:	ldr	r3, [sp, #64]	; 0x40
   15688:	cmp	r3, #0
   1568c:	beq	1574c <tcgetattr@plt+0x45b8>
   15690:	cmp	r8, #1
   15694:	beq	1574c <tcgetattr@plt+0x45b8>
   15698:	sub	r3, r8, #1
   1569c:	add	r6, r3, r6
   156a0:	ldr	r3, [sp, #44]	; 0x2c
   156a4:	add	r6, r3, r6
   156a8:	ldrb	r3, [r4, #1]!
   156ac:	sub	r3, r3, #91	; 0x5b
   156b0:	cmp	r3, #33	; 0x21
   156b4:	ldrls	pc, [pc, r3, lsl #2]
   156b8:	b	15744 <tcgetattr@plt+0x45b0>
   156bc:			; <UNDEFINED> instruction: 0x000157b0
   156c0:			; <UNDEFINED> instruction: 0x000157b0
   156c4:	andeq	r5, r1, r4, asr #14
   156c8:			; <UNDEFINED> instruction: 0x000157b0
   156cc:	andeq	r5, r1, r4, asr #14
   156d0:			; <UNDEFINED> instruction: 0x000157b0
   156d4:	andeq	r5, r1, r4, asr #14
   156d8:	andeq	r5, r1, r4, asr #14
   156dc:	andeq	r5, r1, r4, asr #14
   156e0:	andeq	r5, r1, r4, asr #14
   156e4:	andeq	r5, r1, r4, asr #14
   156e8:	andeq	r5, r1, r4, asr #14
   156ec:	andeq	r5, r1, r4, asr #14
   156f0:	andeq	r5, r1, r4, asr #14
   156f4:	andeq	r5, r1, r4, asr #14
   156f8:	andeq	r5, r1, r4, asr #14
   156fc:	andeq	r5, r1, r4, asr #14
   15700:	andeq	r5, r1, r4, asr #14
   15704:	andeq	r5, r1, r4, asr #14
   15708:	andeq	r5, r1, r4, asr #14
   1570c:	andeq	r5, r1, r4, asr #14
   15710:	andeq	r5, r1, r4, asr #14
   15714:	andeq	r5, r1, r4, asr #14
   15718:	andeq	r5, r1, r4, asr #14
   1571c:	andeq	r5, r1, r4, asr #14
   15720:	andeq	r5, r1, r4, asr #14
   15724:	andeq	r5, r1, r4, asr #14
   15728:	andeq	r5, r1, r4, asr #14
   1572c:	andeq	r5, r1, r4, asr #14
   15730:	andeq	r5, r1, r4, asr #14
   15734:	andeq	r5, r1, r4, asr #14
   15738:	andeq	r5, r1, r4, asr #14
   1573c:	andeq	r5, r1, r4, asr #14
   15740:			; <UNDEFINED> instruction: 0x000157b0
   15744:	cmp	r6, r4
   15748:	bne	156a8 <tcgetattr@plt+0x4514>
   1574c:	ldr	r0, [sp, #124]	; 0x7c
   15750:	bl	10f90 <iswprint@plt>
   15754:	add	r7, r7, r8
   15758:	cmp	r0, #0
   1575c:	add	r0, sp, #128	; 0x80
   15760:	moveq	r5, #0
   15764:	bl	10f30 <mbsinit@plt>
   15768:	cmp	r0, #0
   1576c:	beq	15648 <tcgetattr@plt+0x44b4>
   15770:	ldr	r4, [sp, #32]
   15774:	str	r5, [sp, #32]
   15778:	ldr	r3, [sp, #32]
   1577c:	mov	r1, r7
   15780:	eor	r3, r3, #1
   15784:	ldr	r7, [sp, #104]	; 0x68
   15788:	ldr	r6, [sp, #108]	; 0x6c
   1578c:	ldr	r8, [sp, #112]	; 0x70
   15790:	ldr	r5, [sp, #116]	; 0x74
   15794:	uxtb	r3, r3
   15798:	cmp	r1, #1
   1579c:	bls	15458 <tcgetattr@plt+0x42c4>
   157a0:	ldr	r2, [sp, #56]	; 0x38
   157a4:	and	r3, r3, r2
   157a8:	uxtb	r3, r3
   157ac:	b	15468 <tcgetattr@plt+0x42d4>
   157b0:	mov	r3, #2
   157b4:	str	r3, [sp, #176]	; 0xb0
   157b8:	ldr	r2, [sp, #64]	; 0x40
   157bc:	ldr	r3, [sp, #56]	; 0x38
   157c0:	mov	sl, r9
   157c4:	mov	r9, fp
   157c8:	and	r3, r3, r2
   157cc:	tst	r3, #255	; 0xff
   157d0:	ldr	r3, [sp, #176]	; 0xb0
   157d4:	movne	r3, #4
   157d8:	str	r3, [sp, #176]	; 0xb0
   157dc:	ldr	r3, [sp, #180]	; 0xb4
   157e0:	mov	ip, #0
   157e4:	bic	r3, r3, #2
   157e8:	str	r3, [sp, #4]
   157ec:	ldr	r3, [sp, #192]	; 0xc0
   157f0:	ldr	r2, [sp, #44]	; 0x2c
   157f4:	str	r3, [sp, #16]
   157f8:	ldr	r3, [sp, #188]	; 0xbc
   157fc:	mov	r1, r9
   15800:	str	r3, [sp, #12]
   15804:	ldr	r3, [sp, #176]	; 0xb0
   15808:	mov	r0, sl
   1580c:	str	r3, [sp]
   15810:	str	ip, [sp, #8]
   15814:	ldr	r3, [sp, #24]
   15818:	bl	14678 <tcgetattr@plt+0x34e4>
   1581c:	mov	fp, r0
   15820:	mov	r0, fp
   15824:	add	sp, sp, #140	; 0x8c
   15828:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1582c:	mov	r4, #92	; 0x5c
   15830:	mov	r1, #0
   15834:	mov	r3, r4
   15838:	b	14e2c <tcgetattr@plt+0x3c98>
   1583c:	mov	r3, #0
   15840:	ldr	r1, [sp, #52]	; 0x34
   15844:	str	r3, [sp, #32]
   15848:	mov	r4, #63	; 0x3f
   1584c:	b	14c4c <tcgetattr@plt+0x3ab8>
   15850:	cmp	fp, #0
   15854:	beq	158b0 <tcgetattr@plt+0x471c>
   15858:	mov	r3, #39	; 0x27
   1585c:	strb	r3, [r9]
   15860:	mov	r3, #0
   15864:	str	r3, [sp, #40]	; 0x28
   15868:	mov	r3, #1
   1586c:	str	r3, [sp, #68]	; 0x44
   15870:	ldr	r3, [pc, #448]	; 15a38 <tcgetattr@plt+0x48a4>
   15874:	mov	r8, #1
   15878:	str	r3, [sp, #72]	; 0x48
   1587c:	b	14a60 <tcgetattr@plt+0x38cc>
   15880:	ldr	r3, [sp, #40]	; 0x28
   15884:	mov	sl, r9
   15888:	str	r3, [sp, #56]	; 0x38
   1588c:	mov	r9, fp
   15890:	ldr	r2, [sp, #64]	; 0x40
   15894:	b	157c8 <tcgetattr@plt+0x4634>
   15898:	str	r2, [sp, #36]	; 0x24
   1589c:	b	14cb0 <tcgetattr@plt+0x3b1c>
   158a0:	mov	r1, #0
   158a4:	str	r3, [sp, #32]
   158a8:	mov	r4, #63	; 0x3f
   158ac:	b	14c4c <tcgetattr@plt+0x3ab8>
   158b0:	ldr	r3, [pc, #384]	; 15a38 <tcgetattr@plt+0x48a4>
   158b4:	str	r3, [sp, #72]	; 0x48
   158b8:	mov	r3, #0
   158bc:	str	r3, [sp, #40]	; 0x28
   158c0:	mov	r3, #1
   158c4:	str	r3, [sp, #68]	; 0x44
   158c8:	mov	r8, r3
   158cc:	b	14a60 <tcgetattr@plt+0x38cc>
   158d0:	bl	11170 <abort@plt>
   158d4:	cmp	fp, #0
   158d8:	beq	15938 <tcgetattr@plt+0x47a4>
   158dc:	mov	r2, #1
   158e0:	mov	r3, #34	; 0x22
   158e4:	strb	r3, [r9]
   158e8:	mov	r8, r2
   158ec:	mov	r3, r2
   158f0:	str	r2, [sp, #68]	; 0x44
   158f4:	str	r3, [sp, #56]	; 0x38
   158f8:	ldr	r3, [pc, #316]	; 15a3c <tcgetattr@plt+0x48a8>
   158fc:	ldr	r1, [sp, #56]	; 0x38
   15900:	str	r3, [sp, #72]	; 0x48
   15904:	ldr	r2, [sp, #176]	; 0xb0
   15908:	ldr	ip, [sp, #40]	; 0x28
   1590c:	ldr	lr, [sp, #176]	; 0xb0
   15910:	b	14744 <tcgetattr@plt+0x35b0>
   15914:	ldr	r0, [sp, #44]	; 0x2c
   15918:	bl	11080 <strlen@plt>
   1591c:	str	r0, [sp, #24]
   15920:	b	15624 <tcgetattr@plt+0x4490>
   15924:	mov	r7, #0
   15928:	ldr	r1, [sp, #52]	; 0x34
   1592c:	str	r3, [sp, #32]
   15930:	mov	r4, #48	; 0x30
   15934:	b	14c4c <tcgetattr@plt+0x3ab8>
   15938:	mov	r3, #1
   1593c:	str	r3, [sp, #68]	; 0x44
   15940:	mov	r8, r3
   15944:	b	158f4 <tcgetattr@plt+0x4760>
   15948:	mov	r3, #2
   1594c:	mov	sl, r9
   15950:	str	r3, [sp, #176]	; 0xb0
   15954:	mov	r9, fp
   15958:	ldr	r3, [sp, #56]	; 0x38
   1595c:	b	157c8 <tcgetattr@plt+0x4634>
   15960:	ldr	r6, [sp, #48]	; 0x30
   15964:	b	15414 <tcgetattr@plt+0x4280>
   15968:	ldr	r0, [sp, #24]
   1596c:	mov	ip, r6
   15970:	cmp	r0, ip
   15974:	mov	r1, r7
   15978:	mov	r2, r4
   1597c:	ldr	r7, [sp, #104]	; 0x68
   15980:	ldr	r4, [sp, #32]
   15984:	ldr	r6, [sp, #108]	; 0x6c
   15988:	ldr	r8, [sp, #112]	; 0x70
   1598c:	ldr	r5, [sp, #116]	; 0x74
   15990:	bls	159c0 <tcgetattr@plt+0x482c>
   15994:	ldrb	r3, [r2]
   15998:	cmp	r3, #0
   1599c:	bne	159b0 <tcgetattr@plt+0x481c>
   159a0:	b	15ad0 <tcgetattr@plt+0x493c>
   159a4:	ldrb	r3, [r2, #1]!
   159a8:	cmp	r3, #0
   159ac:	beq	15ad0 <tcgetattr@plt+0x493c>
   159b0:	add	r1, r1, #1
   159b4:	add	r3, sl, r1
   159b8:	cmp	r0, r3
   159bc:	bhi	159a4 <tcgetattr@plt+0x4810>
   159c0:	mov	r2, #0
   159c4:	mov	r3, r7
   159c8:	str	r2, [sp, #32]
   159cc:	b	15798 <tcgetattr@plt+0x4604>
   159d0:	mov	r1, r7
   159d4:	ldr	r7, [sp, #104]	; 0x68
   159d8:	mov	r2, #0
   159dc:	ldr	r4, [sp, #32]
   159e0:	ldr	r6, [sp, #108]	; 0x6c
   159e4:	ldr	r8, [sp, #112]	; 0x70
   159e8:	ldr	r5, [sp, #116]	; 0x74
   159ec:	mov	r3, r7
   159f0:	str	r2, [sp, #32]
   159f4:	b	15798 <tcgetattr@plt+0x4604>
   159f8:	mov	r3, r5
   159fc:	eor	r3, r3, #1
   15a00:	ldr	r4, [sp, #32]
   15a04:	mov	r1, r7
   15a08:	str	r5, [sp, #32]
   15a0c:	ldr	r7, [sp, #104]	; 0x68
   15a10:	ldr	r6, [sp, #108]	; 0x6c
   15a14:	ldr	r8, [sp, #112]	; 0x70
   15a18:	ldr	r5, [sp, #116]	; 0x74
   15a1c:	uxtb	r3, r3
   15a20:	b	15798 <tcgetattr@plt+0x4604>
   15a24:	mov	sl, r9
   15a28:	str	r3, [sp, #56]	; 0x38
   15a2c:	mov	r9, fp
   15a30:	ldr	r2, [sp, #64]	; 0x40
   15a34:	b	157c8 <tcgetattr@plt+0x4634>
   15a38:	andeq	lr, r1, ip, lsr #23
   15a3c:	andeq	lr, r1, r8, lsr #23
   15a40:			; <UNDEFINED> instruction: 0x0001ebb0
   15a44:	stmdacc	r0, {r0, r6, r7, r8, ip, lr}
   15a48:	ldr	r2, [sp, #44]	; 0x2c
   15a4c:	ldrb	r1, [r2, r3]
   15a50:	sub	r2, r1, #33	; 0x21
   15a54:	uxtb	r2, r2
   15a58:	cmp	r2, #29
   15a5c:	bhi	15adc <tcgetattr@plt+0x4948>
   15a60:	ldr	r0, [pc, #-36]	; 15a44 <tcgetattr@plt+0x48b0>
   15a64:	mov	ip, #1
   15a68:	ands	r2, r0, ip, lsl r2
   15a6c:	beq	15afc <tcgetattr@plt+0x4968>
   15a70:	ldr	r2, [sp, #40]	; 0x28
   15a74:	cmp	r2, #0
   15a78:	bne	15bf0 <tcgetattr@plt+0x4a5c>
   15a7c:	add	r2, r8, #1
   15a80:	cmp	fp, r8
   15a84:	strbhi	r4, [r9, r8]
   15a88:	cmp	fp, r2
   15a8c:	movhi	r0, #34	; 0x22
   15a90:	strbhi	r0, [r9, r2]
   15a94:	add	r2, r8, #2
   15a98:	cmp	fp, r2
   15a9c:	movhi	r0, #34	; 0x22
   15aa0:	strbhi	r0, [r9, r2]
   15aa4:	add	r2, r8, #3
   15aa8:	cmp	fp, r2
   15aac:	mov	sl, r3
   15ab0:	ldr	r3, [sp, #40]	; 0x28
   15ab4:	movhi	r0, #63	; 0x3f
   15ab8:	mov	r4, r1
   15abc:	strbhi	r0, [r9, r2]
   15ac0:	add	r8, r8, #4
   15ac4:	mov	r1, r3
   15ac8:	str	r3, [sp, #32]
   15acc:	b	14c4c <tcgetattr@plt+0x3ab8>
   15ad0:	str	r3, [sp, #32]
   15ad4:	mov	r3, r7
   15ad8:	b	15798 <tcgetattr@plt+0x4604>
   15adc:	mov	r1, #0
   15ae0:	str	r1, [sp, #32]
   15ae4:	b	14c4c <tcgetattr@plt+0x3ab8>
   15ae8:	mov	sl, r9
   15aec:	ldr	r3, [sp, #56]	; 0x38
   15af0:	mov	r9, fp
   15af4:	ldr	r2, [sp, #64]	; 0x40
   15af8:	b	157c8 <tcgetattr@plt+0x4634>
   15afc:	str	r2, [sp, #32]
   15b00:	mov	r1, #0
   15b04:	b	14c4c <tcgetattr@plt+0x3ab8>
   15b08:	ldr	r2, [sp, #76]	; 0x4c
   15b0c:	mov	sl, r9
   15b10:	mov	r9, fp
   15b14:	mov	fp, r8
   15b18:	ldr	r1, [sp, #72]	; 0x48
   15b1c:	cmp	r1, #0
   15b20:	moveq	r3, #0
   15b24:	andne	r3, r2, #1
   15b28:	cmp	r3, #0
   15b2c:	beq	15b58 <tcgetattr@plt+0x49c4>
   15b30:	ldrb	r3, [r1]
   15b34:	cmp	r3, #0
   15b38:	beq	15b58 <tcgetattr@plt+0x49c4>
   15b3c:	mov	r2, r1
   15b40:	cmp	r9, fp
   15b44:	strbhi	r3, [sl, fp]
   15b48:	ldrb	r3, [r2, #1]!
   15b4c:	add	fp, fp, #1
   15b50:	cmp	r3, #0
   15b54:	bne	15b40 <tcgetattr@plt+0x49ac>
   15b58:	cmp	r9, fp
   15b5c:	movhi	r3, #0
   15b60:	strbhi	r3, [sl, fp]
   15b64:	b	15820 <tcgetattr@plt+0x468c>
   15b68:	ldr	r3, [sp, #192]	; 0xc0
   15b6c:	mov	ip, #5
   15b70:	str	r3, [sp, #16]
   15b74:	ldr	r3, [sp, #188]	; 0xbc
   15b78:	ldr	r2, [sp, #44]	; 0x2c
   15b7c:	str	r3, [sp, #12]
   15b80:	ldr	r3, [sp, #184]	; 0xb8
   15b84:	ldr	r1, [sp, #84]	; 0x54
   15b88:	str	r3, [sp, #8]
   15b8c:	ldr	r3, [sp, #180]	; 0xb4
   15b90:	mov	r0, r9
   15b94:	str	r3, [sp, #4]
   15b98:	str	ip, [sp]
   15b9c:	ldr	r3, [sp, #24]
   15ba0:	bl	14678 <tcgetattr@plt+0x34e4>
   15ba4:	mov	fp, r0
   15ba8:	b	15820 <tcgetattr@plt+0x468c>
   15bac:	mov	sl, r9
   15bb0:	mov	r9, fp
   15bb4:	mov	fp, r8
   15bb8:	b	15b18 <tcgetattr@plt+0x4984>
   15bbc:	ldr	r1, [sp, #176]	; 0xb0
   15bc0:	bl	14558 <tcgetattr@plt+0x33c4>
   15bc4:	str	r0, [sp, #192]	; 0xc0
   15bc8:	b	14b34 <tcgetattr@plt+0x39a0>
   15bcc:	ldr	r1, [sp, #176]	; 0xb0
   15bd0:	bl	14558 <tcgetattr@plt+0x33c4>
   15bd4:	str	r0, [sp, #188]	; 0xbc
   15bd8:	b	14b14 <tcgetattr@plt+0x3980>
   15bdc:	mov	sl, r9
   15be0:	mov	r2, r3
   15be4:	mov	r9, fp
   15be8:	mov	fp, r8
   15bec:	b	15b18 <tcgetattr@plt+0x4984>
   15bf0:	mov	sl, r9
   15bf4:	mov	r9, fp
   15bf8:	b	157dc <tcgetattr@plt+0x4648>
   15bfc:	push	{r4, r5, r6, lr}
   15c00:	mov	r5, r0
   15c04:	bl	110b0 <__errno_location@plt>
   15c08:	cmp	r5, #0
   15c0c:	mov	r1, #48	; 0x30
   15c10:	mov	r4, r0
   15c14:	ldr	r0, [pc, #16]	; 15c2c <tcgetattr@plt+0x4a98>
   15c18:	ldr	r6, [r4]
   15c1c:	movne	r0, r5
   15c20:	bl	19498 <tcgetattr@plt+0x8304>
   15c24:	str	r6, [r4]
   15c28:	pop	{r4, r5, r6, pc}
   15c2c:	andeq	r0, r3, r0, ror #4
   15c30:	ldr	r3, [pc, #12]	; 15c44 <tcgetattr@plt+0x4ab0>
   15c34:	cmp	r0, #0
   15c38:	moveq	r0, r3
   15c3c:	ldr	r0, [r0]
   15c40:	bx	lr
   15c44:	andeq	r0, r3, r0, ror #4
   15c48:	ldr	r3, [pc, #12]	; 15c5c <tcgetattr@plt+0x4ac8>
   15c4c:	cmp	r0, #0
   15c50:	moveq	r0, r3
   15c54:	str	r1, [r0]
   15c58:	bx	lr
   15c5c:	andeq	r0, r3, r0, ror #4
   15c60:	ldr	r3, [pc, #52]	; 15c9c <tcgetattr@plt+0x4b08>
   15c64:	cmp	r0, #0
   15c68:	moveq	r0, r3
   15c6c:	add	r3, r0, #8
   15c70:	push	{lr}		; (str lr, [sp, #-4]!)
   15c74:	lsr	lr, r1, #5
   15c78:	and	r1, r1, #31
   15c7c:	ldr	ip, [r3, lr, lsl #2]
   15c80:	lsr	r0, ip, r1
   15c84:	eor	r2, r2, r0
   15c88:	and	r2, r2, #1
   15c8c:	and	r0, r0, #1
   15c90:	eor	r1, ip, r2, lsl r1
   15c94:	str	r1, [r3, lr, lsl #2]
   15c98:	pop	{pc}		; (ldr pc, [sp], #4)
   15c9c:	andeq	r0, r3, r0, ror #4
   15ca0:	ldr	r3, [pc, #16]	; 15cb8 <tcgetattr@plt+0x4b24>
   15ca4:	cmp	r0, #0
   15ca8:	movne	r3, r0
   15cac:	ldr	r0, [r3, #4]
   15cb0:	str	r1, [r3, #4]
   15cb4:	bx	lr
   15cb8:	andeq	r0, r3, r0, ror #4
   15cbc:	ldr	r3, [pc, #44]	; 15cf0 <tcgetattr@plt+0x4b5c>
   15cc0:	cmp	r0, #0
   15cc4:	moveq	r0, r3
   15cc8:	mov	ip, #10
   15ccc:	cmp	r2, #0
   15cd0:	cmpne	r1, #0
   15cd4:	str	ip, [r0]
   15cd8:	beq	15ce8 <tcgetattr@plt+0x4b54>
   15cdc:	str	r1, [r0, #40]	; 0x28
   15ce0:	str	r2, [r0, #44]	; 0x2c
   15ce4:	bx	lr
   15ce8:	push	{r4, lr}
   15cec:	bl	11170 <abort@plt>
   15cf0:	andeq	r0, r3, r0, ror #4
   15cf4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15cf8:	sub	sp, sp, #24
   15cfc:	ldr	ip, [pc, #108]	; 15d70 <tcgetattr@plt+0x4bdc>
   15d00:	ldr	r4, [sp, #56]	; 0x38
   15d04:	mov	r9, r2
   15d08:	cmp	r4, #0
   15d0c:	moveq	r4, ip
   15d10:	mov	sl, r3
   15d14:	mov	r7, r0
   15d18:	mov	r8, r1
   15d1c:	bl	110b0 <__errno_location@plt>
   15d20:	ldr	r3, [r4, #44]	; 0x2c
   15d24:	mov	r1, r8
   15d28:	ldr	r6, [r0]
   15d2c:	str	r3, [sp, #16]
   15d30:	ldr	r2, [r4, #40]	; 0x28
   15d34:	add	r3, r4, #8
   15d38:	str	r3, [sp, #8]
   15d3c:	str	r2, [sp, #12]
   15d40:	ldr	r2, [r4, #4]
   15d44:	mov	r5, r0
   15d48:	str	r2, [sp, #4]
   15d4c:	ldr	ip, [r4]
   15d50:	mov	r3, sl
   15d54:	mov	r2, r9
   15d58:	mov	r0, r7
   15d5c:	str	ip, [sp]
   15d60:	bl	14678 <tcgetattr@plt+0x34e4>
   15d64:	str	r6, [r5]
   15d68:	add	sp, sp, #24
   15d6c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15d70:	andeq	r0, r3, r0, ror #4
   15d74:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15d78:	cmp	r2, #0
   15d7c:	sub	sp, sp, #36	; 0x24
   15d80:	ldr	r4, [pc, #164]	; 15e2c <tcgetattr@plt+0x4c98>
   15d84:	mov	r8, r1
   15d88:	movne	r4, r2
   15d8c:	mov	r7, r0
   15d90:	bl	110b0 <__errno_location@plt>
   15d94:	ldr	r3, [r4, #44]	; 0x2c
   15d98:	ldr	r5, [r4, #4]
   15d9c:	add	r9, r4, #8
   15da0:	orr	r5, r5, #1
   15da4:	mov	r1, #0
   15da8:	mov	r2, r7
   15dac:	ldr	fp, [r0]
   15db0:	str	r3, [sp, #16]
   15db4:	ldr	r3, [r4, #40]	; 0x28
   15db8:	stmib	sp, {r5, r9}
   15dbc:	str	r3, [sp, #12]
   15dc0:	ldr	r3, [r4]
   15dc4:	mov	r6, r0
   15dc8:	str	r3, [sp]
   15dcc:	mov	r0, r1
   15dd0:	mov	r3, r8
   15dd4:	bl	14678 <tcgetattr@plt+0x34e4>
   15dd8:	add	r1, r0, #1
   15ddc:	mov	r0, r1
   15de0:	str	r1, [sp, #28]
   15de4:	bl	18f54 <tcgetattr@plt+0x7dc0>
   15de8:	ldr	r3, [r4, #44]	; 0x2c
   15dec:	ldr	r1, [sp, #28]
   15df0:	str	r3, [sp, #16]
   15df4:	ldr	r3, [r4, #40]	; 0x28
   15df8:	str	r5, [sp, #4]
   15dfc:	str	r3, [sp, #12]
   15e00:	str	r9, [sp, #8]
   15e04:	ldr	ip, [r4]
   15e08:	mov	r3, r8
   15e0c:	mov	r2, r7
   15e10:	str	ip, [sp]
   15e14:	mov	sl, r0
   15e18:	bl	14678 <tcgetattr@plt+0x34e4>
   15e1c:	mov	r0, sl
   15e20:	str	fp, [r6]
   15e24:	add	sp, sp, #36	; 0x24
   15e28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15e2c:	andeq	r0, r3, r0, ror #4
   15e30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15e34:	cmp	r3, #0
   15e38:	sub	sp, sp, #44	; 0x2c
   15e3c:	ldr	r4, [pc, #192]	; 15f04 <tcgetattr@plt+0x4d70>
   15e40:	mov	r6, r2
   15e44:	movne	r4, r3
   15e48:	mov	r9, r1
   15e4c:	mov	r8, r0
   15e50:	bl	110b0 <__errno_location@plt>
   15e54:	ldr	r3, [r4, #44]	; 0x2c
   15e58:	ldr	r5, [r4, #4]
   15e5c:	add	sl, r4, #8
   15e60:	cmp	r6, #0
   15e64:	orreq	r5, r5, #1
   15e68:	mov	r1, #0
   15e6c:	ldr	r2, [r0]
   15e70:	str	r3, [sp, #16]
   15e74:	ldr	r3, [r4, #40]	; 0x28
   15e78:	stmib	sp, {r5, sl}
   15e7c:	str	r3, [sp, #12]
   15e80:	ldr	r3, [r4]
   15e84:	mov	r7, r0
   15e88:	str	r2, [sp, #28]
   15e8c:	str	r3, [sp]
   15e90:	mov	r2, r8
   15e94:	mov	r3, r9
   15e98:	mov	r0, r1
   15e9c:	bl	14678 <tcgetattr@plt+0x34e4>
   15ea0:	add	r1, r0, #1
   15ea4:	mov	fp, r0
   15ea8:	mov	r0, r1
   15eac:	str	r1, [sp, #36]	; 0x24
   15eb0:	bl	18f54 <tcgetattr@plt+0x7dc0>
   15eb4:	ldr	r3, [r4, #44]	; 0x2c
   15eb8:	mov	r2, r8
   15ebc:	str	r3, [sp, #16]
   15ec0:	ldr	r3, [r4, #40]	; 0x28
   15ec4:	str	r5, [sp, #4]
   15ec8:	str	r3, [sp, #12]
   15ecc:	str	sl, [sp, #8]
   15ed0:	ldr	ip, [r4]
   15ed4:	ldr	r1, [sp, #36]	; 0x24
   15ed8:	mov	r3, r9
   15edc:	str	ip, [sp]
   15ee0:	str	r0, [sp, #32]
   15ee4:	bl	14678 <tcgetattr@plt+0x34e4>
   15ee8:	ldr	r2, [sp, #28]
   15eec:	cmp	r6, #0
   15ef0:	str	r2, [r7]
   15ef4:	ldr	r0, [sp, #32]
   15ef8:	strne	fp, [r6]
   15efc:	add	sp, sp, #44	; 0x2c
   15f00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15f04:	andeq	r0, r3, r0, ror #4
   15f08:	push	{r4, r5, r6, r7, r8, lr}
   15f0c:	ldr	r6, [pc, #116]	; 15f88 <tcgetattr@plt+0x4df4>
   15f10:	ldr	r3, [r6, #4]
   15f14:	ldr	r7, [r6]
   15f18:	cmp	r3, #1
   15f1c:	movgt	r5, r7
   15f20:	movgt	r4, #1
   15f24:	ble	15f44 <tcgetattr@plt+0x4db0>
   15f28:	ldr	r0, [r5, #12]
   15f2c:	bl	1444c <tcgetattr@plt+0x32b8>
   15f30:	ldr	r3, [r6, #4]
   15f34:	add	r4, r4, #1
   15f38:	cmp	r3, r4
   15f3c:	add	r5, r5, #8
   15f40:	bgt	15f28 <tcgetattr@plt+0x4d94>
   15f44:	ldr	r0, [r7, #4]
   15f48:	ldr	r4, [pc, #60]	; 15f8c <tcgetattr@plt+0x4df8>
   15f4c:	cmp	r0, r4
   15f50:	beq	15f64 <tcgetattr@plt+0x4dd0>
   15f54:	bl	1444c <tcgetattr@plt+0x32b8>
   15f58:	mov	r3, #256	; 0x100
   15f5c:	str	r4, [r6, #12]
   15f60:	str	r3, [r6, #8]
   15f64:	ldr	r4, [pc, #36]	; 15f90 <tcgetattr@plt+0x4dfc>
   15f68:	cmp	r7, r4
   15f6c:	beq	15f7c <tcgetattr@plt+0x4de8>
   15f70:	mov	r0, r7
   15f74:	bl	1444c <tcgetattr@plt+0x32b8>
   15f78:	str	r4, [r6]
   15f7c:	mov	r3, #1
   15f80:	str	r3, [r6, #4]
   15f84:	pop	{r4, r5, r6, r7, r8, pc}
   15f88:	andeq	r0, r3, ip, lsl r1
   15f8c:	muleq	r3, r0, r2
   15f90:	andeq	r0, r3, r4, lsr #2
   15f94:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15f98:	sub	sp, sp, #44	; 0x2c
   15f9c:	mov	r5, r0
   15fa0:	mov	sl, r1
   15fa4:	bl	110b0 <__errno_location@plt>
   15fa8:	ldr	r4, [pc, #400]	; 16140 <tcgetattr@plt+0x4fac>
   15fac:	cmn	r5, #-2147483647	; 0x80000001
   15fb0:	ldr	r6, [r4]
   15fb4:	mov	r8, r0
   15fb8:	movne	r0, #0
   15fbc:	moveq	r0, #1
   15fc0:	ldr	r3, [r8]
   15fc4:	orrs	r0, r0, r5, lsr #31
   15fc8:	str	r3, [sp, #24]
   15fcc:	bne	1613c <tcgetattr@plt+0x4fa8>
   15fd0:	ldr	r2, [r4, #4]
   15fd4:	cmp	r5, r2
   15fd8:	blt	16038 <tcgetattr@plt+0x4ea4>
   15fdc:	add	r7, r4, #8
   15fe0:	cmp	r6, r7
   15fe4:	str	r2, [sp, #36]	; 0x24
   15fe8:	beq	1610c <tcgetattr@plt+0x4f78>
   15fec:	mov	r3, #8
   15ff0:	sub	r2, r5, r2
   15ff4:	mov	r0, r6
   15ff8:	str	r3, [sp]
   15ffc:	add	r2, r2, #1
   16000:	mvn	r3, #-2147483648	; 0x80000000
   16004:	add	r1, sp, #36	; 0x24
   16008:	bl	19170 <tcgetattr@plt+0x7fdc>
   1600c:	mov	r6, r0
   16010:	str	r0, [r4]
   16014:	ldr	r0, [r4, #4]
   16018:	ldr	r2, [sp, #36]	; 0x24
   1601c:	mov	r1, #0
   16020:	sub	r2, r2, r0
   16024:	add	r0, r6, r0, lsl #3
   16028:	lsl	r2, r2, #3
   1602c:	bl	110d4 <memset@plt>
   16030:	ldr	r3, [sp, #36]	; 0x24
   16034:	str	r3, [r4, #4]
   16038:	ldr	r4, [pc, #260]	; 16144 <tcgetattr@plt+0x4fb0>
   1603c:	add	fp, r6, r5, lsl #3
   16040:	ldr	r9, [r6, r5, lsl #3]
   16044:	ldr	r0, [r4, #4]
   16048:	ldr	r3, [r4]
   1604c:	ldr	r7, [fp, #4]
   16050:	ldr	r1, [r4, #44]	; 0x2c
   16054:	ldr	r2, [r4, #40]	; 0x28
   16058:	orr	r0, r0, #1
   1605c:	str	r3, [sp]
   16060:	add	r3, r4, #8
   16064:	str	r0, [sp, #28]
   16068:	str	r0, [sp, #4]
   1606c:	str	r1, [sp, #16]
   16070:	str	r2, [sp, #12]
   16074:	str	r3, [sp, #8]
   16078:	mov	r0, r7
   1607c:	mov	r1, r9
   16080:	mvn	r3, #0
   16084:	mov	r2, sl
   16088:	bl	14678 <tcgetattr@plt+0x34e4>
   1608c:	cmp	r9, r0
   16090:	bhi	160f8 <tcgetattr@plt+0x4f64>
   16094:	add	r3, r4, #48	; 0x30
   16098:	add	r9, r0, #1
   1609c:	cmp	r7, r3
   160a0:	str	r9, [r6, r5, lsl #3]
   160a4:	beq	160b0 <tcgetattr@plt+0x4f1c>
   160a8:	mov	r0, r7
   160ac:	bl	1444c <tcgetattr@plt+0x32b8>
   160b0:	mov	r0, r9
   160b4:	bl	18f54 <tcgetattr@plt+0x7dc0>
   160b8:	ldr	ip, [r4, #44]	; 0x2c
   160bc:	ldr	r3, [r4]
   160c0:	ldr	lr, [r4, #40]	; 0x28
   160c4:	ldr	r4, [pc, #124]	; 16148 <tcgetattr@plt+0x4fb4>
   160c8:	mov	r2, sl
   160cc:	mov	r1, r9
   160d0:	str	r0, [fp, #4]
   160d4:	str	r4, [sp, #8]
   160d8:	ldr	r4, [sp, #28]
   160dc:	str	r3, [sp]
   160e0:	str	r4, [sp, #4]
   160e4:	str	ip, [sp, #16]
   160e8:	str	lr, [sp, #12]
   160ec:	mvn	r3, #0
   160f0:	mov	r7, r0
   160f4:	bl	14678 <tcgetattr@plt+0x34e4>
   160f8:	ldr	r3, [sp, #24]
   160fc:	mov	r0, r7
   16100:	str	r3, [r8]
   16104:	add	sp, sp, #44	; 0x2c
   16108:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1610c:	mov	r3, #8
   16110:	sub	r2, r5, r2
   16114:	str	r3, [sp]
   16118:	add	r1, sp, #36	; 0x24
   1611c:	add	r2, r2, #1
   16120:	mvn	r3, #-2147483648	; 0x80000000
   16124:	bl	19170 <tcgetattr@plt+0x7fdc>
   16128:	mov	r6, r0
   1612c:	ldm	r7, {r0, r1}
   16130:	str	r6, [r4]
   16134:	stm	r6, {r0, r1}
   16138:	b	16014 <tcgetattr@plt+0x4e80>
   1613c:	bl	11170 <abort@plt>
   16140:	andeq	r0, r3, ip, lsl r1
   16144:	andeq	r0, r3, r0, ror #4
   16148:	andeq	r0, r3, r8, ror #4
   1614c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16150:	sub	sp, sp, #52	; 0x34
   16154:	mov	r5, r0
   16158:	mov	sl, r1
   1615c:	mov	fp, r2
   16160:	bl	110b0 <__errno_location@plt>
   16164:	ldr	r4, [pc, #408]	; 16304 <tcgetattr@plt+0x5170>
   16168:	cmn	r5, #-2147483647	; 0x80000001
   1616c:	ldr	r6, [r4]
   16170:	mov	r8, r0
   16174:	movne	r0, #0
   16178:	moveq	r0, #1
   1617c:	ldr	r3, [r8]
   16180:	orrs	r0, r0, r5, lsr #31
   16184:	str	r3, [sp, #28]
   16188:	bne	16300 <tcgetattr@plt+0x516c>
   1618c:	ldr	r2, [r4, #4]
   16190:	cmp	r5, r2
   16194:	blt	161f4 <tcgetattr@plt+0x5060>
   16198:	add	r7, r4, #8
   1619c:	cmp	r6, r7
   161a0:	str	r2, [sp, #44]	; 0x2c
   161a4:	beq	162d0 <tcgetattr@plt+0x513c>
   161a8:	mov	r3, #8
   161ac:	sub	r2, r5, r2
   161b0:	mov	r0, r6
   161b4:	str	r3, [sp]
   161b8:	add	r2, r2, #1
   161bc:	mvn	r3, #-2147483648	; 0x80000000
   161c0:	add	r1, sp, #44	; 0x2c
   161c4:	bl	19170 <tcgetattr@plt+0x7fdc>
   161c8:	mov	r6, r0
   161cc:	str	r0, [r4]
   161d0:	ldr	r0, [r4, #4]
   161d4:	ldr	r2, [sp, #44]	; 0x2c
   161d8:	mov	r1, #0
   161dc:	sub	r2, r2, r0
   161e0:	add	r0, r6, r0, lsl #3
   161e4:	lsl	r2, r2, #3
   161e8:	bl	110d4 <memset@plt>
   161ec:	ldr	r3, [sp, #44]	; 0x2c
   161f0:	str	r3, [r4, #4]
   161f4:	ldr	r4, [pc, #268]	; 16308 <tcgetattr@plt+0x5174>
   161f8:	add	r3, r6, r5, lsl #3
   161fc:	str	r3, [sp, #32]
   16200:	ldr	r7, [r3, #4]
   16204:	ldr	r0, [r4, #4]
   16208:	ldr	r3, [r4]
   1620c:	ldr	r9, [r6, r5, lsl #3]
   16210:	ldr	r1, [r4, #44]	; 0x2c
   16214:	ldr	r2, [r4, #40]	; 0x28
   16218:	orr	r0, r0, #1
   1621c:	str	r3, [sp]
   16220:	add	r3, r4, #8
   16224:	str	r0, [sp, #36]	; 0x24
   16228:	str	r0, [sp, #4]
   1622c:	str	r1, [sp, #16]
   16230:	str	r2, [sp, #12]
   16234:	str	r3, [sp, #8]
   16238:	mov	r0, r7
   1623c:	mov	r1, r9
   16240:	mov	r3, fp
   16244:	mov	r2, sl
   16248:	bl	14678 <tcgetattr@plt+0x34e4>
   1624c:	cmp	r9, r0
   16250:	bhi	162bc <tcgetattr@plt+0x5128>
   16254:	add	r3, r4, #48	; 0x30
   16258:	add	r9, r0, #1
   1625c:	cmp	r7, r3
   16260:	str	r9, [r6, r5, lsl #3]
   16264:	beq	16270 <tcgetattr@plt+0x50dc>
   16268:	mov	r0, r7
   1626c:	bl	1444c <tcgetattr@plt+0x32b8>
   16270:	mov	r0, r9
   16274:	bl	18f54 <tcgetattr@plt+0x7dc0>
   16278:	ldr	ip, [sp, #32]
   1627c:	ldr	lr, [r4, #44]	; 0x2c
   16280:	ldr	r5, [r4, #40]	; 0x28
   16284:	mov	r3, fp
   16288:	mov	r2, sl
   1628c:	mov	r1, r9
   16290:	str	r0, [ip, #4]
   16294:	ldr	ip, [r4]
   16298:	ldr	r4, [pc, #108]	; 1630c <tcgetattr@plt+0x5178>
   1629c:	str	lr, [sp, #16]
   162a0:	str	r4, [sp, #8]
   162a4:	ldr	r4, [sp, #36]	; 0x24
   162a8:	str	r5, [sp, #12]
   162ac:	str	r4, [sp, #4]
   162b0:	str	ip, [sp]
   162b4:	mov	r7, r0
   162b8:	bl	14678 <tcgetattr@plt+0x34e4>
   162bc:	ldr	r3, [sp, #28]
   162c0:	mov	r0, r7
   162c4:	str	r3, [r8]
   162c8:	add	sp, sp, #52	; 0x34
   162cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   162d0:	mov	r3, #8
   162d4:	sub	r2, r5, r2
   162d8:	str	r3, [sp]
   162dc:	add	r1, sp, #44	; 0x2c
   162e0:	add	r2, r2, #1
   162e4:	mvn	r3, #-2147483648	; 0x80000000
   162e8:	bl	19170 <tcgetattr@plt+0x7fdc>
   162ec:	mov	r6, r0
   162f0:	ldm	r7, {r0, r1}
   162f4:	str	r6, [r4]
   162f8:	stm	r6, {r0, r1}
   162fc:	b	161d0 <tcgetattr@plt+0x503c>
   16300:	bl	11170 <abort@plt>
   16304:	andeq	r0, r3, ip, lsl r1
   16308:	andeq	r0, r3, r0, ror #4
   1630c:	andeq	r0, r3, r8, ror #4
   16310:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16314:	sub	sp, sp, #44	; 0x2c
   16318:	mov	sl, r0
   1631c:	bl	110b0 <__errno_location@plt>
   16320:	ldr	r4, [pc, #352]	; 16488 <tcgetattr@plt+0x52f4>
   16324:	ldr	r2, [r4, #4]
   16328:	ldr	r5, [r4]
   1632c:	cmp	r2, #0
   16330:	ldr	r3, [r0]
   16334:	mov	r8, r0
   16338:	str	r3, [sp, #28]
   1633c:	bgt	16398 <tcgetattr@plt+0x5204>
   16340:	add	r6, r4, #8
   16344:	cmp	r5, r6
   16348:	str	r2, [sp, #36]	; 0x24
   1634c:	beq	16458 <tcgetattr@plt+0x52c4>
   16350:	mov	r3, #8
   16354:	mov	r0, r5
   16358:	str	r3, [sp]
   1635c:	rsb	r2, r2, #1
   16360:	mvn	r3, #-2147483648	; 0x80000000
   16364:	add	r1, sp, #36	; 0x24
   16368:	bl	19170 <tcgetattr@plt+0x7fdc>
   1636c:	mov	r5, r0
   16370:	str	r0, [r4]
   16374:	ldr	r0, [r4, #4]
   16378:	ldr	r2, [sp, #36]	; 0x24
   1637c:	mov	r1, #0
   16380:	sub	r2, r2, r0
   16384:	add	r0, r5, r0, lsl #3
   16388:	lsl	r2, r2, #3
   1638c:	bl	110d4 <memset@plt>
   16390:	ldr	r3, [sp, #36]	; 0x24
   16394:	str	r3, [r4, #4]
   16398:	ldr	r4, [pc, #236]	; 1648c <tcgetattr@plt+0x52f8>
   1639c:	ldr	r9, [r5]
   163a0:	ldr	r6, [r5, #4]
   163a4:	ldr	r7, [r4, #4]
   163a8:	ldr	r1, [r4, #44]	; 0x2c
   163ac:	ldr	r2, [r4, #40]	; 0x28
   163b0:	ldr	r3, [r4]
   163b4:	orr	r7, r7, #1
   163b8:	add	fp, r4, #8
   163bc:	str	r1, [sp, #16]
   163c0:	str	r2, [sp, #12]
   163c4:	str	r3, [sp]
   163c8:	str	r7, [sp, #4]
   163cc:	str	fp, [sp, #8]
   163d0:	mov	r1, r9
   163d4:	mov	r0, r6
   163d8:	mvn	r3, #0
   163dc:	mov	r2, sl
   163e0:	bl	14678 <tcgetattr@plt+0x34e4>
   163e4:	cmp	r9, r0
   163e8:	bhi	16444 <tcgetattr@plt+0x52b0>
   163ec:	add	r3, r4, #48	; 0x30
   163f0:	add	r9, r0, #1
   163f4:	cmp	r6, r3
   163f8:	str	r9, [r5]
   163fc:	beq	16408 <tcgetattr@plt+0x5274>
   16400:	mov	r0, r6
   16404:	bl	1444c <tcgetattr@plt+0x32b8>
   16408:	mov	r0, r9
   1640c:	bl	18f54 <tcgetattr@plt+0x7dc0>
   16410:	ldr	ip, [r4, #44]	; 0x2c
   16414:	ldr	r3, [r4]
   16418:	ldr	lr, [r4, #40]	; 0x28
   1641c:	mov	r2, sl
   16420:	mov	r1, r9
   16424:	str	r0, [r5, #4]
   16428:	str	r3, [sp]
   1642c:	stmib	sp, {r7, fp}
   16430:	str	ip, [sp, #16]
   16434:	str	lr, [sp, #12]
   16438:	mvn	r3, #0
   1643c:	mov	r6, r0
   16440:	bl	14678 <tcgetattr@plt+0x34e4>
   16444:	ldr	r3, [sp, #28]
   16448:	mov	r0, r6
   1644c:	str	r3, [r8]
   16450:	add	sp, sp, #44	; 0x2c
   16454:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16458:	mov	r3, #8
   1645c:	str	r3, [sp]
   16460:	add	r1, sp, #36	; 0x24
   16464:	rsb	r2, r2, #1
   16468:	mvn	r3, #-2147483648	; 0x80000000
   1646c:	mov	r0, #0
   16470:	bl	19170 <tcgetattr@plt+0x7fdc>
   16474:	mov	r5, r0
   16478:	ldm	r6, {r0, r1}
   1647c:	str	r5, [r4]
   16480:	stm	r5, {r0, r1}
   16484:	b	16374 <tcgetattr@plt+0x51e0>
   16488:	andeq	r0, r3, ip, lsl r1
   1648c:	andeq	r0, r3, r0, ror #4
   16490:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16494:	sub	sp, sp, #44	; 0x2c
   16498:	mov	r9, r0
   1649c:	mov	sl, r1
   164a0:	bl	110b0 <__errno_location@plt>
   164a4:	ldr	r4, [pc, #364]	; 16618 <tcgetattr@plt+0x5484>
   164a8:	ldr	r2, [r4, #4]
   164ac:	ldr	r5, [r4]
   164b0:	cmp	r2, #0
   164b4:	ldr	r3, [r0]
   164b8:	mov	r7, r0
   164bc:	str	r3, [sp, #24]
   164c0:	bgt	1651c <tcgetattr@plt+0x5388>
   164c4:	add	r6, r4, #8
   164c8:	cmp	r5, r6
   164cc:	str	r2, [sp, #36]	; 0x24
   164d0:	beq	165e8 <tcgetattr@plt+0x5454>
   164d4:	mov	r3, #8
   164d8:	mov	r0, r5
   164dc:	str	r3, [sp]
   164e0:	rsb	r2, r2, #1
   164e4:	mvn	r3, #-2147483648	; 0x80000000
   164e8:	add	r1, sp, #36	; 0x24
   164ec:	bl	19170 <tcgetattr@plt+0x7fdc>
   164f0:	mov	r5, r0
   164f4:	str	r0, [r4]
   164f8:	ldr	r0, [r4, #4]
   164fc:	ldr	r2, [sp, #36]	; 0x24
   16500:	mov	r1, #0
   16504:	sub	r2, r2, r0
   16508:	add	r0, r5, r0, lsl #3
   1650c:	lsl	r2, r2, #3
   16510:	bl	110d4 <memset@plt>
   16514:	ldr	r3, [sp, #36]	; 0x24
   16518:	str	r3, [r4, #4]
   1651c:	ldr	r4, [pc, #248]	; 1661c <tcgetattr@plt+0x5488>
   16520:	ldr	r8, [r5]
   16524:	ldr	r6, [r5, #4]
   16528:	ldr	r0, [r4, #4]
   1652c:	ldr	r1, [r4, #44]	; 0x2c
   16530:	ldr	r2, [r4, #40]	; 0x28
   16534:	ldr	r3, [r4]
   16538:	orr	r0, r0, #1
   1653c:	add	fp, r4, #8
   16540:	str	r0, [sp, #28]
   16544:	str	r0, [sp, #4]
   16548:	str	r1, [sp, #16]
   1654c:	str	r2, [sp, #12]
   16550:	str	r3, [sp]
   16554:	str	fp, [sp, #8]
   16558:	mov	r1, r8
   1655c:	mov	r0, r6
   16560:	mov	r3, sl
   16564:	mov	r2, r9
   16568:	bl	14678 <tcgetattr@plt+0x34e4>
   1656c:	cmp	r8, r0
   16570:	bhi	165d4 <tcgetattr@plt+0x5440>
   16574:	add	r3, r4, #48	; 0x30
   16578:	add	r8, r0, #1
   1657c:	cmp	r6, r3
   16580:	str	r8, [r5]
   16584:	beq	16590 <tcgetattr@plt+0x53fc>
   16588:	mov	r0, r6
   1658c:	bl	1444c <tcgetattr@plt+0x32b8>
   16590:	mov	r0, r8
   16594:	bl	18f54 <tcgetattr@plt+0x7dc0>
   16598:	ldr	lr, [r4, #44]	; 0x2c
   1659c:	ldr	ip, [r4]
   165a0:	mov	r3, sl
   165a4:	mov	r2, r9
   165a8:	mov	r1, r8
   165ac:	str	r0, [r5, #4]
   165b0:	ldr	r5, [r4, #40]	; 0x28
   165b4:	ldr	r4, [sp, #28]
   165b8:	str	fp, [sp, #8]
   165bc:	str	r4, [sp, #4]
   165c0:	str	lr, [sp, #16]
   165c4:	str	r5, [sp, #12]
   165c8:	str	ip, [sp]
   165cc:	mov	r6, r0
   165d0:	bl	14678 <tcgetattr@plt+0x34e4>
   165d4:	ldr	r3, [sp, #24]
   165d8:	mov	r0, r6
   165dc:	str	r3, [r7]
   165e0:	add	sp, sp, #44	; 0x2c
   165e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   165e8:	mov	r3, #8
   165ec:	str	r3, [sp]
   165f0:	add	r1, sp, #36	; 0x24
   165f4:	rsb	r2, r2, #1
   165f8:	mvn	r3, #-2147483648	; 0x80000000
   165fc:	mov	r0, #0
   16600:	bl	19170 <tcgetattr@plt+0x7fdc>
   16604:	mov	r5, r0
   16608:	ldm	r6, {r0, r1}
   1660c:	str	r5, [r4]
   16610:	stm	r5, {r0, r1}
   16614:	b	164f8 <tcgetattr@plt+0x5364>
   16618:	andeq	r0, r3, ip, lsl r1
   1661c:	andeq	r0, r3, r0, ror #4
   16620:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16624:	sub	sp, sp, #132	; 0x84
   16628:	mov	r5, r1
   1662c:	mov	r4, r0
   16630:	mov	r9, r2
   16634:	add	r0, sp, #80	; 0x50
   16638:	mov	r2, #48	; 0x30
   1663c:	mov	r1, #0
   16640:	bl	110d4 <memset@plt>
   16644:	cmp	r5, #10
   16648:	beq	16800 <tcgetattr@plt+0x566c>
   1664c:	add	lr, sp, #80	; 0x50
   16650:	str	r5, [sp, #80]	; 0x50
   16654:	ldm	lr!, {r0, r1, r2, r3}
   16658:	add	ip, sp, #32
   1665c:	ldr	r6, [pc, #416]	; 16804 <tcgetattr@plt+0x5670>
   16660:	stmia	ip!, {r0, r1, r2, r3}
   16664:	ldm	lr!, {r0, r1, r2, r3}
   16668:	stmia	ip!, {r0, r1, r2, r3}
   1666c:	ldm	lr, {r0, r1, r2, r3}
   16670:	stm	ip, {r0, r1, r2, r3}
   16674:	bl	110b0 <__errno_location@plt>
   16678:	cmn	r4, #-2147483647	; 0x80000001
   1667c:	ldr	r5, [r6]
   16680:	mov	r7, r0
   16684:	movne	r0, #0
   16688:	moveq	r0, #1
   1668c:	ldr	r3, [r7]
   16690:	orrs	r0, r0, r4, lsr #31
   16694:	str	r3, [sp, #24]
   16698:	bne	16800 <tcgetattr@plt+0x566c>
   1669c:	ldr	r2, [r6, #4]
   166a0:	cmp	r4, r2
   166a4:	blt	16704 <tcgetattr@plt+0x5570>
   166a8:	add	r8, r6, #8
   166ac:	cmp	r5, r8
   166b0:	str	r2, [sp, #80]	; 0x50
   166b4:	beq	167d0 <tcgetattr@plt+0x563c>
   166b8:	mov	r3, #8
   166bc:	sub	r2, r4, r2
   166c0:	mov	r0, r5
   166c4:	str	r3, [sp]
   166c8:	add	r2, r2, #1
   166cc:	add	r1, sp, #80	; 0x50
   166d0:	mvn	r3, #-2147483648	; 0x80000000
   166d4:	bl	19170 <tcgetattr@plt+0x7fdc>
   166d8:	mov	r5, r0
   166dc:	str	r0, [r6]
   166e0:	ldr	r0, [r6, #4]
   166e4:	ldr	r2, [sp, #80]	; 0x50
   166e8:	mov	r1, #0
   166ec:	sub	r2, r2, r0
   166f0:	add	r0, r5, r0, lsl #3
   166f4:	lsl	r2, r2, #3
   166f8:	bl	110d4 <memset@plt>
   166fc:	ldr	r3, [sp, #80]	; 0x50
   16700:	str	r3, [r6, #4]
   16704:	add	fp, r5, r4, lsl #3
   16708:	ldr	r1, [sp, #36]	; 0x24
   1670c:	ldr	r8, [r5, r4, lsl #3]
   16710:	ldr	r6, [fp, #4]
   16714:	ldr	r2, [sp, #72]	; 0x48
   16718:	ldr	r3, [sp, #32]
   1671c:	ldr	ip, [sp, #76]	; 0x4c
   16720:	orr	r1, r1, #1
   16724:	add	sl, sp, #40	; 0x28
   16728:	str	r1, [sp, #28]
   1672c:	str	r1, [sp, #4]
   16730:	str	r2, [sp, #12]
   16734:	str	r3, [sp]
   16738:	mov	r0, r6
   1673c:	mov	r1, r8
   16740:	str	ip, [sp, #16]
   16744:	str	sl, [sp, #8]
   16748:	mvn	r3, #0
   1674c:	mov	r2, r9
   16750:	bl	14678 <tcgetattr@plt+0x34e4>
   16754:	cmp	r8, r0
   16758:	bhi	167bc <tcgetattr@plt+0x5628>
   1675c:	ldr	r3, [pc, #164]	; 16808 <tcgetattr@plt+0x5674>
   16760:	add	r8, r0, #1
   16764:	cmp	r6, r3
   16768:	str	r8, [r5, r4, lsl #3]
   1676c:	beq	16778 <tcgetattr@plt+0x55e4>
   16770:	mov	r0, r6
   16774:	bl	1444c <tcgetattr@plt+0x32b8>
   16778:	mov	r0, r8
   1677c:	bl	18f54 <tcgetattr@plt+0x7dc0>
   16780:	ldr	lr, [sp, #76]	; 0x4c
   16784:	ldr	r3, [sp, #32]
   16788:	ldr	ip, [sp, #72]	; 0x48
   1678c:	ldr	r4, [sp, #28]
   16790:	mov	r2, r9
   16794:	mov	r1, r8
   16798:	str	r0, [fp, #4]
   1679c:	str	r3, [sp]
   167a0:	str	sl, [sp, #8]
   167a4:	str	r4, [sp, #4]
   167a8:	str	lr, [sp, #16]
   167ac:	str	ip, [sp, #12]
   167b0:	mvn	r3, #0
   167b4:	mov	r6, r0
   167b8:	bl	14678 <tcgetattr@plt+0x34e4>
   167bc:	ldr	r3, [sp, #24]
   167c0:	mov	r0, r6
   167c4:	str	r3, [r7]
   167c8:	add	sp, sp, #132	; 0x84
   167cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   167d0:	mov	r3, #8
   167d4:	sub	r2, r4, r2
   167d8:	add	r1, sp, #80	; 0x50
   167dc:	str	r3, [sp]
   167e0:	add	r2, r2, #1
   167e4:	mvn	r3, #-2147483648	; 0x80000000
   167e8:	bl	19170 <tcgetattr@plt+0x7fdc>
   167ec:	mov	r5, r0
   167f0:	ldm	r8, {r0, r1}
   167f4:	str	r5, [r6]
   167f8:	stm	r5, {r0, r1}
   167fc:	b	166e0 <tcgetattr@plt+0x554c>
   16800:	bl	11170 <abort@plt>
   16804:	andeq	r0, r3, ip, lsl r1
   16808:	muleq	r3, r0, r2
   1680c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16810:	sub	sp, sp, #132	; 0x84
   16814:	mov	r5, r1
   16818:	mov	r4, r0
   1681c:	mov	r9, r2
   16820:	add	r0, sp, #80	; 0x50
   16824:	mov	r2, #48	; 0x30
   16828:	mov	r1, #0
   1682c:	mov	sl, r3
   16830:	bl	110d4 <memset@plt>
   16834:	cmp	r5, #10
   16838:	beq	169f4 <tcgetattr@plt+0x5860>
   1683c:	add	lr, sp, #80	; 0x50
   16840:	str	r5, [sp, #80]	; 0x50
   16844:	ldm	lr!, {r0, r1, r2, r3}
   16848:	add	ip, sp, #32
   1684c:	ldr	r6, [pc, #420]	; 169f8 <tcgetattr@plt+0x5864>
   16850:	stmia	ip!, {r0, r1, r2, r3}
   16854:	ldm	lr!, {r0, r1, r2, r3}
   16858:	stmia	ip!, {r0, r1, r2, r3}
   1685c:	ldm	lr, {r0, r1, r2, r3}
   16860:	stm	ip, {r0, r1, r2, r3}
   16864:	bl	110b0 <__errno_location@plt>
   16868:	cmn	r4, #-2147483647	; 0x80000001
   1686c:	ldr	r5, [r6]
   16870:	mov	r7, r0
   16874:	movne	r0, #0
   16878:	moveq	r0, #1
   1687c:	ldr	r3, [r7]
   16880:	orrs	r0, r0, r4, lsr #31
   16884:	str	r3, [sp, #24]
   16888:	bne	169f4 <tcgetattr@plt+0x5860>
   1688c:	ldr	r2, [r6, #4]
   16890:	cmp	r4, r2
   16894:	blt	168f4 <tcgetattr@plt+0x5760>
   16898:	add	r8, r6, #8
   1689c:	cmp	r5, r8
   168a0:	str	r2, [sp, #80]	; 0x50
   168a4:	beq	169c4 <tcgetattr@plt+0x5830>
   168a8:	mov	r3, #8
   168ac:	sub	r2, r4, r2
   168b0:	mov	r0, r5
   168b4:	str	r3, [sp]
   168b8:	add	r2, r2, #1
   168bc:	add	r1, sp, #80	; 0x50
   168c0:	mvn	r3, #-2147483648	; 0x80000000
   168c4:	bl	19170 <tcgetattr@plt+0x7fdc>
   168c8:	mov	r5, r0
   168cc:	str	r0, [r6]
   168d0:	ldr	r0, [r6, #4]
   168d4:	ldr	r2, [sp, #80]	; 0x50
   168d8:	mov	r1, #0
   168dc:	sub	r2, r2, r0
   168e0:	add	r0, r5, r0, lsl #3
   168e4:	lsl	r2, r2, #3
   168e8:	bl	110d4 <memset@plt>
   168ec:	ldr	r3, [sp, #80]	; 0x50
   168f0:	str	r3, [r6, #4]
   168f4:	add	fp, r5, r4, lsl #3
   168f8:	ldr	r3, [sp, #32]
   168fc:	ldr	r1, [sp, #36]	; 0x24
   16900:	ldr	r8, [r5, r4, lsl #3]
   16904:	ldr	r6, [fp, #4]
   16908:	ldr	r2, [sp, #72]	; 0x48
   1690c:	ldr	ip, [sp, #76]	; 0x4c
   16910:	orr	r1, r1, #1
   16914:	str	r3, [sp]
   16918:	add	r3, sp, #40	; 0x28
   1691c:	str	r1, [sp, #28]
   16920:	str	r1, [sp, #4]
   16924:	str	r2, [sp, #12]
   16928:	str	r3, [sp, #8]
   1692c:	mov	r0, r6
   16930:	mov	r1, r8
   16934:	str	ip, [sp, #16]
   16938:	mov	r3, sl
   1693c:	mov	r2, r9
   16940:	bl	14678 <tcgetattr@plt+0x34e4>
   16944:	cmp	r8, r0
   16948:	bhi	169b0 <tcgetattr@plt+0x581c>
   1694c:	ldr	r3, [pc, #168]	; 169fc <tcgetattr@plt+0x5868>
   16950:	add	r8, r0, #1
   16954:	cmp	r6, r3
   16958:	str	r8, [r5, r4, lsl #3]
   1695c:	beq	16968 <tcgetattr@plt+0x57d4>
   16960:	mov	r0, r6
   16964:	bl	1444c <tcgetattr@plt+0x32b8>
   16968:	mov	r0, r8
   1696c:	bl	18f54 <tcgetattr@plt+0x7dc0>
   16970:	add	lr, sp, #40	; 0x28
   16974:	ldr	ip, [sp, #76]	; 0x4c
   16978:	ldr	r4, [sp, #72]	; 0x48
   1697c:	ldr	r5, [sp, #28]
   16980:	mov	r3, sl
   16984:	mov	r2, r9
   16988:	mov	r1, r8
   1698c:	str	r0, [fp, #4]
   16990:	str	lr, [sp, #8]
   16994:	ldr	lr, [sp, #32]
   16998:	str	r5, [sp, #4]
   1699c:	str	ip, [sp, #16]
   169a0:	str	r4, [sp, #12]
   169a4:	str	lr, [sp]
   169a8:	mov	r6, r0
   169ac:	bl	14678 <tcgetattr@plt+0x34e4>
   169b0:	ldr	r3, [sp, #24]
   169b4:	mov	r0, r6
   169b8:	str	r3, [r7]
   169bc:	add	sp, sp, #132	; 0x84
   169c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   169c4:	mov	r3, #8
   169c8:	sub	r2, r4, r2
   169cc:	add	r1, sp, #80	; 0x50
   169d0:	str	r3, [sp]
   169d4:	add	r2, r2, #1
   169d8:	mvn	r3, #-2147483648	; 0x80000000
   169dc:	bl	19170 <tcgetattr@plt+0x7fdc>
   169e0:	mov	r5, r0
   169e4:	ldm	r8, {r0, r1}
   169e8:	str	r5, [r6]
   169ec:	stm	r5, {r0, r1}
   169f0:	b	168d0 <tcgetattr@plt+0x573c>
   169f4:	bl	11170 <abort@plt>
   169f8:	andeq	r0, r3, ip, lsl r1
   169fc:	muleq	r3, r0, r2
   16a00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16a04:	sub	sp, sp, #124	; 0x7c
   16a08:	mov	r4, r0
   16a0c:	mov	r9, r1
   16a10:	add	r0, sp, #72	; 0x48
   16a14:	mov	r2, #48	; 0x30
   16a18:	mov	r1, #0
   16a1c:	bl	110d4 <memset@plt>
   16a20:	cmp	r4, #10
   16a24:	beq	16bb0 <tcgetattr@plt+0x5a1c>
   16a28:	add	lr, sp, #72	; 0x48
   16a2c:	str	r4, [sp, #72]	; 0x48
   16a30:	ldm	lr!, {r0, r1, r2, r3}
   16a34:	add	ip, sp, #24
   16a38:	ldr	r5, [pc, #372]	; 16bb4 <tcgetattr@plt+0x5a20>
   16a3c:	stmia	ip!, {r0, r1, r2, r3}
   16a40:	ldm	lr!, {r0, r1, r2, r3}
   16a44:	stmia	ip!, {r0, r1, r2, r3}
   16a48:	ldm	lr, {r0, r1, r2, r3}
   16a4c:	stm	ip, {r0, r1, r2, r3}
   16a50:	bl	110b0 <__errno_location@plt>
   16a54:	ldr	r2, [r5, #4]
   16a58:	ldr	r4, [r5]
   16a5c:	cmp	r2, #0
   16a60:	mov	r7, r0
   16a64:	ldr	fp, [r0]
   16a68:	bgt	16ac4 <tcgetattr@plt+0x5930>
   16a6c:	add	r6, r5, #8
   16a70:	cmp	r4, r6
   16a74:	str	r2, [sp, #72]	; 0x48
   16a78:	beq	16b80 <tcgetattr@plt+0x59ec>
   16a7c:	mov	r3, #8
   16a80:	mov	r0, r4
   16a84:	str	r3, [sp]
   16a88:	rsb	r2, r2, #1
   16a8c:	add	r1, sp, #72	; 0x48
   16a90:	mvn	r3, #-2147483648	; 0x80000000
   16a94:	bl	19170 <tcgetattr@plt+0x7fdc>
   16a98:	mov	r4, r0
   16a9c:	str	r0, [r5]
   16aa0:	ldr	r0, [r5, #4]
   16aa4:	ldr	r2, [sp, #72]	; 0x48
   16aa8:	mov	r1, #0
   16aac:	sub	r2, r2, r0
   16ab0:	add	r0, r4, r0, lsl #3
   16ab4:	lsl	r2, r2, #3
   16ab8:	bl	110d4 <memset@plt>
   16abc:	ldr	r3, [sp, #72]	; 0x48
   16ac0:	str	r3, [r5, #4]
   16ac4:	ldr	r6, [sp, #28]
   16ac8:	ldr	r8, [r4]
   16acc:	ldr	r5, [r4, #4]
   16ad0:	ldr	r2, [sp, #64]	; 0x40
   16ad4:	ldr	r3, [sp, #24]
   16ad8:	ldr	ip, [sp, #68]	; 0x44
   16adc:	orr	r6, r6, #1
   16ae0:	add	sl, sp, #32
   16ae4:	str	r2, [sp, #12]
   16ae8:	str	r3, [sp]
   16aec:	str	r6, [sp, #4]
   16af0:	mov	r1, r8
   16af4:	mov	r0, r5
   16af8:	str	ip, [sp, #16]
   16afc:	str	sl, [sp, #8]
   16b00:	mvn	r3, #0
   16b04:	mov	r2, r9
   16b08:	bl	14678 <tcgetattr@plt+0x34e4>
   16b0c:	cmp	r8, r0
   16b10:	bhi	16b70 <tcgetattr@plt+0x59dc>
   16b14:	ldr	r3, [pc, #156]	; 16bb8 <tcgetattr@plt+0x5a24>
   16b18:	add	r8, r0, #1
   16b1c:	cmp	r5, r3
   16b20:	str	r8, [r4]
   16b24:	beq	16b30 <tcgetattr@plt+0x599c>
   16b28:	mov	r0, r5
   16b2c:	bl	1444c <tcgetattr@plt+0x32b8>
   16b30:	mov	r0, r8
   16b34:	bl	18f54 <tcgetattr@plt+0x7dc0>
   16b38:	ldr	lr, [sp, #68]	; 0x44
   16b3c:	ldr	r3, [sp, #24]
   16b40:	ldr	ip, [sp, #64]	; 0x40
   16b44:	mov	r2, r9
   16b48:	mov	r1, r8
   16b4c:	str	r0, [r4, #4]
   16b50:	str	r3, [sp]
   16b54:	str	sl, [sp, #8]
   16b58:	str	r6, [sp, #4]
   16b5c:	str	lr, [sp, #16]
   16b60:	str	ip, [sp, #12]
   16b64:	mvn	r3, #0
   16b68:	mov	r5, r0
   16b6c:	bl	14678 <tcgetattr@plt+0x34e4>
   16b70:	mov	r0, r5
   16b74:	str	fp, [r7]
   16b78:	add	sp, sp, #124	; 0x7c
   16b7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16b80:	mov	r3, #8
   16b84:	add	r1, sp, #72	; 0x48
   16b88:	str	r3, [sp]
   16b8c:	rsb	r2, r2, #1
   16b90:	mvn	r3, #-2147483648	; 0x80000000
   16b94:	mov	r0, #0
   16b98:	bl	19170 <tcgetattr@plt+0x7fdc>
   16b9c:	mov	r4, r0
   16ba0:	ldm	r6, {r0, r1}
   16ba4:	str	r4, [r5]
   16ba8:	stm	r4, {r0, r1}
   16bac:	b	16aa0 <tcgetattr@plt+0x590c>
   16bb0:	bl	11170 <abort@plt>
   16bb4:	andeq	r0, r3, ip, lsl r1
   16bb8:	muleq	r3, r0, r2
   16bbc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16bc0:	sub	sp, sp, #132	; 0x84
   16bc4:	mov	r4, r0
   16bc8:	mov	r9, r1
   16bcc:	mov	sl, r2
   16bd0:	add	r0, sp, #80	; 0x50
   16bd4:	mov	r2, #48	; 0x30
   16bd8:	mov	r1, #0
   16bdc:	bl	110d4 <memset@plt>
   16be0:	cmp	r4, #10
   16be4:	beq	16d78 <tcgetattr@plt+0x5be4>
   16be8:	add	lr, sp, #80	; 0x50
   16bec:	str	r4, [sp, #80]	; 0x50
   16bf0:	ldm	lr!, {r0, r1, r2, r3}
   16bf4:	add	ip, sp, #32
   16bf8:	ldr	r5, [pc, #380]	; 16d7c <tcgetattr@plt+0x5be8>
   16bfc:	stmia	ip!, {r0, r1, r2, r3}
   16c00:	ldm	lr!, {r0, r1, r2, r3}
   16c04:	stmia	ip!, {r0, r1, r2, r3}
   16c08:	ldm	lr, {r0, r1, r2, r3}
   16c0c:	stm	ip, {r0, r1, r2, r3}
   16c10:	bl	110b0 <__errno_location@plt>
   16c14:	ldr	r2, [r5, #4]
   16c18:	ldr	r4, [r5]
   16c1c:	cmp	r2, #0
   16c20:	ldr	r3, [r0]
   16c24:	mov	r7, r0
   16c28:	str	r3, [sp, #28]
   16c2c:	bgt	16c88 <tcgetattr@plt+0x5af4>
   16c30:	add	r6, r5, #8
   16c34:	cmp	r4, r6
   16c38:	str	r2, [sp, #80]	; 0x50
   16c3c:	beq	16d48 <tcgetattr@plt+0x5bb4>
   16c40:	mov	r3, #8
   16c44:	mov	r0, r4
   16c48:	str	r3, [sp]
   16c4c:	rsb	r2, r2, #1
   16c50:	add	r1, sp, #80	; 0x50
   16c54:	mvn	r3, #-2147483648	; 0x80000000
   16c58:	bl	19170 <tcgetattr@plt+0x7fdc>
   16c5c:	mov	r4, r0
   16c60:	str	r0, [r5]
   16c64:	ldr	r0, [r5, #4]
   16c68:	ldr	r2, [sp, #80]	; 0x50
   16c6c:	mov	r1, #0
   16c70:	sub	r2, r2, r0
   16c74:	add	r0, r4, r0, lsl #3
   16c78:	lsl	r2, r2, #3
   16c7c:	bl	110d4 <memset@plt>
   16c80:	ldr	r3, [sp, #80]	; 0x50
   16c84:	str	r3, [r5, #4]
   16c88:	ldr	r6, [sp, #36]	; 0x24
   16c8c:	ldr	r8, [r4]
   16c90:	ldr	r5, [r4, #4]
   16c94:	ldr	r2, [sp, #72]	; 0x48
   16c98:	ldr	r3, [sp, #32]
   16c9c:	ldr	ip, [sp, #76]	; 0x4c
   16ca0:	orr	r6, r6, #1
   16ca4:	add	fp, sp, #40	; 0x28
   16ca8:	str	r2, [sp, #12]
   16cac:	str	r3, [sp]
   16cb0:	str	r6, [sp, #4]
   16cb4:	mov	r1, r8
   16cb8:	mov	r0, r5
   16cbc:	str	ip, [sp, #16]
   16cc0:	str	fp, [sp, #8]
   16cc4:	mov	r3, sl
   16cc8:	mov	r2, r9
   16ccc:	bl	14678 <tcgetattr@plt+0x34e4>
   16cd0:	cmp	r8, r0
   16cd4:	bhi	16d34 <tcgetattr@plt+0x5ba0>
   16cd8:	ldr	r3, [pc, #160]	; 16d80 <tcgetattr@plt+0x5bec>
   16cdc:	add	r8, r0, #1
   16ce0:	cmp	r5, r3
   16ce4:	str	r8, [r4]
   16ce8:	beq	16cf4 <tcgetattr@plt+0x5b60>
   16cec:	mov	r0, r5
   16cf0:	bl	1444c <tcgetattr@plt+0x32b8>
   16cf4:	mov	r0, r8
   16cf8:	bl	18f54 <tcgetattr@plt+0x7dc0>
   16cfc:	ldr	ip, [sp, #76]	; 0x4c
   16d00:	ldr	lr, [sp, #32]
   16d04:	mov	r3, sl
   16d08:	mov	r2, r9
   16d0c:	mov	r1, r8
   16d10:	str	r0, [r4, #4]
   16d14:	ldr	r4, [sp, #72]	; 0x48
   16d18:	str	fp, [sp, #8]
   16d1c:	str	r6, [sp, #4]
   16d20:	str	ip, [sp, #16]
   16d24:	str	r4, [sp, #12]
   16d28:	str	lr, [sp]
   16d2c:	mov	r5, r0
   16d30:	bl	14678 <tcgetattr@plt+0x34e4>
   16d34:	ldr	r3, [sp, #28]
   16d38:	mov	r0, r5
   16d3c:	str	r3, [r7]
   16d40:	add	sp, sp, #132	; 0x84
   16d44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16d48:	mov	r3, #8
   16d4c:	add	r1, sp, #80	; 0x50
   16d50:	str	r3, [sp]
   16d54:	rsb	r2, r2, #1
   16d58:	mvn	r3, #-2147483648	; 0x80000000
   16d5c:	mov	r0, #0
   16d60:	bl	19170 <tcgetattr@plt+0x7fdc>
   16d64:	mov	r4, r0
   16d68:	ldm	r6, {r0, r1}
   16d6c:	str	r4, [r5]
   16d70:	stm	r4, {r0, r1}
   16d74:	b	16c64 <tcgetattr@plt+0x5ad0>
   16d78:	bl	11170 <abort@plt>
   16d7c:	andeq	r0, r3, ip, lsl r1
   16d80:	muleq	r3, r0, r2
   16d84:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16d88:	mov	r4, r2
   16d8c:	ldr	lr, [pc, #432]	; 16f44 <tcgetattr@plt+0x5db0>
   16d90:	mov	sl, r0
   16d94:	mov	fp, r1
   16d98:	ldm	lr!, {r0, r1, r2, r3}
   16d9c:	sub	sp, sp, #92	; 0x5c
   16da0:	add	ip, sp, #40	; 0x28
   16da4:	lsr	r7, r4, #5
   16da8:	stmia	ip!, {r0, r1, r2, r3}
   16dac:	add	r6, sp, #48	; 0x30
   16db0:	ldm	lr!, {r0, r1, r2, r3}
   16db4:	and	r4, r4, #31
   16db8:	ldr	r5, [pc, #392]	; 16f48 <tcgetattr@plt+0x5db4>
   16dbc:	stmia	ip!, {r0, r1, r2, r3}
   16dc0:	ldm	lr, {r0, r1, r2, r3}
   16dc4:	stm	ip, {r0, r1, r2, r3}
   16dc8:	ldr	r2, [r6, r7, lsl #2]
   16dcc:	lsr	r3, r2, r4
   16dd0:	eor	r3, r3, #1
   16dd4:	and	r3, r3, #1
   16dd8:	eor	r4, r2, r3, lsl r4
   16ddc:	str	r4, [r6, r7, lsl #2]
   16de0:	bl	110b0 <__errno_location@plt>
   16de4:	ldr	r2, [r5, #4]
   16de8:	ldr	r4, [r5]
   16dec:	cmp	r2, #0
   16df0:	ldr	r3, [r0]
   16df4:	mov	r8, r0
   16df8:	str	r3, [sp, #28]
   16dfc:	bgt	16e58 <tcgetattr@plt+0x5cc4>
   16e00:	add	r7, r5, #8
   16e04:	cmp	r4, r7
   16e08:	str	r2, [sp, #36]	; 0x24
   16e0c:	beq	16f14 <tcgetattr@plt+0x5d80>
   16e10:	mov	r3, #8
   16e14:	mov	r0, r4
   16e18:	str	r3, [sp]
   16e1c:	rsb	r2, r2, #1
   16e20:	mvn	r3, #-2147483648	; 0x80000000
   16e24:	add	r1, sp, #36	; 0x24
   16e28:	bl	19170 <tcgetattr@plt+0x7fdc>
   16e2c:	mov	r4, r0
   16e30:	str	r0, [r5]
   16e34:	ldr	r0, [r5, #4]
   16e38:	ldr	r2, [sp, #36]	; 0x24
   16e3c:	mov	r1, #0
   16e40:	sub	r2, r2, r0
   16e44:	add	r0, r4, r0, lsl #3
   16e48:	lsl	r2, r2, #3
   16e4c:	bl	110d4 <memset@plt>
   16e50:	ldr	r3, [sp, #36]	; 0x24
   16e54:	str	r3, [r5, #4]
   16e58:	ldr	r7, [sp, #44]	; 0x2c
   16e5c:	ldr	r9, [r4]
   16e60:	ldr	r5, [r4, #4]
   16e64:	ldr	r2, [sp, #80]	; 0x50
   16e68:	ldr	r3, [sp, #40]	; 0x28
   16e6c:	ldr	ip, [sp, #84]	; 0x54
   16e70:	orr	r7, r7, #1
   16e74:	str	r2, [sp, #12]
   16e78:	str	r3, [sp]
   16e7c:	str	r7, [sp, #4]
   16e80:	str	r6, [sp, #8]
   16e84:	mov	r1, r9
   16e88:	mov	r0, r5
   16e8c:	str	ip, [sp, #16]
   16e90:	mov	r3, fp
   16e94:	mov	r2, sl
   16e98:	bl	14678 <tcgetattr@plt+0x34e4>
   16e9c:	cmp	r9, r0
   16ea0:	bhi	16f00 <tcgetattr@plt+0x5d6c>
   16ea4:	ldr	r3, [pc, #160]	; 16f4c <tcgetattr@plt+0x5db8>
   16ea8:	add	r9, r0, #1
   16eac:	cmp	r5, r3
   16eb0:	str	r9, [r4]
   16eb4:	beq	16ec0 <tcgetattr@plt+0x5d2c>
   16eb8:	mov	r0, r5
   16ebc:	bl	1444c <tcgetattr@plt+0x32b8>
   16ec0:	mov	r0, r9
   16ec4:	bl	18f54 <tcgetattr@plt+0x7dc0>
   16ec8:	ldr	ip, [sp, #84]	; 0x54
   16ecc:	ldr	lr, [sp, #40]	; 0x28
   16ed0:	mov	r3, fp
   16ed4:	mov	r2, sl
   16ed8:	mov	r1, r9
   16edc:	str	r0, [r4, #4]
   16ee0:	ldr	r4, [sp, #80]	; 0x50
   16ee4:	str	r6, [sp, #8]
   16ee8:	str	r7, [sp, #4]
   16eec:	str	ip, [sp, #16]
   16ef0:	str	r4, [sp, #12]
   16ef4:	str	lr, [sp]
   16ef8:	mov	r5, r0
   16efc:	bl	14678 <tcgetattr@plt+0x34e4>
   16f00:	ldr	r3, [sp, #28]
   16f04:	mov	r0, r5
   16f08:	str	r3, [r8]
   16f0c:	add	sp, sp, #92	; 0x5c
   16f10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16f14:	mov	r3, #8
   16f18:	str	r3, [sp]
   16f1c:	add	r1, sp, #36	; 0x24
   16f20:	rsb	r2, r2, #1
   16f24:	mvn	r3, #-2147483648	; 0x80000000
   16f28:	mov	r0, #0
   16f2c:	bl	19170 <tcgetattr@plt+0x7fdc>
   16f30:	mov	r4, r0
   16f34:	ldm	r7, {r0, r1}
   16f38:	str	r4, [r5]
   16f3c:	stm	r4, {r0, r1}
   16f40:	b	16e34 <tcgetattr@plt+0x5ca0>
   16f44:	andeq	r0, r3, r0, ror #4
   16f48:	andeq	r0, r3, ip, lsl r1
   16f4c:	muleq	r3, r0, r2
   16f50:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16f54:	mov	r4, r1
   16f58:	ldr	lr, [pc, #420]	; 17104 <tcgetattr@plt+0x5f70>
   16f5c:	mov	r6, r0
   16f60:	sub	sp, sp, #84	; 0x54
   16f64:	ldm	lr!, {r0, r1, r2, r3}
   16f68:	add	ip, sp, #32
   16f6c:	lsr	r8, r4, #5
   16f70:	add	r5, sp, #40	; 0x28
   16f74:	stmia	ip!, {r0, r1, r2, r3}
   16f78:	and	r4, r4, #31
   16f7c:	ldm	lr!, {r0, r1, r2, r3}
   16f80:	ldr	r7, [pc, #384]	; 17108 <tcgetattr@plt+0x5f74>
   16f84:	stmia	ip!, {r0, r1, r2, r3}
   16f88:	ldm	lr, {r0, r1, r2, r3}
   16f8c:	stm	ip, {r0, r1, r2, r3}
   16f90:	ldr	r2, [r5, r8, lsl #2]
   16f94:	lsr	r3, r2, r4
   16f98:	eor	r3, r3, #1
   16f9c:	and	r3, r3, #1
   16fa0:	eor	r4, r2, r3, lsl r4
   16fa4:	str	r4, [r5, r8, lsl #2]
   16fa8:	bl	110b0 <__errno_location@plt>
   16fac:	ldr	r2, [r7, #4]
   16fb0:	ldr	r4, [r7]
   16fb4:	cmp	r2, #0
   16fb8:	mov	r9, r0
   16fbc:	ldr	sl, [r0]
   16fc0:	bgt	1701c <tcgetattr@plt+0x5e88>
   16fc4:	add	r8, r7, #8
   16fc8:	cmp	r4, r8
   16fcc:	str	r2, [sp, #28]
   16fd0:	beq	170d4 <tcgetattr@plt+0x5f40>
   16fd4:	mov	r3, #8
   16fd8:	mov	r0, r4
   16fdc:	str	r3, [sp]
   16fe0:	rsb	r2, r2, #1
   16fe4:	mvn	r3, #-2147483648	; 0x80000000
   16fe8:	add	r1, sp, #28
   16fec:	bl	19170 <tcgetattr@plt+0x7fdc>
   16ff0:	mov	r4, r0
   16ff4:	str	r0, [r7]
   16ff8:	ldr	r0, [r7, #4]
   16ffc:	ldr	r2, [sp, #28]
   17000:	mov	r1, #0
   17004:	sub	r2, r2, r0
   17008:	add	r0, r4, r0, lsl #3
   1700c:	lsl	r2, r2, #3
   17010:	bl	110d4 <memset@plt>
   17014:	ldr	r3, [sp, #28]
   17018:	str	r3, [r7, #4]
   1701c:	ldr	r8, [sp, #36]	; 0x24
   17020:	ldr	fp, [r4]
   17024:	ldr	r7, [r4, #4]
   17028:	ldr	r2, [sp, #72]	; 0x48
   1702c:	ldr	r3, [sp, #32]
   17030:	ldr	ip, [sp, #76]	; 0x4c
   17034:	orr	r8, r8, #1
   17038:	str	r2, [sp, #12]
   1703c:	str	r3, [sp]
   17040:	str	r8, [sp, #4]
   17044:	str	r5, [sp, #8]
   17048:	mov	r1, fp
   1704c:	mov	r0, r7
   17050:	str	ip, [sp, #16]
   17054:	mvn	r3, #0
   17058:	mov	r2, r6
   1705c:	bl	14678 <tcgetattr@plt+0x34e4>
   17060:	cmp	fp, r0
   17064:	bhi	170c4 <tcgetattr@plt+0x5f30>
   17068:	ldr	r3, [pc, #156]	; 1710c <tcgetattr@plt+0x5f78>
   1706c:	add	fp, r0, #1
   17070:	cmp	r7, r3
   17074:	str	fp, [r4]
   17078:	beq	17084 <tcgetattr@plt+0x5ef0>
   1707c:	mov	r0, r7
   17080:	bl	1444c <tcgetattr@plt+0x32b8>
   17084:	mov	r0, fp
   17088:	bl	18f54 <tcgetattr@plt+0x7dc0>
   1708c:	ldr	lr, [sp, #76]	; 0x4c
   17090:	ldr	r3, [sp, #32]
   17094:	ldr	ip, [sp, #72]	; 0x48
   17098:	mov	r2, r6
   1709c:	mov	r1, fp
   170a0:	str	r0, [r4, #4]
   170a4:	str	r3, [sp]
   170a8:	str	r5, [sp, #8]
   170ac:	str	r8, [sp, #4]
   170b0:	str	lr, [sp, #16]
   170b4:	str	ip, [sp, #12]
   170b8:	mvn	r3, #0
   170bc:	mov	r7, r0
   170c0:	bl	14678 <tcgetattr@plt+0x34e4>
   170c4:	mov	r0, r7
   170c8:	str	sl, [r9]
   170cc:	add	sp, sp, #84	; 0x54
   170d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   170d4:	mov	r3, #8
   170d8:	str	r3, [sp]
   170dc:	add	r1, sp, #28
   170e0:	rsb	r2, r2, #1
   170e4:	mvn	r3, #-2147483648	; 0x80000000
   170e8:	mov	r0, #0
   170ec:	bl	19170 <tcgetattr@plt+0x7fdc>
   170f0:	mov	r4, r0
   170f4:	ldm	r8, {r0, r1}
   170f8:	str	r4, [r7]
   170fc:	stm	r4, {r0, r1}
   17100:	b	16ff8 <tcgetattr@plt+0x5e64>
   17104:	andeq	r0, r3, r0, ror #4
   17108:	andeq	r0, r3, ip, lsl r1
   1710c:	muleq	r3, r0, r2
   17110:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17114:	mov	r6, r0
   17118:	ldr	lr, [pc, #404]	; 172b4 <tcgetattr@plt+0x6120>
   1711c:	sub	sp, sp, #84	; 0x54
   17120:	add	ip, sp, #32
   17124:	ldm	lr!, {r0, r1, r2, r3}
   17128:	ldr	r5, [pc, #392]	; 172b8 <tcgetattr@plt+0x6124>
   1712c:	stmia	ip!, {r0, r1, r2, r3}
   17130:	ldm	lr!, {r0, r1, r2, r3}
   17134:	ldr	r4, [sp, #44]	; 0x2c
   17138:	stmia	ip!, {r0, r1, r2, r3}
   1713c:	ldm	lr, {r0, r1, r2, r3}
   17140:	mvn	lr, r4
   17144:	and	lr, lr, #67108864	; 0x4000000
   17148:	eor	lr, lr, r4
   1714c:	stm	ip, {r0, r1, r2, r3}
   17150:	str	lr, [sp, #44]	; 0x2c
   17154:	bl	110b0 <__errno_location@plt>
   17158:	ldr	r2, [r5, #4]
   1715c:	ldr	r4, [r5]
   17160:	cmp	r2, #0
   17164:	mov	r8, r0
   17168:	ldr	sl, [r0]
   1716c:	bgt	171c8 <tcgetattr@plt+0x6034>
   17170:	add	r7, r5, #8
   17174:	cmp	r4, r7
   17178:	str	r2, [sp, #28]
   1717c:	beq	17284 <tcgetattr@plt+0x60f0>
   17180:	mov	r3, #8
   17184:	mov	r0, r4
   17188:	str	r3, [sp]
   1718c:	rsb	r2, r2, #1
   17190:	mvn	r3, #-2147483648	; 0x80000000
   17194:	add	r1, sp, #28
   17198:	bl	19170 <tcgetattr@plt+0x7fdc>
   1719c:	mov	r4, r0
   171a0:	str	r0, [r5]
   171a4:	ldr	r0, [r5, #4]
   171a8:	ldr	r2, [sp, #28]
   171ac:	mov	r1, #0
   171b0:	sub	r2, r2, r0
   171b4:	add	r0, r4, r0, lsl #3
   171b8:	lsl	r2, r2, #3
   171bc:	bl	110d4 <memset@plt>
   171c0:	ldr	r3, [sp, #28]
   171c4:	str	r3, [r5, #4]
   171c8:	ldr	r7, [sp, #36]	; 0x24
   171cc:	ldr	r9, [r4]
   171d0:	ldr	r5, [r4, #4]
   171d4:	ldr	r2, [sp, #72]	; 0x48
   171d8:	ldr	r3, [sp, #32]
   171dc:	ldr	ip, [sp, #76]	; 0x4c
   171e0:	orr	r7, r7, #1
   171e4:	add	fp, sp, #40	; 0x28
   171e8:	str	r2, [sp, #12]
   171ec:	str	r3, [sp]
   171f0:	str	r7, [sp, #4]
   171f4:	mov	r1, r9
   171f8:	mov	r0, r5
   171fc:	str	ip, [sp, #16]
   17200:	str	fp, [sp, #8]
   17204:	mvn	r3, #0
   17208:	mov	r2, r6
   1720c:	bl	14678 <tcgetattr@plt+0x34e4>
   17210:	cmp	r9, r0
   17214:	bhi	17274 <tcgetattr@plt+0x60e0>
   17218:	ldr	r3, [pc, #156]	; 172bc <tcgetattr@plt+0x6128>
   1721c:	add	r9, r0, #1
   17220:	cmp	r5, r3
   17224:	str	r9, [r4]
   17228:	beq	17234 <tcgetattr@plt+0x60a0>
   1722c:	mov	r0, r5
   17230:	bl	1444c <tcgetattr@plt+0x32b8>
   17234:	mov	r0, r9
   17238:	bl	18f54 <tcgetattr@plt+0x7dc0>
   1723c:	ldr	lr, [sp, #76]	; 0x4c
   17240:	ldr	r3, [sp, #32]
   17244:	ldr	ip, [sp, #72]	; 0x48
   17248:	mov	r2, r6
   1724c:	mov	r1, r9
   17250:	str	r0, [r4, #4]
   17254:	str	r3, [sp]
   17258:	str	fp, [sp, #8]
   1725c:	str	r7, [sp, #4]
   17260:	str	lr, [sp, #16]
   17264:	str	ip, [sp, #12]
   17268:	mvn	r3, #0
   1726c:	mov	r5, r0
   17270:	bl	14678 <tcgetattr@plt+0x34e4>
   17274:	mov	r0, r5
   17278:	str	sl, [r8]
   1727c:	add	sp, sp, #84	; 0x54
   17280:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17284:	mov	r3, #8
   17288:	str	r3, [sp]
   1728c:	add	r1, sp, #28
   17290:	rsb	r2, r2, #1
   17294:	mvn	r3, #-2147483648	; 0x80000000
   17298:	mov	r0, #0
   1729c:	bl	19170 <tcgetattr@plt+0x7fdc>
   172a0:	mov	r4, r0
   172a4:	ldm	r7, {r0, r1}
   172a8:	str	r4, [r5]
   172ac:	stm	r4, {r0, r1}
   172b0:	b	171a4 <tcgetattr@plt+0x6010>
   172b4:	andeq	r0, r3, r0, ror #4
   172b8:	andeq	r0, r3, ip, lsl r1
   172bc:	muleq	r3, r0, r2
   172c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   172c4:	mov	r9, r0
   172c8:	ldr	lr, [pc, #416]	; 17470 <tcgetattr@plt+0x62dc>
   172cc:	mov	sl, r1
   172d0:	sub	sp, sp, #92	; 0x5c
   172d4:	ldm	lr!, {r0, r1, r2, r3}
   172d8:	add	ip, sp, #40	; 0x28
   172dc:	ldr	r5, [pc, #400]	; 17474 <tcgetattr@plt+0x62e0>
   172e0:	stmia	ip!, {r0, r1, r2, r3}
   172e4:	ldm	lr!, {r0, r1, r2, r3}
   172e8:	ldr	r4, [sp, #52]	; 0x34
   172ec:	stmia	ip!, {r0, r1, r2, r3}
   172f0:	ldm	lr, {r0, r1, r2, r3}
   172f4:	mvn	lr, r4
   172f8:	and	lr, lr, #67108864	; 0x4000000
   172fc:	eor	lr, lr, r4
   17300:	stm	ip, {r0, r1, r2, r3}
   17304:	str	lr, [sp, #52]	; 0x34
   17308:	bl	110b0 <__errno_location@plt>
   1730c:	ldr	r2, [r5, #4]
   17310:	ldr	r4, [r5]
   17314:	cmp	r2, #0
   17318:	ldr	r3, [r0]
   1731c:	mov	r7, r0
   17320:	str	r3, [sp, #28]
   17324:	bgt	17380 <tcgetattr@plt+0x61ec>
   17328:	add	r6, r5, #8
   1732c:	cmp	r4, r6
   17330:	str	r2, [sp, #36]	; 0x24
   17334:	beq	17440 <tcgetattr@plt+0x62ac>
   17338:	mov	r3, #8
   1733c:	mov	r0, r4
   17340:	str	r3, [sp]
   17344:	rsb	r2, r2, #1
   17348:	mvn	r3, #-2147483648	; 0x80000000
   1734c:	add	r1, sp, #36	; 0x24
   17350:	bl	19170 <tcgetattr@plt+0x7fdc>
   17354:	mov	r4, r0
   17358:	str	r0, [r5]
   1735c:	ldr	r0, [r5, #4]
   17360:	ldr	r2, [sp, #36]	; 0x24
   17364:	mov	r1, #0
   17368:	sub	r2, r2, r0
   1736c:	add	r0, r4, r0, lsl #3
   17370:	lsl	r2, r2, #3
   17374:	bl	110d4 <memset@plt>
   17378:	ldr	r3, [sp, #36]	; 0x24
   1737c:	str	r3, [r5, #4]
   17380:	ldr	r6, [sp, #44]	; 0x2c
   17384:	ldr	r8, [r4]
   17388:	ldr	r5, [r4, #4]
   1738c:	ldr	r2, [sp, #80]	; 0x50
   17390:	ldr	r3, [sp, #40]	; 0x28
   17394:	ldr	ip, [sp, #84]	; 0x54
   17398:	orr	r6, r6, #1
   1739c:	add	fp, sp, #48	; 0x30
   173a0:	str	r2, [sp, #12]
   173a4:	str	r3, [sp]
   173a8:	str	r6, [sp, #4]
   173ac:	mov	r1, r8
   173b0:	mov	r0, r5
   173b4:	str	ip, [sp, #16]
   173b8:	str	fp, [sp, #8]
   173bc:	mov	r3, sl
   173c0:	mov	r2, r9
   173c4:	bl	14678 <tcgetattr@plt+0x34e4>
   173c8:	cmp	r8, r0
   173cc:	bhi	1742c <tcgetattr@plt+0x6298>
   173d0:	ldr	r3, [pc, #160]	; 17478 <tcgetattr@plt+0x62e4>
   173d4:	add	r8, r0, #1
   173d8:	cmp	r5, r3
   173dc:	str	r8, [r4]
   173e0:	beq	173ec <tcgetattr@plt+0x6258>
   173e4:	mov	r0, r5
   173e8:	bl	1444c <tcgetattr@plt+0x32b8>
   173ec:	mov	r0, r8
   173f0:	bl	18f54 <tcgetattr@plt+0x7dc0>
   173f4:	ldr	ip, [sp, #84]	; 0x54
   173f8:	ldr	lr, [sp, #40]	; 0x28
   173fc:	mov	r3, sl
   17400:	mov	r2, r9
   17404:	mov	r1, r8
   17408:	str	r0, [r4, #4]
   1740c:	ldr	r4, [sp, #80]	; 0x50
   17410:	str	fp, [sp, #8]
   17414:	str	r6, [sp, #4]
   17418:	str	ip, [sp, #16]
   1741c:	str	r4, [sp, #12]
   17420:	str	lr, [sp]
   17424:	mov	r5, r0
   17428:	bl	14678 <tcgetattr@plt+0x34e4>
   1742c:	ldr	r3, [sp, #28]
   17430:	mov	r0, r5
   17434:	str	r3, [r7]
   17438:	add	sp, sp, #92	; 0x5c
   1743c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17440:	mov	r3, #8
   17444:	str	r3, [sp]
   17448:	add	r1, sp, #36	; 0x24
   1744c:	rsb	r2, r2, #1
   17450:	mvn	r3, #-2147483648	; 0x80000000
   17454:	mov	r0, #0
   17458:	bl	19170 <tcgetattr@plt+0x7fdc>
   1745c:	mov	r4, r0
   17460:	ldm	r6, {r0, r1}
   17464:	str	r4, [r5]
   17468:	stm	r4, {r0, r1}
   1746c:	b	1735c <tcgetattr@plt+0x61c8>
   17470:	andeq	r0, r3, r0, ror #4
   17474:	andeq	r0, r3, ip, lsl r1
   17478:	muleq	r3, r0, r2
   1747c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17480:	sub	sp, sp, #180	; 0xb4
   17484:	mov	r6, r1
   17488:	mov	r4, r0
   1748c:	mov	r9, r2
   17490:	add	r0, sp, #80	; 0x50
   17494:	mov	r2, #48	; 0x30
   17498:	mov	r1, #0
   1749c:	bl	110d4 <memset@plt>
   174a0:	cmp	r6, #10
   174a4:	beq	17684 <tcgetattr@plt+0x64f0>
   174a8:	add	r5, sp, #80	; 0x50
   174ac:	str	r6, [sp, #80]	; 0x50
   174b0:	ldm	r5!, {r0, r1, r2, r3}
   174b4:	add	ip, sp, #128	; 0x80
   174b8:	mov	r7, ip
   174bc:	add	lr, sp, #32
   174c0:	stmia	ip!, {r0, r1, r2, r3}
   174c4:	mov	r8, #67108864	; 0x4000000
   174c8:	ldm	r5!, {r0, r1, r2, r3}
   174cc:	ldr	r6, [pc, #436]	; 17688 <tcgetattr@plt+0x64f4>
   174d0:	stmia	ip!, {r0, r1, r2, r3}
   174d4:	ldm	r5, {r0, r1, r2, r3}
   174d8:	stm	ip, {r0, r1, r2, r3}
   174dc:	ldm	r7!, {r0, r1, r2, r3}
   174e0:	stmia	lr!, {r0, r1, r2, r3}
   174e4:	ldm	r7!, {r0, r1, r2, r3}
   174e8:	str	r8, [sp, #44]	; 0x2c
   174ec:	stmia	lr!, {r0, r1, r2, r3}
   174f0:	ldm	ip, {r0, r1, r2, r3}
   174f4:	stm	lr, {r0, r1, r2, r3}
   174f8:	bl	110b0 <__errno_location@plt>
   174fc:	cmn	r4, #-2147483647	; 0x80000001
   17500:	ldr	r5, [r6]
   17504:	mov	r7, r0
   17508:	movne	r0, #0
   1750c:	moveq	r0, #1
   17510:	ldr	r3, [r7]
   17514:	orrs	r0, r0, r4, lsr #31
   17518:	str	r3, [sp, #24]
   1751c:	bne	17684 <tcgetattr@plt+0x64f0>
   17520:	ldr	r2, [r6, #4]
   17524:	cmp	r4, r2
   17528:	blt	17588 <tcgetattr@plt+0x63f4>
   1752c:	add	r8, r6, #8
   17530:	cmp	r5, r8
   17534:	str	r2, [sp, #80]	; 0x50
   17538:	beq	17654 <tcgetattr@plt+0x64c0>
   1753c:	mov	r3, #8
   17540:	sub	r2, r4, r2
   17544:	mov	r0, r5
   17548:	str	r3, [sp]
   1754c:	add	r2, r2, #1
   17550:	add	r1, sp, #80	; 0x50
   17554:	mvn	r3, #-2147483648	; 0x80000000
   17558:	bl	19170 <tcgetattr@plt+0x7fdc>
   1755c:	mov	r5, r0
   17560:	str	r0, [r6]
   17564:	ldr	r0, [r6, #4]
   17568:	ldr	r2, [sp, #80]	; 0x50
   1756c:	mov	r1, #0
   17570:	sub	r2, r2, r0
   17574:	add	r0, r5, r0, lsl #3
   17578:	lsl	r2, r2, #3
   1757c:	bl	110d4 <memset@plt>
   17580:	ldr	r3, [sp, #80]	; 0x50
   17584:	str	r3, [r6, #4]
   17588:	add	fp, r5, r4, lsl #3
   1758c:	ldr	r1, [sp, #36]	; 0x24
   17590:	ldr	r8, [r5, r4, lsl #3]
   17594:	ldr	r6, [fp, #4]
   17598:	ldr	r2, [sp, #72]	; 0x48
   1759c:	ldr	r3, [sp, #32]
   175a0:	ldr	ip, [sp, #76]	; 0x4c
   175a4:	orr	r1, r1, #1
   175a8:	add	sl, sp, #40	; 0x28
   175ac:	str	r1, [sp, #28]
   175b0:	str	r1, [sp, #4]
   175b4:	str	r2, [sp, #12]
   175b8:	str	r3, [sp]
   175bc:	mov	r0, r6
   175c0:	mov	r1, r8
   175c4:	str	ip, [sp, #16]
   175c8:	str	sl, [sp, #8]
   175cc:	mvn	r3, #0
   175d0:	mov	r2, r9
   175d4:	bl	14678 <tcgetattr@plt+0x34e4>
   175d8:	cmp	r8, r0
   175dc:	bhi	17640 <tcgetattr@plt+0x64ac>
   175e0:	ldr	r3, [pc, #164]	; 1768c <tcgetattr@plt+0x64f8>
   175e4:	add	r8, r0, #1
   175e8:	cmp	r6, r3
   175ec:	str	r8, [r5, r4, lsl #3]
   175f0:	beq	175fc <tcgetattr@plt+0x6468>
   175f4:	mov	r0, r6
   175f8:	bl	1444c <tcgetattr@plt+0x32b8>
   175fc:	mov	r0, r8
   17600:	bl	18f54 <tcgetattr@plt+0x7dc0>
   17604:	ldr	lr, [sp, #76]	; 0x4c
   17608:	ldr	r3, [sp, #32]
   1760c:	ldr	ip, [sp, #72]	; 0x48
   17610:	ldr	r4, [sp, #28]
   17614:	mov	r2, r9
   17618:	mov	r1, r8
   1761c:	str	r0, [fp, #4]
   17620:	str	r3, [sp]
   17624:	str	sl, [sp, #8]
   17628:	str	r4, [sp, #4]
   1762c:	str	lr, [sp, #16]
   17630:	str	ip, [sp, #12]
   17634:	mvn	r3, #0
   17638:	mov	r6, r0
   1763c:	bl	14678 <tcgetattr@plt+0x34e4>
   17640:	ldr	r3, [sp, #24]
   17644:	mov	r0, r6
   17648:	str	r3, [r7]
   1764c:	add	sp, sp, #180	; 0xb4
   17650:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17654:	mov	r3, #8
   17658:	sub	r2, r4, r2
   1765c:	add	r1, sp, #80	; 0x50
   17660:	str	r3, [sp]
   17664:	add	r2, r2, #1
   17668:	mvn	r3, #-2147483648	; 0x80000000
   1766c:	bl	19170 <tcgetattr@plt+0x7fdc>
   17670:	mov	r5, r0
   17674:	ldm	r8, {r0, r1}
   17678:	str	r5, [r6]
   1767c:	stm	r5, {r0, r1}
   17680:	b	17564 <tcgetattr@plt+0x63d0>
   17684:	bl	11170 <abort@plt>
   17688:	andeq	r0, r3, ip, lsl r1
   1768c:	muleq	r3, r0, r2
   17690:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17694:	mov	r7, r1
   17698:	ldr	lr, [pc, #492]	; 1788c <tcgetattr@plt+0x66f8>
   1769c:	mov	r8, r2
   176a0:	mov	r4, r0
   176a4:	mov	fp, r3
   176a8:	ldm	lr!, {r0, r1, r2, r3}
   176ac:	sub	sp, sp, #100	; 0x64
   176b0:	add	ip, sp, #48	; 0x30
   176b4:	mov	sl, #10
   176b8:	stmia	ip!, {r0, r1, r2, r3}
   176bc:	cmp	r8, #0
   176c0:	cmpne	r7, #0
   176c4:	ldm	lr!, {r0, r1, r2, r3}
   176c8:	str	sl, [sp, #48]	; 0x30
   176cc:	stmia	ip!, {r0, r1, r2, r3}
   176d0:	ldm	lr, {r0, r1, r2, r3}
   176d4:	stm	ip, {r0, r1, r2, r3}
   176d8:	beq	17888 <tcgetattr@plt+0x66f4>
   176dc:	str	r7, [sp, #88]	; 0x58
   176e0:	str	r8, [sp, #92]	; 0x5c
   176e4:	bl	110b0 <__errno_location@plt>
   176e8:	ldr	r6, [pc, #416]	; 17890 <tcgetattr@plt+0x66fc>
   176ec:	cmn	r4, #-2147483647	; 0x80000001
   176f0:	ldr	r5, [r6]
   176f4:	mov	r9, r0
   176f8:	movne	r0, #0
   176fc:	moveq	r0, #1
   17700:	ldr	r3, [r9]
   17704:	orrs	r0, r0, r4, lsr #31
   17708:	str	r3, [sp, #28]
   1770c:	bne	17888 <tcgetattr@plt+0x66f4>
   17710:	ldr	r2, [r6, #4]
   17714:	cmp	r4, r2
   17718:	movlt	r3, sl
   1771c:	blt	17788 <tcgetattr@plt+0x65f4>
   17720:	add	r7, r6, #8
   17724:	cmp	r5, r7
   17728:	str	r2, [sp, #44]	; 0x2c
   1772c:	beq	17858 <tcgetattr@plt+0x66c4>
   17730:	mov	r3, #8
   17734:	sub	r2, r4, r2
   17738:	mov	r0, r5
   1773c:	str	r3, [sp]
   17740:	add	r2, r2, #1
   17744:	mvn	r3, #-2147483648	; 0x80000000
   17748:	add	r1, sp, #44	; 0x2c
   1774c:	bl	19170 <tcgetattr@plt+0x7fdc>
   17750:	mov	r5, r0
   17754:	str	r0, [r6]
   17758:	ldr	r0, [r6, #4]
   1775c:	ldr	r2, [sp, #44]	; 0x2c
   17760:	mov	r1, #0
   17764:	sub	r2, r2, r0
   17768:	add	r0, r5, r0, lsl #3
   1776c:	lsl	r2, r2, #3
   17770:	bl	110d4 <memset@plt>
   17774:	ldr	r3, [sp, #48]	; 0x30
   17778:	ldr	r7, [sp, #88]	; 0x58
   1777c:	ldr	r8, [sp, #92]	; 0x5c
   17780:	ldr	r2, [sp, #44]	; 0x2c
   17784:	str	r2, [r6, #4]
   17788:	add	r2, r5, r4, lsl #3
   1778c:	mov	r1, r2
   17790:	str	r2, [sp, #32]
   17794:	ldr	r2, [sp, #52]	; 0x34
   17798:	ldr	r6, [r1, #4]
   1779c:	ldr	sl, [r5, r4, lsl #3]
   177a0:	orr	r2, r2, #1
   177a4:	str	r3, [sp]
   177a8:	add	r3, sp, #56	; 0x38
   177ac:	str	r2, [sp, #36]	; 0x24
   177b0:	str	r2, [sp, #4]
   177b4:	str	r3, [sp, #8]
   177b8:	mov	r0, r6
   177bc:	str	r8, [sp, #16]
   177c0:	str	r7, [sp, #12]
   177c4:	mov	r1, sl
   177c8:	mvn	r3, #0
   177cc:	mov	r2, fp
   177d0:	bl	14678 <tcgetattr@plt+0x34e4>
   177d4:	cmp	sl, r0
   177d8:	bhi	17844 <tcgetattr@plt+0x66b0>
   177dc:	ldr	r3, [pc, #176]	; 17894 <tcgetattr@plt+0x6700>
   177e0:	add	r7, r0, #1
   177e4:	cmp	r6, r3
   177e8:	str	r7, [r5, r4, lsl #3]
   177ec:	beq	177f8 <tcgetattr@plt+0x6664>
   177f0:	mov	r0, r6
   177f4:	bl	1444c <tcgetattr@plt+0x32b8>
   177f8:	mov	r0, r7
   177fc:	bl	18f54 <tcgetattr@plt+0x7dc0>
   17800:	ldr	r3, [sp, #32]
   17804:	ldr	lr, [sp, #92]	; 0x5c
   17808:	ldr	ip, [sp, #88]	; 0x58
   1780c:	ldr	r4, [sp, #36]	; 0x24
   17810:	mov	r2, fp
   17814:	mov	r1, r7
   17818:	str	r0, [r3, #4]
   1781c:	add	r3, sp, #56	; 0x38
   17820:	str	r3, [sp, #8]
   17824:	ldr	r3, [sp, #48]	; 0x30
   17828:	str	r4, [sp, #4]
   1782c:	str	r3, [sp]
   17830:	str	lr, [sp, #16]
   17834:	str	ip, [sp, #12]
   17838:	mvn	r3, #0
   1783c:	mov	r6, r0
   17840:	bl	14678 <tcgetattr@plt+0x34e4>
   17844:	ldr	r3, [sp, #28]
   17848:	mov	r0, r6
   1784c:	str	r3, [r9]
   17850:	add	sp, sp, #100	; 0x64
   17854:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17858:	mov	r3, #8
   1785c:	sub	r2, r4, r2
   17860:	str	r3, [sp]
   17864:	add	r1, sp, #44	; 0x2c
   17868:	add	r2, r2, #1
   1786c:	mvn	r3, #-2147483648	; 0x80000000
   17870:	bl	19170 <tcgetattr@plt+0x7fdc>
   17874:	mov	r5, r0
   17878:	ldm	r7, {r0, r1}
   1787c:	str	r5, [r6]
   17880:	stm	r5, {r0, r1}
   17884:	b	17758 <tcgetattr@plt+0x65c4>
   17888:	bl	11170 <abort@plt>
   1788c:	andeq	r0, r3, r0, ror #4
   17890:	andeq	r0, r3, ip, lsl r1
   17894:	muleq	r3, r0, r2
   17898:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1789c:	mov	r7, r1
   178a0:	ldr	lr, [pc, #492]	; 17a94 <tcgetattr@plt+0x6900>
   178a4:	mov	r8, r2
   178a8:	mov	r4, r0
   178ac:	mov	fp, r3
   178b0:	ldm	lr!, {r0, r1, r2, r3}
   178b4:	sub	sp, sp, #100	; 0x64
   178b8:	add	ip, sp, #48	; 0x30
   178bc:	mov	sl, #10
   178c0:	stmia	ip!, {r0, r1, r2, r3}
   178c4:	cmp	r8, #0
   178c8:	cmpne	r7, #0
   178cc:	ldm	lr!, {r0, r1, r2, r3}
   178d0:	str	sl, [sp, #48]	; 0x30
   178d4:	stmia	ip!, {r0, r1, r2, r3}
   178d8:	ldm	lr, {r0, r1, r2, r3}
   178dc:	stm	ip, {r0, r1, r2, r3}
   178e0:	beq	17a90 <tcgetattr@plt+0x68fc>
   178e4:	str	r7, [sp, #88]	; 0x58
   178e8:	str	r8, [sp, #92]	; 0x5c
   178ec:	bl	110b0 <__errno_location@plt>
   178f0:	ldr	r6, [pc, #416]	; 17a98 <tcgetattr@plt+0x6904>
   178f4:	cmn	r4, #-2147483647	; 0x80000001
   178f8:	ldr	r5, [r6]
   178fc:	mov	r9, r0
   17900:	movne	r0, #0
   17904:	moveq	r0, #1
   17908:	ldr	r3, [r9]
   1790c:	orrs	r0, r0, r4, lsr #31
   17910:	str	r3, [sp, #28]
   17914:	bne	17a90 <tcgetattr@plt+0x68fc>
   17918:	ldr	r2, [r6, #4]
   1791c:	cmp	r4, r2
   17920:	movlt	r3, sl
   17924:	blt	17990 <tcgetattr@plt+0x67fc>
   17928:	add	r7, r6, #8
   1792c:	cmp	r5, r7
   17930:	str	r2, [sp, #44]	; 0x2c
   17934:	beq	17a60 <tcgetattr@plt+0x68cc>
   17938:	mov	r3, #8
   1793c:	sub	r2, r4, r2
   17940:	mov	r0, r5
   17944:	str	r3, [sp]
   17948:	add	r2, r2, #1
   1794c:	mvn	r3, #-2147483648	; 0x80000000
   17950:	add	r1, sp, #44	; 0x2c
   17954:	bl	19170 <tcgetattr@plt+0x7fdc>
   17958:	mov	r5, r0
   1795c:	str	r0, [r6]
   17960:	ldr	r0, [r6, #4]
   17964:	ldr	r2, [sp, #44]	; 0x2c
   17968:	mov	r1, #0
   1796c:	sub	r2, r2, r0
   17970:	add	r0, r5, r0, lsl #3
   17974:	lsl	r2, r2, #3
   17978:	bl	110d4 <memset@plt>
   1797c:	ldr	r3, [sp, #48]	; 0x30
   17980:	ldr	r7, [sp, #88]	; 0x58
   17984:	ldr	r8, [sp, #92]	; 0x5c
   17988:	ldr	r2, [sp, #44]	; 0x2c
   1798c:	str	r2, [r6, #4]
   17990:	add	r2, r5, r4, lsl #3
   17994:	mov	r1, r2
   17998:	str	r2, [sp, #32]
   1799c:	ldr	r2, [sp, #52]	; 0x34
   179a0:	ldr	r6, [r1, #4]
   179a4:	ldr	sl, [r5, r4, lsl #3]
   179a8:	orr	r2, r2, #1
   179ac:	str	r3, [sp]
   179b0:	add	r3, sp, #56	; 0x38
   179b4:	str	r2, [sp, #36]	; 0x24
   179b8:	str	r2, [sp, #4]
   179bc:	str	r3, [sp, #8]
   179c0:	mov	r0, r6
   179c4:	str	r8, [sp, #16]
   179c8:	str	r7, [sp, #12]
   179cc:	mov	r1, sl
   179d0:	ldr	r3, [sp, #136]	; 0x88
   179d4:	mov	r2, fp
   179d8:	bl	14678 <tcgetattr@plt+0x34e4>
   179dc:	cmp	sl, r0
   179e0:	bhi	17a4c <tcgetattr@plt+0x68b8>
   179e4:	ldr	r3, [pc, #176]	; 17a9c <tcgetattr@plt+0x6908>
   179e8:	add	r7, r0, #1
   179ec:	cmp	r6, r3
   179f0:	str	r7, [r5, r4, lsl #3]
   179f4:	beq	17a00 <tcgetattr@plt+0x686c>
   179f8:	mov	r0, r6
   179fc:	bl	1444c <tcgetattr@plt+0x32b8>
   17a00:	mov	r0, r7
   17a04:	bl	18f54 <tcgetattr@plt+0x7dc0>
   17a08:	ldr	r3, [sp, #32]
   17a0c:	ldr	lr, [sp, #92]	; 0x5c
   17a10:	ldr	ip, [sp, #88]	; 0x58
   17a14:	ldr	r4, [sp, #36]	; 0x24
   17a18:	mov	r2, fp
   17a1c:	mov	r1, r7
   17a20:	str	r0, [r3, #4]
   17a24:	add	r3, sp, #56	; 0x38
   17a28:	str	r3, [sp, #8]
   17a2c:	ldr	r3, [sp, #48]	; 0x30
   17a30:	str	r4, [sp, #4]
   17a34:	str	r3, [sp]
   17a38:	str	lr, [sp, #16]
   17a3c:	str	ip, [sp, #12]
   17a40:	ldr	r3, [sp, #136]	; 0x88
   17a44:	mov	r6, r0
   17a48:	bl	14678 <tcgetattr@plt+0x34e4>
   17a4c:	ldr	r3, [sp, #28]
   17a50:	mov	r0, r6
   17a54:	str	r3, [r9]
   17a58:	add	sp, sp, #100	; 0x64
   17a5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17a60:	mov	r3, #8
   17a64:	sub	r2, r4, r2
   17a68:	str	r3, [sp]
   17a6c:	add	r1, sp, #44	; 0x2c
   17a70:	add	r2, r2, #1
   17a74:	mvn	r3, #-2147483648	; 0x80000000
   17a78:	bl	19170 <tcgetattr@plt+0x7fdc>
   17a7c:	mov	r5, r0
   17a80:	ldm	r7, {r0, r1}
   17a84:	str	r5, [r6]
   17a88:	stm	r5, {r0, r1}
   17a8c:	b	17960 <tcgetattr@plt+0x67cc>
   17a90:	bl	11170 <abort@plt>
   17a94:	andeq	r0, r3, r0, ror #4
   17a98:	andeq	r0, r3, ip, lsl r1
   17a9c:	muleq	r3, r0, r2
   17aa0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17aa4:	mov	r5, r0
   17aa8:	ldr	lr, [pc, #452]	; 17c74 <tcgetattr@plt+0x6ae0>
   17aac:	mov	r6, r1
   17ab0:	mov	sl, r2
   17ab4:	ldm	lr!, {r0, r1, r2, r3}
   17ab8:	sub	sp, sp, #92	; 0x5c
   17abc:	add	ip, sp, #40	; 0x28
   17ac0:	cmp	r6, #0
   17ac4:	cmpne	r5, #0
   17ac8:	stmia	ip!, {r0, r1, r2, r3}
   17acc:	mov	r9, #10
   17ad0:	ldm	lr!, {r0, r1, r2, r3}
   17ad4:	moveq	fp, #1
   17ad8:	movne	fp, #0
   17adc:	str	r9, [sp, #40]	; 0x28
   17ae0:	stmia	ip!, {r0, r1, r2, r3}
   17ae4:	ldm	lr, {r0, r1, r2, r3}
   17ae8:	stm	ip, {r0, r1, r2, r3}
   17aec:	beq	17c70 <tcgetattr@plt+0x6adc>
   17af0:	str	r5, [sp, #80]	; 0x50
   17af4:	str	r6, [sp, #84]	; 0x54
   17af8:	bl	110b0 <__errno_location@plt>
   17afc:	ldr	r7, [pc, #372]	; 17c78 <tcgetattr@plt+0x6ae4>
   17b00:	ldr	r2, [r7, #4]
   17b04:	ldr	r4, [r7]
   17b08:	cmp	r2, #0
   17b0c:	ldr	r3, [r0]
   17b10:	mov	r8, r0
   17b14:	str	r3, [sp, #24]
   17b18:	movgt	r3, r9
   17b1c:	bgt	17b84 <tcgetattr@plt+0x69f0>
   17b20:	add	r5, r7, #8
   17b24:	cmp	r4, r5
   17b28:	str	r2, [sp, #36]	; 0x24
   17b2c:	beq	17c40 <tcgetattr@plt+0x6aac>
   17b30:	mov	r3, #8
   17b34:	mov	r0, r4
   17b38:	str	r3, [sp]
   17b3c:	rsb	r2, r2, #1
   17b40:	mvn	r3, #-2147483648	; 0x80000000
   17b44:	add	r1, sp, #36	; 0x24
   17b48:	bl	19170 <tcgetattr@plt+0x7fdc>
   17b4c:	mov	r4, r0
   17b50:	str	r0, [r7]
   17b54:	ldr	r0, [r7, #4]
   17b58:	ldr	r2, [sp, #36]	; 0x24
   17b5c:	mov	r1, #0
   17b60:	sub	r2, r2, r0
   17b64:	add	r0, r4, r0, lsl #3
   17b68:	lsl	r2, r2, #3
   17b6c:	bl	110d4 <memset@plt>
   17b70:	ldr	r3, [sp, #40]	; 0x28
   17b74:	ldr	r5, [sp, #80]	; 0x50
   17b78:	ldr	r6, [sp, #84]	; 0x54
   17b7c:	ldr	r2, [sp, #36]	; 0x24
   17b80:	str	r2, [r7, #4]
   17b84:	ldr	r2, [sp, #44]	; 0x2c
   17b88:	ldr	r9, [r4]
   17b8c:	ldr	r7, [r4, #4]
   17b90:	orr	r2, r2, #1
   17b94:	add	fp, sp, #48	; 0x30
   17b98:	str	r2, [sp, #28]
   17b9c:	str	r2, [sp, #4]
   17ba0:	str	r3, [sp]
   17ba4:	str	r6, [sp, #16]
   17ba8:	str	r5, [sp, #12]
   17bac:	mov	r1, r9
   17bb0:	mov	r0, r7
   17bb4:	str	fp, [sp, #8]
   17bb8:	mvn	r3, #0
   17bbc:	mov	r2, sl
   17bc0:	bl	14678 <tcgetattr@plt+0x34e4>
   17bc4:	cmp	r9, r0
   17bc8:	bhi	17c2c <tcgetattr@plt+0x6a98>
   17bcc:	ldr	r3, [pc, #168]	; 17c7c <tcgetattr@plt+0x6ae8>
   17bd0:	add	r5, r0, #1
   17bd4:	cmp	r7, r3
   17bd8:	str	r5, [r4]
   17bdc:	beq	17be8 <tcgetattr@plt+0x6a54>
   17be0:	mov	r0, r7
   17be4:	bl	1444c <tcgetattr@plt+0x32b8>
   17be8:	mov	r0, r5
   17bec:	bl	18f54 <tcgetattr@plt+0x7dc0>
   17bf0:	ldr	lr, [sp, #84]	; 0x54
   17bf4:	ldr	r3, [sp, #40]	; 0x28
   17bf8:	ldr	ip, [sp, #80]	; 0x50
   17bfc:	mov	r2, sl
   17c00:	mov	r1, r5
   17c04:	str	r0, [r4, #4]
   17c08:	ldr	r4, [sp, #28]
   17c0c:	str	r3, [sp]
   17c10:	str	fp, [sp, #8]
   17c14:	str	r4, [sp, #4]
   17c18:	str	lr, [sp, #16]
   17c1c:	str	ip, [sp, #12]
   17c20:	mvn	r3, #0
   17c24:	mov	r7, r0
   17c28:	bl	14678 <tcgetattr@plt+0x34e4>
   17c2c:	ldr	r3, [sp, #24]
   17c30:	mov	r0, r7
   17c34:	str	r3, [r8]
   17c38:	add	sp, sp, #92	; 0x5c
   17c3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17c40:	mov	r3, #8
   17c44:	str	r3, [sp]
   17c48:	add	r1, sp, #36	; 0x24
   17c4c:	rsb	r2, r2, #1
   17c50:	mov	r0, fp
   17c54:	mvn	r3, #-2147483648	; 0x80000000
   17c58:	bl	19170 <tcgetattr@plt+0x7fdc>
   17c5c:	mov	r4, r0
   17c60:	ldm	r5, {r0, r1}
   17c64:	str	r4, [r7]
   17c68:	stm	r4, {r0, r1}
   17c6c:	b	17b54 <tcgetattr@plt+0x69c0>
   17c70:	bl	11170 <abort@plt>
   17c74:	andeq	r0, r3, r0, ror #4
   17c78:	andeq	r0, r3, ip, lsl r1
   17c7c:	muleq	r3, r0, r2
   17c80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17c84:	mov	r5, r0
   17c88:	ldr	lr, [pc, #464]	; 17e60 <tcgetattr@plt+0x6ccc>
   17c8c:	mov	r6, r1
   17c90:	mov	sl, r2
   17c94:	mov	fp, r3
   17c98:	ldm	lr!, {r0, r1, r2, r3}
   17c9c:	sub	sp, sp, #92	; 0x5c
   17ca0:	add	ip, sp, #40	; 0x28
   17ca4:	cmp	r6, #0
   17ca8:	cmpne	r5, #0
   17cac:	stmia	ip!, {r0, r1, r2, r3}
   17cb0:	moveq	r4, #1
   17cb4:	ldm	lr!, {r0, r1, r2, r3}
   17cb8:	movne	r4, #0
   17cbc:	mov	r9, #10
   17cc0:	str	r4, [sp, #28]
   17cc4:	stmia	ip!, {r0, r1, r2, r3}
   17cc8:	ldm	lr, {r0, r1, r2, r3}
   17ccc:	str	r9, [sp, #40]	; 0x28
   17cd0:	stm	ip, {r0, r1, r2, r3}
   17cd4:	beq	17e5c <tcgetattr@plt+0x6cc8>
   17cd8:	str	r5, [sp, #80]	; 0x50
   17cdc:	str	r6, [sp, #84]	; 0x54
   17ce0:	bl	110b0 <__errno_location@plt>
   17ce4:	ldr	r7, [pc, #376]	; 17e64 <tcgetattr@plt+0x6cd0>
   17ce8:	ldr	r2, [r7, #4]
   17cec:	ldr	r4, [r7]
   17cf0:	cmp	r2, #0
   17cf4:	ldr	r3, [r0]
   17cf8:	mov	r8, r0
   17cfc:	str	r3, [sp, #24]
   17d00:	movgt	r3, r9
   17d04:	bgt	17d6c <tcgetattr@plt+0x6bd8>
   17d08:	add	r5, r7, #8
   17d0c:	cmp	r4, r5
   17d10:	str	r2, [sp, #36]	; 0x24
   17d14:	beq	17e2c <tcgetattr@plt+0x6c98>
   17d18:	mov	r3, #8
   17d1c:	mov	r0, r4
   17d20:	str	r3, [sp]
   17d24:	rsb	r2, r2, #1
   17d28:	mvn	r3, #-2147483648	; 0x80000000
   17d2c:	add	r1, sp, #36	; 0x24
   17d30:	bl	19170 <tcgetattr@plt+0x7fdc>
   17d34:	mov	r4, r0
   17d38:	str	r0, [r7]
   17d3c:	ldr	r0, [r7, #4]
   17d40:	ldr	r2, [sp, #36]	; 0x24
   17d44:	mov	r1, #0
   17d48:	sub	r2, r2, r0
   17d4c:	add	r0, r4, r0, lsl #3
   17d50:	lsl	r2, r2, #3
   17d54:	bl	110d4 <memset@plt>
   17d58:	ldr	r3, [sp, #40]	; 0x28
   17d5c:	ldr	r5, [sp, #80]	; 0x50
   17d60:	ldr	r6, [sp, #84]	; 0x54
   17d64:	ldr	r2, [sp, #36]	; 0x24
   17d68:	str	r2, [r7, #4]
   17d6c:	ldr	r2, [sp, #44]	; 0x2c
   17d70:	ldr	r9, [r4]
   17d74:	ldr	r7, [r4, #4]
   17d78:	orr	r2, r2, #1
   17d7c:	str	r3, [sp]
   17d80:	add	r3, sp, #48	; 0x30
   17d84:	str	r2, [sp, #28]
   17d88:	str	r2, [sp, #4]
   17d8c:	str	r3, [sp, #8]
   17d90:	str	r6, [sp, #16]
   17d94:	str	r5, [sp, #12]
   17d98:	mov	r1, r9
   17d9c:	mov	r0, r7
   17da0:	mov	r3, fp
   17da4:	mov	r2, sl
   17da8:	bl	14678 <tcgetattr@plt+0x34e4>
   17dac:	cmp	r9, r0
   17db0:	bhi	17e18 <tcgetattr@plt+0x6c84>
   17db4:	ldr	r3, [pc, #172]	; 17e68 <tcgetattr@plt+0x6cd4>
   17db8:	add	r5, r0, #1
   17dbc:	cmp	r7, r3
   17dc0:	str	r5, [r4]
   17dc4:	beq	17dd0 <tcgetattr@plt+0x6c3c>
   17dc8:	mov	r0, r7
   17dcc:	bl	1444c <tcgetattr@plt+0x32b8>
   17dd0:	mov	r0, r5
   17dd4:	bl	18f54 <tcgetattr@plt+0x7dc0>
   17dd8:	add	lr, sp, #48	; 0x30
   17ddc:	ldr	ip, [sp, #84]	; 0x54
   17de0:	mov	r1, r5
   17de4:	ldr	r5, [sp, #28]
   17de8:	mov	r3, fp
   17dec:	mov	r2, sl
   17df0:	str	r0, [r4, #4]
   17df4:	ldr	r4, [sp, #80]	; 0x50
   17df8:	str	lr, [sp, #8]
   17dfc:	ldr	lr, [sp, #40]	; 0x28
   17e00:	str	r5, [sp, #4]
   17e04:	str	ip, [sp, #16]
   17e08:	str	r4, [sp, #12]
   17e0c:	str	lr, [sp]
   17e10:	mov	r7, r0
   17e14:	bl	14678 <tcgetattr@plt+0x34e4>
   17e18:	ldr	r3, [sp, #24]
   17e1c:	mov	r0, r7
   17e20:	str	r3, [r8]
   17e24:	add	sp, sp, #92	; 0x5c
   17e28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17e2c:	mov	r3, #8
   17e30:	str	r3, [sp]
   17e34:	add	r1, sp, #36	; 0x24
   17e38:	rsb	r2, r2, #1
   17e3c:	ldr	r0, [sp, #28]
   17e40:	mvn	r3, #-2147483648	; 0x80000000
   17e44:	bl	19170 <tcgetattr@plt+0x7fdc>
   17e48:	mov	r4, r0
   17e4c:	ldm	r5, {r0, r1}
   17e50:	str	r4, [r7]
   17e54:	stm	r4, {r0, r1}
   17e58:	b	17d3c <tcgetattr@plt+0x6ba8>
   17e5c:	bl	11170 <abort@plt>
   17e60:	andeq	r0, r3, r0, ror #4
   17e64:	andeq	r0, r3, ip, lsl r1
   17e68:	muleq	r3, r0, r2
   17e6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17e70:	sub	sp, sp, #52	; 0x34
   17e74:	mov	r5, r0
   17e78:	mov	sl, r1
   17e7c:	mov	fp, r2
   17e80:	bl	110b0 <__errno_location@plt>
   17e84:	ldr	r4, [pc, #404]	; 18020 <tcgetattr@plt+0x6e8c>
   17e88:	cmn	r5, #-2147483647	; 0x80000001
   17e8c:	ldr	r6, [r4]
   17e90:	mov	r8, r0
   17e94:	movne	r0, #0
   17e98:	moveq	r0, #1
   17e9c:	ldr	r3, [r8]
   17ea0:	orrs	r0, r0, r5, lsr #31
   17ea4:	str	r3, [sp, #28]
   17ea8:	bne	1801c <tcgetattr@plt+0x6e88>
   17eac:	ldr	r2, [r4, #4]
   17eb0:	cmp	r5, r2
   17eb4:	blt	17f14 <tcgetattr@plt+0x6d80>
   17eb8:	add	r7, r4, #8
   17ebc:	cmp	r6, r7
   17ec0:	str	r2, [sp, #44]	; 0x2c
   17ec4:	beq	17fec <tcgetattr@plt+0x6e58>
   17ec8:	mov	r3, #8
   17ecc:	sub	r2, r5, r2
   17ed0:	mov	r0, r6
   17ed4:	str	r3, [sp]
   17ed8:	add	r2, r2, #1
   17edc:	mvn	r3, #-2147483648	; 0x80000000
   17ee0:	add	r1, sp, #44	; 0x2c
   17ee4:	bl	19170 <tcgetattr@plt+0x7fdc>
   17ee8:	mov	r6, r0
   17eec:	str	r0, [r4]
   17ef0:	ldr	r0, [r4, #4]
   17ef4:	ldr	r2, [sp, #44]	; 0x2c
   17ef8:	mov	r1, #0
   17efc:	sub	r2, r2, r0
   17f00:	add	r0, r6, r0, lsl #3
   17f04:	lsl	r2, r2, #3
   17f08:	bl	110d4 <memset@plt>
   17f0c:	ldr	r3, [sp, #44]	; 0x2c
   17f10:	str	r3, [r4, #4]
   17f14:	ldr	r2, [r4, #56]	; 0x38
   17f18:	add	r3, r6, r5, lsl #3
   17f1c:	ldr	r1, [r4, #20]
   17f20:	ldr	r7, [r3, #4]
   17f24:	ldr	r9, [r6, r5, lsl #3]
   17f28:	ldr	ip, [r4, #60]	; 0x3c
   17f2c:	str	r3, [sp, #32]
   17f30:	ldr	r3, [r4, #16]
   17f34:	str	r2, [sp, #12]
   17f38:	ldr	r2, [pc, #228]	; 18024 <tcgetattr@plt+0x6e90>
   17f3c:	orr	r1, r1, #1
   17f40:	str	r1, [sp, #36]	; 0x24
   17f44:	str	r1, [sp, #4]
   17f48:	str	r2, [sp, #8]
   17f4c:	str	r3, [sp]
   17f50:	mov	r0, r7
   17f54:	mov	r1, r9
   17f58:	str	ip, [sp, #16]
   17f5c:	mov	r3, fp
   17f60:	mov	r2, sl
   17f64:	bl	14678 <tcgetattr@plt+0x34e4>
   17f68:	cmp	r9, r0
   17f6c:	bhi	17fd8 <tcgetattr@plt+0x6e44>
   17f70:	ldr	r3, [pc, #176]	; 18028 <tcgetattr@plt+0x6e94>
   17f74:	add	r9, r0, #1
   17f78:	cmp	r7, r3
   17f7c:	str	r9, [r6, r5, lsl #3]
   17f80:	beq	17f8c <tcgetattr@plt+0x6df8>
   17f84:	mov	r0, r7
   17f88:	bl	1444c <tcgetattr@plt+0x32b8>
   17f8c:	mov	r0, r9
   17f90:	bl	18f54 <tcgetattr@plt+0x7dc0>
   17f94:	ldr	ip, [sp, #32]
   17f98:	ldr	lr, [r4, #60]	; 0x3c
   17f9c:	ldr	r5, [r4, #56]	; 0x38
   17fa0:	mov	r3, fp
   17fa4:	mov	r2, sl
   17fa8:	mov	r1, r9
   17fac:	str	r0, [ip, #4]
   17fb0:	ldr	ip, [r4, #16]
   17fb4:	ldr	r4, [pc, #104]	; 18024 <tcgetattr@plt+0x6e90>
   17fb8:	str	lr, [sp, #16]
   17fbc:	str	r4, [sp, #8]
   17fc0:	ldr	r4, [sp, #36]	; 0x24
   17fc4:	str	r5, [sp, #12]
   17fc8:	str	r4, [sp, #4]
   17fcc:	str	ip, [sp]
   17fd0:	mov	r7, r0
   17fd4:	bl	14678 <tcgetattr@plt+0x34e4>
   17fd8:	ldr	r3, [sp, #28]
   17fdc:	mov	r0, r7
   17fe0:	str	r3, [r8]
   17fe4:	add	sp, sp, #52	; 0x34
   17fe8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17fec:	mov	r3, #8
   17ff0:	sub	r2, r5, r2
   17ff4:	str	r3, [sp]
   17ff8:	add	r1, sp, #44	; 0x2c
   17ffc:	add	r2, r2, #1
   18000:	mvn	r3, #-2147483648	; 0x80000000
   18004:	bl	19170 <tcgetattr@plt+0x7fdc>
   18008:	mov	r6, r0
   1800c:	ldm	r7, {r0, r1}
   18010:	str	r6, [r4]
   18014:	stm	r6, {r0, r1}
   18018:	b	17ef0 <tcgetattr@plt+0x6d5c>
   1801c:	bl	11170 <abort@plt>
   18020:	andeq	r0, r3, ip, lsl r1
   18024:	andeq	r0, r3, r4, lsr r1
   18028:	muleq	r3, r0, r2
   1802c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18030:	sub	sp, sp, #44	; 0x2c
   18034:	mov	r9, r0
   18038:	mov	sl, r1
   1803c:	bl	110b0 <__errno_location@plt>
   18040:	ldr	r4, [pc, #360]	; 181b0 <tcgetattr@plt+0x701c>
   18044:	ldr	r2, [r4, #4]
   18048:	ldr	r5, [r4]
   1804c:	cmp	r2, #0
   18050:	ldr	r3, [r0]
   18054:	mov	r7, r0
   18058:	str	r3, [sp, #24]
   1805c:	bgt	180b8 <tcgetattr@plt+0x6f24>
   18060:	add	r6, r4, #8
   18064:	cmp	r5, r6
   18068:	str	r2, [sp, #36]	; 0x24
   1806c:	beq	18180 <tcgetattr@plt+0x6fec>
   18070:	mov	r3, #8
   18074:	mov	r0, r5
   18078:	str	r3, [sp]
   1807c:	rsb	r2, r2, #1
   18080:	mvn	r3, #-2147483648	; 0x80000000
   18084:	add	r1, sp, #36	; 0x24
   18088:	bl	19170 <tcgetattr@plt+0x7fdc>
   1808c:	mov	r5, r0
   18090:	str	r0, [r4]
   18094:	ldr	r0, [r4, #4]
   18098:	ldr	r2, [sp, #36]	; 0x24
   1809c:	mov	r1, #0
   180a0:	sub	r2, r2, r0
   180a4:	add	r0, r5, r0, lsl #3
   180a8:	lsl	r2, r2, #3
   180ac:	bl	110d4 <memset@plt>
   180b0:	ldr	r3, [sp, #36]	; 0x24
   180b4:	str	r3, [r4, #4]
   180b8:	ldr	r1, [r4, #20]
   180bc:	ldr	r8, [r5]
   180c0:	ldr	r6, [r5, #4]
   180c4:	ldr	r2, [r4, #56]	; 0x38
   180c8:	ldr	r3, [r4, #16]
   180cc:	ldr	ip, [r4, #60]	; 0x3c
   180d0:	ldr	fp, [pc, #220]	; 181b4 <tcgetattr@plt+0x7020>
   180d4:	orr	r1, r1, #1
   180d8:	str	r1, [sp, #28]
   180dc:	str	r1, [sp, #4]
   180e0:	str	r2, [sp, #12]
   180e4:	str	r3, [sp]
   180e8:	mov	r1, r8
   180ec:	mov	r0, r6
   180f0:	str	ip, [sp, #16]
   180f4:	str	fp, [sp, #8]
   180f8:	mov	r3, sl
   180fc:	mov	r2, r9
   18100:	bl	14678 <tcgetattr@plt+0x34e4>
   18104:	cmp	r8, r0
   18108:	bhi	1816c <tcgetattr@plt+0x6fd8>
   1810c:	ldr	r3, [pc, #164]	; 181b8 <tcgetattr@plt+0x7024>
   18110:	add	r8, r0, #1
   18114:	cmp	r6, r3
   18118:	str	r8, [r5]
   1811c:	beq	18128 <tcgetattr@plt+0x6f94>
   18120:	mov	r0, r6
   18124:	bl	1444c <tcgetattr@plt+0x32b8>
   18128:	mov	r0, r8
   1812c:	bl	18f54 <tcgetattr@plt+0x7dc0>
   18130:	ldr	lr, [r4, #60]	; 0x3c
   18134:	ldr	ip, [r4, #16]
   18138:	mov	r3, sl
   1813c:	mov	r2, r9
   18140:	mov	r1, r8
   18144:	str	r0, [r5, #4]
   18148:	ldr	r5, [r4, #56]	; 0x38
   1814c:	ldr	r4, [sp, #28]
   18150:	str	fp, [sp, #8]
   18154:	str	r4, [sp, #4]
   18158:	str	lr, [sp, #16]
   1815c:	str	r5, [sp, #12]
   18160:	str	ip, [sp]
   18164:	mov	r6, r0
   18168:	bl	14678 <tcgetattr@plt+0x34e4>
   1816c:	ldr	r3, [sp, #24]
   18170:	mov	r0, r6
   18174:	str	r3, [r7]
   18178:	add	sp, sp, #44	; 0x2c
   1817c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18180:	mov	r3, #8
   18184:	str	r3, [sp]
   18188:	add	r1, sp, #36	; 0x24
   1818c:	rsb	r2, r2, #1
   18190:	mvn	r3, #-2147483648	; 0x80000000
   18194:	mov	r0, #0
   18198:	bl	19170 <tcgetattr@plt+0x7fdc>
   1819c:	mov	r5, r0
   181a0:	ldm	r6, {r0, r1}
   181a4:	str	r5, [r4]
   181a8:	stm	r5, {r0, r1}
   181ac:	b	18094 <tcgetattr@plt+0x6f00>
   181b0:	andeq	r0, r3, ip, lsl r1
   181b4:	andeq	r0, r3, r4, lsr r1
   181b8:	muleq	r3, r0, r2
   181bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   181c0:	sub	sp, sp, #44	; 0x2c
   181c4:	mov	r5, r0
   181c8:	mov	sl, r1
   181cc:	bl	110b0 <__errno_location@plt>
   181d0:	ldr	r4, [pc, #396]	; 18364 <tcgetattr@plt+0x71d0>
   181d4:	cmn	r5, #-2147483647	; 0x80000001
   181d8:	ldr	r6, [r4]
   181dc:	mov	r8, r0
   181e0:	movne	r0, #0
   181e4:	moveq	r0, #1
   181e8:	ldr	r3, [r8]
   181ec:	orrs	r0, r0, r5, lsr #31
   181f0:	str	r3, [sp, #24]
   181f4:	bne	18360 <tcgetattr@plt+0x71cc>
   181f8:	ldr	r2, [r4, #4]
   181fc:	cmp	r5, r2
   18200:	blt	18260 <tcgetattr@plt+0x70cc>
   18204:	add	r7, r4, #8
   18208:	cmp	r6, r7
   1820c:	str	r2, [sp, #36]	; 0x24
   18210:	beq	18330 <tcgetattr@plt+0x719c>
   18214:	mov	r3, #8
   18218:	sub	r2, r5, r2
   1821c:	mov	r0, r6
   18220:	str	r3, [sp]
   18224:	add	r2, r2, #1
   18228:	mvn	r3, #-2147483648	; 0x80000000
   1822c:	add	r1, sp, #36	; 0x24
   18230:	bl	19170 <tcgetattr@plt+0x7fdc>
   18234:	mov	r6, r0
   18238:	str	r0, [r4]
   1823c:	ldr	r0, [r4, #4]
   18240:	ldr	r2, [sp, #36]	; 0x24
   18244:	mov	r1, #0
   18248:	sub	r2, r2, r0
   1824c:	add	r0, r6, r0, lsl #3
   18250:	lsl	r2, r2, #3
   18254:	bl	110d4 <memset@plt>
   18258:	ldr	r3, [sp, #36]	; 0x24
   1825c:	str	r3, [r4, #4]
   18260:	ldr	r2, [r4, #56]	; 0x38
   18264:	add	fp, r6, r5, lsl #3
   18268:	ldr	r1, [r4, #20]
   1826c:	ldr	r9, [r6, r5, lsl #3]
   18270:	ldr	r7, [fp, #4]
   18274:	ldr	r3, [r4, #16]
   18278:	ldr	ip, [r4, #60]	; 0x3c
   1827c:	str	r2, [sp, #12]
   18280:	ldr	r2, [pc, #224]	; 18368 <tcgetattr@plt+0x71d4>
   18284:	orr	r1, r1, #1
   18288:	str	r1, [sp, #28]
   1828c:	str	r1, [sp, #4]
   18290:	str	r2, [sp, #8]
   18294:	str	r3, [sp]
   18298:	mov	r0, r7
   1829c:	mov	r1, r9
   182a0:	str	ip, [sp, #16]
   182a4:	mvn	r3, #0
   182a8:	mov	r2, sl
   182ac:	bl	14678 <tcgetattr@plt+0x34e4>
   182b0:	cmp	r9, r0
   182b4:	bhi	1831c <tcgetattr@plt+0x7188>
   182b8:	ldr	r3, [pc, #172]	; 1836c <tcgetattr@plt+0x71d8>
   182bc:	add	r9, r0, #1
   182c0:	cmp	r7, r3
   182c4:	str	r9, [r6, r5, lsl #3]
   182c8:	beq	182d4 <tcgetattr@plt+0x7140>
   182cc:	mov	r0, r7
   182d0:	bl	1444c <tcgetattr@plt+0x32b8>
   182d4:	mov	r0, r9
   182d8:	bl	18f54 <tcgetattr@plt+0x7dc0>
   182dc:	ldr	ip, [r4, #60]	; 0x3c
   182e0:	ldr	r3, [r4, #16]
   182e4:	ldr	lr, [r4, #56]	; 0x38
   182e8:	ldr	r4, [pc, #120]	; 18368 <tcgetattr@plt+0x71d4>
   182ec:	mov	r2, sl
   182f0:	mov	r1, r9
   182f4:	str	r0, [fp, #4]
   182f8:	str	r4, [sp, #8]
   182fc:	ldr	r4, [sp, #28]
   18300:	str	r3, [sp]
   18304:	str	r4, [sp, #4]
   18308:	str	ip, [sp, #16]
   1830c:	str	lr, [sp, #12]
   18310:	mvn	r3, #0
   18314:	mov	r7, r0
   18318:	bl	14678 <tcgetattr@plt+0x34e4>
   1831c:	ldr	r3, [sp, #24]
   18320:	mov	r0, r7
   18324:	str	r3, [r8]
   18328:	add	sp, sp, #44	; 0x2c
   1832c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18330:	mov	r3, #8
   18334:	sub	r2, r5, r2
   18338:	str	r3, [sp]
   1833c:	add	r1, sp, #36	; 0x24
   18340:	add	r2, r2, #1
   18344:	mvn	r3, #-2147483648	; 0x80000000
   18348:	bl	19170 <tcgetattr@plt+0x7fdc>
   1834c:	mov	r6, r0
   18350:	ldm	r7, {r0, r1}
   18354:	str	r6, [r4]
   18358:	stm	r6, {r0, r1}
   1835c:	b	1823c <tcgetattr@plt+0x70a8>
   18360:	bl	11170 <abort@plt>
   18364:	andeq	r0, r3, ip, lsl r1
   18368:	andeq	r0, r3, r4, lsr r1
   1836c:	muleq	r3, r0, r2
   18370:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18374:	sub	sp, sp, #44	; 0x2c
   18378:	mov	sl, r0
   1837c:	bl	110b0 <__errno_location@plt>
   18380:	ldr	r4, [pc, #348]	; 184e4 <tcgetattr@plt+0x7350>
   18384:	ldr	r2, [r4, #4]
   18388:	ldr	r5, [r4]
   1838c:	cmp	r2, #0
   18390:	ldr	r3, [r0]
   18394:	mov	r8, r0
   18398:	str	r3, [sp, #28]
   1839c:	bgt	183f8 <tcgetattr@plt+0x7264>
   183a0:	add	r6, r4, #8
   183a4:	cmp	r5, r6
   183a8:	str	r2, [sp, #36]	; 0x24
   183ac:	beq	184b4 <tcgetattr@plt+0x7320>
   183b0:	mov	r3, #8
   183b4:	mov	r0, r5
   183b8:	str	r3, [sp]
   183bc:	rsb	r2, r2, #1
   183c0:	mvn	r3, #-2147483648	; 0x80000000
   183c4:	add	r1, sp, #36	; 0x24
   183c8:	bl	19170 <tcgetattr@plt+0x7fdc>
   183cc:	mov	r5, r0
   183d0:	str	r0, [r4]
   183d4:	ldr	r0, [r4, #4]
   183d8:	ldr	r2, [sp, #36]	; 0x24
   183dc:	mov	r1, #0
   183e0:	sub	r2, r2, r0
   183e4:	add	r0, r5, r0, lsl #3
   183e8:	lsl	r2, r2, #3
   183ec:	bl	110d4 <memset@plt>
   183f0:	ldr	r3, [sp, #36]	; 0x24
   183f4:	str	r3, [r4, #4]
   183f8:	ldr	r7, [r4, #20]
   183fc:	ldr	r9, [r5]
   18400:	ldr	r6, [r5, #4]
   18404:	ldr	r2, [r4, #56]	; 0x38
   18408:	ldr	r3, [r4, #16]
   1840c:	ldr	ip, [r4, #60]	; 0x3c
   18410:	ldr	fp, [pc, #208]	; 184e8 <tcgetattr@plt+0x7354>
   18414:	orr	r7, r7, #1
   18418:	str	r2, [sp, #12]
   1841c:	str	r3, [sp]
   18420:	str	r7, [sp, #4]
   18424:	mov	r1, r9
   18428:	mov	r0, r6
   1842c:	str	ip, [sp, #16]
   18430:	str	fp, [sp, #8]
   18434:	mvn	r3, #0
   18438:	mov	r2, sl
   1843c:	bl	14678 <tcgetattr@plt+0x34e4>
   18440:	cmp	r9, r0
   18444:	bhi	184a0 <tcgetattr@plt+0x730c>
   18448:	ldr	r3, [pc, #156]	; 184ec <tcgetattr@plt+0x7358>
   1844c:	add	r9, r0, #1
   18450:	cmp	r6, r3
   18454:	str	r9, [r5]
   18458:	beq	18464 <tcgetattr@plt+0x72d0>
   1845c:	mov	r0, r6
   18460:	bl	1444c <tcgetattr@plt+0x32b8>
   18464:	mov	r0, r9
   18468:	bl	18f54 <tcgetattr@plt+0x7dc0>
   1846c:	ldr	ip, [r4, #60]	; 0x3c
   18470:	ldr	r3, [r4, #16]
   18474:	ldr	lr, [r4, #56]	; 0x38
   18478:	mov	r2, sl
   1847c:	mov	r1, r9
   18480:	str	r0, [r5, #4]
   18484:	str	r3, [sp]
   18488:	stmib	sp, {r7, fp}
   1848c:	str	ip, [sp, #16]
   18490:	str	lr, [sp, #12]
   18494:	mvn	r3, #0
   18498:	mov	r6, r0
   1849c:	bl	14678 <tcgetattr@plt+0x34e4>
   184a0:	ldr	r3, [sp, #28]
   184a4:	mov	r0, r6
   184a8:	str	r3, [r8]
   184ac:	add	sp, sp, #44	; 0x2c
   184b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   184b4:	mov	r3, #8
   184b8:	str	r3, [sp]
   184bc:	add	r1, sp, #36	; 0x24
   184c0:	rsb	r2, r2, #1
   184c4:	mvn	r3, #-2147483648	; 0x80000000
   184c8:	mov	r0, #0
   184cc:	bl	19170 <tcgetattr@plt+0x7fdc>
   184d0:	mov	r5, r0
   184d4:	ldm	r6, {r0, r1}
   184d8:	str	r5, [r4]
   184dc:	stm	r5, {r0, r1}
   184e0:	b	183d4 <tcgetattr@plt+0x7240>
   184e4:	andeq	r0, r3, ip, lsl r1
   184e8:	andeq	r0, r3, r4, lsr r1
   184ec:	muleq	r3, r0, r2
   184f0:	push	{r4, r5, r6, lr}
   184f4:	sub	sp, sp, #32
   184f8:	cmp	r1, #0
   184fc:	mov	r4, r0
   18500:	ldr	r5, [sp, #48]	; 0x30
   18504:	ldr	r6, [sp, #52]	; 0x34
   18508:	beq	18820 <tcgetattr@plt+0x768c>
   1850c:	stm	sp, {r2, r3}
   18510:	mov	r3, r1
   18514:	ldr	r2, [pc, #808]	; 18844 <tcgetattr@plt+0x76b0>
   18518:	mov	r1, #1
   1851c:	bl	110f8 <__fprintf_chk@plt>
   18520:	mov	r2, #5
   18524:	ldr	r1, [pc, #796]	; 18848 <tcgetattr@plt+0x76b4>
   18528:	mov	r0, #0
   1852c:	bl	10f54 <dcgettext@plt>
   18530:	ldr	r3, [pc, #788]	; 1884c <tcgetattr@plt+0x76b8>
   18534:	ldr	r2, [pc, #788]	; 18850 <tcgetattr@plt+0x76bc>
   18538:	str	r3, [sp]
   1853c:	mov	r1, #1
   18540:	mov	r3, r0
   18544:	mov	r0, r4
   18548:	bl	110f8 <__fprintf_chk@plt>
   1854c:	mov	r1, r4
   18550:	mov	r0, #10
   18554:	bl	10f48 <fputc_unlocked@plt>
   18558:	mov	r2, #5
   1855c:	ldr	r1, [pc, #752]	; 18854 <tcgetattr@plt+0x76c0>
   18560:	mov	r0, #0
   18564:	bl	10f54 <dcgettext@plt>
   18568:	mov	r1, #1
   1856c:	ldr	r3, [pc, #740]	; 18858 <tcgetattr@plt+0x76c4>
   18570:	mov	r2, r0
   18574:	mov	r0, r4
   18578:	bl	110f8 <__fprintf_chk@plt>
   1857c:	mov	r1, r4
   18580:	mov	r0, #10
   18584:	bl	10f48 <fputc_unlocked@plt>
   18588:	cmp	r6, #9
   1858c:	ldrls	pc, [pc, r6, lsl #2]
   18590:	b	18838 <tcgetattr@plt+0x76a4>
   18594:	andeq	r8, r1, r8, lsl r6
   18598:	andeq	r8, r1, r0, lsr #12
   1859c:	andeq	r8, r1, ip, asr #12
   185a0:	andeq	r8, r1, r0, lsl #13
   185a4:			; <UNDEFINED> instruction: 0x000186bc
   185a8:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   185ac:	andeq	r8, r1, r4, lsr r7
   185b0:	andeq	r8, r1, r8, ror r7
   185b4:	andeq	r8, r1, r8, asr #15
   185b8:			; <UNDEFINED> instruction: 0x000185bc
   185bc:	ldr	r1, [pc, #664]	; 1885c <tcgetattr@plt+0x76c8>
   185c0:	mov	r2, #5
   185c4:	mov	r0, #0
   185c8:	bl	10f54 <dcgettext@plt>
   185cc:	ldr	ip, [r5, #32]
   185d0:	ldr	r1, [r5, #28]
   185d4:	ldr	r2, [r5, #24]
   185d8:	ldr	r3, [r5]
   185dc:	ldr	r6, [r5, #20]
   185e0:	str	ip, [sp, #28]
   185e4:	ldr	lr, [r5, #16]
   185e8:	str	r1, [sp, #24]
   185ec:	ldr	ip, [r5, #12]
   185f0:	str	r2, [sp, #20]
   185f4:	ldr	r1, [r5, #8]
   185f8:	ldr	r2, [r5, #4]
   185fc:	str	r6, [sp, #16]
   18600:	stmib	sp, {r1, ip, lr}
   18604:	mov	r1, #1
   18608:	str	r2, [sp]
   1860c:	mov	r2, r0
   18610:	mov	r0, r4
   18614:	bl	110f8 <__fprintf_chk@plt>
   18618:	add	sp, sp, #32
   1861c:	pop	{r4, r5, r6, pc}
   18620:	mov	r2, #5
   18624:	ldr	r1, [pc, #564]	; 18860 <tcgetattr@plt+0x76cc>
   18628:	mov	r0, #0
   1862c:	bl	10f54 <dcgettext@plt>
   18630:	ldr	r3, [r5]
   18634:	mov	r1, #1
   18638:	mov	r2, r0
   1863c:	mov	r0, r4
   18640:	add	sp, sp, #32
   18644:	pop	{r4, r5, r6, lr}
   18648:	b	110f8 <__fprintf_chk@plt>
   1864c:	mov	r2, #5
   18650:	ldr	r1, [pc, #524]	; 18864 <tcgetattr@plt+0x76d0>
   18654:	mov	r0, #0
   18658:	bl	10f54 <dcgettext@plt>
   1865c:	ldr	r2, [r5, #4]
   18660:	ldr	r3, [r5]
   18664:	mov	r1, #1
   18668:	str	r2, [sp, #48]	; 0x30
   1866c:	mov	r2, r0
   18670:	mov	r0, r4
   18674:	add	sp, sp, #32
   18678:	pop	{r4, r5, r6, lr}
   1867c:	b	110f8 <__fprintf_chk@plt>
   18680:	mov	r2, #5
   18684:	ldr	r1, [pc, #476]	; 18868 <tcgetattr@plt+0x76d4>
   18688:	mov	r0, #0
   1868c:	bl	10f54 <dcgettext@plt>
   18690:	ldr	r1, [r5, #8]
   18694:	ldr	r2, [r5, #4]
   18698:	ldr	r3, [r5]
   1869c:	str	r1, [sp, #52]	; 0x34
   186a0:	str	r2, [sp, #48]	; 0x30
   186a4:	mov	r1, #1
   186a8:	mov	r2, r0
   186ac:	mov	r0, r4
   186b0:	add	sp, sp, #32
   186b4:	pop	{r4, r5, r6, lr}
   186b8:	b	110f8 <__fprintf_chk@plt>
   186bc:	mov	r2, #5
   186c0:	ldr	r1, [pc, #420]	; 1886c <tcgetattr@plt+0x76d8>
   186c4:	mov	r0, #0
   186c8:	bl	10f54 <dcgettext@plt>
   186cc:	ldr	r1, [r5, #8]
   186d0:	ldr	ip, [r5, #12]
   186d4:	ldr	r2, [r5, #4]
   186d8:	ldr	r3, [r5]
   186dc:	stmib	sp, {r1, ip}
   186e0:	str	r2, [sp]
   186e4:	mov	r1, #1
   186e8:	mov	r2, r0
   186ec:	mov	r0, r4
   186f0:	bl	110f8 <__fprintf_chk@plt>
   186f4:	b	18618 <tcgetattr@plt+0x7484>
   186f8:	mov	r2, #5
   186fc:	ldr	r1, [pc, #364]	; 18870 <tcgetattr@plt+0x76dc>
   18700:	mov	r0, #0
   18704:	bl	10f54 <dcgettext@plt>
   18708:	add	r1, r5, #8
   1870c:	ldr	r2, [r5, #4]
   18710:	ldm	r1, {r1, ip, lr}
   18714:	ldr	r3, [r5]
   18718:	str	r2, [sp]
   1871c:	stmib	sp, {r1, ip, lr}
   18720:	mov	r1, #1
   18724:	mov	r2, r0
   18728:	mov	r0, r4
   1872c:	bl	110f8 <__fprintf_chk@plt>
   18730:	b	18618 <tcgetattr@plt+0x7484>
   18734:	mov	r2, #5
   18738:	ldr	r1, [pc, #308]	; 18874 <tcgetattr@plt+0x76e0>
   1873c:	mov	r0, #0
   18740:	bl	10f54 <dcgettext@plt>
   18744:	add	r1, r5, #8
   18748:	ldr	r2, [r5, #4]
   1874c:	ldm	r1, {r1, ip, lr}
   18750:	ldr	r6, [r5, #20]
   18754:	ldr	r3, [r5]
   18758:	stmib	sp, {r1, ip, lr}
   1875c:	mov	r1, #1
   18760:	str	r2, [sp]
   18764:	str	r6, [sp, #16]
   18768:	mov	r2, r0
   1876c:	mov	r0, r4
   18770:	bl	110f8 <__fprintf_chk@plt>
   18774:	b	18618 <tcgetattr@plt+0x7484>
   18778:	mov	r2, #5
   1877c:	ldr	r1, [pc, #244]	; 18878 <tcgetattr@plt+0x76e4>
   18780:	mov	r0, #0
   18784:	bl	10f54 <dcgettext@plt>
   18788:	ldr	r2, [r5, #24]
   1878c:	ldr	r3, [r5]
   18790:	ldr	r6, [r5, #20]
   18794:	ldr	lr, [r5, #16]
   18798:	ldr	ip, [r5, #12]
   1879c:	str	r2, [sp, #20]
   187a0:	ldr	r1, [r5, #8]
   187a4:	ldr	r2, [r5, #4]
   187a8:	str	r6, [sp, #16]
   187ac:	stmib	sp, {r1, ip, lr}
   187b0:	mov	r1, #1
   187b4:	str	r2, [sp]
   187b8:	mov	r2, r0
   187bc:	mov	r0, r4
   187c0:	bl	110f8 <__fprintf_chk@plt>
   187c4:	b	18618 <tcgetattr@plt+0x7484>
   187c8:	mov	r2, #5
   187cc:	ldr	r1, [pc, #168]	; 1887c <tcgetattr@plt+0x76e8>
   187d0:	mov	r0, #0
   187d4:	bl	10f54 <dcgettext@plt>
   187d8:	ldr	r1, [r5, #28]
   187dc:	ldr	r2, [r5, #24]
   187e0:	ldr	r3, [r5]
   187e4:	ldr	r6, [r5, #20]
   187e8:	ldr	lr, [r5, #16]
   187ec:	str	r1, [sp, #24]
   187f0:	ldr	ip, [r5, #12]
   187f4:	str	r2, [sp, #20]
   187f8:	ldr	r1, [r5, #8]
   187fc:	ldr	r2, [r5, #4]
   18800:	str	r6, [sp, #16]
   18804:	stmib	sp, {r1, ip, lr}
   18808:	mov	r1, #1
   1880c:	str	r2, [sp]
   18810:	mov	r2, r0
   18814:	mov	r0, r4
   18818:	bl	110f8 <__fprintf_chk@plt>
   1881c:	b	18618 <tcgetattr@plt+0x7484>
   18820:	str	r3, [sp]
   18824:	mov	r1, #1
   18828:	mov	r3, r2
   1882c:	ldr	r2, [pc, #76]	; 18880 <tcgetattr@plt+0x76ec>
   18830:	bl	110f8 <__fprintf_chk@plt>
   18834:	b	18520 <tcgetattr@plt+0x738c>
   18838:	mov	r2, #5
   1883c:	ldr	r1, [pc, #64]	; 18884 <tcgetattr@plt+0x76f0>
   18840:	b	185c4 <tcgetattr@plt+0x7430>
   18844:	andeq	lr, r1, r8, lsl ip
   18848:	andeq	lr, r1, ip, lsr #24
   1884c:	andeq	r0, r0, r6, ror #15
   18850:	andeq	lr, r1, r4, lsl #30
   18854:	andeq	lr, r1, r0, lsr ip
   18858:	ldrdeq	lr, [r1], -ip
   1885c:	andeq	lr, r1, ip, lsl #28
   18860:	andeq	lr, r1, r0, lsl #26
   18864:	andeq	lr, r1, r0, lsl sp
   18868:	andeq	lr, r1, r8, lsr #26
   1886c:	andeq	lr, r1, r4, asr #26
   18870:	andeq	lr, r1, r4, ror #26
   18874:	andeq	lr, r1, r8, lsl #27
   18878:			; <UNDEFINED> instruction: 0x0001edb0
   1887c:	ldrdeq	lr, [r1], -ip
   18880:	andeq	lr, r1, r4, lsr #24
   18884:	andeq	lr, r1, r0, asr #28
   18888:	push	{r4, r5, lr}
   1888c:	sub	sp, sp, #12
   18890:	ldr	r5, [sp, #24]
   18894:	ldr	ip, [r5]
   18898:	cmp	ip, #0
   1889c:	beq	188b8 <tcgetattr@plt+0x7724>
   188a0:	mov	lr, r5
   188a4:	mov	ip, #0
   188a8:	ldr	r4, [lr, #4]!
   188ac:	add	ip, ip, #1
   188b0:	cmp	r4, #0
   188b4:	bne	188a8 <tcgetattr@plt+0x7714>
   188b8:	stm	sp, {r5, ip}
   188bc:	bl	184f0 <tcgetattr@plt+0x735c>
   188c0:	add	sp, sp, #12
   188c4:	pop	{r4, r5, pc}
   188c8:	push	{r4, r5, lr}
   188cc:	sub	sp, sp, #76	; 0x4c
   188d0:	mov	r5, r0
   188d4:	ldr	ip, [sp, #88]	; 0x58
   188d8:	ldr	r0, [ip]
   188dc:	cmp	r0, #0
   188e0:	str	r0, [sp, #32]
   188e4:	beq	18cb8 <tcgetattr@plt+0x7b24>
   188e8:	ldr	r0, [ip, #4]
   188ec:	cmp	r0, #0
   188f0:	str	r0, [sp, #36]	; 0x24
   188f4:	beq	18cc0 <tcgetattr@plt+0x7b2c>
   188f8:	ldr	r0, [ip, #8]
   188fc:	cmp	r0, #0
   18900:	str	r0, [sp, #40]	; 0x28
   18904:	beq	18cc8 <tcgetattr@plt+0x7b34>
   18908:	ldr	r0, [ip, #12]
   1890c:	cmp	r0, #0
   18910:	str	r0, [sp, #44]	; 0x2c
   18914:	beq	18cd0 <tcgetattr@plt+0x7b3c>
   18918:	ldr	r0, [ip, #16]
   1891c:	cmp	r0, #0
   18920:	str	r0, [sp, #48]	; 0x30
   18924:	beq	18cd8 <tcgetattr@plt+0x7b44>
   18928:	ldr	r0, [ip, #20]
   1892c:	cmp	r0, #0
   18930:	str	r0, [sp, #52]	; 0x34
   18934:	beq	18ce0 <tcgetattr@plt+0x7b4c>
   18938:	ldr	r0, [ip, #24]
   1893c:	cmp	r0, #0
   18940:	str	r0, [sp, #56]	; 0x38
   18944:	beq	18ce8 <tcgetattr@plt+0x7b54>
   18948:	ldr	r0, [ip, #28]
   1894c:	cmp	r0, #0
   18950:	str	r0, [sp, #60]	; 0x3c
   18954:	beq	18cf0 <tcgetattr@plt+0x7b5c>
   18958:	ldr	r0, [ip, #32]
   1895c:	cmp	r0, #0
   18960:	str	r0, [sp, #64]	; 0x40
   18964:	beq	18cf8 <tcgetattr@plt+0x7b64>
   18968:	ldr	r0, [ip, #36]	; 0x24
   1896c:	cmp	r0, #0
   18970:	movne	r4, #10
   18974:	moveq	r4, #9
   18978:	cmp	r1, #0
   1897c:	beq	18c90 <tcgetattr@plt+0x7afc>
   18980:	stm	sp, {r2, r3}
   18984:	mov	r0, r5
   18988:	mov	r3, r1
   1898c:	ldr	r2, [pc, #876]	; 18d00 <tcgetattr@plt+0x7b6c>
   18990:	mov	r1, #1
   18994:	bl	110f8 <__fprintf_chk@plt>
   18998:	mov	r2, #5
   1899c:	ldr	r1, [pc, #864]	; 18d04 <tcgetattr@plt+0x7b70>
   189a0:	mov	r0, #0
   189a4:	bl	10f54 <dcgettext@plt>
   189a8:	ldr	r3, [pc, #856]	; 18d08 <tcgetattr@plt+0x7b74>
   189ac:	ldr	r2, [pc, #856]	; 18d0c <tcgetattr@plt+0x7b78>
   189b0:	str	r3, [sp]
   189b4:	mov	r1, #1
   189b8:	mov	r3, r0
   189bc:	mov	r0, r5
   189c0:	bl	110f8 <__fprintf_chk@plt>
   189c4:	mov	r1, r5
   189c8:	mov	r0, #10
   189cc:	bl	10f48 <fputc_unlocked@plt>
   189d0:	mov	r2, #5
   189d4:	ldr	r1, [pc, #820]	; 18d10 <tcgetattr@plt+0x7b7c>
   189d8:	mov	r0, #0
   189dc:	bl	10f54 <dcgettext@plt>
   189e0:	mov	r1, #1
   189e4:	ldr	r3, [pc, #808]	; 18d14 <tcgetattr@plt+0x7b80>
   189e8:	mov	r2, r0
   189ec:	mov	r0, r5
   189f0:	bl	110f8 <__fprintf_chk@plt>
   189f4:	mov	r1, r5
   189f8:	mov	r0, #10
   189fc:	bl	10f48 <fputc_unlocked@plt>
   18a00:	cmp	r4, #9
   18a04:	ldrls	pc, [pc, r4, lsl #2]
   18a08:	b	18cac <tcgetattr@plt+0x7b18>
   18a0c:	muleq	r1, r0, sl
   18a10:	muleq	r1, r8, sl
   18a14:	andeq	r8, r1, r4, asr #21
   18a18:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   18a1c:	andeq	r8, r1, r0, lsr fp
   18a20:	andeq	r8, r1, ip, ror #22
   18a24:	andeq	r8, r1, r8, lsr #23
   18a28:	andeq	r8, r1, ip, ror #23
   18a2c:	andeq	r8, r1, r8, lsr ip
   18a30:	andeq	r8, r1, r4, lsr sl
   18a34:	ldr	r1, [pc, #732]	; 18d18 <tcgetattr@plt+0x7b84>
   18a38:	mov	r2, #5
   18a3c:	mov	r0, #0
   18a40:	bl	10f54 <dcgettext@plt>
   18a44:	ldr	ip, [sp, #64]	; 0x40
   18a48:	ldr	r1, [sp, #60]	; 0x3c
   18a4c:	ldr	r2, [sp, #56]	; 0x38
   18a50:	ldr	lr, [sp, #48]	; 0x30
   18a54:	str	ip, [sp, #28]
   18a58:	str	r1, [sp, #24]
   18a5c:	ldr	ip, [sp, #44]	; 0x2c
   18a60:	ldr	r1, [sp, #40]	; 0x28
   18a64:	ldr	r4, [sp, #52]	; 0x34
   18a68:	str	r2, [sp, #20]
   18a6c:	ldr	r2, [sp, #36]	; 0x24
   18a70:	stmib	sp, {r1, ip, lr}
   18a74:	mov	r1, #1
   18a78:	str	r2, [sp]
   18a7c:	ldr	r3, [sp, #32]
   18a80:	str	r4, [sp, #16]
   18a84:	mov	r2, r0
   18a88:	mov	r0, r5
   18a8c:	bl	110f8 <__fprintf_chk@plt>
   18a90:	add	sp, sp, #76	; 0x4c
   18a94:	pop	{r4, r5, pc}
   18a98:	mov	r2, #5
   18a9c:	ldr	r1, [pc, #632]	; 18d1c <tcgetattr@plt+0x7b88>
   18aa0:	mov	r0, #0
   18aa4:	bl	10f54 <dcgettext@plt>
   18aa8:	ldr	r3, [sp, #32]
   18aac:	mov	r1, #1
   18ab0:	mov	r2, r0
   18ab4:	mov	r0, r5
   18ab8:	add	sp, sp, #76	; 0x4c
   18abc:	pop	{r4, r5, lr}
   18ac0:	b	110f8 <__fprintf_chk@plt>
   18ac4:	mov	r2, #5
   18ac8:	ldr	r1, [pc, #592]	; 18d20 <tcgetattr@plt+0x7b8c>
   18acc:	mov	r0, #0
   18ad0:	bl	10f54 <dcgettext@plt>
   18ad4:	ldr	r2, [sp, #36]	; 0x24
   18ad8:	ldr	r3, [sp, #32]
   18adc:	str	r2, [sp, #88]	; 0x58
   18ae0:	mov	r1, #1
   18ae4:	mov	r2, r0
   18ae8:	mov	r0, r5
   18aec:	add	sp, sp, #76	; 0x4c
   18af0:	pop	{r4, r5, lr}
   18af4:	b	110f8 <__fprintf_chk@plt>
   18af8:	mov	r2, #5
   18afc:	ldr	r1, [pc, #544]	; 18d24 <tcgetattr@plt+0x7b90>
   18b00:	mov	r0, #0
   18b04:	bl	10f54 <dcgettext@plt>
   18b08:	ldr	r1, [sp, #40]	; 0x28
   18b0c:	ldr	r2, [sp, #36]	; 0x24
   18b10:	str	r1, [sp, #4]
   18b14:	str	r2, [sp]
   18b18:	ldr	r3, [sp, #32]
   18b1c:	mov	r1, #1
   18b20:	mov	r2, r0
   18b24:	mov	r0, r5
   18b28:	bl	110f8 <__fprintf_chk@plt>
   18b2c:	b	18a90 <tcgetattr@plt+0x78fc>
   18b30:	mov	r2, #5
   18b34:	ldr	r1, [pc, #492]	; 18d28 <tcgetattr@plt+0x7b94>
   18b38:	mov	r0, #0
   18b3c:	bl	10f54 <dcgettext@plt>
   18b40:	ldr	r1, [sp, #40]	; 0x28
   18b44:	ldr	ip, [sp, #44]	; 0x2c
   18b48:	ldr	r2, [sp, #36]	; 0x24
   18b4c:	ldr	r3, [sp, #32]
   18b50:	stmib	sp, {r1, ip}
   18b54:	str	r2, [sp]
   18b58:	mov	r1, #1
   18b5c:	mov	r2, r0
   18b60:	mov	r0, r5
   18b64:	bl	110f8 <__fprintf_chk@plt>
   18b68:	b	18a90 <tcgetattr@plt+0x78fc>
   18b6c:	mov	r2, #5
   18b70:	ldr	r1, [pc, #436]	; 18d2c <tcgetattr@plt+0x7b98>
   18b74:	mov	r0, #0
   18b78:	bl	10f54 <dcgettext@plt>
   18b7c:	add	r1, sp, #40	; 0x28
   18b80:	ldr	r2, [sp, #36]	; 0x24
   18b84:	ldm	r1, {r1, ip, lr}
   18b88:	ldr	r3, [sp, #32]
   18b8c:	str	r2, [sp]
   18b90:	stmib	sp, {r1, ip, lr}
   18b94:	mov	r1, #1
   18b98:	mov	r2, r0
   18b9c:	mov	r0, r5
   18ba0:	bl	110f8 <__fprintf_chk@plt>
   18ba4:	b	18a90 <tcgetattr@plt+0x78fc>
   18ba8:	mov	r2, #5
   18bac:	ldr	r1, [pc, #380]	; 18d30 <tcgetattr@plt+0x7b9c>
   18bb0:	mov	r0, #0
   18bb4:	bl	10f54 <dcgettext@plt>
   18bb8:	add	r1, sp, #40	; 0x28
   18bbc:	ldr	r2, [sp, #36]	; 0x24
   18bc0:	ldm	r1, {r1, ip, lr}
   18bc4:	ldr	r4, [sp, #52]	; 0x34
   18bc8:	str	r2, [sp]
   18bcc:	stmib	sp, {r1, ip, lr}
   18bd0:	mov	r1, #1
   18bd4:	ldr	r3, [sp, #32]
   18bd8:	str	r4, [sp, #16]
   18bdc:	mov	r2, r0
   18be0:	mov	r0, r5
   18be4:	bl	110f8 <__fprintf_chk@plt>
   18be8:	b	18a90 <tcgetattr@plt+0x78fc>
   18bec:	mov	r2, #5
   18bf0:	ldr	r1, [pc, #316]	; 18d34 <tcgetattr@plt+0x7ba0>
   18bf4:	mov	r0, #0
   18bf8:	bl	10f54 <dcgettext@plt>
   18bfc:	add	r1, sp, #40	; 0x28
   18c00:	ldr	r2, [sp, #56]	; 0x38
   18c04:	ldm	r1, {r1, ip, lr}
   18c08:	ldr	r4, [sp, #52]	; 0x34
   18c0c:	str	r2, [sp, #20]
   18c10:	ldr	r2, [sp, #36]	; 0x24
   18c14:	stmib	sp, {r1, ip, lr}
   18c18:	mov	r1, #1
   18c1c:	str	r2, [sp]
   18c20:	ldr	r3, [sp, #32]
   18c24:	str	r4, [sp, #16]
   18c28:	mov	r2, r0
   18c2c:	mov	r0, r5
   18c30:	bl	110f8 <__fprintf_chk@plt>
   18c34:	b	18a90 <tcgetattr@plt+0x78fc>
   18c38:	mov	r2, #5
   18c3c:	ldr	r1, [pc, #244]	; 18d38 <tcgetattr@plt+0x7ba4>
   18c40:	mov	r0, #0
   18c44:	bl	10f54 <dcgettext@plt>
   18c48:	ldr	r1, [sp, #60]	; 0x3c
   18c4c:	ldr	r2, [sp, #56]	; 0x38
   18c50:	ldr	lr, [sp, #48]	; 0x30
   18c54:	ldr	ip, [sp, #44]	; 0x2c
   18c58:	str	r1, [sp, #24]
   18c5c:	ldr	r1, [sp, #40]	; 0x28
   18c60:	ldr	r4, [sp, #52]	; 0x34
   18c64:	str	r2, [sp, #20]
   18c68:	ldr	r2, [sp, #36]	; 0x24
   18c6c:	stmib	sp, {r1, ip, lr}
   18c70:	mov	r1, #1
   18c74:	str	r2, [sp]
   18c78:	ldr	r3, [sp, #32]
   18c7c:	str	r4, [sp, #16]
   18c80:	mov	r2, r0
   18c84:	mov	r0, r5
   18c88:	bl	110f8 <__fprintf_chk@plt>
   18c8c:	b	18a90 <tcgetattr@plt+0x78fc>
   18c90:	str	r3, [sp]
   18c94:	mov	r1, #1
   18c98:	mov	r3, r2
   18c9c:	mov	r0, r5
   18ca0:	ldr	r2, [pc, #148]	; 18d3c <tcgetattr@plt+0x7ba8>
   18ca4:	bl	110f8 <__fprintf_chk@plt>
   18ca8:	b	18998 <tcgetattr@plt+0x7804>
   18cac:	mov	r2, #5
   18cb0:	ldr	r1, [pc, #136]	; 18d40 <tcgetattr@plt+0x7bac>
   18cb4:	b	18a3c <tcgetattr@plt+0x78a8>
   18cb8:	mov	r4, r0
   18cbc:	b	18978 <tcgetattr@plt+0x77e4>
   18cc0:	mov	r4, #1
   18cc4:	b	18978 <tcgetattr@plt+0x77e4>
   18cc8:	mov	r4, #2
   18ccc:	b	18978 <tcgetattr@plt+0x77e4>
   18cd0:	mov	r4, #3
   18cd4:	b	18978 <tcgetattr@plt+0x77e4>
   18cd8:	mov	r4, #4
   18cdc:	b	18978 <tcgetattr@plt+0x77e4>
   18ce0:	mov	r4, #5
   18ce4:	b	18978 <tcgetattr@plt+0x77e4>
   18ce8:	mov	r4, #6
   18cec:	b	18978 <tcgetattr@plt+0x77e4>
   18cf0:	mov	r4, #7
   18cf4:	b	18978 <tcgetattr@plt+0x77e4>
   18cf8:	mov	r4, #8
   18cfc:	b	18978 <tcgetattr@plt+0x77e4>
   18d00:	andeq	lr, r1, r8, lsl ip
   18d04:	andeq	lr, r1, ip, lsr #24
   18d08:	andeq	r0, r0, r6, ror #15
   18d0c:	andeq	lr, r1, r4, lsl #30
   18d10:	andeq	lr, r1, r0, lsr ip
   18d14:	ldrdeq	lr, [r1], -ip
   18d18:	andeq	lr, r1, ip, lsl #28
   18d1c:	andeq	lr, r1, r0, lsl #26
   18d20:	andeq	lr, r1, r0, lsl sp
   18d24:	andeq	lr, r1, r8, lsr #26
   18d28:	andeq	lr, r1, r4, asr #26
   18d2c:	andeq	lr, r1, r4, ror #26
   18d30:	andeq	lr, r1, r8, lsl #27
   18d34:			; <UNDEFINED> instruction: 0x0001edb0
   18d38:	ldrdeq	lr, [r1], -ip
   18d3c:	andeq	lr, r1, r4, lsr #24
   18d40:	andeq	lr, r1, r0, asr #28
   18d44:	push	{r3}		; (str r3, [sp, #-4]!)
   18d48:	push	{lr}		; (str lr, [sp, #-4]!)
   18d4c:	sub	sp, sp, #56	; 0x38
   18d50:	add	r3, sp, #64	; 0x40
   18d54:	ldr	ip, [sp, #64]	; 0x40
   18d58:	str	r3, [sp, #12]
   18d5c:	cmp	ip, #0
   18d60:	str	ip, [sp, #16]
   18d64:	beq	18dfc <tcgetattr@plt+0x7c68>
   18d68:	ldr	ip, [sp, #68]	; 0x44
   18d6c:	cmp	ip, #0
   18d70:	str	ip, [sp, #20]
   18d74:	beq	18e1c <tcgetattr@plt+0x7c88>
   18d78:	ldr	ip, [sp, #72]	; 0x48
   18d7c:	cmp	ip, #0
   18d80:	str	ip, [sp, #24]
   18d84:	beq	18e24 <tcgetattr@plt+0x7c90>
   18d88:	ldr	ip, [sp, #76]	; 0x4c
   18d8c:	cmp	ip, #0
   18d90:	str	ip, [sp, #28]
   18d94:	beq	18e2c <tcgetattr@plt+0x7c98>
   18d98:	ldr	ip, [sp, #80]	; 0x50
   18d9c:	cmp	ip, #0
   18da0:	str	ip, [sp, #32]
   18da4:	beq	18e34 <tcgetattr@plt+0x7ca0>
   18da8:	ldr	ip, [sp, #84]	; 0x54
   18dac:	cmp	ip, #0
   18db0:	str	ip, [sp, #36]	; 0x24
   18db4:	beq	18e3c <tcgetattr@plt+0x7ca8>
   18db8:	ldr	ip, [sp, #88]	; 0x58
   18dbc:	cmp	ip, #0
   18dc0:	str	ip, [sp, #40]	; 0x28
   18dc4:	beq	18e44 <tcgetattr@plt+0x7cb0>
   18dc8:	ldr	ip, [sp, #92]	; 0x5c
   18dcc:	cmp	ip, #0
   18dd0:	str	ip, [sp, #44]	; 0x2c
   18dd4:	beq	18e4c <tcgetattr@plt+0x7cb8>
   18dd8:	ldr	ip, [sp, #96]	; 0x60
   18ddc:	cmp	ip, #0
   18de0:	str	ip, [sp, #48]	; 0x30
   18de4:	beq	18e54 <tcgetattr@plt+0x7cc0>
   18de8:	ldr	ip, [sp, #100]	; 0x64
   18dec:	cmp	ip, #0
   18df0:	str	ip, [sp, #52]	; 0x34
   18df4:	movne	ip, #10
   18df8:	moveq	ip, #9
   18dfc:	add	r3, sp, #16
   18e00:	stm	sp, {r3, ip}
   18e04:	ldr	r3, [sp, #60]	; 0x3c
   18e08:	bl	184f0 <tcgetattr@plt+0x735c>
   18e0c:	add	sp, sp, #56	; 0x38
   18e10:	pop	{lr}		; (ldr lr, [sp], #4)
   18e14:	add	sp, sp, #4
   18e18:	bx	lr
   18e1c:	mov	ip, #1
   18e20:	b	18dfc <tcgetattr@plt+0x7c68>
   18e24:	mov	ip, #2
   18e28:	b	18dfc <tcgetattr@plt+0x7c68>
   18e2c:	mov	ip, #3
   18e30:	b	18dfc <tcgetattr@plt+0x7c68>
   18e34:	mov	ip, #4
   18e38:	b	18dfc <tcgetattr@plt+0x7c68>
   18e3c:	mov	ip, #5
   18e40:	b	18dfc <tcgetattr@plt+0x7c68>
   18e44:	mov	ip, #6
   18e48:	b	18dfc <tcgetattr@plt+0x7c68>
   18e4c:	mov	ip, #7
   18e50:	b	18dfc <tcgetattr@plt+0x7c68>
   18e54:	mov	ip, #8
   18e58:	b	18dfc <tcgetattr@plt+0x7c68>
   18e5c:	ldr	r3, [pc, #116]	; 18ed8 <tcgetattr@plt+0x7d44>
   18e60:	push	{r4, lr}
   18e64:	mov	r0, #10
   18e68:	ldr	r1, [r3]
   18e6c:	bl	10f48 <fputc_unlocked@plt>
   18e70:	mov	r2, #5
   18e74:	ldr	r1, [pc, #96]	; 18edc <tcgetattr@plt+0x7d48>
   18e78:	mov	r0, #0
   18e7c:	bl	10f54 <dcgettext@plt>
   18e80:	ldr	r2, [pc, #88]	; 18ee0 <tcgetattr@plt+0x7d4c>
   18e84:	mov	r1, r0
   18e88:	mov	r0, #1
   18e8c:	bl	110e0 <__printf_chk@plt>
   18e90:	mov	r2, #5
   18e94:	ldr	r1, [pc, #72]	; 18ee4 <tcgetattr@plt+0x7d50>
   18e98:	mov	r0, #0
   18e9c:	bl	10f54 <dcgettext@plt>
   18ea0:	ldr	r3, [pc, #64]	; 18ee8 <tcgetattr@plt+0x7d54>
   18ea4:	ldr	r2, [pc, #64]	; 18eec <tcgetattr@plt+0x7d58>
   18ea8:	mov	r1, r0
   18eac:	mov	r0, #1
   18eb0:	bl	110e0 <__printf_chk@plt>
   18eb4:	mov	r2, #5
   18eb8:	ldr	r1, [pc, #48]	; 18ef0 <tcgetattr@plt+0x7d5c>
   18ebc:	mov	r0, #0
   18ec0:	bl	10f54 <dcgettext@plt>
   18ec4:	ldr	r2, [pc, #40]	; 18ef4 <tcgetattr@plt+0x7d60>
   18ec8:	pop	{r4, lr}
   18ecc:	mov	r1, r0
   18ed0:	mov	r0, #1
   18ed4:	b	110e0 <__printf_chk@plt>
   18ed8:	andeq	r0, r3, r4, ror r1
   18edc:	andeq	lr, r1, ip, ror lr
   18ee0:	muleq	r1, r0, lr
   18ee4:	andeq	lr, r1, r8, lsr #29
   18ee8:	andeq	lr, r1, r8, lsr r3
   18eec:	andeq	lr, r1, r0, ror #6
   18ef0:			; <UNDEFINED> instruction: 0x0001eebc
   18ef4:	andeq	lr, r1, r4, ror #29
   18ef8:	push	{r4, r5, r6, lr}
   18efc:	mov	r6, r0
   18f00:	mov	r5, r1
   18f04:	mov	r4, r2
   18f08:	bl	1b250 <tcgetattr@plt+0xa0bc>
   18f0c:	cmp	r0, #0
   18f10:	popne	{r4, r5, r6, pc}
   18f14:	cmp	r6, #0
   18f18:	beq	18f28 <tcgetattr@plt+0x7d94>
   18f1c:	cmp	r5, #0
   18f20:	cmpne	r4, #0
   18f24:	popeq	{r4, r5, r6, pc}
   18f28:	bl	19574 <tcgetattr@plt+0x83e0>
   18f2c:	push	{r4, lr}
   18f30:	bl	1af24 <tcgetattr@plt+0x9d90>
   18f34:	cmp	r0, #0
   18f38:	popne	{r4, pc}
   18f3c:	bl	19574 <tcgetattr@plt+0x83e0>
   18f40:	push	{r4, lr}
   18f44:	bl	1af24 <tcgetattr@plt+0x9d90>
   18f48:	cmp	r0, #0
   18f4c:	popne	{r4, pc}
   18f50:	bl	19574 <tcgetattr@plt+0x83e0>
   18f54:	push	{r4, lr}
   18f58:	bl	1af24 <tcgetattr@plt+0x9d90>
   18f5c:	cmp	r0, #0
   18f60:	popne	{r4, pc}
   18f64:	bl	19574 <tcgetattr@plt+0x83e0>
   18f68:	push	{r4, r5, r6, lr}
   18f6c:	mov	r5, r0
   18f70:	mov	r4, r1
   18f74:	bl	1af50 <tcgetattr@plt+0x9dbc>
   18f78:	cmp	r0, #0
   18f7c:	popne	{r4, r5, r6, pc}
   18f80:	adds	r4, r4, #0
   18f84:	movne	r4, #1
   18f88:	cmp	r5, #0
   18f8c:	orreq	r4, r4, #1
   18f90:	cmp	r4, #0
   18f94:	popeq	{r4, r5, r6, pc}
   18f98:	bl	19574 <tcgetattr@plt+0x83e0>
   18f9c:	push	{r4, lr}
   18fa0:	cmp	r1, #0
   18fa4:	orreq	r1, r1, #1
   18fa8:	bl	1af50 <tcgetattr@plt+0x9dbc>
   18fac:	cmp	r0, #0
   18fb0:	popne	{r4, pc}
   18fb4:	bl	19574 <tcgetattr@plt+0x83e0>
   18fb8:	push	{r4, r5, r6, lr}
   18fbc:	mov	r6, r0
   18fc0:	mov	r5, r1
   18fc4:	mov	r4, r2
   18fc8:	bl	1b250 <tcgetattr@plt+0xa0bc>
   18fcc:	cmp	r0, #0
   18fd0:	popne	{r4, r5, r6, pc}
   18fd4:	cmp	r6, #0
   18fd8:	beq	18fe8 <tcgetattr@plt+0x7e54>
   18fdc:	cmp	r5, #0
   18fe0:	cmpne	r4, #0
   18fe4:	popeq	{r4, r5, r6, pc}
   18fe8:	bl	19574 <tcgetattr@plt+0x83e0>
   18fec:	cmp	r2, #0
   18ff0:	cmpne	r1, #0
   18ff4:	moveq	r2, #1
   18ff8:	moveq	r1, r2
   18ffc:	push	{r4, lr}
   19000:	bl	1b250 <tcgetattr@plt+0xa0bc>
   19004:	cmp	r0, #0
   19008:	popne	{r4, pc}
   1900c:	bl	19574 <tcgetattr@plt+0x83e0>
   19010:	push	{r4, lr}
   19014:	mov	r2, r1
   19018:	mov	r1, r0
   1901c:	mov	r0, #0
   19020:	bl	1b250 <tcgetattr@plt+0xa0bc>
   19024:	cmp	r0, #0
   19028:	popne	{r4, pc}
   1902c:	bl	19574 <tcgetattr@plt+0x83e0>
   19030:	cmp	r1, #0
   19034:	cmpne	r0, #0
   19038:	moveq	r2, #1
   1903c:	movne	r2, r1
   19040:	moveq	r1, r2
   19044:	movne	r1, r0
   19048:	push	{r4, lr}
   1904c:	mov	r0, #0
   19050:	bl	1b250 <tcgetattr@plt+0xa0bc>
   19054:	cmp	r0, #0
   19058:	popne	{r4, pc}
   1905c:	bl	19574 <tcgetattr@plt+0x83e0>
   19060:	cmp	r0, #0
   19064:	push	{r4, r5, r6, lr}
   19068:	mov	r5, r1
   1906c:	ldr	r4, [r1]
   19070:	beq	190ac <tcgetattr@plt+0x7f18>
   19074:	lsr	r2, r4, #1
   19078:	add	r3, r2, #1
   1907c:	mvn	r3, r3
   19080:	cmp	r4, r3
   19084:	bhi	190c8 <tcgetattr@plt+0x7f34>
   19088:	add	r4, r4, #1
   1908c:	add	r4, r4, r2
   19090:	mov	r1, r4
   19094:	mov	r2, #1
   19098:	bl	1b250 <tcgetattr@plt+0xa0bc>
   1909c:	cmp	r0, #0
   190a0:	beq	190cc <tcgetattr@plt+0x7f38>
   190a4:	str	r4, [r5]
   190a8:	pop	{r4, r5, r6, pc}
   190ac:	cmp	r4, #0
   190b0:	moveq	r4, #64	; 0x40
   190b4:	mov	r1, r4
   190b8:	mov	r2, #1
   190bc:	bl	1b250 <tcgetattr@plt+0xa0bc>
   190c0:	cmp	r0, #0
   190c4:	bne	190a4 <tcgetattr@plt+0x7f10>
   190c8:	bl	19574 <tcgetattr@plt+0x83e0>
   190cc:	cmp	r4, #0
   190d0:	bne	190c8 <tcgetattr@plt+0x7f34>
   190d4:	str	r4, [r5]
   190d8:	pop	{r4, r5, r6, pc}
   190dc:	cmp	r0, #0
   190e0:	push	{r4, r5, r6, lr}
   190e4:	mov	r5, r1
   190e8:	ldr	r4, [r1]
   190ec:	mov	r6, r2
   190f0:	beq	19134 <tcgetattr@plt+0x7fa0>
   190f4:	lsr	r1, r4, #1
   190f8:	add	r3, r1, #1
   190fc:	mvn	r3, r3
   19100:	cmp	r4, r3
   19104:	bhi	1916c <tcgetattr@plt+0x7fd8>
   19108:	add	r4, r4, #1
   1910c:	add	r4, r4, r1
   19110:	mov	r1, r4
   19114:	bl	1b250 <tcgetattr@plt+0xa0bc>
   19118:	cmp	r0, #0
   1911c:	bne	1912c <tcgetattr@plt+0x7f98>
   19120:	cmp	r4, #0
   19124:	cmpne	r6, #0
   19128:	bne	1916c <tcgetattr@plt+0x7fd8>
   1912c:	str	r4, [r5]
   19130:	pop	{r4, r5, r6, pc}
   19134:	cmp	r4, #0
   19138:	bne	19154 <tcgetattr@plt+0x7fc0>
   1913c:	mov	r1, r2
   19140:	mov	r0, #64	; 0x40
   19144:	bl	1b390 <tcgetattr@plt+0xa1fc>
   19148:	cmp	r0, #0
   1914c:	movne	r4, r0
   19150:	addeq	r4, r0, #1
   19154:	mov	r2, r6
   19158:	mov	r1, r4
   1915c:	mov	r0, #0
   19160:	bl	1b250 <tcgetattr@plt+0xa0bc>
   19164:	cmp	r0, #0
   19168:	bne	1912c <tcgetattr@plt+0x7f98>
   1916c:	bl	19574 <tcgetattr@plt+0x83e0>
   19170:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19174:	sub	sp, sp, #12
   19178:	ldr	r6, [r1]
   1917c:	mov	r8, r1
   19180:	mov	r9, r0
   19184:	asrs	r4, r6, #1
   19188:	mov	sl, r2
   1918c:	mov	fp, r3
   19190:	ldr	r7, [sp, #48]	; 0x30
   19194:	bmi	19310 <tcgetattr@plt+0x817c>
   19198:	mvn	r1, #-2147483648	; 0x80000000
   1919c:	sub	r1, r1, r4
   191a0:	cmp	r6, r1
   191a4:	movle	r1, #0
   191a8:	movgt	r1, #1
   191ac:	mvn	r3, fp
   191b0:	cmp	r1, #0
   191b4:	addeq	r4, r4, r6
   191b8:	mvnne	r4, #-2147483648	; 0x80000000
   191bc:	lsr	r3, r3, #31
   191c0:	cmp	fp, r4
   191c4:	movge	r2, #0
   191c8:	andlt	r2, r3, #1
   191cc:	cmp	r2, #0
   191d0:	beq	192c0 <tcgetattr@plt+0x812c>
   191d4:	cmp	r7, #0
   191d8:	blt	193a8 <tcgetattr@plt+0x8214>
   191dc:	bne	193a0 <tcgetattr@plt+0x820c>
   191e0:	mov	r5, #64	; 0x40
   191e4:	mov	r1, r7
   191e8:	mov	r0, r5
   191ec:	str	r3, [sp, #4]
   191f0:	bl	1b59c <tcgetattr@plt+0xa408>
   191f4:	mov	r1, r7
   191f8:	mov	r4, r0
   191fc:	mov	r0, r5
   19200:	bl	1b7bc <tcgetattr@plt+0xa628>
   19204:	ldr	r3, [sp, #4]
   19208:	sub	r5, r5, r1
   1920c:	cmp	r9, #0
   19210:	sub	r2, r4, r6
   19214:	streq	r9, [r8]
   19218:	cmp	r2, sl
   1921c:	bge	192a0 <tcgetattr@plt+0x810c>
   19220:	cmp	sl, #0
   19224:	blt	19340 <tcgetattr@plt+0x81ac>
   19228:	cmp	r6, #0
   1922c:	blt	1924c <tcgetattr@plt+0x80b8>
   19230:	mvn	r2, #-2147483648	; 0x80000000
   19234:	sub	r2, r2, sl
   19238:	cmp	r6, r2
   1923c:	movle	r2, #0
   19240:	movgt	r2, #1
   19244:	cmp	r2, #0
   19248:	bne	1933c <tcgetattr@plt+0x81a8>
   1924c:	add	r6, r6, sl
   19250:	cmp	fp, r6
   19254:	movge	r3, #0
   19258:	andlt	r3, r3, #1
   1925c:	cmp	r3, #0
   19260:	mov	r4, r6
   19264:	bne	1933c <tcgetattr@plt+0x81a8>
   19268:	cmp	r7, #0
   1926c:	blt	19354 <tcgetattr@plt+0x81c0>
   19270:	beq	1929c <tcgetattr@plt+0x8108>
   19274:	cmp	r6, #0
   19278:	blt	193f8 <tcgetattr@plt+0x8264>
   1927c:	mov	r1, r7
   19280:	mvn	r0, #-2147483648	; 0x80000000
   19284:	bl	1b59c <tcgetattr@plt+0xa408>
   19288:	cmp	r6, r0
   1928c:	movle	r0, #0
   19290:	movgt	r0, #1
   19294:	cmp	r0, #0
   19298:	bne	1933c <tcgetattr@plt+0x81a8>
   1929c:	mul	r5, r6, r7
   192a0:	mov	r1, r5
   192a4:	mov	r0, r9
   192a8:	bl	1af50 <tcgetattr@plt+0x9dbc>
   192ac:	cmp	r0, #0
   192b0:	beq	19324 <tcgetattr@plt+0x8190>
   192b4:	str	r4, [r8]
   192b8:	add	sp, sp, #12
   192bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   192c0:	cmp	r7, #0
   192c4:	blt	19380 <tcgetattr@plt+0x81ec>
   192c8:	beq	191e0 <tcgetattr@plt+0x804c>
   192cc:	cmp	r4, #0
   192d0:	blt	193b0 <tcgetattr@plt+0x821c>
   192d4:	mov	r1, r7
   192d8:	mvn	r0, #-2147483648	; 0x80000000
   192dc:	str	r3, [sp, #4]
   192e0:	bl	1b59c <tcgetattr@plt+0xa408>
   192e4:	ldr	r3, [sp, #4]
   192e8:	cmp	r0, r4
   192ec:	movge	r0, #0
   192f0:	movlt	r0, #1
   192f4:	cmp	r0, #0
   192f8:	mvnne	r5, #-2147483648	; 0x80000000
   192fc:	bne	191e4 <tcgetattr@plt+0x8050>
   19300:	mul	r5, r7, r4
   19304:	cmp	r5, #63	; 0x3f
   19308:	bgt	1920c <tcgetattr@plt+0x8078>
   1930c:	b	191e0 <tcgetattr@plt+0x804c>
   19310:	rsb	r1, r4, #-2147483648	; 0x80000000
   19314:	cmp	r6, r1
   19318:	movge	r1, #0
   1931c:	movlt	r1, #1
   19320:	b	191ac <tcgetattr@plt+0x8018>
   19324:	adds	r5, r5, #0
   19328:	movne	r5, #1
   1932c:	cmp	r9, #0
   19330:	orreq	r5, r5, #1
   19334:	cmp	r5, #0
   19338:	beq	192b4 <tcgetattr@plt+0x8120>
   1933c:	bl	19574 <tcgetattr@plt+0x83e0>
   19340:	rsb	r2, sl, #-2147483648	; 0x80000000
   19344:	cmp	r6, r2
   19348:	movge	r2, #0
   1934c:	movlt	r2, #1
   19350:	b	19244 <tcgetattr@plt+0x80b0>
   19354:	cmp	r6, #0
   19358:	blt	193dc <tcgetattr@plt+0x8248>
   1935c:	cmn	r7, #1
   19360:	beq	1929c <tcgetattr@plt+0x8108>
   19364:	mov	r1, r7
   19368:	mov	r0, #-2147483648	; 0x80000000
   1936c:	bl	1b59c <tcgetattr@plt+0xa408>
   19370:	cmp	r6, r0
   19374:	movle	r0, #0
   19378:	movgt	r0, #1
   1937c:	b	19294 <tcgetattr@plt+0x8100>
   19380:	cmp	r4, #0
   19384:	blt	1941c <tcgetattr@plt+0x8288>
   19388:	cmn	r7, #1
   1938c:	beq	19300 <tcgetattr@plt+0x816c>
   19390:	str	r3, [sp, #4]
   19394:	mov	r1, r7
   19398:	mov	r0, #-2147483648	; 0x80000000
   1939c:	b	192e0 <tcgetattr@plt+0x814c>
   193a0:	mov	r4, fp
   193a4:	b	192d4 <tcgetattr@plt+0x8140>
   193a8:	mov	r4, fp
   193ac:	b	19388 <tcgetattr@plt+0x81f4>
   193b0:	cmn	r4, #1
   193b4:	beq	19300 <tcgetattr@plt+0x816c>
   193b8:	mov	r1, r4
   193bc:	mov	r0, #-2147483648	; 0x80000000
   193c0:	str	r3, [sp, #4]
   193c4:	bl	1b59c <tcgetattr@plt+0xa408>
   193c8:	ldr	r3, [sp, #4]
   193cc:	cmp	r7, r0
   193d0:	movle	r0, #0
   193d4:	movgt	r0, #1
   193d8:	b	192f4 <tcgetattr@plt+0x8160>
   193dc:	mov	r1, r7
   193e0:	mvn	r0, #-2147483648	; 0x80000000
   193e4:	bl	1b59c <tcgetattr@plt+0xa408>
   193e8:	cmp	r6, r0
   193ec:	movge	r0, #0
   193f0:	movlt	r0, #1
   193f4:	b	19294 <tcgetattr@plt+0x8100>
   193f8:	cmn	r6, #1
   193fc:	beq	1929c <tcgetattr@plt+0x8108>
   19400:	mov	r1, r6
   19404:	mov	r0, #-2147483648	; 0x80000000
   19408:	bl	1b59c <tcgetattr@plt+0xa408>
   1940c:	cmp	r7, r0
   19410:	movle	r0, #0
   19414:	movgt	r0, #1
   19418:	b	19294 <tcgetattr@plt+0x8100>
   1941c:	mov	r1, r7
   19420:	mvn	r0, #-2147483648	; 0x80000000
   19424:	str	r3, [sp, #4]
   19428:	bl	1b59c <tcgetattr@plt+0xa408>
   1942c:	ldr	r3, [sp, #4]
   19430:	cmp	r0, r4
   19434:	movle	r0, #0
   19438:	movgt	r0, #1
   1943c:	b	192f4 <tcgetattr@plt+0x8160>
   19440:	push	{r4, lr}
   19444:	mov	r1, #1
   19448:	bl	1aedc <tcgetattr@plt+0x9d48>
   1944c:	cmp	r0, #0
   19450:	popne	{r4, pc}
   19454:	bl	19574 <tcgetattr@plt+0x83e0>
   19458:	push	{r4, lr}
   1945c:	mov	r1, #1
   19460:	bl	1aedc <tcgetattr@plt+0x9d48>
   19464:	cmp	r0, #0
   19468:	popne	{r4, pc}
   1946c:	bl	19574 <tcgetattr@plt+0x83e0>
   19470:	push	{r4, lr}
   19474:	bl	1aedc <tcgetattr@plt+0x9d48>
   19478:	cmp	r0, #0
   1947c:	popne	{r4, pc}
   19480:	bl	19574 <tcgetattr@plt+0x83e0>
   19484:	push	{r4, lr}
   19488:	bl	1aedc <tcgetattr@plt+0x9d48>
   1948c:	cmp	r0, #0
   19490:	popne	{r4, pc}
   19494:	bl	19574 <tcgetattr@plt+0x83e0>
   19498:	push	{r4, r5, r6, lr}
   1949c:	mov	r6, r0
   194a0:	mov	r0, r1
   194a4:	mov	r4, r1
   194a8:	bl	1af24 <tcgetattr@plt+0x9d90>
   194ac:	subs	r5, r0, #0
   194b0:	beq	194c8 <tcgetattr@plt+0x8334>
   194b4:	mov	r2, r4
   194b8:	mov	r1, r6
   194bc:	bl	10f18 <memcpy@plt>
   194c0:	mov	r0, r5
   194c4:	pop	{r4, r5, r6, pc}
   194c8:	bl	19574 <tcgetattr@plt+0x83e0>
   194cc:	push	{r4, r5, r6, lr}
   194d0:	mov	r6, r0
   194d4:	mov	r0, r1
   194d8:	mov	r4, r1
   194dc:	bl	1af24 <tcgetattr@plt+0x9d90>
   194e0:	subs	r5, r0, #0
   194e4:	beq	194fc <tcgetattr@plt+0x8368>
   194e8:	mov	r2, r4
   194ec:	mov	r1, r6
   194f0:	bl	10f18 <memcpy@plt>
   194f4:	mov	r0, r5
   194f8:	pop	{r4, r5, r6, pc}
   194fc:	bl	19574 <tcgetattr@plt+0x83e0>
   19500:	push	{r4, r5, r6, lr}
   19504:	mov	r6, r0
   19508:	add	r0, r1, #1
   1950c:	mov	r4, r1
   19510:	bl	1af24 <tcgetattr@plt+0x9d90>
   19514:	subs	r5, r0, #0
   19518:	beq	19538 <tcgetattr@plt+0x83a4>
   1951c:	mov	r3, #0
   19520:	mov	r1, r6
   19524:	strb	r3, [r5, r4]
   19528:	mov	r2, r4
   1952c:	bl	10f18 <memcpy@plt>
   19530:	mov	r0, r5
   19534:	pop	{r4, r5, r6, pc}
   19538:	bl	19574 <tcgetattr@plt+0x83e0>
   1953c:	push	{r4, r5, r6, lr}
   19540:	mov	r6, r0
   19544:	bl	11080 <strlen@plt>
   19548:	add	r4, r0, #1
   1954c:	mov	r0, r4
   19550:	bl	1af24 <tcgetattr@plt+0x9d90>
   19554:	subs	r5, r0, #0
   19558:	beq	19570 <tcgetattr@plt+0x83dc>
   1955c:	mov	r2, r4
   19560:	mov	r1, r6
   19564:	bl	10f18 <memcpy@plt>
   19568:	mov	r0, r5
   1956c:	pop	{r4, r5, r6, pc}
   19570:	bl	19574 <tcgetattr@plt+0x83e0>
   19574:	ldr	r3, [pc, #44]	; 195a8 <tcgetattr@plt+0x8414>
   19578:	push	{r4, lr}
   1957c:	mov	r2, #5
   19580:	ldr	r1, [pc, #36]	; 195ac <tcgetattr@plt+0x8418>
   19584:	mov	r0, #0
   19588:	ldr	r4, [r3]
   1958c:	bl	10f54 <dcgettext@plt>
   19590:	ldr	r2, [pc, #24]	; 195b0 <tcgetattr@plt+0x841c>
   19594:	mov	r1, #0
   19598:	mov	r3, r0
   1959c:	mov	r0, r4
   195a0:	bl	10ffc <error@plt>
   195a4:	bl	11170 <abort@plt>
   195a8:	andeq	r0, r3, r8, lsl r1
   195ac:	andeq	lr, r1, r4, lsr pc
   195b0:	strdeq	lr, [r1], -ip
   195b4:	push	{r4, r5, r6, r7, lr}
   195b8:	sub	sp, sp, #20
   195bc:	mov	r6, r2
   195c0:	ldr	ip, [sp, #48]	; 0x30
   195c4:	mov	r2, r1
   195c8:	mov	r7, r3
   195cc:	str	ip, [sp]
   195d0:	add	r3, sp, #8
   195d4:	mov	r1, #0
   195d8:	mov	r5, r0
   195dc:	ldr	r4, [sp, #56]	; 0x38
   195e0:	bl	1a110 <tcgetattr@plt+0x8f7c>
   195e4:	cmp	r0, #0
   195e8:	bne	1966c <tcgetattr@plt+0x84d8>
   195ec:	ldrd	r0, [sp, #8]
   195f0:	cmp	r1, r7
   195f4:	cmpeq	r0, r6
   195f8:	ldrd	r6, [sp, #40]	; 0x28
   195fc:	movcc	r3, #1
   19600:	movcs	r3, #0
   19604:	cmp	r1, r7
   19608:	cmpeq	r0, r6
   1960c:	orrhi	r3, r3, #1
   19610:	cmp	r3, #0
   19614:	beq	19664 <tcgetattr@plt+0x84d0>
   19618:	mov	r3, #0
   1961c:	mvn	r2, #-1073741824	; 0xc0000000
   19620:	cmp	r1, r3
   19624:	cmpeq	r0, r2
   19628:	bhi	19698 <tcgetattr@plt+0x8504>
   1962c:	bl	110b0 <__errno_location@plt>
   19630:	mov	r3, #34	; 0x22
   19634:	mov	r6, r3
   19638:	str	r3, [r0]
   1963c:	cmp	r4, #0
   19640:	moveq	r4, #1
   19644:	mov	r0, r5
   19648:	bl	18370 <tcgetattr@plt+0x71dc>
   1964c:	mov	r1, r6
   19650:	ldr	r3, [sp, #52]	; 0x34
   19654:	ldr	r2, [pc, #144]	; 196ec <tcgetattr@plt+0x8558>
   19658:	str	r0, [sp]
   1965c:	mov	r0, r4
   19660:	bl	10ffc <error@plt>
   19664:	add	sp, sp, #20
   19668:	pop	{r4, r5, r6, r7, pc}
   1966c:	cmp	r0, #1
   19670:	beq	196ac <tcgetattr@plt+0x8518>
   19674:	cmp	r0, #3
   19678:	beq	196dc <tcgetattr@plt+0x8548>
   1967c:	cmp	r4, #0
   19680:	beq	196cc <tcgetattr@plt+0x8538>
   19684:	bl	110b0 <__errno_location@plt>
   19688:	ldr	r6, [r0]
   1968c:	cmp	r6, #22
   19690:	moveq	r6, #0
   19694:	b	19644 <tcgetattr@plt+0x84b0>
   19698:	bl	110b0 <__errno_location@plt>
   1969c:	mov	r3, #75	; 0x4b
   196a0:	mov	r6, r3
   196a4:	str	r3, [r0]
   196a8:	b	1963c <tcgetattr@plt+0x84a8>
   196ac:	bl	110b0 <__errno_location@plt>
   196b0:	mov	r3, #75	; 0x4b
   196b4:	mov	r6, r3
   196b8:	str	r3, [r0]
   196bc:	cmp	r4, #0
   196c0:	moveq	r4, #1
   196c4:	bne	1968c <tcgetattr@plt+0x84f8>
   196c8:	b	19644 <tcgetattr@plt+0x84b0>
   196cc:	bl	110b0 <__errno_location@plt>
   196d0:	mov	r4, #1
   196d4:	ldr	r6, [r0]
   196d8:	b	1968c <tcgetattr@plt+0x84f8>
   196dc:	bl	110b0 <__errno_location@plt>
   196e0:	mov	r6, #0
   196e4:	str	r6, [r0]
   196e8:	b	196bc <tcgetattr@plt+0x8528>
   196ec:	strdeq	lr, [r1], -r8
   196f0:	push	{r4, r5, r6, r7, lr}
   196f4:	sub	sp, sp, #20
   196f8:	mov	r6, r2
   196fc:	ldr	r1, [sp, #48]	; 0x30
   19700:	mov	r7, r3
   19704:	str	r1, [sp]
   19708:	add	r3, sp, #8
   1970c:	mov	r2, #10
   19710:	mov	r1, #0
   19714:	mov	r5, r0
   19718:	ldr	r4, [sp, #56]	; 0x38
   1971c:	bl	1a110 <tcgetattr@plt+0x8f7c>
   19720:	cmp	r0, #0
   19724:	bne	197a8 <tcgetattr@plt+0x8614>
   19728:	ldrd	r0, [sp, #8]
   1972c:	cmp	r7, r1
   19730:	cmpeq	r6, r0
   19734:	ldrd	r6, [sp, #40]	; 0x28
   19738:	movhi	r3, #1
   1973c:	movls	r3, #0
   19740:	cmp	r7, r1
   19744:	cmpeq	r6, r0
   19748:	orrcc	r3, r3, #1
   1974c:	cmp	r3, #0
   19750:	beq	197a0 <tcgetattr@plt+0x860c>
   19754:	mov	r3, #0
   19758:	mvn	r2, #-1073741824	; 0xc0000000
   1975c:	cmp	r1, r3
   19760:	cmpeq	r0, r2
   19764:	bhi	197d4 <tcgetattr@plt+0x8640>
   19768:	bl	110b0 <__errno_location@plt>
   1976c:	mov	r3, #34	; 0x22
   19770:	mov	r6, r3
   19774:	str	r3, [r0]
   19778:	cmp	r4, #0
   1977c:	moveq	r4, #1
   19780:	mov	r0, r5
   19784:	bl	18370 <tcgetattr@plt+0x71dc>
   19788:	mov	r1, r6
   1978c:	ldr	r3, [sp, #52]	; 0x34
   19790:	ldr	r2, [pc, #144]	; 19828 <tcgetattr@plt+0x8694>
   19794:	str	r0, [sp]
   19798:	mov	r0, r4
   1979c:	bl	10ffc <error@plt>
   197a0:	add	sp, sp, #20
   197a4:	pop	{r4, r5, r6, r7, pc}
   197a8:	cmp	r0, #1
   197ac:	beq	197e8 <tcgetattr@plt+0x8654>
   197b0:	cmp	r0, #3
   197b4:	beq	19818 <tcgetattr@plt+0x8684>
   197b8:	cmp	r4, #0
   197bc:	beq	19808 <tcgetattr@plt+0x8674>
   197c0:	bl	110b0 <__errno_location@plt>
   197c4:	ldr	r6, [r0]
   197c8:	cmp	r6, #22
   197cc:	moveq	r6, #0
   197d0:	b	19780 <tcgetattr@plt+0x85ec>
   197d4:	bl	110b0 <__errno_location@plt>
   197d8:	mov	r3, #75	; 0x4b
   197dc:	mov	r6, r3
   197e0:	str	r3, [r0]
   197e4:	b	19778 <tcgetattr@plt+0x85e4>
   197e8:	bl	110b0 <__errno_location@plt>
   197ec:	mov	r3, #75	; 0x4b
   197f0:	mov	r6, r3
   197f4:	str	r3, [r0]
   197f8:	cmp	r4, #0
   197fc:	moveq	r4, #1
   19800:	bne	197c8 <tcgetattr@plt+0x8634>
   19804:	b	19780 <tcgetattr@plt+0x85ec>
   19808:	bl	110b0 <__errno_location@plt>
   1980c:	mov	r4, #1
   19810:	ldr	r6, [r0]
   19814:	b	197c8 <tcgetattr@plt+0x8634>
   19818:	bl	110b0 <__errno_location@plt>
   1981c:	mov	r6, #0
   19820:	str	r6, [r0]
   19824:	b	197f8 <tcgetattr@plt+0x8664>
   19828:	strdeq	lr, [r1], -r8
   1982c:	cmp	r2, #36	; 0x24
   19830:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19834:	sub	sp, sp, #28
   19838:	bhi	1a0e4 <tcgetattr@plt+0x8f50>
   1983c:	cmp	r1, #0
   19840:	mov	r5, r1
   19844:	mov	r6, r2
   19848:	addeq	r5, sp, #20
   1984c:	mov	r9, r0
   19850:	mov	r8, r3
   19854:	bl	110b0 <__errno_location@plt>
   19858:	mov	r4, #0
   1985c:	mov	r2, r6
   19860:	mov	r1, r5
   19864:	str	r4, [r0]
   19868:	mov	sl, r0
   1986c:	mov	r0, r9
   19870:	bl	10ee8 <strtol@plt>
   19874:	ldr	r6, [r5]
   19878:	cmp	r9, r6
   1987c:	mov	r7, r0
   19880:	beq	198d0 <tcgetattr@plt+0x873c>
   19884:	ldr	r4, [sl]
   19888:	cmp	r4, #0
   1988c:	bne	198b8 <tcgetattr@plt+0x8724>
   19890:	ldr	r3, [sp, #64]	; 0x40
   19894:	cmp	r3, #0
   19898:	beq	198a8 <tcgetattr@plt+0x8714>
   1989c:	ldrb	r9, [r6]
   198a0:	cmp	r9, #0
   198a4:	bne	19900 <tcgetattr@plt+0x876c>
   198a8:	str	r7, [r8]
   198ac:	mov	r0, r4
   198b0:	add	sp, sp, #28
   198b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   198b8:	cmp	r4, #34	; 0x22
   198bc:	beq	19b20 <tcgetattr@plt+0x898c>
   198c0:	mov	r4, #4
   198c4:	mov	r0, r4
   198c8:	add	sp, sp, #28
   198cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   198d0:	ldr	r3, [sp, #64]	; 0x40
   198d4:	cmp	r3, r4
   198d8:	beq	198c0 <tcgetattr@plt+0x872c>
   198dc:	ldrb	r9, [r9]
   198e0:	cmp	r9, r4
   198e4:	beq	198c0 <tcgetattr@plt+0x872c>
   198e8:	mov	r1, r9
   198ec:	mov	r0, r3
   198f0:	bl	1108c <strchr@plt>
   198f4:	cmp	r0, r4
   198f8:	movne	r7, #1
   198fc:	beq	198c0 <tcgetattr@plt+0x872c>
   19900:	mov	r1, r9
   19904:	ldr	r0, [sp, #64]	; 0x40
   19908:	bl	1108c <strchr@plt>
   1990c:	cmp	r0, #0
   19910:	beq	19dc8 <tcgetattr@plt+0x8c34>
   19914:	sub	r3, r9, #69	; 0x45
   19918:	cmp	r3, #47	; 0x2f
   1991c:	ldrls	pc, [pc, r3, lsl #2]
   19920:	b	199e4 <tcgetattr@plt+0x8850>
   19924:	ldrdeq	r9, [r1], -ip
   19928:	andeq	r9, r1, r4, ror #19
   1992c:	ldrdeq	r9, [r1], -ip
   19930:	andeq	r9, r1, r4, ror #19
   19934:	andeq	r9, r1, r4, ror #19
   19938:	andeq	r9, r1, r4, ror #19
   1993c:	ldrdeq	r9, [r1], -ip
   19940:	andeq	r9, r1, r4, ror #19
   19944:	ldrdeq	r9, [r1], -ip
   19948:	andeq	r9, r1, r4, ror #19
   1994c:	andeq	r9, r1, r4, ror #19
   19950:	ldrdeq	r9, [r1], -ip
   19954:	andeq	r9, r1, r4, ror #19
   19958:	andeq	r9, r1, r4, ror #19
   1995c:	andeq	r9, r1, r4, ror #19
   19960:	ldrdeq	r9, [r1], -ip
   19964:	andeq	r9, r1, r4, ror #19
   19968:	andeq	r9, r1, r4, ror #19
   1996c:	andeq	r9, r1, r4, ror #19
   19970:	andeq	r9, r1, r4, ror #19
   19974:	ldrdeq	r9, [r1], -ip
   19978:	ldrdeq	r9, [r1], -ip
   1997c:	andeq	r9, r1, r4, ror #19
   19980:	andeq	r9, r1, r4, ror #19
   19984:	andeq	r9, r1, r4, ror #19
   19988:	andeq	r9, r1, r4, ror #19
   1998c:	andeq	r9, r1, r4, ror #19
   19990:	andeq	r9, r1, r4, ror #19
   19994:	andeq	r9, r1, r4, ror #19
   19998:	andeq	r9, r1, r4, ror #19
   1999c:	andeq	r9, r1, r4, ror #19
   199a0:	andeq	r9, r1, r4, ror #19
   199a4:	andeq	r9, r1, r4, ror #19
   199a8:	andeq	r9, r1, r4, ror #19
   199ac:	ldrdeq	r9, [r1], -ip
   199b0:	andeq	r9, r1, r4, ror #19
   199b4:	andeq	r9, r1, r4, ror #19
   199b8:	andeq	r9, r1, r4, ror #19
   199bc:	ldrdeq	r9, [r1], -ip
   199c0:	andeq	r9, r1, r4, ror #19
   199c4:	ldrdeq	r9, [r1], -ip
   199c8:	andeq	r9, r1, r4, ror #19
   199cc:	andeq	r9, r1, r4, ror #19
   199d0:	andeq	r9, r1, r4, ror #19
   199d4:	andeq	r9, r1, r4, ror #19
   199d8:	andeq	r9, r1, r4, ror #19
   199dc:	andeq	r9, r1, r4, ror #19
   199e0:	ldrdeq	r9, [r1], -ip
   199e4:	ldr	r3, [pc, #1804]	; 1a0f8 <tcgetattr@plt+0x8f64>
   199e8:	mov	sl, #1024	; 0x400
   199ec:	mov	fp, #1
   199f0:	stm	sp, {r3, sl}
   199f4:	sub	r9, r9, #66	; 0x42
   199f8:	cmp	r9, #53	; 0x35
   199fc:	ldrls	pc, [pc, r9, lsl #2]
   19a00:	b	19dc8 <tcgetattr@plt+0x8c34>
   19a04:	andeq	r9, r1, r4, ror sp
   19a08:	andeq	r9, r1, r8, asr #27
   19a0c:	andeq	r9, r1, r8, asr #27
   19a10:	ldrdeq	r9, [r1], -r8
   19a14:	andeq	r9, r1, r8, asr #27
   19a18:	andeq	r9, r1, r0, lsr #23
   19a1c:	andeq	r9, r1, r8, asr #27
   19a20:	andeq	r9, r1, r8, asr #27
   19a24:	andeq	r9, r1, r8, asr #27
   19a28:	ldrdeq	r9, [r1], -r4
   19a2c:	andeq	r9, r1, r8, asr #27
   19a30:	andeq	r9, r1, r8, ror #22
   19a34:	andeq	r9, r1, r8, asr #27
   19a38:	andeq	r9, r1, r8, asr #27
   19a3c:	andeq	r9, r1, r0, asr #25
   19a40:	andeq	r9, r1, r8, asr #27
   19a44:	andeq	r9, r1, r8, asr #27
   19a48:	andeq	r9, r1, r8, asr #27
   19a4c:	andeq	r9, r1, r8, lsl #25
   19a50:	andeq	r9, r1, r8, asr #27
   19a54:	andeq	r9, r1, r8, asr #27
   19a58:	andeq	r9, r1, r8, asr #27
   19a5c:	andeq	r9, r1, r8, asr #27
   19a60:	strdeq	r9, [r1], -r8
   19a64:	andeq	r9, r1, r4, lsr ip
   19a68:	andeq	r9, r1, r8, asr #27
   19a6c:	andeq	r9, r1, r8, asr #27
   19a70:	andeq	r9, r1, r8, asr #27
   19a74:	andeq	r9, r1, r8, asr #27
   19a78:	andeq	r9, r1, r8, asr #27
   19a7c:	andeq	r9, r1, r8, asr #27
   19a80:	andeq	r9, r1, r8, asr #27
   19a84:	andeq	r9, r1, ip, lsr #27
   19a88:	andeq	r9, r1, r8, asr #22
   19a8c:	andeq	r9, r1, r8, asr #27
   19a90:	andeq	r9, r1, r8, asr #27
   19a94:	andeq	r9, r1, r8, asr #27
   19a98:	andeq	r9, r1, r0, lsr #23
   19a9c:	andeq	r9, r1, r8, asr #27
   19aa0:	andeq	r9, r1, r8, asr #27
   19aa4:	andeq	r9, r1, r8, asr #27
   19aa8:	ldrdeq	r9, [r1], -r4
   19aac:	andeq	r9, r1, r8, asr #27
   19ab0:	andeq	r9, r1, r8, ror #22
   19ab4:	andeq	r9, r1, r8, asr #27
   19ab8:	andeq	r9, r1, r8, asr #27
   19abc:	andeq	r9, r1, r8, asr #27
   19ac0:	andeq	r9, r1, r8, asr #27
   19ac4:	andeq	r9, r1, r8, asr #27
   19ac8:	andeq	r9, r1, r8, asr #27
   19acc:	andeq	r9, r1, r8, lsl #25
   19ad0:	andeq	r9, r1, r8, asr #27
   19ad4:	andeq	r9, r1, r8, asr #27
   19ad8:	muleq	r1, r0, sp
   19adc:	mov	r1, #48	; 0x30
   19ae0:	ldr	r0, [sp, #64]	; 0x40
   19ae4:	bl	1108c <strchr@plt>
   19ae8:	cmp	r0, #0
   19aec:	beq	199e4 <tcgetattr@plt+0x8850>
   19af0:	ldrb	r3, [r6, #1]
   19af4:	cmp	r3, #68	; 0x44
   19af8:	beq	19b0c <tcgetattr@plt+0x8978>
   19afc:	cmp	r3, #105	; 0x69
   19b00:	beq	19b28 <tcgetattr@plt+0x8994>
   19b04:	cmp	r3, #66	; 0x42
   19b08:	bne	199e4 <tcgetattr@plt+0x8850>
   19b0c:	ldr	r3, [pc, #1512]	; 1a0fc <tcgetattr@plt+0x8f68>
   19b10:	mov	sl, #1000	; 0x3e8
   19b14:	mov	fp, #2
   19b18:	stm	sp, {r3, sl}
   19b1c:	b	199f4 <tcgetattr@plt+0x8860>
   19b20:	mov	r4, #1
   19b24:	b	19890 <tcgetattr@plt+0x86fc>
   19b28:	ldrb	r3, [r6, #2]
   19b2c:	mov	sl, #1024	; 0x400
   19b30:	cmp	r3, #66	; 0x42
   19b34:	beq	19ea8 <tcgetattr@plt+0x8d14>
   19b38:	ldr	r3, [pc, #1464]	; 1a0f8 <tcgetattr@plt+0x8f64>
   19b3c:	mov	fp, #1
   19b40:	stm	sp, {r3, sl}
   19b44:	b	199f4 <tcgetattr@plt+0x8860>
   19b48:	mov	r9, #0
   19b4c:	add	r3, r6, fp
   19b50:	str	r3, [r5]
   19b54:	ldrb	r3, [r6, fp]
   19b58:	orr	r4, r4, r9
   19b5c:	cmp	r3, #0
   19b60:	orrne	r4, r4, #2
   19b64:	b	198a8 <tcgetattr@plt+0x8714>
   19b68:	mov	r3, #1
   19b6c:	mov	r2, r3
   19b70:	mov	r9, #0
   19b74:	cmp	r7, #0
   19b78:	ldrge	r1, [sp]
   19b7c:	blt	1a06c <tcgetattr@plt+0x8ed8>
   19b80:	cmp	r7, r1
   19b84:	ble	1a09c <tcgetattr@plt+0x8f08>
   19b88:	sub	r3, r3, #1
   19b8c:	cmn	r3, #1
   19b90:	mvn	r7, #-2147483648	; 0x80000000
   19b94:	mov	r9, r2
   19b98:	bne	19b80 <tcgetattr@plt+0x89ec>
   19b9c:	b	19d84 <tcgetattr@plt+0x8bf0>
   19ba0:	mov	r3, #2
   19ba4:	mov	r9, #0
   19ba8:	mov	r2, #1
   19bac:	cmp	r7, #0
   19bb0:	ldrge	r1, [sp]
   19bb4:	blt	1a020 <tcgetattr@plt+0x8e8c>
   19bb8:	cmp	r7, r1
   19bbc:	ble	1a008 <tcgetattr@plt+0x8e74>
   19bc0:	sub	r3, r3, #1
   19bc4:	cmn	r3, #1
   19bc8:	mvn	r7, #-2147483648	; 0x80000000
   19bcc:	mov	r9, r2
   19bd0:	bne	19bb8 <tcgetattr@plt+0x8a24>
   19bd4:	b	19d84 <tcgetattr@plt+0x8bf0>
   19bd8:	mov	r3, #5
   19bdc:	mov	r1, r8
   19be0:	mov	r9, #0
   19be4:	mov	r8, r5
   19be8:	mov	r2, #1
   19bec:	mov	r5, r4
   19bf0:	mov	r4, sl
   19bf4:	mov	sl, r3
   19bf8:	mov	r3, r1
   19bfc:	cmp	r7, #0
   19c00:	ldrge	r1, [sp]
   19c04:	blt	19df4 <tcgetattr@plt+0x8c60>
   19c08:	cmp	r7, r1
   19c0c:	ble	19e4c <tcgetattr@plt+0x8cb8>
   19c10:	sub	sl, sl, #1
   19c14:	cmn	sl, #1
   19c18:	mvn	r7, #-2147483648	; 0x80000000
   19c1c:	mov	r9, r2
   19c20:	bne	19c08 <tcgetattr@plt+0x8a74>
   19c24:	mov	r4, r5
   19c28:	mov	r5, r8
   19c2c:	mov	r8, r3
   19c30:	b	19d84 <tcgetattr@plt+0x8bf0>
   19c34:	mov	r3, #6
   19c38:	mov	r9, #0
   19c3c:	mov	r1, r8
   19c40:	mov	r2, #1
   19c44:	mov	r8, r5
   19c48:	mov	r5, r4
   19c4c:	mov	r4, r9
   19c50:	mov	r9, sl
   19c54:	mov	sl, r3
   19c58:	mov	r3, r1
   19c5c:	cmp	r7, #0
   19c60:	ldrge	r1, [sp]
   19c64:	blt	19e60 <tcgetattr@plt+0x8ccc>
   19c68:	cmp	r7, r1
   19c6c:	ble	19ee4 <tcgetattr@plt+0x8d50>
   19c70:	sub	sl, sl, #1
   19c74:	cmn	sl, #1
   19c78:	mvn	r7, #-2147483648	; 0x80000000
   19c7c:	mov	r4, r2
   19c80:	bne	19c68 <tcgetattr@plt+0x8ad4>
   19c84:	b	19c24 <tcgetattr@plt+0x8a90>
   19c88:	mov	r3, #3
   19c8c:	mov	r9, #0
   19c90:	mov	r2, #1
   19c94:	cmp	r7, #0
   19c98:	ldrge	r1, [sp]
   19c9c:	blt	19fb8 <tcgetattr@plt+0x8e24>
   19ca0:	cmp	r7, r1
   19ca4:	ble	19fe8 <tcgetattr@plt+0x8e54>
   19ca8:	sub	r3, r3, #1
   19cac:	cmn	r3, #1
   19cb0:	mvn	r7, #-2147483648	; 0x80000000
   19cb4:	mov	r9, r2
   19cb8:	bne	19ca0 <tcgetattr@plt+0x8b0c>
   19cbc:	b	19d84 <tcgetattr@plt+0x8bf0>
   19cc0:	mov	r3, #4
   19cc4:	mov	r9, #0
   19cc8:	mov	r2, #1
   19ccc:	cmp	r7, #0
   19cd0:	ldrge	r1, [sp]
   19cd4:	blt	19f30 <tcgetattr@plt+0x8d9c>
   19cd8:	cmp	r1, r7
   19cdc:	bge	19f60 <tcgetattr@plt+0x8dcc>
   19ce0:	sub	r3, r3, #1
   19ce4:	cmn	r3, #1
   19ce8:	mov	r9, r2
   19cec:	mvn	r7, #-2147483648	; 0x80000000
   19cf0:	bne	19cd8 <tcgetattr@plt+0x8b44>
   19cf4:	b	19d84 <tcgetattr@plt+0x8bf0>
   19cf8:	mov	r3, #7
   19cfc:	mov	r9, #0
   19d00:	mov	r1, r8
   19d04:	mov	r2, #1
   19d08:	mov	r8, r5
   19d0c:	mov	r5, r4
   19d10:	mov	r4, r9
   19d14:	mov	r9, sl
   19d18:	mov	sl, r3
   19d1c:	mov	r3, r1
   19d20:	cmp	r7, #0
   19d24:	ldrge	r1, [sp]
   19d28:	bge	19d44 <tcgetattr@plt+0x8bb0>
   19d2c:	b	19efc <tcgetattr@plt+0x8d68>
   19d30:	sub	sl, sl, #1
   19d34:	cmn	sl, #1
   19d38:	mvn	r7, #-2147483648	; 0x80000000
   19d3c:	mov	r4, r2
   19d40:	beq	19c24 <tcgetattr@plt+0x8a90>
   19d44:	cmp	r1, r7
   19d48:	blt	19d30 <tcgetattr@plt+0x8b9c>
   19d4c:	cmp	sl, #0
   19d50:	mov	r1, sl
   19d54:	mul	r7, r9, r7
   19d58:	sub	sl, sl, #1
   19d5c:	bne	19d20 <tcgetattr@plt+0x8b8c>
   19d60:	mov	r9, r4
   19d64:	mov	r4, r5
   19d68:	mov	r5, r8
   19d6c:	mov	r8, r3
   19d70:	b	19b4c <tcgetattr@plt+0x89b8>
   19d74:	cmp	r7, #0
   19d78:	blt	19ebc <tcgetattr@plt+0x8d28>
   19d7c:	cmp	r7, #2097152	; 0x200000
   19d80:	blt	19ed8 <tcgetattr@plt+0x8d44>
   19d84:	mvn	r7, #-2147483648	; 0x80000000
   19d88:	mov	r9, #1
   19d8c:	b	19b4c <tcgetattr@plt+0x89b8>
   19d90:	cmp	r7, #0
   19d94:	blt	19f78 <tcgetattr@plt+0x8de4>
   19d98:	cmn	r7, #-1073741823	; 0xc0000001
   19d9c:	bgt	19d84 <tcgetattr@plt+0x8bf0>
   19da0:	lsl	r7, r7, #1
   19da4:	mov	r9, #0
   19da8:	b	19b4c <tcgetattr@plt+0x89b8>
   19dac:	cmp	r7, #0
   19db0:	blt	19f98 <tcgetattr@plt+0x8e04>
   19db4:	cmp	r7, #4194304	; 0x400000
   19db8:	bge	19d84 <tcgetattr@plt+0x8bf0>
   19dbc:	lsl	r7, r7, #9
   19dc0:	mov	r9, #0
   19dc4:	b	19b4c <tcgetattr@plt+0x89b8>
   19dc8:	str	r7, [r8]
   19dcc:	orr	r4, r4, #2
   19dd0:	b	198ac <tcgetattr@plt+0x8718>
   19dd4:	cmp	r7, #0
   19dd8:	blt	1a0b4 <tcgetattr@plt+0x8f20>
   19ddc:	ldr	r3, [sp]
   19de0:	cmp	r7, r3
   19de4:	bgt	19d84 <tcgetattr@plt+0x8bf0>
   19de8:	mul	r7, sl, r7
   19dec:	mov	r9, #0
   19df0:	b	19b4c <tcgetattr@plt+0x89b8>
   19df4:	cmn	r7, #1
   19df8:	beq	19e4c <tcgetattr@plt+0x8cb8>
   19dfc:	str	r4, [sp, #12]
   19e00:	mov	r4, r9
   19e04:	mov	r9, r3
   19e08:	b	19e20 <tcgetattr@plt+0x8c8c>
   19e0c:	sub	sl, sl, #1
   19e10:	cmn	sl, #1
   19e14:	mov	r4, r2
   19e18:	mov	r7, #-2147483648	; 0x80000000
   19e1c:	beq	1a0d4 <tcgetattr@plt+0x8f40>
   19e20:	mov	r1, r7
   19e24:	mov	r0, #-2147483648	; 0x80000000
   19e28:	str	r2, [sp, #8]
   19e2c:	bl	1b59c <tcgetattr@plt+0xa408>
   19e30:	ldr	r3, [sp, #4]
   19e34:	ldr	r2, [sp, #8]
   19e38:	cmp	r0, r3
   19e3c:	blt	19e0c <tcgetattr@plt+0x8c78>
   19e40:	mov	r3, r9
   19e44:	mov	r9, r4
   19e48:	ldr	r4, [sp, #12]
   19e4c:	cmp	sl, #0
   19e50:	mul	r7, r4, r7
   19e54:	sub	sl, sl, #1
   19e58:	bne	19bfc <tcgetattr@plt+0x8a68>
   19e5c:	b	19d64 <tcgetattr@plt+0x8bd0>
   19e60:	cmn	r7, #1
   19e64:	beq	19ee4 <tcgetattr@plt+0x8d50>
   19e68:	mov	r1, r7
   19e6c:	mov	r0, #-2147483648	; 0x80000000
   19e70:	str	r3, [sp, #12]
   19e74:	str	r2, [sp, #8]
   19e78:	bl	1b59c <tcgetattr@plt+0xa408>
   19e7c:	ldr	r3, [sp, #4]
   19e80:	ldr	r2, [sp, #8]
   19e84:	cmp	r0, r3
   19e88:	ldr	r3, [sp, #12]
   19e8c:	bge	19ee4 <tcgetattr@plt+0x8d50>
   19e90:	mov	r4, r5
   19e94:	mov	r5, r8
   19e98:	mov	r8, r3
   19e9c:	mov	r7, #-2147483648	; 0x80000000
   19ea0:	mov	r9, #1
   19ea4:	b	19b4c <tcgetattr@plt+0x89b8>
   19ea8:	ldr	r3, [pc, #584]	; 1a0f8 <tcgetattr@plt+0x8f64>
   19eac:	str	sl, [sp, #4]
   19eb0:	str	r3, [sp]
   19eb4:	mov	fp, #3
   19eb8:	b	199f4 <tcgetattr@plt+0x8860>
   19ebc:	cmn	r7, #1
   19ec0:	beq	19ed8 <tcgetattr@plt+0x8d44>
   19ec4:	mov	r1, r7
   19ec8:	mov	r0, #-2147483648	; 0x80000000
   19ecc:	bl	1b59c <tcgetattr@plt+0xa408>
   19ed0:	cmp	r0, #1024	; 0x400
   19ed4:	blt	19e9c <tcgetattr@plt+0x8d08>
   19ed8:	lsl	r7, r7, #10
   19edc:	mov	r9, #0
   19ee0:	b	19b4c <tcgetattr@plt+0x89b8>
   19ee4:	cmp	sl, #0
   19ee8:	mov	r1, sl
   19eec:	mul	r7, r9, r7
   19ef0:	sub	sl, sl, #1
   19ef4:	bne	19c5c <tcgetattr@plt+0x8ac8>
   19ef8:	b	19d60 <tcgetattr@plt+0x8bcc>
   19efc:	cmn	r7, #1
   19f00:	beq	19d4c <tcgetattr@plt+0x8bb8>
   19f04:	mov	r1, r7
   19f08:	mov	r0, #-2147483648	; 0x80000000
   19f0c:	str	r3, [sp, #12]
   19f10:	str	r2, [sp, #8]
   19f14:	bl	1b59c <tcgetattr@plt+0xa408>
   19f18:	ldr	r3, [sp, #4]
   19f1c:	ldr	r2, [sp, #8]
   19f20:	cmp	r0, r3
   19f24:	ldr	r3, [sp, #12]
   19f28:	blt	19e90 <tcgetattr@plt+0x8cfc>
   19f2c:	b	19d4c <tcgetattr@plt+0x8bb8>
   19f30:	cmn	r7, #1
   19f34:	beq	19f60 <tcgetattr@plt+0x8dcc>
   19f38:	mov	r1, r7
   19f3c:	mov	r0, #-2147483648	; 0x80000000
   19f40:	str	r3, [sp, #12]
   19f44:	str	r2, [sp, #8]
   19f48:	bl	1b59c <tcgetattr@plt+0xa408>
   19f4c:	ldr	r3, [sp, #4]
   19f50:	ldr	r2, [sp, #8]
   19f54:	cmp	r0, r3
   19f58:	ldr	r3, [sp, #12]
   19f5c:	blt	19e9c <tcgetattr@plt+0x8d08>
   19f60:	cmp	r3, #0
   19f64:	mov	r1, r3
   19f68:	mul	r7, sl, r7
   19f6c:	sub	r3, r3, #1
   19f70:	bne	19ccc <tcgetattr@plt+0x8b38>
   19f74:	b	19b4c <tcgetattr@plt+0x89b8>
   19f78:	cmn	r7, #1
   19f7c:	beq	19da0 <tcgetattr@plt+0x8c0c>
   19f80:	mov	r1, r7
   19f84:	mov	r0, #-2147483648	; 0x80000000
   19f88:	bl	1b59c <tcgetattr@plt+0xa408>
   19f8c:	cmp	r0, #1
   19f90:	beq	19e9c <tcgetattr@plt+0x8d08>
   19f94:	b	19da0 <tcgetattr@plt+0x8c0c>
   19f98:	cmn	r7, #1
   19f9c:	beq	19dbc <tcgetattr@plt+0x8c28>
   19fa0:	mov	r1, r7
   19fa4:	mov	r0, #-2147483648	; 0x80000000
   19fa8:	bl	1b59c <tcgetattr@plt+0xa408>
   19fac:	cmp	r0, #512	; 0x200
   19fb0:	blt	19e9c <tcgetattr@plt+0x8d08>
   19fb4:	b	19dbc <tcgetattr@plt+0x8c28>
   19fb8:	cmn	r7, #1
   19fbc:	beq	19fe8 <tcgetattr@plt+0x8e54>
   19fc0:	mov	r1, r7
   19fc4:	mov	r0, #-2147483648	; 0x80000000
   19fc8:	str	r3, [sp, #12]
   19fcc:	str	r2, [sp, #8]
   19fd0:	bl	1b59c <tcgetattr@plt+0xa408>
   19fd4:	ldr	r3, [sp, #4]
   19fd8:	ldr	r2, [sp, #8]
   19fdc:	cmp	r0, r3
   19fe0:	ldr	r3, [sp, #12]
   19fe4:	blt	19e9c <tcgetattr@plt+0x8d08>
   19fe8:	cmp	r3, #0
   19fec:	mov	r1, r3
   19ff0:	mul	r7, sl, r7
   19ff4:	sub	r3, r3, #1
   19ff8:	bne	19c94 <tcgetattr@plt+0x8b00>
   19ffc:	b	19b4c <tcgetattr@plt+0x89b8>
   1a000:	mov	r3, r6
   1a004:	ldr	r6, [sp, #12]
   1a008:	cmp	r3, #0
   1a00c:	mov	r1, r3
   1a010:	mul	r7, sl, r7
   1a014:	sub	r3, r3, #1
   1a018:	bne	19bac <tcgetattr@plt+0x8a18>
   1a01c:	b	19b4c <tcgetattr@plt+0x89b8>
   1a020:	cmn	r7, #1
   1a024:	beq	1a008 <tcgetattr@plt+0x8e74>
   1a028:	str	r6, [sp, #12]
   1a02c:	mov	r6, r3
   1a030:	mov	r1, r7
   1a034:	mov	r0, #-2147483648	; 0x80000000
   1a038:	str	r2, [sp, #8]
   1a03c:	bl	1b59c <tcgetattr@plt+0xa408>
   1a040:	ldr	r3, [sp, #4]
   1a044:	ldr	r2, [sp, #8]
   1a048:	cmp	r0, r3
   1a04c:	bge	1a000 <tcgetattr@plt+0x8e6c>
   1a050:	sub	r6, r6, #1
   1a054:	cmn	r6, #1
   1a058:	mov	r7, #-2147483648	; 0x80000000
   1a05c:	mov	r9, r2
   1a060:	bne	1a030 <tcgetattr@plt+0x8e9c>
   1a064:	ldr	r6, [sp, #12]
   1a068:	b	19e9c <tcgetattr@plt+0x8d08>
   1a06c:	cmn	r7, #1
   1a070:	beq	1a09c <tcgetattr@plt+0x8f08>
   1a074:	mov	r1, r7
   1a078:	mov	r0, #-2147483648	; 0x80000000
   1a07c:	str	r3, [sp, #12]
   1a080:	str	r2, [sp, #8]
   1a084:	bl	1b59c <tcgetattr@plt+0xa408>
   1a088:	ldr	r3, [sp, #4]
   1a08c:	ldr	r2, [sp, #8]
   1a090:	cmp	r0, r3
   1a094:	ldr	r3, [sp, #12]
   1a098:	blt	19e9c <tcgetattr@plt+0x8d08>
   1a09c:	cmp	r3, #0
   1a0a0:	mov	r1, r3
   1a0a4:	mul	r7, sl, r7
   1a0a8:	sub	r3, r3, #1
   1a0ac:	bne	19b74 <tcgetattr@plt+0x89e0>
   1a0b0:	b	19b4c <tcgetattr@plt+0x89b8>
   1a0b4:	cmn	r7, #1
   1a0b8:	beq	19de8 <tcgetattr@plt+0x8c54>
   1a0bc:	mov	r1, r7
   1a0c0:	mov	r0, #-2147483648	; 0x80000000
   1a0c4:	bl	1b59c <tcgetattr@plt+0xa408>
   1a0c8:	cmp	r0, sl
   1a0cc:	blt	19e9c <tcgetattr@plt+0x8d08>
   1a0d0:	b	19de8 <tcgetattr@plt+0x8c54>
   1a0d4:	mov	r4, r5
   1a0d8:	mov	r5, r8
   1a0dc:	mov	r8, r9
   1a0e0:	b	19e9c <tcgetattr@plt+0x8d08>
   1a0e4:	ldr	r3, [pc, #20]	; 1a100 <tcgetattr@plt+0x8f6c>
   1a0e8:	mov	r2, #85	; 0x55
   1a0ec:	ldr	r1, [pc, #16]	; 1a104 <tcgetattr@plt+0x8f70>
   1a0f0:	ldr	r0, [pc, #16]	; 1a108 <tcgetattr@plt+0x8f74>
   1a0f4:	bl	11188 <__assert_fail@plt>
   1a0f8:			; <UNDEFINED> instruction: 0x001fffff
   1a0fc:	mlaeq	r0, fp, r4, ip
   1a100:	andeq	lr, r1, r8, asr #30
   1a104:	andeq	lr, r1, r0, asr pc
   1a108:	andeq	lr, r1, r0, ror #30
   1a10c:	andeq	r0, r0, r0
   1a110:	cmp	r2, #36	; 0x24
   1a114:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a118:	sub	sp, sp, #52	; 0x34
   1a11c:	bhi	1aeac <tcgetattr@plt+0x9d18>
   1a120:	cmp	r1, #0
   1a124:	mov	r6, r2
   1a128:	mov	sl, r0
   1a12c:	mov	r5, r1
   1a130:	mov	r8, r3
   1a134:	addeq	r5, sp, #44	; 0x2c
   1a138:	bl	110b0 <__errno_location@plt>
   1a13c:	mov	r3, #0
   1a140:	str	r3, [r0]
   1a144:	mov	fp, r0
   1a148:	bl	1105c <__ctype_b_loc@plt>
   1a14c:	ldrb	r3, [sl]
   1a150:	mov	r2, sl
   1a154:	ldr	r0, [r0]
   1a158:	b	1a160 <tcgetattr@plt+0x8fcc>
   1a15c:	ldrb	r3, [r2, #1]!
   1a160:	lsl	r1, r3, #1
   1a164:	ldrh	r4, [r0, r1]
   1a168:	ands	r4, r4, #8192	; 0x2000
   1a16c:	bne	1a15c <tcgetattr@plt+0x8fc8>
   1a170:	cmp	r3, #45	; 0x2d
   1a174:	bne	1a188 <tcgetattr@plt+0x8ff4>
   1a178:	mov	r4, #4
   1a17c:	mov	r0, r4
   1a180:	add	sp, sp, #52	; 0x34
   1a184:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a188:	mov	r2, r6
   1a18c:	mov	r3, r4
   1a190:	mov	r1, r5
   1a194:	mov	r0, sl
   1a198:	bl	10f24 <__strtoull_internal@plt>
   1a19c:	ldr	r9, [r5]
   1a1a0:	cmp	sl, r9
   1a1a4:	mov	r6, r0
   1a1a8:	mov	r7, r1
   1a1ac:	beq	1a1f4 <tcgetattr@plt+0x9060>
   1a1b0:	ldr	r4, [fp]
   1a1b4:	cmp	r4, #0
   1a1b8:	bne	1a1e4 <tcgetattr@plt+0x9050>
   1a1bc:	ldr	r3, [sp, #88]	; 0x58
   1a1c0:	cmp	r3, #0
   1a1c4:	beq	1a1d4 <tcgetattr@plt+0x9040>
   1a1c8:	ldrb	sl, [r9]
   1a1cc:	cmp	sl, #0
   1a1d0:	bne	1a228 <tcgetattr@plt+0x9094>
   1a1d4:	mov	r0, r4
   1a1d8:	strd	r6, [r8]
   1a1dc:	add	sp, sp, #52	; 0x34
   1a1e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a1e4:	cmp	r4, #34	; 0x22
   1a1e8:	bne	1a178 <tcgetattr@plt+0x8fe4>
   1a1ec:	mov	r4, #1
   1a1f0:	b	1a1bc <tcgetattr@plt+0x9028>
   1a1f4:	ldr	r3, [sp, #88]	; 0x58
   1a1f8:	cmp	r3, #0
   1a1fc:	beq	1a178 <tcgetattr@plt+0x8fe4>
   1a200:	ldrb	sl, [r9]
   1a204:	cmp	sl, #0
   1a208:	beq	1a178 <tcgetattr@plt+0x8fe4>
   1a20c:	mov	r1, sl
   1a210:	mov	r0, r3
   1a214:	bl	1108c <strchr@plt>
   1a218:	cmp	r0, #0
   1a21c:	movne	r6, #1
   1a220:	movne	r7, #0
   1a224:	beq	1a178 <tcgetattr@plt+0x8fe4>
   1a228:	mov	r1, sl
   1a22c:	ldr	r0, [sp, #88]	; 0x58
   1a230:	bl	1108c <strchr@plt>
   1a234:	cmp	r0, #0
   1a238:	beq	1ad98 <tcgetattr@plt+0x9c04>
   1a23c:	sub	r3, sl, #69	; 0x45
   1a240:	cmp	r3, #47	; 0x2f
   1a244:	ldrls	pc, [pc, r3, lsl #2]
   1a248:	b	1a33c <tcgetattr@plt+0x91a8>
   1a24c:	andeq	sl, r1, ip, lsl #6
   1a250:	andeq	sl, r1, ip, lsr r3
   1a254:	andeq	sl, r1, ip, lsl #6
   1a258:	andeq	sl, r1, ip, lsr r3
   1a25c:	andeq	sl, r1, ip, lsr r3
   1a260:	andeq	sl, r1, ip, lsr r3
   1a264:	andeq	sl, r1, ip, lsl #6
   1a268:	andeq	sl, r1, ip, lsr r3
   1a26c:	andeq	sl, r1, ip, lsl #6
   1a270:	andeq	sl, r1, ip, lsr r3
   1a274:	andeq	sl, r1, ip, lsr r3
   1a278:	andeq	sl, r1, ip, lsl #6
   1a27c:	andeq	sl, r1, ip, lsr r3
   1a280:	andeq	sl, r1, ip, lsr r3
   1a284:	andeq	sl, r1, ip, lsr r3
   1a288:	andeq	sl, r1, ip, lsl #6
   1a28c:	andeq	sl, r1, ip, lsr r3
   1a290:	andeq	sl, r1, ip, lsr r3
   1a294:	andeq	sl, r1, ip, lsr r3
   1a298:	andeq	sl, r1, ip, lsr r3
   1a29c:	andeq	sl, r1, ip, lsl #6
   1a2a0:	andeq	sl, r1, ip, lsl #6
   1a2a4:	andeq	sl, r1, ip, lsr r3
   1a2a8:	andeq	sl, r1, ip, lsr r3
   1a2ac:	andeq	sl, r1, ip, lsr r3
   1a2b0:	andeq	sl, r1, ip, lsr r3
   1a2b4:	andeq	sl, r1, ip, lsr r3
   1a2b8:	andeq	sl, r1, ip, lsr r3
   1a2bc:	andeq	sl, r1, ip, lsr r3
   1a2c0:	andeq	sl, r1, ip, lsr r3
   1a2c4:	andeq	sl, r1, ip, lsr r3
   1a2c8:	andeq	sl, r1, ip, lsr r3
   1a2cc:	andeq	sl, r1, ip, lsr r3
   1a2d0:	andeq	sl, r1, ip, lsr r3
   1a2d4:	andeq	sl, r1, ip, lsl #6
   1a2d8:	andeq	sl, r1, ip, lsr r3
   1a2dc:	andeq	sl, r1, ip, lsr r3
   1a2e0:	andeq	sl, r1, ip, lsr r3
   1a2e4:	andeq	sl, r1, ip, lsl #6
   1a2e8:	andeq	sl, r1, ip, lsr r3
   1a2ec:	andeq	sl, r1, ip, lsl #6
   1a2f0:	andeq	sl, r1, ip, lsr r3
   1a2f4:	andeq	sl, r1, ip, lsr r3
   1a2f8:	andeq	sl, r1, ip, lsr r3
   1a2fc:	andeq	sl, r1, ip, lsr r3
   1a300:	andeq	sl, r1, ip, lsr r3
   1a304:	andeq	sl, r1, ip, lsr r3
   1a308:	andeq	sl, r1, ip, lsl #6
   1a30c:	mov	r1, #48	; 0x30
   1a310:	ldr	r0, [sp, #88]	; 0x58
   1a314:	bl	1108c <strchr@plt>
   1a318:	cmp	r0, #0
   1a31c:	beq	1ae2c <tcgetattr@plt+0x9c98>
   1a320:	ldrb	r3, [r9, #1]
   1a324:	cmp	r3, #68	; 0x44
   1a328:	beq	1ae0c <tcgetattr@plt+0x9c78>
   1a32c:	cmp	r3, #105	; 0x69
   1a330:	beq	1addc <tcgetattr@plt+0x9c48>
   1a334:	cmp	r3, #66	; 0x42
   1a338:	beq	1ae0c <tcgetattr@plt+0x9c78>
   1a33c:	ldr	r3, [pc, #2948]	; 1aec8 <tcgetattr@plt+0x9d34>
   1a340:	mvn	r2, #0
   1a344:	mov	r1, #1024	; 0x400
   1a348:	mov	lr, #0
   1a34c:	strd	r2, [sp]
   1a350:	mov	r3, #1
   1a354:	str	r3, [sp, #12]
   1a358:	sub	sl, sl, #66	; 0x42
   1a35c:	cmp	sl, #53	; 0x35
   1a360:	ldrls	pc, [pc, sl, lsl #2]
   1a364:	b	1ad98 <tcgetattr@plt+0x9c04>
   1a368:	andeq	sl, r1, r8, ror #26
   1a36c:	muleq	r1, r8, sp
   1a370:	muleq	r1, r8, sp
   1a374:	andeq	sl, r1, r4, ror #23
   1a378:	muleq	r1, r8, sp
   1a37c:	andeq	sl, r1, r0, lsr #22
   1a380:	muleq	r1, r8, sp
   1a384:	muleq	r1, r8, sp
   1a388:	muleq	r1, r8, sp
   1a38c:	andeq	sl, r1, r4, lsr #27
   1a390:	muleq	r1, r8, sp
   1a394:	andeq	sl, r1, r0, asr #8
   1a398:	muleq	r1, r8, sp
   1a39c:	muleq	r1, r8, sp
   1a3a0:	andeq	sl, r1, ip, asr #9
   1a3a4:	muleq	r1, r8, sp
   1a3a8:	muleq	r1, r8, sp
   1a3ac:	muleq	r1, r8, sp
   1a3b0:	andeq	sl, r1, ip, asr #16
   1a3b4:	muleq	r1, r8, sp
   1a3b8:	muleq	r1, r8, sp
   1a3bc:	muleq	r1, r8, sp
   1a3c0:	muleq	r1, r8, sp
   1a3c4:	andeq	sl, r1, r4, lsr #12
   1a3c8:	andeq	sl, r1, r0, lsl #19
   1a3cc:	muleq	r1, r8, sp
   1a3d0:	muleq	r1, r8, sp
   1a3d4:	muleq	r1, r8, sp
   1a3d8:	muleq	r1, r8, sp
   1a3dc:	muleq	r1, r8, sp
   1a3e0:	muleq	r1, r8, sp
   1a3e4:	muleq	r1, r8, sp
   1a3e8:	andeq	sl, r1, r0, asr r9
   1a3ec:	andeq	sl, r1, r8, asr #18
   1a3f0:	muleq	r1, r8, sp
   1a3f4:	muleq	r1, r8, sp
   1a3f8:	muleq	r1, r8, sp
   1a3fc:	andeq	sl, r1, r0, lsr #22
   1a400:	muleq	r1, r8, sp
   1a404:	muleq	r1, r8, sp
   1a408:	muleq	r1, r8, sp
   1a40c:	andeq	sl, r1, r4, lsr #27
   1a410:	muleq	r1, r8, sp
   1a414:	andeq	sl, r1, r0, asr #8
   1a418:	muleq	r1, r8, sp
   1a41c:	muleq	r1, r8, sp
   1a420:	muleq	r1, r8, sp
   1a424:	muleq	r1, r8, sp
   1a428:	muleq	r1, r8, sp
   1a42c:	muleq	r1, r8, sp
   1a430:	andeq	sl, r1, ip, asr #16
   1a434:	muleq	r1, r8, sp
   1a438:	muleq	r1, r8, sp
   1a43c:	andeq	sl, r1, ip, lsr #18
   1a440:	mul	r0, r6, lr
   1a444:	ldrd	sl, [sp]
   1a448:	umull	r2, r3, r6, r1
   1a44c:	mla	r0, r1, r7, r0
   1a450:	cmp	r7, fp
   1a454:	cmpeq	r6, sl
   1a458:	add	r3, r0, r3
   1a45c:	mvnhi	r3, #0
   1a460:	mvnhi	r2, #0
   1a464:	mul	r6, r1, r3
   1a468:	umull	r0, r1, r1, r2
   1a46c:	mla	lr, lr, r2, r6
   1a470:	ldrd	r6, [sp]
   1a474:	movhi	ip, #1
   1a478:	movls	ip, #0
   1a47c:	cmp	r7, r3
   1a480:	cmpeq	r6, r2
   1a484:	mvncc	r0, #0
   1a488:	add	r1, lr, r1
   1a48c:	mov	sl, r6
   1a490:	movcc	r1, r0
   1a494:	mov	fp, r7
   1a498:	cmp	fp, r3
   1a49c:	cmpeq	sl, r2
   1a4a0:	mov	r6, r0
   1a4a4:	mov	r7, r1
   1a4a8:	orrcc	ip, ip, #1
   1a4ac:	ldr	r2, [sp, #12]
   1a4b0:	orr	r4, r4, ip
   1a4b4:	add	r3, r9, r2
   1a4b8:	str	r3, [r5]
   1a4bc:	ldrb	r3, [r9, r2]
   1a4c0:	cmp	r3, #0
   1a4c4:	orrne	r4, r4, #2
   1a4c8:	b	1a1d4 <tcgetattr@plt+0x9040>
   1a4cc:	ldrd	sl, [sp]
   1a4d0:	umull	r2, r3, r6, r1
   1a4d4:	mul	r0, r6, lr
   1a4d8:	cmp	r7, fp
   1a4dc:	cmpeq	r6, sl
   1a4e0:	mvnhi	r2, #0
   1a4e4:	mla	r0, r1, r7, r0
   1a4e8:	umull	sl, fp, r2, r1
   1a4ec:	add	r3, r0, r3
   1a4f0:	mul	r0, lr, r2
   1a4f4:	mvnhi	r3, #0
   1a4f8:	strd	sl, [sp, #16]
   1a4fc:	ldrd	sl, [sp]
   1a500:	mla	r0, r1, r3, r0
   1a504:	ldr	ip, [sp, #20]
   1a508:	cmp	r3, fp
   1a50c:	add	r0, r0, ip
   1a510:	cmpeq	r2, sl
   1a514:	str	r0, [sp, #20]
   1a518:	bls	1a530 <tcgetattr@plt+0x939c>
   1a51c:	mvn	sl, #0
   1a520:	mvn	fp, #0
   1a524:	strd	sl, [sp, #16]
   1a528:	ldr	r0, [sp, #20]
   1a52c:	ldrd	sl, [sp]
   1a530:	cmp	r7, fp
   1a534:	cmpeq	r6, sl
   1a538:	mul	r0, r1, r0
   1a53c:	ldrd	r6, [sp, #16]
   1a540:	mla	ip, lr, r6, r0
   1a544:	mov	r0, r6
   1a548:	movhi	r0, #1
   1a54c:	movls	r0, #0
   1a550:	cmp	r3, fp
   1a554:	cmpeq	r2, sl
   1a558:	ldrd	r2, [sp, #16]
   1a55c:	umull	r6, r7, r1, r6
   1a560:	orrhi	r0, r0, #1
   1a564:	cmp	fp, r3
   1a568:	cmpeq	sl, r2
   1a56c:	add	r7, ip, r7
   1a570:	bcc	1ae7c <tcgetattr@plt+0x9ce8>
   1a574:	mov	sl, r6
   1a578:	mov	fp, r7
   1a57c:	strd	r6, [sp, #24]
   1a580:	mul	r3, r1, fp
   1a584:	umull	r6, r7, r1, sl
   1a588:	mla	ip, lr, sl, r3
   1a58c:	ldrd	sl, [sp]
   1a590:	ldrd	r2, [sp, #16]
   1a594:	add	r7, ip, r7
   1a598:	cmp	fp, r3
   1a59c:	cmpeq	sl, r2
   1a5a0:	mov	r3, fp
   1a5a4:	mov	r2, sl
   1a5a8:	ldrd	sl, [sp, #24]
   1a5ac:	orrcc	r0, r0, #1
   1a5b0:	str	r0, [sp, #16]
   1a5b4:	cmp	r3, fp
   1a5b8:	cmpeq	r2, sl
   1a5bc:	bcs	1ab14 <tcgetattr@plt+0x9980>
   1a5c0:	mvn	r2, #0
   1a5c4:	mvn	r3, #0
   1a5c8:	mul	ip, lr, r2
   1a5cc:	ldrd	sl, [sp]
   1a5d0:	mla	ip, r1, r3, ip
   1a5d4:	umull	r6, r7, r2, r1
   1a5d8:	ldrd	r0, [sp, #24]
   1a5dc:	add	r7, ip, r7
   1a5e0:	cmp	fp, r1
   1a5e4:	ldr	r1, [sp, #16]
   1a5e8:	cmpeq	sl, r0
   1a5ec:	orrcc	r1, r1, #1
   1a5f0:	cmp	r3, fp
   1a5f4:	cmpeq	r2, sl
   1a5f8:	mvnhi	r0, #0
   1a5fc:	movls	ip, r7
   1a600:	movhi	ip, r0
   1a604:	movls	r0, r6
   1a608:	cmp	r3, fp
   1a60c:	cmpeq	r2, sl
   1a610:	mov	r7, ip
   1a614:	mov	r6, r0
   1a618:	movls	ip, r1
   1a61c:	orrhi	ip, r1, #1
   1a620:	b	1a4ac <tcgetattr@plt+0x9318>
   1a624:	ldrd	sl, [sp]
   1a628:	umull	r2, r3, r6, r1
   1a62c:	mul	r0, r6, lr
   1a630:	cmp	r7, fp
   1a634:	cmpeq	r6, sl
   1a638:	mvnhi	r2, #0
   1a63c:	mla	r0, r1, r7, r0
   1a640:	umull	sl, fp, r2, r1
   1a644:	add	r3, r0, r3
   1a648:	mul	r0, lr, r2
   1a64c:	mvnhi	r3, #0
   1a650:	strd	sl, [sp, #16]
   1a654:	ldrd	sl, [sp]
   1a658:	mla	r0, r1, r3, r0
   1a65c:	ldr	ip, [sp, #20]
   1a660:	cmp	r3, fp
   1a664:	add	r0, r0, ip
   1a668:	cmpeq	r2, sl
   1a66c:	str	r0, [sp, #20]
   1a670:	mvnhi	sl, #0
   1a674:	mvnhi	fp, #0
   1a678:	strdhi	sl, [sp, #16]
   1a67c:	ldrdhi	sl, [sp]
   1a680:	ldr	r0, [sp, #16]
   1a684:	cmp	r3, fp
   1a688:	ldr	r3, [sp, #20]
   1a68c:	mul	r0, lr, r0
   1a690:	cmpeq	r2, sl
   1a694:	mla	r0, r1, r3, r0
   1a698:	ldr	r3, [sp, #16]
   1a69c:	umull	r2, r3, r3, r1
   1a6a0:	strd	r2, [sp, #24]
   1a6a4:	movhi	r3, #1
   1a6a8:	movls	r3, #0
   1a6ac:	cmp	r7, fp
   1a6b0:	cmpeq	r6, sl
   1a6b4:	ldrd	r6, [sp, #16]
   1a6b8:	ldr	r2, [sp, #28]
   1a6bc:	movls	ip, r3
   1a6c0:	orrhi	ip, r3, #1
   1a6c4:	cmp	r7, fp
   1a6c8:	add	r2, r0, r2
   1a6cc:	cmpeq	r6, sl
   1a6d0:	str	r2, [sp, #28]
   1a6d4:	mvnhi	r2, #0
   1a6d8:	mvnhi	r3, #0
   1a6dc:	strdhi	r2, [sp, #24]
   1a6e0:	ldrd	r6, [sp, #24]
   1a6e4:	mul	r2, r1, r7
   1a6e8:	umull	sl, fp, r1, r6
   1a6ec:	mla	r3, lr, r6, r2
   1a6f0:	ldrd	r6, [sp]
   1a6f4:	str	r3, [sp, #32]
   1a6f8:	ldrd	r2, [sp, #16]
   1a6fc:	cmp	r3, r7
   1a700:	cmpeq	r2, r6
   1a704:	ldrd	r2, [sp, #24]
   1a708:	orrhi	ip, ip, #1
   1a70c:	cmp	r3, r7
   1a710:	ldr	r3, [sp, #32]
   1a714:	cmpeq	r2, r6
   1a718:	add	r2, r3, fp
   1a71c:	mov	fp, r2
   1a720:	bhi	1ae64 <tcgetattr@plt+0x9cd0>
   1a724:	strd	sl, [sp, #16]
   1a728:	mul	r2, r1, fp
   1a72c:	umull	r6, r7, r1, sl
   1a730:	mla	r3, lr, sl, r2
   1a734:	ldrd	sl, [sp]
   1a738:	str	r3, [sp, #32]
   1a73c:	ldrd	r2, [sp, #24]
   1a740:	cmp	r3, fp
   1a744:	cmpeq	r2, sl
   1a748:	ldrd	r2, [sp, #16]
   1a74c:	orrhi	ip, ip, #1
   1a750:	cmp	fp, r3
   1a754:	ldr	r3, [sp, #32]
   1a758:	cmpeq	sl, r2
   1a75c:	add	r2, r3, r7
   1a760:	mov	r7, r2
   1a764:	mvncc	r7, #0
   1a768:	mvncc	r6, #0
   1a76c:	mul	r2, r1, r7
   1a770:	mov	sl, r6
   1a774:	strd	r6, [sp, #24]
   1a778:	mla	r0, lr, sl, r2
   1a77c:	ldrd	r2, [sp, #16]
   1a780:	ldrd	sl, [sp]
   1a784:	umull	r6, r7, r1, r6
   1a788:	cmp	fp, r3
   1a78c:	cmpeq	sl, r2
   1a790:	mov	r3, fp
   1a794:	mov	r2, sl
   1a798:	ldrd	sl, [sp, #24]
   1a79c:	orrcc	ip, ip, #1
   1a7a0:	add	r7, r0, r7
   1a7a4:	cmp	r3, fp
   1a7a8:	cmpeq	r2, sl
   1a7ac:	mvncc	r6, #0
   1a7b0:	mvncc	r7, #0
   1a7b4:	umull	sl, fp, r1, r6
   1a7b8:	mul	r3, r1, r7
   1a7bc:	strd	sl, [sp, #16]
   1a7c0:	mla	r0, lr, r6, r3
   1a7c4:	ldrd	sl, [sp, #24]
   1a7c8:	ldrd	r2, [sp]
   1a7cc:	cmp	r3, fp
   1a7d0:	cmpeq	r2, sl
   1a7d4:	orrcc	ip, ip, #1
   1a7d8:	cmp	r3, r7
   1a7dc:	ldr	r3, [sp, #20]
   1a7e0:	cmpeq	r2, r6
   1a7e4:	add	r3, r0, r3
   1a7e8:	str	r3, [sp, #20]
   1a7ec:	mvncc	r2, #0
   1a7f0:	mvncc	r3, #0
   1a7f4:	ldrdcs	r2, [sp, #16]
   1a7f8:	ldrd	sl, [sp]
   1a7fc:	mul	r0, r1, r3
   1a800:	cmp	fp, r7
   1a804:	str	r0, [sp, #16]
   1a808:	cmpeq	sl, r6
   1a80c:	ldr	r6, [sp, #16]
   1a810:	umull	r0, r1, r1, r2
   1a814:	mla	lr, lr, r2, r6
   1a818:	orrcc	ip, ip, #1
   1a81c:	cmp	r3, fp
   1a820:	cmpeq	r2, sl
   1a824:	add	r1, lr, r1
   1a828:	bls	1a834 <tcgetattr@plt+0x96a0>
   1a82c:	mvn	r0, #0
   1a830:	mov	r1, r0
   1a834:	cmp	r3, fp
   1a838:	cmpeq	r2, sl
   1a83c:	mov	r6, r0
   1a840:	mov	r7, r1
   1a844:	orrhi	ip, ip, #1
   1a848:	b	1a4ac <tcgetattr@plt+0x9318>
   1a84c:	ldrd	sl, [sp]
   1a850:	umull	r2, r3, r6, r1
   1a854:	mul	r0, r6, lr
   1a858:	cmp	r7, fp
   1a85c:	cmpeq	r6, sl
   1a860:	mvnhi	r2, #0
   1a864:	mla	r0, r1, r7, r0
   1a868:	umull	sl, fp, r1, r2
   1a86c:	add	r3, r0, r3
   1a870:	mvnhi	r3, #0
   1a874:	strd	sl, [sp, #16]
   1a878:	mul	r0, r1, r3
   1a87c:	ldrd	sl, [sp]
   1a880:	mla	r0, lr, r2, r0
   1a884:	ldr	ip, [sp, #20]
   1a888:	cmp	fp, r3
   1a88c:	add	r0, r0, ip
   1a890:	cmpeq	sl, r2
   1a894:	str	r0, [sp, #20]
   1a898:	mvncc	sl, #0
   1a89c:	mvncc	fp, #0
   1a8a0:	strdcc	sl, [sp, #16]
   1a8a4:	ldrdcc	sl, [sp]
   1a8a8:	ldr	r0, [sp, #16]
   1a8ac:	cmp	fp, r3
   1a8b0:	cmpeq	sl, r2
   1a8b4:	mul	r0, lr, r0
   1a8b8:	ldr	r2, [sp, #20]
   1a8bc:	ldr	r3, [sp, #16]
   1a8c0:	movcc	ip, #1
   1a8c4:	movcs	ip, #0
   1a8c8:	cmp	r7, fp
   1a8cc:	cmpeq	r6, sl
   1a8d0:	ldrd	r6, [sp, #16]
   1a8d4:	mla	r0, r1, r2, r0
   1a8d8:	umull	r2, r3, r3, r1
   1a8dc:	orrhi	ip, ip, #1
   1a8e0:	cmp	r7, fp
   1a8e4:	cmpeq	r6, sl
   1a8e8:	add	r3, r0, r3
   1a8ec:	mvnhi	r3, #0
   1a8f0:	mvnhi	r2, #0
   1a8f4:	mul	r0, r1, r3
   1a8f8:	cmp	r7, fp
   1a8fc:	str	r0, [sp, #24]
   1a900:	cmpeq	r6, sl
   1a904:	ldr	r6, [sp, #24]
   1a908:	umull	r0, r1, r1, r2
   1a90c:	mla	lr, lr, r2, r6
   1a910:	orrhi	ip, ip, #1
   1a914:	cmp	fp, r3
   1a918:	cmpeq	sl, r2
   1a91c:	mvncc	r0, #0
   1a920:	add	r1, lr, r1
   1a924:	movcc	r1, r0
   1a928:	b	1a498 <tcgetattr@plt+0x9304>
   1a92c:	cmp	r6, #0
   1a930:	sbcs	r3, r7, #0
   1a934:	blt	1adcc <tcgetattr@plt+0x9c38>
   1a938:	adds	r6, r6, r6
   1a93c:	adc	r7, r7, r7
   1a940:	mov	ip, #0
   1a944:	b	1a4ac <tcgetattr@plt+0x9318>
   1a948:	mov	ip, #0
   1a94c:	b	1a4ac <tcgetattr@plt+0x9318>
   1a950:	ldr	r3, [pc, #1396]	; 1aecc <tcgetattr@plt+0x9d38>
   1a954:	mvn	r2, #0
   1a958:	cmp	r7, r3
   1a95c:	cmpeq	r6, r2
   1a960:	bhi	1adcc <tcgetattr@plt+0x9c38>
   1a964:	lsl	r3, r7, #9
   1a968:	orr	r3, r3, r6, lsr #23
   1a96c:	lsl	r2, r6, #9
   1a970:	mov	r6, r2
   1a974:	mov	r7, r3
   1a978:	mov	ip, #0
   1a97c:	b	1a4ac <tcgetattr@plt+0x9318>
   1a980:	ldrd	sl, [sp]
   1a984:	umull	r2, r3, r6, r1
   1a988:	mul	r0, r6, lr
   1a98c:	cmp	r7, fp
   1a990:	cmpeq	r6, sl
   1a994:	mvnhi	r2, #0
   1a998:	mla	r0, r1, r7, r0
   1a99c:	umull	sl, fp, r2, r1
   1a9a0:	add	r3, r0, r3
   1a9a4:	mul	r0, lr, r2
   1a9a8:	mvnhi	r3, #0
   1a9ac:	strd	sl, [sp, #16]
   1a9b0:	ldrd	sl, [sp]
   1a9b4:	mla	r0, r1, r3, r0
   1a9b8:	ldr	ip, [sp, #20]
   1a9bc:	cmp	r3, fp
   1a9c0:	add	r0, r0, ip
   1a9c4:	cmpeq	r2, sl
   1a9c8:	str	r0, [sp, #20]
   1a9cc:	mvnhi	sl, #0
   1a9d0:	mvnhi	fp, #0
   1a9d4:	strdhi	sl, [sp, #16]
   1a9d8:	ldrdhi	sl, [sp]
   1a9dc:	ldr	r0, [sp, #16]
   1a9e0:	cmp	r3, fp
   1a9e4:	ldr	r3, [sp, #20]
   1a9e8:	mul	r0, lr, r0
   1a9ec:	cmpeq	r2, sl
   1a9f0:	mla	r0, r1, r3, r0
   1a9f4:	ldr	r3, [sp, #16]
   1a9f8:	umull	r2, r3, r3, r1
   1a9fc:	strd	r2, [sp, #24]
   1aa00:	movhi	r3, #1
   1aa04:	movls	r3, #0
   1aa08:	cmp	r7, fp
   1aa0c:	cmpeq	r6, sl
   1aa10:	ldrd	r6, [sp, #16]
   1aa14:	ldr	r2, [sp, #28]
   1aa18:	movls	ip, r3
   1aa1c:	orrhi	ip, r3, #1
   1aa20:	cmp	r7, fp
   1aa24:	add	r2, r0, r2
   1aa28:	cmpeq	r6, sl
   1aa2c:	str	r2, [sp, #28]
   1aa30:	mvnhi	r2, #0
   1aa34:	mvnhi	r3, #0
   1aa38:	strdhi	r2, [sp, #24]
   1aa3c:	ldrd	r6, [sp, #24]
   1aa40:	mul	r2, lr, r6
   1aa44:	umull	sl, fp, r6, r1
   1aa48:	mla	r3, r1, r7, r2
   1aa4c:	ldrd	r6, [sp]
   1aa50:	str	r3, [sp, #32]
   1aa54:	ldrd	r2, [sp, #16]
   1aa58:	cmp	r3, r7
   1aa5c:	cmpeq	r2, r6
   1aa60:	ldrd	r2, [sp, #24]
   1aa64:	orrhi	ip, ip, #1
   1aa68:	cmp	r3, r7
   1aa6c:	ldr	r3, [sp, #32]
   1aa70:	cmpeq	r2, r6
   1aa74:	add	r2, r3, fp
   1aa78:	mov	fp, r2
   1aa7c:	bhi	1ae94 <tcgetattr@plt+0x9d00>
   1aa80:	strd	sl, [sp, #16]
   1aa84:	mul	r2, lr, sl
   1aa88:	umull	r6, r7, sl, r1
   1aa8c:	mla	r3, r1, fp, r2
   1aa90:	ldrd	sl, [sp]
   1aa94:	str	r3, [sp, #32]
   1aa98:	ldrd	r2, [sp, #24]
   1aa9c:	cmp	r3, fp
   1aaa0:	cmpeq	r2, sl
   1aaa4:	ldrd	r2, [sp, #16]
   1aaa8:	orrhi	ip, ip, #1
   1aaac:	cmp	r3, fp
   1aab0:	ldr	r3, [sp, #32]
   1aab4:	cmpeq	r2, sl
   1aab8:	add	r2, r3, r7
   1aabc:	mov	r7, r2
   1aac0:	mvnhi	r7, #0
   1aac4:	mvnhi	r6, #0
   1aac8:	mul	r2, r1, r7
   1aacc:	mov	sl, r6
   1aad0:	strd	r6, [sp, #24]
   1aad4:	mla	r0, lr, sl, r2
   1aad8:	ldrd	sl, [sp]
   1aadc:	ldrd	r2, [sp, #16]
   1aae0:	umull	r6, r7, r1, r6
   1aae4:	cmp	r3, fp
   1aae8:	cmpeq	r2, sl
   1aaec:	mov	r3, ip
   1aaf0:	orrhi	r3, r3, #1
   1aaf4:	mov	r2, sl
   1aaf8:	str	r3, [sp, #16]
   1aafc:	mov	r3, fp
   1ab00:	ldrd	sl, [sp, #24]
   1ab04:	add	r7, r0, r7
   1ab08:	cmp	r3, fp
   1ab0c:	cmpeq	r2, sl
   1ab10:	bcc	1a5c0 <tcgetattr@plt+0x942c>
   1ab14:	mov	r2, r6
   1ab18:	mov	r3, r7
   1ab1c:	b	1a5c8 <tcgetattr@plt+0x9434>
   1ab20:	ldrd	sl, [sp]
   1ab24:	umull	r2, r3, r6, r1
   1ab28:	mul	r0, r6, lr
   1ab2c:	cmp	r7, fp
   1ab30:	cmpeq	r6, sl
   1ab34:	mvnhi	r2, #0
   1ab38:	mla	r0, r1, r7, r0
   1ab3c:	umull	sl, fp, r2, r1
   1ab40:	add	r3, r0, r3
   1ab44:	mul	r0, lr, r2
   1ab48:	mvnhi	r3, #0
   1ab4c:	strd	sl, [sp, #16]
   1ab50:	ldrd	sl, [sp]
   1ab54:	mla	r0, r1, r3, r0
   1ab58:	ldr	ip, [sp, #20]
   1ab5c:	cmp	r3, fp
   1ab60:	add	r0, r0, ip
   1ab64:	cmpeq	r2, sl
   1ab68:	str	r0, [sp, #20]
   1ab6c:	mvnhi	sl, #0
   1ab70:	mvnhi	fp, #0
   1ab74:	strdhi	sl, [sp, #16]
   1ab78:	ldrdhi	sl, [sp]
   1ab7c:	ldr	r0, [sp, #16]
   1ab80:	cmp	r3, fp
   1ab84:	ldr	ip, [sp, #20]
   1ab88:	mul	r0, lr, r0
   1ab8c:	ldr	r3, [sp, #16]
   1ab90:	cmpeq	r2, sl
   1ab94:	mla	r0, r1, ip, r0
   1ab98:	umull	r2, r3, r3, r1
   1ab9c:	movhi	r1, #1
   1aba0:	movls	r1, #0
   1aba4:	cmp	r7, fp
   1aba8:	cmpeq	r6, sl
   1abac:	ldrd	r6, [sp, #16]
   1abb0:	movls	ip, r1
   1abb4:	orrhi	ip, r1, #1
   1abb8:	cmp	r7, fp
   1abbc:	cmpeq	r6, sl
   1abc0:	mvnhi	r2, #0
   1abc4:	add	r3, r0, r3
   1abc8:	movhi	r3, r2
   1abcc:	cmp	r7, fp
   1abd0:	cmpeq	r6, sl
   1abd4:	mov	r7, r3
   1abd8:	mov	r6, r2
   1abdc:	orrhi	ip, ip, #1
   1abe0:	b	1a4ac <tcgetattr@plt+0x9318>
   1abe4:	ldrd	sl, [sp]
   1abe8:	umull	r2, r3, r6, r1
   1abec:	mul	r0, r6, lr
   1abf0:	cmp	r7, fp
   1abf4:	cmpeq	r6, sl
   1abf8:	mvnhi	r2, #0
   1abfc:	mla	r0, r1, r7, r0
   1ac00:	umull	sl, fp, r1, r2
   1ac04:	add	r3, r0, r3
   1ac08:	mvnhi	r3, #0
   1ac0c:	strd	sl, [sp, #16]
   1ac10:	mul	r0, r1, r3
   1ac14:	ldrd	sl, [sp]
   1ac18:	mla	r0, lr, r2, r0
   1ac1c:	ldr	ip, [sp, #20]
   1ac20:	cmp	fp, r3
   1ac24:	add	r0, r0, ip
   1ac28:	cmpeq	sl, r2
   1ac2c:	str	r0, [sp, #20]
   1ac30:	mvncc	sl, #0
   1ac34:	mvncc	fp, #0
   1ac38:	strdcc	sl, [sp, #16]
   1ac3c:	ldrdcc	sl, [sp]
   1ac40:	ldr	r0, [sp, #16]
   1ac44:	cmp	fp, r3
   1ac48:	ldr	r3, [sp, #20]
   1ac4c:	mul	r0, lr, r0
   1ac50:	cmpeq	sl, r2
   1ac54:	mla	r0, r1, r3, r0
   1ac58:	ldr	r3, [sp, #16]
   1ac5c:	umull	r2, r3, r3, r1
   1ac60:	strd	r2, [sp, #24]
   1ac64:	movcc	r3, #1
   1ac68:	movcs	r3, #0
   1ac6c:	cmp	r7, fp
   1ac70:	cmpeq	r6, sl
   1ac74:	movls	ip, r3
   1ac78:	orrhi	ip, r3, #1
   1ac7c:	ldrd	r2, [sp, #16]
   1ac80:	cmp	r3, fp
   1ac84:	ldr	r3, [sp, #28]
   1ac88:	cmpeq	r2, sl
   1ac8c:	add	r3, r0, r3
   1ac90:	str	r3, [sp, #28]
   1ac94:	bhi	1ae4c <tcgetattr@plt+0x9cb8>
   1ac98:	ldrd	r2, [sp, #24]
   1ac9c:	mov	sl, r2
   1aca0:	mov	fp, r3
   1aca4:	mul	r2, lr, sl
   1aca8:	umull	r6, r7, sl, r1
   1acac:	mla	r0, r1, fp, r2
   1acb0:	ldrd	r2, [sp]
   1acb4:	add	r7, r0, r7
   1acb8:	mov	sl, r2
   1acbc:	mov	fp, r3
   1acc0:	strd	r2, [sp, #32]
   1acc4:	ldrd	r2, [sp, #16]
   1acc8:	cmp	r3, fp
   1accc:	cmpeq	r2, sl
   1acd0:	ldrd	r2, [sp, #32]
   1acd4:	ldrd	sl, [sp, #24]
   1acd8:	orrhi	ip, ip, #1
   1acdc:	cmp	fp, r3
   1ace0:	cmpeq	sl, r2
   1ace4:	mvnhi	r6, #0
   1ace8:	mvnhi	r7, #0
   1acec:	umull	sl, fp, r6, r1
   1acf0:	mul	r3, lr, r6
   1acf4:	strd	sl, [sp, #16]
   1acf8:	mla	r0, r1, r7, r3
   1acfc:	ldrd	sl, [sp, #24]
   1ad00:	ldrd	r2, [sp]
   1ad04:	cmp	fp, r3
   1ad08:	cmpeq	sl, r2
   1ad0c:	orrhi	ip, ip, #1
   1ad10:	cmp	r7, r3
   1ad14:	ldr	r3, [sp, #20]
   1ad18:	cmpeq	r6, r2
   1ad1c:	add	r3, r0, r3
   1ad20:	str	r3, [sp, #20]
   1ad24:	mvnhi	r2, #0
   1ad28:	mvnhi	r3, #0
   1ad2c:	ldrdls	r2, [sp, #16]
   1ad30:	ldrd	sl, [sp]
   1ad34:	mul	r0, r1, r3
   1ad38:	cmp	r7, fp
   1ad3c:	str	r0, [sp, #16]
   1ad40:	cmpeq	r6, sl
   1ad44:	ldr	r6, [sp, #16]
   1ad48:	umull	r0, r1, r1, r2
   1ad4c:	mla	lr, lr, r2, r6
   1ad50:	orrhi	ip, ip, #1
   1ad54:	cmp	r3, fp
   1ad58:	cmpeq	r2, sl
   1ad5c:	add	r1, lr, r1
   1ad60:	bls	1a834 <tcgetattr@plt+0x96a0>
   1ad64:	b	1a82c <tcgetattr@plt+0x9698>
   1ad68:	ldr	r3, [pc, #344]	; 1aec8 <tcgetattr@plt+0x9d34>
   1ad6c:	mvn	r2, #0
   1ad70:	cmp	r7, r3
   1ad74:	cmpeq	r6, r2
   1ad78:	bhi	1adcc <tcgetattr@plt+0x9c38>
   1ad7c:	lsl	r3, r7, #10
   1ad80:	orr	r3, r3, r6, lsr #22
   1ad84:	lsl	r2, r6, #10
   1ad88:	mov	r6, r2
   1ad8c:	mov	r7, r3
   1ad90:	mov	ip, #0
   1ad94:	b	1a4ac <tcgetattr@plt+0x9318>
   1ad98:	strd	r6, [r8]
   1ad9c:	orr	r4, r4, #2
   1ada0:	b	1a17c <tcgetattr@plt+0x8fe8>
   1ada4:	ldrd	r2, [sp]
   1ada8:	cmp	r7, r3
   1adac:	cmpeq	r6, r2
   1adb0:	bhi	1adcc <tcgetattr@plt+0x9c38>
   1adb4:	mul	r3, r6, lr
   1adb8:	mov	ip, #0
   1adbc:	mla	r3, r1, r7, r3
   1adc0:	umull	r6, r7, r6, r1
   1adc4:	add	r7, r3, r7
   1adc8:	b	1a4ac <tcgetattr@plt+0x9318>
   1adcc:	mvn	r6, #0
   1add0:	mvn	r7, #0
   1add4:	mov	ip, #1
   1add8:	b	1a4ac <tcgetattr@plt+0x9318>
   1addc:	ldrb	r3, [r9, #2]
   1ade0:	mvn	r2, #0
   1ade4:	mov	r1, #1024	; 0x400
   1ade8:	cmp	r3, #66	; 0x42
   1adec:	ldr	r3, [pc, #212]	; 1aec8 <tcgetattr@plt+0x9d34>
   1adf0:	mov	lr, #0
   1adf4:	strd	r2, [sp]
   1adf8:	moveq	r3, #3
   1adfc:	streq	r3, [sp, #12]
   1ae00:	movne	r3, #1
   1ae04:	strne	r3, [sp, #12]
   1ae08:	b	1a358 <tcgetattr@plt+0x91c4>
   1ae0c:	add	r3, pc, #172	; 0xac
   1ae10:	ldrd	r2, [r3]
   1ae14:	mov	r1, #1000	; 0x3e8
   1ae18:	mov	lr, #0
   1ae1c:	strd	r2, [sp]
   1ae20:	mov	r3, #2
   1ae24:	str	r3, [sp, #12]
   1ae28:	b	1a358 <tcgetattr@plt+0x91c4>
   1ae2c:	ldr	r3, [pc, #148]	; 1aec8 <tcgetattr@plt+0x9d34>
   1ae30:	mvn	r2, #0
   1ae34:	mov	lr, r0
   1ae38:	strd	r2, [sp]
   1ae3c:	mov	r3, #1
   1ae40:	mov	r1, #1024	; 0x400
   1ae44:	str	r3, [sp, #12]
   1ae48:	b	1a358 <tcgetattr@plt+0x91c4>
   1ae4c:	mvn	r2, #0
   1ae50:	mvn	r3, #0
   1ae54:	mov	sl, r2
   1ae58:	strd	r2, [sp, #24]
   1ae5c:	mov	fp, r3
   1ae60:	b	1aca4 <tcgetattr@plt+0x9b10>
   1ae64:	mvn	r2, #0
   1ae68:	mvn	r3, #0
   1ae6c:	mov	sl, r2
   1ae70:	strd	r2, [sp, #16]
   1ae74:	mov	fp, r3
   1ae78:	b	1a728 <tcgetattr@plt+0x9594>
   1ae7c:	mvn	r2, #0
   1ae80:	mvn	r3, #0
   1ae84:	mov	sl, r2
   1ae88:	strd	r2, [sp, #24]
   1ae8c:	mov	fp, r3
   1ae90:	b	1a580 <tcgetattr@plt+0x93ec>
   1ae94:	mvn	r2, #0
   1ae98:	mvn	r3, #0
   1ae9c:	mov	sl, r2
   1aea0:	strd	r2, [sp, #16]
   1aea4:	mov	fp, r3
   1aea8:	b	1aa84 <tcgetattr@plt+0x98f0>
   1aeac:	ldr	r3, [pc, #28]	; 1aed0 <tcgetattr@plt+0x9d3c>
   1aeb0:	mov	r2, #85	; 0x55
   1aeb4:	ldr	r1, [pc, #24]	; 1aed4 <tcgetattr@plt+0x9d40>
   1aeb8:	ldr	r0, [pc, #24]	; 1aed8 <tcgetattr@plt+0x9d44>
   1aebc:	bl	11188 <__assert_fail@plt>
   1aec0:	blmi	ff1c4e84 <optarg@@GLIBC_2.4+0xff194d04>
   1aec4:	subeq	r8, r1, r7, lsr r9
   1aec8:	ldrshteq	pc, [pc], -pc	; <UNPREDICTABLE>
   1aecc:	ldrshteq	pc, [pc], #-255	; <UNPREDICTABLE>
   1aed0:	andeq	lr, r1, r8, lsl #31
   1aed4:	andeq	lr, r1, r0, asr pc
   1aed8:	andeq	lr, r1, r0, ror #30
   1aedc:	cmp	r1, #0
   1aee0:	cmpne	r0, #0
   1aee4:	moveq	r1, #1
   1aee8:	moveq	r0, r1
   1aeec:	umull	r2, r3, r0, r1
   1aef0:	adds	r3, r3, #0
   1aef4:	movne	r3, #1
   1aef8:	cmp	r2, #0
   1aefc:	blt	1af0c <tcgetattr@plt+0x9d78>
   1af00:	cmp	r3, #0
   1af04:	bne	1af0c <tcgetattr@plt+0x9d78>
   1af08:	b	10eb8 <calloc@plt>
   1af0c:	push	{r4, lr}
   1af10:	bl	110b0 <__errno_location@plt>
   1af14:	mov	r3, #12
   1af18:	str	r3, [r0]
   1af1c:	mov	r0, #0
   1af20:	pop	{r4, pc}
   1af24:	cmp	r0, #0
   1af28:	moveq	r0, #1
   1af2c:	cmp	r0, #0
   1af30:	blt	1af38 <tcgetattr@plt+0x9da4>
   1af34:	b	11020 <malloc@plt>
   1af38:	push	{r4, lr}
   1af3c:	bl	110b0 <__errno_location@plt>
   1af40:	mov	r3, #12
   1af44:	str	r3, [r0]
   1af48:	mov	r0, #0
   1af4c:	pop	{r4, pc}
   1af50:	cmp	r0, #0
   1af54:	beq	1af78 <tcgetattr@plt+0x9de4>
   1af58:	cmp	r1, #0
   1af5c:	push	{lr}		; (str lr, [sp, #-4]!)
   1af60:	sub	sp, sp, #12
   1af64:	beq	1af80 <tcgetattr@plt+0x9dec>
   1af68:	blt	1af98 <tcgetattr@plt+0x9e04>
   1af6c:	add	sp, sp, #12
   1af70:	pop	{lr}		; (ldr lr, [sp], #4)
   1af74:	b	10f78 <realloc@plt>
   1af78:	mov	r0, r1
   1af7c:	b	1af24 <tcgetattr@plt+0x9d90>
   1af80:	str	r1, [sp, #4]
   1af84:	bl	1444c <tcgetattr@plt+0x32b8>
   1af88:	ldr	r3, [sp, #4]
   1af8c:	mov	r0, r3
   1af90:	add	sp, sp, #12
   1af94:	pop	{pc}		; (ldr pc, [sp], #4)
   1af98:	bl	110b0 <__errno_location@plt>
   1af9c:	mov	r2, #12
   1afa0:	mov	r3, #0
   1afa4:	str	r2, [r0]
   1afa8:	b	1af8c <tcgetattr@plt+0x9df8>
   1afac:	push	{r4, r5, r6, lr}
   1afb0:	mov	r4, r0
   1afb4:	bl	10fe4 <__fpending@plt>
   1afb8:	ldr	r5, [r4]
   1afbc:	and	r5, r5, #32
   1afc0:	mov	r6, r0
   1afc4:	mov	r0, r4
   1afc8:	bl	1b028 <tcgetattr@plt+0x9e94>
   1afcc:	cmp	r5, #0
   1afd0:	mov	r4, r0
   1afd4:	bne	1aff4 <tcgetattr@plt+0x9e60>
   1afd8:	cmp	r0, #0
   1afdc:	beq	1afec <tcgetattr@plt+0x9e58>
   1afe0:	cmp	r6, #0
   1afe4:	beq	1b010 <tcgetattr@plt+0x9e7c>
   1afe8:	mvn	r4, #0
   1afec:	mov	r0, r4
   1aff0:	pop	{r4, r5, r6, pc}
   1aff4:	cmp	r0, #0
   1aff8:	bne	1afe8 <tcgetattr@plt+0x9e54>
   1affc:	bl	110b0 <__errno_location@plt>
   1b000:	str	r4, [r0]
   1b004:	mvn	r4, #0
   1b008:	mov	r0, r4
   1b00c:	pop	{r4, r5, r6, pc}
   1b010:	bl	110b0 <__errno_location@plt>
   1b014:	ldr	r4, [r0]
   1b018:	subs	r4, r4, #9
   1b01c:	mvnne	r4, #0
   1b020:	mov	r0, r4
   1b024:	pop	{r4, r5, r6, pc}
   1b028:	push	{r4, r5, lr}
   1b02c:	sub	sp, sp, #12
   1b030:	mov	r4, r0
   1b034:	bl	110ec <fileno@plt>
   1b038:	cmp	r0, #0
   1b03c:	mov	r0, r4
   1b040:	blt	1b0bc <tcgetattr@plt+0x9f28>
   1b044:	bl	11038 <__freading@plt>
   1b048:	cmp	r0, #0
   1b04c:	bne	1b088 <tcgetattr@plt+0x9ef4>
   1b050:	mov	r0, r4
   1b054:	bl	1b0c8 <tcgetattr@plt+0x9f34>
   1b058:	cmp	r0, #0
   1b05c:	beq	1b0b8 <tcgetattr@plt+0x9f24>
   1b060:	bl	110b0 <__errno_location@plt>
   1b064:	mov	r5, r0
   1b068:	mov	r0, r4
   1b06c:	ldr	r4, [r5]
   1b070:	bl	11104 <fclose@plt>
   1b074:	cmp	r4, #0
   1b078:	mvnne	r0, #0
   1b07c:	strne	r4, [r5]
   1b080:	add	sp, sp, #12
   1b084:	pop	{r4, r5, pc}
   1b088:	mov	r0, r4
   1b08c:	bl	110ec <fileno@plt>
   1b090:	mov	r3, #1
   1b094:	str	r3, [sp]
   1b098:	mov	r2, #0
   1b09c:	mov	r3, #0
   1b0a0:	bl	10fc0 <lseek64@plt>
   1b0a4:	mvn	r3, #0
   1b0a8:	mvn	r2, #0
   1b0ac:	cmp	r1, r3
   1b0b0:	cmpeq	r0, r2
   1b0b4:	bne	1b050 <tcgetattr@plt+0x9ebc>
   1b0b8:	mov	r0, r4
   1b0bc:	add	sp, sp, #12
   1b0c0:	pop	{r4, r5, lr}
   1b0c4:	b	11104 <fclose@plt>
   1b0c8:	push	{r4, lr}
   1b0cc:	subs	r4, r0, #0
   1b0d0:	sub	sp, sp, #8
   1b0d4:	beq	1b0f0 <tcgetattr@plt+0x9f5c>
   1b0d8:	bl	11038 <__freading@plt>
   1b0dc:	cmp	r0, #0
   1b0e0:	beq	1b0f0 <tcgetattr@plt+0x9f5c>
   1b0e4:	ldr	r3, [r4]
   1b0e8:	tst	r3, #256	; 0x100
   1b0ec:	bne	1b100 <tcgetattr@plt+0x9f6c>
   1b0f0:	mov	r0, r4
   1b0f4:	add	sp, sp, #8
   1b0f8:	pop	{r4, lr}
   1b0fc:	b	10ef4 <fflush@plt>
   1b100:	mov	r3, #1
   1b104:	str	r3, [sp]
   1b108:	mov	r2, #0
   1b10c:	mov	r3, #0
   1b110:	mov	r0, r4
   1b114:	bl	1b128 <tcgetattr@plt+0x9f94>
   1b118:	mov	r0, r4
   1b11c:	add	sp, sp, #8
   1b120:	pop	{r4, lr}
   1b124:	b	10ef4 <fflush@plt>
   1b128:	push	{r4, r5, r6, r7, r8, lr}
   1b12c:	sub	sp, sp, #8
   1b130:	ldmib	r0, {ip, lr}
   1b134:	mov	r4, r0
   1b138:	ldr	r5, [sp, #32]
   1b13c:	cmp	lr, ip
   1b140:	beq	1b158 <tcgetattr@plt+0x9fc4>
   1b144:	str	r5, [sp, #32]
   1b148:	mov	r0, r4
   1b14c:	add	sp, sp, #8
   1b150:	pop	{r4, r5, r6, r7, r8, lr}
   1b154:	b	11110 <fseeko64@plt>
   1b158:	ldr	lr, [r0, #20]
   1b15c:	ldr	ip, [r0, #16]
   1b160:	cmp	lr, ip
   1b164:	bne	1b144 <tcgetattr@plt+0x9fb0>
   1b168:	ldr	r8, [r0, #36]	; 0x24
   1b16c:	cmp	r8, #0
   1b170:	bne	1b144 <tcgetattr@plt+0x9fb0>
   1b174:	mov	r6, r2
   1b178:	mov	r7, r3
   1b17c:	bl	110ec <fileno@plt>
   1b180:	mov	r2, r6
   1b184:	mov	r3, r7
   1b188:	str	r5, [sp]
   1b18c:	bl	10fc0 <lseek64@plt>
   1b190:	mvn	r3, #0
   1b194:	mvn	r2, #0
   1b198:	cmp	r1, r3
   1b19c:	cmpeq	r0, r2
   1b1a0:	beq	1b1c0 <tcgetattr@plt+0xa02c>
   1b1a4:	ldr	r3, [r4]
   1b1a8:	strd	r0, [r4, #80]	; 0x50
   1b1ac:	mov	r0, r8
   1b1b0:	bic	r3, r3, #16
   1b1b4:	str	r3, [r4]
   1b1b8:	add	sp, sp, #8
   1b1bc:	pop	{r4, r5, r6, r7, r8, pc}
   1b1c0:	mvn	r0, #0
   1b1c4:	b	1b1b8 <tcgetattr@plt+0xa024>
   1b1c8:	push	{r4, lr}
   1b1cc:	mov	r0, #14
   1b1d0:	bl	1114c <nl_langinfo@plt>
   1b1d4:	cmp	r0, #0
   1b1d8:	beq	1b1f0 <tcgetattr@plt+0xa05c>
   1b1dc:	ldrb	r2, [r0]
   1b1e0:	ldr	r3, [pc, #16]	; 1b1f8 <tcgetattr@plt+0xa064>
   1b1e4:	cmp	r2, #0
   1b1e8:	moveq	r0, r3
   1b1ec:	pop	{r4, pc}
   1b1f0:	ldr	r0, [pc]	; 1b1f8 <tcgetattr@plt+0xa064>
   1b1f4:	pop	{r4, pc}
   1b1f8:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   1b1fc:	push	{r4, r5, r6, r7, lr}
   1b200:	subs	r6, r0, #0
   1b204:	sub	sp, sp, #12
   1b208:	addeq	r6, sp, #4
   1b20c:	mov	r0, r6
   1b210:	mov	r5, r2
   1b214:	mov	r7, r1
   1b218:	bl	10ff0 <mbrtowc@plt>
   1b21c:	cmp	r5, #0
   1b220:	cmnne	r0, #3
   1b224:	mov	r4, r0
   1b228:	bls	1b244 <tcgetattr@plt+0xa0b0>
   1b22c:	mov	r0, #0
   1b230:	bl	1b29c <tcgetattr@plt+0xa108>
   1b234:	cmp	r0, #0
   1b238:	moveq	r4, #1
   1b23c:	ldrbeq	r3, [r7]
   1b240:	streq	r3, [r6]
   1b244:	mov	r0, r4
   1b248:	add	sp, sp, #12
   1b24c:	pop	{r4, r5, r6, r7, pc}
   1b250:	push	{r4, r5, r6, lr}
   1b254:	subs	r4, r2, #0
   1b258:	mov	r6, r0
   1b25c:	mov	r5, r1
   1b260:	beq	1b28c <tcgetattr@plt+0xa0f8>
   1b264:	mov	r1, r4
   1b268:	mvn	r0, #0
   1b26c:	bl	1b390 <tcgetattr@plt+0xa1fc>
   1b270:	cmp	r0, r5
   1b274:	bcs	1b28c <tcgetattr@plt+0xa0f8>
   1b278:	bl	110b0 <__errno_location@plt>
   1b27c:	mov	r3, #12
   1b280:	str	r3, [r0]
   1b284:	mov	r0, #0
   1b288:	pop	{r4, r5, r6, pc}
   1b28c:	mul	r1, r5, r4
   1b290:	mov	r0, r6
   1b294:	pop	{r4, r5, r6, lr}
   1b298:	b	1af50 <tcgetattr@plt+0x9dbc>
   1b29c:	push	{lr}		; (str lr, [sp, #-4]!)
   1b2a0:	sub	sp, sp, #268	; 0x10c
   1b2a4:	add	r1, sp, #4
   1b2a8:	ldr	r2, [pc, #60]	; 1b2ec <tcgetattr@plt+0xa158>
   1b2ac:	bl	1b2f8 <tcgetattr@plt+0xa164>
   1b2b0:	cmp	r0, #0
   1b2b4:	movne	r0, #0
   1b2b8:	bne	1b2e4 <tcgetattr@plt+0xa150>
   1b2bc:	ldr	r1, [pc, #44]	; 1b2f0 <tcgetattr@plt+0xa15c>
   1b2c0:	add	r0, sp, #4
   1b2c4:	bl	10edc <strcmp@plt>
   1b2c8:	cmp	r0, #0
   1b2cc:	beq	1b2e4 <tcgetattr@plt+0xa150>
   1b2d0:	add	r0, sp, #4
   1b2d4:	ldr	r1, [pc, #24]	; 1b2f4 <tcgetattr@plt+0xa160>
   1b2d8:	bl	10edc <strcmp@plt>
   1b2dc:	adds	r0, r0, #0
   1b2e0:	movne	r0, #1
   1b2e4:	add	sp, sp, #268	; 0x10c
   1b2e8:	pop	{pc}		; (ldr pc, [sp], #4)
   1b2ec:	andeq	r0, r0, r1, lsl #2
   1b2f0:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   1b2f4:	andeq	lr, r1, r0, lsr #31
   1b2f8:	push	{r4, r5, r6, lr}
   1b2fc:	mov	r5, r1
   1b300:	mov	r1, #0
   1b304:	mov	r4, r2
   1b308:	bl	11134 <setlocale@plt>
   1b30c:	subs	r6, r0, #0
   1b310:	beq	1b36c <tcgetattr@plt+0xa1d8>
   1b314:	bl	11080 <strlen@plt>
   1b318:	cmp	r4, r0
   1b31c:	bhi	1b354 <tcgetattr@plt+0xa1c0>
   1b320:	cmp	r4, #0
   1b324:	bne	1b330 <tcgetattr@plt+0xa19c>
   1b328:	mov	r0, #34	; 0x22
   1b32c:	pop	{r4, r5, r6, pc}
   1b330:	sub	r4, r4, #1
   1b334:	mov	r1, r6
   1b338:	mov	r2, r4
   1b33c:	mov	r0, r5
   1b340:	bl	10f18 <memcpy@plt>
   1b344:	mov	r3, #0
   1b348:	strb	r3, [r5, r4]
   1b34c:	mov	r0, #34	; 0x22
   1b350:	pop	{r4, r5, r6, pc}
   1b354:	add	r2, r0, #1
   1b358:	mov	r1, r6
   1b35c:	mov	r0, r5
   1b360:	bl	10f18 <memcpy@plt>
   1b364:	mov	r0, #0
   1b368:	pop	{r4, r5, r6, pc}
   1b36c:	cmp	r4, #0
   1b370:	beq	1b380 <tcgetattr@plt+0xa1ec>
   1b374:	strb	r6, [r5]
   1b378:	mov	r0, #22
   1b37c:	pop	{r4, r5, r6, pc}
   1b380:	mov	r0, #22
   1b384:	pop	{r4, r5, r6, pc}
   1b388:	mov	r1, #0
   1b38c:	b	11134 <setlocale@plt>
   1b390:	subs	r2, r1, #1
   1b394:	bxeq	lr
   1b398:	bcc	1b570 <tcgetattr@plt+0xa3dc>
   1b39c:	cmp	r0, r1
   1b3a0:	bls	1b554 <tcgetattr@plt+0xa3c0>
   1b3a4:	tst	r1, r2
   1b3a8:	beq	1b560 <tcgetattr@plt+0xa3cc>
   1b3ac:	clz	r3, r0
   1b3b0:	clz	r2, r1
   1b3b4:	sub	r3, r2, r3
   1b3b8:	rsbs	r3, r3, #31
   1b3bc:	addne	r3, r3, r3, lsl #1
   1b3c0:	mov	r2, #0
   1b3c4:	addne	pc, pc, r3, lsl #2
   1b3c8:	nop			; (mov r0, r0)
   1b3cc:	cmp	r0, r1, lsl #31
   1b3d0:	adc	r2, r2, r2
   1b3d4:	subcs	r0, r0, r1, lsl #31
   1b3d8:	cmp	r0, r1, lsl #30
   1b3dc:	adc	r2, r2, r2
   1b3e0:	subcs	r0, r0, r1, lsl #30
   1b3e4:	cmp	r0, r1, lsl #29
   1b3e8:	adc	r2, r2, r2
   1b3ec:	subcs	r0, r0, r1, lsl #29
   1b3f0:	cmp	r0, r1, lsl #28
   1b3f4:	adc	r2, r2, r2
   1b3f8:	subcs	r0, r0, r1, lsl #28
   1b3fc:	cmp	r0, r1, lsl #27
   1b400:	adc	r2, r2, r2
   1b404:	subcs	r0, r0, r1, lsl #27
   1b408:	cmp	r0, r1, lsl #26
   1b40c:	adc	r2, r2, r2
   1b410:	subcs	r0, r0, r1, lsl #26
   1b414:	cmp	r0, r1, lsl #25
   1b418:	adc	r2, r2, r2
   1b41c:	subcs	r0, r0, r1, lsl #25
   1b420:	cmp	r0, r1, lsl #24
   1b424:	adc	r2, r2, r2
   1b428:	subcs	r0, r0, r1, lsl #24
   1b42c:	cmp	r0, r1, lsl #23
   1b430:	adc	r2, r2, r2
   1b434:	subcs	r0, r0, r1, lsl #23
   1b438:	cmp	r0, r1, lsl #22
   1b43c:	adc	r2, r2, r2
   1b440:	subcs	r0, r0, r1, lsl #22
   1b444:	cmp	r0, r1, lsl #21
   1b448:	adc	r2, r2, r2
   1b44c:	subcs	r0, r0, r1, lsl #21
   1b450:	cmp	r0, r1, lsl #20
   1b454:	adc	r2, r2, r2
   1b458:	subcs	r0, r0, r1, lsl #20
   1b45c:	cmp	r0, r1, lsl #19
   1b460:	adc	r2, r2, r2
   1b464:	subcs	r0, r0, r1, lsl #19
   1b468:	cmp	r0, r1, lsl #18
   1b46c:	adc	r2, r2, r2
   1b470:	subcs	r0, r0, r1, lsl #18
   1b474:	cmp	r0, r1, lsl #17
   1b478:	adc	r2, r2, r2
   1b47c:	subcs	r0, r0, r1, lsl #17
   1b480:	cmp	r0, r1, lsl #16
   1b484:	adc	r2, r2, r2
   1b488:	subcs	r0, r0, r1, lsl #16
   1b48c:	cmp	r0, r1, lsl #15
   1b490:	adc	r2, r2, r2
   1b494:	subcs	r0, r0, r1, lsl #15
   1b498:	cmp	r0, r1, lsl #14
   1b49c:	adc	r2, r2, r2
   1b4a0:	subcs	r0, r0, r1, lsl #14
   1b4a4:	cmp	r0, r1, lsl #13
   1b4a8:	adc	r2, r2, r2
   1b4ac:	subcs	r0, r0, r1, lsl #13
   1b4b0:	cmp	r0, r1, lsl #12
   1b4b4:	adc	r2, r2, r2
   1b4b8:	subcs	r0, r0, r1, lsl #12
   1b4bc:	cmp	r0, r1, lsl #11
   1b4c0:	adc	r2, r2, r2
   1b4c4:	subcs	r0, r0, r1, lsl #11
   1b4c8:	cmp	r0, r1, lsl #10
   1b4cc:	adc	r2, r2, r2
   1b4d0:	subcs	r0, r0, r1, lsl #10
   1b4d4:	cmp	r0, r1, lsl #9
   1b4d8:	adc	r2, r2, r2
   1b4dc:	subcs	r0, r0, r1, lsl #9
   1b4e0:	cmp	r0, r1, lsl #8
   1b4e4:	adc	r2, r2, r2
   1b4e8:	subcs	r0, r0, r1, lsl #8
   1b4ec:	cmp	r0, r1, lsl #7
   1b4f0:	adc	r2, r2, r2
   1b4f4:	subcs	r0, r0, r1, lsl #7
   1b4f8:	cmp	r0, r1, lsl #6
   1b4fc:	adc	r2, r2, r2
   1b500:	subcs	r0, r0, r1, lsl #6
   1b504:	cmp	r0, r1, lsl #5
   1b508:	adc	r2, r2, r2
   1b50c:	subcs	r0, r0, r1, lsl #5
   1b510:	cmp	r0, r1, lsl #4
   1b514:	adc	r2, r2, r2
   1b518:	subcs	r0, r0, r1, lsl #4
   1b51c:	cmp	r0, r1, lsl #3
   1b520:	adc	r2, r2, r2
   1b524:	subcs	r0, r0, r1, lsl #3
   1b528:	cmp	r0, r1, lsl #2
   1b52c:	adc	r2, r2, r2
   1b530:	subcs	r0, r0, r1, lsl #2
   1b534:	cmp	r0, r1, lsl #1
   1b538:	adc	r2, r2, r2
   1b53c:	subcs	r0, r0, r1, lsl #1
   1b540:	cmp	r0, r1
   1b544:	adc	r2, r2, r2
   1b548:	subcs	r0, r0, r1
   1b54c:	mov	r0, r2
   1b550:	bx	lr
   1b554:	moveq	r0, #1
   1b558:	movne	r0, #0
   1b55c:	bx	lr
   1b560:	clz	r2, r1
   1b564:	rsb	r2, r2, #31
   1b568:	lsr	r0, r0, r2
   1b56c:	bx	lr
   1b570:	cmp	r0, #0
   1b574:	mvnne	r0, #0
   1b578:	b	1b7dc <tcgetattr@plt+0xa648>
   1b57c:	cmp	r1, #0
   1b580:	beq	1b570 <tcgetattr@plt+0xa3dc>
   1b584:	push	{r0, r1, lr}
   1b588:	bl	1b390 <tcgetattr@plt+0xa1fc>
   1b58c:	pop	{r1, r2, lr}
   1b590:	mul	r3, r2, r0
   1b594:	sub	r1, r1, r3
   1b598:	bx	lr
   1b59c:	cmp	r1, #0
   1b5a0:	beq	1b7ac <tcgetattr@plt+0xa618>
   1b5a4:	eor	ip, r0, r1
   1b5a8:	rsbmi	r1, r1, #0
   1b5ac:	subs	r2, r1, #1
   1b5b0:	beq	1b778 <tcgetattr@plt+0xa5e4>
   1b5b4:	movs	r3, r0
   1b5b8:	rsbmi	r3, r0, #0
   1b5bc:	cmp	r3, r1
   1b5c0:	bls	1b784 <tcgetattr@plt+0xa5f0>
   1b5c4:	tst	r1, r2
   1b5c8:	beq	1b794 <tcgetattr@plt+0xa600>
   1b5cc:	clz	r2, r3
   1b5d0:	clz	r0, r1
   1b5d4:	sub	r2, r0, r2
   1b5d8:	rsbs	r2, r2, #31
   1b5dc:	addne	r2, r2, r2, lsl #1
   1b5e0:	mov	r0, #0
   1b5e4:	addne	pc, pc, r2, lsl #2
   1b5e8:	nop			; (mov r0, r0)
   1b5ec:	cmp	r3, r1, lsl #31
   1b5f0:	adc	r0, r0, r0
   1b5f4:	subcs	r3, r3, r1, lsl #31
   1b5f8:	cmp	r3, r1, lsl #30
   1b5fc:	adc	r0, r0, r0
   1b600:	subcs	r3, r3, r1, lsl #30
   1b604:	cmp	r3, r1, lsl #29
   1b608:	adc	r0, r0, r0
   1b60c:	subcs	r3, r3, r1, lsl #29
   1b610:	cmp	r3, r1, lsl #28
   1b614:	adc	r0, r0, r0
   1b618:	subcs	r3, r3, r1, lsl #28
   1b61c:	cmp	r3, r1, lsl #27
   1b620:	adc	r0, r0, r0
   1b624:	subcs	r3, r3, r1, lsl #27
   1b628:	cmp	r3, r1, lsl #26
   1b62c:	adc	r0, r0, r0
   1b630:	subcs	r3, r3, r1, lsl #26
   1b634:	cmp	r3, r1, lsl #25
   1b638:	adc	r0, r0, r0
   1b63c:	subcs	r3, r3, r1, lsl #25
   1b640:	cmp	r3, r1, lsl #24
   1b644:	adc	r0, r0, r0
   1b648:	subcs	r3, r3, r1, lsl #24
   1b64c:	cmp	r3, r1, lsl #23
   1b650:	adc	r0, r0, r0
   1b654:	subcs	r3, r3, r1, lsl #23
   1b658:	cmp	r3, r1, lsl #22
   1b65c:	adc	r0, r0, r0
   1b660:	subcs	r3, r3, r1, lsl #22
   1b664:	cmp	r3, r1, lsl #21
   1b668:	adc	r0, r0, r0
   1b66c:	subcs	r3, r3, r1, lsl #21
   1b670:	cmp	r3, r1, lsl #20
   1b674:	adc	r0, r0, r0
   1b678:	subcs	r3, r3, r1, lsl #20
   1b67c:	cmp	r3, r1, lsl #19
   1b680:	adc	r0, r0, r0
   1b684:	subcs	r3, r3, r1, lsl #19
   1b688:	cmp	r3, r1, lsl #18
   1b68c:	adc	r0, r0, r0
   1b690:	subcs	r3, r3, r1, lsl #18
   1b694:	cmp	r3, r1, lsl #17
   1b698:	adc	r0, r0, r0
   1b69c:	subcs	r3, r3, r1, lsl #17
   1b6a0:	cmp	r3, r1, lsl #16
   1b6a4:	adc	r0, r0, r0
   1b6a8:	subcs	r3, r3, r1, lsl #16
   1b6ac:	cmp	r3, r1, lsl #15
   1b6b0:	adc	r0, r0, r0
   1b6b4:	subcs	r3, r3, r1, lsl #15
   1b6b8:	cmp	r3, r1, lsl #14
   1b6bc:	adc	r0, r0, r0
   1b6c0:	subcs	r3, r3, r1, lsl #14
   1b6c4:	cmp	r3, r1, lsl #13
   1b6c8:	adc	r0, r0, r0
   1b6cc:	subcs	r3, r3, r1, lsl #13
   1b6d0:	cmp	r3, r1, lsl #12
   1b6d4:	adc	r0, r0, r0
   1b6d8:	subcs	r3, r3, r1, lsl #12
   1b6dc:	cmp	r3, r1, lsl #11
   1b6e0:	adc	r0, r0, r0
   1b6e4:	subcs	r3, r3, r1, lsl #11
   1b6e8:	cmp	r3, r1, lsl #10
   1b6ec:	adc	r0, r0, r0
   1b6f0:	subcs	r3, r3, r1, lsl #10
   1b6f4:	cmp	r3, r1, lsl #9
   1b6f8:	adc	r0, r0, r0
   1b6fc:	subcs	r3, r3, r1, lsl #9
   1b700:	cmp	r3, r1, lsl #8
   1b704:	adc	r0, r0, r0
   1b708:	subcs	r3, r3, r1, lsl #8
   1b70c:	cmp	r3, r1, lsl #7
   1b710:	adc	r0, r0, r0
   1b714:	subcs	r3, r3, r1, lsl #7
   1b718:	cmp	r3, r1, lsl #6
   1b71c:	adc	r0, r0, r0
   1b720:	subcs	r3, r3, r1, lsl #6
   1b724:	cmp	r3, r1, lsl #5
   1b728:	adc	r0, r0, r0
   1b72c:	subcs	r3, r3, r1, lsl #5
   1b730:	cmp	r3, r1, lsl #4
   1b734:	adc	r0, r0, r0
   1b738:	subcs	r3, r3, r1, lsl #4
   1b73c:	cmp	r3, r1, lsl #3
   1b740:	adc	r0, r0, r0
   1b744:	subcs	r3, r3, r1, lsl #3
   1b748:	cmp	r3, r1, lsl #2
   1b74c:	adc	r0, r0, r0
   1b750:	subcs	r3, r3, r1, lsl #2
   1b754:	cmp	r3, r1, lsl #1
   1b758:	adc	r0, r0, r0
   1b75c:	subcs	r3, r3, r1, lsl #1
   1b760:	cmp	r3, r1
   1b764:	adc	r0, r0, r0
   1b768:	subcs	r3, r3, r1
   1b76c:	cmp	ip, #0
   1b770:	rsbmi	r0, r0, #0
   1b774:	bx	lr
   1b778:	teq	ip, r0
   1b77c:	rsbmi	r0, r0, #0
   1b780:	bx	lr
   1b784:	movcc	r0, #0
   1b788:	asreq	r0, ip, #31
   1b78c:	orreq	r0, r0, #1
   1b790:	bx	lr
   1b794:	clz	r2, r1
   1b798:	rsb	r2, r2, #31
   1b79c:	cmp	ip, #0
   1b7a0:	lsr	r0, r3, r2
   1b7a4:	rsbmi	r0, r0, #0
   1b7a8:	bx	lr
   1b7ac:	cmp	r0, #0
   1b7b0:	mvngt	r0, #-2147483648	; 0x80000000
   1b7b4:	movlt	r0, #-2147483648	; 0x80000000
   1b7b8:	b	1b7dc <tcgetattr@plt+0xa648>
   1b7bc:	cmp	r1, #0
   1b7c0:	beq	1b7ac <tcgetattr@plt+0xa618>
   1b7c4:	push	{r0, r1, lr}
   1b7c8:	bl	1b5a4 <tcgetattr@plt+0xa410>
   1b7cc:	pop	{r1, r2, lr}
   1b7d0:	mul	r3, r2, r0
   1b7d4:	sub	r1, r1, r3
   1b7d8:	bx	lr
   1b7dc:	push	{r1, lr}
   1b7e0:	mov	r0, #8
   1b7e4:	bl	10ed0 <raise@plt>
   1b7e8:	pop	{r1, pc}
   1b7ec:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1b7f0:	mov	r7, r0
   1b7f4:	ldr	r6, [pc, #72]	; 1b844 <tcgetattr@plt+0xa6b0>
   1b7f8:	ldr	r5, [pc, #72]	; 1b848 <tcgetattr@plt+0xa6b4>
   1b7fc:	add	r6, pc, r6
   1b800:	add	r5, pc, r5
   1b804:	sub	r6, r6, r5
   1b808:	mov	r8, r1
   1b80c:	mov	r9, r2
   1b810:	bl	10e98 <calloc@plt-0x20>
   1b814:	asrs	r6, r6, #2
   1b818:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b81c:	mov	r4, #0
   1b820:	add	r4, r4, #1
   1b824:	ldr	r3, [r5], #4
   1b828:	mov	r2, r9
   1b82c:	mov	r1, r8
   1b830:	mov	r0, r7
   1b834:	blx	r3
   1b838:	cmp	r6, r4
   1b83c:	bne	1b820 <tcgetattr@plt+0xa68c>
   1b840:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b844:	andeq	r4, r1, ip, lsl #14
   1b848:	andeq	r4, r1, r4, lsl #14
   1b84c:	bx	lr
   1b850:	ldr	r3, [pc, #12]	; 1b864 <tcgetattr@plt+0xa6d0>
   1b854:	mov	r1, #0
   1b858:	add	r3, pc, r3
   1b85c:	ldr	r2, [r3]
   1b860:	b	110bc <__cxa_atexit@plt>
   1b864:	andeq	r4, r1, ip, lsr #17

Disassembly of section .fini:

0001b868 <.fini>:
   1b868:	push	{r3, lr}
   1b86c:	pop	{r3, pc}
