{
	
	"PROJECT_TEMPLATE":{
		"dir":true,
		"files": {
			"Makefile":{},
			"README":{"location":"bus", "tags":true},
			"mg_defines.v":{"location":"hdl/rtl"},
			"project_gen.tcl":{"location":"tool_scripts/xilinx", "gen_script":"gen_xilinx"},
			"project_defines.v":{"location":"bus", "gen_script":"gen_project_defines"},
			"build_scripts":{"dir":true,
				"files":{
					"generate_synth_drt.py":{}
				}
			},
			"sim_scripts":{"dir":true,
				"files":{
					"sim_interface.py":{"location":"sim_scripts"}
				}
			},
			"constraints":{"dir":true
			},
			"dependencies":{"dir":true},
			"rtl":{ "dir":true,
				"files":{
					"top.v":{"gen_script":"gen_top"},
					"bus":{"dir":true,
						"files":{
							"master":{"dir":true,
								"files":{
									"wishbone_master.v":{"location":"hdl/rtl/wishbone/master"}
								}
							},
							"interconnect":{"dir":true,
								"files":{
									"wishbone_interconnect.v":{"location":"hdl/rtl/wishbone/interconnect", "gen_script":"gen_interconnect"},
									"wishbone_mem_interconnect.v":{"location":"hdl/rtl/wishbone/interconnect", "gen_script":"gen_mem_interconnect"}
								}
							},
							"slave":{"dir":true,
								"files":{
									"device_rom_table.v":{"location":"hdl/rtl/wishbone/slave/device_rom_table"},
									"device_rom_table.txt":{"gen_script":"gen_drt"}
								}
							},
							"interface":{"dir":true}
						}
					}
				}	
			},
			"sim":{"dir":true,
				"files":{
					"sim_top":{},
					"interface":{"dir":true}
				}
			},
			"python_examples":{"dir":true}
		}
	}
}
