Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Apr 30 12:08:32 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/fn1_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/remd_tmp_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.834ns  (logic 3.423ns (38.748%)  route 5.411ns (61.252%))
  Logic Levels:           19  (CARRY4=17 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X46Y104        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/r_stage_reg[0]_rep/Q
                         net (fo=100, routed)         2.985     4.476    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/r_stage_reg[0]_rep_n_0
    SLICE_X45Y91         LUT2 (Prop_lut2_I0_O)        0.124     4.600 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_4/O
                         net (fo=1, routed)           0.000     4.600    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_4_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.150 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.150    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.264 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.264    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.378 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.378    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.492 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.492    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.606 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.606    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.720 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.720    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.834 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.834    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.948 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.948    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.062 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.001     6.063    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.177 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.177    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.291 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.291    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.405 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     6.405    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.519 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.519    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.633 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.633    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.747 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.747    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.861 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.861    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X45Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.083 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.425     9.508    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X44Y95         LUT4 (Prop_lut4_I2_O)        0.299     9.807 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/remd_tmp[16]_i_1/O
                         net (fo=1, routed)           0.000     9.807    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/remd_tmp[16]_i_1_n_0
    SLICE_X44Y95         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/remd_tmp_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X44Y95         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/remd_tmp_reg[16]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X44Y95         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/remd_tmp_reg[16]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -9.807    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/remd_tmp_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.830ns  (logic 3.423ns (38.767%)  route 5.407ns (61.233%))
  Logic Levels:           19  (CARRY4=17 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X46Y104        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/r_stage_reg[0]_rep/Q
                         net (fo=100, routed)         2.985     4.476    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/r_stage_reg[0]_rep_n_0
    SLICE_X45Y91         LUT2 (Prop_lut2_I0_O)        0.124     4.600 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_4/O
                         net (fo=1, routed)           0.000     4.600    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_4_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.150 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.150    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.264 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.264    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.378 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.378    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.492 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.492    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.606 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.606    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.720 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.720    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.834 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.834    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.948 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.948    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.062 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.001     6.063    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.177 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.177    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.291 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.291    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.405 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     6.405    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.519 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.519    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.633 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.633    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.747 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.747    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.861 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.861    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X45Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.083 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.421     9.504    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X44Y95         LUT4 (Prop_lut4_I2_O)        0.299     9.803 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/remd_tmp[18]_i_1/O
                         net (fo=1, routed)           0.000     9.803    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/remd_tmp[18]_i_1_n_0
    SLICE_X44Y95         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/remd_tmp_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X44Y95         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/remd_tmp_reg[18]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X44Y95         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/remd_tmp_reg[18]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -9.803    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.124ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 0.580ns (17.926%)  route 2.655ns (82.074%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X65Y104        FDRE                                         r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=18, routed)          1.833     3.262    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]
    SLICE_X92Y106        LUT6 (Prop_lut6_I0_O)        0.124     3.386 r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64/O
                         net (fo=2, routed)           0.823     4.208    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X3Y42          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y42          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X3Y42          DSP48E1 (Setup_dsp48e1_CLK_INMODE[1])
                                                     -5.557     5.332    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.332    
                         arrival time                          -4.208    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             1.138ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.102ns  (logic 0.670ns (21.599%)  route 2.432ns (78.401%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X66Y103        FDRE                                         r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y103        FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=53, routed)          1.895     3.386    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X91Y105        LUT2 (Prop_lut2_I1_O)        0.152     3.538 r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_35/O
                         net (fo=1, routed)           0.537     4.075    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[5]
    DSP48_X3Y42          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y42          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X3Y42          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -5.676     5.213    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.213    
                         arrival time                          -4.075    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 0.580ns (18.212%)  route 2.605ns (81.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X65Y104        FDRE                                         r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=18, routed)          1.833     3.262    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]
    SLICE_X92Y106        LUT6 (Prop_lut6_I0_O)        0.124     3.386 r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64/O
                         net (fo=2, routed)           0.772     4.158    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X3Y42          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y42          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X3Y42          DSP48E1 (Setup_dsp48e1_CLK_INMODE[2])
                                                     -5.557     5.332    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.332    
                         arrival time                          -4.158    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.181ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/remd_tmp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 3.423ns (38.838%)  route 5.391ns (61.162%))
  Logic Levels:           19  (CARRY4=17 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X46Y104        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/r_stage_reg[0]_rep/Q
                         net (fo=100, routed)         2.985     4.476    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/r_stage_reg[0]_rep_n_0
    SLICE_X45Y91         LUT2 (Prop_lut2_I0_O)        0.124     4.600 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_4/O
                         net (fo=1, routed)           0.000     4.600    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_4_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.150 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.150    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.264 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.264    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.378 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.378    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.492 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.492    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.606 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.606    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.720 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.720    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.834 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.834    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.948 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.948    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.062 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.001     6.063    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.177 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.177    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.291 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.291    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.405 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     6.405    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.519 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.519    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.633 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.633    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.747 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.747    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.861 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.861    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X45Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.083 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.405     9.488    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X46Y95         LUT4 (Prop_lut4_I2_O)        0.299     9.787 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/remd_tmp[15]_i_1/O
                         net (fo=1, routed)           0.000     9.787    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/remd_tmp[15]_i_1_n_0
    SLICE_X46Y95         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/remd_tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X46Y95         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/remd_tmp_reg[15]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X46Y95         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/remd_tmp_reg[15]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.196ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.671ns (22.053%)  route 2.372ns (77.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X66Y103        FDRE                                         r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y103        FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=53, routed)          1.834     3.325    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X93Y105        LUT2 (Prop_lut2_I1_O)        0.153     3.478 r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_37/O
                         net (fo=1, routed)           0.537     4.016    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[3]
    DSP48_X3Y42          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y42          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X3Y42          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -5.677     5.212    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.212    
                         arrival time                          -4.016    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.667ns (22.054%)  route 2.357ns (77.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X66Y103        FDRE                                         r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y103        FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=53, routed)          1.837     3.328    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X93Y105        LUT2 (Prop_lut2_I1_O)        0.149     3.477 r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_34/O
                         net (fo=1, routed)           0.520     3.997    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[6]
    DSP48_X3Y42          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y42          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X3Y42          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -5.682     5.207    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.207    
                         arrival time                          -3.997    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.668ns (22.217%)  route 2.339ns (77.783%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X66Y103        FDRE                                         r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y103        FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=53, routed)          1.942     3.433    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X92Y105        LUT2 (Prop_lut2_I1_O)        0.150     3.583 r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_36/O
                         net (fo=1, routed)           0.397     3.980    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[4]
    DSP48_X3Y42          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y42          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X3Y42          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -5.698     5.191    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.191    
                         arrival time                          -3.980    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.226ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 0.642ns (19.964%)  route 2.574ns (80.036%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X66Y103        FDRE                                         r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y103        FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=53, routed)          2.056     3.547    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X93Y104        LUT2 (Prop_lut2_I1_O)        0.124     3.671 r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_40/O
                         net (fo=1, routed)           0.518     4.189    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[0]
    DSP48_X3Y42          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y42          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X3Y42          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -5.474     5.415    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.415    
                         arrival time                          -4.189    
  -------------------------------------------------------------------
                         slack                                  1.226    




