<stg><name>subconv_3x3_16_no_re</name>


<trans_list>

<trans id="174" from="1" to="2">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="2" to="3">
<condition id="33">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="3" to="4">
<condition id="35">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="3" to="2">
<condition id="55">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="4" to="5">
<condition id="37">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="4" to="3">
<condition id="53">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="5" to="10">
<condition id="38">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="5" to="6">
<condition id="40">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="6" to="7">
<condition id="41">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="6" to="5">
<condition id="48">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="7" to="8">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="8" to="9">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="9" to="6">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="10" to="4">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit:0  %co = phi i5 [ 0, %0 ], [ %co_6, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:1  %co_cast7 = zext i5 %co to i32

]]></Node>
<StgValue><ssdm name="co_cast7"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="5">
<![CDATA[
.loopexit:2  %co_cast7_cast = zext i5 %co to i8

]]></Node>
<StgValue><ssdm name="co_cast7_cast"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.loopexit:3  %tmp_129 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %co, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="7">
<![CDATA[
.loopexit:4  %p_shl2_cast = zext i7 %tmp_129 to i8

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:5  %tmp_130 = sub i8 %p_shl2_cast, %co_cast7_cast

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="8">
<![CDATA[
.loopexit:6  %tmp_162_cast = sext i8 %tmp_130 to i9

]]></Node>
<StgValue><ssdm name="tmp_162_cast"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.loopexit:7  %tmp_131 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="9">
<![CDATA[
.loopexit:8  %p_shl_cast = zext i9 %tmp_131 to i10

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.loopexit:9  %tmp_132 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="6">
<![CDATA[
.loopexit:10  %p_shl1_cast = zext i6 %tmp_132 to i10

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.loopexit:11  %tmp_133 = add i10 %p_shl1_cast, %p_shl_cast

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:12  %exitcond5 = icmp eq i5 %co, -8

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:13  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:14  %co_6 = add i5 %co, 1

]]></Node>
<StgValue><ssdm name="co_6"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:15  br i1 %exitcond5, label %4, label %.preheader70.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70.preheader:0  %bias_V_addr = getelementptr [24 x i8]* %bias_V, i32 0, i32 %co_cast7

]]></Node>
<StgValue><ssdm name="bias_V_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
.preheader70.preheader:1  br label %.preheader70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader70:0  %h = phi i5 [ %h_6, %3 ], [ 1, %.preheader70.preheader ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="5">
<![CDATA[
.preheader70:1  %h_cast6_cast = zext i5 %h to i10

]]></Node>
<StgValue><ssdm name="h_cast6_cast"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader70:2  %tmp_134 = add i10 %h_cast6_cast, %tmp_133

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
.preheader70:3  %p_shl3_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_134, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
.preheader70:4  %tmp_39 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_134, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="14" op_0_bw="11">
<![CDATA[
.preheader70:5  %p_shl4_cast = zext i11 %tmp_39 to i14

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader70:6  %tmp_135 = add i14 %p_shl3_cast, %p_shl4_cast

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader70:7  %exitcond6 = icmp eq i5 %h, -15

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader70:8  %empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader70:9  br i1 %exitcond6, label %.loopexit.loopexit, label %.preheader69.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
.preheader69.preheader:0  br label %.preheader69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader69:0  %w = phi i5 [ %w_6, %2 ], [ 1, %.preheader69.preheader ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="14" op_0_bw="5">
<![CDATA[
.preheader69:1  %w_cast5_cast = zext i5 %w to i14

]]></Node>
<StgValue><ssdm name="w_cast5_cast"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader69:2  %tmp_136 = add i14 %tmp_135, %w_cast5_cast

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="14">
<![CDATA[
.preheader69:3  %tmp_170_cast = zext i14 %tmp_136 to i32

]]></Node>
<StgValue><ssdm name="tmp_170_cast"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader69:4  %output_V_addr = getelementptr [7776 x i8]* %output_V, i32 0, i32 %tmp_170_cast

]]></Node>
<StgValue><ssdm name="output_V_addr"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader69:5  %exitcond7 = icmp eq i5 %w, -15

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader69:6  %empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader69:7  br i1 %exitcond7, label %3, label %.preheader68.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
.preheader68.preheader:0  br label %.preheader68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %h_6 = add i5 %h, 1

]]></Node>
<StgValue><ssdm name="h_6"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader68:0  %p_s = phi i8 [ %p_09_1, %.preheader68.loopexit ], [ 0, %.preheader68.preheader ]

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader68:1  %m = phi i2 [ %m_6, %.preheader68.loopexit ], [ 0, %.preheader68.preheader ]

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="2">
<![CDATA[
.preheader68:2  %m_cast4_cast = zext i2 %m to i9

]]></Node>
<StgValue><ssdm name="m_cast4_cast"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader68:3  %tmp_137 = add i9 %m_cast4_cast, %tmp_162_cast

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader68:4  %tmp_40 = shl i9 %tmp_137, 2

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader68:5  %tmp_138 = sub i9 %tmp_40, %tmp_137

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader68:6  %exitcond8 = icmp eq i2 %m, -1

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader68:7  %empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader68:8  %m_6 = add i2 1, %m

]]></Node>
<StgValue><ssdm name="m_6"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader68:9  br i1 %exitcond8, label %2, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:0  %tmp1 = add i2 %m, -1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="2">
<![CDATA[
.preheader.preheader:1  %tmp1_cast = sext i2 %tmp1 to i5

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:2  %tmp_s = add i5 %h, %tmp1_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader.preheader:3  %tmp_139 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_s, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="9">
<![CDATA[
.preheader.preheader:4  %p_shl6_cast = zext i9 %tmp_139 to i10

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader.preheader:5  %tmp_140 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_s, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="6">
<![CDATA[
.preheader.preheader:6  %p_shl7_cast = zext i6 %tmp_140 to i10

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:7  %tmp_141 = add i10 %p_shl7_cast, %p_shl6_cast

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:8  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="5">
<![CDATA[
:0  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:0  %p_09_1 = phi i8 [ %sum_V, %1 ], [ %p_s, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="p_09_1"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:1  %n = phi i2 [ %n_6, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="2">
<![CDATA[
.preheader:2  %n_cast3_cast = zext i2 %n to i9

]]></Node>
<StgValue><ssdm name="n_cast3_cast"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:3  %tmp_142 = add i9 %tmp_138, %n_cast3_cast

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="9">
<![CDATA[
.preheader:4  %tmp_177_cast = zext i9 %tmp_142 to i32

]]></Node>
<StgValue><ssdm name="tmp_177_cast"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:5  %weight_V_addr = getelementptr [216 x i8]* %weight_V, i32 0, i32 %tmp_177_cast

]]></Node>
<StgValue><ssdm name="weight_V_addr"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:6  %exitcond = icmp eq i2 %n, -1

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:7  %empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:8  %n_6 = add i2 %n, 1

]]></Node>
<StgValue><ssdm name="n_6"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:9  br i1 %exitcond, label %.preheader68.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %tmp2 = add i2 %n, -1

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="2">
<![CDATA[
:1  %tmp2_cast = sext i2 %tmp2 to i5

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %tmp_1 = add i5 %w, %tmp2_cast

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="5">
<![CDATA[
:3  %tmp_11_cast_cast = zext i5 %tmp_1 to i10

]]></Node>
<StgValue><ssdm name="tmp_11_cast_cast"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %tmp_143 = add i10 %tmp_141, %tmp_11_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
.preheader68.loopexit:0  br label %.preheader68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="10">
<![CDATA[
:5  %tmp_178_cast = zext i10 %tmp_143 to i32

]]></Node>
<StgValue><ssdm name="tmp_178_cast"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %buffer1_1_24_16x16_p = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_10, i32 0, i32 %tmp_178_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %buffer1_1_24_16x16_p_25 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_22, i32 0, i32 %tmp_178_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_25"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %buffer1_1_24_16x16_p_26 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_23, i32 0, i32 %tmp_178_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_26"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %buffer1_1_24_16x16_p_27 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_15, i32 0, i32 %tmp_178_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_27"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %buffer1_1_24_16x16_p_28 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_13, i32 0, i32 %tmp_178_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_28"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %buffer1_1_24_16x16_p_29 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_5, i32 0, i32 %tmp_178_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_29"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  %buffer1_1_24_16x16_p_30 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_8, i32 0, i32 %tmp_178_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_30"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %buffer1_1_24_16x16_p_31 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_18, i32 0, i32 %tmp_178_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_31"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %buffer1_1_24_16x16_p_32 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_14, i32 0, i32 %tmp_178_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_32"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %buffer1_1_24_16x16_p_33 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_2, i32 0, i32 %tmp_178_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_33"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %buffer1_1_24_16x16_p_34 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_7, i32 0, i32 %tmp_178_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_34"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %buffer1_1_24_16x16_p_35 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_9, i32 0, i32 %tmp_178_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_35"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  %buffer1_1_24_16x16_p_36 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_4, i32 0, i32 %tmp_178_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_36"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:19  %buffer1_1_24_16x16_p_37 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_3, i32 0, i32 %tmp_178_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_37"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20  %buffer1_1_24_16x16_p_38 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_19, i32 0, i32 %tmp_178_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_38"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:21  %buffer1_1_24_16x16_p_39 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p, i32 0, i32 %tmp_178_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_39"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %buffer1_1_24_16x16_p_40 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_11, i32 0, i32 %tmp_178_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_40"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  %buffer1_1_24_16x16_p_41 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_16, i32 0, i32 %tmp_178_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_41"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:24  %buffer1_1_24_16x16_p_42 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_12, i32 0, i32 %tmp_178_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_42"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %buffer1_1_24_16x16_p_43 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_17, i32 0, i32 %tmp_178_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_43"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:26  %buffer1_1_24_16x16_p_44 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_21, i32 0, i32 %tmp_178_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_44"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:27  %buffer1_1_24_16x16_p_45 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_6, i32 0, i32 %tmp_178_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_45"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:28  %buffer1_1_24_16x16_p_46 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_20, i32 0, i32 %tmp_178_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_46"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %buffer1_1_24_16x16_p_47 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_1, i32 0, i32 %tmp_178_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_47"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8">
<![CDATA[
:30  %weight_V_load = load i8* %weight_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_V_load"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="9">
<![CDATA[
:31  %buffer1_1_24_16x16_p_48 = load i8* %buffer1_1_24_16x16_p_26, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_48"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="9">
<![CDATA[
:32  %buffer1_1_24_16x16_p_49 = load i8* %buffer1_1_24_16x16_p_25, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_49"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="9">
<![CDATA[
:33  %buffer1_1_24_16x16_p_50 = load i8* %buffer1_1_24_16x16_p_40, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_50"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="9">
<![CDATA[
:34  %buffer1_1_24_16x16_p_51 = load i8* %buffer1_1_24_16x16_p_45, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_51"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="9">
<![CDATA[
:35  %buffer1_1_24_16x16_p_52 = load i8* %buffer1_1_24_16x16_p_29, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_52"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="9">
<![CDATA[
:36  %buffer1_1_24_16x16_p_53 = load i8* %buffer1_1_24_16x16_p_36, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_53"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="9">
<![CDATA[
:37  %buffer1_1_24_16x16_p_54 = load i8* %buffer1_1_24_16x16_p_37, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_54"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="9">
<![CDATA[
:38  %buffer1_1_24_16x16_p_55 = load i8* %buffer1_1_24_16x16_p_33, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_55"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="9">
<![CDATA[
:39  %buffer1_1_24_16x16_p_56 = load i8* %buffer1_1_24_16x16_p_47, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_56"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="9">
<![CDATA[
:40  %buffer1_1_24_16x16_p_57 = load i8* %buffer1_1_24_16x16_p_39, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_57"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="9">
<![CDATA[
:41  %buffer1_1_24_16x16_p_58 = load i8* %buffer1_1_24_16x16_p_44, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_58"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="9">
<![CDATA[
:42  %buffer1_1_24_16x16_p_59 = load i8* %buffer1_1_24_16x16_p_46, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_59"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="9">
<![CDATA[
:43  %buffer1_1_24_16x16_p_60 = load i8* %buffer1_1_24_16x16_p_38, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_60"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="9">
<![CDATA[
:44  %buffer1_1_24_16x16_p_61 = load i8* %buffer1_1_24_16x16_p_31, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_61"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="9">
<![CDATA[
:45  %buffer1_1_24_16x16_p_62 = load i8* %buffer1_1_24_16x16_p_43, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_62"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="9">
<![CDATA[
:46  %buffer1_1_24_16x16_p_63 = load i8* %buffer1_1_24_16x16_p_41, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_63"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="9">
<![CDATA[
:47  %buffer1_1_24_16x16_p_64 = load i8* %buffer1_1_24_16x16_p_27, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_64"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="9">
<![CDATA[
:48  %buffer1_1_24_16x16_p_65 = load i8* %buffer1_1_24_16x16_p_32, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_65"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="9">
<![CDATA[
:49  %buffer1_1_24_16x16_p_66 = load i8* %buffer1_1_24_16x16_p_28, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_66"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="9">
<![CDATA[
:50  %buffer1_1_24_16x16_p_67 = load i8* %buffer1_1_24_16x16_p_42, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_67"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="9">
<![CDATA[
:51  %buffer1_1_24_16x16_p_68 = load i8* %buffer1_1_24_16x16_p, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_68"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="9">
<![CDATA[
:52  %buffer1_1_24_16x16_p_69 = load i8* %buffer1_1_24_16x16_p_35, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_69"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="9">
<![CDATA[
:53  %buffer1_1_24_16x16_p_70 = load i8* %buffer1_1_24_16x16_p_30, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_70"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="9">
<![CDATA[
:54  %buffer1_1_24_16x16_p_71 = load i8* %buffer1_1_24_16x16_p_34, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_71"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="140" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8">
<![CDATA[
:30  %weight_V_load = load i8* %weight_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_V_load"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="9">
<![CDATA[
:31  %buffer1_1_24_16x16_p_48 = load i8* %buffer1_1_24_16x16_p_26, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_48"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="9">
<![CDATA[
:32  %buffer1_1_24_16x16_p_49 = load i8* %buffer1_1_24_16x16_p_25, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_49"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="9">
<![CDATA[
:33  %buffer1_1_24_16x16_p_50 = load i8* %buffer1_1_24_16x16_p_40, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_50"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="9">
<![CDATA[
:34  %buffer1_1_24_16x16_p_51 = load i8* %buffer1_1_24_16x16_p_45, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_51"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="9">
<![CDATA[
:35  %buffer1_1_24_16x16_p_52 = load i8* %buffer1_1_24_16x16_p_29, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_52"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="9">
<![CDATA[
:36  %buffer1_1_24_16x16_p_53 = load i8* %buffer1_1_24_16x16_p_36, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_53"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="9">
<![CDATA[
:37  %buffer1_1_24_16x16_p_54 = load i8* %buffer1_1_24_16x16_p_37, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_54"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="9">
<![CDATA[
:38  %buffer1_1_24_16x16_p_55 = load i8* %buffer1_1_24_16x16_p_33, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_55"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="9">
<![CDATA[
:39  %buffer1_1_24_16x16_p_56 = load i8* %buffer1_1_24_16x16_p_47, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_56"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="9">
<![CDATA[
:40  %buffer1_1_24_16x16_p_57 = load i8* %buffer1_1_24_16x16_p_39, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_57"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="9">
<![CDATA[
:41  %buffer1_1_24_16x16_p_58 = load i8* %buffer1_1_24_16x16_p_44, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_58"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="9">
<![CDATA[
:42  %buffer1_1_24_16x16_p_59 = load i8* %buffer1_1_24_16x16_p_46, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_59"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="9">
<![CDATA[
:43  %buffer1_1_24_16x16_p_60 = load i8* %buffer1_1_24_16x16_p_38, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_60"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="9">
<![CDATA[
:44  %buffer1_1_24_16x16_p_61 = load i8* %buffer1_1_24_16x16_p_31, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_61"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="9">
<![CDATA[
:45  %buffer1_1_24_16x16_p_62 = load i8* %buffer1_1_24_16x16_p_43, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_62"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="9">
<![CDATA[
:46  %buffer1_1_24_16x16_p_63 = load i8* %buffer1_1_24_16x16_p_41, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_63"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="9">
<![CDATA[
:47  %buffer1_1_24_16x16_p_64 = load i8* %buffer1_1_24_16x16_p_27, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_64"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="9">
<![CDATA[
:48  %buffer1_1_24_16x16_p_65 = load i8* %buffer1_1_24_16x16_p_32, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_65"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="9">
<![CDATA[
:49  %buffer1_1_24_16x16_p_66 = load i8* %buffer1_1_24_16x16_p_28, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_66"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="9">
<![CDATA[
:50  %buffer1_1_24_16x16_p_67 = load i8* %buffer1_1_24_16x16_p_42, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_67"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="9">
<![CDATA[
:51  %buffer1_1_24_16x16_p_68 = load i8* %buffer1_1_24_16x16_p, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_68"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="9">
<![CDATA[
:52  %buffer1_1_24_16x16_p_69 = load i8* %buffer1_1_24_16x16_p_35, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_69"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="9">
<![CDATA[
:53  %buffer1_1_24_16x16_p_70 = load i8* %buffer1_1_24_16x16_p_30, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_70"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="9">
<![CDATA[
:54  %buffer1_1_24_16x16_p_71 = load i8* %buffer1_1_24_16x16_p_34, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_71"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="5">
<![CDATA[
:55  %tmp = call i8 @_ssdm_op_Mux.ap_auto.24i8.i5(i8 %buffer1_1_24_16x16_p_48, i8 %buffer1_1_24_16x16_p_49, i8 %buffer1_1_24_16x16_p_50, i8 %buffer1_1_24_16x16_p_51, i8 %buffer1_1_24_16x16_p_52, i8 %buffer1_1_24_16x16_p_53, i8 %buffer1_1_24_16x16_p_54, i8 %buffer1_1_24_16x16_p_55, i8 %buffer1_1_24_16x16_p_56, i8 %buffer1_1_24_16x16_p_57, i8 %buffer1_1_24_16x16_p_58, i8 %buffer1_1_24_16x16_p_59, i8 %buffer1_1_24_16x16_p_60, i8 %buffer1_1_24_16x16_p_61, i8 %buffer1_1_24_16x16_p_62, i8 %buffer1_1_24_16x16_p_63, i8 %buffer1_1_24_16x16_p_64, i8 %buffer1_1_24_16x16_p_65, i8 %buffer1_1_24_16x16_p_66, i8 %buffer1_1_24_16x16_p_67, i8 %buffer1_1_24_16x16_p_68, i8 %buffer1_1_24_16x16_p_69, i8 %buffer1_1_24_16x16_p_70, i8 %buffer1_1_24_16x16_p_71, i5 %co)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="166" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:56  %tmp_2 = mul i8 %tmp, %weight_V_load

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:57  %sum_V = add i8 %p_09_1, %tmp_2

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
:58  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="169" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="5">
<![CDATA[
:0  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %result_V = add i8 %bias_V_load, %p_s

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
:2  store i8 %result_V, i8* %output_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %w_6 = add i5 %w, 1

]]></Node>
<StgValue><ssdm name="w_6"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
