// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition"

// DATE "05/16/2023 00:07:16"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module VGAcontroler (
	CLOCK_50,
	move,
	select,
	reset,
	VGA_HS,
	VGA_VS,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_CLK,
	VGA_SYNC_N,
	VGA_BLANK_N,
	finish,
	counting,
	finish_30sec);
input 	CLOCK_50;
input 	move;
input 	select;
input 	reset;
output 	VGA_HS;
output 	VGA_VS;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
output 	VGA_CLK;
output 	VGA_SYNC_N;
output 	VGA_BLANK_N;
output 	finish;
output 	counting;
output 	finish_30sec;

// Design Ports Information
// move	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// select	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// finish	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// counting	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// finish_30sec	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \VGA|Mult0~25 ;
wire \VGA|Mult0~26 ;
wire \VGA|Mult0~27 ;
wire \VGA|Mult0~28 ;
wire \VGA|Mult0~29 ;
wire \VGA|Mult0~30 ;
wire \VGA|Mult0~31 ;
wire \VGA|Mult0~32 ;
wire \VGA|Mult0~33 ;
wire \VGA|Mult0~34 ;
wire \VGA|Mult0~35 ;
wire \VGA|Mult0~36 ;
wire \VGA|Mult0~37 ;
wire \VGA|Mult0~38 ;
wire \VGA|Mult0~39 ;
wire \VGA|Mult0~40 ;
wire \VGA|Mult0~41 ;
wire \VGA|Mult0~42 ;
wire \VGA|Mult0~43 ;
wire \VGA|Mult0~44 ;
wire \VGA|Mult0~45 ;
wire \VGA|Mult0~46 ;
wire \VGA|Mult0~47 ;
wire \VGA|Mult0~48 ;
wire \VGA|Mult0~49 ;
wire \VGA|Mult0~50 ;
wire \VGA|Mult0~51 ;
wire \VGA|Mult0~52 ;
wire \VGA|Mult0~53 ;
wire \VGA|Mult0~54 ;
wire \VGA|Mult0~55 ;
wire \VGA|Mult0~56 ;
wire \VGA|Mult0~57 ;
wire \VGA|Mult0~58 ;
wire \VGA|Mult0~59 ;
wire \VGA|Mult0~60 ;
wire \VGA|Mult0~61 ;
wire \VGA|Mult0~62 ;
wire \VGA|Mult0~63 ;
wire \VGA|Mult0~64 ;
wire \VGA|Mult0~65 ;
wire \VGA|Mult0~66 ;
wire \VGA|Mult0~67 ;
wire \VGA|Mult0~68 ;
wire \VGA|Mult0~69 ;
wire \VGA|Mult0~70 ;
wire \VGA|Mult0~71 ;
wire \move~input_o ;
wire \select~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \VGA|vga_clock_gen|counter_value[26]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~1_sumout ;
wire \VGA|vga_clock_gen|counter_value[0]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~2 ;
wire \VGA|vga_clock_gen|Add0~29_sumout ;
wire \VGA|vga_clock_gen|Add0~30 ;
wire \VGA|vga_clock_gen|Add0~25_sumout ;
wire \VGA|vga_clock_gen|counter_value[2]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~26 ;
wire \VGA|vga_clock_gen|Add0~5_sumout ;
wire \VGA|vga_clock_gen|Add0~6 ;
wire \VGA|vga_clock_gen|Add0~81_sumout ;
wire \VGA|vga_clock_gen|Add0~82 ;
wire \VGA|vga_clock_gen|Add0~93_sumout ;
wire \VGA|vga_clock_gen|counter_value[5]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~94 ;
wire \VGA|vga_clock_gen|Add0~89_sumout ;
wire \VGA|vga_clock_gen|counter_value[6]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~90 ;
wire \VGA|vga_clock_gen|Add0~85_sumout ;
wire \VGA|vga_clock_gen|Add0~86 ;
wire \VGA|vga_clock_gen|Add0~77_sumout ;
wire \VGA|vga_clock_gen|Add0~78 ;
wire \VGA|vga_clock_gen|Add0~21_sumout ;
wire \VGA|vga_clock_gen|counter_value[9]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~22 ;
wire \VGA|vga_clock_gen|Add0~17_sumout ;
wire \VGA|vga_clock_gen|counter_value[10]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~18 ;
wire \VGA|vga_clock_gen|Add0~13_sumout ;
wire \VGA|vga_clock_gen|Add0~14 ;
wire \VGA|vga_clock_gen|Add0~9_sumout ;
wire \VGA|vga_clock_gen|Add0~10 ;
wire \VGA|vga_clock_gen|Add0~53_sumout ;
wire \VGA|vga_clock_gen|Add0~54 ;
wire \VGA|vga_clock_gen|Add0~49_sumout ;
wire \VGA|vga_clock_gen|Add0~50 ;
wire \VGA|vga_clock_gen|Add0~45_sumout ;
wire \VGA|vga_clock_gen|Add0~46 ;
wire \VGA|vga_clock_gen|Add0~41_sumout ;
wire \VGA|vga_clock_gen|counter_value[16]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~42 ;
wire \VGA|vga_clock_gen|Add0~37_sumout ;
wire \VGA|vga_clock_gen|counter_value[17]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~38 ;
wire \VGA|vga_clock_gen|Add0~33_sumout ;
wire \VGA|vga_clock_gen|Add0~34 ;
wire \VGA|vga_clock_gen|Add0~101_sumout ;
wire \VGA|vga_clock_gen|counter_value[19]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~102 ;
wire \VGA|vga_clock_gen|Add0~73_sumout ;
wire \VGA|vga_clock_gen|Add0~74 ;
wire \VGA|vga_clock_gen|Add0~69_sumout ;
wire \VGA|vga_clock_gen|Add0~70 ;
wire \VGA|vga_clock_gen|Add0~65_sumout ;
wire \VGA|vga_clock_gen|Add0~66 ;
wire \VGA|vga_clock_gen|Add0~61_sumout ;
wire \VGA|vga_clock_gen|Add0~62 ;
wire \VGA|vga_clock_gen|Add0~57_sumout ;
wire \VGA|vga_clock_gen|Add0~58 ;
wire \VGA|vga_clock_gen|Add0~125_sumout ;
wire \VGA|vga_clock_gen|counter_value[25]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~126 ;
wire \VGA|vga_clock_gen|Add0~121_sumout ;
wire \VGA|vga_clock_gen|counter_value[30]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~122 ;
wire \VGA|vga_clock_gen|Add0~117_sumout ;
wire \VGA|vga_clock_gen|Add0~118 ;
wire \VGA|vga_clock_gen|Add0~113_sumout ;
wire \VGA|vga_clock_gen|counter_value[28]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~114 ;
wire \VGA|vga_clock_gen|Add0~109_sumout ;
wire \VGA|vga_clock_gen|counter_value[29]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~110 ;
wire \VGA|vga_clock_gen|Add0~105_sumout ;
wire \VGA|vga_clock_gen|Equal0~5_combout ;
wire \VGA|vga_clock_gen|Equal0~3_combout ;
wire \VGA|vga_clock_gen|Equal0~0_combout ;
wire \VGA|vga_clock_gen|Equal0~2_combout ;
wire \VGA|vga_clock_gen|Add0~106 ;
wire \VGA|vga_clock_gen|Add0~97_sumout ;
wire \VGA|vga_clock_gen|Equal0~4_combout ;
wire \VGA|vga_clock_gen|Equal0~1_combout ;
wire \VGA|vga_clock_gen|Equal0~6_combout ;
wire \VGA|vga_clock_gen|divided_clk~0_combout ;
wire \VGA|vga_clock_gen|divided_clk~feeder_combout ;
wire \VGA|vga_clock_gen|divided_clk~q ;
wire \VGA|vga_horizontal|Add0~61_sumout ;
wire \VGA|vga_horizontal|Add0~6 ;
wire \VGA|vga_horizontal|Add0~9_sumout ;
wire \VGA|vga_horizontal|Add0~10 ;
wire \VGA|vga_horizontal|Add0~17_sumout ;
wire \VGA|vga_horizontal|Add0~18 ;
wire \VGA|vga_horizontal|Add0~13_sumout ;
wire \VGA|vga_horizontal|Add0~14 ;
wire \VGA|vga_horizontal|Add0~41_sumout ;
wire \VGA|vga_horizontal|Add0~42 ;
wire \VGA|vga_horizontal|Add0~37_sumout ;
wire \VGA|vga_horizontal|Add0~38 ;
wire \VGA|vga_horizontal|Add0~33_sumout ;
wire \VGA|vga_horizontal|Add0~34 ;
wire \VGA|vga_horizontal|Add0~29_sumout ;
wire \VGA|vga_horizontal|Add0~30 ;
wire \VGA|vga_horizontal|Add0~25_sumout ;
wire \VGA|vga_horizontal|Add0~26 ;
wire \VGA|vga_horizontal|Add0~21_sumout ;
wire \VGA|vga_horizontal|LessThan0~0_combout ;
wire \VGA|vga_horizontal|LessThan0~1_combout ;
wire \VGA|vga_horizontal|LessThan0~3_combout ;
wire \VGA|vga_horizontal|LessThan0~4_combout ;
wire \VGA|vga_horizontal|Add0~62 ;
wire \VGA|vga_horizontal|Add0~57_sumout ;
wire \VGA|vga_horizontal|Add0~58 ;
wire \VGA|vga_horizontal|Add0~53_sumout ;
wire \VGA|vga_horizontal|Add0~54 ;
wire \VGA|vga_horizontal|Add0~49_sumout ;
wire \VGA|vga_horizontal|Add0~50 ;
wire \VGA|vga_horizontal|Add0~45_sumout ;
wire \VGA|vga_horizontal|Add0~46 ;
wire \VGA|vga_horizontal|Add0~1_sumout ;
wire \VGA|vga_horizontal|Add0~2 ;
wire \VGA|vga_horizontal|Add0~5_sumout ;
wire \VGA|LessThan0~0_combout ;
wire \VGA|vga_Vertical|Add0~61_sumout ;
wire \VGA|LessThan4~0_combout ;
wire \VGA|vga_Vertical|LessThan0~1_combout ;
wire \VGA|vga_horizontal|enable_V_Counter~q ;
wire \VGA|vga_Vertical|Add0~62 ;
wire \VGA|vga_Vertical|Add0~45_sumout ;
wire \VGA|vga_Vertical|Add0~46 ;
wire \VGA|vga_Vertical|Add0~57_sumout ;
wire \VGA|vga_Vertical|Add0~58 ;
wire \VGA|vga_Vertical|Add0~53_sumout ;
wire \VGA|vga_Vertical|Add0~54 ;
wire \VGA|vga_Vertical|Add0~49_sumout ;
wire \VGA|vga_Vertical|Add0~50 ;
wire \VGA|vga_Vertical|Add0~1_sumout ;
wire \VGA|vga_Vertical|Add0~2 ;
wire \VGA|vga_Vertical|Add0~13_sumout ;
wire \VGA|vga_Vertical|Add0~14 ;
wire \VGA|vga_Vertical|Add0~9_sumout ;
wire \VGA|vga_Vertical|Add0~10 ;
wire \VGA|vga_Vertical|Add0~5_sumout ;
wire \VGA|vga_Vertical|Add0~6 ;
wire \VGA|vga_Vertical|Add0~17_sumout ;
wire \VGA|vga_Vertical|Add0~18 ;
wire \VGA|vga_Vertical|Add0~41_sumout ;
wire \VGA|vga_Vertical|Add0~42 ;
wire \VGA|vga_Vertical|Add0~37_sumout ;
wire \VGA|vga_Vertical|Add0~38 ;
wire \VGA|vga_Vertical|Add0~21_sumout ;
wire \VGA|vga_Vertical|Add0~22 ;
wire \VGA|vga_Vertical|Add0~25_sumout ;
wire \VGA|vga_Vertical|Add0~26 ;
wire \VGA|vga_Vertical|Add0~33_sumout ;
wire \VGA|vga_Vertical|Add0~34 ;
wire \VGA|vga_Vertical|Add0~29_sumout ;
wire \VGA|vga_Vertical|LessThan0~0_combout ;
wire \VGA|LessThan8~0_combout ;
wire \VGA|LessThan1~0_combout ;
wire \VGA|LessThan4~1_combout ;
wire \VGA|LessThan5~1_combout ;
wire \reset~input_o ;
wire \VGA|red[3]~0_combout ;
wire \VGA|LessThan5~0_combout ;
wire \VGA|red[3]~1_combout ;
wire \VGA|vga_horizontal|LessThan0~2_combout ;
wire \VGA|always0~0_combout ;
wire \VGA|always0~3_combout ;
wire \VGA|always0~2_combout ;
wire \VGA|always0~4_combout ;
wire \VGA|LessThan8~1_combout ;
wire \VGA|always0~1_combout ;
wire \VGA|always0~5_combout ;
wire \VGA|red[0]~26_combout ;
wire \VGA|Add2~70_cout ;
wire \VGA|Add2~1_sumout ;
wire \VGA|Add1~1_sumout ;
wire \VGA|Add2~2 ;
wire \VGA|Add2~5_sumout ;
wire \VGA|Add1~2 ;
wire \VGA|Add1~5_sumout ;
wire \VGA|Add2~6 ;
wire \VGA|Add2~9_sumout ;
wire \VGA|Add1~6 ;
wire \VGA|Add1~9_sumout ;
wire \VGA|Add2~10 ;
wire \VGA|Add2~13_sumout ;
wire \VGA|Add1~10 ;
wire \VGA|Add1~13_sumout ;
wire \VGA|Add2~14 ;
wire \VGA|Add2~17_sumout ;
wire \VGA|Add1~14 ;
wire \VGA|Add1~17_sumout ;
wire \VGA|Add2~18 ;
wire \VGA|Add2~21_sumout ;
wire \VGA|Add1~18 ;
wire \VGA|Add1~21_sumout ;
wire \VGA|Add2~22 ;
wire \VGA|Add2~25_sumout ;
wire \VGA|Add1~22 ;
wire \VGA|Add1~25_sumout ;
wire \VGA|Add2~26 ;
wire \VGA|Add2~29_sumout ;
wire \VGA|Add1~26 ;
wire \VGA|Add1~29_sumout ;
wire \VGA|Add2~30 ;
wire \VGA|Add2~33_sumout ;
wire \VGA|Add1~30 ;
wire \VGA|Add1~33_sumout ;
wire \VGA|Add2~34 ;
wire \VGA|Add2~37_sumout ;
wire \VGA|Add1~34 ;
wire \VGA|Add1~37_sumout ;
wire \VGA|Add2~38 ;
wire \VGA|Add2~41_sumout ;
wire \VGA|Add1~38 ;
wire \VGA|Add1~41_sumout ;
wire \VGA|Add2~42 ;
wire \VGA|Add2~45_sumout ;
wire \VGA|Add1~42 ;
wire \VGA|Add1~45_sumout ;
wire \VGA|Add2~46 ;
wire \VGA|Add2~49_sumout ;
wire \VGA|Add1~46 ;
wire \VGA|Add1~49_sumout ;
wire \VGA|Add2~50 ;
wire \VGA|Add2~53_sumout ;
wire \VGA|Add1~50 ;
wire \VGA|Add1~53_sumout ;
wire \VGA|Add2~54 ;
wire \VGA|Add2~57_sumout ;
wire \VGA|Add1~54 ;
wire \VGA|Add1~57_sumout ;
wire \VGA|Add2~58 ;
wire \VGA|Add2~61_sumout ;
wire \VGA|Add2~62 ;
wire \VGA|Add2~65_sumout ;
wire \VGA|Mult0~24 ;
wire \VGA|Mult0~23 ;
wire \VGA|Mult0~22 ;
wire \VGA|Mult0~21 ;
wire \VGA|Mult0~20 ;
wire \VGA|Mult0~19 ;
wire \VGA|Mult0~18 ;
wire \VGA|Mult0~17 ;
wire \VGA|Mult0~16 ;
wire \VGA|Mult0~15 ;
wire \VGA|Mult0~14 ;
wire \VGA|Mult0~13 ;
wire \VGA|Mult0~12 ;
wire \VGA|Mult0~11 ;
wire \VGA|Mult0~10 ;
wire \VGA|Mult0~9 ;
wire \VGA|Mult0~8_resulta ;
wire \VGA|Add0~18 ;
wire \VGA|Add0~19 ;
wire \VGA|Add0~22 ;
wire \VGA|Add0~23 ;
wire \VGA|Add0~26 ;
wire \VGA|Add0~27 ;
wire \VGA|Add0~30 ;
wire \VGA|Add0~31 ;
wire \VGA|Add0~34 ;
wire \VGA|Add0~35 ;
wire \VGA|Add0~38 ;
wire \VGA|Add0~39 ;
wire \VGA|Add0~42 ;
wire \VGA|Add0~43 ;
wire \VGA|Add0~46 ;
wire \VGA|Add0~47 ;
wire \VGA|Add0~50 ;
wire \VGA|Add0~51 ;
wire \VGA|Add0~54 ;
wire \VGA|Add0~55 ;
wire \VGA|Add0~58 ;
wire \VGA|Add0~59 ;
wire \VGA|Add0~62 ;
wire \VGA|Add0~63 ;
wire \VGA|Add0~66 ;
wire \VGA|Add0~67 ;
wire \VGA|Add0~2 ;
wire \VGA|Add0~3 ;
wire \VGA|Add0~10 ;
wire \VGA|Add0~11 ;
wire \VGA|Add0~14 ;
wire \VGA|Add0~15 ;
wire \VGA|Add0~5_sumout ;
wire \VGA|Add0~13_sumout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder_combout ;
wire \VGA|Add0~9_sumout ;
wire \VGA|Add0~1_sumout ;
wire \VGA|Add0~17_sumout ;
wire \VGA|Add0~21_sumout ;
wire \VGA|Add0~25_sumout ;
wire \VGA|Add0~29_sumout ;
wire \VGA|Add0~33_sumout ;
wire \VGA|Add0~37_sumout ;
wire \VGA|Add0~41_sumout ;
wire \VGA|Add0~45_sumout ;
wire \VGA|Add0~49_sumout ;
wire \VGA|Add0~53_sumout ;
wire \VGA|Add0~57_sumout ;
wire \VGA|Add0~61_sumout ;
wire \VGA|Add0~65_sumout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode400w[3]~0_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode410w[3]~0_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode420w[3]~0_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a72~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode491w[3]~0_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a80~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode470w[3]~0_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a64~portadataout ;
wire \VGA|red[0]~2_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode440w[3]~0_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a40~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode460w[3]~0_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a56~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode430w[3]~0_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode450w[3]~0_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a48~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0_combout ;
wire \VGA|red[0]~3_combout ;
wire \VGA|red[0]~4_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a65~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a81~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a73~portadataout ;
wire \VGA|red[1]~5_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a57~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a41~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a49~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ;
wire \VGA|red[1]~6_combout ;
wire \VGA|red[1]~7_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a74~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a82~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a66~portadataout ;
wire \VGA|red[2]~8_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a50~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a58~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a42~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0_combout ;
wire \VGA|red[2]~9_combout ;
wire \VGA|red[2]~10_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a83~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a67~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a75~portadataout ;
wire \VGA|red[3]~11_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a43~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a59~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a51~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ;
wire \VGA|red[3]~12_combout ;
wire \VGA|red[3]~13_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a60~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a52~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a44~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a76~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a68~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a84~portadataout ;
wire \VGA|red[4]~14_combout ;
wire \VGA|red[4]~15_combout ;
wire \VGA|red[4]~16_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a61~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a45~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a53~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a69~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a85~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a77~portadataout ;
wire \VGA|red[5]~17_combout ;
wire \VGA|red[5]~18_combout ;
wire \VGA|red[5]~19_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a62~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a54~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a46~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a70~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a78~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a86~portadataout ;
wire \VGA|red[6]~20_combout ;
wire \VGA|red[6]~21_combout ;
wire \VGA|red[6]~22_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a63~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a47~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a55~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a79~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a71~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a87~portadataout ;
wire \VGA|red[7]~23_combout ;
wire \VGA|red[7]~24_combout ;
wire \VGA|red[7]~25_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a56~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a48~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a40~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a64~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a80~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a72~portadataout ;
wire \VGA|green[0]~0_combout ;
wire \VGA|green[0]~1_combout ;
wire \VGA|green[0]~2_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a49~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a41~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a57~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a65~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a81~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a73~portadataout ;
wire \VGA|green[1]~3_combout ;
wire \VGA|green[1]~4_combout ;
wire \VGA|green[1]~5_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a74~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a82~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a66~portadataout ;
wire \VGA|green[2]~6_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a58~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a42~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a50~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0_combout ;
wire \VGA|green[2]~7_combout ;
wire \VGA|green[2]~8_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a59~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a51~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a43~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a67~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a83~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a75~portadataout ;
wire \VGA|green[3]~9_combout ;
wire \VGA|green[3]~10_combout ;
wire \VGA|green[3]~11_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a68~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a84~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a76~portadataout ;
wire \VGA|green[4]~12_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a44~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a52~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a60~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0_combout ;
wire \VGA|green[4]~13_combout ;
wire \VGA|green[4]~14_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a69~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a85~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a77~portadataout ;
wire \VGA|green[5]~15_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a45~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a53~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a61~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0_combout ;
wire \VGA|green[5]~16_combout ;
wire \VGA|green[5]~17_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a86~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a70~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a78~portadataout ;
wire \VGA|green[6]~18_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a62~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a46~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a54~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ;
wire \VGA|green[6]~19_combout ;
wire \VGA|green[6]~20_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a71~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a87~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a79~portadataout ;
wire \VGA|green[7]~21_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a63~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a47~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a55~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout ;
wire \VGA|green[7]~22_combout ;
wire \VGA|green[7]~23_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a40~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a56~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a48~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a64~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a72~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a80~portadataout ;
wire \VGA|blue[0]~0_combout ;
wire \VGA|blue[0]~1_combout ;
wire \VGA|blue[0]~2_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a73~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a81~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a65~portadataout ;
wire \VGA|blue[1]~3_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a41~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a49~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a57~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0_combout ;
wire \VGA|blue[1]~4_combout ;
wire \VGA|blue[1]~5_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a74~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a66~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a82~portadataout ;
wire \VGA|blue[2]~6_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a50~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a42~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a58~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0_combout ;
wire \VGA|blue[2]~7_combout ;
wire \VGA|blue[2]~8_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a83~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a75~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a67~portadataout ;
wire \VGA|blue[3]~9_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a43~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a59~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a51~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0_combout ;
wire \VGA|blue[3]~10_combout ;
wire \VGA|blue[3]~11_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a60~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a52~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a44~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a84~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a68~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a76~portadataout ;
wire \VGA|blue[4]~12_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ;
wire \VGA|blue[4]~13_combout ;
wire \VGA|blue[4]~14_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a69~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a85~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a77~portadataout ;
wire \VGA|blue[5]~15_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a45~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a61~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a53~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ;
wire \VGA|blue[5]~16_combout ;
wire \VGA|blue[5]~17_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a46~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a62~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a54~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a70~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a86~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a78~portadataout ;
wire \VGA|blue[6]~18_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ;
wire \VGA|blue[6]~19_combout ;
wire \VGA|blue[6]~20_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a79~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a71~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a87~portadataout ;
wire \VGA|blue[7]~21_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a55~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a63~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a47~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ;
wire \VGA|blue[7]~22_combout ;
wire \VGA|blue[7]~23_combout ;
wire [18:0] \VGA|address ;
wire [15:0] \VGA|vga_Vertical|v_Count_Value ;
wire [3:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode481w ;
wire [15:0] \VGA|vga_horizontal|h_Count_Value ;
wire [31:0] \VGA|vga_clock_gen|counter_value ;
wire [3:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode383w ;
wire [3:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a ;
wire [3:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a ;
wire [3:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a ;

wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [63:0] \VGA|Mult0~8_RESULTA_bus ;

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a72~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a80~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a64~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a40~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a48~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a56~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a73~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a81~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a65~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a41~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a49~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a57~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a74~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a82~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a66~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a42~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a50~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a58~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a43~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a51~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a59~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a67~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a75~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a83~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a76~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a84~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a68~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a44~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a52~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a60~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a77~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a85~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a69~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a45~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a53~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a61~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a46~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a54~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a62~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a70~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a78~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a86~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a47~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a55~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a63~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a71~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a79~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a87~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a72~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a80~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a64~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a40~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a48~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a56~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a73~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a81~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a65~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a41~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a49~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a57~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a74~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a82~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a66~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a42~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a50~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a58~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a43~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a51~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a59~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a67~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a75~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a83~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a76~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a84~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a68~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a44~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a52~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a60~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a77~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a85~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a69~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a45~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a53~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a61~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a46~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a54~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a62~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a70~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a78~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a86~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a47~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a55~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a63~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a71~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a79~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a87~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a72~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a80~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a64~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a40~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a48~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a56~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a73~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a81~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a65~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a41~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a49~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a57~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a74~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a82~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a66~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a42~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a50~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a58~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a43~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a51~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a59~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a67~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a75~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a83~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a76~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a84~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a68~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a44~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a52~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a60~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a77~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a85~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a69~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a45~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a53~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a61~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a46~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a54~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a62~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a70~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a78~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a86~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a47~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a55~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a63~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a71~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a79~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a87~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \VGA|Mult0~8_resulta  = \VGA|Mult0~8_RESULTA_bus [0];
assign \VGA|Mult0~9  = \VGA|Mult0~8_RESULTA_bus [1];
assign \VGA|Mult0~10  = \VGA|Mult0~8_RESULTA_bus [2];
assign \VGA|Mult0~11  = \VGA|Mult0~8_RESULTA_bus [3];
assign \VGA|Mult0~12  = \VGA|Mult0~8_RESULTA_bus [4];
assign \VGA|Mult0~13  = \VGA|Mult0~8_RESULTA_bus [5];
assign \VGA|Mult0~14  = \VGA|Mult0~8_RESULTA_bus [6];
assign \VGA|Mult0~15  = \VGA|Mult0~8_RESULTA_bus [7];
assign \VGA|Mult0~16  = \VGA|Mult0~8_RESULTA_bus [8];
assign \VGA|Mult0~17  = \VGA|Mult0~8_RESULTA_bus [9];
assign \VGA|Mult0~18  = \VGA|Mult0~8_RESULTA_bus [10];
assign \VGA|Mult0~19  = \VGA|Mult0~8_RESULTA_bus [11];
assign \VGA|Mult0~20  = \VGA|Mult0~8_RESULTA_bus [12];
assign \VGA|Mult0~21  = \VGA|Mult0~8_RESULTA_bus [13];
assign \VGA|Mult0~22  = \VGA|Mult0~8_RESULTA_bus [14];
assign \VGA|Mult0~23  = \VGA|Mult0~8_RESULTA_bus [15];
assign \VGA|Mult0~24  = \VGA|Mult0~8_RESULTA_bus [16];
assign \VGA|Mult0~25  = \VGA|Mult0~8_RESULTA_bus [17];
assign \VGA|Mult0~26  = \VGA|Mult0~8_RESULTA_bus [18];
assign \VGA|Mult0~27  = \VGA|Mult0~8_RESULTA_bus [19];
assign \VGA|Mult0~28  = \VGA|Mult0~8_RESULTA_bus [20];
assign \VGA|Mult0~29  = \VGA|Mult0~8_RESULTA_bus [21];
assign \VGA|Mult0~30  = \VGA|Mult0~8_RESULTA_bus [22];
assign \VGA|Mult0~31  = \VGA|Mult0~8_RESULTA_bus [23];
assign \VGA|Mult0~32  = \VGA|Mult0~8_RESULTA_bus [24];
assign \VGA|Mult0~33  = \VGA|Mult0~8_RESULTA_bus [25];
assign \VGA|Mult0~34  = \VGA|Mult0~8_RESULTA_bus [26];
assign \VGA|Mult0~35  = \VGA|Mult0~8_RESULTA_bus [27];
assign \VGA|Mult0~36  = \VGA|Mult0~8_RESULTA_bus [28];
assign \VGA|Mult0~37  = \VGA|Mult0~8_RESULTA_bus [29];
assign \VGA|Mult0~38  = \VGA|Mult0~8_RESULTA_bus [30];
assign \VGA|Mult0~39  = \VGA|Mult0~8_RESULTA_bus [31];
assign \VGA|Mult0~40  = \VGA|Mult0~8_RESULTA_bus [32];
assign \VGA|Mult0~41  = \VGA|Mult0~8_RESULTA_bus [33];
assign \VGA|Mult0~42  = \VGA|Mult0~8_RESULTA_bus [34];
assign \VGA|Mult0~43  = \VGA|Mult0~8_RESULTA_bus [35];
assign \VGA|Mult0~44  = \VGA|Mult0~8_RESULTA_bus [36];
assign \VGA|Mult0~45  = \VGA|Mult0~8_RESULTA_bus [37];
assign \VGA|Mult0~46  = \VGA|Mult0~8_RESULTA_bus [38];
assign \VGA|Mult0~47  = \VGA|Mult0~8_RESULTA_bus [39];
assign \VGA|Mult0~48  = \VGA|Mult0~8_RESULTA_bus [40];
assign \VGA|Mult0~49  = \VGA|Mult0~8_RESULTA_bus [41];
assign \VGA|Mult0~50  = \VGA|Mult0~8_RESULTA_bus [42];
assign \VGA|Mult0~51  = \VGA|Mult0~8_RESULTA_bus [43];
assign \VGA|Mult0~52  = \VGA|Mult0~8_RESULTA_bus [44];
assign \VGA|Mult0~53  = \VGA|Mult0~8_RESULTA_bus [45];
assign \VGA|Mult0~54  = \VGA|Mult0~8_RESULTA_bus [46];
assign \VGA|Mult0~55  = \VGA|Mult0~8_RESULTA_bus [47];
assign \VGA|Mult0~56  = \VGA|Mult0~8_RESULTA_bus [48];
assign \VGA|Mult0~57  = \VGA|Mult0~8_RESULTA_bus [49];
assign \VGA|Mult0~58  = \VGA|Mult0~8_RESULTA_bus [50];
assign \VGA|Mult0~59  = \VGA|Mult0~8_RESULTA_bus [51];
assign \VGA|Mult0~60  = \VGA|Mult0~8_RESULTA_bus [52];
assign \VGA|Mult0~61  = \VGA|Mult0~8_RESULTA_bus [53];
assign \VGA|Mult0~62  = \VGA|Mult0~8_RESULTA_bus [54];
assign \VGA|Mult0~63  = \VGA|Mult0~8_RESULTA_bus [55];
assign \VGA|Mult0~64  = \VGA|Mult0~8_RESULTA_bus [56];
assign \VGA|Mult0~65  = \VGA|Mult0~8_RESULTA_bus [57];
assign \VGA|Mult0~66  = \VGA|Mult0~8_RESULTA_bus [58];
assign \VGA|Mult0~67  = \VGA|Mult0~8_RESULTA_bus [59];
assign \VGA|Mult0~68  = \VGA|Mult0~8_RESULTA_bus [60];
assign \VGA|Mult0~69  = \VGA|Mult0~8_RESULTA_bus [61];
assign \VGA|Mult0~70  = \VGA|Mult0~8_RESULTA_bus [62];
assign \VGA|Mult0~71  = \VGA|Mult0~8_RESULTA_bus [63];

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\VGA|LessThan0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(!\VGA|LessThan1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(!\VGA|red[0]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(!\VGA|red[1]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(!\VGA|red[2]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\VGA|red[3]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(!\VGA|red[4]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(!\VGA|red[5]~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\VGA|red[6]~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\VGA|red[7]~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(!\VGA|green[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(!\VGA|green[1]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(!\VGA|green[2]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\VGA|green[3]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(!\VGA|green[4]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(!\VGA|green[5]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\VGA|green[6]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\VGA|green[7]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(!\VGA|blue[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(!\VGA|blue[1]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(!\VGA|blue[2]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\VGA|blue[3]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(!\VGA|blue[4]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(!\VGA|blue[5]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\VGA|blue[6]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\VGA|blue[7]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\VGA|vga_clock_gen|divided_clk~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \finish~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(finish),
	.obar());
// synopsys translate_off
defparam \finish~output .bus_hold = "false";
defparam \finish~output .open_drain_output = "false";
defparam \finish~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \counting~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(counting),
	.obar());
// synopsys translate_off
defparam \counting~output .bus_hold = "false";
defparam \counting~output .open_drain_output = "false";
defparam \counting~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \finish_30sec~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(finish_30sec),
	.obar());
// synopsys translate_off
defparam \finish_30sec~output .bus_hold = "false";
defparam \finish_30sec~output .open_drain_output = "false";
defparam \finish_30sec~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X31_Y38_N19
dffeas \VGA|vga_clock_gen|counter_value[26]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[26]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N0
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~1 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~1_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \VGA|vga_clock_gen|Add0~2  = CARRY(( \VGA|vga_clock_gen|counter_value[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_clock_gen|counter_value[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~1_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~1 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \VGA|vga_clock_gen|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y39_N1
dffeas \VGA|vga_clock_gen|counter_value[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[0]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N3
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~29 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~29_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [1] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~2  ))
// \VGA|vga_clock_gen|Add0~30  = CARRY(( \VGA|vga_clock_gen|counter_value [1] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~2  ))

	.dataa(!\VGA|vga_clock_gen|counter_value [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~29_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~29 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y39_N5
dffeas \VGA|vga_clock_gen|counter_value[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[1] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N6
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~25 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~25_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[2]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~30  ))
// \VGA|vga_clock_gen|Add0~26  = CARRY(( \VGA|vga_clock_gen|counter_value[2]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_clock_gen|counter_value[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~25_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~25 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|vga_clock_gen|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y39_N7
dffeas \VGA|vga_clock_gen|counter_value[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[2]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N9
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~5 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~5_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [3] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~26  ))
// \VGA|vga_clock_gen|Add0~6  = CARRY(( \VGA|vga_clock_gen|counter_value [3] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~26  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~5_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~5 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y39_N11
dffeas \VGA|vga_clock_gen|counter_value[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[3] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N12
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~81 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~81_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [4] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~6  ))
// \VGA|vga_clock_gen|Add0~82  = CARRY(( \VGA|vga_clock_gen|counter_value [4] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~6  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~81_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~81 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~81 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y39_N14
dffeas \VGA|vga_clock_gen|counter_value[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[4] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N15
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~93 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~93_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[5]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~82  ))
// \VGA|vga_clock_gen|Add0~94  = CARRY(( \VGA|vga_clock_gen|counter_value[5]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_clock_gen|counter_value[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~93_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~93 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_clock_gen|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y39_N16
dffeas \VGA|vga_clock_gen|counter_value[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[5]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N18
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~89 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~89_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[6]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~94  ))
// \VGA|vga_clock_gen|Add0~90  = CARRY(( \VGA|vga_clock_gen|counter_value[6]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_clock_gen|counter_value[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~89_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~89 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_clock_gen|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y39_N19
dffeas \VGA|vga_clock_gen|counter_value[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[6]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N21
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~85 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~85_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [7] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~90  ))
// \VGA|vga_clock_gen|Add0~86  = CARRY(( \VGA|vga_clock_gen|counter_value [7] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_clock_gen|counter_value [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~85_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~85 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_clock_gen|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y39_N22
dffeas \VGA|vga_clock_gen|counter_value[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[7] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N24
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~77 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~77_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [8] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~86  ))
// \VGA|vga_clock_gen|Add0~78  = CARRY(( \VGA|vga_clock_gen|counter_value [8] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~86  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~77_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~77 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~77 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y39_N25
dffeas \VGA|vga_clock_gen|counter_value[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[8] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N27
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~21 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~21_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[9]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~78  ))
// \VGA|vga_clock_gen|Add0~22  = CARRY(( \VGA|vga_clock_gen|counter_value[9]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_clock_gen|counter_value[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~21_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~21 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_clock_gen|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y39_N28
dffeas \VGA|vga_clock_gen|counter_value[9]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[9]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N30
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~17 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~17_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[10]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~22  ))
// \VGA|vga_clock_gen|Add0~18  = CARRY(( \VGA|vga_clock_gen|counter_value[10]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_clock_gen|counter_value[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~17_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~17 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_clock_gen|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y39_N31
dffeas \VGA|vga_clock_gen|counter_value[10]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[10]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N33
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~13 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~13_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [11] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~18  ))
// \VGA|vga_clock_gen|Add0~14  = CARRY(( \VGA|vga_clock_gen|counter_value [11] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~18  ))

	.dataa(!\VGA|vga_clock_gen|counter_value [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~13_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~13 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y39_N35
dffeas \VGA|vga_clock_gen|counter_value[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [11]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[11] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N36
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~9 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~9_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [12] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~14  ))
// \VGA|vga_clock_gen|Add0~10  = CARRY(( \VGA|vga_clock_gen|counter_value [12] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~14  ))

	.dataa(!\VGA|vga_clock_gen|counter_value [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~9_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~9 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y39_N38
dffeas \VGA|vga_clock_gen|counter_value[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [12]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[12] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N39
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~53 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~53_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [13] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~10  ))
// \VGA|vga_clock_gen|Add0~54  = CARRY(( \VGA|vga_clock_gen|counter_value [13] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_clock_gen|counter_value [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~53_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~53 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|vga_clock_gen|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y39_N40
dffeas \VGA|vga_clock_gen|counter_value[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [13]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[13] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N42
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~49 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~49_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [14] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~54  ))
// \VGA|vga_clock_gen|Add0~50  = CARRY(( \VGA|vga_clock_gen|counter_value [14] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_clock_gen|counter_value [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~49_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~49 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|vga_clock_gen|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y39_N43
dffeas \VGA|vga_clock_gen|counter_value[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [14]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[14] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N45
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~45 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~45_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [15] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~50  ))
// \VGA|vga_clock_gen|Add0~46  = CARRY(( \VGA|vga_clock_gen|counter_value [15] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~50  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~45_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~45 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y39_N47
dffeas \VGA|vga_clock_gen|counter_value[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [15]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[15] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N48
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~41 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~41_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[16]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~46  ))
// \VGA|vga_clock_gen|Add0~42  = CARRY(( \VGA|vga_clock_gen|counter_value[16]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_clock_gen|counter_value[16]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~41_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~41 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|vga_clock_gen|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y39_N49
dffeas \VGA|vga_clock_gen|counter_value[16]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[16]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N51
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~37 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~37_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[17]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~42  ))
// \VGA|vga_clock_gen|Add0~38  = CARRY(( \VGA|vga_clock_gen|counter_value[17]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~42  ))

	.dataa(!\VGA|vga_clock_gen|counter_value[17]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~37_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~37 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y39_N53
dffeas \VGA|vga_clock_gen|counter_value[17]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[17]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N54
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~33 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~33_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [18] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~38  ))
// \VGA|vga_clock_gen|Add0~34  = CARRY(( \VGA|vga_clock_gen|counter_value [18] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~38  ))

	.dataa(!\VGA|vga_clock_gen|counter_value [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~33_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~33 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y39_N56
dffeas \VGA|vga_clock_gen|counter_value[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [18]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[18] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N57
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~101 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~101_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[19]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~34  ))
// \VGA|vga_clock_gen|Add0~102  = CARRY(( \VGA|vga_clock_gen|counter_value[19]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~34  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value[19]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~101_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~101 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~101 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y39_N59
dffeas \VGA|vga_clock_gen|counter_value[19]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[19]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y38_N0
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~73 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~73_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [20] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~102  ))
// \VGA|vga_clock_gen|Add0~74  = CARRY(( \VGA|vga_clock_gen|counter_value [20] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_clock_gen|counter_value [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~73_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~73 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_clock_gen|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y38_N1
dffeas \VGA|vga_clock_gen|counter_value[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [20]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[20] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y38_N3
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~69 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~69_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [21] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~74  ))
// \VGA|vga_clock_gen|Add0~70  = CARRY(( \VGA|vga_clock_gen|counter_value [21] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~74  ))

	.dataa(!\VGA|vga_clock_gen|counter_value [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~69_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~69 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y38_N5
dffeas \VGA|vga_clock_gen|counter_value[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [21]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[21] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y38_N6
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~65 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~65_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [22] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~70  ))
// \VGA|vga_clock_gen|Add0~66  = CARRY(( \VGA|vga_clock_gen|counter_value [22] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~70  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~65_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~65 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y38_N8
dffeas \VGA|vga_clock_gen|counter_value[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [22]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[22] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y38_N9
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~61 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~61_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [23] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~66  ))
// \VGA|vga_clock_gen|Add0~62  = CARRY(( \VGA|vga_clock_gen|counter_value [23] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_clock_gen|counter_value [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~61_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~61 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|vga_clock_gen|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y38_N10
dffeas \VGA|vga_clock_gen|counter_value[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [23]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[23] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y38_N12
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~57 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~57_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [24] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~62  ))
// \VGA|vga_clock_gen|Add0~58  = CARRY(( \VGA|vga_clock_gen|counter_value [24] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~62  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~57_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~57 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y38_N14
dffeas \VGA|vga_clock_gen|counter_value[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [24]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[24] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y38_N15
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~125 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~125_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[25]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~58  ))
// \VGA|vga_clock_gen|Add0~126  = CARRY(( \VGA|vga_clock_gen|counter_value[25]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_clock_gen|counter_value[25]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~125_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~125 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~125 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_clock_gen|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y38_N16
dffeas \VGA|vga_clock_gen|counter_value[25]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[25]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y38_N18
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~121 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~121_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[26]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~126  ))
// \VGA|vga_clock_gen|Add0~122  = CARRY(( \VGA|vga_clock_gen|counter_value[26]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~126  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value[26]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~121_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~121 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~121 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y38_N20
dffeas \VGA|vga_clock_gen|counter_value[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [26]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[26] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y38_N17
dffeas \VGA|vga_clock_gen|counter_value[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [25]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[25] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y38_N31
dffeas \VGA|vga_clock_gen|counter_value[30]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[30]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y38_N21
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~117 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~117_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [27] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~122  ))
// \VGA|vga_clock_gen|Add0~118  = CARRY(( \VGA|vga_clock_gen|counter_value [27] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~122  ))

	.dataa(!\VGA|vga_clock_gen|counter_value [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~117_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~117 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~117 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y38_N23
dffeas \VGA|vga_clock_gen|counter_value[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [27]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[27] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y38_N24
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~113 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~113_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[28]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~118  ))
// \VGA|vga_clock_gen|Add0~114  = CARRY(( \VGA|vga_clock_gen|counter_value[28]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~118  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value[28]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~113_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~113 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~113 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y38_N25
dffeas \VGA|vga_clock_gen|counter_value[28]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[28]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y38_N27
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~109 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~109_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[29]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~114  ))
// \VGA|vga_clock_gen|Add0~110  = CARRY(( \VGA|vga_clock_gen|counter_value[29]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_clock_gen|counter_value[29]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~109_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~109 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_clock_gen|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y38_N28
dffeas \VGA|vga_clock_gen|counter_value[29]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[29]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y38_N30
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~105 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~105_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[30]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~110  ))
// \VGA|vga_clock_gen|Add0~106  = CARRY(( \VGA|vga_clock_gen|counter_value[30]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_clock_gen|counter_value[30]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~105_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~105 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_clock_gen|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y38_N32
dffeas \VGA|vga_clock_gen|counter_value[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [30]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[30] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y38_N29
dffeas \VGA|vga_clock_gen|counter_value[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [29]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[29] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y38_N26
dffeas \VGA|vga_clock_gen|counter_value[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [28]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[28] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y38_N45
cyclonev_lcell_comb \VGA|vga_clock_gen|Equal0~5 (
// Equation(s):
// \VGA|vga_clock_gen|Equal0~5_combout  = ( !\VGA|vga_clock_gen|counter_value [29] & ( !\VGA|vga_clock_gen|counter_value [28] & ( (!\VGA|vga_clock_gen|counter_value [26] & (!\VGA|vga_clock_gen|counter_value [25] & (!\VGA|vga_clock_gen|counter_value [30] & 
// !\VGA|vga_clock_gen|counter_value [27]))) ) ) )

	.dataa(!\VGA|vga_clock_gen|counter_value [26]),
	.datab(!\VGA|vga_clock_gen|counter_value [25]),
	.datac(!\VGA|vga_clock_gen|counter_value [30]),
	.datad(!\VGA|vga_clock_gen|counter_value [27]),
	.datae(!\VGA|vga_clock_gen|counter_value [29]),
	.dataf(!\VGA|vga_clock_gen|counter_value [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_clock_gen|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Equal0~5 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Equal0~5 .lut_mask = 64'h8000000000000000;
defparam \VGA|vga_clock_gen|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y38_N48
cyclonev_lcell_comb \VGA|vga_clock_gen|Equal0~3 (
// Equation(s):
// \VGA|vga_clock_gen|Equal0~3_combout  = ( !\VGA|vga_clock_gen|counter_value [23] & ( !\VGA|vga_clock_gen|counter_value [8] & ( (!\VGA|vga_clock_gen|counter_value [21] & (!\VGA|vga_clock_gen|counter_value [22] & (!\VGA|vga_clock_gen|counter_value [20] & 
// !\VGA|vga_clock_gen|counter_value [24]))) ) ) )

	.dataa(!\VGA|vga_clock_gen|counter_value [21]),
	.datab(!\VGA|vga_clock_gen|counter_value [22]),
	.datac(!\VGA|vga_clock_gen|counter_value [20]),
	.datad(!\VGA|vga_clock_gen|counter_value [24]),
	.datae(!\VGA|vga_clock_gen|counter_value [23]),
	.dataf(!\VGA|vga_clock_gen|counter_value [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_clock_gen|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Equal0~3 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Equal0~3 .lut_mask = 64'h8000000000000000;
defparam \VGA|vga_clock_gen|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y39_N2
dffeas \VGA|vga_clock_gen|counter_value[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[0] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y38_N30
cyclonev_lcell_comb \VGA|vga_clock_gen|Equal0~0 (
// Equation(s):
// \VGA|vga_clock_gen|Equal0~0_combout  = ( !\VGA|vga_clock_gen|counter_value [3] & ( !\VGA|vga_clock_gen|counter_value [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|vga_clock_gen|counter_value [3]),
	.dataf(!\VGA|vga_clock_gen|counter_value [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_clock_gen|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Equal0~0 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Equal0~0 .lut_mask = 64'hFFFF000000000000;
defparam \VGA|vga_clock_gen|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y39_N50
dffeas \VGA|vga_clock_gen|counter_value[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [16]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[16] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y39_N52
dffeas \VGA|vga_clock_gen|counter_value[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [17]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[17] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y38_N48
cyclonev_lcell_comb \VGA|vga_clock_gen|Equal0~2 (
// Equation(s):
// \VGA|vga_clock_gen|Equal0~2_combout  = ( !\VGA|vga_clock_gen|counter_value [18] & ( !\VGA|vga_clock_gen|counter_value [17] & ( (!\VGA|vga_clock_gen|counter_value [13] & (!\VGA|vga_clock_gen|counter_value [16] & (!\VGA|vga_clock_gen|counter_value [15] & 
// !\VGA|vga_clock_gen|counter_value [14]))) ) ) )

	.dataa(!\VGA|vga_clock_gen|counter_value [13]),
	.datab(!\VGA|vga_clock_gen|counter_value [16]),
	.datac(!\VGA|vga_clock_gen|counter_value [15]),
	.datad(!\VGA|vga_clock_gen|counter_value [14]),
	.datae(!\VGA|vga_clock_gen|counter_value [18]),
	.dataf(!\VGA|vga_clock_gen|counter_value [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_clock_gen|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Equal0~2 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \VGA|vga_clock_gen|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y38_N33
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~97 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~97_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [31] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~106  ))

	.dataa(!\VGA|vga_clock_gen|counter_value [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~97_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~97 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~97 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y38_N35
dffeas \VGA|vga_clock_gen|counter_value[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [31]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[31] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y39_N20
dffeas \VGA|vga_clock_gen|counter_value[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[6] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y39_N17
dffeas \VGA|vga_clock_gen|counter_value[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[5] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y39_N58
dffeas \VGA|vga_clock_gen|counter_value[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [19]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[19] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y38_N36
cyclonev_lcell_comb \VGA|vga_clock_gen|Equal0~4 (
// Equation(s):
// \VGA|vga_clock_gen|Equal0~4_combout  = ( !\VGA|vga_clock_gen|counter_value [19] & ( !\VGA|vga_clock_gen|counter_value [7] & ( (!\VGA|vga_clock_gen|counter_value [31] & (!\VGA|vga_clock_gen|counter_value [4] & (!\VGA|vga_clock_gen|counter_value [6] & 
// !\VGA|vga_clock_gen|counter_value [5]))) ) ) )

	.dataa(!\VGA|vga_clock_gen|counter_value [31]),
	.datab(!\VGA|vga_clock_gen|counter_value [4]),
	.datac(!\VGA|vga_clock_gen|counter_value [6]),
	.datad(!\VGA|vga_clock_gen|counter_value [5]),
	.datae(!\VGA|vga_clock_gen|counter_value [19]),
	.dataf(!\VGA|vga_clock_gen|counter_value [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_clock_gen|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Equal0~4 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Equal0~4 .lut_mask = 64'h8000000000000000;
defparam \VGA|vga_clock_gen|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y39_N29
dffeas \VGA|vga_clock_gen|counter_value[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[9] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y39_N8
dffeas \VGA|vga_clock_gen|counter_value[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[2] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y39_N32
dffeas \VGA|vga_clock_gen|counter_value[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [10]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[10] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N48
cyclonev_lcell_comb \VGA|vga_clock_gen|Equal0~1 (
// Equation(s):
// \VGA|vga_clock_gen|Equal0~1_combout  = ( !\VGA|vga_clock_gen|counter_value [2] & ( !\VGA|vga_clock_gen|counter_value [10] & ( (!\VGA|vga_clock_gen|counter_value [1] & (!\VGA|vga_clock_gen|counter_value [11] & (!\VGA|vga_clock_gen|counter_value [9] & 
// !\VGA|vga_clock_gen|counter_value [12]))) ) ) )

	.dataa(!\VGA|vga_clock_gen|counter_value [1]),
	.datab(!\VGA|vga_clock_gen|counter_value [11]),
	.datac(!\VGA|vga_clock_gen|counter_value [9]),
	.datad(!\VGA|vga_clock_gen|counter_value [12]),
	.datae(!\VGA|vga_clock_gen|counter_value [2]),
	.dataf(!\VGA|vga_clock_gen|counter_value [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_clock_gen|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Equal0~1 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \VGA|vga_clock_gen|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y38_N45
cyclonev_lcell_comb \VGA|vga_clock_gen|Equal0~6 (
// Equation(s):
// \VGA|vga_clock_gen|Equal0~6_combout  = ( \VGA|vga_clock_gen|Equal0~4_combout  & ( \VGA|vga_clock_gen|Equal0~1_combout  & ( (\VGA|vga_clock_gen|Equal0~5_combout  & (\VGA|vga_clock_gen|Equal0~3_combout  & (\VGA|vga_clock_gen|Equal0~0_combout  & 
// \VGA|vga_clock_gen|Equal0~2_combout ))) ) ) )

	.dataa(!\VGA|vga_clock_gen|Equal0~5_combout ),
	.datab(!\VGA|vga_clock_gen|Equal0~3_combout ),
	.datac(!\VGA|vga_clock_gen|Equal0~0_combout ),
	.datad(!\VGA|vga_clock_gen|Equal0~2_combout ),
	.datae(!\VGA|vga_clock_gen|Equal0~4_combout ),
	.dataf(!\VGA|vga_clock_gen|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Equal0~6 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Equal0~6 .lut_mask = 64'h0000000000000001;
defparam \VGA|vga_clock_gen|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y38_N24
cyclonev_lcell_comb \VGA|vga_clock_gen|divided_clk~0 (
// Equation(s):
// \VGA|vga_clock_gen|divided_clk~0_combout  = ( !\VGA|vga_clock_gen|Equal0~6_combout  & ( \VGA|vga_clock_gen|divided_clk~q  ) ) # ( \VGA|vga_clock_gen|Equal0~6_combout  & ( !\VGA|vga_clock_gen|divided_clk~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|vga_clock_gen|Equal0~6_combout ),
	.dataf(!\VGA|vga_clock_gen|divided_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_clock_gen|divided_clk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|divided_clk~0 .extended_lut = "off";
defparam \VGA|vga_clock_gen|divided_clk~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \VGA|vga_clock_gen|divided_clk~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y38_N54
cyclonev_lcell_comb \VGA|vga_clock_gen|divided_clk~feeder (
// Equation(s):
// \VGA|vga_clock_gen|divided_clk~feeder_combout  = ( \VGA|vga_clock_gen|divided_clk~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|vga_clock_gen|divided_clk~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_clock_gen|divided_clk~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|divided_clk~feeder .extended_lut = "off";
defparam \VGA|vga_clock_gen|divided_clk~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|vga_clock_gen|divided_clk~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y38_N56
dffeas \VGA|vga_clock_gen|divided_clk (
	.clk(\CLOCK_50~input_o ),
	.d(\VGA|vga_clock_gen|divided_clk~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|divided_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|divided_clk .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|divided_clk .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N0
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~61 (
// Equation(s):
// \VGA|vga_horizontal|Add0~61_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [0] ) + ( VCC ) + ( !VCC ))
// \VGA|vga_horizontal|Add0~62  = CARRY(( \VGA|vga_horizontal|h_Count_Value [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~61_sumout ),
	.cout(\VGA|vga_horizontal|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~61 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~61 .lut_mask = 64'h00000000000000FF;
defparam \VGA|vga_horizontal|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N18
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~5 (
// Equation(s):
// \VGA|vga_horizontal|Add0~5_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [6] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~2  ))
// \VGA|vga_horizontal|Add0~6  = CARRY(( \VGA|vga_horizontal|h_Count_Value [6] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~5_sumout ),
	.cout(\VGA|vga_horizontal|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~5 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|vga_horizontal|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N21
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~9 (
// Equation(s):
// \VGA|vga_horizontal|Add0~9_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [7] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~6  ))
// \VGA|vga_horizontal|Add0~10  = CARRY(( \VGA|vga_horizontal|h_Count_Value [7] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~9_sumout ),
	.cout(\VGA|vga_horizontal|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~9 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_horizontal|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y38_N23
dffeas \VGA|vga_horizontal|h_Count_Value[7] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[7] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N24
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~17 (
// Equation(s):
// \VGA|vga_horizontal|Add0~17_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [8] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~10  ))
// \VGA|vga_horizontal|Add0~18  = CARRY(( \VGA|vga_horizontal|h_Count_Value [8] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~17_sumout ),
	.cout(\VGA|vga_horizontal|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~17 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_horizontal|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y38_N26
dffeas \VGA|vga_horizontal|h_Count_Value[8] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[8] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N27
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~13 (
// Equation(s):
// \VGA|vga_horizontal|Add0~13_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [9] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~18  ))
// \VGA|vga_horizontal|Add0~14  = CARRY(( \VGA|vga_horizontal|h_Count_Value [9] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~13_sumout ),
	.cout(\VGA|vga_horizontal|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~13 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_horizontal|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y38_N29
dffeas \VGA|vga_horizontal|h_Count_Value[9] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[9] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N30
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~41 (
// Equation(s):
// \VGA|vga_horizontal|Add0~41_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [10] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~14  ))
// \VGA|vga_horizontal|Add0~42  = CARRY(( \VGA|vga_horizontal|h_Count_Value [10] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~14  ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~41_sumout ),
	.cout(\VGA|vga_horizontal|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~41 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_horizontal|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y38_N32
dffeas \VGA|vga_horizontal|h_Count_Value[10] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [10]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[10] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N33
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~37 (
// Equation(s):
// \VGA|vga_horizontal|Add0~37_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [11] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~42  ))
// \VGA|vga_horizontal|Add0~38  = CARRY(( \VGA|vga_horizontal|h_Count_Value [11] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~42  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~37_sumout ),
	.cout(\VGA|vga_horizontal|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~37 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_horizontal|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y38_N35
dffeas \VGA|vga_horizontal|h_Count_Value[11] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [11]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[11] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N36
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~33 (
// Equation(s):
// \VGA|vga_horizontal|Add0~33_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [12] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~38  ))
// \VGA|vga_horizontal|Add0~34  = CARRY(( \VGA|vga_horizontal|h_Count_Value [12] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~38  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~33_sumout ),
	.cout(\VGA|vga_horizontal|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~33 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_horizontal|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y38_N38
dffeas \VGA|vga_horizontal|h_Count_Value[12] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [12]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[12] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N39
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~29 (
// Equation(s):
// \VGA|vga_horizontal|Add0~29_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [13] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~34  ))
// \VGA|vga_horizontal|Add0~30  = CARRY(( \VGA|vga_horizontal|h_Count_Value [13] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~29_sumout ),
	.cout(\VGA|vga_horizontal|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~29 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_horizontal|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y38_N41
dffeas \VGA|vga_horizontal|h_Count_Value[13] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [13]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[13] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N42
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~25 (
// Equation(s):
// \VGA|vga_horizontal|Add0~25_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [14] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~30  ))
// \VGA|vga_horizontal|Add0~26  = CARRY(( \VGA|vga_horizontal|h_Count_Value [14] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~30  ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~25_sumout ),
	.cout(\VGA|vga_horizontal|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~25 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_horizontal|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y38_N44
dffeas \VGA|vga_horizontal|h_Count_Value[14] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [14]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[14] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N45
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~21 (
// Equation(s):
// \VGA|vga_horizontal|Add0~21_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [15] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~21 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_horizontal|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y38_N47
dffeas \VGA|vga_horizontal|h_Count_Value[15] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [15]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[15] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N48
cyclonev_lcell_comb \VGA|vga_horizontal|LessThan0~0 (
// Equation(s):
// \VGA|vga_horizontal|LessThan0~0_combout  = ( !\VGA|vga_horizontal|h_Count_Value [15] & ( !\VGA|vga_horizontal|h_Count_Value [13] & ( (!\VGA|vga_horizontal|h_Count_Value [12] & (!\VGA|vga_horizontal|h_Count_Value [14] & (!\VGA|vga_horizontal|h_Count_Value 
// [11] & !\VGA|vga_horizontal|h_Count_Value [10]))) ) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [12]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [14]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [11]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [10]),
	.datae(!\VGA|vga_horizontal|h_Count_Value [15]),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_horizontal|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|LessThan0~0 .extended_lut = "off";
defparam \VGA|vga_horizontal|LessThan0~0 .lut_mask = 64'h8000000000000000;
defparam \VGA|vga_horizontal|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N57
cyclonev_lcell_comb \VGA|vga_horizontal|LessThan0~1 (
// Equation(s):
// \VGA|vga_horizontal|LessThan0~1_combout  = ( !\VGA|vga_horizontal|h_Count_Value [6] & ( (!\VGA|vga_horizontal|h_Count_Value [5] & !\VGA|vga_horizontal|h_Count_Value [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_horizontal|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|LessThan0~1 .extended_lut = "off";
defparam \VGA|vga_horizontal|LessThan0~1 .lut_mask = 64'hF000F00000000000;
defparam \VGA|vga_horizontal|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N30
cyclonev_lcell_comb \VGA|vga_horizontal|LessThan0~3 (
// Equation(s):
// \VGA|vga_horizontal|LessThan0~3_combout  = ( \VGA|vga_horizontal|h_Count_Value [1] & ( \VGA|vga_horizontal|h_Count_Value [3] & ( (\VGA|vga_horizontal|h_Count_Value [0] & (\VGA|vga_horizontal|h_Count_Value [2] & \VGA|vga_horizontal|h_Count_Value [4])) ) ) 
// )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [0]),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datae(!\VGA|vga_horizontal|h_Count_Value [1]),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|LessThan0~3 .extended_lut = "off";
defparam \VGA|vga_horizontal|LessThan0~3 .lut_mask = 64'h0000000000000005;
defparam \VGA|vga_horizontal|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N54
cyclonev_lcell_comb \VGA|vga_horizontal|LessThan0~4 (
// Equation(s):
// \VGA|vga_horizontal|LessThan0~4_combout  = ( \VGA|vga_horizontal|LessThan0~3_combout  & ( (!\VGA|vga_horizontal|LessThan0~0_combout ) # ((\VGA|vga_horizontal|h_Count_Value [8] & \VGA|vga_horizontal|h_Count_Value [9])) ) ) # ( 
// !\VGA|vga_horizontal|LessThan0~3_combout  & ( (!\VGA|vga_horizontal|LessThan0~0_combout ) # ((\VGA|vga_horizontal|h_Count_Value [8] & (\VGA|vga_horizontal|h_Count_Value [9] & !\VGA|vga_horizontal|LessThan0~1_combout ))) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datac(!\VGA|vga_horizontal|LessThan0~0_combout ),
	.datad(!\VGA|vga_horizontal|LessThan0~1_combout ),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_horizontal|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|LessThan0~4 .extended_lut = "off";
defparam \VGA|vga_horizontal|LessThan0~4 .lut_mask = 64'hF1F0F1F0F1F1F1F1;
defparam \VGA|vga_horizontal|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y38_N2
dffeas \VGA|vga_horizontal|h_Count_Value[0] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[0] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N3
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~57 (
// Equation(s):
// \VGA|vga_horizontal|Add0~57_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [1] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~62  ))
// \VGA|vga_horizontal|Add0~58  = CARRY(( \VGA|vga_horizontal|h_Count_Value [1] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~57_sumout ),
	.cout(\VGA|vga_horizontal|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~57 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|vga_horizontal|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y38_N5
dffeas \VGA|vga_horizontal|h_Count_Value[1] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[1] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N6
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~53 (
// Equation(s):
// \VGA|vga_horizontal|Add0~53_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [2] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~58  ))
// \VGA|vga_horizontal|Add0~54  = CARRY(( \VGA|vga_horizontal|h_Count_Value [2] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~58  ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~53_sumout ),
	.cout(\VGA|vga_horizontal|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~53 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_horizontal|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y38_N8
dffeas \VGA|vga_horizontal|h_Count_Value[2] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[2] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N9
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~49 (
// Equation(s):
// \VGA|vga_horizontal|Add0~49_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [3] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~54  ))
// \VGA|vga_horizontal|Add0~50  = CARRY(( \VGA|vga_horizontal|h_Count_Value [3] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~49_sumout ),
	.cout(\VGA|vga_horizontal|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~49 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|vga_horizontal|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y38_N11
dffeas \VGA|vga_horizontal|h_Count_Value[3] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[3] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N12
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~45 (
// Equation(s):
// \VGA|vga_horizontal|Add0~45_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [4] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~50  ))
// \VGA|vga_horizontal|Add0~46  = CARRY(( \VGA|vga_horizontal|h_Count_Value [4] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~50  ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~45_sumout ),
	.cout(\VGA|vga_horizontal|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~45 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_horizontal|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y38_N14
dffeas \VGA|vga_horizontal|h_Count_Value[4] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[4] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N15
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~1 (
// Equation(s):
// \VGA|vga_horizontal|Add0~1_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [5] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~46  ))
// \VGA|vga_horizontal|Add0~2  = CARRY(( \VGA|vga_horizontal|h_Count_Value [5] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~1_sumout ),
	.cout(\VGA|vga_horizontal|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~1 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|vga_horizontal|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y38_N17
dffeas \VGA|vga_horizontal|h_Count_Value[5] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[5] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y38_N20
dffeas \VGA|vga_horizontal|h_Count_Value[6] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[6] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N12
cyclonev_lcell_comb \VGA|LessThan0~0 (
// Equation(s):
// \VGA|LessThan0~0_combout  = ( \VGA|vga_horizontal|LessThan0~0_combout  & ( !\VGA|vga_horizontal|h_Count_Value [8] & ( (!\VGA|vga_horizontal|h_Count_Value [9] & (!\VGA|vga_horizontal|h_Count_Value [7] & ((!\VGA|vga_horizontal|h_Count_Value [6]) # 
// (!\VGA|vga_horizontal|h_Count_Value [5])))) ) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datae(!\VGA|vga_horizontal|LessThan0~0_combout ),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan0~0 .extended_lut = "off";
defparam \VGA|LessThan0~0 .lut_mask = 64'h0000C08000000000;
defparam \VGA|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y40_N0
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~61 (
// Equation(s):
// \VGA|vga_Vertical|Add0~61_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [0] ) + ( VCC ) + ( !VCC ))
// \VGA|vga_Vertical|Add0~62  = CARRY(( \VGA|vga_Vertical|v_Count_Value [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~61_sumout ),
	.cout(\VGA|vga_Vertical|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~61 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~61 .lut_mask = 64'h00000000000000FF;
defparam \VGA|vga_Vertical|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N48
cyclonev_lcell_comb \VGA|LessThan4~0 (
// Equation(s):
// \VGA|LessThan4~0_combout  = ( !\VGA|vga_Vertical|v_Count_Value [7] & ( (!\VGA|vga_Vertical|v_Count_Value [8] & (!\VGA|vga_Vertical|v_Count_Value [6] & !\VGA|vga_Vertical|v_Count_Value [5])) ) )

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datae(gnd),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan4~0 .extended_lut = "off";
defparam \VGA|LessThan4~0 .lut_mask = 64'hC000C00000000000;
defparam \VGA|LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y40_N54
cyclonev_lcell_comb \VGA|vga_Vertical|LessThan0~1 (
// Equation(s):
// \VGA|vga_Vertical|LessThan0~1_combout  = ( \VGA|vga_Vertical|LessThan0~0_combout  & ( \VGA|LessThan4~0_combout  & ( (\VGA|vga_Vertical|v_Count_Value [9] & (((\VGA|vga_Vertical|v_Count_Value [2] & \VGA|vga_Vertical|v_Count_Value [3])) # 
// (\VGA|vga_Vertical|v_Count_Value [4]))) ) ) ) # ( !\VGA|vga_Vertical|LessThan0~0_combout  & ( \VGA|LessThan4~0_combout  ) ) # ( \VGA|vga_Vertical|LessThan0~0_combout  & ( !\VGA|LessThan4~0_combout  & ( \VGA|vga_Vertical|v_Count_Value [9] ) ) ) # ( 
// !\VGA|vga_Vertical|LessThan0~0_combout  & ( !\VGA|LessThan4~0_combout  ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datab(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datae(!\VGA|vga_Vertical|LessThan0~0_combout ),
	.dataf(!\VGA|LessThan4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|LessThan0~1 .extended_lut = "off";
defparam \VGA|vga_Vertical|LessThan0~1 .lut_mask = 64'hFFFF0F0FFFFF010F;
defparam \VGA|vga_Vertical|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y38_N52
dffeas \VGA|vga_horizontal|enable_V_Counter (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(gnd),
	.asdata(\VGA|vga_horizontal|LessThan0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|enable_V_Counter~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|enable_V_Counter .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|enable_V_Counter .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y40_N2
dffeas \VGA|vga_Vertical|v_Count_Value[0] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[0] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y40_N3
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~45 (
// Equation(s):
// \VGA|vga_Vertical|Add0~45_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [1] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~62  ))
// \VGA|vga_Vertical|Add0~46  = CARRY(( \VGA|vga_Vertical|v_Count_Value [1] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~62  ))

	.dataa(!\VGA|vga_Vertical|v_Count_Value [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~45_sumout ),
	.cout(\VGA|vga_Vertical|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~45 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_Vertical|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y40_N5
dffeas \VGA|vga_Vertical|v_Count_Value[1] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[1] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y40_N6
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~57 (
// Equation(s):
// \VGA|vga_Vertical|Add0~57_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [2] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~46  ))
// \VGA|vga_Vertical|Add0~58  = CARRY(( \VGA|vga_Vertical|v_Count_Value [2] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~46  ))

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~57_sumout ),
	.cout(\VGA|vga_Vertical|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~57 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_Vertical|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y40_N8
dffeas \VGA|vga_Vertical|v_Count_Value[2] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[2] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y40_N9
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~53 (
// Equation(s):
// \VGA|vga_Vertical|Add0~53_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [3] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~58  ))
// \VGA|vga_Vertical|Add0~54  = CARRY(( \VGA|vga_Vertical|v_Count_Value [3] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~53_sumout ),
	.cout(\VGA|vga_Vertical|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~53 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_Vertical|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y40_N11
dffeas \VGA|vga_Vertical|v_Count_Value[3] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[3] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y40_N12
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~49 (
// Equation(s):
// \VGA|vga_Vertical|Add0~49_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [4] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~54  ))
// \VGA|vga_Vertical|Add0~50  = CARRY(( \VGA|vga_Vertical|v_Count_Value [4] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~54  ))

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~49_sumout ),
	.cout(\VGA|vga_Vertical|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~49 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_Vertical|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y40_N14
dffeas \VGA|vga_Vertical|v_Count_Value[4] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[4] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y40_N15
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~1 (
// Equation(s):
// \VGA|vga_Vertical|Add0~1_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [5] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~50  ))
// \VGA|vga_Vertical|Add0~2  = CARRY(( \VGA|vga_Vertical|v_Count_Value [5] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~1_sumout ),
	.cout(\VGA|vga_Vertical|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~1 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|vga_Vertical|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y40_N17
dffeas \VGA|vga_Vertical|v_Count_Value[5] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[5] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y40_N18
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~13 (
// Equation(s):
// \VGA|vga_Vertical|Add0~13_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [6] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~2  ))
// \VGA|vga_Vertical|Add0~14  = CARRY(( \VGA|vga_Vertical|v_Count_Value [6] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~13_sumout ),
	.cout(\VGA|vga_Vertical|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~13 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_Vertical|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y40_N20
dffeas \VGA|vga_Vertical|v_Count_Value[6] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[6] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y40_N21
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~9 (
// Equation(s):
// \VGA|vga_Vertical|Add0~9_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [7] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~14  ))
// \VGA|vga_Vertical|Add0~10  = CARRY(( \VGA|vga_Vertical|v_Count_Value [7] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~14  ))

	.dataa(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~9_sumout ),
	.cout(\VGA|vga_Vertical|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~9 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_Vertical|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y40_N23
dffeas \VGA|vga_Vertical|v_Count_Value[7] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[7] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y40_N24
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~5 (
// Equation(s):
// \VGA|vga_Vertical|Add0~5_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [8] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~10  ))
// \VGA|vga_Vertical|Add0~6  = CARRY(( \VGA|vga_Vertical|v_Count_Value [8] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~5_sumout ),
	.cout(\VGA|vga_Vertical|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~5 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|vga_Vertical|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y40_N26
dffeas \VGA|vga_Vertical|v_Count_Value[8] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[8] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y40_N27
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~17 (
// Equation(s):
// \VGA|vga_Vertical|Add0~17_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [9] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~6  ))
// \VGA|vga_Vertical|Add0~18  = CARRY(( \VGA|vga_Vertical|v_Count_Value [9] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~6  ))

	.dataa(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~17_sumout ),
	.cout(\VGA|vga_Vertical|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~17 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_Vertical|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y40_N29
dffeas \VGA|vga_Vertical|v_Count_Value[9] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[9] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y40_N30
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~41 (
// Equation(s):
// \VGA|vga_Vertical|Add0~41_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [10] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~18  ))
// \VGA|vga_Vertical|Add0~42  = CARRY(( \VGA|vga_Vertical|v_Count_Value [10] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~18  ))

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~41_sumout ),
	.cout(\VGA|vga_Vertical|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~41 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_Vertical|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y40_N32
dffeas \VGA|vga_Vertical|v_Count_Value[10] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [10]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[10] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y40_N33
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~37 (
// Equation(s):
// \VGA|vga_Vertical|Add0~37_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [11] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~42  ))
// \VGA|vga_Vertical|Add0~38  = CARRY(( \VGA|vga_Vertical|v_Count_Value [11] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~42  ))

	.dataa(!\VGA|vga_Vertical|v_Count_Value [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~37_sumout ),
	.cout(\VGA|vga_Vertical|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~37 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_Vertical|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y40_N35
dffeas \VGA|vga_Vertical|v_Count_Value[11] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [11]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[11] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y40_N36
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~21 (
// Equation(s):
// \VGA|vga_Vertical|Add0~21_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [12] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~38  ))
// \VGA|vga_Vertical|Add0~22  = CARRY(( \VGA|vga_Vertical|v_Count_Value [12] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~38  ))

	.dataa(!\VGA|vga_Vertical|v_Count_Value [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~21_sumout ),
	.cout(\VGA|vga_Vertical|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~21 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_Vertical|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y40_N38
dffeas \VGA|vga_Vertical|v_Count_Value[12] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [12]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[12] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y40_N39
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~25 (
// Equation(s):
// \VGA|vga_Vertical|Add0~25_sumout  = SUM(( GND ) + ( \VGA|vga_Vertical|v_Count_Value [13] ) + ( \VGA|vga_Vertical|Add0~22  ))
// \VGA|vga_Vertical|Add0~26  = CARRY(( GND ) + ( \VGA|vga_Vertical|v_Count_Value [13] ) + ( \VGA|vga_Vertical|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [13]),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~25_sumout ),
	.cout(\VGA|vga_Vertical|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~25 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~25 .lut_mask = 64'h0000FF0000000000;
defparam \VGA|vga_Vertical|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y40_N41
dffeas \VGA|vga_Vertical|v_Count_Value[13] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [13]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[13] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y40_N42
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~33 (
// Equation(s):
// \VGA|vga_Vertical|Add0~33_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [14] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~26  ))
// \VGA|vga_Vertical|Add0~34  = CARRY(( \VGA|vga_Vertical|v_Count_Value [14] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~26  ))

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~33_sumout ),
	.cout(\VGA|vga_Vertical|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~33 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_Vertical|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y40_N44
dffeas \VGA|vga_Vertical|v_Count_Value[14] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [14]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[14] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y40_N45
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~29 (
// Equation(s):
// \VGA|vga_Vertical|Add0~29_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [15] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~29 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_Vertical|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y40_N47
dffeas \VGA|vga_Vertical|v_Count_Value[15] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [15]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[15] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y40_N48
cyclonev_lcell_comb \VGA|vga_Vertical|LessThan0~0 (
// Equation(s):
// \VGA|vga_Vertical|LessThan0~0_combout  = ( !\VGA|vga_Vertical|v_Count_Value [15] & ( !\VGA|vga_Vertical|v_Count_Value [14] & ( (!\VGA|vga_Vertical|v_Count_Value [11] & (!\VGA|vga_Vertical|v_Count_Value [13] & (!\VGA|vga_Vertical|v_Count_Value [12] & 
// !\VGA|vga_Vertical|v_Count_Value [10]))) ) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [11]),
	.datab(!\VGA|vga_Vertical|v_Count_Value [13]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [12]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [10]),
	.datae(!\VGA|vga_Vertical|v_Count_Value [15]),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_Vertical|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|LessThan0~0 .extended_lut = "off";
defparam \VGA|vga_Vertical|LessThan0~0 .lut_mask = 64'h8000000000000000;
defparam \VGA|vga_Vertical|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y40_N57
cyclonev_lcell_comb \VGA|LessThan8~0 (
// Equation(s):
// \VGA|LessThan8~0_combout  = ( !\VGA|vga_Vertical|v_Count_Value [3] & ( (!\VGA|vga_Vertical|v_Count_Value [2] & !\VGA|vga_Vertical|v_Count_Value [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datae(gnd),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan8~0 .extended_lut = "off";
defparam \VGA|LessThan8~0 .lut_mask = 64'hF000F00000000000;
defparam \VGA|LessThan8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y40_N39
cyclonev_lcell_comb \VGA|LessThan1~0 (
// Equation(s):
// \VGA|LessThan1~0_combout  = ( \VGA|vga_Vertical|v_Count_Value [1] & ( \VGA|vga_Vertical|v_Count_Value [9] ) ) # ( !\VGA|vga_Vertical|v_Count_Value [1] & ( \VGA|vga_Vertical|v_Count_Value [9] ) ) # ( \VGA|vga_Vertical|v_Count_Value [1] & ( 
// !\VGA|vga_Vertical|v_Count_Value [9] ) ) # ( !\VGA|vga_Vertical|v_Count_Value [1] & ( !\VGA|vga_Vertical|v_Count_Value [9] & ( (!\VGA|vga_Vertical|LessThan0~0_combout ) # ((!\VGA|LessThan4~0_combout ) # (!\VGA|LessThan8~0_combout )) ) ) )

	.dataa(!\VGA|vga_Vertical|LessThan0~0_combout ),
	.datab(!\VGA|LessThan4~0_combout ),
	.datac(!\VGA|LessThan8~0_combout ),
	.datad(gnd),
	.datae(!\VGA|vga_Vertical|v_Count_Value [1]),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan1~0 .extended_lut = "off";
defparam \VGA|LessThan1~0 .lut_mask = 64'hFEFEFFFFFFFFFFFF;
defparam \VGA|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y40_N54
cyclonev_lcell_comb \VGA|LessThan4~1 (
// Equation(s):
// \VGA|LessThan4~1_combout  = ( \VGA|LessThan8~0_combout  & ( (\VGA|vga_Vertical|v_Count_Value [9] & ((!\VGA|LessThan4~0_combout ) # ((\VGA|vga_Vertical|v_Count_Value [0] & \VGA|vga_Vertical|v_Count_Value [1])))) ) ) # ( !\VGA|LessThan8~0_combout  & ( 
// \VGA|vga_Vertical|v_Count_Value [9] ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [0]),
	.datab(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datac(!\VGA|LessThan4~0_combout ),
	.datad(!\VGA|vga_Vertical|v_Count_Value [1]),
	.datae(gnd),
	.dataf(!\VGA|LessThan8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan4~1 .extended_lut = "off";
defparam \VGA|LessThan4~1 .lut_mask = 64'h3333333330313031;
defparam \VGA|LessThan4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N51
cyclonev_lcell_comb \VGA|LessThan5~1 (
// Equation(s):
// \VGA|LessThan5~1_combout  = ( !\VGA|vga_Vertical|v_Count_Value [7] & ( (!\VGA|vga_Vertical|v_Count_Value [6] & (!\VGA|vga_Vertical|v_Count_Value [8] & !\VGA|vga_Vertical|v_Count_Value [9])) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datab(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan5~1 .extended_lut = "off";
defparam \VGA|LessThan5~1 .lut_mask = 64'h8080808000000000;
defparam \VGA|LessThan5~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N0
cyclonev_lcell_comb \VGA|red[3]~0 (
// Equation(s):
// \VGA|red[3]~0_combout  = ( \VGA|vga_horizontal|h_Count_Value [8] & ( \VGA|vga_horizontal|h_Count_Value [9] & ( (((\VGA|vga_horizontal|h_Count_Value [5]) # (\VGA|vga_horizontal|h_Count_Value [6])) # (\VGA|vga_horizontal|h_Count_Value [4])) # 
// (\VGA|vga_horizontal|h_Count_Value [7]) ) ) ) # ( !\VGA|vga_horizontal|h_Count_Value [8] & ( !\VGA|vga_horizontal|h_Count_Value [9] & ( (!\VGA|vga_horizontal|h_Count_Value [7]) # ((!\VGA|vga_horizontal|h_Count_Value [4] & 
// (!\VGA|vga_horizontal|h_Count_Value [6] & !\VGA|vga_horizontal|h_Count_Value [5]))) ) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datae(!\VGA|vga_horizontal|h_Count_Value [8]),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[3]~0 .extended_lut = "off";
defparam \VGA|red[3]~0 .lut_mask = 64'hEAAA000000007FFF;
defparam \VGA|red[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y40_N39
cyclonev_lcell_comb \VGA|LessThan5~0 (
// Equation(s):
// \VGA|LessThan5~0_combout  = ( \VGA|vga_Vertical|v_Count_Value [1] & ( \VGA|vga_Vertical|v_Count_Value [4] & ( \VGA|vga_Vertical|v_Count_Value [5] ) ) ) # ( !\VGA|vga_Vertical|v_Count_Value [1] & ( \VGA|vga_Vertical|v_Count_Value [4] & ( 
// \VGA|vga_Vertical|v_Count_Value [5] ) ) ) # ( \VGA|vga_Vertical|v_Count_Value [1] & ( !\VGA|vga_Vertical|v_Count_Value [4] & ( (\VGA|vga_Vertical|v_Count_Value [5] & (((\VGA|vga_Vertical|v_Count_Value [3]) # (\VGA|vga_Vertical|v_Count_Value [2])) # 
// (\VGA|vga_Vertical|v_Count_Value [0]))) ) ) ) # ( !\VGA|vga_Vertical|v_Count_Value [1] & ( !\VGA|vga_Vertical|v_Count_Value [4] & ( (\VGA|vga_Vertical|v_Count_Value [5] & ((\VGA|vga_Vertical|v_Count_Value [3]) # (\VGA|vga_Vertical|v_Count_Value [2]))) ) ) 
// )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [0]),
	.datab(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datae(!\VGA|vga_Vertical|v_Count_Value [1]),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan5~0 .extended_lut = "off";
defparam \VGA|LessThan5~0 .lut_mask = 64'h003F007F00FF00FF;
defparam \VGA|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N18
cyclonev_lcell_comb \VGA|red[3]~1 (
// Equation(s):
// \VGA|red[3]~1_combout  = ( !\VGA|red[3]~0_combout  & ( \VGA|LessThan5~0_combout  & ( (\VGA|vga_Vertical|LessThan0~0_combout  & (\VGA|vga_horizontal|LessThan0~0_combout  & \reset~input_o )) ) ) ) # ( !\VGA|red[3]~0_combout  & ( !\VGA|LessThan5~0_combout  & 
// ( (\VGA|vga_Vertical|LessThan0~0_combout  & (\VGA|vga_horizontal|LessThan0~0_combout  & (!\VGA|LessThan5~1_combout  & \reset~input_o ))) ) ) )

	.dataa(!\VGA|vga_Vertical|LessThan0~0_combout ),
	.datab(!\VGA|vga_horizontal|LessThan0~0_combout ),
	.datac(!\VGA|LessThan5~1_combout ),
	.datad(!\reset~input_o ),
	.datae(!\VGA|red[3]~0_combout ),
	.dataf(!\VGA|LessThan5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[3]~1 .extended_lut = "off";
defparam \VGA|red[3]~1 .lut_mask = 64'h0010000000110000;
defparam \VGA|red[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N9
cyclonev_lcell_comb \VGA|vga_horizontal|LessThan0~2 (
// Equation(s):
// \VGA|vga_horizontal|LessThan0~2_combout  = ( \VGA|vga_horizontal|h_Count_Value [2] & ( \VGA|vga_horizontal|h_Count_Value [3] & ( \VGA|vga_horizontal|h_Count_Value [1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [1]),
	.datae(!\VGA|vga_horizontal|h_Count_Value [2]),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_horizontal|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|LessThan0~2 .extended_lut = "off";
defparam \VGA|vga_horizontal|LessThan0~2 .lut_mask = 64'h00000000000000FF;
defparam \VGA|vga_horizontal|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N36
cyclonev_lcell_comb \VGA|always0~0 (
// Equation(s):
// \VGA|always0~0_combout  = ( \VGA|vga_horizontal|LessThan0~1_combout  & ( \VGA|vga_horizontal|LessThan0~2_combout  & ( (!\VGA|vga_horizontal|h_Count_Value [8] & !\VGA|vga_horizontal|h_Count_Value [9]) ) ) ) # ( !\VGA|vga_horizontal|LessThan0~1_combout  & ( 
// \VGA|vga_horizontal|LessThan0~2_combout  & ( (!\VGA|vga_horizontal|h_Count_Value [8] & !\VGA|vga_horizontal|h_Count_Value [9]) ) ) ) # ( \VGA|vga_horizontal|LessThan0~1_combout  & ( !\VGA|vga_horizontal|LessThan0~2_combout  & ( 
// (!\VGA|vga_horizontal|h_Count_Value [9] & ((!\VGA|vga_horizontal|h_Count_Value [4]) # (!\VGA|vga_horizontal|h_Count_Value [8]))) ) ) ) # ( !\VGA|vga_horizontal|LessThan0~1_combout  & ( !\VGA|vga_horizontal|LessThan0~2_combout  & ( 
// (!\VGA|vga_horizontal|h_Count_Value [8] & !\VGA|vga_horizontal|h_Count_Value [9]) ) ) )

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datae(!\VGA|vga_horizontal|LessThan0~1_combout ),
	.dataf(!\VGA|vga_horizontal|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~0 .extended_lut = "off";
defparam \VGA|always0~0 .lut_mask = 64'hF000FC00F000F000;
defparam \VGA|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N57
cyclonev_lcell_comb \VGA|always0~3 (
// Equation(s):
// \VGA|always0~3_combout  = ( !\VGA|vga_horizontal|h_Count_Value [7] & ( (!\VGA|vga_horizontal|h_Count_Value [8] & !\VGA|vga_horizontal|h_Count_Value [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datae(!\VGA|vga_horizontal|h_Count_Value [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~3 .extended_lut = "off";
defparam \VGA|always0~3 .lut_mask = 64'hF0000000F0000000;
defparam \VGA|always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N48
cyclonev_lcell_comb \VGA|always0~2 (
// Equation(s):
// \VGA|always0~2_combout  = ( \VGA|vga_horizontal|h_Count_Value [1] & ( \VGA|vga_horizontal|h_Count_Value [5] & ( (\VGA|vga_horizontal|h_Count_Value [4] & (\VGA|vga_horizontal|h_Count_Value [3] & ((\VGA|vga_horizontal|h_Count_Value [0]) # 
// (\VGA|vga_horizontal|h_Count_Value [2])))) ) ) ) # ( !\VGA|vga_horizontal|h_Count_Value [1] & ( \VGA|vga_horizontal|h_Count_Value [5] & ( (\VGA|vga_horizontal|h_Count_Value [2] & (\VGA|vga_horizontal|h_Count_Value [4] & \VGA|vga_horizontal|h_Count_Value 
// [3])) ) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [0]),
	.datae(!\VGA|vga_horizontal|h_Count_Value [1]),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~2 .extended_lut = "off";
defparam \VGA|always0~2 .lut_mask = 64'h0000000001010103;
defparam \VGA|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N24
cyclonev_lcell_comb \VGA|always0~4 (
// Equation(s):
// \VGA|always0~4_combout  = ( !\VGA|vga_Vertical|v_Count_Value [9] & ( \VGA|always0~2_combout  & ( (\VGA|vga_Vertical|LessThan0~0_combout  & !\VGA|vga_horizontal|h_Count_Value [9]) ) ) ) # ( !\VGA|vga_Vertical|v_Count_Value [9] & ( !\VGA|always0~2_combout  
// & ( (\VGA|vga_Vertical|LessThan0~0_combout  & ((!\VGA|vga_horizontal|h_Count_Value [9]) # (\VGA|always0~3_combout ))) ) ) )

	.dataa(!\VGA|vga_Vertical|LessThan0~0_combout ),
	.datab(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datac(gnd),
	.datad(!\VGA|always0~3_combout ),
	.datae(!\VGA|vga_Vertical|v_Count_Value [9]),
	.dataf(!\VGA|always0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~4 .extended_lut = "off";
defparam \VGA|always0~4 .lut_mask = 64'h4455000044440000;
defparam \VGA|always0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y40_N57
cyclonev_lcell_comb \VGA|LessThan8~1 (
// Equation(s):
// \VGA|LessThan8~1_combout  = ( \VGA|vga_Vertical|v_Count_Value [1] & ( \VGA|vga_Vertical|v_Count_Value [8] ) ) # ( !\VGA|vga_Vertical|v_Count_Value [1] & ( \VGA|vga_Vertical|v_Count_Value [8] & ( (((\VGA|vga_Vertical|v_Count_Value [2]) # 
// (\VGA|vga_Vertical|v_Count_Value [3])) # (\VGA|vga_Vertical|v_Count_Value [4])) # (\VGA|vga_Vertical|v_Count_Value [0]) ) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [0]),
	.datab(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datae(!\VGA|vga_Vertical|v_Count_Value [1]),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan8~1 .extended_lut = "off";
defparam \VGA|LessThan8~1 .lut_mask = 64'h000000007FFFFFFF;
defparam \VGA|LessThan8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y40_N42
cyclonev_lcell_comb \VGA|always0~1 (
// Equation(s):
// \VGA|always0~1_combout  = ( \VGA|vga_Vertical|v_Count_Value [3] & ( \VGA|vga_Vertical|v_Count_Value [4] & ( !\VGA|vga_Vertical|v_Count_Value [5] ) ) ) # ( !\VGA|vga_Vertical|v_Count_Value [3] & ( \VGA|vga_Vertical|v_Count_Value [4] & ( 
// (!\VGA|vga_Vertical|v_Count_Value [2]) # (!\VGA|vga_Vertical|v_Count_Value [5]) ) ) ) # ( \VGA|vga_Vertical|v_Count_Value [3] & ( !\VGA|vga_Vertical|v_Count_Value [4] ) ) # ( !\VGA|vga_Vertical|v_Count_Value [3] & ( !\VGA|vga_Vertical|v_Count_Value [4] ) 
// )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datad(gnd),
	.datae(!\VGA|vga_Vertical|v_Count_Value [3]),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~1 .extended_lut = "off";
defparam \VGA|always0~1 .lut_mask = 64'hFFFFFFFFFAFAF0F0;
defparam \VGA|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N54
cyclonev_lcell_comb \VGA|always0~5 (
// Equation(s):
// \VGA|always0~5_combout  = ( !\VGA|vga_Vertical|v_Count_Value [6] & ( ((!\VGA|vga_horizontal|LessThan0~0_combout ) # ((!\VGA|vga_Vertical|v_Count_Value [8] & (\VGA|always0~1_combout  & !\VGA|vga_Vertical|v_Count_Value [7])) # 
// (\VGA|vga_Vertical|v_Count_Value [8] & ((\VGA|vga_Vertical|v_Count_Value [7]))))) ) ) # ( \VGA|vga_Vertical|v_Count_Value [6] & ( (!\VGA|vga_horizontal|LessThan0~0_combout ) # ((!\VGA|LessThan8~1_combout  & (\VGA|vga_Vertical|v_Count_Value [8] & 
// ((\VGA|vga_Vertical|v_Count_Value [7])))) # (\VGA|LessThan8~1_combout  & (((\VGA|vga_Vertical|v_Count_Value [8] & \VGA|vga_Vertical|v_Count_Value [7])) # (\VGA|vga_Vertical|v_Count_Value [5])))) ) )

	.dataa(!\VGA|LessThan8~1_combout ),
	.datab(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datad(!\VGA|vga_horizontal|LessThan0~0_combout ),
	.datae(!\VGA|vga_Vertical|v_Count_Value [6]),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datag(!\VGA|always0~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~5 .extended_lut = "on";
defparam \VGA|always0~5 .lut_mask = 64'hFF0CFF05FF33FF37;
defparam \VGA|always0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N42
cyclonev_lcell_comb \VGA|red[0]~26 (
// Equation(s):
// \VGA|red[0]~26_combout  = ( \VGA|always0~5_combout  ) # ( !\VGA|always0~5_combout  & ( ((!\VGA|red[3]~1_combout ) # ((!\VGA|always0~4_combout ) # (\VGA|LessThan4~1_combout ))) # (\VGA|always0~0_combout ) ) )

	.dataa(!\VGA|always0~0_combout ),
	.datab(!\VGA|red[3]~1_combout ),
	.datac(!\VGA|LessThan4~1_combout ),
	.datad(!\VGA|always0~4_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~26 .extended_lut = "off";
defparam \VGA|red[0]~26 .lut_mask = 64'hFFDFFFDFFFFFFFFF;
defparam \VGA|red[0]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y40_N0
cyclonev_lcell_comb \VGA|Add2~70 (
// Equation(s):
// \VGA|Add2~70_cout  = CARRY(( \VGA|vga_Vertical|v_Count_Value [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA|Add2~70_cout ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add2~70 .extended_lut = "off";
defparam \VGA|Add2~70 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add2~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y40_N3
cyclonev_lcell_comb \VGA|Add2~1 (
// Equation(s):
// \VGA|Add2~1_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [1] ) + ( VCC ) + ( \VGA|Add2~70_cout  ))
// \VGA|Add2~2  = CARRY(( \VGA|vga_Vertical|v_Count_Value [1] ) + ( VCC ) + ( \VGA|Add2~70_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add2~70_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add2~1_sumout ),
	.cout(\VGA|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add2~1 .extended_lut = "off";
defparam \VGA|Add2~1 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N0
cyclonev_lcell_comb \VGA|Add1~1 (
// Equation(s):
// \VGA|Add1~1_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [2] ) + ( VCC ) + ( !VCC ))
// \VGA|Add1~2  = CARRY(( \VGA|vga_Vertical|v_Count_Value [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~1_sumout ),
	.cout(\VGA|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~1 .extended_lut = "off";
defparam \VGA|Add1~1 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y40_N6
cyclonev_lcell_comb \VGA|Add2~5 (
// Equation(s):
// \VGA|Add2~5_sumout  = SUM(( \VGA|Add1~1_sumout  ) + ( VCC ) + ( \VGA|Add2~2  ))
// \VGA|Add2~6  = CARRY(( \VGA|Add1~1_sumout  ) + ( VCC ) + ( \VGA|Add2~2  ))

	.dataa(gnd),
	.datab(!\VGA|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add2~5_sumout ),
	.cout(\VGA|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add2~5 .extended_lut = "off";
defparam \VGA|Add2~5 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N3
cyclonev_lcell_comb \VGA|Add1~5 (
// Equation(s):
// \VGA|Add1~5_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [3] ) + ( VCC ) + ( \VGA|Add1~2  ))
// \VGA|Add1~6  = CARRY(( \VGA|vga_Vertical|v_Count_Value [3] ) + ( VCC ) + ( \VGA|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~5_sumout ),
	.cout(\VGA|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~5 .extended_lut = "off";
defparam \VGA|Add1~5 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y40_N9
cyclonev_lcell_comb \VGA|Add2~9 (
// Equation(s):
// \VGA|Add2~9_sumout  = SUM(( \VGA|Add1~5_sumout  ) + ( VCC ) + ( \VGA|Add2~6  ))
// \VGA|Add2~10  = CARRY(( \VGA|Add1~5_sumout  ) + ( VCC ) + ( \VGA|Add2~6  ))

	.dataa(!\VGA|Add1~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add2~9_sumout ),
	.cout(\VGA|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add2~9 .extended_lut = "off";
defparam \VGA|Add2~9 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N6
cyclonev_lcell_comb \VGA|Add1~9 (
// Equation(s):
// \VGA|Add1~9_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [4] ) + ( GND ) + ( \VGA|Add1~6  ))
// \VGA|Add1~10  = CARRY(( \VGA|vga_Vertical|v_Count_Value [4] ) + ( GND ) + ( \VGA|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~9_sumout ),
	.cout(\VGA|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~9 .extended_lut = "off";
defparam \VGA|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y40_N12
cyclonev_lcell_comb \VGA|Add2~13 (
// Equation(s):
// \VGA|Add2~13_sumout  = SUM(( \VGA|Add1~9_sumout  ) + ( VCC ) + ( \VGA|Add2~10  ))
// \VGA|Add2~14  = CARRY(( \VGA|Add1~9_sumout  ) + ( VCC ) + ( \VGA|Add2~10  ))

	.dataa(gnd),
	.datab(!\VGA|Add1~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add2~13_sumout ),
	.cout(\VGA|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add2~13 .extended_lut = "off";
defparam \VGA|Add2~13 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N9
cyclonev_lcell_comb \VGA|Add1~13 (
// Equation(s):
// \VGA|Add1~13_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [5] ) + ( GND ) + ( \VGA|Add1~10  ))
// \VGA|Add1~14  = CARRY(( \VGA|vga_Vertical|v_Count_Value [5] ) + ( GND ) + ( \VGA|Add1~10  ))

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~13_sumout ),
	.cout(\VGA|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~13 .extended_lut = "off";
defparam \VGA|Add1~13 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y40_N15
cyclonev_lcell_comb \VGA|Add2~17 (
// Equation(s):
// \VGA|Add2~17_sumout  = SUM(( \VGA|Add1~13_sumout  ) + ( VCC ) + ( \VGA|Add2~14  ))
// \VGA|Add2~18  = CARRY(( \VGA|Add1~13_sumout  ) + ( VCC ) + ( \VGA|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add1~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add2~17_sumout ),
	.cout(\VGA|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add2~17 .extended_lut = "off";
defparam \VGA|Add2~17 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N12
cyclonev_lcell_comb \VGA|Add1~17 (
// Equation(s):
// \VGA|Add1~17_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [6] ) + ( VCC ) + ( \VGA|Add1~14  ))
// \VGA|Add1~18  = CARRY(( \VGA|vga_Vertical|v_Count_Value [6] ) + ( VCC ) + ( \VGA|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~17_sumout ),
	.cout(\VGA|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~17 .extended_lut = "off";
defparam \VGA|Add1~17 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y40_N18
cyclonev_lcell_comb \VGA|Add2~21 (
// Equation(s):
// \VGA|Add2~21_sumout  = SUM(( \VGA|Add1~17_sumout  ) + ( VCC ) + ( \VGA|Add2~18  ))
// \VGA|Add2~22  = CARRY(( \VGA|Add1~17_sumout  ) + ( VCC ) + ( \VGA|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add1~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add2~21_sumout ),
	.cout(\VGA|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add2~21 .extended_lut = "off";
defparam \VGA|Add2~21 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N15
cyclonev_lcell_comb \VGA|Add1~21 (
// Equation(s):
// \VGA|Add1~21_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [7] ) + ( VCC ) + ( \VGA|Add1~18  ))
// \VGA|Add1~22  = CARRY(( \VGA|vga_Vertical|v_Count_Value [7] ) + ( VCC ) + ( \VGA|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~21_sumout ),
	.cout(\VGA|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~21 .extended_lut = "off";
defparam \VGA|Add1~21 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y40_N21
cyclonev_lcell_comb \VGA|Add2~25 (
// Equation(s):
// \VGA|Add2~25_sumout  = SUM(( \VGA|Add1~21_sumout  ) + ( VCC ) + ( \VGA|Add2~22  ))
// \VGA|Add2~26  = CARRY(( \VGA|Add1~21_sumout  ) + ( VCC ) + ( \VGA|Add2~22  ))

	.dataa(!\VGA|Add1~21_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add2~25_sumout ),
	.cout(\VGA|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add2~25 .extended_lut = "off";
defparam \VGA|Add2~25 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N18
cyclonev_lcell_comb \VGA|Add1~25 (
// Equation(s):
// \VGA|Add1~25_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [8] ) + ( VCC ) + ( \VGA|Add1~22  ))
// \VGA|Add1~26  = CARRY(( \VGA|vga_Vertical|v_Count_Value [8] ) + ( VCC ) + ( \VGA|Add1~22  ))

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~25_sumout ),
	.cout(\VGA|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~25 .extended_lut = "off";
defparam \VGA|Add1~25 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y40_N24
cyclonev_lcell_comb \VGA|Add2~29 (
// Equation(s):
// \VGA|Add2~29_sumout  = SUM(( \VGA|Add1~25_sumout  ) + ( VCC ) + ( \VGA|Add2~26  ))
// \VGA|Add2~30  = CARRY(( \VGA|Add1~25_sumout  ) + ( VCC ) + ( \VGA|Add2~26  ))

	.dataa(gnd),
	.datab(!\VGA|Add1~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add2~29_sumout ),
	.cout(\VGA|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add2~29 .extended_lut = "off";
defparam \VGA|Add2~29 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N21
cyclonev_lcell_comb \VGA|Add1~29 (
// Equation(s):
// \VGA|Add1~29_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [9] ) + ( VCC ) + ( \VGA|Add1~26  ))
// \VGA|Add1~30  = CARRY(( \VGA|vga_Vertical|v_Count_Value [9] ) + ( VCC ) + ( \VGA|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~29_sumout ),
	.cout(\VGA|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~29 .extended_lut = "off";
defparam \VGA|Add1~29 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y40_N27
cyclonev_lcell_comb \VGA|Add2~33 (
// Equation(s):
// \VGA|Add2~33_sumout  = SUM(( \VGA|Add1~29_sumout  ) + ( VCC ) + ( \VGA|Add2~30  ))
// \VGA|Add2~34  = CARRY(( \VGA|Add1~29_sumout  ) + ( VCC ) + ( \VGA|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add1~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add2~33_sumout ),
	.cout(\VGA|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add2~33 .extended_lut = "off";
defparam \VGA|Add2~33 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N24
cyclonev_lcell_comb \VGA|Add1~33 (
// Equation(s):
// \VGA|Add1~33_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [10] ) + ( VCC ) + ( \VGA|Add1~30  ))
// \VGA|Add1~34  = CARRY(( \VGA|vga_Vertical|v_Count_Value [10] ) + ( VCC ) + ( \VGA|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~33_sumout ),
	.cout(\VGA|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~33 .extended_lut = "off";
defparam \VGA|Add1~33 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y40_N30
cyclonev_lcell_comb \VGA|Add2~37 (
// Equation(s):
// \VGA|Add2~37_sumout  = SUM(( \VGA|Add1~33_sumout  ) + ( VCC ) + ( \VGA|Add2~34  ))
// \VGA|Add2~38  = CARRY(( \VGA|Add1~33_sumout  ) + ( VCC ) + ( \VGA|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add1~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add2~37_sumout ),
	.cout(\VGA|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add2~37 .extended_lut = "off";
defparam \VGA|Add2~37 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N27
cyclonev_lcell_comb \VGA|Add1~37 (
// Equation(s):
// \VGA|Add1~37_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [11] ) + ( VCC ) + ( \VGA|Add1~34  ))
// \VGA|Add1~38  = CARRY(( \VGA|vga_Vertical|v_Count_Value [11] ) + ( VCC ) + ( \VGA|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~37_sumout ),
	.cout(\VGA|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~37 .extended_lut = "off";
defparam \VGA|Add1~37 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y40_N33
cyclonev_lcell_comb \VGA|Add2~41 (
// Equation(s):
// \VGA|Add2~41_sumout  = SUM(( \VGA|Add1~37_sumout  ) + ( VCC ) + ( \VGA|Add2~38  ))
// \VGA|Add2~42  = CARRY(( \VGA|Add1~37_sumout  ) + ( VCC ) + ( \VGA|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add1~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add2~41_sumout ),
	.cout(\VGA|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add2~41 .extended_lut = "off";
defparam \VGA|Add2~41 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N30
cyclonev_lcell_comb \VGA|Add1~41 (
// Equation(s):
// \VGA|Add1~41_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [12] ) + ( VCC ) + ( \VGA|Add1~38  ))
// \VGA|Add1~42  = CARRY(( \VGA|vga_Vertical|v_Count_Value [12] ) + ( VCC ) + ( \VGA|Add1~38  ))

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~41_sumout ),
	.cout(\VGA|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~41 .extended_lut = "off";
defparam \VGA|Add1~41 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y40_N36
cyclonev_lcell_comb \VGA|Add2~45 (
// Equation(s):
// \VGA|Add2~45_sumout  = SUM(( \VGA|Add1~41_sumout  ) + ( VCC ) + ( \VGA|Add2~42  ))
// \VGA|Add2~46  = CARRY(( \VGA|Add1~41_sumout  ) + ( VCC ) + ( \VGA|Add2~42  ))

	.dataa(gnd),
	.datab(!\VGA|Add1~41_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add2~45_sumout ),
	.cout(\VGA|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add2~45 .extended_lut = "off";
defparam \VGA|Add2~45 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N33
cyclonev_lcell_comb \VGA|Add1~45 (
// Equation(s):
// \VGA|Add1~45_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [13] ) + ( VCC ) + ( \VGA|Add1~42  ))
// \VGA|Add1~46  = CARRY(( \VGA|vga_Vertical|v_Count_Value [13] ) + ( VCC ) + ( \VGA|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~45_sumout ),
	.cout(\VGA|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~45 .extended_lut = "off";
defparam \VGA|Add1~45 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y40_N39
cyclonev_lcell_comb \VGA|Add2~49 (
// Equation(s):
// \VGA|Add2~49_sumout  = SUM(( \VGA|Add1~45_sumout  ) + ( VCC ) + ( \VGA|Add2~46  ))
// \VGA|Add2~50  = CARRY(( \VGA|Add1~45_sumout  ) + ( VCC ) + ( \VGA|Add2~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add1~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add2~49_sumout ),
	.cout(\VGA|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add2~49 .extended_lut = "off";
defparam \VGA|Add2~49 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N36
cyclonev_lcell_comb \VGA|Add1~49 (
// Equation(s):
// \VGA|Add1~49_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [14] ) + ( VCC ) + ( \VGA|Add1~46  ))
// \VGA|Add1~50  = CARRY(( \VGA|vga_Vertical|v_Count_Value [14] ) + ( VCC ) + ( \VGA|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~49_sumout ),
	.cout(\VGA|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~49 .extended_lut = "off";
defparam \VGA|Add1~49 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y40_N42
cyclonev_lcell_comb \VGA|Add2~53 (
// Equation(s):
// \VGA|Add2~53_sumout  = SUM(( \VGA|Add1~49_sumout  ) + ( VCC ) + ( \VGA|Add2~50  ))
// \VGA|Add2~54  = CARRY(( \VGA|Add1~49_sumout  ) + ( VCC ) + ( \VGA|Add2~50  ))

	.dataa(gnd),
	.datab(!\VGA|Add1~49_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add2~53_sumout ),
	.cout(\VGA|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add2~53 .extended_lut = "off";
defparam \VGA|Add2~53 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N39
cyclonev_lcell_comb \VGA|Add1~53 (
// Equation(s):
// \VGA|Add1~53_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [15] ) + ( VCC ) + ( \VGA|Add1~50  ))
// \VGA|Add1~54  = CARRY(( \VGA|vga_Vertical|v_Count_Value [15] ) + ( VCC ) + ( \VGA|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~53_sumout ),
	.cout(\VGA|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~53 .extended_lut = "off";
defparam \VGA|Add1~53 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y40_N45
cyclonev_lcell_comb \VGA|Add2~57 (
// Equation(s):
// \VGA|Add2~57_sumout  = SUM(( \VGA|Add1~53_sumout  ) + ( VCC ) + ( \VGA|Add2~54  ))
// \VGA|Add2~58  = CARRY(( \VGA|Add1~53_sumout  ) + ( VCC ) + ( \VGA|Add2~54  ))

	.dataa(!\VGA|Add1~53_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add2~57_sumout ),
	.cout(\VGA|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add2~57 .extended_lut = "off";
defparam \VGA|Add2~57 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N42
cyclonev_lcell_comb \VGA|Add1~57 (
// Equation(s):
// \VGA|Add1~57_sumout  = SUM(( VCC ) + ( GND ) + ( \VGA|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~57 .extended_lut = "off";
defparam \VGA|Add1~57 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \VGA|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y40_N48
cyclonev_lcell_comb \VGA|Add2~61 (
// Equation(s):
// \VGA|Add2~61_sumout  = SUM(( \VGA|Add1~57_sumout  ) + ( VCC ) + ( \VGA|Add2~58  ))
// \VGA|Add2~62  = CARRY(( \VGA|Add1~57_sumout  ) + ( VCC ) + ( \VGA|Add2~58  ))

	.dataa(gnd),
	.datab(!\VGA|Add1~57_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add2~61_sumout ),
	.cout(\VGA|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add2~61 .extended_lut = "off";
defparam \VGA|Add2~61 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y40_N51
cyclonev_lcell_comb \VGA|Add2~65 (
// Equation(s):
// \VGA|Add2~65_sumout  = SUM(( \VGA|Add1~57_sumout  ) + ( VCC ) + ( \VGA|Add2~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add1~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add2~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add2~65 .extended_lut = "off";
defparam \VGA|Add2~65 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y39_N0
cyclonev_mac \VGA|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,gnd,gnd,vcc,gnd,vcc,vcc,gnd,gnd}),
	.ay({\VGA|Add2~65_sumout ,\VGA|Add2~61_sumout ,\VGA|Add2~57_sumout ,\VGA|Add2~53_sumout ,\VGA|Add2~49_sumout ,\VGA|Add2~45_sumout ,\VGA|Add2~41_sumout ,\VGA|Add2~37_sumout ,\VGA|Add2~33_sumout ,\VGA|Add2~29_sumout ,\VGA|Add2~25_sumout ,\VGA|Add2~21_sumout ,
\VGA|Add2~17_sumout ,\VGA|Add2~13_sumout ,\VGA|Add2~9_sumout ,\VGA|Add2~5_sumout ,\VGA|Add2~1_sumout ,!\VGA|vga_Vertical|v_Count_Value [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\VGA|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \VGA|Mult0~8 .accumulate_clock = "none";
defparam \VGA|Mult0~8 .ax_clock = "none";
defparam \VGA|Mult0~8 .ax_width = 9;
defparam \VGA|Mult0~8 .ay_scan_in_clock = "none";
defparam \VGA|Mult0~8 .ay_scan_in_width = 18;
defparam \VGA|Mult0~8 .ay_use_scan_in = "false";
defparam \VGA|Mult0~8 .az_clock = "none";
defparam \VGA|Mult0~8 .bx_clock = "none";
defparam \VGA|Mult0~8 .by_clock = "none";
defparam \VGA|Mult0~8 .by_use_scan_in = "false";
defparam \VGA|Mult0~8 .bz_clock = "none";
defparam \VGA|Mult0~8 .coef_a_0 = 0;
defparam \VGA|Mult0~8 .coef_a_1 = 0;
defparam \VGA|Mult0~8 .coef_a_2 = 0;
defparam \VGA|Mult0~8 .coef_a_3 = 0;
defparam \VGA|Mult0~8 .coef_a_4 = 0;
defparam \VGA|Mult0~8 .coef_a_5 = 0;
defparam \VGA|Mult0~8 .coef_a_6 = 0;
defparam \VGA|Mult0~8 .coef_a_7 = 0;
defparam \VGA|Mult0~8 .coef_b_0 = 0;
defparam \VGA|Mult0~8 .coef_b_1 = 0;
defparam \VGA|Mult0~8 .coef_b_2 = 0;
defparam \VGA|Mult0~8 .coef_b_3 = 0;
defparam \VGA|Mult0~8 .coef_b_4 = 0;
defparam \VGA|Mult0~8 .coef_b_5 = 0;
defparam \VGA|Mult0~8 .coef_b_6 = 0;
defparam \VGA|Mult0~8 .coef_b_7 = 0;
defparam \VGA|Mult0~8 .coef_sel_a_clock = "none";
defparam \VGA|Mult0~8 .coef_sel_b_clock = "none";
defparam \VGA|Mult0~8 .delay_scan_out_ay = "false";
defparam \VGA|Mult0~8 .delay_scan_out_by = "false";
defparam \VGA|Mult0~8 .enable_double_accum = "false";
defparam \VGA|Mult0~8 .load_const_clock = "none";
defparam \VGA|Mult0~8 .load_const_value = 0;
defparam \VGA|Mult0~8 .mode_sub_location = 0;
defparam \VGA|Mult0~8 .negate_clock = "none";
defparam \VGA|Mult0~8 .operand_source_max = "input";
defparam \VGA|Mult0~8 .operand_source_may = "input";
defparam \VGA|Mult0~8 .operand_source_mbx = "input";
defparam \VGA|Mult0~8 .operand_source_mby = "input";
defparam \VGA|Mult0~8 .operation_mode = "m18x18_full";
defparam \VGA|Mult0~8 .output_clock = "none";
defparam \VGA|Mult0~8 .preadder_subtract_a = "false";
defparam \VGA|Mult0~8 .preadder_subtract_b = "false";
defparam \VGA|Mult0~8 .result_a_width = 64;
defparam \VGA|Mult0~8 .signed_max = "false";
defparam \VGA|Mult0~8 .signed_may = "false";
defparam \VGA|Mult0~8 .signed_mbx = "false";
defparam \VGA|Mult0~8 .signed_mby = "false";
defparam \VGA|Mult0~8 .sub_clock = "none";
defparam \VGA|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N0
cyclonev_lcell_comb \VGA|Add0~17 (
// Equation(s):
// \VGA|Add0~17_sumout  = SUM(( !\VGA|Mult0~8_resulta  $ (!\VGA|vga_horizontal|h_Count_Value [0]) ) + ( !VCC ) + ( !VCC ))
// \VGA|Add0~18  = CARRY(( !\VGA|Mult0~8_resulta  $ (!\VGA|vga_horizontal|h_Count_Value [0]) ) + ( !VCC ) + ( !VCC ))
// \VGA|Add0~19  = SHARE((\VGA|Mult0~8_resulta  & \VGA|vga_horizontal|h_Count_Value [0]))

	.dataa(gnd),
	.datab(!\VGA|Mult0~8_resulta ),
	.datac(!\VGA|vga_horizontal|h_Count_Value [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add0~17_sumout ),
	.cout(\VGA|Add0~18 ),
	.shareout(\VGA|Add0~19 ));
// synopsys translate_off
defparam \VGA|Add0~17 .extended_lut = "off";
defparam \VGA|Add0~17 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|Add0~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N3
cyclonev_lcell_comb \VGA|Add0~21 (
// Equation(s):
// \VGA|Add0~21_sumout  = SUM(( !\VGA|Mult0~9  $ (\VGA|vga_horizontal|h_Count_Value [1]) ) + ( \VGA|Add0~19  ) + ( \VGA|Add0~18  ))
// \VGA|Add0~22  = CARRY(( !\VGA|Mult0~9  $ (\VGA|vga_horizontal|h_Count_Value [1]) ) + ( \VGA|Add0~19  ) + ( \VGA|Add0~18  ))
// \VGA|Add0~23  = SHARE((\VGA|vga_horizontal|h_Count_Value [1]) # (\VGA|Mult0~9 ))

	.dataa(!\VGA|Mult0~9 ),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add0~18 ),
	.sharein(\VGA|Add0~19 ),
	.combout(),
	.sumout(\VGA|Add0~21_sumout ),
	.cout(\VGA|Add0~22 ),
	.shareout(\VGA|Add0~23 ));
// synopsys translate_off
defparam \VGA|Add0~21 .extended_lut = "off";
defparam \VGA|Add0~21 .lut_mask = 64'h00005F5F0000A5A5;
defparam \VGA|Add0~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N6
cyclonev_lcell_comb \VGA|Add0~25 (
// Equation(s):
// \VGA|Add0~25_sumout  = SUM(( !\VGA|Mult0~10  $ (!\VGA|vga_horizontal|h_Count_Value [2]) ) + ( \VGA|Add0~23  ) + ( \VGA|Add0~22  ))
// \VGA|Add0~26  = CARRY(( !\VGA|Mult0~10  $ (!\VGA|vga_horizontal|h_Count_Value [2]) ) + ( \VGA|Add0~23  ) + ( \VGA|Add0~22  ))
// \VGA|Add0~27  = SHARE((\VGA|Mult0~10  & \VGA|vga_horizontal|h_Count_Value [2]))

	.dataa(!\VGA|Mult0~10 ),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add0~22 ),
	.sharein(\VGA|Add0~23 ),
	.combout(),
	.sumout(\VGA|Add0~25_sumout ),
	.cout(\VGA|Add0~26 ),
	.shareout(\VGA|Add0~27 ));
// synopsys translate_off
defparam \VGA|Add0~25 .extended_lut = "off";
defparam \VGA|Add0~25 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|Add0~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N9
cyclonev_lcell_comb \VGA|Add0~29 (
// Equation(s):
// \VGA|Add0~29_sumout  = SUM(( !\VGA|vga_horizontal|h_Count_Value [3] $ (!\VGA|Mult0~11 ) ) + ( \VGA|Add0~27  ) + ( \VGA|Add0~26  ))
// \VGA|Add0~30  = CARRY(( !\VGA|vga_horizontal|h_Count_Value [3] $ (!\VGA|Mult0~11 ) ) + ( \VGA|Add0~27  ) + ( \VGA|Add0~26  ))
// \VGA|Add0~31  = SHARE((\VGA|vga_horizontal|h_Count_Value [3] & \VGA|Mult0~11 ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datac(gnd),
	.datad(!\VGA|Mult0~11 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add0~26 ),
	.sharein(\VGA|Add0~27 ),
	.combout(),
	.sumout(\VGA|Add0~29_sumout ),
	.cout(\VGA|Add0~30 ),
	.shareout(\VGA|Add0~31 ));
// synopsys translate_off
defparam \VGA|Add0~29 .extended_lut = "off";
defparam \VGA|Add0~29 .lut_mask = 64'h00000033000033CC;
defparam \VGA|Add0~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N12
cyclonev_lcell_comb \VGA|Add0~33 (
// Equation(s):
// \VGA|Add0~33_sumout  = SUM(( !\VGA|vga_horizontal|h_Count_Value [4] $ (\VGA|Mult0~12 ) ) + ( \VGA|Add0~31  ) + ( \VGA|Add0~30  ))
// \VGA|Add0~34  = CARRY(( !\VGA|vga_horizontal|h_Count_Value [4] $ (\VGA|Mult0~12 ) ) + ( \VGA|Add0~31  ) + ( \VGA|Add0~30  ))
// \VGA|Add0~35  = SHARE((\VGA|Mult0~12 ) # (\VGA|vga_horizontal|h_Count_Value [4]))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datab(!\VGA|Mult0~12 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add0~30 ),
	.sharein(\VGA|Add0~31 ),
	.combout(),
	.sumout(\VGA|Add0~33_sumout ),
	.cout(\VGA|Add0~34 ),
	.shareout(\VGA|Add0~35 ));
// synopsys translate_off
defparam \VGA|Add0~33 .extended_lut = "off";
defparam \VGA|Add0~33 .lut_mask = 64'h0000777700009999;
defparam \VGA|Add0~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N15
cyclonev_lcell_comb \VGA|Add0~37 (
// Equation(s):
// \VGA|Add0~37_sumout  = SUM(( !\VGA|vga_horizontal|h_Count_Value [5] $ (\VGA|Mult0~13 ) ) + ( \VGA|Add0~35  ) + ( \VGA|Add0~34  ))
// \VGA|Add0~38  = CARRY(( !\VGA|vga_horizontal|h_Count_Value [5] $ (\VGA|Mult0~13 ) ) + ( \VGA|Add0~35  ) + ( \VGA|Add0~34  ))
// \VGA|Add0~39  = SHARE((\VGA|Mult0~13 ) # (\VGA|vga_horizontal|h_Count_Value [5]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datad(!\VGA|Mult0~13 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add0~34 ),
	.sharein(\VGA|Add0~35 ),
	.combout(),
	.sumout(\VGA|Add0~37_sumout ),
	.cout(\VGA|Add0~38 ),
	.shareout(\VGA|Add0~39 ));
// synopsys translate_off
defparam \VGA|Add0~37 .extended_lut = "off";
defparam \VGA|Add0~37 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA|Add0~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N18
cyclonev_lcell_comb \VGA|Add0~41 (
// Equation(s):
// \VGA|Add0~41_sumout  = SUM(( !\VGA|vga_horizontal|h_Count_Value [6] $ (\VGA|Mult0~14 ) ) + ( \VGA|Add0~39  ) + ( \VGA|Add0~38  ))
// \VGA|Add0~42  = CARRY(( !\VGA|vga_horizontal|h_Count_Value [6] $ (\VGA|Mult0~14 ) ) + ( \VGA|Add0~39  ) + ( \VGA|Add0~38  ))
// \VGA|Add0~43  = SHARE((\VGA|Mult0~14 ) # (\VGA|vga_horizontal|h_Count_Value [6]))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datab(!\VGA|Mult0~14 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add0~38 ),
	.sharein(\VGA|Add0~39 ),
	.combout(),
	.sumout(\VGA|Add0~41_sumout ),
	.cout(\VGA|Add0~42 ),
	.shareout(\VGA|Add0~43 ));
// synopsys translate_off
defparam \VGA|Add0~41 .extended_lut = "off";
defparam \VGA|Add0~41 .lut_mask = 64'h0000777700009999;
defparam \VGA|Add0~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N21
cyclonev_lcell_comb \VGA|Add0~45 (
// Equation(s):
// \VGA|Add0~45_sumout  = SUM(( !\VGA|Mult0~15  $ (\VGA|vga_horizontal|h_Count_Value [7]) ) + ( \VGA|Add0~43  ) + ( \VGA|Add0~42  ))
// \VGA|Add0~46  = CARRY(( !\VGA|Mult0~15  $ (\VGA|vga_horizontal|h_Count_Value [7]) ) + ( \VGA|Add0~43  ) + ( \VGA|Add0~42  ))
// \VGA|Add0~47  = SHARE((\VGA|vga_horizontal|h_Count_Value [7]) # (\VGA|Mult0~15 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Mult0~15 ),
	.datad(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add0~42 ),
	.sharein(\VGA|Add0~43 ),
	.combout(),
	.sumout(\VGA|Add0~45_sumout ),
	.cout(\VGA|Add0~46 ),
	.shareout(\VGA|Add0~47 ));
// synopsys translate_off
defparam \VGA|Add0~45 .extended_lut = "off";
defparam \VGA|Add0~45 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA|Add0~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N24
cyclonev_lcell_comb \VGA|Add0~49 (
// Equation(s):
// \VGA|Add0~49_sumout  = SUM(( !\VGA|Mult0~16  $ (!\VGA|vga_horizontal|h_Count_Value [8]) ) + ( \VGA|Add0~47  ) + ( \VGA|Add0~46  ))
// \VGA|Add0~50  = CARRY(( !\VGA|Mult0~16  $ (!\VGA|vga_horizontal|h_Count_Value [8]) ) + ( \VGA|Add0~47  ) + ( \VGA|Add0~46  ))
// \VGA|Add0~51  = SHARE((\VGA|Mult0~16  & \VGA|vga_horizontal|h_Count_Value [8]))

	.dataa(gnd),
	.datab(!\VGA|Mult0~16 ),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add0~46 ),
	.sharein(\VGA|Add0~47 ),
	.combout(),
	.sumout(\VGA|Add0~49_sumout ),
	.cout(\VGA|Add0~50 ),
	.shareout(\VGA|Add0~51 ));
// synopsys translate_off
defparam \VGA|Add0~49 .extended_lut = "off";
defparam \VGA|Add0~49 .lut_mask = 64'h00000033000033CC;
defparam \VGA|Add0~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N27
cyclonev_lcell_comb \VGA|Add0~53 (
// Equation(s):
// \VGA|Add0~53_sumout  = SUM(( !\VGA|Mult0~17  $ (\VGA|vga_horizontal|h_Count_Value [9]) ) + ( \VGA|Add0~51  ) + ( \VGA|Add0~50  ))
// \VGA|Add0~54  = CARRY(( !\VGA|Mult0~17  $ (\VGA|vga_horizontal|h_Count_Value [9]) ) + ( \VGA|Add0~51  ) + ( \VGA|Add0~50  ))
// \VGA|Add0~55  = SHARE((\VGA|vga_horizontal|h_Count_Value [9]) # (\VGA|Mult0~17 ))

	.dataa(!\VGA|Mult0~17 ),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add0~50 ),
	.sharein(\VGA|Add0~51 ),
	.combout(),
	.sumout(\VGA|Add0~53_sumout ),
	.cout(\VGA|Add0~54 ),
	.shareout(\VGA|Add0~55 ));
// synopsys translate_off
defparam \VGA|Add0~53 .extended_lut = "off";
defparam \VGA|Add0~53 .lut_mask = 64'h00005F5F0000A5A5;
defparam \VGA|Add0~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N30
cyclonev_lcell_comb \VGA|Add0~57 (
// Equation(s):
// \VGA|Add0~57_sumout  = SUM(( !\VGA|Mult0~18  $ (\VGA|vga_horizontal|h_Count_Value [10]) ) + ( \VGA|Add0~55  ) + ( \VGA|Add0~54  ))
// \VGA|Add0~58  = CARRY(( !\VGA|Mult0~18  $ (\VGA|vga_horizontal|h_Count_Value [10]) ) + ( \VGA|Add0~55  ) + ( \VGA|Add0~54  ))
// \VGA|Add0~59  = SHARE((\VGA|vga_horizontal|h_Count_Value [10]) # (\VGA|Mult0~18 ))

	.dataa(gnd),
	.datab(!\VGA|Mult0~18 ),
	.datac(!\VGA|vga_horizontal|h_Count_Value [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add0~54 ),
	.sharein(\VGA|Add0~55 ),
	.combout(),
	.sumout(\VGA|Add0~57_sumout ),
	.cout(\VGA|Add0~58 ),
	.shareout(\VGA|Add0~59 ));
// synopsys translate_off
defparam \VGA|Add0~57 .extended_lut = "off";
defparam \VGA|Add0~57 .lut_mask = 64'h00003F3F0000C3C3;
defparam \VGA|Add0~57 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N33
cyclonev_lcell_comb \VGA|Add0~61 (
// Equation(s):
// \VGA|Add0~61_sumout  = SUM(( !\VGA|Mult0~19  $ (\VGA|vga_horizontal|h_Count_Value [11]) ) + ( \VGA|Add0~59  ) + ( \VGA|Add0~58  ))
// \VGA|Add0~62  = CARRY(( !\VGA|Mult0~19  $ (\VGA|vga_horizontal|h_Count_Value [11]) ) + ( \VGA|Add0~59  ) + ( \VGA|Add0~58  ))
// \VGA|Add0~63  = SHARE((\VGA|vga_horizontal|h_Count_Value [11]) # (\VGA|Mult0~19 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Mult0~19 ),
	.datad(!\VGA|vga_horizontal|h_Count_Value [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add0~58 ),
	.sharein(\VGA|Add0~59 ),
	.combout(),
	.sumout(\VGA|Add0~61_sumout ),
	.cout(\VGA|Add0~62 ),
	.shareout(\VGA|Add0~63 ));
// synopsys translate_off
defparam \VGA|Add0~61 .extended_lut = "off";
defparam \VGA|Add0~61 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA|Add0~61 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N36
cyclonev_lcell_comb \VGA|Add0~65 (
// Equation(s):
// \VGA|Add0~65_sumout  = SUM(( !\VGA|Mult0~20  $ (\VGA|vga_horizontal|h_Count_Value [12]) ) + ( \VGA|Add0~63  ) + ( \VGA|Add0~62  ))
// \VGA|Add0~66  = CARRY(( !\VGA|Mult0~20  $ (\VGA|vga_horizontal|h_Count_Value [12]) ) + ( \VGA|Add0~63  ) + ( \VGA|Add0~62  ))
// \VGA|Add0~67  = SHARE((\VGA|vga_horizontal|h_Count_Value [12]) # (\VGA|Mult0~20 ))

	.dataa(!\VGA|Mult0~20 ),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add0~62 ),
	.sharein(\VGA|Add0~63 ),
	.combout(),
	.sumout(\VGA|Add0~65_sumout ),
	.cout(\VGA|Add0~66 ),
	.shareout(\VGA|Add0~67 ));
// synopsys translate_off
defparam \VGA|Add0~65 .extended_lut = "off";
defparam \VGA|Add0~65 .lut_mask = 64'h00005F5F0000A5A5;
defparam \VGA|Add0~65 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N39
cyclonev_lcell_comb \VGA|Add0~1 (
// Equation(s):
// \VGA|Add0~1_sumout  = SUM(( !\VGA|vga_horizontal|h_Count_Value [13] $ (\VGA|Mult0~21 ) ) + ( \VGA|Add0~67  ) + ( \VGA|Add0~66  ))
// \VGA|Add0~2  = CARRY(( !\VGA|vga_horizontal|h_Count_Value [13] $ (\VGA|Mult0~21 ) ) + ( \VGA|Add0~67  ) + ( \VGA|Add0~66  ))
// \VGA|Add0~3  = SHARE((\VGA|Mult0~21 ) # (\VGA|vga_horizontal|h_Count_Value [13]))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [13]),
	.datac(gnd),
	.datad(!\VGA|Mult0~21 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add0~66 ),
	.sharein(\VGA|Add0~67 ),
	.combout(),
	.sumout(\VGA|Add0~1_sumout ),
	.cout(\VGA|Add0~2 ),
	.shareout(\VGA|Add0~3 ));
// synopsys translate_off
defparam \VGA|Add0~1 .extended_lut = "off";
defparam \VGA|Add0~1 .lut_mask = 64'h000033FF0000CC33;
defparam \VGA|Add0~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N42
cyclonev_lcell_comb \VGA|Add0~9 (
// Equation(s):
// \VGA|Add0~9_sumout  = SUM(( !\VGA|Mult0~22  $ (\VGA|vga_horizontal|h_Count_Value [14]) ) + ( \VGA|Add0~3  ) + ( \VGA|Add0~2  ))
// \VGA|Add0~10  = CARRY(( !\VGA|Mult0~22  $ (\VGA|vga_horizontal|h_Count_Value [14]) ) + ( \VGA|Add0~3  ) + ( \VGA|Add0~2  ))
// \VGA|Add0~11  = SHARE((\VGA|vga_horizontal|h_Count_Value [14]) # (\VGA|Mult0~22 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Mult0~22 ),
	.datad(!\VGA|vga_horizontal|h_Count_Value [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add0~2 ),
	.sharein(\VGA|Add0~3 ),
	.combout(),
	.sumout(\VGA|Add0~9_sumout ),
	.cout(\VGA|Add0~10 ),
	.shareout(\VGA|Add0~11 ));
// synopsys translate_off
defparam \VGA|Add0~9 .extended_lut = "off";
defparam \VGA|Add0~9 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA|Add0~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N45
cyclonev_lcell_comb \VGA|Add0~13 (
// Equation(s):
// \VGA|Add0~13_sumout  = SUM(( !\VGA|vga_horizontal|h_Count_Value [15] $ (\VGA|Mult0~23 ) ) + ( \VGA|Add0~11  ) + ( \VGA|Add0~10  ))
// \VGA|Add0~14  = CARRY(( !\VGA|vga_horizontal|h_Count_Value [15] $ (\VGA|Mult0~23 ) ) + ( \VGA|Add0~11  ) + ( \VGA|Add0~10  ))
// \VGA|Add0~15  = SHARE((\VGA|Mult0~23 ) # (\VGA|vga_horizontal|h_Count_Value [15]))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [15]),
	.datab(!\VGA|Mult0~23 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add0~10 ),
	.sharein(\VGA|Add0~11 ),
	.combout(),
	.sumout(\VGA|Add0~13_sumout ),
	.cout(\VGA|Add0~14 ),
	.shareout(\VGA|Add0~15 ));
// synopsys translate_off
defparam \VGA|Add0~13 .extended_lut = "off";
defparam \VGA|Add0~13 .lut_mask = 64'h0000777700009999;
defparam \VGA|Add0~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N48
cyclonev_lcell_comb \VGA|Add0~5 (
// Equation(s):
// \VGA|Add0~5_sumout  = SUM(( !\VGA|Mult0~24  ) + ( \VGA|Add0~15  ) + ( \VGA|Add0~14  ))

	.dataa(gnd),
	.datab(!\VGA|Mult0~24 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add0~14 ),
	.sharein(\VGA|Add0~15 ),
	.combout(),
	.sumout(\VGA|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add0~5 .extended_lut = "off";
defparam \VGA|Add0~5 .lut_mask = 64'h000000000000CCCC;
defparam \VGA|Add0~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y39_N12
cyclonev_lcell_comb \VGA|address[16] (
// Equation(s):
// \VGA|address [16] = ( \VGA|Add0~5_sumout  & ( \VGA|address [16] ) ) # ( !\VGA|Add0~5_sumout  & ( \VGA|address [16] & ( \VGA|red[0]~26_combout  ) ) ) # ( \VGA|Add0~5_sumout  & ( !\VGA|address [16] & ( !\VGA|red[0]~26_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|red[0]~26_combout ),
	.datad(gnd),
	.datae(!\VGA|Add0~5_sumout ),
	.dataf(!\VGA|address [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[16] .extended_lut = "off";
defparam \VGA|address[16] .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \VGA|address[16] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y35_N44
dffeas \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y39_N21
cyclonev_lcell_comb \VGA|address[15] (
// Equation(s):
// \VGA|address [15] = ( \VGA|red[0]~26_combout  & ( \VGA|address [15] ) ) # ( !\VGA|red[0]~26_combout  & ( \VGA|Add0~13_sumout  ) )

	.dataa(!\VGA|Add0~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|address [15]),
	.datae(gnd),
	.dataf(!\VGA|red[0]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[15] .extended_lut = "off";
defparam \VGA|address[15] .lut_mask = 64'h5555555500FF00FF;
defparam \VGA|address[15] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N36
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder_combout  = ( \VGA|address [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|address [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y35_N38
dffeas \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y39_N39
cyclonev_lcell_comb \VGA|address[14] (
// Equation(s):
// \VGA|address [14] = ( \VGA|red[0]~26_combout  & ( \VGA|address [14] ) ) # ( !\VGA|red[0]~26_combout  & ( \VGA|Add0~9_sumout  ) )

	.dataa(!\VGA|Add0~9_sumout ),
	.datab(!\VGA|address [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|red[0]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[14] .extended_lut = "off";
defparam \VGA|address[14] .lut_mask = 64'h5555555533333333;
defparam \VGA|address[14] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y39_N0
cyclonev_lcell_comb \VGA|address[13] (
// Equation(s):
// \VGA|address [13] = ( \VGA|red[0]~26_combout  & ( \VGA|address [13] ) ) # ( !\VGA|red[0]~26_combout  & ( \VGA|Add0~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add0~1_sumout ),
	.datad(!\VGA|address [13]),
	.datae(gnd),
	.dataf(!\VGA|red[0]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[13] .extended_lut = "off";
defparam \VGA|address[13] .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \VGA|address[13] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y39_N42
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode383w[3] (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode383w [3] = ( !\VGA|address [16] & ( (!\VGA|address [14] & (!\VGA|address [15] & !\VGA|address [13])) ) )

	.dataa(gnd),
	.datab(!\VGA|address [14]),
	.datac(!\VGA|address [15]),
	.datad(!\VGA|address [13]),
	.datae(gnd),
	.dataf(!\VGA|address [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode383w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode383w[3] .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode383w[3] .lut_mask = 64'hC000C00000000000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode383w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N15
cyclonev_lcell_comb \VGA|address[0] (
// Equation(s):
// \VGA|address [0] = ( \VGA|red[0]~26_combout  & ( \VGA|address [0] ) ) # ( !\VGA|red[0]~26_combout  & ( \VGA|Add0~17_sumout  ) )

	.dataa(gnd),
	.datab(!\VGA|Add0~17_sumout ),
	.datac(!\VGA|address [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|red[0]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[0] .extended_lut = "off";
defparam \VGA|address[0] .lut_mask = 64'h333333330F0F0F0F;
defparam \VGA|address[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N24
cyclonev_lcell_comb \VGA|address[1] (
// Equation(s):
// \VGA|address [1] = ( \VGA|Add0~21_sumout  & ( \VGA|red[0]~26_combout  & ( \VGA|address [1] ) ) ) # ( !\VGA|Add0~21_sumout  & ( \VGA|red[0]~26_combout  & ( \VGA|address [1] ) ) ) # ( \VGA|Add0~21_sumout  & ( !\VGA|red[0]~26_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|address [1]),
	.datad(gnd),
	.datae(!\VGA|Add0~21_sumout ),
	.dataf(!\VGA|red[0]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[1] .extended_lut = "off";
defparam \VGA|address[1] .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \VGA|address[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N45
cyclonev_lcell_comb \VGA|address[2] (
// Equation(s):
// \VGA|address [2] = ( \VGA|Add0~25_sumout  & ( (!\VGA|red[0]~26_combout ) # (\VGA|address [2]) ) ) # ( !\VGA|Add0~25_sumout  & ( (\VGA|red[0]~26_combout  & \VGA|address [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|red[0]~26_combout ),
	.datad(!\VGA|address [2]),
	.datae(gnd),
	.dataf(!\VGA|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[2] .extended_lut = "off";
defparam \VGA|address[2] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \VGA|address[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N21
cyclonev_lcell_comb \VGA|address[3] (
// Equation(s):
// \VGA|address [3] = ( \VGA|Add0~29_sumout  & ( (!\VGA|red[0]~26_combout ) # (\VGA|address [3]) ) ) # ( !\VGA|Add0~29_sumout  & ( (\VGA|red[0]~26_combout  & \VGA|address [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|red[0]~26_combout ),
	.datad(!\VGA|address [3]),
	.datae(gnd),
	.dataf(!\VGA|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[3] .extended_lut = "off";
defparam \VGA|address[3] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \VGA|address[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N3
cyclonev_lcell_comb \VGA|address[4] (
// Equation(s):
// \VGA|address [4] = ( \VGA|address [4] & ( \VGA|Add0~33_sumout  ) ) # ( !\VGA|address [4] & ( \VGA|Add0~33_sumout  & ( !\VGA|red[0]~26_combout  ) ) ) # ( \VGA|address [4] & ( !\VGA|Add0~33_sumout  & ( \VGA|red[0]~26_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|red[0]~26_combout ),
	.datad(gnd),
	.datae(!\VGA|address [4]),
	.dataf(!\VGA|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[4] .extended_lut = "off";
defparam \VGA|address[4] .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \VGA|address[4] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N54
cyclonev_lcell_comb \VGA|address[5] (
// Equation(s):
// \VGA|address [5] = ( \VGA|address [5] & ( \VGA|Add0~37_sumout  ) ) # ( !\VGA|address [5] & ( \VGA|Add0~37_sumout  & ( !\VGA|red[0]~26_combout  ) ) ) # ( \VGA|address [5] & ( !\VGA|Add0~37_sumout  & ( \VGA|red[0]~26_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|red[0]~26_combout ),
	.datae(!\VGA|address [5]),
	.dataf(!\VGA|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[5] .extended_lut = "off";
defparam \VGA|address[5] .lut_mask = 64'h000000FFFF00FFFF;
defparam \VGA|address[5] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N33
cyclonev_lcell_comb \VGA|address[6] (
// Equation(s):
// \VGA|address [6] = ( \VGA|Add0~41_sumout  & ( (!\VGA|red[0]~26_combout ) # (\VGA|address [6]) ) ) # ( !\VGA|Add0~41_sumout  & ( (\VGA|red[0]~26_combout  & \VGA|address [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|red[0]~26_combout ),
	.datad(!\VGA|address [6]),
	.datae(gnd),
	.dataf(!\VGA|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[6] .extended_lut = "off";
defparam \VGA|address[6] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \VGA|address[6] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N39
cyclonev_lcell_comb \VGA|address[7] (
// Equation(s):
// \VGA|address [7] = ( \VGA|red[0]~26_combout  & ( \VGA|address [7] ) ) # ( !\VGA|red[0]~26_combout  & ( \VGA|Add0~45_sumout  ) )

	.dataa(gnd),
	.datab(!\VGA|Add0~45_sumout ),
	.datac(!\VGA|address [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|red[0]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[7] .extended_lut = "off";
defparam \VGA|address[7] .lut_mask = 64'h333333330F0F0F0F;
defparam \VGA|address[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N57
cyclonev_lcell_comb \VGA|address[8] (
// Equation(s):
// \VGA|address [8] = ( \VGA|Add0~49_sumout  & ( (!\VGA|red[0]~26_combout ) # (\VGA|address [8]) ) ) # ( !\VGA|Add0~49_sumout  & ( (\VGA|address [8] & \VGA|red[0]~26_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|address [8]),
	.datad(!\VGA|red[0]~26_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[8] .extended_lut = "off";
defparam \VGA|address[8] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \VGA|address[8] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N9
cyclonev_lcell_comb \VGA|address[9] (
// Equation(s):
// \VGA|address [9] = ( \VGA|red[0]~26_combout  & ( \VGA|address [9] ) ) # ( !\VGA|red[0]~26_combout  & ( \VGA|Add0~53_sumout  ) )

	.dataa(gnd),
	.datab(!\VGA|Add0~53_sumout ),
	.datac(!\VGA|address [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|red[0]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[9] .extended_lut = "off";
defparam \VGA|address[9] .lut_mask = 64'h333333330F0F0F0F;
defparam \VGA|address[9] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N48
cyclonev_lcell_comb \VGA|address[10] (
// Equation(s):
// \VGA|address [10] = ( \VGA|address [10] & ( (\VGA|red[0]~26_combout ) # (\VGA|Add0~57_sumout ) ) ) # ( !\VGA|address [10] & ( (\VGA|Add0~57_sumout  & !\VGA|red[0]~26_combout ) ) )

	.dataa(!\VGA|Add0~57_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|red[0]~26_combout ),
	.datae(gnd),
	.dataf(!\VGA|address [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[10] .extended_lut = "off";
defparam \VGA|address[10] .lut_mask = 64'h5500550055FF55FF;
defparam \VGA|address[10] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N18
cyclonev_lcell_comb \VGA|address[11] (
// Equation(s):
// \VGA|address [11] = ( \VGA|red[0]~26_combout  & ( \VGA|address [11] ) ) # ( !\VGA|red[0]~26_combout  & ( \VGA|Add0~61_sumout  ) )

	.dataa(gnd),
	.datab(!\VGA|Add0~61_sumout ),
	.datac(!\VGA|address [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|red[0]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[11] .extended_lut = "off";
defparam \VGA|address[11] .lut_mask = 64'h333333330F0F0F0F;
defparam \VGA|address[11] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N54
cyclonev_lcell_comb \VGA|address[12] (
// Equation(s):
// \VGA|address [12] = ( \VGA|red[0]~26_combout  & ( \VGA|address [12] ) ) # ( !\VGA|red[0]~26_combout  & ( \VGA|Add0~65_sumout  ) )

	.dataa(gnd),
	.datab(!\VGA|Add0~65_sumout ),
	.datac(gnd),
	.datad(!\VGA|address [12]),
	.datae(gnd),
	.dataf(!\VGA|red[0]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[12] .extended_lut = "off";
defparam \VGA|address[12] .lut_mask = 64'h3333333300FF00FF;
defparam \VGA|address[12] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode383w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "B80000000000000000000000000000000000000000000010B400000000000A25DFFFFFFFFFD900000000000000000000000000000000000000000000003AED000000000025FFFFFFFFFFEF60000000000000000000000000000000000000000000001D7F4240000000114E7FFFFFFFF9F38000000000000000000000000000000000000000000001E13B80000000001CFFFFFFFFFFEC5000000000000000000000000000000000000000000000096B091800000003D3FFFFFFF3FE91C0000000000000000000000000000000000000000000010049A02200014095FFFFFFFFFFFA7E000000000000000000000000000000000000000000000000214040000005";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "07FEFFFFFBF0E00000000000000000000000000000000000000000000000000032488400081CFBFFFFFFFEA600000000000000000000000000000000000000000000000000080A5300505D85E7D9FFFE42A0000000000000000000000000000000000000000000000000001008086000A81FFEFDFF794A000000000000000000000000000000000000000000000000000002280002501BFFFFFB2AC50000000000000000000000000000000000000000000000000000002B840018003FBFF5AAE05E0000000000000000000000000000000000000000000000000000004690D40001FDF652E8C140000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "00000054B40000EFB500A92804000000000000000000000000000000000000000000000000000000000000000BF58061206000000000000000000000000000000000000000000000000000000000000000007224002A2E00000000000000000000000000000000000000000000000000000000000000000AD2000130C00000000000000000000000000000000000000000000000000000000000000002D2B000003200000000000000000000000000000000000000000000000000000000000000000E81800002800000000000000000000000000000000000000000000000000000000000000003D82000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000144500000000000000000000000000000000000000000000000000000000000000000000000473A00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N0
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder_combout  = ( \VGA|address [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y35_N2
dffeas \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y39_N51
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode400w[3]~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode400w[3]~0_combout  = ( !\VGA|address [14] & ( !\VGA|address [16] & ( (!\VGA|address [15] & \VGA|address [13]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|address [15]),
	.datad(!\VGA|address [13]),
	.datae(!\VGA|address [14]),
	.dataf(!\VGA|address [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode400w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode400w[3]~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode400w[3]~0 .lut_mask = 64'h00F0000000000000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode400w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y33_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode400w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "037108D693FF7FFFFFFFFBBFDCDA47A0000000000000000000000000000001B1B0000000000000000B718BFFFFFFFFFFFDFA40108000000000000000000000000000000000D28800000000000000295FFFFFFFFFFFFFFF7DE50800000000000000000000000000000000805A0000000000000010E5FDFFFFFFFFFFFFFBEAC00000000000000000000000000000000002678000000000000001997DFFFFFFFFFFFFFFFE1000000000000000000000000000000000009220000000000000000DBEFFFFFFFFFFFFFFEFFC00000000000000000000000000000000000C75A0000000000000001CBFEFFFFFFFFFFFFFB4200000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "0240000000000000011447EFFFFFFFFFFFFFFFE20000000000000000000000000000000000040C80000000000000040077FFFFFFFFFFFFFFFA2000000000000000000000000000000000005180800000000000000815FF7FFFFFFFFFFFBD80000000000000000000000000000000000000D74000000000000002027F7FFFFFFFFFFFEDE9600000000000000000000000000000000000C391000000000000008242BFFFFFFFFFFFFFDFDC000000000000000000000000000000000002B20000000000000008492FFBFFFFFFFFFFF74F6000000000000000000000000000000000004063000000000000000105FBFFFFFFFFFFFFEDD10000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000003804A00000000000000C46DFFFFFFFFFFFFFFF000000000000000000000000000000000000000404000000000000001B57FFFFFFFFFFFFFFF100000000000000000000000000000000000003788000000000000028283FDFFFFFFFFFFFF6C000000000000000000000000000000000000054C8000000000000000143DFFFFFFFFFFFFFE000000000000000000000000000000000000002CE00030000000000004A6FFFFFFFFFFFFFDC20000000000000000000000000000000000000921C110000000000008001FEFFFFFFFFFFFF9E000000000000000000000000000000000000018E0642000000000000105CF7FFFFFFFFFB7EA0000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000001806501000000000000827FFFFFFFFFFFFF80000000000000000000000000000000000000124000907800000000003487F7FFFFFFFFFFF410000000000000000000000000000000000000000011DC000000000008A3F7FFFFFFFFFFBA030000000000000000000000000000000000000000036180000000000804C3FFFFFFFFFFFFA3A00000000000000000000000000000000000000000014D2000000000002437BFFFFFFFFFFC00000000000000000000000000000000000000000000602D00000000000127B7FFFFFFF9FFA0000000000000000000000000000000000000000000000314800000000004D7FFFFFFFFFBB";
// synopsys translate_on

// Location: LABCELL_X37_Y39_N3
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode410w[3]~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode410w[3]~0_combout  = ( !\VGA|address [16] & ( (!\VGA|address [13] & (\VGA|address [14] & !\VGA|address [15])) ) )

	.dataa(!\VGA|address [13]),
	.datab(gnd),
	.datac(!\VGA|address [14]),
	.datad(!\VGA|address [15]),
	.datae(gnd),
	.dataf(!\VGA|address [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode410w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode410w[3]~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode410w[3]~0 .lut_mask = 64'h0A000A0000000000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode410w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y36_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode410w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000002C00000000023C800003F017FFF0050096000002BFFFFFFFB100000000000000000000000000000000000048E0000001E2FFFB4240066F00015FFFFFFFEC000000000000000000000000003E0000000011020000020FF7FF00020034660024BFFFFFFF54000000000000000000000000012000000002D66000000B3F7FC00400020AB00127FFFFFFFA00000000000000000000000000150000000035DC00002803FF941010019829583AFFFFFFFFB400000000000000000000000000600000000611C000000136FC480000001D10C85FFFFFFFEB000000000000000000000000002B00000000E6A0000000001A0040010154A041AA7FFFFFFFB800000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "000000000000000000003A00000006C860000000108000000002A0C55B32FFFFFFFE7800000000000000000000000000B0000001BDE4E0000004800000000A287AC2F6CFFFFFFFB580000000000000000000000000B800000018F00014000029080000000453C21F3FFFFFFFF9500000000000000000000000000440000004240841CC00028000000008FBF807CB7FFFFFFFA88000000000000000000000000104800004441040B0000094000000005DE7E4DF5FFDFFFFF95000000000000000000000000000900000080B6000A22001000000000D3FF700D1FE7FFFFF1E00000000000000000000000000004000025051802650000000000665237E86C499FB";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "FFFE7080000000000000000000000000002C00006C1202A3100000000000A811FEFF888D85FFFD69880000000000000000000000000003400009E460042120000000001482BFFEDE240677FED794200000000000000000000000000002000009080001618000000000540F7FFDFFB53E7F80651000000000000000000000000000042000023140000A4000000000169DBEFF53D1454FA07ADD400000000000000000000000000002002488740000A80000000000177FFDFFF78141D51DDA2C00000000000000000000000000080041D5A8400004200000800016BBFFFDFFDEF5FD7FE948000000000000000000000000000015400D20680001000000B4000009";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "DFFFFBFFD16489E66DD000000000000000000000000000008C0097000000081C9109E00011FFFFFFF7F408B636D8000000000000000000000000000000026018880000000513836400001FFFFFFFEFF3B0BCE5FC00000000000000000000000000000032002440000010058204000222DFFFFFFFFF88D72C4B00000000000000000000000000000000C00C540000002240210E0007F7FFFFFFFFFA30C2235A0000000000000000000000000000001680C1800000101240048081CFFFFFFFFFFDCE13480F2000000000000000000000000000000000D500000000125A8D4C721FF9FFFFFFFFEF56C31CC40000000000000000000000000000081816A500000000";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N18
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder_combout  = ( \VGA|address [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y35_N20
dffeas \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y39_N36
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode420w[3]~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode420w[3]~0_combout  = ( !\VGA|address [16] & ( (\VGA|address [14] & (\VGA|address [13] & !\VGA|address [15])) ) )

	.dataa(gnd),
	.datab(!\VGA|address [14]),
	.datac(!\VGA|address [13]),
	.datad(!\VGA|address [15]),
	.datae(gnd),
	.dataf(!\VGA|address [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode420w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode420w[3]~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode420w[3]~0 .lut_mask = 64'h0300030000000000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode420w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y31_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode420w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "DFFFF800000000000000000000006000000000000A80003C0003FDFF7F005FFC0001D5FFBFEFFFAB800000000000000000000002000000000000280007E1049EFFDFF0007FF0000ABFDFFBFEFD6800000000000000000000009000000000000000003F0022FFBFF70003FF000055DFF7FEFFF6800000000000000000000000800000000000340003F1421FEFFBD0003FE0000EDFFDFF7FFFC400000000000000000000000800000000000080000FC211F7FEF22000FE00002AFEFFDFF7E2C000000000000000000000004000000000000C0000FC80B3FDFF08001FE000004EFFBFF7FF7840000000000000000000001C00000000000400000FE274DF7FC00002";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "FE80002F7FEFFBFFFFD40000000000000000000001000000000000060000FFFC001FF480000FE000010FF7FEFFFF7640000000000000000000000600000000000030000BFC00026F950000FE400003F7FDFFFFEDC4C0000000000000000000008000000000000030007FB000017A80002FC000013BFF7FFFFE1F0C0000000000000000000003000000000000060011F9000403C00003FE00001EFFBFFFFFFDB80000000000000000000000000000000000006200AF840008300000278000003FBFFFFFFEEC00000000000000000000000B8000000000000D0001FC0004088000057C0000157FFFFFFFFB44000000000000000000000008000000000040300007";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "F000800000004F000000A9FFFFFFFFF6020000000000000000000000000000000000010001FC000004400001CE8000031FFFFFFFFAC000000000000000000000002400000000000018000FF800003000013C880000BFFFFFFFFFB80000000000000000000000004000000000000080107F000001C0001FC04000063FFFFFFFE7E200000000000000000000000E000000000000020083F00000800112F4000000B5FFFFFFFF4C1000000000000000000000000000000000000000105F000003024C7D80200005DFFFFFFFFC0000000000000000000000000240000000000000002A84000034003E800000007DFFFFFFFE50000000000000000000000000500000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "0000000120002F0000030163F440000002FFFFFFFFE780000000000000000000000005800000000000300000F200003D2F7E000000003FFFFFFFFFF8000000000000000000000000B800000000000D8000468000037FDE92000000045FFFFFFFFB80000000000000000000000000800000000003300000FC0002FFF7A00000000025FFFFFFFF4000000000000000000000000008000000000068000005A0401FFDF800000000035FFFFFFFBE80000000000000000000000000840000000205C000004F8A8FFFF08800000001B3FFFFFFFB700000000000000000000000000400000000012C000000F2007FFF0000100000055FFFFFFFF2000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N12
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout )) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ))) ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ) ) ) ) # ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout )) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ))) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h44770C0C44773F3F;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y39_N57
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode481w[3] (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode481w [3] = ( !\VGA|address [15] & ( \VGA|address [16] & ( (!\VGA|address [14] & \VGA|address [13]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|address [14]),
	.datad(!\VGA|address [13]),
	.datae(!\VGA|address [15]),
	.dataf(!\VGA|address [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode481w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode481w[3] .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode481w[3] .lut_mask = 64'h0000000000F00000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode481w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y30_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a72 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a72 .mem_init3 = "0000000000000003FFFFF4BFF707FF041FFEC3FFC00001FFE07FFFFFFFFC00003FFE00000000000000000000003FFFF023FBE2FFEC027FF03FFC00001FFE07FFD45FFFBA0003FFE00000000000000000000003FFF4201EFF03FF8C83FC03FEE00000FFE03FFEA17FDF40001FFE00000000000000000000001FFF0009FFB53FF00A7FF03EFE00000FFF03FF4803DFF50001FFF00000000000000000000001FFE0000FDF93FF0103FF41FFE00000FFF03FF5800FFDC0001FFF00000000000000000000001FFF0A0477F85FF8001FFD1FF7000007FF01FF8420FEFA0000FFF00000000000000000000000FFD00923FDE1FFE04AFFC1F7F000007FF81FF8C24EFFA4";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a72 .mem_init2 = "000FFF80000000000000000000000FFF0800FEFEDFFC000FFD0FFF000007FF81FF91097FEE0000FFF80000000000000000000000FFF21423BFD1FFC060FFE0FFB800007FF80FF800A7F7D4000FFF800000000000000000000007FC09007FFC0FFD0287FD0FBF800003FF80FF800077FC00007FF800000000000000000000007FE08003FE94FFF080FFE07FF800003FFC0FF82021FF640007FFC00000000000000000000007FE04017F7C1FFFC207FF07FDC00003FFC0FFF4003FBE00007FFC00000000000000000000003FF0840FDFC07FFC003FE07DFC00001FFC07FE0023BFE00003FFC00000000000000000000003FF8100BFF447FFE04FFF03FFC00001FF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a72 .mem_init1 = "E07FE4401FFC80003FFE00000000000000000000003FF82047FBC17FFF81BFF83FFC00001FFE07FF1011FFB00003FFE00000000000000000000003FFE081FEF903FFFC2FFF83FEE00000FFE03FF28A1FDE00001FFE00000000000000000000001FFF00DDFF013FFFF9FFF03EFE00000FFF03FFF121DFC10001FFF00000000000000000000001FFF8477FD26BFF7FFFFFC1FFE00000FFF03FFE003FFD20001FFF00000000000000000000001FFF903FF6801FFBFFFFF41FF7000007FF01FFFE0FFEC80000FFF00000000000000000000000FFFFBFEFE005FFDFFFFF01F7F000007FF81FFF91FEFCA0000FFF80000000000000000000000FFFFFFBFC011FFCFFFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a72 .mem_init0 = "FC0FFF000007FF81FFFFFFFFE08000FFF80000000000000000000000FFFFFDFF9002002FFFFF88FFB800007FF80FFFFFFFF0A0000FFF800000000000000000000007FFFDFF7C8280007FFFE80FBF800007FF80FFFFFFF7C00000FFF800000000000000000000007FFFFFDF81040001FFFF007FF800007FF80FFFFFFFF140000FFF800000000000000000000007FFFFEFC805001533FFD007FDC00007FF853FDFFFFE800000FFF800000000000000000000003FFFEFFA800000803FFE807DFC00007FF8803C7FFFBC00000FFF800000000000000000000003FFBFFF0400400518BFC083FFC00007FF806C47FFFE000000FFF800000000000000000000003FFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y39_N45
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode491w[3]~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode491w[3]~0_combout  = ( \VGA|address [16] & ( (!\VGA|address [15] & (\VGA|address [14] & !\VGA|address [13])) ) )

	.dataa(!\VGA|address [15]),
	.datab(gnd),
	.datac(!\VGA|address [14]),
	.datad(!\VGA|address [13]),
	.datae(gnd),
	.dataf(!\VGA|address [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode491w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode491w[3]~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode491w[3]~0 .lut_mask = 64'h000000000A000A00;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode491w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a80 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode491w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a80 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a80 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a80 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a80 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a80 .mem_init3 = "0000000000000000000000000000000000000000000000000008BB000000000000000000000000000000000000000000000000000000000000000000000000477EE00000000000000000000000000000000000000000000000000000000000000000000025FEFD4000000000000000000000000000000000000000000000000000000000000000000001FFFDFC800000000000000000000000000000000000000000000000000000000000000000005FEFFBF000000000000000000000000000000000000000000000000000000000000000000001FFDFFBB40000000000000000000000000000000000000000000000000000000000000000005FFFBFF44000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a80 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000003FFFF7FE00000000000020000000000000000000000000000000000000000000000000000217FDFFF7E0280000000008000000000000000000000000000000000000000000000000000001FFFBFFEF9200000000002000000000000000000008000000000000000000000000000000281FFE07FFDE080000000000500000000000000000000000000000000000000000000000001425FFEC0FFF9200004003FFF0004000000000007FFF0000000000000000000000000000001621BFFC00AFFC00000203FFFF9A0000000000407FFFF0000000000000000000000000000004800";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a80 .mem_init1 = "3FFE837DFE000025BFFFFF80800000000103FFFFF80000000000000000000000080000020021FFE047FBE0004827FFFFF80C4200000000FFFFFF90000000000000000000000200000240083FFC7E0FF7800105FFFFFF84FC008020053FFFFFF800000000000000000000008408087F7881FFF3FFFFF000043FFFFFF80FFC20400803FFFFFF88000000000000000000000400804FFE001FFFFFFFFF0001CBFFFFFF81FFC48000023FFFFFF8000000000000000000000038000FFFF909FFFFFFA7F005FC3FFFFFF80FFE21072103FFFFFF800000000000000000000003FF88FFFFE21FFFFFFD0FA7FF83FFFFFF80FFF3FFF140BFFFFFF800000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a80 .mem_init0 = "003FF87FFFFE85FFFFFFFA547FFC3FFFFFF80FFC7FFFF513FFFFFF800000000000000000000003FF9FFFFFFABFFFFFFFC0ABFFC3FFCFFF80FFFFFFFFF0BFF9FFF800000000000000000000003FFBFFFFFFD1FFFFFFFE007FFC3FC07FF80FFFFFFFFF53F80FFF800000000000000000000003FFFFFFFFF40FFFFFFFF083FFC7E003FF80FFFFFFFFF83C087FF800000000000000000000003FFFFFFFFECCFFFDBFFF403FFCB8003FFC0FFFFFFFFF530007FFC00000000000000000000003FFFFFFFF7C0FFF08FFF003FFC28003FFC0FFFFFFFFFC00007FFC00000000000000000000003FFFFFFFDFF07FE817FF903FFD90001FFC07FFFFFFFFC00003FFC0000000";
// synopsys translate_on

// Location: LABCELL_X37_Y39_N6
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode470w[3]~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode470w[3]~0_combout  = ( !\VGA|address [13] & ( \VGA|address [16] & ( (!\VGA|address [15] & !\VGA|address [14]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|address [15]),
	.datad(!\VGA|address [14]),
	.datae(!\VGA|address [13]),
	.dataf(!\VGA|address [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode470w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode470w[3]~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode470w[3]~0 .lut_mask = 64'h00000000F0000000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode470w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y51_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a64 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode470w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a64 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a64 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a64 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a64 .mem_init3 = "D4003000000100003FE400007FF800005FFFE800000FFF8000000000000000000000047F8FF08180000010242003E0000007FF80A0C1FFF0000000FFF8000000000000000000000080005B4004000000204000004800007FF8040003F50A00001FFF800000000000000000000010080002000000000001000002000008040101000AC200000440090000000000000000000000210418800000000000600045B000011020001050101600000001A800000000000000000000080890048000000000090002BFC0000040000000042C0000110000400000000000000000000054002420000000000020003FFC000090500004002504000040020000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a64 .mem_init2 = "000000021145000000000000004007FFE000028800000000000000000004000000000000000000000000000000000000000000003FFE000000000000010800000040010000000000000000000000000000000000000000000007FFC00000000000000000000000000A00000000000000000000000000000000000000000000FFFE00000000000000000000000000000000000000000000000000000000000000000000001FFF8000000000000000000000000000000000000000000000000000000000000000000000007FF0000000000000000000000000000000000000000000000000000000000000000000000007FF800000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a64 .mem_init1 = "0000000000000000000000000000000000000000017FF000000000000000000000000000000000000000000000000000000000000000000000001FFD000000000000000000000000000000000000000000000000000000000000000000000000BFC0000000000000000000000000000000000000000000000000000000000000000000000007D80000000000000000000000000000000000000000000000000000000000000000000000011A000000000000000000000000000000000000000000000000000000000000000000000000080C00000000000000000000000000000000000000000000000000000000000000000000000042800000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a64 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000042000000000000000000000000000000000000000000000000000000000000000000000000000000000A80000000000000000000000000000000000000000000000000000000000000000000000003FAC000000000000000000000000000000000000000000000000000000000000000000000160";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N27
cyclonev_lcell_comb \VGA|red[0]~2 (
// Equation(s):
// \VGA|red[0]~2_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a64~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a72~portadataout ) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a64~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a72~portadataout ) ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a64~portadataout  & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a80~portadataout ) ) ) ) # ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a64~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a80~portadataout ) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datab(gnd),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a72~portadataout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a80~portadataout ),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a64~portadataout ),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~2 .extended_lut = "off";
defparam \VGA|red[0]~2 .lut_mask = 64'h0055AAFF0A0A0A0A;
defparam \VGA|red[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y39_N18
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode440w[3]~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode440w[3]~0_combout  = ( !\VGA|address [16] & ( (!\VGA|address [14] & (\VGA|address [13] & \VGA|address [15])) ) )

	.dataa(gnd),
	.datab(!\VGA|address [14]),
	.datac(!\VGA|address [13]),
	.datad(!\VGA|address [15]),
	.datae(gnd),
	.dataf(!\VGA|address [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode440w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode440w[3]~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode440w[3]~0 .lut_mask = 64'h000C000C00000000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode440w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode440w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a40 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a40 .mem_init3 = "000057FFFFFFFFF7FFE6808010A80000020000000000000000A8000000000000000000000000000DBFFFFFFFFFEFFD81040181600000040000000000000009C0000000000000000000000000008FFFFFFFFFFFDF2800202F5000000000000000000000001400000000000000000000000000147FFFFFFFF7FF88240E0A6000000010000000000000000800000000000000000000000000002FFFFFFFFFEFFC2C000124000000050000000000000000100000000000000000000000000009FFFFFFFFFFDFC04007020000000060000000000000000180000000000000000000000000005FFFFFFFFEFFB400026000000000040000000000000000100000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a40 .mem_init2 = "000000000000000003FFFFFFFFFDFC800000000000000038000000000000000200000000000000000000000000003FFFFFFFFDF9500000000001400004400000000000000032000000000000000000000000002BFFFFFFFFFBF080000000000400005000000000000000028C000000000000000000000000029FFFFFFFFFF6A0000000000100000C700000000000000011800000000000000000000000000FFFFFFFFFFF4F00000000200000014840000000000000001800000000000000000000000000FFFFFFFFFFFBC00000000082800003E80000000000000012400000000000000000000000001FFFFFFFFFBC6600000005A00200000A20000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a40 .mem_init1 = "009000000000000000000000000001FFFFFFFFFF70A0000000600A7000010B800000000000000C80000000000000000000000000BFFFFFFFFF7A3000000000A5E810000F48000000000000010A00000000000000000000000003FFFFFFFFFE9500000000653FF6840088C00000000000006AC00000000000000000000000017FFFFFFFFFF85000000041FF3FD520242F0000000000001B8000000000000000000000000003FFFFFFFFEE01000000121FD9FF900016000000000000100B00000000000000000000000000FFFFFFFFFFC0000000001F40FFFA00007A00000000000712300000000000000000000000000FFFFFFFFFFF000000001F9013FF800000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a40 .mem_init0 = "58000000000162BC80000000000000000000000001FFFFFFFFFF8000000000FA808FFC000000C0000000009E05F00000000000000000000000001FFFFFFFFFDC000000003C1003FFE000003A0000000034845500000000000000000000000001FFFFFFFFFF800005111F203217FF0000072000000003B006C00000000000000000000000001FFFFFFFFFFC0000002BF700083FF800008000000001C09A0400000000000000000000000007FFFFFFFFFF800000907F06000BFF80000F40000000132940000000000000000000000000007FFFFFF7FFFC000000FFF008007FF8300045800000081C88000000000000000000000000000FFFFFE81D4FA0000207FF";
// synopsys translate_on

// Location: LABCELL_X37_Y39_N33
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode460w[3]~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode460w[3]~0_combout  = ( !\VGA|address [16] & ( (\VGA|address [13] & (\VGA|address [14] & \VGA|address [15])) ) )

	.dataa(!\VGA|address [13]),
	.datab(gnd),
	.datac(!\VGA|address [14]),
	.datad(!\VGA|address [15]),
	.datae(gnd),
	.dataf(!\VGA|address [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode460w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode460w[3]~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode460w[3]~0 .lut_mask = 64'h0005000500000000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode460w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode460w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a56 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a56 .mem_init3 = "214100000000000000000000000000000000000000000000000000000000000000000000680002D8000000000000000000000000000000000000000000000000000000000000000002080000018C0000000000000000000000000000000000000000000000000000000000000000A20000007B2C0000000000000000000000000000000000000000000000000000000000000020800000004070000000000000000000000000000000000000000000000000000000000000443000000008CB0000000000000000000000000000000000000000000000001D200000000C4370000000000810000000000000000000000000000000000000000000000000667000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a56 .mem_init2 = "0000262E0000000000D1000000000000000000000000000000000000000000000000088000000000DB00000000000020000000000000000000000000000000000000000000000001C400000000C7400000000000000000000000000000000000000000000000000000000000000DC50000000EA0000000000002E00000000000000000000000000000000000000000000000005A90018001400000000000007400000000000000000000000000000000000000000000000015F68007000DC000000000000300000000000000000000000000000000000000000000000000FFD8007F016000000000000050000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a56 .mem_init1 = "0000005FFDC002E2A800000000000002400000000000000000000000000000000000000000000000E7FFEC0048B9000000000000001C0000000000000000000000000000000000000000000000113FFF200BDA000000000000000DE00000000000000000000000000000000000000000000001A3FFF180040000000000000000EC0000000000000000000000000000000000000000000000007FFFA8340000000000000000098000000000000000000000000000000000000000000000004FFFFE59000000000000000001440000000000000000000000000000000000000000000000037FFFF780000000000000000004E00000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a56 .mem_init0 = "0000000000000000006FFFFCB8000000000000000000B7A00000000000000000000000000000000000000000000007BFFFFAE000000000000000001A00C3000000000000000000000000000000000000000000003BFFFFC00000000000000000019A524C0000000000000000000000000000000000000000000BFFFFFE9000000000000000000AC156C0000000000000000000000000000000000000000008FFFFFFF08000000000000000014E7AD00000000000000000000000000000000000000000013FDFFFFE94000000000000000003C12460006000000000000000000000000000000000000019CFFFFFFA400000000000000000CA01A4001040000000";
// synopsys translate_on

// Location: LABCELL_X37_Y39_N30
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode430w[3]~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode430w[3]~0_combout  = ( !\VGA|address [16] & ( (!\VGA|address [13] & (!\VGA|address [14] & \VGA|address [15])) ) )

	.dataa(!\VGA|address [13]),
	.datab(!\VGA|address [14]),
	.datac(gnd),
	.datad(!\VGA|address [15]),
	.datae(gnd),
	.dataf(!\VGA|address [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode430w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode430w[3]~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode430w[3]~0 .lut_mask = 64'h0088008800000000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode430w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode430w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "40000E3FD000088C000002E46B4000000000000000000000000000FFFFFA01C09C010013FF8000004BFF40000D0000002C25BC000000000000000000000000000FFF8F10106A2000023FF04000AE0BF880001E00000AA4FAA000000000000000000000002001FFF34200010801482FFF40010384AB800016E000002555E6000000000000000000000004000EFC18200002000003FFC04000680872800009000046B7FD60000000000000000000000000013501A01A00000150BFFE880000040680000100000601FEE8000000000000000000000008000C202406000000008FFF81000000101D20001D800014BFEF400000000000000000000000020008024000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "00000010FFFC0600440414C00000AC000111FE600000000000000000000000022802280300200000003FF390000002082E4000050000429FF500000000000000000000000094403108C0020000000FBF9F0000680010780000D6028E07FED800000000000000000000000380002200000000000833E080200741400F0000168011F73BF3C0000000000000000000000004C18B00000000000007688E8001DC00007C00001804CA8BFFA4000000000000000000000002060C00000000400018E80104806F80000380000010DCA17FFE6000000000000000000000012000000000008000003C502062FBFC02000A00000190B423DF970000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000003E04404F7FEF20003A0000000E0DFDFFB3000000000000000000000008000000000000000003809523DFF7F44000E0000019098EFFFE9000000000000000000000004000000000002000002C44040FFDFF01001600000155BFBFEFDB000000000000000000000004000000000000000001E04983FBFF7E000060000018437FEFFE6800000000000000000000000000000000002000001C20A03EFFBFD080070000000ADFF7FFF3800000000000000000000001000000000000A00001C00C857FEFFA00001000000B6FFDFF7F6400000000000000000000000800000000001000001E00003FDFFBE0000B800015E6FBFF7FF9400000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "000000000000000000000000000CC0000800003F7FDFF8A407C0001153EFFBFFEA800000000000000000000000800000000000100001E00003BFF7FFA500F800062F73FEFFFF2E00000000000000000000000000000000000440001F40000FEFFFDA102FE0001F477DFFFBFA600000000000000000000000400000000000040000D00001FBFFDFE802EC00034EE37FFBFFE7000000000000000000000000000000000000400006C0001DFFEFFFC00FE000299B1FFDFFFD900000000000000000000000C000000000000200006C0000FFFBFEA8AAFC000064BBFF7FDFFF000000000000000000000002000000000000C80006E0001FF7FEF01F4FF00008B7FEFF";
// synopsys translate_on

// Location: LABCELL_X37_Y39_N27
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode450w[3]~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode450w[3]~0_combout  = ( \VGA|address [15] & ( !\VGA|address [16] & ( (\VGA|address [14] & !\VGA|address [13]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|address [14]),
	.datad(!\VGA|address [13]),
	.datae(!\VGA|address [15]),
	.dataf(!\VGA|address [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode450w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode450w[3]~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode450w[3]~0 .lut_mask = 64'h00000F0000000000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode450w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y29_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode450w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a48 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000047FFFFFF8200000000000000001B800E800AB400000000000000000000000000000000000013FFFFFFFE280000000000000000F800790909C00000000000000000000000000000000000006FEFFFFFFE000000000000000002000008435000000000000000000000000000000000000009EFFFFFFF1C0000000000000000920000DF32C0000000000000000000000000000000000001F7FFFFFFFCC0000000000000000CC000031B1C04000000000000000000000000000000000005FF7FFFFFD000000000000000008A00000B01C14000000000000000000000000000000000027F7FFFFFFF28000000000000000E4000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a48 .mem_init2 = "00504D5900000000000000000000000000000000000BBFFFFFFFE50000000000000000E2000000295610000000000000000000000000000000005AEFFBFFFFFF080000000000000001E00000007195000000000000000000000000000000000C4FFBFFFFFFF8600000000000000050000000000D280000000000000000000000000000000025FDFFFFFFFFE100000000000000052000000001A442C00000000000000000000000000000082F7FDFFFFFFC5000000000000000B60000000004D22E00000000000000000000000000000026FFDFFFFFFFEF800000000000000720000000000F2EA00000000000000000000000000000011FEFFFFFFFFFC4000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a48 .mem_init1 = "00000000380000000000082400000000000000000000000000000049FBFFFFFFFFFEA000000000000005200000000000B9A000000000000000000000000000000277FFFFFFFFFFA200000000000000F0000000000001A400000000000000000000000000000008FFFFFFFFFFFD08000000002158098000000000000D400000000000000000000000000000021FFFFFFFFFFFF7C00000001418A8A8000000000000560000000000000000000000000000000BFFFFFFFFFFF79800000004401E1D40000000000000B3600000000000000000000000000001FFFFFFFFFFFFFC80000000C000C1F80000000000000E9E000000000000000000000000000013FFFFFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a48 .mem_init0 = "FFFFFFFD00000020000109000000000000010E000000000000000000000000000001FFFFFFFFFFFFFDF8000004000162E00000000000000E18000000000000000000000000000007FFFFFFFFFFFFF3000001E0001C248000000000000026800000000000000000000000000000FFFFFFFFFFFFFF400000F4000006D800000000000003AC00000000000000000000000000001FFFFFFFFFFFFFFBE0003360001067000000000000003F200000000000000000000000000001FFFFFFFFFFFFFF2500035000006ED0000000000000002000000000000000000000000000025F7FFFFFFBFFFF580000694000000F0000000000000008000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N39
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a48~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a40~portadataout )) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a56~portadataout )))) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  & ( 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a48~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a40~portadataout )) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a56~portadataout ))))) ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a48~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a40~portadataout )) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a56~portadataout ))))) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a48~portadataout  & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a40~portadataout )) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a56~portadataout ))))) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a40~portadataout ),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a56~portadataout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a48~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N45
cyclonev_lcell_comb \VGA|red[0]~3 (
// Equation(s):
// \VGA|red[0]~3_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0_combout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [3] & 
// (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout )) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [3] & 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ((\VGA|red[0]~2_combout )))) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0_combout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a 
// [2] & ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [3] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout )) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [3] & ((\VGA|red[0]~2_combout 
// ))))) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [3]),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.datad(!\VGA|red[0]~2_combout ),
	.datae(gnd),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~3 .extended_lut = "off";
defparam \VGA|red[0]~3 .lut_mask = 64'h084C084C2A6E2A6E;
defparam \VGA|red[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y45_N51
cyclonev_lcell_comb \VGA|red[0]~4 (
// Equation(s):
// \VGA|red[0]~4_combout  = ( \VGA|red[0]~3_combout  & ( \VGA|always0~5_combout  ) ) # ( !\VGA|red[0]~3_combout  & ( \VGA|always0~5_combout  ) ) # ( \VGA|red[0]~3_combout  & ( !\VGA|always0~5_combout  ) ) # ( !\VGA|red[0]~3_combout  & ( 
// !\VGA|always0~5_combout  & ( ((!\VGA|red[3]~1_combout ) # ((!\VGA|always0~4_combout ) # (\VGA|always0~0_combout ))) # (\VGA|LessThan4~1_combout ) ) ) )

	.dataa(!\VGA|LessThan4~1_combout ),
	.datab(!\VGA|red[3]~1_combout ),
	.datac(!\VGA|always0~0_combout ),
	.datad(!\VGA|always0~4_combout ),
	.datae(!\VGA|red[0]~3_combout ),
	.dataf(!\VGA|always0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~4 .extended_lut = "off";
defparam \VGA|red[0]~4 .lut_mask = 64'hFFDFFFFFFFFFFFFF;
defparam \VGA|red[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a65 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode470w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a65 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a65 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a65 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a65 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a65 .mem_init3 = "2000000000000000400C0000000000022000000000080080000000000000000000000280408000000000000000041E00000000000001000000000080080000000000000000000000063C1500000000000000005E000000000000000800000000080080000000000000000000000000000000000000000000000000000800000000040000000000080000000000000000000000000000000000000000000000D0000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000004000010000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a65 .mem_init2 = "00000000000000000000000000000600600000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000800200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a65 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000021000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a65 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E500000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y49_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a81 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode491w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a81 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a81 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a81 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a81 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a81 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a81 .mem_init3 = "00000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000040000180000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000400000020000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a81 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000100000000020000000000000000000000000000000000000000000000000000000000000000000050000200000000000000000000000000000000000000000000000000000000000000000000042000000000000000080000000000000000000000000000000000000000000000000000200000C00200000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a81 .mem_init1 = "200000000100000000000000000000000000000008000000000000000000000000000006000200200000100000000000080000000000000000008000000000000000000000000000002A000000921000000002000000000000000000000000080000000000000000000000000000C0D80000280AC01000000000000000000000000000000080000000000000000000000000009000400002001F8000000000000001002000000040000008000000000000000000000000001000000000000007000000000000000002006720000000008000000000000000000000000048000000000000000F0400000000000000050006000000000800000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a81 .mem_init0 = "0000040000008000000008004004000000000001000006000000008000000000000000000000000060000008000000000000004000080000000000000040000008000000000000000000000000040000008000000000004004000000000000000001040008008000000000000000000000000000000008000000001004004200000000000000000C40004008000000000000000000000000000000002000010000004004000000000000000000440004004000000000000000000000000000000000000048000004004200000000000000000040004004000000000000000000000000000080002000001C000040040000000000000000002000020040000000";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a73 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a73 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a73 .mem_init3 = "00000000000000000000D0000000000000000400400000000000000000020000200200000000000000000000000000000000000010008000400400000000000000400018000200200000000000000000000000000C004001000000000304002000000000000580000000001002000000000000000000000000000001000800000840004002000000000000800C00000001001000000000000000000000000000000000000000000082002000000000000800200000001001000000000000000000000000010000000000000000002001000000000000000100040000801000000000000000000000000000000000000000010042001000000000000800000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a73 .mem_init2 = "00080080000000000000000000000000000000000000000000100100000000000080004002000080080000000000000000000000000000000000000000000100080000000000000000000000080080000000000000000000000000000040000000000000100080000000000000004001000040080000000000000000000000000000000040000800001080080000000000000000001000040040000000000000000000000000000000000000000000080040000000000000000000000040040000000000000000000000000000000000000000401080040000000000010002000000020040000000000000000000000000000080000000200000040040000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a73 .mem_init1 = "0000000000000000200200000000000000000000000000000000000000014000400400000000000000000000000200200000000000000000000000002000000000000138000400200000000000000020010000100200000000000000000000000002001000000000020000400200000000000020000000000100100000000000000000000000000004000000008000000200200000000000000000000000100100000000000000000000000000428000800000000004200100000000000008080000000080100000000000000000000000000000000000005000008200100000000000004E000200000800800000000000000000000000000000000000058000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a73 .mem_init0 = "04100100000000000000000040000080080000000000000000000000000000000003FFC800000100080000000000000000000000080080000000000000000000000000000000000000600008100080000000000000000040000080080000000000000000000000000000004000000000000080080000000000000000000000080080000000000000000000000000000010000000000030080040000000004000000080000080080000000000000000000000000000020000008020038080040000000003C0000008000008008000000000000000000000000040018000000001C140040040000000000280000300000080080000000000000000000000000500";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N36
cyclonev_lcell_comb \VGA|red[1]~5 (
// Equation(s):
// \VGA|red[1]~5_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a73~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a65~portadataout )) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a81~portadataout ))))) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1])) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a73~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a65~portadataout )) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a81~portadataout ))))) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a65~portadataout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a81~portadataout ),
	.datae(gnd),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a73~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[1]~5 .extended_lut = "off";
defparam \VGA|red[1]~5 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \VGA|red[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y34_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode430w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "0000008000000000000003403800000000000000000000000000007FFFF40000100000020040000080800000010000002008000000000000000000000000000007FFA60000000000000000000000000800000000000800040000000000000000000000000001FFF000000100000000000000028020800010400000002A00000000000000000000000000000FFA00000000000002000000001000E000000000001020000000000000000000000000000001E10000080000000000060000020405000000000008060100000000000000000000000000000000000A000000001000000000000052000001000000C012000000000000000000000000000000000202";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000002000400000400000000002400201E01A0000000000000000000000000000000020000000000200A000000000000000000000001600B00000000000000000000000000000008400000000000018A0000100000900000020180B8012000000000000000000000000200000E0000000000000040E0001C800001000004202128C00C40000000000000000000000007800D000000000000115800000604000048000000000170005C000000000000000000000000050D000000100000000A00100F8040000200000000005C8001800000000000000000000000200000000000800000300000030002000010000001004B5C006A0000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "0200000000000000000020000580000800002000000C02200004E0000000000000000000000000000000000080000020000020000000000000000001270000170000000000000000000000000000000000060000004000000000000000800000000400000248000000000000000000000000000000000020000000000020000000000800000005C000001900000000000000000000000000000000000200000000000000000200000000000190000000C000000000000000000000000000000000001000000000000000000000020000002800000009800000000000000000000000000000000000000002000001000000000000000014900000006800000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "000000000000000800000000001C00001000000000000800004000022C000000154000000000000000000000000000000000001000002000000000000000000000D084000000D00000000000000000000000000000000000000000020000000000000010200000B0800000059000000000000000000000004000000000000000000000020000002000120000B11C00000018000000000000000000000004000000000000000000000000000003000000001664A000000260000000000000000000000020000000000000000000000000000003910000039B04000000008000000000000000000000000000000000018000012000000000000C00000017480000";
// synopsys translate_on

// Location: M10K_X38_Y52_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode460w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a57 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a57 .mem_init3 = "20000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000200000050000000000000000000000000000000000000000000000000000000000000000000800000008000000000000000000000000000000000000000000000000000000000000000401000000008000000000000000000000000000000000000000000000000000000000000000018000000003800000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a57 .mem_init2 = "000000000000000000C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014000000000000000000000000000000000000000000000000000000000000001800000000020000000000000800000000000000000000000000000000000000000000000000F80000000020000000000004000000000000000000000000000000000000000000000000001F000000002C000000000000400000000000000000000000000000000000000000000000000BF80000001A000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a57 .mem_init1 = "0000001FFC000020880000000000000000000000000000000000000000000000000000000000000003FFE000080900000000000000000000000000000000000000000000000000000000000000003FFC00000E000000000000000800000000000000000000000000000000000000000000000007FFE000000000000000000000000000000000000000000000000000000000000000000000007FFF80240000000000000000000000000000000000000000000000000000000000000000000FFFFC44000000000000000001000000000000000000000000000000000000000000000000017FFFE000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a57 .mem_init0 = "0000000000000000000FFFFE0000000000000000000010000000000000000000000000000000000000000000000003FFFFF0400000000000000000020000000000000000000000000000000000000000000000007BFFFFC000000000000000000102000000000000000000000000000000000000000000000003FFFFFC000000000000000000006040000000000000000000000000000000000000000000003FFFFFC000000000000000000008600000000000000000000000000000000000000000000007DFFFFE000000000000000000002004000000000000000000000000000000000000000000105FFFFFF8000000000000000000C20800000000000000";
// synopsys translate_on

// Location: M10K_X26_Y32_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode440w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a41 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a41 .mem_init3 = "000003FFFFFFFFF7FFE40000000000000020000000000000000000000000000000000000000000001FFFFFFFFFEFF800000100000000040000000000000008400000000000000000000000000003FFFFFFFFFFDF000000201000000000000000000000004000000000000000000000000000007FFFFFFFF7FFC00000100000000008000000000000000400000000000000000000000000000BFFFFFFFFEFF400000000000000018000000000000000000000000000000000000000000000FFFFFFFFFFDF000000200000000000000000000000000000000000000000000000000000000FFFFFFFFEFFA000000000000000040000000000000000400000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a41 .mem_init2 = "000000000000000001FFFFFFFFFDF8000000000000000010000000000000000000000000000000000000000000003FFFFFFFFDFB4000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFBC0000000000000000014000000000000000000000000000000000000000000003FFFFFFFFFF40000000000000000002000000000000000000000000000000000000000000007FFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFF0000000000000000000A80000000000000010000000000000000000000000000FFFFFFFFFBF0000000000200000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a41 .mem_init1 = "008000000000000000000000000001FFFFFFFFFF70000000000000000000020000000000000010000000000000000000000000003FFFFFFFFF780000000000000A00000248000000000000010000000000000000000000000007FFFFFFFFFEC0000000000140040000004000000000000000000000000000000000000000007FFFFFFFFFF0000000000000C000000000000000000000030000000000000000000000000007FFFFFFFFEE00000000000014010000000000000000000800000000000000000000000000007FFFFFFFFFC0000000001060000400000280000000000400000000000000000000000000000FFFFFFFFFF80000000004400400200000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a41 .mem_init0 = "000000000001C00800000000000000000000000000FFFFFFFFFFC000000002880000020000000000000000C000100000000000000000000000001FFFFFFFFFDC0000000000000200000000000000000020000000000000000000000000000003FFFFFFFFFF00000000006000100000000000000000000000C00000000000000000000000001FFFFFFFFFF80000000610000080000000020000000040020000000000000000000000000003FFFFFFFFFF80000000800000000000000500000000600000000000000000000000000000007FFFFFE3FFF80000004010000000060000400000000800000000000000000000000000000007FFFFFA12F60000000802";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode450w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a49 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000007FFFFFF80000000000000000010A01080000000000000000000000000000000000000000001FFFFFFFC0800000000000000008200000900000000000000000000000000000000000000001FEFFFFFE2800000000000000008200080000000000000000000000000000000000000000001EFFFFFFF040000000000000000020000C01000000000000000000000000000000000000000B7FFFFFFF0000000000000000000200005001000000000000000000000000000000000000001FF7FFFFFC000000000000000008400001100800000000000000000000000000000000000007F7FFFFFFC1800000000000000040000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a49 .mem_init2 = "00000401000000000000000000000000000000000007BFFFFFFFF080000000000000000200000040000000000000000000000000000000000000006FFBFFFFFF000000000000000000A00000005100000000000000000000000000000000000807FBFFFFFFF000000000000000000200000000200800000000000000000000000000000000017DFFFFFFFFE3000000000000000000000000008000000000000000000000000000000000001F7FDFFFFFFE0000000000000000000000000004C00000000000000000000000000000000000FFDFFFFFFFE0000000000000000000000000000600000000000000000000000000000000000FEFFFFFFFFF00000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a49 .mem_init1 = "00000000020000000000100000000000000000000000000000000000FBFFFFFFFFFC2000000000000000200000000000400000000000000000000000000000000037FFFFFFFFFF8000000000000000000000000000020000000000000000000000000000000000FFFFFFFFFFFC08000000003F180820000000000010000000000000000000000000000000001FFFFFFFFFFFF0C0000000000019000000000000000000000000000000000000000000000009FFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFC00000001000000800000000000001808000000000000000000000000000007FFFFFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a49 .mem_init0 = "FFFFFF81000000400000008000000000000000000000000000000000000000000000BFFFFFFFFFFFFC08000000000000480000000000000800000000000000000000000000000007FFFFFFFFFFFFF0000003C00000008000000000000060000000000000000000000000000000FFFFFFFFFFFFFF0000000000000018000000000000002000000000000000000000000000001FFFFFFFFFFFFFF8000020000000230000000000000000000000000000000000000000000000FFFFFFFFFFFFFE0000000000000040000000000000010000000000000000000000000000001FFFFFFFFBFFFF40100000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N54
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a49~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a41~portadataout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a57~portadataout )) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a49~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a41~portadataout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a57~portadataout )) ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a49~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a49~portadataout  & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a57~portadataout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a41~portadataout ),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a49~portadataout ),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0 .lut_mask = 64'h4444777703CF03CF;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode400w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "FFFFF7800400800000000440C80800000000000000000000000000000000008107FFFFFFFFFFFFFFF111F400000000000200F0000000000000000000000000000000000000007FFFFFFFFFFFFFFF00200000000000000082800000000000000000000000000000000000004FEFFFFFFFFFFFFFF80600000000000000041000000000000000000000000000000000000060EFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000017FFFFFFFFFFFFFFFC00000000000000001020000000000000000000000000000000000000005F7FFFFFFFFFFFFF80000000000000000048000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "004F7FFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000003BFFFFFFFFFFFFFFFC0000000000000000002000000000000000000000000000000000000104FFBFFFFFFFFFFFFEC0800000000000000404000000000000000000000000000000000000001FBFFFFFFFFFFFFEFE0400000000000001010000000000000000000000000000000000000007CFFFFFFFFFFFFFFFC81000000000000002008000000000000000000000000000000000000177FDFFFFFFFFFFFFF302000000000000008A1000000000000000000000000000000000000007FDFFFFFFFFFFFFF7E800000000000000002010000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "000000000000000FEFFFFFFFFFFFFFFFF0100000000000000000000000000000000000000000000000000000003BFFFFFFFFFFFFFFFB804000000000000001000000000000000000000000000000000000000077EFFFFFFFFFFFFB7C00000000000000000000000000000000000000000000000000000000036FFFFFFFFFFFFFFF940000000000000000000000000000000000000000000000000000000055FFFFFFFFFFFFFFDE00000000000000020000000000000000000000000000000000000000000B7FFFFFFFFFFFDFF020000000000000000000000000000000000000000000000000000008C00FFFFFFFFFFFFFFF0220800000000048280000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "000000000000000000000000000000045FFFFFFFFFFFFFD80000000000000000000000000000000000000000000000000000000000009FFFFFFFFFFFEF808000000000000080000000000000000000000000000000000000000001027FFFFFFFFFEFF800000000000004400000000000000000000000000000000000000000000409FFFFFFFFFFFEA080000000000004000000000000000000000000000000000000000000000003FFFFFFFFFF7E008000000000001000000000000000000000000000000000000000000000001FFFFFFFFF7FC00080000000600000000000000000000000000000000000000000000000000037FFFFFFFFF700800000000044";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode420w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "000000000000000000000000000000000000000008000002000000000000600200002A00000000548000000000000000000000000000000000004000000000200000300000000005400000000294000000000000000000000008000000000002000000000000000200020000002A000000000940000000000000000000000000000000000020000000002000004000000000012000000000380000000000000000000000080000000000000000000000000000000000000035000000001D2000000000000000000000004000000000000400010401040001800010000001B0000000008600000000000000000000000000000000000440000003446000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "0000000080000000003000000000000000000000004000000000000000000082010002000000100000F00000000088000000000000000000000000000000000000000004020000C00000000000000C000000001220000000000000000000000000000000000001000040600008040000203000000400000001E000000000000000000000000100000000000012000004000002000000000000050000000002400000000000000000000000000000000000000000000000002000002440000000000000011200000000000000000000000200000000000008000002000000000000000000028000000004A0000000000000000000000004000000000000200018";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "000000000000110000001600000000080000000000000000000000000000000000000000000200000000000030000000E000000005000000000000000000000000000000000000000000000000000000000000000000000000004600000000000000000000000060000000000000000000000000000008C0000001C00000001800000000000000000000000000000000000000000000000000100000000000002A00000000B200000000000000000000000020000000000000000020800002800002000000002000000003C0000000000000000000000000400000000000000003300000080021800000002200000001AC000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "0000000040000000000280000000000001000000001800000000000000000000000000800000000000180000000000004E86000000000000000000000000000000000000000000000800000000000A80000000000440408000000003A00000000400000000000000000000000000000000000002000000800000000840000000005A00000000A00000000000000000000000000000000000004000000600000002200000000000A00000004100000000000000000000000000040000000204000000100000000800000000010C00000004900000000000000000000000000400000000010000000104008000000000000006A00000000C000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y30_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode383w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000081FFFFFFFFFBF02A2000000000200000000000000000000000000000000000000000000000005FFFFFFFFBFE01000000000010800000000000000000000000000000000000000000000000003FFFFFFFFFBC01800000000618000000000000000000000000000000000000000000000120157FFFFFFFDF840000000000100000000000000000000000000000000000000000000000080007FFFFFFDFF8840000000C014000000000000000000000000000000000000000000000000000DFFFFFFFFFC000000000000004000000000000000000000000000000000000000000000000017FFFFFFFF8";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "08010000040F80000000000000000000000000000000000000000000000000001DFFFFFFFF8004000000000400000000000000000000000000000000000000000000000000000FFFFFFFFC0218260001680000000000000000000000000000000000000000000000000000003FFFFFFC006001020044000000000000000000000000000000000000000000000000000000017FFFFF8000000004120000000000000000000000000000000000000000000000000000000004FFFFE000004006C200000000000000000000000000000000000000000000000000000000000FFFF80000020440200000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "000000643800001040000020000000000000000000000000000000000000000000000000000000000000000004060000000000000000000000000000000000000000000000000000000000000000000000004C0000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000400000000200000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000002400000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y32_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode410w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000C0000000000000000008004000400000400000D40000000480000000000000000000000000040000000008000000004000002000004040000A000000013000000000000000000000000000400000000000000000030A0008000000004000B40000000A80000000000000000000000000000000000000400000000008010000000002003D80000000580000000000000000000000000010000000000C000000006004000000000000045000000004000000000000000000000000000200000000C0500000000082800000000000003A00000001500000000000000000000000000000000000241A0000000001000000001000000D5800000006000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "000000000000000000002A0000000003F0000000000000000000008000CD00000001800000000000000000000000000020000000A177C000000000000000000084003930000000400000000000000000000000000012000000203FEA100000000000000000680004C00000000680000000000000000000000000001000000205FF8040000000000000000801017480000000500000000000000000000000000001800004017EFC000000000000000001101000A0020000040000000000000000000000000000080000001FDDE00000000000000000200080AE01800000C0000000000000000000000000000040000101BFFB8000000000000000000160876604";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00018800000000000000000000000000000C0000243FFFF000000000000008020000080A7A0002964800000000000000000000000000004000010FFDFFA000000000000001000022003988012868000000000000000000000000000006000000FFFBFF000000000000002000001804C1807F9A0000000000000000000000000000004000003FFFF7FC000000000000064000A80002B05F8530000000000000000000000000000002002603FFFFEFE000000000000000000004001E2AE2240000000000000000000000000000001040C07FBFFFEF800000000004840000001002028016A000000000000000000000000000001180080FFFFFFFD8000000000006";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "200000018002B61990000000000000000000000000000000040003FFFFFFFF801000000000800000000C00288927C000000000000000000000000000000060003FFFFFFFFF0000B0000060000000000200947E00000000000000000000000000000000010207FFFFFFFFF8800F0000052000000001800000148000000000000000000000000000000004007FFFFFFFFFF9ADE80002080000000000000001C0000000000000000000000000000000002007FFFFFFFFFFFFFF00003000000000022A000004000000000000000000000000000000000100FFFFFFFFFFFFF7F000200600000000101002000000000000000000000000000000000008043FFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N24
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout )) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout )))) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout )))) ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0])) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ))) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout )))) ) ) ) # ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout )) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ))))) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h0407C4C73437F4F7;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N30
cyclonev_lcell_comb \VGA|red[1]~6 (
// Equation(s):
// \VGA|red[1]~6_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [3]) # 
// ((\VGA|red[1]~5_combout )))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [3] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0_combout )))) 
// ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [3] & (\VGA|red[1]~5_combout 
// ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [3] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0_combout )))) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [3]),
	.datac(!\VGA|red[1]~5_combout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[1]~6 .extended_lut = "off";
defparam \VGA|red[1]~6 .lut_mask = 64'h024602468ACE8ACE;
defparam \VGA|red[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y45_N54
cyclonev_lcell_comb \VGA|red[1]~7 (
// Equation(s):
// \VGA|red[1]~7_combout  = ( \VGA|always0~5_combout  & ( \VGA|red[1]~6_combout  ) ) # ( !\VGA|always0~5_combout  & ( \VGA|red[1]~6_combout  ) ) # ( \VGA|always0~5_combout  & ( !\VGA|red[1]~6_combout  ) ) # ( !\VGA|always0~5_combout  & ( 
// !\VGA|red[1]~6_combout  & ( (((!\VGA|always0~4_combout ) # (!\VGA|red[3]~1_combout )) # (\VGA|always0~0_combout )) # (\VGA|LessThan4~1_combout ) ) ) )

	.dataa(!\VGA|LessThan4~1_combout ),
	.datab(!\VGA|always0~0_combout ),
	.datac(!\VGA|always0~4_combout ),
	.datad(!\VGA|red[3]~1_combout ),
	.datae(!\VGA|always0~5_combout ),
	.dataf(!\VGA|red[1]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[1]~7 .extended_lut = "off";
defparam \VGA|red[1]~7 .lut_mask = 64'hFFF7FFFFFFFFFFFF;
defparam \VGA|red[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y33_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a74 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a74 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a74 .mem_init3 = "0000000000000000000091000100008000040400400000000080000000020000000200000000000000000000000000000200100018008000400400000000080004C00000000000200000000000000000000000000A000001000000080104002000000000400700000000000002000000000000000000000000010000000000000000004002000000000400800400000000001000000000000000000000000018000000000000000082002000000000400400200000000001000000000000000000000000010000000800000000002001000000000200800100000000001000000000000000000000000000000000000000000042001000000000200800080020";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a74 .mem_init2 = "00000080000000000000000000000000000000000000000002100100000000020000004002000000080000000000000000000000000000000040000000000100080000000010000004002000000080000000000000000000000002000000000000000800100080000000010000000000000000080000000000000000000000000000000000000000001080080000000010000000001000000040000000000000000000000000000000000000000000080040000000010020002000000000040000000000000000000000000800000000000000000080040000000008000002000000000040000000000000000000000000000080000000000800040040000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a74 .mem_init1 = "008000001000000000020000000000000000000000000400000000000000C000400400000000080000000010000000200000000000000000000000002000000800000100008400200000000040000000010000000200000000000000000000000000000000000000060000400200000000040020000000000000100000000000000000000000000004000000008000000200200000000040000040000000000100000000000000000000000000450001000004000000200100000000020008040020000000100000000000000000000000000180000000005000008200100000000020003B000200000000800000000000000000000000000000000000040000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a74 .mem_init0 = "001001000000000200000000200000000800000000000000000000000000000020020040000081000800000000100000000000000000800000000000000000000000000000000000002000181000800000000100000000000000000800000000000000000000000000000080000003000000800800000000100000000800000000800000000000000000000000000000080000000000100800400000000100000001000000000800000000000000000000000000000000000000000000800400000000000080001000000000800000000000000000000000006000000000000044C0040040000000000000000300000000080000000000000000000000000300";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a82 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode491w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a82 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a82 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a82 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a82 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a82 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a82 .mem_init3 = "00000000000000000000000000000000000000000000000000006040000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000080000080000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000200000020000000000000000000000000000000000000000000000000000000000000000000000000020000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a82 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000000000000000000000000000000000000000000000000000000000000000A0002000000003FFF8000000000000007FFF0000000000000000000000000000000000000200400000000003C00000000000000000780000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a82 .mem_init1 = "20000060000000001C000000000000000003800008000000000000000000000000000004000200000200000000060000081C0000000000C00000800000000000000000000000000000A80000029C0000000003800000013C00000000700000080000000000000000000000000000006000001807C01000000000000010380000000000000080000000000000000000000000005001800000000B80000180000000010060000000000000080000000000000000000000380010000200000000470001E0000000001002220E00000000008000000000000000000000007FC3000000000000010D87E0000000000100060003000000000800000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a82 .mem_init0 = "00000400000000000000000000040000000010030000020000000080000000000000000000000000600000080000000000000040000000010000000010000000080000000000000000000000000000000000000000020000040000000010000000010000000080000000000000000000000000000000000000000000040042000000010000000008000000080000000000000000000000000000000020000060000040040000000010000000008000000040000000000000000000000000000000020000410000040040000000010000000004400000040000000000000000000000000000000000001804000040040000000008000000002000000040000000";
// synopsys translate_on

// Location: M10K_X69_Y34_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a66 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode470w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a66 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a66 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a66 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a66 .mem_init3 = "20000000000020004004000000000002600000000000008000000000000000000000000044040000000000000004000000000000000100000000000008000000000000000000000000041200000000000000004000000000000000000200000000008000000000000000000000000000000000000000000000000000000000000017000000008008000000000000000000000000000000000000000000000170000000000000000000000000008000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a66 .mem_init2 = "00000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a66 .mem_init1 = "00000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000080200000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000021000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a66 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006800000000000000000000000000000000000000000000000000000000000000000000000020";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N24
cyclonev_lcell_comb \VGA|red[2]~8 (
// Equation(s):
// \VGA|red[2]~8_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a82~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a66~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # 
// ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a74~portadataout )) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a82~portadataout  & ( 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a66~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a74~portadataout ))) ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a82~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a66~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1])) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a74~portadataout )) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a82~portadataout  & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a66~portadataout  & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a74~portadataout )) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a74~portadataout ),
	.datad(gnd),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a82~portadataout ),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a66~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[2]~8 .extended_lut = "off";
defparam \VGA|red[2]~8 .lut_mask = 64'h040426268C8CAEAE;
defparam \VGA|red[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y34_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode420w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "DFFFF0000000000000000000000019FFFFEFFBFFD8000002000200000000200000007FFFBFEFFFFF000000000000000000000000FFFFF7FEFFBEC000002000200000100000000007FFDFFBFEFFFC000000000000000000000007FFF7FDFFBFE400000000020000030000000000FFDFF7FEFFFFC000000000000000000000007FFFFF7FDFFD6000000800000000000020000001FFFDFF7FFFFC000000000000000000000006FFFFBFF7FDEE000000000200000800000100001FFEFFDFF7FFE000000000000000000000003FFFBFEFFDFF7800000401800000800000000001FEFFBFF7FFFF000000000000000000000002FFFFFBFEFFE9C0000001C8A000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "0100000FFFEFFBFFFFE000000000000000000000002FFFFDFFBFFF3000008080010000000010080000FFF7FEFFFFFF000000000000000000000001FFFDFF7FFFFDC000000300058000000000000007F7FDFFFFFFF000000000000000000000000FFFFFDFFFFFBB000000300002800000001000003FFF7FFFFFFE0000000000000000000000007FFFEFFFFFFC6000000000000080000000000007FFBFFFFFFFE000000000000000000000000FFFEFFFFFFF5F400020000000000000244000007FBFFFFFFFFE0000000000000000000000007FFFFFFFFFFE4000000000000000000744000001FFFFFFFFFFE0000000000000000000000007FFFFFFFFFEBB400010";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "000000000000100000001FFFFFFFFFFC0000000000000000000000003FFFFFFFFFFEEC00008000000100000020000001FFFFFFFFFFE0000000000000000000000001FFFFFFFFFFBF200000000000200000420000003FFFFFFFFFFC0000000000000000000000001AFFFFFFFFFFFF000001000001000008C0000003FFFFFFFFFFC00000000000000000000000009DFFFFFFFFFEB80004100000000000000000003FFFFFFFFFFC00000000000000000000000006BFFFFFFFFFF700006000000080000200000001FFFFFFFFFFC000000000000000000000000199FFFFFFFFFF160001280000000011000000001FFFFFFFFFFC00000000000000000000000003BFFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "FFFFFFDE20001000000280022000000001FFFFFFFFFF8000000000000000000000000055FFFFFFFFFF380000000000000006000000001FFFFFFFFFF00000000000000000000000001D9FFFFFFFFFFE00000180000240408000000007FFFFFFFFFF800000000000000000000000002FFFFFFFFFFC400000000000000860000000003FFFFFFFFFE0000000000000000000000000061FFFFFFFBAA000000640000000100000000003FFFFFFFFFF000000000000000000000000003BFFFFFFFCDC000000300008000000000000007FFFFFFFFFF0000000000000000000000000077FFFFFFF2E0000000104008000000000000003FFFFFFFFFE000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode410w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "0000000027FFFFFFF7C000000018020000400000000001FFFFFFFFFFC0000000000000000000000000077FFFFFFF78000000002000000000000000000FFFFFFFFFF8000000000000000000000000000BFFFFFFEE0000000003000008000000000001FFFFFFFFFF00000000000000000000000000017FFFFFFF80000000000808010000000000000FFFFFFFFFF8000000000000000000000000006FFFFFFFF80400000000200000000000000007FFFFFFFFFF000000000000000000000000000156FFFFEF00C00000000194800000000000003FFFFFFFFFE0000000000000000000000000003ABFFFF0A0300000000000000000000000000FFFFFFFFFFC000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "0000000000000000000002ABFFFFF20390000000000000000000080000FFFFFFFFFF80000000000000000000000000000D3FFFDA00138000000000000000000034000FFFFFFFFFF80000000000000000000000000001DBFFFED00FE800000000000000000053C003FFFFFFFFFF00000000000000000000000000001EFFFFB407F780000000000000000001D9003FFFFFFFFFF800000000000000000000000000018BFFF9006EBC000000000000000000F75007FFFFFFFFFC00000000000000000000000000000DFFFFE0149DE000000000000000009F66003FFFFFFFFFC000000000000000000000000000005FFFF903AE7B8000000000000000137AC403FFFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "FFFFFC00000000000000000000000000000B7FFFC02DFD540000000000000003FCFF8017FFFFFFFF8000000000000000000000000000000FFFDC0B9DFB10000000000000019FE61C00FFFFFFFFF80000000000000000000000000000017FFD00F7FBFE000000000000002D7FF9E007FFFFFFFF00000000000000000000000000000017FAE06EBFF7FC00000000000005FEFFFB0007FFFFFFE0000000000000000000000000000001FB9A038BFFEF60000000000001DDFDFF32001FFFFFFE0000000000000000000000000000000BBA0157BFFFEB80000000000007BFFDFEC001EFFFFFE000000000000000000000000000000066E80F97FFFED800000000000F";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "CDFFFBFF00003FFFF800000000000000000000000000000007F500FFFFFFF78800000000007FFFFFF7F200023FFFC00000000000000000000000000000001EF017FFFFFFFB00008000005DFFFFFFEFC000001BF000000000000000000000000000000001B207BFFFFFEFFD800B00000C5FFFFFFFF30000041F8000000000000000000000000000000002C02BFFFFFFDDBA54E00003EDFFFFFFFFFC000001B00000000000000000000000000000000010167FFFFFEFEDBFFB80003BBFFFFFFFFAC0000000000000000000000000000000000000000101FFFFFFFFEDA572B00001FBFFFFFFFF9B1000000000000000000000000000000000000000001AFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y50_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode383w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "80000000000000000000000000000000000000000000000001FFFFFFFFFBE00FFFFFFFFFFB9C0000000000000000000000000000000000000000000000002AFFFFFFFBFE00F9FFFFFFFFFE800000000000000000000000000000000000000000000000003DBFFFFFFFA804FFFFFFFBFDF0000000000000000000000000000000000000000000000000017FFFFFFFDFC0FFFFFFFFEF5E0000000000000000000000000000000000000000000000000006E7FFFFDFF803FFFFFFEB7F40000000000000000000000000000000000000000000000000001FDDFFFEBF407FFFFFFFFFE000000000000000000000000000000000000000000000000000013FBFFFFFF8";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "0FFFDDFFF2F1800000000000000000000000000000000000000000000000000007B77BFFF7807767CFFFB700000000000000000000000000000000000000000000000000000015ACFFAFA807B5F5BFFE6000000000000000000000000000000000000000000000000000000077F79FFC002FFFB7FB600000000000000000000000000000000000000000000000000000000157FFFD8003F9CEBD5800000000000000000000000000000000000000000000000000000000047BFFE00017FBE0E00000000000000000000000000000000000000000000000000000000000196F2000059FD840000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "000000093E00001FF0000000000000000000000000000000000000000000000000000000000000000000000002F80000000000000000000000000000000000000000000000000000000000000000000000007F0000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y23_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode400w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "FC8EF70002D7BFFFFFFFFB3FD00000000000000000000000000000000000000003FFFFFFFFFFFFFFF000ABB7FFFFFFFFFDFA0000000000000000000000000000000000000000B7FFFFFFFFFFFFFF804EFFFFFFFFFFFFFFFE0000000000000000000000000000000000000005EFFFFFFFFFFFFFE002FDFFFFFFFFFFFFF3F0000000000000000000000000000000000000006FFFFFFFFFFFFFFE807DFFFFFFFFFFFFFFBF0000000000000000000000000000000000000017FFFFFFFFFFFFFFF00AFFFFFFFFFFFFFF6F60000000000000000000000000000000000000005F7FFFFFFFFFFFFF80BFEFFFFFFFFFFFFFFC000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "000F7FFFFFFFFFFFFEE80EEFFFFFFFFFFFFF73A0000000000000000000000000000000000000033FFFFFFFFFFFFFFBC077FFFFFFFFFFFFFF9A000000000000000000000000000000000000004F7BFFFFFFFFFFFFE409FF7FFFFFFFFFFFED8000000000000000000000000000000000000000BBFFFFFFFFFFFFEDE07F7FFFFFFFFFFFFDEC00000000000000000000000000000000000000ECFFFFFFFFFFFFFF7C81BFFFFFFFFFFFFFDF400000000000000000000000000000000000000D7FDFFFFFFFFFFFF7380FFBFFFFFFFFFFF9A0000000000000000000000000000000000000001CDFFFFFFFFFFFFF7E01FBFFFFFFFFFFFF64000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "0000000000000007A5FFFFFFFFFFFFFF3405FFFFFFFFFFFFFFF0000000000000000000000000000000000000007BBFFFFFFFFFFFFFFA007FFFFFFFFFFFFFD7000000000000000000000000000000000000000077EFFFFFFFFFFFF97C03FDFFFFFFFFFFFF7000000000000000000000000000000000000000056FFFFFFFFFFFFFFF801DFFFFFFFFFFFFFC000000000000000000000000000000000000000051FFCFFFFFFFFFFFDB02FFFFFFFFFFFFFDC000000000000000000000000000000000000000003A6FFFFFFFFFFFD7F01FCFFFFFFFFFF7F20000000000000000000000000000000000000000000FCFFFFFFFFFFFFF01EFFFFFFFFFFF1EC00000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "000000000000000000000000000000001FEFFFFFFFFFFFD003FFFFFFFFFFF97C00000000000000000000000000000000000000000000187FFFFFFFFFEC80FB7FFFFFFFFFFDC00000000000000000000000000000000000000000000337FFFFFFFFEF7A077FFFFFFFFFFD300000000000000000000000000000000000000000000005FFFFFFFFFF7EA03FFFFFFFFFFF78800000000000000000000000000000000000000000000005FFFFFFFFFF7C01FBFFFFFFFFFF40000000000000000000000000000000000000000000000057FFFFFFFF7FC019FFFFFFFF8FE800000000000000000000000000000000000000000000000077FFFFFFFFF600EDFFFFFFFD9B";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N0
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]) # ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ))) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ))) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ( 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  & 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1])))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1])) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ))) ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout )))) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout )))) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode430w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "0000088020000008000002002000000000000000000000000000000000080000100000000000000021000000000000000001000000000000000000000000000000005100000000000000000000000C0000000000000806FC0000000000000000000000000001001800000000000020000000010004800000000000007FC000000000000000000000000000000200000000000000000000000000C800000300002007F8000000000000000000000000000080000004000000000004000000000040000000000807FFC00000000000000000000000000000000009800000000000000000600010000000000000FFFE00000000000000000000000000000000015C";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000400000000000400400FFFC0000000000000000000000000000000029BA0000000000E600000000000000000000003FFFF000000000000000000000000000000171F9C0000000041030000300000100000060000BFFFE0000000000000000000000000000005DBEEE0000000C80050001800000900000000200FFBFF0000000000000000000000000A0000BFFEC40000000850060006000000000000000009FBFFF80000000000000000000000031904EFFF61600000010400000F802000000000001280FDFFFFC0000000000000000000000035FBFFF7DFE4800000004000010000000010000000801F7FDFFC0000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "01EFDFFFB7F79000000000000540001000000000000802FFDFFFE0000000000000000000000019FFFDEFBBF5000000200000200000000002000000013FEFFFFE00000000000000000000000277FFF7BEFFB00000004000000000040000800000000FFBFEFFF800000000000000000000000DEFF0FDFFBDA0000000000000000020000000000003F7FEFFFF000000000000000000000001EFFF777FDD1E000000000000000002000000000000BDFF7FFFF800000000000000000000000FBAFFBFF7DDE000001000000000000000020000001EFFDFF7FF800000000000000000000000FFFFBFEFFDBE000000000003000000000040000008FFBFF7FFFC00000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "000000000000000BFFFFFBFEFFE000001000002000000000080000007FEFFBFFFFC000000000000000000000007FFFFDFFBFFF8000000000020000008000840000DFF7FEFFFFFC000000000000000000000003FFFDFF7FFEF8000002000000000004001020000FF7FDFFFBFFF000000000000000000000005FFFFFDFFEFF8000000000000000002000020001FFFF7FFBFFFE000000000000000000000001FFFFEFFF7FF0000008000000000006800000001FFFBFFDFFFFE000000000000000000000001FFFEFFFDFF7A000008000010000000753020003FFBFFF7FDFFF000000000000000000000000BFFFFFBFF7FD000009000000000000088000001FFFFEFF";
// synopsys translate_on

// Location: M10K_X58_Y31_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode450w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a50 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000008000000000000000000000000180000000000000000000000000000000000000000000000000000000008000000000000000082000000000000000000000000000000000000000000000000000000000000000000000000080000800000000000000000000000000000000000000000000000000104000000000000000002000100000000000000000000000000000000000000000000000000080000000000000000000000040000000000000000000000000000000000000000040000000080000000000000000000000002000000000000000000000000000000000000000000000000000800000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a50 .mem_init2 = "0012000000000000000000000000000000000000000000000000100000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000060000000480000000000000000000000000000000000000800000000080000000000000000020000000000000000000000000000000000000000000000000000000043000000000000000820000000000000000000000000000000000000000000001000000000021000000000000000020000000000000000000000000000000000000000000000000000000010000000000000000000000000000C000000000000000000000000000000000010000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a50 .mem_init1 = "0000000040000000000004000000000000000000000000000000000000000000000000000000000000082000000000008000000000000000000000000000000000000000000000420000000000000082000000000000000000000000000000000000000000000100000000000208000000002050002000000000001C000000000000000000000000000000000000000000000000000000000049820000000000008000000000000000000000000000000000000000000000000000000400001000000000000000000000000000000000000000000000002000000000000000000001000006040000000000001000000000000000000000000000000004000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a50 .mem_init0 = "000000008000000000000000000000000000800000000000000000000000000000004000000000000008000008000000000000000000000C00000000000000000000000000000000000000000000000000050000000000000000000000000000000000000000000000000000000000000000000002000000000000080000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000200000000100000000000000000000000000000000000000000000010000000000000801800C0000000010000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y35_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode460w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a58 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a58 .mem_init3 = "3B000000000000000000000000000000000000000000000000000000000000000000000010000300000000000000000000000000000000000000000000000000000000000000000000040000080000000000000000000000000000000000000000000000000000000000000000000200000070000000000000000000000000000000000000000000000000000000000000000000800000004000000000000000000000000000000000000000000000000000000000000000005000000008000000000000000000000000000000000000000000000000000000000000000008000000003000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a58 .mem_init2 = "000000000000000000C000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000018000000000000000000000000000000000000000000000000000000000000000000000000020000000000002000000000000000000000000000000000000000000000000002000000000080000000000006000000000000000000000000000000000000000000000000004040000000A000000000000040000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a58 .mem_init1 = "000000080400000008000000000000040000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000400000000200000000000000080000000000000000000000000000000000000000000000000400000002800000000000000080000000000000000000000000000000000000000000000000000000360000000000000000000000000000000000000000000000000000000000000000000000040C0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000040000002000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000800000000000000000021000000000000000000000000000000000000000000000080000000000000000000000000001000000000000000000000000000000000000000000000180000000000000000000000000820C00000000000000";
// synopsys translate_on

// Location: M10K_X49_Y33_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode440w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a42 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000002000000000000000800000000000000000000000000000000000000000000004020000000004000000000000000800000000000000000000000000000400000000000000006080000000008000000000000000000000000000000000000000000000000000000000500002000000000008000000000000000400000000000000000000000000000000000000000000000000000000008000000000000000400000000000000000000000000000000000000000800000600000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000001800000000000000020000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000200000000000000000000000000000000000000000000010000000000000000000000000000000000000008000000000000000000100000000000000000000000000000000000000000000800000000010000000000000000000000000000000000010000000000000000000000000000000000000010000000000000000000020000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a42 .mem_init1 = "000000000000000000000000000000000000000000000000000002200000000000000000000010000000000000000000000000000000000000040000000000049C000000000000000000000100000000000000000000000000000000000000000000000003C00400000000000000000000400000000000000000000000000000000000000000000000000080100000000000000000001000000000000000000000000000000000000001000000000000CF00000000000000000000040000000000000000000000000000000000000010000000000040000400000080000000000500000000000000000000000000000000000000020000000000402400000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a42 .mem_init0 = "00000000000000000000000000000000000000000000000000004000000003000040020000000000000000A00000000000000000000000000000000000000004000000000000000010000000000000003000000000000000000000000000000200000000000000000008A000000080000000000000000000000000000000000000000000002000000000000000000004000080000000020000000000000000000000000000000000000000000000000000000000808000040000000010000000600000000000000000000000000000000000000C0000000000400000004004000000800000080000000000000000000000000000000800001E0CB40000000800";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N6
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a42~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a50~portadataout )) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a58~portadataout ))) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a42~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a50~portadataout )) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a58~portadataout ))) ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a42~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a42~portadataout  & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  & !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a50~portadataout ),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a58~portadataout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a42~portadataout ),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0 .lut_mask = 64'h550055FF330F330F;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N42
cyclonev_lcell_comb \VGA|red[2]~9 (
// Equation(s):
// \VGA|red[2]~9_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0_combout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [3] & 
// (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout )) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [3] & 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & (\VGA|red[2]~8_combout ))) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0_combout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a 
// [2] & ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [3] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [3] & (\VGA|red[2]~8_combout 
// )))) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [3]),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|red[2]~8_combout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[2]~9 .extended_lut = "off";
defparam \VGA|red[2]~9 .lut_mask = 64'h048C048C26AE26AE;
defparam \VGA|red[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y45_N57
cyclonev_lcell_comb \VGA|red[2]~10 (
// Equation(s):
// \VGA|red[2]~10_combout  = ( \VGA|red[2]~9_combout  & ( \VGA|always0~5_combout  ) ) # ( !\VGA|red[2]~9_combout  & ( \VGA|always0~5_combout  ) ) # ( \VGA|red[2]~9_combout  & ( !\VGA|always0~5_combout  ) ) # ( !\VGA|red[2]~9_combout  & ( 
// !\VGA|always0~5_combout  & ( (((!\VGA|red[3]~1_combout ) # (!\VGA|always0~4_combout )) # (\VGA|always0~0_combout )) # (\VGA|LessThan4~1_combout ) ) ) )

	.dataa(!\VGA|LessThan4~1_combout ),
	.datab(!\VGA|always0~0_combout ),
	.datac(!\VGA|red[3]~1_combout ),
	.datad(!\VGA|always0~4_combout ),
	.datae(!\VGA|red[2]~9_combout ),
	.dataf(!\VGA|always0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[2]~10 .extended_lut = "off";
defparam \VGA|red[2]~10 .lut_mask = 64'hFFF7FFFFFFFFFFFF;
defparam \VGA|red[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a83 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode491w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a83 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a83 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a83 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a83 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a83 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a83 .mem_init3 = "00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a83 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100001000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a83 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000002000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000020000020000000000000000000000000000000000000000000000000000000000000000000000000020000000008000400000000000004800004000000000000000000000000000000000400000020000002000000400000000000000010000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a83 .mem_init0 = "00000100000102000000000000000000000000000000080400000000000000000000000000000000000000000000000040040000000000000000000020000100000000000000000000000000000000000002000000000000000000800000000000000000000000000000000000000000000000000000041000000000000000000400000000000000000000000000000000000000000000000000000001000680000000000000400000000000000000000000000000000000000000000000000000001000A0000800000080040000000000000000000000000000000000000000000000000000000080000200C000000000200000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y29_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a67 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode470w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a67 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a67 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a67 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a67 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a67 .mem_init3 = "0000000000000000001000008000000000004000000000000000000000000000000001000008000000000000000000000008000000000014000000000000000000000000000000000140200000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000007FF00000008000000007FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000408000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a67 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a67 .mem_init1 = "00000000000000000000000000000000000000000000500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a67 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a75 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a75 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a75 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a75 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a75 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a75 .mem_init3 = "00000000000000000000240000080000000000000000020000000000000000000000000000000000000000000000003004000000000000000000000020000000200000000000000000000000000000000000000000002000040000000000000000010000000001000080000000000000000000000000000000008000800040080000100000000010000000400000040000000000000000000000000000000000000000040080000000000000010000000000000040000000000000000000000000000000000000000020000010040000000008000000000000000000000000000000000000000000000000000400400000000000000000008000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a75 .mem_init2 = "00000000000000000000000000000000000000002000000100000000000800000000000000000000000000000000000000000000000000000000002000000000000000800000040000000000000000000000000000000000000000000000041000000000000000000400000000000000000000000000000000000000000000001000040001000000008000000000400000000001000000000000000000000000000000000000000000040000C00400000000000400000000000000000000000000000000000000000000000000000000800000000000000000200000000000000000000000000000000000000000000000400000040800100000000000000200";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a75 .mem_init1 = "00001000000000000000000000000000000000000000000000004080000000000000000020000000000100000000000000000000000000000000000040000000000000000000000000010000000000000400000000000000000000000000000000010020000040000000080000000010000000400200200000000000000000000000000000000000000000040000000000000000010000000000200000000000000000000000000000000000002000000000000000000000000008000000000000000000000000000000000000000000000000000000020000000000000000008000000080000000000000000000000000000000000000000000020000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a75 .mem_init0 = "00000000000800000000000000000000000000000000000000000000000000000000000000000000000000800000000000020000000000000000000000000000000000000004000000000000000000000800000000000000000000000000000000000000000000000000000000000000008000000000800000000000000000000000000000000000000000000000000020000000080000000000000800008000000000000000000000000000000000000000000000040000000000080000000000800000000000000000000000000000000000000000000000000000000000000A00000000000800000108000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N18
cyclonev_lcell_comb \VGA|red[3]~11 (
// Equation(s):
// \VGA|red[3]~11_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a67~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a75~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]) # ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a83~portadataout )))) ) ) ) # ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a67~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a75~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a83~portadataout )) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a67~portadataout  & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a75~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a83~portadataout )))) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a67~portadataout  & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a75~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a83~portadataout  & !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]))) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a83~portadataout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a67~portadataout ),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a75~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[3]~11 .extended_lut = "off";
defparam \VGA|red[3]~11 .lut_mask = 64'h02008A004600CE00;
defparam \VGA|red[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y35_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode440w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a43 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a43 .mem_init3 = "000000000000000000100040300000000000000000000000000000000000000000000000000000000000000000000000014C0000000000000000000000000000000000000000000000000000000000000000000000001200000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000400000000000800001400000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000040000000000000000000000000000200000000002000000000000000000200000000000000020000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000040000000000000010000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000002000000100000000000008000000000000000000000000000000000000000000000000002000000000000000000000100000000000000000000000000000000000000000000000000000800800000000000000000000000000000000000000000000000000000000040000000000000800000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000006000000000000000000000000000000000000000000000000000000000000000000000000001000000008000000000000000000000000000000000000000000000000100000000000000000800000000000000000000000000000000000000000000000000000000200000000000000001000000000000000000000000000000000000000000000000010000001004";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode460w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a59 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a59 .mem_init3 = "0440000000000000000000000000000000000000000000000000000000000000000000000082000000000000000000000000000000000000000000000000000000000000000000000008410000000000000000000000000000000000000000000000000000000000000000000000015021810000000000000000000000000000000000000000000000000000000000000000000044C020080000000000000000000000000000000000000000000000000000000000000000002800006014000000000000000000000000000000000000000000000000000000000000000004000000404000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a59 .mem_init2 = "000000020A0000000000000000000000000000000000000000000000000000000000000000000000003400000000520000000000000000000000000000000000000000000000000000000000000020800000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000020000000000100000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a59 .mem_init1 = "00000000000000004080000000000010000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000100300000000000200000000000000000000000000000000000000000000000000000000005440C00000000001480000000000000000000000000000000000000000000000000000000008600D20000000000408000000000000000000000000000000000000000000000000000000010C21000000000000300000000000000000000000000000000000000000000000000000000080008000000000000110000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a59 .mem_init0 = "000000000000000000100000010080100000000000188000000000000000000000000000000000000000000000000000000821800000000000000700000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000008000000000000000008080000000000000000000000000000000000000000000000000000000C0000000000000003800000000000000000000000000000000000000000000000000000010400000000000000008000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode430w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000008000000000000000000000000000000080000200002000000100800000020000000040000000028000000000000000000000000000000008000000000000400000000400000000000000040000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000100400000000000000000000002800040000000000001004000000000000000000000000000010000010000000000000000000000200000010001000002000000000000000000000000000000000142000000008004000000000000000008000000000000000000000000000000000000000000400";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "00000000800000000000002000000000000000000000000000000000000000000000000000000000000000000000400000000000000004000000000000000000000000000000000000800000000008001000000000000000000000004000100000000000000000000000018000000000100000000600000000000004000000000010000080000000000000000000000000000200000100000000800080000000000000000108020000000000000000000000000000000242000000000000000000200000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000002000000000000000000000000040000000000000000000000000000000000000000000000000400000000008000000000000080000000000000000000000000000000000000000000000000000002000000000000000000100000000000000000000000000000000000000000000000002400000000000000000000000000000000000000000000000000000000000000000000000000400000000000000010000000400000000000000000000000000000001000000000000000000000000000000000080000000000000000400000000000000000000000000000000000000000600000000000000080000002000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "000000000000000000000000000000000400000000000000020000010000000000200000000000000000000000000000000000000000000000000000000010000000000000000200000000000000000000000000000000000000000000000000000000090000100000000000000000000000000000000000000000000000000000A8000000000000000000020000000000010000000000000000000000000000000000020000010000200000000010200020000000000010000000000000000000000000000000000010000010000000000000000000000000000000000000000000000000000000020000000000000000000000000000001050100000000000";
// synopsys translate_on

// Location: M10K_X69_Y35_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode450w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a51 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000010000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000002000000000000000200000400000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000400000000000000000000020000000000000000000000000000000000000000000000000000000000000000000500000008000000000000000000000000000000000000000000000000020000000000000000100000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a51 .mem_init2 = "00080000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000020000000000000008000000000000000000000000000000000000000000000000000000000000000000000000008000000000100000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000002800000000200008000000000000000000000000000000000000000000000000000000000000000000012408180200000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a51 .mem_init1 = "00D80000000000000000080000000000000000000000000000000000000000000000140000002208C00000000000000000000000000000000000000000000000000000000000000000000001800CC0000000000000010000000000000000000000000000000000000000000000000000062000A1400000000000000000000000000000000000000000000000000000000000002000000034000000000000000000400000000000000000000000000000000000000000000000104000800000400000000000000000000000000000000000000000000000000000000000001860000C000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a51 .mem_init0 = "00000000408016200000000000000000000100000000000000000000000000000000000000000000020040004000000000000000000000000000000000000000000000000000000000000000000000444000000000000000000000000000000000000000000000000000000000000000000000000070028000000000000000000000020000000000000000000000000000000000000000000000302010000000000000000000000010000000000000000000000000000000000000000000010180440000000000000000000000000000000000000000000000000000000000000000000000000400000000020000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N48
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a51~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a43~portadataout )) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a59~portadataout )))) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  & ( 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a51~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a43~portadataout )) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a59~portadataout ))))) ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a51~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a43~portadataout )) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a59~portadataout ))))) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a51~portadataout  & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a43~portadataout )) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a59~portadataout ))))) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a43~portadataout ),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a59~portadataout ),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a51~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0 .lut_mask = 64'h0503F50305F3F5F3;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y33_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode400w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "00000800000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001A00000000000000041000000000000000002000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "00100000000000000004000000000000000000400000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000010000000000000002020000000000000000800000000000000000000000000000000000000000000000000000004000000000000000000C00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000010800000000000000800400000000000000000000000000000000000000000000000000000008800000000000000020000000000000000300000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000400000000000000000000000000000000000000000000000000000000000000800000000000004000000000000000000000000000000000000000000000000000000000000200000000000100000000000000200000000000000000000000000000000000000000000000088000000000001000000000000";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode420w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000800000000000000000000002000000000000000004000000000000010000000800000000000000000000000000000000002000000000000000004000000000000006000000800000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000010300000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000010000000000000000000000000000000000000000000000006000000440000000000000000000000000000000000000000000000000000000000000000002000000080000060000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000010000000000000000000000000000000000000800020000000400000000000000000000000000000000000000000000000000000000000000000000000000100000080000000000000000000000000000000000000000000000000000000000008000000000000080000000000000000000000000000000000000000000000000000040000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000800000200000000002000000000000000000000000400000000000020000000000000000020000000000000000000000000000000000000000000400000000000010000810000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000002000000000000000000000000200000000000000000000000000000110000000000000000000000000000000000000000000000000000000004000000000000000000000000200000000000000000000000000000000000000000000000000000040000020000800000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000001000003000000004010000000000000000000400000000000000000000000010000000000000000002000000811000000000020000000000000000000000000000000000000000000000000000000000000008300000000000000000000000000000000000000000000000000000000010000004000008000000000000000000000001000000000000000000000000000000000000000000000200000000000000000040000000000000000000000000000000000004000000000000000000300000004000000000000000000000000000000000000000000000000000000000000000000800100000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode383w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "20000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000004080000000000800000000000000000000000000000000000000000000000000000000000000000000000000C00000000000000000000000000000000000000000000000000000000000004";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000408000000000C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000000090000000000000000000000000000000000000000000000000000000000000004000000000800000000000000000000000000000000000000000000000000000000003000008004000180800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "00000080C00000000600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y31_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode410w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000020000000000180000000000000000000000000000000000000000000000000000000000000000000000003100000000000000000000000000000000000000000000000000000200000000000000000000140000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000400000000000000C00000000000000000000000000000000000000000000000000000000000002000000000600000000000000000000000000000000000000000000000000000000000000000800000000000000000004000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000004000000000000000000000100010000000000400000000000000000000000000000000000008000000000000000000000080000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000080000000000000000000000020080000000002000000000000000000000000000000000000002018000000000000000000000040000000002000000000000000000000000000000000020040000000000000000000040008000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000040000400000000000000000000000000000000000000000000000100000000000000000000020000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000100004000000000000000003000000020000000000000000000000000000000000000000000001000000004000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "0000000000014000000000000000000000000000000000000000000000000010000000000100000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000080000000000000000000000000000000200000000000002000000001000000000000000000000000000000000000000000000000000080080000000000402000000000000000000000000000000000000000000000000000000000004000000000000000000004000000000000000000000000000000000000000000000000000000000000000000008080018000000000000A000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N54
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout )) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout )))) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ( 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout )) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ))))) ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout )) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ))))) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout )) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ))))) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h0503F50305F3F5F3;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N36
cyclonev_lcell_comb \VGA|red[3]~12 (
// Equation(s):
// \VGA|red[3]~12_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & ( (!\VGA|red[3]~11_combout  & (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [3] & 
// ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0_combout )))) # (\VGA|red[3]~11_combout  & (((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]) 
// # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0_combout )))) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [3] & 
// (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0_combout  & \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2])))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [3] & (\VGA|red[3]~11_combout  & 
// ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0_combout )))) ) )

	.dataa(!\VGA|red[3]~11_combout ),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [3]),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0_combout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[3]~12 .extended_lut = "off";
defparam \VGA|red[3]~12 .lut_mask = 64'h110DDD0D110DDD0D;
defparam \VGA|red[3]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y45_N24
cyclonev_lcell_comb \VGA|red[3]~13 (
// Equation(s):
// \VGA|red[3]~13_combout  = ( \VGA|red[3]~12_combout  & ( \VGA|always0~4_combout  & ( (!\VGA|LessThan4~1_combout  & (\VGA|red[3]~1_combout  & ((\VGA|always0~0_combout ) # (\VGA|always0~5_combout )))) ) ) ) # ( !\VGA|red[3]~12_combout  & ( 
// \VGA|always0~4_combout  & ( (!\VGA|LessThan4~1_combout  & \VGA|red[3]~1_combout ) ) ) ) # ( \VGA|red[3]~12_combout  & ( !\VGA|always0~4_combout  & ( (!\VGA|LessThan4~1_combout  & \VGA|red[3]~1_combout ) ) ) ) # ( !\VGA|red[3]~12_combout  & ( 
// !\VGA|always0~4_combout  & ( (!\VGA|LessThan4~1_combout  & \VGA|red[3]~1_combout ) ) ) )

	.dataa(!\VGA|always0~5_combout ),
	.datab(!\VGA|always0~0_combout ),
	.datac(!\VGA|LessThan4~1_combout ),
	.datad(!\VGA|red[3]~1_combout ),
	.datae(!\VGA|red[3]~12_combout ),
	.dataf(!\VGA|always0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[3]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[3]~13 .extended_lut = "off";
defparam \VGA|red[3]~13 .lut_mask = 64'h00F000F000F00070;
defparam \VGA|red[3]~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode400w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "FFFFF78006D7BFFFFFFFFB3F100000000000000000000000000000000000000005FFFFFFFFFFFFFFF0002BB7FFFFFFFFFDFAD000000000000000000000000000000000000000FFFFFFFFFFFFFFFF000EFFFFFFFFFFFFFFFE000000000000000000000000000000000000000FEFFFFFFFFFFFFFF006FDFFFFFFFFFFFFF3F000000000000000000000000000000000000000EFFFFFFFFFFFFFFF807DFFFFFFFFFFFFFFBE0000000000000000000000000000000000000007FFFFFFFFFFFFFFF81AFFFFFFFFFFFFFF6F40000000000000000000000000000000000000005F7FFFFFFFFFFFFFC1BFEFFFFFFFFFFFFFFC000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "000F7FFFFFFFFFFFFFFC0EEFFFFFFFFFFFFF73A000000000000000000000000000000000000003BFFFFFFFFFFFFFFF8077FFFFFFFFFFFFFF9A000000000000000000000000000000000000004FFBFFFFFFFFFFFFEE09FF7FFFFFFFFFFFED8000000000000000000000000000000000000005FBFFFFFFFFFFFFEFC03F7FFFFFFFFFFFFDE8000000000000000000000000000000000000003CFFFFFFFFFFFFFFFC01BFFFFFFFFFFFFFDF000000000000000000000000000000000000000F7FDFFFFFFFFFFFFF382FFBFFFFFFFFFFF9A000000000000000000000000000000000000000FFDFFFFFFFFFFFFF7E80FBFFFFFFFFFFFF64000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "000000000000000FEFFFFFFFFFFFFFFFF415FFFFFFFFFFFFFFF000000000000000000000000000000000000000FBFFFFFFFFFFFFFFFBC13FFFFFFFFFFFFFD60000000000000000000000000000000000000000F7EFFFFFFFFFFFFB780BFDFFFFFFFFFFFF7000000000000000000000000000000000000000056FFFFFFFFFFFFFFF805DFFFFFFFFFFFFFD000000000000000000000000000000000000000001FFFFFFFFFFFFFFDE02FFFFFFFFFFFFFDE000000000000000000000000000000000000000000B7FFFFFFFFFFFDFE01FCFFFFFFFFFF7F00000000000000000000000000000000000000000000FEFFFFFFFFFFFFF03EFFFFFFFFFFF1EC00000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000BFFFFFFFFFFFFFD003FFFFFFFFFFF97C00000000000000000000000000000000000000000000FFFFFFFFFFFFEF80FB7FFFFFFFFFFD0000000000000000000000000000000000000000000000F7FFFFFFFFEFFA077FFFFFFFFFFD280000000000000000000000000000000000000000000001FFFFFFFFFFFEA0BFFFFFFFFFFF78000000000000000000000000000000000000000000000017FFFFFFFFFF7E01FBFFFFFFFFFF40000000000000000000000000000000000000000000000037FFFFFFFF7FC019FFFFFFFF8FEA000000000000000000000000000000000000000000000000F7FFFFFFFFF601EDFFFFFFFD9B";
// synopsys translate_on

// Location: M10K_X14_Y32_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode420w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "000000000000000000000000000039FFFFEFFBFFD800004200000000010000020000000000000000800000000000000000000002FFFFF7FEFFBE8000041000000000300000000008000000000004000000000000000000000007FFF7FDFFBFE4000040000000000100000100008000000000000000000000000000000000007FFFFF7FDFFD6000000000200000000020100000000000000000000000000000000000000006FFFFBFF7FDEE800000400000000000010100002000000000000000000000000000000000003FFFBFEFFDFF7800000402040001000010000000000000000000000000000000000000000006FFFFFBFEFFED80000001408000000001";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "0100000000000000000000000000000000000000006FFFFDFFBFFF360000008601A000000010000000000000000001000000000000000000000001FFFDFF7FFFFDC00000000005400000000000000000000000000000000000000000000000001FFFFFDFFFFFBB000040000008040000101000000000000000010000000000000000000000007FFFEFFFFFFC600002040000060000000000000000000000000000000000000000000000000FFFEFFFFFFF5F000010000000000000284000005000000000000000000000000000000000007FFFFFFFFFFE4C00000000000100000040000000000000000020000000000000000000000003FFFFFFFFFEFB400000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "200000100000018000002000000000020000000000000000000000007FFFFFFFFFFEEE00000100000000000210000000000000000000000000000000000000000001FFFFFFFFFFBF300008100000100000400000002800000000020000000000000000000000001AFFFFFFFFFFFF800000000002000008800000000000000000200000000000000000000000009DFFFFFFFFFEB800041000002000020800000000000000000000000000000000000000000006BFFFFFFFFFF740002480000000006000000003000000000020000000000000000000000001D9FFFFFFFFFF1600022000002800108000000020000000000400000000000000000000000003BFFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "FFFFFFDF40000300000200280000000002000000000000000000000000000000000001D5FFFFFFFFFF00000010000009698400000000000000000008000000000000000000000000159FFFFFFFFFF4000001000000482080000000000000000000800000000000000000000000002FFFFFFFFFFF4000000800000018A0000000000000000000100000000000000000000000000E1FFFFFFFBAC0000002400000003000000000040000000000000000000000000000000000003FFFFFFFFEDC000000310008000C0000000000400000000010000000000000000000000000077FFFFFFF2E00000000000000010000000000040000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode410w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "0000000027FFFFFFF7C000000008824000C00000000000000000000040000000000000000000000000077FFFFFFF7800000000210000200000000000000000000008000000000000000000000000002BFFFFFFEF0000000003090000000000000001000000000080000000000000000000000000037FFFFFFF8000000000080003000000000000300000000000000000000000000000000000001FFFFFFFFC0000000000C006000000000000040000000001000000000000000000000000000356FFFFEF8060000000030400000000000000040000000010000000000000000000000000000ABFFFF0B03A800000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "0000000000000000000002ABFFFFF207F0000000000000000000090001000000000000000000000000000000000000000D3FFFDA00770000000000000000000034001000000000080000000000000000000000000001DBFFFEC03FEC00000000000000000033C005000000000080000000000000000000000000001EFFFFB601FFC0000000000000000009DB00C0000000003800000000000000000000000000000BFFFD01FEFF000000000000000000F740080000000002000000000000000000000000000005FFFFF03FDDF80000000000000000BF66800000000000200000000000000000000000000000DFFFFA01BFFB8000000000000000137AC4010000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "0000040000000000000000000000000000077FFF807FFFF20000000000000000FCFF8028040000000000000000000000000000000000000FFFD81FFDFF30000000000000011FE61C00C0000000000000000000000000000000000000057FFD03FFFBFF000000000000002D7FF9E0060000000100000000000000000000000000000077FAC07FFFF7F400000000000005FEFFFB800000000010000000000000000000000000000003FBBE0BFFFFEFE00000000000005DFDFF3000000000000000000000000000000000000000001BFBC07FBFFFEE80000000000027BFFDFEA003D000002000000000000000000000000000000026E01FFFFFFFD800000000000B";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "CDFFFBFE80000000040000000000000000000000000000000BF501FFFFFFFF800000000001FFFFFFF7F400028040400000000000000000000000000000007EF03FFFFFFFFE00000000007DFFFFFFEFC80002540000000000000000000000000000000002B007FFFFFFFFFF001F0000045FFFFFFFF3000011600000000000000000000000000000000002C07FFFFFFFFFF957E00003EDFFFFFFFFFE0000008000000000000000000000000000000000101FFFFFFFFFFFFFFF80003BBFFFFFFFFAD0000000000000000000000000000000000000000181FFFFFFFFFFFFF7F80011FBFFFFFFFF9B3000000000000000000000000000000000000000001FFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode383w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "A0000000000000000000000000000000000000000000000001FFFFFFFFFBE01FFFFFFFFFFB9C00000000000000000000000000000000000000000000000037FFFFFFFBFE01F9FFFFFFFFFF000000000000000000000000000000000000000000000000007FFFFFFFFFBC14FFFFFFFBFDE8000000000000000000000000000000000000000000000000067FFFFFFFDFC07FFFFFFFEF5D0000000000000000000000000000000000000000000000000007FFFFFFDFFC0BFFFFFFEB7F40000000000000000000000000000000000000000000000000001FFFFFFFFF80FFFFFFFFFFE000000000000000000000000000000000000000000000000000007FFFFFFFFC";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "07FFDDFFF2F300000000000000000000000000000000000000000000000000000FFFFFFFFFC0F767CFFFB61000000000000000000000000000000000000000000000000000001FFFFFFFF003B5F5BFFE680000000000000000000000000000000000000000000000000000003FFFFFFC006FFFB7FB0400000000000000000000000000000000000000000000000000000002FFFFFF8003F9CEBD000000000000000000000000000000000000000000000000000000000000FFFFF40057FBE7E800000000000000000000000000000000000000000000000000000000000FFFFE00079FC000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "00000085FE00001FF6000000000000000000000000000000000000000000000000000000000000000000000002FF000000000000000000000000000000000000000000000000000000000000000000000000780000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N6
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout )) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout )))) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  & ( 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0])) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout )))) ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]))) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout )))) ) ) ) # ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout )) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ))))) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h04073437C4C7F4F7;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode460w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a60 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a60 .mem_init3 = "33C000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000C0000080000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000001400000004000000000000000000000000000000000000000000000000000000000000000005000000008000000000000000000000000000000000000000000000000000000000000000008000000001000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a60 .mem_init2 = "000000020000000000C000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000002000000000002000000000000000000000000000000000000000000000000000700000000000000000000000000000000000000000000000000000000000000000000000001000000000060000000000006000000000000000000000000000000000000000000000000000080000000340000000000006000000000000000000000000000000000000000000000000000000000000E000000000000040000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a60 .mem_init1 = "0000000804000000080000000000000500000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000002000026000000000000000000000000000000000000000000000000000000000000000000001000100000000000000000000000000000000000000000000000000000000000000000008000001E000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000080000000000000000010000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180000000400000000000000000820400000000000000";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode430w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000120100000040000038010000000000000000000000000000080000600002000000200400000238900000000000000180000000000000000000000000000080059000000000000C0000000000C000000000000000204000000000000000000000000000000080000000000000000000000C02400000000000000004000000000000000000000000000000400000000000006002000002801EC000000000040000400000000000000000000000000003200001C000000000000000001000440000000000806000000000000000000000000000000000000198000000018004000006000120000008001008008000000000000000000000000000000000D5E";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000001000000000000010000000C0060100028000000000000000000000000000000429B800000002002000000C000080000004000000000000000000000000000000000000000069F9E00000008031A0000080000100000060280800010000000000000000000000001800001DBEEF00000008C804000008000010000002000000000000000000000000000000000290003BFFEC500000010900180000400005000000204000800000000000000000000000000031E33EFFF61700000001000300000000000000000138001000000000000000000000000000015FBFFF7DFE480000010000080000000002000000000400000020000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "01EFDFFFB7F7980000000000040000080001000000000000000020000000000000000000000019FFFDEFBBF5800000200000200000800000000000008000000000000000000000000000000277FFF7BEFFB0000002000002000000000080000000000000000800000000000000000000000DEFF0FDFFBD8000002200001000004000000000000000000000000000000000000000000001EFFF777FDD1C000000400002000002000000000001000000000800000000000000000000001FBAFFBFF7DDF000000000000000000000080000001000000000000000000000000000000000FFFFBFEFFDBE000002200002000000800060000004000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "0000000000000003FFFFFBFEFFE0000010000020000000000000000200000000000000000000000000000000007FFFFDFFBFFF8000002000000000000000340000600000000004000000000000000000000007FFFDFF7FFEFC000002000030000000000100004000000000001000000000000000000000005FFFFFDFFEFF800000B800020000000000020000000000000001000000000000000000000005FFFFEFFF7FF0000001000020000002C01020000000000000011000000000000000000000003FFFEFFFDFF7B0000000000000000027D1020000000000000000800000000000000000000002BFFFFFBFF7FC0000002000000000001400100000000000";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode450w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a52 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000008000000410000000000000000100014000000000000000000000000000000000000000000000000000018000000000000000082007000000000000000000000000000000000000000000000000000000000000000000000082000C0000000000000000000000000000000000000000002000000000400000000000000008000010000000000000000000000000000000000000000000000000000200000000000000000200004000000000000000000000000000000000000000000000000008200000000000000008400000A000000000000000000000000000000000000000000000000020800000000000000080000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a52 .mem_init2 = "00480000000000000000000000000000000000000000000000000080000000000000000200000070000000000000000000000000000000000000008000000000000000000000000000600000003400000000000000000000000000000000000008000000000020000000000000008000000000200000000000000000000000000000000000008000000000010000000000000008200000000000000000000000000000000000000000000000000000000010000000000000008000000000000000000000000000000000000000000000000000000000000000000000000008000000000008000000000000000000000000000000000010000000000004000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a52 .mem_init1 = "0000000000000000000018000000000000000000000000000000000100000000000020000000000000002000000000004000000000000000000000000000000000000000000000420000000000000002000000000003000000000000000000000000000000000100000000000000000000001EB8002000000000000C00000000000000000000000000000000000000000000004000000010007806000000000000C000000000000000000000000000000002000000000000040000000000001000000000000002000000000000000000000000000000002000000000000010000001800002000000000000001000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a52 .mem_init0 = "000000408000004000000080000000000000800000000000000000000000000000004000000000000000000008000000080000000000000800000000000000000000000000000008000000000000004000030000000080000000000000000000000000000000000000000000000000000000000006000000000000080000000000000000000000000000000000000000000000000000000000000000300000000100000000000000300000000000000000000000000000010000000000000181000000000000100000000000000180000000000000000000000000000000000000000000E0080040000000000000000000000010000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y32_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode440w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a44 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000008008000000000000000000000000000000000000000000000000000000200000000000060004000000000004000000000000000C000000000000000000000000000004000000000000800000C0000000008000000000000000400000000000000000000000000000000000000000400000080000000008000000000000000800000000000000000000000000000400000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000A00000000020000000000000000200000000000000000000000000000000000000001000000000000000020000000000000000400000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000400000000000000001800000000000000000000000000000000000000000000000000000000800000000000000000000000000000000060000000000000000000000000000200000000000000000000000000000E00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000010000000000000000000000000000000000000008000000000000000000080000000000000010000000000000000000000000000000000000018000000000000000000040000000000000010000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a44 .mem_init1 = "000000000000000000000000000001000000000000000000000002200000008000000000000010000000000000000000000000000000000000040000000000000B000000000000000000000000000000000000000000000000040000000000400000000002000400000040000000000000200000000000000000000000000000000000000000000000000000200000020000000000001800000000000000000000000000000000000001000000000000A603000000100000000000000000000000000000000000000000000000000000000000001800000C00000080000000000400000000000000000000000000000000000000060000000000000400200000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a44 .mem_init0 = "00000000000100000000000000000000000000000000000000004000000000CC0000000000004000000000C00000000000000000000000000000000000000000000000000300010010000002000000002000000000000000000000000000000200000000008000000008C000000080000040000000000000000000000000000000000000002000000000000000000614000080000000020000000000000000000000000000000000000000000000000000000001800000040040000000000000200000000000000000000000000000008000001C0000000000C0100000400200000100000008000000000000000000000000000000000000060A180000001000";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N0
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a52~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a44~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout )) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]))) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]) # ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a60~portadataout )))) ) ) ) # ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a52~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a44~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout )))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]) # ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a60~portadataout )))) ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a52~portadataout  & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a44~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout )) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a60~portadataout ))) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a52~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a44~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout )))) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a60~portadataout ))) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a60~portadataout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a52~portadataout ),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a44~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0 .lut_mask = 64'h018923AB45CD67EF;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a76 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a76 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a76 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a76 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a76 .mem_init3 = "0000000000000000000061000108008000060400000002002000000000000000000200000000000000000000000000000400000010000000400000002002000006C0001000000020000000000000000000000000060060000400000C0104000000010000000403800080000002000000000000000000000000000000000040080000104000000010010000800400040000001000000000000000000000000008000000840080000002000000010010000800200040000001000000000000000000000000010000000020000010002000000008000000800000040000001000000000000000000000000000000400020000010002000000008008000800100000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a76 .mem_init2 = "000000800000000000000000000000000000400420020000001000000008008000000000020000000800000000000000000000000000000400420020008001000000008008000400000020000000800000000000000000000000000000000010000008021000000004000000400000000000000800000000000000000000000000000000410000000000800000004004000000000010000000400000000000000000000000010000000400004004000800000004004000000000010000000400000000000000000000000000000000C0800000000080000000200000010002000000000040000000000000000000000000400000040800200000840000000200";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a76 .mem_init1 = "2000000010000000000200000000000000000000000000000000408000004000400000002002000000010010000000200000000000000000000000002000000004000018008400000001000000080020000000000200000000000000000000000001003000804000000008400000001001000000040020000000100000000000000000000000000C000008040080000042000000010010000000000100000001000000000000000000000000000480000020040000002000000008000000001400200000001000000000000000000000000001000010020060000002000000008008000020000200000000800000000000000000000000000000020020040000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a76 .mem_init0 = "00100000000800800000000000000000080000000000000000000000000000002001FF800000010000000080080000000002000000008000000000000000000000000000000000000000001010000000080080000000000000000008000000000000000000000000000000000000000000808000000080080000000008000000008000000000000000000000000000000800000000001008000000080080C000000100000000080000000000000000000000000000040000000000030080000000800803C0800008000000008000000000000000000000000060008000000000A5A0040000000800800384000200000000080000000000000000000000000500";
// synopsys translate_on

// Location: M10K_X58_Y28_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a68 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode470w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a68 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a68 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a68 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a68 .mem_init3 = "000000000000200040180000800800042000000000000080000000000000000000000380448600000000000000041E0000080080000000000000000008000000000000000000000007FC3700000000000000007E00000080080000140900000000008000000000000000000000000000000000000000000000000000000000000016000000008008000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a68 .mem_init2 = "00000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000C00200000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a68 .mem_init1 = "00000000000000000000000000000000000000000080100000000000000000000000000000000000000000000000000000000000000000000000080200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060800000000000000000000000000000000000000000000000000000000000000000000000028000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a68 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000020";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a84 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode491w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a84 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a84 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a84 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a84 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a84 .mem_init3 = "00000000000000000000000000000000000000000000000000006030000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000040000080000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a84 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000040000000800000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000170000000000000000000000000000000000000000000000000000000000000000000000100104000000000000000080000000000000000000000000000000000000000000000000000000001400000000000000080000000000000000008000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a84 .mem_init1 = "2000002000000000000000800000000000000000080000000000000000000000000000000002000000001000000000000000000000000000000080000000000000000000000000000092000002B41000000002000000800000000000000000080000000000000000000000000000C0000200301E00100000200000080000000000040000008000000000000000000000000000D00180200200180080004200000080002000000040000008000000000000000000000000000000020200000040000000200000080000056A000400000080000000000000000000000000050000202000000200840042000000800023000B004000000800000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a84 .mem_init0 = "0000010000000200000008004000200000080003000000040000008000000000000000000000000000000008000000000000000200000080000000004040000008000000000000000000000000000000008200000002004000200080080000000001040000008000000000000000000000000000000004100000000004000000040000000000000C40000008000000000000000000000000000000002100020000004000200040040000000000440000004000000000000000000000000000000002100001000804000200040040000000000200000004000000000000000000000000000080002080180C004040000000200000000000002000000040000000";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N39
cyclonev_lcell_comb \VGA|red[4]~14 (
// Equation(s):
// \VGA|red[4]~14_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a84~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a68~portadataout )) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a76~portadataout ))) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a84~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a68~portadataout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a76~portadataout )))) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a76~portadataout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a68~portadataout ),
	.datae(gnd),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a84~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[4]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[4]~14 .extended_lut = "off";
defparam \VGA|red[4]~14 .lut_mask = 64'h048C048C26AE26AE;
defparam \VGA|red[4]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N33
cyclonev_lcell_comb \VGA|red[4]~15 (
// Equation(s):
// \VGA|red[4]~15_combout  = ( \VGA|red[4]~14_combout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout )) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [3]))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [3] & 
// ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0_combout )))) ) ) # ( !\VGA|red[4]~14_combout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [3] & 
// ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout )) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0_combout ))))) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [3]),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|red[4]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[4]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[4]~15 .extended_lut = "off";
defparam \VGA|red[4]~15 .lut_mask = 64'h084C084C2A6E2A6E;
defparam \VGA|red[4]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N36
cyclonev_lcell_comb \VGA|red[4]~16 (
// Equation(s):
// \VGA|red[4]~16_combout  = ( \VGA|always0~5_combout  & ( \VGA|red[4]~15_combout  ) ) # ( !\VGA|always0~5_combout  & ( \VGA|red[4]~15_combout  ) ) # ( \VGA|always0~5_combout  & ( !\VGA|red[4]~15_combout  ) ) # ( !\VGA|always0~5_combout  & ( 
// !\VGA|red[4]~15_combout  & ( (!\VGA|red[3]~1_combout ) # (((!\VGA|always0~4_combout ) # (\VGA|LessThan4~1_combout )) # (\VGA|always0~0_combout )) ) ) )

	.dataa(!\VGA|red[3]~1_combout ),
	.datab(!\VGA|always0~0_combout ),
	.datac(!\VGA|always0~4_combout ),
	.datad(!\VGA|LessThan4~1_combout ),
	.datae(!\VGA|always0~5_combout ),
	.dataf(!\VGA|red[4]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[4]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[4]~16 .extended_lut = "off";
defparam \VGA|red[4]~16 .lut_mask = 64'hFBFFFFFFFFFFFFFF;
defparam \VGA|red[4]~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode420w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000800000000000000000000000600000000002000004000000000000010000000800000000000000000000000000000000003000000000001000004000020000020004000000000000000000000000000000000000000000800000000001A00000000000000010000000000000000000000000000000000000000000000000000000002A0000000000000000000200000000000000000000000000000000000000000010000000000118000000000000000000000000020000000000000000000000000000000000040000000000088000000010000018000001000000000000000010000000000000000000000050000000000124000001130A000100000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "000000000000000000000000000000000000000000500000000000CA0000800201200000000000000100000000000000000000000000000000000000000000000200000001000000000000000000000000000000100000000000000000000000000000000000450000400000030400000010000000000000000100000000000000000000000180000000000380000200000002000002000000000000000000000000000000000000000000000000000000A040000000000010000028000000400000000000000000000000000000000000000000000001B000000000000000000200000000000000000000000000000000000000000000000000000144800010";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "200000100000100000000000000000000000000000000000000000000000000000011000008000000000000008000000000000000020000000000000000000000002000000000040D000000000002000000200000020000000000000000000000000000000000025000000000000800000000001000000800000000000000000200000000000000000000000016200000000014000040000000000001000000020000000000200000000000000000000000019400000000008C0000080000280006200000002000000000020000000000000000000000002260000000000AA0000000000000000000000002000000000040000000000000000000000001C4000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000020200002000000002010000000000000000000000000000000000000000000002A0000000000D000000000000D0006000000000000000000080000000000000000000000001A60000000000A00000000000440000000000004000000000000000000000000000000000000D000000000000000004400000000A00000000000000000000000000000000000000000000001E0000000450000000400002000300000000004000000000000000000000000000000000000400000000120000000210008000800000000004000000000100000000000000000000000000080000000D1000000000C0000010000000000040000000002000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y60_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode400w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "03710800052840000000008070000000000000000000000000000000000000000600000000000000080000480000000000046000000000000000000000000000000000000000C8000000000000000011000000000000000100000000000000000000000000000000000000020000000000000010050000000000000008000000000000000000000000000000000000000080000000000000010000000000000000004000000000000000000000000000000000000000000000000000000008040000000000000080A000000000000000000000000000000000000001A00000000000000001000000000000000002000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "0010000000000000011409000000000000008C60000000000000000000000000000000000000028000000000000004008000000000000000620000000000000000000000000000000000000000800000000000000A0C0000000000000010000000000000000000000000000000000000000340000000000000022040000000000000000400000000000000000000000000000000000000D10000000000000080000000000000000000800000000000000000000000000000000000000A00000000000000084820000000000000064800000000000000000000000000000000000000E30000000000000001000000000000000089000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000084A00000000000000C408000000000000000000000000000000000000000000000000000000404000000000000001C1400000000000002800000000000000000000000000000000000000010800000000000002840400000000000000080000000000000000000000000000000000000000000000000000000020600000000000000200000000000000000000000000000000000000004000300000000000040000000000000000200000000000000000000000000000000000000000291000000000000810002000000000080A000000000000000000000000000000000000000000302000000000000002000000000000A1000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "000000000000000000000000000000001010000000000008040000000000068400000000000000000000000000000000000000000000A78000000000030004000000000002C0000000000000000000000000000000000000000000004000000000008A00000000000002900000000000000000000000000000000000000000000004000000000080000000000000008300000000000000000000000000000000000000000000000A00000000000000000000000000B00000000000000000000000000000000000000000000000000000000000000200000000101400000000000000000000000000000000000000000000000008000000000100120000000220";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode383w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "40000000000000000000000000000000000000000000000000000000000000000000000004400000000000000000000000000000000000000000000000002D0000000000000600000000000000000000000000000000000000000000000000000000000002400000001402000000040008000000000000000000000000000000000000000000000000068000000000000000000010A000000000000000000000000000000000000000000000000000011800000004080000001080C00000000000000000000000000000000000000000000000000000220001408000000000001000000000000000000000000000000000000000000000000000004040000004";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "08002200090080000000000000000000000000000000000000000000000000000E488400080088983000480000000000000000000000000000000000000000000000000000001A5300505C0442084000E80000000000000000000000000000000000000000000000000000000808600100500048042400000000000000000000000000000000000000000000000000000002A8000240000631400000000000000000000000000000000000000000000000000000000000058400100068041FE800000000000000000000000000000000000000000000000000000000001690C00006603C40000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "00000072000000200800000000000000000000000000000000000000000000000000000000000000000000000500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y34_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode410w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000580000000820000000080040000000000000000000000000000000000000000000000000000480000000880000000041100020000000000010000000000000000000000000000000000000140000001100000000020D000800000000000100000000000000000000000000000000000002800000006000000000000001000000000000200000000000000000000000000000000000006000000000040000000040008000000000000400000000000000000000000000000000000000A90000108030000000004000000000000000400000000000000000000000000000000000000540000F602A000000000100000000000000000000000002000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000035400000E00600000000000000000000300010000000000000000000000000000000000000002C0002401E4800000000000000000004C000000000000080000000000000000000000000002240001201002000000000000000000400000000000000000000000000000000000000000001100004E06080000000000000000000820000000000000080000000000000000000000000000F4000281104200000000000000000000A000000000000200000000000000000000000000000A0000000B60000000000000000000009180C0000000000000000000000000000000000000006000040051800000000000000000180404000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "0000000000000000000000000000000000088000005202A0000000000000000102004000000000004000000000000000000000000000007000201460040000000000000000A018C2004000000010000000000000000000000000000006800200080001000000000000003200041002000000000000000000000000000000000000004805003140000C00000000000000000000000000000000000000000000000000000000000000044000740000A0000000000000220000C00060000002000000000000000000000000000000140500284000040000000000001840000160039000002000000000000000000000000000000099101068000104000000000008";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "120000000006D00000000000000000000000000000000000040A01000000081000000000018000000002000A00004000000000000000000000000000000001100800000005000030000042000000001000016000000000000000000000000000000000014E0040000010018014000002800000000D8000048080000000000000000000000000000000010054000000224673000002120000000004000000400000000000000000000000000000000008098000001012400480008440000000050000000000000000000000000000000000000000008000000000125A8D4000260000000000644000000000000000000000000000000000000000000500000000";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N12
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  & ( 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ) ) ) ) # ( 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout )) ) ) ) # ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout )) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h05AF05AF1111BBBB;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode460w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a61 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a61 .mem_init3 = "ECC0000000000000000000000000000000000000000000000000000000000000000000001F7DFD000000000000000000000000000000000000000000000000000000000000000000000BBEFFB000000000000000000000000000000000000000000000000000000000000000000001AFDE7E00000000000000000000000000000000000000000000000000000000000000000000BB3FDFF6C0000000000000000000000000000000000000000000000000000000000000000037FFFF9FEC00000000000000000000000000000000000000000000000000000000000000001BFFFFFFBF9000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a61 .mem_init2 = "00000003F5FFFFFFFF8000000000000000000000000000000000000000000000000000000000000000CBFFFFFFFFAC000000000000000000000000000000000000000000000000000000000000003F7FFFFFFFFFC00000000000000000000000000000000000000000000000000040000000001FFFFFFFFFFFFC000000000000000000000000000000000000000000000000001B0000000003DFFFFFFFFFFEE000000000000000000000000000000000000000000000000001F0000000037FFFFFFFFFFFFA000000000000000000000000000000000000000000000000003FC0000000FFFFFFFFFFFFFFC0000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a61 .mem_init1 = "00000007F80000000F7FFFFFFFFFFFE800000000000000000000000000000000000000000000000001FFC000001FDFFFFFFFFFFFFF000000000000000000000000000000000000000000000000007FFC000013FCFFFFFFFFFFFDF800000000000000000000000000000000000000000000000003FFE00007BF3FFFFFFDFFFEB7000000000000000000000000000000000000000000000000007FFF801D9FF2DFFFFDFFFFFBF80000000000000000000000000000000000000000000000000FFFF80BF3DEFFFFFEFFFFFFCE000000000000000000000000000000000000000000000000007FFFC07FFF7FFFFFBFEFFFFEF0000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a61 .mem_init0 = "0000000000000000000FFFFE06FF7FEFFF7FEFFFFFE700000000000000000000000000000000000000000000000001BFFFF83E7FFFFFDFF7FFFFF8F00000000000000000000000000000000000000000000000003BFFFF81FFFFFFEFFDFF7FFFEF00000000000000000000000000000000000000000000000003FFFFF807FFFFEFFBFF7FFFFFF80800000000000000000000000000000000000000000000007FFFFFC0F3FFFFFEFFBFFFFFFD0070000000000000000000000000000000000000000000000FDFFFFE07FFFFFF7FEFFBFFFF70260000000000000000000000000000000000000000000001CFFFFFF07FFFFF7FDFFBFFFFFE805000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y32_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode440w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a45 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a45 .mem_init3 = "000001FFFFFFFFF7FFE000BFD00000000005FFFFFFFFFFFFFF0000000000000000000000000000003FFFFFFFFFEFF80002B200000000013FFFFFFFFFFFFFD0000000000000000000000000000007FFFFFFFFFFDF00006D400000000041FFFFFFFFFFFFFC4000000000000000000000000000003FFFFFFFF7FF800001C0000000000B3BFFFFFFFFFFFFE0000000000000000000000000000003FFFFFFFFEFF000001A0000000000F7F7FFFFFFFFFFFE8000000000000000000000000000007FFFFFFFFFDF000001E000000000023FEFFFFFFFFFFFF800000000000000000000000000000FFFFFFFFEFFA00000000000000003B3FFDFFFFFFFFFFD000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a45 .mem_init2 = "000000000000000001FFFFFFFFFDFC000000000000000003F7FFFFFFFFFFFF5800000000000000000000000000001FFFFFFFFDF900000000000000000037EFFFFFFFFFFFE1200000000000000000000000000003FFFFFFFFFBC0000000000000000006FFDFFFFFFFFFFE4A00000000000000000000000000003FFFFFFFFFF60000000000000000000EFFBFFFFFFFFFF5B00000000000000000000000000007FFFFFFFFFF00000000000000000001BDFFFFFFFFFFFF950000000000000000000000000000FFFFFFFFFFE800000000000000000004BBFFFFFFFFFFE5400000000000000000000000000007FFFFFFFFBC000000000000000000000A77FFFFFFFFFC";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a45 .mem_init1 = "520000000000000000000000000000FFFFFFFFFF600000000000022000000053FFFFFFFFFFF630000000000000000000000000001FFFFFFFFF780000000000048800000006A2FFFFFFFF4EB00000000000000000000000000007FFFFFFFFFEC000000000040004000000463FFFFFFF9316C0000000000000000000000000003FFFFFFFFFF00000000000008020000002ABFFFFFFF996020000000000000000000000000007FFFFFFFFEE00000000000046000000000F5FFFFFFF98E800000000000000000000000000007FFFFFFFFFD0000000000140000000000009FFFFFFF192000000000000000000000000000007FFFFFFFFFA0000000000002000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a45 .mem_init0 = "04BFFFFFFFD5000000000000000000000000000001FFFFFFFFFF8000000001800070000000005BFFFFFFF50000000000000000000000000000000FFFFFFFFFDC0000000001000000000000003FFFFFFFD0000000000000000000000000000001FFFFFFFFFF8000000010200000000000001D6FFFFFE80000000000000000000000000000001FFFFFFFFFF00000000618000000000000010CFFFFF880000000000000000000000000000003FFFFFFFFFF0000000100000000000000000AA7FFFF000000000000000000000000000000007FFFFFF7FFF00000000010000000000000005FFFFF600000000000000000000000000000000FFFFFEC0F2A0000001002";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode430w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "00000040100000023FFE3980300000000000000000000000000000FFFFF600001000000000000000220000000014FFCA0002000000000000000000000000000007FFA5000000000000000000000408000000032FE2D000000000000000000000000000000001FFF80000000000000000000000801000000019D758000000000000000000000000000000000EF40000000000000200000000280020000002062A9008000000000000000000000000000000C0000004000000000004000000000000000005C73C000020000000000000000000000000000000001E400000001800000000000040000000DC74008000000000000000000000000000000000000AA0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "00000002000400000400000000000077C0100000000000000000000000000000000000036440000000200020000000000000000071D00000000000000000000000000000000000001120620000000800180000000000100000048C0040000000000000000000000000000000000C2410100000008080100004000000000000168010000080000000000000000000000031000840003B000000100000800004000040000001D804000000000000000000000000000000E07210001E80000000060008000020000000000017810000000000000000000000000000002A040008001300000000000002000200000400000000600000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "021020000800680000020000008000180000000000040000000020000000000000000000000026000200400A00000000000020000080000000000001000000000000000000000000000000018800004000080000020000020000040000800000000000000008000000000000000000000012100700000240000024000000000000000800000000000000000000000000000000000000001000880002E0000000400000000002000010000000400000000000000000000000000000000045000000200000000000002000001000000000000000000000400000000000000000000000000000000041000002200002000000000060000000000000000400000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "0000000000000004000000000000000010000020000000000000000280000000000000000000000000000000000000000000000000012000000000000000040000A0000000000200000000000000000000000400000000000400000000000000000000100000000000000000100000000000000000000000200000000000000000000000000000000002000000000000000000000000000000000000000200000000000C000001000000000006C010000000000000000000000000000000000000000000000000000050000004000000000004E20000000000000000000000000000000000000000014000000000020000000000000000001830100010000000";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode450w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a53 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000007FFFFFF81FFFFFFF7FDFFFFFFF0346C00000000000000000000000000000000000000000000FFFFFFFC0FFFFFFBFF7FFFFFFF02BC800000000000000000000000000000000000000000001FEFFFFFE0DFFFFBFEFFFDFFFFD81BFA00000000000000000000000000000000000000000001EFFFFFFF07FFFFFFBFFDFFFFFF02BFEB80000000000000000000000000000000000000000037FFFFFFF83BFFFFDFFEFFFFFFE007FC58000000000000000000000000000000000000000005FF7FFFFF00FFFFDFFFBFEFFFFA053FEC4200000000000000000000000000000000000000003F7FFFFFFC1FFFFFFF7FEFFFFFE835FF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a53 .mem_init2 = "79880000000000000000000000000000000000000007BFFFFFFFE0FFFFFFDFF7FFFFFF817FFE5500000000000000000000000000000000000000006FFBFFFFFF05FFFFEFFDFF7FFFF84AFF8AE9800000000000000000000000000000000000000FFBFFFFFFF01FFFEFFBFF7FFFFF027FECC1FA40000000000000000000000000000000000000FDFFFFFFFF83FFFFFEFFBFFFFFF007FFFFFFD48000000000000000000000000000000000000F7FDFFFFFFE1D7FFF7FEFF9FFFF80CFFFFFECC8000000000000000000000000000000000000FFDFFFFFFFF07FFF7FDFE9BF7E701C7FFFEFB88000000000000000000000000000000000001FEFFFFFFFFF03FFFFF7";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a53 .mem_init1 = "FD27FFFF8357FFFFFE688C0000000000000000000000000000000000FBFFFFFFFFF82BFFFBFF5DF73FF817FFFFFF63EEA00000000000000000000000000000000017FFFFFFFFFF83FFFBFEFE7FF33F0177FFFF7CDE610000000000000000000000000000000000FFFFFFFFFFFC07FFFFB9DFC0BEB8297FFFFFF7F93C000000000000000000000000000000001FFFFFFFFFFFF05FFFDFFFF0006F8379FFFFFBFF4C8000000000000000000000000000000001FFFFFFFFFFF783EF9FFF7C000030767FFFFBFFE164000000000000000000000000000000001FFFFFFFFFFFF8079FFFF300000401D7FFFFFFFFEF5000000000000000000000000000000003FFFFFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a53 .mem_init0 = "FFFFFFC03F7FE9C0000000C4DFFFFFFFF3E6000000000000000000000000000000007FFFFFFFFFFFFC07BFFFB00000000173FFFFFFFEFF9000000000000000000000000000000007FFFFFFFFFFFFE03BBFFC000000003EBFFFFFFFFFFE80000000000000000000000000000000FFFFFFFFFFFFFF018FFD0000000003FDFFFFFFFFFE720000000000000000000000000000000FFFFFFFFFFFFFF02FDFE000000001BFFFFFFFFFFFF200000000000000000000000000000000FFFFFFFFFFFFFF007FBA0000000007FFFFFFFFFFFE980000000000000000000000000000000F7FFFFFFBFFFF0007FBC0000000007FFFFFFFFFFFF7D0000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N18
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a53~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a45~portadataout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a61~portadataout )) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a53~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a45~portadataout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a61~portadataout )) ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a53~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a53~portadataout  & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  & !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a61~portadataout ),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a45~portadataout ),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a53~portadataout ),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0 .lut_mask = 64'h0F000FFF33553355;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y28_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a69 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode470w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a69 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a69 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a69 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a69 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a69 .mem_init3 = "0000000000000000400C0000000000004000000000000080000000000000000000000280480000000000000000041E0000000000000000080000000008000000000000000000000006380600000000000000001E0000000000000004010000000000800000000000000000000000000000000000000000000000000008000000000E000000008008000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000408000000000000000000000000000000000000000000000000000000000000000000000003004000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a69 .mem_init2 = "00000000000000000000000000000200400000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000800200000000000000000000000000000000000000000000000000000000000000000000000800200000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a69 .mem_init1 = "00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000063000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a69 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B800000000000000000000000000000000000000000000000000000000000000000000000035";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a85 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode491w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a85 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a85 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a85 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a85 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a85 .mem_init3 = "00000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000040000080000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000010000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a85 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000004000000000000000000000000000000000000000000000000000000000000000000000A0000000000000000000000000000000000000000000000000000000000000000000000100100000200000000000000000000000000000000000000000000000000000000000000000000200800000000000000000000000000000000008000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a85 .mem_init1 = "000200000100000000000000000000000000000008000000000000000000000000000004000200200000000000000000001000000000000000008000000000000000000000000000010A002000BE0000800000000000000000000000000000080000000000000000000000000000403000000409C0100000000000000000000000000000008000000000000000000000000000800040000200038000004000000000000000000040000008000000000000000000000000000000000000000007000000000000000000028200000000008000000000000000000000000006000000000000020D840000000000000010800D000000000800000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a85 .mem_init0 = "0000008000010000000000000000000000000000000008000000008000000000000000000000000000000008200000000000000000000000000000003040000008000000000000000000000000000000008000000002000000000000000000000001040000008000000000000000000000000000000004000000001004000000000000000000000C400000080000000000000000000000000000000020000200000040000000000000000000000400000040000000000000000000000000000000020000400000040000000000000000000000000000040000000000000000000000000000800020000800000040000000000000000000002000000040000000";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a77 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a77 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a77 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a77 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a77 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a77 .mem_init3 = "00000000000000000000270000000080000004000000000000000000000200000002000000000000000000000000001000000080000000004000000000000000014000000000002000000000000000000000000006004000000000000004000000000000000200000000000002000000000000000000000000000000000000000000004000000000000000000800000000001000000000000000000000000000000800000080000002000000000000000800000040000001000000000000000000000000000000000000000000042000000000000000000000040000001000000000000000000000000020000000000000000002000000000000000800080020";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a77 .mem_init2 = "00000080000000000000000000000000000000000000000002100000000000000080004000000000080000000000000000000000001000040000002000002100000000000000000000002000000080000000000000000000000000000000000000000000100000000000000000000001000000080000000000000000000000000000040000000000000080000000000000000000001000000040000000000000000000000000000040041000000400080000000000000000002000000000040000000000000000000000000800000000000000000080000000000000000000000000000040000000000000000000000000400080000000200000040000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a77 .mem_init1 = "00001000000200000002000000000000000000000000040008004000000000084000000000000000000000000000002000000000000000000000000020000000000001080004000000000000000800000000000002000000000000000000000000010010000000000400084000000000000000200000000000001000000000000000000000000000040000000000000042000000000000000000000100000001000000000000000000000000002280010000000000002000000000000000000000000000001000000000000000000000000000000000000040000082000000000000000026000000000000800000000000000000000000000000020000040000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a77 .mem_init0 = "04100000000000000000000000000000080000000000000000000000000000002001FF800000810000000000000000000000000000008000000000000000000000000000000000000040000010000000000000000000000000000008000000000000000000000000000000C000000200000080000000000000000000000000000080000000000000000000000000000038000000000010080000000000004000000000000000080000000000000000000000000000000000000000010080000000000003C000000000000000800000000000000000000000004000000000000061C0040000000000000284000000000000080000000000000000000000000200";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N48
cyclonev_lcell_comb \VGA|red[5]~17 (
// Equation(s):
// \VGA|red[5]~17_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a85~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a77~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a69~portadataout ) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1])) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a85~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a77~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a69~portadataout ) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]))) ) ) ) # ( 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a85~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a77~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a69~portadataout ) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]))) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a85~portadataout  & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a77~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a69~portadataout )) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(gnd),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a69~portadataout ),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a85~portadataout ),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a77~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[5]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[5]~17 .extended_lut = "off";
defparam \VGA|red[5]~17 .lut_mask = 64'h008822AA44CC66EE;
defparam \VGA|red[5]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N42
cyclonev_lcell_comb \VGA|red[5]~18 (
// Equation(s):
// \VGA|red[5]~18_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [3] & ( \VGA|red[5]~17_combout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] ) ) ) # ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [3] & ( \VGA|red[5]~17_combout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout )) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0_combout ))) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [3] & ( 
// !\VGA|red[5]~17_combout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout )) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0_combout ))) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [3]),
	.dataf(!\VGA|red[5]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[5]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[5]~18 .extended_lut = "off";
defparam \VGA|red[5]~18 .lut_mask = 64'h272700002727AAAA;
defparam \VGA|red[5]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y45_N45
cyclonev_lcell_comb \VGA|red[5]~19 (
// Equation(s):
// \VGA|red[5]~19_combout  = ( \VGA|red[5]~18_combout  & ( \VGA|always0~5_combout  ) ) # ( !\VGA|red[5]~18_combout  & ( \VGA|always0~5_combout  ) ) # ( \VGA|red[5]~18_combout  & ( !\VGA|always0~5_combout  ) ) # ( !\VGA|red[5]~18_combout  & ( 
// !\VGA|always0~5_combout  & ( (((!\VGA|red[3]~1_combout ) # (!\VGA|always0~4_combout )) # (\VGA|always0~0_combout )) # (\VGA|LessThan4~1_combout ) ) ) )

	.dataa(!\VGA|LessThan4~1_combout ),
	.datab(!\VGA|always0~0_combout ),
	.datac(!\VGA|red[3]~1_combout ),
	.datad(!\VGA|always0~4_combout ),
	.datae(!\VGA|red[5]~18_combout ),
	.dataf(!\VGA|always0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[5]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[5]~19 .extended_lut = "off";
defparam \VGA|red[5]~19 .lut_mask = 64'hFFF7FFFFFFFFFFFF;
defparam \VGA|red[5]~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y27_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode420w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "DFFFF000000000000000000000001FFFFFEFFBFFF8000042000000000000100000007FFFBFEFFFFF000000000000000000000001FFFFF7FEFFBF8000002000000000100000000007FFDFFBFEFFF8000000000000000000000007FFF7FDFFBFFC000000000200000000000100007FDFF7FEFFFFC000000000000000000000007FFFFF7FDFFFE000000000000000000000100001FFFDFF7FFFFC000000000000000000000007FFFFBFF7FDFF000000000200000000000000001FFEFFDFF7FFE000000000000000000000007FFFBFEFFDFFF800000001000001800000000003FEFFBFF7FFFF000000000000000000000003FFFFFBFEFFFFC0000000B84000100001";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "0100001FFFEFFBFFFFE000000000000000000000007FFFFDFFBFFFF800000002000000000010000000FFF7FEFFFFFE000000000000000000000001FFFDFF7FFFFFC00000010001400000000100000FF7FDFFFFFFF000000000000000000000001FFFFFDFFFFFFE000040000002840000002000003FFF7FFFFFFE000000000000000000000000FFFFEFFFFFFFE000020000000000000202000003FFBFFFFFFFE000000000000000000000000FFFEFFFFFFFFF800020000000000000080000003FBFFFFFFFFE0000000000000000000000007FFFFFFFFFFFFC000002000000000005C0000001FFFFFFFFFFE0000000000000000000000003FFFFFFFFFFFFC00010";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "200000100000018000001FFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFC00008000000100000000000001FFFFFFFFFFE0000000000000000000000007FFFFFFFFFFFFE00000100000000000400000003FFFFFFFFFFE0000000000000000000000001FFFFFFFFFFFFF00000000000100000800000001FFFFFFFFFFE0000000000000000000000001FFFFFFFFFFFFF80000000000200001000000003FFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFF80004080000080002000000003FFFFFFFFFFE0000000000000000000000001FFFFFFFFFFFFBC0000080000200020800000001FFFFFFFFFFC0000000000000000000000001FFFFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "FFFFFFFE40000280000000062000000001FFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFC00000100000281400000000001FFFFFFFFFF80000000000000000000000000FFFFFFFFFFFFA00000000000200000000000003FFFFFFFFFF00000000000000000000000000FFFFFFFFFFFE000000C40000000880000000003FFFFFFFFFF00000000000000000000000000FFFFFFFFFFFC000000000002000100000000007FFFFFFFFFF000000000000000000000000003FFFFFFFFFFC000000010000000000000000003FFFFFFFFFE000000000000000000000000007FFFFFFFFFE0000000004000001000000000007FFFFFFFFFC000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode383w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "000000000000000000000000000000000000000000000000020000000000001000000000002000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000040100000000020800000000000000000000000000000000000000000000000006800000000000000000000000000000000000000000000000000000000000000000000000000800000000000C0000000400800000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000004";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "08000000040E00000000000000000000000000000000000000000000000000000E0000000040000000000000000000000000000000000000000000000000000000000000000018000000080008020001E8000000000000000000000000000000000000000000000000000000000000010000000000F40000000000000000000000000000000000000000000000000000000380000040040000027800000000000000000000000000000000000000000000000000000000010000080000000012000000000000000000000000000000000000000000000000000000000010001E0000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "0000007FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode400w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "00000800040000000000044000000000000000000000000000000000000000000400000000000000080154000000000002001000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000800000000000000000000000000000000041000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000040000000000000000100000000000000000000000000000000000000000A00000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000002080000000000000000400000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000010000000000000000000000000000000020400000000000000000000000000000000000000000000000000000004000000000000000000C00000000000000000000000000000000000000000000000000000001000000000000000002000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000040000000000000000000000000000000000000000000000000000000040000000000000000040000000000000000000000000000000000000000000000000000000000800000000000000800400000000000000000000000000000000000000000000000000000008000000000000000000400000000000000200000000000000000000000000000000000000001000000000000000000000000000000002000000000000000000000000000000000000000000280000000000000010000000000000000000000000000000000000000000000000000000000010100000000000000200000000000040000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000300000000000000000000000000000040000000000000000000000000000000000000000000080000000000000808000000000000000000000000000000000000000000000000000000000000800000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000480000000000000000000000600000000000000000000000000000000000000000000000000008000000000000000000000044";
// synopsys translate_on

// Location: M10K_X49_Y31_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode410w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "000000003FFFFFFFFFE00000001042C000000000000000FFFFFFFFFF8000000000000000000000000007FFFFFFFFF8000000000010000000000000001FFFFFFFFFF8000000000000000000000000005FFFFFFFFF00000000000D8008000000000001FFFFFFFFFF0000000000000000000000000001FFFFFFFFC0000000000800030000000000003FFFFFFFFFF0000000000000000000000000001FFFFFFFF80400000000000300000000000003FFFFFFFFFE0000000000000000000000000001FFFFFFFF800000000001A0800000000000003FFFFFFFFFF0000000000000000000000000002FFFFFFFE0200000000001000000000000000FFFFFFFFFFE000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "0000000000000000000001FFFFFFFC0000000000000000000000010001FFFFFFFFFF80000000000000000000000000000FFFFFFF01808000000000000000000004001FFFFFFFFFF00000000000000000000000000001FFFFFFF01004000000000000000000080003FFFFFFFFFF00000000000000000000000000001FFFFFFE0000000000000000000000020200FFFFFFFFFFE00000000000000000000000000000FFFFFF818002000000000000000001002007FFFFFFFFFE00000000000000000000000000000FFFFFE010201000000000000000000000807FFFFFFFFFC000000000000000000000000000007FFFFC004000000000000000000000012C05FFFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "FFFFF8000000000000000000000000000007FFFF8040000200000000000000000000400FFFFFFFFFC000000000000000000000000000007FFFF0000000A000000000000000000020007FFFFFFFF0000000000000000000000000000001FFFF00000000000000000000001000001007FFFFFFFF0000000000000000000000000000005FFFC02000000800000000000002000000000FFFFFFFE0000000000000000000000000000001FFFC040000000000000000000100000006001FFFFFFE0000000000000000000000000000001FFF8100400000000000000000200000000000BFFFFFE0000000000000000000000000000000BFF81000000004000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "200000000000EFFFF800000000000000000000000000000007FF0000000000380000000000800000000E00003FFFC00000000000000000000000000000003FE02000000000000070000020000000003000039FF800000000000000000000000000000003FE00000000000000010000192000000000800000FF8000000000000000000000000000000003C00000000000037010000000000000000600000160000000000000000000000000000000001C000000000000000000000000000000002800000000000000000000000000000000000000000000000000000008000030040000000000F000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N39
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout )))) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0])) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ))) ) ) ) # ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0])))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0])) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ))) ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout )))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  & 
// ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0])))) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0])))) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode430w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "0000018000000001C001C50010000000000000000000000000000000000C00000000000200400000A0800000006B0035C003800000000000000000000000000000000800000000000040000000100400000002D01D2402F800000000000000000000000000000000000000000000200000000380040000000628A7007F800000000000000000000000000000080000000000000200200000300020000002F9D50027F800000000000000000000000000009000001000000000400000000200060000001A38D007FFE0000000000000000000000000000000000DE00000000800000000000010000000A38A007FFC0000000000000000000000000000000003FC";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000400002000000388403FFFC000000000000000000000000000000003FFC0000000200D2000000000000000000E2803FFFF0000000000000000000000000000001E7FFE00000000000200000000000000000170007FFFE0000000000000000000000002000005FFFEE0000000048040000080000000000009400FFBFF00000000000000000000000039000AFFFEFE0000001008020000040000480000012C05FBFFFC000000000000000000000001FCA4FFFF7FE000000012000800002000020000001A00FDFFFF8000000000000000000000003FFFFFFFDFF7000000100000C00002000000000001407F7FDFFE0000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "01FFFFFFBFF7F800000000000400000800000000000002FFDFFFC000000000000000000000003FFFFFEFFBFF80000000000000000080000000000001BFEFFFFE000000000000000000000003FFFFF7FEFFB80000000000000000040000000000000FFBFEFFF000000000000000000000001FFFF7FDFFBFC0000026000020000020000100000003F7FEFFFF800000000000000000000001FFFFFF7FDFFE0000004000020000020000100000007DFF7FFFF800000000000000000000000FFFFFBFF7FDE000001000000000000000000000001EFFDFF7FF8000000000000000000000007FFFBFEFFDFF000002000000000000000020000004FFBFF7FFFC00000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "0000000000000007FFFFFBFEFFE000001000002000000000004000027FEFFBFFFFC000000000000000000000007FFFFDFFBFFF0000012000000000000000000000FFF7FEFFFFFE000000000000000000000007FFFDFF7FFEFC000000000000000000001020002FF7FDFFFBFFF000000000000000000000003FFFFFDFFEFFC000003000000000002000020001FFFF7FFBFFFE000000000000000000000003FFFFEFFF7FFC000001000020000004800020001FFFBFFDFFFFF000000000000000000000001FFFEFFFDFF7E0000010000000000042E1000001FFBFFF7FDFFF800000000000000000000003FFFFFFBFF7FE0000080000000000080C1000001FFFFEFF";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode460w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a62 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a62 .mem_init3 = "2E8000000000000000000000000000000000000000000000000000000000000000000000088201000000000000000000000000000000000000000000000000000000000000000000000C410000000000000000000000000000000000000000000000000000000000000000000000025021811000000000000000000000000000000000000000000000000000000000000000000004C02008000000000000000000000000000000000000000000000000000000000000000000580000601C00000000000000000000000000000000000000000000000000000000000000000C000000406000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a62 .mem_init2 = "000000000A000000008000000000000000000000000000000000000000000000000000000000000000B400000000500000000000000000000000000000000000000000000000000000000000000000800000000020000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000020000000000140000000000000000000000000000000000000000000000000000000000002400000000000040000000000000000000000000000000000000000000000000000000000006000000000000040000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a62 .mem_init1 = "00000008040000000880000000000010000000000000000000000000000000000000000000000000020000000009200000000000000000000000000000000000000000000000000000000000000040020000000300000000000208000000000000000000000000000000000000000000000000000000000AC0C0000000000148000000000000000000000000000000000000000000000000000000002E600D20000000000400000000000000000000000000000000000000000000000000000004000C21000000000000300000000000000000000000000000000000000000000000000000000000008000000000000110000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a62 .mem_init0 = "000000000000000000000002050080100000000000188000000000000000000000000000000000000000000000000000000001800000000000000700000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000008000000000000000000380000000000000000000000000000000000000000000000000000000C000000000000000201800000000000000000000000000000000000000000000000000000000000000000000000803800000000000000000000000000000000000000000000000000000800000000000000000101A000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y35_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode450w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a54 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000010000000000000000180B98000000000000000000000000000000000000000000000000000000000000000000000081430000000000000000000000000000000000000000000000000000002000000000000000202405800000000000000000000000000000000000000000000000000004000000000000000001401500000000000000000000000000000000000000000000000000002400000000000000001803A20000000000000000000000000000000000000000000000000081000000000000000584C013A3000000000000000000000000000000000000000000000000000800000000000000180A00";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a54 .mem_init2 = "8620000000000000000000000000000000000000000000000000000000000000000000008001AA90000000000000000000000000000000000000000000000000020000000000000000150075140800000000000000000000000000000000000000000000000800000000000000000380133C05200000000000000000000000000000000000000000000000430000000000000000180000000B0000000000000000000000000000000000000000000000021280000000020000813000000331000000000000000000000000000000000000000000000010000000001240818823800000437A000000000000000000000000000000000000000000000004000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a54 .mem_init1 = "00D8000002A800000097340000000000000000000000000000000001000000000000340000002208C008080000001C01C0000000000000000000000000000000002000000000000200000001800CC00088000003019E0000000000000000000000000000000000000000000000000000062020A948168000000006C0000000000000000000000000000000000000000000000060000000380010028600000000B38000000000000000000000000000000000000000000000041040008000005049800000001E9A00000000000000000000000000000000200000000000001860000C00000406280000000010A000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a54 .mem_init0 = "0000000040801600000000BB200000000C19000000000000000000000000000000000000000000000008400040000000068C00000001006400000000000000000000000000000000000000000000104440030000000041400000000001000000000000000000000000000000000000000000000000700280000000040200000000018C0000000000000000000000000000000000000000000000102020000000004000000000000DC0000000000000000000000000000000000000000000000180440000000008000000000001670000000000000000000000000000001000000000000000000440000000028000000000000830000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y39_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode440w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a46 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a46 .mem_init3 = "0000020000000000000000C020000000003A000000000000000000000000000000000000000000000000000000000000054C0000000000C00000000000002000000000000000000000000000000000000000000000005200000000003A00000000000003C00000000000000000000000000000000000000000000000200000000004C00000000000001000000000000000000000000000000400000000000800001400000000000800000000000001000000000000000000000000000000800000000000800000400000000019C00000000000000400000000000000000000000000000000000000000000000000000000004400000000000002C00000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000001400000000000000A40000000000000000000000000000000000000000000000000000000000480000000000001EC0000000000000000000000000000000000000002000000000000000000200000000000001B40000000000000000000000000000200000000000000000000000000000000000000000000A600000000000000000000000000000000000000000000000000000000001C00000000000006A0000000000000000000000000000000000000010000000000000000000014000000000001AA0000000000000000000000000000000000000000000000000000000000011800000000003";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a46 .mem_init1 = "AC00000000000000000000000000000000000000000000000000000000000324000000000009C00000000000000000000000000000000000000000000000000182000000014D00000000B14C00000000000000000000000000040000000000400000000001000000000039C00000006CE940000000000000000000000000000000000000000000000000004000000003540000000669FA00000000000000000000000000000000000000000000000000930100000000A0000000671800000000000000000000000000000000000000100000000000200000000000760000000E6B00000000000000000000000000000000000000040000000000002C00000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a46 .mem_init0 = "09400000002A0000000000000000000000000000000000000000000000000080005001000000240000000A400000000000000000000000000000000000000000000000000600000010000001C00000000000000000000000000000000000000000000000000000000010000000008000002290000010000000000000000000000000000000000000000000000000000800000000000001F30000068000000000000000000000000000000000000000000000000000000004000000000D58000080000000000000000000000000000000000000000000000000001000000000000000200000900000000000000000000000000000000000000002250000000802";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N30
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a46~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a62~portadataout ) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a46~portadataout  & ( 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a62~portadataout ) ) ) ) # ( 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a46~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout )) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a54~portadataout ))) ) ) ) # ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a46~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout )) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a54~portadataout ))) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a62~portadataout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a54~portadataout ),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a46~portadataout ),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0 .lut_mask = 64'h227722770505AFAF;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y36_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a70 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode470w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a70 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a70 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a70 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a70 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a70 .mem_init3 = "00000000000000004010000000000004200000000000008000000000000000000000010048800000000000000004000000000000000000040000000008000000000000000000000001C004000000000000000020000000000000000004000000000080000000000000000000000000000000000000000000000000000FFB0000000C00000000BFF8000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a70 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400200000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a70 .mem_init1 = "00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000080200000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a70 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000A";
// synopsys translate_on

// Location: M10K_X26_Y33_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a78 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a78 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a78 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a78 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a78 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a78 .mem_init3 = "00000000000000000000270000000080000404004000000000000000000000000002000000000000000000000000001006000080000080004004000000000000038000100000002000000000000000000000000000004000000000000004002000000000000000000000000002000000000000000000000000010000000000080040104002000000000000400000000000001000000000000000000000000000000000000000000082002000000000000400000040000001000000000000000000000000000000000800000010042001000000000000800100000000001000000000000000000000000020000400020000000002001000000000000000080020";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a78 .mem_init2 = "00000080000000000000000000000001000000000000000000100100000000000080004002000000080000000000000000000000000000000002002000000100080000000000000000000000000080000000000000000000000000000000040000000000100080000000000040000001000000080000000000000000000000000000000000000000000080080000000000040000001000000040000000000000000000000000000000041000000400080040000000000020000000000000040000000000000000000000000800000000000000400080040000000000000002000000000040000000000000000000000000400080040000200000040040000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a78 .mem_init1 = "00000000000200000002000000000000000000000000040008000000000180004004000000000000000000000000002000000000000000000000000000000008040000080004002000000000000800000000000002000000000000000000000000000010008000000600084002000000000000200000200000001000000000000000000000000000000008000000000042002000000000000000000000000001000000000000000000000000004700010020000000002001000000000000080C00000000001000000000000000000000000001000000000020000002001000000000000061000200000000800000000000000000000000000000000020000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a78 .mem_init0 = "0010010000000000000000002000000008000000000000000000000000000000200200000000010008000000000000000000000000008000000000000000000000000000000000000040000810008000000000000000000000000008000000000000000000000000000000C00000020000008008000000000000000000000000008000000000000000000000000000002000000008003008004000000000800000000000000008000000000000000000000000000000000000000001008004000000000000000010000000008000000000000000000000000040008000000000454004004000000000010C000000000000080000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a86 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode491w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a86 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a86 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a86 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a86 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a86 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a86 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000400002000000000000000000000000000000000000000000000000000000000000000000000C0000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a86 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000004000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000001000000002000000003FFF0000000000000007FFF0000000000000000000000000000000000000000000000000003C00000000000000000780000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a86 .mem_init1 = "20020040010000001C000000000000000003800008000000000000000000000000000004000200000200000000060000000C0000000000C00000800000000000000000000000000001BA002000060000800001800000003C00000000300000080000000000000000000000000000203000001408001000000000000000380000000400000080000000000000000000000000002000400000000400000180000000000040000000000000080000000000000000000000380000000000000000000801E4000000000000200200040000008000000000000000000000007FC2000010000000000003E0000000000000070007004000000800000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a86 .mem_init0 = "0000000000010000000000000004000000000000000008040000008000000000000000000000000020000008200000004000004000000000000000002000000008000000000000000000000000040000008000000002000004000000000000000000000000008000000000000000000000000000000000000000001004004000000000000000000C000000080000000000000000000000000000000020000020000040040000000000000000000000000040000000000000000000000000000000020000680000040040000000000000000004000000040000000000000000000000000000000020000000000040040000000000000000002000000040000000";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N12
cyclonev_lcell_comb \VGA|red[6]~20 (
// Equation(s):
// \VGA|red[6]~20_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a86~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a86~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a70~portadataout )) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a78~portadataout ))))) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a86~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a70~portadataout )) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a78~portadataout ))))) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a70~portadataout ),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a78~portadataout ),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a86~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[6]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[6]~20 .extended_lut = "off";
defparam \VGA|red[6]~20 .lut_mask = 64'h207000002070A0A0;
defparam \VGA|red[6]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N9
cyclonev_lcell_comb \VGA|red[6]~21 (
// Equation(s):
// \VGA|red[6]~21_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( \VGA|red[6]~20_combout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0_combout  ) ) ) # ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( \VGA|red[6]~20_combout  & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [3]) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ) ) ) ) 
// # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( !\VGA|red[6]~20_combout  & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0_combout  & !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [3]) ) 
// ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( !\VGA|red[6]~20_combout  & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a 
// [3]) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0_combout ),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [3]),
	.datad(gnd),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.dataf(!\VGA|red[6]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[6]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[6]~21 .extended_lut = "off";
defparam \VGA|red[6]~21 .lut_mask = 64'h505030305F5F3333;
defparam \VGA|red[6]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y45_N3
cyclonev_lcell_comb \VGA|red[6]~22 (
// Equation(s):
// \VGA|red[6]~22_combout  = ( \VGA|red[6]~21_combout  & ( \VGA|always0~4_combout  & ( (\VGA|red[3]~1_combout  & (!\VGA|LessThan4~1_combout  & ((\VGA|always0~0_combout ) # (\VGA|always0~5_combout )))) ) ) ) # ( !\VGA|red[6]~21_combout  & ( 
// \VGA|always0~4_combout  & ( (\VGA|red[3]~1_combout  & !\VGA|LessThan4~1_combout ) ) ) ) # ( \VGA|red[6]~21_combout  & ( !\VGA|always0~4_combout  & ( (\VGA|red[3]~1_combout  & !\VGA|LessThan4~1_combout ) ) ) ) # ( !\VGA|red[6]~21_combout  & ( 
// !\VGA|always0~4_combout  & ( (\VGA|red[3]~1_combout  & !\VGA|LessThan4~1_combout ) ) ) )

	.dataa(!\VGA|always0~5_combout ),
	.datab(!\VGA|red[3]~1_combout ),
	.datac(!\VGA|always0~0_combout ),
	.datad(!\VGA|LessThan4~1_combout ),
	.datae(!\VGA|red[6]~21_combout ),
	.dataf(!\VGA|always0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[6]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[6]~22 .extended_lut = "off";
defparam \VGA|red[6]~22 .lut_mask = 64'h3300330033001300;
defparam \VGA|red[6]~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode400w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000800000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000008000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300000000000000000000000000000000000000000000000000000000000000000000000000040000000000001000000000000";
// synopsys translate_on

// Location: M10K_X14_Y33_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode410w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "0000000000000000000000000007813FFF000000000000000000000000000000000000000000000000000000000000000000003E0FFFC000000000000000000000000000000000000000000000000020000000000000000000F27FF00000000000000000000000000000000000000000000000000000000000000000000007FFFC00000000000000000000000000000000000000000000000000000000000408000000003FF80000000000000000000000000000000000000000000000000000000000000080000000001A0000000000000000000000000000000000000000000000000000000000001001800000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000004000000000000000000000400000000000000400000000000000000000000000010000000800040000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000080000000000000000000000000000000000000000000008000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000400000000000000000000001000000000000000000000000000000000000000000008000000400000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080100000001000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000040000000010000000000000000000000000000000000000000000000000000000000000100000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000800000000000000000000000000000000000000000000000000000E0000000000000000000000001000000000000000000000000000000000000C00800000000000040000000000000000000000008000000000000000000000000000000000201000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y35_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode420w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000003C0001FDFF7F002FFE0000000000000000800000000000000000000000000000000000400003D0001EFFDFC0001FE0000000000000000000000000000000000000000000000000000000003F0000FFBFF40001FE0000800000000000000000000000000000000000800000000000000001F0001FEFFB80001FE0000200000000000000000000000000000000000000000000000000001F8001F7FEF00000FF0000000000000000000000000000000000000000000000000000000000FC0227FDFE00001FE0000000000000000000000000000000000000000000000000000000000FE0041F7FC00000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "FE00000000000000000000000000000000000000000000000000000400007E5C009FF600000FF00000000000000000000000000000000000000000000000000000000007FE8000AFE00000FE00000000000000000000000000000000000000000000000000000000003FD000003800001FC00000000000000000000000000000000000000000000000000000000001FC000001800001FC00000000000000000000000000000000000000000000000000000000001FC0000020000007800000000000000000000000000000000000000000000000000000000000FC0000010000003800000000000000000000000000000000000000000000000000000000000F";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "C000000000000E0000002000000000020000000000000000000000004000000000000200007F000000000003E0000002000000000000000000000000000000000000000000000000000007E000001000003C0000000000000000000000000000000000000000004000000000000000003E00000000000700000000000000000000000000000000000000000000000000000000000003E00000100000E80000000000000000000000000000000000000000002000000000000000003E00000100001C00000000000000000000000000000000000000000000000000000000000001B0000010001F00000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "0000000000001C0000038049C000000000000000000000000000000000000000000000000000000000000000E00000106AF800000000200000000000000000000000000000000000000000000000040000070000013FBF0000000000000000000000000000000000000000000000000000000000000000380000FFF7000000000040000000000000000000000000000000000000000000000020000003C0001FFFC000000000000000000000000000000000000000000000000000000000000000001E0007FFF0000000000000000000000000000000000000000000000000000000000000000000F003FFFE0000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y35_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode383w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000001000000000000000000000000000000000000000000000000000000000000004000000000001800000000000000000000000000000000000000000000000000000000000001000000000040800000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E0000000004000000000000400000000000000000000000000000000000000000000000000008000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "00000000000100000000000000000000000000000000000000000000000000000000000000000000000001500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N48
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout )) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ))) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ) ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout )) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ))) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  & \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h0505303FF5F5303F;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode430w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "0000063FE000000800000200000000000000000000000000000000000000000000000001FF800000417F00000000000000180000000000000000000000000000000010000000000000BFF000000801B00000000000000500000000000000000000000000000000000000000000000FFE000000402B80000000000000004000000000000000000000000000010000000000000005FFC000000001980000010000000004000000000000000000000000000123000008000000003FF8000000000180000000000000000000000000000000000000000000000000000000000007FF80000000000C0000000001000002000000000000000000000000000000000400";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "00000001FFF80000000000C000000400000000280000000000000000000000000000004000000000001FF080000080000E000000000000000000000000000000000000000000000000000000000007BE0500000000006000000200808000000000000000000000000000000000000000000000003B0020000300000F00000020000000000000000000000000000000000080050000000000000FB0050001D8000030000002000A000000000000000000000000000002020000000000000001E80000006FC0000180000000000000000000000000000000000000000000000000000000000E400000FBFC00001800000080000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000001C0000037FEE00001C0000000040000000000000000000000000000000000000000000000003C00001DFF7E00000C0000000000000001000000000000000000000000000000000000000001C00000FFDFF0000060000000000000000000000000000000000000000000000000000000001800001FBFF7C000060000000000000000000000000000000000000000000000000000000001800001EFFBFC000060000001000000000000000000000000000000001000000000000000000C000017FEFFA000030000000000000000000000000000000000000000800000000000000001C00001FDFFBF80009800000A000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "000000000000000000000000000000000C00001F7FDFF000078000000000000000000000000000000000000000800000000000000000C00003BFF7FF800078000000000000000000000000000000000000000000000000000000001E00003FEFFFDC000FC000000000000000000000000000000000000000000000000000000000C00001FBFFDFC000FC000000000000000100000000000000000000000400000000000000000E00001DFFEFF9000FC000000000000000000000000000000000000000000000000000000000680000FFFBFE8100FC0000000000000000000000000000000000000000000000000000000007E0001FF7FEF0030FC00000000000";
// synopsys translate_on

// Location: M10K_X26_Y34_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode460w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a63 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a63 .mem_init3 = "01000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a63 .mem_init2 = "0000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B000000000000000000000020000000000000000000000000000000000000000000000000004000000000400000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a63 .mem_init1 = "00000010000000002000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000240000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000004000000000000000000000000000000000000000000000000000000000000000000000000042000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000010000000000000000000000000020400000000000000";
// synopsys translate_on

// Location: M10K_X14_Y37_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode440w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a47 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000008000000000000000000000000800000000000000000000000000000000000000000000000000000000004000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000002400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000020000000000000000000020000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000640000000000000000000000000000000000000000000000000000000000000000000000007FF00000000000000000000000000000000000000000000000000000000000000000000000FF3FD0000000000000000000000000000000000000000000000000000000000000000000001F08FE000000000000000000000000000000000000000000000000000000000000000000000680FFF800000080000000000000000000000000000000000000000800000000000000000003C003FFA00000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a47 .mem_init0 = "000000000000800000000000000000000000000000000000000000000000007C000FFE000000000000000080000000000000000000000000000000000000000000000000380000FFE000000000000000000000000000000000000000000000000000000000000000000780001FFF000000000000000000000000000000000000000000000020000000000800000001E400007FF800000000000000000000000000000000000000000000000000000000000000007F000003FF80000000000000000000000000000000000000000000008000000800000000007FE000003FFC0000008000000800000000000000000000000000000000000000000000000007FC";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode450w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a55 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000008000000400000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a55 .mem_init2 = "00100000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000200000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000200000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000004000000000000000020000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000001000000000000000000000012000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000400000000000002000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000008000000000000010000000000000008000000000000000000000000000000080000000000060000000000000010000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N57
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a55~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a63~portadataout ) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a55~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout )) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a47~portadataout ))) ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a55~portadataout  & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a63~portadataout ) ) ) ) # ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a55~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout )) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a47~portadataout ))) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a63~portadataout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a47~portadataout ),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a55~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0 .lut_mask = 64'h227705052277AFAF;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y35_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a79 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a79 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a79 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a79 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a79 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a79 .mem_init3 = "0000000000000003FFFF00BFF60FFF001FF803FF800003FFE0FFFFFFFFFC00003FFC00000000000000000000003FFFE001FBE07FF8007FC03FF800003FFE0FFFF81FFFA00003FFC00000000000000000000003FFF8003EFF07FF000FFE03FEC00001FFE07FFD02FFDF80001FFC00000000000000000000001FFE8000FFB87FF0003FE03EFC00001FFF07FF8007DFF00001FFE00000000000000000000001FFF80007DF87FF0001FF01FFC00001FFF07FF0000FFD80001FFE00000000000000000000001FFE000077F03FF8000FF81FF600000FFF03FF0000FEF80000FFE00000000000000000000000FFC00003FDC1FF8000FFC1F7E00000FFF83FF00016FF80";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a79 .mem_init2 = "000FFF00000000000000000000000FFE00003EF83FFE000FFC0FFE00000FFF83FF00003FEC0000FFF00000000000000000000000FFE00003BFC1FFC0007FC0FFB00000FFF81FFC0003F7C0000FFF000000000000000000000007FC00005FF81FFE0007FE0FBF000007FF81FF800037FC00007FF000000000000000000000007FF00003FEC1FFF0007FF07FF000007FFC1FF80001FF600007FF800000000000000000000007FF00003F780FFF8003FF07FD800007FFC1FFC0001FBF00007FF800000000000000000000003FF00007DF80FFFC003FF07DF800003FFC0FFF0001BFC00003FF800000000000000000000003FF80003FF00FFFD007FF83FF800003FF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a79 .mem_init1 = "E0FFE0001FFC00003FFC00000000000000000000003FF80007FB80FFFF803FF03FF800003FFE0FFF0001FFB00003FFC00000000000000000000003FFC000FEF003FFFC17FF03FEC00001FFE07FF0003FDC00001FFC00000000000000000000001FFE000DFF007FFFF9FFF03EFC00001FFF07FFC003DFC00001FFE00000000000000000000001FFF8037FD007FFFFFFFF81FFC00001FFF07FFE003FFC00001FFE00000000000000000000001FFF803FF6001FFFFFFFF01FF600000FFF03FFF013FEE00000FFE00000000000000000000000FFFEBFEFF003FF9FFFFF01F7E00000FFF83FFF88FEFC00000FFF00000000000000000000000FFFFFFBFC001FF9FFFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a79 .mem_init0 = "F80FFE00000FFF83FFFFFFFFC00000FFF00000000000000000000000FFFFFDFF8000004FFFFF00FFB00000FFF81FFFFFFFF400000FFF000000000000000000000007FFFDFF7C0000003FFFF00FBF00000FFF81FFFFFFF7800000FFF000000000000000000000007FFFFFDF00000000FFFF807FF00000FFF81FFBFFFFF800000FFF000000000000000000000007FFFFEFC000000007FFC007FD80000FFF803FFFFFFF000000FFF000000000000000000000003FF7EFFC000000001FFE007DF80000FFF8003EFFFFA000000FFF000000000000000000000003FF9FFF00000000010A2003FF80000FFF800063FFFE000000FFF000000000000000000000003FF9FF";
// synopsys translate_on

// Location: M10K_X58_Y25_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a71 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode470w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a71 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a71 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a71 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a71 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a71 .mem_init3 = "E0000000000020003FE00000FFF800001FFFC000000FFF0000000000000000000000007F837E0000000000000003E000000FFF800001FFF0000000FFF00000000000000000000000000030000000000000000000000000FFF8000001FA0000000FFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000880000000000000000000000000000000000000000000000000000000000000000000000003F0000000000000000000000000000000000000000000000000000000000000000000000000FF8000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a71 .mem_init2 = "000000000000000000000000000005FF8000000000000000000000000000000000000000000000000000000000000000000000003FFC000000000000000000000000000000000000000000000000000000000000000000000007FFC000000000000000000000000000000000000000000000000000000000000000000000007FFC000000000000000000000000000000000000000000000000000000000000000000000007FFC00000000000000000000000000000000000000000000000000000000000000000000000FFF0000000000000000000000000000000000000000000000000000000000000000000000007FF000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a71 .mem_init1 = "000000000000000000000000000000000000000000FFE0000000000000000000000000000000000000000000000000000000000000000000000007FC0000000000000000000000000000000000000000000000000000000000000000000000007F80000000000000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a71 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a87 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode491w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a87 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a87 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a87 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a87 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a87 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a87 .mem_init3 = "00000000000000000000000000000000000000000000000000005B3000000000000000000000000000000000000000000000000000000000000000000000000F7EE00000000000000000000000000000000000000000000000000000000000000000000001FEFD00000000000000000000000000000000000000000000000000000000000000000000003FFDFC000000000000000000000000000000000000000000000000000000000000000000001FEFFBF000000000000000000000000000000000000000000000000000000000000000000001FFDFFBA00000000000000000000000000000000000000000000000000000000000000000003FFFBFF60000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a87 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000003FFFF7FE0000000000000000000000000000000000000000000000000000000000000000001FFDFFF7F0000000000000000000000000000000000000000000000000000000000000000000FFFBFFEF8000000000000000000000000000000000000000000000000000000000000000000FFF57FFDC000000000000000000000000000000000000000000000000000000000000000000FFE04FFF8000000000000800000000000000000000000000000000000000000000000000003FFC006FFC000000003FFF8000000000000007FFF0000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a87 .mem_init1 = "1FFC001DFE00000003FFFF800000000000007FFFF00000000000000000000000000000000001FFC001FBF0000001FFFFF80000000000003FFFFF00000000000000000000000000000040001FFC001FF70000027FFFFF81C0000000004FFFFFF000000000000000000000000000009F8003FFEB623FE000003FFFFFF81FC000000003FFFFFF00000000000000000000000000004FFF803FFDFFE07E800003FFFFFF81FFA00000003FFFFFF0000000000000000000000000000FFFFE03FFFFFFC0F000183FFFFFF81FFE00700003FFFFFF0000000000000000000000038001FFFFE03FFFFFFC00001F83FFFFFF81FFE07FF0003FFFFFF000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a87 .mem_init0 = "003FF87FFFFE83FFFFFFF8003FF83FFFFFF81FFE7FFFF403FFFFFF000000000000000000000003FF8FFFFFF01FFFFFFF8007FF83FFFFFF81FFFFFFFFC03FFF7FF000000000000000000000003FFBFFFFFF03FFFFFFF8003FF83FFCFFF81FFFFFFFFE03FF8FFF000000000000000000000003FFFFFFFFF81FFFFFFFE003FF83FC07FF81FFFFFFFFF03F807FF000000000000000000000003FFFFFFFFEC1FFFC9FFF003FF83E007FFC1FFFFFFFFF03C007FF800000000000000000000003FFFFFFFF7C1FFF81FFF803FF838007FFC1FFFFFFFFFA30007FF800000000000000000000003FFFFF7FDFC0FFF003FFC03FF800003FFC0FFFFFFFFFC00003FF80000000";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N33
cyclonev_lcell_comb \VGA|red[7]~23 (
// Equation(s):
// \VGA|red[7]~23_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a87~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]) ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a87~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a71~portadataout ))) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a79~portadataout )))) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a87~portadataout  & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a71~portadataout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a79~portadataout )))) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a79~portadataout ),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a71~portadataout ),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a87~portadataout ),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[7]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[7]~23 .extended_lut = "off";
defparam \VGA|red[7]~23 .lut_mask = 64'h10B010B00000A0A0;
defparam \VGA|red[7]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N45
cyclonev_lcell_comb \VGA|red[7]~24 (
// Equation(s):
// \VGA|red[7]~24_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout  & ( \VGA|red[7]~23_combout  & ( ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [3])) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout  & ( 
// \VGA|red[7]~23_combout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [3]) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ))) ) ) 
// ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout  & ( !\VGA|red[7]~23_combout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [3] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a 
// [2]) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ))) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout  & ( !\VGA|red[7]~23_combout  & ( 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [3] & !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2])) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [3]),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout ),
	.dataf(!\VGA|red[7]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[7]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[7]~24 .extended_lut = "off";
defparam \VGA|red[7]~24 .lut_mask = 64'h500050F05F005FFF;
defparam \VGA|red[7]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y45_N6
cyclonev_lcell_comb \VGA|red[7]~25 (
// Equation(s):
// \VGA|red[7]~25_combout  = ( \VGA|red[7]~24_combout  & ( \VGA|always0~4_combout  & ( (\VGA|red[3]~1_combout  & (!\VGA|LessThan4~1_combout  & ((\VGA|always0~0_combout ) # (\VGA|always0~5_combout )))) ) ) ) # ( !\VGA|red[7]~24_combout  & ( 
// \VGA|always0~4_combout  & ( (\VGA|red[3]~1_combout  & !\VGA|LessThan4~1_combout ) ) ) ) # ( \VGA|red[7]~24_combout  & ( !\VGA|always0~4_combout  & ( (\VGA|red[3]~1_combout  & !\VGA|LessThan4~1_combout ) ) ) ) # ( !\VGA|red[7]~24_combout  & ( 
// !\VGA|always0~4_combout  & ( (\VGA|red[3]~1_combout  & !\VGA|LessThan4~1_combout ) ) ) )

	.dataa(!\VGA|always0~5_combout ),
	.datab(!\VGA|red[3]~1_combout ),
	.datac(!\VGA|LessThan4~1_combout ),
	.datad(!\VGA|always0~0_combout ),
	.datae(!\VGA|red[7]~24_combout ),
	.dataf(!\VGA|always0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[7]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[7]~25 .extended_lut = "off";
defparam \VGA|red[7]~25 .lut_mask = 64'h3030303030301030;
defparam \VGA|red[7]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y39_N17
dffeas \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y38_N12
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder_combout  = ( \VGA|address [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|address [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y38_N14
dffeas \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y47_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode410w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000002C00000000023C800003F017FFF0050096000002BFFFFFFFB100000000000000000000000000000000000048E0000001E2FFFB4240066F00015FFFFFFFEC000000000000000000000000003E0000000011020000020FF7FF00020034660024BFFFFFFF54000000000000000000000000012000000002D66000000B3F7FC00400020AB00127FFFFFFFA00000000000000000000000000150000000035DC00002803FF941010019829583AFFFFFFFFB400000000000000000000000000600000000611C000000136FC480000001D10C85FFFFFFFEB000000000000000000000000002B00000000E6A0000000001A0040010154A041AA7FFFFFFFB800000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "000000000000000000003A00000006C860000000108000000002A0C55B32FFFFFFFE7800000000000000000000000000B0000001BDE4E0000004800000000A287AC2F6CFFFFFFFB580000000000000000000000000B800000018F00014000029080000000453C21F3FFFFFFFF9500000000000000000000000000440000004240841CC00028000000008FBF807CB7FFFFFFFA88000000000000000000000000104800004441040B0000094000000005DE7E4DF5FFDFFFFF95000000000000000000000000000900000080B6000A22001000000000D3FF700D1FE7FFFFF1E00000000000000000000000000004000025051802650000000000665237E86C499FB";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "FFFE7080000000000000000000000000002C00006C1202A3100000000000A811FEFF888D85FFFD69880000000000000000000000000003400009E460042120000000001482BFFEDE240677FED794200000000000000000000000000002000009080001618000000000540F7FFDFFB53E7F80651000000000000000000000000000042000023140000A4000000000169DBEFF53D1454FA07ADD400000000000000000000000000002002488740000A80000000000177FFDFFF78141D51DDA2C00000000000000000000000000080041D5A8400004200000800016BBFFFDFFDEF5FD7FE948000000000000000000000000000015400D20680001000000B4000009";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "DFFFFBFFD16489E66DD000000000000000000000000000008C0097000000081C9109E00011FFFFFFF7F408B636D8000000000000000000000000000000026018880000000513836400001FFFFFFFEFF3B0BCE5FC00000000000000000000000000000032002440000010058204000222DFFFFFFFFF88D72C4B00000000000000000000000000000000C00C540000002240210E0007F7FFFFFFFFFA30C2235A0000000000000000000000000000001680C1800000101240048081CFFFFFFFFFFDCE13480F2000000000000000000000000000000000D500000000125A8D4C721FF9FFFFFFFFEF56C31CC40000000000000000000000000000081816A500000000";
// synopsys translate_on

// Location: FF_X37_Y39_N56
dffeas \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y50_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode420w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "DFFFF800000000000000000000006000000000000A80003C0003FDFF7F005FFC0001D5FFBFEFFFAB800000000000000000000002000000000000280007E1049EFFDFF0007FF0000ABFDFFBFEFD6800000000000000000000009000000000000000003F0022FFBFF70003FF000055DFF7FEFFF6800000000000000000000000800000000000340003F1421FEFFBD0003FE0000EDFFDFF7FFFC400000000000000000000000800000000000080000FC211F7FEF22000FE00002AFEFFDFF7E2C000000000000000000000004000000000000C0000FC80B3FDFF08001FE000004EFFBFF7FF7840000000000000000000001C00000000000400000FE274DF7FC00002";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "FE80002F7FEFFBFFFFD40000000000000000000001000000000000060000FFFC001FF480000FE000010FF7FEFFFF7640000000000000000000000600000000000030000BFC00026F950000FE400003F7FDFFFFEDC4C0000000000000000000008000000000000030007FB000017A80002FC000013BFF7FFFFE1F0C0000000000000000000003000000000000060011F9000403C00003FE00001EFFBFFFFFFDB80000000000000000000000000000000000006200AF840008300000278000003FBFFFFFFEEC00000000000000000000000B8000000000000D0001FC0004088000057C0000157FFFFFFFFB44000000000000000000000008000000000040300007";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "F000800000004F000000A9FFFFFFFFF6020000000000000000000000000000000000010001FC000004400001CE8000031FFFFFFFFAC000000000000000000000002400000000000018000FF800003000013C880000BFFFFFFFFFB80000000000000000000000004000000000000080107F000001C0001FC04000063FFFFFFFE7E200000000000000000000000E000000000000020083F00000800112F4000000B5FFFFFFFF4C1000000000000000000000000000000000000000105F000003024C7D80200005DFFFFFFFFC0000000000000000000000000240000000000000002A84000034003E800000007DFFFFFFFE50000000000000000000000000500000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "0000000120002F0000030163F440000002FFFFFFFFE780000000000000000000000005800000000000300000F200003D2F7E000000003FFFFFFFFFF8000000000000000000000000B800000000000D8000468000037FDE92000000045FFFFFFFFB80000000000000000000000000800000000003300000FC0002FFF7A00000000025FFFFFFFF4000000000000000000000000008000000000068000005A0401FFDF800000000035FFFFFFFBE80000000000000000000000000840000000205C000004F8A8FFFF08800000001B3FFFFFFFB700000000000000000000000000400000000012C000000F2007FFF0000100000055FFFFFFFF2000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y56_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode383w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "B80000000000000000000000000000000000000000000010B400000000000A25DFFFFFFFFFD900000000000000000000000000000000000000000000003AED000000000025FFFFFFFFFFEF60000000000000000000000000000000000000000000001D7F4240000000114E7FFFFFFFF9F38000000000000000000000000000000000000000000001E13B80000000001CFFFFFFFFFFEC5000000000000000000000000000000000000000000000096B091800000003D3FFFFFFF3FE91C0000000000000000000000000000000000000000000010049A02200014095FFFFFFFFFFFA7E000000000000000000000000000000000000000000000000214040000005";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "07FEFFFFFBF0E00000000000000000000000000000000000000000000000000032488400081CFBFFFFFFFEA600000000000000000000000000000000000000000000000000080A5300505D85E7D9FFFE42A0000000000000000000000000000000000000000000000000001008086000A81FFEFDFF794A000000000000000000000000000000000000000000000000000002280002501BFFFFFB2AC50000000000000000000000000000000000000000000000000000002B840018003FBFF5AAE05E0000000000000000000000000000000000000000000000000000004690D40001FDF652E8C140000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "00000054B40000EFB500A92804000000000000000000000000000000000000000000000000000000000000000BF58061206000000000000000000000000000000000000000000000000000000000000000007224002A2E00000000000000000000000000000000000000000000000000000000000000000AD2000130C00000000000000000000000000000000000000000000000000000000000000002D2B000003200000000000000000000000000000000000000000000000000000000000000000E81800002800000000000000000000000000000000000000000000000000000000000000003D82000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000144500000000000000000000000000000000000000000000000000000000000000000000000473A00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X35_Y39_N56
dffeas \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y57_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode400w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "037108D693FF7FFFFFFFFBBFDCDA47A0000000000000000000000000000001B1B0000000000000000B718BFFFFFFFFFFFDFA40108000000000000000000000000000000000D28800000000000000295FFFFFFFFFFFFFFF7DE50800000000000000000000000000000000805A0000000000000010E5FDFFFFFFFFFFFFFBEAC00000000000000000000000000000000002678000000000000001997DFFFFFFFFFFFFFFFE1000000000000000000000000000000000009220000000000000000DBEFFFFFFFFFFFFFFEFFC00000000000000000000000000000000000C75A0000000000000001CBFEFFFFFFFFFFFFFB4200000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "0240000000000000011447EFFFFFFFFFFFFFFFE20000000000000000000000000000000000040C80000000000000040077FFFFFFFFFFFFFFFA2000000000000000000000000000000000005180800000000000000815FF7FFFFFFFFFFFBD80000000000000000000000000000000000000D74000000000000002027F7FFFFFFFFFFFEDE9600000000000000000000000000000000000C391000000000000008242BFFFFFFFFFFFFFDFDC000000000000000000000000000000000002B20000000000000008492FFBFFFFFFFFFFF74F6000000000000000000000000000000000004063000000000000000105FBFFFFFFFFFFFFEDD10000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000003804A00000000000000C46DFFFFFFFFFFFFFFF000000000000000000000000000000000000000404000000000000001B57FFFFFFFFFFFFFFF100000000000000000000000000000000000003788000000000000028283FDFFFFFFFFFFFF6C000000000000000000000000000000000000054C8000000000000000143DFFFFFFFFFFFFFE000000000000000000000000000000000000002CE00030000000000004A6FFFFFFFFFFFFFDC20000000000000000000000000000000000000921C110000000000008001FEFFFFFFFFFFFF9E000000000000000000000000000000000000018E0642000000000000105CF7FFFFFFFFFB7EA0000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000001806501000000000000827FFFFFFFFFFFFF80000000000000000000000000000000000000124000907800000000003487F7FFFFFFFFFFF410000000000000000000000000000000000000000011DC000000000008A3F7FFFFFFFFFFBA030000000000000000000000000000000000000000036180000000000804C3FFFFFFFFFFFFA3A00000000000000000000000000000000000000000014D2000000000002437BFFFFFFFFFFC00000000000000000000000000000000000000000000602D00000000000127B7FFFFFFF9FFA0000000000000000000000000000000000000000000000314800000000004D7FFFFFFFFFBB";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N48
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout )) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  & ( (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ) ) ) ) # ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout )) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h11DD030311DDCFCF;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y59_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode460w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a56 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a56 .mem_init3 = "214100000000000000000000000000000000000000000000000000000000000000000000680002D8000000000000000000000000000000000000000000000000000000000000000002080000018C0000000000000000000000000000000000000000000000000000000000000000A20000007B2C0000000000000000000000000000000000000000000000000000000000000020800000004070000000000000000000000000000000000000000000000000000000000000443000000008CB0000000000000000000000000000000000000000000000001D200000000C4370000000000810000000000000000000000000000000000000000000000000667000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a56 .mem_init2 = "0000262E0000000000D1000000000000000000000000000000000000000000000000088000000000DB00000000000020000000000000000000000000000000000000000000000001C400000000C7400000000000000000000000000000000000000000000000000000000000000DC50000000EA0000000000002E00000000000000000000000000000000000000000000000005A90018001400000000000007400000000000000000000000000000000000000000000000015F68007000DC000000000000300000000000000000000000000000000000000000000000000FFD8007F016000000000000050000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a56 .mem_init1 = "0000005FFDC002E2A800000000000002400000000000000000000000000000000000000000000000E7FFEC0048B9000000000000001C0000000000000000000000000000000000000000000000113FFF200BDA000000000000000DE00000000000000000000000000000000000000000000001A3FFF180040000000000000000EC0000000000000000000000000000000000000000000000007FFFA8340000000000000000098000000000000000000000000000000000000000000000004FFFFE59000000000000000001440000000000000000000000000000000000000000000000037FFFF780000000000000000004E00000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a56 .mem_init0 = "0000000000000000006FFFFCB8000000000000000000B7A00000000000000000000000000000000000000000000007BFFFFAE000000000000000001A00C3000000000000000000000000000000000000000000003BFFFFC00000000000000000019A524C0000000000000000000000000000000000000000000BFFFFFE9000000000000000000AC156C0000000000000000000000000000000000000000008FFFFFFF08000000000000000014E7AD00000000000000000000000000000000000000000013FDFFFFE94000000000000000003C12460006000000000000000000000000000000000000019CFFFFFFA400000000000000000CA01A4001040000000";
// synopsys translate_on

// Location: M10K_X38_Y43_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode450w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a48 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000047FFFFFF8200000000000000001B800E800AB400000000000000000000000000000000000013FFFFFFFE280000000000000000F800790909C00000000000000000000000000000000000006FEFFFFFFE000000000000000002000008435000000000000000000000000000000000000009EFFFFFFF1C0000000000000000920000DF32C0000000000000000000000000000000000001F7FFFFFFFCC0000000000000000CC000031B1C04000000000000000000000000000000000005FF7FFFFFD000000000000000008A00000B01C14000000000000000000000000000000000027F7FFFFFFF28000000000000000E4000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a48 .mem_init2 = "00504D5900000000000000000000000000000000000BBFFFFFFFE50000000000000000E2000000295610000000000000000000000000000000005AEFFBFFFFFF080000000000000001E00000007195000000000000000000000000000000000C4FFBFFFFFFF8600000000000000050000000000D280000000000000000000000000000000025FDFFFFFFFFE100000000000000052000000001A442C00000000000000000000000000000082F7FDFFFFFFC5000000000000000B60000000004D22E00000000000000000000000000000026FFDFFFFFFFEF800000000000000720000000000F2EA00000000000000000000000000000011FEFFFFFFFFFC4000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a48 .mem_init1 = "00000000380000000000082400000000000000000000000000000049FBFFFFFFFFFEA000000000000005200000000000B9A000000000000000000000000000000277FFFFFFFFFFA200000000000000F0000000000001A400000000000000000000000000000008FFFFFFFFFFFD08000000002158098000000000000D400000000000000000000000000000021FFFFFFFFFFFF7C00000001418A8A8000000000000560000000000000000000000000000000BFFFFFFFFFFF79800000004401E1D40000000000000B3600000000000000000000000000001FFFFFFFFFFFFFC80000000C000C1F80000000000000E9E000000000000000000000000000013FFFFFF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a48 .mem_init0 = "FFFFFFFD00000020000109000000000000010E000000000000000000000000000001FFFFFFFFFFFFFDF8000004000162E00000000000000E18000000000000000000000000000007FFFFFFFFFFFFF3000001E0001C248000000000000026800000000000000000000000000000FFFFFFFFFFFFFF400000F4000006D800000000000003AC00000000000000000000000000001FFFFFFFFFFFFFFBE0003360001067000000000000003F200000000000000000000000000001FFFFFFFFFFFFFF2500035000006ED0000000000000002000000000000000000000000000025F7FFFFFFBFFFF580000694000000F0000000000000008000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y60_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode440w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a40 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a40 .mem_init3 = "000057FFFFFFFFF7FFE6808010A80000020000000000000000A8000000000000000000000000000DBFFFFFFFFFEFFD81040181600000040000000000000009C0000000000000000000000000008FFFFFFFFFFFDF2800202F5000000000000000000000001400000000000000000000000000147FFFFFFFF7FF88240E0A6000000010000000000000000800000000000000000000000000002FFFFFFFFFEFFC2C000124000000050000000000000000100000000000000000000000000009FFFFFFFFFFDFC04007020000000060000000000000000180000000000000000000000000005FFFFFFFFEFFB400026000000000040000000000000000100000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a40 .mem_init2 = "000000000000000003FFFFFFFFFDFC800000000000000038000000000000000200000000000000000000000000003FFFFFFFFDF9500000000001400004400000000000000032000000000000000000000000002BFFFFFFFFFBF080000000000400005000000000000000028C000000000000000000000000029FFFFFFFFFF6A0000000000100000C700000000000000011800000000000000000000000000FFFFFFFFFFF4F00000000200000014840000000000000001800000000000000000000000000FFFFFFFFFFFBC00000000082800003E80000000000000012400000000000000000000000001FFFFFFFFFBC6600000005A00200000A20000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a40 .mem_init1 = "009000000000000000000000000001FFFFFFFFFF70A0000000600A7000010B800000000000000C80000000000000000000000000BFFFFFFFFF7A3000000000A5E810000F48000000000000010A00000000000000000000000003FFFFFFFFFE9500000000653FF6840088C00000000000006AC00000000000000000000000017FFFFFFFFFF85000000041FF3FD520242F0000000000001B8000000000000000000000000003FFFFFFFFEE01000000121FD9FF900016000000000000100B00000000000000000000000000FFFFFFFFFFC0000000001F40FFFA00007A00000000000712300000000000000000000000000FFFFFFFFFFF000000001F9013FF800000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a40 .mem_init0 = "58000000000162BC80000000000000000000000001FFFFFFFFFF8000000000FA808FFC000000C0000000009E05F00000000000000000000000001FFFFFFFFFDC000000003C1003FFE000003A0000000034845500000000000000000000000001FFFFFFFFFF800005111F203217FF0000072000000003B006C00000000000000000000000001FFFFFFFFFFC0000002BF700083FF800008000000001C09A0400000000000000000000000007FFFFFFFFFF800000907F06000BFF80000F40000000132940000000000000000000000000007FFFFFF7FFFC000000FFF008007FF8300045800000081C88000000000000000000000000000FFFFFE81D4FA0000207FF";
// synopsys translate_on

// Location: M10K_X41_Y47_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode430w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "40000E3FD000088C000002E46B4000000000000000000000000000FFFFFA01C09C010013FF8000004BFF40000D0000002C25BC000000000000000000000000000FFF8F10106A2000023FF04000AE0BF880001E00000AA4FAA000000000000000000000002001FFF34200010801482FFF40010384AB800016E000002555E6000000000000000000000004000EFC18200002000003FFC04000680872800009000046B7FD60000000000000000000000000013501A01A00000150BFFE880000040680000100000601FEE8000000000000000000000008000C202406000000008FFF81000000101D20001D800014BFEF400000000000000000000000020008024000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "00000010FFFC0600440414C00000AC000111FE600000000000000000000000022802280300200000003FF390000002082E4000050000429FF500000000000000000000000094403108C0020000000FBF9F0000680010780000D6028E07FED800000000000000000000000380002200000000000833E080200741400F0000168011F73BF3C0000000000000000000000004C18B00000000000007688E8001DC00007C00001804CA8BFFA4000000000000000000000002060C00000000400018E80104806F80000380000010DCA17FFE6000000000000000000000012000000000008000003C502062FBFC02000A00000190B423DF970000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000003E04404F7FEF20003A0000000E0DFDFFB3000000000000000000000008000000000000000003809523DFF7F44000E0000019098EFFFE9000000000000000000000004000000000002000002C44040FFDFF01001600000155BFBFEFDB000000000000000000000004000000000000000001E04983FBFF7E000060000018437FEFFE6800000000000000000000000000000000002000001C20A03EFFBFD080070000000ADFF7FFF3800000000000000000000001000000000000A00001C00C857FEFFA00001000000B6FFDFF7F6400000000000000000000000800000000001000001E00003FDFFBE0000B800015E6FBFF7FF9400000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "000000000000000000000000000CC0000800003F7FDFF8A407C0001153EFFBFFEA800000000000000000000000800000000000100001E00003BFF7FFA500F800062F73FEFFFF2E00000000000000000000000000000000000440001F40000FEFFFDA102FE0001F477DFFFBFA600000000000000000000000400000000000040000D00001FBFFDFE802EC00034EE37FFBFFE7000000000000000000000000000000000000400006C0001DFFEFFFC00FE000299B1FFDFFFD900000000000000000000000C000000000000200006C0000FFFBFEA8AAFC000064BBFF7FDFFF000000000000000000000002000000000000C80006E0001FF7FEF01F4FF00008B7FEFF";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N54
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a48~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a56~portadataout )) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a48~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a56~portadataout )) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a40~portadataout ) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a40~portadataout  & \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a56~portadataout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a48~portadataout ),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a40~portadataout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0 .lut_mask = 64'h000FFF0F33553355;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y63_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a64 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode470w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a64 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a64 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a64 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a64 .mem_init3 = "D4003000000100003FE400007FF800005FFFE800000FFF8000000000000000000000047F8FF08180000010242003E0000007FF80A0C1FFF0000000FFF8000000000000000000000080005B4004000000204000004800007FF8040003F50A00001FFF800000000000000000000010080002000000000001000002000008040101000AC200000440090000000000000000000000210418800000000000600045B000011020001050101600000001A800000000000000000000080890048000000000090002BFC0000040000000042C0000110000400000000000000000000054002420000000000020003FFC000090500004002504000040020000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a64 .mem_init2 = "000000021145000000000000004007FFE000028800000000000000000004000000000000000000000000000000000000000000003FFE000000000000010800000040010000000000000000000000000000000000000000000007FFC00000000000000000000000000A00000000000000000000000000000000000000000000FFFE00000000000000000000000000000000000000000000000000000000000000000000001FFF8000000000000000000000000000000000000000000000000000000000000000000000007FF0000000000000000000000000000000000000000000000000000000000000000000000007FF800000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a64 .mem_init1 = "0000000000000000000000000000000000000000017FF000000000000000000000000000000000000000000000000000000000000000000000001FFD000000000000000000000000000000000000000000000000000000000000000000000000BFC0000000000000000000000000000000000000000000000000000000000000000000000007D80000000000000000000000000000000000000000000000000000000000000000000000011A000000000000000000000000000000000000000000000000000000000000000000000000080C00000000000000000000000000000000000000000000000000000000000000000000000042800000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a64 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000042000000000000000000000000000000000000000000000000000000000000000000000000000000000A80000000000000000000000000000000000000000000000000000000000000000000000003FAC000000000000000000000000000000000000000000000000000000000000000000000160";
// synopsys translate_on

// Location: M10K_X5_Y40_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a80 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode491w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a80 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a80 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a80 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a80 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a80 .mem_init3 = "0000000000000000000000000000000000000000000000000008BB000000000000000000000000000000000000000000000000000000000000000000000000477EE00000000000000000000000000000000000000000000000000000000000000000000025FEFD4000000000000000000000000000000000000000000000000000000000000000000001FFFDFC800000000000000000000000000000000000000000000000000000000000000000005FEFFBF000000000000000000000000000000000000000000000000000000000000000000001FFDFFBB40000000000000000000000000000000000000000000000000000000000000000005FFFBFF44000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a80 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000003FFFF7FE00000000000020000000000000000000000000000000000000000000000000000217FDFFF7E0280000000008000000000000000000000000000000000000000000000000000001FFFBFFEF9200000000002000000000000000000008000000000000000000000000000000281FFE07FFDE080000000000500000000000000000000000000000000000000000000000001425FFEC0FFF9200004003FFF0004000000000007FFF0000000000000000000000000000001621BFFC00AFFC00000203FFFF9A0000000000407FFFF0000000000000000000000000000004800";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a80 .mem_init1 = "3FFE837DFE000025BFFFFF80800000000103FFFFF80000000000000000000000080000020021FFE047FBE0004827FFFFF80C4200000000FFFFFF90000000000000000000000200000240083FFC7E0FF7800105FFFFFF84FC008020053FFFFFF800000000000000000000008408087F7881FFF3FFFFF000043FFFFFF80FFC20400803FFFFFF88000000000000000000000400804FFE001FFFFFFFFF0001CBFFFFFF81FFC48000023FFFFFF8000000000000000000000038000FFFF909FFFFFFA7F005FC3FFFFFF80FFE21072103FFFFFF800000000000000000000003FF88FFFFE21FFFFFFD0FA7FF83FFFFFF80FFF3FFF140BFFFFFF800000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a80 .mem_init0 = "003FF87FFFFE85FFFFFFFA547FFC3FFFFFF80FFC7FFFF513FFFFFF800000000000000000000003FF9FFFFFFABFFFFFFFC0ABFFC3FFCFFF80FFFFFFFFF0BFF9FFF800000000000000000000003FFBFFFFFFD1FFFFFFFE007FFC3FC07FF80FFFFFFFFF53F80FFF800000000000000000000003FFFFFFFFF40FFFFFFFF083FFC7E003FF80FFFFFFFFF83C087FF800000000000000000000003FFFFFFFFECCFFFDBFFF403FFCB8003FFC0FFFFFFFFF530007FFC00000000000000000000003FFFFFFFF7C0FFF08FFF003FFC28003FFC0FFFFFFFFFC00007FFC00000000000000000000003FFFFFFFDFF07FE817FF903FFD90001FFC07FFFFFFFFC00003FFC0000000";
// synopsys translate_on

// Location: M10K_X26_Y42_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a72 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a72 .mem_init3 = "0000000000000003FFFFF4BFF707FF041FFEC3FFC00001FFE07FFFFFFFFC00003FFE00000000000000000000003FFFF023FBE2FFEC027FF03FFC00001FFE07FFD45FFFBA0003FFE00000000000000000000003FFF4201EFF03FF8C83FC03FEE00000FFE03FFEA17FDF40001FFE00000000000000000000001FFF0009FFB53FF00A7FF03EFE00000FFF03FF4803DFF50001FFF00000000000000000000001FFE0000FDF93FF0103FF41FFE00000FFF03FF5800FFDC0001FFF00000000000000000000001FFF0A0477F85FF8001FFD1FF7000007FF01FF8420FEFA0000FFF00000000000000000000000FFD00923FDE1FFE04AFFC1F7F000007FF81FF8C24EFFA4";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a72 .mem_init2 = "000FFF80000000000000000000000FFF0800FEFEDFFC000FFD0FFF000007FF81FF91097FEE0000FFF80000000000000000000000FFF21423BFD1FFC060FFE0FFB800007FF80FF800A7F7D4000FFF800000000000000000000007FC09007FFC0FFD0287FD0FBF800003FF80FF800077FC00007FF800000000000000000000007FE08003FE94FFF080FFE07FF800003FFC0FF82021FF640007FFC00000000000000000000007FE04017F7C1FFFC207FF07FDC00003FFC0FFF4003FBE00007FFC00000000000000000000003FF0840FDFC07FFC003FE07DFC00001FFC07FE0023BFE00003FFC00000000000000000000003FF8100BFF447FFE04FFF03FFC00001FF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a72 .mem_init1 = "E07FE4401FFC80003FFE00000000000000000000003FF82047FBC17FFF81BFF83FFC00001FFE07FF1011FFB00003FFE00000000000000000000003FFE081FEF903FFFC2FFF83FEE00000FFE03FF28A1FDE00001FFE00000000000000000000001FFF00DDFF013FFFF9FFF03EFE00000FFF03FFF121DFC10001FFF00000000000000000000001FFF8477FD26BFF7FFFFFC1FFE00000FFF03FFE003FFD20001FFF00000000000000000000001FFF903FF6801FFBFFFFF41FF7000007FF01FFFE0FFEC80000FFF00000000000000000000000FFFFBFEFE005FFDFFFFF01F7F000007FF81FFF91FEFCA0000FFF80000000000000000000000FFFFFFBFC011FFCFFFF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a72 .mem_init0 = "FC0FFF000007FF81FFFFFFFFE08000FFF80000000000000000000000FFFFFDFF9002002FFFFF88FFB800007FF80FFFFFFFF0A0000FFF800000000000000000000007FFFDFF7C8280007FFFE80FBF800007FF80FFFFFFF7C00000FFF800000000000000000000007FFFFFDF81040001FFFF007FF800007FF80FFFFFFFF140000FFF800000000000000000000007FFFFEFC805001533FFD007FDC00007FF853FDFFFFE800000FFF800000000000000000000003FFFEFFA800000803FFE807DFC00007FF8803C7FFFBC00000FFF800000000000000000000003FFBFFF0400400518BFC083FFC00007FF806C47FFFE000000FFF800000000000000000000003FFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N24
cyclonev_lcell_comb \VGA|green[0]~0 (
// Equation(s):
// \VGA|green[0]~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a72~portadataout ) ) ) # ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a64~portadataout )) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a80~portadataout ))) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a64~portadataout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a80~portadataout ),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a72~portadataout ),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[0]~0 .extended_lut = "off";
defparam \VGA|green[0]~0 .lut_mask = 64'h535300F0535300F0;
defparam \VGA|green[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N30
cyclonev_lcell_comb \VGA|green[0]~1 (
// Equation(s):
// \VGA|green[0]~1_combout  = ( \VGA|green[0]~0_combout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [3] & ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout )) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0_combout ))))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [3] & (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2])) ) ) # ( !\VGA|green[0]~0_combout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [3] & 
// ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout )) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0_combout ))))) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [3]),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|green[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[0]~1 .extended_lut = "off";
defparam \VGA|green[0]~1 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \VGA|green[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y45_N12
cyclonev_lcell_comb \VGA|green[0]~2 (
// Equation(s):
// \VGA|green[0]~2_combout  = ( \VGA|always0~5_combout  & ( \VGA|green[0]~1_combout  ) ) # ( !\VGA|always0~5_combout  & ( \VGA|green[0]~1_combout  ) ) # ( \VGA|always0~5_combout  & ( !\VGA|green[0]~1_combout  ) ) # ( !\VGA|always0~5_combout  & ( 
// !\VGA|green[0]~1_combout  & ( ((!\VGA|red[3]~1_combout ) # ((!\VGA|always0~4_combout ) # (\VGA|always0~0_combout ))) # (\VGA|LessThan4~1_combout ) ) ) )

	.dataa(!\VGA|LessThan4~1_combout ),
	.datab(!\VGA|red[3]~1_combout ),
	.datac(!\VGA|always0~4_combout ),
	.datad(!\VGA|always0~0_combout ),
	.datae(!\VGA|always0~5_combout ),
	.dataf(!\VGA|green[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[0]~2 .extended_lut = "off";
defparam \VGA|green[0]~2 .lut_mask = 64'hFDFFFFFFFFFFFFFF;
defparam \VGA|green[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y44_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode450w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a49 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000007FFFFFF80000000000000000010A01080000000000000000000000000000000000000000001FFFFFFFC0800000000000000008200000900000000000000000000000000000000000000001FEFFFFFE2800000000000000008200080000000000000000000000000000000000000000001EFFFFFFF040000000000000000020000C01000000000000000000000000000000000000000B7FFFFFFF0000000000000000000200005001000000000000000000000000000000000000001FF7FFFFFC000000000000000008400001100800000000000000000000000000000000000007F7FFFFFFC1800000000000000040000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a49 .mem_init2 = "00000401000000000000000000000000000000000007BFFFFFFFF080000000000000000200000040000000000000000000000000000000000000006FFBFFFFFF000000000000000000A00000005100000000000000000000000000000000000807FBFFFFFFF000000000000000000200000000200800000000000000000000000000000000017DFFFFFFFFE3000000000000000000000000008000000000000000000000000000000000001F7FDFFFFFFE0000000000000000000000000004C00000000000000000000000000000000000FFDFFFFFFFE0000000000000000000000000000600000000000000000000000000000000000FEFFFFFFFFF00000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a49 .mem_init1 = "00000000020000000000100000000000000000000000000000000000FBFFFFFFFFFC2000000000000000200000000000400000000000000000000000000000000037FFFFFFFFFF8000000000000000000000000000020000000000000000000000000000000000FFFFFFFFFFFC08000000003F180820000000000010000000000000000000000000000000001FFFFFFFFFFFF0C0000000000019000000000000000000000000000000000000000000000009FFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFC00000001000000800000000000001808000000000000000000000000000007FFFFFF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a49 .mem_init0 = "FFFFFF81000000400000008000000000000000000000000000000000000000000000BFFFFFFFFFFFFC08000000000000480000000000000800000000000000000000000000000007FFFFFFFFFFFFF0000003C00000008000000000000060000000000000000000000000000000FFFFFFFFFFFFFF0000000000000018000000000000002000000000000000000000000000001FFFFFFFFFFFFFF8000020000000230000000000000000000000000000000000000000000000FFFFFFFFFFFFFE0000000000000040000000000000010000000000000000000000000000001FFFFFFFFBFFFF40100000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y47_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode440w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a41 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a41 .mem_init3 = "000003FFFFFFFFF7FFE40000000000000020000000000000000000000000000000000000000000001FFFFFFFFFEFF800000100000000040000000000000008400000000000000000000000000003FFFFFFFFFFDF000000201000000000000000000000004000000000000000000000000000007FFFFFFFF7FFC00000100000000008000000000000000400000000000000000000000000000BFFFFFFFFEFF400000000000000018000000000000000000000000000000000000000000000FFFFFFFFFFDF000000200000000000000000000000000000000000000000000000000000000FFFFFFFFEFFA000000000000000040000000000000000400000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a41 .mem_init2 = "000000000000000001FFFFFFFFFDF8000000000000000010000000000000000000000000000000000000000000003FFFFFFFFDFB4000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFBC0000000000000000014000000000000000000000000000000000000000000003FFFFFFFFFF40000000000000000002000000000000000000000000000000000000000000007FFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFF0000000000000000000A80000000000000010000000000000000000000000000FFFFFFFFFBF0000000000200000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a41 .mem_init1 = "008000000000000000000000000001FFFFFFFFFF70000000000000000000020000000000000010000000000000000000000000003FFFFFFFFF780000000000000A00000248000000000000010000000000000000000000000007FFFFFFFFFEC0000000000140040000004000000000000000000000000000000000000000007FFFFFFFFFF0000000000000C000000000000000000000030000000000000000000000000007FFFFFFFFEE00000000000014010000000000000000000800000000000000000000000000007FFFFFFFFFC0000000001060000400000280000000000400000000000000000000000000000FFFFFFFFFF80000000004400400200000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a41 .mem_init0 = "000000000001C00800000000000000000000000000FFFFFFFFFFC000000002880000020000000000000000C000100000000000000000000000001FFFFFFFFFDC0000000000000200000000000000000020000000000000000000000000000003FFFFFFFFFF00000000006000100000000000000000000000C00000000000000000000000001FFFFFFFFFF80000000610000080000000020000000040020000000000000000000000000003FFFFFFFFFF80000000800000000000000500000000600000000000000000000000000000007FFFFFE3FFF80000004010000000060000400000000800000000000000000000000000000007FFFFFA12F60000000802";
// synopsys translate_on

// Location: M10K_X38_Y49_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode460w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a57 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a57 .mem_init3 = "20000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000200000050000000000000000000000000000000000000000000000000000000000000000000800000008000000000000000000000000000000000000000000000000000000000000000401000000008000000000000000000000000000000000000000000000000000000000000000018000000003800000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a57 .mem_init2 = "000000000000000000C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014000000000000000000000000000000000000000000000000000000000000001800000000020000000000000800000000000000000000000000000000000000000000000000F80000000020000000000004000000000000000000000000000000000000000000000000001F000000002C000000000000400000000000000000000000000000000000000000000000000BF80000001A000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a57 .mem_init1 = "0000001FFC000020880000000000000000000000000000000000000000000000000000000000000003FFE000080900000000000000000000000000000000000000000000000000000000000000003FFC00000E000000000000000800000000000000000000000000000000000000000000000007FFE000000000000000000000000000000000000000000000000000000000000000000000007FFF80240000000000000000000000000000000000000000000000000000000000000000000FFFFC44000000000000000001000000000000000000000000000000000000000000000000017FFFE000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a57 .mem_init0 = "0000000000000000000FFFFE0000000000000000000010000000000000000000000000000000000000000000000003FFFFF0400000000000000000020000000000000000000000000000000000000000000000007BFFFFC000000000000000000102000000000000000000000000000000000000000000000003FFFFFC000000000000000000006040000000000000000000000000000000000000000000003FFFFFC000000000000000000008600000000000000000000000000000000000000000000007DFFFFE000000000000000000002004000000000000000000000000000000000000000000105FFFFFF8000000000000000000C20800000000000000";
// synopsys translate_on

// Location: M10K_X14_Y45_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode430w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "0000008000000000000003403800000000000000000000000000007FFFF40000100000020040000080800000010000002008000000000000000000000000000007FFA60000000000000000000000000800000000000800040000000000000000000000000001FFF000000100000000000000028020800010400000002A00000000000000000000000000000FFA00000000000002000000001000E000000000001020000000000000000000000000000001E10000080000000000060000020405000000000008060100000000000000000000000000000000000A000000001000000000000052000001000000C012000000000000000000000000000000000202";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000002000400000400000000002400201E01A0000000000000000000000000000000020000000000200A000000000000000000000001600B00000000000000000000000000000008400000000000018A0000100000900000020180B8012000000000000000000000000200000E0000000000000040E0001C800001000004202128C00C40000000000000000000000007800D000000000000115800000604000048000000000170005C000000000000000000000000050D000000100000000A00100F8040000200000000005C8001800000000000000000000000200000000000800000300000030002000010000001004B5C006A0000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "0200000000000000000020000580000800002000000C02200004E0000000000000000000000000000000000080000020000020000000000000000001270000170000000000000000000000000000000000060000004000000000000000800000000400000248000000000000000000000000000000000020000000000020000000000800000005C000001900000000000000000000000000000000000200000000000000000200000000000190000000C000000000000000000000000000000000001000000000000000000000020000002800000009800000000000000000000000000000000000000002000001000000000000000014900000006800000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "000000000000000800000000001C00001000000000000800004000022C000000154000000000000000000000000000000000001000002000000000000000000000D084000000D00000000000000000000000000000000000000000020000000000000010200000B0800000059000000000000000000000004000000000000000000000020000002000120000B11C00000018000000000000000000000004000000000000000000000000000003000000001664A000000260000000000000000000000020000000000000000000000000000003910000039B04000000008000000000000000000000000000000000018000012000000000000C00000017480000";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N42
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a57~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a41~portadataout )))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0])) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a49~portadataout ))) ) ) ) # ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a57~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a41~portadataout )))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a49~portadataout  & ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a57~portadataout  & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a41~portadataout  & 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0])))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0])) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a49~portadataout ))) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a57~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a41~portadataout  & \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0])))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a49~portadataout  & ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0])))) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a49~portadataout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a41~portadataout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a57~portadataout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y39_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode400w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "FFFFF7800400800000000440C80800000000000000000000000000000000008107FFFFFFFFFFFFFFF111F400000000000200F0000000000000000000000000000000000000007FFFFFFFFFFFFFFF00200000000000000082800000000000000000000000000000000000004FEFFFFFFFFFFFFFF80600000000000000041000000000000000000000000000000000000060EFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000017FFFFFFFFFFFFFFFC00000000000000001020000000000000000000000000000000000000005F7FFFFFFFFFFFFF80000000000000000048000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "004F7FFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000003BFFFFFFFFFFFFFFFC0000000000000000002000000000000000000000000000000000000104FFBFFFFFFFFFFFFEC0800000000000000404000000000000000000000000000000000000001FBFFFFFFFFFFFFEFE0400000000000001010000000000000000000000000000000000000007CFFFFFFFFFFFFFFFC81000000000000002008000000000000000000000000000000000000177FDFFFFFFFFFFFFF302000000000000008A1000000000000000000000000000000000000007FDFFFFFFFFFFFFF7E800000000000000002010000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "000000000000000FEFFFFFFFFFFFFFFFF0100000000000000000000000000000000000000000000000000000003BFFFFFFFFFFFFFFFB804000000000000001000000000000000000000000000000000000000077EFFFFFFFFFFFFB7C00000000000000000000000000000000000000000000000000000000036FFFFFFFFFFFFFFF940000000000000000000000000000000000000000000000000000000055FFFFFFFFFFFFFFDE00000000000000020000000000000000000000000000000000000000000B7FFFFFFFFFFFDFF020000000000000000000000000000000000000000000000000000008C00FFFFFFFFFFFFFFF0220800000000048280000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "000000000000000000000000000000045FFFFFFFFFFFFFD80000000000000000000000000000000000000000000000000000000000009FFFFFFFFFFFEF808000000000000080000000000000000000000000000000000000000001027FFFFFFFFFEFF800000000000004400000000000000000000000000000000000000000000409FFFFFFFFFFFEA080000000000004000000000000000000000000000000000000000000000003FFFFFFFFFF7E008000000000001000000000000000000000000000000000000000000000001FFFFFFFFF7FC00080000000600000000000000000000000000000000000000000000000000037FFFFFFFFF700800000000044";
// synopsys translate_on

// Location: M10K_X5_Y43_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode383w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000081FFFFFFFFFBF02A2000000000200000000000000000000000000000000000000000000000005FFFFFFFFBFE01000000000010800000000000000000000000000000000000000000000000003FFFFFFFFFBC01800000000618000000000000000000000000000000000000000000000120157FFFFFFFDF840000000000100000000000000000000000000000000000000000000000080007FFFFFFDFF8840000000C014000000000000000000000000000000000000000000000000000DFFFFFFFFFC000000000000004000000000000000000000000000000000000000000000000017FFFFFFFF8";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "08010000040F80000000000000000000000000000000000000000000000000001DFFFFFFFF8004000000000400000000000000000000000000000000000000000000000000000FFFFFFFFC0218260001680000000000000000000000000000000000000000000000000000003FFFFFFC006001020044000000000000000000000000000000000000000000000000000000017FFFFF8000000004120000000000000000000000000000000000000000000000000000000004FFFFE000004006C200000000000000000000000000000000000000000000000000000000000FFFF80000020440200000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "000000643800001040000020000000000000000000000000000000000000000000000000000000000000000004060000000000000000000000000000000000000000000000000000000000000000000000004C0000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000400000000200000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000002400000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y51_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode420w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "000000000000000000000000000000000000000008000002000000000000600200002A00000000548000000000000000000000000000000000004000000000200000300000000005400000000294000000000000000000000008000000000002000000000000000200020000002A000000000940000000000000000000000000000000000020000000002000004000000000012000000000380000000000000000000000080000000000000000000000000000000000000035000000001D2000000000000000000000004000000000000400010401040001800010000001B0000000008600000000000000000000000000000000000440000003446000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "0000000080000000003000000000000000000000004000000000000000000082010002000000100000F00000000088000000000000000000000000000000000000000004020000C00000000000000C000000001220000000000000000000000000000000000001000040600008040000203000000400000001E000000000000000000000000100000000000012000004000002000000000000050000000002400000000000000000000000000000000000000000000000002000002440000000000000011200000000000000000000000200000000000008000002000000000000000000028000000004A0000000000000000000000004000000000000200018";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "000000000000110000001600000000080000000000000000000000000000000000000000000200000000000030000000E000000005000000000000000000000000000000000000000000000000000000000000000000000000004600000000000000000000000060000000000000000000000000000008C0000001C00000001800000000000000000000000000000000000000000000000000100000000000002A00000000B200000000000000000000000020000000000000000020800002800002000000002000000003C0000000000000000000000000400000000000000003300000080021800000002200000001AC000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "0000000040000000000280000000000001000000001800000000000000000000000000800000000000180000000000004E86000000000000000000000000000000000000000000000800000000000A80000000000440408000000003A00000000400000000000000000000000000000000000002000000800000000840000000005A00000000A00000000000000000000000000000000000004000000600000002200000000000A00000004100000000000000000000000000040000000204000000100000000800000000010C00000004900000000000000000000000000400000000010000000104008000000000000006A00000000C000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y48_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode410w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000C0000000000000000008004000400000400000D40000000480000000000000000000000000040000000008000000004000002000004040000A000000013000000000000000000000000000400000000000000000030A0008000000004000B40000000A80000000000000000000000000000000000000400000000008010000000002003D80000000580000000000000000000000000010000000000C000000006004000000000000045000000004000000000000000000000000000200000000C0500000000082800000000000003A00000001500000000000000000000000000000000000241A0000000001000000001000000D5800000006000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "000000000000000000002A0000000003F0000000000000000000008000CD00000001800000000000000000000000000020000000A177C000000000000000000084003930000000400000000000000000000000000012000000203FEA100000000000000000680004C00000000680000000000000000000000000001000000205FF8040000000000000000801017480000000500000000000000000000000000001800004017EFC000000000000000001101000A0020000040000000000000000000000000000080000001FDDE00000000000000000200080AE01800000C0000000000000000000000000000040000101BFFB8000000000000000000160876604";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00018800000000000000000000000000000C0000243FFFF000000000000008020000080A7A0002964800000000000000000000000000004000010FFDFFA000000000000001000022003988012868000000000000000000000000000006000000FFFBFF000000000000002000001804C1807F9A0000000000000000000000000000004000003FFFF7FC000000000000064000A80002B05F8530000000000000000000000000000002002603FFFFEFE000000000000000000004001E2AE2240000000000000000000000000000001040C07FBFFFEF800000000004840000001002028016A000000000000000000000000000001180080FFFFFFFD8000000000006";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "200000018002B61990000000000000000000000000000000040003FFFFFFFF801000000000800000000C00288927C000000000000000000000000000000060003FFFFFFFFF0000B0000060000000000200947E00000000000000000000000000000000010207FFFFFFFFF8800F0000052000000001800000148000000000000000000000000000000004007FFFFFFFFFF9ADE80002080000000000000001C0000000000000000000000000000000002007FFFFFFFFFFFFFF00003000000000022A000004000000000000000000000000000000000100FFFFFFFFFFFFF7F000200600000000101002000000000000000000000000000000000008043FFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N36
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout )) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ))) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout )) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ))) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h0C0C3F3F44774477;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y64_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a65 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode470w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a65 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a65 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a65 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a65 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a65 .mem_init3 = "2000000000000000400C0000000000022000000000080080000000000000000000000280408000000000000000041E00000000000001000000000080080000000000000000000000063C1500000000000000005E000000000000000800000000080080000000000000000000000000000000000000000000000000000800000000040000000000080000000000000000000000000000000000000000000000D0000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000004000010000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a65 .mem_init2 = "00000000000000000000000000000600600000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000800200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a65 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000021000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a65 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E500000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y57_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a81 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode491w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a81 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a81 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a81 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a81 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a81 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a81 .mem_init3 = "00000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000040000180000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000400000020000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a81 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000100000000020000000000000000000000000000000000000000000000000000000000000000000050000200000000000000000000000000000000000000000000000000000000000000000000042000000000000000080000000000000000000000000000000000000000000000000000200000C00200000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a81 .mem_init1 = "200000000100000000000000000000000000000008000000000000000000000000000006000200200000100000000000080000000000000000008000000000000000000000000000002A000000921000000002000000000000000000000000080000000000000000000000000000C0D80000280AC01000000000000000000000000000000080000000000000000000000000009000400002001F8000000000000001002000000040000008000000000000000000000000001000000000000007000000000000000002006720000000008000000000000000000000000048000000000000000F0400000000000000050006000000000800000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a81 .mem_init0 = "0000040000008000000008004004000000000001000006000000008000000000000000000000000060000008000000000000004000080000000000000040000008000000000000000000000000040000008000000000004004000000000000000001040008008000000000000000000000000000000008000000001004004200000000000000000C40004008000000000000000000000000000000002000010000004004000000000000000000440004004000000000000000000000000000000000000048000004004200000000000000000040004004000000000000000000000000000080002000001C000040040000000000000000002000020040000000";
// synopsys translate_on

// Location: M10K_X5_Y50_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a73 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a73 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a73 .mem_init3 = "00000000000000000000D0000000000000000400400000000000000000020000200200000000000000000000000000000000000010008000400400000000000000400018000200200000000000000000000000000C004001000000000304002000000000000580000000001002000000000000000000000000000001000800000840004002000000000000800C00000001001000000000000000000000000000000000000000000082002000000000000800200000001001000000000000000000000000010000000000000000002001000000000000000100040000801000000000000000000000000000000000000000010042001000000000000800000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a73 .mem_init2 = "00080080000000000000000000000000000000000000000000100100000000000080004002000080080000000000000000000000000000000000000000000100080000000000000000000000080080000000000000000000000000000040000000000000100080000000000000004001000040080000000000000000000000000000000040000800001080080000000000000000001000040040000000000000000000000000000000000000000000080040000000000000000000000040040000000000000000000000000000000000000000401080040000000000010002000000020040000000000000000000000000000080000000200000040040000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a73 .mem_init1 = "0000000000000000200200000000000000000000000000000000000000014000400400000000000000000000000200200000000000000000000000002000000000000138000400200000000000000020010000100200000000000000000000000002001000000000020000400200000000000020000000000100100000000000000000000000000004000000008000000200200000000000000000000000100100000000000000000000000000428000800000000004200100000000000008080000000080100000000000000000000000000000000000005000008200100000000000004E000200000800800000000000000000000000000000000000058000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a73 .mem_init0 = "04100100000000000000000040000080080000000000000000000000000000000003FFC800000100080000000000000000000000080080000000000000000000000000000000000000600008100080000000000000000040000080080000000000000000000000000000004000000000000080080000000000000000000000080080000000000000000000000000000010000000000030080040000000004000000080000080080000000000000000000000000000020000008020038080040000000003C0000008000008008000000000000000000000000040018000000001C140040040000000000280000300000080080000000000000000000000000500";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N15
cyclonev_lcell_comb \VGA|green[1]~3 (
// Equation(s):
// \VGA|green[1]~3_combout  = ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a81~portadataout  ) ) ) # ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a73~portadataout  ) ) ) # ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a65~portadataout  ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a65~portadataout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a81~portadataout ),
	.datac(gnd),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a73~portadataout ),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[1]~3 .extended_lut = "off";
defparam \VGA|green[1]~3 .lut_mask = 64'h555500FF33330000;
defparam \VGA|green[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N33
cyclonev_lcell_comb \VGA|green[1]~4 (
// Equation(s):
// \VGA|green[1]~4_combout  = ( \VGA|green[1]~3_combout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [3] & ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0_combout )))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [3] & (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2])) ) ) # ( !\VGA|green[1]~3_combout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [3] & 
// ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0_combout )))) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [3]),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0_combout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|green[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[1]~4 .extended_lut = "off";
defparam \VGA|green[1]~4 .lut_mask = 64'h028A028A46CE46CE;
defparam \VGA|green[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y45_N21
cyclonev_lcell_comb \VGA|green[1]~5 (
// Equation(s):
// \VGA|green[1]~5_combout  = ( \VGA|green[1]~4_combout  & ( \VGA|always0~5_combout  ) ) # ( !\VGA|green[1]~4_combout  & ( \VGA|always0~5_combout  ) ) # ( \VGA|green[1]~4_combout  & ( !\VGA|always0~5_combout  ) ) # ( !\VGA|green[1]~4_combout  & ( 
// !\VGA|always0~5_combout  & ( (((!\VGA|red[3]~1_combout ) # (!\VGA|always0~4_combout )) # (\VGA|always0~0_combout )) # (\VGA|LessThan4~1_combout ) ) ) )

	.dataa(!\VGA|LessThan4~1_combout ),
	.datab(!\VGA|always0~0_combout ),
	.datac(!\VGA|red[3]~1_combout ),
	.datad(!\VGA|always0~4_combout ),
	.datae(!\VGA|green[1]~4_combout ),
	.dataf(!\VGA|always0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[1]~5 .extended_lut = "off";
defparam \VGA|green[1]~5 .lut_mask = 64'hFFF7FFFFFFFFFFFF;
defparam \VGA|green[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y50_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a74 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a74 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a74 .mem_init3 = "0000000000000000000091000100008000040400400000000080000000020000000200000000000000000000000000000200100018008000400400000000080004C00000000000200000000000000000000000000A000001000000080104002000000000400700000000000002000000000000000000000000010000000000000000004002000000000400800400000000001000000000000000000000000018000000000000000082002000000000400400200000000001000000000000000000000000010000000800000000002001000000000200800100000000001000000000000000000000000000000000000000000042001000000000200800080020";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a74 .mem_init2 = "00000080000000000000000000000000000000000000000002100100000000020000004002000000080000000000000000000000000000000040000000000100080000000010000004002000000080000000000000000000000002000000000000000800100080000000010000000000000000080000000000000000000000000000000000000000001080080000000010000000001000000040000000000000000000000000000000000000000000080040000000010020002000000000040000000000000000000000000800000000000000000080040000000008000002000000000040000000000000000000000000000080000000000800040040000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a74 .mem_init1 = "008000001000000000020000000000000000000000000400000000000000C000400400000000080000000010000000200000000000000000000000002000000800000100008400200000000040000000010000000200000000000000000000000000000000000000060000400200000000040020000000000000100000000000000000000000000004000000008000000200200000000040000040000000000100000000000000000000000000450001000004000000200100000000020008040020000000100000000000000000000000000180000000005000008200100000000020003B000200000000800000000000000000000000000000000000040000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a74 .mem_init0 = "001001000000000200000000200000000800000000000000000000000000000020020040000081000800000000100000000000000000800000000000000000000000000000000000002000181000800000000100000000000000000800000000000000000000000000000080000003000000800800000000100000000800000000800000000000000000000000000000080000000000100800400000000100000001000000000800000000000000000000000000000000000000000000800400000000000080001000000000800000000000000000000000006000000000000044C0040040000000000000000300000000080000000000000000000000000300";
// synopsys translate_on

// Location: M10K_X58_Y27_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a82 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode491w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a82 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a82 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a82 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a82 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a82 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a82 .mem_init3 = "00000000000000000000000000000000000000000000000000006040000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000080000080000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000200000020000000000000000000000000000000000000000000000000000000000000000000000000020000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a82 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000000000000000000000000000000000000000000000000000000000000000A0002000000003FFF8000000000000007FFF0000000000000000000000000000000000000200400000000003C00000000000000000780000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a82 .mem_init1 = "20000060000000001C000000000000000003800008000000000000000000000000000004000200000200000000060000081C0000000000C00000800000000000000000000000000000A80000029C0000000003800000013C00000000700000080000000000000000000000000000006000001807C01000000000000010380000000000000080000000000000000000000000005001800000000B80000180000000010060000000000000080000000000000000000000380010000200000000470001E0000000001002220E00000000008000000000000000000000007FC3000000000000010D87E0000000000100060003000000000800000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a82 .mem_init0 = "00000400000000000000000000040000000010030000020000000080000000000000000000000000600000080000000000000040000000010000000010000000080000000000000000000000000000000000000000020000040000000010000000010000000080000000000000000000000000000000000000000000040042000000010000000008000000080000000000000000000000000000000020000060000040040000000010000000008000000040000000000000000000000000000000020000410000040040000000010000000004400000040000000000000000000000000000000000001804000040040000000008000000002000000040000000";
// synopsys translate_on

// Location: M10K_X49_Y64_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a66 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode470w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a66 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a66 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a66 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a66 .mem_init3 = "20000000000020004004000000000002600000000000008000000000000000000000000044040000000000000004000000000000000100000000000008000000000000000000000000041200000000000000004000000000000000000200000000008000000000000000000000000000000000000000000000000000000000000017000000008008000000000000000000000000000000000000000000000170000000000000000000000000008000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a66 .mem_init2 = "00000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a66 .mem_init1 = "00000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000080200000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000021000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a66 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006800000000000000000000000000000000000000000000000000000000000000000000000020";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N18
cyclonev_lcell_comb \VGA|green[2]~6 (
// Equation(s):
// \VGA|green[2]~6_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a66~portadataout  & ( (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a74~portadataout  & 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a66~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a82~portadataout ) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a66~portadataout  & ( (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a74~portadataout  & !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a66~portadataout  & ( (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a82~portadataout ) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a74~portadataout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a82~portadataout ),
	.datad(gnd),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a66~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[2]~6 .extended_lut = "off";
defparam \VGA|green[2]~6 .lut_mask = 64'h03034444CFCF4444;
defparam \VGA|green[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode400w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "FC8EF70002D7BFFFFFFFFB3FD00000000000000000000000000000000000000003FFFFFFFFFFFFFFF000ABB7FFFFFFFFFDFA0000000000000000000000000000000000000000B7FFFFFFFFFFFFFF804EFFFFFFFFFFFFFFFE0000000000000000000000000000000000000005EFFFFFFFFFFFFFE002FDFFFFFFFFFFFFF3F0000000000000000000000000000000000000006FFFFFFFFFFFFFFE807DFFFFFFFFFFFFFFBF0000000000000000000000000000000000000017FFFFFFFFFFFFFFF00AFFFFFFFFFFFFFF6F60000000000000000000000000000000000000005F7FFFFFFFFFFFFF80BFEFFFFFFFFFFFFFFC000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "000F7FFFFFFFFFFFFEE80EEFFFFFFFFFFFFF73A0000000000000000000000000000000000000033FFFFFFFFFFFFFFBC077FFFFFFFFFFFFFF9A000000000000000000000000000000000000004F7BFFFFFFFFFFFFE409FF7FFFFFFFFFFFED8000000000000000000000000000000000000000BBFFFFFFFFFFFFEDE07F7FFFFFFFFFFFFDEC00000000000000000000000000000000000000ECFFFFFFFFFFFFFF7C81BFFFFFFFFFFFFFDF400000000000000000000000000000000000000D7FDFFFFFFFFFFFF7380FFBFFFFFFFFFFF9A0000000000000000000000000000000000000001CDFFFFFFFFFFFFF7E01FBFFFFFFFFFFFF64000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "0000000000000007A5FFFFFFFFFFFFFF3405FFFFFFFFFFFFFFF0000000000000000000000000000000000000007BBFFFFFFFFFFFFFFA007FFFFFFFFFFFFFD7000000000000000000000000000000000000000077EFFFFFFFFFFFF97C03FDFFFFFFFFFFFF7000000000000000000000000000000000000000056FFFFFFFFFFFFFFF801DFFFFFFFFFFFFFC000000000000000000000000000000000000000051FFCFFFFFFFFFFFDB02FFFFFFFFFFFFFDC000000000000000000000000000000000000000003A6FFFFFFFFFFFD7F01FCFFFFFFFFFF7F20000000000000000000000000000000000000000000FCFFFFFFFFFFFFF01EFFFFFFFFFFF1EC00000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "000000000000000000000000000000001FEFFFFFFFFFFFD003FFFFFFFFFFF97C00000000000000000000000000000000000000000000187FFFFFFFFFEC80FB7FFFFFFFFFFDC00000000000000000000000000000000000000000000337FFFFFFFFEF7A077FFFFFFFFFFD300000000000000000000000000000000000000000000005FFFFFFFFFF7EA03FFFFFFFFFFF78800000000000000000000000000000000000000000000005FFFFFFFFFF7C01FBFFFFFFFFFF40000000000000000000000000000000000000000000000057FFFFFFFF7FC019FFFFFFFF8FE800000000000000000000000000000000000000000000000077FFFFFFFFF600EDFFFFFFFD9B";
// synopsys translate_on

// Location: M10K_X49_Y39_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode420w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "DFFFF0000000000000000000000019FFFFEFFBFFD8000002000200000000200000007FFFBFEFFFFF000000000000000000000000FFFFF7FEFFBEC000002000200000100000000007FFDFFBFEFFFC000000000000000000000007FFF7FDFFBFE400000000020000030000000000FFDFF7FEFFFFC000000000000000000000007FFFFF7FDFFD6000000800000000000020000001FFFDFF7FFFFC000000000000000000000006FFFFBFF7FDEE000000000200000800000100001FFEFFDFF7FFE000000000000000000000003FFFBFEFFDFF7800000401800000800000000001FEFFBFF7FFFF000000000000000000000002FFFFFBFEFFE9C0000001C8A000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "0100000FFFEFFBFFFFE000000000000000000000002FFFFDFFBFFF3000008080010000000010080000FFF7FEFFFFFF000000000000000000000001FFFDFF7FFFFDC000000300058000000000000007F7FDFFFFFFF000000000000000000000000FFFFFDFFFFFBB000000300002800000001000003FFF7FFFFFFE0000000000000000000000007FFFEFFFFFFC6000000000000080000000000007FFBFFFFFFFE000000000000000000000000FFFEFFFFFFF5F400020000000000000244000007FBFFFFFFFFE0000000000000000000000007FFFFFFFFFFE4000000000000000000744000001FFFFFFFFFFE0000000000000000000000007FFFFFFFFFEBB400010";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "000000000000100000001FFFFFFFFFFC0000000000000000000000003FFFFFFFFFFEEC00008000000100000020000001FFFFFFFFFFE0000000000000000000000001FFFFFFFFFFBF200000000000200000420000003FFFFFFFFFFC0000000000000000000000001AFFFFFFFFFFFF000001000001000008C0000003FFFFFFFFFFC00000000000000000000000009DFFFFFFFFFEB80004100000000000000000003FFFFFFFFFFC00000000000000000000000006BFFFFFFFFFF700006000000080000200000001FFFFFFFFFFC000000000000000000000000199FFFFFFFFFF160001280000000011000000001FFFFFFFFFFC00000000000000000000000003BFFF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "FFFFFFDE20001000000280022000000001FFFFFFFFFF8000000000000000000000000055FFFFFFFFFF380000000000000006000000001FFFFFFFFFF00000000000000000000000001D9FFFFFFFFFFE00000180000240408000000007FFFFFFFFFF800000000000000000000000002FFFFFFFFFFC400000000000000860000000003FFFFFFFFFE0000000000000000000000000061FFFFFFFBAA000000640000000100000000003FFFFFFFFFF000000000000000000000000003BFFFFFFFCDC000000300008000000000000007FFFFFFFFFF0000000000000000000000000077FFFFFFF2E0000000104008000000000000003FFFFFFFFFE000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y37_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode383w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "80000000000000000000000000000000000000000000000001FFFFFFFFFBE00FFFFFFFFFFB9C0000000000000000000000000000000000000000000000002AFFFFFFFBFE00F9FFFFFFFFFE800000000000000000000000000000000000000000000000003DBFFFFFFFA804FFFFFFFBFDF0000000000000000000000000000000000000000000000000017FFFFFFFDFC0FFFFFFFFEF5E0000000000000000000000000000000000000000000000000006E7FFFFDFF803FFFFFFEB7F40000000000000000000000000000000000000000000000000001FDDFFFEBF407FFFFFFFFFE000000000000000000000000000000000000000000000000000013FBFFFFFF8";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "0FFFDDFFF2F1800000000000000000000000000000000000000000000000000007B77BFFF7807767CFFFB700000000000000000000000000000000000000000000000000000015ACFFAFA807B5F5BFFE6000000000000000000000000000000000000000000000000000000077F79FFC002FFFB7FB600000000000000000000000000000000000000000000000000000000157FFFD8003F9CEBD5800000000000000000000000000000000000000000000000000000000047BFFE00017FBE0E00000000000000000000000000000000000000000000000000000000000196F2000059FD840000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "000000093E00001FF0000000000000000000000000000000000000000000000000000000000000000000000002F80000000000000000000000000000000000000000000000000000000000000000000000007F0000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y43_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode410w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "0000000027FFFFFFF7C000000018020000400000000001FFFFFFFFFFC0000000000000000000000000077FFFFFFF78000000002000000000000000000FFFFFFFFFF8000000000000000000000000000BFFFFFFEE0000000003000008000000000001FFFFFFFFFF00000000000000000000000000017FFFFFFF80000000000808010000000000000FFFFFFFFFF8000000000000000000000000006FFFFFFFF80400000000200000000000000007FFFFFFFFFF000000000000000000000000000156FFFFEF00C00000000194800000000000003FFFFFFFFFE0000000000000000000000000003ABFFFF0A0300000000000000000000000000FFFFFFFFFFC000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "0000000000000000000002ABFFFFF20390000000000000000000080000FFFFFFFFFF80000000000000000000000000000D3FFFDA00138000000000000000000034000FFFFFFFFFF80000000000000000000000000001DBFFFED00FE800000000000000000053C003FFFFFFFFFF00000000000000000000000000001EFFFFB407F780000000000000000001D9003FFFFFFFFFF800000000000000000000000000018BFFF9006EBC000000000000000000F75007FFFFFFFFFC00000000000000000000000000000DFFFFE0149DE000000000000000009F66003FFFFFFFFFC000000000000000000000000000005FFFF903AE7B8000000000000000137AC403FFFF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "FFFFFC00000000000000000000000000000B7FFFC02DFD540000000000000003FCFF8017FFFFFFFF8000000000000000000000000000000FFFDC0B9DFB10000000000000019FE61C00FFFFFFFFF80000000000000000000000000000017FFD00F7FBFE000000000000002D7FF9E007FFFFFFFF00000000000000000000000000000017FAE06EBFF7FC00000000000005FEFFFB0007FFFFFFE0000000000000000000000000000001FB9A038BFFEF60000000000001DDFDFF32001FFFFFFE0000000000000000000000000000000BBA0157BFFFEB80000000000007BFFDFEC001EFFFFFE000000000000000000000000000000066E80F97FFFED800000000000F";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "CDFFFBFF00003FFFF800000000000000000000000000000007F500FFFFFFF78800000000007FFFFFF7F200023FFFC00000000000000000000000000000001EF017FFFFFFFB00008000005DFFFFFFEFC000001BF000000000000000000000000000000001B207BFFFFFEFFD800B00000C5FFFFFFFF30000041F8000000000000000000000000000000002C02BFFFFFFDDBA54E00003EDFFFFFFFFFC000001B00000000000000000000000000000000010167FFFFFEFEDBFFB80003BBFFFFFFFFAC0000000000000000000000000000000000000000101FFFFFFFFEDA572B00001FBFFFFFFFF9B1000000000000000000000000000000000000000001AFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y39_N12
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout )) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ))) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout )) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ))) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h00CC33FF47474747;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y59_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode460w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a58 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a58 .mem_init3 = "3B000000000000000000000000000000000000000000000000000000000000000000000010000300000000000000000000000000000000000000000000000000000000000000000000040000080000000000000000000000000000000000000000000000000000000000000000000200000070000000000000000000000000000000000000000000000000000000000000000000800000004000000000000000000000000000000000000000000000000000000000000000005000000008000000000000000000000000000000000000000000000000000000000000000008000000003000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a58 .mem_init2 = "000000000000000000C000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000018000000000000000000000000000000000000000000000000000000000000000000000000020000000000002000000000000000000000000000000000000000000000000002000000000080000000000006000000000000000000000000000000000000000000000000004040000000A000000000000040000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a58 .mem_init1 = "000000080400000008000000000000040000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000400000000200000000000000080000000000000000000000000000000000000000000000000400000002800000000000000080000000000000000000000000000000000000000000000000000000360000000000000000000000000000000000000000000000000000000000000000000000040C0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000040000002000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000800000000000000000021000000000000000000000000000000000000000000000080000000000000000000000000001000000000000000000000000000000000000000000000180000000000000000000000000820C00000000000000";
// synopsys translate_on

// Location: M10K_X41_Y56_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode440w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a42 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000002000000000000000800000000000000000000000000000000000000000000004020000000004000000000000000800000000000000000000000000000400000000000000006080000000008000000000000000000000000000000000000000000000000000000000500002000000000008000000000000000400000000000000000000000000000000000000000000000000000000008000000000000000400000000000000000000000000000000000000000800000600000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000001800000000000000020000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000200000000000000000000000000000000000000000000010000000000000000000000000000000000000008000000000000000000100000000000000000000000000000000000000000000800000000010000000000000000000000000000000000010000000000000000000000000000000000000010000000000000000000020000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a42 .mem_init1 = "000000000000000000000000000000000000000000000000000002200000000000000000000010000000000000000000000000000000000000040000000000049C000000000000000000000100000000000000000000000000000000000000000000000003C00400000000000000000000400000000000000000000000000000000000000000000000000080100000000000000000001000000000000000000000000000000000000001000000000000CF00000000000000000000040000000000000000000000000000000000000010000000000040000400000080000000000500000000000000000000000000000000000000020000000000402400000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a42 .mem_init0 = "00000000000000000000000000000000000000000000000000004000000003000040020000000000000000A00000000000000000000000000000000000000004000000000000000010000000000000003000000000000000000000000000000200000000000000000008A000000080000000000000000000000000000000000000000000002000000000000000000004000080000000020000000000000000000000000000000000000000000000000000000000808000040000000010000000600000000000000000000000000000000000000C0000000000400000004004000000800000080000000000000000000000000000000800001E0CB40000000800";
// synopsys translate_on

// Location: M10K_X41_Y42_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode450w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a50 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000008000000000000000000000000180000000000000000000000000000000000000000000000000000000008000000000000000082000000000000000000000000000000000000000000000000000000000000000000000000080000800000000000000000000000000000000000000000000000000104000000000000000002000100000000000000000000000000000000000000000000000000080000000000000000000000040000000000000000000000000000000000000000040000000080000000000000000000000002000000000000000000000000000000000000000000000000000800000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a50 .mem_init2 = "0012000000000000000000000000000000000000000000000000100000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000060000000480000000000000000000000000000000000000800000000080000000000000000020000000000000000000000000000000000000000000000000000000043000000000000000820000000000000000000000000000000000000000000001000000000021000000000000000020000000000000000000000000000000000000000000000000000000010000000000000000000000000000C000000000000000000000000000000000010000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a50 .mem_init1 = "0000000040000000000004000000000000000000000000000000000000000000000000000000000000082000000000008000000000000000000000000000000000000000000000420000000000000082000000000000000000000000000000000000000000000100000000000208000000002050002000000000001C000000000000000000000000000000000000000000000000000000000049820000000000008000000000000000000000000000000000000000000000000000000400001000000000000000000000000000000000000000000000002000000000000000000001000006040000000000001000000000000000000000000000000004000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a50 .mem_init0 = "000000008000000000000000000000000000800000000000000000000000000000004000000000000008000008000000000000000000000C00000000000000000000000000000000000000000000000000050000000000000000000000000000000000000000000000000000000000000000000002000000000000080000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000200000000100000000000000000000000000000000000000000000010000000000000801800C0000000010000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y48_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode430w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "0000088020000008000002002000000000000000000000000000000000080000100000000000000021000000000000000001000000000000000000000000000000005100000000000000000000000C0000000000000806FC0000000000000000000000000001001800000000000020000000010004800000000000007FC000000000000000000000000000000200000000000000000000000000C800000300002007F8000000000000000000000000000080000004000000000004000000000040000000000807FFC00000000000000000000000000000000009800000000000000000600010000000000000FFFE00000000000000000000000000000000015C";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000400000000000400400FFFC0000000000000000000000000000000029BA0000000000E600000000000000000000003FFFF000000000000000000000000000000171F9C0000000041030000300000100000060000BFFFE0000000000000000000000000000005DBEEE0000000C80050001800000900000000200FFBFF0000000000000000000000000A0000BFFEC40000000850060006000000000000000009FBFFF80000000000000000000000031904EFFF61600000010400000F802000000000001280FDFFFFC0000000000000000000000035FBFFF7DFE4800000004000010000000010000000801F7FDFFC0000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "01EFDFFFB7F79000000000000540001000000000000802FFDFFFE0000000000000000000000019FFFDEFBBF5000000200000200000000002000000013FEFFFFE00000000000000000000000277FFF7BEFFB00000004000000000040000800000000FFBFEFFF800000000000000000000000DEFF0FDFFBDA0000000000000000020000000000003F7FEFFFF000000000000000000000001EFFF777FDD1E000000000000000002000000000000BDFF7FFFF800000000000000000000000FBAFFBFF7DDE000001000000000000000020000001EFFDFF7FF800000000000000000000000FFFFBFEFFDBE000000000003000000000040000008FFBFF7FFFC00000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "000000000000000BFFFFFBFEFFE000001000002000000000080000007FEFFBFFFFC000000000000000000000007FFFFDFFBFFF8000000000020000008000840000DFF7FEFFFFFC000000000000000000000003FFFDFF7FFEF8000002000000000004001020000FF7FDFFFBFFF000000000000000000000005FFFFFDFFEFF8000000000000000002000020001FFFF7FFBFFFE000000000000000000000001FFFFEFFF7FF0000008000000000006800000001FFFBFFDFFFFE000000000000000000000001FFFEFFFDFF7A000008000010000000753020003FFBFFF7FDFFF000000000000000000000000BFFFFFBFF7FD000009000000000000088000001FFFFEFF";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N0
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a50~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) # ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a42~portadataout ))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a58~portadataout ))) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a50~portadataout  & ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a42~portadataout )))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a58~portadataout  & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a50~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a42~portadataout  & \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0])))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0])) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a58~portadataout ))) ) ) ) # ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a50~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  & ( (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a42~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a58~portadataout )))) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a58~portadataout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a42~portadataout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a50~portadataout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N6
cyclonev_lcell_comb \VGA|green[2]~7 (
// Equation(s):
// \VGA|green[2]~7_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [3] & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0_combout  & ( (\VGA|green[2]~6_combout  & 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [3] & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0_combout  & ( 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [3] & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0_combout  & ( (\VGA|green[2]~6_combout  & !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a 
// [3] & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0_combout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ) ) ) )

	.dataa(!\VGA|green[2]~6_combout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [3]),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[2]~7 .extended_lut = "off";
defparam \VGA|green[2]~7 .lut_mask = 64'h0C0C44443F3F4444;
defparam \VGA|green[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y45_N15
cyclonev_lcell_comb \VGA|green[2]~8 (
// Equation(s):
// \VGA|green[2]~8_combout  = ( \VGA|green[2]~7_combout  & ( \VGA|always0~5_combout  ) ) # ( !\VGA|green[2]~7_combout  & ( \VGA|always0~5_combout  ) ) # ( \VGA|green[2]~7_combout  & ( !\VGA|always0~5_combout  ) ) # ( !\VGA|green[2]~7_combout  & ( 
// !\VGA|always0~5_combout  & ( ((!\VGA|red[3]~1_combout ) # ((!\VGA|always0~4_combout ) # (\VGA|always0~0_combout ))) # (\VGA|LessThan4~1_combout ) ) ) )

	.dataa(!\VGA|LessThan4~1_combout ),
	.datab(!\VGA|red[3]~1_combout ),
	.datac(!\VGA|always0~0_combout ),
	.datad(!\VGA|always0~4_combout ),
	.datae(!\VGA|green[2]~7_combout ),
	.dataf(!\VGA|always0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[2]~8 .extended_lut = "off";
defparam \VGA|green[2]~8 .lut_mask = 64'hFFDFFFFFFFFFFFFF;
defparam \VGA|green[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode430w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000008000000000000000000000000000000080000200002000000100800000020000000040000000028000000000000000000000000000000008000000000000400000000400000000000000040000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000100400000000000000000000002800040000000000001004000000000000000000000000000010000010000000000000000000000200000010001000002000000000000000000000000000000000142000000008004000000000000000008000000000000000000000000000000000000000000400";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "00000000800000000000002000000000000000000000000000000000000000000000000000000000000000000000400000000000000004000000000000000000000000000000000000800000000008001000000000000000000000004000100000000000000000000000018000000000100000000600000000000004000000000010000080000000000000000000000000000200000100000000800080000000000000000108020000000000000000000000000000000242000000000000000000200000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000002000000000000000000000000040000000000000000000000000000000000000000000000000400000000008000000000000080000000000000000000000000000000000000000000000000000002000000000000000000100000000000000000000000000000000000000000000000002400000000000000000000000000000000000000000000000000000000000000000000000000400000000000000010000000400000000000000000000000000000001000000000000000000000000000000000080000000000000000400000000000000000000000000000000000000000600000000000000080000002000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "000000000000000000000000000000000400000000000000020000010000000000200000000000000000000000000000000000000000000000000000000010000000000000000200000000000000000000000000000000000000000000000000000000090000100000000000000000000000000000000000000000000000000000A8000000000000000000020000000000010000000000000000000000000000000000020000010000200000000010200020000000000010000000000000000000000000000000000010000010000000000000000000000000000000000000000000000000000000020000000000000000000000000000001050100000000000";
// synopsys translate_on

// Location: M10K_X41_Y57_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode460w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a59 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a59 .mem_init3 = "0440000000000000000000000000000000000000000000000000000000000000000000000082000000000000000000000000000000000000000000000000000000000000000000000008410000000000000000000000000000000000000000000000000000000000000000000000015021810000000000000000000000000000000000000000000000000000000000000000000044C020080000000000000000000000000000000000000000000000000000000000000000002800006014000000000000000000000000000000000000000000000000000000000000000004000000404000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a59 .mem_init2 = "000000020A0000000000000000000000000000000000000000000000000000000000000000000000003400000000520000000000000000000000000000000000000000000000000000000000000020800000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000020000000000100000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a59 .mem_init1 = "00000000000000004080000000000010000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000100300000000000200000000000000000000000000000000000000000000000000000000005440C00000000001480000000000000000000000000000000000000000000000000000000008600D20000000000408000000000000000000000000000000000000000000000000000000010C21000000000000300000000000000000000000000000000000000000000000000000000080008000000000000110000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a59 .mem_init0 = "000000000000000000100000010080100000000000188000000000000000000000000000000000000000000000000000000821800000000000000700000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000008000000000000000008080000000000000000000000000000000000000000000000000000000C0000000000000003800000000000000000000000000000000000000000000000000000010400000000000000008000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y38_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode450w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a51 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000010000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000002000000000000000200000400000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000400000000000000000000020000000000000000000000000000000000000000000000000000000000000000000500000008000000000000000000000000000000000000000000000000020000000000000000100000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a51 .mem_init2 = "00080000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000020000000000000008000000000000000000000000000000000000000000000000000000000000000000000000008000000000100000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000002800000000200008000000000000000000000000000000000000000000000000000000000000000000012408180200000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a51 .mem_init1 = "00D80000000000000000080000000000000000000000000000000000000000000000140000002208C00000000000000000000000000000000000000000000000000000000000000000000001800CC0000000000000010000000000000000000000000000000000000000000000000000062000A1400000000000000000000000000000000000000000000000000000000000002000000034000000000000000000400000000000000000000000000000000000000000000000104000800000400000000000000000000000000000000000000000000000000000000000001860000C000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a51 .mem_init0 = "00000000408016200000000000000000000100000000000000000000000000000000000000000000020040004000000000000000000000000000000000000000000000000000000000000000000000444000000000000000000000000000000000000000000000000000000000000000000000000070028000000000000000000000020000000000000000000000000000000000000000000000302010000000000000000000000010000000000000000000000000000000000000000000010180440000000000000000000000000000000000000000000000000000000000000000000000000400000000020000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y48_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode440w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a43 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a43 .mem_init3 = "000000000000000000100040300000000000000000000000000000000000000000000000000000000000000000000000014C0000000000000000000000000000000000000000000000000000000000000000000000001200000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000400000000000800001400000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000040000000000000000000000000000200000000002000000000000000000200000000000000020000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000040000000000000010000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000002000000100000000000008000000000000000000000000000000000000000000000000002000000000000000000000100000000000000000000000000000000000000000000000000000800800000000000000000000000000000000000000000000000000000000040000000000000800000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000006000000000000000000000000000000000000000000000000000000000000000000000000001000000008000000000000000000000000000000000000000000000000100000000000000000800000000000000000000000000000000000000000000000000000000200000000000000001000000000000000000000000000000000000000000000000010000001004";
// synopsys translate_on

// Location: LABCELL_X37_Y41_N18
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a51~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a43~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a59~portadataout )))) ) ) ) # ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a51~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a43~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  & ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a59~portadataout )))) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a51~portadataout  & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a43~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a59~portadataout  & 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a51~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a43~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  & ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a59~portadataout  & \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])))) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a59~portadataout ),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a51~portadataout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a43~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0 .lut_mask = 64'h500350F35F035FF3;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y55_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode383w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "20000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000004080000000000800000000000000000000000000000000000000000000000000000000000000000000000000C00000000000000000000000000000000000000000000000000000000000004";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000408000000000C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000000090000000000000000000000000000000000000000000000000000000000000004000000000800000000000000000000000000000000000000000000000000000000003000008004000180800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "00000080C00000000600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y53_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode420w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000800000000000000000000002000000000000000004000000000000010000000800000000000000000000000000000000002000000000000000004000000000000006000000800000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000010300000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000010000000000000000000000000000000000000000000000006000000440000000000000000000000000000000000000000000000000000000000000000002000000080000060000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000010000000000000000000000000000000000000800020000000400000000000000000000000000000000000000000000000000000000000000000000000000100000080000000000000000000000000000000000000000000000000000000000008000000000000080000000000000000000000000000000000000000000000000000040000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000800000200000000002000000000000000000000000400000000000020000000000000000020000000000000000000000000000000000000000000400000000000010000810000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000002000000000000000000000000200000000000000000000000000000110000000000000000000000000000000000000000000000000000000004000000000000000000000000200000000000000000000000000000000000000000000000000000040000020000800000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000001000003000000004010000000000000000000400000000000000000000000010000000000000000002000000811000000000020000000000000000000000000000000000000000000000000000000000000008300000000000000000000000000000000000000000000000000000000010000004000008000000000000000000000001000000000000000000000000000000000000000000000200000000000000000040000000000000000000000000000000000004000000000000000000300000004000000000000000000000000000000000000000000000000000000000000000000800100000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y53_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode400w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "00000800000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001A00000000000000041000000000000000002000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "00100000000000000004000000000000000000400000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000010000000000000002020000000000000000800000000000000000000000000000000000000000000000000000004000000000000000000C00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000010800000000000000800400000000000000000000000000000000000000000000000000000008800000000000000020000000000000000300000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000400000000000000000000000000000000000000000000000000000000000000800000000000004000000000000000000000000000000000000000000000000000000000000200000000000100000000000000200000000000000000000000000000000000000000000000088000000000001000000000000";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode410w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000020000000000180000000000000000000000000000000000000000000000000000000000000000000000003100000000000000000000000000000000000000000000000000000200000000000000000000140000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000400000000000000C00000000000000000000000000000000000000000000000000000000000002000000000600000000000000000000000000000000000000000000000000000000000000000800000000000000000004000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000004000000000000000000000100010000000000400000000000000000000000000000000000008000000000000000000000080000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000080000000000000000000000020080000000002000000000000000000000000000000000000002018000000000000000000000040000000002000000000000000000000000000000000020040000000000000000000040008000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000040000400000000000000000000000000000000000000000000000100000000000000000000020000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000100004000000000000000003000000020000000000000000000000000000000000000000000001000000004000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "0000000000014000000000000000000000000000000000000000000000000010000000000100000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000080000000000000000000000000000000200000000000002000000001000000000000000000000000000000000000000000000000000080080000000000402000000000000000000000000000000000000000000000000000000000004000000000000000000004000000000000000000000000000000000000000000000000000000000000000000008080018000000000000A000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y41_N12
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout )))) ) ) ) # ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout  & \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & 
// ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout )))) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout  & \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])))) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h2205770522AF77AF;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y64_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a67 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode470w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a67 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a67 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a67 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a67 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a67 .mem_init3 = "0000000000000000001000008000000000004000000000000000000000000000000001000008000000000000000000000008000000000014000000000000000000000000000000000140200000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000007FF00000008000000007FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000408000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a67 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a67 .mem_init1 = "00000000000000000000000000000000000000000000500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a67 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A";
// synopsys translate_on

// Location: M10K_X49_Y58_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a83 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode491w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a83 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a83 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a83 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a83 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a83 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a83 .mem_init3 = "00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a83 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100001000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a83 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000002000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000020000020000000000000000000000000000000000000000000000000000000000000000000000000020000000008000400000000000004800004000000000000000000000000000000000400000020000002000000400000000000000010000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a83 .mem_init0 = "00000100000102000000000000000000000000000000080400000000000000000000000000000000000000000000000040040000000000000000000020000100000000000000000000000000000000000002000000000000000000800000000000000000000000000000000000000000000000000000041000000000000000000400000000000000000000000000000000000000000000000000000001000680000000000000400000000000000000000000000000000000000000000000000000001000A0000800000080040000000000000000000000000000000000000000000000000000000080000200C000000000200000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y48_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a75 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a75 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a75 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a75 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a75 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a75 .mem_init3 = "00000000000000000000240000080000000000000000020000000000000000000000000000000000000000000000003004000000000000000000000020000000200000000000000000000000000000000000000000002000040000000000000000010000000001000080000000000000000000000000000000008000800040080000100000000010000000400000040000000000000000000000000000000000000000040080000000000000010000000000000040000000000000000000000000000000000000000020000010040000000008000000000000000000000000000000000000000000000000000400400000000000000000008000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a75 .mem_init2 = "00000000000000000000000000000000000000002000000100000000000800000000000000000000000000000000000000000000000000000000002000000000000000800000040000000000000000000000000000000000000000000000041000000000000000000400000000000000000000000000000000000000000000001000040001000000008000000000400000000001000000000000000000000000000000000000000000040000C00400000000000400000000000000000000000000000000000000000000000000000000800000000000000000200000000000000000000000000000000000000000000000400000040800100000000000000200";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a75 .mem_init1 = "00001000000000000000000000000000000000000000000000004080000000000000000020000000000100000000000000000000000000000000000040000000000000000000000000010000000000000400000000000000000000000000000000010020000040000000080000000010000000400200200000000000000000000000000000000000000000040000000000000000010000000000200000000000000000000000000000000000002000000000000000000000000008000000000000000000000000000000000000000000000000000000020000000000000000008000000080000000000000000000000000000000000000000000020000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a75 .mem_init0 = "00000000000800000000000000000000000000000000000000000000000000000000000000000000000000800000000000020000000000000000000000000000000000000004000000000000000000000800000000000000000000000000000000000000000000000000000000000000008000000000800000000000000000000000000000000000000000000000000020000000080000000000000800008000000000000000000000000000000000000000000000040000000000080000000000800000000000000000000000000000000000000000000000000000000000000A00000000000800000108000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y41_N24
cyclonev_lcell_comb \VGA|green[3]~9 (
// Equation(s):
// \VGA|green[3]~9_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a83~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a75~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a67~portadataout ))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]))))) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a83~portadataout  & ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a75~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a67~portadataout )))) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a83~portadataout  & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a75~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a67~portadataout )))) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a83~portadataout  & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a75~portadataout  & ( (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a67~portadataout  & (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]))) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a67~portadataout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a83~portadataout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a75~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[3]~9 .extended_lut = "off";
defparam \VGA|green[3]~9 .lut_mask = 64'h400070004C007C00;
defparam \VGA|green[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y41_N30
cyclonev_lcell_comb \VGA|green[3]~10 (
// Equation(s):
// \VGA|green[3]~10_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [3] & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( (\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0_combout  & 
// \VGA|green[3]~9_combout ) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [3] & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0_combout  
// ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [3] & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( \VGA|green[3]~9_combout  ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [3] & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0_combout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.datac(!\VGA|green[3]~9_combout ),
	.datad(gnd),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [3]),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[3]~10 .extended_lut = "off";
defparam \VGA|green[3]~10 .lut_mask = 64'h33330F0F55550505;
defparam \VGA|green[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y45_N27
cyclonev_lcell_comb \VGA|green[3]~11 (
// Equation(s):
// \VGA|green[3]~11_combout  = ( \VGA|green[3]~10_combout  & ( \VGA|always0~4_combout  & ( (\VGA|red[3]~1_combout  & (!\VGA|LessThan4~1_combout  & ((\VGA|always0~0_combout ) # (\VGA|always0~5_combout )))) ) ) ) # ( !\VGA|green[3]~10_combout  & ( 
// \VGA|always0~4_combout  & ( (\VGA|red[3]~1_combout  & !\VGA|LessThan4~1_combout ) ) ) ) # ( \VGA|green[3]~10_combout  & ( !\VGA|always0~4_combout  & ( (\VGA|red[3]~1_combout  & !\VGA|LessThan4~1_combout ) ) ) ) # ( !\VGA|green[3]~10_combout  & ( 
// !\VGA|always0~4_combout  & ( (\VGA|red[3]~1_combout  & !\VGA|LessThan4~1_combout ) ) ) )

	.dataa(!\VGA|always0~5_combout ),
	.datab(!\VGA|always0~0_combout ),
	.datac(!\VGA|red[3]~1_combout ),
	.datad(!\VGA|LessThan4~1_combout ),
	.datae(!\VGA|green[3]~10_combout ),
	.dataf(!\VGA|always0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[3]~11 .extended_lut = "off";
defparam \VGA|green[3]~11 .lut_mask = 64'h0F000F000F000700;
defparam \VGA|green[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y26_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a68 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode470w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a68 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a68 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a68 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a68 .mem_init3 = "000000000000200040180000800800042000000000000080000000000000000000000380448600000000000000041E0000080080000000000000000008000000000000000000000007FC3700000000000000007E00000080080000140900000000008000000000000000000000000000000000000000000000000000000000000016000000008008000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a68 .mem_init2 = "00000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000C00200000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a68 .mem_init1 = "00000000000000000000000000000000000000000080100000000000000000000000000000000000000000000000000000000000000000000000080200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060800000000000000000000000000000000000000000000000000000000000000000000000028000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a68 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000020";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a84 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode491w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a84 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a84 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a84 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a84 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a84 .mem_init3 = "00000000000000000000000000000000000000000000000000006030000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000040000080000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a84 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000040000000800000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000170000000000000000000000000000000000000000000000000000000000000000000000100104000000000000000080000000000000000000000000000000000000000000000000000000001400000000000000080000000000000000008000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a84 .mem_init1 = "2000002000000000000000800000000000000000080000000000000000000000000000000002000000001000000000000000000000000000000080000000000000000000000000000092000002B41000000002000000800000000000000000080000000000000000000000000000C0000200301E00100000200000080000000000040000008000000000000000000000000000D00180200200180080004200000080002000000040000008000000000000000000000000000000020200000040000000200000080000056A000400000080000000000000000000000000050000202000000200840042000000800023000B004000000800000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a84 .mem_init0 = "0000010000000200000008004000200000080003000000040000008000000000000000000000000000000008000000000000000200000080000000004040000008000000000000000000000000000000008200000002004000200080080000000001040000008000000000000000000000000000000004100000000004000000040000000000000C40000008000000000000000000000000000000002100020000004000200040040000000000440000004000000000000000000000000000000002100001000804000200040040000000000200000004000000000000000000000000000080002080180C004040000000200000000000002000000040000000";
// synopsys translate_on

// Location: M10K_X38_Y36_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a76 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a76 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a76 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a76 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a76 .mem_init3 = "0000000000000000000061000108008000060400000002002000000000000000000200000000000000000000000000000400000010000000400000002002000006C0001000000020000000000000000000000000060060000400000C0104000000010000000403800080000002000000000000000000000000000000000040080000104000000010010000800400040000001000000000000000000000000008000000840080000002000000010010000800200040000001000000000000000000000000010000000020000010002000000008000000800000040000001000000000000000000000000000000400020000010002000000008008000800100000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a76 .mem_init2 = "000000800000000000000000000000000000400420020000001000000008008000000000020000000800000000000000000000000000000400420020008001000000008008000400000020000000800000000000000000000000000000000010000008021000000004000000400000000000000800000000000000000000000000000000410000000000800000004004000000000010000000400000000000000000000000010000000400004004000800000004004000000000010000000400000000000000000000000000000000C0800000000080000000200000010002000000000040000000000000000000000000400000040800200000840000000200";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a76 .mem_init1 = "2000000010000000000200000000000000000000000000000000408000004000400000002002000000010010000000200000000000000000000000002000000004000018008400000001000000080020000000000200000000000000000000000001003000804000000008400000001001000000040020000000100000000000000000000000000C000008040080000042000000010010000000000100000001000000000000000000000000000480000020040000002000000008000000001400200000001000000000000000000000000001000010020060000002000000008008000020000200000000800000000000000000000000000000020020040000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a76 .mem_init0 = "00100000000800800000000000000000080000000000000000000000000000002001FF800000010000000080080000000002000000008000000000000000000000000000000000000000001010000000080080000000000000000008000000000000000000000000000000000000000000808000000080080000000008000000008000000000000000000000000000000800000000001008000000080080C000000100000000080000000000000000000000000000040000000000030080000000800803C0800008000000008000000000000000000000000060008000000000A5A0040000000800800384000200000000080000000000000000000000000500";
// synopsys translate_on

// Location: LABCELL_X37_Y38_N54
cyclonev_lcell_comb \VGA|green[4]~12 (
// Equation(s):
// \VGA|green[4]~12_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a84~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a76~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a68~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]))) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a84~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a76~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a68~portadataout ))) ) ) ) # ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a84~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a76~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a68~portadataout ) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]))) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a84~portadataout  & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a76~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a68~portadataout  & 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0])) ) ) )

	.dataa(gnd),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a68~portadataout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a84~portadataout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a76~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[4]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[4]~12 .extended_lut = "off";
defparam \VGA|green[4]~12 .lut_mask = 64'h0C003F000CCC3FCC;
defparam \VGA|green[4]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y50_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode420w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "000000000000000000000000000039FFFFEFFBFFD800004200000000010000020000000000000000800000000000000000000002FFFFF7FEFFBE8000041000000000300000000008000000000004000000000000000000000007FFF7FDFFBFE4000040000000000100000100008000000000000000000000000000000000007FFFFF7FDFFD6000000000200000000020100000000000000000000000000000000000000006FFFFBFF7FDEE800000400000000000010100002000000000000000000000000000000000003FFFBFEFFDFF7800000402040001000010000000000000000000000000000000000000000006FFFFFBFEFFED80000001408000000001";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "0100000000000000000000000000000000000000006FFFFDFFBFFF360000008601A000000010000000000000000001000000000000000000000001FFFDFF7FFFFDC00000000005400000000000000000000000000000000000000000000000001FFFFFDFFFFFBB000040000008040000101000000000000000010000000000000000000000007FFFEFFFFFFC600002040000060000000000000000000000000000000000000000000000000FFFEFFFFFFF5F000010000000000000284000005000000000000000000000000000000000007FFFFFFFFFFE4C00000000000100000040000000000000000020000000000000000000000003FFFFFFFFFEFB400000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "200000100000018000002000000000020000000000000000000000007FFFFFFFFFFEEE00000100000000000210000000000000000000000000000000000000000001FFFFFFFFFFBF300008100000100000400000002800000000020000000000000000000000001AFFFFFFFFFFFF800000000002000008800000000000000000200000000000000000000000009DFFFFFFFFFEB800041000002000020800000000000000000000000000000000000000000006BFFFFFFFFFF740002480000000006000000003000000000020000000000000000000000001D9FFFFFFFFFF1600022000002800108000000020000000000400000000000000000000000003BFFF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "FFFFFFDF40000300000200280000000002000000000000000000000000000000000001D5FFFFFFFFFF00000010000009698400000000000000000008000000000000000000000000159FFFFFFFFFF4000001000000482080000000000000000000800000000000000000000000002FFFFFFFFFFF4000000800000018A0000000000000000000100000000000000000000000000E1FFFFFFFBAC0000002400000003000000000040000000000000000000000000000000000003FFFFFFFFEDC000000310008000C0000000000400000000010000000000000000000000000077FFFFFFF2E00000000000000010000000000040000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode400w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "FFFFF78006D7BFFFFFFFFB3F100000000000000000000000000000000000000005FFFFFFFFFFFFFFF0002BB7FFFFFFFFFDFAD000000000000000000000000000000000000000FFFFFFFFFFFFFFFF000EFFFFFFFFFFFFFFFE000000000000000000000000000000000000000FEFFFFFFFFFFFFFF006FDFFFFFFFFFFFFF3F000000000000000000000000000000000000000EFFFFFFFFFFFFFFF807DFFFFFFFFFFFFFFBE0000000000000000000000000000000000000007FFFFFFFFFFFFFFF81AFFFFFFFFFFFFFF6F40000000000000000000000000000000000000005F7FFFFFFFFFFFFFC1BFEFFFFFFFFFFFFFFC000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "000F7FFFFFFFFFFFFFFC0EEFFFFFFFFFFFFF73A000000000000000000000000000000000000003BFFFFFFFFFFFFFFF8077FFFFFFFFFFFFFF9A000000000000000000000000000000000000004FFBFFFFFFFFFFFFEE09FF7FFFFFFFFFFFED8000000000000000000000000000000000000005FBFFFFFFFFFFFFEFC03F7FFFFFFFFFFFFDE8000000000000000000000000000000000000003CFFFFFFFFFFFFFFFC01BFFFFFFFFFFFFFDF000000000000000000000000000000000000000F7FDFFFFFFFFFFFFF382FFBFFFFFFFFFFF9A000000000000000000000000000000000000000FFDFFFFFFFFFFFFF7E80FBFFFFFFFFFFFF64000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "000000000000000FEFFFFFFFFFFFFFFFF415FFFFFFFFFFFFFFF000000000000000000000000000000000000000FBFFFFFFFFFFFFFFFBC13FFFFFFFFFFFFFD60000000000000000000000000000000000000000F7EFFFFFFFFFFFFB780BFDFFFFFFFFFFFF7000000000000000000000000000000000000000056FFFFFFFFFFFFFFF805DFFFFFFFFFFFFFD000000000000000000000000000000000000000001FFFFFFFFFFFFFFDE02FFFFFFFFFFFFFDE000000000000000000000000000000000000000000B7FFFFFFFFFFFDFE01FCFFFFFFFFFF7F00000000000000000000000000000000000000000000FEFFFFFFFFFFFFF03EFFFFFFFFFFF1EC00000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000BFFFFFFFFFFFFFD003FFFFFFFFFFF97C00000000000000000000000000000000000000000000FFFFFFFFFFFFEF80FB7FFFFFFFFFFD0000000000000000000000000000000000000000000000F7FFFFFFFFEFFA077FFFFFFFFFFD280000000000000000000000000000000000000000000001FFFFFFFFFFFEA0BFFFFFFFFFFF78000000000000000000000000000000000000000000000017FFFFFFFFFF7E01FBFFFFFFFFFF40000000000000000000000000000000000000000000000037FFFFFFFF7FC019FFFFFFFF8FEA000000000000000000000000000000000000000000000000F7FFFFFFFFF601EDFFFFFFFD9B";
// synopsys translate_on

// Location: M10K_X58_Y36_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode410w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "0000000027FFFFFFF7C000000008824000C00000000000000000000040000000000000000000000000077FFFFFFF7800000000210000200000000000000000000008000000000000000000000000002BFFFFFFEF0000000003090000000000000001000000000080000000000000000000000000037FFFFFFF8000000000080003000000000000300000000000000000000000000000000000001FFFFFFFFC0000000000C006000000000000040000000001000000000000000000000000000356FFFFEF8060000000030400000000000000040000000010000000000000000000000000000ABFFFF0B03A800000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "0000000000000000000002ABFFFFF207F0000000000000000000090001000000000000000000000000000000000000000D3FFFDA00770000000000000000000034001000000000080000000000000000000000000001DBFFFEC03FEC00000000000000000033C005000000000080000000000000000000000000001EFFFFB601FFC0000000000000000009DB00C0000000003800000000000000000000000000000BFFFD01FEFF000000000000000000F740080000000002000000000000000000000000000005FFFFF03FDDF80000000000000000BF66800000000000200000000000000000000000000000DFFFFA01BFFB8000000000000000137AC4010000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "0000040000000000000000000000000000077FFF807FFFF20000000000000000FCFF8028040000000000000000000000000000000000000FFFD81FFDFF30000000000000011FE61C00C0000000000000000000000000000000000000057FFD03FFFBFF000000000000002D7FF9E0060000000100000000000000000000000000000077FAC07FFFF7F400000000000005FEFFFB800000000010000000000000000000000000000003FBBE0BFFFFEFE00000000000005DFDFF3000000000000000000000000000000000000000001BFBC07FBFFFEE80000000000027BFFDFEA003D000002000000000000000000000000000000026E01FFFFFFFD800000000000B";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "CDFFFBFE80000000040000000000000000000000000000000BF501FFFFFFFF800000000001FFFFFFF7F400028040400000000000000000000000000000007EF03FFFFFFFFE00000000007DFFFFFFEFC80002540000000000000000000000000000000002B007FFFFFFFFFF001F0000045FFFFFFFF3000011600000000000000000000000000000000002C07FFFFFFFFFF957E00003EDFFFFFFFFFE0000008000000000000000000000000000000000101FFFFFFFFFFFFFFF80003BBFFFFFFFFAD0000000000000000000000000000000000000000181FFFFFFFFFFFFF7F80011FBFFFFFFFF9B3000000000000000000000000000000000000000001FFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y38_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode383w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "A0000000000000000000000000000000000000000000000001FFFFFFFFFBE01FFFFFFFFFFB9C00000000000000000000000000000000000000000000000037FFFFFFFBFE01F9FFFFFFFFFF000000000000000000000000000000000000000000000000007FFFFFFFFFBC14FFFFFFFBFDE8000000000000000000000000000000000000000000000000067FFFFFFFDFC07FFFFFFFEF5D0000000000000000000000000000000000000000000000000007FFFFFFDFFC0BFFFFFFEB7F40000000000000000000000000000000000000000000000000001FFFFFFFFF80FFFFFFFFFFE000000000000000000000000000000000000000000000000000007FFFFFFFFC";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "07FFDDFFF2F300000000000000000000000000000000000000000000000000000FFFFFFFFFC0F767CFFFB61000000000000000000000000000000000000000000000000000001FFFFFFFF003B5F5BFFE680000000000000000000000000000000000000000000000000000003FFFFFFC006FFFB7FB0400000000000000000000000000000000000000000000000000000002FFFFFF8003F9CEBD000000000000000000000000000000000000000000000000000000000000FFFFF40057FBE7E800000000000000000000000000000000000000000000000000000000000FFFFE00079FC000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "00000085FE00001FF6000000000000000000000000000000000000000000000000000000000000000000000002FF000000000000000000000000000000000000000000000000000000000000000000000000780000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y38_N18
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h00FF33330F0F5555;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode430w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000120100000040000038010000000000000000000000000000080000600002000000200400000238900000000000000180000000000000000000000000000080059000000000000C0000000000C000000000000000204000000000000000000000000000000080000000000000000000000C02400000000000000004000000000000000000000000000000400000000000006002000002801EC000000000040000400000000000000000000000000003200001C000000000000000001000440000000000806000000000000000000000000000000000000198000000018004000006000120000008001008008000000000000000000000000000000000D5E";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000001000000000000010000000C0060100028000000000000000000000000000000429B800000002002000000C000080000004000000000000000000000000000000000000000069F9E00000008031A0000080000100000060280800010000000000000000000000001800001DBEEF00000008C804000008000010000002000000000000000000000000000000000290003BFFEC500000010900180000400005000000204000800000000000000000000000000031E33EFFF61700000001000300000000000000000138001000000000000000000000000000015FBFFF7DFE480000010000080000000002000000000400000020000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "01EFDFFFB7F7980000000000040000080001000000000000000020000000000000000000000019FFFDEFBBF5800000200000200000800000000000008000000000000000000000000000000277FFF7BEFFB0000002000002000000000080000000000000000800000000000000000000000DEFF0FDFFBD8000002200001000004000000000000000000000000000000000000000000001EFFF777FDD1C000000400002000002000000000001000000000800000000000000000000001FBAFFBFF7DDF000000000000000000000080000001000000000000000000000000000000000FFFFBFEFFDBE000002200002000000800060000004000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "0000000000000003FFFFFBFEFFE0000010000020000000000000000200000000000000000000000000000000007FFFFDFFBFFF8000002000000000000000340000600000000004000000000000000000000007FFFDFF7FFEFC000002000030000000000100004000000000001000000000000000000000005FFFFFDFFEFF800000B800020000000000020000000000000001000000000000000000000005FFFFEFFF7FF0000001000020000002C01020000000000000011000000000000000000000003FFFEFFFDFF7B0000000000000000027D1020000000000000000800000000000000000000002BFFFFFBFF7FC0000002000000000001400100000000000";
// synopsys translate_on

// Location: M10K_X14_Y36_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode440w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a44 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000008008000000000000000000000000000000000000000000000000000000200000000000060004000000000004000000000000000C000000000000000000000000000004000000000000800000C0000000008000000000000000400000000000000000000000000000000000000000400000080000000008000000000000000800000000000000000000000000000400000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000A00000000020000000000000000200000000000000000000000000000000000000001000000000000000020000000000000000400000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000400000000000000001800000000000000000000000000000000000000000000000000000000800000000000000000000000000000000060000000000000000000000000000200000000000000000000000000000E00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000010000000000000000000000000000000000000008000000000000000000080000000000000010000000000000000000000000000000000000018000000000000000000040000000000000010000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a44 .mem_init1 = "000000000000000000000000000001000000000000000000000002200000008000000000000010000000000000000000000000000000000000040000000000000B000000000000000000000000000000000000000000000000040000000000400000000002000400000040000000000000200000000000000000000000000000000000000000000000000000200000020000000000001800000000000000000000000000000000000001000000000000A603000000100000000000000000000000000000000000000000000000000000000000001800000C00000080000000000400000000000000000000000000000000000000060000000000000400200000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a44 .mem_init0 = "00000000000100000000000000000000000000000000000000004000000000CC0000000000004000000000C00000000000000000000000000000000000000000000000000300010010000002000000002000000000000000000000000000000200000000008000000008C000000080000040000000000000000000000000000000000000002000000000000000000614000080000000020000000000000000000000000000000000000000000000000000000001800000040040000000000000200000000000000000000000000000008000001C0000000000C0100000400200000100000008000000000000000000000000000000000000060A180000001000";
// synopsys translate_on

// Location: M10K_X49_Y36_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode450w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a52 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000008000000410000000000000000100014000000000000000000000000000000000000000000000000000018000000000000000082007000000000000000000000000000000000000000000000000000000000000000000000082000C0000000000000000000000000000000000000000002000000000400000000000000008000010000000000000000000000000000000000000000000000000000200000000000000000200004000000000000000000000000000000000000000000000000008200000000000000008400000A000000000000000000000000000000000000000000000000020800000000000000080000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a52 .mem_init2 = "00480000000000000000000000000000000000000000000000000080000000000000000200000070000000000000000000000000000000000000008000000000000000000000000000600000003400000000000000000000000000000000000008000000000020000000000000008000000000200000000000000000000000000000000000008000000000010000000000000008200000000000000000000000000000000000000000000000000000000010000000000000008000000000000000000000000000000000000000000000000000000000000000000000000008000000000008000000000000000000000000000000000010000000000004000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a52 .mem_init1 = "0000000000000000000018000000000000000000000000000000000100000000000020000000000000002000000000004000000000000000000000000000000000000000000000420000000000000002000000000003000000000000000000000000000000000100000000000000000000001EB8002000000000000C00000000000000000000000000000000000000000000004000000010007806000000000000C000000000000000000000000000000002000000000000040000000000001000000000000002000000000000000000000000000000002000000000000010000001800002000000000000001000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a52 .mem_init0 = "000000408000004000000080000000000000800000000000000000000000000000004000000000000000000008000000080000000000000800000000000000000000000000000008000000000000004000030000000080000000000000000000000000000000000000000000000000000000000006000000000000080000000000000000000000000000000000000000000000000000000000000000300000000100000000000000300000000000000000000000000000010000000000000181000000000000100000000000000180000000000000000000000000000000000000000000E0080040000000000000000000000010000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y58_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode460w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a60 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a60 .mem_init3 = "33C000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000C0000080000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000001400000004000000000000000000000000000000000000000000000000000000000000000005000000008000000000000000000000000000000000000000000000000000000000000000008000000001000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a60 .mem_init2 = "000000020000000000C000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000002000000000002000000000000000000000000000000000000000000000000000700000000000000000000000000000000000000000000000000000000000000000000000001000000000060000000000006000000000000000000000000000000000000000000000000000080000000340000000000006000000000000000000000000000000000000000000000000000000000000E000000000000040000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a60 .mem_init1 = "0000000804000000080000000000000500000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000002000026000000000000000000000000000000000000000000000000000000000000000000001000100000000000000000000000000000000000000000000000000000000000000000008000001E000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000080000000000000000010000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180000000400000000000000000820400000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y38_N0
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a60~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a44~portadataout ) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a60~portadataout  & ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a44~portadataout ) ) ) ) # ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a60~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout )) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a52~portadataout ))) ) ) ) # ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a60~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout )) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a52~portadataout ))) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a44~portadataout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a52~portadataout ),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a60~portadataout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0 .lut_mask = 64'h447744770C0C3F3F;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y38_N48
cyclonev_lcell_comb \VGA|green[4]~13 (
// Equation(s):
// \VGA|green[4]~13_combout  = ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [3] & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0_combout  ) ) ) 
// # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [3] & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( \VGA|green[4]~12_combout  ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [3] & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  ) ) )

	.dataa(!\VGA|green[4]~12_combout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [3]),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[4]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[4]~13 .extended_lut = "off";
defparam \VGA|green[4]~13 .lut_mask = 64'h333355550F0F0000;
defparam \VGA|green[4]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y45_N36
cyclonev_lcell_comb \VGA|green[4]~14 (
// Equation(s):
// \VGA|green[4]~14_combout  = ( \VGA|green[4]~13_combout  & ( \VGA|always0~5_combout  ) ) # ( !\VGA|green[4]~13_combout  & ( \VGA|always0~5_combout  ) ) # ( \VGA|green[4]~13_combout  & ( !\VGA|always0~5_combout  ) ) # ( !\VGA|green[4]~13_combout  & ( 
// !\VGA|always0~5_combout  & ( (((!\VGA|always0~4_combout ) # (!\VGA|red[3]~1_combout )) # (\VGA|always0~0_combout )) # (\VGA|LessThan4~1_combout ) ) ) )

	.dataa(!\VGA|LessThan4~1_combout ),
	.datab(!\VGA|always0~0_combout ),
	.datac(!\VGA|always0~4_combout ),
	.datad(!\VGA|red[3]~1_combout ),
	.datae(!\VGA|green[4]~13_combout ),
	.dataf(!\VGA|always0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[4]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[4]~14 .extended_lut = "off";
defparam \VGA|green[4]~14 .lut_mask = 64'hFFF7FFFFFFFFFFFF;
defparam \VGA|green[4]~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a69 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode470w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a69 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a69 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a69 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a69 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a69 .mem_init3 = "0000000000000000400C0000000000004000000000000080000000000000000000000280480000000000000000041E0000000000000000080000000008000000000000000000000006380600000000000000001E0000000000000004010000000000800000000000000000000000000000000000000000000000000008000000000E000000008008000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000408000000000000000000000000000000000000000000000000000000000000000000000003004000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a69 .mem_init2 = "00000000000000000000000000000200400000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000800200000000000000000000000000000000000000000000000000000000000000000000000800200000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a69 .mem_init1 = "00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000063000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a69 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B800000000000000000000000000000000000000000000000000000000000000000000000035";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a85 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode491w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a85 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a85 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a85 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a85 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a85 .mem_init3 = "00000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000040000080000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000010000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a85 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000004000000000000000000000000000000000000000000000000000000000000000000000A0000000000000000000000000000000000000000000000000000000000000000000000100100000200000000000000000000000000000000000000000000000000000000000000000000200800000000000000000000000000000000008000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a85 .mem_init1 = "000200000100000000000000000000000000000008000000000000000000000000000004000200200000000000000000001000000000000000008000000000000000000000000000010A002000BE0000800000000000000000000000000000080000000000000000000000000000403000000409C0100000000000000000000000000000008000000000000000000000000000800040000200038000004000000000000000000040000008000000000000000000000000000000000000000007000000000000000000028200000000008000000000000000000000000006000000000000020D840000000000000010800D000000000800000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a85 .mem_init0 = "0000008000010000000000000000000000000000000008000000008000000000000000000000000000000008200000000000000000000000000000003040000008000000000000000000000000000000008000000002000000000000000000000001040000008000000000000000000000000000000004000000001004000000000000000000000C400000080000000000000000000000000000000020000200000040000000000000000000000400000040000000000000000000000000000000020000400000040000000000000000000000000000040000000000000000000000000000800020000800000040000000000000000000002000000040000000";
// synopsys translate_on

// Location: M10K_X5_Y41_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a77 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a77 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a77 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a77 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a77 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a77 .mem_init3 = "00000000000000000000270000000080000004000000000000000000000200000002000000000000000000000000001000000080000000004000000000000000014000000000002000000000000000000000000006004000000000000004000000000000000200000000000002000000000000000000000000000000000000000000004000000000000000000800000000001000000000000000000000000000000800000080000002000000000000000800000040000001000000000000000000000000000000000000000000042000000000000000000000040000001000000000000000000000000020000000000000000002000000000000000800080020";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a77 .mem_init2 = "00000080000000000000000000000000000000000000000002100000000000000080004000000000080000000000000000000000001000040000002000002100000000000000000000002000000080000000000000000000000000000000000000000000100000000000000000000001000000080000000000000000000000000000040000000000000080000000000000000000001000000040000000000000000000000000000040041000000400080000000000000000002000000000040000000000000000000000000800000000000000000080000000000000000000000000000040000000000000000000000000400080000000200000040000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a77 .mem_init1 = "00001000000200000002000000000000000000000000040008004000000000084000000000000000000000000000002000000000000000000000000020000000000001080004000000000000000800000000000002000000000000000000000000010010000000000400084000000000000000200000000000001000000000000000000000000000040000000000000042000000000000000000000100000001000000000000000000000000002280010000000000002000000000000000000000000000001000000000000000000000000000000000000040000082000000000000000026000000000000800000000000000000000000000000020000040000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a77 .mem_init0 = "04100000000000000000000000000000080000000000000000000000000000002001FF800000810000000000000000000000000000008000000000000000000000000000000000000040000010000000000000000000000000000008000000000000000000000000000000C000000200000080000000000000000000000000000080000000000000000000000000000038000000000010080000000000004000000000000000080000000000000000000000000000000000000000010080000000000003C000000000000000800000000000000000000000004000000000000061C0040000000000000284000000000000080000000000000000000000000200";
// synopsys translate_on

// Location: LABCELL_X37_Y38_N33
cyclonev_lcell_comb \VGA|green[5]~15 (
// Equation(s):
// \VGA|green[5]~15_combout  = ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a85~portadataout  ) ) ) # ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a77~portadataout  ) ) ) # ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a69~portadataout  ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a69~portadataout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a85~portadataout ),
	.datac(gnd),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a77~portadataout ),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[5]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[5]~15 .extended_lut = "off";
defparam \VGA|green[5]~15 .lut_mask = 64'h555500FF33330000;
defparam \VGA|green[5]~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y35_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode410w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000580000000820000000080040000000000000000000000000000000000000000000000000000480000000880000000041100020000000000010000000000000000000000000000000000000140000001100000000020D000800000000000100000000000000000000000000000000000002800000006000000000000001000000000000200000000000000000000000000000000000006000000000040000000040008000000000000400000000000000000000000000000000000000A90000108030000000004000000000000000400000000000000000000000000000000000000540000F602A000000000100000000000000000000000002000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000035400000E00600000000000000000000300010000000000000000000000000000000000000002C0002401E4800000000000000000004C000000000000080000000000000000000000000002240001201002000000000000000000400000000000000000000000000000000000000000001100004E06080000000000000000000820000000000000080000000000000000000000000000F4000281104200000000000000000000A000000000000200000000000000000000000000000A0000000B60000000000000000000009180C0000000000000000000000000000000000000006000040051800000000000000000180404000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "0000000000000000000000000000000000088000005202A0000000000000000102004000000000004000000000000000000000000000007000201460040000000000000000A018C2004000000010000000000000000000000000000006800200080001000000000000003200041002000000000000000000000000000000000000004805003140000C00000000000000000000000000000000000000000000000000000000000000044000740000A0000000000000220000C00060000002000000000000000000000000000000140500284000040000000000001840000160039000002000000000000000000000000000000099101068000104000000000008";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "120000000006D00000000000000000000000000000000000040A01000000081000000000018000000002000A00004000000000000000000000000000000001100800000005000030000042000000001000016000000000000000000000000000000000014E0040000010018014000002800000000D8000048080000000000000000000000000000000010054000000224673000002120000000004000000400000000000000000000000000000000008098000001012400480008440000000050000000000000000000000000000000000000000008000000000125A8D4000260000000000644000000000000000000000000000000000000000000500000000";
// synopsys translate_on

// Location: M10K_X38_Y38_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode420w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000800000000000000000000000600000000002000004000000000000010000000800000000000000000000000000000000003000000000001000004000020000020004000000000000000000000000000000000000000000800000000001A00000000000000010000000000000000000000000000000000000000000000000000000002A0000000000000000000200000000000000000000000000000000000000000010000000000118000000000000000000000000020000000000000000000000000000000000040000000000088000000010000018000001000000000000000010000000000000000000000050000000000124000001130A000100000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "000000000000000000000000000000000000000000500000000000CA0000800201200000000000000100000000000000000000000000000000000000000000000200000001000000000000000000000000000000100000000000000000000000000000000000450000400000030400000010000000000000000100000000000000000000000180000000000380000200000002000002000000000000000000000000000000000000000000000000000000A040000000000010000028000000400000000000000000000000000000000000000000000001B000000000000000000200000000000000000000000000000000000000000000000000000144800010";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "200000100000100000000000000000000000000000000000000000000000000000011000008000000000000008000000000000000020000000000000000000000002000000000040D000000000002000000200000020000000000000000000000000000000000025000000000000800000000001000000800000000000000000200000000000000000000000016200000000014000040000000000001000000020000000000200000000000000000000000019400000000008C0000080000280006200000002000000000020000000000000000000000002260000000000AA0000000000000000000000002000000000040000000000000000000000001C4000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000020200002000000002010000000000000000000000000000000000000000000002A0000000000D000000000000D0006000000000000000000080000000000000000000000001A60000000000A00000000000440000000000004000000000000000000000000000000000000D000000000000000004400000000A00000000000000000000000000000000000000000000001E0000000450000000400002000300000000004000000000000000000000000000000000000400000000120000000210008000800000000004000000000100000000000000000000000000080000000D1000000000C0000010000000000040000000002000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode383w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "40000000000000000000000000000000000000000000000000000000000000000000000004400000000000000000000000000000000000000000000000002D0000000000000600000000000000000000000000000000000000000000000000000000000002400000001402000000040008000000000000000000000000000000000000000000000000068000000000000000000010A000000000000000000000000000000000000000000000000000011800000004080000001080C00000000000000000000000000000000000000000000000000000220001408000000000001000000000000000000000000000000000000000000000000000004040000004";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "08002200090080000000000000000000000000000000000000000000000000000E488400080088983000480000000000000000000000000000000000000000000000000000001A5300505C0442084000E80000000000000000000000000000000000000000000000000000000808600100500048042400000000000000000000000000000000000000000000000000000002A8000240000631400000000000000000000000000000000000000000000000000000000000058400100068041FE800000000000000000000000000000000000000000000000000000000001690C00006603C40000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "00000072000000200800000000000000000000000000000000000000000000000000000000000000000000000500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y26_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode400w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "03710800052840000000008070000000000000000000000000000000000000000600000000000000080000480000000000046000000000000000000000000000000000000000C8000000000000000011000000000000000100000000000000000000000000000000000000020000000000000010050000000000000008000000000000000000000000000000000000000080000000000000010000000000000000004000000000000000000000000000000000000000000000000000000008040000000000000080A000000000000000000000000000000000000001A00000000000000001000000000000000002000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "0010000000000000011409000000000000008C60000000000000000000000000000000000000028000000000000004008000000000000000620000000000000000000000000000000000000000800000000000000A0C0000000000000010000000000000000000000000000000000000000340000000000000022040000000000000000400000000000000000000000000000000000000D10000000000000080000000000000000000800000000000000000000000000000000000000A00000000000000084820000000000000064800000000000000000000000000000000000000E30000000000000001000000000000000089000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000084A00000000000000C408000000000000000000000000000000000000000000000000000000404000000000000001C1400000000000002800000000000000000000000000000000000000010800000000000002840400000000000000080000000000000000000000000000000000000000000000000000000020600000000000000200000000000000000000000000000000000000004000300000000000040000000000000000200000000000000000000000000000000000000000291000000000000810002000000000080A000000000000000000000000000000000000000000302000000000000002000000000000A1000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "000000000000000000000000000000001010000000000008040000000000068400000000000000000000000000000000000000000000A78000000000030004000000000002C0000000000000000000000000000000000000000000004000000000008A00000000000002900000000000000000000000000000000000000000000004000000000080000000000000008300000000000000000000000000000000000000000000000A00000000000000000000000000B00000000000000000000000000000000000000000000000000000000000000200000000101400000000000000000000000000000000000000000000000008000000000100120000000220";
// synopsys translate_on

// Location: LABCELL_X37_Y38_N6
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout )) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout )))) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout )))) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  & \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  & ( (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout )) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ))))) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h0047CC473347FF47;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y39_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode440w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a45 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a45 .mem_init3 = "000001FFFFFFFFF7FFE000BFD00000000005FFFFFFFFFFFFFF0000000000000000000000000000003FFFFFFFFFEFF80002B200000000013FFFFFFFFFFFFFD0000000000000000000000000000007FFFFFFFFFFDF00006D400000000041FFFFFFFFFFFFFC4000000000000000000000000000003FFFFFFFF7FF800001C0000000000B3BFFFFFFFFFFFFE0000000000000000000000000000003FFFFFFFFEFF000001A0000000000F7F7FFFFFFFFFFFE8000000000000000000000000000007FFFFFFFFFDF000001E000000000023FEFFFFFFFFFFFF800000000000000000000000000000FFFFFFFFEFFA00000000000000003B3FFDFFFFFFFFFFD000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a45 .mem_init2 = "000000000000000001FFFFFFFFFDFC000000000000000003F7FFFFFFFFFFFF5800000000000000000000000000001FFFFFFFFDF900000000000000000037EFFFFFFFFFFFE1200000000000000000000000000003FFFFFFFFFBC0000000000000000006FFDFFFFFFFFFFE4A00000000000000000000000000003FFFFFFFFFF60000000000000000000EFFBFFFFFFFFFF5B00000000000000000000000000007FFFFFFFFFF00000000000000000001BDFFFFFFFFFFFF950000000000000000000000000000FFFFFFFFFFE800000000000000000004BBFFFFFFFFFFE5400000000000000000000000000007FFFFFFFFBC000000000000000000000A77FFFFFFFFFC";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a45 .mem_init1 = "520000000000000000000000000000FFFFFFFFFF600000000000022000000053FFFFFFFFFFF630000000000000000000000000001FFFFFFFFF780000000000048800000006A2FFFFFFFF4EB00000000000000000000000000007FFFFFFFFFEC000000000040004000000463FFFFFFF9316C0000000000000000000000000003FFFFFFFFFF00000000000008020000002ABFFFFFFF996020000000000000000000000000007FFFFFFFFEE00000000000046000000000F5FFFFFFF98E800000000000000000000000000007FFFFFFFFFD0000000000140000000000009FFFFFFF192000000000000000000000000000007FFFFFFFFFA0000000000002000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a45 .mem_init0 = "04BFFFFFFFD5000000000000000000000000000001FFFFFFFFFF8000000001800070000000005BFFFFFFF50000000000000000000000000000000FFFFFFFFFDC0000000001000000000000003FFFFFFFD0000000000000000000000000000001FFFFFFFFFF8000000010200000000000001D6FFFFFE80000000000000000000000000000001FFFFFFFFFF00000000618000000000000010CFFFFF880000000000000000000000000000003FFFFFFFFFF0000000100000000000000000AA7FFFF000000000000000000000000000000007FFFFFF7FFF00000000010000000000000005FFFFF600000000000000000000000000000000FFFFFEC0F2A0000001002";
// synopsys translate_on

// Location: M10K_X49_Y28_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode450w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a53 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000007FFFFFF81FFFFFFF7FDFFFFFFF0346C00000000000000000000000000000000000000000000FFFFFFFC0FFFFFFBFF7FFFFFFF02BC800000000000000000000000000000000000000000001FEFFFFFE0DFFFFBFEFFFDFFFFD81BFA00000000000000000000000000000000000000000001EFFFFFFF07FFFFFFBFFDFFFFFF02BFEB80000000000000000000000000000000000000000037FFFFFFF83BFFFFDFFEFFFFFFE007FC58000000000000000000000000000000000000000005FF7FFFFF00FFFFDFFFBFEFFFFA053FEC4200000000000000000000000000000000000000003F7FFFFFFC1FFFFFFF7FEFFFFFE835FF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a53 .mem_init2 = "79880000000000000000000000000000000000000007BFFFFFFFE0FFFFFFDFF7FFFFFF817FFE5500000000000000000000000000000000000000006FFBFFFFFF05FFFFEFFDFF7FFFF84AFF8AE9800000000000000000000000000000000000000FFBFFFFFFF01FFFEFFBFF7FFFFF027FECC1FA40000000000000000000000000000000000000FDFFFFFFFF83FFFFFEFFBFFFFFF007FFFFFFD48000000000000000000000000000000000000F7FDFFFFFFE1D7FFF7FEFF9FFFF80CFFFFFECC8000000000000000000000000000000000000FFDFFFFFFFF07FFF7FDFE9BF7E701C7FFFEFB88000000000000000000000000000000000001FEFFFFFFFFF03FFFFF7";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a53 .mem_init1 = "FD27FFFF8357FFFFFE688C0000000000000000000000000000000000FBFFFFFFFFF82BFFFBFF5DF73FF817FFFFFF63EEA00000000000000000000000000000000017FFFFFFFFFF83FFFBFEFE7FF33F0177FFFF7CDE610000000000000000000000000000000000FFFFFFFFFFFC07FFFFB9DFC0BEB8297FFFFFF7F93C000000000000000000000000000000001FFFFFFFFFFFF05FFFDFFFF0006F8379FFFFFBFF4C8000000000000000000000000000000001FFFFFFFFFFF783EF9FFF7C000030767FFFFBFFE164000000000000000000000000000000001FFFFFFFFFFFF8079FFFF300000401D7FFFFFFFFEF5000000000000000000000000000000003FFFFFF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a53 .mem_init0 = "FFFFFFC03F7FE9C0000000C4DFFFFFFFF3E6000000000000000000000000000000007FFFFFFFFFFFFC07BFFFB00000000173FFFFFFFEFF9000000000000000000000000000000007FFFFFFFFFFFFE03BBFFC000000003EBFFFFFFFFFFE80000000000000000000000000000000FFFFFFFFFFFFFF018FFD0000000003FDFFFFFFFFFE720000000000000000000000000000000FFFFFFFFFFFFFF02FDFE000000001BFFFFFFFFFFFF200000000000000000000000000000000FFFFFFFFFFFFFF007FBA0000000007FFFFFFFFFFFE980000000000000000000000000000000F7FFFFFFBFFFF0007FBC0000000007FFFFFFFFFFFF7D0000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y38_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode460w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a61 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a61 .mem_init3 = "ECC0000000000000000000000000000000000000000000000000000000000000000000001F7DFD000000000000000000000000000000000000000000000000000000000000000000000BBEFFB000000000000000000000000000000000000000000000000000000000000000000001AFDE7E00000000000000000000000000000000000000000000000000000000000000000000BB3FDFF6C0000000000000000000000000000000000000000000000000000000000000000037FFFF9FEC00000000000000000000000000000000000000000000000000000000000000001BFFFFFFBF9000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a61 .mem_init2 = "00000003F5FFFFFFFF8000000000000000000000000000000000000000000000000000000000000000CBFFFFFFFFAC000000000000000000000000000000000000000000000000000000000000003F7FFFFFFFFFC00000000000000000000000000000000000000000000000000040000000001FFFFFFFFFFFFC000000000000000000000000000000000000000000000000001B0000000003DFFFFFFFFFFEE000000000000000000000000000000000000000000000000001F0000000037FFFFFFFFFFFFA000000000000000000000000000000000000000000000000003FC0000000FFFFFFFFFFFFFFC0000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a61 .mem_init1 = "00000007F80000000F7FFFFFFFFFFFE800000000000000000000000000000000000000000000000001FFC000001FDFFFFFFFFFFFFF000000000000000000000000000000000000000000000000007FFC000013FCFFFFFFFFFFFDF800000000000000000000000000000000000000000000000003FFE00007BF3FFFFFFDFFFEB7000000000000000000000000000000000000000000000000007FFF801D9FF2DFFFFDFFFFFBF80000000000000000000000000000000000000000000000000FFFF80BF3DEFFFFFEFFFFFFCE000000000000000000000000000000000000000000000000007FFFC07FFF7FFFFFBFEFFFFEF0000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a61 .mem_init0 = "0000000000000000000FFFFE06FF7FEFFF7FEFFFFFE700000000000000000000000000000000000000000000000001BFFFF83E7FFFFFDFF7FFFFF8F00000000000000000000000000000000000000000000000003BFFFF81FFFFFFEFFDFF7FFFEF00000000000000000000000000000000000000000000000003FFFFF807FFFFEFFBFF7FFFFFF80800000000000000000000000000000000000000000000007FFFFFC0F3FFFFFEFFBFFFFFFD0070000000000000000000000000000000000000000000000FDFFFFE07FFFFFF7FEFFBFFFF70260000000000000000000000000000000000000000000001CFFFFFF07FFFFF7FDFFBFFFFFE805000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode430w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "00000040100000023FFE3980300000000000000000000000000000FFFFF600001000000000000000220000000014FFCA0002000000000000000000000000000007FFA5000000000000000000000408000000032FE2D000000000000000000000000000000001FFF80000000000000000000000801000000019D758000000000000000000000000000000000EF40000000000000200000000280020000002062A9008000000000000000000000000000000C0000004000000000004000000000000000005C73C000020000000000000000000000000000000001E400000001800000000000040000000DC74008000000000000000000000000000000000000AA0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "00000002000400000400000000000077C0100000000000000000000000000000000000036440000000200020000000000000000071D00000000000000000000000000000000000001120620000000800180000000000100000048C0040000000000000000000000000000000000C2410100000008080100004000000000000168010000080000000000000000000000031000840003B000000100000800004000040000001D804000000000000000000000000000000E07210001E80000000060008000020000000000017810000000000000000000000000000002A040008001300000000000002000200000400000000600000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "021020000800680000020000008000180000000000040000000020000000000000000000000026000200400A00000000000020000080000000000001000000000000000000000000000000018800004000080000020000020000040000800000000000000008000000000000000000000012100700000240000024000000000000000800000000000000000000000000000000000000001000880002E0000000400000000002000010000000400000000000000000000000000000000045000000200000000000002000001000000000000000000000400000000000000000000000000000000041000002200002000000000060000000000000000400000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "0000000000000004000000000000000010000020000000000000000280000000000000000000000000000000000000000000000000012000000000000000040000A0000000000200000000000000000000000400000000000400000000000000000000100000000000000000100000000000000000000000200000000000000000000000000000000002000000000000000000000000000000000000000200000000000C000001000000000006C010000000000000000000000000000000000000000000000000000050000004000000000004E20000000000000000000000000000000000000000014000000000020000000000000000001830100010000000";
// synopsys translate_on

// Location: LABCELL_X37_Y38_N24
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a53~portadataout )) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a61~portadataout ))) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a53~portadataout )) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a61~portadataout ))) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a45~portadataout ) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a45~portadataout  & \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a45~portadataout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a53~portadataout ),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a61~portadataout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0 .lut_mask = 64'h0055FF55330F330F;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y38_N39
cyclonev_lcell_comb \VGA|green[5]~16 (
// Equation(s):
// \VGA|green[5]~16_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [3] & ( (\VGA|green[5]~15_combout  & !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]) ) ) # ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [3] & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout )) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0_combout ))) ) )

	.dataa(!\VGA|green[5]~15_combout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0_combout ),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[5]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[5]~16 .extended_lut = "off";
defparam \VGA|green[5]~16 .lut_mask = 64'h0C3F44440C3F4444;
defparam \VGA|green[5]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y45_N42
cyclonev_lcell_comb \VGA|green[5]~17 (
// Equation(s):
// \VGA|green[5]~17_combout  = ( \VGA|green[5]~16_combout  & ( \VGA|always0~5_combout  ) ) # ( !\VGA|green[5]~16_combout  & ( \VGA|always0~5_combout  ) ) # ( \VGA|green[5]~16_combout  & ( !\VGA|always0~5_combout  ) ) # ( !\VGA|green[5]~16_combout  & ( 
// !\VGA|always0~5_combout  & ( (((!\VGA|always0~4_combout ) # (!\VGA|red[3]~1_combout )) # (\VGA|always0~0_combout )) # (\VGA|LessThan4~1_combout ) ) ) )

	.dataa(!\VGA|LessThan4~1_combout ),
	.datab(!\VGA|always0~0_combout ),
	.datac(!\VGA|always0~4_combout ),
	.datad(!\VGA|red[3]~1_combout ),
	.datae(!\VGA|green[5]~16_combout ),
	.dataf(!\VGA|always0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[5]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[5]~17 .extended_lut = "off";
defparam \VGA|green[5]~17 .lut_mask = 64'hFFF7FFFFFFFFFFFF;
defparam \VGA|green[5]~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y56_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a86 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode491w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a86 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a86 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a86 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a86 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a86 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a86 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000400002000000000000000000000000000000000000000000000000000000000000000000000C0000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a86 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000004000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000001000000002000000003FFF0000000000000007FFF0000000000000000000000000000000000000000000000000003C00000000000000000780000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a86 .mem_init1 = "20020040010000001C000000000000000003800008000000000000000000000000000004000200000200000000060000000C0000000000C00000800000000000000000000000000001BA002000060000800001800000003C00000000300000080000000000000000000000000000203000001408001000000000000000380000000400000080000000000000000000000000002000400000000400000180000000000040000000000000080000000000000000000000380000000000000000000801E4000000000000200200040000008000000000000000000000007FC2000010000000000003E0000000000000070007004000000800000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a86 .mem_init0 = "0000000000010000000000000004000000000000000008040000008000000000000000000000000020000008200000004000004000000000000000002000000008000000000000000000000000040000008000000002000004000000000000000000000000008000000000000000000000000000000000000000001004004000000000000000000C000000080000000000000000000000000000000020000020000040040000000000000000000000000040000000000000000000000000000000020000680000040040000000000000000004000000040000000000000000000000000000000020000000000040040000000000000000002000000040000000";
// synopsys translate_on

// Location: M10K_X58_Y29_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a70 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode470w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a70 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a70 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a70 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a70 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a70 .mem_init3 = "00000000000000004010000000000004200000000000008000000000000000000000010048800000000000000004000000000000000000040000000008000000000000000000000001C004000000000000000020000000000000000004000000000080000000000000000000000000000000000000000000000000000FFB0000000C00000000BFF8000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a70 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400200000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a70 .mem_init1 = "00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000080200000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a70 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000A";
// synopsys translate_on

// Location: M10K_X26_Y30_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a78 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a78 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a78 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a78 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a78 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a78 .mem_init3 = "00000000000000000000270000000080000404004000000000000000000000000002000000000000000000000000001006000080000080004004000000000000038000100000002000000000000000000000000000004000000000000004002000000000000000000000000002000000000000000000000000010000000000080040104002000000000000400000000000001000000000000000000000000000000000000000000082002000000000000400000040000001000000000000000000000000000000000800000010042001000000000000800100000000001000000000000000000000000020000400020000000002001000000000000000080020";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a78 .mem_init2 = "00000080000000000000000000000001000000000000000000100100000000000080004002000000080000000000000000000000000000000002002000000100080000000000000000000000000080000000000000000000000000000000040000000000100080000000000040000001000000080000000000000000000000000000000000000000000080080000000000040000001000000040000000000000000000000000000000041000000400080040000000000020000000000000040000000000000000000000000800000000000000400080040000000000000002000000000040000000000000000000000000400080040000200000040040000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a78 .mem_init1 = "00000000000200000002000000000000000000000000040008000000000180004004000000000000000000000000002000000000000000000000000000000008040000080004002000000000000800000000000002000000000000000000000000000010008000000600084002000000000000200000200000001000000000000000000000000000000008000000000042002000000000000000000000000001000000000000000000000000004700010020000000002001000000000000080C00000000001000000000000000000000000001000000000020000002001000000000000061000200000000800000000000000000000000000000000020000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a78 .mem_init0 = "0010010000000000000000002000000008000000000000000000000000000000200200000000010008000000000000000000000000008000000000000000000000000000000000000040000810008000000000000000000000000008000000000000000000000000000000C00000020000008008000000000000000000000000008000000000000000000000000000002000000008003008004000000000800000000000000008000000000000000000000000000000000000000001008004000000000000000010000000008000000000000000000000000040008000000000454004004000000000010C000000000000080000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y41_N0
cyclonev_lcell_comb \VGA|green[6]~18 (
// Equation(s):
// \VGA|green[6]~18_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a78~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a86~portadataout  & !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2])) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a78~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a70~portadataout ) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]))) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a78~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a86~portadataout  & !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2])) ) ) ) # ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a78~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a70~portadataout  & !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2])) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a86~portadataout ),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a70~portadataout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a78~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[6]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[6]~18 .extended_lut = "off";
defparam \VGA|green[6]~18 .lut_mask = 64'h0A0022005F002200;
defparam \VGA|green[6]~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y44_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode430w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "0000018000000001C001C50010000000000000000000000000000000000C00000000000200400000A0800000006B0035C003800000000000000000000000000000000800000000000040000000100400000002D01D2402F800000000000000000000000000000000000000000000200000000380040000000628A7007F800000000000000000000000000000080000000000000200200000300020000002F9D50027F800000000000000000000000000009000001000000000400000000200060000001A38D007FFE0000000000000000000000000000000000DE00000000800000000000010000000A38A007FFC0000000000000000000000000000000003FC";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000400002000000388403FFFC000000000000000000000000000000003FFC0000000200D2000000000000000000E2803FFFF0000000000000000000000000000001E7FFE00000000000200000000000000000170007FFFE0000000000000000000000002000005FFFEE0000000048040000080000000000009400FFBFF00000000000000000000000039000AFFFEFE0000001008020000040000480000012C05FBFFFC000000000000000000000001FCA4FFFF7FE000000012000800002000020000001A00FDFFFF8000000000000000000000003FFFFFFFDFF7000000100000C00002000000000001407F7FDFFE0000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "01FFFFFFBFF7F800000000000400000800000000000002FFDFFFC000000000000000000000003FFFFFEFFBFF80000000000000000080000000000001BFEFFFFE000000000000000000000003FFFFF7FEFFB80000000000000000040000000000000FFBFEFFF000000000000000000000001FFFF7FDFFBFC0000026000020000020000100000003F7FEFFFF800000000000000000000001FFFFFF7FDFFE0000004000020000020000100000007DFF7FFFF800000000000000000000000FFFFFBFF7FDE000001000000000000000000000001EFFDFF7FF8000000000000000000000007FFFBFEFFDFF000002000000000000000020000004FFBFF7FFFC00000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "0000000000000007FFFFFBFEFFE000001000002000000000004000027FEFFBFFFFC000000000000000000000007FFFFDFFBFFF0000012000000000000000000000FFF7FEFFFFFE000000000000000000000007FFFDFF7FFEFC000000000000000000001020002FF7FDFFFBFFF000000000000000000000003FFFFFDFFEFFC000003000000000002000020001FFFF7FFBFFFE000000000000000000000003FFFFEFFF7FFC000001000020000004800020001FFFBFFDFFFFF000000000000000000000001FFFEFFFDFF7E0000010000000000042E1000001FFBFFF7FDFFF800000000000000000000003FFFFFFBFF7FE0000080000000000080C1000001FFFFEFF";
// synopsys translate_on

// Location: M10K_X38_Y54_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode460w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a62 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a62 .mem_init3 = "2E8000000000000000000000000000000000000000000000000000000000000000000000088201000000000000000000000000000000000000000000000000000000000000000000000C410000000000000000000000000000000000000000000000000000000000000000000000025021811000000000000000000000000000000000000000000000000000000000000000000004C02008000000000000000000000000000000000000000000000000000000000000000000580000601C00000000000000000000000000000000000000000000000000000000000000000C000000406000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a62 .mem_init2 = "000000000A000000008000000000000000000000000000000000000000000000000000000000000000B400000000500000000000000000000000000000000000000000000000000000000000000000800000000020000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000020000000000140000000000000000000000000000000000000000000000000000000000002400000000000040000000000000000000000000000000000000000000000000000000000006000000000000040000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a62 .mem_init1 = "00000008040000000880000000000010000000000000000000000000000000000000000000000000020000000009200000000000000000000000000000000000000000000000000000000000000040020000000300000000000208000000000000000000000000000000000000000000000000000000000AC0C0000000000148000000000000000000000000000000000000000000000000000000002E600D20000000000400000000000000000000000000000000000000000000000000000004000C21000000000000300000000000000000000000000000000000000000000000000000000000008000000000000110000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a62 .mem_init0 = "000000000000000000000002050080100000000000188000000000000000000000000000000000000000000000000000000001800000000000000700000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000008000000000000000000380000000000000000000000000000000000000000000000000000000C000000000000000201800000000000000000000000000000000000000000000000000000000000000000000000803800000000000000000000000000000000000000000000000000000800000000000000000101A000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y54_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode440w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a46 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a46 .mem_init3 = "0000020000000000000000C020000000003A000000000000000000000000000000000000000000000000000000000000054C0000000000C00000000000002000000000000000000000000000000000000000000000005200000000003A00000000000003C00000000000000000000000000000000000000000000000200000000004C00000000000001000000000000000000000000000000400000000000800001400000000000800000000000001000000000000000000000000000000800000000000800000400000000019C00000000000000400000000000000000000000000000000000000000000000000000000004400000000000002C00000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000001400000000000000A40000000000000000000000000000000000000000000000000000000000480000000000001EC0000000000000000000000000000000000000002000000000000000000200000000000001B40000000000000000000000000000200000000000000000000000000000000000000000000A600000000000000000000000000000000000000000000000000000000001C00000000000006A0000000000000000000000000000000000000010000000000000000000014000000000001AA0000000000000000000000000000000000000000000000000000000000011800000000003";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a46 .mem_init1 = "AC00000000000000000000000000000000000000000000000000000000000324000000000009C00000000000000000000000000000000000000000000000000182000000014D00000000B14C00000000000000000000000000040000000000400000000001000000000039C00000006CE940000000000000000000000000000000000000000000000000004000000003540000000669FA00000000000000000000000000000000000000000000000000930100000000A0000000671800000000000000000000000000000000000000100000000000200000000000760000000E6B00000000000000000000000000000000000000040000000000002C00000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a46 .mem_init0 = "09400000002A0000000000000000000000000000000000000000000000000080005001000000240000000A400000000000000000000000000000000000000000000000000600000010000001C00000000000000000000000000000000000000000000000000000000010000000008000002290000010000000000000000000000000000000000000000000000000000800000000000001F30000068000000000000000000000000000000000000000000000000000000004000000000D58000080000000000000000000000000000000000000000000000000001000000000000000200000900000000000000000000000000000000000000002250000000802";
// synopsys translate_on

// Location: M10K_X38_Y42_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode450w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a54 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000010000000000000000180B98000000000000000000000000000000000000000000000000000000000000000000000081430000000000000000000000000000000000000000000000000000002000000000000000202405800000000000000000000000000000000000000000000000000004000000000000000001401500000000000000000000000000000000000000000000000000002400000000000000001803A20000000000000000000000000000000000000000000000000081000000000000000584C013A3000000000000000000000000000000000000000000000000000800000000000000180A00";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a54 .mem_init2 = "8620000000000000000000000000000000000000000000000000000000000000000000008001AA90000000000000000000000000000000000000000000000000020000000000000000150075140800000000000000000000000000000000000000000000000800000000000000000380133C05200000000000000000000000000000000000000000000000430000000000000000180000000B0000000000000000000000000000000000000000000000021280000000020000813000000331000000000000000000000000000000000000000000000010000000001240818823800000437A000000000000000000000000000000000000000000000004000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a54 .mem_init1 = "00D8000002A800000097340000000000000000000000000000000001000000000000340000002208C008080000001C01C0000000000000000000000000000000002000000000000200000001800CC00088000003019E0000000000000000000000000000000000000000000000000000062020A948168000000006C0000000000000000000000000000000000000000000000060000000380010028600000000B38000000000000000000000000000000000000000000000041040008000005049800000001E9A00000000000000000000000000000000200000000000001860000C00000406280000000010A000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a54 .mem_init0 = "0000000040801600000000BB200000000C19000000000000000000000000000000000000000000000008400040000000068C00000001006400000000000000000000000000000000000000000000104440030000000041400000000001000000000000000000000000000000000000000000000000700280000000040200000000018C0000000000000000000000000000000000000000000000102020000000004000000000000DC0000000000000000000000000000000000000000000000180440000000008000000000001670000000000000000000000000000001000000000000000000440000000028000000000000830000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y42_N51
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a54~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a46~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a62~portadataout )) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a54~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a46~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a62~portadataout )) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a54~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a54~portadataout  & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a62~portadataout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a46~portadataout ),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a54~portadataout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0 .lut_mask = 64'h2222777705AF05AF;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y39_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode410w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "000000003FFFFFFFFFE00000001042C000000000000000FFFFFFFFFF8000000000000000000000000007FFFFFFFFF8000000000010000000000000001FFFFFFFFFF8000000000000000000000000005FFFFFFFFF00000000000D8008000000000001FFFFFFFFFF0000000000000000000000000001FFFFFFFFC0000000000800030000000000003FFFFFFFFFF0000000000000000000000000001FFFFFFFF80400000000000300000000000003FFFFFFFFFE0000000000000000000000000001FFFFFFFF800000000001A0800000000000003FFFFFFFFFF0000000000000000000000000002FFFFFFFE0200000000001000000000000000FFFFFFFFFFE000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "0000000000000000000001FFFFFFFC0000000000000000000000010001FFFFFFFFFF80000000000000000000000000000FFFFFFF01808000000000000000000004001FFFFFFFFFF00000000000000000000000000001FFFFFFF01004000000000000000000080003FFFFFFFFFF00000000000000000000000000001FFFFFFE0000000000000000000000020200FFFFFFFFFFE00000000000000000000000000000FFFFFF818002000000000000000001002007FFFFFFFFFE00000000000000000000000000000FFFFFE010201000000000000000000000807FFFFFFFFFC000000000000000000000000000007FFFFC004000000000000000000000012C05FFFF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "FFFFF8000000000000000000000000000007FFFF8040000200000000000000000000400FFFFFFFFFC000000000000000000000000000007FFFF0000000A000000000000000000020007FFFFFFFF0000000000000000000000000000001FFFF00000000000000000000001000001007FFFFFFFF0000000000000000000000000000005FFFC02000000800000000000002000000000FFFFFFFE0000000000000000000000000000001FFFC040000000000000000000100000006001FFFFFFE0000000000000000000000000000001FFF8100400000000000000000200000000000BFFFFFE0000000000000000000000000000000BFF81000000004000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "200000000000EFFFF800000000000000000000000000000007FF0000000000380000000000800000000E00003FFFC00000000000000000000000000000003FE02000000000000070000020000000003000039FF800000000000000000000000000000003FE00000000000000010000192000000000800000FF8000000000000000000000000000000003C00000000000037010000000000000000600000160000000000000000000000000000000001C000000000000000000000000000000002800000000000000000000000000000000000000000000000000000008000030040000000000F000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode383w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "000000000000000000000000000000000000000000000000020000000000001000000000002000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000040100000000020800000000000000000000000000000000000000000000000006800000000000000000000000000000000000000000000000000000000000000000000000000800000000000C0000000400800000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000004";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "08000000040E00000000000000000000000000000000000000000000000000000E0000000040000000000000000000000000000000000000000000000000000000000000000018000000080008020001E8000000000000000000000000000000000000000000000000000000000000010000000000F40000000000000000000000000000000000000000000000000000000380000040040000027800000000000000000000000000000000000000000000000000000000010000080000000012000000000000000000000000000000000000000000000000000000000010001E0000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "0000007FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y40_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode420w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "DFFFF000000000000000000000001FFFFFEFFBFFF8000042000000000000100000007FFFBFEFFFFF000000000000000000000001FFFFF7FEFFBF8000002000000000100000000007FFDFFBFEFFF8000000000000000000000007FFF7FDFFBFFC000000000200000000000100007FDFF7FEFFFFC000000000000000000000007FFFFF7FDFFFE000000000000000000000100001FFFDFF7FFFFC000000000000000000000007FFFFBFF7FDFF000000000200000000000000001FFEFFDFF7FFE000000000000000000000007FFFBFEFFDFFF800000001000001800000000003FEFFBFF7FFFF000000000000000000000003FFFFFBFEFFFFC0000000B84000100001";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "0100001FFFEFFBFFFFE000000000000000000000007FFFFDFFBFFFF800000002000000000010000000FFF7FEFFFFFE000000000000000000000001FFFDFF7FFFFFC00000010001400000000100000FF7FDFFFFFFF000000000000000000000001FFFFFDFFFFFFE000040000002840000002000003FFF7FFFFFFE000000000000000000000000FFFFEFFFFFFFE000020000000000000202000003FFBFFFFFFFE000000000000000000000000FFFEFFFFFFFFF800020000000000000080000003FBFFFFFFFFE0000000000000000000000007FFFFFFFFFFFFC000002000000000005C0000001FFFFFFFFFFE0000000000000000000000003FFFFFFFFFFFFC00010";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "200000100000018000001FFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFC00008000000100000000000001FFFFFFFFFFE0000000000000000000000007FFFFFFFFFFFFE00000100000000000400000003FFFFFFFFFFE0000000000000000000000001FFFFFFFFFFFFF00000000000100000800000001FFFFFFFFFFE0000000000000000000000001FFFFFFFFFFFFF80000000000200001000000003FFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFF80004080000080002000000003FFFFFFFFFFE0000000000000000000000001FFFFFFFFFFFFBC0000080000200020800000001FFFFFFFFFFC0000000000000000000000001FFFFF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "FFFFFFFE40000280000000062000000001FFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFC00000100000281400000000001FFFFFFFFFF80000000000000000000000000FFFFFFFFFFFFA00000000000200000000000003FFFFFFFFFF00000000000000000000000000FFFFFFFFFFFE000000C40000000880000000003FFFFFFFFFF00000000000000000000000000FFFFFFFFFFFC000000000002000100000000007FFFFFFFFFF000000000000000000000000003FFFFFFFFFFC000000010000000000000000003FFFFFFFFFE000000000000000000000000007FFFFFFFFFE0000000004000001000000000007FFFFFFFFFC000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y61_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode400w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "00000800040000000000044000000000000000000000000000000000000000000400000000000000080154000000000002001000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000800000000000000000000000000000000041000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000040000000000000000100000000000000000000000000000000000000000A00000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000002080000000000000000400000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000010000000000000000000000000000000020400000000000000000000000000000000000000000000000000000004000000000000000000C00000000000000000000000000000000000000000000000000000001000000000000000002000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000040000000000000000000000000000000000000000000000000000000040000000000000000040000000000000000000000000000000000000000000000000000000000800000000000000800400000000000000000000000000000000000000000000000000000008000000000000000000400000000000000200000000000000000000000000000000000000001000000000000000000000000000000002000000000000000000000000000000000000000000280000000000000010000000000000000000000000000000000000000000000000000000000010100000000000000200000000000040000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000300000000000000000000000000000040000000000000000000000000000000000000000000080000000000000808000000000000000000000000000000000000000000000000000000000000800000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000480000000000000000000000600000000000000000000000000000000000000000000000000008000000000000000000000044";
// synopsys translate_on

// Location: MLABCELL_X39_Y39_N54
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & ( 
// ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  & ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout )))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout )))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout )))) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h0C440C773F443F77;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y41_N42
cyclonev_lcell_comb \VGA|green[6]~19 (
// Equation(s):
// \VGA|green[6]~19_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [3] & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( (\VGA|green[6]~18_combout  & 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0_combout ) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [3] & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0_combout  ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [3] & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( \VGA|green[6]~18_combout  
// ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [3] & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  ) ) )

	.dataa(!\VGA|green[6]~18_combout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0_combout ),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [3]),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[6]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[6]~19 .extended_lut = "off";
defparam \VGA|green[6]~19 .lut_mask = 64'h0F0F555533331111;
defparam \VGA|green[6]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y45_N30
cyclonev_lcell_comb \VGA|green[6]~20 (
// Equation(s):
// \VGA|green[6]~20_combout  = ( \VGA|green[6]~19_combout  & ( \VGA|always0~4_combout  & ( (!\VGA|LessThan4~1_combout  & (\VGA|red[3]~1_combout  & ((\VGA|always0~0_combout ) # (\VGA|always0~5_combout )))) ) ) ) # ( !\VGA|green[6]~19_combout  & ( 
// \VGA|always0~4_combout  & ( (!\VGA|LessThan4~1_combout  & \VGA|red[3]~1_combout ) ) ) ) # ( \VGA|green[6]~19_combout  & ( !\VGA|always0~4_combout  & ( (!\VGA|LessThan4~1_combout  & \VGA|red[3]~1_combout ) ) ) ) # ( !\VGA|green[6]~19_combout  & ( 
// !\VGA|always0~4_combout  & ( (!\VGA|LessThan4~1_combout  & \VGA|red[3]~1_combout ) ) ) )

	.dataa(!\VGA|always0~5_combout ),
	.datab(!\VGA|always0~0_combout ),
	.datac(!\VGA|LessThan4~1_combout ),
	.datad(!\VGA|red[3]~1_combout ),
	.datae(!\VGA|green[6]~19_combout ),
	.dataf(!\VGA|always0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[6]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[6]~20 .extended_lut = "off";
defparam \VGA|green[6]~20 .lut_mask = 64'h00F000F000F00070;
defparam \VGA|green[6]~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y64_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a71 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode470w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a71 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a71 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a71 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a71 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a71 .mem_init3 = "E0000000000020003FE00000FFF800001FFFC000000FFF0000000000000000000000007F837E0000000000000003E000000FFF800001FFF0000000FFF00000000000000000000000000030000000000000000000000000FFF8000001FA0000000FFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000880000000000000000000000000000000000000000000000000000000000000000000000003F0000000000000000000000000000000000000000000000000000000000000000000000000FF8000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a71 .mem_init2 = "000000000000000000000000000005FF8000000000000000000000000000000000000000000000000000000000000000000000003FFC000000000000000000000000000000000000000000000000000000000000000000000007FFC000000000000000000000000000000000000000000000000000000000000000000000007FFC000000000000000000000000000000000000000000000000000000000000000000000007FFC00000000000000000000000000000000000000000000000000000000000000000000000FFF0000000000000000000000000000000000000000000000000000000000000000000000007FF000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a71 .mem_init1 = "000000000000000000000000000000000000000000FFE0000000000000000000000000000000000000000000000000000000000000000000000007FC0000000000000000000000000000000000000000000000000000000000000000000000007F80000000000000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a71 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y58_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a87 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode491w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a87 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a87 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a87 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a87 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a87 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a87 .mem_init3 = "00000000000000000000000000000000000000000000000000005B3000000000000000000000000000000000000000000000000000000000000000000000000F7EE00000000000000000000000000000000000000000000000000000000000000000000001FEFD00000000000000000000000000000000000000000000000000000000000000000000003FFDFC000000000000000000000000000000000000000000000000000000000000000000001FEFFBF000000000000000000000000000000000000000000000000000000000000000000001FFDFFBA00000000000000000000000000000000000000000000000000000000000000000003FFFBFF60000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a87 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000003FFFF7FE0000000000000000000000000000000000000000000000000000000000000000001FFDFFF7F0000000000000000000000000000000000000000000000000000000000000000000FFFBFFEF8000000000000000000000000000000000000000000000000000000000000000000FFF57FFDC000000000000000000000000000000000000000000000000000000000000000000FFE04FFF8000000000000800000000000000000000000000000000000000000000000000003FFC006FFC000000003FFF8000000000000007FFF0000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a87 .mem_init1 = "1FFC001DFE00000003FFFF800000000000007FFFF00000000000000000000000000000000001FFC001FBF0000001FFFFF80000000000003FFFFF00000000000000000000000000000040001FFC001FF70000027FFFFF81C0000000004FFFFFF000000000000000000000000000009F8003FFEB623FE000003FFFFFF81FC000000003FFFFFF00000000000000000000000000004FFF803FFDFFE07E800003FFFFFF81FFA00000003FFFFFF0000000000000000000000000000FFFFE03FFFFFFC0F000183FFFFFF81FFE00700003FFFFFF0000000000000000000000038001FFFFE03FFFFFFC00001F83FFFFFF81FFE07FF0003FFFFFF000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a87 .mem_init0 = "003FF87FFFFE83FFFFFFF8003FF83FFFFFF81FFE7FFFF403FFFFFF000000000000000000000003FF8FFFFFF01FFFFFFF8007FF83FFFFFF81FFFFFFFFC03FFF7FF000000000000000000000003FFBFFFFFF03FFFFFFF8003FF83FFCFFF81FFFFFFFFE03FF8FFF000000000000000000000003FFFFFFFFF81FFFFFFFE003FF83FC07FF81FFFFFFFFF03F807FF000000000000000000000003FFFFFFFFEC1FFFC9FFF003FF83E007FFC1FFFFFFFFF03C007FF800000000000000000000003FFFFFFFF7C1FFF81FFF803FF838007FFC1FFFFFFFFFA30007FF800000000000000000000003FFFFF7FDFC0FFF003FFC03FF800003FFC0FFFFFFFFFC00003FF80000000";
// synopsys translate_on

// Location: M10K_X5_Y42_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a79 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a79 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a79 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a79 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a79 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a79 .mem_init3 = "0000000000000003FFFF00BFF60FFF001FF803FF800003FFE0FFFFFFFFFC00003FFC00000000000000000000003FFFE001FBE07FF8007FC03FF800003FFE0FFFF81FFFA00003FFC00000000000000000000003FFF8003EFF07FF000FFE03FEC00001FFE07FFD02FFDF80001FFC00000000000000000000001FFE8000FFB87FF0003FE03EFC00001FFF07FF8007DFF00001FFE00000000000000000000001FFF80007DF87FF0001FF01FFC00001FFF07FF0000FFD80001FFE00000000000000000000001FFE000077F03FF8000FF81FF600000FFF03FF0000FEF80000FFE00000000000000000000000FFC00003FDC1FF8000FFC1F7E00000FFF83FF00016FF80";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a79 .mem_init2 = "000FFF00000000000000000000000FFE00003EF83FFE000FFC0FFE00000FFF83FF00003FEC0000FFF00000000000000000000000FFE00003BFC1FFC0007FC0FFB00000FFF81FFC0003F7C0000FFF000000000000000000000007FC00005FF81FFE0007FE0FBF000007FF81FF800037FC00007FF000000000000000000000007FF00003FEC1FFF0007FF07FF000007FFC1FF80001FF600007FF800000000000000000000007FF00003F780FFF8003FF07FD800007FFC1FFC0001FBF00007FF800000000000000000000003FF00007DF80FFFC003FF07DF800003FFC0FFF0001BFC00003FF800000000000000000000003FF80003FF00FFFD007FF83FF800003FF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a79 .mem_init1 = "E0FFE0001FFC00003FFC00000000000000000000003FF80007FB80FFFF803FF03FF800003FFE0FFF0001FFB00003FFC00000000000000000000003FFC000FEF003FFFC17FF03FEC00001FFE07FF0003FDC00001FFC00000000000000000000001FFE000DFF007FFFF9FFF03EFC00001FFF07FFC003DFC00001FFE00000000000000000000001FFF8037FD007FFFFFFFF81FFC00001FFF07FFE003FFC00001FFE00000000000000000000001FFF803FF6001FFFFFFFF01FF600000FFF03FFF013FEE00000FFE00000000000000000000000FFFEBFEFF003FF9FFFFF01F7E00000FFF83FFF88FEFC00000FFF00000000000000000000000FFFFFFBFC001FF9FFFF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a79 .mem_init0 = "F80FFE00000FFF83FFFFFFFFC00000FFF00000000000000000000000FFFFFDFF8000004FFFFF00FFB00000FFF81FFFFFFFF400000FFF000000000000000000000007FFFDFF7C0000003FFFF00FBF00000FFF81FFFFFFF7800000FFF000000000000000000000007FFFFFDF00000000FFFF807FF00000FFF81FFBFFFFF800000FFF000000000000000000000007FFFFEFC000000007FFC007FD80000FFF803FFFFFFF000000FFF000000000000000000000003FF7EFFC000000001FFE007DF80000FFF8003EFFFFA000000FFF000000000000000000000003FF9FFF00000000010A2003FF80000FFF800063FFFE000000FFF000000000000000000000003FF9FF";
// synopsys translate_on

// Location: LABCELL_X35_Y42_N3
cyclonev_lcell_comb \VGA|green[7]~21 (
// Equation(s):
// \VGA|green[7]~21_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a79~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a87~portadataout )) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a79~portadataout  & ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a87~portadataout )) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a79~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a71~portadataout ) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]))) ) ) ) # ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a79~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a71~portadataout )) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a71~portadataout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a87~portadataout ),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a79~portadataout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[7]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[7]~21 .extended_lut = "off";
defparam \VGA|green[7]~21 .lut_mask = 64'h08084C4C00880088;
defparam \VGA|green[7]~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y55_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode383w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000001000000000000000000000000000000000000000000000000000000000000004000000000001800000000000000000000000000000000000000000000000000000000000001000000000040800000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E0000000004000000000000400000000000000000000000000000000000000000000000000008000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "00000000000100000000000000000000000000000000000000000000000000000000000000000000000001500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y62_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode400w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000800000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000008000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300000000000000000000000000000000000000000000000000000000000000000000000000040000000000001000000000000";
// synopsys translate_on

// Location: M10K_X5_Y34_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode410w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "0000000000000000000000000007813FFF000000000000000000000000000000000000000000000000000000000000000000003E0FFFC000000000000000000000000000000000000000000000000020000000000000000000F27FF00000000000000000000000000000000000000000000000000000000000000000000007FFFC00000000000000000000000000000000000000000000000000000000000408000000003FF80000000000000000000000000000000000000000000000000000000000000080000000001A0000000000000000000000000000000000000000000000000000000000001001800000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000004000000000000000000000400000000000000400000000000000000000000000010000000800040000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000080000000000000000000000000000000000000000000008000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000400000000000000000000001000000000000000000000000000000000000000000008000000400000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080100000001000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000040000000010000000000000000000000000000000000000000000000000000000000000100000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000800000000000000000000000000000000000000000000000000000E0000000000000000000000001000000000000000000000000000000000000C00800000000000040000000000000000000000008000000000000000000000000000000000201000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y44_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode420w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000003C0001FDFF7F002FFE0000000000000000800000000000000000000000000000000000400003D0001EFFDFC0001FE0000000000000000000000000000000000000000000000000000000003F0000FFBFF40001FE0000800000000000000000000000000000000000800000000000000001F0001FEFFB80001FE0000200000000000000000000000000000000000000000000000000001F8001F7FEF00000FF0000000000000000000000000000000000000000000000000000000000FC0227FDFE00001FE0000000000000000000000000000000000000000000000000000000000FE0041F7FC00000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "FE00000000000000000000000000000000000000000000000000000400007E5C009FF600000FF00000000000000000000000000000000000000000000000000000000007FE8000AFE00000FE00000000000000000000000000000000000000000000000000000000003FD000003800001FC00000000000000000000000000000000000000000000000000000000001FC000001800001FC00000000000000000000000000000000000000000000000000000000001FC0000020000007800000000000000000000000000000000000000000000000000000000000FC0000010000003800000000000000000000000000000000000000000000000000000000000F";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "C000000000000E0000002000000000020000000000000000000000004000000000000200007F000000000003E0000002000000000000000000000000000000000000000000000000000007E000001000003C0000000000000000000000000000000000000000004000000000000000003E00000000000700000000000000000000000000000000000000000000000000000000000003E00000100000E80000000000000000000000000000000000000000002000000000000000003E00000100001C00000000000000000000000000000000000000000000000000000000000001B0000010001F00000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "0000000000001C0000038049C000000000000000000000000000000000000000000000000000000000000000E00000106AF800000000200000000000000000000000000000000000000000000000040000070000013FBF0000000000000000000000000000000000000000000000000000000000000000380000FFF7000000000040000000000000000000000000000000000000000000000020000003C0001FFFC000000000000000000000000000000000000000000000000000000000000000001E0007FFF0000000000000000000000000000000000000000000000000000000000000000000F003FFFE0000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y41_N48
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  & ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  & !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout )) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ))) ) ) ) # ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout )) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ))) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h550F550F330033FF;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y53_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode460w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a63 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a63 .mem_init3 = "01000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a63 .mem_init2 = "0000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B000000000000000000000020000000000000000000000000000000000000000000000000004000000000400000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a63 .mem_init1 = "00000010000000002000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000240000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000004000000000000000000000000000000000000000000000000000000000000000000000000042000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000010000000000000000000000000020400000000000000";
// synopsys translate_on

// Location: M10K_X14_Y51_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode440w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a47 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000008000000000000000000000000800000000000000000000000000000000000000000000000000000000004000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000002400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000020000000000000000000020000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000640000000000000000000000000000000000000000000000000000000000000000000000007FF00000000000000000000000000000000000000000000000000000000000000000000000FF3FD0000000000000000000000000000000000000000000000000000000000000000000001F08FE000000000000000000000000000000000000000000000000000000000000000000000680FFF800000080000000000000000000000000000000000000000800000000000000000003C003FFA00000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a47 .mem_init0 = "000000000000800000000000000000000000000000000000000000000000007C000FFE000000000000000080000000000000000000000000000000000000000000000000380000FFE000000000000000000000000000000000000000000000000000000000000000000780001FFF000000000000000000000000000000000000000000000020000000000800000001E400007FF800000000000000000000000000000000000000000000000000000000000000007F000003FF80000000000000000000000000000000000000000000008000000800000000007FE000003FFC0000008000000800000000000000000000000000000000000000000000000007FC";
// synopsys translate_on

// Location: M10K_X38_Y41_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode430w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "0000063FE000000800000200000000000000000000000000000000000000000000000001FF800000417F00000000000000180000000000000000000000000000000010000000000000BFF000000801B00000000000000500000000000000000000000000000000000000000000000FFE000000402B80000000000000004000000000000000000000000000010000000000000005FFC000000001980000010000000004000000000000000000000000000123000008000000003FF8000000000180000000000000000000000000000000000000000000000000000000000007FF80000000000C0000000001000002000000000000000000000000000000000400";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "00000001FFF80000000000C000000400000000280000000000000000000000000000004000000000001FF080000080000E000000000000000000000000000000000000000000000000000000000007BE0500000000006000000200808000000000000000000000000000000000000000000000003B0020000300000F00000020000000000000000000000000000000000080050000000000000FB0050001D8000030000002000A000000000000000000000000000002020000000000000001E80000006FC0000180000000000000000000000000000000000000000000000000000000000E400000FBFC00001800000080000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000001C0000037FEE00001C0000000040000000000000000000000000000000000000000000000003C00001DFF7E00000C0000000000000001000000000000000000000000000000000000000001C00000FFDFF0000060000000000000000000000000000000000000000000000000000000001800001FBFF7C000060000000000000000000000000000000000000000000000000000000001800001EFFBFC000060000001000000000000000000000000000000001000000000000000000C000017FEFFA000030000000000000000000000000000000000000000800000000000000001C00001FDFFBF80009800000A000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "000000000000000000000000000000000C00001F7FDFF000078000000000000000000000000000000000000000800000000000000000C00003BFF7FF800078000000000000000000000000000000000000000000000000000000001E00003FEFFFDC000FC000000000000000000000000000000000000000000000000000000000C00001FBFFDFC000FC000000000000000100000000000000000000000400000000000000000E00001DFFEFF9000FC000000000000000000000000000000000000000000000000000000000680000FFFBFE8100FC0000000000000000000000000000000000000000000000000000000007E0001FF7FEF0030FC00000000000";
// synopsys translate_on

// Location: M10K_X49_Y45_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode450w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a55 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000008000000400000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a55 .mem_init2 = "00100000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000200000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000200000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000004000000000000000020000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000001000000000000000000000012000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000400000000000002000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000008000000000000010000000000000008000000000000000000000000000000080000000000060000000000000010000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y41_N57
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a55~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) # ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a47~portadataout ))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a63~portadataout ))) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a55~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a47~portadataout ))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a63~portadataout )))) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a55~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a47~portadataout ))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a63~portadataout )))) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a55~portadataout  & ( (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a47~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a63~portadataout )))) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a63~portadataout ),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a47~portadataout ),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a55~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y41_N36
cyclonev_lcell_comb \VGA|green[7]~22 (
// Equation(s):
// \VGA|green[7]~22_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [3]) # 
// (\VGA|green[7]~21_combout ) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a 
// [3] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [3] & (\VGA|green[7]~21_combout )) ) ) ) # ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [3] & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [3] & (\VGA|green[7]~21_combout )) ) ) )

	.dataa(gnd),
	.datab(!\VGA|green[7]~21_combout ),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [3]),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[7]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[7]~22 .extended_lut = "off";
defparam \VGA|green[7]~22 .lut_mask = 64'h0F330F330000FF33;
defparam \VGA|green[7]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y45_N33
cyclonev_lcell_comb \VGA|green[7]~23 (
// Equation(s):
// \VGA|green[7]~23_combout  = ( \VGA|green[7]~22_combout  & ( \VGA|always0~4_combout  & ( (\VGA|red[3]~1_combout  & (!\VGA|LessThan4~1_combout  & ((\VGA|always0~0_combout ) # (\VGA|always0~5_combout )))) ) ) ) # ( !\VGA|green[7]~22_combout  & ( 
// \VGA|always0~4_combout  & ( (\VGA|red[3]~1_combout  & !\VGA|LessThan4~1_combout ) ) ) ) # ( \VGA|green[7]~22_combout  & ( !\VGA|always0~4_combout  & ( (\VGA|red[3]~1_combout  & !\VGA|LessThan4~1_combout ) ) ) ) # ( !\VGA|green[7]~22_combout  & ( 
// !\VGA|always0~4_combout  & ( (\VGA|red[3]~1_combout  & !\VGA|LessThan4~1_combout ) ) ) )

	.dataa(!\VGA|always0~5_combout ),
	.datab(!\VGA|always0~0_combout ),
	.datac(!\VGA|red[3]~1_combout ),
	.datad(!\VGA|LessThan4~1_combout ),
	.datae(!\VGA|green[7]~22_combout ),
	.dataf(!\VGA|always0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[7]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[7]~23 .extended_lut = "off";
defparam \VGA|green[7]~23 .lut_mask = 64'h0F000F000F000700;
defparam \VGA|green[7]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y39_N29
dffeas \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y39_N32
dffeas \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y39_N26
dffeas \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y48_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode440w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a40 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a40 .mem_init3 = "000057FFFFFFFFF7FFE6808010A80000020000000000000000A8000000000000000000000000000DBFFFFFFFFFEFFD81040181600000040000000000000009C0000000000000000000000000008FFFFFFFFFFFDF2800202F5000000000000000000000001400000000000000000000000000147FFFFFFFF7FF88240E0A6000000010000000000000000800000000000000000000000000002FFFFFFFFFEFFC2C000124000000050000000000000000100000000000000000000000000009FFFFFFFFFFDFC04007020000000060000000000000000180000000000000000000000000005FFFFFFFFEFFB400026000000000040000000000000000100000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a40 .mem_init2 = "000000000000000003FFFFFFFFFDFC800000000000000038000000000000000200000000000000000000000000003FFFFFFFFDF9500000000001400004400000000000000032000000000000000000000000002BFFFFFFFFFBF080000000000400005000000000000000028C000000000000000000000000029FFFFFFFFFF6A0000000000100000C700000000000000011800000000000000000000000000FFFFFFFFFFF4F00000000200000014840000000000000001800000000000000000000000000FFFFFFFFFFFBC00000000082800003E80000000000000012400000000000000000000000001FFFFFFFFFBC6600000005A00200000A20000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a40 .mem_init1 = "009000000000000000000000000001FFFFFFFFFF70A0000000600A7000010B800000000000000C80000000000000000000000000BFFFFFFFFF7A3000000000A5E810000F48000000000000010A00000000000000000000000003FFFFFFFFFE9500000000653FF6840088C00000000000006AC00000000000000000000000017FFFFFFFFFF85000000041FF3FD520242F0000000000001B8000000000000000000000000003FFFFFFFFEE01000000121FD9FF900016000000000000100B00000000000000000000000000FFFFFFFFFFC0000000001F40FFFA00007A00000000000712300000000000000000000000000FFFFFFFFFFF000000001F9013FF800000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a40 .mem_init0 = "58000000000162BC80000000000000000000000001FFFFFFFFFF8000000000FA808FFC000000C0000000009E05F00000000000000000000000001FFFFFFFFFDC000000003C1003FFE000003A0000000034845500000000000000000000000001FFFFFFFFFF800005111F203217FF0000072000000003B006C00000000000000000000000001FFFFFFFFFFC0000002BF700083FF800008000000001C09A0400000000000000000000000007FFFFFFFFFF800000907F06000BFF80000F40000000132940000000000000000000000000007FFFFFF7FFFC000000FFF008007FF8300045800000081C88000000000000000000000000000FFFFFE81D4FA0000207FF";
// synopsys translate_on

// Location: FF_X35_Y39_N14
dffeas \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y55_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode460w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a56 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a56 .mem_init3 = "214100000000000000000000000000000000000000000000000000000000000000000000680002D8000000000000000000000000000000000000000000000000000000000000000002080000018C0000000000000000000000000000000000000000000000000000000000000000A20000007B2C0000000000000000000000000000000000000000000000000000000000000020800000004070000000000000000000000000000000000000000000000000000000000000443000000008CB0000000000000000000000000000000000000000000000001D200000000C4370000000000810000000000000000000000000000000000000000000000000667000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a56 .mem_init2 = "0000262E0000000000D1000000000000000000000000000000000000000000000000088000000000DB00000000000020000000000000000000000000000000000000000000000001C400000000C7400000000000000000000000000000000000000000000000000000000000000DC50000000EA0000000000002E00000000000000000000000000000000000000000000000005A90018001400000000000007400000000000000000000000000000000000000000000000015F68007000DC000000000000300000000000000000000000000000000000000000000000000FFD8007F016000000000000050000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a56 .mem_init1 = "0000005FFDC002E2A800000000000002400000000000000000000000000000000000000000000000E7FFEC0048B9000000000000001C0000000000000000000000000000000000000000000000113FFF200BDA000000000000000DE00000000000000000000000000000000000000000000001A3FFF180040000000000000000EC0000000000000000000000000000000000000000000000007FFFA8340000000000000000098000000000000000000000000000000000000000000000004FFFFE59000000000000000001440000000000000000000000000000000000000000000000037FFFF780000000000000000004E00000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a56 .mem_init0 = "0000000000000000006FFFFCB8000000000000000000B7A00000000000000000000000000000000000000000000007BFFFFAE000000000000000001A00C3000000000000000000000000000000000000000000003BFFFFC00000000000000000019A524C0000000000000000000000000000000000000000000BFFFFFE9000000000000000000AC156C0000000000000000000000000000000000000000008FFFFFFF08000000000000000014E7AD00000000000000000000000000000000000000000013FDFFFFE94000000000000000003C12460006000000000000000000000000000000000000019CFFFFFFA400000000000000000CA01A4001040000000";
// synopsys translate_on

// Location: M10K_X14_Y42_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode430w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "40000E3FD000088C000002E46B4000000000000000000000000000FFFFFA01C09C010013FF8000004BFF40000D0000002C25BC000000000000000000000000000FFF8F10106A2000023FF04000AE0BF880001E00000AA4FAA000000000000000000000002001FFF34200010801482FFF40010384AB800016E000002555E6000000000000000000000004000EFC18200002000003FFC04000680872800009000046B7FD60000000000000000000000000013501A01A00000150BFFE880000040680000100000601FEE8000000000000000000000008000C202406000000008FFF81000000101D20001D800014BFEF400000000000000000000000020008024000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "00000010FFFC0600440414C00000AC000111FE600000000000000000000000022802280300200000003FF390000002082E4000050000429FF500000000000000000000000094403108C0020000000FBF9F0000680010780000D6028E07FED800000000000000000000000380002200000000000833E080200741400F0000168011F73BF3C0000000000000000000000004C18B00000000000007688E8001DC00007C00001804CA8BFFA4000000000000000000000002060C00000000400018E80104806F80000380000010DCA17FFE6000000000000000000000012000000000008000003C502062FBFC02000A00000190B423DF970000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000003E04404F7FEF20003A0000000E0DFDFFB3000000000000000000000008000000000000000003809523DFF7F44000E0000019098EFFFE9000000000000000000000004000000000002000002C44040FFDFF01001600000155BFBFEFDB000000000000000000000004000000000000000001E04983FBFF7E000060000018437FEFFE6800000000000000000000000000000000002000001C20A03EFFBFD080070000000ADFF7FFF3800000000000000000000001000000000000A00001C00C857FEFFA00001000000B6FFDFF7F6400000000000000000000000800000000001000001E00003FDFFBE0000B800015E6FBFF7FF9400000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "000000000000000000000000000CC0000800003F7FDFF8A407C0001153EFFBFFEA800000000000000000000000800000000000100001E00003BFF7FFA500F800062F73FEFFFF2E00000000000000000000000000000000000440001F40000FEFFFDA102FE0001F477DFFFBFA600000000000000000000000400000000000040000D00001FBFFDFE802EC00034EE37FFBFFE7000000000000000000000000000000000000400006C0001DFFEFFFC00FE000299B1FFDFFFD900000000000000000000000C000000000000200006C0000FFFBFEA8AAFC000064BBFF7FDFFF000000000000000000000002000000000000C80006E0001FF7FEF01F4FF00008B7FEFF";
// synopsys translate_on

// Location: M10K_X49_Y47_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode450w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a48 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000047FFFFFF8200000000000000001B800E800AB400000000000000000000000000000000000013FFFFFFFE280000000000000000F800790909C00000000000000000000000000000000000006FEFFFFFFE000000000000000002000008435000000000000000000000000000000000000009EFFFFFFF1C0000000000000000920000DF32C0000000000000000000000000000000000001F7FFFFFFFCC0000000000000000CC000031B1C04000000000000000000000000000000000005FF7FFFFFD000000000000000008A00000B01C14000000000000000000000000000000000027F7FFFFFFF28000000000000000E4000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a48 .mem_init2 = "00504D5900000000000000000000000000000000000BBFFFFFFFE50000000000000000E2000000295610000000000000000000000000000000005AEFFBFFFFFF080000000000000001E00000007195000000000000000000000000000000000C4FFBFFFFFFF8600000000000000050000000000D280000000000000000000000000000000025FDFFFFFFFFE100000000000000052000000001A442C00000000000000000000000000000082F7FDFFFFFFC5000000000000000B60000000004D22E00000000000000000000000000000026FFDFFFFFFFEF800000000000000720000000000F2EA00000000000000000000000000000011FEFFFFFFFFFC4000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a48 .mem_init1 = "00000000380000000000082400000000000000000000000000000049FBFFFFFFFFFEA000000000000005200000000000B9A000000000000000000000000000000277FFFFFFFFFFA200000000000000F0000000000001A400000000000000000000000000000008FFFFFFFFFFFD08000000002158098000000000000D400000000000000000000000000000021FFFFFFFFFFFF7C00000001418A8A8000000000000560000000000000000000000000000000BFFFFFFFFFFF79800000004401E1D40000000000000B3600000000000000000000000000001FFFFFFFFFFFFFC80000000C000C1F80000000000000E9E000000000000000000000000000013FFFFFF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a48 .mem_init0 = "FFFFFFFD00000020000109000000000000010E000000000000000000000000000001FFFFFFFFFFFFFDF8000004000162E00000000000000E18000000000000000000000000000007FFFFFFFFFFFFF3000001E0001C248000000000000026800000000000000000000000000000FFFFFFFFFFFFFF400000F4000006D800000000000003AC00000000000000000000000000001FFFFFFFFFFFFFFBE0003360001067000000000000003F200000000000000000000000000001FFFFFFFFFFFFFF2500035000006ED0000000000000002000000000000000000000000000025F7FFFFFFBFFFF580000694000000F0000000000000008000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N18
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a48~portadataout  & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) # ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a40~portadataout )) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a56~portadataout )))) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a48~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a40~portadataout  & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a56~portadataout )))) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a48~portadataout  & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0])) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a40~portadataout ))) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a56~portadataout )))) ) ) ) # ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a48~portadataout  & ( (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a40~portadataout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a56~portadataout ))))) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a40~portadataout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a56~portadataout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a48~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0 .lut_mask = 64'h0207A2A75257F2F7;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y46_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode410w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000002C00000000023C800003F017FFF0050096000002BFFFFFFFB100000000000000000000000000000000000048E0000001E2FFFB4240066F00015FFFFFFFEC000000000000000000000000003E0000000011020000020FF7FF00020034660024BFFFFFFF54000000000000000000000000012000000002D66000000B3F7FC00400020AB00127FFFFFFFA00000000000000000000000000150000000035DC00002803FF941010019829583AFFFFFFFFB400000000000000000000000000600000000611C000000136FC480000001D10C85FFFFFFFEB000000000000000000000000002B00000000E6A0000000001A0040010154A041AA7FFFFFFFB800000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "000000000000000000003A00000006C860000000108000000002A0C55B32FFFFFFFE7800000000000000000000000000B0000001BDE4E0000004800000000A287AC2F6CFFFFFFFB580000000000000000000000000B800000018F00014000029080000000453C21F3FFFFFFFF9500000000000000000000000000440000004240841CC00028000000008FBF807CB7FFFFFFFA88000000000000000000000000104800004441040B0000094000000005DE7E4DF5FFDFFFFF95000000000000000000000000000900000080B6000A22001000000000D3FF700D1FE7FFFFF1E00000000000000000000000000004000025051802650000000000665237E86C499FB";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "FFFE7080000000000000000000000000002C00006C1202A3100000000000A811FEFF888D85FFFD69880000000000000000000000000003400009E460042120000000001482BFFEDE240677FED794200000000000000000000000000002000009080001618000000000540F7FFDFFB53E7F80651000000000000000000000000000042000023140000A4000000000169DBEFF53D1454FA07ADD400000000000000000000000000002002488740000A80000000000177FFDFFF78141D51DDA2C00000000000000000000000000080041D5A8400004200000800016BBFFFDFFDEF5FD7FE948000000000000000000000000000015400D20680001000000B4000009";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "DFFFFBFFD16489E66DD000000000000000000000000000008C0097000000081C9109E00011FFFFFFF7F408B636D8000000000000000000000000000000026018880000000513836400001FFFFFFFEFF3B0BCE5FC00000000000000000000000000000032002440000010058204000222DFFFFFFFFF88D72C4B00000000000000000000000000000000C00C540000002240210E0007F7FFFFFFFFFA30C2235A0000000000000000000000000000001680C1800000101240048081CFFFFFFFFFFDCE13480F2000000000000000000000000000000000D500000000125A8D4C721FF9FFFFFFFFEF56C31CC40000000000000000000000000000081816A500000000";
// synopsys translate_on

// Location: M10K_X14_Y49_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode400w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "037108D693FF7FFFFFFFFBBFDCDA47A0000000000000000000000000000001B1B0000000000000000B718BFFFFFFFFFFFDFA40108000000000000000000000000000000000D28800000000000000295FFFFFFFFFFFFFFF7DE50800000000000000000000000000000000805A0000000000000010E5FDFFFFFFFFFFFFFBEAC00000000000000000000000000000000002678000000000000001997DFFFFFFFFFFFFFFFE1000000000000000000000000000000000009220000000000000000DBEFFFFFFFFFFFFFFEFFC00000000000000000000000000000000000C75A0000000000000001CBFEFFFFFFFFFFFFFB4200000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "0240000000000000011447EFFFFFFFFFFFFFFFE20000000000000000000000000000000000040C80000000000000040077FFFFFFFFFFFFFFFA2000000000000000000000000000000000005180800000000000000815FF7FFFFFFFFFFFBD80000000000000000000000000000000000000D74000000000000002027F7FFFFFFFFFFFEDE9600000000000000000000000000000000000C391000000000000008242BFFFFFFFFFFFFFDFDC000000000000000000000000000000000002B20000000000000008492FFBFFFFFFFFFFF74F6000000000000000000000000000000000004063000000000000000105FBFFFFFFFFFFFFEDD10000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000003804A00000000000000C46DFFFFFFFFFFFFFFF000000000000000000000000000000000000000404000000000000001B57FFFFFFFFFFFFFFF100000000000000000000000000000000000003788000000000000028283FDFFFFFFFFFFFF6C000000000000000000000000000000000000054C8000000000000000143DFFFFFFFFFFFFFE000000000000000000000000000000000000002CE00030000000000004A6FFFFFFFFFFFFFDC20000000000000000000000000000000000000921C110000000000008001FEFFFFFFFFFFFF9E000000000000000000000000000000000000018E0642000000000000105CF7FFFFFFFFFB7EA0000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000001806501000000000000827FFFFFFFFFFFFF80000000000000000000000000000000000000124000907800000000003487F7FFFFFFFFFFF410000000000000000000000000000000000000000011DC000000000008A3F7FFFFFFFFFFBA030000000000000000000000000000000000000000036180000000000804C3FFFFFFFFFFFFA3A00000000000000000000000000000000000000000014D2000000000002437BFFFFFFFFFFC00000000000000000000000000000000000000000000602D00000000000127B7FFFFFFF9FFA0000000000000000000000000000000000000000000000314800000000004D7FFFFFFFFFBB";
// synopsys translate_on

// Location: M10K_X5_Y32_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode383w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "B80000000000000000000000000000000000000000000010B400000000000A25DFFFFFFFFFD900000000000000000000000000000000000000000000003AED000000000025FFFFFFFFFFEF60000000000000000000000000000000000000000000001D7F4240000000114E7FFFFFFFF9F38000000000000000000000000000000000000000000001E13B80000000001CFFFFFFFFFFEC5000000000000000000000000000000000000000000000096B091800000003D3FFFFFFF3FE91C0000000000000000000000000000000000000000000010049A02200014095FFFFFFFFFFFA7E000000000000000000000000000000000000000000000000214040000005";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "07FEFFFFFBF0E00000000000000000000000000000000000000000000000000032488400081CFBFFFFFFFEA600000000000000000000000000000000000000000000000000080A5300505D85E7D9FFFE42A0000000000000000000000000000000000000000000000000001008086000A81FFEFDFF794A000000000000000000000000000000000000000000000000000002280002501BFFFFFB2AC50000000000000000000000000000000000000000000000000000002B840018003FBFF5AAE05E0000000000000000000000000000000000000000000000000000004690D40001FDF652E8C140000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "00000054B40000EFB500A92804000000000000000000000000000000000000000000000000000000000000000BF58061206000000000000000000000000000000000000000000000000000000000000000007224002A2E00000000000000000000000000000000000000000000000000000000000000000AD2000130C00000000000000000000000000000000000000000000000000000000000000002D2B000003200000000000000000000000000000000000000000000000000000000000000000E81800002800000000000000000000000000000000000000000000000000000000000000003D82000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000144500000000000000000000000000000000000000000000000000000000000000000000000473A00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y51_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode420w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "DFFFF800000000000000000000006000000000000A80003C0003FDFF7F005FFC0001D5FFBFEFFFAB800000000000000000000002000000000000280007E1049EFFDFF0007FF0000ABFDFFBFEFD6800000000000000000000009000000000000000003F0022FFBFF70003FF000055DFF7FEFFF6800000000000000000000000800000000000340003F1421FEFFBD0003FE0000EDFFDFF7FFFC400000000000000000000000800000000000080000FC211F7FEF22000FE00002AFEFFDFF7E2C000000000000000000000004000000000000C0000FC80B3FDFF08001FE000004EFFBFF7FF7840000000000000000000001C00000000000400000FE274DF7FC00002";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "FE80002F7FEFFBFFFFD40000000000000000000001000000000000060000FFFC001FF480000FE000010FF7FEFFFF7640000000000000000000000600000000000030000BFC00026F950000FE400003F7FDFFFFEDC4C0000000000000000000008000000000000030007FB000017A80002FC000013BFF7FFFFE1F0C0000000000000000000003000000000000060011F9000403C00003FE00001EFFBFFFFFFDB80000000000000000000000000000000000006200AF840008300000278000003FBFFFFFFEEC00000000000000000000000B8000000000000D0001FC0004088000057C0000157FFFFFFFFB44000000000000000000000008000000000040300007";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "F000800000004F000000A9FFFFFFFFF6020000000000000000000000000000000000010001FC000004400001CE8000031FFFFFFFFAC000000000000000000000002400000000000018000FF800003000013C880000BFFFFFFFFFB80000000000000000000000004000000000000080107F000001C0001FC04000063FFFFFFFE7E200000000000000000000000E000000000000020083F00000800112F4000000B5FFFFFFFF4C1000000000000000000000000000000000000000105F000003024C7D80200005DFFFFFFFFC0000000000000000000000000240000000000000002A84000034003E800000007DFFFFFFFE50000000000000000000000000500000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "0000000120002F0000030163F440000002FFFFFFFFE780000000000000000000000005800000000000300000F200003D2F7E000000003FFFFFFFFFF8000000000000000000000000B800000000000D8000468000037FDE92000000045FFFFFFFFB80000000000000000000000000800000000003300000FC0002FFF7A00000000025FFFFFFFF4000000000000000000000000008000000000068000005A0401FFDF800000000035FFFFFFFBE80000000000000000000000000840000000205C000004F8A8FFFF08800000001B3FFFFFFFB700000000000000000000000000400000000012C000000F2007FFF0000100000055FFFFFFFF2000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N36
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ))) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout )) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  & !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout )) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h05F5303005F53F3F;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y49_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a64 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode470w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a64 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a64 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a64 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a64 .mem_init3 = "D4003000000100003FE400007FF800005FFFE800000FFF8000000000000000000000047F8FF08180000010242003E0000007FF80A0C1FFF0000000FFF8000000000000000000000080005B4004000000204000004800007FF8040003F50A00001FFF800000000000000000000010080002000000000001000002000008040101000AC200000440090000000000000000000000210418800000000000600045B000011020001050101600000001A800000000000000000000080890048000000000090002BFC0000040000000042C0000110000400000000000000000000054002420000000000020003FFC000090500004002504000040020000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a64 .mem_init2 = "000000021145000000000000004007FFE000028800000000000000000004000000000000000000000000000000000000000000003FFE000000000000010800000040010000000000000000000000000000000000000000000007FFC00000000000000000000000000A00000000000000000000000000000000000000000000FFFE00000000000000000000000000000000000000000000000000000000000000000000001FFF8000000000000000000000000000000000000000000000000000000000000000000000007FF0000000000000000000000000000000000000000000000000000000000000000000000007FF800000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a64 .mem_init1 = "0000000000000000000000000000000000000000017FF000000000000000000000000000000000000000000000000000000000000000000000001FFD000000000000000000000000000000000000000000000000000000000000000000000000BFC0000000000000000000000000000000000000000000000000000000000000000000000007D80000000000000000000000000000000000000000000000000000000000000000000000011A000000000000000000000000000000000000000000000000000000000000000000000000080C00000000000000000000000000000000000000000000000000000000000000000000000042800000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a64 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000042000000000000000000000000000000000000000000000000000000000000000000000000000000000A80000000000000000000000000000000000000000000000000000000000000000000000003FAC000000000000000000000000000000000000000000000000000000000000000000000160";
// synopsys translate_on

// Location: M10K_X5_Y46_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a72 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a72 .mem_init3 = "0000000000000003FFFFF4BFF707FF041FFEC3FFC00001FFE07FFFFFFFFC00003FFE00000000000000000000003FFFF023FBE2FFEC027FF03FFC00001FFE07FFD45FFFBA0003FFE00000000000000000000003FFF4201EFF03FF8C83FC03FEE00000FFE03FFEA17FDF40001FFE00000000000000000000001FFF0009FFB53FF00A7FF03EFE00000FFF03FF4803DFF50001FFF00000000000000000000001FFE0000FDF93FF0103FF41FFE00000FFF03FF5800FFDC0001FFF00000000000000000000001FFF0A0477F85FF8001FFD1FF7000007FF01FF8420FEFA0000FFF00000000000000000000000FFD00923FDE1FFE04AFFC1F7F000007FF81FF8C24EFFA4";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a72 .mem_init2 = "000FFF80000000000000000000000FFF0800FEFEDFFC000FFD0FFF000007FF81FF91097FEE0000FFF80000000000000000000000FFF21423BFD1FFC060FFE0FFB800007FF80FF800A7F7D4000FFF800000000000000000000007FC09007FFC0FFD0287FD0FBF800003FF80FF800077FC00007FF800000000000000000000007FE08003FE94FFF080FFE07FF800003FFC0FF82021FF640007FFC00000000000000000000007FE04017F7C1FFFC207FF07FDC00003FFC0FFF4003FBE00007FFC00000000000000000000003FF0840FDFC07FFC003FE07DFC00001FFC07FE0023BFE00003FFC00000000000000000000003FF8100BFF447FFE04FFF03FFC00001FF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a72 .mem_init1 = "E07FE4401FFC80003FFE00000000000000000000003FF82047FBC17FFF81BFF83FFC00001FFE07FF1011FFB00003FFE00000000000000000000003FFE081FEF903FFFC2FFF83FEE00000FFE03FF28A1FDE00001FFE00000000000000000000001FFF00DDFF013FFFF9FFF03EFE00000FFF03FFF121DFC10001FFF00000000000000000000001FFF8477FD26BFF7FFFFFC1FFE00000FFF03FFE003FFD20001FFF00000000000000000000001FFF903FF6801FFBFFFFF41FF7000007FF01FFFE0FFEC80000FFF00000000000000000000000FFFFBFEFE005FFDFFFFF01F7F000007FF81FFF91FEFCA0000FFF80000000000000000000000FFFFFFBFC011FFCFFFF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a72 .mem_init0 = "FC0FFF000007FF81FFFFFFFFE08000FFF80000000000000000000000FFFFFDFF9002002FFFFF88FFB800007FF80FFFFFFFF0A0000FFF800000000000000000000007FFFDFF7C8280007FFFE80FBF800007FF80FFFFFFF7C00000FFF800000000000000000000007FFFFFDF81040001FFFF007FF800007FF80FFFFFFFF140000FFF800000000000000000000007FFFFEFC805001533FFD007FDC00007FF853FDFFFFE800000FFF800000000000000000000003FFFEFFA800000803FFE807DFC00007FF8803C7FFFBC00000FFF800000000000000000000003FFBFFF0400400518BFC083FFC00007FF806C47FFFE000000FFF800000000000000000000003FFFFF";
// synopsys translate_on

// Location: M10K_X14_Y54_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a80 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode491w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a80 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a80 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a80 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a80 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a80 .mem_init3 = "0000000000000000000000000000000000000000000000000008BB000000000000000000000000000000000000000000000000000000000000000000000000477EE00000000000000000000000000000000000000000000000000000000000000000000025FEFD4000000000000000000000000000000000000000000000000000000000000000000001FFFDFC800000000000000000000000000000000000000000000000000000000000000000005FEFFBF000000000000000000000000000000000000000000000000000000000000000000001FFDFFBB40000000000000000000000000000000000000000000000000000000000000000005FFFBFF44000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a80 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000003FFFF7FE00000000000020000000000000000000000000000000000000000000000000000217FDFFF7E0280000000008000000000000000000000000000000000000000000000000000001FFFBFFEF9200000000002000000000000000000008000000000000000000000000000000281FFE07FFDE080000000000500000000000000000000000000000000000000000000000001425FFEC0FFF9200004003FFF0004000000000007FFF0000000000000000000000000000001621BFFC00AFFC00000203FFFF9A0000000000407FFFF0000000000000000000000000000004800";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a80 .mem_init1 = "3FFE837DFE000025BFFFFF80800000000103FFFFF80000000000000000000000080000020021FFE047FBE0004827FFFFF80C4200000000FFFFFF90000000000000000000000200000240083FFC7E0FF7800105FFFFFF84FC008020053FFFFFF800000000000000000000008408087F7881FFF3FFFFF000043FFFFFF80FFC20400803FFFFFF88000000000000000000000400804FFE001FFFFFFFFF0001CBFFFFFF81FFC48000023FFFFFF8000000000000000000000038000FFFF909FFFFFFA7F005FC3FFFFFF80FFE21072103FFFFFF800000000000000000000003FF88FFFFE21FFFFFFD0FA7FF83FFFFFF80FFF3FFF140BFFFFFF800000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a80 .mem_init0 = "003FF87FFFFE85FFFFFFFA547FFC3FFFFFF80FFC7FFFF513FFFFFF800000000000000000000003FF9FFFFFFABFFFFFFFC0ABFFC3FFCFFF80FFFFFFFFF0BFF9FFF800000000000000000000003FFBFFFFFFD1FFFFFFFE007FFC3FC07FF80FFFFFFFFF53F80FFF800000000000000000000003FFFFFFFFF40FFFFFFFF083FFC7E003FF80FFFFFFFFF83C087FF800000000000000000000003FFFFFFFFECCFFFDBFFF403FFCB8003FFC0FFFFFFFFF530007FFC00000000000000000000003FFFFFFFF7C0FFF08FFF003FFC28003FFC0FFFFFFFFFC00007FFC00000000000000000000003FFFFFFFDFF07FE817FF903FFD90001FFC07FFFFFFFFC00003FFC0000000";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N24
cyclonev_lcell_comb \VGA|blue[0]~0 (
// Equation(s):
// \VGA|blue[0]~0_combout  = ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a80~portadataout  ) ) ) # ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a72~portadataout  ) ) ) # ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a64~portadataout  ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a64~portadataout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a72~portadataout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a80~portadataout ),
	.datad(gnd),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[0]~0 .extended_lut = "off";
defparam \VGA|blue[0]~0 .lut_mask = 64'h555533330F0F0000;
defparam \VGA|blue[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N6
cyclonev_lcell_comb \VGA|blue[0]~1 (
// Equation(s):
// \VGA|blue[0]~1_combout  = ( \VGA|blue[0]~0_combout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & (((\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout )) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [3]))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [3] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0_combout ))) ) ) # ( !\VGA|blue[0]~0_combout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [3] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a 
// [2] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0_combout )))) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [3]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0_combout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|blue[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[0]~1 .extended_lut = "off";
defparam \VGA|blue[0]~1 .lut_mask = 64'h048C048C26AE26AE;
defparam \VGA|blue[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y45_N18
cyclonev_lcell_comb \VGA|blue[0]~2 (
// Equation(s):
// \VGA|blue[0]~2_combout  = ( \VGA|blue[0]~1_combout  & ( \VGA|always0~5_combout  ) ) # ( !\VGA|blue[0]~1_combout  & ( \VGA|always0~5_combout  ) ) # ( \VGA|blue[0]~1_combout  & ( !\VGA|always0~5_combout  ) ) # ( !\VGA|blue[0]~1_combout  & ( 
// !\VGA|always0~5_combout  & ( (((!\VGA|always0~4_combout ) # (!\VGA|red[3]~1_combout )) # (\VGA|always0~0_combout )) # (\VGA|LessThan4~1_combout ) ) ) )

	.dataa(!\VGA|LessThan4~1_combout ),
	.datab(!\VGA|always0~0_combout ),
	.datac(!\VGA|always0~4_combout ),
	.datad(!\VGA|red[3]~1_combout ),
	.datae(!\VGA|blue[0]~1_combout ),
	.dataf(!\VGA|always0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[0]~2 .extended_lut = "off";
defparam \VGA|blue[0]~2 .lut_mask = 64'hFFF7FFFFFFFFFFFF;
defparam \VGA|blue[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y52_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode383w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000081FFFFFFFFFBF02A2000000000200000000000000000000000000000000000000000000000005FFFFFFFFBFE01000000000010800000000000000000000000000000000000000000000000003FFFFFFFFFBC01800000000618000000000000000000000000000000000000000000000120157FFFFFFFDF840000000000100000000000000000000000000000000000000000000000080007FFFFFFDFF8840000000C014000000000000000000000000000000000000000000000000000DFFFFFFFFFC000000000000004000000000000000000000000000000000000000000000000017FFFFFFFF8";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "08010000040F80000000000000000000000000000000000000000000000000001DFFFFFFFF8004000000000400000000000000000000000000000000000000000000000000000FFFFFFFFC0218260001680000000000000000000000000000000000000000000000000000003FFFFFFC006001020044000000000000000000000000000000000000000000000000000000017FFFFF8000000004120000000000000000000000000000000000000000000000000000000004FFFFE000004006C200000000000000000000000000000000000000000000000000000000000FFFF80000020440200000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "000000643800001040000020000000000000000000000000000000000000000000000000000000000000000004060000000000000000000000000000000000000000000000000000000000000000000000004C0000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000400000000200000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000002400000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y48_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode410w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000C0000000000000000008004000400000400000D40000000480000000000000000000000000040000000008000000004000002000004040000A000000013000000000000000000000000000400000000000000000030A0008000000004000B40000000A80000000000000000000000000000000000000400000000008010000000002003D80000000580000000000000000000000000010000000000C000000006004000000000000045000000004000000000000000000000000000200000000C0500000000082800000000000003A00000001500000000000000000000000000000000000241A0000000001000000001000000D5800000006000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "000000000000000000002A0000000003F0000000000000000000008000CD00000001800000000000000000000000000020000000A177C000000000000000000084003930000000400000000000000000000000000012000000203FEA100000000000000000680004C00000000680000000000000000000000000001000000205FF8040000000000000000801017480000000500000000000000000000000000001800004017EFC000000000000000001101000A0020000040000000000000000000000000000080000001FDDE00000000000000000200080AE01800000C0000000000000000000000000000040000101BFFB8000000000000000000160876604";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00018800000000000000000000000000000C0000243FFFF000000000000008020000080A7A0002964800000000000000000000000000004000010FFDFFA000000000000001000022003988012868000000000000000000000000000006000000FFFBFF000000000000002000001804C1807F9A0000000000000000000000000000004000003FFFF7FC000000000000064000A80002B05F8530000000000000000000000000000002002603FFFFEFE000000000000000000004001E2AE2240000000000000000000000000000001040C07FBFFFEF800000000004840000001002028016A000000000000000000000000000001180080FFFFFFFD8000000000006";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "200000018002B61990000000000000000000000000000000040003FFFFFFFF801000000000800000000C00288927C000000000000000000000000000000060003FFFFFFFFF0000B0000060000000000200947E00000000000000000000000000000000010207FFFFFFFFF8800F0000052000000001800000148000000000000000000000000000000004007FFFFFFFFFF9ADE80002080000000000000001C0000000000000000000000000000000002007FFFFFFFFFFFFFF00003000000000022A000004000000000000000000000000000000000100FFFFFFFFFFFFF7F000200600000000101002000000000000000000000000000000000008043FFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y59_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode400w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "FFFFF7800400800000000440C80800000000000000000000000000000000008107FFFFFFFFFFFFFFF111F400000000000200F0000000000000000000000000000000000000007FFFFFFFFFFFFFFF00200000000000000082800000000000000000000000000000000000004FEFFFFFFFFFFFFFF80600000000000000041000000000000000000000000000000000000060EFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000017FFFFFFFFFFFFFFFC00000000000000001020000000000000000000000000000000000000005F7FFFFFFFFFFFFF80000000000000000048000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "004F7FFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000003BFFFFFFFFFFFFFFFC0000000000000000002000000000000000000000000000000000000104FFBFFFFFFFFFFFFEC0800000000000000404000000000000000000000000000000000000001FBFFFFFFFFFFFFEFE0400000000000001010000000000000000000000000000000000000007CFFFFFFFFFFFFFFFC81000000000000002008000000000000000000000000000000000000177FDFFFFFFFFFFFFF302000000000000008A1000000000000000000000000000000000000007FDFFFFFFFFFFFFF7E800000000000000002010000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "000000000000000FEFFFFFFFFFFFFFFFF0100000000000000000000000000000000000000000000000000000003BFFFFFFFFFFFFFFFB804000000000000001000000000000000000000000000000000000000077EFFFFFFFFFFFFB7C00000000000000000000000000000000000000000000000000000000036FFFFFFFFFFFFFFF940000000000000000000000000000000000000000000000000000000055FFFFFFFFFFFFFFDE00000000000000020000000000000000000000000000000000000000000B7FFFFFFFFFFFDFF020000000000000000000000000000000000000000000000000000008C00FFFFFFFFFFFFFFF0220800000000048280000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "000000000000000000000000000000045FFFFFFFFFFFFFD80000000000000000000000000000000000000000000000000000000000009FFFFFFFFFFFEF808000000000000080000000000000000000000000000000000000000001027FFFFFFFFFEFF800000000000004400000000000000000000000000000000000000000000409FFFFFFFFFFFEA080000000000004000000000000000000000000000000000000000000000003FFFFFFFFFF7E008000000000001000000000000000000000000000000000000000000000001FFFFFFFFF7FC00080000000600000000000000000000000000000000000000000000000000037FFFFFFFFF700800000000044";
// synopsys translate_on

// Location: M10K_X26_Y44_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode420w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "000000000000000000000000000000000000000008000002000000000000600200002A00000000548000000000000000000000000000000000004000000000200000300000000005400000000294000000000000000000000008000000000002000000000000000200020000002A000000000940000000000000000000000000000000000020000000002000004000000000012000000000380000000000000000000000080000000000000000000000000000000000000035000000001D2000000000000000000000004000000000000400010401040001800010000001B0000000008600000000000000000000000000000000000440000003446000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "0000000080000000003000000000000000000000004000000000000000000082010002000000100000F00000000088000000000000000000000000000000000000000004020000C00000000000000C000000001220000000000000000000000000000000000001000040600008040000203000000400000001E000000000000000000000000100000000000012000004000002000000000000050000000002400000000000000000000000000000000000000000000000002000002440000000000000011200000000000000000000000200000000000008000002000000000000000000028000000004A0000000000000000000000004000000000000200018";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "000000000000110000001600000000080000000000000000000000000000000000000000000200000000000030000000E000000005000000000000000000000000000000000000000000000000000000000000000000000000004600000000000000000000000060000000000000000000000000000008C0000001C00000001800000000000000000000000000000000000000000000000000100000000000002A00000000B200000000000000000000000020000000000000000020800002800002000000002000000003C0000000000000000000000000400000000000000003300000080021800000002200000001AC000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "0000000040000000000280000000000001000000001800000000000000000000000000800000000000180000000000004E86000000000000000000000000000000000000000000000800000000000A80000000000440408000000003A00000000400000000000000000000000000000000000002000000800000000840000000005A00000000A00000000000000000000000000000000000004000000600000002200000000000A00000004100000000000000000000000000040000000204000000100000000800000000010C00000004900000000000000000000000000400000000010000000104008000000000000006A00000000C000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N12
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  & !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ))) ) ) ) # ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ))) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h505F505F30303F3F;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y43_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a73 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a73 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a73 .mem_init3 = "00000000000000000000D0000000000000000400400000000000000000020000200200000000000000000000000000000000000010008000400400000000000000400018000200200000000000000000000000000C004001000000000304002000000000000580000000001002000000000000000000000000000001000800000840004002000000000000800C00000001001000000000000000000000000000000000000000000082002000000000000800200000001001000000000000000000000000010000000000000000002001000000000000000100040000801000000000000000000000000000000000000000010042001000000000000800000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a73 .mem_init2 = "00080080000000000000000000000000000000000000000000100100000000000080004002000080080000000000000000000000000000000000000000000100080000000000000000000000080080000000000000000000000000000040000000000000100080000000000000004001000040080000000000000000000000000000000040000800001080080000000000000000001000040040000000000000000000000000000000000000000000080040000000000000000000000040040000000000000000000000000000000000000000401080040000000000010002000000020040000000000000000000000000000080000000200000040040000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a73 .mem_init1 = "0000000000000000200200000000000000000000000000000000000000014000400400000000000000000000000200200000000000000000000000002000000000000138000400200000000000000020010000100200000000000000000000000002001000000000020000400200000000000020000000000100100000000000000000000000000004000000008000000200200000000000000000000000100100000000000000000000000000428000800000000004200100000000000008080000000080100000000000000000000000000000000000005000008200100000000000004E000200000800800000000000000000000000000000000000058000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a73 .mem_init0 = "04100100000000000000000040000080080000000000000000000000000000000003FFC800000100080000000000000000000000080080000000000000000000000000000000000000600008100080000000000000000040000080080000000000000000000000000000004000000000000080080000000000000000000000080080000000000000000000000000000010000000000030080040000000004000000080000080080000000000000000000000000000020000008020038080040000000003C0000008000008008000000000000000000000000040018000000001C140040040000000000280000300000080080000000000000000000000000500";
// synopsys translate_on

// Location: M10K_X5_Y47_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a81 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode491w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a81 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a81 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a81 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a81 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a81 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a81 .mem_init3 = "00000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000040000180000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000400000020000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a81 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000100000000020000000000000000000000000000000000000000000000000000000000000000000050000200000000000000000000000000000000000000000000000000000000000000000000042000000000000000080000000000000000000000000000000000000000000000000000200000C00200000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a81 .mem_init1 = "200000000100000000000000000000000000000008000000000000000000000000000006000200200000100000000000080000000000000000008000000000000000000000000000002A000000921000000002000000000000000000000000080000000000000000000000000000C0D80000280AC01000000000000000000000000000000080000000000000000000000000009000400002001F8000000000000001002000000040000008000000000000000000000000001000000000000007000000000000000002006720000000008000000000000000000000000048000000000000000F0400000000000000050006000000000800000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a81 .mem_init0 = "0000040000008000000008004004000000000001000006000000008000000000000000000000000060000008000000000000004000080000000000000040000008000000000000000000000000040000008000000000004004000000000000000001040008008000000000000000000000000000000008000000001004004200000000000000000C40004008000000000000000000000000000000002000010000004004000000000000000000440004004000000000000000000000000000000000000048000004004200000000000000000040004004000000000000000000000000000080002000001C000040040000000000000000002000020040000000";
// synopsys translate_on

// Location: M10K_X26_Y38_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a65 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode470w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a65 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a65 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a65 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a65 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a65 .mem_init3 = "2000000000000000400C0000000000022000000000080080000000000000000000000280408000000000000000041E00000000000001000000000080080000000000000000000000063C1500000000000000005E000000000000000800000000080080000000000000000000000000000000000000000000000000000800000000040000000000080000000000000000000000000000000000000000000000D0000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000004000010000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a65 .mem_init2 = "00000000000000000000000000000600600000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000800200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a65 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000021000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a65 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E500000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N48
cyclonev_lcell_comb \VGA|blue[1]~3 (
// Equation(s):
// \VGA|blue[1]~3_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a65~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a81~portadataout ) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a65~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a81~portadataout ) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a65~portadataout  & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a73~portadataout ) ) ) ) # ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a65~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a73~portadataout ) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a73~portadataout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a81~portadataout ),
	.datad(gnd),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a65~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[1]~3 .extended_lut = "off";
defparam \VGA|blue[1]~3 .lut_mask = 64'h1111BBBB0A0A0A0A;
defparam \VGA|blue[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y55_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode440w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a41 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a41 .mem_init3 = "000003FFFFFFFFF7FFE40000000000000020000000000000000000000000000000000000000000001FFFFFFFFFEFF800000100000000040000000000000008400000000000000000000000000003FFFFFFFFFFDF000000201000000000000000000000004000000000000000000000000000007FFFFFFFF7FFC00000100000000008000000000000000400000000000000000000000000000BFFFFFFFFEFF400000000000000018000000000000000000000000000000000000000000000FFFFFFFFFFDF000000200000000000000000000000000000000000000000000000000000000FFFFFFFFEFFA000000000000000040000000000000000400000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a41 .mem_init2 = "000000000000000001FFFFFFFFFDF8000000000000000010000000000000000000000000000000000000000000003FFFFFFFFDFB4000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFBC0000000000000000014000000000000000000000000000000000000000000003FFFFFFFFFF40000000000000000002000000000000000000000000000000000000000000007FFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFF0000000000000000000A80000000000000010000000000000000000000000000FFFFFFFFFBF0000000000200000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a41 .mem_init1 = "008000000000000000000000000001FFFFFFFFFF70000000000000000000020000000000000010000000000000000000000000003FFFFFFFFF780000000000000A00000248000000000000010000000000000000000000000007FFFFFFFFFEC0000000000140040000004000000000000000000000000000000000000000007FFFFFFFFFF0000000000000C000000000000000000000030000000000000000000000000007FFFFFFFFEE00000000000014010000000000000000000800000000000000000000000000007FFFFFFFFFC0000000001060000400000280000000000400000000000000000000000000000FFFFFFFFFF80000000004400400200000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a41 .mem_init0 = "000000000001C00800000000000000000000000000FFFFFFFFFFC000000002880000020000000000000000C000100000000000000000000000001FFFFFFFFFDC0000000000000200000000000000000020000000000000000000000000000003FFFFFFFFFF00000000006000100000000000000000000000C00000000000000000000000001FFFFFFFFFF80000000610000080000000020000000040020000000000000000000000000003FFFFFFFFFF80000000800000000000000500000000600000000000000000000000000000007FFFFFE3FFF80000004010000000060000400000000800000000000000000000000000000007FFFFFA12F60000000802";
// synopsys translate_on

// Location: M10K_X26_Y45_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode450w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a49 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000007FFFFFF80000000000000000010A01080000000000000000000000000000000000000000001FFFFFFFC0800000000000000008200000900000000000000000000000000000000000000001FEFFFFFE2800000000000000008200080000000000000000000000000000000000000000001EFFFFFFF040000000000000000020000C01000000000000000000000000000000000000000B7FFFFFFF0000000000000000000200005001000000000000000000000000000000000000001FF7FFFFFC000000000000000008400001100800000000000000000000000000000000000007F7FFFFFFC1800000000000000040000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a49 .mem_init2 = "00000401000000000000000000000000000000000007BFFFFFFFF080000000000000000200000040000000000000000000000000000000000000006FFBFFFFFF000000000000000000A00000005100000000000000000000000000000000000807FBFFFFFFF000000000000000000200000000200800000000000000000000000000000000017DFFFFFFFFE3000000000000000000000000008000000000000000000000000000000000001F7FDFFFFFFE0000000000000000000000000004C00000000000000000000000000000000000FFDFFFFFFFE0000000000000000000000000000600000000000000000000000000000000000FEFFFFFFFFF00000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a49 .mem_init1 = "00000000020000000000100000000000000000000000000000000000FBFFFFFFFFFC2000000000000000200000000000400000000000000000000000000000000037FFFFFFFFFF8000000000000000000000000000020000000000000000000000000000000000FFFFFFFFFFFC08000000003F180820000000000010000000000000000000000000000000001FFFFFFFFFFFF0C0000000000019000000000000000000000000000000000000000000000009FFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFC00000001000000800000000000001808000000000000000000000000000007FFFFFF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a49 .mem_init0 = "FFFFFF81000000400000008000000000000000000000000000000000000000000000BFFFFFFFFFFFFC08000000000000480000000000000800000000000000000000000000000007FFFFFFFFFFFFF0000003C00000008000000000000060000000000000000000000000000000FFFFFFFFFFFFFF0000000000000018000000000000002000000000000000000000000000001FFFFFFFFFFFFFF8000020000000230000000000000000000000000000000000000000000000FFFFFFFFFFFFFE0000000000000040000000000000010000000000000000000000000000001FFFFFFFFBFFFF40100000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y43_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode430w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "0000008000000000000003403800000000000000000000000000007FFFF40000100000020040000080800000010000002008000000000000000000000000000007FFA60000000000000000000000000800000000000800040000000000000000000000000001FFF000000100000000000000028020800010400000002A00000000000000000000000000000FFA00000000000002000000001000E000000000001020000000000000000000000000000001E10000080000000000060000020405000000000008060100000000000000000000000000000000000A000000001000000000000052000001000000C012000000000000000000000000000000000202";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000002000400000400000000002400201E01A0000000000000000000000000000000020000000000200A000000000000000000000001600B00000000000000000000000000000008400000000000018A0000100000900000020180B8012000000000000000000000000200000E0000000000000040E0001C800001000004202128C00C40000000000000000000000007800D000000000000115800000604000048000000000170005C000000000000000000000000050D000000100000000A00100F8040000200000000005C8001800000000000000000000000200000000000800000300000030002000010000001004B5C006A0000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "0200000000000000000020000580000800002000000C02200004E0000000000000000000000000000000000080000020000020000000000000000001270000170000000000000000000000000000000000060000004000000000000000800000000400000248000000000000000000000000000000000020000000000020000000000800000005C000001900000000000000000000000000000000000200000000000000000200000000000190000000C000000000000000000000000000000000001000000000000000000000020000002800000009800000000000000000000000000000000000000002000001000000000000000014900000006800000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "000000000000000800000000001C00001000000000000800004000022C000000154000000000000000000000000000000000001000002000000000000000000000D084000000D00000000000000000000000000000000000000000020000000000000010200000B0800000059000000000000000000000004000000000000000000000020000002000120000B11C00000018000000000000000000000004000000000000000000000000000003000000001664A000000260000000000000000000000020000000000000000000000000000003910000039B04000000008000000000000000000000000000000000018000012000000000000C00000017480000";
// synopsys translate_on

// Location: M10K_X26_Y51_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode460w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a57 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a57 .mem_init3 = "20000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000200000050000000000000000000000000000000000000000000000000000000000000000000800000008000000000000000000000000000000000000000000000000000000000000000401000000008000000000000000000000000000000000000000000000000000000000000000018000000003800000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a57 .mem_init2 = "000000000000000000C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014000000000000000000000000000000000000000000000000000000000000001800000000020000000000000800000000000000000000000000000000000000000000000000F80000000020000000000004000000000000000000000000000000000000000000000000001F000000002C000000000000400000000000000000000000000000000000000000000000000BF80000001A000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a57 .mem_init1 = "0000001FFC000020880000000000000000000000000000000000000000000000000000000000000003FFE000080900000000000000000000000000000000000000000000000000000000000000003FFC00000E000000000000000800000000000000000000000000000000000000000000000007FFE000000000000000000000000000000000000000000000000000000000000000000000007FFF80240000000000000000000000000000000000000000000000000000000000000000000FFFFC44000000000000000001000000000000000000000000000000000000000000000000017FFFE000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a57 .mem_init0 = "0000000000000000000FFFFE0000000000000000000010000000000000000000000000000000000000000000000003FFFFF0400000000000000000020000000000000000000000000000000000000000000000007BFFFFC000000000000000000102000000000000000000000000000000000000000000000003FFFFFC000000000000000000006040000000000000000000000000000000000000000000003FFFFFC000000000000000000008600000000000000000000000000000000000000000000007DFFFFE000000000000000000002004000000000000000000000000000000000000000000105FFFFFF8000000000000000000C20800000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N30
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a57~portadataout  ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a49~portadataout  ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a41~portadataout  ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a41~portadataout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a49~portadataout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a57~portadataout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0 .lut_mask = 64'h0F0F5555333300FF;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N54
cyclonev_lcell_comb \VGA|blue[1]~4 (
// Equation(s):
// \VGA|blue[1]~4_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [3] & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0_combout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|blue[1]~3_combout ) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [3] & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0_combout  & ( 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [3] & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0_combout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|blue[1]~3_combout ) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [3] 
// & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0_combout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.datac(!\VGA|blue[1]~3_combout ),
	.datad(gnd),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [3]),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[1]~4 .extended_lut = "off";
defparam \VGA|blue[1]~4 .lut_mask = 64'h22220A0A77770A0A;
defparam \VGA|blue[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y45_N48
cyclonev_lcell_comb \VGA|blue[1]~5 (
// Equation(s):
// \VGA|blue[1]~5_combout  = ( \VGA|always0~5_combout  & ( \VGA|blue[1]~4_combout  ) ) # ( !\VGA|always0~5_combout  & ( \VGA|blue[1]~4_combout  ) ) # ( \VGA|always0~5_combout  & ( !\VGA|blue[1]~4_combout  ) ) # ( !\VGA|always0~5_combout  & ( 
// !\VGA|blue[1]~4_combout  & ( ((!\VGA|red[3]~1_combout ) # ((!\VGA|always0~4_combout ) # (\VGA|always0~0_combout ))) # (\VGA|LessThan4~1_combout ) ) ) )

	.dataa(!\VGA|LessThan4~1_combout ),
	.datab(!\VGA|red[3]~1_combout ),
	.datac(!\VGA|always0~4_combout ),
	.datad(!\VGA|always0~0_combout ),
	.datae(!\VGA|always0~5_combout ),
	.dataf(!\VGA|blue[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[1]~5 .extended_lut = "off";
defparam \VGA|blue[1]~5 .lut_mask = 64'hFDFFFFFFFFFFFFFF;
defparam \VGA|blue[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y53_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode420w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "DFFFF0000000000000000000000019FFFFEFFBFFD8000002000200000000200000007FFFBFEFFFFF000000000000000000000000FFFFF7FEFFBEC000002000200000100000000007FFDFFBFEFFFC000000000000000000000007FFF7FDFFBFE400000000020000030000000000FFDFF7FEFFFFC000000000000000000000007FFFFF7FDFFD6000000800000000000020000001FFFDFF7FFFFC000000000000000000000006FFFFBFF7FDEE000000000200000800000100001FFEFFDFF7FFE000000000000000000000003FFFBFEFFDFF7800000401800000800000000001FEFFBFF7FFFF000000000000000000000002FFFFFBFEFFE9C0000001C8A000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "0100000FFFEFFBFFFFE000000000000000000000002FFFFDFFBFFF3000008080010000000010080000FFF7FEFFFFFF000000000000000000000001FFFDFF7FFFFDC000000300058000000000000007F7FDFFFFFFF000000000000000000000000FFFFFDFFFFFBB000000300002800000001000003FFF7FFFFFFE0000000000000000000000007FFFEFFFFFFC6000000000000080000000000007FFBFFFFFFFE000000000000000000000000FFFEFFFFFFF5F400020000000000000244000007FBFFFFFFFFE0000000000000000000000007FFFFFFFFFFE4000000000000000000744000001FFFFFFFFFFE0000000000000000000000007FFFFFFFFFEBB400010";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "000000000000100000001FFFFFFFFFFC0000000000000000000000003FFFFFFFFFFEEC00008000000100000020000001FFFFFFFFFFE0000000000000000000000001FFFFFFFFFFBF200000000000200000420000003FFFFFFFFFFC0000000000000000000000001AFFFFFFFFFFFF000001000001000008C0000003FFFFFFFFFFC00000000000000000000000009DFFFFFFFFFEB80004100000000000000000003FFFFFFFFFFC00000000000000000000000006BFFFFFFFFFF700006000000080000200000001FFFFFFFFFFC000000000000000000000000199FFFFFFFFFF160001280000000011000000001FFFFFFFFFFC00000000000000000000000003BFFF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "FFFFFFDE20001000000280022000000001FFFFFFFFFF8000000000000000000000000055FFFFFFFFFF380000000000000006000000001FFFFFFFFFF00000000000000000000000001D9FFFFFFFFFFE00000180000240408000000007FFFFFFFFFF800000000000000000000000002FFFFFFFFFFC400000000000000860000000003FFFFFFFFFE0000000000000000000000000061FFFFFFFBAA000000640000000100000000003FFFFFFFFFF000000000000000000000000003BFFFFFFFCDC000000300008000000000000007FFFFFFFFFF0000000000000000000000000077FFFFFFF2E0000000104008000000000000003FFFFFFFFFE000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y57_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode383w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "80000000000000000000000000000000000000000000000001FFFFFFFFFBE00FFFFFFFFFFB9C0000000000000000000000000000000000000000000000002AFFFFFFFBFE00F9FFFFFFFFFE800000000000000000000000000000000000000000000000003DBFFFFFFFA804FFFFFFFBFDF0000000000000000000000000000000000000000000000000017FFFFFFFDFC0FFFFFFFFEF5E0000000000000000000000000000000000000000000000000006E7FFFFDFF803FFFFFFEB7F40000000000000000000000000000000000000000000000000001FDDFFFEBF407FFFFFFFFFE000000000000000000000000000000000000000000000000000013FBFFFFFF8";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "0FFFDDFFF2F1800000000000000000000000000000000000000000000000000007B77BFFF7807767CFFFB700000000000000000000000000000000000000000000000000000015ACFFAFA807B5F5BFFE6000000000000000000000000000000000000000000000000000000077F79FFC002FFFB7FB600000000000000000000000000000000000000000000000000000000157FFFD8003F9CEBD5800000000000000000000000000000000000000000000000000000000047BFFE00017FBE0E00000000000000000000000000000000000000000000000000000000000196F2000059FD840000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "000000093E00001FF0000000000000000000000000000000000000000000000000000000000000000000000002F80000000000000000000000000000000000000000000000000000000000000000000000007F0000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y44_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode400w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "FC8EF70002D7BFFFFFFFFB3FD00000000000000000000000000000000000000003FFFFFFFFFFFFFFF000ABB7FFFFFFFFFDFA0000000000000000000000000000000000000000B7FFFFFFFFFFFFFF804EFFFFFFFFFFFFFFFE0000000000000000000000000000000000000005EFFFFFFFFFFFFFE002FDFFFFFFFFFFFFF3F0000000000000000000000000000000000000006FFFFFFFFFFFFFFE807DFFFFFFFFFFFFFFBF0000000000000000000000000000000000000017FFFFFFFFFFFFFFF00AFFFFFFFFFFFFFF6F60000000000000000000000000000000000000005F7FFFFFFFFFFFFF80BFEFFFFFFFFFFFFFFC000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "000F7FFFFFFFFFFFFEE80EEFFFFFFFFFFFFF73A0000000000000000000000000000000000000033FFFFFFFFFFFFFFBC077FFFFFFFFFFFFFF9A000000000000000000000000000000000000004F7BFFFFFFFFFFFFE409FF7FFFFFFFFFFFED8000000000000000000000000000000000000000BBFFFFFFFFFFFFEDE07F7FFFFFFFFFFFFDEC00000000000000000000000000000000000000ECFFFFFFFFFFFFFF7C81BFFFFFFFFFFFFFDF400000000000000000000000000000000000000D7FDFFFFFFFFFFFF7380FFBFFFFFFFFFFF9A0000000000000000000000000000000000000001CDFFFFFFFFFFFFF7E01FBFFFFFFFFFFFF64000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "0000000000000007A5FFFFFFFFFFFFFF3405FFFFFFFFFFFFFFF0000000000000000000000000000000000000007BBFFFFFFFFFFFFFFA007FFFFFFFFFFFFFD7000000000000000000000000000000000000000077EFFFFFFFFFFFF97C03FDFFFFFFFFFFFF7000000000000000000000000000000000000000056FFFFFFFFFFFFFFF801DFFFFFFFFFFFFFC000000000000000000000000000000000000000051FFCFFFFFFFFFFFDB02FFFFFFFFFFFFFDC000000000000000000000000000000000000000003A6FFFFFFFFFFFD7F01FCFFFFFFFFFF7F20000000000000000000000000000000000000000000FCFFFFFFFFFFFFF01EFFFFFFFFFFF1EC00000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "000000000000000000000000000000001FEFFFFFFFFFFFD003FFFFFFFFFFF97C00000000000000000000000000000000000000000000187FFFFFFFFFEC80FB7FFFFFFFFFFDC00000000000000000000000000000000000000000000337FFFFFFFFEF7A077FFFFFFFFFFD300000000000000000000000000000000000000000000005FFFFFFFFFF7EA03FFFFFFFFFFF78800000000000000000000000000000000000000000000005FFFFFFFFFF7C01FBFFFFFFFFFF40000000000000000000000000000000000000000000000057FFFFFFFF7FC019FFFFFFFF8FE800000000000000000000000000000000000000000000000077FFFFFFFFF600EDFFFFFFFD9B";
// synopsys translate_on

// Location: M10K_X41_Y34_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode410w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "0000000027FFFFFFF7C000000018020000400000000001FFFFFFFFFFC0000000000000000000000000077FFFFFFF78000000002000000000000000000FFFFFFFFFF8000000000000000000000000000BFFFFFFEE0000000003000008000000000001FFFFFFFFFF00000000000000000000000000017FFFFFFF80000000000808010000000000000FFFFFFFFFF8000000000000000000000000006FFFFFFFF80400000000200000000000000007FFFFFFFFFF000000000000000000000000000156FFFFEF00C00000000194800000000000003FFFFFFFFFE0000000000000000000000000003ABFFFF0A0300000000000000000000000000FFFFFFFFFFC000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "0000000000000000000002ABFFFFF20390000000000000000000080000FFFFFFFFFF80000000000000000000000000000D3FFFDA00138000000000000000000034000FFFFFFFFFF80000000000000000000000000001DBFFFED00FE800000000000000000053C003FFFFFFFFFF00000000000000000000000000001EFFFFB407F780000000000000000001D9003FFFFFFFFFF800000000000000000000000000018BFFF9006EBC000000000000000000F75007FFFFFFFFFC00000000000000000000000000000DFFFFE0149DE000000000000000009F66003FFFFFFFFFC000000000000000000000000000005FFFF903AE7B8000000000000000137AC403FFFF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "FFFFFC00000000000000000000000000000B7FFFC02DFD540000000000000003FCFF8017FFFFFFFF8000000000000000000000000000000FFFDC0B9DFB10000000000000019FE61C00FFFFFFFFF80000000000000000000000000000017FFD00F7FBFE000000000000002D7FF9E007FFFFFFFF00000000000000000000000000000017FAE06EBFF7FC00000000000005FEFFFB0007FFFFFFE0000000000000000000000000000001FB9A038BFFEF60000000000001DDFDFF32001FFFFFFE0000000000000000000000000000000BBA0157BFFFEB80000000000007BFFDFEC001EFFFFFE000000000000000000000000000000066E80F97FFFED800000000000F";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "CDFFFBFF00003FFFF800000000000000000000000000000007F500FFFFFFF78800000000007FFFFFF7F200023FFFC00000000000000000000000000000001EF017FFFFFFFB00008000005DFFFFFFEFC000001BF000000000000000000000000000000001B207BFFFFFEFFD800B00000C5FFFFFFFF30000041F8000000000000000000000000000000002C02BFFFFFFDDBA54E00003EDFFFFFFFFFC000001B00000000000000000000000000000000010167FFFFFEFEDBFFB80003BBFFFFFFFFAC0000000000000000000000000000000000000000101FFFFFFFFEDA572B00001FBFFFFFFFF9B1000000000000000000000000000000000000000001AFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y41_N9
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout )) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout )) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y37_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a74 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a74 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a74 .mem_init3 = "0000000000000000000091000100008000040400400000000080000000020000000200000000000000000000000000000200100018008000400400000000080004C00000000000200000000000000000000000000A000001000000080104002000000000400700000000000002000000000000000000000000010000000000000000004002000000000400800400000000001000000000000000000000000018000000000000000082002000000000400400200000000001000000000000000000000000010000000800000000002001000000000200800100000000001000000000000000000000000000000000000000000042001000000000200800080020";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a74 .mem_init2 = "00000080000000000000000000000000000000000000000002100100000000020000004002000000080000000000000000000000000000000040000000000100080000000010000004002000000080000000000000000000000002000000000000000800100080000000010000000000000000080000000000000000000000000000000000000000001080080000000010000000001000000040000000000000000000000000000000000000000000080040000000010020002000000000040000000000000000000000000800000000000000000080040000000008000002000000000040000000000000000000000000000080000000000800040040000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a74 .mem_init1 = "008000001000000000020000000000000000000000000400000000000000C000400400000000080000000010000000200000000000000000000000002000000800000100008400200000000040000000010000000200000000000000000000000000000000000000060000400200000000040020000000000000100000000000000000000000000004000000008000000200200000000040000040000000000100000000000000000000000000450001000004000000200100000000020008040020000000100000000000000000000000000180000000005000008200100000000020003B000200000000800000000000000000000000000000000000040000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a74 .mem_init0 = "001001000000000200000000200000000800000000000000000000000000000020020040000081000800000000100000000000000000800000000000000000000000000000000000002000181000800000000100000000000000000800000000000000000000000000000080000003000000800800000000100000000800000000800000000000000000000000000000080000000000100800400000000100000001000000000800000000000000000000000000000000000000000000800400000000000080001000000000800000000000000000000000006000000000000044C0040040000000000000000300000000080000000000000000000000000300";
// synopsys translate_on

// Location: M10K_X69_Y36_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a66 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode470w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a66 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a66 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a66 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a66 .mem_init3 = "20000000000020004004000000000002600000000000008000000000000000000000000044040000000000000004000000000000000100000000000008000000000000000000000000041200000000000000004000000000000000000200000000008000000000000000000000000000000000000000000000000000000000000017000000008008000000000000000000000000000000000000000000000170000000000000000000000000008000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a66 .mem_init2 = "00000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a66 .mem_init1 = "00000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000080200000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000021000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a66 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006800000000000000000000000000000000000000000000000000000000000000000000000020";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a82 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode491w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a82 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a82 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a82 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a82 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a82 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a82 .mem_init3 = "00000000000000000000000000000000000000000000000000006040000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000080000080000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000200000020000000000000000000000000000000000000000000000000000000000000000000000000020000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a82 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000000000000000000000000000000000000000000000000000000000000000A0002000000003FFF8000000000000007FFF0000000000000000000000000000000000000200400000000003C00000000000000000780000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a82 .mem_init1 = "20000060000000001C000000000000000003800008000000000000000000000000000004000200000200000000060000081C0000000000C00000800000000000000000000000000000A80000029C0000000003800000013C00000000700000080000000000000000000000000000006000001807C01000000000000010380000000000000080000000000000000000000000005001800000000B80000180000000010060000000000000080000000000000000000000380010000200000000470001E0000000001002220E00000000008000000000000000000000007FC3000000000000010D87E0000000000100060003000000000800000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a82 .mem_init0 = "00000400000000000000000000040000000010030000020000000080000000000000000000000000600000080000000000000040000000010000000010000000080000000000000000000000000000000000000000020000040000000010000000010000000080000000000000000000000000000000000000000000040042000000010000000008000000080000000000000000000000000000000020000060000040040000000010000000008000000040000000000000000000000000000000020000410000040040000000010000000004400000040000000000000000000000000000000000001804000040040000000008000000002000000040000000";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N27
cyclonev_lcell_comb \VGA|blue[2]~6 (
// Equation(s):
// \VGA|blue[2]~6_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a82~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a74~portadataout ) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a82~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a74~portadataout ) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a82~portadataout  & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a66~portadataout ) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a82~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a66~portadataout ) ) ) )

	.dataa(gnd),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a74~portadataout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a66~portadataout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a82~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[2]~6 .extended_lut = "off";
defparam \VGA|blue[2]~6 .lut_mask = 64'h00CC33FF0C0C0C0C;
defparam \VGA|blue[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y41_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode450w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a50 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000008000000000000000000000000180000000000000000000000000000000000000000000000000000000008000000000000000082000000000000000000000000000000000000000000000000000000000000000000000000080000800000000000000000000000000000000000000000000000000104000000000000000002000100000000000000000000000000000000000000000000000000080000000000000000000000040000000000000000000000000000000000000000040000000080000000000000000000000002000000000000000000000000000000000000000000000000000800000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a50 .mem_init2 = "0012000000000000000000000000000000000000000000000000100000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000060000000480000000000000000000000000000000000000800000000080000000000000000020000000000000000000000000000000000000000000000000000000043000000000000000820000000000000000000000000000000000000000000001000000000021000000000000000020000000000000000000000000000000000000000000000000000000010000000000000000000000000000C000000000000000000000000000000000010000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a50 .mem_init1 = "0000000040000000000004000000000000000000000000000000000000000000000000000000000000082000000000008000000000000000000000000000000000000000000000420000000000000082000000000000000000000000000000000000000000000100000000000208000000002050002000000000001C000000000000000000000000000000000000000000000000000000000049820000000000008000000000000000000000000000000000000000000000000000000400001000000000000000000000000000000000000000000000002000000000000000000001000006040000000000001000000000000000000000000000000004000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a50 .mem_init0 = "000000008000000000000000000000000000800000000000000000000000000000004000000000000008000008000000000000000000000C00000000000000000000000000000000000000000000000000050000000000000000000000000000000000000000000000000000000000000000000002000000000000080000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000200000000100000000000000000000000000000000000000000000010000000000000801800C0000000010000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y61_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode440w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a42 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000002000000000000000800000000000000000000000000000000000000000000004020000000004000000000000000800000000000000000000000000000400000000000000006080000000008000000000000000000000000000000000000000000000000000000000500002000000000008000000000000000400000000000000000000000000000000000000000000000000000000008000000000000000400000000000000000000000000000000000000000800000600000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000001800000000000000020000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000200000000000000000000000000000000000000000000010000000000000000000000000000000000000008000000000000000000100000000000000000000000000000000000000000000800000000010000000000000000000000000000000000010000000000000000000000000000000000000010000000000000000000020000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a42 .mem_init1 = "000000000000000000000000000000000000000000000000000002200000000000000000000010000000000000000000000000000000000000040000000000049C000000000000000000000100000000000000000000000000000000000000000000000003C00400000000000000000000400000000000000000000000000000000000000000000000000080100000000000000000001000000000000000000000000000000000000001000000000000CF00000000000000000000040000000000000000000000000000000000000010000000000040000400000080000000000500000000000000000000000000000000000000020000000000402400000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a42 .mem_init0 = "00000000000000000000000000000000000000000000000000004000000003000040020000000000000000A00000000000000000000000000000000000000004000000000000000010000000000000003000000000000000000000000000000200000000000000000008A000000080000000000000000000000000000000000000000000002000000000000000000004000080000000020000000000000000000000000000000000000000000000000000000000808000040000000010000000600000000000000000000000000000000000000C0000000000400000004004000000800000080000000000000000000000000000000800001E0CB40000000800";
// synopsys translate_on

// Location: M10K_X26_Y40_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode460w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a58 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a58 .mem_init3 = "3B000000000000000000000000000000000000000000000000000000000000000000000010000300000000000000000000000000000000000000000000000000000000000000000000040000080000000000000000000000000000000000000000000000000000000000000000000200000070000000000000000000000000000000000000000000000000000000000000000000800000004000000000000000000000000000000000000000000000000000000000000000005000000008000000000000000000000000000000000000000000000000000000000000000008000000003000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a58 .mem_init2 = "000000000000000000C000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000018000000000000000000000000000000000000000000000000000000000000000000000000020000000000002000000000000000000000000000000000000000000000000002000000000080000000000006000000000000000000000000000000000000000000000000004040000000A000000000000040000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a58 .mem_init1 = "000000080400000008000000000000040000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000400000000200000000000000080000000000000000000000000000000000000000000000000400000002800000000000000080000000000000000000000000000000000000000000000000000000360000000000000000000000000000000000000000000000000000000000000000000000040C0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000040000002000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000800000000000000000021000000000000000000000000000000000000000000000080000000000000000000000000001000000000000000000000000000000000000000000000180000000000000000000000000820C00000000000000";
// synopsys translate_on

// Location: M10K_X58_Y34_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode430w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "0000088020000008000002002000000000000000000000000000000000080000100000000000000021000000000000000001000000000000000000000000000000005100000000000000000000000C0000000000000806FC0000000000000000000000000001001800000000000020000000010004800000000000007FC000000000000000000000000000000200000000000000000000000000C800000300002007F8000000000000000000000000000080000004000000000004000000000040000000000807FFC00000000000000000000000000000000009800000000000000000600010000000000000FFFE00000000000000000000000000000000015C";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000400000000000400400FFFC0000000000000000000000000000000029BA0000000000E600000000000000000000003FFFF000000000000000000000000000000171F9C0000000041030000300000100000060000BFFFE0000000000000000000000000000005DBEEE0000000C80050001800000900000000200FFBFF0000000000000000000000000A0000BFFEC40000000850060006000000000000000009FBFFF80000000000000000000000031904EFFF61600000010400000F802000000000001280FDFFFFC0000000000000000000000035FBFFF7DFE4800000004000010000000010000000801F7FDFFC0000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "01EFDFFFB7F79000000000000540001000000000000802FFDFFFE0000000000000000000000019FFFDEFBBF5000000200000200000000002000000013FEFFFFE00000000000000000000000277FFF7BEFFB00000004000000000040000800000000FFBFEFFF800000000000000000000000DEFF0FDFFBDA0000000000000000020000000000003F7FEFFFF000000000000000000000001EFFF777FDD1E000000000000000002000000000000BDFF7FFFF800000000000000000000000FBAFFBFF7DDE000001000000000000000020000001EFFDFF7FF800000000000000000000000FFFFBFEFFDBE000000000003000000000040000008FFBFF7FFFC00000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "000000000000000BFFFFFBFEFFE000001000002000000000080000007FEFFBFFFFC000000000000000000000007FFFFDFFBFFF8000000000020000008000840000DFF7FEFFFFFC000000000000000000000003FFFDFF7FFEF8000002000000000004001020000FF7FDFFFBFFF000000000000000000000005FFFFFDFFEFF8000000000000000002000020001FFFF7FFBFFFE000000000000000000000001FFFFEFFF7FF0000008000000000006800000001FFFBFFDFFFFE000000000000000000000001FFFEFFFDFF7A000008000010000000753020003FFBFFF7FDFFF000000000000000000000000BFFFFFBFF7FD000009000000000000088000001FFFFEFF";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N18
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a42~portadataout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a58~portadataout ))) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a42~portadataout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a58~portadataout ))) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a50~portadataout ) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a50~portadataout  & \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a50~portadataout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a42~portadataout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a58~portadataout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N51
cyclonev_lcell_comb \VGA|blue[2]~7 (
// Equation(s):
// \VGA|blue[2]~7_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0_combout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [3] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [3] & ((\VGA|blue[2]~6_combout ))))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [3])) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0_combout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [3] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [3] & ((\VGA|blue[2]~6_combout ))))) 
// ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [3]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.datad(!\VGA|blue[2]~6_combout ),
	.datae(gnd),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[2]~7 .extended_lut = "off";
defparam \VGA|blue[2]~7 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \VGA|blue[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N9
cyclonev_lcell_comb \VGA|blue[2]~8 (
// Equation(s):
// \VGA|blue[2]~8_combout  = ( \VGA|always0~5_combout  & ( \VGA|blue[2]~7_combout  ) ) # ( !\VGA|always0~5_combout  & ( \VGA|blue[2]~7_combout  ) ) # ( \VGA|always0~5_combout  & ( !\VGA|blue[2]~7_combout  ) ) # ( !\VGA|always0~5_combout  & ( 
// !\VGA|blue[2]~7_combout  & ( (!\VGA|red[3]~1_combout ) # (((!\VGA|always0~4_combout ) # (\VGA|LessThan4~1_combout )) # (\VGA|always0~0_combout )) ) ) )

	.dataa(!\VGA|red[3]~1_combout ),
	.datab(!\VGA|always0~0_combout ),
	.datac(!\VGA|LessThan4~1_combout ),
	.datad(!\VGA|always0~4_combout ),
	.datae(!\VGA|always0~5_combout ),
	.dataf(!\VGA|blue[2]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[2]~8 .extended_lut = "off";
defparam \VGA|blue[2]~8 .lut_mask = 64'hFFBFFFFFFFFFFFFF;
defparam \VGA|blue[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y44_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode420w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000800000000000000000000002000000000000000004000000000000010000000800000000000000000000000000000000002000000000000000004000000000000006000000800000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000010300000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000010000000000000000000000000000000000000000000000006000000440000000000000000000000000000000000000000000000000000000000000000002000000080000060000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000010000000000000000000000000000000000000800020000000400000000000000000000000000000000000000000000000000000000000000000000000000100000080000000000000000000000000000000000000000000000000000000000008000000000000080000000000000000000000000000000000000000000000000000040000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000800000200000000002000000000000000000000000400000000000020000000000000000020000000000000000000000000000000000000000000400000000000010000810000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000002000000000000000000000000200000000000000000000000000000110000000000000000000000000000000000000000000000000000000004000000000000000000000000200000000000000000000000000000000000000000000000000000040000020000800000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000001000003000000004010000000000000000000400000000000000000000000010000000000000000002000000811000000000020000000000000000000000000000000000000000000000000000000000000008300000000000000000000000000000000000000000000000000000000010000004000008000000000000000000000001000000000000000000000000000000000000000000000200000000000000000040000000000000000000000000000000000004000000000000000000300000004000000000000000000000000000000000000000000000000000000000000000000800100000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y41_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode410w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000020000000000180000000000000000000000000000000000000000000000000000000000000000000000003100000000000000000000000000000000000000000000000000000200000000000000000000140000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000400000000000000C00000000000000000000000000000000000000000000000000000000000002000000000600000000000000000000000000000000000000000000000000000000000000000800000000000000000004000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000004000000000000000000000100010000000000400000000000000000000000000000000000008000000000000000000000080000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000080000000000000000000000020080000000002000000000000000000000000000000000000002018000000000000000000000040000000002000000000000000000000000000000000020040000000000000000000040008000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000040000400000000000000000000000000000000000000000000000100000000000000000000020000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000100004000000000000000003000000020000000000000000000000000000000000000000000001000000004000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "0000000000014000000000000000000000000000000000000000000000000010000000000100000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000080000000000000000000000000000000200000000000002000000001000000000000000000000000000000000000000000000000000080080000000000402000000000000000000000000000000000000000000000000000000000004000000000000000000004000000000000000000000000000000000000000000000000000000000000000000008080018000000000000A000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y52_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode383w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "20000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000004080000000000800000000000000000000000000000000000000000000000000000000000000000000000000C00000000000000000000000000000000000000000000000000000000000004";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000408000000000C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000000090000000000000000000000000000000000000000000000000000000000000004000000000800000000000000000000000000000000000000000000000000000000003000008004000180800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "00000080C00000000600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y58_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode400w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "00000800000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001A00000000000000041000000000000000002000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "00100000000000000004000000000000000000400000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000010000000000000002020000000000000000800000000000000000000000000000000000000000000000000000004000000000000000000C00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000010800000000000000800400000000000000000000000000000000000000000000000000000008800000000000000020000000000000000300000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000400000000000000000000000000000000000000000000000000000000000000800000000000004000000000000000000000000000000000000000000000000000000000000200000000000100000000000000200000000000000000000000000000000000000000000000088000000000001000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N24
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout )) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout )) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a83 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode491w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a83 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a83 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a83 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a83 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a83 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a83 .mem_init3 = "00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a83 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100001000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a83 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000002000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000020000020000000000000000000000000000000000000000000000000000000000000000000000000020000000008000400000000000004800004000000000000000000000000000000000400000020000002000000400000000000000010000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a83 .mem_init0 = "00000100000102000000000000000000000000000000080400000000000000000000000000000000000000000000000040040000000000000000000020000100000000000000000000000000000000000002000000000000000000800000000000000000000000000000000000000000000000000000041000000000000000000400000000000000000000000000000000000000000000000000000001000680000000000000400000000000000000000000000000000000000000000000000000001000A0000800000080040000000000000000000000000000000000000000000000000000000080000200C000000000200000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y49_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a75 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a75 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a75 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a75 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a75 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a75 .mem_init3 = "00000000000000000000240000080000000000000000020000000000000000000000000000000000000000000000003004000000000000000000000020000000200000000000000000000000000000000000000000002000040000000000000000010000000001000080000000000000000000000000000000008000800040080000100000000010000000400000040000000000000000000000000000000000000000040080000000000000010000000000000040000000000000000000000000000000000000000020000010040000000008000000000000000000000000000000000000000000000000000400400000000000000000008000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a75 .mem_init2 = "00000000000000000000000000000000000000002000000100000000000800000000000000000000000000000000000000000000000000000000002000000000000000800000040000000000000000000000000000000000000000000000041000000000000000000400000000000000000000000000000000000000000000001000040001000000008000000000400000000001000000000000000000000000000000000000000000040000C00400000000000400000000000000000000000000000000000000000000000000000000800000000000000000200000000000000000000000000000000000000000000000400000040800100000000000000200";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a75 .mem_init1 = "00001000000000000000000000000000000000000000000000004080000000000000000020000000000100000000000000000000000000000000000040000000000000000000000000010000000000000400000000000000000000000000000000010020000040000000080000000010000000400200200000000000000000000000000000000000000000040000000000000000010000000000200000000000000000000000000000000000002000000000000000000000000008000000000000000000000000000000000000000000000000000000020000000000000000008000000080000000000000000000000000000000000000000000020000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a75 .mem_init0 = "00000000000800000000000000000000000000000000000000000000000000000000000000000000000000800000000000020000000000000000000000000000000000000004000000000000000000000800000000000000000000000000000000000000000000000000000000000000008000000000800000000000000000000000000000000000000000000000000020000000080000000000000800008000000000000000000000000000000000000000000000040000000000080000000000800000000000000000000000000000000000000000000000000000000000000A00000000000800000108000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y54_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a67 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode470w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a67 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a67 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a67 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a67 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a67 .mem_init3 = "0000000000000000001000008000000000004000000000000000000000000000000001000008000000000000000000000008000000000014000000000000000000000000000000000140200000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000007FF00000008000000007FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000408000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a67 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a67 .mem_init1 = "00000000000000000000000000000000000000000000500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a67 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N0
cyclonev_lcell_comb \VGA|blue[3]~9 (
// Equation(s):
// \VGA|blue[3]~9_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a75~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a67~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]) # ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a83~portadataout )))) ) ) ) # ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a75~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a67~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a83~portadataout )))) ) ) ) # ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a75~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a67~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a83~portadataout )) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a75~portadataout  & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a67~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a83~portadataout ))) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a83~portadataout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a75~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a67~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[3]~9 .extended_lut = "off";
defparam \VGA|blue[3]~9 .lut_mask = 64'h0020406080A0C0E0;
defparam \VGA|blue[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y40_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode440w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a43 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a43 .mem_init3 = "000000000000000000100040300000000000000000000000000000000000000000000000000000000000000000000000014C0000000000000000000000000000000000000000000000000000000000000000000000001200000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000400000000000800001400000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000040000000000000000000000000000200000000002000000000000000000200000000000000020000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000040000000000000010000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000002000000100000000000008000000000000000000000000000000000000000000000000002000000000000000000000100000000000000000000000000000000000000000000000000000800800000000000000000000000000000000000000000000000000000000040000000000000800000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000006000000000000000000000000000000000000000000000000000000000000000000000000001000000008000000000000000000000000000000000000000000000000100000000000000000800000000000000000000000000000000000000000000000000000000200000000000000001000000000000000000000000000000000000000000000000010000001004";
// synopsys translate_on

// Location: M10K_X38_Y60_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode460w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a59 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a59 .mem_init3 = "0440000000000000000000000000000000000000000000000000000000000000000000000082000000000000000000000000000000000000000000000000000000000000000000000008410000000000000000000000000000000000000000000000000000000000000000000000015021810000000000000000000000000000000000000000000000000000000000000000000044C020080000000000000000000000000000000000000000000000000000000000000000002800006014000000000000000000000000000000000000000000000000000000000000000004000000404000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a59 .mem_init2 = "000000020A0000000000000000000000000000000000000000000000000000000000000000000000003400000000520000000000000000000000000000000000000000000000000000000000000020800000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000020000000000100000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a59 .mem_init1 = "00000000000000004080000000000010000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000100300000000000200000000000000000000000000000000000000000000000000000000005440C00000000001480000000000000000000000000000000000000000000000000000000008600D20000000000408000000000000000000000000000000000000000000000000000000010C21000000000000300000000000000000000000000000000000000000000000000000000080008000000000000110000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a59 .mem_init0 = "000000000000000000100000010080100000000000188000000000000000000000000000000000000000000000000000000821800000000000000700000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000008000000000000000008080000000000000000000000000000000000000000000000000000000C0000000000000003800000000000000000000000000000000000000000000000000000010400000000000000008000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode450w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a51 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000010000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000002000000000000000200000400000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000400000000000000000000020000000000000000000000000000000000000000000000000000000000000000000500000008000000000000000000000000000000000000000000000000020000000000000000100000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a51 .mem_init2 = "00080000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000020000000000000008000000000000000000000000000000000000000000000000000000000000000000000000008000000000100000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000002800000000200008000000000000000000000000000000000000000000000000000000000000000000012408180200000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a51 .mem_init1 = "00D80000000000000000080000000000000000000000000000000000000000000000140000002208C00000000000000000000000000000000000000000000000000000000000000000000001800CC0000000000000010000000000000000000000000000000000000000000000000000062000A1400000000000000000000000000000000000000000000000000000000000002000000034000000000000000000400000000000000000000000000000000000000000000000104000800000400000000000000000000000000000000000000000000000000000000000001860000C000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a51 .mem_init0 = "00000000408016200000000000000000000100000000000000000000000000000000000000000000020040004000000000000000000000000000000000000000000000000000000000000000000000444000000000000000000000000000000000000000000000000000000000000000000000000070028000000000000000000000020000000000000000000000000000000000000000000000302010000000000000000000000010000000000000000000000000000000000000000000010180440000000000000000000000000000000000000000000000000000000000000000000000000400000000020000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y46_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode430w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000008000000000000000000000000000000080000200002000000100800000020000000040000000028000000000000000000000000000000008000000000000400000000400000000000000040000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000100400000000000000000000002800040000000000001004000000000000000000000000000010000010000000000000000000000200000010001000002000000000000000000000000000000000142000000008004000000000000000008000000000000000000000000000000000000000000400";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "00000000800000000000002000000000000000000000000000000000000000000000000000000000000000000000400000000000000004000000000000000000000000000000000000800000000008001000000000000000000000004000100000000000000000000000018000000000100000000600000000000004000000000010000080000000000000000000000000000200000100000000800080000000000000000108020000000000000000000000000000000242000000000000000000200000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000002000000000000000000000000040000000000000000000000000000000000000000000000000400000000008000000000000080000000000000000000000000000000000000000000000000000002000000000000000000100000000000000000000000000000000000000000000000002400000000000000000000000000000000000000000000000000000000000000000000000000400000000000000010000000400000000000000000000000000000001000000000000000000000000000000000080000000000000000400000000000000000000000000000000000000000600000000000000080000002000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "000000000000000000000000000000000400000000000000020000010000000000200000000000000000000000000000000000000000000000000000000010000000000000000200000000000000000000000000000000000000000000000000000000090000100000000000000000000000000000000000000000000000000000A8000000000000000000020000000000010000000000000000000000000000000000020000010000200000000010200020000000000010000000000000000000000000000000000010000010000000000000000000000000000000000000000000000000000000020000000000000000000000000000001050100000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N42
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a51~portadataout ))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a59~portadataout )) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a51~portadataout ))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a59~portadataout )) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a43~portadataout ) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a43~portadataout  & \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a43~portadataout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a59~portadataout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a51~portadataout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0 .lut_mask = 64'h0505F5F503F303F3;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N30
cyclonev_lcell_comb \VGA|blue[3]~10 (
// Equation(s):
// \VGA|blue[3]~10_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0_combout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [3] & 
// (((\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [3] & (((\VGA|blue[3]~9_combout 
// )))) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0_combout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [3] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [3] & ((\VGA|blue[3]~9_combout ))))) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [3]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.datad(!\VGA|blue[3]~9_combout ),
	.datae(gnd),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[3]~10 .extended_lut = "off";
defparam \VGA|blue[3]~10 .lut_mask = 64'h082A082A4C7F4C7F;
defparam \VGA|blue[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y45_N9
cyclonev_lcell_comb \VGA|blue[3]~11 (
// Equation(s):
// \VGA|blue[3]~11_combout  = ( \VGA|blue[3]~10_combout  & ( \VGA|always0~4_combout  & ( (\VGA|red[3]~1_combout  & (!\VGA|LessThan4~1_combout  & ((\VGA|always0~0_combout ) # (\VGA|always0~5_combout )))) ) ) ) # ( !\VGA|blue[3]~10_combout  & ( 
// \VGA|always0~4_combout  & ( (\VGA|red[3]~1_combout  & !\VGA|LessThan4~1_combout ) ) ) ) # ( \VGA|blue[3]~10_combout  & ( !\VGA|always0~4_combout  & ( (\VGA|red[3]~1_combout  & !\VGA|LessThan4~1_combout ) ) ) ) # ( !\VGA|blue[3]~10_combout  & ( 
// !\VGA|always0~4_combout  & ( (\VGA|red[3]~1_combout  & !\VGA|LessThan4~1_combout ) ) ) )

	.dataa(!\VGA|always0~5_combout ),
	.datab(!\VGA|red[3]~1_combout ),
	.datac(!\VGA|always0~0_combout ),
	.datad(!\VGA|LessThan4~1_combout ),
	.datae(!\VGA|blue[3]~10_combout ),
	.dataf(!\VGA|always0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[3]~11 .extended_lut = "off";
defparam \VGA|blue[3]~11 .lut_mask = 64'h3300330033001300;
defparam \VGA|blue[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y46_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode430w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000120100000040000038010000000000000000000000000000080000600002000000200400000238900000000000000180000000000000000000000000000080059000000000000C0000000000C000000000000000204000000000000000000000000000000080000000000000000000000C02400000000000000004000000000000000000000000000000400000000000006002000002801EC000000000040000400000000000000000000000000003200001C000000000000000001000440000000000806000000000000000000000000000000000000198000000018004000006000120000008001008008000000000000000000000000000000000D5E";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000001000000000000010000000C0060100028000000000000000000000000000000429B800000002002000000C000080000004000000000000000000000000000000000000000069F9E00000008031A0000080000100000060280800010000000000000000000000001800001DBEEF00000008C804000008000010000002000000000000000000000000000000000290003BFFEC500000010900180000400005000000204000800000000000000000000000000031E33EFFF61700000001000300000000000000000138001000000000000000000000000000015FBFFF7DFE480000010000080000000002000000000400000020000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "01EFDFFFB7F7980000000000040000080001000000000000000020000000000000000000000019FFFDEFBBF5800000200000200000800000000000008000000000000000000000000000000277FFF7BEFFB0000002000002000000000080000000000000000800000000000000000000000DEFF0FDFFBD8000002200001000004000000000000000000000000000000000000000000001EFFF777FDD1C000000400002000002000000000001000000000800000000000000000000001FBAFFBFF7DDF000000000000000000000080000001000000000000000000000000000000000FFFFBFEFFDBE000002200002000000800060000004000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "0000000000000003FFFFFBFEFFE0000010000020000000000000000200000000000000000000000000000000007FFFFDFFBFFF8000002000000000000000340000600000000004000000000000000000000007FFFDFF7FFEFC000002000030000000000100004000000000001000000000000000000000005FFFFFDFFEFF800000B800020000000000020000000000000001000000000000000000000005FFFFEFFF7FF0000001000020000002C01020000000000000011000000000000000000000003FFFEFFFDFF7B0000000000000000027D1020000000000000000800000000000000000000002BFFFFFBFF7FC0000002000000000001400100000000000";
// synopsys translate_on

// Location: M10K_X14_Y50_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode460w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a60 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a60 .mem_init3 = "33C000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000C0000080000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000001400000004000000000000000000000000000000000000000000000000000000000000000005000000008000000000000000000000000000000000000000000000000000000000000000008000000001000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a60 .mem_init2 = "000000020000000000C000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000002000000000002000000000000000000000000000000000000000000000000000700000000000000000000000000000000000000000000000000000000000000000000000001000000000060000000000006000000000000000000000000000000000000000000000000000080000000340000000000006000000000000000000000000000000000000000000000000000000000000E000000000000040000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a60 .mem_init1 = "0000000804000000080000000000000500000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000002000026000000000000000000000000000000000000000000000000000000000000000000001000100000000000000000000000000000000000000000000000000000000000000000008000001E000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000080000000000000000010000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180000000400000000000000000820400000000000000";
// synopsys translate_on

// Location: M10K_X41_Y43_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode450w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a52 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000008000000410000000000000000100014000000000000000000000000000000000000000000000000000018000000000000000082007000000000000000000000000000000000000000000000000000000000000000000000082000C0000000000000000000000000000000000000000002000000000400000000000000008000010000000000000000000000000000000000000000000000000000200000000000000000200004000000000000000000000000000000000000000000000000008200000000000000008400000A000000000000000000000000000000000000000000000000020800000000000000080000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a52 .mem_init2 = "00480000000000000000000000000000000000000000000000000080000000000000000200000070000000000000000000000000000000000000008000000000000000000000000000600000003400000000000000000000000000000000000008000000000020000000000000008000000000200000000000000000000000000000000000008000000000010000000000000008200000000000000000000000000000000000000000000000000000000010000000000000008000000000000000000000000000000000000000000000000000000000000000000000000008000000000008000000000000000000000000000000000010000000000004000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a52 .mem_init1 = "0000000000000000000018000000000000000000000000000000000100000000000020000000000000002000000000004000000000000000000000000000000000000000000000420000000000000002000000000003000000000000000000000000000000000100000000000000000000001EB8002000000000000C00000000000000000000000000000000000000000000004000000010007806000000000000C000000000000000000000000000000002000000000000040000000000001000000000000002000000000000000000000000000000002000000000000010000001800002000000000000001000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a52 .mem_init0 = "000000408000004000000080000000000000800000000000000000000000000000004000000000000000000008000000080000000000000800000000000000000000000000000008000000000000004000030000000080000000000000000000000000000000000000000000000000000000000006000000000000080000000000000000000000000000000000000000000000000000000000000000300000000100000000000000300000000000000000000000000000010000000000000181000000000000100000000000000180000000000000000000000000000000000000000000E0080040000000000000000000000010000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y59_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode440w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a44 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000008008000000000000000000000000000000000000000000000000000000200000000000060004000000000004000000000000000C000000000000000000000000000004000000000000800000C0000000008000000000000000400000000000000000000000000000000000000000400000080000000008000000000000000800000000000000000000000000000400000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000A00000000020000000000000000200000000000000000000000000000000000000001000000000000000020000000000000000400000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000400000000000000001800000000000000000000000000000000000000000000000000000000800000000000000000000000000000000060000000000000000000000000000200000000000000000000000000000E00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000010000000000000000000000000000000000000008000000000000000000080000000000000010000000000000000000000000000000000000018000000000000000000040000000000000010000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a44 .mem_init1 = "000000000000000000000000000001000000000000000000000002200000008000000000000010000000000000000000000000000000000000040000000000000B000000000000000000000000000000000000000000000000040000000000400000000002000400000040000000000000200000000000000000000000000000000000000000000000000000200000020000000000001800000000000000000000000000000000000001000000000000A603000000100000000000000000000000000000000000000000000000000000000000001800000C00000080000000000400000000000000000000000000000000000000060000000000000400200000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a44 .mem_init0 = "00000000000100000000000000000000000000000000000000004000000000CC0000000000004000000000C00000000000000000000000000000000000000000000000000300010010000002000000002000000000000000000000000000000200000000008000000008C000000080000040000000000000000000000000000000000000002000000000000000000614000080000000020000000000000000000000000000000000000000000000000000000001800000040040000000000000200000000000000000000000000000008000001C0000000000C0100000400200000100000008000000000000000000000000000000000000060A180000001000";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N42
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a52~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a44~portadataout  & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1])) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ))) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a60~portadataout )))) ) ) ) # ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a52~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a44~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  & (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a60~portadataout )))) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a52~portadataout  & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a44~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1])) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a60~portadataout )))) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a52~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a44~portadataout  & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  & (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]))) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a60~portadataout )))) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a60~portadataout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a52~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a44~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0 .lut_mask = 64'h20252A2F70757A7F;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y45_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a84 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode491w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a84 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a84 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a84 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a84 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a84 .mem_init3 = "00000000000000000000000000000000000000000000000000006030000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000040000080000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a84 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000040000000800000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000170000000000000000000000000000000000000000000000000000000000000000000000100104000000000000000080000000000000000000000000000000000000000000000000000000001400000000000000080000000000000000008000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a84 .mem_init1 = "2000002000000000000000800000000000000000080000000000000000000000000000000002000000001000000000000000000000000000000080000000000000000000000000000092000002B41000000002000000800000000000000000080000000000000000000000000000C0000200301E00100000200000080000000000040000008000000000000000000000000000D00180200200180080004200000080002000000040000008000000000000000000000000000000020200000040000000200000080000056A000400000080000000000000000000000000050000202000000200840042000000800023000B004000000800000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a84 .mem_init0 = "0000010000000200000008004000200000080003000000040000008000000000000000000000000000000008000000000000000200000080000000004040000008000000000000000000000000000000008200000002004000200080080000000001040000008000000000000000000000000000000004100000000004000000040000000000000C40000008000000000000000000000000000000002100020000004000200040040000000000440000004000000000000000000000000000000002100001000804000200040040000000000200000004000000000000000000000000000080002080180C004040000000200000000000002000000040000000";
// synopsys translate_on

// Location: M10K_X26_Y47_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a68 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode470w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a68 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a68 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a68 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a68 .mem_init3 = "000000000000200040180000800800042000000000000080000000000000000000000380448600000000000000041E0000080080000000000000000008000000000000000000000007FC3700000000000000007E00000080080000140900000000008000000000000000000000000000000000000000000000000000000000000016000000008008000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a68 .mem_init2 = "00000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000C00200000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a68 .mem_init1 = "00000000000000000000000000000000000000000080100000000000000000000000000000000000000000000000000000000000000000000000080200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060800000000000000000000000000000000000000000000000000000000000000000000000028000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a68 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000020";
// synopsys translate_on

// Location: M10K_X14_Y46_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a76 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a76 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a76 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a76 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a76 .mem_init3 = "0000000000000000000061000108008000060400000002002000000000000000000200000000000000000000000000000400000010000000400000002002000006C0001000000020000000000000000000000000060060000400000C0104000000010000000403800080000002000000000000000000000000000000000040080000104000000010010000800400040000001000000000000000000000000008000000840080000002000000010010000800200040000001000000000000000000000000010000000020000010002000000008000000800000040000001000000000000000000000000000000400020000010002000000008008000800100000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a76 .mem_init2 = "000000800000000000000000000000000000400420020000001000000008008000000000020000000800000000000000000000000000000400420020008001000000008008000400000020000000800000000000000000000000000000000010000008021000000004000000400000000000000800000000000000000000000000000000410000000000800000004004000000000010000000400000000000000000000000010000000400004004000800000004004000000000010000000400000000000000000000000000000000C0800000000080000000200000010002000000000040000000000000000000000000400000040800200000840000000200";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a76 .mem_init1 = "2000000010000000000200000000000000000000000000000000408000004000400000002002000000010010000000200000000000000000000000002000000004000018008400000001000000080020000000000200000000000000000000000001003000804000000008400000001001000000040020000000100000000000000000000000000C000008040080000042000000010010000000000100000001000000000000000000000000000480000020040000002000000008000000001400200000001000000000000000000000000001000010020060000002000000008008000020000200000000800000000000000000000000000000020020040000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a76 .mem_init0 = "00100000000800800000000000000000080000000000000000000000000000002001FF800000010000000080080000000002000000008000000000000000000000000000000000000000001010000000080080000000000000000008000000000000000000000000000000000000000000808000000080080000000008000000008000000000000000000000000000000800000000001008000000080080C000000100000000080000000000000000000000000000040000000000030080000000800803C0800008000000008000000000000000000000000060008000000000A5A0040000000800800384000200000000080000000000000000000000000500";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N3
cyclonev_lcell_comb \VGA|blue[4]~12 (
// Equation(s):
// \VGA|blue[4]~12_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a76~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a84~portadataout ) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a76~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a84~portadataout ) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a76~portadataout  & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a68~portadataout ) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a76~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a68~portadataout ) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a84~portadataout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a68~portadataout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a76~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[4]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[4]~12 .extended_lut = "off";
defparam \VGA|blue[4]~12 .lut_mask = 64'h00AA55FF0A0A0A0A;
defparam \VGA|blue[4]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y46_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode420w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "000000000000000000000000000039FFFFEFFBFFD800004200000000010000020000000000000000800000000000000000000002FFFFF7FEFFBE8000041000000000300000000008000000000004000000000000000000000007FFF7FDFFBFE4000040000000000100000100008000000000000000000000000000000000007FFFFF7FDFFD6000000000200000000020100000000000000000000000000000000000000006FFFFBFF7FDEE800000400000000000010100002000000000000000000000000000000000003FFFBFEFFDFF7800000402040001000010000000000000000000000000000000000000000006FFFFFBFEFFED80000001408000000001";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "0100000000000000000000000000000000000000006FFFFDFFBFFF360000008601A000000010000000000000000001000000000000000000000001FFFDFF7FFFFDC00000000005400000000000000000000000000000000000000000000000001FFFFFDFFFFFBB000040000008040000101000000000000000010000000000000000000000007FFFEFFFFFFC600002040000060000000000000000000000000000000000000000000000000FFFEFFFFFFF5F000010000000000000284000005000000000000000000000000000000000007FFFFFFFFFFE4C00000000000100000040000000000000000020000000000000000000000003FFFFFFFFFEFB400000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "200000100000018000002000000000020000000000000000000000007FFFFFFFFFFEEE00000100000000000210000000000000000000000000000000000000000001FFFFFFFFFFBF300008100000100000400000002800000000020000000000000000000000001AFFFFFFFFFFFF800000000002000008800000000000000000200000000000000000000000009DFFFFFFFFFEB800041000002000020800000000000000000000000000000000000000000006BFFFFFFFFFF740002480000000006000000003000000000020000000000000000000000001D9FFFFFFFFFF1600022000002800108000000020000000000400000000000000000000000003BFFF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "FFFFFFDF40000300000200280000000002000000000000000000000000000000000001D5FFFFFFFFFF00000010000009698400000000000000000008000000000000000000000000159FFFFFFFFFF4000001000000482080000000000000000000800000000000000000000000002FFFFFFFFFFF4000000800000018A0000000000000000000100000000000000000000000000E1FFFFFFFBAC0000002400000003000000000040000000000000000000000000000000000003FFFFFFFFEDC000000310008000C0000000000400000000010000000000000000000000000077FFFFFFF2E00000000000000010000000000040000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y42_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode410w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "0000000027FFFFFFF7C000000008824000C00000000000000000000040000000000000000000000000077FFFFFFF7800000000210000200000000000000000000008000000000000000000000000002BFFFFFFEF0000000003090000000000000001000000000080000000000000000000000000037FFFFFFF8000000000080003000000000000300000000000000000000000000000000000001FFFFFFFFC0000000000C006000000000000040000000001000000000000000000000000000356FFFFEF8060000000030400000000000000040000000010000000000000000000000000000ABFFFF0B03A800000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "0000000000000000000002ABFFFFF207F0000000000000000000090001000000000000000000000000000000000000000D3FFFDA00770000000000000000000034001000000000080000000000000000000000000001DBFFFEC03FEC00000000000000000033C005000000000080000000000000000000000000001EFFFFB601FFC0000000000000000009DB00C0000000003800000000000000000000000000000BFFFD01FEFF000000000000000000F740080000000002000000000000000000000000000005FFFFF03FDDF80000000000000000BF66800000000000200000000000000000000000000000DFFFFA01BFFB8000000000000000137AC4010000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "0000040000000000000000000000000000077FFF807FFFF20000000000000000FCFF8028040000000000000000000000000000000000000FFFD81FFDFF30000000000000011FE61C00C0000000000000000000000000000000000000057FFD03FFFBFF000000000000002D7FF9E0060000000100000000000000000000000000000077FAC07FFFF7F400000000000005FEFFFB800000000010000000000000000000000000000003FBBE0BFFFFEFE00000000000005DFDFF3000000000000000000000000000000000000000001BFBC07FBFFFEE80000000000027BFFDFEA003D000002000000000000000000000000000000026E01FFFFFFFD800000000000B";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "CDFFFBFE80000000040000000000000000000000000000000BF501FFFFFFFF800000000001FFFFFFF7F400028040400000000000000000000000000000007EF03FFFFFFFFE00000000007DFFFFFFEFC80002540000000000000000000000000000000002B007FFFFFFFFFF001F0000045FFFFFFFF3000011600000000000000000000000000000000002C07FFFFFFFFFF957E00003EDFFFFFFFFFE0000008000000000000000000000000000000000101FFFFFFFFFFFFFFF80003BBFFFFFFFFAD0000000000000000000000000000000000000000181FFFFFFFFFFFFF7F80011FBFFFFFFFF9B3000000000000000000000000000000000000000001FFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y52_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode383w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "A0000000000000000000000000000000000000000000000001FFFFFFFFFBE01FFFFFFFFFFB9C00000000000000000000000000000000000000000000000037FFFFFFFBFE01F9FFFFFFFFFF000000000000000000000000000000000000000000000000007FFFFFFFFFBC14FFFFFFFBFDE8000000000000000000000000000000000000000000000000067FFFFFFFDFC07FFFFFFFEF5D0000000000000000000000000000000000000000000000000007FFFFFFDFFC0BFFFFFFEB7F40000000000000000000000000000000000000000000000000001FFFFFFFFF80FFFFFFFFFFE000000000000000000000000000000000000000000000000000007FFFFFFFFC";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "07FFDDFFF2F300000000000000000000000000000000000000000000000000000FFFFFFFFFC0F767CFFFB61000000000000000000000000000000000000000000000000000001FFFFFFFF003B5F5BFFE680000000000000000000000000000000000000000000000000000003FFFFFFC006FFFB7FB0400000000000000000000000000000000000000000000000000000002FFFFFF8003F9CEBD000000000000000000000000000000000000000000000000000000000000FFFFF40057FBE7E800000000000000000000000000000000000000000000000000000000000FFFFE00079FC000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "00000085FE00001FF6000000000000000000000000000000000000000000000000000000000000000000000002FF000000000000000000000000000000000000000000000000000000000000000000000000780000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y30_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode400w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "FFFFF78006D7BFFFFFFFFB3F100000000000000000000000000000000000000005FFFFFFFFFFFFFFF0002BB7FFFFFFFFFDFAD000000000000000000000000000000000000000FFFFFFFFFFFFFFFF000EFFFFFFFFFFFFFFFE000000000000000000000000000000000000000FEFFFFFFFFFFFFFF006FDFFFFFFFFFFFFF3F000000000000000000000000000000000000000EFFFFFFFFFFFFFFF807DFFFFFFFFFFFFFFBE0000000000000000000000000000000000000007FFFFFFFFFFFFFFF81AFFFFFFFFFFFFFF6F40000000000000000000000000000000000000005F7FFFFFFFFFFFFFC1BFEFFFFFFFFFFFFFFC000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "000F7FFFFFFFFFFFFFFC0EEFFFFFFFFFFFFF73A000000000000000000000000000000000000003BFFFFFFFFFFFFFFF8077FFFFFFFFFFFFFF9A000000000000000000000000000000000000004FFBFFFFFFFFFFFFEE09FF7FFFFFFFFFFFED8000000000000000000000000000000000000005FBFFFFFFFFFFFFEFC03F7FFFFFFFFFFFFDE8000000000000000000000000000000000000003CFFFFFFFFFFFFFFFC01BFFFFFFFFFFFFFDF000000000000000000000000000000000000000F7FDFFFFFFFFFFFFF382FFBFFFFFFFFFFF9A000000000000000000000000000000000000000FFDFFFFFFFFFFFFF7E80FBFFFFFFFFFFFF64000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "000000000000000FEFFFFFFFFFFFFFFFF415FFFFFFFFFFFFFFF000000000000000000000000000000000000000FBFFFFFFFFFFFFFFFBC13FFFFFFFFFFFFFD60000000000000000000000000000000000000000F7EFFFFFFFFFFFFB780BFDFFFFFFFFFFFF7000000000000000000000000000000000000000056FFFFFFFFFFFFFFF805DFFFFFFFFFFFFFD000000000000000000000000000000000000000001FFFFFFFFFFFFFFDE02FFFFFFFFFFFFFDE000000000000000000000000000000000000000000B7FFFFFFFFFFFDFE01FCFFFFFFFFFF7F00000000000000000000000000000000000000000000FEFFFFFFFFFFFFF03EFFFFFFFFFFF1EC00000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000BFFFFFFFFFFFFFD003FFFFFFFFFFF97C00000000000000000000000000000000000000000000FFFFFFFFFFFFEF80FB7FFFFFFFFFFD0000000000000000000000000000000000000000000000F7FFFFFFFFEFFA077FFFFFFFFFFD280000000000000000000000000000000000000000000001FFFFFFFFFFFEA0BFFFFFFFFFFF78000000000000000000000000000000000000000000000017FFFFFFFFFF7E01FBFFFFFFFFFF40000000000000000000000000000000000000000000000037FFFFFFFF7FC019FFFFFFFF8FEA000000000000000000000000000000000000000000000000F7FFFFFFFFF601EDFFFFFFFD9B";
// synopsys translate_on

// Location: LABCELL_X35_Y42_N45
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout )) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  & ( 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ))) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout )) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h00F035350FFF3535;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N9
cyclonev_lcell_comb \VGA|blue[4]~13 (
// Equation(s):
// \VGA|blue[4]~13_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [3]) # 
// ((\VGA|blue[4]~12_combout )))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [3] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0_combout ))) 
// ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [3] & 
// ((\VGA|blue[4]~12_combout )))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [3] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0_combout ))) 
// ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [3]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0_combout ),
	.datad(!\VGA|blue[4]~12_combout ),
	.datae(gnd),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[4]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[4]~13 .extended_lut = "off";
defparam \VGA|blue[4]~13 .lut_mask = 64'h042604268CAE8CAE;
defparam \VGA|blue[4]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y45_N39
cyclonev_lcell_comb \VGA|blue[4]~14 (
// Equation(s):
// \VGA|blue[4]~14_combout  = ( \VGA|blue[4]~13_combout  & ( \VGA|always0~5_combout  ) ) # ( !\VGA|blue[4]~13_combout  & ( \VGA|always0~5_combout  ) ) # ( \VGA|blue[4]~13_combout  & ( !\VGA|always0~5_combout  ) ) # ( !\VGA|blue[4]~13_combout  & ( 
// !\VGA|always0~5_combout  & ( (((!\VGA|red[3]~1_combout ) # (!\VGA|always0~4_combout )) # (\VGA|always0~0_combout )) # (\VGA|LessThan4~1_combout ) ) ) )

	.dataa(!\VGA|LessThan4~1_combout ),
	.datab(!\VGA|always0~0_combout ),
	.datac(!\VGA|red[3]~1_combout ),
	.datad(!\VGA|always0~4_combout ),
	.datae(!\VGA|blue[4]~13_combout ),
	.dataf(!\VGA|always0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[4]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[4]~14 .extended_lut = "off";
defparam \VGA|blue[4]~14 .lut_mask = 64'hFFF7FFFFFFFFFFFF;
defparam \VGA|blue[4]~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y30_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a69 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode470w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a69 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a69 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a69 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a69 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a69 .mem_init3 = "0000000000000000400C0000000000004000000000000080000000000000000000000280480000000000000000041E0000000000000000080000000008000000000000000000000006380600000000000000001E0000000000000004010000000000800000000000000000000000000000000000000000000000000008000000000E000000008008000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000408000000000000000000000000000000000000000000000000000000000000000000000003004000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a69 .mem_init2 = "00000000000000000000000000000200400000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000800200000000000000000000000000000000000000000000000000000000000000000000000800200000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a69 .mem_init1 = "00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000063000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a69 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B800000000000000000000000000000000000000000000000000000000000000000000000035";
// synopsys translate_on

// Location: M10K_X14_Y55_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a85 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode491w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a85 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a85 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a85 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a85 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a85 .mem_init3 = "00000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000040000080000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000010000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a85 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000004000000000000000000000000000000000000000000000000000000000000000000000A0000000000000000000000000000000000000000000000000000000000000000000000100100000200000000000000000000000000000000000000000000000000000000000000000000200800000000000000000000000000000000008000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a85 .mem_init1 = "000200000100000000000000000000000000000008000000000000000000000000000004000200200000000000000000001000000000000000008000000000000000000000000000010A002000BE0000800000000000000000000000000000080000000000000000000000000000403000000409C0100000000000000000000000000000008000000000000000000000000000800040000200038000004000000000000000000040000008000000000000000000000000000000000000000007000000000000000000028200000000008000000000000000000000000006000000000000020D840000000000000010800D000000000800000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a85 .mem_init0 = "0000008000010000000000000000000000000000000008000000008000000000000000000000000000000008200000000000000000000000000000003040000008000000000000000000000000000000008000000002000000000000000000000001040000008000000000000000000000000000000004000000001004000000000000000000000C400000080000000000000000000000000000000020000200000040000000000000000000000400000040000000000000000000000000000000020000400000040000000000000000000000000000040000000000000000000000000000800020000800000040000000000000000000002000000040000000";
// synopsys translate_on

// Location: M10K_X26_Y36_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a77 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a77 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a77 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a77 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a77 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a77 .mem_init3 = "00000000000000000000270000000080000004000000000000000000000200000002000000000000000000000000001000000080000000004000000000000000014000000000002000000000000000000000000006004000000000000004000000000000000200000000000002000000000000000000000000000000000000000000004000000000000000000800000000001000000000000000000000000000000800000080000002000000000000000800000040000001000000000000000000000000000000000000000000042000000000000000000000040000001000000000000000000000000020000000000000000002000000000000000800080020";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a77 .mem_init2 = "00000080000000000000000000000000000000000000000002100000000000000080004000000000080000000000000000000000001000040000002000002100000000000000000000002000000080000000000000000000000000000000000000000000100000000000000000000001000000080000000000000000000000000000040000000000000080000000000000000000001000000040000000000000000000000000000040041000000400080000000000000000002000000000040000000000000000000000000800000000000000000080000000000000000000000000000040000000000000000000000000400080000000200000040000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a77 .mem_init1 = "00001000000200000002000000000000000000000000040008004000000000084000000000000000000000000000002000000000000000000000000020000000000001080004000000000000000800000000000002000000000000000000000000010010000000000400084000000000000000200000000000001000000000000000000000000000040000000000000042000000000000000000000100000001000000000000000000000000002280010000000000002000000000000000000000000000001000000000000000000000000000000000000040000082000000000000000026000000000000800000000000000000000000000000020000040000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a77 .mem_init0 = "04100000000000000000000000000000080000000000000000000000000000002001FF800000810000000000000000000000000000008000000000000000000000000000000000000040000010000000000000000000000000000008000000000000000000000000000000C000000200000080000000000000000000000000000080000000000000000000000000000038000000000010080000000000004000000000000000080000000000000000000000000000000000000000010080000000000003C000000000000000800000000000000000000000004000000000000061C0040000000000000284000000000000080000000000000000000000000200";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N0
cyclonev_lcell_comb \VGA|blue[5]~15 (
// Equation(s):
// \VGA|blue[5]~15_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a77~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a85~portadataout ) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a77~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a85~portadataout ) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a77~portadataout  & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a69~portadataout ) ) ) ) # ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a77~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a69~portadataout  & 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a69~portadataout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a85~portadataout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a77~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[5]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[5]~15 .extended_lut = "off";
defparam \VGA|blue[5]~15 .lut_mask = 64'h4444777700CC00CC;
defparam \VGA|blue[5]~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y53_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode440w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a45 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a45 .mem_init3 = "000001FFFFFFFFF7FFE000BFD00000000005FFFFFFFFFFFFFF0000000000000000000000000000003FFFFFFFFFEFF80002B200000000013FFFFFFFFFFFFFD0000000000000000000000000000007FFFFFFFFFFDF00006D400000000041FFFFFFFFFFFFFC4000000000000000000000000000003FFFFFFFF7FF800001C0000000000B3BFFFFFFFFFFFFE0000000000000000000000000000003FFFFFFFFEFF000001A0000000000F7F7FFFFFFFFFFFE8000000000000000000000000000007FFFFFFFFFDF000001E000000000023FEFFFFFFFFFFFF800000000000000000000000000000FFFFFFFFEFFA00000000000000003B3FFDFFFFFFFFFFD000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a45 .mem_init2 = "000000000000000001FFFFFFFFFDFC000000000000000003F7FFFFFFFFFFFF5800000000000000000000000000001FFFFFFFFDF900000000000000000037EFFFFFFFFFFFE1200000000000000000000000000003FFFFFFFFFBC0000000000000000006FFDFFFFFFFFFFE4A00000000000000000000000000003FFFFFFFFFF60000000000000000000EFFBFFFFFFFFFF5B00000000000000000000000000007FFFFFFFFFF00000000000000000001BDFFFFFFFFFFFF950000000000000000000000000000FFFFFFFFFFE800000000000000000004BBFFFFFFFFFFE5400000000000000000000000000007FFFFFFFFBC000000000000000000000A77FFFFFFFFFC";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a45 .mem_init1 = "520000000000000000000000000000FFFFFFFFFF600000000000022000000053FFFFFFFFFFF630000000000000000000000000001FFFFFFFFF780000000000048800000006A2FFFFFFFF4EB00000000000000000000000000007FFFFFFFFFEC000000000040004000000463FFFFFFF9316C0000000000000000000000000003FFFFFFFFFF00000000000008020000002ABFFFFFFF996020000000000000000000000000007FFFFFFFFEE00000000000046000000000F5FFFFFFF98E800000000000000000000000000007FFFFFFFFFD0000000000140000000000009FFFFFFF192000000000000000000000000000007FFFFFFFFFA0000000000002000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a45 .mem_init0 = "04BFFFFFFFD5000000000000000000000000000001FFFFFFFFFF8000000001800070000000005BFFFFFFF50000000000000000000000000000000FFFFFFFFFDC0000000001000000000000003FFFFFFFD0000000000000000000000000000001FFFFFFFFFF8000000010200000000000001D6FFFFFE80000000000000000000000000000001FFFFFFFFFF00000000618000000000000010CFFFFF880000000000000000000000000000003FFFFFFFFFF0000000100000000000000000AA7FFFF000000000000000000000000000000007FFFFFF7FFF00000000010000000000000005FFFFF600000000000000000000000000000000FFFFFEC0F2A0000001002";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode460w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a61 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a61 .mem_init3 = "ECC0000000000000000000000000000000000000000000000000000000000000000000001F7DFD000000000000000000000000000000000000000000000000000000000000000000000BBEFFB000000000000000000000000000000000000000000000000000000000000000000001AFDE7E00000000000000000000000000000000000000000000000000000000000000000000BB3FDFF6C0000000000000000000000000000000000000000000000000000000000000000037FFFF9FEC00000000000000000000000000000000000000000000000000000000000000001BFFFFFFBF9000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a61 .mem_init2 = "00000003F5FFFFFFFF8000000000000000000000000000000000000000000000000000000000000000CBFFFFFFFFAC000000000000000000000000000000000000000000000000000000000000003F7FFFFFFFFFC00000000000000000000000000000000000000000000000000040000000001FFFFFFFFFFFFC000000000000000000000000000000000000000000000000001B0000000003DFFFFFFFFFFEE000000000000000000000000000000000000000000000000001F0000000037FFFFFFFFFFFFA000000000000000000000000000000000000000000000000003FC0000000FFFFFFFFFFFFFFC0000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a61 .mem_init1 = "00000007F80000000F7FFFFFFFFFFFE800000000000000000000000000000000000000000000000001FFC000001FDFFFFFFFFFFFFF000000000000000000000000000000000000000000000000007FFC000013FCFFFFFFFFFFFDF800000000000000000000000000000000000000000000000003FFE00007BF3FFFFFFDFFFEB7000000000000000000000000000000000000000000000000007FFF801D9FF2DFFFFDFFFFFBF80000000000000000000000000000000000000000000000000FFFF80BF3DEFFFFFEFFFFFFCE000000000000000000000000000000000000000000000000007FFFC07FFF7FFFFFBFEFFFFEF0000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a61 .mem_init0 = "0000000000000000000FFFFE06FF7FEFFF7FEFFFFFE700000000000000000000000000000000000000000000000001BFFFF83E7FFFFFDFF7FFFFF8F00000000000000000000000000000000000000000000000003BFFFF81FFFFFFEFFDFF7FFFEF00000000000000000000000000000000000000000000000003FFFFF807FFFFEFFBFF7FFFFFF80800000000000000000000000000000000000000000000007FFFFFC0F3FFFFFEFFBFFFFFFD0070000000000000000000000000000000000000000000000FDFFFFE07FFFFFF7FEFFBFFFF70260000000000000000000000000000000000000000000001CFFFFFF07FFFFF7FDFFBFFFFFE805000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode430w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "00000040100000023FFE3980300000000000000000000000000000FFFFF600001000000000000000220000000014FFCA0002000000000000000000000000000007FFA5000000000000000000000408000000032FE2D000000000000000000000000000000001FFF80000000000000000000000801000000019D758000000000000000000000000000000000EF40000000000000200000000280020000002062A9008000000000000000000000000000000C0000004000000000004000000000000000005C73C000020000000000000000000000000000000001E400000001800000000000040000000DC74008000000000000000000000000000000000000AA0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "00000002000400000400000000000077C0100000000000000000000000000000000000036440000000200020000000000000000071D00000000000000000000000000000000000001120620000000800180000000000100000048C0040000000000000000000000000000000000C2410100000008080100004000000000000168010000080000000000000000000000031000840003B000000100000800004000040000001D804000000000000000000000000000000E07210001E80000000060008000020000000000017810000000000000000000000000000002A040008001300000000000002000200000400000000600000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "021020000800680000020000008000180000000000040000000020000000000000000000000026000200400A00000000000020000080000000000001000000000000000000000000000000018800004000080000020000020000040000800000000000000008000000000000000000000012100700000240000024000000000000000800000000000000000000000000000000000000001000880002E0000000400000000002000010000000400000000000000000000000000000000045000000200000000000002000001000000000000000000000400000000000000000000000000000000041000002200002000000000060000000000000000400000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "0000000000000004000000000000000010000020000000000000000280000000000000000000000000000000000000000000000000012000000000000000040000A0000000000200000000000000000000000400000000000400000000000000000000100000000000000000100000000000000000000000200000000000000000000000000000000002000000000000000000000000000000000000000200000000000C000001000000000006C010000000000000000000000000000000000000000000000000000050000004000000000004E20000000000000000000000000000000000000000014000000000020000000000000000001830100010000000";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode450w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a53 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000007FFFFFF81FFFFFFF7FDFFFFFFF0346C00000000000000000000000000000000000000000000FFFFFFFC0FFFFFFBFF7FFFFFFF02BC800000000000000000000000000000000000000000001FEFFFFFE0DFFFFBFEFFFDFFFFD81BFA00000000000000000000000000000000000000000001EFFFFFFF07FFFFFFBFFDFFFFFF02BFEB80000000000000000000000000000000000000000037FFFFFFF83BFFFFDFFEFFFFFFE007FC58000000000000000000000000000000000000000005FF7FFFFF00FFFFDFFFBFEFFFFA053FEC4200000000000000000000000000000000000000003F7FFFFFFC1FFFFFFF7FEFFFFFE835FF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a53 .mem_init2 = "79880000000000000000000000000000000000000007BFFFFFFFE0FFFFFFDFF7FFFFFF817FFE5500000000000000000000000000000000000000006FFBFFFFFF05FFFFEFFDFF7FFFF84AFF8AE9800000000000000000000000000000000000000FFBFFFFFFF01FFFEFFBFF7FFFFF027FECC1FA40000000000000000000000000000000000000FDFFFFFFFF83FFFFFEFFBFFFFFF007FFFFFFD48000000000000000000000000000000000000F7FDFFFFFFE1D7FFF7FEFF9FFFF80CFFFFFECC8000000000000000000000000000000000000FFDFFFFFFFF07FFF7FDFE9BF7E701C7FFFEFB88000000000000000000000000000000000001FEFFFFFFFFF03FFFFF7";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a53 .mem_init1 = "FD27FFFF8357FFFFFE688C0000000000000000000000000000000000FBFFFFFFFFF82BFFFBFF5DF73FF817FFFFFF63EEA00000000000000000000000000000000017FFFFFFFFFF83FFFBFEFE7FF33F0177FFFF7CDE610000000000000000000000000000000000FFFFFFFFFFFC07FFFFB9DFC0BEB8297FFFFFF7F93C000000000000000000000000000000001FFFFFFFFFFFF05FFFDFFFF0006F8379FFFFFBFF4C8000000000000000000000000000000001FFFFFFFFFFF783EF9FFF7C000030767FFFFBFFE164000000000000000000000000000000001FFFFFFFFFFFF8079FFFF300000401D7FFFFFFFFEF5000000000000000000000000000000003FFFFFF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a53 .mem_init0 = "FFFFFFC03F7FE9C0000000C4DFFFFFFFF3E6000000000000000000000000000000007FFFFFFFFFFFFC07BFFFB00000000173FFFFFFFEFF9000000000000000000000000000000007FFFFFFFFFFFFE03BBFFC000000003EBFFFFFFFFFFE80000000000000000000000000000000FFFFFFFFFFFFFF018FFD0000000003FDFFFFFFFFFE720000000000000000000000000000000FFFFFFFFFFFFFF02FDFE000000001BFFFFFFFFFFFF200000000000000000000000000000000FFFFFFFFFFFFFF007FBA0000000007FFFFFFFFFFFE980000000000000000000000000000000F7FFFFFFBFFFF0007FBC0000000007FFFFFFFFFFFF7D0000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N57
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a53~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a45~portadataout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a61~portadataout ))) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a53~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a45~portadataout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a61~portadataout ))) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a53~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a53~portadataout  & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a45~portadataout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a61~portadataout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a53~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0 .lut_mask = 64'h00CC33FF47474747;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y51_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode400w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "03710800052840000000008070000000000000000000000000000000000000000600000000000000080000480000000000046000000000000000000000000000000000000000C8000000000000000011000000000000000100000000000000000000000000000000000000020000000000000010050000000000000008000000000000000000000000000000000000000080000000000000010000000000000000004000000000000000000000000000000000000000000000000000000008040000000000000080A000000000000000000000000000000000000001A00000000000000001000000000000000002000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "0010000000000000011409000000000000008C60000000000000000000000000000000000000028000000000000004008000000000000000620000000000000000000000000000000000000000800000000000000A0C0000000000000010000000000000000000000000000000000000000340000000000000022040000000000000000400000000000000000000000000000000000000D10000000000000080000000000000000000800000000000000000000000000000000000000A00000000000000084820000000000000064800000000000000000000000000000000000000E30000000000000001000000000000000089000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000084A00000000000000C408000000000000000000000000000000000000000000000000000000404000000000000001C1400000000000002800000000000000000000000000000000000000010800000000000002840400000000000000080000000000000000000000000000000000000000000000000000000020600000000000000200000000000000000000000000000000000000004000300000000000040000000000000000200000000000000000000000000000000000000000291000000000000810002000000000080A000000000000000000000000000000000000000000302000000000000002000000000000A1000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "000000000000000000000000000000001010000000000008040000000000068400000000000000000000000000000000000000000000A78000000000030004000000000002C0000000000000000000000000000000000000000000004000000000008A00000000000002900000000000000000000000000000000000000000000004000000000080000000000000008300000000000000000000000000000000000000000000000A00000000000000000000000000B00000000000000000000000000000000000000000000000000000000000000200000000101400000000000000000000000000000000000000000000000008000000000100120000000220";
// synopsys translate_on

// Location: M10K_X49_Y27_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode420w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000800000000000000000000000600000000002000004000000000000010000000800000000000000000000000000000000003000000000001000004000020000020004000000000000000000000000000000000000000000800000000001A00000000000000010000000000000000000000000000000000000000000000000000000002A0000000000000000000200000000000000000000000000000000000000000010000000000118000000000000000000000000020000000000000000000000000000000000040000000000088000000010000018000001000000000000000010000000000000000000000050000000000124000001130A000100000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "000000000000000000000000000000000000000000500000000000CA0000800201200000000000000100000000000000000000000000000000000000000000000200000001000000000000000000000000000000100000000000000000000000000000000000450000400000030400000010000000000000000100000000000000000000000180000000000380000200000002000002000000000000000000000000000000000000000000000000000000A040000000000010000028000000400000000000000000000000000000000000000000000001B000000000000000000200000000000000000000000000000000000000000000000000000144800010";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "200000100000100000000000000000000000000000000000000000000000000000011000008000000000000008000000000000000020000000000000000000000002000000000040D000000000002000000200000020000000000000000000000000000000000025000000000000800000000001000000800000000000000000200000000000000000000000016200000000014000040000000000001000000020000000000200000000000000000000000019400000000008C0000080000280006200000002000000000020000000000000000000000002260000000000AA0000000000000000000000002000000000040000000000000000000000001C4000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000020200002000000002010000000000000000000000000000000000000000000002A0000000000D000000000000D0006000000000000000000080000000000000000000000001A60000000000A00000000000440000000000004000000000000000000000000000000000000D000000000000000004400000000A00000000000000000000000000000000000000000000001E0000000450000000400002000300000000004000000000000000000000000000000000000400000000120000000210008000800000000004000000000100000000000000000000000000080000000D1000000000C0000010000000000040000000002000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y39_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode383w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "40000000000000000000000000000000000000000000000000000000000000000000000004400000000000000000000000000000000000000000000000002D0000000000000600000000000000000000000000000000000000000000000000000000000002400000001402000000040008000000000000000000000000000000000000000000000000068000000000000000000010A000000000000000000000000000000000000000000000000000011800000004080000001080C00000000000000000000000000000000000000000000000000000220001408000000000001000000000000000000000000000000000000000000000000000004040000004";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "08002200090080000000000000000000000000000000000000000000000000000E488400080088983000480000000000000000000000000000000000000000000000000000001A5300505C0442084000E80000000000000000000000000000000000000000000000000000000808600100500048042400000000000000000000000000000000000000000000000000000002A8000240000631400000000000000000000000000000000000000000000000000000000000058400100068041FE800000000000000000000000000000000000000000000000000000000001690C00006603C40000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "00000072000000200800000000000000000000000000000000000000000000000000000000000000000000000500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y37_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode410w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000580000000820000000080040000000000000000000000000000000000000000000000000000480000000880000000041100020000000000010000000000000000000000000000000000000140000001100000000020D000800000000000100000000000000000000000000000000000002800000006000000000000001000000000000200000000000000000000000000000000000006000000000040000000040008000000000000400000000000000000000000000000000000000A90000108030000000004000000000000000400000000000000000000000000000000000000540000F602A000000000100000000000000000000000002000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000035400000E00600000000000000000000300010000000000000000000000000000000000000002C0002401E4800000000000000000004C000000000000080000000000000000000000000002240001201002000000000000000000400000000000000000000000000000000000000000001100004E06080000000000000000000820000000000000080000000000000000000000000000F4000281104200000000000000000000A000000000000200000000000000000000000000000A0000000B60000000000000000000009180C0000000000000000000000000000000000000006000040051800000000000000000180404000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "0000000000000000000000000000000000088000005202A0000000000000000102004000000000004000000000000000000000000000007000201460040000000000000000A018C2004000000010000000000000000000000000000006800200080001000000000000003200041002000000000000000000000000000000000000004805003140000C00000000000000000000000000000000000000000000000000000000000000044000740000A0000000000000220000C00060000002000000000000000000000000000000140500284000040000000000001840000160039000002000000000000000000000000000000099101068000104000000000008";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "120000000006D00000000000000000000000000000000000040A01000000081000000000018000000002000A00004000000000000000000000000000000001100800000005000030000042000000001000016000000000000000000000000000000000014E0040000010018014000002800000000D8000048080000000000000000000000000000000010054000000224673000002120000000004000000400000000000000000000000000000000008098000001012400480008440000000050000000000000000000000000000000000000000008000000000125A8D4000260000000000644000000000000000000000000000000000000000000500000000";
// synopsys translate_on

// Location: LABCELL_X36_Y39_N24
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ) ) ) ) # ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout )) ) ) ) # ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout )) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N48
cyclonev_lcell_comb \VGA|blue[5]~16 (
// Equation(s):
// \VGA|blue[5]~16_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [3]) # 
// ((\VGA|blue[5]~15_combout )))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [3] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0_combout 
// )))) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [3] & 
// (\VGA|blue[5]~15_combout ))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [3] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0_combout )))) 
// ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [3]),
	.datac(!\VGA|blue[5]~15_combout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[5]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[5]~16 .extended_lut = "off";
defparam \VGA|blue[5]~16 .lut_mask = 64'h024602468ACE8ACE;
defparam \VGA|blue[5]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N15
cyclonev_lcell_comb \VGA|blue[5]~17 (
// Equation(s):
// \VGA|blue[5]~17_combout  = ( \VGA|red[3]~1_combout  & ( \VGA|blue[5]~16_combout  ) ) # ( !\VGA|red[3]~1_combout  & ( \VGA|blue[5]~16_combout  ) ) # ( \VGA|red[3]~1_combout  & ( !\VGA|blue[5]~16_combout  & ( (!\VGA|always0~4_combout ) # 
// (((\VGA|always0~5_combout ) # (\VGA|LessThan4~1_combout )) # (\VGA|always0~0_combout )) ) ) ) # ( !\VGA|red[3]~1_combout  & ( !\VGA|blue[5]~16_combout  ) )

	.dataa(!\VGA|always0~4_combout ),
	.datab(!\VGA|always0~0_combout ),
	.datac(!\VGA|LessThan4~1_combout ),
	.datad(!\VGA|always0~5_combout ),
	.datae(!\VGA|red[3]~1_combout ),
	.dataf(!\VGA|blue[5]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[5]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[5]~17 .extended_lut = "off";
defparam \VGA|blue[5]~17 .lut_mask = 64'hFFFFBFFFFFFFFFFF;
defparam \VGA|blue[5]~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y41_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode440w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a46 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a46 .mem_init3 = "0000020000000000000000C020000000003A000000000000000000000000000000000000000000000000000000000000054C0000000000C00000000000002000000000000000000000000000000000000000000000005200000000003A00000000000003C00000000000000000000000000000000000000000000000200000000004C00000000000001000000000000000000000000000000400000000000800001400000000000800000000000001000000000000000000000000000000800000000000800000400000000019C00000000000000400000000000000000000000000000000000000000000000000000000004400000000000002C00000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000001400000000000000A40000000000000000000000000000000000000000000000000000000000480000000000001EC0000000000000000000000000000000000000002000000000000000000200000000000001B40000000000000000000000000000200000000000000000000000000000000000000000000A600000000000000000000000000000000000000000000000000000000001C00000000000006A0000000000000000000000000000000000000010000000000000000000014000000000001AA0000000000000000000000000000000000000000000000000000000000011800000000003";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a46 .mem_init1 = "AC00000000000000000000000000000000000000000000000000000000000324000000000009C00000000000000000000000000000000000000000000000000182000000014D00000000B14C00000000000000000000000000040000000000400000000001000000000039C00000006CE940000000000000000000000000000000000000000000000000004000000003540000000669FA00000000000000000000000000000000000000000000000000930100000000A0000000671800000000000000000000000000000000000000100000000000200000000000760000000E6B00000000000000000000000000000000000000040000000000002C00000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a46 .mem_init0 = "09400000002A0000000000000000000000000000000000000000000000000080005001000000240000000A400000000000000000000000000000000000000000000000000600000010000001C00000000000000000000000000000000000000000000000000000000010000000008000002290000010000000000000000000000000000000000000000000000000000800000000000001F30000068000000000000000000000000000000000000000000000000000000004000000000D58000080000000000000000000000000000000000000000000000000001000000000000000200000900000000000000000000000000000000000000002250000000802";
// synopsys translate_on

// Location: M10K_X14_Y40_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode460w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a62 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a62 .mem_init3 = "2E8000000000000000000000000000000000000000000000000000000000000000000000088201000000000000000000000000000000000000000000000000000000000000000000000C410000000000000000000000000000000000000000000000000000000000000000000000025021811000000000000000000000000000000000000000000000000000000000000000000004C02008000000000000000000000000000000000000000000000000000000000000000000580000601C00000000000000000000000000000000000000000000000000000000000000000C000000406000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a62 .mem_init2 = "000000000A000000008000000000000000000000000000000000000000000000000000000000000000B400000000500000000000000000000000000000000000000000000000000000000000000000800000000020000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000020000000000140000000000000000000000000000000000000000000000000000000000002400000000000040000000000000000000000000000000000000000000000000000000000006000000000000040000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a62 .mem_init1 = "00000008040000000880000000000010000000000000000000000000000000000000000000000000020000000009200000000000000000000000000000000000000000000000000000000000000040020000000300000000000208000000000000000000000000000000000000000000000000000000000AC0C0000000000148000000000000000000000000000000000000000000000000000000002E600D20000000000400000000000000000000000000000000000000000000000000000004000C21000000000000300000000000000000000000000000000000000000000000000000000000008000000000000110000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a62 .mem_init0 = "000000000000000000000002050080100000000000188000000000000000000000000000000000000000000000000000000001800000000000000700000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000008000000000000000000380000000000000000000000000000000000000000000000000000000C000000000000000201800000000000000000000000000000000000000000000000000000000000000000000000803800000000000000000000000000000000000000000000000000000800000000000000000101A000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y45_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode450w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a54 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000010000000000000000180B98000000000000000000000000000000000000000000000000000000000000000000000081430000000000000000000000000000000000000000000000000000002000000000000000202405800000000000000000000000000000000000000000000000000004000000000000000001401500000000000000000000000000000000000000000000000000002400000000000000001803A20000000000000000000000000000000000000000000000000081000000000000000584C013A3000000000000000000000000000000000000000000000000000800000000000000180A00";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a54 .mem_init2 = "8620000000000000000000000000000000000000000000000000000000000000000000008001AA90000000000000000000000000000000000000000000000000020000000000000000150075140800000000000000000000000000000000000000000000000800000000000000000380133C05200000000000000000000000000000000000000000000000430000000000000000180000000B0000000000000000000000000000000000000000000000021280000000020000813000000331000000000000000000000000000000000000000000000010000000001240818823800000437A000000000000000000000000000000000000000000000004000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a54 .mem_init1 = "00D8000002A800000097340000000000000000000000000000000001000000000000340000002208C008080000001C01C0000000000000000000000000000000002000000000000200000001800CC00088000003019E0000000000000000000000000000000000000000000000000000062020A948168000000006C0000000000000000000000000000000000000000000000060000000380010028600000000B38000000000000000000000000000000000000000000000041040008000005049800000001E9A00000000000000000000000000000000200000000000001860000C00000406280000000010A000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a54 .mem_init0 = "0000000040801600000000BB200000000C19000000000000000000000000000000000000000000000008400040000000068C00000001006400000000000000000000000000000000000000000000104440030000000041400000000001000000000000000000000000000000000000000000000000700280000000040200000000018C0000000000000000000000000000000000000000000000102020000000004000000000000DC0000000000000000000000000000000000000000000000180440000000008000000000001670000000000000000000000000000001000000000000000000440000000028000000000000830000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y49_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode430w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "0000018000000001C001C50010000000000000000000000000000000000C00000000000200400000A0800000006B0035C003800000000000000000000000000000000800000000000040000000100400000002D01D2402F800000000000000000000000000000000000000000000200000000380040000000628A7007F800000000000000000000000000000080000000000000200200000300020000002F9D50027F800000000000000000000000000009000001000000000400000000200060000001A38D007FFE0000000000000000000000000000000000DE00000000800000000000010000000A38A007FFC0000000000000000000000000000000003FC";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000400002000000388403FFFC000000000000000000000000000000003FFC0000000200D2000000000000000000E2803FFFF0000000000000000000000000000001E7FFE00000000000200000000000000000170007FFFE0000000000000000000000002000005FFFEE0000000048040000080000000000009400FFBFF00000000000000000000000039000AFFFEFE0000001008020000040000480000012C05FBFFFC000000000000000000000001FCA4FFFF7FE000000012000800002000020000001A00FDFFFF8000000000000000000000003FFFFFFFDFF7000000100000C00002000000000001407F7FDFFE0000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "01FFFFFFBFF7F800000000000400000800000000000002FFDFFFC000000000000000000000003FFFFFEFFBFF80000000000000000080000000000001BFEFFFFE000000000000000000000003FFFFF7FEFFB80000000000000000040000000000000FFBFEFFF000000000000000000000001FFFF7FDFFBFC0000026000020000020000100000003F7FEFFFF800000000000000000000001FFFFFF7FDFFE0000004000020000020000100000007DFF7FFFF800000000000000000000000FFFFFBFF7FDE000001000000000000000000000001EFFDFF7FF8000000000000000000000007FFFBFEFFDFF000002000000000000000020000004FFBFF7FFFC00000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "0000000000000007FFFFFBFEFFE000001000002000000000004000027FEFFBFFFFC000000000000000000000007FFFFDFFBFFF0000012000000000000000000000FFF7FEFFFFFE000000000000000000000007FFFDFF7FFEFC000000000000000000001020002FF7FDFFFBFFF000000000000000000000003FFFFFDFFEFFC000003000000000002000020001FFFF7FFBFFFE000000000000000000000003FFFFEFFF7FFC000001000020000004800020001FFFBFFDFFFFF000000000000000000000001FFFEFFFDFF7E0000010000000000042E1000001FFBFFF7FDFFF800000000000000000000003FFFFFFBFF7FE0000080000000000080C1000001FFFFEFF";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N12
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a54~portadataout ))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a62~portadataout )) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a54~portadataout ))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a62~portadataout )) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a46~portadataout ) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a46~portadataout ) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a46~portadataout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a62~portadataout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a54~portadataout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0 .lut_mask = 64'h1111BBBB05AF05AF;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a70 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode470w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a70 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a70 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a70 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a70 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a70 .mem_init3 = "00000000000000004010000000000004200000000000008000000000000000000000010048800000000000000004000000000000000000040000000008000000000000000000000001C004000000000000000020000000000000000004000000000080000000000000000000000000000000000000000000000000000FFB0000000C00000000BFF8000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a70 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400200000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a70 .mem_init1 = "00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000080200000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a70 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000A";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a86 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode491w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a86 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a86 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a86 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a86 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a86 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a86 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000400002000000000000000000000000000000000000000000000000000000000000000000000C0000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a86 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000004000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000001000000002000000003FFF0000000000000007FFF0000000000000000000000000000000000000000000000000003C00000000000000000780000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a86 .mem_init1 = "20020040010000001C000000000000000003800008000000000000000000000000000004000200000200000000060000000C0000000000C00000800000000000000000000000000001BA002000060000800001800000003C00000000300000080000000000000000000000000000203000001408001000000000000000380000000400000080000000000000000000000000002000400000000400000180000000000040000000000000080000000000000000000000380000000000000000000801E4000000000000200200040000008000000000000000000000007FC2000010000000000003E0000000000000070007004000000800000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a86 .mem_init0 = "0000000000010000000000000004000000000000000008040000008000000000000000000000000020000008200000004000004000000000000000002000000008000000000000000000000000040000008000000002000004000000000000000000000000008000000000000000000000000000000000000000001004004000000000000000000C000000080000000000000000000000000000000020000020000040040000000000000000000000000040000000000000000000000000000000020000680000040040000000000000000004000000040000000000000000000000000000000020000000000040040000000000000000002000000040000000";
// synopsys translate_on

// Location: M10K_X38_Y37_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a78 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a78 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a78 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a78 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a78 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a78 .mem_init3 = "00000000000000000000270000000080000404004000000000000000000000000002000000000000000000000000001006000080000080004004000000000000038000100000002000000000000000000000000000004000000000000004002000000000000000000000000002000000000000000000000000010000000000080040104002000000000000400000000000001000000000000000000000000000000000000000000082002000000000000400000040000001000000000000000000000000000000000800000010042001000000000000800100000000001000000000000000000000000020000400020000000002001000000000000000080020";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a78 .mem_init2 = "00000080000000000000000000000001000000000000000000100100000000000080004002000000080000000000000000000000000000000002002000000100080000000000000000000000000080000000000000000000000000000000040000000000100080000000000040000001000000080000000000000000000000000000000000000000000080080000000000040000001000000040000000000000000000000000000000041000000400080040000000000020000000000000040000000000000000000000000800000000000000400080040000000000000002000000000040000000000000000000000000400080040000200000040040000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a78 .mem_init1 = "00000000000200000002000000000000000000000000040008000000000180004004000000000000000000000000002000000000000000000000000000000008040000080004002000000000000800000000000002000000000000000000000000000010008000000600084002000000000000200000200000001000000000000000000000000000000008000000000042002000000000000000000000000001000000000000000000000000004700010020000000002001000000000000080C00000000001000000000000000000000000001000000000020000002001000000000000061000200000000800000000000000000000000000000000020000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a78 .mem_init0 = "0010010000000000000000002000000008000000000000000000000000000000200200000000010008000000000000000000000000008000000000000000000000000000000000000040000810008000000000000000000000000008000000000000000000000000000000C00000020000008008000000000000000000000000008000000000000000000000000000002000000008003008004000000000800000000000000008000000000000000000000000000000000000000001008004000000000000000010000000008000000000000000000000000040008000000000454004004000000000010C000000000000080000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N54
cyclonev_lcell_comb \VGA|blue[6]~18 (
// Equation(s):
// \VGA|blue[6]~18_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a78~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a70~portadataout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a86~portadataout ))))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1])) ) ) ) # ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a78~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a70~portadataout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a86~portadataout ))))) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a70~portadataout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a86~portadataout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a78~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[6]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[6]~18 .extended_lut = "off";
defparam \VGA|blue[6]~18 .lut_mask = 64'h082A4C6E00000000;
defparam \VGA|blue[6]~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y38_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode420w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "DFFFF000000000000000000000001FFFFFEFFBFFF8000042000000000000100000007FFFBFEFFFFF000000000000000000000001FFFFF7FEFFBF8000002000000000100000000007FFDFFBFEFFF8000000000000000000000007FFF7FDFFBFFC000000000200000000000100007FDFF7FEFFFFC000000000000000000000007FFFFF7FDFFFE000000000000000000000100001FFFDFF7FFFFC000000000000000000000007FFFFBFF7FDFF000000000200000000000000001FFEFFDFF7FFE000000000000000000000007FFFBFEFFDFFF800000001000001800000000003FEFFBFF7FFFF000000000000000000000003FFFFFBFEFFFFC0000000B84000100001";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "0100001FFFEFFBFFFFE000000000000000000000007FFFFDFFBFFFF800000002000000000010000000FFF7FEFFFFFE000000000000000000000001FFFDFF7FFFFFC00000010001400000000100000FF7FDFFFFFFF000000000000000000000001FFFFFDFFFFFFE000040000002840000002000003FFF7FFFFFFE000000000000000000000000FFFFEFFFFFFFE000020000000000000202000003FFBFFFFFFFE000000000000000000000000FFFEFFFFFFFFF800020000000000000080000003FBFFFFFFFFE0000000000000000000000007FFFFFFFFFFFFC000002000000000005C0000001FFFFFFFFFFE0000000000000000000000003FFFFFFFFFFFFC00010";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "200000100000018000001FFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFC00008000000100000000000001FFFFFFFFFFE0000000000000000000000007FFFFFFFFFFFFE00000100000000000400000003FFFFFFFFFFE0000000000000000000000001FFFFFFFFFFFFF00000000000100000800000001FFFFFFFFFFE0000000000000000000000001FFFFFFFFFFFFF80000000000200001000000003FFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFF80004080000080002000000003FFFFFFFFFFE0000000000000000000000001FFFFFFFFFFFFBC0000080000200020800000001FFFFFFFFFFC0000000000000000000000001FFFFF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "FFFFFFFE40000280000000062000000001FFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFC00000100000281400000000001FFFFFFFFFF80000000000000000000000000FFFFFFFFFFFFA00000000000200000000000003FFFFFFFFFF00000000000000000000000000FFFFFFFFFFFE000000C40000000880000000003FFFFFFFFFF00000000000000000000000000FFFFFFFFFFFC000000000002000100000000007FFFFFFFFFF000000000000000000000000003FFFFFFFFFFC000000010000000000000000003FFFFFFFFFE000000000000000000000000007FFFFFFFFFE0000000004000001000000000007FFFFFFFFFC000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y62_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode400w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "00000800040000000000044000000000000000000000000000000000000000000400000000000000080154000000000002001000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000800000000000000000000000000000000041000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000040000000000000000100000000000000000000000000000000000000000A00000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000002080000000000000000400000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000010000000000000000000000000000000020400000000000000000000000000000000000000000000000000000004000000000000000000C00000000000000000000000000000000000000000000000000000001000000000000000002000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000040000000000000000000000000000000000000000000000000000000040000000000000000040000000000000000000000000000000000000000000000000000000000800000000000000800400000000000000000000000000000000000000000000000000000008000000000000000000400000000000000200000000000000000000000000000000000000001000000000000000000000000000000002000000000000000000000000000000000000000000280000000000000010000000000000000000000000000000000000000000000000000000000010100000000000000200000000000040000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000300000000000000000000000000000040000000000000000000000000000000000000000000080000000000000808000000000000000000000000000000000000000000000000000000000000800000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000480000000000000000000000600000000000000000000000000000000000000000000000000008000000000000000000000044";
// synopsys translate_on

// Location: M10K_X41_Y54_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode383w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "000000000000000000000000000000000000000000000000020000000000001000000000002000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000040100000000020800000000000000000000000000000000000000000000000006800000000000000000000000000000000000000000000000000000000000000000000000000800000000000C0000000400800000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000004";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "08000000040E00000000000000000000000000000000000000000000000000000E0000000040000000000000000000000000000000000000000000000000000000000000000018000000080008020001E8000000000000000000000000000000000000000000000000000000000000010000000000F40000000000000000000000000000000000000000000000000000000380000040040000027800000000000000000000000000000000000000000000000000000000010000080000000012000000000000000000000000000000000000000000000000000000000010001E0000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "0000007FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y40_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode410w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "000000003FFFFFFFFFE00000001042C000000000000000FFFFFFFFFF8000000000000000000000000007FFFFFFFFF8000000000010000000000000001FFFFFFFFFF8000000000000000000000000005FFFFFFFFF00000000000D8008000000000001FFFFFFFFFF0000000000000000000000000001FFFFFFFFC0000000000800030000000000003FFFFFFFFFF0000000000000000000000000001FFFFFFFF80400000000000300000000000003FFFFFFFFFE0000000000000000000000000001FFFFFFFF800000000001A0800000000000003FFFFFFFFFF0000000000000000000000000002FFFFFFFE0200000000001000000000000000FFFFFFFFFFE000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "0000000000000000000001FFFFFFFC0000000000000000000000010001FFFFFFFFFF80000000000000000000000000000FFFFFFF01808000000000000000000004001FFFFFFFFFF00000000000000000000000000001FFFFFFF01004000000000000000000080003FFFFFFFFFF00000000000000000000000000001FFFFFFE0000000000000000000000020200FFFFFFFFFFE00000000000000000000000000000FFFFFF818002000000000000000001002007FFFFFFFFFE00000000000000000000000000000FFFFFE010201000000000000000000000807FFFFFFFFFC000000000000000000000000000007FFFFC004000000000000000000000012C05FFFF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "FFFFF8000000000000000000000000000007FFFF8040000200000000000000000000400FFFFFFFFFC000000000000000000000000000007FFFF0000000A000000000000000000020007FFFFFFFF0000000000000000000000000000001FFFF00000000000000000000001000001007FFFFFFFF0000000000000000000000000000005FFFC02000000800000000000002000000000FFFFFFFE0000000000000000000000000000001FFFC040000000000000000000100000006001FFFFFFE0000000000000000000000000000001FFF8100400000000000000000200000000000BFFFFFE0000000000000000000000000000000BFF81000000004000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "200000000000EFFFF800000000000000000000000000000007FF0000000000380000000000800000000E00003FFFC00000000000000000000000000000003FE02000000000000070000020000000003000039FF800000000000000000000000000000003FE00000000000000010000192000000000800000FF8000000000000000000000000000000003C00000000000037010000000000000000600000160000000000000000000000000000000001C000000000000000000000000000000002800000000000000000000000000000000000000000000000000000008000030040000000000F000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y38_N42
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) # ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ))) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ))) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout )))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0])) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ))) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout )))) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]))) ) ) ) # ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout )))) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N33
cyclonev_lcell_comb \VGA|blue[6]~19 (
// Equation(s):
// \VGA|blue[6]~19_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [3]) # 
// ((\VGA|blue[6]~18_combout )))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0_combout  & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [3]) # 
// (\VGA|blue[6]~18_combout )))) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a 
// [3] & ((\VGA|blue[6]~18_combout )))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0_combout  & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a 
// [3]) # (\VGA|blue[6]~18_combout )))) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [3]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0_combout ),
	.datad(!\VGA|blue[6]~18_combout ),
	.datae(gnd),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[6]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[6]~19 .extended_lut = "off";
defparam \VGA|blue[6]~19 .lut_mask = 64'h042704278CAF8CAF;
defparam \VGA|blue[6]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y45_N0
cyclonev_lcell_comb \VGA|blue[6]~20 (
// Equation(s):
// \VGA|blue[6]~20_combout  = ( \VGA|blue[6]~19_combout  & ( \VGA|always0~4_combout  & ( (\VGA|red[3]~1_combout  & (!\VGA|LessThan4~1_combout  & ((\VGA|always0~0_combout ) # (\VGA|always0~5_combout )))) ) ) ) # ( !\VGA|blue[6]~19_combout  & ( 
// \VGA|always0~4_combout  & ( (\VGA|red[3]~1_combout  & !\VGA|LessThan4~1_combout ) ) ) ) # ( \VGA|blue[6]~19_combout  & ( !\VGA|always0~4_combout  & ( (\VGA|red[3]~1_combout  & !\VGA|LessThan4~1_combout ) ) ) ) # ( !\VGA|blue[6]~19_combout  & ( 
// !\VGA|always0~4_combout  & ( (\VGA|red[3]~1_combout  & !\VGA|LessThan4~1_combout ) ) ) )

	.dataa(!\VGA|always0~5_combout ),
	.datab(!\VGA|red[3]~1_combout ),
	.datac(!\VGA|LessThan4~1_combout ),
	.datad(!\VGA|always0~0_combout ),
	.datae(!\VGA|blue[6]~19_combout ),
	.dataf(!\VGA|always0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[6]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[6]~20 .extended_lut = "off";
defparam \VGA|blue[6]~20 .lut_mask = 64'h3030303030301030;
defparam \VGA|blue[6]~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y45_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a79 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a79 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a79 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a79 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a79 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a79 .mem_init3 = "0000000000000003FFFF00BFF60FFF001FF803FF800003FFE0FFFFFFFFFC00003FFC00000000000000000000003FFFE001FBE07FF8007FC03FF800003FFE0FFFF81FFFA00003FFC00000000000000000000003FFF8003EFF07FF000FFE03FEC00001FFE07FFD02FFDF80001FFC00000000000000000000001FFE8000FFB87FF0003FE03EFC00001FFF07FF8007DFF00001FFE00000000000000000000001FFF80007DF87FF0001FF01FFC00001FFF07FF0000FFD80001FFE00000000000000000000001FFE000077F03FF8000FF81FF600000FFF03FF0000FEF80000FFE00000000000000000000000FFC00003FDC1FF8000FFC1F7E00000FFF83FF00016FF80";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a79 .mem_init2 = "000FFF00000000000000000000000FFE00003EF83FFE000FFC0FFE00000FFF83FF00003FEC0000FFF00000000000000000000000FFE00003BFC1FFC0007FC0FFB00000FFF81FFC0003F7C0000FFF000000000000000000000007FC00005FF81FFE0007FE0FBF000007FF81FF800037FC00007FF000000000000000000000007FF00003FEC1FFF0007FF07FF000007FFC1FF80001FF600007FF800000000000000000000007FF00003F780FFF8003FF07FD800007FFC1FFC0001FBF00007FF800000000000000000000003FF00007DF80FFFC003FF07DF800003FFC0FFF0001BFC00003FF800000000000000000000003FF80003FF00FFFD007FF83FF800003FF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a79 .mem_init1 = "E0FFE0001FFC00003FFC00000000000000000000003FF80007FB80FFFF803FF03FF800003FFE0FFF0001FFB00003FFC00000000000000000000003FFC000FEF003FFFC17FF03FEC00001FFE07FF0003FDC00001FFC00000000000000000000001FFE000DFF007FFFF9FFF03EFC00001FFF07FFC003DFC00001FFE00000000000000000000001FFF8037FD007FFFFFFFF81FFC00001FFF07FFE003FFC00001FFE00000000000000000000001FFF803FF6001FFFFFFFF01FF600000FFF03FFF013FEE00000FFE00000000000000000000000FFFEBFEFF003FF9FFFFF01F7E00000FFF83FFF88FEFC00000FFF00000000000000000000000FFFFFFBFC001FF9FFFF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a79 .mem_init0 = "F80FFE00000FFF83FFFFFFFFC00000FFF00000000000000000000000FFFFFDFF8000004FFFFF00FFB00000FFF81FFFFFFFF400000FFF000000000000000000000007FFFDFF7C0000003FFFF00FBF00000FFF81FFFFFFF7800000FFF000000000000000000000007FFFFFDF00000000FFFF807FF00000FFF81FFBFFFFF800000FFF000000000000000000000007FFFFEFC000000007FFC007FD80000FFF803FFFFFFF000000FFF000000000000000000000003FF7EFFC000000001FFE007DF80000FFF8003EFFFFA000000FFF000000000000000000000003FF9FFF00000000010A2003FF80000FFF800063FFFE000000FFF000000000000000000000003FF9FF";
// synopsys translate_on

// Location: M10K_X41_Y63_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a71 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode470w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a71 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a71 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a71 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a71 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a71 .mem_init3 = "E0000000000020003FE00000FFF800001FFFC000000FFF0000000000000000000000007F837E0000000000000003E000000FFF800001FFF0000000FFF00000000000000000000000000030000000000000000000000000FFF8000001FA0000000FFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000880000000000000000000000000000000000000000000000000000000000000000000000003F0000000000000000000000000000000000000000000000000000000000000000000000000FF8000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a71 .mem_init2 = "000000000000000000000000000005FF8000000000000000000000000000000000000000000000000000000000000000000000003FFC000000000000000000000000000000000000000000000000000000000000000000000007FFC000000000000000000000000000000000000000000000000000000000000000000000007FFC000000000000000000000000000000000000000000000000000000000000000000000007FFC00000000000000000000000000000000000000000000000000000000000000000000000FFF0000000000000000000000000000000000000000000000000000000000000000000000007FF000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a71 .mem_init1 = "000000000000000000000000000000000000000000FFE0000000000000000000000000000000000000000000000000000000000000000000000007FC0000000000000000000000000000000000000000000000000000000000000000000000007F80000000000000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a71 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a87 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode491w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a87 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a87 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a87 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a87 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a87 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a87 .mem_init3 = "00000000000000000000000000000000000000000000000000005B3000000000000000000000000000000000000000000000000000000000000000000000000F7EE00000000000000000000000000000000000000000000000000000000000000000000001FEFD00000000000000000000000000000000000000000000000000000000000000000000003FFDFC000000000000000000000000000000000000000000000000000000000000000000001FEFFBF000000000000000000000000000000000000000000000000000000000000000000001FFDFFBA00000000000000000000000000000000000000000000000000000000000000000003FFFBFF60000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a87 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000003FFFF7FE0000000000000000000000000000000000000000000000000000000000000000001FFDFFF7F0000000000000000000000000000000000000000000000000000000000000000000FFFBFFEF8000000000000000000000000000000000000000000000000000000000000000000FFF57FFDC000000000000000000000000000000000000000000000000000000000000000000FFE04FFF8000000000000800000000000000000000000000000000000000000000000000003FFC006FFC000000003FFF8000000000000007FFF0000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a87 .mem_init1 = "1FFC001DFE00000003FFFF800000000000007FFFF00000000000000000000000000000000001FFC001FBF0000001FFFFF80000000000003FFFFF00000000000000000000000000000040001FFC001FF70000027FFFFF81C0000000004FFFFFF000000000000000000000000000009F8003FFEB623FE000003FFFFFF81FC000000003FFFFFF00000000000000000000000000004FFF803FFDFFE07E800003FFFFFF81FFA00000003FFFFFF0000000000000000000000000000FFFFE03FFFFFFC0F000183FFFFFF81FFE00700003FFFFFF0000000000000000000000038001FFFFE03FFFFFFC00001F83FFFFFF81FFE07FF0003FFFFFF000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a87 .mem_init0 = "003FF87FFFFE83FFFFFFF8003FF83FFFFFF81FFE7FFFF403FFFFFF000000000000000000000003FF8FFFFFF01FFFFFFF8007FF83FFFFFF81FFFFFFFFC03FFF7FF000000000000000000000003FFBFFFFFF03FFFFFFF8003FF83FFCFFF81FFFFFFFFE03FF8FFF000000000000000000000003FFFFFFFFF81FFFFFFFE003FF83FC07FF81FFFFFFFFF03F807FF000000000000000000000003FFFFFFFFEC1FFFC9FFF003FF83E007FFC1FFFFFFFFF03C007FF800000000000000000000003FFFFFFFF7C1FFF81FFF803FF838007FFC1FFFFFFFFFA30007FF800000000000000000000003FFFFF7FDFC0FFF003FFC03FF800003FFC0FFFFFFFFFC00003FF80000000";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N21
cyclonev_lcell_comb \VGA|blue[7]~21 (
// Equation(s):
// \VGA|blue[7]~21_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a87~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a87~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a71~portadataout ))) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a79~portadataout )))) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a87~portadataout  & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a71~portadataout ))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a79~portadataout )))) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a79~portadataout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a71~portadataout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a87~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[7]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[7]~21 .extended_lut = "off";
defparam \VGA|blue[7]~21 .lut_mask = 64'h1B001B000000AA00;
defparam \VGA|blue[7]~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y33_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode450w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a55 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000008000000400000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a55 .mem_init2 = "00100000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000200000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000200000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000004000000000000000020000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000001000000000000000000000012000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000400000000000002000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000008000000000000010000000000000008000000000000000000000000000000080000000000060000000000000010000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode460w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a63 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a63 .mem_init3 = "01000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a63 .mem_init2 = "0000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B000000000000000000000020000000000000000000000000000000000000000000000000004000000000400000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a63 .mem_init1 = "00000010000000002000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000240000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000004000000000000000000000000000000000000000000000000000000000000000000000000042000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000010000000000000000000000000020400000000000000";
// synopsys translate_on

// Location: M10K_X38_Y56_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode440w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a47 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000008000000000000000000000000800000000000000000000000000000000000000000000000000000000004000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000002400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000020000000000000000000020000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000640000000000000000000000000000000000000000000000000000000000000000000000007FF00000000000000000000000000000000000000000000000000000000000000000000000FF3FD0000000000000000000000000000000000000000000000000000000000000000000001F08FE000000000000000000000000000000000000000000000000000000000000000000000680FFF800000080000000000000000000000000000000000000000800000000000000000003C003FFA00000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a47 .mem_init0 = "000000000000800000000000000000000000000000000000000000000000007C000FFE000000000000000080000000000000000000000000000000000000000000000000380000FFE000000000000000000000000000000000000000000000000000000000000000000780001FFF000000000000000000000000000000000000000000000020000000000800000001E400007FF800000000000000000000000000000000000000000000000000000000000000007F000003FF80000000000000000000000000000000000000000000008000000800000000007FE000003FFC0000008000000800000000000000000000000000000000000000000000000007FC";
// synopsys translate_on

// Location: M10K_X58_Y26_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode430w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "0000063FE000000800000200000000000000000000000000000000000000000000000001FF800000417F00000000000000180000000000000000000000000000000010000000000000BFF000000801B00000000000000500000000000000000000000000000000000000000000000FFE000000402B80000000000000004000000000000000000000000000010000000000000005FFC000000001980000010000000004000000000000000000000000000123000008000000003FF8000000000180000000000000000000000000000000000000000000000000000000000007FF80000000000C0000000001000002000000000000000000000000000000000400";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "00000001FFF80000000000C000000400000000280000000000000000000000000000004000000000001FF080000080000E000000000000000000000000000000000000000000000000000000000007BE0500000000006000000200808000000000000000000000000000000000000000000000003B0020000300000F00000020000000000000000000000000000000000080050000000000000FB0050001D8000030000002000A000000000000000000000000000002020000000000000001E80000006FC0000180000000000000000000000000000000000000000000000000000000000E400000FBFC00001800000080000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000001C0000037FEE00001C0000000040000000000000000000000000000000000000000000000003C00001DFF7E00000C0000000000000001000000000000000000000000000000000000000001C00000FFDFF0000060000000000000000000000000000000000000000000000000000000001800001FBFF7C000060000000000000000000000000000000000000000000000000000000001800001EFFBFC000060000001000000000000000000000000000000001000000000000000000C000017FEFFA000030000000000000000000000000000000000000000800000000000000001C00001FDFFBF80009800000A000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "000000000000000000000000000000000C00001F7FDFF000078000000000000000000000000000000000000000800000000000000000C00003BFF7FF800078000000000000000000000000000000000000000000000000000000001E00003FEFFFDC000FC000000000000000000000000000000000000000000000000000000000C00001FBFFDFC000FC000000000000000100000000000000000000000400000000000000000E00001DFFEFF9000FC000000000000000000000000000000000000000000000000000000000680000FFFBFE8100FC0000000000000000000000000000000000000000000000000000000007E0001FF7FEF0030FC00000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y38_N39
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a47~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]) # ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a55~portadataout )) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a63~portadataout )))) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a47~portadataout  & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]) # 
// ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a55~portadataout )))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a63~portadataout )))) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a47~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a55~portadataout ))) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]) # ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a63~portadataout )))) ) ) ) # ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a47~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & ( (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a55~portadataout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a63~portadataout ))))) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a55~portadataout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a63~portadataout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a47~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0 .lut_mask = 64'h021346578A9BCEDF;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y52_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode420w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000003C0001FDFF7F002FFE0000000000000000800000000000000000000000000000000000400003D0001EFFDFC0001FE0000000000000000000000000000000000000000000000000000000003F0000FFBFF40001FE0000800000000000000000000000000000000000800000000000000001F0001FEFFB80001FE0000200000000000000000000000000000000000000000000000000001F8001F7FEF00000FF0000000000000000000000000000000000000000000000000000000000FC0227FDFE00001FE0000000000000000000000000000000000000000000000000000000000FE0041F7FC00000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "FE00000000000000000000000000000000000000000000000000000400007E5C009FF600000FF00000000000000000000000000000000000000000000000000000000007FE8000AFE00000FE00000000000000000000000000000000000000000000000000000000003FD000003800001FC00000000000000000000000000000000000000000000000000000000001FC000001800001FC00000000000000000000000000000000000000000000000000000000001FC0000020000007800000000000000000000000000000000000000000000000000000000000FC0000010000003800000000000000000000000000000000000000000000000000000000000F";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "C000000000000E0000002000000000020000000000000000000000004000000000000200007F000000000003E0000002000000000000000000000000000000000000000000000000000007E000001000003C0000000000000000000000000000000000000000004000000000000000003E00000000000700000000000000000000000000000000000000000000000000000000000003E00000100000E80000000000000000000000000000000000000000002000000000000000003E00000100001C00000000000000000000000000000000000000000000000000000000000001B0000010001F00000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "0000000000001C0000038049C000000000000000000000000000000000000000000000000000000000000000E00000106AF800000000200000000000000000000000000000000000000000000000040000070000013FBF0000000000000000000000000000000000000000000000000000000000000000380000FFF7000000000040000000000000000000000000000000000000000000000020000003C0001FFFC000000000000000000000000000000000000000000000000000000000000000001E0007FFF0000000000000000000000000000000000000000000000000000000000000000000F003FFFE0000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y41_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode410w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "0000000000000000000000000007813FFF000000000000000000000000000000000000000000000000000000000000000000003E0FFFC000000000000000000000000000000000000000000000000020000000000000000000F27FF00000000000000000000000000000000000000000000000000000000000000000000007FFFC00000000000000000000000000000000000000000000000000000000000408000000003FF80000000000000000000000000000000000000000000000000000000000000080000000001A0000000000000000000000000000000000000000000000000000000000001001800000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000004000000000000000000000400000000000000400000000000000000000000000010000000800040000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000080000000000000000000000000000000000000000000008000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000400000000000000000000001000000000000000000000000000000000000000000008000000400000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080100000001000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000040000000010000000000000000000000000000000000000000000000000000000000000100000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000800000000000000000000000000000000000000000000000000000E0000000000000000000000001000000000000000000000000000000000000C00800000000000040000000000000000000000008000000000000000000000000000000000201000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y31_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode383w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000001000000000000000000000000000000000000000000000000000000000000004000000000001800000000000000000000000000000000000000000000000000000000000001000000000040800000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E0000000004000000000000400000000000000000000000000000000000000000000000000008000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "00000000000100000000000000000000000000000000000000000000000000000000000000000000000001500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode400w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 90000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000800000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000008000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300000000000000000000000000000000000000000000000000000000000000000000000000040000000000001000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N36
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout )) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout )) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N48
cyclonev_lcell_comb \VGA|blue[7]~22 (
// Equation(s):
// \VGA|blue[7]~22_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [3] & ( (\VGA|blue[7]~21_combout  & 
// ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout ))) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [3] & ( (\VGA|blue[7]~21_combout  & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout ))) ) 
// ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [3] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout ) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [3] & ( 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout  & \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]) ) ) )

	.dataa(!\VGA|blue[7]~21_combout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[7]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[7]~22 .extended_lut = "off";
defparam \VGA|blue[7]~22 .lut_mask = 64'h0303F3F351515151;
defparam \VGA|blue[7]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N42
cyclonev_lcell_comb \VGA|blue[7]~23 (
// Equation(s):
// \VGA|blue[7]~23_combout  = ( \VGA|always0~5_combout  & ( \VGA|red[3]~1_combout  & ( !\VGA|LessThan4~1_combout  ) ) ) # ( !\VGA|always0~5_combout  & ( \VGA|red[3]~1_combout  & ( (!\VGA|LessThan4~1_combout  & ((!\VGA|always0~4_combout ) # 
// ((!\VGA|blue[7]~22_combout ) # (\VGA|always0~0_combout )))) ) ) )

	.dataa(!\VGA|always0~4_combout ),
	.datab(!\VGA|always0~0_combout ),
	.datac(!\VGA|blue[7]~22_combout ),
	.datad(!\VGA|LessThan4~1_combout ),
	.datae(!\VGA|always0~5_combout ),
	.dataf(!\VGA|red[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[7]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[7]~23 .extended_lut = "off";
defparam \VGA|blue[7]~23 .lut_mask = 64'h00000000FB00FF00;
defparam \VGA|blue[7]~23 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \move~input (
	.i(move),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\move~input_o ));
// synopsys translate_off
defparam \move~input .bus_hold = "false";
defparam \move~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \select~input (
	.i(select),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\select~input_o ));
// synopsys translate_off
defparam \select~input .bus_hold = "false";
defparam \select~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X63_Y15_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
