$date
	Tue Jun 27 23:52:06 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module PISO_DUT $end
$scope module piso_dut $end
$var wire 1 ! clk $end
$var wire 4 " din [3:0] $end
$var wire 1 # shift_pl $end
$var reg 4 $ data [3:0] $end
$var reg 1 % dout $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x%
b0 $
0#
b1101 "
0!
$end
#5
b1101 $
1!
#6
1#
#10
0!
#15
1%
b110 $
1!
#20
0!
#25
0%
b11 $
1!
#30
0!
#35
1%
b1 $
1!
#40
0!
#45
b0 $
1!
#50
0!
#55
0%
1!
#60
0!
#65
1!
#70
0!
#75
1!
#80
0!
#85
1!
#90
0!
#95
1!
#100
0!
#105
1!
#106
