 
****************************************
check_design summary:
Version:     O-2018.06-SP5-4
Date:        Fri May 24 01:55:15 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     11
    Unconnected ports (LINT-28)                                     8
    Shorted outputs (LINT-31)                                       1
    Constant outputs (LINT-52)                                      2
--------------------------------------------------------------------------------

Warning: In design 'mkTest', port 'start__sgn_by_4[63]' is not connected to any nets. (LINT-28)
Warning: In design 'mkTest', port 'start__sgn_by_4[62]' is not connected to any nets. (LINT-28)
Warning: In design 'mkTest', port 'start__sgn_by_4[61]' is not connected to any nets. (LINT-28)
Warning: In design 'mkTest', port 'start__sgn_by_4[60]' is not connected to any nets. (LINT-28)
Warning: In design 'mkTest', port 'start__sgn_by_4[59]' is not connected to any nets. (LINT-28)
Warning: In design 'mkTest', port 'start__sgn_by_4[58]' is not connected to any nets. (LINT-28)
Warning: In design 'mkTest', port 'start__sgn_by_4[57]' is not connected to any nets. (LINT-28)
Warning: In design 'mkTest', port 'start__sgn_by_4[56]' is not connected to any nets. (LINT-28)
Warning: In design 'mkTest', output port 'RDY_start' is connected directly to output port 'RDY_result'. (LINT-31)
Warning: In design 'mkTest', output port 'RDY_start' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkTest', output port 'RDY_result' is connected directly to 'logic 1'. (LINT-52)
1
