;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; LED_1
LED_1__0__DR EQU CYREG_GPIO_PRT2_DR
LED_1__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED_1__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED_1__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LED_1__0__HSIOM_MASK EQU 0x000F0000
LED_1__0__HSIOM_SHIFT EQU 16
LED_1__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_1__0__INTR EQU CYREG_GPIO_PRT2_INTR
LED_1__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_1__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED_1__0__MASK EQU 0x10
LED_1__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
LED_1__0__OUT_SEL_SHIFT EQU 8
LED_1__0__OUT_SEL_VAL EQU 0
LED_1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED_1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED_1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED_1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED_1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED_1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED_1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED_1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED_1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED_1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED_1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED_1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED_1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED_1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED_1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED_1__0__PC EQU CYREG_GPIO_PRT2_PC
LED_1__0__PC2 EQU CYREG_GPIO_PRT2_PC2
LED_1__0__PORT EQU 2
LED_1__0__PS EQU CYREG_GPIO_PRT2_PS
LED_1__0__SHIFT EQU 4
LED_1__DR EQU CYREG_GPIO_PRT2_DR
LED_1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED_1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED_1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED_1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_1__INTR EQU CYREG_GPIO_PRT2_INTR
LED_1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED_1__MASK EQU 0x10
LED_1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED_1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED_1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED_1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED_1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED_1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED_1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED_1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED_1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED_1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED_1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED_1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED_1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED_1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED_1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED_1__PC EQU CYREG_GPIO_PRT2_PC
LED_1__PC2 EQU CYREG_GPIO_PRT2_PC2
LED_1__PORT EQU 2
LED_1__PS EQU CYREG_GPIO_PRT2_PS
LED_1__SHIFT EQU 4

; LED_2
LED_2__0__DR EQU CYREG_GPIO_PRT2_DR
LED_2__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED_2__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED_2__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LED_2__0__HSIOM_MASK EQU 0x00F00000
LED_2__0__HSIOM_SHIFT EQU 20
LED_2__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_2__0__INTR EQU CYREG_GPIO_PRT2_INTR
LED_2__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_2__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED_2__0__MASK EQU 0x20
LED_2__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
LED_2__0__OUT_SEL_SHIFT EQU 10
LED_2__0__OUT_SEL_VAL EQU 2
LED_2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED_2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED_2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED_2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED_2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED_2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED_2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED_2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED_2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED_2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED_2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED_2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED_2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED_2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED_2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED_2__0__PC EQU CYREG_GPIO_PRT2_PC
LED_2__0__PC2 EQU CYREG_GPIO_PRT2_PC2
LED_2__0__PORT EQU 2
LED_2__0__PS EQU CYREG_GPIO_PRT2_PS
LED_2__0__SHIFT EQU 5
LED_2__DR EQU CYREG_GPIO_PRT2_DR
LED_2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED_2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED_2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED_2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_2__INTR EQU CYREG_GPIO_PRT2_INTR
LED_2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED_2__MASK EQU 0x20
LED_2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED_2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED_2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED_2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED_2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED_2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED_2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED_2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED_2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED_2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED_2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED_2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED_2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED_2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED_2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED_2__PC EQU CYREG_GPIO_PRT2_PC
LED_2__PC2 EQU CYREG_GPIO_PRT2_PC2
LED_2__PORT EQU 2
LED_2__PS EQU CYREG_GPIO_PRT2_PS
LED_2__SHIFT EQU 5

; LED_3
LED_3__0__DR EQU CYREG_GPIO_PRT2_DR
LED_3__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED_3__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED_3__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LED_3__0__HSIOM_MASK EQU 0x0F000000
LED_3__0__HSIOM_SHIFT EQU 24
LED_3__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_3__0__INTR EQU CYREG_GPIO_PRT2_INTR
LED_3__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_3__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED_3__0__MASK EQU 0x40
LED_3__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
LED_3__0__OUT_SEL_SHIFT EQU 12
LED_3__0__OUT_SEL_VAL EQU 1
LED_3__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED_3__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED_3__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED_3__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED_3__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED_3__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED_3__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED_3__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED_3__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED_3__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED_3__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED_3__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED_3__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED_3__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED_3__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED_3__0__PC EQU CYREG_GPIO_PRT2_PC
LED_3__0__PC2 EQU CYREG_GPIO_PRT2_PC2
LED_3__0__PORT EQU 2
LED_3__0__PS EQU CYREG_GPIO_PRT2_PS
LED_3__0__SHIFT EQU 6
LED_3__DR EQU CYREG_GPIO_PRT2_DR
LED_3__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED_3__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED_3__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED_3__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_3__INTR EQU CYREG_GPIO_PRT2_INTR
LED_3__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_3__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED_3__MASK EQU 0x40
LED_3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED_3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED_3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED_3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED_3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED_3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED_3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED_3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED_3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED_3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED_3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED_3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED_3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED_3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED_3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED_3__PC EQU CYREG_GPIO_PRT2_PC
LED_3__PC2 EQU CYREG_GPIO_PRT2_PC2
LED_3__PORT EQU 2
LED_3__PS EQU CYREG_GPIO_PRT2_PS
LED_3__SHIFT EQU 6

; LCD_Char
LCD_Char_LCDPort__0__DR EQU CYREG_GPIO_PRT0_DR
LCD_Char_LCDPort__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LCD_Char_LCDPort__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LCD_Char_LCDPort__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LCD_Char_LCDPort__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LCD_Char_LCDPort__0__HSIOM_MASK EQU 0x0000000F
LCD_Char_LCDPort__0__HSIOM_SHIFT EQU 0
LCD_Char_LCDPort__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_Char_LCDPort__0__INTR EQU CYREG_GPIO_PRT0_INTR
LCD_Char_LCDPort__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_Char_LCDPort__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LCD_Char_LCDPort__0__MASK EQU 0x01
LCD_Char_LCDPort__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LCD_Char_LCDPort__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LCD_Char_LCDPort__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LCD_Char_LCDPort__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LCD_Char_LCDPort__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LCD_Char_LCDPort__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LCD_Char_LCDPort__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LCD_Char_LCDPort__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LCD_Char_LCDPort__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LCD_Char_LCDPort__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LCD_Char_LCDPort__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LCD_Char_LCDPort__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LCD_Char_LCDPort__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LCD_Char_LCDPort__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LCD_Char_LCDPort__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LCD_Char_LCDPort__0__PC EQU CYREG_GPIO_PRT0_PC
LCD_Char_LCDPort__0__PC2 EQU CYREG_GPIO_PRT0_PC2
LCD_Char_LCDPort__0__PORT EQU 0
LCD_Char_LCDPort__0__PS EQU CYREG_GPIO_PRT0_PS
LCD_Char_LCDPort__0__SHIFT EQU 0
LCD_Char_LCDPort__1__DR EQU CYREG_GPIO_PRT0_DR
LCD_Char_LCDPort__1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LCD_Char_LCDPort__1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LCD_Char_LCDPort__1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LCD_Char_LCDPort__1__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LCD_Char_LCDPort__1__HSIOM_MASK EQU 0x000000F0
LCD_Char_LCDPort__1__HSIOM_SHIFT EQU 4
LCD_Char_LCDPort__1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_Char_LCDPort__1__INTR EQU CYREG_GPIO_PRT0_INTR
LCD_Char_LCDPort__1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_Char_LCDPort__1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LCD_Char_LCDPort__1__MASK EQU 0x02
LCD_Char_LCDPort__1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LCD_Char_LCDPort__1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LCD_Char_LCDPort__1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LCD_Char_LCDPort__1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LCD_Char_LCDPort__1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LCD_Char_LCDPort__1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LCD_Char_LCDPort__1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LCD_Char_LCDPort__1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LCD_Char_LCDPort__1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LCD_Char_LCDPort__1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LCD_Char_LCDPort__1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LCD_Char_LCDPort__1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LCD_Char_LCDPort__1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LCD_Char_LCDPort__1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LCD_Char_LCDPort__1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LCD_Char_LCDPort__1__PC EQU CYREG_GPIO_PRT0_PC
LCD_Char_LCDPort__1__PC2 EQU CYREG_GPIO_PRT0_PC2
LCD_Char_LCDPort__1__PORT EQU 0
LCD_Char_LCDPort__1__PS EQU CYREG_GPIO_PRT0_PS
LCD_Char_LCDPort__1__SHIFT EQU 1
LCD_Char_LCDPort__2__DR EQU CYREG_GPIO_PRT0_DR
LCD_Char_LCDPort__2__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LCD_Char_LCDPort__2__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LCD_Char_LCDPort__2__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LCD_Char_LCDPort__2__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LCD_Char_LCDPort__2__HSIOM_MASK EQU 0x00000F00
LCD_Char_LCDPort__2__HSIOM_SHIFT EQU 8
LCD_Char_LCDPort__2__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_Char_LCDPort__2__INTR EQU CYREG_GPIO_PRT0_INTR
LCD_Char_LCDPort__2__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_Char_LCDPort__2__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LCD_Char_LCDPort__2__MASK EQU 0x04
LCD_Char_LCDPort__2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LCD_Char_LCDPort__2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LCD_Char_LCDPort__2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LCD_Char_LCDPort__2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LCD_Char_LCDPort__2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LCD_Char_LCDPort__2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LCD_Char_LCDPort__2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LCD_Char_LCDPort__2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LCD_Char_LCDPort__2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LCD_Char_LCDPort__2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LCD_Char_LCDPort__2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LCD_Char_LCDPort__2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LCD_Char_LCDPort__2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LCD_Char_LCDPort__2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LCD_Char_LCDPort__2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LCD_Char_LCDPort__2__PC EQU CYREG_GPIO_PRT0_PC
LCD_Char_LCDPort__2__PC2 EQU CYREG_GPIO_PRT0_PC2
LCD_Char_LCDPort__2__PORT EQU 0
LCD_Char_LCDPort__2__PS EQU CYREG_GPIO_PRT0_PS
LCD_Char_LCDPort__2__SHIFT EQU 2
LCD_Char_LCDPort__3__DR EQU CYREG_GPIO_PRT0_DR
LCD_Char_LCDPort__3__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LCD_Char_LCDPort__3__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LCD_Char_LCDPort__3__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LCD_Char_LCDPort__3__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LCD_Char_LCDPort__3__HSIOM_MASK EQU 0x0000F000
LCD_Char_LCDPort__3__HSIOM_SHIFT EQU 12
LCD_Char_LCDPort__3__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_Char_LCDPort__3__INTR EQU CYREG_GPIO_PRT0_INTR
LCD_Char_LCDPort__3__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_Char_LCDPort__3__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LCD_Char_LCDPort__3__MASK EQU 0x08
LCD_Char_LCDPort__3__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LCD_Char_LCDPort__3__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LCD_Char_LCDPort__3__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LCD_Char_LCDPort__3__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LCD_Char_LCDPort__3__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LCD_Char_LCDPort__3__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LCD_Char_LCDPort__3__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LCD_Char_LCDPort__3__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LCD_Char_LCDPort__3__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LCD_Char_LCDPort__3__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LCD_Char_LCDPort__3__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LCD_Char_LCDPort__3__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LCD_Char_LCDPort__3__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LCD_Char_LCDPort__3__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LCD_Char_LCDPort__3__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LCD_Char_LCDPort__3__PC EQU CYREG_GPIO_PRT0_PC
LCD_Char_LCDPort__3__PC2 EQU CYREG_GPIO_PRT0_PC2
LCD_Char_LCDPort__3__PORT EQU 0
LCD_Char_LCDPort__3__PS EQU CYREG_GPIO_PRT0_PS
LCD_Char_LCDPort__3__SHIFT EQU 3
LCD_Char_LCDPort__4__DR EQU CYREG_GPIO_PRT0_DR
LCD_Char_LCDPort__4__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LCD_Char_LCDPort__4__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LCD_Char_LCDPort__4__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LCD_Char_LCDPort__4__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LCD_Char_LCDPort__4__HSIOM_MASK EQU 0x000F0000
LCD_Char_LCDPort__4__HSIOM_SHIFT EQU 16
LCD_Char_LCDPort__4__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_Char_LCDPort__4__INTR EQU CYREG_GPIO_PRT0_INTR
LCD_Char_LCDPort__4__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_Char_LCDPort__4__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LCD_Char_LCDPort__4__MASK EQU 0x10
LCD_Char_LCDPort__4__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LCD_Char_LCDPort__4__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LCD_Char_LCDPort__4__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LCD_Char_LCDPort__4__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LCD_Char_LCDPort__4__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LCD_Char_LCDPort__4__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LCD_Char_LCDPort__4__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LCD_Char_LCDPort__4__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LCD_Char_LCDPort__4__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LCD_Char_LCDPort__4__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LCD_Char_LCDPort__4__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LCD_Char_LCDPort__4__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LCD_Char_LCDPort__4__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LCD_Char_LCDPort__4__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LCD_Char_LCDPort__4__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LCD_Char_LCDPort__4__PC EQU CYREG_GPIO_PRT0_PC
LCD_Char_LCDPort__4__PC2 EQU CYREG_GPIO_PRT0_PC2
LCD_Char_LCDPort__4__PORT EQU 0
LCD_Char_LCDPort__4__PS EQU CYREG_GPIO_PRT0_PS
LCD_Char_LCDPort__4__SHIFT EQU 4
LCD_Char_LCDPort__5__DR EQU CYREG_GPIO_PRT0_DR
LCD_Char_LCDPort__5__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LCD_Char_LCDPort__5__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LCD_Char_LCDPort__5__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LCD_Char_LCDPort__5__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LCD_Char_LCDPort__5__HSIOM_MASK EQU 0x00F00000
LCD_Char_LCDPort__5__HSIOM_SHIFT EQU 20
LCD_Char_LCDPort__5__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_Char_LCDPort__5__INTR EQU CYREG_GPIO_PRT0_INTR
LCD_Char_LCDPort__5__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_Char_LCDPort__5__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LCD_Char_LCDPort__5__MASK EQU 0x20
LCD_Char_LCDPort__5__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LCD_Char_LCDPort__5__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LCD_Char_LCDPort__5__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LCD_Char_LCDPort__5__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LCD_Char_LCDPort__5__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LCD_Char_LCDPort__5__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LCD_Char_LCDPort__5__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LCD_Char_LCDPort__5__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LCD_Char_LCDPort__5__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LCD_Char_LCDPort__5__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LCD_Char_LCDPort__5__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LCD_Char_LCDPort__5__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LCD_Char_LCDPort__5__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LCD_Char_LCDPort__5__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LCD_Char_LCDPort__5__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LCD_Char_LCDPort__5__PC EQU CYREG_GPIO_PRT0_PC
LCD_Char_LCDPort__5__PC2 EQU CYREG_GPIO_PRT0_PC2
LCD_Char_LCDPort__5__PORT EQU 0
LCD_Char_LCDPort__5__PS EQU CYREG_GPIO_PRT0_PS
LCD_Char_LCDPort__5__SHIFT EQU 5
LCD_Char_LCDPort__6__DR EQU CYREG_GPIO_PRT0_DR
LCD_Char_LCDPort__6__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LCD_Char_LCDPort__6__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LCD_Char_LCDPort__6__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LCD_Char_LCDPort__6__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LCD_Char_LCDPort__6__HSIOM_MASK EQU 0x0F000000
LCD_Char_LCDPort__6__HSIOM_SHIFT EQU 24
LCD_Char_LCDPort__6__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_Char_LCDPort__6__INTR EQU CYREG_GPIO_PRT0_INTR
LCD_Char_LCDPort__6__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_Char_LCDPort__6__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LCD_Char_LCDPort__6__MASK EQU 0x40
LCD_Char_LCDPort__6__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LCD_Char_LCDPort__6__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LCD_Char_LCDPort__6__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LCD_Char_LCDPort__6__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LCD_Char_LCDPort__6__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LCD_Char_LCDPort__6__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LCD_Char_LCDPort__6__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LCD_Char_LCDPort__6__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LCD_Char_LCDPort__6__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LCD_Char_LCDPort__6__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LCD_Char_LCDPort__6__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LCD_Char_LCDPort__6__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LCD_Char_LCDPort__6__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LCD_Char_LCDPort__6__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LCD_Char_LCDPort__6__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LCD_Char_LCDPort__6__PC EQU CYREG_GPIO_PRT0_PC
LCD_Char_LCDPort__6__PC2 EQU CYREG_GPIO_PRT0_PC2
LCD_Char_LCDPort__6__PORT EQU 0
LCD_Char_LCDPort__6__PS EQU CYREG_GPIO_PRT0_PS
LCD_Char_LCDPort__6__SHIFT EQU 6
LCD_Char_LCDPort__DR EQU CYREG_GPIO_PRT0_DR
LCD_Char_LCDPort__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LCD_Char_LCDPort__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LCD_Char_LCDPort__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LCD_Char_LCDPort__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_Char_LCDPort__INTR EQU CYREG_GPIO_PRT0_INTR
LCD_Char_LCDPort__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_Char_LCDPort__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LCD_Char_LCDPort__MASK EQU 0x7F
LCD_Char_LCDPort__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LCD_Char_LCDPort__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LCD_Char_LCDPort__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LCD_Char_LCDPort__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LCD_Char_LCDPort__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LCD_Char_LCDPort__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LCD_Char_LCDPort__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LCD_Char_LCDPort__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LCD_Char_LCDPort__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LCD_Char_LCDPort__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LCD_Char_LCDPort__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LCD_Char_LCDPort__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LCD_Char_LCDPort__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LCD_Char_LCDPort__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LCD_Char_LCDPort__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LCD_Char_LCDPort__PC EQU CYREG_GPIO_PRT0_PC
LCD_Char_LCDPort__PC2 EQU CYREG_GPIO_PRT0_PC2
LCD_Char_LCDPort__PORT EQU 0
LCD_Char_LCDPort__PS EQU CYREG_GPIO_PRT0_PS
LCD_Char_LCDPort__SHIFT EQU 0

; Joystick_X
Joystick_X__0__DR EQU CYREG_GPIO_PRT2_DR
Joystick_X__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Joystick_X__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Joystick_X__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Joystick_X__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Joystick_X__0__HSIOM_MASK EQU 0x0000000F
Joystick_X__0__HSIOM_SHIFT EQU 0
Joystick_X__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Joystick_X__0__INTR EQU CYREG_GPIO_PRT2_INTR
Joystick_X__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Joystick_X__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Joystick_X__0__MASK EQU 0x01
Joystick_X__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Joystick_X__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Joystick_X__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Joystick_X__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Joystick_X__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Joystick_X__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Joystick_X__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Joystick_X__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Joystick_X__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Joystick_X__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Joystick_X__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Joystick_X__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Joystick_X__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Joystick_X__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Joystick_X__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Joystick_X__0__PC EQU CYREG_GPIO_PRT2_PC
Joystick_X__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Joystick_X__0__PORT EQU 2
Joystick_X__0__PS EQU CYREG_GPIO_PRT2_PS
Joystick_X__0__SHIFT EQU 0
Joystick_X__DR EQU CYREG_GPIO_PRT2_DR
Joystick_X__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Joystick_X__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Joystick_X__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Joystick_X__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Joystick_X__INTR EQU CYREG_GPIO_PRT2_INTR
Joystick_X__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Joystick_X__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Joystick_X__MASK EQU 0x01
Joystick_X__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Joystick_X__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Joystick_X__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Joystick_X__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Joystick_X__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Joystick_X__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Joystick_X__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Joystick_X__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Joystick_X__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Joystick_X__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Joystick_X__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Joystick_X__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Joystick_X__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Joystick_X__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Joystick_X__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Joystick_X__PC EQU CYREG_GPIO_PRT2_PC
Joystick_X__PC2 EQU CYREG_GPIO_PRT2_PC2
Joystick_X__PORT EQU 2
Joystick_X__PS EQU CYREG_GPIO_PRT2_PS
Joystick_X__SHIFT EQU 0

; Joystick_Y
Joystick_Y__0__DR EQU CYREG_GPIO_PRT2_DR
Joystick_Y__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Joystick_Y__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Joystick_Y__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Joystick_Y__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Joystick_Y__0__HSIOM_MASK EQU 0xF0000000
Joystick_Y__0__HSIOM_SHIFT EQU 28
Joystick_Y__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Joystick_Y__0__INTR EQU CYREG_GPIO_PRT2_INTR
Joystick_Y__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Joystick_Y__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Joystick_Y__0__MASK EQU 0x80
Joystick_Y__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Joystick_Y__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Joystick_Y__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Joystick_Y__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Joystick_Y__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Joystick_Y__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Joystick_Y__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Joystick_Y__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Joystick_Y__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Joystick_Y__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Joystick_Y__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Joystick_Y__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Joystick_Y__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Joystick_Y__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Joystick_Y__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Joystick_Y__0__PC EQU CYREG_GPIO_PRT2_PC
Joystick_Y__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Joystick_Y__0__PORT EQU 2
Joystick_Y__0__PS EQU CYREG_GPIO_PRT2_PS
Joystick_Y__0__SHIFT EQU 7
Joystick_Y__DR EQU CYREG_GPIO_PRT2_DR
Joystick_Y__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Joystick_Y__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Joystick_Y__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Joystick_Y__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Joystick_Y__INTR EQU CYREG_GPIO_PRT2_INTR
Joystick_Y__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Joystick_Y__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Joystick_Y__MASK EQU 0x80
Joystick_Y__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Joystick_Y__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Joystick_Y__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Joystick_Y__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Joystick_Y__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Joystick_Y__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Joystick_Y__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Joystick_Y__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Joystick_Y__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Joystick_Y__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Joystick_Y__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Joystick_Y__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Joystick_Y__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Joystick_Y__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Joystick_Y__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Joystick_Y__PC EQU CYREG_GPIO_PRT2_PC
Joystick_Y__PC2 EQU CYREG_GPIO_PRT2_PC2
Joystick_Y__PORT EQU 2
Joystick_Y__PS EQU CYREG_GPIO_PRT2_PS
Joystick_Y__SHIFT EQU 7

; ADC_SAR_Seq
ADC_SAR_Seq_cy_psoc4_sar__CLOCK_DIV_ID EQU 0x00000040
ADC_SAR_Seq_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_SAR_Seq_cy_psoc4_sar__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_SAR_Seq_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_SAR_Seq_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_SAR_Seq_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC_SAR_Seq_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC_SAR_Seq_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_SAR_Seq_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC_SAR_Seq_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_SAR_Seq_cy_psoc4_sar__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC_SAR_Seq_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_SAR_Seq_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_SAR_Seq_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_SAR_Seq_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_SAR_Seq_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING
ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_0_PIN EQU 0
ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_1_PIN EQU 7
ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_SAR_Seq_cy_psoc4_sarmux_8__VNEG0 EQU 0
ADC_SAR_Seq_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL10
ADC_SAR_Seq_intClock__DIV_ID EQU 0x00000040
ADC_SAR_Seq_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
ADC_SAR_Seq_intClock__PA_DIV_ID EQU 0x000000FF
ADC_SAR_Seq_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_SAR_Seq_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_SAR_Seq_IRQ__INTC_MASK EQU 0x10000
ADC_SAR_Seq_IRQ__INTC_NUMBER EQU 16
ADC_SAR_Seq_IRQ__INTC_PRIOR_MASK EQU 0xC0
ADC_SAR_Seq_IRQ__INTC_PRIOR_NUM EQU 3
ADC_SAR_Seq_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
ADC_SAR_Seq_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_SAR_Seq_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Control_Reg
Control_Reg_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL0
Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL0
Control_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL0
Control_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL0
Control_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK0
Control_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK0
Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK0
Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK0
Control_Reg_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Reg_Sync_ctrl_reg__2__POS EQU 2
Control_Reg_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
Control_Reg_Sync_ctrl_reg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL
Control_Reg_Sync_ctrl_reg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL
Control_Reg_Sync_ctrl_reg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK
Control_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
Control_Reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL0
Control_Reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
Control_Reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL0
Control_Reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
Control_Reg_Sync_ctrl_reg__MASK EQU 0x07
Control_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
Control_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
Control_Reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK0

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x112D11A1
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4M
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4M_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 13
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
