URL: http://www.ai.mit.edu/projects/transit/transit-notes/tn131.ps.Z
Refering-URL: http://www.ai.mit.edu/projects/transit/reconfig.com/rc_for_gp.html
Root-URL: 
Title: Transit Note #131 Reconfigurable Architectures and General-Purpose Computing in the MOS VLSI Era  
Author: Andr e DeHon 
Date: November, 1995 Last Updated: August 2, 1996  
Note: Original Issue:  
Abstract: The hallmark of general-purpose computing has been the capability to run almost any, large, functionally diverse computational task on a single hardware system. General-purpose computing platforms, to date, have largely been been built around one or more moderately coarse-grained, fixed processors. As available silicon density increases, it is worthwhile to consider other computing structures for providing flexible computation. In this paper, we look specifically at both conventional processors and reconfigurable logic to understand their relative merits in general-purpose computing scenarios. A simple analysis of delivered functional capacity suggests that conventional processors are best suited for tasks which require a diverse set of operations which are well matched to the processor's ALU primitives and datapaths. Reconfigurable logic, on the other hand, can deliver higher capacity on a broader range of functionality and datapaths when the function required is highly repetitive.
Abstract-found: 1
Intro-found: 1
Reference: [ABI + 95] <author> K. Asanovic, J. Beck, B. Irissou, D. Kingsbury, N. Morgan, and J. Wawrzynek. </author> <title> The T0 Vector Microprocessor. </title> <booktitle> In Hot Chips VII Proceedings, </booktitle> <month> August </month> <year> 1995. </year>
Reference-contexts: It could have been loaded via a background load operation during a previous operation if it started off chip. Groups 35 Transit Note #131 August 2, 1996 Year Design Organization Size 2 area cycle ALU bit ops 2 s 1995 <ref> [ABI + 95] </ref> 1fi32+16fi32 16.75mmfi16.75mm 0.5 1.1G 22 ns 22 ALU Bit Ops= 2 s = W sd fi N scalar W vd fi N vector units Area 2 fi t cycle Table 17: Example Vector Processor Capacity Year Design F density I density D desnsity 1995 [ABI + 95] 22 <p> 2 s 1995 <ref> [ABI + 95] </ref> 1fi32+16fi32 16.75mmfi16.75mm 0.5 1.1G 22 ns 22 ALU Bit Ops= 2 s = W sd fi N scalar W vd fi N vector units Area 2 fi t cycle Table 17: Example Vector Processor Capacity Year Design F density I density D desnsity 1995 [ABI + 95] 22 2.3fi10 7 1.6fi10 5 Table 18: Vector Processor Capacity Summary of 32 PEs are assigned to each word. To perform the average we shift the target data across the array the 8 times and accumulate at each group of 32 PEs as shown in Figure 9. <p> 93] 11fi11 6 ICs 0.3 SIMD [BSV + 95] 8fi8 8 PEs, 66 cycles 80 16fi16 16 PEs, 126 cycles 84 32fi32 32 PEs, 235 cycles 90 (ALU only) [YKF + 94] 8fi8 1 PE, 40 cycles 1.3 (w/ lookup) 8fi8 1 PE, 11 cycles 4.8 Vector (w/ 16fi16 mpy) <ref> [ABI + 95] </ref> 16fi16 8 per cycle 82 FPGA [ATT94] 8fi8 27 PLCs, 19ns 30 [Alt96] 8fi8 164 LEs, 49ns 8.6 [LE94] 8fi8 66 CLBs, 102ns 7.6 16fi16 102 CLBs, 152ns 13 32fi32 174 CLBs, 254ns 18.5 200fi200 930 CLBs, 1320ns 26 [ID95] 16fi16 316 CLBs, 26ns 25 [ID95] 16fi16 88
Reference: [ADD90] <author> Creigton Asato, Christoph Ditzen, and Suresh Dholakia. </author> <title> A Data-Path Multiplier with Automatic Insertion of Pipeline Stages. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 25(2) </volume> <pages> 383-387, </pages> <month> August </month> <year> 1990. </year>
Reference-contexts: 8900 1987 [LGS87] 8fi8 0.61mmfi0.58mm 0.5 1.4M 9.5 ns 4800 1988 [KKHY88] 32fi32 3.2mmfi5.2mm 1.0 17M 59 ns 1000 1988 [SJ88] 4fi4 1.37mm 2 1.0 1.4M 16 ns 730 1989 [SH89] 64fi64 3.8mmfi6.5mm 0.8 39M 47 ns 2300 1989 [SLM + 89] 16fi16 1.55mmfi1.44mm 0.25 36M 6.75 ns 1100 1990 <ref> [ADD90] </ref> 32fi32 9880 mil 2 0.5 25.5M 35 ns 1150 16fi16 2888 mil 2 0.5 7.5M 22 ns 1600 1990 [YYN + 90] 16fi16 1.3mmfi3.1mm 0.25 64M 3.8 ns 1000 1990 [SA90] 56fi56 3.4mmfi6.5mm 0.5 88M 30 ns 1200 1991 [MNH + 91] 54fi54 3.62mmfi3.45mm 0.25 200M 10 ns 1500 1992
Reference: [AFM + 89] <author> Kazutami Arimoto, Kazuyasu Fujishima, Yoshio Matsuda, Masaki Tsukude, Tukasa Oishi, Wataru Wakamiya, Shin-Ichi Satoh, Michihiro Yamada, and Takao Nakano. </author> <title> A 60-ns 3.3-V-Only 16-Mbit DRAM with a Multipurpose Register. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 24(5) </volume> <pages> 1176-1183, </pages> <month> October </month> <year> 1989. </year>
Reference: [AKY + 96] <author> Yoshiharu Aimoto, Tohru Kimura, Yoshikazu Yabe, Hideki Heiuchi, Youetsu Nakazawa, Masato Motomura, Takuya Koga, Yoshihiro Fujita, Masayuki Hamada, Takaho Tanigawa, Hajime Nobusawa, and Kuniaki Koyama. </author> <title> A 7.68GIPS 3.84GB/s 1W Parallel Image-Processing RAM Integrating a 16Mb DRAM and 128 Processors. </title> <booktitle> In 1996 IEEE International Solid-State Circuits Conference, Digst of Technical Papers, </booktitle> <pages> pages 372-373. </pages> <publisher> IEEE, </publisher> <month> February </month> <year> 1996. </year>
Reference-contexts: 94] 64fi8 15.5mmfi15.6mm 0.28 3G 25 ns 6.6 1995 MIT Abacus 1000 PEs 6.5mmfi7.3mm 0.5 190M 8 ns 660 [BSV + 95] (2 3-LUTs/PE) 1995 MGAP-2 [GOI95] 2fi2 0.4mm 2 0.4 2.5M 10 ns 160 1996 Sony [KHN + 96] 4320 PEs 15.1mmfi15mm 0.2 5.7G 20 ns 38 1996 PIP <ref> [AKY + 96] </ref> 128fi8 18.8mmfi16.7mm 0.19 8.7G 33 ns 3.6 ALU Bit Ops= 2 s = Area 2 fi P fraction fi t cycle Table 15: Survey of SIMD Processor Capacity Year Design F density I density D desnsity 1987 DEC MP [Gro87] 13 0 3.4fi10 4 1990 SLAP [FHR94] 8.8 <p> [HBD94] 5 0 2.5fi10 4 1993 MP2 [KT93] 5.4 0 5.2fi10 5 1994 IMAP [YKF + 94] 6.6 0 6.7fi10 4 1995 MIT Abacus [BSV + 95] 660 0 3.0fi10 4 1995 MGAP-2 [GOI95] 160 0 2.6fi10 5 1996 Sony [KHN + 96] 38 7.4fi10 7 2.0fi10 4 1996 PIP <ref> [AKY + 96] </ref> 3.6 0 1.9fi10 3 Table 16: SIMD Processor Capacity Summary Flynn [Fly72] summarizes some of the limitations associated with SIMD processing. Example: Average Calculation Returning to our windowed average calculation: avg i = 1 Here, we assume the data is resident in PE memory on the array.
Reference: [Alt95] <institution> Altera Corporation, </institution> <address> 2610 Orchard Parkway, San Jose, CA 95134-2020. </address> <publisher> Data Book, </publisher> <month> March </month> <year> 1995. </year>
Reference-contexts: [Seo94] 4 4-LUTs 1240fi1184 0.6 4M 4.1 ns 240 1995 DPGA [TEC + 95] 16 4-LUTs 1500fi1750 0.5 10.5M 7 ns y 210 1995 Xilinx 5K 49 CLBs 3mmfi3.3mm 0.3 110M 6 ns 290 [Xil91] (4fi4-LUTS/CLB) (XC5206 Quadrant) 1995 Altera Flex 8K 1008 LEs 8mmfi10.5mm 0.3 930M 7.5 ns 144 <ref> [Alt95] </ref> (4-LUT/LE) (81188A die) 1995 ORCA 2C 256 PLCs 10mmfi9.8mm 0.3 1.1G 2 7 ns 134 [ATT95] (4fi4-LUT/PLC) (ATT2C10 die) y No context switch - 10 ns cycle for context switch gate-evals= 2 s = N 4LUT Area 2 fi t cycle Table 13: Survey of FPGA Capacity * Pipeline efficiency <p> 1988 Xilinx 3K [Xil89, HDJ + 88] 120 1.5fi10 6 1.5fi10 6 1991 UTFPGA [CSA + 91] 210 1.5fi10 6 1.5fi10 6 1992 Xilinx 4K [Xil94] 230 1.6fi10 6 1.6fi10 6 1994 LEGO [Seo94] 240 9.8fi10 7 9.8fi10 7 1995 Xilinx 5K 290 1.8fi10 6 1.8fi10 6 1995 Altera 8K <ref> [Alt95] </ref> 144 9.3fi10 7 9.3fi10 7 1995 ORCA 2C [ATT95] 134 1.1fi10 6 1.1fi10 6 Table 14: FPGA Capacity Summary * Need for additional functionality When the FPGA cannot hold the required functional diversity for a task and must be reprogrammed in order to complete the task, the device goes partially
Reference: [Alt96] <institution> Altera Corporation, </institution> <address> 2610 Orchard Parkway, San Jose, CA 95134-2020. </address> <booktitle> Digital Signal Processing in FLEX Devices, </booktitle> <month> January </month> <year> 1996. </year>
Reference-contexts: 16fi16 16 PEs, 126 cycles 84 32fi32 32 PEs, 235 cycles 90 (ALU only) [YKF + 94] 8fi8 1 PE, 40 cycles 1.3 (w/ lookup) 8fi8 1 PE, 11 cycles 4.8 Vector (w/ 16fi16 mpy) [ABI + 95] 16fi16 8 per cycle 82 FPGA [ATT94] 8fi8 27 PLCs, 19ns 30 <ref> [Alt96] </ref> 8fi8 164 LEs, 49ns 8.6 [LE94] 8fi8 66 CLBs, 102ns 7.6 16fi16 102 CLBs, 152ns 13 32fi32 174 CLBs, 254ns 18.5 200fi200 930 CLBs, 1320ns 26 [ID95] 16fi16 316 CLBs, 26ns 25 [ID95] 16fi16 88 CLBs, 120ns 19 PADDI2 [YR95] 16fi8 4 PEs, 50MHz 150 MATRIX 8fi8 1 BFU, 20
Reference: [ANAB + 92] <author> Fuad Abu-Nofal, Rick Avra, Kanti Bhabuthmal, Rob Bhamidipaty, Greg Blanck, Andy Charnas, Peter DelVecchio, Joe Grass, Joel Grinberg, Norm Hayes, George Haber, Jim Hunt, Govind Kizhepat, Adam Malamy, Al Marston, Kaushal Mehta, Sunil Nanda, Hoa Van Nguyen, Rajiv Patel, Andy Ray, Jim Reaves, Alan Rogers, Stefan Rusu, Tom Shay, Irwan Sidharta, Terry Tham, Peter Tong, Richard Trauben, Anthony Wong, David Yee, Naeem Maan, Don Steiss, and Lynn Youngs. </author> <title> A Three-Million-Transistor Microprocessor. </title> <booktitle> In 1992 IEEE International Solid-State Circuits Conference, Digst of Technical Papers, </booktitle> <pages> pages 108-109. </pages> <publisher> IEEE, </publisher> <month> February </month> <year> 1992. </year>
Reference-contexts: Transit Note #131 August 2, 1996 D-Cache Year Design Ref. gate-evaluations 2 s 1984 RISC II [SKPS84] 0 1984 MIPS [RPJ + 84] 0 1987 MIPS-X [HHC + 87] 0 1987 PA-RISC [YFJ + 87] 0 1990 PA-RISC [TLB + 90] 0 1990 SPARC [MMN + 90] 39 1992 SuperSparc <ref> [ANAB + 92] </ref> 250 1992 Alpha [DWA + 92] 610 1994 PA-RISC [RDB + 94] 0 1994 MIPS [SYN + 94] 150 1995 PowerPC [BBB + 95] 510 1995 UltraSparc [CDd + 95] 330 1995 SPARC V9 [SPA + 95] 0 1995 Alpha [BAB + 95] 580 1996 MIPS [KDS + <p> Table 35 summarizes the computational density for 32-bit floating point add operations, and Table 36 summarizes the density for 32-bit floating point multiplies. Architecture Reference area and time 32b FP ADDs 2 s Processor 32b RISC, no FPU [RPJ + 84, Gro85] 16s 0.0042 32b RISC w/64b FPU <ref> [ANAB + 92] </ref> 25 ns cycle 0.025 64b RISC w/FPU [MMN + 90] 2fi25 ns cycle 0.014 64b RISC w/FPU [DWA + 92] 5 ns cycle 0.12 64b RISC w/FPU [RDB + 94] 7 ns cycle 0.050 64b RISC w/FPU [ITS + 94] 4 per 13 ns cycle 0.063 64b RISC <p> [IFK + 92] 4 per 12.5 ns, 980M 2 0.33 Table 35: Survey of 32b Floating-Point Add Implementations 55 Transit Note #131 August 2, 1996 Architecture Reference area and time 32b FP MPYs 2 s Processor 32b RISC, no FPU [RPJ + 84, Gro85] 7s 0.0096 32b RISC w/64b FPU <ref> [ANAB + 92] </ref> 25 ns cycle 0.025 64b RISC w/FPU [MMN + 90] 2fi25 ns cycle 0.014 64b RISC w/FPU [DWA + 92] 5 ns cycle 0.12 64b RISC w/FPU [RDB + 94] 7 ns cycle 0.050 64b RISC w/FPU [ITS + 94] 4 per 13 ns cycle 0.063 64b RISC
Reference: [ANH + 88] <author> Masakazu Aoki, Yoshinobu Nakagome, Masashi Horiguchi, Hitoshi Tanaka, Shin'ichi Ike-naga, Jun Etoh, Yoshifumi Kawamoto, Shin'ichiro Kimura, Eiji Takeda, Hideo Sunami, and Kiyoo Itoh. </author> <title> A 60-ns 16-Mbit CMOS DRAM with a Transposed Data-Line Structure. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 23(5) </volume> <pages> 1113-1119, </pages> <month> October </month> <year> 1988. </year>
Reference: [AOT + 94] <author> Mikio Asakura, Tsukasa Ooishi, MAsaki Tsukude, Shigeki Tomishima, Takahisa Eimori, Hideto Hidaka, Yoshikazu Ohno, Kazutani Arimoto, Kazuyasu Fujishima, Tadashi Nishimura, and Tsutomu Yoshihara. </author> <title> An Experimental 256-Mb DRAM with Boosted Sense-Ground Scheme. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 29(11) </volume> <pages> 1303-1308, </pages> <month> November </month> <year> 1994. </year>
Reference: [ASO + 90] <author> Shingo Aizaki, Toshiyuki Shimizu, Masayoshi Ohkawa, Kazuhiko Abe, Akane Aizaki, Manabu Ando, Osamu Kudoh, and Isao Sasaki. </author> <title> A 15-ns 4-Mb CMOS SRAM. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 25(5) </volume> <pages> 1063-1067, </pages> <month> October </month> <year> 1990. </year>
Reference: [ATT94] <institution> ATT Microelectronics, 555 Union Boulevard, Room 21Q-133BA, </institution> <address> Allentown, PA 18103. </address> <note> Immplementing and Optimizing Multipliers in ORCA FPGAs, </note> <month> November </month> <year> 1994. </year>
Reference-contexts: 8fi8 8 PEs, 66 cycles 80 16fi16 16 PEs, 126 cycles 84 32fi32 32 PEs, 235 cycles 90 (ALU only) [YKF + 94] 8fi8 1 PE, 40 cycles 1.3 (w/ lookup) 8fi8 1 PE, 11 cycles 4.8 Vector (w/ 16fi16 mpy) [ABI + 95] 16fi16 8 per cycle 82 FPGA <ref> [ATT94] </ref> 8fi8 27 PLCs, 19ns 30 [Alt96] 8fi8 164 LEs, 49ns 8.6 [LE94] 8fi8 66 CLBs, 102ns 7.6 16fi16 102 CLBs, 152ns 13 32fi32 174 CLBs, 254ns 18.5 200fi200 930 CLBs, 1320ns 26 [ID95] 16fi16 316 CLBs, 26ns 25 [ID95] 16fi16 88 CLBs, 120ns 19 PADDI2 [YR95] 16fi8 4 PEs, 50MHz
Reference: [ATT95] <institution> ATT Microelectronics, 555 Union Boulevard, Room 21Q-133BA, </institution> <address> Allentown, PA 18103. </address> <booktitle> AT&T Field-Programmable Gate Arrays Data Book, </booktitle> <month> April </month> <year> 1995. </year> <note> 60 Transit Note #131 August 2, </note> <year> 1996 </year>
Reference-contexts: 1500fi1750 0.5 10.5M 7 ns y 210 1995 Xilinx 5K 49 CLBs 3mmfi3.3mm 0.3 110M 6 ns 290 [Xil91] (4fi4-LUTS/CLB) (XC5206 Quadrant) 1995 Altera Flex 8K 1008 LEs 8mmfi10.5mm 0.3 930M 7.5 ns 144 [Alt95] (4-LUT/LE) (81188A die) 1995 ORCA 2C 256 PLCs 10mmfi9.8mm 0.3 1.1G 2 7 ns 134 <ref> [ATT95] </ref> (4fi4-LUT/PLC) (ATT2C10 die) y No context switch - 10 ns cycle for context switch gate-evals= 2 s = N 4LUT Area 2 fi t cycle Table 13: Survey of FPGA Capacity * Pipeline efficiency limits In heavily pipelined systems, capacity can be required to pass data across pipeline stages to <p> 6 1.5fi10 6 1991 UTFPGA [CSA + 91] 210 1.5fi10 6 1.5fi10 6 1992 Xilinx 4K [Xil94] 230 1.6fi10 6 1.6fi10 6 1994 LEGO [Seo94] 240 9.8fi10 7 9.8fi10 7 1995 Xilinx 5K 290 1.8fi10 6 1.8fi10 6 1995 Altera 8K [Alt95] 144 9.3fi10 7 9.3fi10 7 1995 ORCA 2C <ref> [ATT95] </ref> 134 1.1fi10 6 1.1fi10 6 Table 14: FPGA Capacity Summary * Need for additional functionality When the FPGA cannot hold the required functional diversity for a task and must be reprogrammed in order to complete the task, the device goes partially or entirely unused during the reprogramming cycle.
Reference: [BAB + 95] <author> William Bowhill, Randy Allmon, Shane Bell, Elizabeth Cooper, Dale Donchin, John Ed-mondson, Timothy Fischer, Paul Gronowski, Anil Jain, Patricia Kroesen, Bruce Loughlin, Ronald Preston, Paul Rubinfeld, Michael Smith, Stephen Thierauf, and Gilbert Wolrich. </author> <title> A 300MHz 64b Quad-Issue CMOS RISC Microprocessor. </title> <booktitle> In 1995 IEEE International Solid-State Circuits Conference, Digst of Technical Papers, </booktitle> <pages> pages 182-183. </pages> <publisher> IEEE, </publisher> <month> February </month> <year> 1995. </year>
Reference-contexts: SPARC [MMN + 90] 39 1992 SuperSparc [ANAB + 92] 250 1992 Alpha [DWA + 92] 610 1994 PA-RISC [RDB + 94] 0 1994 MIPS [SYN + 94] 150 1995 PowerPC [BBB + 95] 510 1995 UltraSparc [CDd + 95] 330 1995 SPARC V9 [SPA + 95] 0 1995 Alpha <ref> [BAB + 95] </ref> 580 1996 MIPS [KDS + 96] 170 1996 PA-RISC [LLNK96] 0 1996 ARM [MWA + 96] 1000 1996 Alpha [GBB + 96] 550 Table 12: Survey of Processor On-Chip Memory Capacity 28 Transit Note #131 August 2, 1996 5.5 Field-Programmable Gate Arrays (FPGAs) Field-Programmable Gate Arrays (FPGAs) are <p> ns cycle 0.050 64b RISC w/FPU [ITS + 94] 4 per 13 ns cycle 0.063 64b RISC w/FPU [BBB + 95] 7.5 ns cycle 0.027 64b RISC w/FPU [CDd + 95] 2 per 6 ns cycle 0.066 64b RISC w/FPU [SPA + 95] 6.5 ns cycle 0.021 64b RISC w/FPU <ref> [BAB + 95] </ref> 3.3ns cycle 0.063 64b RISC w/FPU [LLNK96] 4 ns cycle 0.093 64b RISC w/FPU [GBB + 96] 2.3 ns cycle 0.064 FPGA [LJC96] 500 Flex8K LEs, 150 ns 0.014 Coprocessor 60b VAX FPU [WMH + 84] 1.1s, 21M 2 die 0.043 Custom Macrocells 32b FP ALU [FHT + <p> ns cycle 0.050 64b RISC w/FPU [ITS + 94] 4 per 13 ns cycle 0.063 64b RISC w/FPU [BBB + 95] 7.5 ns cycle 0.027 64b RISC w/FPU [CDd + 95] 2 per 6 ns cycle 0.066 64b RISC w/FPU [SPA + 95] 6.5 ns cycle 0.021 64b RISC w/FPU <ref> [BAB + 95] </ref> 3.3 ns cycle 0.063 64b RISC w/FPU [LLNK96] 4 ns cycle 0.093 FPGA [LJC96] 344 Flex8K LEs, 755 ns 0.0042 Coprocessor dedicated 32b mpy [UKY84b] 79 ns, 33M 2 die 0.39 60b VAX FPU [WMH + 84] 1.6s, 21M 2 die 0.029 Custom Macrocells 32b mpy [FHT +
Reference: [BBB + 95] <author> David Bearden, Roger Bailey, Brad Beavers, Carlos Gutierrez, Chin-Cheng Kau, Kurt Lewchuk, Paul Rossback, and Mike Tabom. </author> <title> A 133MHz 64b Four-Issue CMOS Microprocessor. </title> <booktitle> In 1995 IEEE International Solid-State Circuits Conference, Digst of Technical Papers, </booktitle> <pages> pages 174-175. </pages> <publisher> IEEE, </publisher> <month> February </month> <year> 1995. </year>
Reference-contexts: 1987 MIPS-X [HHC + 87] 0 1987 PA-RISC [YFJ + 87] 0 1990 PA-RISC [TLB + 90] 0 1990 SPARC [MMN + 90] 39 1992 SuperSparc [ANAB + 92] 250 1992 Alpha [DWA + 92] 610 1994 PA-RISC [RDB + 94] 0 1994 MIPS [SYN + 94] 150 1995 PowerPC <ref> [BBB + 95] </ref> 510 1995 UltraSparc [CDd + 95] 330 1995 SPARC V9 [SPA + 95] 0 1995 Alpha [BAB + 95] 580 1996 MIPS [KDS + 96] 170 1996 PA-RISC [LLNK96] 0 1996 ARM [MWA + 96] 1000 1996 Alpha [GBB + 96] 550 Table 12: Survey of Processor On-Chip <p> Reference Multiply Op area and time MPY bit ops 2 s Processor (basic ALU ops) [SKPS84] 8fi8 41 instructions 0.3 16fi16 81 instructions 0.7 (w/mstep) [Cho89] 8fi8 10 instructions 2 16fi16 18 instructions 4 32fi32 34 instructions 9 (w/ booth step) [RPJ + 84] 16fi16 9 instructions 4 (w/ multiplier) <ref> [BBB + 95] </ref> 64fi64 2 per cycle 250 DSP (16fi16 MAC) [WDW + 85] 16fi16 1 cycle 165 DSP (16fi16 MAC) [Gol87] 16fi16 1 cycle 23 DSP (16fi16 MAC) [PML + 89] 16fi16 1 cycle 13 DSP (2fi16fi16 MAC) [USO + 93] 16fi16 0.5 cycles 10 DSP (32fi32 MAC) [NHK95] 32fi32 <p> Figure 12 shows these basic relationships. 49 Transit Note #131 August 2, 1996 Structure Reference 64fi64 54fi54 32fi32 16fi16 8fi8 4fi4 Custom 64fi64 [SH89] 2300 1600 560 140 35 9 Custom 54fi54 [GSNS92] 2800 970 240 60 15 Processor (w/multiplier) <ref> [BBB + 95] </ref> 250 180 63 16 4 1 (w/mstep) [Cho89] 9 4 2 0.8 (ALU Ops) [SKPS84] 0.7 0.3 0.2 FPGA [LE94] 23 21 19 13 8 3.5 Table 31: Yielded Multiply Capacity as a Function of Granularity 6.4 Hardwired Functional Units in General-Purpose Devices One thing we note from <p> 92] 25 ns cycle 0.025 64b RISC w/FPU [MMN + 90] 2fi25 ns cycle 0.014 64b RISC w/FPU [DWA + 92] 5 ns cycle 0.12 64b RISC w/FPU [RDB + 94] 7 ns cycle 0.050 64b RISC w/FPU [ITS + 94] 4 per 13 ns cycle 0.063 64b RISC w/FPU <ref> [BBB + 95] </ref> 7.5 ns cycle 0.027 64b RISC w/FPU [CDd + 95] 2 per 6 ns cycle 0.066 64b RISC w/FPU [SPA + 95] 6.5 ns cycle 0.021 64b RISC w/FPU [BAB + 95] 3.3ns cycle 0.063 64b RISC w/FPU [LLNK96] 4 ns cycle 0.093 64b RISC w/FPU [GBB + <p> 92] 25 ns cycle 0.025 64b RISC w/FPU [MMN + 90] 2fi25 ns cycle 0.014 64b RISC w/FPU [DWA + 92] 5 ns cycle 0.12 64b RISC w/FPU [RDB + 94] 7 ns cycle 0.050 64b RISC w/FPU [ITS + 94] 4 per 13 ns cycle 0.063 64b RISC w/FPU <ref> [BBB + 95] </ref> 7.5 ns cycle 0.027 64b RISC w/FPU [CDd + 95] 2 per 6 ns cycle 0.066 64b RISC w/FPU [SPA + 95] 6.5 ns cycle 0.021 64b RISC w/FPU [BAB + 95] 3.3 ns cycle 0.063 64b RISC w/FPU [LLNK96] 4 ns cycle 0.093 FPGA [LJC96] 344 Flex8K
Reference: [BCH + 84] <author> Erich K. Baier, Rainer Clemen, Werner Haug, Walter Fischer, Rolf Mueller, Wolf Dieter Loehlein, and Horst Barsuhn. </author> <title> A Fast 256K DRAM Designed for a Wide Range of Applications. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 19(5), </volume> <month> October </month> <year> 1984. </year>
Reference: [BDK93] <author> Michael Bolotski, Andr e DeHon, and Thomas F. Knight Jr. </author> <title> Unifying FPGAs and SIMD Arrays. </title> <type> Transit Note 95, </type> <institution> MIT Artificial Intelligence Laboratory, </institution> <month> September </month> <year> 1993. </year> <note> Anonymous FTP transit.ai.mit.edu:transit-notes/tn95.ps.Z. </note>
Reference-contexts: It will also be interesting to look at sample systems composed of collections of components, perhaps summing the capacities across the entire set of ICs required to support a task. 11 See Also: : : * DPGA Utilization [DeH95a] * DPGA Conception <ref> [BDK93] </ref> * DPGA-coupled Processors [DeH94] [DeH95b] * Matrix Introduction [MD95] 59 Transit Note #131 August 2, 1996
Reference: [BDN84] <author> John J. Barnes, Armando L. DeJesus, and David Novosel. </author> <title> Circuit Techniques for a 25 ns 16Kfi1 SRAM Using Address-Transition Detection. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 19(4) </volume> <pages> 455-460, </pages> <month> August </month> <year> 1984. </year>
Reference: [BMNW87] <author> Gerald Boudun, Pierre Mollier, Jean Nuez, and Franck Wallart. </author> <title> A 30ns-32b Programmable Arithmetic Operator. </title> <booktitle> In 1987 IEEE International Solid-State Circuits Conference, Digst of Technical Papers, </booktitle> <pages> pages 54-55. </pages> <publisher> IEEE, </publisher> <month> February </month> <year> 1987. </year>
Reference-contexts: 4fi4 0.224mm 2 0.5 0.90M 17 ns 1100 1996 [MNS + 96] 54fi54 3.1mmfi3.1mm 0.25 150M 8.8 ns 2200 1996 [MYO + 96] 32fi32 2.35mm 2 0.2 59M 18 ns 980 Table 27: Survey of Multiplier Capacity Year Design Organization Size 2 area cycle MPY bit ops Gate Array 1987 <ref> [BMNW87] </ref> 16fi16 14.4mm 2 0.75 26M 30 ns 330 Standard Cell 1993 [FA93] 16fi16 3mm 2 0.63 7.7M 60 ns 560 Layout Generator 1993 [FA93] 16fi16 1mm 2 0.63 2.6M 40 ns 2500 Table 28: Sample Semi-Custom Multiplier Capacity 47 Transit Note #131 August 2, 1996 Architecture Reference Multiply Op area
Reference: [BRV92] <author> Patrice Bertin, Didier Roncin, and Jean Vuillemin. </author> <title> Programmable Active Memories: A Performance Assessment. </title> <type> Prl report, </type> <institution> DEC Paris Reserch Laboratory, </institution> <address> 85, Av. Victor Hugo, 92563 Rueil-Malmaison Cedex, France, </address> <month> June </month> <year> 1992. </year>
Reference-contexts: As one example of pipelining, i/o, and functionality limitations, DEC's Programmable Active Memories ran from 15-33MHz for several application <ref> [BRV92] </ref>. At these rates, the peak functional density extracted from the XC3090's employed was 13-26 gate-evaluations 2 s , only about 10-20% of the potential functional density. Example: Average Calculation Consider, again, our windowed average calculation: avg i = 1 an XC4000 part is operates in 21ns.
Reference: [BSV + 95] <author> Michael Bolotski, Thomas Simon, Carlin Vieri, Rajeevan Amirtharajah, and Thomas F. Knight Jr. </author> <title> Abacus: A 1024 Processor 8ns SIMD Array. </title> <booktitle> In Advanced Research in VLSI 1995, </booktitle> <year> 1995. </year> <note> Anonymous FTP ftp.ai.mit.edu:pub/users/misha/arvlsi95. ps.gz. </note>
Reference-contexts: 4fi16 7.9mmfi9.2mm 1 73M 100 ns 8.8 1990 BLITZEN [HBD94] 128fi1 11mmfi11.7mm 0.5 514M 50 ns 5 1993 MP2 [KT93] 32fi32 14mmfi14mm 0.5 780M 80 ns 16 1994 IMAP [YKF + 94] 64fi8 15.5mmfi15.6mm 0.28 3G 25 ns 6.6 1995 MIT Abacus 1000 PEs 6.5mmfi7.3mm 0.5 190M 8 ns 660 <ref> [BSV + 95] </ref> (2 3-LUTs/PE) 1995 MGAP-2 [GOI95] 2fi2 0.4mm 2 0.4 2.5M 10 ns 160 1996 Sony [KHN + 96] 4320 PEs 15.1mmfi15mm 0.2 5.7G 20 ns 38 1996 PIP [AKY + 96] 128fi8 18.8mmfi16.7mm 0.19 8.7G 33 ns 3.6 ALU Bit Ops= 2 s = Area 2 fi P <p> Processor Capacity Year Design F density I density D desnsity 1987 DEC MP [Gro87] 13 0 3.4fi10 4 1990 SLAP [FHR94] 8.8 0 ? 1990 BLITZEN [HBD94] 5 0 2.5fi10 4 1993 MP2 [KT93] 5.4 0 5.2fi10 5 1994 IMAP [YKF + 94] 6.6 0 6.7fi10 4 1995 MIT Abacus <ref> [BSV + 95] </ref> 660 0 3.0fi10 4 1995 MGAP-2 [GOI95] 160 0 2.6fi10 5 1996 Sony [KHN + 96] 38 7.4fi10 7 2.0fi10 4 1996 PIP [AKY + 96] 3.6 0 1.9fi10 3 Table 16: SIMD Processor Capacity Summary Flynn [Fly72] summarizes some of the limitations associated with SIMD processing. <p> [Gol87] 16fi16 1 cycle 23 DSP (16fi16 MAC) [PML + 89] 16fi16 1 cycle 13 DSP (2fi16fi16 MAC) [USO + 93] 16fi16 0.5 cycles 10 DSP (32fi32 MAC) [NHK95] 32fi32 1 cycles 89 Memory [SMK + 94] 8fi8 1 64Kfi18 block 10 [SKS + 93] 11fi11 6 ICs 0.3 SIMD <ref> [BSV + 95] </ref> 8fi8 8 PEs, 66 cycles 80 16fi16 16 PEs, 126 cycles 84 32fi32 32 PEs, 235 cycles 90 (ALU only) [YKF + 94] 8fi8 1 PE, 40 cycles 1.3 (w/ lookup) 8fi8 1 PE, 11 cycles 4.8 Vector (w/ 16fi16 mpy) [ABI + 95] 16fi16 8 per cycle
Reference: [CBBF87] <author> Craig Caren, Bruce Benjamin, James Boddie, and Michael Fuccio. </author> <title> A 60ns CMOS DSP with On-Chip Instruction Cache. </title> <booktitle> In 1987 IEEE International Solid-State Circuits Conference, Digst of Technical Papers, </booktitle> <pages> pages 156-157. </pages> <publisher> IEEE, </publisher> <month> February </month> <year> 1987. </year>
Reference-contexts: This results in a performance density of 0.10 TAPs/ 2 s. 52 Transit Note #131 August 2, 1996 Architecture Reference area and time Filter TAPs 2 s [vMWvW + 86] 125 ns/TAP 0.090 [KNK + 87] 50 ns/TAP 0.057 <ref> [CBBF87] </ref> 60 ns/TAP 0.082 [PML + 89] 100 ns/TAP 0.051 [SKYH92] 50 ns/TAP 0.072 [USO + 93] 47 ns/TAP 0.041 32b RISC MSTEP MIPS-X 10+ cycles/TAP 0.029 32b RISC/DSP VSP8 40 ns/TAP 0.022 XC4K [GN94] 67 CLBs, 184 ns/16-TAPs y 1.0 [CME93] 400 CLBs, 100 ns/4-TAPs 0.080 PADDI2 [YR95] 5 EXUs, <p> 57 y symmetric filter only z - 24-bit accumulate x - 16fi16 architecture Table 33: FIR Survey - 8fi8 multiply, 16-bit Accumulate 53 Transit Note #131 August 2, 1996 Architecture Reference area and time Filter TAPs 2 s [vMWvW + 86] 125 ns/TAP 0.090 [KNK + 87] 50 ns/TAP 0.057 <ref> [CBBF87] </ref> 60 ns/TAP 0.082 [PML + 89] 100 ns/TAP 0.051 [SKYH92] 50 ns/TAP 0.072 [USO + 93] 47 ns/TAP 0.041 32b RISC MSTEP [Cho89] 18+ cycles/TAP 0.016 32b RISC/DSP VSP8 40 ns/TAP 0.022 PADDI2 [YR95] 12 EXUs, 20 ns/TAP 0.39 MATRIX [MD96] 8 BFUs, 20 ns / TAP 0.22 Full Custom
Reference: [CC86] <author> Remi Cissou and Remy Chapelle. </author> <title> A High-Speed 640kbit CMOS RAM. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 21(3) </volume> <pages> 390-396, </pages> <month> June </month> <year> 1986. </year>
Reference: [CCS + 91] <author> Terry Chappell, Barbara Chappell, Stanley Schuster, James Allan, Stephen Klepner, Rajiv Joshi, and Robert Franch. </author> <title> A 2-ns Cycle, 3.8ns Access 512-kb CMOS ECL SRAM with a Fully Pipelined Architecture. </title> <journal> IEEE Journal of Solid-State Circuits, 26(11):1577 ff., </journal> <month> November </month> <year> 1991. </year>
Reference: [CD96] <author> Derrick Chen and Andr e DeHon. TSFPGA: </author> <title> A Fine-Grain Reconfigurable Architecture with Time-Switched Interconnect. </title> <type> Transit Note 134, </type> <institution> MIT Artificial Intelligence Laboratory, </institution> <month> January </month> <year> 1996. </year> <note> Anonymous FTP transit.ai.mit.edu:transit-notes/tn134. ps.Z. Transit Note #131 August 2, </note> <year> 1996 </year>
Reference-contexts: Composition Cycle Size 2 area cycle gate-evals 2 s 1995 VEGA 2048 4-LUT 1 144mm 2 0.6 400M 10 ns 0.25 [JL95] (1 PE) 1995 DPGA 64 4-LUTs 16 1500fi1750 0.5 10.5M 10 ns 150 [TEC + 95] (subarray) 1996 TSFPGA 64 4-LUTs 2-8 1.1mmfi1.2mm 0.25 21M 5 ns 19-76 <ref> [CD96] </ref> (subarray) gate-evals= 2 s = N 4LUT Area 2 fi t cycle Table 21: Survey of Multi-Context FPGA Capacity Year Design F density I density D desnsity 1995 VEGA [JL95] 0.25 5.1fi10 6 5.1fi10 6 1995 DPGA [TEC + 95] 150 6.1fi10 6 1.5fi10 6 1996 TSFPGA 19-76 3.0fi10 6
Reference: [CDd + 95] <author> A. Charmas, A. Dalal, P. deDood, P. Ferolito, B. Frederick, O. Geva, D. Greenhill, H. Hin-garh, J. Kaku, L. Kohn, L. Lev, M. Levitt, R. Melanson, S. Mitra, R. Sundar, M. Tamjidi, P. Wang, D. Wendell, R. Yu, and G. Zyner. </author> <title> A 64b Microprocessor with Multimedia Support. </title> <booktitle> In 1995 IEEE International Solid-State Circuits Conference, Digst of Technical Papers, </booktitle> <pages> pages 178-179. </pages> <publisher> IEEE, </publisher> <month> February </month> <year> 1995. </year>
Reference-contexts: 1987 PA-RISC [YFJ + 87] 0 1990 PA-RISC [TLB + 90] 0 1990 SPARC [MMN + 90] 39 1992 SuperSparc [ANAB + 92] 250 1992 Alpha [DWA + 92] 610 1994 PA-RISC [RDB + 94] 0 1994 MIPS [SYN + 94] 150 1995 PowerPC [BBB + 95] 510 1995 UltraSparc <ref> [CDd + 95] </ref> 330 1995 SPARC V9 [SPA + 95] 0 1995 Alpha [BAB + 95] 580 1996 MIPS [KDS + 96] 170 1996 PA-RISC [LLNK96] 0 1996 ARM [MWA + 96] 1000 1996 Alpha [GBB + 96] 550 Table 12: Survey of Processor On-Chip Memory Capacity 28 Transit Note #131 <p> 90] 2fi25 ns cycle 0.014 64b RISC w/FPU [DWA + 92] 5 ns cycle 0.12 64b RISC w/FPU [RDB + 94] 7 ns cycle 0.050 64b RISC w/FPU [ITS + 94] 4 per 13 ns cycle 0.063 64b RISC w/FPU [BBB + 95] 7.5 ns cycle 0.027 64b RISC w/FPU <ref> [CDd + 95] </ref> 2 per 6 ns cycle 0.066 64b RISC w/FPU [SPA + 95] 6.5 ns cycle 0.021 64b RISC w/FPU [BAB + 95] 3.3ns cycle 0.063 64b RISC w/FPU [LLNK96] 4 ns cycle 0.093 64b RISC w/FPU [GBB + 96] 2.3 ns cycle 0.064 FPGA [LJC96] 500 Flex8K LEs, <p> 90] 2fi25 ns cycle 0.014 64b RISC w/FPU [DWA + 92] 5 ns cycle 0.12 64b RISC w/FPU [RDB + 94] 7 ns cycle 0.050 64b RISC w/FPU [ITS + 94] 4 per 13 ns cycle 0.063 64b RISC w/FPU [BBB + 95] 7.5 ns cycle 0.027 64b RISC w/FPU <ref> [CDd + 95] </ref> 2 per 6 ns cycle 0.066 64b RISC w/FPU [SPA + 95] 6.5 ns cycle 0.021 64b RISC w/FPU [BAB + 95] 3.3 ns cycle 0.063 64b RISC w/FPU [LLNK96] 4 ns cycle 0.093 FPGA [LJC96] 344 Flex8K LEs, 755 ns 0.0042 Coprocessor dedicated 32b mpy [UKY84b] 79
Reference: [CDF + 86] <author> William S. Carter, Khue Duong, Ross H. Freeman, Hung-Cheng Hsieh, Jason Y. Ja, John E. Mahoney, Luan T. Ngo, and Shelly L. Sze. </author> <title> A User Programmable Reconfigurable Logic Array. </title> <booktitle> In IEEE 1986 Custom Integrated Circuits Conference, </booktitle> <pages> pages 233-235. </pages> <publisher> IEEE, </publisher> <month> May </month> <year> 1986. </year>
Reference-contexts: This may require either that cells buffer and transmit data or simply that cells go unused in the area. Conventional FPGA interconnect routes most applications with over 80% utilization. 29 Transit Note #131 August 2, 1996 Year Design Organization Size 2 area cycle gate-evals 2 s 1986 Xilinx 2K <ref> [CDF + 86] </ref> 1 CLB (4-LUT) 693 fi 715 1 500K 20 ns 100 1988 Xilinx 3K 64 CLBs 5mmfi6mm 0.6 83M 13 ns 120 [Xil89, HDJ + 88] (2fi4-LUT/CLB) (XC3020 die) 1991 UTFPGA [CSA + 91] 3 4-LUTs 900fi800 0.6 2M 7 ns 210 1992 Xilinx 4K 49 CLBs 4.8mmfi4.6mm <p> functionality If a piece of functionality implemented in an FPGA is not required at the rate and frequency achievable on the FPGA, the FPGA can be employed far below its available capacity. 30 Transit Note #131 August 2, 1996 Year Design F density I density D desnsity 1986 Xilinx 2K <ref> [CDF + 86] </ref> 100 2.0fi10 6 2.0fi10 6 1988 Xilinx 3K [Xil89, HDJ + 88] 120 1.5fi10 6 1.5fi10 6 1991 UTFPGA [CSA + 91] 210 1.5fi10 6 1.5fi10 6 1992 Xilinx 4K [Xil94] 230 1.6fi10 6 1.6fi10 6 1994 LEGO [Seo94] 240 9.8fi10 7 9.8fi10 7 1995 Xilinx 5K 290
Reference: [CDF + 95] <author> Jonathan Change, Anand Dharmaraj, Michael Filardo, Astushi Ike, Bala Joshi, Takeshi Kitahara, Anand Krishnamoorthy, Simon Li, Sanjay Mansingh, Osamu Moriyama, Arvind Narayan, Kesiraju Rao, Murugappan Ramaswami, Farnad Sajjadian, Mike Simone, Gene Shen, Ravi Swami, John Szeto, Viji Thirumalaiswamy, Shalesh Thusoo, and DeFrost Tovey. SPARC64+: </author> <title> HaL's Second Generation 64-bit SPARC Processor. In Proceedings of Hot Chips VII, </title> <institution> page 3.2, </institution> <month> August </month> <year> 1995. </year> <note> http://www.hal.com/docs/PS/sparc64_plus.ps. </note>
Reference: [CDH + 88] <author> Sow Chu, Jan Dikken, Cornelis Hartgring, Frans List, John Raemaekers, Simon Bell, Brendan Walsh, </author> <title> and Roelof Salters. </title> <journal> A 25-ns Low-Power Full-CMOS 1-Mbit (128Kfi8) SRAM. IEEE Journal of Solid-State Circuits, </journal> <volume> 23(5) </volume> <pages> 1078-1084, </pages> <month> October </month> <year> 1988. </year>
Reference: [CH84] <author> Larry F. Childs and Ryan T. Hirose. </author> <title> An 18 ns 4Kfi4 CMOS SRAM. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 19(5) </volume> <pages> 545-551, </pages> <month> October </month> <year> 1984. </year>
Reference: [Cha93] <author> Kenneth David Chapman. </author> <title> Fast Integer Multipliers fit in FPGAs. EDN, </title> <address> 39(10):80, </address> <month> May 12 </month> <year> 1993. </year> <note> See ftp://www.ednmag.com/EDN/di_sig/DI1223Z.ZIP. </note>
Reference-contexts: complexity whereas programmable and configurable devices 50 Transit Note #131 August 2, 1996 Architecture Reference Multiply Op area and time MPY bit ops Processor [Cho89] 8fi8 8 instructions 2 16fi16 16 instructions 5 Memory [SMK + 94] 16fi16 2 64Kfi18 block 19 [SKS + 93] 22fi22 11 ICs 0.7 FPGA <ref> [Cha93] </ref> 8fi8 22 CLBs, 25 ns 93 16fi16 84 CLBs, 40 ns 61 Table 32: Survey of Specialized Programmable Multiply Capacity can. Table 32 summarizes the multiply capacity provided on specialized multiplies.
Reference: [Cho89] <author> Paul Chow, </author> <title> editor. The MIPS-X RISC Microprocessor. </title> <publisher> Kluwer Academic Publishers, </publisher> <year> 1989. </year>
Reference-contexts: Generator 1993 [FA93] 16fi16 1mm 2 0.63 2.6M 40 ns 2500 Table 28: Sample Semi-Custom Multiplier Capacity 47 Transit Note #131 August 2, 1996 Architecture Reference Multiply Op area and time MPY bit ops 2 s Processor (basic ALU ops) [SKPS84] 8fi8 41 instructions 0.3 16fi16 81 instructions 0.7 (w/mstep) <ref> [Cho89] </ref> 8fi8 10 instructions 2 16fi16 18 instructions 4 32fi32 34 instructions 9 (w/ booth step) [RPJ + 84] 16fi16 9 instructions 4 (w/ multiplier) [BBB + 95] 64fi64 2 per cycle 250 DSP (16fi16 MAC) [WDW + 85] 16fi16 1 cycle 165 DSP (16fi16 MAC) [Gol87] 16fi16 1 cycle 23 <p> Figure 12 shows these basic relationships. 49 Transit Note #131 August 2, 1996 Structure Reference 64fi64 54fi54 32fi32 16fi16 8fi8 4fi4 Custom 64fi64 [SH89] 2300 1600 560 140 35 9 Custom 54fi54 [GSNS92] 2800 970 240 60 15 Processor (w/multiplier) [BBB + 95] 250 180 63 16 4 1 (w/mstep) <ref> [Cho89] </ref> 9 4 2 0.8 (ALU Ops) [SKPS84] 0.7 0.3 0.2 FPGA [LE94] 23 21 19 13 8 3.5 Table 31: Yielded Multiply Capacity as a Function of Granularity 6.4 Hardwired Functional Units in General-Purpose Devices One thing we note from Table 29 is that processors with integrated multipliers provide roughly <p> Hardwired, 2-operand, multipliers cannot take advantage of this reduced complexity whereas programmable and configurable devices 50 Transit Note #131 August 2, 1996 Architecture Reference Multiply Op area and time MPY bit ops Processor <ref> [Cho89] </ref> 8fi8 8 instructions 2 16fi16 16 instructions 5 Memory [SMK + 94] 16fi16 2 64Kfi18 block 19 [SKS + 93] 22fi22 11 ICs 0.7 FPGA [Cha93] 8fi8 22 CLBs, 25 ns 93 16fi16 84 CLBs, 40 ns 61 Table 32: Survey of Specialized Programmable Multiply Capacity can. <p> Transit Note #131 August 2, 1996 Architecture Reference area and time Filter TAPs 2 s [vMWvW + 86] 125 ns/TAP 0.090 [KNK + 87] 50 ns/TAP 0.057 [CBBF87] 60 ns/TAP 0.082 [PML + 89] 100 ns/TAP 0.051 [SKYH92] 50 ns/TAP 0.072 [USO + 93] 47 ns/TAP 0.041 32b RISC MSTEP <ref> [Cho89] </ref> 18+ cycles/TAP 0.016 32b RISC/DSP VSP8 40 ns/TAP 0.022 PADDI2 [YR95] 12 EXUs, 20 ns/TAP 0.39 MATRIX [MD96] 8 BFUs, 20 ns / TAP 0.22 Full Custom [CLRA90] 25 ns/4 TAPs 0.68 fixed coefficient [LS92] 6.7 ns/43 TAPs 57 Table 34: FIR Survey - 16fi16 multiply, 36-40-bit Accumulate 54 Transit
Reference: [CKC + 89] <author> Daeje Chin, Changhyun Kim, Yunho Choi, Dong-Sun Min, Hong Sun Hwang, Hoon Choi, Sooin Cho, Tae Young Chung, Chan J. Park, Yunseung Shin, Kwangpyuk Suh, and Yong Park. </author> <title> An Experimental 16-Mbit DRAM with Reduced Peak-Current Noise. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 24(5) </volume> <pages> 1191-1198, </pages> <month> October </month> <year> 1989. </year>
Reference: [CLRA90] <author> Mike Cai, Daniel Luthi, Peter Ruetz, and Peng Ang. </author> <title> A 40 MHz Programmable and Reconfigurable Filter Processor. </title> <booktitle> In Proceedings of the 1990 Custom Integrated Circuits Conference, pages 13.2.1-13.2.4. IEEE, </booktitle> <month> May </month> <year> 1990. </year>
Reference-contexts: 40 ns/TAP 0.022 XC4K [GN94] 67 CLBs, 184 ns/16-TAPs y 1.0 [CME93] 400 CLBs, 100 ns/4-TAPs 0.080 PADDI2 [YR95] 5 EXUs, 20 ns/TAP 0.93 MATRIX [MD96] 2 BFUs, 20 ns/TAP 0.87 Gate Array fixed coefficient [YJY + 90] 10 ns/64 TAPs 21 Full Custom [Rue89] 45 ns/64 TAPs z 3.6 <ref> [CLRA90] </ref> 25 ns/4 TAPs x 0.68 [GNC + 90] 33 ns/16 TAPs 3.5 [RK92] 50 ns/10 TAPs 2.4 fixed coefficient [LS92] 6.7 ns/43 TAPs x 57 y symmetric filter only z - 24-bit accumulate x - 16fi16 architecture Table 33: FIR Survey - 8fi8 multiply, 16-bit Accumulate 53 Transit Note #131 <p> 60 ns/TAP 0.082 [PML + 89] 100 ns/TAP 0.051 [SKYH92] 50 ns/TAP 0.072 [USO + 93] 47 ns/TAP 0.041 32b RISC MSTEP [Cho89] 18+ cycles/TAP 0.016 32b RISC/DSP VSP8 40 ns/TAP 0.022 PADDI2 [YR95] 12 EXUs, 20 ns/TAP 0.39 MATRIX [MD96] 8 BFUs, 20 ns / TAP 0.22 Full Custom <ref> [CLRA90] </ref> 25 ns/4 TAPs 0.68 fixed coefficient [LS92] 6.7 ns/43 TAPs 57 Table 34: FIR Survey - 16fi16 multiply, 36-40-bit Accumulate 54 Transit Note #131 August 2, 1996 8 Floating Point programmable, configurable, custom implementations After multiply, floating point operations are the most common operations to get hardwired support.
Reference: [CME93] <author> Chi-Jui Chou, Satish Mohanakrishnan, and Joseph B. Evans. </author> <title> FPGA Implementation of Digital Filters. </title> <booktitle> In International Conference on Signal Processing Applications and Technology, </booktitle> <year> 1993. </year> <note> Anonymous FTP ftp.tisl.ukans.edu:pub/projects/DSP/FPGA/ Digital_Filters.ps. </note>
Reference-contexts: 125 ns/TAP 0.090 [KNK + 87] 50 ns/TAP 0.057 [CBBF87] 60 ns/TAP 0.082 [PML + 89] 100 ns/TAP 0.051 [SKYH92] 50 ns/TAP 0.072 [USO + 93] 47 ns/TAP 0.041 32b RISC MSTEP MIPS-X 10+ cycles/TAP 0.029 32b RISC/DSP VSP8 40 ns/TAP 0.022 XC4K [GN94] 67 CLBs, 184 ns/16-TAPs y 1.0 <ref> [CME93] </ref> 400 CLBs, 100 ns/4-TAPs 0.080 PADDI2 [YR95] 5 EXUs, 20 ns/TAP 0.93 MATRIX [MD96] 2 BFUs, 20 ns/TAP 0.87 Gate Array fixed coefficient [YJY + 90] 10 ns/64 TAPs 21 Full Custom [Rue89] 45 ns/64 TAPs z 3.6 [CLRA90] 25 ns/4 TAPs x 0.68 [GNC + 90] 33 ns/16 TAPs
Reference: [CR92] <author> Dev C. Chen and Jan M. Rabaey. </author> <title> A Reconfigurable Multiprocessor IC for Rapid Prototyping of Algorithmic-Specific High-Speed DSP Data Paths. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 27(12) </volume> <pages> 1895-1904, </pages> <month> December </month> <year> 1992. </year>
Reference-contexts: the sample size is too small to draw any strong conclusions, the highest capacity implementations show only about half the functional density of the microprocessors we reviewed in Section 5.1. 40 Transit Note #131 August 2, 1996 Year Design Organization Size 2 area cycle ALU bit ops 2 s 1992 <ref> [CR92] </ref> 8fi16 6.8mmfi6.7mm (core) 0.6 126M 40ns 25 1995 [YR95] 48fi16 11.5mmfi11.2mm (core) 0.5 515M 20ns 75 1996 [MD96] 1fi8 1.5mmfi1.2mm (PE) 0.25 29M 10ns 28 ALU Bit Ops= 2 s = Area 2 fi t cycle Table 24: Survey of Reconfigurable ALU Capacity Year Design F density I density D <p> (core) 0.6 126M 40ns 25 1995 [YR95] 48fi16 11.5mmfi11.2mm (core) 0.5 515M 20ns 75 1996 [MD96] 1fi8 1.5mmfi1.2mm (PE) 0.25 29M 10ns 28 ALU Bit Ops= 2 s = Area 2 fi t cycle Table 24: Survey of Reconfigurable ALU Capacity Year Design F density I density D desnsity 1992 <ref> [CR92] </ref> 25 5.1fi10 7 1.2fi10 5 1996 [MD96] 28 0.14-1.1fi10 6 7.1fi10 5 Table 25: Survey of Reconfigurable ALU Capacity 5.10 Reconfigurable ALUs Reconfigurable ALUs are composed of a collection of coarse-grain ALUs embedded in a programmable interconnect. Their word orientation and limitation to ALU operations distinguishes them from FPGAs.
Reference: [CSA + 91] <author> Paul Chow, Soon Ong Seo, Dennis Au, Terrence Choy, Bahram Fallah, David Lewis, Cherry Li, and Jonathan Rose. </author> <title> A 1.2m CMOS FPGA using Cascaded Logic Blocks and Segmented Routing. </title> <editor> In Will Moore and Wayne Luk, editors, </editor> <booktitle> FPGAs, </booktitle> <pages> pages 91-102. </pages> <publisher> Abingdon EE&CS Books, </publisher> <address> 15 Harcourt Way, Abingdon, OX14 1NV, UK, </address> <year> 1991. </year>
Reference-contexts: August 2, 1996 Year Design Organization Size 2 area cycle gate-evals 2 s 1986 Xilinx 2K [CDF + 86] 1 CLB (4-LUT) 693 fi 715 1 500K 20 ns 100 1988 Xilinx 3K 64 CLBs 5mmfi6mm 0.6 83M 13 ns 120 [Xil89, HDJ + 88] (2fi4-LUT/CLB) (XC3020 die) 1991 UTFPGA <ref> [CSA + 91] </ref> 3 4-LUTs 900fi800 0.6 2M 7 ns 210 1992 Xilinx 4K 49 CLBs 4.8mmfi4.6mm 0.6 61M 7 ns 230 [Xil94] (2fi4-LUT/CLB) (XC4005 Quadrant) 1994 LEGO [Seo94] 4 4-LUTs 1240fi1184 0.6 4M 4.1 ns 240 1995 DPGA [TEC + 95] 16 4-LUTs 1500fi1750 0.5 10.5M 7 ns y 210 <p> the FPGA can be employed far below its available capacity. 30 Transit Note #131 August 2, 1996 Year Design F density I density D desnsity 1986 Xilinx 2K [CDF + 86] 100 2.0fi10 6 2.0fi10 6 1988 Xilinx 3K [Xil89, HDJ + 88] 120 1.5fi10 6 1.5fi10 6 1991 UTFPGA <ref> [CSA + 91] </ref> 210 1.5fi10 6 1.5fi10 6 1992 Xilinx 4K [Xil94] 230 1.6fi10 6 1.6fi10 6 1994 LEGO [Seo94] 240 9.8fi10 7 9.8fi10 7 1995 Xilinx 5K 290 1.8fi10 6 1.8fi10 6 1995 Altera 8K [Alt95] 144 9.3fi10 7 9.3fi10 7 1995 ORCA 2C [ATT95] 134 1.1fi10 6 1.1fi10 6
Reference: [CTK + 89] <author> Shizuo Chou, Tsuneo Takano, Akio Kita, Fumio Ichikawa, and Masaru Uesugi. </author> <title> A 60-ns 16-Mbit DRAM with a Minimized Sensing Delay Caused by Bit-Line Stray Capacitance. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 24(5) </volume> <pages> 1176-1183, </pages> <month> October </month> <year> 1989. </year> <note> 62 Transit Note #131 August 2, </note> <year> 1996 </year>
Reference: [D + 92] <author> William J. Dally et al. </author> <title> The Message-Driven Processor: A Multicomputer Processing Node with Efficient Mechanisms. </title> <booktitle> IEEE Micro, </booktitle> <pages> pages 23-39, </pages> <month> April </month> <year> 1992. </year>
Reference-contexts: limits than traditional components. [DeH96] details the usage of multicontext devices including their relative capacity yield compared to single context devices. 39 Transit Note #131 August 2, 1996 Year Reference Organization Size 2 area cycle ALU bit ops 2 s 1983 [LRSS84] 1fi16 6mmfi6mm 2.0 9M 4fi140 ns 3 1991 <ref> [D + 92] </ref> 1fi32 150 mm 2 0.5 600M 62.5 ns 0.9 1991 [FKS91] 2fi32 18.85mmfi9.85mm 0.5 740M 20 ns 4.3 1992 [Sei92] 1fi32 9.25mmfi10.0mm 0.6 257M 33 ns 3.8 ALU Bit Ops= 2 s = Area 2 fi P fraction fi t cycle (6) Table 23: Survey of MIMD Processor
Reference: [DeH94] <author> Andr e DeHon. </author> <title> DPGA-Coupled Microprocessors: Commodity ICs for the Early 21st Century. </title> <type> Transit Note 100, </type> <institution> MIT Artificial Intelligence Laboratory, </institution> <month> January </month> <year> 1994. </year> <note> Anonymous FTP transit.ai.mit.edu:transit-notes/tn100.ps.Z. </note>
Reference-contexts: It will also be interesting to look at sample systems composed of collections of components, perhaps summing the capacities across the entire set of ICs required to support a task. 11 See Also: : : * DPGA Utilization [DeH95a] * DPGA Conception [BDK93] * DPGA-coupled Processors <ref> [DeH94] </ref> [DeH95b] * Matrix Introduction [MD95] 59 Transit Note #131 August 2, 1996
Reference: [DeH95a] <author> Andr e DeHon. </author> <title> DPGA Utilization and Application. </title> <type> Transit Note 129, </type> <institution> MIT Artificial Intelligence Laboratory, </institution> <month> October </month> <year> 1995. </year> <note> Abridged version presented at FPGA '96. Anonymous FTP transit.ai.mit.edu:transit-notes/tn129.ps.Z. </note>
Reference-contexts: It will also be interesting to look at sample systems composed of collections of components, perhaps summing the capacities across the entire set of ICs required to support a task. 11 See Also: : : * DPGA Utilization <ref> [DeH95a] </ref> * DPGA Conception [BDK93] * DPGA-coupled Processors [DeH94] [DeH95b] * Matrix Introduction [MD95] 59 Transit Note #131 August 2, 1996
Reference: [DeH95b] <author> Andr e DeHon. </author> <title> Notes on Coupling Processors with Reconfigurable Logic. </title> <type> Transit Note 118, </type> <institution> MIT Artificial Intelligence Laboratory, </institution> <month> March </month> <year> 1995. </year> <note> Anonymous FTP transit. ai.mit.edu:transit-notes/tn118.ps.Z. </note>
Reference-contexts: It will also be interesting to look at sample systems composed of collections of components, perhaps summing the capacities across the entire set of ICs required to support a task. 11 See Also: : : * DPGA Utilization [DeH95a] * DPGA Conception [BDK93] * DPGA-coupled Processors [DeH94] <ref> [DeH95b] </ref> * Matrix Introduction [MD95] 59 Transit Note #131 August 2, 1996
Reference: [DeH96] <author> Andr e DeHon. </author> <title> DPGA Utilization and Application. </title> <booktitle> In Proceedings of the 1996 International Symposium on Field Programmable Gate Arrays. </booktitle> <address> ACM/SIGDA, </address> <month> February </month> <year> 1996. </year> <note> Extended version available as Transit Note #129 Anonymous FTP transit.ai.mit. edu:transit-notes/tn129.ps.Z. Anonymous FTP transit.ai.mit.edu: papers/dpga-use-fpga96.ps.Z. </note>
Reference-contexts: Table 21 summarizes the capacities of some experimental, multiple-context FPGAs. Like FPGAs, these devices may suffer from limited interconnect or application pipelining limits. The additional context memory makes them less susceptible to functionality limits than traditional components. <ref> [DeH96] </ref> details the usage of multicontext devices including their relative capacity yield compared to single context devices. 39 Transit Note #131 August 2, 1996 Year Reference Organization Size 2 area cycle ALU bit ops 2 s 1983 [LRSS84] 1fi16 6mmfi6mm 2.0 9M 4fi140 ns 3 1991 [D + 92] 1fi32 150
Reference: [Dur94] <author> Serge Durand. </author> <title> FPGA DLX processor. </title> <note> August 22, 1994 posting to comp.arch.fpga. Author may be reached at durand@lslsun4.epfl.ch, </note> <month> December </month> <year> 1994. </year>
Reference-contexts: Year Design Organization Design Size 2 area cycle ALU bit ops 1991 Fliptronics R16 [Fre94] 1fi16 150 XC4K CLBs 190M 50 ns 1.7 1994 nP [WHG94] 1fi8 40 XC3K CLBs 52M 3fi30 ns 1.7 1994 MacDLX <ref> [Dur94] </ref> 1fi32 1000 XC4K CLBs 1.2G 500 ns 0.05 1994 jr16 [Gra94] 1fi16 200 XC4K CLBs 250M 25 ns 2.6 1996 j32 [Gra96] 1fi32 250 XC4K CLBs 310M 63 ns 1.6 1996 Hokie [GHH + 96] 1fi16 140 XC4K CLBs 175M 63 ns 1.5 ALU Bit Ops= 2 s = W
Reference: [DWA + 92] <author> Daniel Dobberpuhl, Richard Witek, Randy Allmon, Robert Anglin, Sharon Britton, Linda Chao, Robert Conrad, Daniel Dever, Bruce Gieseke, Gregory Hoeppner, John Kowaleski, Kathryn Kuchler, Maureen Ladd, Michael Leary, Liam Madden, Edward McLellan, Derrick Meyer, James Montanaro, Donald Priore, Vidya Rajagopalan, Sridhar Samudrala, and Sribalan Santhanam. </author> <title> A 200MHz 64b Dual-Issue CMOS Microprocessor. </title> <booktitle> In 1992 IEEE International Solid-State Circuits Conference, Digst of Technical Papers, </booktitle> <pages> pages 106-107. </pages> <publisher> IEEE, </publisher> <month> February </month> <year> 1992. </year>
Reference-contexts: D-Cache Year Design Ref. gate-evaluations 2 s 1984 RISC II [SKPS84] 0 1984 MIPS [RPJ + 84] 0 1987 MIPS-X [HHC + 87] 0 1987 PA-RISC [YFJ + 87] 0 1990 PA-RISC [TLB + 90] 0 1990 SPARC [MMN + 90] 39 1992 SuperSparc [ANAB + 92] 250 1992 Alpha <ref> [DWA + 92] </ref> 610 1994 PA-RISC [RDB + 94] 0 1994 MIPS [SYN + 94] 150 1995 PowerPC [BBB + 95] 510 1995 UltraSparc [CDd + 95] 330 1995 SPARC V9 [SPA + 95] 0 1995 Alpha [BAB + 95] 580 1996 MIPS [KDS + 96] 170 1996 PA-RISC [LLNK96] 0 <p> Architecture Reference area and time 32b FP ADDs 2 s Processor 32b RISC, no FPU [RPJ + 84, Gro85] 16s 0.0042 32b RISC w/64b FPU [ANAB + 92] 25 ns cycle 0.025 64b RISC w/FPU [MMN + 90] 2fi25 ns cycle 0.014 64b RISC w/FPU <ref> [DWA + 92] </ref> 5 ns cycle 0.12 64b RISC w/FPU [RDB + 94] 7 ns cycle 0.050 64b RISC w/FPU [ITS + 94] 4 per 13 ns cycle 0.063 64b RISC w/FPU [BBB + 95] 7.5 ns cycle 0.027 64b RISC w/FPU [CDd + 95] 2 per 6 ns cycle 0.066 <p> Note #131 August 2, 1996 Architecture Reference area and time 32b FP MPYs 2 s Processor 32b RISC, no FPU [RPJ + 84, Gro85] 7s 0.0096 32b RISC w/64b FPU [ANAB + 92] 25 ns cycle 0.025 64b RISC w/FPU [MMN + 90] 2fi25 ns cycle 0.014 64b RISC w/FPU <ref> [DWA + 92] </ref> 5 ns cycle 0.12 64b RISC w/FPU [RDB + 94] 7 ns cycle 0.050 64b RISC w/FPU [ITS + 94] 4 per 13 ns cycle 0.063 64b RISC w/FPU [BBB + 95] 7.5 ns cycle 0.027 64b RISC w/FPU [CDd + 95] 2 per 6 ns cycle 0.066
Reference: [EG95] <author> Andrew Essen and Stephen Goldstein. </author> <title> Performance Evaluation of the Superscalar Speculative Execution HaL SPARC64 Processor. In Proceedings of Hot Chips VII, </title> <institution> page 3.1, </institution> <month> August </month> <year> 1995. </year> <note> http://www.hal.com/docs/PS/sparc64_perf.ps. </note>
Reference: [Eps95] <author> Dave Epstein. </author> <title> Chromatic Raises the Multimedia Bar. </title> <type> Microprocessor Report, </type> <institution> 9(14):23 ff., </institution> <month> October 23 </month> <year> 1995. </year>
Reference-contexts: 1 accumulate 3 store result 1 (assumed) 37 Transit Note #131 August 2, 1996 Year Design Organization Size 2 area cycle ALU bit ops 2 s 1995 [Sla95] 128 bits 290mm 2 0.25 4.6G 3.3 ns 8 1995 [Sla95] 128 bits 100mm 2 0.25 y 1.6G 1 ns 80 1996 <ref> [Eps95, TNH + 96] </ref> 4fi72 12.8mmfi14mm 0.25 2.9G 16 ns 6.3 y Experimental BiCMOS process ALU Bit Ops= 2 s = W sd fi N scalar W vd fi N vector units Area 2 fi t cycle Table 19: Multimedia Processor Capacity 5.7 Multimedia Processors Multimedia processors are a recent hybrid <p> The comparison between their architecture in CMOS and BiCMOS makes it clear that this functional density advantage comes primarily from the process and not from the architecture. Year Design F density I density D desnsity 1995 [Sla95] 8 1.8fi10 6 5.6fi10 5 1996 <ref> [Eps95, TNH + 96] </ref> 6.3 2.2-8.9fi10 8 0.96-1.2fi10 5 Table 20: Summary of Multimedia Processor Capacity 38 Transit Note #131 August 2, 1996 Per Year Design Composition Cycle Size 2 area cycle gate-evals 2 s 1995 VEGA 2048 4-LUT 1 144mm 2 0.6 400M 10 ns 0.25 [JL95] (1 PE) 1995
Reference: [FA93] <author> Jahil Fadavi-Ardekani. </author> <title> M fi N Booth Encoded Multiplier Generator Using Optimized Wallace Trees. </title> <journal> IEEE Transactions on Very Large Scale Integration (VLSI) Systems, </journal> <volume> 1(2) </volume> <pages> 120-125, </pages> <month> June </month> <year> 1993. </year>
Reference-contexts: 54fi54 3.1mmfi3.1mm 0.25 150M 8.8 ns 2200 1996 [MYO + 96] 32fi32 2.35mm 2 0.2 59M 18 ns 980 Table 27: Survey of Multiplier Capacity Year Design Organization Size 2 area cycle MPY bit ops Gate Array 1987 [BMNW87] 16fi16 14.4mm 2 0.75 26M 30 ns 330 Standard Cell 1993 <ref> [FA93] </ref> 16fi16 3mm 2 0.63 7.7M 60 ns 560 Layout Generator 1993 [FA93] 16fi16 1mm 2 0.63 2.6M 40 ns 2500 Table 28: Sample Semi-Custom Multiplier Capacity 47 Transit Note #131 August 2, 1996 Architecture Reference Multiply Op area and time MPY bit ops 2 s Processor (basic ALU ops) [SKPS84] <p> 2.35mm 2 0.2 59M 18 ns 980 Table 27: Survey of Multiplier Capacity Year Design Organization Size 2 area cycle MPY bit ops Gate Array 1987 [BMNW87] 16fi16 14.4mm 2 0.75 26M 30 ns 330 Standard Cell 1993 <ref> [FA93] </ref> 16fi16 3mm 2 0.63 7.7M 60 ns 560 Layout Generator 1993 [FA93] 16fi16 1mm 2 0.63 2.6M 40 ns 2500 Table 28: Sample Semi-Custom Multiplier Capacity 47 Transit Note #131 August 2, 1996 Architecture Reference Multiply Op area and time MPY bit ops 2 s Processor (basic ALU ops) [SKPS84] 8fi8 41 instructions 0.3 16fi16 81 instructions 0.7 (w/mstep) [Cho89] 8fi8 10
Reference: [FHR94] <author> Allan Fisher, Peter Highnam, and Todd Rockoff. </author> <title> A Four-Processor Building Block for SIMD Processor Arrays. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 25(2) </volume> <pages> 369-375, </pages> <month> April </month> <year> 1994. </year>
Reference-contexts: to perform computations selectively on data bits. 34 Transit Note #131 August 2, 1996 Year Design Organization Size 2 area cycle ALU bit ops 2 s 1987 DEC MP [Gro87] 32fi4 10.4mmfi9.4 mm 1 98M 100 ns 13 1990 MP1 [Nic90] 32fi4 11.6mmfi9.5mm 0.8 170M 70 ns 11 1990 SLAP <ref> [FHR94] </ref> 4fi16 7.9mmfi9.2mm 1 73M 100 ns 8.8 1990 BLITZEN [HBD94] 128fi1 11mmfi11.7mm 0.5 514M 50 ns 5 1993 MP2 [KT93] 32fi32 14mmfi14mm 0.5 780M 80 ns 16 1994 IMAP [YKF + 94] 64fi8 15.5mmfi15.6mm 0.28 3G 25 ns 6.6 1995 MIT Abacus 1000 PEs 6.5mmfi7.3mm 0.5 190M 8 ns 660 <p> PIP [AKY + 96] 128fi8 18.8mmfi16.7mm 0.19 8.7G 33 ns 3.6 ALU Bit Ops= 2 s = Area 2 fi P fraction fi t cycle Table 15: Survey of SIMD Processor Capacity Year Design F density I density D desnsity 1987 DEC MP [Gro87] 13 0 3.4fi10 4 1990 SLAP <ref> [FHR94] </ref> 8.8 0 ? 1990 BLITZEN [HBD94] 5 0 2.5fi10 4 1993 MP2 [KT93] 5.4 0 5.2fi10 5 1994 IMAP [YKF + 94] 6.6 0 6.7fi10 4 1995 MIT Abacus [BSV + 95] 660 0 3.0fi10 4 1995 MGAP-2 [GOI95] 160 0 2.6fi10 5 1996 Sony [KHN + 96] 38 7.4fi10
Reference: [FHT + 92a] <author> Hiroshige Fujii, Chikahiro Hori, Tomoji Takada, Naoyuki Hatanaka, Tatsuhiko Demura, and Goichi Ootomo. </author> <title> A Floating-Point Cell Library and a 100-MFLOPS Image Signal Processor. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 27(7) </volume> <pages> 1080-1088, </pages> <month> July </month> <year> 1992. </year>
Reference-contexts: 32fi32 9880 mil 2 0.5 25.5M 35 ns 1150 16fi16 2888 mil 2 0.5 7.5M 22 ns 1600 1990 [YYN + 90] 16fi16 1.3mmfi3.1mm 0.25 64M 3.8 ns 1000 1990 [SA90] 56fi56 3.4mmfi6.5mm 0.5 88M 30 ns 1200 1991 [MNH + 91] 54fi54 3.62mmfi3.45mm 0.25 200M 10 ns 1500 1992 <ref> [FHT + 92a] </ref> 24fi24 3.42mmfi4.5mm 0.6 43M 30 ns 450 1992 [GSNS92] 54fi54 3.36mmfi3.85mm 0.4 81M 13 ns 2800 1993 [LS93] 12fi12 2.5mmfi3.7mm 0.5 37M 5 ns 780 1993 [SV93] 8fi8 1.5mmfi1.4mm 0.8 3.3M 4.3 ns 4500 1994 [KHANW94] 11fi11 1.53mm 2 1.0 1.5M 22 ns 3600 11fi16 0.9mm 2 0.6
Reference: [FHT + 92b] <author> Hiroshige Fujii, Chikahiro Hori, Tomoji Takada, Naoyuki Hatanaka, Tatsuhiko Demura, and Goichi Ootomo. </author> <title> A Floating-Point Cell Library and a 100-MFLOPS Image Signal Processor. </title> <journal> IEEE Journal of Solid-Sate Circuits, </journal> <volume> 27(7) </volume> <pages> 1080-1088, </pages> <month> July </month> <year> 1992. </year>
Reference-contexts: w/FPU [BAB + 95] 3.3ns cycle 0.063 64b RISC w/FPU [LLNK96] 4 ns cycle 0.093 64b RISC w/FPU [GBB + 96] 2.3 ns cycle 0.064 FPGA [LJC96] 500 Flex8K LEs, 150 ns 0.014 Coprocessor 60b VAX FPU [WMH + 84] 1.1s, 21M 2 die 0.043 Custom Macrocells 32b FP ALU <ref> [FHT + 92b] </ref> 30 ns, 32M 2 macro 1.0 32/64b FPU [IFK + 92] 4 per 12.5 ns, 980M 2 0.33 Table 35: Survey of 32b Floating-Point Add Implementations 55 Transit Note #131 August 2, 1996 Architecture Reference area and time 32b FP MPYs 2 s Processor 32b RISC, no FPU <p> w/FPU [BAB + 95] 3.3 ns cycle 0.063 64b RISC w/FPU [LLNK96] 4 ns cycle 0.093 FPGA [LJC96] 344 Flex8K LEs, 755 ns 0.0042 Coprocessor dedicated 32b mpy [UKY84b] 79 ns, 33M 2 die 0.39 60b VAX FPU [WMH + 84] 1.6s, 21M 2 die 0.029 Custom Macrocells 32b mpy <ref> [FHT + 92b] </ref> 30 ns, 43M 2 0.78 64b FP MPY [MSM + 96] 3.5 ns, 340M 2 0.83 Table 36: Survey of 32b Floating-Point Multiply Implementations 56 Transit Note #131 August 2, 1996 9 Processors on FPGAs We have already noted that conventional FPGAs are poor at handling a functional
Reference: [FKS91] <author> Richard Forsyth, Bob Krysiak, and Roger Shepherd. </author> <title> T9000 Superscalar Transputer. </title> <booktitle> In Proceedings of Hot Chips III, </booktitle> <pages> pages 8.15-8.25, </pages> <month> August </month> <year> 1991. </year> <note> 63 Transit Note #131 August 2, </note> <year> 1996 </year>
Reference-contexts: relative capacity yield compared to single context devices. 39 Transit Note #131 August 2, 1996 Year Reference Organization Size 2 area cycle ALU bit ops 2 s 1983 [LRSS84] 1fi16 6mmfi6mm 2.0 9M 4fi140 ns 3 1991 [D + 92] 1fi32 150 mm 2 0.5 600M 62.5 ns 0.9 1991 <ref> [FKS91] </ref> 2fi32 18.85mmfi9.85mm 0.5 740M 20 ns 4.3 1992 [Sei92] 1fi32 9.25mmfi10.0mm 0.6 257M 33 ns 3.8 ALU Bit Ops= 2 s = Area 2 fi P fraction fi t cycle (6) Table 23: Survey of MIMD Processor Capacity 5.9 MIMD Processors Contemporary MIMD processors have largely been built from collections
Reference: [Fly72] <author> Michael J. Flynn. </author> <title> Some Computer Organizations and Their Effectiveness. </title> <journal> IEEE Transactions on Computers, </journal> <volume> C-21(9):948-960, </volume> <month> September </month> <year> 1972. </year>
Reference-contexts: [YKF + 94] 6.6 0 6.7fi10 4 1995 MIT Abacus [BSV + 95] 660 0 3.0fi10 4 1995 MGAP-2 [GOI95] 160 0 2.6fi10 5 1996 Sony [KHN + 96] 38 7.4fi10 7 2.0fi10 4 1996 PIP [AKY + 96] 3.6 0 1.9fi10 3 Table 16: SIMD Processor Capacity Summary Flynn <ref> [Fly72] </ref> summarizes some of the limitations associated with SIMD processing. Example: Average Calculation Returning to our windowed average calculation: avg i = 1 Here, we assume the data is resident in PE memory on the array.
Reference: [FOS + 89] <author> Syuso Fujii, Masaki Ogihara, Mitsuru Shimizu, Munehiro Yoshida, Kenji Numata, Takahiko Hara, Shigeyoshi Watanabe, Shizuo Sawada, Tomohisa Mizuno, Junpei Kumagai, Susumu Yoshikawa, Seiji Kaki, Yoshikazu Saito, Hideaki Aochi, Takeshi Hamamoto, and Koichi Toita. </author> <title> A 45-ns 16-Mbit DRAM with Triple-well Structure. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 24(5) </volume> <pages> 1170-1175, </pages> <month> October </month> <year> 1989. </year>
Reference: [FOW + 86] <author> Tohru Furuyama, Takashi Ohshawa, Yohji Watanabe, Hidemi Ishiuchi, Toshiharu Watanabe, Takeshi Tanaka, Kenji Natori, and Osamu Ozawa. </author> <title> An Experimental 4-Mbit CMOS DRAM. </title> <journal> IEEE Journal of Solid-State Circuits, 21(5):605 ff., </journal> <month> October </month> <year> 1986. </year>
Reference: [FPH + 90] <author> Stephen Flannagan, Perry Pelley, Norman Herr, Bruce Engles, Taisheng Feng, Scott Nogle, John Eagan, Robert Dunnigan, Lawrence Day, and Roger Kung. </author> <title> 8-ns CMOS 64Kfi4 and 256Kfi1 SRAM's. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 25(5) </volume> <pages> 1049-1054, </pages> <month> October </month> <year> 1990. </year>
Reference: [Fre94] <author> Philip Freidin. R16: </author> <title> A 20MHz 16-bit RISC Processor in a XC4005. </title> <note> Informal presentation at FCCM'94 and comp.arch.fpga posting. Author may be reached at fliptron@ netcom.com, </note> <month> April </month> <year> 1994. </year>
Reference-contexts: This suggests there is a continuum between the most highly diverse functional operations, where FPGAs are 4fi less dense than processors, to the most regular operations, where FPGAs provide 10-100fi more performance density. Year Design Organization Design Size 2 area cycle ALU bit ops 1991 Fliptronics R16 <ref> [Fre94] </ref> 1fi16 150 XC4K CLBs 190M 50 ns 1.7 1994 nP [WHG94] 1fi8 40 XC3K CLBs 52M 3fi30 ns 1.7 1994 MacDLX [Dur94] 1fi32 1000 XC4K CLBs 1.2G 500 ns 0.05 1994 jr16 [Gra94] 1fi16 200 XC4K CLBs 250M 25 ns 2.6 1996 j32 [Gra96] 1fi32 250 XC4K CLBs 310M 63
Reference: [FRV + 86] <author> Stephen Flannagan, Paul Reed, Peter Voss, Scott Nogle, Lawrence Day, David Sheng, John Barnes, and Roger Kung. </author> <title> Two 13-ns 64K CMOS SRAM's with Very Low Active Power and Improved Asynchronous Circuit Techniques. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 21(5) </volume> <pages> 692-703, </pages> <month> October </month> <year> 1986. </year>
Reference: [FSO + 86] <author> Syuso Fujii, Shozo Saito, Yoshio Okada, Masayuki Sato, Shizuo Sawada, Satoshi Shinozaki, Kenji Natori, and Osamu Ozawa. </author> <title> A 50-A Standby 1Mfi1/256Kfi4 CMOS DRAM with High-Speed Sense Amplifier. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 21(5) </volume> <pages> 643-647, </pages> <month> October </month> <year> 1986. </year>
Reference: [GBB + 96] <author> Paul Gronowski, Peter Bannon, Michael Bertone, Randel Blake-Campos, Gregory Bouchard, William Bowhill, David Carlson, Ruben Castelino, Dale Donchin, Richard Fromm, Mary Gowan, Anil Jain, Bruce Loughlin, Shekhar Mehta, Jeanne Meyer, Robert Mueller, Andy Olesin, Tung Pham, Ronald Preston, and Paul Robinfeld. </author> <title> A 433MHz 64b Quad-Issue RISC Microprocessor. </title> <booktitle> In 1996 IEEE International Solid-State Circuits Conference, Digst of Technical Papers, </booktitle> <pages> pages 222-223. </pages> <publisher> IEEE, </publisher> <month> February </month> <year> 1996. </year>
Reference-contexts: 0 1994 MIPS [SYN + 94] 150 1995 PowerPC [BBB + 95] 510 1995 UltraSparc [CDd + 95] 330 1995 SPARC V9 [SPA + 95] 0 1995 Alpha [BAB + 95] 580 1996 MIPS [KDS + 96] 170 1996 PA-RISC [LLNK96] 0 1996 ARM [MWA + 96] 1000 1996 Alpha <ref> [GBB + 96] </ref> 550 Table 12: Survey of Processor On-Chip Memory Capacity 28 Transit Note #131 August 2, 1996 5.5 Field-Programmable Gate Arrays (FPGAs) Field-Programmable Gate Arrays (FPGAs) are composed of a collection of programmable gates embedded in a programmable interconnect. Programmable gates are often implemented using small lookup tables. <p> w/FPU [BBB + 95] 7.5 ns cycle 0.027 64b RISC w/FPU [CDd + 95] 2 per 6 ns cycle 0.066 64b RISC w/FPU [SPA + 95] 6.5 ns cycle 0.021 64b RISC w/FPU [BAB + 95] 3.3ns cycle 0.063 64b RISC w/FPU [LLNK96] 4 ns cycle 0.093 64b RISC w/FPU <ref> [GBB + 96] </ref> 2.3 ns cycle 0.064 FPGA [LJC96] 500 Flex8K LEs, 150 ns 0.014 Coprocessor 60b VAX FPU [WMH + 84] 1.1s, 21M 2 die 0.043 Custom Macrocells 32b FP ALU [FHT + 92b] 30 ns, 32M 2 macro 1.0 32/64b FPU [IFK + 92] 4 per 12.5 ns, 980M
Reference: [GGA + 85] <author> Abbas El Gamal, David Gluss, Peng-Huat Ang, Jonathan Greene, and Justin Reyneri. </author> <title> A CMOS 32b Wallace Tree Multiplier-Accumulator. </title> <booktitle> In 1985 IEEE International Solid-State Circuits Conference, Digst of Technical Papers, </booktitle> <pages> pages 194-195. </pages> <publisher> IEEE, </publisher> <month> February </month> <year> 1985. </year>
Reference-contexts: to emphasize latency over throughput resulting in lower functional density. 6.2 Semicustom Multipliers 46 Transit Note #131 August 2, 1996 Year Design Organization Size 2 area cycle MPY bit ops 1984 [LGC84] 8fi8 1.25mm 2 1.5 0.56M 120 ns 960 1984 [UKY84a] 24fi24 3.8mmfi3.8mm 1.0 14.4M 71 ns 560 1985 <ref> [GGA + 85] </ref> 32fi32 5.3mmfi5.7mm 1.0 30M 56 ns 600 1985 [HFML85] 16fi16 1.7 mmfi1.7mm 0.75 5.1M 40 ns 1250 1986 [NSLKE86] 8fi8 1.5mmfi0.4mm 0.5 2.4M 3 ns 8900 1987 [LGS87] 8fi8 0.61mmfi0.58mm 0.5 1.4M 9.5 ns 4800 1988 [KKHY88] 32fi32 3.2mmfi5.2mm 1.0 17M 59 ns 1000 1988 [SJ88] 4fi4 1.37mm
Reference: [GHH + 96] <author> Henry Green, Scott Harper, Rhett Hudson, Wencheng Li, Daniel Lough, Qiang Lu, Shah Musa, Brenda O'Connor, Kevin Paar, and Peter Athanas. </author> <title> The Hokie Instant RISC Microprocessor. </title> <note> WWW http://www.ee.vt.edu/courses/ee6504_athanas/rapid. html, </note> <year> 1996. </year>
Reference-contexts: 190M 50 ns 1.7 1994 nP [WHG94] 1fi8 40 XC3K CLBs 52M 3fi30 ns 1.7 1994 MacDLX [Dur94] 1fi32 1000 XC4K CLBs 1.2G 500 ns 0.05 1994 jr16 [Gra94] 1fi16 200 XC4K CLBs 250M 25 ns 2.6 1996 j32 [Gra96] 1fi32 250 XC4K CLBs 310M 63 ns 1.6 1996 Hokie <ref> [GHH + 96] </ref> 1fi16 140 XC4K CLBs 175M 63 ns 1.5 ALU Bit Ops= 2 s = W d fi N iALU Area 2 fi P fraction fi t cycle Table 37: Survey of FPGA-Implemented Processor Capacity 57 Transit Note #131 August 2, 1996 It is also interesting to note that
Reference: [GHS + 87] <author> Will Gubbels, Cornelis Hartgring, Roelof Salters, Jos Lammerts, Michael Tooher, Patrick Hens, Joseph Bastiaens, Jan Dijk, and Marc Sprokel. </author> <title> A 40-ns/100-pF Low-Power Full-CMOS 256K (32Kfi8) SRAM. </title> <journal> IEEE Journal of Solid-State Circuits, 22(5):741 ff., </journal> <month> October </month> <year> 1987. </year>
Reference: [GN94] <author> Greg Goslin and Bruce Newgard. 16-TAP, </author> <title> 8-Bit FIR Filter Applications Guide. </title> <publisher> Xilinx, Inc., </publisher> <address> 2100 Logic Drive, San Jose, CA 95124, </address> <month> November </month> <year> 1994. </year> <note> http://www.xilinx.com/ appnotes/fir_filt.pdf. 64 Transit Note #131 August 2, </note> <year> 1996 </year>
Reference-contexts: As with multiply, in specialized situations the complexity of the operations required can be reduced. Reconfigurable devices, and to some extend programmable devices, can take advantage of this to achieve higher performance density. For example, Xilinx achieves 1 TAP/ 2 s for symmetric FIRs <ref> [GN94] </ref>. If all the filter coefficients are limited to sums and differences of powers of two, [LEL95] show that 10-bit samples can be filtered at 200 ns cycle time, using seven XC3K CLBs per tap. This results in an FIR filter density of 0.55 TAPs/ 2 s. <p> Filter TAPs 2 s [vMWvW + 86] 125 ns/TAP 0.090 [KNK + 87] 50 ns/TAP 0.057 [CBBF87] 60 ns/TAP 0.082 [PML + 89] 100 ns/TAP 0.051 [SKYH92] 50 ns/TAP 0.072 [USO + 93] 47 ns/TAP 0.041 32b RISC MSTEP MIPS-X 10+ cycles/TAP 0.029 32b RISC/DSP VSP8 40 ns/TAP 0.022 XC4K <ref> [GN94] </ref> 67 CLBs, 184 ns/16-TAPs y 1.0 [CME93] 400 CLBs, 100 ns/4-TAPs 0.080 PADDI2 [YR95] 5 EXUs, 20 ns/TAP 0.93 MATRIX [MD96] 2 BFUs, 20 ns/TAP 0.87 Gate Array fixed coefficient [YJY + 90] 10 ns/64 TAPs 21 Full Custom [Rue89] 45 ns/64 TAPs z 3.6 [CLRA90] 25 ns/4 TAPs x
Reference: [GNAB93] <author> Jeffrey Gray, Andrew Naylor, Arthur Abnous, and Nader Bagherzadeh. </author> <title> VIPER: A VLIW Integer Microprocessor. </title> <journal> IEEE Journal of Solid-StateCircuits, </journal> <volume> 28(12) </volume> <pages> 1377-1382, </pages> <month> December </month> <year> 1993. </year>
Reference: [GNC + 90] <author> Carla Golla, Fulvio Nava, Franco Cavallotti, Alessandro Cremonesi, and Giulio Casagrande. </author> <title> 30-MSamples/s Programmable Filter Processor. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 25(6) </volume> <pages> 1502-1509, </pages> <month> December </month> <year> 1990. </year>
Reference-contexts: CLBs, 184 ns/16-TAPs y 1.0 [CME93] 400 CLBs, 100 ns/4-TAPs 0.080 PADDI2 [YR95] 5 EXUs, 20 ns/TAP 0.93 MATRIX [MD96] 2 BFUs, 20 ns/TAP 0.87 Gate Array fixed coefficient [YJY + 90] 10 ns/64 TAPs 21 Full Custom [Rue89] 45 ns/64 TAPs z 3.6 [CLRA90] 25 ns/4 TAPs x 0.68 <ref> [GNC + 90] </ref> 33 ns/16 TAPs 3.5 [RK92] 50 ns/10 TAPs 2.4 fixed coefficient [LS92] 6.7 ns/43 TAPs x 57 y symmetric filter only z - 24-bit accumulate x - 16fi16 architecture Table 33: FIR Survey - 8fi8 multiply, 16-bit Accumulate 53 Transit Note #131 August 2, 1996 Architecture Reference area
Reference: [GOI95] <author> Eric Gayles, Robert Owens, and Mary Jane Irwin. </author> <title> The MGAP-2: A Micro-Grained Massively Parallel Array Processor. </title> <booktitle> In Eith Annual IEEE International ASIC Conference and Exhibit, </booktitle> <pages> pages 333-337, </pages> <month> April </month> <year> 1995. </year>
Reference-contexts: 1990 BLITZEN [HBD94] 128fi1 11mmfi11.7mm 0.5 514M 50 ns 5 1993 MP2 [KT93] 32fi32 14mmfi14mm 0.5 780M 80 ns 16 1994 IMAP [YKF + 94] 64fi8 15.5mmfi15.6mm 0.28 3G 25 ns 6.6 1995 MIT Abacus 1000 PEs 6.5mmfi7.3mm 0.5 190M 8 ns 660 [BSV + 95] (2 3-LUTs/PE) 1995 MGAP-2 <ref> [GOI95] </ref> 2fi2 0.4mm 2 0.4 2.5M 10 ns 160 1996 Sony [KHN + 96] 4320 PEs 15.1mmfi15mm 0.2 5.7G 20 ns 38 1996 PIP [AKY + 96] 128fi8 18.8mmfi16.7mm 0.19 8.7G 33 ns 3.6 ALU Bit Ops= 2 s = Area 2 fi P fraction fi t cycle Table 15: Survey <p> desnsity 1987 DEC MP [Gro87] 13 0 3.4fi10 4 1990 SLAP [FHR94] 8.8 0 ? 1990 BLITZEN [HBD94] 5 0 2.5fi10 4 1993 MP2 [KT93] 5.4 0 5.2fi10 5 1994 IMAP [YKF + 94] 6.6 0 6.7fi10 4 1995 MIT Abacus [BSV + 95] 660 0 3.0fi10 4 1995 MGAP-2 <ref> [GOI95] </ref> 160 0 2.6fi10 5 1996 Sony [KHN + 96] 38 7.4fi10 7 2.0fi10 4 1996 PIP [AKY + 96] 3.6 0 1.9fi10 3 Table 16: SIMD Processor Capacity Summary Flynn [Fly72] summarizes some of the limitations associated with SIMD processing.
Reference: [GOK + 92] <author> Hiroyuki Goto, Hiroaki Ohkubo, Kenji Kondou, Masayoshi Ohkawa, Hitoshi Mitani, Shinichi Horiba, Masakazu Soeda, Fumihiko Hayashi, Yutaro Hachiya, Toshiyuki Shimizu, Manabu Ando, and Zensuke Matsuda. </author> <title> A 3.3-V 12-ns 16-Mb SRAM. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 27(11) </volume> <pages> 1490-1496, </pages> <month> November </month> <year> 1992. </year>
Reference: [Gol87] <author> Alex Goldberger. </author> <title> A High Performance, Easy to Program DSP for General Purpose Applications. </title> <booktitle> In Mini/Micro Northeast Conference Record, </booktitle> <pages> pages 27/3 1-10, </pages> <month> April </month> <year> 1987. </year>
Reference-contexts: 81 instructions 0.7 (w/mstep) [Cho89] 8fi8 10 instructions 2 16fi16 18 instructions 4 32fi32 34 instructions 9 (w/ booth step) [RPJ + 84] 16fi16 9 instructions 4 (w/ multiplier) [BBB + 95] 64fi64 2 per cycle 250 DSP (16fi16 MAC) [WDW + 85] 16fi16 1 cycle 165 DSP (16fi16 MAC) <ref> [Gol87] </ref> 16fi16 1 cycle 23 DSP (16fi16 MAC) [PML + 89] 16fi16 1 cycle 13 DSP (2fi16fi16 MAC) [USO + 93] 16fi16 0.5 cycles 10 DSP (32fi32 MAC) [NHK95] 32fi32 1 cycles 89 Memory [SMK + 94] 8fi8 1 64Kfi18 block 10 [SKS + 93] 11fi11 6 ICs 0.3 SIMD [BSV
Reference: [Gra94] <author> Jan Gray. </author> <title> homebuilt processors using FPGAs (long). </title> <note> December 11, 1994 posting to comp.arch.fpga. Author may be reached at jsgray@ix.netcom.com, </note> <month> December </month> <year> 1994. </year>
Reference-contexts: Year Design Organization Design Size 2 area cycle ALU bit ops 1991 Fliptronics R16 [Fre94] 1fi16 150 XC4K CLBs 190M 50 ns 1.7 1994 nP [WHG94] 1fi8 40 XC3K CLBs 52M 3fi30 ns 1.7 1994 MacDLX [Dur94] 1fi32 1000 XC4K CLBs 1.2G 500 ns 0.05 1994 jr16 <ref> [Gra94] </ref> 1fi16 200 XC4K CLBs 250M 25 ns 2.6 1996 j32 [Gra96] 1fi32 250 XC4K CLBs 310M 63 ns 1.6 1996 Hokie [GHH + 96] 1fi16 140 XC4K CLBs 175M 63 ns 1.5 ALU Bit Ops= 2 s = W d fi N iALU Area 2 fi P fraction fi t
Reference: [Gra96] <author> Jan Gray. </author> <title> j32 FPGA Processor. </title> <journal> Personal communications jsgray@ix.netcom.com, </journal> <month> February </month> <year> 1996. </year>
Reference-contexts: ALU bit ops 1991 Fliptronics R16 [Fre94] 1fi16 150 XC4K CLBs 190M 50 ns 1.7 1994 nP [WHG94] 1fi8 40 XC3K CLBs 52M 3fi30 ns 1.7 1994 MacDLX [Dur94] 1fi32 1000 XC4K CLBs 1.2G 500 ns 0.05 1994 jr16 [Gra94] 1fi16 200 XC4K CLBs 250M 25 ns 2.6 1996 j32 <ref> [Gra96] </ref> 1fi32 250 XC4K CLBs 310M 63 ns 1.6 1996 Hokie [GHH + 96] 1fi16 140 XC4K CLBs 175M 63 ns 1.5 ALU Bit Ops= 2 s = W d fi N iALU Area 2 fi P fraction fi t cycle Table 37: Survey of FPGA-Implemented Processor Capacity 57 Transit Note
Reference: [Gro85] <author> Thomas Gross. </author> <title> Floating-Point Arithmetic on a Reduced-Instruction-Set Processor. </title> <booktitle> In Proceedings fo the 7th Symposium on Computer Arithmetic, </booktitle> <pages> pages 86-92, </pages> <month> June </month> <year> 1985. </year>
Reference-contexts: Table 35 summarizes the computational density for 32-bit floating point add operations, and Table 36 summarizes the density for 32-bit floating point multiplies. Architecture Reference area and time 32b FP ADDs 2 s Processor 32b RISC, no FPU <ref> [RPJ + 84, Gro85] </ref> 16s 0.0042 32b RISC w/64b FPU [ANAB + 92] 25 ns cycle 0.025 64b RISC w/FPU [MMN + 90] 2fi25 ns cycle 0.014 64b RISC w/FPU [DWA + 92] 5 ns cycle 0.12 64b RISC w/FPU [RDB + 94] 7 ns cycle 0.050 64b RISC w/FPU [ITS <p> + 92b] 30 ns, 32M 2 macro 1.0 32/64b FPU [IFK + 92] 4 per 12.5 ns, 980M 2 0.33 Table 35: Survey of 32b Floating-Point Add Implementations 55 Transit Note #131 August 2, 1996 Architecture Reference area and time 32b FP MPYs 2 s Processor 32b RISC, no FPU <ref> [RPJ + 84, Gro85] </ref> 7s 0.0096 32b RISC w/64b FPU [ANAB + 92] 25 ns cycle 0.025 64b RISC w/FPU [MMN + 90] 2fi25 ns cycle 0.014 64b RISC w/FPU [DWA + 92] 5 ns cycle 0.12 64b RISC w/FPU [RDB + 94] 7 ns cycle 0.050 64b RISC w/FPU [ITS
Reference: [Gro87] <author> Robert Grondalski. </author> <title> A VLSI Chip Set for Massively Parallel Architecture. </title> <booktitle> In IEEE International Solid-State Circuits Conference, </booktitle> <pages> pages 198-199, </pages> <year> 1987. </year>
Reference-contexts: PEs are often masked out of operation in order to perform computations selectively on data bits. 34 Transit Note #131 August 2, 1996 Year Design Organization Size 2 area cycle ALU bit ops 2 s 1987 DEC MP <ref> [Gro87] </ref> 32fi4 10.4mmfi9.4 mm 1 98M 100 ns 13 1990 MP1 [Nic90] 32fi4 11.6mmfi9.5mm 0.8 170M 70 ns 11 1990 SLAP [FHR94] 4fi16 7.9mmfi9.2mm 1 73M 100 ns 8.8 1990 BLITZEN [HBD94] 128fi1 11mmfi11.7mm 0.5 514M 50 ns 5 1993 MP2 [KT93] 32fi32 14mmfi14mm 0.5 780M 80 ns 16 1994 IMAP <p> 15.1mmfi15mm 0.2 5.7G 20 ns 38 1996 PIP [AKY + 96] 128fi8 18.8mmfi16.7mm 0.19 8.7G 33 ns 3.6 ALU Bit Ops= 2 s = Area 2 fi P fraction fi t cycle Table 15: Survey of SIMD Processor Capacity Year Design F density I density D desnsity 1987 DEC MP <ref> [Gro87] </ref> 13 0 3.4fi10 4 1990 SLAP [FHR94] 8.8 0 ? 1990 BLITZEN [HBD94] 5 0 2.5fi10 4 1993 MP2 [KT93] 5.4 0 5.2fi10 5 1994 IMAP [YKF + 94] 6.6 0 6.7fi10 4 1995 MIT Abacus [BSV + 95] 660 0 3.0fi10 4 1995 MGAP-2 [GOI95] 160 0 2.6fi10 5
Reference: [GSNS92] <author> Gensuke Goto, Tomio Sato, Masao Nakajima, and Takao Sukemura. </author> <title> A 54fi54-b Regularly Structured Tree Multiplier. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 27(9) </volume> <pages> 1229-1236, </pages> <month> July </month> <year> 1992. </year>
Reference-contexts: mil 2 0.5 7.5M 22 ns 1600 1990 [YYN + 90] 16fi16 1.3mmfi3.1mm 0.25 64M 3.8 ns 1000 1990 [SA90] 56fi56 3.4mmfi6.5mm 0.5 88M 30 ns 1200 1991 [MNH + 91] 54fi54 3.62mmfi3.45mm 0.25 200M 10 ns 1500 1992 [FHT + 92a] 24fi24 3.42mmfi4.5mm 0.6 43M 30 ns 450 1992 <ref> [GSNS92] </ref> 54fi54 3.36mmfi3.85mm 0.4 81M 13 ns 2800 1993 [LS93] 12fi12 2.5mmfi3.7mm 0.5 37M 5 ns 780 1993 [SV93] 8fi8 1.5mmfi1.4mm 0.8 3.3M 4.3 ns 4500 1994 [KHANW94] 11fi11 1.53mm 2 1.0 1.5M 22 ns 3600 11fi16 0.9mm 2 0.6 2.5M 19 ns 3700 1995 [OSS + 95] 54fi54 3.77mmfi3.41mm 0.125 <p> Figure 12 shows these basic relationships. 49 Transit Note #131 August 2, 1996 Structure Reference 64fi64 54fi54 32fi32 16fi16 8fi8 4fi4 Custom 64fi64 [SH89] 2300 1600 560 140 35 9 Custom 54fi54 <ref> [GSNS92] </ref> 2800 970 240 60 15 Processor (w/multiplier) [BBB + 95] 250 180 63 16 4 1 (w/mstep) [Cho89] 9 4 2 0.8 (ALU Ops) [SKPS84] 0.7 0.3 0.2 FPGA [LE94] 23 21 19 13 8 3.5 Table 31: Yielded Multiply Capacity as a Function of Granularity 6.4 Hardwired Functional Units
Reference: [HAH + 92] <author> Hideto Hidaka, Kazutami Arimoto, Kazutoshi Hirayama, Masanori Hayashikoshi, Mikio Asakura, Masaki Tsukude, Tsukasa Oishi, Shinji Kawai, Katsuhiro Suma, Yasuhiro Konishi, Koji Tanaka, Wataru Wakamiya, Yoshikazu Ohno, and Kazuyasu Fujishima. </author> <title> A 34-ns 16-Mb DRAM with Controllable Voltage Down-Converter. </title> <journal> IEEE Journal of Solid-State Circuits, 27(7):1020 ff., </journal> <month> July </month> <year> 1992. </year>
Reference: [Has87] <author> Chuck Hastings. </author> <title> When is a Memory Not a Memory. </title> <booktitle> In Proceedings of the Electro/87 Mini/Micro Northeast, </booktitle> <pages> pages 1132, 4/5/1-18, </pages> <year> 1987. </year>
Reference: [HBD94] <author> Robert Heaton, Donald Blevins, and Edward Davis. </author> <title> A Bit-Serial VLSI Array Processing Chip for Image Procesing. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 25(2) </volume> <pages> 364-368, </pages> <month> April </month> <year> 1994. </year>
Reference-contexts: #131 August 2, 1996 Year Design Organization Size 2 area cycle ALU bit ops 2 s 1987 DEC MP [Gro87] 32fi4 10.4mmfi9.4 mm 1 98M 100 ns 13 1990 MP1 [Nic90] 32fi4 11.6mmfi9.5mm 0.8 170M 70 ns 11 1990 SLAP [FHR94] 4fi16 7.9mmfi9.2mm 1 73M 100 ns 8.8 1990 BLITZEN <ref> [HBD94] </ref> 128fi1 11mmfi11.7mm 0.5 514M 50 ns 5 1993 MP2 [KT93] 32fi32 14mmfi14mm 0.5 780M 80 ns 16 1994 IMAP [YKF + 94] 64fi8 15.5mmfi15.6mm 0.28 3G 25 ns 6.6 1995 MIT Abacus 1000 PEs 6.5mmfi7.3mm 0.5 190M 8 ns 660 [BSV + 95] (2 3-LUTs/PE) 1995 MGAP-2 [GOI95] 2fi2 0.4mm <p> 0.19 8.7G 33 ns 3.6 ALU Bit Ops= 2 s = Area 2 fi P fraction fi t cycle Table 15: Survey of SIMD Processor Capacity Year Design F density I density D desnsity 1987 DEC MP [Gro87] 13 0 3.4fi10 4 1990 SLAP [FHR94] 8.8 0 ? 1990 BLITZEN <ref> [HBD94] </ref> 5 0 2.5fi10 4 1993 MP2 [KT93] 5.4 0 5.2fi10 5 1994 IMAP [YKF + 94] 6.6 0 6.7fi10 4 1995 MIT Abacus [BSV + 95] 660 0 3.0fi10 4 1995 MGAP-2 [GOI95] 160 0 2.6fi10 5 1996 Sony [KHN + 96] 38 7.4fi10 7 2.0fi10 4 1996 PIP [AKY
Reference: [HDJ + 88] <author> Hung-Cheng Hsieh, Khue Duong, Jason Y. Ja, Roy Kanazawa, Luan T. Ngo, Liane G. Tinkey, Ross H. Freeman, and William S. Carter. </author> <title> A 9000-Gate User-Programmable Gate Array. </title> <booktitle> In IEEE 1988 Custom Integrated Circuits Conference, pages 15.3.1-7. IEEE, </booktitle> <month> May </month> <year> 1988. </year>
Reference-contexts: applications with over 80% utilization. 29 Transit Note #131 August 2, 1996 Year Design Organization Size 2 area cycle gate-evals 2 s 1986 Xilinx 2K [CDF + 86] 1 CLB (4-LUT) 693 fi 715 1 500K 20 ns 100 1988 Xilinx 3K 64 CLBs 5mmfi6mm 0.6 83M 13 ns 120 <ref> [Xil89, HDJ + 88] </ref> (2fi4-LUT/CLB) (XC3020 die) 1991 UTFPGA [CSA + 91] 3 4-LUTs 900fi800 0.6 2M 7 ns 210 1992 Xilinx 4K 49 CLBs 4.8mmfi4.6mm 0.6 61M 7 ns 230 [Xil94] (2fi4-LUT/CLB) (XC4005 Quadrant) 1994 LEGO [Seo94] 4 4-LUTs 1240fi1184 0.6 4M 4.1 ns 240 1995 DPGA [TEC + 95] <p> not required at the rate and frequency achievable on the FPGA, the FPGA can be employed far below its available capacity. 30 Transit Note #131 August 2, 1996 Year Design F density I density D desnsity 1986 Xilinx 2K [CDF + 86] 100 2.0fi10 6 2.0fi10 6 1988 Xilinx 3K <ref> [Xil89, HDJ + 88] </ref> 120 1.5fi10 6 1.5fi10 6 1991 UTFPGA [CSA + 91] 210 1.5fi10 6 1.5fi10 6 1992 Xilinx 4K [Xil94] 230 1.6fi10 6 1.6fi10 6 1994 LEGO [Seo94] 240 9.8fi10 7 9.8fi10 7 1995 Xilinx 5K 290 1.8fi10 6 1.8fi10 6 1995 Altera 8K [Alt95] 144 9.3fi10 7
Reference: [HFML85] <author> Dennis A. Henlin, Michael T. Fertsch, Moshe Mazin, and Edard T. Lewis. </author> <title> A 16fi16 Bit Pipelined Multiplier Macrocell. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 20(2) </volume> <pages> 542-547, </pages> <month> April </month> <year> 1985. </year> <note> Transit Note #131 August 2, </note> <year> 1996 </year>
Reference-contexts: Semicustom Multipliers 46 Transit Note #131 August 2, 1996 Year Design Organization Size 2 area cycle MPY bit ops 1984 [LGC84] 8fi8 1.25mm 2 1.5 0.56M 120 ns 960 1984 [UKY84a] 24fi24 3.8mmfi3.8mm 1.0 14.4M 71 ns 560 1985 [GGA + 85] 32fi32 5.3mmfi5.7mm 1.0 30M 56 ns 600 1985 <ref> [HFML85] </ref> 16fi16 1.7 mmfi1.7mm 0.75 5.1M 40 ns 1250 1986 [NSLKE86] 8fi8 1.5mmfi0.4mm 0.5 2.4M 3 ns 8900 1987 [LGS87] 8fi8 0.61mmfi0.58mm 0.5 1.4M 9.5 ns 4800 1988 [KKHY88] 32fi32 3.2mmfi5.2mm 1.0 17M 59 ns 1000 1988 [SJ88] 4fi4 1.37mm 2 1.0 1.4M 16 ns 730 1989 [SH89] 64fi64 3.8mmfi6.5mm 0.8
Reference: [HHC + 87] <author> Mark Horowitz, John Hennessy, Paul Chow, Glenn Gulak, John Acken, Anant Agarwal, Chorng-Yeung Chu, Scott McFarling, Steven Przybylski, Steven Richardson, Arturo Salz, Richard Simoni, Don Stark, Peter Steenkiste, Steven Tjiang, and Malcom Wing. </author> <title> A 32b Microprocessor with On-Chip 2K byte Instruction Cache. </title> <booktitle> In 1987 IEEE International Solid-State Circuits Conference, Digst of Technical Papers, </booktitle> <pages> pages 30-31. </pages> <publisher> IEEE, </publisher> <month> February </month> <year> 1987. </year>
Reference-contexts: be thought of as the peak capacity one could extract from each load operation when using the on-chip D-cache for table lookup operations. 27 Transit Note #131 August 2, 1996 D-Cache Year Design Ref. gate-evaluations 2 s 1984 RISC II [SKPS84] 0 1984 MIPS [RPJ + 84] 0 1987 MIPS-X <ref> [HHC + 87] </ref> 0 1987 PA-RISC [YFJ + 87] 0 1990 PA-RISC [TLB + 90] 0 1990 SPARC [MMN + 90] 39 1992 SuperSparc [ANAB + 92] 250 1992 Alpha [DWA + 92] 610 1994 PA-RISC [RDB + 94] 0 1994 MIPS [SYN + 94] 150 1995 PowerPC [BBB + 95]
Reference: [HKKM96] <author> Makoto Hanawa, Kenji Kaneko, Tatsuya Kawashimo, and Hiroshi Maruyama. </author> <title> A 4.3 ns 0.3m CMOS 54fi54 Multiplier Using Precharged Pass-Transistor Logic. </title> <booktitle> In 1996 IEEE International Solid-State Circuits Conference, Digst of Technical Papers, </booktitle> <pages> pages 364-365. </pages> <publisher> IEEE, </publisher> <month> February </month> <year> 1996. </year>
Reference-contexts: 1993 [SV93] 8fi8 1.5mmfi1.4mm 0.8 3.3M 4.3 ns 4500 1994 [KHANW94] 11fi11 1.53mm 2 1.0 1.5M 22 ns 3600 11fi16 0.9mm 2 0.6 2.5M 19 ns 3700 1995 [OSS + 95] 54fi54 3.77mmfi3.41mm 0.125 823M 4.4 ns 810 1995 [IIF + 95] 16fi16 0.77mmfi0.72mm 0.125 35M 10 ns 730 1996 <ref> [HKKM96] </ref> 54fi54 17mm 2 0.15 760M 2.5 ns 1500 1996 [LE96] 4fi4 0.224mm 2 0.5 0.90M 17 ns 1100 1996 [MNS + 96] 54fi54 3.1mmfi3.1mm 0.25 150M 8.8 ns 2200 1996 [MYO + 96] 32fi32 2.35mm 2 0.2 59M 18 ns 980 Table 27: Survey of Multiplier Capacity Year Design Organization
Reference: [HKM + 90] <author> Toshihiko Hirose, Hirotada Kuriyama, Shuji Murakami, Kojiro Yuzuriha, Takao Mukai, Kazuhito Tsutsumi, Yasumasa, Nishimura, Yoshio Kohno, and Kenji Anami. </author> <title> A 20-ns 4-Mb CMOS SRAM with Hierarchical Word Decoding Architecture. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 25(5) </volume> <pages> 1068-1074, </pages> <month> October </month> <year> 1990. </year>
Reference: [HOW + 86] <author> Fumio Horiguchi, Mitsugi Ogura, Shigeyoshi Watanabe, Koji Sakui, Naokazu Miyawaki, Yasuo Itoh, Kei Kurosawa, Fujio Masuoka, and Hisakazu Iizuka. </author> <title> A High-Performance 1-Mbit Dynamic RAM with a Folded Capacitor Cell. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 21(6) </volume> <pages> 1076-1082, </pages> <month> December </month> <year> 1986. </year>
Reference: [HP90] <author> John Hennessey and David Patterson. </author> <title> Computer Architecture a Quantitative Approach. </title> <publisher> Morgan Kaufmann Publishers, Inc., </publisher> <year> 1990. </year>
Reference: [HT95] <author> Hannes Hassler and Naofumi Takagi. </author> <title> Function Evaluation by Table Look-up and Addition. </title> <booktitle> In Proceedings of the 12th Symposium on Computer Arithmetic, </booktitle> <pages> pages 10-16, </pages> <month> July </month> <year> 1995. </year>
Reference: [ID95] <author> Tsuyoshi Isshiki and Wayne Wei-Ming Dai. </author> <title> High-Level Bit-Serial Datapath Synthesis for Multi-FPGA Systems. </title> <booktitle> In Proceedings of the ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, </booktitle> <pages> pages 167-173. </pages> <publisher> ACM, </publisher> <month> February </month> <year> 1995. </year>
Reference-contexts: PE, 11 cycles 4.8 Vector (w/ 16fi16 mpy) [ABI + 95] 16fi16 8 per cycle 82 FPGA [ATT94] 8fi8 27 PLCs, 19ns 30 [Alt96] 8fi8 164 LEs, 49ns 8.6 [LE94] 8fi8 66 CLBs, 102ns 7.6 16fi16 102 CLBs, 152ns 13 32fi32 174 CLBs, 254ns 18.5 200fi200 930 CLBs, 1320ns 26 <ref> [ID95] </ref> 16fi16 316 CLBs, 26ns 25 [ID95] 16fi16 88 CLBs, 120ns 19 PADDI2 [YR95] 16fi8 4 PEs, 50MHz 150 MATRIX 8fi8 1 BFU, 20 ns 110 16fi16 6 BFU, 20 ns 74 Table 29: Survey of Programmable Multiply Capacity Table 28 shows a few, sample, semicustom multiplier implementations. <p> 16fi16 mpy) [ABI + 95] 16fi16 8 per cycle 82 FPGA [ATT94] 8fi8 27 PLCs, 19ns 30 [Alt96] 8fi8 164 LEs, 49ns 8.6 [LE94] 8fi8 66 CLBs, 102ns 7.6 16fi16 102 CLBs, 152ns 13 32fi32 174 CLBs, 254ns 18.5 200fi200 930 CLBs, 1320ns 26 <ref> [ID95] </ref> 16fi16 316 CLBs, 26ns 25 [ID95] 16fi16 88 CLBs, 120ns 19 PADDI2 [YR95] 16fi8 4 PEs, 50MHz 150 MATRIX 8fi8 1 BFU, 20 ns 110 16fi16 6 BFU, 20 ns 74 Table 29: Survey of Programmable Multiply Capacity Table 28 shows a few, sample, semicustom multiplier implementations.
Reference: [IFK + 92] <author> Nobuhiro Ide, Hiroto Fukuhisa, Yoshihisa Kondo, Takeshi Yoshida, Masato Nagamatu, Junji Mori, Itaru Yamazaki, and Kiyoji Ueno. </author> <title> A 320 Mflops CMOS Floating-Point Processing Unit for Superscalar Processors. </title> <booktitle> In Proceedings of the 1992 Custom Integrated Circuits Conference, pages 30.2.1-4. IEEE, </booktitle> <month> May </month> <year> 1992. </year>
Reference-contexts: 4 ns cycle 0.093 64b RISC w/FPU [GBB + 96] 2.3 ns cycle 0.064 FPGA [LJC96] 500 Flex8K LEs, 150 ns 0.014 Coprocessor 60b VAX FPU [WMH + 84] 1.1s, 21M 2 die 0.043 Custom Macrocells 32b FP ALU [FHT + 92b] 30 ns, 32M 2 macro 1.0 32/64b FPU <ref> [IFK + 92] </ref> 4 per 12.5 ns, 980M 2 0.33 Table 35: Survey of 32b Floating-Point Add Implementations 55 Transit Note #131 August 2, 1996 Architecture Reference area and time 32b FP MPYs 2 s Processor 32b RISC, no FPU [RPJ + 84, Gro85] 7s 0.0096 32b RISC w/64b FPU [ANAB
Reference: [IIF + 95] <author> Hiroyuki Igura, Masanori Izumikawa, Koichiro Furuta, Tohru Mogami, Tadahiko Horiuchi, and Masakazu Yamashina. 100MHz, </author> <booktitle> 0.55mm 2 , 2mW, 16-b Stacked-CMOS Multiplier-Accumulator. In Proceedings of the IEEE 1995 Custom Integrated Circuits Conference, </booktitle> <pages> pages 597-600. </pages> <publisher> IEEE, </publisher> <month> May </month> <year> 1995. </year>
Reference-contexts: ns 2800 1993 [LS93] 12fi12 2.5mmfi3.7mm 0.5 37M 5 ns 780 1993 [SV93] 8fi8 1.5mmfi1.4mm 0.8 3.3M 4.3 ns 4500 1994 [KHANW94] 11fi11 1.53mm 2 1.0 1.5M 22 ns 3600 11fi16 0.9mm 2 0.6 2.5M 19 ns 3700 1995 [OSS + 95] 54fi54 3.77mmfi3.41mm 0.125 823M 4.4 ns 810 1995 <ref> [IIF + 95] </ref> 16fi16 0.77mmfi0.72mm 0.125 35M 10 ns 730 1996 [HKKM96] 54fi54 17mm 2 0.15 760M 2.5 ns 1500 1996 [LE96] 4fi4 0.224mm 2 0.5 0.90M 17 ns 1100 1996 [MNS + 96] 54fi54 3.1mmfi3.1mm 0.25 150M 8.8 ns 2200 1996 [MYO + 96] 32fi32 2.35mm 2 0.2 59M 18
Reference: [IKM + 94] <author> Koichiro Ishibashi, Kunihiro Komiyaji, Sadayuki Morita, Toshiro Aoto, Shuji Ikeda, Ky-oichiro Asayama, Atsuyosi Koike, Toshiaki Yamanaka, Naotaka Hashimoto, Haruhito Iida, Fumio Kojima, Koichi Motohashi, and Katsuro Sasaki. </author> <title> A 12.5-ns 16-Mb CMOS SRAM with Common-Centroid-Geometry-Layout Sense Amplifiers. </title> <journal> IEEE Journal of Solid-State Circuits, 29(4):411 ff., </journal> <month> April </month> <year> 1994. </year>
Reference: [ITS + 94] <author> Nobukyuki Ikumi, Shigeru Tanaka, Kazuhiro Sawada, Masato Nagamatsu, Yoshihisa Kondo, Toshinari Takayanagi, Kenji Minagawa, Hiroyuki Akiba, Kouji Miyamoto, Youichi Hiruta, Peter Hsu, Paul Rodman, Joe Bratt, Man Kit Tang, Monica Nofal, Chandra Joshi, and Joe Scanlon. </author> <title> A 300MIPS, 300MFLOPS Four-Issue CMOS Superscalar Microprocessor. </title> <booktitle> In 1994 IEEE International Solid-State Circuits Conference, Digst of Technical Papers, </booktitle> <pages> pages 204-205, </pages> <month> February </month> <year> 1994. </year> <note> 66 Transit Note #131 August 2, </note> <year> 1996 </year>
Reference-contexts: [RPJ + 84, Gro85] 16s 0.0042 32b RISC w/64b FPU [ANAB + 92] 25 ns cycle 0.025 64b RISC w/FPU [MMN + 90] 2fi25 ns cycle 0.014 64b RISC w/FPU [DWA + 92] 5 ns cycle 0.12 64b RISC w/FPU [RDB + 94] 7 ns cycle 0.050 64b RISC w/FPU <ref> [ITS + 94] </ref> 4 per 13 ns cycle 0.063 64b RISC w/FPU [BBB + 95] 7.5 ns cycle 0.027 64b RISC w/FPU [CDd + 95] 2 per 6 ns cycle 0.066 64b RISC w/FPU [SPA + 95] 6.5 ns cycle 0.021 64b RISC w/FPU [BAB + 95] 3.3ns cycle 0.063 64b <p> [RPJ + 84, Gro85] 7s 0.0096 32b RISC w/64b FPU [ANAB + 92] 25 ns cycle 0.025 64b RISC w/FPU [MMN + 90] 2fi25 ns cycle 0.014 64b RISC w/FPU [DWA + 92] 5 ns cycle 0.12 64b RISC w/FPU [RDB + 94] 7 ns cycle 0.050 64b RISC w/FPU <ref> [ITS + 94] </ref> 4 per 13 ns cycle 0.063 64b RISC w/FPU [BBB + 95] 7.5 ns cycle 0.027 64b RISC w/FPU [CDd + 95] 2 per 6 ns cycle 0.066 64b RISC w/FPU [SPA + 95] 6.5 ns cycle 0.021 64b RISC w/FPU [BAB + 95] 3.3 ns cycle 0.063
Reference: [IYK + 88] <author> Michihiro Inoue, Toshio Yamada, Hisakazu Kotani, Hiroyuki Yamauchi, Atsushi Fujiwara, Junko Matsushima, Hironori Akamatsu, Masanori Fukumoto, Masafumi Kubota, Ichiro Nakao, Nobuo Aoi, Genshu Fuse, Shin-Ichi Ogawa, Shinji Odanaka, Atsushi Ueno, and Hiroshi Yamamoto. </author> <title> A 16-Mbit DRAM with a Relaxed Sense-Amplifier-Pitch Open-Bit Line Architecture. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 23(5) </volume> <pages> 1104-1112, </pages> <month> October </month> <year> 1988. </year>
Reference: [JL95] <author> David Jones and David Lewis. </author> <title> A Time-Multiplexed FPGA Architecture for Logic Emulation. </title> <booktitle> In Proceedings of the IEEE 1995 Custom Integrated Circuits Conference, </booktitle> <pages> pages 495-498. </pages> <publisher> IEEE, </publisher> <month> May </month> <year> 1995. </year>
Reference-contexts: 5.6fi10 5 1996 [Eps95, TNH + 96] 6.3 2.2-8.9fi10 8 0.96-1.2fi10 5 Table 20: Summary of Multimedia Processor Capacity 38 Transit Note #131 August 2, 1996 Per Year Design Composition Cycle Size 2 area cycle gate-evals 2 s 1995 VEGA 2048 4-LUT 1 144mm 2 0.6 400M 10 ns 0.25 <ref> [JL95] </ref> (1 PE) 1995 DPGA 64 4-LUTs 16 1500fi1750 0.5 10.5M 10 ns 150 [TEC + 95] (subarray) 1996 TSFPGA 64 4-LUTs 2-8 1.1mmfi1.2mm 0.25 21M 5 ns 19-76 [CD96] (subarray) gate-evals= 2 s = N 4LUT Area 2 fi t cycle Table 21: Survey of Multi-Context FPGA Capacity Year Design <p> 0.5 10.5M 10 ns 150 [TEC + 95] (subarray) 1996 TSFPGA 64 4-LUTs 2-8 1.1mmfi1.2mm 0.25 21M 5 ns 19-76 [CD96] (subarray) gate-evals= 2 s = N 4LUT Area 2 fi t cycle Table 21: Survey of Multi-Context FPGA Capacity Year Design F density I density D desnsity 1995 VEGA <ref> [JL95] </ref> 0.25 5.1fi10 6 5.1fi10 6 1995 DPGA [TEC + 95] 150 6.1fi10 6 1.5fi10 6 1996 TSFPGA 19-76 3.0fi10 6 3-12fi10 6 Table 22: Multi-Context FPGA Capacity Summary 5.8 Multiple Context FPGAs Like FPGAs, multicontext FPGAs are composed of a collection of programmable gates embedded in a programmable interconnect.
Reference: [KAI + 86] <author> Yoshifumi Kobayashi, Kazutami Arimoto, Yuto Ikeda, Masahiro Hatanaka, Koichiro Mashiko, Michihiro Yamad, and Takao Nakano. </author> <title> A High-Speed 64Kfi4 CMOS CRAM Using On-Chip Self-Timing Techniques. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 21(5) </volume> <pages> 655-661, </pages> <month> October </month> <year> 1986. </year>
Reference: [KCE + 85] <author> Howard L. Kaltzer, Pierre D. Coppens, Wayne F. Ellis, John A. Fifield, Daryl J. Kokoszka, Terry L. Leasure, Christopher P. Miller, Quan Nguyen, Ronald E. Papritz, Charles S. Patton, J. Michael Poplawski, Jr., Steven W. Tomashot, and Willem B. Van Der Hoeven. </author> <title> An Experimental 80-ns 1-Mbit DRAM with Fast Page Operation. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 20(5), </volume> <month> October </month> <year> 1985. </year>
Reference: [KDK + 90] <author> Yasuhiro Konishi, Katsumi Dosaka, Takahiro Komatsu, Yoshinori Inoue, Masaki Kumanoya, Youichi Tobita, Hideki Genjyo, Masao Nagatomo, and Tsutomu Yoshihara. </author> <title> A 38-ns 4-Mb DRAM with A Battery-Backup (BBU) Mode. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 25(5) </volume> <pages> 1112-1117, </pages> <month> October </month> <year> 1990. </year>
Reference: [KDK + 92] <author> Toshiaki Kirihata, Sang Dhong, Koji Kitamura, Toshio Sunaga, Yasunao Katayama, Roy Scheuerlein, Akashi Satoh, Yoshinori Sakaue, Kentaroh Tobimatsu, Koji Hosokawa, Takaki Saitoh, Takefumi Yoshikawa, Hideki Hashimoto, and Michiya Kazusawa. </author> <title> A 14-ns 4-Mb DRAM with 300-mW Active Power. </title> <journal> IEEE Journal of Solid-State Circuits, 27(9):1222 ff., </journal> <month> September </month> <year> 1992. </year>
Reference: [KDS + 96] <author> Shinichi Kozu, Masayuki Daito, Yukinori Sugiyama, Hiroaki Suzuki, Hiroshi Morita, Masahiro Nomura, Kouhei Nadehara, Souichiro Ishibuchi, Masako Tokuda, Yoshihisa In-oue, Takashi Nakayama, Hisao Harigai, and Yoichi Yano. </author> <title> A 100MHz, 0.4W Processor with 200MHz Multiply-Adder, using Pulse-Register Technique. </title> <booktitle> In 1996 IEEE International Solid-State Circuits Conference, Digst of Technical Papers, </booktitle> <pages> pages 140-141. </pages> <publisher> IEEE, </publisher> <month> February </month> <year> 1996. </year>
Reference-contexts: SuperSparc [ANAB + 92] 250 1992 Alpha [DWA + 92] 610 1994 PA-RISC [RDB + 94] 0 1994 MIPS [SYN + 94] 150 1995 PowerPC [BBB + 95] 510 1995 UltraSparc [CDd + 95] 330 1995 SPARC V9 [SPA + 95] 0 1995 Alpha [BAB + 95] 580 1996 MIPS <ref> [KDS + 96] </ref> 170 1996 PA-RISC [LLNK96] 0 1996 ARM [MWA + 96] 1000 1996 Alpha [GBB + 96] 550 Table 12: Survey of Processor On-Chip Memory Capacity 28 Transit Note #131 August 2, 1996 5.5 Field-Programmable Gate Arrays (FPGAs) Field-Programmable Gate Arrays (FPGAs) are composed of a collection of programmable
Reference: [KEK + 85] <author> Yasuo Kobayashi, Hirotsugo Eguchi, Osamu Kudoh, Toshio Hara, Hideyuki Ooka, Isao Sasaki, Manabu Andoh, and Masato Tameda. </author> <title> A 10-W Standby Power 256K CMOS SRAM. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 20(5) </volume> <pages> 935-940, </pages> <month> October </month> <year> 1985. </year>
Reference: [KFM + 85] <author> Masaki Kumanoya, Kazuyasu Fujishima, Hideshi Miyatake, Yasumasa, Nishimura, Kazunori Saito, Takayuki, Matsukawa, Tsutomu Yoshihara, and Takao Nakano. </author> <title> A Reliable 1-Mbit DRAM with Multi-Bit-Test Mode. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 20(5), </volume> <month> October </month> <year> 1985. </year>
Reference: [KFO84] <author> Robert A. Kertis, Kerlly J. Fitzpatrick, and Kul B. Ohri. </author> <title> A 60 ns 256Kfi1 Bit DRAM Using LD 3 Technology and Double-Level Metal Interconnection. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 19(5) </volume> <pages> 585-590, </pages> <month> October </month> <year> 1984. </year>
Reference: [KHANW94] <author> Alan Y. Kwentus, Hing-Tsun Hung, and Jr. Alan N. Wilson. </author> <title> An Architecture for High-Performance/Small-Area Multipliers for Use in Digital Filtering Applications. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 29(2) </volume> <pages> 117-121, </pages> <month> February </month> <year> 1994. </year> <note> 67 Transit Note #131 August 2, </note> <year> 1996 </year>
Reference-contexts: 1991 [MNH + 91] 54fi54 3.62mmfi3.45mm 0.25 200M 10 ns 1500 1992 [FHT + 92a] 24fi24 3.42mmfi4.5mm 0.6 43M 30 ns 450 1992 [GSNS92] 54fi54 3.36mmfi3.85mm 0.4 81M 13 ns 2800 1993 [LS93] 12fi12 2.5mmfi3.7mm 0.5 37M 5 ns 780 1993 [SV93] 8fi8 1.5mmfi1.4mm 0.8 3.3M 4.3 ns 4500 1994 <ref> [KHANW94] </ref> 11fi11 1.53mm 2 1.0 1.5M 22 ns 3600 11fi16 0.9mm 2 0.6 2.5M 19 ns 3700 1995 [OSS + 95] 54fi54 3.77mmfi3.41mm 0.125 823M 4.4 ns 810 1995 [IIF + 95] 16fi16 0.77mmfi0.72mm 0.125 35M 10 ns 730 1996 [HKKM96] 54fi54 17mm 2 0.15 760M 2.5 ns 1500 1996 [LE96]
Reference: [KHK + 93] <author> Goro Kitsukawa, Masashi Horiguchi, Yoshiki Kawajiri, Takayuki Kawahara, Takesada Ak-iba, Yasushi Kawase, Toshikazu Tachibana, Takeshi Sakai, Masakazu Aoki, Syoji Shukuri, Kazuhiko Sagara, Ryo Nagai, Yuzuru Ohji, Norio Hasegawa, Natsuki Yokoyama, Teruaki Kisu, Hisaomi Yamashita, Tokuo Kure, and Takashi Nishida. </author> <title> 256-Mb DRAM Circuit Technologies for File Applications. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 28(11) </volume> <pages> 1105-1112, </pages> <month> November </month> <year> 1993. </year>
Reference: [KHN + 96] <author> Masuyoshi Kurokawa, Akihiko Hashiguchi, Ken'ichiro Nakamura, Hiroshi Okuda, Koji Aoyama, Takao Yamazaki, Mitsuharu Ohki, Mitsuo Soneda, Katsunori Seno, Ichiro Ku-mata, Masatoshi Aikawa, Hirokazu Hanaki, and Seiichiro Iwase. </author> <title> 5.4GOPS Linear Array Architecture DPS for Video-Format Conversion. </title> <booktitle> In 1996 IEEE International Solid-State Circuits Conference, Digst of Technical Papers, </booktitle> <pages> pages 254-255. </pages> <publisher> IEEE, </publisher> <month> February </month> <year> 1996. </year>
Reference-contexts: MP2 [KT93] 32fi32 14mmfi14mm 0.5 780M 80 ns 16 1994 IMAP [YKF + 94] 64fi8 15.5mmfi15.6mm 0.28 3G 25 ns 6.6 1995 MIT Abacus 1000 PEs 6.5mmfi7.3mm 0.5 190M 8 ns 660 [BSV + 95] (2 3-LUTs/PE) 1995 MGAP-2 [GOI95] 2fi2 0.4mm 2 0.4 2.5M 10 ns 160 1996 Sony <ref> [KHN + 96] </ref> 4320 PEs 15.1mmfi15mm 0.2 5.7G 20 ns 38 1996 PIP [AKY + 96] 128fi8 18.8mmfi16.7mm 0.19 8.7G 33 ns 3.6 ALU Bit Ops= 2 s = Area 2 fi P fraction fi t cycle Table 15: Survey of SIMD Processor Capacity Year Design F density I density D <p> 3.4fi10 4 1990 SLAP [FHR94] 8.8 0 ? 1990 BLITZEN [HBD94] 5 0 2.5fi10 4 1993 MP2 [KT93] 5.4 0 5.2fi10 5 1994 IMAP [YKF + 94] 6.6 0 6.7fi10 4 1995 MIT Abacus [BSV + 95] 660 0 3.0fi10 4 1995 MGAP-2 [GOI95] 160 0 2.6fi10 5 1996 Sony <ref> [KHN + 96] </ref> 38 7.4fi10 7 2.0fi10 4 1996 PIP [AKY + 96] 3.6 0 1.9fi10 3 Table 16: SIMD Processor Capacity Summary Flynn [Fly72] summarizes some of the limitations associated with SIMD processing.
Reference: [KIK + 86] <author> Shinpei Kayano, Katsuki Ichinose, Yoshio Kohno, Hirofumi Shinohara, Kenji Anami, Shuji Murakami, Tomohisa Wada, Yuji Kawai, and Yoichi Akasaka. </author> <title> 25-ns 256Kfi1/64Kfi4 CMOS SRAM's. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 21(5) </volume> <pages> 686-691, </pages> <month> October </month> <year> 1986. </year>
Reference: [KKHY88] <author> Shoji Kawahito, Michitaka Kameyama, Tatsuo Higuchi, and Haruyaso Yamada. </author> <title> A 32 fi 32-bit Multiplier Using Multiple-Valued MOS Current-Mode Circuits. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 23(1) </volume> <pages> 124-132, </pages> <month> February </month> <year> 1988. </year>
Reference-contexts: 960 1984 [UKY84a] 24fi24 3.8mmfi3.8mm 1.0 14.4M 71 ns 560 1985 [GGA + 85] 32fi32 5.3mmfi5.7mm 1.0 30M 56 ns 600 1985 [HFML85] 16fi16 1.7 mmfi1.7mm 0.75 5.1M 40 ns 1250 1986 [NSLKE86] 8fi8 1.5mmfi0.4mm 0.5 2.4M 3 ns 8900 1987 [LGS87] 8fi8 0.61mmfi0.58mm 0.5 1.4M 9.5 ns 4800 1988 <ref> [KKHY88] </ref> 32fi32 3.2mmfi5.2mm 1.0 17M 59 ns 1000 1988 [SJ88] 4fi4 1.37mm 2 1.0 1.4M 16 ns 730 1989 [SH89] 64fi64 3.8mmfi6.5mm 0.8 39M 47 ns 2300 1989 [SLM + 89] 16fi16 1.55mmfi1.44mm 0.25 36M 6.75 ns 1100 1990 [ADD90] 32fi32 9880 mil 2 0.5 25.5M 35 ns 1150 16fi16 2888
Reference: [KNK + 87] <author> Kenji Kaneko, Tetsuya Nakagawa, Atsushi Kiuchi, Yoshimune Hagiwara, Hirotada Ueda, and Hitoshi Matsushima. </author> <title> A 50ns DSP with Parallel Processing Architecture. </title> <booktitle> In 1987 IEEE International Solid-State Circuits Conference, Digst of Technical Papers, </booktitle> <pages> pages 158-159. </pages> <publisher> IEEE, </publisher> <month> February </month> <year> 1987. </year>
Reference-contexts: This results in a performance density of 0.10 TAPs/ 2 s. 52 Transit Note #131 August 2, 1996 Architecture Reference area and time Filter TAPs 2 s [vMWvW + 86] 125 ns/TAP 0.090 <ref> [KNK + 87] </ref> 50 ns/TAP 0.057 [CBBF87] 60 ns/TAP 0.082 [PML + 89] 100 ns/TAP 0.051 [SKYH92] 50 ns/TAP 0.072 [USO + 93] 47 ns/TAP 0.041 32b RISC MSTEP MIPS-X 10+ cycles/TAP 0.029 32b RISC/DSP VSP8 40 ns/TAP 0.022 XC4K [GN94] 67 CLBs, 184 ns/16-TAPs y 1.0 [CME93] 400 CLBs, 100 <p> coefficient [LS92] 6.7 ns/43 TAPs x 57 y symmetric filter only z - 24-bit accumulate x - 16fi16 architecture Table 33: FIR Survey - 8fi8 multiply, 16-bit Accumulate 53 Transit Note #131 August 2, 1996 Architecture Reference area and time Filter TAPs 2 s [vMWvW + 86] 125 ns/TAP 0.090 <ref> [KNK + 87] </ref> 50 ns/TAP 0.057 [CBBF87] 60 ns/TAP 0.082 [PML + 89] 100 ns/TAP 0.051 [SKYH92] 50 ns/TAP 0.072 [USO + 93] 47 ns/TAP 0.041 32b RISC MSTEP [Cho89] 18+ cycles/TAP 0.016 32b RISC/DSP VSP8 40 ns/TAP 0.022 PADDI2 [YR95] 12 EXUs, 20 ns/TAP 0.39 MATRIX [MD96] 8 BFUs, 20
Reference: [Knu81] <author> Donal E. Knuth. </author> <booktitle> The Art of Computer Programming, </booktitle> <volume> volume 2. </volume> <publisher> Addison Wesley, </publisher> <address> Reading, Massachusetts, 2nd edition, </address> <year> 1981. </year>
Reference-contexts: As such, we metric multiply functional density in MPY Bit Ops= 2 s and compute it as shown in Equation 7. D mpy = Area 2 fi t cycle (7) An n fi n multiply can be done in less than O (n 2 ) operations (see for example <ref> [Knu81] </ref>), but, for the multiplies reviewed here, all of the circuits and algorithms do scale as O (n 2 ). 6.1 Custom Multipliers Table 27 summarizes the performance of numerous custom multipliers according to Equation 7.
Reference: [KOT + 96] <author> Hideyuki Kabuo, Minoru Okamoto, Isao Tanaka, Hiroyuki Yasoshima, Shinichi Marui, Masayuki Yamasaki, Toshio Sugimura, Katsuhiko Ueda, Toshihiro Ishikawa, Hidetoshi Suzuki, and Ryuichi Asahi. </author> <title> An 80-MOPS-Peak High-Speed Low-Power Consumption 16-b Digital Signal Processor. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 31(4) </volume> <pages> 494-503, </pages> <month> April </month> <year> 1996. </year>
Reference: [KSB + 90] <author> Howard Kalter, Charles Stapper, John Barth, Jr., John DiLorenzo, Charles Drake, John Fifield, Gordon Kelly, Jr., Soctt Lewis, Willem Van Der Hoeven, and James Yankosky. </author> <title> A 50-ns 16-Mb DRAM with a 10-ns Data Rate and On-Chip ECC. </title> <journal> IEEE Journal of Solid-State Circuits, 25(5):1118 ff., </journal> <month> October </month> <year> 1990. </year>
Reference: [KSE + 87] <author> Katsutaka Kimura, Katsuhiro Shimohigashi, Jun Etoh, Masamichi Ishihara, Kazuyuki Miyazawa, Shinji Shimizu, Yoshio Sakai, and Kunihiro Yagi. </author> <title> A 65-ns 4-Mbit CMOS DRAM with a Twisted Driveline Sense Amplifier. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 22(5) </volume> <pages> 651-656, </pages> <month> October </month> <year> 1987. </year>
Reference: [KSY + 84] <author> Hiroshi Kawamoto, Takashi Shinoda, Yasunori Yamaguchi, Shinji Shimizu, Kanji Ohishi, Nobuyoshi Tnimura, and Tokumasa Yasui. </author> <title> A 288K CMOS Psedostatic RAM. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 19(5) </volume> <pages> 619-623, </pages> <month> October </month> <year> 1984. </year>
Reference: [KT93] <author> Won Kim and Russ Tuck. </author> <title> MasPar MP-2 PE Chip: A Totally Cool Hot Chip. In Proceedings of Hot Chips V, </title> <institution> MasPar Computer Corporation, 749 North Mary Avenue, </institution> <address> Sunnyvale, CA 94086, </address> <month> August </month> <year> 1993. </year>
Reference-contexts: cycle ALU bit ops 2 s 1987 DEC MP [Gro87] 32fi4 10.4mmfi9.4 mm 1 98M 100 ns 13 1990 MP1 [Nic90] 32fi4 11.6mmfi9.5mm 0.8 170M 70 ns 11 1990 SLAP [FHR94] 4fi16 7.9mmfi9.2mm 1 73M 100 ns 8.8 1990 BLITZEN [HBD94] 128fi1 11mmfi11.7mm 0.5 514M 50 ns 5 1993 MP2 <ref> [KT93] </ref> 32fi32 14mmfi14mm 0.5 780M 80 ns 16 1994 IMAP [YKF + 94] 64fi8 15.5mmfi15.6mm 0.28 3G 25 ns 6.6 1995 MIT Abacus 1000 PEs 6.5mmfi7.3mm 0.5 190M 8 ns 660 [BSV + 95] (2 3-LUTs/PE) 1995 MGAP-2 [GOI95] 2fi2 0.4mm 2 0.4 2.5M 10 ns 160 1996 Sony [KHN + <p> Ops= 2 s = Area 2 fi P fraction fi t cycle Table 15: Survey of SIMD Processor Capacity Year Design F density I density D desnsity 1987 DEC MP [Gro87] 13 0 3.4fi10 4 1990 SLAP [FHR94] 8.8 0 ? 1990 BLITZEN [HBD94] 5 0 2.5fi10 4 1993 MP2 <ref> [KT93] </ref> 5.4 0 5.2fi10 5 1994 IMAP [YKF + 94] 6.6 0 6.7fi10 4 1995 MIT Abacus [BSV + 95] 660 0 3.0fi10 4 1995 MGAP-2 [GOI95] 160 0 2.6fi10 5 1996 Sony [KHN + 96] 38 7.4fi10 7 2.0fi10 4 1996 PIP [AKY + 96] 3.6 0 1.9fi10 3 Table
Reference: [KTO + 87] <author> Takaaki Komatsu, Hitoshi Taniguchi, Nobumichi Okazaki, Toshiyuki Nishihara, Shigeki Kayama, Naoya Hoshi, Jun-Ichi Aoyama, and Takashi Shimada. </author> <title> A 35-ns 128Kfi8 CMOS SRAM. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 22(5) </volume> <pages> 721-726, </pages> <month> October </month> <year> 1987. </year> <note> 68 Transit Note #131 August 2, </note> <year> 1996 </year>
Reference: [KWA + 88] <author> Yoshio Kohno, Tomohisa Wada, Kenji Anami, Yuji Kawai, Kojiro Yuzuriha, Takayuki Mat-sukawa, and Shimpei Kayano. </author> <title> A 14-ns 1-Mbit CMOS SRAM with Variable Bit Organization. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 23(5) </volume> <pages> 1060-1066, </pages> <month> October </month> <year> 1988. </year>
Reference: [LBK + 89] <author> Nicky Lu, Gary Bronner, Koji Kitamur, Roy Scheuerlein, Walter Henkels, Sang Dhong, Yasunao Katayama, Toshiaki Kirihata, Hideto Niijima, Robert Franch, Wei Hwang, Motoo Nishiwaki, Frank Pesavento, T. V. Rajeevakumar, Yoshinori Sakaue, Yasusuke Suzuki, Yasunori Iguchi, and Eiji Yano. </author> <title> A 22-ns 1-Mbit CMOS High-Speed DRAM with Address Multiplexing. </title> <journal> IEEE Journal of Solid-State Circuits, 24(5):1198 ff., </journal> <month> October </month> <year> 1989. </year>
Reference: [LCwH + 88] <author> Nicky Lu, Hu Chao, wei Hwang, Walter Henkels, T. V. Rajeevakumar, Hussein Hanafi, Lewis Terman, and Robert Franch. </author> <title> A 20-ns 128-kbitfi4 High-Speed DRAM with 330-Mbit/s Data Rate. </title> <journal> IEEE Journal of Solid-State Circuits, 23(5):1140 ff., </journal> <month> October </month> <year> 1988. </year>
Reference: [LE94] <author> Marianne E. Louie and Milos D. Ercegovac. </author> <title> A Variable Precision Multiplier for Field Programmable Gate Arrays. </title> <booktitle> In Second International ACM/SIGDA Workshop on Field-Programmable Gate Arrays. ACM, </booktitle> <month> February </month> <year> 1994. </year> <note> proceedings not available outside of the workshop. </note>
Reference-contexts: 32fi32 32 PEs, 235 cycles 90 (ALU only) [YKF + 94] 8fi8 1 PE, 40 cycles 1.3 (w/ lookup) 8fi8 1 PE, 11 cycles 4.8 Vector (w/ 16fi16 mpy) [ABI + 95] 16fi16 8 per cycle 82 FPGA [ATT94] 8fi8 27 PLCs, 19ns 30 [Alt96] 8fi8 164 LEs, 49ns 8.6 <ref> [LE94] </ref> 8fi8 66 CLBs, 102ns 7.6 16fi16 102 CLBs, 152ns 13 32fi32 174 CLBs, 254ns 18.5 200fi200 930 CLBs, 1320ns 26 [ID95] 16fi16 316 CLBs, 26ns 25 [ID95] 16fi16 88 CLBs, 120ns 19 PADDI2 [YR95] 16fi8 4 PEs, 50MHz 150 MATRIX 8fi8 1 BFU, 20 ns 110 16fi16 6 BFU, 20 <p> 1996 Structure Reference 64fi64 54fi54 32fi32 16fi16 8fi8 4fi4 Custom 64fi64 [SH89] 2300 1600 560 140 35 9 Custom 54fi54 [GSNS92] 2800 970 240 60 15 Processor (w/multiplier) [BBB + 95] 250 180 63 16 4 1 (w/mstep) [Cho89] 9 4 2 0.8 (ALU Ops) [SKPS84] 0.7 0.3 0.2 FPGA <ref> [LE94] </ref> 23 21 19 13 8 3.5 Table 31: Yielded Multiply Capacity as a Function of Granularity 6.4 Hardwired Functional Units in General-Purpose Devices One thing we note from Table 29 is that processors with integrated multipliers provide roughly 10% of the performance density of a custom multiplier.
Reference: [LE96] <author> Per Larsson-Edefors. </author> <title> A 965-Mb/s 1.o-m Standard CMOS Twin-Pipe Serial/Parallel Multiplier. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 31(2) </volume> <pages> 230-239, </pages> <month> February </month> <year> 1996. </year>
Reference-contexts: [KHANW94] 11fi11 1.53mm 2 1.0 1.5M 22 ns 3600 11fi16 0.9mm 2 0.6 2.5M 19 ns 3700 1995 [OSS + 95] 54fi54 3.77mmfi3.41mm 0.125 823M 4.4 ns 810 1995 [IIF + 95] 16fi16 0.77mmfi0.72mm 0.125 35M 10 ns 730 1996 [HKKM96] 54fi54 17mm 2 0.15 760M 2.5 ns 1500 1996 <ref> [LE96] </ref> 4fi4 0.224mm 2 0.5 0.90M 17 ns 1100 1996 [MNS + 96] 54fi54 3.1mmfi3.1mm 0.25 150M 8.8 ns 2200 1996 [MYO + 96] 32fi32 2.35mm 2 0.2 59M 18 ns 980 Table 27: Survey of Multiplier Capacity Year Design Organization Size 2 area cycle MPY bit ops Gate Array 1987
Reference: [LEL95] <author> Yong Ching Lim, Joseph B. Evans, and Bede Liu. </author> <title> An Efficient Bit-Serial FIR Filter Architecture. Circuits, </title> <journal> Systems, and Signal Processing, </journal> <volume> 14(5) </volume> <pages> 639-50, </pages> <month> May </month> <year> 1995. </year> <note> Anonymous FTP ftp.tisl.ukans.edu:pub/projects/DSP/FPGA/Bit_Serial.ps. </note>
Reference-contexts: Reconfigurable devices, and to some extend programmable devices, can take advantage of this to achieve higher performance density. For example, Xilinx achieves 1 TAP/ 2 s for symmetric FIRs [GN94]. If all the filter coefficients are limited to sums and differences of powers of two, <ref> [LEL95] </ref> show that 10-bit samples can be filtered at 200 ns cycle time, using seven XC3K CLBs per tap. This results in an FIR filter density of 0.55 TAPs/ 2 s. With these specializations, the FPGA implementation is in the same region with the reconfigurable ALUs.
Reference: [Lev77] <author> Lance Leventhal. </author> <title> Cut Your Processor's Computation Time. </title> <journal> Electronic Design, </journal> <volume> 25(17) </volume> <pages> 82-88, </pages> <month> August 16 </month> <year> 1977. </year>
Reference: [LGC84] <author> Claude P. Lerouge, Pierre Girard, and Jo el S. Colardelle. </author> <title> A Fast 16 Bit Parallel Multiplier. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 19(3) </volume> <pages> 338-342, </pages> <month> June </month> <year> 1984. </year>
Reference-contexts: The latest designs, if anything, show a tendency to emphasize latency over throughput resulting in lower functional density. 6.2 Semicustom Multipliers 46 Transit Note #131 August 2, 1996 Year Design Organization Size 2 area cycle MPY bit ops 1984 <ref> [LGC84] </ref> 8fi8 1.25mm 2 1.5 0.56M 120 ns 960 1984 [UKY84a] 24fi24 3.8mmfi3.8mm 1.0 14.4M 71 ns 560 1985 [GGA + 85] 32fi32 5.3mmfi5.7mm 1.0 30M 56 ns 600 1985 [HFML85] 16fi16 1.7 mmfi1.7mm 0.75 5.1M 40 ns 1250 1986 [NSLKE86] 8fi8 1.5mmfi0.4mm 0.5 2.4M 3 ns 8900 1987 [LGS87] 8fi8
Reference: [LGS87] <author> Josephy Y. Lee, Hugh L. Garvin, and Charles W. Slayman. </author> <title> A High-Speed High-Density Silicon 8fi8-bit Parallel Multiplier. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 22(1) </volume> <pages> 35-40, </pages> <month> February </month> <year> 1987. </year>
Reference-contexts: 1984 [LGC84] 8fi8 1.25mm 2 1.5 0.56M 120 ns 960 1984 [UKY84a] 24fi24 3.8mmfi3.8mm 1.0 14.4M 71 ns 560 1985 [GGA + 85] 32fi32 5.3mmfi5.7mm 1.0 30M 56 ns 600 1985 [HFML85] 16fi16 1.7 mmfi1.7mm 0.75 5.1M 40 ns 1250 1986 [NSLKE86] 8fi8 1.5mmfi0.4mm 0.5 2.4M 3 ns 8900 1987 <ref> [LGS87] </ref> 8fi8 0.61mmfi0.58mm 0.5 1.4M 9.5 ns 4800 1988 [KKHY88] 32fi32 3.2mmfi5.2mm 1.0 17M 59 ns 1000 1988 [SJ88] 4fi4 1.37mm 2 1.0 1.4M 16 ns 730 1989 [SH89] 64fi64 3.8mmfi6.5mm 0.8 39M 47 ns 2300 1989 [SLM + 89] 16fi16 1.55mmfi1.44mm 0.25 36M 6.75 ns 1100 1990 [ADD90] 32fi32 9880
Reference: [LJC96] <author> Loucas Louca, William H. Johnson, and Todd A. Cook. </author> <title> Immplementation of IEEE Signal Precision Floating Point Addition and Multiplication on FPGAs. contact louca@ece. </title> <address> rutgers.edu, </address> <month> January </month> <year> 1996. </year>
Reference-contexts: 64b RISC w/FPU [CDd + 95] 2 per 6 ns cycle 0.066 64b RISC w/FPU [SPA + 95] 6.5 ns cycle 0.021 64b RISC w/FPU [BAB + 95] 3.3ns cycle 0.063 64b RISC w/FPU [LLNK96] 4 ns cycle 0.093 64b RISC w/FPU [GBB + 96] 2.3 ns cycle 0.064 FPGA <ref> [LJC96] </ref> 500 Flex8K LEs, 150 ns 0.014 Coprocessor 60b VAX FPU [WMH + 84] 1.1s, 21M 2 die 0.043 Custom Macrocells 32b FP ALU [FHT + 92b] 30 ns, 32M 2 macro 1.0 32/64b FPU [IFK + 92] 4 per 12.5 ns, 980M 2 0.33 Table 35: Survey of 32b Floating-Point <p> RISC w/FPU [BBB + 95] 7.5 ns cycle 0.027 64b RISC w/FPU [CDd + 95] 2 per 6 ns cycle 0.066 64b RISC w/FPU [SPA + 95] 6.5 ns cycle 0.021 64b RISC w/FPU [BAB + 95] 3.3 ns cycle 0.063 64b RISC w/FPU [LLNK96] 4 ns cycle 0.093 FPGA <ref> [LJC96] </ref> 344 Flex8K LEs, 755 ns 0.0042 Coprocessor dedicated 32b mpy [UKY84b] 79 ns, 33M 2 die 0.39 60b VAX FPU [WMH + 84] 1.6s, 21M 2 die 0.029 Custom Macrocells 32b mpy [FHT + 92b] 30 ns, 43M 2 0.78 64b FP MPY [MSM + 96] 3.5 ns, 340M 2
Reference: [LLNK96] <author> Jon Lotz, Gregg Lesartre, Samuel Naffziger, and Don Kipp. </author> <title> A Quad-Issue Out-of-Order RISC CPU. </title> <booktitle> In 1996 IEEE International Solid-State Circuits Conference, Digst of Technical Papers, </booktitle> <pages> pages 210-211. </pages> <publisher> IEEE, </publisher> <month> February </month> <year> 1996. </year>
Reference-contexts: Alpha [DWA + 92] 610 1994 PA-RISC [RDB + 94] 0 1994 MIPS [SYN + 94] 150 1995 PowerPC [BBB + 95] 510 1995 UltraSparc [CDd + 95] 330 1995 SPARC V9 [SPA + 95] 0 1995 Alpha [BAB + 95] 580 1996 MIPS [KDS + 96] 170 1996 PA-RISC <ref> [LLNK96] </ref> 0 1996 ARM [MWA + 96] 1000 1996 Alpha [GBB + 96] 550 Table 12: Survey of Processor On-Chip Memory Capacity 28 Transit Note #131 August 2, 1996 5.5 Field-Programmable Gate Arrays (FPGAs) Field-Programmable Gate Arrays (FPGAs) are composed of a collection of programmable gates embedded in a programmable interconnect. <p> 4 per 13 ns cycle 0.063 64b RISC w/FPU [BBB + 95] 7.5 ns cycle 0.027 64b RISC w/FPU [CDd + 95] 2 per 6 ns cycle 0.066 64b RISC w/FPU [SPA + 95] 6.5 ns cycle 0.021 64b RISC w/FPU [BAB + 95] 3.3ns cycle 0.063 64b RISC w/FPU <ref> [LLNK96] </ref> 4 ns cycle 0.093 64b RISC w/FPU [GBB + 96] 2.3 ns cycle 0.064 FPGA [LJC96] 500 Flex8K LEs, 150 ns 0.014 Coprocessor 60b VAX FPU [WMH + 84] 1.1s, 21M 2 die 0.043 Custom Macrocells 32b FP ALU [FHT + 92b] 30 ns, 32M 2 macro 1.0 32/64b FPU <p> per 13 ns cycle 0.063 64b RISC w/FPU [BBB + 95] 7.5 ns cycle 0.027 64b RISC w/FPU [CDd + 95] 2 per 6 ns cycle 0.066 64b RISC w/FPU [SPA + 95] 6.5 ns cycle 0.021 64b RISC w/FPU [BAB + 95] 3.3 ns cycle 0.063 64b RISC w/FPU <ref> [LLNK96] </ref> 4 ns cycle 0.093 FPGA [LJC96] 344 Flex8K LEs, 755 ns 0.0042 Coprocessor dedicated 32b mpy [UKY84b] 79 ns, 33M 2 die 0.39 60b VAX FPU [WMH + 84] 1.6s, 21M 2 die 0.029 Custom Macrocells 32b mpy [FHT + 92b] 30 ns, 43M 2 0.78 64b FP MPY [MSM
Reference: [LRSS84] <author> Chris Lutz, Steve Rabin, Chuck Seitz, and Don Speck. </author> <title> Design of the MOSAIC Element. </title> <editor> In Paul Penfield, Jr., editor, </editor> <booktitle> Proceedings, Conference on Advanced Research in VLSI, </booktitle> <pages> pages 1-10, </pages> <address> Cambdrige, MA, </address> <month> January </month> <year> 1984. </year>
Reference-contexts: additional context memory makes them less susceptible to functionality limits than traditional components. [DeH96] details the usage of multicontext devices including their relative capacity yield compared to single context devices. 39 Transit Note #131 August 2, 1996 Year Reference Organization Size 2 area cycle ALU bit ops 2 s 1983 <ref> [LRSS84] </ref> 1fi16 6mmfi6mm 2.0 9M 4fi140 ns 3 1991 [D + 92] 1fi32 150 mm 2 0.5 600M 62.5 ns 0.9 1991 [FKS91] 2fi32 18.85mmfi9.85mm 0.5 740M 20 ns 4.3 1992 [Sei92] 1fi32 9.25mmfi10.0mm 0.6 257M 33 ns 3.8 ALU Bit Ops= 2 s = Area 2 fi P fraction fi
Reference: [LS90] <author> Junien Labrousse and Gerrit Slavenburg. </author> <title> A 50MHz Microprocessor with a Very Long Instruction Word Architecture. </title> <booktitle> In 1990 IEEE International Solid-State Circuits Conference, Digst of Technical Papers, </booktitle> <pages> pages 44-45. </pages> <publisher> IEEE, </publisher> <month> February </month> <year> 1990. </year>
Reference: [LS92] <author> Joe Laskowski and Henry Samueli. </author> <title> A 150-MHz 43-Tap Half-Band FIR Digital Filter in 1.2-m CMOS Generated by Silicon Compiler. </title> <booktitle> In Proceedings of the IEEE 1992 Custom Integrated Circuits Conference, pages 11.4.1-11.4.4. IEEE, </booktitle> <month> May </month> <year> 1992. </year> <note> 69 Transit Note #131 August 2, </note> <year> 1996 </year>
Reference-contexts: EXUs, 20 ns/TAP 0.93 MATRIX [MD96] 2 BFUs, 20 ns/TAP 0.87 Gate Array fixed coefficient [YJY + 90] 10 ns/64 TAPs 21 Full Custom [Rue89] 45 ns/64 TAPs z 3.6 [CLRA90] 25 ns/4 TAPs x 0.68 [GNC + 90] 33 ns/16 TAPs 3.5 [RK92] 50 ns/10 TAPs 2.4 fixed coefficient <ref> [LS92] </ref> 6.7 ns/43 TAPs x 57 y symmetric filter only z - 24-bit accumulate x - 16fi16 architecture Table 33: FIR Survey - 8fi8 multiply, 16-bit Accumulate 53 Transit Note #131 August 2, 1996 Architecture Reference area and time Filter TAPs 2 s [vMWvW + 86] 125 ns/TAP 0.090 [KNK + <p> ns/TAP 0.051 [SKYH92] 50 ns/TAP 0.072 [USO + 93] 47 ns/TAP 0.041 32b RISC MSTEP [Cho89] 18+ cycles/TAP 0.016 32b RISC/DSP VSP8 40 ns/TAP 0.022 PADDI2 [YR95] 12 EXUs, 20 ns/TAP 0.39 MATRIX [MD96] 8 BFUs, 20 ns / TAP 0.22 Full Custom [CLRA90] 25 ns/4 TAPs 0.68 fixed coefficient <ref> [LS92] </ref> 6.7 ns/43 TAPs 57 Table 34: FIR Survey - 16fi16 multiply, 36-40-bit Accumulate 54 Transit Note #131 August 2, 1996 8 Floating Point programmable, configurable, custom implementations After multiply, floating point operations are the most common operations to get hardwired support.
Reference: [LS93] <author> Fang Lu and Henry Samueli. </author> <title> A 200-MHz CMOS Pipelined Multiplier-Accumulator Using a Quasi-Domino Dynamic Full-Adder Cell Design. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 28(2) </volume> <pages> 123-132, </pages> <month> February </month> <year> 1993. </year>
Reference-contexts: + 90] 16fi16 1.3mmfi3.1mm 0.25 64M 3.8 ns 1000 1990 [SA90] 56fi56 3.4mmfi6.5mm 0.5 88M 30 ns 1200 1991 [MNH + 91] 54fi54 3.62mmfi3.45mm 0.25 200M 10 ns 1500 1992 [FHT + 92a] 24fi24 3.42mmfi4.5mm 0.6 43M 30 ns 450 1992 [GSNS92] 54fi54 3.36mmfi3.85mm 0.4 81M 13 ns 2800 1993 <ref> [LS93] </ref> 12fi12 2.5mmfi3.7mm 0.5 37M 5 ns 780 1993 [SV93] 8fi8 1.5mmfi1.4mm 0.8 3.3M 4.3 ns 4500 1994 [KHANW94] 11fi11 1.53mm 2 1.0 1.5M 22 ns 3600 11fi16 0.9mm 2 0.6 2.5M 19 ns 3700 1995 [OSS + 95] 54fi54 3.77mmfi3.41mm 0.125 823M 4.4 ns 810 1995 [IIF + 95] 16fi16
Reference: [MD95] <author> Ethan Mirsky and Andr e DeHon. </author> <title> MATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources. </title> <type> Transit Note 127, </type> <institution> MIT Artificial Intelligence Laboratory, </institution> <month> December </month> <year> 1995. </year> <note> Anonymous FTP transit.ai.mit. edu:transit-notes/tn127.ps.Z. </note>
Reference-contexts: will also be interesting to look at sample systems composed of collections of components, perhaps summing the capacities across the entire set of ICs required to support a task. 11 See Also: : : * DPGA Utilization [DeH95a] * DPGA Conception [BDK93] * DPGA-coupled Processors [DeH94] [DeH95b] * Matrix Introduction <ref> [MD95] </ref> 59 Transit Note #131 August 2, 1996
Reference: [MD96] <author> Ethan Mirsky and Andr e DeHon. </author> <title> MATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources. </title> <booktitle> In Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, </booktitle> <month> April </month> <year> 1996. </year> <note> Anonymous FTP transit.ai.mit.edu:papers/matrix-fccm96.ps.Z. </note>
Reference-contexts: half the functional density of the microprocessors we reviewed in Section 5.1. 40 Transit Note #131 August 2, 1996 Year Design Organization Size 2 area cycle ALU bit ops 2 s 1992 [CR92] 8fi16 6.8mmfi6.7mm (core) 0.6 126M 40ns 25 1995 [YR95] 48fi16 11.5mmfi11.2mm (core) 0.5 515M 20ns 75 1996 <ref> [MD96] </ref> 1fi8 1.5mmfi1.2mm (PE) 0.25 29M 10ns 28 ALU Bit Ops= 2 s = Area 2 fi t cycle Table 24: Survey of Reconfigurable ALU Capacity Year Design F density I density D desnsity 1992 [CR92] 25 5.1fi10 7 1.2fi10 5 1996 [MD96] 28 0.14-1.1fi10 6 7.1fi10 5 Table 25: Survey <p> 48fi16 11.5mmfi11.2mm (core) 0.5 515M 20ns 75 1996 <ref> [MD96] </ref> 1fi8 1.5mmfi1.2mm (PE) 0.25 29M 10ns 28 ALU Bit Ops= 2 s = Area 2 fi t cycle Table 24: Survey of Reconfigurable ALU Capacity Year Design F density I density D desnsity 1992 [CR92] 25 5.1fi10 7 1.2fi10 5 1996 [MD96] 28 0.14-1.1fi10 6 7.1fi10 5 Table 25: Survey of Reconfigurable ALU Capacity 5.10 Reconfigurable ALUs Reconfigurable ALUs are composed of a collection of coarse-grain ALUs embedded in a programmable interconnect. Their word orientation and limitation to ALU operations distinguishes them from FPGAs. <p> + 89] 100 ns/TAP 0.051 [SKYH92] 50 ns/TAP 0.072 [USO + 93] 47 ns/TAP 0.041 32b RISC MSTEP MIPS-X 10+ cycles/TAP 0.029 32b RISC/DSP VSP8 40 ns/TAP 0.022 XC4K [GN94] 67 CLBs, 184 ns/16-TAPs y 1.0 [CME93] 400 CLBs, 100 ns/4-TAPs 0.080 PADDI2 [YR95] 5 EXUs, 20 ns/TAP 0.93 MATRIX <ref> [MD96] </ref> 2 BFUs, 20 ns/TAP 0.87 Gate Array fixed coefficient [YJY + 90] 10 ns/64 TAPs 21 Full Custom [Rue89] 45 ns/64 TAPs z 3.6 [CLRA90] 25 ns/4 TAPs x 0.68 [GNC + 90] 33 ns/16 TAPs 3.5 [RK92] 50 ns/10 TAPs 2.4 fixed coefficient [LS92] 6.7 ns/43 TAPs x 57 <p> 125 ns/TAP 0.090 [KNK + 87] 50 ns/TAP 0.057 [CBBF87] 60 ns/TAP 0.082 [PML + 89] 100 ns/TAP 0.051 [SKYH92] 50 ns/TAP 0.072 [USO + 93] 47 ns/TAP 0.041 32b RISC MSTEP [Cho89] 18+ cycles/TAP 0.016 32b RISC/DSP VSP8 40 ns/TAP 0.022 PADDI2 [YR95] 12 EXUs, 20 ns/TAP 0.39 MATRIX <ref> [MD96] </ref> 8 BFUs, 20 ns / TAP 0.22 Full Custom [CLRA90] 25 ns/4 TAPs 0.68 fixed coefficient [LS92] 6.7 ns/43 TAPs 57 Table 34: FIR Survey - 16fi16 multiply, 36-40-bit Accumulate 54 Transit Note #131 August 2, 1996 8 Floating Point programmable, configurable, custom implementations After multiply, floating point operations are
Reference: [MKM + 84] <author> Koichiro Mashiko, Toshifumi Kobayashi, Hiroshi Miyamoto, Kazutami Arimoto, Yoshikazu Morooka, Masahiro Hatanaka, Michihiro Yamada, and Takao Nakano. </author> <title> A 70 ns 256K DRAM with Bit-Line Shield. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 19(5), </volume> <month> October </month> <year> 1984. </year>
Reference: [MKS + 84] <author> Amr Mohsen, Roger I. Kung, Carl J. Simonsen, Joseph Schutz, Paul D. Madland, Esmatz Z. Hamdy, and Mark T. Bohr. </author> <title> The Design and Performance of CMOS 256K Bit DRAM Devices. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 19(5) </volume> <pages> 610-620, </pages> <month> October </month> <year> 1984. </year>
Reference: [MKS + 92] <author> Masato Matsumiya, Shoichiro Kawashima, Makoto Sakata, Masahiko Ookura, Toru Miyabo, Toru Koga, Kazuo Itabashi, Kazuhiro Mizutani, Hiroshi Shimada, and Noriyuki Suzuki. </author> <title> A 3.3-V 12-ns 16-Mb SRAM. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 27(11) </volume> <pages> 1497-1503, </pages> <month> November </month> <year> 1992. </year>
Reference: [MMK + 89] <author> Fumio Miyaji, Yasushi Matsuyama, Yoshikazu Kanaishi, Katsunori Senoh, Takashi Emori, and Yoshiaki Hagiwara. </author> <title> A 25-ns 4-Mbit CMOS SRAM with Dynamic Bit-Line Loads. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 24(5) </volume> <pages> 1213-1218, </pages> <month> October </month> <year> 1989. </year>
Reference: [MMM + 91] <author> Shigeru Mori, Hiroshi Miyamoto, Yoshikazu Morooka, Shigeru Kikuda, Makoto Suwa, Mit-suya Kinoshita, Atsushi Hachisuka, Hideaki Arima, Michihiro Yamada, Tsutomu Yoshihara, and Shimpei Kayano. </author> <title> A 45-ns 64-Mb DRAM with a Merged Match-Line Test Architecture. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 26(11) </volume> <pages> 1486-1492, </pages> <month> November </month> <year> 1991. </year>
Reference: [MMN + 90] <author> Jiro Miyake, Toshinori Maeda, Yoshito Nishimichi, Joji Katsura, Takashi Taniguchi, Seiji Yamaguchi, Hisakazu Edamatsu, Shigeru Watari, Yoshiyuki Takagi, Kazuhiko Tsuji, Shigeo Kuninobu, Steve Cox, Douglas Duschatko, and Douglas MacGregor. </author> <title> A 40 MIPS (Peak) 64-bit Microprocessor with One-Clock Physical Cache Load/Store. </title> <booktitle> In 1990 IEEE International Solid-State Circuits Conference, Digst of Technical Papers, </booktitle> <pages> pages 42-43. </pages> <publisher> IEEE, </publisher> <month> February </month> <year> 1990. </year>
Reference-contexts: D-cache for table lookup operations. 27 Transit Note #131 August 2, 1996 D-Cache Year Design Ref. gate-evaluations 2 s 1984 RISC II [SKPS84] 0 1984 MIPS [RPJ + 84] 0 1987 MIPS-X [HHC + 87] 0 1987 PA-RISC [YFJ + 87] 0 1990 PA-RISC [TLB + 90] 0 1990 SPARC <ref> [MMN + 90] </ref> 39 1992 SuperSparc [ANAB + 92] 250 1992 Alpha [DWA + 92] 610 1994 PA-RISC [RDB + 94] 0 1994 MIPS [SYN + 94] 150 1995 PowerPC [BBB + 95] 510 1995 UltraSparc [CDd + 95] 330 1995 SPARC V9 [SPA + 95] 0 1995 Alpha [BAB + <p> Architecture Reference area and time 32b FP ADDs 2 s Processor 32b RISC, no FPU [RPJ + 84, Gro85] 16s 0.0042 32b RISC w/64b FPU [ANAB + 92] 25 ns cycle 0.025 64b RISC w/FPU <ref> [MMN + 90] </ref> 2fi25 ns cycle 0.014 64b RISC w/FPU [DWA + 92] 5 ns cycle 0.12 64b RISC w/FPU [RDB + 94] 7 ns cycle 0.050 64b RISC w/FPU [ITS + 94] 4 per 13 ns cycle 0.063 64b RISC w/FPU [BBB + 95] 7.5 ns cycle 0.027 64b RISC <p> Table 35: Survey of 32b Floating-Point Add Implementations 55 Transit Note #131 August 2, 1996 Architecture Reference area and time 32b FP MPYs 2 s Processor 32b RISC, no FPU [RPJ + 84, Gro85] 7s 0.0096 32b RISC w/64b FPU [ANAB + 92] 25 ns cycle 0.025 64b RISC w/FPU <ref> [MMN + 90] </ref> 2fi25 ns cycle 0.014 64b RISC w/FPU [DWA + 92] 5 ns cycle 0.12 64b RISC w/FPU [RDB + 94] 7 ns cycle 0.050 64b RISC w/FPU [ITS + 94] 4 per 13 ns cycle 0.063 64b RISC w/FPU [BBB + 95] 7.5 ns cycle 0.027 64b RISC
Reference: [MMS + 84] <author> Osamu Minato, Toshiaki Masuhara, Toshio Sasaki, Keizo Matsumoto, Yoshio Sakai, Tet-suya, and Hayashida. </author> <title> A 20 ns 64K CMOS Static RAM. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 19(6), </volume> <month> October </month> <year> 1984. </year>
Reference: [MNA + 87] <author> Koichiro Mashiko, Masao Nagatomo, Kazutami Arimoto, Yoshio Matsuda, Kiyohiro Furu-tani, Takayuki Matsukawa, Michihiro Yamada, Tsutomu Yoshihara, and Takao Nakano. </author> <title> A 4-Mbit DRAM with Folded-Bit-Line Adaptive Sidewall-Isolated Capacitor (FASIC) Cell. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 22(5) </volume> <pages> 643-650, </pages> <month> October </month> <year> 1987. </year>
Reference: [MNH + 91] <author> Junji Mori, Masato Nagamatsu, Masashi Hirano, Shigeru Tanaka, Makoto Noda, Yoshiaki Yoyoshima, Kazuhiro Hashimoto, Hiroyuki Hayashida, and Kenji Maeguchi. </author> <title> A 10-ns 54fi54-b Parallel Structured Full Array Multiplier with 0.5m CMOS Technology. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 26(4) </volume> <pages> 600-606, </pages> <month> April </month> <year> 1991. </year> <note> 70 Transit Note #131 August 2, </note> <year> 1996 </year>
Reference-contexts: + 89] 16fi16 1.55mmfi1.44mm 0.25 36M 6.75 ns 1100 1990 [ADD90] 32fi32 9880 mil 2 0.5 25.5M 35 ns 1150 16fi16 2888 mil 2 0.5 7.5M 22 ns 1600 1990 [YYN + 90] 16fi16 1.3mmfi3.1mm 0.25 64M 3.8 ns 1000 1990 [SA90] 56fi56 3.4mmfi6.5mm 0.5 88M 30 ns 1200 1991 <ref> [MNH + 91] </ref> 54fi54 3.62mmfi3.45mm 0.25 200M 10 ns 1500 1992 [FHT + 92a] 24fi24 3.42mmfi4.5mm 0.6 43M 30 ns 450 1992 [GSNS92] 54fi54 3.36mmfi3.85mm 0.4 81M 13 ns 2800 1993 [LS93] 12fi12 2.5mmfi3.7mm 0.5 37M 5 ns 780 1993 [SV93] 8fi8 1.5mmfi1.4mm 0.8 3.3M 4.3 ns 4500 1994 [KHANW94] 11fi11
Reference: [MNS + 96] <author> Hiroshi Makino, Yasunobu Nakase, Hiroaki Suzuki, Hiroyuki Morinaka, Hirofumi Shino-hara, and Koichiro Mashiko. </author> <title> An 8.8-ns 54fi54-Bit Multiplier with High Speed Redundant Binary Architecture. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 31(6) </volume> <pages> 773-783, </pages> <month> June </month> <year> 1996. </year>
Reference-contexts: 0.9mm 2 0.6 2.5M 19 ns 3700 1995 [OSS + 95] 54fi54 3.77mmfi3.41mm 0.125 823M 4.4 ns 810 1995 [IIF + 95] 16fi16 0.77mmfi0.72mm 0.125 35M 10 ns 730 1996 [HKKM96] 54fi54 17mm 2 0.15 760M 2.5 ns 1500 1996 [LE96] 4fi4 0.224mm 2 0.5 0.90M 17 ns 1100 1996 <ref> [MNS + 96] </ref> 54fi54 3.1mmfi3.1mm 0.25 150M 8.8 ns 2200 1996 [MYO + 96] 32fi32 2.35mm 2 0.2 59M 18 ns 980 Table 27: Survey of Multiplier Capacity Year Design Organization Size 2 area cycle MPY bit ops Gate Array 1987 [BMNW87] 16fi16 14.4mm 2 0.75 26M 30 ns 330 Standard
Reference: [MOT + 87] <author> Masataka Matsui, Takayuki Ohtani, Jun-Ichi Tsujimoto, Hiroshi Iwai, Azuma Suzuki, Kat-suhiko Sato, Mitsuo Isobe, Kazuhiko Hashimoto, Mitsuchika Saitoh, Hideki Shibata, Hisayo Sasaki, Tadashi Matsuno, Jun-Ichi Matsunaga, and Tetsuya Iizuka. </author> <title> A 25-ns 1-Mbit CMOS SRAM with Loading-Free Bit Lines. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 22(5) </volume> <pages> 733-740, </pages> <month> October </month> <year> 1987. </year>
Reference: [MSM + 84] <author> Jun-Ichi Miyamoto, Shinji Saito, Hiroshi Momose, Hideki Shibata, Koichi Kanzaki, and Tetsuya Iizuka. </author> <title> A High-Speed 64K CMOS RAM with Bipolar Sense Amplifiers. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 19(5) </volume> <pages> 557-564, </pages> <month> October </month> <year> 1984. </year>
Reference: [MSM + 96] <author> Hiroshi Makino, Hiroaki Suzuki, Hiroyuki Morinaka, Yasunobu Nakase, Koichiro Mashiko, and Tadashi Sumi. </author> <title> A 286 MHz 64-b Floating Point Multiplier with Enhanced CG Operation. </title> <journal> IEEE Journal of Solid-Sate Circuits, </journal> <volume> 21(4) </volume> <pages> 504-513, </pages> <month> April </month> <year> 1996. </year>
Reference-contexts: [LLNK96] 4 ns cycle 0.093 FPGA [LJC96] 344 Flex8K LEs, 755 ns 0.0042 Coprocessor dedicated 32b mpy [UKY84b] 79 ns, 33M 2 die 0.39 60b VAX FPU [WMH + 84] 1.6s, 21M 2 die 0.029 Custom Macrocells 32b mpy [FHT + 92b] 30 ns, 43M 2 0.78 64b FP MPY <ref> [MSM + 96] </ref> 3.5 ns, 340M 2 0.83 Table 36: Survey of 32b Floating-Point Multiply Implementations 56 Transit Note #131 August 2, 1996 9 Processors on FPGAs We have already noted that conventional FPGAs are poor at handling a functional diversity which is larger than the aggregate functional capacity provided by
Reference: [MWA + 96] <author> James Montanaro, Richard Witek, Krishna Anne, Andrew Black, Elizabeth Cooper, Dan Dobberpuhl, Paul Donahure, Jim Eno, Alejandro Farell, Gregory Hoeppner, David Kruck-emyer, Thomas Lee, Peter Lin, Liam Madden, Daniel Murray, Mark Pearce, Sribalan Santhanam, Kathryn Snyder, Ray Stephany, and Stephen Thierauf. </author> <title> A 160MHz 32b 0.5W CMOS RISC Microprocessor. </title> <booktitle> In 1996 IEEE International Solid-State Circuits Conference, Digst of Technical Papers, </booktitle> <pages> pages 210-211. </pages> <publisher> IEEE, </publisher> <month> February </month> <year> 1996. </year>
Reference-contexts: 610 1994 PA-RISC [RDB + 94] 0 1994 MIPS [SYN + 94] 150 1995 PowerPC [BBB + 95] 510 1995 UltraSparc [CDd + 95] 330 1995 SPARC V9 [SPA + 95] 0 1995 Alpha [BAB + 95] 580 1996 MIPS [KDS + 96] 170 1996 PA-RISC [LLNK96] 0 1996 ARM <ref> [MWA + 96] </ref> 1000 1996 Alpha [GBB + 96] 550 Table 12: Survey of Processor On-Chip Memory Capacity 28 Transit Note #131 August 2, 1996 5.5 Field-Programmable Gate Arrays (FPGAs) Field-Programmable Gate Arrays (FPGAs) are composed of a collection of programmable gates embedded in a programmable interconnect.
Reference: [MYM + 87] <author> Hiroshi Miyamoto, Tadato Yamagata, Shigeru Mori, Toshifumi Kobayashi, Shin-Ichi Satoh, and Michihiro Yamada. </author> <title> A Fast 256Kfi4 CMOS DRAM with Distributed Sense and Unique Restore Circuit. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 22(5) </volume> <pages> 861-867, </pages> <month> October </month> <year> 1987. </year>
Reference: [MYO + 96] <author> Hiroaki Murakami, Naoka Yano, Yukio Ootaguro, Yukio Sugeno, Maki Ueno, Yukinori Muroya, and Tsuneo Aramaki. </author> <title> A Multiplier-Accumulator Macro for a 45 MIPS Embedded RISC Processor. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 31(7) </volume> <pages> 1067-1071, </pages> <month> July </month> <year> 1996. </year>
Reference-contexts: 54fi54 3.77mmfi3.41mm 0.125 823M 4.4 ns 810 1995 [IIF + 95] 16fi16 0.77mmfi0.72mm 0.125 35M 10 ns 730 1996 [HKKM96] 54fi54 17mm 2 0.15 760M 2.5 ns 1500 1996 [LE96] 4fi4 0.224mm 2 0.5 0.90M 17 ns 1100 1996 [MNS + 96] 54fi54 3.1mmfi3.1mm 0.25 150M 8.8 ns 2200 1996 <ref> [MYO + 96] </ref> 32fi32 2.35mm 2 0.2 59M 18 ns 980 Table 27: Survey of Multiplier Capacity Year Design Organization Size 2 area cycle MPY bit ops Gate Array 1987 [BMNW87] 16fi16 14.4mm 2 0.75 26M 30 ns 330 Standard Cell 1993 [FA93] 16fi16 3mm 2 0.63 7.7M 60 ns 560
Reference: [NHK95] <author> Kouhei Nadehara, Miwako Hayashida, and Ichiro Kuroda. </author> <title> A Low-Power, 32-bit RISC Processor with Signal Processing Capability and its Multiply-Adder, </title> <booktitle> volume VIII of VLSI Signal Processing, </booktitle> <pages> pages 51-60. </pages> <publisher> IEEE, </publisher> <year> 1995. </year>
Reference-contexts: multiplier) [BBB + 95] 64fi64 2 per cycle 250 DSP (16fi16 MAC) [WDW + 85] 16fi16 1 cycle 165 DSP (16fi16 MAC) [Gol87] 16fi16 1 cycle 23 DSP (16fi16 MAC) [PML + 89] 16fi16 1 cycle 13 DSP (2fi16fi16 MAC) [USO + 93] 16fi16 0.5 cycles 10 DSP (32fi32 MAC) <ref> [NHK95] </ref> 32fi32 1 cycles 89 Memory [SMK + 94] 8fi8 1 64Kfi18 block 10 [SKS + 93] 11fi11 6 ICs 0.3 SIMD [BSV + 95] 8fi8 8 PEs, 66 cycles 80 16fi16 16 PEs, 126 cycles 84 32fi32 32 PEs, 235 cycles 90 (ALU only) [YKF + 94] 8fi8 1 PE,
Reference: [Nic90] <author> John Nickolls. </author> <title> The Design of the MasPar MP-1: A Cost Effective Massively Parallel Computer. </title> <booktitle> In Compcon Spring 90, </booktitle> <pages> pages 25-28. </pages> <publisher> IEEE, </publisher> <year> 1990. </year>
Reference-contexts: PEs are often masked out of operation in order to perform computations selectively on data bits. 34 Transit Note #131 August 2, 1996 Year Design Organization Size 2 area cycle ALU bit ops 2 s 1987 DEC MP [Gro87] 32fi4 10.4mmfi9.4 mm 1 98M 100 ns 13 1990 MP1 <ref> [Nic90] </ref> 32fi4 11.6mmfi9.5mm 0.8 170M 70 ns 11 1990 SLAP [FHR94] 4fi16 7.9mmfi9.2mm 1 73M 100 ns 8.8 1990 BLITZEN [HBD94] 128fi1 11mmfi11.7mm 0.5 514M 50 ns 5 1993 MP2 [KT93] 32fi32 14mmfi14mm 0.5 780M 80 ns 16 1994 IMAP [YKF + 94] 64fi8 15.5mmfi15.6mm 0.28 3G 25 ns 6.6 1995
Reference: [NNO + 91] <author> Takeshi Nagai, Kenji Numata, Masaki Ogihara, Mitsuru Shimizu, Kimimasa Imai, Takahiko Hara, Munehiro Yoshida, Yoshikazu Saito, Yoshiaki Asao, Shizuo Sawada, and Syuso Fujii. </author> <title> A 17-ns 4-Mb DRAM. </title> <journal> IEEE Journal of Solid-State Circuits, 26(11):1538 ff., </journal> <month> November </month> <year> 1991. </year>
Reference: [NSLKE86] <author> Tobias G. Noll, Doris Schmitt-Landsiedel, Heinrich Klar, and Gerhard Enders. </author> <title> A Pipelined 300-MHz Multiplier. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 21(3) </volume> <pages> 411-416, </pages> <month> June </month> <year> 1986. </year>
Reference-contexts: Design Organization Size 2 area cycle MPY bit ops 1984 [LGC84] 8fi8 1.25mm 2 1.5 0.56M 120 ns 960 1984 [UKY84a] 24fi24 3.8mmfi3.8mm 1.0 14.4M 71 ns 560 1985 [GGA + 85] 32fi32 5.3mmfi5.7mm 1.0 30M 56 ns 600 1985 [HFML85] 16fi16 1.7 mmfi1.7mm 0.75 5.1M 40 ns 1250 1986 <ref> [NSLKE86] </ref> 8fi8 1.5mmfi0.4mm 0.5 2.4M 3 ns 8900 1987 [LGS87] 8fi8 0.61mmfi0.58mm 0.5 1.4M 9.5 ns 4800 1988 [KKHY88] 32fi32 3.2mmfi5.2mm 1.0 17M 59 ns 1000 1988 [SJ88] 4fi4 1.37mm 2 1.0 1.4M 16 ns 730 1989 [SH89] 64fi64 3.8mmfi6.5mm 0.8 39M 47 ns 2300 1989 [SLM + 89] 16fi16 1.55mmfi1.44mm
Reference: [NSS + 86] <author> Kazutaka Nogami, Takayasu Sakurai, Kazuhiro Sawada, Tetsunori Wada, Katsuhiko Sato, Mitsuo Isobe, Masakazu Kakumu, Shigeru Morita, Shunji Yokogawa, Masaaki Kinugawa, Tetsuya Asami, Kazuhiko Hashimoto, Jun-Ichi Matsunaga, Hiroshi Nozawa, and Tetsuya Iizuka. </author> <title> 1-Mbit Virtually Static RAM. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 21(5) </volume> <pages> 662-668, </pages> <month> October </month> <year> 1986. </year> <note> 71 Transit Note #131 August 2, </note> <year> 1996 </year>
Reference: [NTT + 91] <author> Yoshinobu Nakagome, Hitoshi Tanaka, Kan Takeuchi, Eiji Kume, Yasushi Watanabe, Toru Kaga, Yoshifumi Kawamoto, Fumio Murai, Ryuichi Izawa, Digh Hisamoto, Teruaki Kisu, Takashi Nishida, Eiji Takeda, and Kiyoo Itoh. </author> <title> An Experimental 1.5-V 64-Mb DRAM. </title> <journal> IEEE Journal of Solid-State Circuits, 26(4):465 ff., </journal> <month> April </month> <year> 1991. </year>
Reference: [OFW + 87] <author> Takashi Ohsawa, Tohru Furuyama, Yohji Watanabe, Hiroto Tanaka, Natsuki Kushiyama, Kenji Tsuchida, Yohsei Nagahama, Satoshi Yamano, Takeshi Tanaka, Satoshi Shinozaki, and Kenji Natori. </author> <title> A 60-ns 4-Mbit CMOS DRAM with Built-In Self-Test Function. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 22(5) </volume> <pages> 663-668, </pages> <month> October </month> <year> 1987. </year>
Reference: [OHK + 90] <author> Takayuki Ootani, Shigeyuki Hayakawa, Masakazu Kakumu, Akira Aono, Masaaki Kinu-gawa, Hideki Takeuchi, Kazuhiro Noguchi, Tomoaki Yabe, Katsuhiko Sato, Kenji Maeguchi, and Kiyofumi Ochii. </author> <title> A 4-Mb CMOS SRAM with a PMOS Thin-Film-Transistor Load Cell. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 25(5) </volume> <pages> 1082-1091, </pages> <month> October </month> <year> 1990. </year>
Reference: [OKH + 84] <author> Nobumichi Okazaki, Takaaki Komatsu, Naoya Hoshi, Kunihiko Tsuboi, and Takashi Shi-mada. </author> <title> A 16 ns 2Kfi8 Full CMOS SRAM. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 19(5) </volume> <pages> 552-556, </pages> <month> October </month> <year> 1984. </year>
Reference: [ONN + 88] <author> Hiroaki Okuyama, Takeshi Nakano, Shuichi Nishida, Etsuro Aono, Hisahiro Satoh, and Shigeru Arita. </author> <title> A 7.5-ns 32Kfi8 CMOS SRAM. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 23(5) </volume> <pages> 1054-1059, </pages> <month> October </month> <year> 1988. </year>
Reference: [OSS + 95] <author> Norio Ohkubo, Makoto Suzuki, Toshinobu Shinbo, Toshiaki Yamanaka, Akihiro Shimizu, Katsuro Sasaki, and Yoshinobu Nakagome. </author> <title> a 4.4 ns CMOS 54fi54-b Multiplier Using Pass-Transistor Multiplexer. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 30(3) </volume> <pages> 251-257, </pages> <month> February </month> <year> 1995. </year>
Reference-contexts: 43M 30 ns 450 1992 [GSNS92] 54fi54 3.36mmfi3.85mm 0.4 81M 13 ns 2800 1993 [LS93] 12fi12 2.5mmfi3.7mm 0.5 37M 5 ns 780 1993 [SV93] 8fi8 1.5mmfi1.4mm 0.8 3.3M 4.3 ns 4500 1994 [KHANW94] 11fi11 1.53mm 2 1.0 1.5M 22 ns 3600 11fi16 0.9mm 2 0.6 2.5M 19 ns 3700 1995 <ref> [OSS + 95] </ref> 54fi54 3.77mmfi3.41mm 0.125 823M 4.4 ns 810 1995 [IIF + 95] 16fi16 0.77mmfi0.72mm 0.125 35M 10 ns 730 1996 [HKKM96] 54fi54 17mm 2 0.15 760M 2.5 ns 1500 1996 [LE96] 4fi4 0.224mm 2 0.5 0.90M 17 ns 1100 1996 [MNS + 96] 54fi54 3.1mmfi3.1mm 0.25 150M 8.8 ns
Reference: [OTW + 91] <author> Yukihito Oowaki, Kenji Tsuchida, Yohji Watanabe, Daisaburo Takashima, Masako Ohita, Hiroaki Nakano, Shigeyoshi Watanabe, Akihiro Nitayama, Fumio Horiguchi, Kazunori Ohuchi, and Fujio Masuoka. </author> <title> A 33-ns 64-Mb DRAM. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 26(11) </volume> <pages> 1498-1505, </pages> <month> November </month> <year> 1991. </year>
Reference: [PML + 89] <author> A. Picco, J. C. Michalina, B. Laurier, D. Fuin, P. Menut, and JL. Laborie. </author> <title> The ST18940/41: An Advanced Single-chip Digital Signal Processors. </title> <booktitle> In Proceedings of the 1989 IEEE International Symposium on Circuits and Systems, </booktitle> <pages> pages 1559-1562. </pages> <publisher> IEEE, </publisher> <month> May </month> <year> 1989. </year>
Reference-contexts: 2 16fi16 18 instructions 4 32fi32 34 instructions 9 (w/ booth step) [RPJ + 84] 16fi16 9 instructions 4 (w/ multiplier) [BBB + 95] 64fi64 2 per cycle 250 DSP (16fi16 MAC) [WDW + 85] 16fi16 1 cycle 165 DSP (16fi16 MAC) [Gol87] 16fi16 1 cycle 23 DSP (16fi16 MAC) <ref> [PML + 89] </ref> 16fi16 1 cycle 13 DSP (2fi16fi16 MAC) [USO + 93] 16fi16 0.5 cycles 10 DSP (32fi32 MAC) [NHK95] 32fi32 1 cycles 89 Memory [SMK + 94] 8fi8 1 64Kfi18 block 10 [SKS + 93] 11fi11 6 ICs 0.3 SIMD [BSV + 95] 8fi8 8 PEs, 66 cycles 80 <p> This results in a performance density of 0.10 TAPs/ 2 s. 52 Transit Note #131 August 2, 1996 Architecture Reference area and time Filter TAPs 2 s [vMWvW + 86] 125 ns/TAP 0.090 [KNK + 87] 50 ns/TAP 0.057 [CBBF87] 60 ns/TAP 0.082 <ref> [PML + 89] </ref> 100 ns/TAP 0.051 [SKYH92] 50 ns/TAP 0.072 [USO + 93] 47 ns/TAP 0.041 32b RISC MSTEP MIPS-X 10+ cycles/TAP 0.029 32b RISC/DSP VSP8 40 ns/TAP 0.022 XC4K [GN94] 67 CLBs, 184 ns/16-TAPs y 1.0 [CME93] 400 CLBs, 100 ns/4-TAPs 0.080 PADDI2 [YR95] 5 EXUs, 20 ns/TAP 0.93 MATRIX <p> only z - 24-bit accumulate x - 16fi16 architecture Table 33: FIR Survey - 8fi8 multiply, 16-bit Accumulate 53 Transit Note #131 August 2, 1996 Architecture Reference area and time Filter TAPs 2 s [vMWvW + 86] 125 ns/TAP 0.090 [KNK + 87] 50 ns/TAP 0.057 [CBBF87] 60 ns/TAP 0.082 <ref> [PML + 89] </ref> 100 ns/TAP 0.051 [SKYH92] 50 ns/TAP 0.072 [USO + 93] 47 ns/TAP 0.041 32b RISC MSTEP [Cho89] 18+ cycles/TAP 0.016 32b RISC/DSP VSP8 40 ns/TAP 0.022 PADDI2 [YR95] 12 EXUs, 20 ns/TAP 0.39 MATRIX [MD96] 8 BFUs, 20 ns / TAP 0.22 Full Custom [CLRA90] 25 ns/4 TAPs
Reference: [QC88] <author> Le Quach and Richard Chueh. </author> <title> CMOS Gate Array Implementation of SPARC. </title> <booktitle> In Digest of Papers COMPCON'88, </booktitle> <pages> pages 14-17. </pages> <publisher> IEEE, </publisher> <month> Februrary </month> <year> 1988. </year>
Reference: [RDB + 94] <author> Ehsan Rashid, Eric Delano, Michael Buckley, Jason Zheng, Francis Schumacher, Gordon Kurpanek, John Shelton, Tom Alexander, Nazeem Noordeen, Mark Ludwig, Alisa Scherer, Chaim Amir, Dan Cheung, Prasad Sabada, Ram Rajamani, Nick Fiduccia, Bill Ches, Kamyar Eshghi, Fred Eatock, Denny Renfrow, John Keller, Paul Ilgenfrizt, Ilan Krashinsky, Darryl Weatherspoon, Shrikant Ranade, Dave Goldberg, and William Byrg. </author> <title> A CMOS RISC CPU with On-Chip Parallel Cache. </title> <booktitle> In 1994 IEEE International Solid-State Circuits Conference, Digst of Technical Papers, </booktitle> <pages> pages 210-211. </pages> <publisher> IEEE, </publisher> <month> February </month> <year> 1994. </year>
Reference-contexts: s 1984 RISC II [SKPS84] 0 1984 MIPS [RPJ + 84] 0 1987 MIPS-X [HHC + 87] 0 1987 PA-RISC [YFJ + 87] 0 1990 PA-RISC [TLB + 90] 0 1990 SPARC [MMN + 90] 39 1992 SuperSparc [ANAB + 92] 250 1992 Alpha [DWA + 92] 610 1994 PA-RISC <ref> [RDB + 94] </ref> 0 1994 MIPS [SYN + 94] 150 1995 PowerPC [BBB + 95] 510 1995 UltraSparc [CDd + 95] 330 1995 SPARC V9 [SPA + 95] 0 1995 Alpha [BAB + 95] 580 1996 MIPS [KDS + 96] 170 1996 PA-RISC [LLNK96] 0 1996 ARM [MWA + 96] 1000 <p> 32b FP ADDs 2 s Processor 32b RISC, no FPU [RPJ + 84, Gro85] 16s 0.0042 32b RISC w/64b FPU [ANAB + 92] 25 ns cycle 0.025 64b RISC w/FPU [MMN + 90] 2fi25 ns cycle 0.014 64b RISC w/FPU [DWA + 92] 5 ns cycle 0.12 64b RISC w/FPU <ref> [RDB + 94] </ref> 7 ns cycle 0.050 64b RISC w/FPU [ITS + 94] 4 per 13 ns cycle 0.063 64b RISC w/FPU [BBB + 95] 7.5 ns cycle 0.027 64b RISC w/FPU [CDd + 95] 2 per 6 ns cycle 0.066 64b RISC w/FPU [SPA + 95] 6.5 ns cycle 0.021 <p> 32b FP MPYs 2 s Processor 32b RISC, no FPU [RPJ + 84, Gro85] 7s 0.0096 32b RISC w/64b FPU [ANAB + 92] 25 ns cycle 0.025 64b RISC w/FPU [MMN + 90] 2fi25 ns cycle 0.014 64b RISC w/FPU [DWA + 92] 5 ns cycle 0.12 64b RISC w/FPU <ref> [RDB + 94] </ref> 7 ns cycle 0.050 64b RISC w/FPU [ITS + 94] 4 per 13 ns cycle 0.063 64b RISC w/FPU [BBB + 95] 7.5 ns cycle 0.027 64b RISC w/FPU [CDd + 95] 2 per 6 ns cycle 0.066 64b RISC w/FPU [SPA + 95] 6.5 ns cycle 0.021
Reference: [RK92] <author> Dirk Reuver and Heinrich Klar. </author> <title> A Configurable Convolution Chip with Programmable Coefficients. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 27(7) </volume> <pages> 1121-1123, </pages> <month> July </month> <year> 1992. </year>
Reference-contexts: CLBs, 100 ns/4-TAPs 0.080 PADDI2 [YR95] 5 EXUs, 20 ns/TAP 0.93 MATRIX [MD96] 2 BFUs, 20 ns/TAP 0.87 Gate Array fixed coefficient [YJY + 90] 10 ns/64 TAPs 21 Full Custom [Rue89] 45 ns/64 TAPs z 3.6 [CLRA90] 25 ns/4 TAPs x 0.68 [GNC + 90] 33 ns/16 TAPs 3.5 <ref> [RK92] </ref> 50 ns/10 TAPs 2.4 fixed coefficient [LS92] 6.7 ns/43 TAPs x 57 y symmetric filter only z - 24-bit accumulate x - 16fi16 architecture Table 33: FIR Survey - 8fi8 multiply, 16-bit Accumulate 53 Transit Note #131 August 2, 1996 Architecture Reference area and time Filter TAPs 2 s [vMWvW
Reference: [RPJ + 84] <author> Christopher Rowen, Steven Przbylski, Norman Jouppi, Thomas Gross, John Shott, and John Hennessey. </author> <title> A Pipelined 32b NMOS Microprocessor. </title> <booktitle> In 1984 IEEE International Solid-State Circuits Conference, Digst of Technical Papers, </booktitle> <pages> pages 180-181. </pages> <publisher> IEEE, </publisher> <month> February </month> <year> 1984. </year> <note> 72 Transit Note #131 August 2, </note> <year> 1996 </year>
Reference-contexts: This peak capacity can be thought of as the peak capacity one could extract from each load operation when using the on-chip D-cache for table lookup operations. 27 Transit Note #131 August 2, 1996 D-Cache Year Design Ref. gate-evaluations 2 s 1984 RISC II [SKPS84] 0 1984 MIPS <ref> [RPJ + 84] </ref> 0 1987 MIPS-X [HHC + 87] 0 1987 PA-RISC [YFJ + 87] 0 1990 PA-RISC [TLB + 90] 0 1990 SPARC [MMN + 90] 39 1992 SuperSparc [ANAB + 92] 250 1992 Alpha [DWA + 92] 610 1994 PA-RISC [RDB + 94] 0 1994 MIPS [SYN + 94] <p> Capacity 47 Transit Note #131 August 2, 1996 Architecture Reference Multiply Op area and time MPY bit ops 2 s Processor (basic ALU ops) [SKPS84] 8fi8 41 instructions 0.3 16fi16 81 instructions 0.7 (w/mstep) [Cho89] 8fi8 10 instructions 2 16fi16 18 instructions 4 32fi32 34 instructions 9 (w/ booth step) <ref> [RPJ + 84] </ref> 16fi16 9 instructions 4 (w/ multiplier) [BBB + 95] 64fi64 2 per cycle 250 DSP (16fi16 MAC) [WDW + 85] 16fi16 1 cycle 165 DSP (16fi16 MAC) [Gol87] 16fi16 1 cycle 23 DSP (16fi16 MAC) [PML + 89] 16fi16 1 cycle 13 DSP (2fi16fi16 MAC) [USO + 93] <p> Table 35 summarizes the computational density for 32-bit floating point add operations, and Table 36 summarizes the density for 32-bit floating point multiplies. Architecture Reference area and time 32b FP ADDs 2 s Processor 32b RISC, no FPU <ref> [RPJ + 84, Gro85] </ref> 16s 0.0042 32b RISC w/64b FPU [ANAB + 92] 25 ns cycle 0.025 64b RISC w/FPU [MMN + 90] 2fi25 ns cycle 0.014 64b RISC w/FPU [DWA + 92] 5 ns cycle 0.12 64b RISC w/FPU [RDB + 94] 7 ns cycle 0.050 64b RISC w/FPU [ITS <p> + 92b] 30 ns, 32M 2 macro 1.0 32/64b FPU [IFK + 92] 4 per 12.5 ns, 980M 2 0.33 Table 35: Survey of 32b Floating-Point Add Implementations 55 Transit Note #131 August 2, 1996 Architecture Reference area and time 32b FP MPYs 2 s Processor 32b RISC, no FPU <ref> [RPJ + 84, Gro85] </ref> 7s 0.0096 32b RISC w/64b FPU [ANAB + 92] 25 ns cycle 0.025 64b RISC w/FPU [MMN + 90] 2fi25 ns cycle 0.014 64b RISC w/FPU [DWA + 92] 5 ns cycle 0.12 64b RISC w/FPU [RDB + 94] 7 ns cycle 0.050 64b RISC w/FPU [ITS
Reference: [RS92] <author> Poornachandra B. Rao and Alexander Skavantzos. </author> <title> New Multiplier Designs Based on Squared Law Algorithms and Table Look-ups. </title> <booktitle> In Conference Record of the Twenty-Sixth Asilomar Conference on Signals, Systems and Computers (volume 2), </booktitle> <pages> pages 686-690, </pages> <month> Oc-tober </month> <year> 1992. </year>
Reference: [Rue89] <author> Peter Ruetz. </author> <title> The Architectures and Design of a 20-MHz Real-Time DSP Chip Set. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 24(2) </volume> <pages> 338-348, </pages> <month> April </month> <year> 1989. </year>
Reference-contexts: 10+ cycles/TAP 0.029 32b RISC/DSP VSP8 40 ns/TAP 0.022 XC4K [GN94] 67 CLBs, 184 ns/16-TAPs y 1.0 [CME93] 400 CLBs, 100 ns/4-TAPs 0.080 PADDI2 [YR95] 5 EXUs, 20 ns/TAP 0.93 MATRIX [MD96] 2 BFUs, 20 ns/TAP 0.87 Gate Array fixed coefficient [YJY + 90] 10 ns/64 TAPs 21 Full Custom <ref> [Rue89] </ref> 45 ns/64 TAPs z 3.6 [CLRA90] 25 ns/4 TAPs x 0.68 [GNC + 90] 33 ns/16 TAPs 3.5 [RK92] 50 ns/10 TAPs 2.4 fixed coefficient [LS92] 6.7 ns/43 TAPs x 57 y symmetric filter only z - 24-bit accumulate x - 16fi16 architecture Table 33: FIR Survey - 8fi8 multiply,
Reference: [SA90] <author> Chip Sterns and Peng Ang. </author> <title> Yet Another Multiplier Architecture. </title> <booktitle> In Proceedings of the IEEE 1990 Custom Integrated Circuits Conference, pages 24.6.1-4. IEEE, </booktitle> <month> May </month> <year> 1990. </year>
Reference-contexts: 64fi64 3.8mmfi6.5mm 0.8 39M 47 ns 2300 1989 [SLM + 89] 16fi16 1.55mmfi1.44mm 0.25 36M 6.75 ns 1100 1990 [ADD90] 32fi32 9880 mil 2 0.5 25.5M 35 ns 1150 16fi16 2888 mil 2 0.5 7.5M 22 ns 1600 1990 [YYN + 90] 16fi16 1.3mmfi3.1mm 0.25 64M 3.8 ns 1000 1990 <ref> [SA90] </ref> 56fi56 3.4mmfi6.5mm 0.5 88M 30 ns 1200 1991 [MNH + 91] 54fi54 3.62mmfi3.45mm 0.25 200M 10 ns 1500 1992 [FHT + 92a] 24fi24 3.42mmfi4.5mm 0.6 43M 30 ns 450 1992 [GSNS92] 54fi54 3.36mmfi3.85mm 0.4 81M 13 ns 2800 1993 [LS93] 12fi12 2.5mmfi3.7mm 0.5 37M 5 ns 780 1993 [SV93] 8fi8
Reference: [SAI + 85] <author> Hirofumi Shinohara, Kenji Anami, Katsuki Ichinose, Tomohisa Wada, Yoshio Kohno, Yuji Kawai, Yoichi Akasaka, and Shinpei Kayano. </author> <title> A 45-ns 256K CMOS Static RAM with Tri-Level Word Line. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 20(5), </volume> <month> October </month> <year> 1985. </year>
Reference: [SCLB84] <author> Stanley E. Schuster, Barbara Chappell, Victor Di Lonardo, and Peter E. Britton. </author> <title> A 20 ns 64K (4Kfi16) NMOS RAM. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 19(5), </volume> <month> October </month> <year> 1984. </year>
Reference: [Sei92] <author> Charles L. Seitz. </author> <title> Mosaic C: An Experimental Fine-Grain Multicomputer. </title> <editor> In A. Bensoussan and J.-P. Verjus, editors, </editor> <booktitle> Future Tendencies in Computer Science, Control and Applied Mathematics: Internantional Conference on the Occasion of the 25th Anniversary of INRIA, </booktitle> <pages> pages 69-85. </pages> <address> Sprinter-Verlag, </address> <month> December </month> <year> 1992. </year>
Reference-contexts: Transit Note #131 August 2, 1996 Year Reference Organization Size 2 area cycle ALU bit ops 2 s 1983 [LRSS84] 1fi16 6mmfi6mm 2.0 9M 4fi140 ns 3 1991 [D + 92] 1fi32 150 mm 2 0.5 600M 62.5 ns 0.9 1991 [FKS91] 2fi32 18.85mmfi9.85mm 0.5 740M 20 ns 4.3 1992 <ref> [Sei92] </ref> 1fi32 9.25mmfi10.0mm 0.6 257M 33 ns 3.8 ALU Bit Ops= 2 s = Area 2 fi P fraction fi t cycle (6) Table 23: Survey of MIMD Processor Capacity 5.9 MIMD Processors Contemporary MIMD processors have largely been built from collections of microprocessors.
Reference: [Seo94] <author> Soon Ong Seo. </author> <title> A High Speed Field-Programmable Gate Array Using Programmable Mini-tiles. </title> <type> Master's thesis, </type> <institution> University of Toronto, </institution> <address> Ontario, Canada, </address> <year> 1994. </year>
Reference-contexts: ns 100 1988 Xilinx 3K 64 CLBs 5mmfi6mm 0.6 83M 13 ns 120 [Xil89, HDJ + 88] (2fi4-LUT/CLB) (XC3020 die) 1991 UTFPGA [CSA + 91] 3 4-LUTs 900fi800 0.6 2M 7 ns 210 1992 Xilinx 4K 49 CLBs 4.8mmfi4.6mm 0.6 61M 7 ns 230 [Xil94] (2fi4-LUT/CLB) (XC4005 Quadrant) 1994 LEGO <ref> [Seo94] </ref> 4 4-LUTs 1240fi1184 0.6 4M 4.1 ns 240 1995 DPGA [TEC + 95] 16 4-LUTs 1500fi1750 0.5 10.5M 7 ns y 210 1995 Xilinx 5K 49 CLBs 3mmfi3.3mm 0.3 110M 6 ns 290 [Xil91] (4fi4-LUTS/CLB) (XC5206 Quadrant) 1995 Altera Flex 8K 1008 LEs 8mmfi10.5mm 0.3 930M 7.5 ns 144 [Alt95] <p> F density I density D desnsity 1986 Xilinx 2K [CDF + 86] 100 2.0fi10 6 2.0fi10 6 1988 Xilinx 3K [Xil89, HDJ + 88] 120 1.5fi10 6 1.5fi10 6 1991 UTFPGA [CSA + 91] 210 1.5fi10 6 1.5fi10 6 1992 Xilinx 4K [Xil94] 230 1.6fi10 6 1.6fi10 6 1994 LEGO <ref> [Seo94] </ref> 240 9.8fi10 7 9.8fi10 7 1995 Xilinx 5K 290 1.8fi10 6 1.8fi10 6 1995 Altera 8K [Alt95] 144 9.3fi10 7 9.3fi10 7 1995 ORCA 2C [ATT95] 134 1.1fi10 6 1.1fi10 6 Table 14: FPGA Capacity Summary * Need for additional functionality When the FPGA cannot hold the required functional diversity
Reference: [SFO + 85] <author> Shozo Saito, Syuso Fujii, Yoshio Okada, Shizuo Sawada, Satoshi Shinozaki, Kenji Natori, and Osamo Ozawa. </author> <title> A 1-Mbit CMOS DRAM with Fast Page Mode and Static Column Mode. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 20(5), </volume> <month> October </month> <year> 1985. </year>
Reference: [SGS + 85] <author> Lal C. Sood, James S. Golab, John Salter, John E. Leiss, and John J. Barnes. </author> <title> A Fast 8Kfi8 CMOS SRAM With Internal Power Down Design Techniques. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 20(5) </volume> <pages> 941-950, </pages> <month> October </month> <year> 1985. </year>
Reference: [SH89] <author> Mark R. Santoro and Mark A. Horowitz. SPIM: </author> <title> A Pipelined 64fi64-bit Iterative Multiplier. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 24(2) </volume> <pages> 487-493, </pages> <month> April </month> <year> 1989. </year>
Reference-contexts: ns 600 1985 [HFML85] 16fi16 1.7 mmfi1.7mm 0.75 5.1M 40 ns 1250 1986 [NSLKE86] 8fi8 1.5mmfi0.4mm 0.5 2.4M 3 ns 8900 1987 [LGS87] 8fi8 0.61mmfi0.58mm 0.5 1.4M 9.5 ns 4800 1988 [KKHY88] 32fi32 3.2mmfi5.2mm 1.0 17M 59 ns 1000 1988 [SJ88] 4fi4 1.37mm 2 1.0 1.4M 16 ns 730 1989 <ref> [SH89] </ref> 64fi64 3.8mmfi6.5mm 0.8 39M 47 ns 2300 1989 [SLM + 89] 16fi16 1.55mmfi1.44mm 0.25 36M 6.75 ns 1100 1990 [ADD90] 32fi32 9880 mil 2 0.5 25.5M 35 ns 1150 16fi16 2888 mil 2 0.5 7.5M 22 ns 1600 1990 [YYN + 90] 16fi16 1.3mmfi3.1mm 0.25 64M 3.8 ns 1000 1990 <p> Processors, DSPs, and reconfigurable ALUs with integrated multipliers are only a factor of 10-20fi lower in performance density. Figure 12 shows these basic relationships. 49 Transit Note #131 August 2, 1996 Structure Reference 64fi64 54fi54 32fi32 16fi16 8fi8 4fi4 Custom 64fi64 <ref> [SH89] </ref> 2300 1600 560 140 35 9 Custom 54fi54 [GSNS92] 2800 970 240 60 15 Processor (w/multiplier) [BBB + 95] 250 180 63 16 4 1 (w/mstep) [Cho89] 9 4 2 0.8 (ALU Ops) [SKPS84] 0.7 0.3 0.2 FPGA [LE94] 23 21 19 13 8 3.5 Table 31: Yielded Multiply Capacity
Reference: [SHU + 88] <author> Katsuro Sasaki, Shoji Hanamura, Kiyotsugo Ueda, Takao Oono, Osamu Minato, Yoshio Sakai, Satoshi Meguro, Masayoshi Tsunematsu, Toshiaki Masuhara, Masaaki Kubotera, and Hiroshi Toyoshima. </author> <title> A 15-ns 1-Mbit CMOS SRAM. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 23(5) </volume> <pages> 1067-1073, </pages> <month> October </month> <year> 1988. </year>
Reference: [SIS + 90] <author> Katsuro Sasaki, Koichiro Ishibashi, Katsuhiro Shimohigashi, Toshiaki Yamanaka, Nobuyuki Moriwaki, Shigeru Honjo, Shuji Ikeda, Atsuyoshi Koike, Satoshi Meguro, and Osamu Minato. </author> <title> A 23-ns 4-Mb CMOS SRAM with 0.2-A Standby Current. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 25(5) </volume> <pages> 1075-1081, </pages> <month> October </month> <year> 1990. </year>
Reference: [SIU + 92] <author> Katsuro Sasaki, Koichiro Ishibashi, Kiyotsugo Ueda, Kunihiro Komiyaji, Toshiaki Ya-manaka, Naotaka Hashimoto, Hiroshi Toyoshima, Fumio Kojima, and Akihiro Shimizu. </author> <title> A 7-ns 140-mW 1-Mb CMOS SRAM with Current Sense Amplifier. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 27(11) </volume> <pages> 1511-1518, </pages> <month> November </month> <year> 1992. </year>
Reference: [SIY + 89] <author> Katsuro Sasaki, Koichiro Ishibashi, Toshiaki Yamanaka, Naotaka Hashimoto, Takashi Nishida, Katsuhiro Shimohigashi, Shoji Hanamura, and Shigeru Honjo. </author> <title> A 9-ns 1-Mbit CMOS SRAM. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 24(5) </volume> <pages> 1219-1225, </pages> <month> October </month> <year> 1989. </year> <note> 73 Transit Note #131 August 2, </note> <year> 1996 </year>
Reference: [SJ88] <author> Naresh R. Shanbhag and Pushkal Juneja. </author> <title> Parallel Implementation of a 4fi4 Multiplier Using Modified Booth's Algorithm. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 23(4) </volume> <pages> 1010-1013, </pages> <month> August </month> <year> 1988. </year>
Reference-contexts: 560 1985 [GGA + 85] 32fi32 5.3mmfi5.7mm 1.0 30M 56 ns 600 1985 [HFML85] 16fi16 1.7 mmfi1.7mm 0.75 5.1M 40 ns 1250 1986 [NSLKE86] 8fi8 1.5mmfi0.4mm 0.5 2.4M 3 ns 8900 1987 [LGS87] 8fi8 0.61mmfi0.58mm 0.5 1.4M 9.5 ns 4800 1988 [KKHY88] 32fi32 3.2mmfi5.2mm 1.0 17M 59 ns 1000 1988 <ref> [SJ88] </ref> 4fi4 1.37mm 2 1.0 1.4M 16 ns 730 1989 [SH89] 64fi64 3.8mmfi6.5mm 0.8 39M 47 ns 2300 1989 [SLM + 89] 16fi16 1.55mmfi1.44mm 0.25 36M 6.75 ns 1100 1990 [ADD90] 32fi32 9880 mil 2 0.5 25.5M 35 ns 1150 16fi16 2888 mil 2 0.5 7.5M 22 ns 1600 1990 [YYN
Reference: [SKI + 88] <author> Hiroshi Shimada, Shoichiro Kawashima, Hideo Itoh, Noriyuki Suzuki, and Takashi Yabu. </author> <title> A 45-ns 1-Mbit CMOS SRAM. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 23(1) </volume> <pages> 53-58, </pages> <month> February </month> <year> 1988. </year>
Reference: [SKK + 91] <author> Katsuyuki Sato, Kanehide Kenmizaki, Shoji Kubono, Toshio Mochizuki, Hidetomo Aoyagi, Michitaro Kanamitsu, Soichi Kunito, Hiroyuki Uchida, Yoshihiko Yasu, Atsushi Ogishima, Sho Sano, and Hiroshi Kawamoto. </author> <title> A 4-Mb Pseudo SRAM Operating at 2.61V with 3-A Data Retention Current. </title> <journal> IEEE Journal of Solid-StateCircuits, </journal> <volume> 26(11) </volume> <pages> 1556-1561, </pages> <month> November </month> <year> 1991. </year>
Reference: [SKPS84] <author> Robert Sherburne, Jr., Manolis Katevenis, David Patterson, and Carlo Sequin. </author> <title> A 32b NMOS Microprocessor with a Large Register File. </title> <booktitle> In 1984 IEEE International Solid-State Circuits Conference, Digst of Technical Papers, </booktitle> <pages> pages 168-169. </pages> <publisher> IEEE, </publisher> <month> February </month> <year> 1984. </year>
Reference-contexts: This peak capacity can be thought of as the peak capacity one could extract from each load operation when using the on-chip D-cache for table lookup operations. 27 Transit Note #131 August 2, 1996 D-Cache Year Design Ref. gate-evaluations 2 s 1984 RISC II <ref> [SKPS84] </ref> 0 1984 MIPS [RPJ + 84] 0 1987 MIPS-X [HHC + 87] 0 1987 PA-RISC [YFJ + 87] 0 1990 PA-RISC [TLB + 90] 0 1990 SPARC [MMN + 90] 39 1992 SuperSparc [ANAB + 92] 250 1992 Alpha [DWA + 92] 610 1994 PA-RISC [RDB + 94] 0 1994 <p> [FA93] 16fi16 3mm 2 0.63 7.7M 60 ns 560 Layout Generator 1993 [FA93] 16fi16 1mm 2 0.63 2.6M 40 ns 2500 Table 28: Sample Semi-Custom Multiplier Capacity 47 Transit Note #131 August 2, 1996 Architecture Reference Multiply Op area and time MPY bit ops 2 s Processor (basic ALU ops) <ref> [SKPS84] </ref> 8fi8 41 instructions 0.3 16fi16 81 instructions 0.7 (w/mstep) [Cho89] 8fi8 10 instructions 2 16fi16 18 instructions 4 32fi32 34 instructions 9 (w/ booth step) [RPJ + 84] 16fi16 9 instructions 4 (w/ multiplier) [BBB + 95] 64fi64 2 per cycle 250 DSP (16fi16 MAC) [WDW + 85] 16fi16 1 <p> Transit Note #131 August 2, 1996 Structure Reference 64fi64 54fi54 32fi32 16fi16 8fi8 4fi4 Custom 64fi64 [SH89] 2300 1600 560 140 35 9 Custom 54fi54 [GSNS92] 2800 970 240 60 15 Processor (w/multiplier) [BBB + 95] 250 180 63 16 4 1 (w/mstep) [Cho89] 9 4 2 0.8 (ALU Ops) <ref> [SKPS84] </ref> 0.7 0.3 0.2 FPGA [LE94] 23 21 19 13 8 3.5 Table 31: Yielded Multiply Capacity as a Function of Granularity 6.4 Hardwired Functional Units in General-Purpose Devices One thing we note from Table 29 is that processors with integrated multipliers provide roughly 10% of the performance density of a
Reference: [SKS + 93] <author> Katsunori Seno, Kurt Knorpp, Lee-Lean Shu, Naoki Teshima, Hiroki Kihara, Hiroshi Sato, Fumio Miyaji, Minoru Takeda, Masayoshi Sasaki, Yoichi Tomo, Patrick Chuang, and Kazuyoshi Kobayashi. </author> <title> A 9-ns 16-Mb CMOS SRAM with Offset-Compenstated Current Sense Amplifier. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 28(11) </volume> <pages> 1119-1124, </pages> <month> November </month> <year> 1993. </year>
Reference-contexts: 85] 16fi16 1 cycle 165 DSP (16fi16 MAC) [Gol87] 16fi16 1 cycle 23 DSP (16fi16 MAC) [PML + 89] 16fi16 1 cycle 13 DSP (2fi16fi16 MAC) [USO + 93] 16fi16 0.5 cycles 10 DSP (32fi32 MAC) [NHK95] 32fi32 1 cycles 89 Memory [SMK + 94] 8fi8 1 64Kfi18 block 10 <ref> [SKS + 93] </ref> 11fi11 6 ICs 0.3 SIMD [BSV + 95] 8fi8 8 PEs, 66 cycles 80 16fi16 16 PEs, 126 cycles 84 32fi32 32 PEs, 235 cycles 90 (ALU only) [YKF + 94] 8fi8 1 PE, 40 cycles 1.3 (w/ lookup) 8fi8 1 PE, 11 cycles 4.8 Vector (w/ 16fi16 <p> 2-operand, multipliers cannot take advantage of this reduced complexity whereas programmable and configurable devices 50 Transit Note #131 August 2, 1996 Architecture Reference Multiply Op area and time MPY bit ops Processor [Cho89] 8fi8 8 instructions 2 16fi16 16 instructions 5 Memory [SMK + 94] 16fi16 2 64Kfi18 block 19 <ref> [SKS + 93] </ref> 22fi22 11 ICs 0.7 FPGA [Cha93] 8fi8 22 CLBs, 25 ns 93 16fi16 84 CLBs, 40 ns 61 Table 32: Survey of Specialized Programmable Multiply Capacity can. Table 32 summarizes the multiply capacity provided on specialized multiplies.
Reference: [SKYH92] <author> M. Shiraishi, M. Koizumi, A. Yamaguchi, and H. Hoike. </author> <title> User Programmable 16Bit 50ns DSP. </title> <booktitle> In Proceedings of the IEEE 1992 Custom Integrated Circuits Conference, pages 6.4.1-6.4.4. IEEE, </booktitle> <month> May </month> <year> 1992. </year>
Reference-contexts: This results in a performance density of 0.10 TAPs/ 2 s. 52 Transit Note #131 August 2, 1996 Architecture Reference area and time Filter TAPs 2 s [vMWvW + 86] 125 ns/TAP 0.090 [KNK + 87] 50 ns/TAP 0.057 [CBBF87] 60 ns/TAP 0.082 [PML + 89] 100 ns/TAP 0.051 <ref> [SKYH92] </ref> 50 ns/TAP 0.072 [USO + 93] 47 ns/TAP 0.041 32b RISC MSTEP MIPS-X 10+ cycles/TAP 0.029 32b RISC/DSP VSP8 40 ns/TAP 0.022 XC4K [GN94] 67 CLBs, 184 ns/16-TAPs y 1.0 [CME93] 400 CLBs, 100 ns/4-TAPs 0.080 PADDI2 [YR95] 5 EXUs, 20 ns/TAP 0.93 MATRIX [MD96] 2 BFUs, 20 ns/TAP 0.87 <p> - 16fi16 architecture Table 33: FIR Survey - 8fi8 multiply, 16-bit Accumulate 53 Transit Note #131 August 2, 1996 Architecture Reference area and time Filter TAPs 2 s [vMWvW + 86] 125 ns/TAP 0.090 [KNK + 87] 50 ns/TAP 0.057 [CBBF87] 60 ns/TAP 0.082 [PML + 89] 100 ns/TAP 0.051 <ref> [SKYH92] </ref> 50 ns/TAP 0.072 [USO + 93] 47 ns/TAP 0.041 32b RISC MSTEP [Cho89] 18+ cycles/TAP 0.016 32b RISC/DSP VSP8 40 ns/TAP 0.022 PADDI2 [YR95] 12 EXUs, 20 ns/TAP 0.39 MATRIX [MD96] 8 BFUs, 20 ns / TAP 0.22 Full Custom [CLRA90] 25 ns/4 TAPs 0.68 fixed coefficient [LS92] 6.7 ns/43
Reference: [Sla95] <author> Michael Slater. </author> <note> MicroUnity Lifts Veil on MediaProcessor. Microprocessor Report, 9(14):11 ff., </note> <month> October 23 </month> <year> 1995. </year>
Reference-contexts: accumulate 3 shift 1 accumulate 3 shift 1 accumulate 3 shift 1 accumulate 3 shift 1 accumulate 3 shift 1 accumulate 3 shift 1 accumulate 3 store result 1 (assumed) 37 Transit Note #131 August 2, 1996 Year Design Organization Size 2 area cycle ALU bit ops 2 s 1995 <ref> [Sla95] </ref> 128 bits 290mm 2 0.25 4.6G 3.3 ns 8 1995 [Sla95] 128 bits 100mm 2 0.25 y 1.6G 1 ns 80 1996 [Eps95, TNH + 96] 4fi72 12.8mmfi14mm 0.25 2.9G 16 ns 6.3 y Experimental BiCMOS process ALU Bit Ops= 2 s = W sd fi N scalar W vd <p> 1 accumulate 3 shift 1 accumulate 3 shift 1 accumulate 3 shift 1 accumulate 3 store result 1 (assumed) 37 Transit Note #131 August 2, 1996 Year Design Organization Size 2 area cycle ALU bit ops 2 s 1995 <ref> [Sla95] </ref> 128 bits 290mm 2 0.25 4.6G 3.3 ns 8 1995 [Sla95] 128 bits 100mm 2 0.25 y 1.6G 1 ns 80 1996 [Eps95, TNH + 96] 4fi72 12.8mmfi14mm 0.25 2.9G 16 ns 6.3 y Experimental BiCMOS process ALU Bit Ops= 2 s = W sd fi N scalar W vd fi N vector units Area 2 fi t cycle Table 19: <p> The comparison between their architecture in CMOS and BiCMOS makes it clear that this functional density advantage comes primarily from the process and not from the architecture. Year Design F density I density D desnsity 1995 <ref> [Sla95] </ref> 8 1.8fi10 6 5.6fi10 5 1996 [Eps95, TNH + 96] 6.3 2.2-8.9fi10 8 0.96-1.2fi10 5 Table 20: Summary of Multimedia Processor Capacity 38 Transit Note #131 August 2, 1996 Per Year Design Composition Cycle Size 2 area cycle gate-evals 2 s 1995 VEGA 2048 4-LUT 1 144mm 2 0.6 400M
Reference: [SLM + 89] <author> Ramautar Sharma, Alexander D. Lopez, John A. Michejda, Steven J. Hillenius, John M. Andrews, and Arnold J. Studwell. </author> <title> A 6.75-ns 16fi16-bit Multiplier in Single-Level-Metal CMOS Technology. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 24(4) </volume> <pages> 922-927, </pages> <month> August </month> <year> 1989. </year>
Reference-contexts: 40 ns 1250 1986 [NSLKE86] 8fi8 1.5mmfi0.4mm 0.5 2.4M 3 ns 8900 1987 [LGS87] 8fi8 0.61mmfi0.58mm 0.5 1.4M 9.5 ns 4800 1988 [KKHY88] 32fi32 3.2mmfi5.2mm 1.0 17M 59 ns 1000 1988 [SJ88] 4fi4 1.37mm 2 1.0 1.4M 16 ns 730 1989 [SH89] 64fi64 3.8mmfi6.5mm 0.8 39M 47 ns 2300 1989 <ref> [SLM + 89] </ref> 16fi16 1.55mmfi1.44mm 0.25 36M 6.75 ns 1100 1990 [ADD90] 32fi32 9880 mil 2 0.5 25.5M 35 ns 1150 16fi16 2888 mil 2 0.5 7.5M 22 ns 1600 1990 [YYN + 90] 16fi16 1.3mmfi3.1mm 0.25 64M 3.8 ns 1000 1990 [SA90] 56fi56 3.4mmfi6.5mm 0.5 88M 30 ns 1200 1991
Reference: [SMI + 84] <author> Takayasu Sakurai, Junichi Matsunaga, Mitsuo Isobe, Takayuki Ohtani, Kazuhiro Sawada, Akira Aono, Hiroshi Nozawa, Tetsuya IIzuka, and Susumu Kohyama. </author> <title> A Low Power 46 ns 256 kbit CMOS Static RAM with Dynamic Double Word Line. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 19(5) </volume> <pages> 578-584, </pages> <month> October </month> <year> 1984. </year>
Reference: [SMK + 94] <author> Toshio Sunaga, Hisatada Miyatake, Koji Kitamura, Keishi Kasuya, Takaki Saitoh, Masahiro Tanaka, Norio Tanigaki, Yohtaro Mori, and Noritoshi Yamasaki. </author> <title> DRAM Macros for ASIC Chips. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 30(9) </volume> <pages> 1006-1014, </pages> <month> September </month> <year> 1994. </year>
Reference-contexts: per cycle 250 DSP (16fi16 MAC) [WDW + 85] 16fi16 1 cycle 165 DSP (16fi16 MAC) [Gol87] 16fi16 1 cycle 23 DSP (16fi16 MAC) [PML + 89] 16fi16 1 cycle 13 DSP (2fi16fi16 MAC) [USO + 93] 16fi16 0.5 cycles 10 DSP (32fi32 MAC) [NHK95] 32fi32 1 cycles 89 Memory <ref> [SMK + 94] </ref> 8fi8 1 64Kfi18 block 10 [SKS + 93] 11fi11 6 ICs 0.3 SIMD [BSV + 95] 8fi8 8 PEs, 66 cycles 80 16fi16 16 PEs, 126 cycles 84 32fi32 32 PEs, 235 cycles 90 (ALU only) [YKF + 94] 8fi8 1 PE, 40 cycles 1.3 (w/ lookup) 8fi8 <p> Hardwired, 2-operand, multipliers cannot take advantage of this reduced complexity whereas programmable and configurable devices 50 Transit Note #131 August 2, 1996 Architecture Reference Multiply Op area and time MPY bit ops Processor [Cho89] 8fi8 8 instructions 2 16fi16 16 instructions 5 Memory <ref> [SMK + 94] </ref> 16fi16 2 64Kfi18 block 19 [SKS + 93] 22fi22 11 ICs 0.7 FPGA [Cha93] 8fi8 22 CLBs, 25 ns 93 16fi16 84 CLBs, 40 ns 61 Table 32: Survey of Specialized Programmable Multiply Capacity can. Table 32 summarizes the multiply capacity provided on specialized multiplies.
Reference: [SNT + 84] <author> Shun'ishi Suzuki, Masumi Nakao, Toshio Takeshima, Masaaki Yoshida, Masanori Kikuchi, Kunio Nakamura, Takeshi Mizukami, and Masayuki Yanagisawa. </author> <title> A 128Kfi8 Bit Dynamic RAM. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 19(5) </volume> <pages> 624-626, </pages> <month> October </month> <year> 1984. </year>
Reference: [SPA + 95] <author> Gene Shen, Niteen Patkar, Hisashige Ando, David Chang, Charles Chen, Chien Chen, Frank Chen, Per Forssell, John Gmuender, Takeshi Kitahara, Hungwen Li, David Lyon, Robert Montoye, Leon Peng, Sunil Savkar, Jonathan Sherred, Mike Simone, Ravi Swami, DeFroset Tovey, and Ted Williams. </author> <title> A 64b 4-Issue Out-of-Order Execution RISC Processor. </title> <booktitle> In 1995 IEEE International Solid-State Circuits Conference, Digst of Technical Papers, </booktitle> <pages> pages 170-171. </pages> <publisher> IEEE, </publisher> <month> February </month> <year> 1995. </year> <note> 74 Transit Note #131 August 2, </note> <year> 1996 </year>
Reference-contexts: PA-RISC [TLB + 90] 0 1990 SPARC [MMN + 90] 39 1992 SuperSparc [ANAB + 92] 250 1992 Alpha [DWA + 92] 610 1994 PA-RISC [RDB + 94] 0 1994 MIPS [SYN + 94] 150 1995 PowerPC [BBB + 95] 510 1995 UltraSparc [CDd + 95] 330 1995 SPARC V9 <ref> [SPA + 95] </ref> 0 1995 Alpha [BAB + 95] 580 1996 MIPS [KDS + 96] 170 1996 PA-RISC [LLNK96] 0 1996 ARM [MWA + 96] 1000 1996 Alpha [GBB + 96] 550 Table 12: Survey of Processor On-Chip Memory Capacity 28 Transit Note #131 August 2, 1996 5.5 Field-Programmable Gate Arrays <p> ns cycle 0.12 64b RISC w/FPU [RDB + 94] 7 ns cycle 0.050 64b RISC w/FPU [ITS + 94] 4 per 13 ns cycle 0.063 64b RISC w/FPU [BBB + 95] 7.5 ns cycle 0.027 64b RISC w/FPU [CDd + 95] 2 per 6 ns cycle 0.066 64b RISC w/FPU <ref> [SPA + 95] </ref> 6.5 ns cycle 0.021 64b RISC w/FPU [BAB + 95] 3.3ns cycle 0.063 64b RISC w/FPU [LLNK96] 4 ns cycle 0.093 64b RISC w/FPU [GBB + 96] 2.3 ns cycle 0.064 FPGA [LJC96] 500 Flex8K LEs, 150 ns 0.014 Coprocessor 60b VAX FPU [WMH + 84] 1.1s, 21M <p> ns cycle 0.12 64b RISC w/FPU [RDB + 94] 7 ns cycle 0.050 64b RISC w/FPU [ITS + 94] 4 per 13 ns cycle 0.063 64b RISC w/FPU [BBB + 95] 7.5 ns cycle 0.027 64b RISC w/FPU [CDd + 95] 2 per 6 ns cycle 0.066 64b RISC w/FPU <ref> [SPA + 95] </ref> 6.5 ns cycle 0.021 64b RISC w/FPU [BAB + 95] 3.3 ns cycle 0.063 64b RISC w/FPU [LLNK96] 4 ns cycle 0.093 FPGA [LJC96] 344 Flex8K LEs, 755 ns 0.0042 Coprocessor dedicated 32b mpy [UKY84b] 79 ns, 33M 2 die 0.39 60b VAX FPU [WMH + 84] 1.6s,
Reference: [SSN + 92] <author> Akinori Sekiyama, Teruo Seki, Shinji Nagai, Akihiro Iwase, Noriyuki Suzuki, and Masato Hayasaka. </author> <title> A 1-V Operating 256-kb Full-CMOS SRAM. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 27(5) </volume> <pages> 776-782, </pages> <month> May </month> <year> 1992. </year>
Reference: [STN + 93] <author> Tadahiko Sugibayashi, Toshio Takeshima, Isao Naritake, Tatsuya Matano, Hiroshi Takada, Yoshiharu Aimoto, Koichiro Furuta, Mamoru Fujita, Takanori Saeki, Hiroshi Sugawara, Tat-sunori Murotani, Naoki Kasai, Kentaro Shibahara, Ken Nakajima, Hiromitsu Hada, Takehiko Hamada, Naoaki Aizaki, Takemitsu Kunio, Eiichiro Kakehashi, Katsuhiro Masumori, and Takaho Tanigawa. </author> <title> A 30-ns 256-Mb DRAM with a Multidivided Array Structure. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 28(11) </volume> <pages> 1092-1098, </pages> <month> November </month> <year> 1993. </year>
Reference: [STT + 88] <author> Hiroshi Shimada, Yoshinao Tange, Kazuo Tanimoto, Michio Shiraishi, Noriyuki Suzuki, and Toshio Nomura. </author> <title> An 18-ns 1-Mbit CMOS SRAM. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 23(5) </volume> <pages> 1073-1077, </pages> <month> October </month> <year> 1988. </year>
Reference: [SUT + 93] <author> Katsuro Sasaki, Kiyotsugu Ueda, Koichi Takasugi, Hiroshi Toyoshima, Koichiro Ishibashi, Toshiaki Yamanaka, Naotaka Hashimoto, and Nagatoshi Ohki. </author> <title> A 16-Mb CMOS SRAM with a 2.3m 2 Single-Bit-Line Memory Cell. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 28(11) </volume> <pages> 1125-1130, </pages> <month> November </month> <year> 1993. </year>
Reference: [SV93] <author> Dinesh Somasekhar and V. Visvanathan. </author> <title> A 230-MHz Half-Bit Level Pipelinined Multiplier Using True Single-Phase Clocking. </title> <journal> IEEE Transactions on Very Large Scale Integration (VLSI) Systems, </journal> <volume> 1(4) </volume> <pages> 415-422, </pages> <month> December </month> <year> 1993. </year>
Reference-contexts: 1990 [SA90] 56fi56 3.4mmfi6.5mm 0.5 88M 30 ns 1200 1991 [MNH + 91] 54fi54 3.62mmfi3.45mm 0.25 200M 10 ns 1500 1992 [FHT + 92a] 24fi24 3.42mmfi4.5mm 0.6 43M 30 ns 450 1992 [GSNS92] 54fi54 3.36mmfi3.85mm 0.4 81M 13 ns 2800 1993 [LS93] 12fi12 2.5mmfi3.7mm 0.5 37M 5 ns 780 1993 <ref> [SV93] </ref> 8fi8 1.5mmfi1.4mm 0.8 3.3M 4.3 ns 4500 1994 [KHANW94] 11fi11 1.53mm 2 1.0 1.5M 22 ns 3600 11fi16 0.9mm 2 0.6 2.5M 19 ns 3700 1995 [OSS + 95] 54fi54 3.77mmfi3.41mm 0.125 823M 4.4 ns 810 1995 [IIF + 95] 16fi16 0.77mmfi0.72mm 0.125 35M 10 ns 730 1996 [HKKM96] 54fi54
Reference: [SYN + 94] <author> Kazumasa Suzuki, Masakazu Yamashina, Takashi Nakayama, Masanori Izumikawa, Masahiro Nomura, Hiroyuki Igura, Hideki Heiuchi, Junichi Goto, Toshiaki Inoue, Youichi Koseki, Hitoshi Abiko, Kazuhiro Okabe, Atsuki Ono, Youichi Yano, and Hachiro Yamada. </author> <title> A 500MHz 32b 0.4m CMOS RISC Processor LSI. </title> <booktitle> In 1994 IEEE International Solid-State Circuits Conference, Digst of Technical Papers, </booktitle> <pages> pages 214-215. </pages> <publisher> IEEE, </publisher> <month> February </month> <year> 1994. </year>
Reference-contexts: 1984 MIPS [RPJ + 84] 0 1987 MIPS-X [HHC + 87] 0 1987 PA-RISC [YFJ + 87] 0 1990 PA-RISC [TLB + 90] 0 1990 SPARC [MMN + 90] 39 1992 SuperSparc [ANAB + 92] 250 1992 Alpha [DWA + 92] 610 1994 PA-RISC [RDB + 94] 0 1994 MIPS <ref> [SYN + 94] </ref> 150 1995 PowerPC [BBB + 95] 510 1995 UltraSparc [CDd + 95] 330 1995 SPARC V9 [SPA + 95] 0 1995 Alpha [BAB + 95] 580 1996 MIPS [KDS + 96] 170 1996 PA-RISC [LLNK96] 0 1996 ARM [MWA + 96] 1000 1996 Alpha [GBB + 96] 550
Reference: [TEC + 95] <author> Edward Tau, Ian Eslick, Derrick Chen, Jeremy Brown, and Andr e DeHon. </author> <title> A First Generation DPGA Implementation. </title> <booktitle> In Proceedings of the Third Canadian Workshop on Field-Programmable Devices, </booktitle> <pages> pages 138-143, </pages> <month> May </month> <year> 1995. </year> <note> Anonymous FTP transit.ai. mit.edu:papers/dpga-proto-fpd95.ps.Z. </note>
Reference-contexts: ns 120 [Xil89, HDJ + 88] (2fi4-LUT/CLB) (XC3020 die) 1991 UTFPGA [CSA + 91] 3 4-LUTs 900fi800 0.6 2M 7 ns 210 1992 Xilinx 4K 49 CLBs 4.8mmfi4.6mm 0.6 61M 7 ns 230 [Xil94] (2fi4-LUT/CLB) (XC4005 Quadrant) 1994 LEGO [Seo94] 4 4-LUTs 1240fi1184 0.6 4M 4.1 ns 240 1995 DPGA <ref> [TEC + 95] </ref> 16 4-LUTs 1500fi1750 0.5 10.5M 7 ns y 210 1995 Xilinx 5K 49 CLBs 3mmfi3.3mm 0.3 110M 6 ns 290 [Xil91] (4fi4-LUTS/CLB) (XC5206 Quadrant) 1995 Altera Flex 8K 1008 LEs 8mmfi10.5mm 0.3 930M 7.5 ns 144 [Alt95] (4-LUT/LE) (81188A die) 1995 ORCA 2C 256 PLCs 10mmfi9.8mm 0.3 1.1G <p> Summary of Multimedia Processor Capacity 38 Transit Note #131 August 2, 1996 Per Year Design Composition Cycle Size 2 area cycle gate-evals 2 s 1995 VEGA 2048 4-LUT 1 144mm 2 0.6 400M 10 ns 0.25 [JL95] (1 PE) 1995 DPGA 64 4-LUTs 16 1500fi1750 0.5 10.5M 10 ns 150 <ref> [TEC + 95] </ref> (subarray) 1996 TSFPGA 64 4-LUTs 2-8 1.1mmfi1.2mm 0.25 21M 5 ns 19-76 [CD96] (subarray) gate-evals= 2 s = N 4LUT Area 2 fi t cycle Table 21: Survey of Multi-Context FPGA Capacity Year Design F density I density D desnsity 1995 VEGA [JL95] 0.25 5.1fi10 6 5.1fi10 6 <p> (subarray) 1996 TSFPGA 64 4-LUTs 2-8 1.1mmfi1.2mm 0.25 21M 5 ns 19-76 [CD96] (subarray) gate-evals= 2 s = N 4LUT Area 2 fi t cycle Table 21: Survey of Multi-Context FPGA Capacity Year Design F density I density D desnsity 1995 VEGA [JL95] 0.25 5.1fi10 6 5.1fi10 6 1995 DPGA <ref> [TEC + 95] </ref> 150 6.1fi10 6 1.5fi10 6 1996 TSFPGA 19-76 3.0fi10 6 3-12fi10 6 Table 22: Multi-Context FPGA Capacity Summary 5.8 Multiple Context FPGAs Like FPGAs, multicontext FPGAs are composed of a collection of programmable gates embedded in a programmable interconnect.
Reference: [TFT + 85] <author> Yoshihisa Takayama, Shigeru Fujii, Tomoaki Tanabe, Kazuyuki Kawauchi, and Toshihiko Yoshida. </author> <title> A 1ns 20K CMOS Gate Array Series with Configurable 15ns 12K Memory. </title> <booktitle> In 1985 IEEE International Solid-State Circuits Conference, Digst of Technical Papers, </booktitle> <pages> pages 196-197. </pages> <publisher> IEEE, </publisher> <month> February </month> <year> 1985. </year>
Reference: [TJ85] <author> Ronald T. Taylor and Mark G. Johnson. </author> <title> A 1-Mbit CMOS Dynamic RAM with a Divided Bitline Matrix Architecture. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 20(5), </volume> <month> October </month> <year> 1985. </year>
Reference: [TLB + 90] <author> Darius Tansalvala, Joel Lamb, Michael Buckley, Bruce Long, Sean Chapin, Jonathan Lotz, Eric Delano, Richard Luebs, Keith Erskine, Scott McMullen, Mark Forsyth, Robert Novak, Tony Gaddis, Doug Quarnstrom, Craig Gleason, Ehsan Rashid, Daniel Halperin, Leon Sigal, Harlan Hill, Craig Simpson, David Hollenbeck, John Spencer, Robert Horning, Hoang Tran, Thomas Hotchkiss, Duncan Weir, Donald Kipp, John Wheeler, Patrick Knebel, Jeffery Yetter, and Charles Kohlhardt. </author> <title> A 15 MIPS 32b Microprocessor. </title> <booktitle> In 1990 IEEE International Solid-State Circuits Conference, Digst of Technical Papers, </booktitle> <pages> pages 52-53. </pages> <publisher> IEEE, </publisher> <month> February </month> <year> 1990. </year>
Reference-contexts: load operation when using the on-chip D-cache for table lookup operations. 27 Transit Note #131 August 2, 1996 D-Cache Year Design Ref. gate-evaluations 2 s 1984 RISC II [SKPS84] 0 1984 MIPS [RPJ + 84] 0 1987 MIPS-X [HHC + 87] 0 1987 PA-RISC [YFJ + 87] 0 1990 PA-RISC <ref> [TLB + 90] </ref> 0 1990 SPARC [MMN + 90] 39 1992 SuperSparc [ANAB + 92] 250 1992 Alpha [DWA + 92] 610 1994 PA-RISC [RDB + 94] 0 1994 MIPS [SYN + 94] 150 1995 PowerPC [BBB + 95] 510 1995 UltraSparc [CDd + 95] 330 1995 SPARC V9 [SPA +
Reference: [TNH + 96] <author> Toshinari Takayanagi, Kazutaka Nogami, Fumitoshi Hatori, Naoyuki Hatanaka, Makoto Takahashi, Makoto Ichida, Shinji Kitabayashi, Tatsuya Higashi, Mike Klein, John Thomson, Roger Carpenter, Ravi Donthi, Denny Renfrow, Jason Zheng, Liane Tinkey, Brandi Maness, </author> <note> 75 Transit Note #131 August 2, 1996 Jim Battle, </note> <editor> Steve Purcell, and Takayasu Sakurai. </editor> <title> 350MHz Time-Multiplexed 8-port SRAM and Word-Size Variable Multiplier for Multimedia DSP. </title> <booktitle> In 1996 IEEE International Solid-State Circuits Conference, Digst of Technical Papers, </booktitle> <pages> pages 150-151. </pages> <publisher> IEEE, </publisher> <month> February </month> <year> 1996. </year>
Reference-contexts: 1 accumulate 3 store result 1 (assumed) 37 Transit Note #131 August 2, 1996 Year Design Organization Size 2 area cycle ALU bit ops 2 s 1995 [Sla95] 128 bits 290mm 2 0.25 4.6G 3.3 ns 8 1995 [Sla95] 128 bits 100mm 2 0.25 y 1.6G 1 ns 80 1996 <ref> [Eps95, TNH + 96] </ref> 4fi72 12.8mmfi14mm 0.25 2.9G 16 ns 6.3 y Experimental BiCMOS process ALU Bit Ops= 2 s = W sd fi N scalar W vd fi N vector units Area 2 fi t cycle Table 19: Multimedia Processor Capacity 5.7 Multimedia Processors Multimedia processors are a recent hybrid <p> The comparison between their architecture in CMOS and BiCMOS makes it clear that this functional density advantage comes primarily from the process and not from the architecture. Year Design F density I density D desnsity 1995 [Sla95] 8 1.8fi10 6 5.6fi10 5 1996 <ref> [Eps95, TNH + 96] </ref> 6.3 2.2-8.9fi10 8 0.96-1.2fi10 5 Table 20: Summary of Multimedia Processor Capacity 38 Transit Note #131 August 2, 1996 Per Year Design Composition Cycle Size 2 area cycle gate-evals 2 s 1995 VEGA 2048 4-LUT 1 144mm 2 0.6 400M 10 ns 0.25 [JL95] (1 PE) 1995
Reference: [TNK + 94] <author> Yasuhiro Takai, Mamoru Nagase, Mamoru Kitamura, Yasuji Koshikawa, Naoyuki Yoshida, Yasuaki Kobayashi, Takashi Obara, Yukio Fukuzo, and Hiroshi Watanabe. </author> <title> 250 Mbytes/s Synchronous DRAM Using a 3-Stage-Pipelined Architecture. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 29(4) </volume> <pages> 426-431, </pages> <month> April </month> <year> 1994. </year>
Reference: [TTK + 90] <author> Toshio Takeshima, Masahide Takada, Hiroki Koike, Hiroshi Watanabe, Shigeru Koshi-maru, Kenjiro Mitake, Wataru Kikuchi, Takaho Tanigawa, Tatsunori Murotani, Kenji Noda, Kazuhiro Tasaka, Koji Yamanaka, and Kuniaki Koyama. </author> <title> A 55-ns 16-Mb DRAM with Built-in Self-Test Function Using Microprogram ROM. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 25(4) </volume> <pages> 903-910, </pages> <month> August </month> <year> 1990. </year>
Reference: [TTS + 86] <author> Masahide Takada, Toshio Takeshima, Mitsuru Sakamoto, Toshiyuki Shimizu, Hitoshi Abiko, Takuya Katoh, Masanori Kikuchi, Sakari Takahashi, Yoshinori Sato, and Yasukazu Inoue. </author> <title> A 4-Mbit DRAM with Half-Internal-Voltage Bit-Line Precharge. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 21(5), </volume> <month> October </month> <year> 1986. </year>
Reference: [TTT + 94] <author> Satoru Tanoi, Yasuhiro Tanaka, Tetsuy Tanabe, Akio Kita, Toshio Inada, Ryoji Hamazaki, Yoshio Ohtsuki, and Masaru Uesugi. </author> <title> A 32-Bank 256-Mb DRAM with Cache and TAG. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 29(11) </volume> <pages> 1330-1336, </pages> <month> November </month> <year> 1994. </year>
Reference: [TTU + 91] <author> Masao Taguchi, Hiroyoshi Tomita, Toshiya Uchida, Yasuhiro Ohnishi, Kimiaki Sato, Taiji Ema, Masaaki Higashitani, and Takashi Yabu. </author> <title> A 40-ns 64-Mb DRAM with 64-b Parallel Data Bus Architecture. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 26(11) </volume> <pages> 1493-1497, </pages> <month> November </month> <year> 1991. </year>
Reference: [UKY84a] <author> Masaru Uya, Katsuyuki Kaneko, and Juro Yasui. </author> <title> A CMOS Floating Point Multiplier. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 19(5) </volume> <pages> 697-702, </pages> <month> October </month> <year> 1984. </year>
Reference-contexts: The latest designs, if anything, show a tendency to emphasize latency over throughput resulting in lower functional density. 6.2 Semicustom Multipliers 46 Transit Note #131 August 2, 1996 Year Design Organization Size 2 area cycle MPY bit ops 1984 [LGC84] 8fi8 1.25mm 2 1.5 0.56M 120 ns 960 1984 <ref> [UKY84a] </ref> 24fi24 3.8mmfi3.8mm 1.0 14.4M 71 ns 560 1985 [GGA + 85] 32fi32 5.3mmfi5.7mm 1.0 30M 56 ns 600 1985 [HFML85] 16fi16 1.7 mmfi1.7mm 0.75 5.1M 40 ns 1250 1986 [NSLKE86] 8fi8 1.5mmfi0.4mm 0.5 2.4M 3 ns 8900 1987 [LGS87] 8fi8 0.61mmfi0.58mm 0.5 1.4M 9.5 ns 4800 1988 [KKHY88] 32fi32 3.2mmfi5.2mm
Reference: [UKY84b] <author> Masaru Uya, Katsuyuki Kaneko, and Juro Yasui. </author> <title> A CMOS Floating Point Multiplier. </title> <journal> IEEE Journal of Solid-Sate Circuits, </journal> <volume> 19(5) </volume> <pages> 697-702, </pages> <month> October </month> <year> 1984. </year>
Reference-contexts: w/FPU [CDd + 95] 2 per 6 ns cycle 0.066 64b RISC w/FPU [SPA + 95] 6.5 ns cycle 0.021 64b RISC w/FPU [BAB + 95] 3.3 ns cycle 0.063 64b RISC w/FPU [LLNK96] 4 ns cycle 0.093 FPGA [LJC96] 344 Flex8K LEs, 755 ns 0.0042 Coprocessor dedicated 32b mpy <ref> [UKY84b] </ref> 79 ns, 33M 2 die 0.39 60b VAX FPU [WMH + 84] 1.6s, 21M 2 die 0.029 Custom Macrocells 32b mpy [FHT + 92b] 30 ns, 43M 2 0.78 64b FP MPY [MSM + 96] 3.5 ns, 340M 2 0.83 Table 36: Survey of 32b Floating-Point Multiply Implementations 56 Transit
Reference: [USO + 93] <author> Katsuhiko Ueda, Toshio Sugimura, Minoru Okamoto, Shinichi Marui, Toshihiro Ishikawa, and Mikio Sakakihara. </author> <title> A 16b Low-Power-Consumption Digital Signal Processor. </title> <booktitle> In 1993 IEEE InternationalSolid-StateCircuits Conference, Digst of Technical Papers, </booktitle> <pages> pages 28-29. </pages> <publisher> IEEE, </publisher> <month> February </month> <year> 1993. </year>
Reference-contexts: booth step) [RPJ + 84] 16fi16 9 instructions 4 (w/ multiplier) [BBB + 95] 64fi64 2 per cycle 250 DSP (16fi16 MAC) [WDW + 85] 16fi16 1 cycle 165 DSP (16fi16 MAC) [Gol87] 16fi16 1 cycle 23 DSP (16fi16 MAC) [PML + 89] 16fi16 1 cycle 13 DSP (2fi16fi16 MAC) <ref> [USO + 93] </ref> 16fi16 0.5 cycles 10 DSP (32fi32 MAC) [NHK95] 32fi32 1 cycles 89 Memory [SMK + 94] 8fi8 1 64Kfi18 block 10 [SKS + 93] 11fi11 6 ICs 0.3 SIMD [BSV + 95] 8fi8 8 PEs, 66 cycles 80 16fi16 16 PEs, 126 cycles 84 32fi32 32 PEs, 235 <p> a performance density of 0.10 TAPs/ 2 s. 52 Transit Note #131 August 2, 1996 Architecture Reference area and time Filter TAPs 2 s [vMWvW + 86] 125 ns/TAP 0.090 [KNK + 87] 50 ns/TAP 0.057 [CBBF87] 60 ns/TAP 0.082 [PML + 89] 100 ns/TAP 0.051 [SKYH92] 50 ns/TAP 0.072 <ref> [USO + 93] </ref> 47 ns/TAP 0.041 32b RISC MSTEP MIPS-X 10+ cycles/TAP 0.029 32b RISC/DSP VSP8 40 ns/TAP 0.022 XC4K [GN94] 67 CLBs, 184 ns/16-TAPs y 1.0 [CME93] 400 CLBs, 100 ns/4-TAPs 0.080 PADDI2 [YR95] 5 EXUs, 20 ns/TAP 0.93 MATRIX [MD96] 2 BFUs, 20 ns/TAP 0.87 Gate Array fixed coefficient <p> 33: FIR Survey - 8fi8 multiply, 16-bit Accumulate 53 Transit Note #131 August 2, 1996 Architecture Reference area and time Filter TAPs 2 s [vMWvW + 86] 125 ns/TAP 0.090 [KNK + 87] 50 ns/TAP 0.057 [CBBF87] 60 ns/TAP 0.082 [PML + 89] 100 ns/TAP 0.051 [SKYH92] 50 ns/TAP 0.072 <ref> [USO + 93] </ref> 47 ns/TAP 0.041 32b RISC MSTEP [Cho89] 18+ cycles/TAP 0.016 32b RISC/DSP VSP8 40 ns/TAP 0.022 PADDI2 [YR95] 12 EXUs, 20 ns/TAP 0.39 MATRIX [MD96] 8 BFUs, 20 ns / TAP 0.22 Full Custom [CLRA90] 25 ns/4 TAPs 0.68 fixed coefficient [LS92] 6.7 ns/43 TAPs 57 Table 34:
Reference: [vMWvW + 86] <author> Jef van Meerbergen, Frank Welten, Frans van Wijk, Jan Stoter, Jos Huisken, Antoine Delaruelle, and Karel Van Eerdewijk. </author> <title> An 8 MIPS CMOS Digital Signal Processor. </title> <booktitle> In 1985 IEEE International Solid-State Circuits Conference, Digst of Technical Papers, </booktitle> <pages> pages 84-85. </pages> <publisher> IEEE, </publisher> <month> February </month> <year> 1986. </year>
Reference-contexts: This results in a performance density of 0.10 TAPs/ 2 s. 52 Transit Note #131 August 2, 1996 Architecture Reference area and time Filter TAPs 2 s <ref> [vMWvW + 86] </ref> 125 ns/TAP 0.090 [KNK + 87] 50 ns/TAP 0.057 [CBBF87] 60 ns/TAP 0.082 [PML + 89] 100 ns/TAP 0.051 [SKYH92] 50 ns/TAP 0.072 [USO + 93] 47 ns/TAP 0.041 32b RISC MSTEP MIPS-X 10+ cycles/TAP 0.029 32b RISC/DSP VSP8 40 ns/TAP 0.022 XC4K [GN94] 67 CLBs, 184 ns/16-TAPs <p> [RK92] 50 ns/10 TAPs 2.4 fixed coefficient [LS92] 6.7 ns/43 TAPs x 57 y symmetric filter only z - 24-bit accumulate x - 16fi16 architecture Table 33: FIR Survey - 8fi8 multiply, 16-bit Accumulate 53 Transit Note #131 August 2, 1996 Architecture Reference area and time Filter TAPs 2 s <ref> [vMWvW + 86] </ref> 125 ns/TAP 0.090 [KNK + 87] 50 ns/TAP 0.057 [CBBF87] 60 ns/TAP 0.082 [PML + 89] 100 ns/TAP 0.051 [SKYH92] 50 ns/TAP 0.072 [USO + 93] 47 ns/TAP 0.041 32b RISC MSTEP [Cho89] 18+ cycles/TAP 0.016 32b RISC/DSP VSP8 40 ns/TAP 0.022 PADDI2 [YR95] 12 EXUs, 20 ns/TAP
Reference: [VPP + 89] <author> Peter Voss, Leo Pfennings, Cathal Phelan, Cormac O'Connell, Thomas Davies, Hans Ontrop, Simon Bell, and Roelof Salters. </author> <title> A 14-ns 256Kfi1 CMOS SRAM with Multiple Test Modes. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 24(4) </volume> <pages> 874-881, </pages> <month> August </month> <year> 1989. </year>
Reference: [WBEK + 88] <author> Todd Williams, Kenneth Beilstein, Badih El-Kareh, Roy Flaker, Gregory Gravenites, Robert Lipa, Hsing-San Lee, Joseph Maslack, John Pessetto, William F. Pokorny, Michael Roberge, and Harold Zeller. </author> <title> An Experimental 1-Mbit CMOS SRAM with Configurable Organization and Operation. </title> <journal> IEEE Journal of Solid-State Circuits, 23(5):1085 ff., </journal> <month> October </month> <year> 1988. </year> <note> 76 Transit Note #131 August 2, </note> <year> 1996 </year>
Reference: [WBS + 87] <author> Karl Wang, Mark Bader, Vince Soorholtz, Richard Mauntel, Horacio Mendez, Peter Voss, and Roger Kung. </author> <title> A 21-ns 32Kfi8 CMOS Static RAM with a Selectively Pumped p-Well Array. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 22(5) </volume> <pages> 704-712, </pages> <month> October </month> <year> 1987. </year>
Reference: [WDW + 85] <author> Frank Welten, Antoine Delaruelle, Frans Van Wyk, Jef Van Meerbergen, Josef Schmid, Klaus Rinner, Karel Van Eedewijk, and Jan Wittek. </author> <title> A 2-m CMOS 10-MHz Microprogrammable Signal Processing Core with an On-Chip Multiport Memory Bank. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 20(3) </volume> <pages> 754-760, </pages> <month> June </month> <year> 1985. </year>
Reference-contexts: Processor (basic ALU ops) [SKPS84] 8fi8 41 instructions 0.3 16fi16 81 instructions 0.7 (w/mstep) [Cho89] 8fi8 10 instructions 2 16fi16 18 instructions 4 32fi32 34 instructions 9 (w/ booth step) [RPJ + 84] 16fi16 9 instructions 4 (w/ multiplier) [BBB + 95] 64fi64 2 per cycle 250 DSP (16fi16 MAC) <ref> [WDW + 85] </ref> 16fi16 1 cycle 165 DSP (16fi16 MAC) [Gol87] 16fi16 1 cycle 23 DSP (16fi16 MAC) [PML + 89] 16fi16 1 cycle 13 DSP (2fi16fi16 MAC) [USO + 93] 16fi16 0.5 cycles 10 DSP (32fi32 MAC) [NHK95] 32fi32 1 cycles 89 Memory [SMK + 94] 8fi8 1 64Kfi18 block
Reference: [WHG94] <author> Michael J. Wirthlin, Brad L. Hutchings, and Kent L. Gilson. </author> <title> The Nano Processor: a Low Resource Reconfigurable Processor. </title> <editor> In Duncan A. Buell and Kenneth L. Pocek, editors, </editor> <booktitle> Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, </booktitle> <pages> pages 23-30, </pages> <address> Los Alamitos, California, April 1994. </address> <publisher> IEEE Computer Society, IEEE Computer Society Press. </publisher>
Reference-contexts: Year Design Organization Design Size 2 area cycle ALU bit ops 1991 Fliptronics R16 [Fre94] 1fi16 150 XC4K CLBs 190M 50 ns 1.7 1994 nP <ref> [WHG94] </ref> 1fi8 40 XC3K CLBs 52M 3fi30 ns 1.7 1994 MacDLX [Dur94] 1fi32 1000 XC4K CLBs 1.2G 500 ns 0.05 1994 jr16 [Gra94] 1fi16 200 XC4K CLBs 250M 25 ns 2.6 1996 j32 [Gra96] 1fi32 250 XC4K CLBs 310M 63 ns 1.6 1996 Hokie [GHH + 96] 1fi16 140 XC4K CLBs
Reference: [WHS + 87] <author> Tomohisa Wada, Toshihiko Hirose, Hirofumi Shinohara, Yuji Kawai, Kojiro Yuzuriha, Yoshio Kohno, and Shimpei Kayano. </author> <title> A 34-ns 1-Mbit CMOS SRAM Using Triple Polysili-con. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 22(5) </volume> <pages> 727-732, </pages> <month> October </month> <year> 1987. </year>
Reference: [WMH + 84] <author> Gil Wolrich, Edward McLellan, Larry Harada, James Montanaro, and Robert A. J. Yo-dlowski. </author> <title> A High Performance Floating Point Coprocessor. </title> <journal> IEEE Journal of Solid-Sate Circuits, </journal> <volume> 19(5) </volume> <pages> 690-696, </pages> <month> October </month> <year> 1984. </year>
Reference-contexts: 0.066 64b RISC w/FPU [SPA + 95] 6.5 ns cycle 0.021 64b RISC w/FPU [BAB + 95] 3.3ns cycle 0.063 64b RISC w/FPU [LLNK96] 4 ns cycle 0.093 64b RISC w/FPU [GBB + 96] 2.3 ns cycle 0.064 FPGA [LJC96] 500 Flex8K LEs, 150 ns 0.014 Coprocessor 60b VAX FPU <ref> [WMH + 84] </ref> 1.1s, 21M 2 die 0.043 Custom Macrocells 32b FP ALU [FHT + 92b] 30 ns, 32M 2 macro 1.0 32/64b FPU [IFK + 92] 4 per 12.5 ns, 980M 2 0.33 Table 35: Survey of 32b Floating-Point Add Implementations 55 Transit Note #131 August 2, 1996 Architecture Reference <p> 64b RISC w/FPU [SPA + 95] 6.5 ns cycle 0.021 64b RISC w/FPU [BAB + 95] 3.3 ns cycle 0.063 64b RISC w/FPU [LLNK96] 4 ns cycle 0.093 FPGA [LJC96] 344 Flex8K LEs, 755 ns 0.0042 Coprocessor dedicated 32b mpy [UKY84b] 79 ns, 33M 2 die 0.39 60b VAX FPU <ref> [WMH + 84] </ref> 1.6s, 21M 2 die 0.029 Custom Macrocells 32b mpy [FHT + 92b] 30 ns, 43M 2 0.78 64b FP MPY [MSM + 96] 3.5 ns, 340M 2 0.83 Table 36: Survey of 32b Floating-Point Multiply Implementations 56 Transit Note #131 August 2, 1996 9 Processors on FPGAs We
Reference: [WOI + 89] <author> Shigeyoshi Watanabe, Yukihito Oowaki, Yasuo Itoh, Koji Sakui, Kenji Numata, Tsuneaki Fuse, Takayuki Kobayashi, Kenji Tsuchida, Masahiko Chiba, Takahiko Hara, Masako Ohta, Fumio Horiguchi, Katsuhiko Hieda, Akihiro Nitayama, Takeshi Hamamoto, Kazunori Ohuchi, and Fujio Masuoka. </author> <title> An Experimental 16-Mbit CMOS DRAM Chip with a 100-MHz Serial READ/WRITE Mode. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 24(3) </volume> <pages> 763-770, </pages> <month> June </month> <year> 1989. </year>
Reference: [Xil89] <author> Xilinx, Inc., </author> <title> 2100 Logic Drive, </title> <address> San Jose, CA 95124. </address> <publisher> The Programmable Gate Array Databook, </publisher> <year> 1989. </year>
Reference-contexts: applications with over 80% utilization. 29 Transit Note #131 August 2, 1996 Year Design Organization Size 2 area cycle gate-evals 2 s 1986 Xilinx 2K [CDF + 86] 1 CLB (4-LUT) 693 fi 715 1 500K 20 ns 100 1988 Xilinx 3K 64 CLBs 5mmfi6mm 0.6 83M 13 ns 120 <ref> [Xil89, HDJ + 88] </ref> (2fi4-LUT/CLB) (XC3020 die) 1991 UTFPGA [CSA + 91] 3 4-LUTs 900fi800 0.6 2M 7 ns 210 1992 Xilinx 4K 49 CLBs 4.8mmfi4.6mm 0.6 61M 7 ns 230 [Xil94] (2fi4-LUT/CLB) (XC4005 Quadrant) 1994 LEGO [Seo94] 4 4-LUTs 1240fi1184 0.6 4M 4.1 ns 240 1995 DPGA [TEC + 95] <p> not required at the rate and frequency achievable on the FPGA, the FPGA can be employed far below its available capacity. 30 Transit Note #131 August 2, 1996 Year Design F density I density D desnsity 1986 Xilinx 2K [CDF + 86] 100 2.0fi10 6 2.0fi10 6 1988 Xilinx 3K <ref> [Xil89, HDJ + 88] </ref> 120 1.5fi10 6 1.5fi10 6 1991 UTFPGA [CSA + 91] 210 1.5fi10 6 1.5fi10 6 1992 Xilinx 4K [Xil94] 230 1.6fi10 6 1.6fi10 6 1994 LEGO [Seo94] 240 9.8fi10 7 9.8fi10 7 1995 Xilinx 5K 290 1.8fi10 6 1.8fi10 6 1995 Altera 8K [Alt95] 144 9.3fi10 7
Reference: [Xil91] <author> Xilinx, Inc., </author> <title> 2100 Logic Drive, </title> <address> San Jose, CA 95124. </address> <note> XC5200 FPGA Preliminary Prodcut Specification, version 4.0 edition, June 1991. http://www.xilinx.com/partinfo/ 5200.pdf. </note>
Reference-contexts: Xilinx 4K 49 CLBs 4.8mmfi4.6mm 0.6 61M 7 ns 230 [Xil94] (2fi4-LUT/CLB) (XC4005 Quadrant) 1994 LEGO [Seo94] 4 4-LUTs 1240fi1184 0.6 4M 4.1 ns 240 1995 DPGA [TEC + 95] 16 4-LUTs 1500fi1750 0.5 10.5M 7 ns y 210 1995 Xilinx 5K 49 CLBs 3mmfi3.3mm 0.3 110M 6 ns 290 <ref> [Xil91] </ref> (4fi4-LUTS/CLB) (XC5206 Quadrant) 1995 Altera Flex 8K 1008 LEs 8mmfi10.5mm 0.3 930M 7.5 ns 144 [Alt95] (4-LUT/LE) (81188A die) 1995 ORCA 2C 256 PLCs 10mmfi9.8mm 0.3 1.1G 2 7 ns 134 [ATT95] (4fi4-LUT/PLC) (ATT2C10 die) y No context switch - 10 ns cycle for context switch gate-evals= 2 s =
Reference: [Xil94] <author> Xilinx, Inc., </author> <title> 2100 Logic Drive, </title> <address> San Jose, CA 95124. </address> <booktitle> The Programmable Logic Data Book, </booktitle> <year> 1994. </year>
Reference-contexts: 693 fi 715 1 500K 20 ns 100 1988 Xilinx 3K 64 CLBs 5mmfi6mm 0.6 83M 13 ns 120 [Xil89, HDJ + 88] (2fi4-LUT/CLB) (XC3020 die) 1991 UTFPGA [CSA + 91] 3 4-LUTs 900fi800 0.6 2M 7 ns 210 1992 Xilinx 4K 49 CLBs 4.8mmfi4.6mm 0.6 61M 7 ns 230 <ref> [Xil94] </ref> (2fi4-LUT/CLB) (XC4005 Quadrant) 1994 LEGO [Seo94] 4 4-LUTs 1240fi1184 0.6 4M 4.1 ns 240 1995 DPGA [TEC + 95] 16 4-LUTs 1500fi1750 0.5 10.5M 7 ns y 210 1995 Xilinx 5K 49 CLBs 3mmfi3.3mm 0.3 110M 6 ns 290 [Xil91] (4fi4-LUTS/CLB) (XC5206 Quadrant) 1995 Altera Flex 8K 1008 LEs 8mmfi10.5mm <p> Transit Note #131 August 2, 1996 Year Design F density I density D desnsity 1986 Xilinx 2K [CDF + 86] 100 2.0fi10 6 2.0fi10 6 1988 Xilinx 3K [Xil89, HDJ + 88] 120 1.5fi10 6 1.5fi10 6 1991 UTFPGA [CSA + 91] 210 1.5fi10 6 1.5fi10 6 1992 Xilinx 4K <ref> [Xil94] </ref> 230 1.6fi10 6 1.6fi10 6 1994 LEGO [Seo94] 240 9.8fi10 7 9.8fi10 7 1995 Xilinx 5K 290 1.8fi10 6 1.8fi10 6 1995 Altera 8K [Alt95] 144 9.3fi10 7 9.3fi10 7 1995 ORCA 2C [ATT95] 134 1.1fi10 6 1.1fi10 6 Table 14: FPGA Capacity Summary * Need for additional functionality When
Reference: [YFJ + 87] <author> Jeff Yetter, Mark Forsyth, William Jaffe, Darius Tanksalvala, and John Wheeler. </author> <title> A 15 MIPS 32b Microprocessor. </title> <booktitle> In 1987 IEEE International Solid-State Circuits Conference, Digst of Technical Papers, </booktitle> <pages> pages 26-27. </pages> <publisher> IEEE, </publisher> <month> February </month> <year> 1987. </year>
Reference-contexts: capacity one could extract from each load operation when using the on-chip D-cache for table lookup operations. 27 Transit Note #131 August 2, 1996 D-Cache Year Design Ref. gate-evaluations 2 s 1984 RISC II [SKPS84] 0 1984 MIPS [RPJ + 84] 0 1987 MIPS-X [HHC + 87] 0 1987 PA-RISC <ref> [YFJ + 87] </ref> 0 1990 PA-RISC [TLB + 90] 0 1990 SPARC [MMN + 90] 39 1992 SuperSparc [ANAB + 92] 250 1992 Alpha [DWA + 92] 610 1994 PA-RISC [RDB + 94] 0 1994 MIPS [SYN + 94] 150 1995 PowerPC [BBB + 95] 510 1995 UltraSparc [CDd + 95]
Reference: [YJY + 90] <author> Toshiaki Yoshino, Rajeev Jain, Paul Yang, Harvey Davis, Wanda Gass, and Ashwin Shah. </author> <title> A 100-MHz 64-Tap FIR Digital Filter in 0.8m BiCMOS Gate Array. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 25(6) </volume> <pages> 1494-1501, </pages> <month> December </month> <year> 1990. </year>
Reference-contexts: + 93] 47 ns/TAP 0.041 32b RISC MSTEP MIPS-X 10+ cycles/TAP 0.029 32b RISC/DSP VSP8 40 ns/TAP 0.022 XC4K [GN94] 67 CLBs, 184 ns/16-TAPs y 1.0 [CME93] 400 CLBs, 100 ns/4-TAPs 0.080 PADDI2 [YR95] 5 EXUs, 20 ns/TAP 0.93 MATRIX [MD96] 2 BFUs, 20 ns/TAP 0.87 Gate Array fixed coefficient <ref> [YJY + 90] </ref> 10 ns/64 TAPs 21 Full Custom [Rue89] 45 ns/64 TAPs z 3.6 [CLRA90] 25 ns/4 TAPs x 0.68 [GNC + 90] 33 ns/16 TAPs 3.5 [RK92] 50 ns/10 TAPs 2.4 fixed coefficient [LS92] 6.7 ns/43 TAPs x 57 y symmetric filter only z - 24-bit accumulate x -
Reference: [YKF + 94] <author> Nobuyuki Yamashita, Tohru Kimura, Yoshihiro Fujita, Yoshiharu Aimoto, Takashi Manabe, Shin'ichiro Okazaki, Kazuyuki Nakamura, and Masakazu Yamashina. </author> <title> A 3.84 GIPs Integrated Memory Array Processor with 64 Processing Elements and a 2-Mb SRAM. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 29(11) </volume> <pages> 1336-1343, </pages> <month> November </month> <year> 1994. </year>
Reference-contexts: 32fi4 10.4mmfi9.4 mm 1 98M 100 ns 13 1990 MP1 [Nic90] 32fi4 11.6mmfi9.5mm 0.8 170M 70 ns 11 1990 SLAP [FHR94] 4fi16 7.9mmfi9.2mm 1 73M 100 ns 8.8 1990 BLITZEN [HBD94] 128fi1 11mmfi11.7mm 0.5 514M 50 ns 5 1993 MP2 [KT93] 32fi32 14mmfi14mm 0.5 780M 80 ns 16 1994 IMAP <ref> [YKF + 94] </ref> 64fi8 15.5mmfi15.6mm 0.28 3G 25 ns 6.6 1995 MIT Abacus 1000 PEs 6.5mmfi7.3mm 0.5 190M 8 ns 660 [BSV + 95] (2 3-LUTs/PE) 1995 MGAP-2 [GOI95] 2fi2 0.4mm 2 0.4 2.5M 10 ns 160 1996 Sony [KHN + 96] 4320 PEs 15.1mmfi15mm 0.2 5.7G 20 ns 38 1996 <p> P fraction fi t cycle Table 15: Survey of SIMD Processor Capacity Year Design F density I density D desnsity 1987 DEC MP [Gro87] 13 0 3.4fi10 4 1990 SLAP [FHR94] 8.8 0 ? 1990 BLITZEN [HBD94] 5 0 2.5fi10 4 1993 MP2 [KT93] 5.4 0 5.2fi10 5 1994 IMAP <ref> [YKF + 94] </ref> 6.6 0 6.7fi10 4 1995 MIT Abacus [BSV + 95] 660 0 3.0fi10 4 1995 MGAP-2 [GOI95] 160 0 2.6fi10 5 1996 Sony [KHN + 96] 38 7.4fi10 7 2.0fi10 4 1996 PIP [AKY + 96] 3.6 0 1.9fi10 3 Table 16: SIMD Processor Capacity Summary Flynn [Fly72] <p> cycles 10 DSP (32fi32 MAC) [NHK95] 32fi32 1 cycles 89 Memory [SMK + 94] 8fi8 1 64Kfi18 block 10 [SKS + 93] 11fi11 6 ICs 0.3 SIMD [BSV + 95] 8fi8 8 PEs, 66 cycles 80 16fi16 16 PEs, 126 cycles 84 32fi32 32 PEs, 235 cycles 90 (ALU only) <ref> [YKF + 94] </ref> 8fi8 1 PE, 40 cycles 1.3 (w/ lookup) 8fi8 1 PE, 11 cycles 4.8 Vector (w/ 16fi16 mpy) [ABI + 95] 16fi16 8 per cycle 82 FPGA [ATT94] 8fi8 27 PLCs, 19ns 30 [Alt96] 8fi8 164 LEs, 49ns 8.6 [LE94] 8fi8 66 CLBs, 102ns 7.6 16fi16 102 CLBs,
Reference: [YKK + 84] <author> Takashi Yamanaka, Shigeru Koshimaru, Osamu Kudoh, Yakashi Ozawa, Nobuyuoka, Hi-roshiito, Hidehiro Asai, Nobuyuki Harashima, and Shinichi Kikuchi. </author> <title> A 25 ns 64K Static RAM. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 19(5), </volume> <month> October </month> <year> 1984. </year> <note> 77 Transit Note #131 August 2, </note> <year> 1996 </year>
Reference: [YKMI88] <author> Toshio Yamada, Hisakazu Kotani, Junko Matsushima, and Michihiro Inoue. </author> <title> A 4-Mbit DRAM with 16-bit Concurrent ECC. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 23(1), </volume> <month> February </month> <year> 1988. </year>
Reference: [YNH + 91] <author> Toshio Yamada, Yoshiro Nakata, Junko Hasegawa, Noriaki Amano, Akinori Shibayama, Masaru Sasago, Naoto Matsuo, Toshiki Yabu, Susumu Matsumoto, Shozo Okada, and Michihiro Inoue. </author> <title> A 64-Mb DRAM with Meshed Power Line. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 26(11) </volume> <pages> 1506-1510, </pages> <month> November </month> <year> 1991. </year>
Reference: [YR95] <author> Alfred K. Yeung and Jan M. Rabaey. </author> <title> A 2.4 GOPS Data-Drivern Reconfigurable Multiprocessor IC for DSP. </title> <booktitle> In Proceedings of the 1995 IEEE International Solid-State Circuits Conference, </booktitle> <pages> pages 108-109. </pages> <publisher> IEEE, </publisher> <month> February </month> <year> 1995. </year>
Reference-contexts: strong conclusions, the highest capacity implementations show only about half the functional density of the microprocessors we reviewed in Section 5.1. 40 Transit Note #131 August 2, 1996 Year Design Organization Size 2 area cycle ALU bit ops 2 s 1992 [CR92] 8fi16 6.8mmfi6.7mm (core) 0.6 126M 40ns 25 1995 <ref> [YR95] </ref> 48fi16 11.5mmfi11.2mm (core) 0.5 515M 20ns 75 1996 [MD96] 1fi8 1.5mmfi1.2mm (PE) 0.25 29M 10ns 28 ALU Bit Ops= 2 s = Area 2 fi t cycle Table 24: Survey of Reconfigurable ALU Capacity Year Design F density I density D desnsity 1992 [CR92] 25 5.1fi10 7 1.2fi10 5 1996 <p> per cycle 82 FPGA [ATT94] 8fi8 27 PLCs, 19ns 30 [Alt96] 8fi8 164 LEs, 49ns 8.6 [LE94] 8fi8 66 CLBs, 102ns 7.6 16fi16 102 CLBs, 152ns 13 32fi32 174 CLBs, 254ns 18.5 200fi200 930 CLBs, 1320ns 26 [ID95] 16fi16 316 CLBs, 26ns 25 [ID95] 16fi16 88 CLBs, 120ns 19 PADDI2 <ref> [YR95] </ref> 16fi8 4 PEs, 50MHz 150 MATRIX 8fi8 1 BFU, 20 ns 110 16fi16 6 BFU, 20 ns 74 Table 29: Survey of Programmable Multiply Capacity Table 28 shows a few, sample, semicustom multiplier implementations. <p> ns/TAP 0.057 [CBBF87] 60 ns/TAP 0.082 [PML + 89] 100 ns/TAP 0.051 [SKYH92] 50 ns/TAP 0.072 [USO + 93] 47 ns/TAP 0.041 32b RISC MSTEP MIPS-X 10+ cycles/TAP 0.029 32b RISC/DSP VSP8 40 ns/TAP 0.022 XC4K [GN94] 67 CLBs, 184 ns/16-TAPs y 1.0 [CME93] 400 CLBs, 100 ns/4-TAPs 0.080 PADDI2 <ref> [YR95] </ref> 5 EXUs, 20 ns/TAP 0.93 MATRIX [MD96] 2 BFUs, 20 ns/TAP 0.87 Gate Array fixed coefficient [YJY + 90] 10 ns/64 TAPs 21 Full Custom [Rue89] 45 ns/64 TAPs z 3.6 [CLRA90] 25 ns/4 TAPs x 0.68 [GNC + 90] 33 ns/16 TAPs 3.5 [RK92] 50 ns/10 TAPs 2.4 fixed <p> Filter TAPs 2 s [vMWvW + 86] 125 ns/TAP 0.090 [KNK + 87] 50 ns/TAP 0.057 [CBBF87] 60 ns/TAP 0.082 [PML + 89] 100 ns/TAP 0.051 [SKYH92] 50 ns/TAP 0.072 [USO + 93] 47 ns/TAP 0.041 32b RISC MSTEP [Cho89] 18+ cycles/TAP 0.016 32b RISC/DSP VSP8 40 ns/TAP 0.022 PADDI2 <ref> [YR95] </ref> 12 EXUs, 20 ns/TAP 0.39 MATRIX [MD96] 8 BFUs, 20 ns / TAP 0.22 Full Custom [CLRA90] 25 ns/4 TAPs 0.68 fixed coefficient [LS92] 6.7 ns/43 TAPs 57 Table 34: FIR Survey - 16fi16 multiply, 36-40-bit Accumulate 54 Transit Note #131 August 2, 1996 8 Floating Point programmable, configurable, custom
Reference: [YTN + 85] <author> Sho Yamamoto, Nobuyoshi Tanimura, Kouichi Nagasawa, Satoshi Meguro, Tokumasa Ya-sui, Osamu Minato, and Toshiaki Masuhara. </author> <title> A 256K CMOS SRAM with Variable Impedance Data-Line Loads. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 20(5), </volume> <month> October </month> <year> 1985. </year>
Reference: [YYN + 90] <author> Kazuo Yano, Toshiaki Yamanaka, Takashi Nishida, Masayoshi Saito, Katsuhiro Shimohi-gashi, and Akihiro Shimizo. </author> <title> A 3.8-ns CMOS 16fi16-b Multiplier Using Complementary Pass-Transistor Logic. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 25(2) </volume> <pages> 388-395, </pages> <month> August </month> <year> 1990. </year> <month> 78 </month>
Reference-contexts: [SJ88] 4fi4 1.37mm 2 1.0 1.4M 16 ns 730 1989 [SH89] 64fi64 3.8mmfi6.5mm 0.8 39M 47 ns 2300 1989 [SLM + 89] 16fi16 1.55mmfi1.44mm 0.25 36M 6.75 ns 1100 1990 [ADD90] 32fi32 9880 mil 2 0.5 25.5M 35 ns 1150 16fi16 2888 mil 2 0.5 7.5M 22 ns 1600 1990 <ref> [YYN + 90] </ref> 16fi16 1.3mmfi3.1mm 0.25 64M 3.8 ns 1000 1990 [SA90] 56fi56 3.4mmfi6.5mm 0.5 88M 30 ns 1200 1991 [MNH + 91] 54fi54 3.62mmfi3.45mm 0.25 200M 10 ns 1500 1992 [FHT + 92a] 24fi24 3.42mmfi4.5mm 0.6 43M 30 ns 450 1992 [GSNS92] 54fi54 3.36mmfi3.85mm 0.4 81M 13 ns 2800 1993
References-found: 228

