Info Session started: Sat Nov 11 20:12:25 2023

Info PROGRAM /home/hassan/imperas-riscv-tests/riscv-ovpsim-plus/bin/Linux64/riscvOVPsimPlus.exe
Info ------------- ENVIRONMENT -------------
Info --------------------------------------
Info -------- FLAGS (from command line)
Info --variant            RV32IMC
Info --override           riscvOVPsim/cpu/tval_ii_code=F
Info --program            /home/hassan/imperas-riscv-tests/work/rv32i_m/C/C-SUB-01.elf
Info --signaturedump     
Info --customcontrol     
Info --startcover         rvtest_code_begin
Info --finishcover        rvtest_code_end
Info --cover              basic
Info --extensions         C
Info --outputfile         /home/hassan/imperas-riscv-tests/work/rv32i_m/C/C-SUB-01.basic.coverage.yaml
Info --override           riscvOVPsim/cpu/sigdump/SignatureFile=/home/hassan/imperas-riscv-tests/work/rv32i_m/C/C-SUB-01.signature.output
Info --override           riscvOVPsim/cpu/sigdump/SignatureGranularity=4
Info --override           riscvOVPsim/cpu/simulateexceptions=T
Info --override           riscvOVPsim/cpu/defaultsemihost=F
Info --logfile            /home/hassan/imperas-riscv-tests/work/rv32i_m/C/C-SUB-01.log
Info --override           riscvOVPsim/cpu/user_version=2.3
Imperas riscvOVPsimPlus


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Copyright (c) 2005-2023 Imperas Software Ltd.  Contains Imperas Proprietary Information.
Licensed Software, All Rights Reserved.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

riscvOVPsimPlus started: Sat Nov 11 20:12:25 2023


Info (OR_OF) Target 'riscvOVPsim/cpu' has object file read from '/home/hassan/imperas-riscv-tests/work/rv32i_m/C/C-SUB-01.elf'
Info (OR_PH) Program Headers:
Info (OR_PH) Type           Offset     VirtAddr   PhysAddr   FileSiz    MemSiz     Flags Align
Info (OR_PD) PROC           0x00003404 0x00000000 0x00000000 0x00000028 0x00000000 R--   1
Info (OR_PD) LOAD           0x00001000 0x80000000 0x80000000 0x00000ab4 0x00000ab4 R-E   1000
Info (OR_PD) LOAD           0x00002000 0x80001000 0x80001000 0x00001404 0x00001404 RW-   1000
Info (SIGNATURE_DUMP_FSB) Found Symbol 'begin_signature' in application at 0x80002010
Info (SIGNATURE_DUMP_FSE) Found Symbol 'end_signature' in application at 0x800022c0
Info (SIGNATURE_DUMP_EN) Signature File enabled, file '/home/hassan/imperas-riscv-tests/work/rv32i_m/C/C-SUB-01.signature.output'.
Info (SIGNATURE_DUMP_ES) Extracting signature from 0x80002010 size 688 bytes
Info (SIGNATURE_DUMP_SB) Symbol 'begin_signature' at 0x80002010
Info (SIGNATURE_DUMP_SE) Symbol 'end_signature' at 0x800022c0
Info (ICV_PVSN) parameter 'user_version' is '2.3'
Info (ICV_ALI) Pseudo instructions will be translated
Info (ICV_ST) Starting coverage at 0x80000178
Info (SIGNATURE_DUMP_SFW) Signature Write 1 0x80002010 bytes 4 0xab0b5115
Info (ICV_FN) Finishing coverage at 0x80000a70
Info (ICV_WCF) Writing coverage file /home/hassan/imperas-riscv-tests/work/rv32i_m/C/C-SUB-01.basic.coverage.yaml
Info (ICV_FIN) Instruction Coverage finished
Info ---------------------------------------------------
Info TOTAL INSTRUCTION COVERAGE : C
Info   Threshold             : 1
Info   Instructions counted  : 442
Info   Unique instructions   : 4/25 :  16.00%
Info   Coverage points hit   : 43/546 :   7.88%
Info ---------------------------------------------------
Info (SIGNATURE_DUMP_WTH) Intercept 'write_tohost'. Generate Signature file
ab0b5115
0b430b59
1e4ee665
1c68813f
4d9a9960
7f42c002
0d8ff71a
3c1d9f43
f37b7b5d
d084dd49
587c2fc1
40fbd374
02846208
7f801dfd
f5055d63
5eb3079a
bec0d39e
1d019bbd
d3c8f566
8feaed0b
d77d5f4d
d57e4868
6e22a52a
397efe12
bd0e29d7
a760d333
32242091
feb30af2
b2dc9508
361d31b1
80000000
00000001
00000001
00000001
00000000
80000001
00000001
00000000
80000000
00000001
00000002
80000001
40000001
20000001
10000001
08000001
04000001
02000001
01000001
00800001
00400001
00200001
00100001
00080001
00040001
00020001
00010001
00008001
00004001
00002001
00001001
00000801
00000401
00000201
00000101
00000081
00000041
00000021
00000011
00000009
00000005
00000003
00000002
80000000
c0000000
e0000000
f0000000
f8000000
fc000000
fe000000
ff000000
ff800000
ffc00000
ffe00000
fff00000
fff80000
fffc0000
fffe0000
ffff0000
ffff8000
ffffc000
ffffe000
fffff000
fffff800
fffffc00
fffffe00
ffffff00
ffffff80
ffffffc0
ffffffe0
fffffff0
fffffff8
fffffffc
fffffffe
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
deadbeef
deadbeef
00000000
00000000
Info 
Info ---------------------------------------------------
Info CPU 'riscvOVPsim/cpu' STATISTICS
Info   Type                  : riscv (RV32IMC)
Info   Nominal MIPS          : 100
Info   Final program counter : 0x80000034
Info   Simulated instructions: 879
Info   Simulated MIPS        : run too short for meaningful result
Info ---------------------------------------------------
Info 
Info ---------------------------------------------------
Info SIMULATION TIME STATISTICS
Info   Simulated time        : 0.00 seconds
Info   User time             : 0.02 seconds
Info   System time           : 0.00 seconds
Info   Elapsed time          : 0.06 seconds
Info ---------------------------------------------------

riscvOVPsimPlus finished: Sat Nov 11 20:12:25 2023


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

Info Session ended: Sat Nov 11 20:12:25 2023

