// Seed: 1137063997
module module_0 (
    input reg id_0,
    output reg id_1,
    output id_2
);
  assign id_2 = 1;
  type_16(
      1, 1, id_1, 1'b0
  );
  assign id_2 = 1;
  logic id_3, id_4, id_5;
  logic id_6;
  logic id_7;
  assign id_1 = id_0;
  always
    if (id_6) SystemTFIdentifier(1, 1 ? id_3 || id_7 : id_4);
    else begin
      id_4 = id_5;
      id_1 <= 1;
    end
  logic id_8, id_9;
  assign id_4 = 1;
  logic id_10, id_11, id_12;
  logic id_13;
endmodule
`timescale 1 ps / 1 ps `resetall
