SCHM0106

HEADER
{
 FREEID 4921
 VARIABLES
 {
  #ARCHITECTURE="Estagio_IF"
  #BLOCKTABLE_FILE="#table.bde"
  #BLOCKTABLE_INCLUDED="1"
  #DEFAULT_RANGE0="<range<index=\"0\"><name=\"cte_4\"><left=\"31\"><direction=\"downto\"><right=\"0\"><initial_value=\"8D55E261BE2C4DE1AAE760A56C548BFF000000000000000000000000000001008D55E261BE2C4DE1AAE760A56C548BFF\"><delay=\"\">>"
  #DEFAULT_RANGE1="<range<index=\"0\"><name=\"cte_4_input\"><left=\"31\"><direction=\"downto\"><right=\"0\"><initial_value=\"8D55E261BE2C4DE1AAE760A56C548BFF000000000000000000000000000001008D55E261BE2C4DE1AAE760A56C548BFF\"><delay=\"\">>"
  #DEFAULT_RANGE2="<range<index=\"0\"><name=\"data_i\"><left=\"31\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE3="<range<index=\"0\"><name=\"end_cache_i\"><left=\"31\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE4="<range<index=\"0\"><name=\"if_id_out\"><left=\"63\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE5="<range<index=\"0\"><name=\"if_id_signal\"><left=\"63\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE6="<range<index=\"0\"><name=\"instrucao\"><left=\"31\"><direction=\"downto\"><right=\"0\"><initial_value=\"8D55E261BE2C4DE1AAE760A56C548BFF000000000000000000000000000000008D55E261BE2C4DE1AAE760A56C548BFF\"><delay=\"\">>"
  #DEFAULT_RANGE7="<range<index=\"0\"><name=\"pc_excecao\"><left=\"31\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE8="<range<index=\"0\"><name=\"pc_interrupcao\"><left=\"31\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE9="<range<index=\"0\"><name=\"pc_jump\"><left=\"31\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE10="<range<index=\"0\"><name=\"pc_mais_4\"><left=\"31\"><direction=\"downto\"><right=\"0\"><initial_value=\"8D55E261BE2C4DE1AAE760A56C548BFF000000000000000000000000000001008D55E261BE2C4DE1AAE760A56C548BFF\"><delay=\"\">>"
  #DEFAULT_RANGE11="<range<index=\"0\"><name=\"pc_out\"><left=\"31\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE12="<range<index=\"0\"><name=\"pc_value\"><left=\"31\"><direction=\"downto\"><right=\"0\"><initial_value=\"8D55E261BE2C4DE1AAE760A56C548BFF000000000000000000000000000000008D55E261BE2C4DE1AAE760A56C548BFF\"><delay=\"\">>"
  #DEFAULT_RANGE13="<range<index=\"0\"><name=\"selecao_pc\"><left=\"1\"><direction=\"downto\"><right=\"0\"><initial_value=\"8D55E261BE2C4DE1AAE760A56C548BFF008D55E261BE2C4DE1AAE760A56C548BFF\"><delay=\"\">>"
  #ENTITY="Estagio_IF"
  #LANGUAGE="VHDL"
  AUTHOR="Fabio Fusimoto Pires",BOTH
  COMPANY="Poli-USP",BOTH
  CREATIONDATE="30/05/2019",BOTH
  PAGECOUNT="2"
  REVISION="1.0",BOTH
  TITLE="Diagrama de blocos - Estagio IF",BOTH
 }
 SYMBOL "#default" "ativar_registradores" "ativar_registradores"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #FUB="1"
    #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1561810217"
    #NAME="ativar_registradores"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,200,240)
    FREEID 28
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (0,0,200,239)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (14,28,75,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
     ORIENTATION 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (57,208,186,232)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (64,148,186,172)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (14,168,97,192)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (170,8,186,32)
     ALIGN 6
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (138,68,186,92)
     ALIGN 6
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  26, 0, 0
    {
     TEXT "$#NAME"
     RECT (109,108,186,132)
     ALIGN 6
     MARGINS (1,1)
     PARENT 25
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #FAMILY="Fub"
      #NAME="PC_en"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (10,-10), (10,10), (0,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (200,220)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #NAME="miss_cache_D"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-1,-10), (-1,10), (-11,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (200,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #NAME="hazard_dados"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-1,-10), (-1,10), (-11,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,180)
     VARIABLES
     {
      #DIRECTION="OUT"
      #FAMILY="Fub"
      #NAME="IF_ID_en"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (10,-10), (10,10), (0,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (200,20)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #NAME="R"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-1,-10), (-1,10), (-11,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (200,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #MODIFIED="1"
      #NAME="Done"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-1,-10), (-1,10), (-11,0) )
     }
    }
    PIN  25, 0, 0
    {
     COORD (200,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #NAME="IF_Flush"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-1,-10), (-1,10), (-11,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "cache_I" "cache_I"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #FUB="1"
    #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1561805846"
    #NAME="cache_I"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,380,220)
    FREEID 28
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (0,0,380,220)
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (14,88,134,112)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (128,106,152,206)
     ALIGN 9
     MARGINS (1,1)
     PARENT 10
     ORIENTATION 5
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (238,88,366,112)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (8,190,32,206)
     ALIGN 9
     MARGINS (1,1)
     PARENT 16
     ORIENTATION 5
    }
    TEXT  22, 0, 0
    {
     TEXT "$#NAME"
     RECT (68,159,92,207)
     ALIGN 9
     MARGINS (1,1)
     PARENT 21
     ORIENTATION 5
    }
    PIN  4, 0, 0
    {
     COORD (0,100)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #NAME="PC_Out(31:0)"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (1,-10), (1,10), (11,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (140,220)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #NAME="data_I(31:0)"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-10,-1), (10,-1), (0,-11) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (380,100)
     VARIABLES
     {
      #DIRECTION="OUT"
      #FAMILY="Fub"
      #NAME="instrucao(31:0)"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-10,-10), (-10,10), (0,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (20,220)
     VARIABLES
     {
      #DIRECTION="OUT"
      #FAMILY="Fub"
      #NAME="R"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-10,-10), (10,-10), (0,0) )
     }
    }
    PIN  21, 0, 0
    {
     COORD (80,220)
     VARIABLES
     {
      #DIRECTION="IN"
      #LABEL="In"
      #MODIFIED="1"
      #NAME="Done"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-10,0), (10,0), (0,-10), (-10,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "IF_ID" "IF_ID"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #FUB="1"
    #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1561758902"
    #NAME="IF_ID"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,180,900)
    FREEID 29
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (0,0,180,900)
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (14,48,166,72)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (14,168,91,192)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (14,788,97,812)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (14,328,142,352)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (28,428,166,452)
     ALIGN 6
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  20, 0, 0
    {
     TEXT "$#NAME"
     RECT (75,728,166,752)
     ALIGN 6
     MARGINS (1,1)
     PARENT 19
    }
    TEXT  24, 0, 0
    {
     TEXT "$#NAME"
     RECT (14,608,165,632)
     ALIGN 4
     MARGINS (1,1)
     PARENT 23
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (128,846,152,886)
     ALIGN 9
     MARGINS (1,1)
     PARENT 26
     ORIENTATION 5
    }
    PIN  6, 0, 0
    {
     COORD (0,60)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #NAME="PC_mais_4(31:0)"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (1,-10), (1,10), (11,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,180)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #NAME="IF_Flush"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (1,-10), (1,10), (11,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,800)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #NAME="IF_ID_en"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (1,-10), (1,10), (11,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,340)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #NAME="instrucao(31:0)"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (1,-10), (1,10), (11,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (180,440)
     VARIABLES
     {
      #DIRECTION="OUT"
      #FAMILY="Fub"
      #MODIFIED="1"
      #NAME="IF_ID_out(63:0)"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-10,-10), (-10,10), (0,0) )
     }
    }
    PIN  19, 0, 0
    {
     COORD (180,740)
     VARIABLES
     {
      #DIRECTION="OUT"
      #FAMILY="Fub"
      #NAME="ID_EX_en"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-10,-10), (-10,10), (0,0) )
     }
    }
    PIN  23, 0, 0
    {
     COORD (0,620)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #MODIFIED="1"
      #NAME="IF_ID_atual(63:0)"
     }
     LINE  1, 0, 0
     {
      POINTS ( (1,-10), (1,10), (11,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (140,900)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #MODIFIED="1"
      #NAME="CLK"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-10,-1), (10,-1), (0,-11) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "mux_PC" "mux_PC"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #FUB="1"
    #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1561750174"
    #NAME="mux_PC"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,220,320)
    FREEID 26
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (0,0,220,320)
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (72,288,206,312)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (14,28,166,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (14,268,160,292)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (14,88,145,112)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (14,148,198,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (14,208,176,232)
     ALIGN 4
     MARGINS (1,1)
     PARENT 24
    }
    PIN  4, 0, 0
    {
     COORD (220,300)
     VARIABLES
     {
      #DIRECTION="OUT"
      #FAMILY="Fub"
      #NAME="PC_value(31:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-10,-10), (-10,10), (0,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #NAME="PC_mais_4(31:0)"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (1,-10), (1,10), (11,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #NAME="selecao_PC(1:0)"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (1,-10), (1,10), (11,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (0,100)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #NAME="PC_jump(31:0)"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (1,-10), (1,10), (11,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #NAME="PC_interrupcao(31:0)"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (1,-10), (1,10), (11,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (0,220)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #NAME="PC_excecao(31:0)"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (1,-10), (1,10), (11,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "PC" "PC"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #FUB="1"
    #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1561758947"
    #NAME="PC"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,180,220)
    FREEID 31
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (0,0,180,220)
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (14,108,172,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (46,148,166,172)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (8,145,32,206)
     ALIGN 9
     MARGINS (1,1)
     PARENT 14
     ORIENTATION 5
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (14,28,54,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (14,68,143,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  30, 0, 0
    {
     TEXT "$#NAME"
     RECT (148,14,172,67)
     ALIGN 1
     MARGINS (1,1)
     PARENT 29
     ORIENTATION 5
    }
    PIN  8, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #MODIFIED="1"
      #NAME="PC_proximo(31:0)"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (1,-10), (1,10), (11,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (180,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #FAMILY="Fub"
      #NAME="PC_Out(31:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-10,-10), (-10,10), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (20,220)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #NAME="PC_en"
      #SIDE="bottom"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-10,-1), (10,-1), (0,-11) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #MODIFIED="1"
      #NAME="CLK"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (1,-10), (1,10), (11,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DESCRIPTION=""
      #DIRECTION="IN"
      #FAMILY="Fub"
      #MODIFIED="1"
      #NAME="PC_atual(31:0)"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (1,-10), (1,10), (11,0) )
     }
    }
    PIN  29, 0, 0
    {
     COORD (160,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #NAME="Reset"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-10,1), (10,1), (0,11) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "selecionar_PC" "selecionar_PC"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #FUB="1"
    #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1561750174"
    #NAME="selecionar_PC"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,220,280)
    FREEID 20
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (0,0,220,280)
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (14,28,90,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (14,88,54,112)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (14,148,83,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (14,208,57,232)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (60,188,206,212)
     ALIGN 6
     MARGINS (1,1)
     PARENT 18
    }
    PIN  10, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #NAME="Excecao"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (1,-10), (1,10), (11,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,100)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #NAME="Inter"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (1,-10), (1,10), (11,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #NAME="ac_inter"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (1,-10), (1,10), (11,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (0,220)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #NAME="jump"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (1,-10), (1,10), (11,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (220,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #FAMILY="Fub"
      #NAME="selecao_PC(1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-10,-10), (-10,10), (0,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "Somador" "Somador"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #FUB="1"
    #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1561750174"
    #NAME="Somador"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,200,180)
    FREEID 10
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (0,0,200,180)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (14,148,134,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (14,48,118,72)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,128,186,152)
     ALIGN 6
     MARGINS (1,1)
     PARENT 6
    }
    PIN  2, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #NAME="PC_Out(31:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (1,-10), (1,10), (11,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,60)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #NAME="Cte_4(31:0)"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (1,-10), (1,10), (11,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (200,140)
     VARIABLES
     {
      #DIRECTION="OUT"
      #FAMILY="Fub"
      #NAME="PC_mais_4(31:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-10,-10), (-10,10), (0,0) )
     }
    }
   }
  }
 }
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (2800,1500)
  MARGINS (0,0,0,0)
  RECT (0,0,100,200)
  VARIABLES
  {
   #BLOCKTABLE_VISIBLE="0"
   TITLE="Estagio 1 - IF"
  }
 }
 
 BODY
 {
  INSTANCE  18, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="PC"
    #CUSTOM_NAME=""
    #IMPL="PC"
    #LIBRARY="#default"
    #REFERENCE="U1"
    #SYMBOL="PC"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (940,540)
   VERTEXES ( (8,1201), (12,1207), (14,1227), (18,1973), (20,2026), (29,4696) )
  }
  TEXT  19, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1068,760,1110,795)
   MARGINS (1,1)
   PARENT 18
  }
  TEXT  20, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (940,504,979,539)
   ALIGN 8
   MARGINS (1,1)
   PARENT 18
  }
  INSTANCE  29, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mux_PC"
    #CUSTOM_NAME=""
    #IMPL="mux_PC"
    #LIBRARY="#default"
    #REFERENCE="U2"
    #SYMBOL="mux_PC"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (580,540)
   VERTEXES ( (4,1202), (12,1223), (18,1696), (20,1196), (22,1198), (24,1200) )
  }
  TEXT  30, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (580,860,692,895)
   MARGINS (1,1)
   PARENT 29
  }
  TEXT  31, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (580,504,619,539)
   ALIGN 8
   MARGINS (1,1)
   PARENT 29
  }
  NET BUS  40, 0, 0
  {
   VARIABLES
   {
    #INITIAL_VALUE="\"00000000000000000000000000000000\""
    #NAME="PC_value(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  TEXT  41, 0, 0
  {
   TEXT "$#NAME"
   RECT (818,853,983,880)
   ALIGN 9
   PARENT 1253
  }
  INSTANCE  54, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Somador"
    #CUSTOM_NAME=""
    #IMPL="Somador"
    #LIBRARY="#default"
    #REFERENCE="U3"
    #SYMBOL="Somador"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (1240,380)
   VERTEXES ( (2,1209), (4,1183), (6,1221) )
  }
  TEXT  55, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1320,560,1440,595)
   MARGINS (1,1)
   PARENT 54
  }
  TEXT  56, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1240,344,1279,379)
   ALIGN 8
   MARGINS (1,1)
   PARENT 54
  }
  NET BUS  72, 0, 0
  {
   VARIABLES
   {
    #NAME="PC_Out(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  TEXT  73, 0, 0
  {
   TEXT "$#NAME"
   RECT (1222,600,1370,627)
   ALIGN 4
   PARENT 1262
  }
  INSTANCE  74, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #CUSTOM_NAME=""
    #INITIAL_VALUE="\"00000000000000000000000000000100\""
    #LIBRARY="#terminals"
    #REFERENCE="Cte_4_Input(31:0)"
    #SYMBOL="BusInput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1120,440)
   VERTEXES ( (2,1184) )
  }
  TEXT  75, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (835,423,1069,458)
   ALIGN 6
   MARGINS (1,1)
   PARENT 74
  }
  NET BUS  80, 0, 0
  {
   VARIABLES
   {
    #INITIAL_VALUE="\"00000000000000000000000000000100\""
    #NAME="Cte_4(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  TEXT  81, 0, 0
  {
   TEXT "$#NAME"
   RECT (1118,413,1243,440)
   ALIGN 9
   PARENT 1235
  }
  NET BUS  102, 0, 0
  {
   VARIABLES
   {
    #INITIAL_VALUE="\"00000000000000000000000000000100\""
    #NAME="PC_mais_4(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  TEXT  103, 0, 0
  {
   TEXT "$#NAME"
   RECT (1310,247,1494,274)
   ALIGN 4
   PARENT 1283
  }
  INSTANCE  166, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="selecionar_PC"
    #CUSTOM_NAME=""
    #IMPL="selecionar_PC"
    #LIBRARY="#default"
    #REFERENCE="U4"
    #SYMBOL="selecionar_PC"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (580,980)
   VERTEXES ( (10,1186), (12,1188), (14,1190), (16,1192), (18,1697) )
  }
  TEXT  167, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (580,1260,772,1295)
   MARGINS (1,1)
   PARENT 166
  }
  TEXT  168, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (580,944,619,979)
   ALIGN 8
   MARGINS (1,1)
   PARENT 166
  }
  INSTANCE  249, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="Excecao"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (500,1020)
   VERTEXES ( (2,1185) )
  }
  TEXT  250, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (337,1003,449,1038)
   ALIGN 6
   MARGINS (1,1)
   PARENT 249
  }
  INSTANCE  251, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="Inter"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (500,1080)
   VERTEXES ( (2,1187) )
  }
  TEXT  252, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (390,1063,449,1098)
   ALIGN 6
   MARGINS (1,1)
   PARENT 251
  }
  INSTANCE  253, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="ac_inter"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (500,1140)
   VERTEXES ( (2,1189) )
  }
  TEXT  254, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (343,1123,449,1158)
   ALIGN 6
   MARGINS (1,1)
   PARENT 253
  }
  INSTANCE  255, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="jump"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (500,1200)
   VERTEXES ( (2,1191) )
  }
  TEXT  256, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (383,1183,449,1218)
   ALIGN 6
   MARGINS (1,1)
   PARENT 255
  }
  NET WIRE  259, 0, 0
  NET WIRE  263, 0, 0
  NET WIRE  267, 0, 0
  NET WIRE  271, 0, 0
  NET BUS  285, 0, 0
  {
   VARIABLES
   {
    #INITIAL_VALUE="\"00\""
    #NAME="selecao_PC(1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  TEXT  286, 0, 0
  {
   TEXT "$#NAME"
   RECT (817,1153,994,1180)
   ALIGN 9
   PARENT 1706
  }
  INSTANCE  309, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="PC_jump(31:0)"
    #SYMBOL="BusInput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (500,640)
   VERTEXES ( (2,1195) )
  }
  TEXT  310, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (251,623,449,658)
   ALIGN 6
   MARGINS (1,1)
   PARENT 309
  }
  INSTANCE  311, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="PC_interrupcao(31:0)"
    #SYMBOL="BusInput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (500,700)
   VERTEXES ( (2,1197) )
  }
  TEXT  312, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (169,683,449,718)
   ALIGN 6
   MARGINS (1,1)
   PARENT 311
  }
  INSTANCE  313, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="PC_excecao(31:0)"
    #SYMBOL="BusInput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (500,760)
   VERTEXES ( (2,1199) )
  }
  TEXT  314, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (208,743,449,778)
   ALIGN 6
   MARGINS (1,1)
   PARENT 313
  }
  NET BUS  317, 0, 0
  NET BUS  321, 0, 0
  NET BUS  325, 0, 0
  INSTANCE  394, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="ativar_registradores"
    #CUSTOM_NAME=""
    #IMPL="ativar_registradores"
    #LIBRARY="#default"
    #REFERENCE="U5"
    #SYMBOL="ativar_registradores"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (1240,860)
   VERTEXES ( (2,1228), (18,1542), (22,1572), (25,4477), (8,4496), (4,4498), (14,4665) )
  }
  TEXT  395, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1240,1100,1499,1135)
   MARGINS (1,1)
   PARENT 394
  }
  TEXT  396, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1240,824,1279,859)
   ALIGN 8
   MARGINS (1,1)
   PARENT 394
  }
  NET WIRE  416, 0, 0
  {
   VARIABLES
   {
    #INITIAL_VALUE="'1'"
    #NAME="PC_en"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  TEXT  417, 0, 0
  {
   TEXT "$#NAME"
   RECT (1145,867,1218,894)
   ALIGN 4
   PARENT 1303
  }
  INSTANCE  456, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="hazard_dados"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (1600,1020)
   ORIENTATION 2
   VERTEXES ( (2,4495) )
  }
  TEXT  457, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1651,1003,1836,1038)
   ALIGN 4
   MARGINS (1,1)
   PARENT 456
   ORIENTATION 2
  }
  INSTANCE  458, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="miss_cache_D"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (1600,1080)
   ORIENTATION 2
   VERTEXES ( (2,4497) )
  }
  TEXT  459, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1651,1063,1846,1098)
   ALIGN 4
   MARGINS (1,1)
   PARENT 458
   ORIENTATION 2
  }
  NET WIRE  462, 0, 0
  NET WIRE  470, 0, 0
  INSTANCE  472, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="cache_I"
    #CUSTOM_NAME=""
    #IMPL="cache_I"
    #LIBRARY="#default"
    #REFERENCE="U6"
    #SYMBOL="cache_I"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (1560,300)
   VERTEXES ( (4,1210), (10,1218), (12,1231), (16,1433), (21,1839) )
  }
  TEXT  473, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1840,520,1943,555)
   MARGINS (1,1)
   PARENT 472
  }
  TEXT  474, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1560,264,1599,299)
   ALIGN 8
   MARGINS (1,1)
   PARENT 472
  }
  INSTANCE  491, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="R_I_out"
    #SYMBOL="Output"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (1860,600)
   VERTEXES ( (2,1472) )
  }
  TEXT  492, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1912,583,2014,618)
   ALIGN 4
   MARGINS (1,1)
   PARENT 491
  }
  INSTANCE  555, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="data_I(31:0)"
    #SYMBOL="BusInput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1860,720)
   ORIENTATION 2
   VERTEXES ( (2,1217) )
  }
  TEXT  556, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1911,703,2068,738)
   ALIGN 4
   MARGINS (1,1)
   PARENT 555
   ORIENTATION 2
  }
  NET BUS  559, 0, 0
  INSTANCE  590, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="IF_ID"
    #CUSTOM_NAME=""
    #IMPL="IF_ID"
    #LIBRARY="#default"
    #REFERENCE="U7"
    #SYMBOL="IF_ID"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (2120,220)
   VERTEXES ( (6,1224), (8,1226), (12,1232), (14,2062), (19,1387), (23,2066), (26,3223), (10,4666) )
  }
  TEXT  591, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2120,1120,2191,1155)
   MARGINS (1,1)
   PARENT 590
  }
  TEXT  592, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2120,184,2159,219)
   ALIGN 8
   MARGINS (1,1)
   PARENT 590
  }
  NET BUS  660, 0, 0
  {
   VARIABLES
   {
    #INITIAL_VALUE="\"00000000000000000000000000000100\""
    #NAME="PC_mais_4(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  INSTANCE  687, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #INITIAL_VALUE="'0'"
    #LIBRARY="#terminals"
    #REFERENCE="IF_Flush"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (2100,140)
   ORIENTATION 2
   VERTEXES ( (2,1225) )
  }
  TEXT  688, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2160,123,2275,158)
   ALIGN 4
   MARGINS (1,1)
   PARENT 687
   ORIENTATION 2
  }
  NET WIRE  691, 0, 0
  TEXT  716, 0, 0
  {
   TEXT "$#NAME"
   RECT (1562,1112,1659,1139)
   ALIGN 9
   PARENT 4672
  }
  NET BUS  725, 0, 0
  {
   VARIABLES
   {
    #INITIAL_VALUE="\"00000000000000000000000000000000\""
    #NAME="instrucao(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  TEXT  726, 0, 0
  {
   TEXT "$#NAME"
   RECT (1960,573,2120,600)
   ALIGN 9
   PARENT 1317
  }
  NET WIRE  734, 0, 0
  {
   VARIABLES
   {
    #INITIAL_VALUE="'1'"
    #NAME="IF_ID_en"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  INSTANCE  752, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="IF_ID_out(63:0)"
    #SYMBOL="BusOutput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2380,660)
   VERTEXES ( (2,2097) )
  }
  TEXT  753, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2432,643,2635,678)
   ALIGN 4
   MARGINS (1,1)
   PARENT 752
  }
  VTX  1183, 0, 0
  {
   COORD (1240,440)
  }
  VTX  1184, 0, 0
  {
   COORD (1120,440)
  }
  VTX  1185, 0, 0
  {
   COORD (500,1020)
  }
  VTX  1186, 0, 0
  {
   COORD (580,1020)
  }
  VTX  1187, 0, 0
  {
   COORD (500,1080)
  }
  VTX  1188, 0, 0
  {
   COORD (580,1080)
  }
  VTX  1189, 0, 0
  {
   COORD (500,1140)
  }
  VTX  1190, 0, 0
  {
   COORD (580,1140)
  }
  VTX  1191, 0, 0
  {
   COORD (500,1200)
  }
  VTX  1192, 0, 0
  {
   COORD (580,1200)
  }
  VTX  1195, 0, 0
  {
   COORD (500,640)
  }
  VTX  1196, 0, 0
  {
   COORD (580,640)
  }
  VTX  1197, 0, 0
  {
   COORD (500,700)
  }
  VTX  1198, 0, 0
  {
   COORD (580,700)
  }
  VTX  1199, 0, 0
  {
   COORD (500,760)
  }
  VTX  1200, 0, 0
  {
   COORD (580,760)
  }
  VTX  1201, 0, 0
  {
   COORD (940,660)
  }
  VTX  1202, 0, 0
  {
   COORD (800,840)
  }
  VTX  1207, 0, 0
  {
   COORD (1120,700)
  }
  VTX  1208, 0, 0
  {
   COORD (1220,700)
  }
  VTX  1209, 0, 0
  {
   COORD (1240,540)
  }
  VTX  1210, 0, 0
  {
   COORD (1560,400)
  }
  VTX  1217, 0, 0
  {
   COORD (1860,720)
  }
  VTX  1218, 0, 0
  {
   COORD (1700,520)
  }
  VTX  1221, 0, 0
  {
   COORD (1440,520)
  }
  VTX  1222, 0, 0
  {
   COORD (1500,280)
  }
  VTX  1223, 0, 0
  {
   COORD (580,580)
  }
  VTX  1224, 0, 0
  {
   COORD (2120,280)
  }
  VTX  1225, 0, 0
  {
   COORD (2100,140)
  }
  VTX  1226, 0, 0
  {
   COORD (2120,400)
  }
  VTX  1227, 0, 0
  {
   COORD (960,760)
  }
  VTX  1228, 0, 0
  {
   COORD (1240,900)
  }
  VTX  1231, 0, 0
  {
   COORD (1940,400)
  }
  VTX  1232, 0, 0
  {
   COORD (2120,560)
  }
  BUS  1235, 0, 0
  {
   NET 80
   VTX 1183, 1184
  }
  WIRE  1236, 0, 0
  {
   NET 259
   VTX 1185, 1186
  }
  WIRE  1237, 0, 0
  {
   NET 263
   VTX 1187, 1188
  }
  WIRE  1238, 0, 0
  {
   NET 267
   VTX 1189, 1190
  }
  WIRE  1239, 0, 0
  {
   NET 271
   VTX 1191, 1192
  }
  BUS  1249, 0, 0
  {
   NET 317
   VTX 1195, 1196
  }
  BUS  1250, 0, 0
  {
   NET 321
   VTX 1197, 1198
  }
  BUS  1251, 0, 0
  {
   NET 325
   VTX 1199, 1200
  }
  VTX  1252, 0, 0
  {
   COORD (860,660)
  }
  BUS  1253, 0, 0
  {
   NET 40
   VTX 1201, 1252
  }
  VTX  1254, 0, 0
  {
   COORD (860,840)
  }
  BUS  1255, 0, 0
  {
   NET 40
   VTX 1252, 1254
  }
  BUS  1256, 0, 0
  {
   NET 40
   VTX 1254, 1202
  }
  VTX  1260, 0, 0
  {
   COORD (1220,540)
  }
  BUS  1261, 0, 0
  {
   NET 72
   VTX 1209, 1260
  }
  BUS  1262, 0, 0
  {
   NET 72
   VTX 1260, 1208
  }
  VTX  1263, 0, 0
  {
   COORD (1540,700)
  }
  BUS  1264, 0, 0
  {
   NET 72
   VTX 1208, 1263
  }
  VTX  1265, 0, 0
  {
   COORD (1540,400)
  }
  BUS  1266, 0, 0
  {
   NET 72
   VTX 1263, 1265
  }
  BUS  1267, 0, 0
  {
   NET 72
   VTX 1265, 1210
  }
  VTX  1272, 0, 0
  {
   COORD (1700,720)
  }
  BUS  1273, 0, 0
  {
   NET 559
   VTX 1217, 1272
  }
  BUS  1274, 0, 0
  {
   NET 559
   VTX 1272, 1218
  }
  VTX  1281, 0, 0
  {
   COORD (1500,520)
  }
  BUS  1282, 0, 0
  {
   NET 102
   VTX 1221, 1281
  }
  BUS  1283, 0, 0
  {
   NET 102
   VTX 1281, 1222
  }
  VTX  1284, 0, 0
  {
   COORD (570,580)
  }
  BUS  1285, 0, 0
  {
   NET 102
   VTX 1223, 1284
  }
  VTX  1286, 0, 0
  {
   COORD (570,280)
  }
  BUS  1287, 0, 0
  {
   NET 102
   VTX 1284, 1286
  }
  BUS  1288, 0, 0
  {
   NET 102
   VTX 1286, 1222
  }
  VTX  1289, 0, 0
  {
   COORD (1500,260)
  }
  BUS  1290, 0, 0
  {
   NET 660
   VTX 1222, 1289
  }
  VTX  1291, 0, 0
  {
   COORD (2100,260)
  }
  BUS  1292, 0, 0
  {
   NET 660
   VTX 1289, 1291
  }
  VTX  1293, 0, 0
  {
   COORD (2100,280)
  }
  BUS  1294, 0, 0
  {
   NET 660
   VTX 1291, 1293
  }
  BUS  1295, 0, 0
  {
   NET 660
   VTX 1293, 1224
  }
  VTX  1296, 0, 0
  {
   COORD (2040,140)
  }
  WIRE  1297, 0, 0
  {
   NET 691
   VTX 1225, 1296
  }
  VTX  1298, 0, 0
  {
   COORD (2040,400)
  }
  WIRE  1299, 0, 0
  {
   NET 691
   VTX 1296, 1298
  }
  WIRE  1300, 0, 0
  {
   NET 691
   VTX 1298, 1226
  }
  VTX  1301, 0, 0
  {
   COORD (960,900)
  }
  WIRE  1302, 0, 0
  {
   NET 416
   VTX 1227, 1301
  }
  WIRE  1303, 0, 0
  {
   NET 416
   VTX 1301, 1228
  }
  VTX  1313, 0, 0
  {
   COORD (1980,400)
  }
  BUS  1314, 0, 0
  {
   NET 725
   VTX 1231, 1313
  }
  VTX  1315, 0, 0
  {
   COORD (1980,560)
  }
  BUS  1316, 0, 0
  {
   NET 725
   VTX 1313, 1315
  }
  BUS  1317, 0, 0
  {
   NET 725
   VTX 1315, 1232
  }
  INSTANCE  1353, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="ID_EX_en"
    #SYMBOL="Output"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (2340,960)
   VERTEXES ( (2,1386) )
  }
  TEXT  1354, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2392,943,2524,978)
   ALIGN 4
   MARGINS (1,1)
   PARENT 1353
  }
  VTX  1386, 0, 0
  {
   COORD (2340,960)
  }
  VTX  1387, 0, 0
  {
   COORD (2300,960)
  }
  NET WIRE  1388, 0, 0
  WIRE  1389, 0, 0
  {
   NET 1388
   VTX 1386, 1387
  }
  VTX  1433, 0, 0
  {
   COORD (1580,520)
  }
  VTX  1471, 0, 0
  {
   COORD (1580,600)
  }
  VTX  1472, 0, 0
  {
   COORD (1860,600)
  }
  WIRE  1474, 0, 0
  {
   NET 1625
   VTX 1471, 1472
  }
  WIRE  1475, 0, 0
  {
   NET 1625
   VTX 1433, 1471
  }
  VTX  1542, 0, 0
  {
   COORD (1440,880)
  }
  VTX  1543, 0, 0
  {
   COORD (1580,880)
  }
  WIRE  1544, 0, 0
  {
   NET 1625
   VTX 1471, 1543
  }
  WIRE  1545, 0, 0
  {
   NET 1625
   VTX 1543, 1542
  }
  VTX  1572, 0, 0
  {
   COORD (1440,940)
  }
  NET WIRE  1625, 0, 0
  {
   VARIABLES
   {
    #NAME="R"
   }
  }
  TEXT  1626, 0, 0
  {
   TEXT "$#NAME"
   RECT (1582,547,1599,574)
   ALIGN 4
   PARENT 1475
  }
  NET WIRE  1678, 0, 0
  {
   VARIABLES
   {
    #NAME="Done"
   }
  }
  VTX  1696, 0, 0
  {
   COORD (580,820)
  }
  VTX  1697, 0, 0
  {
   COORD (800,1180)
  }
  VTX  1698, 0, 0
  {
   COORD (520,820)
  }
  BUS  1699, 0, 0
  {
   NET 285
   VTX 1696, 1698
  }
  VTX  1700, 0, 0
  {
   COORD (520,920)
  }
  BUS  1701, 0, 0
  {
   NET 285
   VTX 1698, 1700
  }
  VTX  1702, 0, 0
  {
   COORD (1000,920)
  }
  BUS  1703, 0, 0
  {
   NET 285
   VTX 1700, 1702
  }
  VTX  1704, 0, 0
  {
   COORD (1000,1180)
  }
  BUS  1705, 0, 0
  {
   NET 285
   VTX 1702, 1704
  }
  BUS  1706, 0, 0
  {
   NET 285
   VTX 1704, 1697
  }
  INSTANCE  1827, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="Done_in"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (1850,940)
   ORIENTATION 2
   VERTEXES ( (2,1829) )
  }
  TEXT  1828, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1901,923,2011,958)
   ALIGN 4
   MARGINS (1,1)
   PARENT 1827
   ORIENTATION 2
  }
  VTX  1829, 0, 0
  {
   COORD (1850,940)
  }
  VTX  1838, 0, 0
  {
   COORD (1640,940)
  }
  VTX  1839, 0, 0
  {
   COORD (1640,520)
  }
  NET WIRE  1840, 0, 0
  {
   VARIABLES
   {
    #NAME="Done"
   }
  }
  WIRE  1841, 0, 0
  {
   NET 1840
   VTX 1838, 1839
  }
  WIRE  1842, 0, 0
  {
   NET 1678
   VTX 1572, 1838
  }
  WIRE  1843, 0, 0
  {
   NET 1678
   VTX 1838, 1829
  }
  INSTANCE  1895, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="end_cache_I(31:0)"
    #SYMBOL="BusOutput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1780,800)
   VERTEXES ( (2,1897) )
  }
  TEXT  1896, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1832,783,2075,818)
   ALIGN 4
   MARGINS (1,1)
   PARENT 1895
  }
  VTX  1897, 0, 0
  {
   COORD (1780,800)
  }
  VTX  1898, 0, 0
  {
   COORD (1540,800)
  }
  BUS  1899, 0, 0
  {
   NET 72
   VTX 1263, 1898
  }
  BUS  1900, 0, 0
  {
   NET 72
   VTX 1898, 1897
  }
  INSTANCE  1952, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="CLK"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (1060,1280)
   VERTEXES ( (2,1972) )
  }
  TEXT  1953, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (951,1263,1009,1298)
   ALIGN 6
   MARGINS (1,1)
   PARENT 1952
  }
  VTX  1972, 0, 0
  {
   COORD (1060,1280)
  }
  VTX  1973, 0, 0
  {
   COORD (940,580)
  }
  VTX  1976, 0, 0
  {
   COORD (900,820)
  }
  VTX  1978, 0, 0
  {
   COORD (900,580)
  }
  WIRE  1979, 0, 0
  {
   NET 3179
   VTX 1976, 1978
  }
  WIRE  1980, 0, 0
  {
   NET 3179
   VTX 1978, 1973
  }
  NET BUS  2016, 0, 0
  {
   VARIABLES
   {
    #NAME="PC_Out(31:0)"
   }
  }
  VTX  2026, 0, 0
  {
   COORD (940,620)
  }
  VTX  2028, 0, 0
  {
   COORD (860,620)
  }
  BUS  2029, 0, 0
  {
   NET 2016
   VTX 2026, 2028
  }
  VTX  2030, 0, 0
  {
   COORD (860,500)
  }
  BUS  2031, 0, 0
  {
   NET 2016
   VTX 2028, 2030
  }
  VTX  2032, 0, 0
  {
   COORD (1180,500)
  }
  BUS  2033, 0, 0
  {
   NET 2016
   VTX 2030, 2032
  }
  VTX  2037, 0, 0
  {
   COORD (1180,700)
  }
  BUS  2039, 0, 0
  {
   NET 72
   VTX 1207, 2037
  }
  BUS  2040, 0, 0
  {
   NET 72
   VTX 2037, 1208
  }
  BUS  2041, 0, 0
  {
   NET 2016
   VTX 2032, 2037
  }
  VTX  2062, 0, 0
  {
   COORD (2300,660)
  }
  VTX  2065, 0, 0
  {
   COORD (2320,660)
  }
  VTX  2066, 0, 0
  {
   COORD (2120,840)
  }
  VTX  2068, 0, 0
  {
   COORD (2320,1180)
  }
  BUS  2069, 0, 0
  {
   NET 2099
   VTX 2065, 2068
  }
  VTX  2070, 0, 0
  {
   COORD (2080,1180)
  }
  BUS  2071, 0, 0
  {
   NET 2099
   VTX 2068, 2070
  }
  VTX  2072, 0, 0
  {
   COORD (2080,840)
  }
  BUS  2073, 0, 0
  {
   NET 2099
   VTX 2070, 2072
  }
  BUS  2074, 0, 0
  {
   NET 2099
   VTX 2072, 2066
  }
  BUS  2075, 0, 0
  {
   NET 2099
   VTX 2062, 2065
  }
  VTX  2097, 0, 0
  {
   COORD (2380,660)
  }
  BUS  2098, 0, 0
  {
   NET 2099
   VTX 2065, 2097
  }
  NET BUS  2099, 0, 0
  {
   VARIABLES
   {
    #NAME="IF_ID_signal(63:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  TEXT  2100, 0, 0
  {
   TEXT "$#NAME"
   RECT (2322,613,2518,640)
   ALIGN 9
   PARENT 2098
  }
  VTX  2792, 0, 0
  {
   COORD (1100,1280)
  }
  VTX  2793, 0, 0
  {
   COORD (1100,820)
  }
  WIRE  2794, 0, 0
  {
   NET 3179
   VTX 2792, 2793
  }
  WIRE  2797, 0, 0
  {
   NET 3179
   VTX 2792, 1972
  }
  WIRE  2798, 0, 0
  {
   NET 3179
   VTX 1976, 2793
  }
  NET WIRE  3179, 0, 0
  {
   VARIABLES
   {
    #NAME="CLK_IN"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  VTX  3223, 0, 0
  {
   COORD (2260,1120)
  }
  VTX  3224, 0, 0
  {
   COORD (2260,1280)
  }
  WIRE  3225, 0, 0
  {
   NET 3179
   VTX 2792, 3224
  }
  WIRE  3226, 0, 0
  {
   NET 3179
   VTX 3224, 3223
  }
  VTX  4477, 0, 0
  {
   COORD (1440,980)
  }
  VTX  4478, 0, 0
  {
   COORD (2040,980)
  }
  WIRE  4479, 0, 0
  {
   NET 691
   VTX 1298, 4478
  }
  WIRE  4480, 0, 0
  {
   NET 691
   VTX 4478, 4477
  }
  VTX  4495, 0, 0
  {
   COORD (1600,1020)
  }
  VTX  4496, 0, 0
  {
   COORD (1440,1020)
  }
  VTX  4497, 0, 0
  {
   COORD (1600,1080)
  }
  VTX  4498, 0, 0
  {
   COORD (1440,1080)
  }
  WIRE  4499, 0, 0
  {
   NET 470
   VTX 4495, 4496
  }
  WIRE  4500, 0, 0
  {
   NET 462
   VTX 4497, 4498
  }
  VTX  4665, 0, 0
  {
   COORD (1240,1040)
  }
  VTX  4666, 0, 0
  {
   COORD (2120,1020)
  }
  VTX  4667, 0, 0
  {
   COORD (1180,1040)
  }
  WIRE  4668, 0, 0
  {
   NET 734
   VTX 4665, 4667
  }
  VTX  4669, 0, 0
  {
   COORD (1180,1140)
  }
  WIRE  4670, 0, 0
  {
   NET 734
   VTX 4667, 4669
  }
  VTX  4671, 0, 0
  {
   COORD (2040,1140)
  }
  WIRE  4672, 0, 0
  {
   NET 734
   VTX 4669, 4671
  }
  VTX  4673, 0, 0
  {
   COORD (2040,1020)
  }
  WIRE  4674, 0, 0
  {
   NET 734
   VTX 4671, 4673
  }
  WIRE  4675, 0, 0
  {
   NET 734
   VTX 4673, 4666
  }
  INSTANCE  4693, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="Reset"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (740,480)
   VERTEXES ( (2,4695) )
  }
  TEXT  4694, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (611,463,689,498)
   ALIGN 6
   MARGINS (1,1)
   PARENT 4693
  }
  VTX  4695, 0, 0
  {
   COORD (740,480)
  }
  VTX  4696, 0, 0
  {
   COORD (1100,540)
  }
  NET WIRE  4697, 0, 0
  VTX  4698, 0, 0
  {
   COORD (1100,480)
  }
  WIRE  4699, 0, 0
  {
   NET 4697
   VTX 4695, 4698
  }
  WIRE  4700, 0, 0
  {
   NET 4697
   VTX 4698, 4696
  }
 }
 
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (2800,1500)
  MARGINS (0,0,0,0)
  RECT (0,0,0,0)
  VARIABLES
  {
   #BLOCKTABLE_PAGE="1"
   #BLOCKTABLE_TEMPL="1"
   #BLOCKTABLE_VISIBLE="0"
   #MODIFIED="1519133026"
   PAGENAME=""
   PAGENUMBER="1"
  }
 }
 
 BODY
 {
  TEXT  4904, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "Created:"
   RECT (1940,1266,2057,1319)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  4905, 0, 0
  {
   PAGEALIGN 10
   TEXT "$CREATIONDATE"
   RECT (2114,1262,2784,1322)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  4906, 0, 0
  {
   PAGEALIGN 10
   TEXT "Title:"
   RECT (1938,1326,2009,1379)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  4907, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$TITLE"
   RECT (2111,1322,2781,1382)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  4908, 0, 0
  {
   PAGEALIGN 10
   TEXT 
"(C)ALDEC. Inc\n"+
"2260 Corporate Circle\n"+
"Henderson, NV 89074"
   RECT (2140,1140,2435,1241)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
   MULTILINE
  }
  TEXT  4909, 0, 0
  {
   PAGEALIGN 10
   TEXT "Page:"
   RECT (1938,1444,2017,1497)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  4910, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$PAGENUMBER / $PAGECOUNT     $PAGENAME"
   RECT (2110,1440,2780,1500)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  4911, 0, 0
  {
   PAGEALIGN 10
   TEXT "Revision:"
   RECT (1936,1384,2064,1437)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  4912, 0, 0
  {
   PAGEALIGN 10
   TEXT "$Revision"
   RECT (2110,1394,2770,1429)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,204,0,"Arial")
   UPDATE 0
  }
  GROUP  4913, 0, 0
  {
   PAGEALIGN 10
   RECT (1920,1120,2801,1501)
   FREEID 595
   LINE  594, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (880,380), (880,0), (0,0), (0,380), (880,380) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  4914, 0, 0
  {
   PAGEALIGN 10
   RECT (1920,1320,2801,1321)
   FREEID 579
   LINE  578, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  4915, 0, 0
  {
   PAGEALIGN 10
   RECT (1920,1260,2801,1261)
   FREEID 578
   LINE  577, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  4916, 0, 0
  {
   PAGEALIGN 10
   RECT (1920,1380,2801,1381)
   FREEID 584
   LINE  583, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  4917, 0, 0
  {
   PAGEALIGN 10
   RECT (1920,1440,2801,1441)
   FREEID 583
   LINE  582, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  4918, 0, 0
  {
   PAGEALIGN 10
   RECT (2100,1120,2101,1261)
   FREEID 582
   LINE  581, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (0,140) )
   }
  }
  GROUP  4919, 0, 0
  {
   PAGEALIGN 10
   RECT (2100,1260,2101,1501)
   FREEID 580
   LINE  579, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (0,240) )
   }
  }
  BMPPICT  4920, 0, 0
  {
   PAGEALIGN 10
   RECT (1940,1180,2079,1225)
   TEXT
   "ezE1QTMzOEZELTk0QjYtNGZmNC1BMUUwLTZCREEwNTg1QzkwRH0A/EkAACgAAACLAAAALQAAAAEAGAAAAAAA1kkAABILAAASCwAAAAAAAAAAAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////8+vX28OHu5Mji0KDYv37QsmTLqlTKqFHNrFjStWrbxInn16/y6tT69u3///////////////////////////////////////////////////////////////////8AAAD///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////749Onw5sziz5/Wu3bPsGHNrFjLqlTKp07GoULBmTO+kye5ixazgQKygAC3iBDHo0bbxIju5Mj8+vX///////////////////////////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////+/vz28eLt4sXr377v5cr38uX+/fv////////////////////69+7x6NDm1avVunXDnDmygACygACzgQLGoUPfy5b69u3///////////////////////////////////////////////8AAAD///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////78+/b+/vz////////////////////////////////////////////////////7+PHu48bStWu4ihSygACygAC+lCjhzZr9+/f///////////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////179/Wu3a3iBGygACygADGoULw5sz///////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////v5MnIpEmygACygAC5ixbhzpz///////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////9/frZwIC0gweygACygADWu3b+/fv///////////////////////8AAAD////q3Ljv5cr////n2LHx6NH////m1q328ODq3LjXvHnWvHjy6dP////////k0qXYv3/fy5b59er////m1avXvnzYv37r377cxYrbxIn48+f07dvm1av////w5s3awYPcxYv07Nnu5Mju48f////p2rXq3bv////////////x6NDfy5b////9/PjfypXXvHnbxInz69bm1av9+/fo2bPw5szn2LD07drl1ar+/fv////t4sTr377////q3LjXvXviz57p27fu48b////z69fn167y6tXo2bL////w5szq3Lj////v5cvYvn3iz57+/vz1797o2bL////x6NDk0qT+/vz////////49Ojdx47XvXvx6ND9/frfypTZwYLz69b8+vXm1av69+7q3Lj69u3s37/w5szn2LH179/////p2rXw5sz////x6NHo2bLs4MDw5s3////m1avt4sX////n167z7Nj////////////////////////////////////k06a3iBGygACygADUuHD9/fr///////////////////8AAAD////Orl3awoX////Jpkziz5/////Ho0bp27bMq1bStGnm1qz28OD////+/fvAly7awoTWu3fHo0f69+/GoULUuHDo2bPr3r3gzJjWvHjNrVvm1qzKp0/t4cLAly/fy5bQsmTVuXPZwIHbxIj59eq3iBHUuHH////////////Ttm2ygAD07dv59uy9kSPfypXq3brp2rXFoED179/EnTvp27fIpEjm1avEnj3////////Wu3bVunTm1avAmDDdx47n2LHdx47Jpk338uTQsWPWu3bk06bJpkz////cxYrRs2fw5s3CmjTeyZLNrVvWu3fn2LDLqlT+/vzEnjzEnTr9/Pj////69+7GoEHPsGDhzZrv5cvQsmTPr1/eyJHFnz/r3r3Jpk3t4sW4iRPp27fTt27eyZPJpkzo2bL////dxo3LqlT38uTNrVvawYPVunXdyJD49OiygAHawoX////IpEjl1Kn////////////////////////////////////////n2LG2hw6ygACygADYv3////////////////////8AAAD////Rs2bcxoz////NrVrPr1/l1KjCmjTs4MHOr17UuXLq3Lj7+fP////9/frEnTvy6tX////IpUrhzp3NrFnXvHnp27f///759uzUuXLNrFjo2bLOrlzQsmXawoX9/PnLqlTUuXLbxIneyJHawoW8kCHawYP////////38uXKp07MqlXbw4f8+/bAly7hzpzu48fu5MjAly/Orl3NrFj8+/bHo0fo2rTDnDjgy5fx6NDbxIjVunXIpUrm1qz////////28OHAly7MqlW5jBjx58/m1q3Mq1b////dyJDVunTWvHjVunT////28OHDnDjcxYrUt2/m1au9kiXOr178+vT////j0aLFnz/////////v5cu/lSv6+PD////StWvStWrStGndxo3BmTLawoTTtmzk06bLqVPKp07j0aLx58++lCnKqFC7jx7w5szXvXrgy5fVuXO+kyfeyZP////GoUPk06f////////////////////////////////////////////l1Km0hAiygACygADk06f///////////////8AAAD////TtmzeyZP////Pr1/EnjzVunW9kiXt4sXPsGDMqlXgy5f59uz////9/frEnTvy6dP////Pr1/cxYvOrl3Orlzhzp3x6NHGoULUuHD38uXn16/NrVrRs2bcxoz9/Pnn2LH07dvcxYvLqVLNrFjbw4fWu3b////////o2rTKp07v5MnIpUr7+PHAly/Wu3bo2bLt4sXCmjXcxYrMq1fy6tTJpk3p2rXCmzbYvn3t4sTcxYrVunTIpEnr3rz////////////QsWLeyZLJpk39/Pnn167NrVr////eyZPVunXUuXLZwID////69u3DnDjcxYrNrFjJpUvfypXNrFn7+fL////hzp3Ho0f////////u48fAmDD9+/f////Wu3fRs2bUt2/GoEHk0qXStGnHokTo2bLLqlTeyZPNrFncxYrTtm3dyJDKp0/8+vTZwYLKp0/QsWPawYPcxoz07du+kyfQsmT////////////////////////////////////////////////aw4aygACygAC6jhz07Nn///////////8AAADy6dPGoUPPsGH17t3JpUvhzpz////GoUPq3LjLqVPawoXy6tX7+fL////+/fu/lizk06fm1qzAli3x58/HokXcxYvz7Njn16++lCns37/48+fk06fJpUvr377BmDHl1Knw5s39+/faw4aygADs4MHdx4/QsmX////////NrVvWvHj////DnDnl1arBmTPp27f17t3r377BmTPs37/BmTPp2rXHo0fm1q3BmTLt4sX38ePWu3fVunTiz5/FoEDq3Lnt4cP+/v3iz5+2hw7XvHn38ePVunTCmzby6tXZwYLStWrs37/Cmzbr3rzWu3bMq1fq3buygADcxYrs4MHGoUL7+fL////38+bEnTrawoXt4sXz69fKqFDYv3/q3brAmDDs4MHLqVO4ihT7+fPYv3+zgQPs4MHHokTj0aPQsWLawoThzp23iBHYv37////UuXKygADx6NDcxYvWu3fNrFnhzpzNrVrhzZr////////////////////////////////////////////+/vzJpUuygACygADNrFj+/v3///////8AAADVunXNrVvMq1beyZPfypTt4sX////dx47y6tThzpzMqlXPr1/z69b////////bxIjQsmTTtm3s37/////cxozNrVrQsWL07dvj0KHMq1fn16/x6dLcxoz////q3brQsmTOrl3z7Njp27fVunX////p27fk0qT///////7ZwIHw5sz////hzp3l1KnXvXrNrVvWvHj179/UuXLQsWLi0KD8+vXcxYry6tTUuHHMq1bfypXn2LDl1Kj////hzp3OrlzVunX9+/f48+fPsGHx6NDiz5/NrFjNrFnXvXrk0qTj0aP////o2bLPsGDVunT49On07NnPsGD8+vT07Nndx479+/f////////07NnUuHDNrFnr37759uzVunXPr1/n167////cxozawoX////y6dPRtGj28OHgzJjPsGDZwID6+PD07tzRs2bx6ND////j0aLbw4f////q3LndyJDYvn39/Pjt4cPbw4f///7////////////////////////////////////////////x6dK4ihWygAC0gwbp27b///////8AAAD///////////////////////////////////////////////////////////////////7///////////////////////////////////////////////////////////////////////////////////////////////7///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////7////////////////////////////////////////////////XvnyygACygADHo0f///7///8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////38uW6jRqygACzgQLt4sX///8AAADs37/n2LHo2rTo2rTo2rTn16/z7Nj////////////////////////////////////////////////////////49Ojo2bLo2rTo2rTo2rTo2rTp27b49Onq3bro2bPo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2bL07Nn////t4sXn2LDo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTr3rzy6tX+/vz////////////////8+vXr377n2LHo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2bPq3Ln8+vX////////////////9/Pnt4cPi0KDdx47bw4fZwIDYvn3Yvn3Yvn3Yvn3Yvn3XvnzZwIDbw4fdx47hzpzq3Lj48+f////////////w587l1arp2rX9+/f////////////////////////////////////UuHCygACygADStWv///8AAADYv36zggS0gwe0gwe0gwe0ggXBmTL48+f////////////////////////////////////////////////////Wu3a0gwa0gwe0gwe0gwe0gwfCmjTw5866jRu0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwbStWr////Ho0e0gwa0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe1hQq4ihTBmDHdx479+/f////////48+fAli20gwa0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe1hAnx58/////////////o2bPCmjW2hg2ygACygACygACygACygACygACygACygACygACygACygACygACygACygAC1hAm6jhzStWr49Oj59uzeyJHbxIjcxYrp27f////////////////////////////////////v5cuzgQOygADAli369+4AAAD48+e/lSqygACygACygACygACygADVunX////////////////////////////////////////////////69u26jBmygACygACygACygACygADZwYL7+fK9kiWygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADKp07////NrVuygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADIpUr49On////9/frBmTKygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACy"+
"gACygACygADq3br////////l1aq1hAmygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADBmDHo2bLm1qzTtmziz5/l1ar////////////////////////////////////8+vTDnDmygAC2hgzs4MEAAAD////k0qSzgQKygACygACygACygAC2hg3q3bv38uX28OH28OH28OH28OH179/07Nnz7Njz7Njz7Nj17t3dx4+ygACygACygACygACygAC3hw/v5cv////Enj2ygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADEnTr////VunSygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADStGn////////JpUuygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADk06b////59eu8kCCygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADIpEjk0qXdx47cxYr07dr////////////////////////////////////////UuXKygACygADgzJgAAAD////////IpEiygACygACygACygACygAC0gwa3iRK3iBC3iBC3iBC3iBC3hw+1hQu1hQq1hQq1hQq1hQuzgQKygACygACygACygACygADHokT+/v3///7LqVKygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC7jx7+/v3cxYuygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC0ggXx6dL////PsGGygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADbxIj////j0KGygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADr3rz49Oj69+/////////////////////////////////////////////j0aOygACygADUuHAAAAD////////v5cu2hgyygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADfypX////////Rs2aygACygACygACygACygAC6jBm9kya9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO8kCHCmjX7+fLk0qWygACygACygACygACygAC2hgy7jh26jRu6jRu6jRu6jRu5ixe5ixa6jRu6jRq0gweygACygACygACygACygACygACygADawYP////Wu3eygACygACygACygACygAC5ixa9kya9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO7jx/awoX////Wu3aygACygACygACygACygACygACygACzggS9kSPAli2/liy/liy/lizAli2+lCm3iRKygACygACygACygACygACygACygADVunT////////////////////////////////////////////////////s4MG2hgyygADNrFgAAAD////////////UuHCygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC4iRP38+b////////XvHmygACygACygACygACygADgzJj38uX38uT38uT38uT38uT38uT38uT38uT38uT38eP38uX+/v3q3bqzggSygACygACygACygADMq1b28OD28OD28OD28OD28OD179717t328OD179/y6dPYv361hQuygACygACygACygACygADJpkz////dx46ygACygACygACygACygADZwIH38uX38uT38uT38uT38uT38uT38uT38uT38uT38uT38uT38uT38uT28eL69+/////Rs2aygACygACygACygACygACygAHRtGjx58/38eP49Oj49Oj49Oj49Oj49Oj38+b07dvj0aK7jx+ygACygACygACygACygADHokT////////////////////////////////////////////////////z69a7jh2ygADIpUoAAAD////////////28OG9kiSygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADPsGD////////////eyJGygACygACygACygACygADfypT////////////////////////////////////////////////x58+0gweygACygACygACygADKqFD////////////////////////////////////////////dxo2zgQKygACygACygACygADAly/////l1KmygACygACygACygACygADXvXr////////////////////////////////////////////////////////////////StWuygACygACygACygACygADEnjz///7////////////////////////////////////////k0qSzgQKygACygACygACygAC9kiX9/Pj////////////////////////////////////////////////38eO+kyeygADGoEEAAAD////////////////fypWygACygACygACygACygACygAC2hg23hw+2hgy1hQu0gwa0ggW0gwa0gweygACygACygACygACygACygADp27f////////////k06eygACygACygACygACygADXvXr////////////////////////////////////////////////38eO3hw+ygACygACygACygADCmzb+/v3////////////////////////////////////////69+66jRqygACygACygACygAC7jx/7+fPt4cKzgQKygACygACygACygADPr1/////////////////////////////////////////////////////////////////Yvn2ygACygACygACygACygADTtmz////////////////////////////////////////////38uW7jx61hAm2hgy2hgy0hAi9kyb59uz////////////////////////////////////////////////38+a+lCiygADIpEgAAAD////////////////+/fvEnjyygACygACygACygACygADPr1/38uX17t307dvy6tTy6tT07drRs2aygACygACygACygACygADAly/69u3////////////p27e0gweygACygACygACygADQsWP////////////////////////////////////////////////7+fO8kCGygACygACygACygAC9kiT6+PD////////////////////////////////////////////Enj2ygACygACygACygAC5ixb07tz07du0gwaygACygACygACygAC4iRPFnz/Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7DnDjQsmX7+fP////eyZOygACygACygACygACygADTtm3////////////////////////////////////////////////28OD07dv07tz07tz07dv28OD+/fv////////////////////////////////////////////////38uW+kyeygADMqlUAAAD////////////////////r3r21hAmygACygACygACygAC5jBjy6tT////////////////////BmTKygACygACygACygACygADXvXv////////////////u5Mi4ihSygACygACygACygADIpUr+/fv///////////////////////////////////////////////7CmjSygACygACygACygAC6jRv179/////////////////////////////////////////////LqlSygACygACygACygAC2hw7u48f7+PG4ihSygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC7jh338uX////l1aqzgQOygACygACygACygADMq1f////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////07du8kCCygADStWoAAAD///////////////////////7QsWKygACygACygACygACygADNrFj////////////////s4MCzgQOygACygACygACygAC2hw7u5Mj////////////////07dq8kCGygACygACygACygADCmjT9+/f////////////////////////////////////////////////IpUqygACygACygACygAC3iRLv5cv////////////////////////////////////////////TtmyygACygACygACygAC0gwbn2LH///69kiWygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC3iBH1797////s4MG0hAiygACygACygACygADFnz/////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////u5Mi3iBCygADdxo0AAAD////////////////////////07Nm6jRuygACygACygACygACzgQLq3Ln////////////TtmyygACygACygACygACygADGoUL////////////////////59eu/liyygACygACygACygAC8kCD7+PH////////////////////////////////////////////////QsWOygACygACygACygAC0hAjp27b////////////////////////////////////////////awoWygACygACygACygACygADhzpz////EnTqygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADu5Mj////z7Ni2hgyygACygACygACygAC/lSr9/Pj////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////n166ygACzggTp27cAAAD////////////////////////////bxIiygACygACygACygACygADGoEH8+vT////59evAli2ygACygACygACygACygADgzJj////////////////////9/frDnDmygACygACygACygAC3hw/28OH////////////////////////////////////////////////XvXuygACygACygACygACygAHk0qT////////////////////////////////////////////hzp2ygACygACygACygACygADbxIn////KqFGygACygACygACygACzggTCmjXIpUrHo0bHo0bHo0bHo0bHo0bHo0bHo0bHo0bHo0bHo0bHo0bGoUPv5cv////49Om5ixaygACygACygACygAC6jRv38+b////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////awoSygAC8kSL38eMAAAD////////////////////////////8+vTBmDGygACygACygACygACygADi0KD////m1q2zgQKygACygACygACygAC4ihT38+b////////////////////////Jpk2ygACygACygACygACygAHw587////////////////////////////////////////////////eyZOygACygACygACygACygADdyJD////////////////////////////////////////////fy5aygACygACygACygACygADUuHH////StWuygACygACygACygAC0hAjn2LD9/Pj9+/f9+/f9+/f9+/f9+/f9+/f9+/f9+/f9+/f9+/f9+/f8+/b+/vz////9/Pm+lCiygACygACygACygAC1hQvs4MD////////////////////////////////////////////q3brVuXPWu3fWu3fWu3bWu3bu48f////////////////////////////////////////////9/frKp06ygADLqlT///8AAAD////////////////////////////////n1660hAiygACygACygACygAC/lSr6+PDRtGiygACygACygACygACygADQsWL///7////////////////////////QsmWygACygACygACygACygADp27f////////////////////////////////////////////////l1KmygACygACygACygACygADXvnz////////////////////////////////////////8+vXFnz6ygACygACygACygACygADOrlz////awoSygACygACygACygACygADk06b////////////////////////////////////////////////////////////////Ho0aygACygACygACygACygADUt2/////////////////////////////////////////////StGmygACygACygACygACygADZwIH////////////////////////////////////////////179+4iROygADl1Kj///8AAAD////////////////////////////////9/frLqlSygACygACygACygACygADPsGC8kSKygACygACygACygACzgQLo2bL////////////////////////////XvHmygACygACygACygACygADi0KD////////////////////////////////////////////////s37+ygACygACygACygACygADLqlTz69by6tXy6tTy6tTx6NDx58/y6tTy6tXx6NHk06bHokWygACygACygACygACygACygADMq1b////hzZqygACygACygACygACygADYv3/69+738+b38uX38uX38uX38uX38uX38uX38uX38uX38uX38uX38uX38uT7+fP////Wu3aygACygACygACygACygAC1hQvWvHjx6ND69u38+vT8+vT8+vT8+vT8+vT8+vX69+/n16+5jBiygACygACygACygACygADVunX////////////////////////////////////////////hzpyygAC9kiX7+fP///8AAAD////////////////////////////////////x6NG3iBCygACygACygACygACygACygACygACygACygACygADBmTL59uz////////////////////////////eyJGygACygACygACygACygADbxIj////////////////////////////////////////////////x6dK1hQuygACygACygACygACzgQK0hAi0hAi0gwe0gwe0gwe0gwe0gwe0hAi0gweygACygACygACygACygACygACygACygADRs2b////n2LCygACygACygACygACygAC1hAm4ihW4iRO4iRO4iRO4iRO4iRO4iRO4iRO4iRO4iRO4iRO4iRO3iRK2hgzZwID////q3LiygACygACygACygACygACygACygAC0hAi6jBm9kSO8kSK8kSK8kSK8kSK9kiS6jRqzgQKygACygACygACygACygACygADUuHD////////////////////////////////////////+/vzDnDiygADdx4////////8AAAD////////////////////////////////////////XvXqygACygACygACygACygACygACygACygACygACygADXvHn////////////////////////////////l1KmygACygACygACygACygADTt27////////////////////////////////////////////////07ty6jhyygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADfy5b////t4cKzgQKygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADOrlz////7+fLBmTOygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADZwYL////////////////////////////////////////o2bOygAG9kiX59er///////8AAAD////////////////////////////////////////49Oi+lCmygACygACygACygACygACygACygACygAC1hQrx58/////////////////////////////////s4MCzgQKygACygACygACygADNrFn////////////////////////////////////////////////48+fAly+ygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC8kSL48+f////x6NG3iBGygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADIpUr///7////k06eygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAHp27b////////////////////////////////////9/PjFoECygADj0aP///////////8AAAD////////////////////////////////////////////i0KCzggSygACygACygACygACygACygACygADGoUL////////////////////////////////////z69a0gwaygACygACygACygADGoUL////////////////////////////////////////////////7+fLGoEGygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC8kCHr"+
"3r3////////17t28kSKygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADEnTv7+fL////////bxIi0hAiygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADJpk39/fr////////////////////////////////////hzpyygADMq1b///////////////8AAAD////////////////////////////////////////////8+/bIpEiygACygACygACygACygACygACygADhzpz////////////////////////////////////49Om3iBGygACygACygACygAC/lSr8+/b////////////////////////////////////////////+/v3LqVKygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC2hg3BmTLXvnz07Nn////////////49OjBmDGygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC+lCn38eP////////////q3LjNrFm4ihSygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC3iBHQsmX48+f////////////////////////////////////17963iRK+lCn38uT///////////////8AAAD////////////////////////////////////////////////38uTr3rzq3bvo2rTo2bPo2bPo2bLo2rT8+vT////////////////////////////////////+/v3t4sXq3bvr3r3r3r3q3bvu48b+/fv////////////////////////////////////////////////z69bq3brr3r3r3r3r3r3r3r3r3r3r3r3r3r3r377p27fp27br377r3r3r3r3r3rzr377w5sz28OH8+vX////////////////////+/vzw5szq3bvr3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3q3bvt4sT8+vX///////////////////738+br377i0KDcxYraw4bbw4fbw4fbw4fbw4fbw4fbw4fbw4faw4bcxYvhzZvp27f28eL////////////////////////////////////////9/PjFoEC1hQrt4sX///////////////////8AAAD///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////7RtGi0gwbp27b///////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////VunS3iRLo2bL///////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////9/PnStGm+lCjt4sX///////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////28OHMq1fKqFH179////////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////9/Pjp2rXNrFjgy5f+/fv///////////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////07driz5/dx47179////////////////////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////+/vz17t3t4sX17t3///////////////////////////////////////////////////////8AAAA="
  }
 }
 
}

