Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Sep 19 11:12:40 2023
| Host         : LAPTOP-4V14CJV4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (48)
5. checking no_input_delay (2)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (48)
-------------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   72          inf        0.000                      0                   72           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 shorty_next_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.344ns  (logic 3.962ns (47.484%)  route 4.382ns (52.516%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE                         0.000     0.000 r  shorty_next_reg[17]/C
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  shorty_next_reg[17]/Q
                         net (fo=3, routed)           4.382     4.838    dout_OBUF[17]
    W19                  OBUF (Prop_obuf_I_O)         3.506     8.344 r  dout_OBUF[17]_inst/O
                         net (fo=0)                   0.000     8.344    dout[17]
    W19                                                               r  dout[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shorty_next_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.733ns  (logic 3.965ns (51.272%)  route 3.768ns (48.728%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE                         0.000     0.000 r  shorty_next_reg[6]/C
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  shorty_next_reg[6]/Q
                         net (fo=3, routed)           3.768     4.224    dout_OBUF[6]
    H2                   OBUF (Prop_obuf_I_O)         3.509     7.733 r  dout_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.733    dout[6]
    H2                                                                r  dout[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shorty_next_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.704ns  (logic 3.959ns (51.390%)  route 3.745ns (48.610%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  shorty_next_reg[22]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  shorty_next_reg[22]/Q
                         net (fo=3, routed)           3.745     4.201    dout_OBUF[22]
    L3                   OBUF (Prop_obuf_I_O)         3.503     7.704 r  dout_OBUF[22]_inst/O
                         net (fo=0)                   0.000     7.704    dout[22]
    L3                                                                r  dout[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shorty_next_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.669ns  (logic 3.972ns (51.794%)  route 3.697ns (48.206%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  shorty_next_reg[0]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  shorty_next_reg[0]/Q
                         net (fo=2, routed)           3.697     4.153    dout_OBUF[0]
    L2                   OBUF (Prop_obuf_I_O)         3.516     7.669 r  dout_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.669    dout[0]
    L2                                                                r  dout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shorty_next_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.663ns  (logic 3.961ns (51.690%)  route 3.702ns (48.310%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  shorty_next_reg[8]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  shorty_next_reg[8]/Q
                         net (fo=3, routed)           3.702     4.158    dout_OBUF[8]
    J1                   OBUF (Prop_obuf_I_O)         3.505     7.663 r  dout_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.663    dout[8]
    J1                                                                r  dout[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shorty_next_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.619ns  (logic 3.963ns (52.014%)  route 3.656ns (47.986%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  shorty_next_reg[9]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  shorty_next_reg[9]/Q
                         net (fo=3, routed)           3.656     4.112    dout_OBUF[9]
    K2                   OBUF (Prop_obuf_I_O)         3.507     7.619 r  dout_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.619    dout[9]
    K2                                                                r  dout[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shorty_next_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.548ns  (logic 3.966ns (52.552%)  route 3.581ns (47.448%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  shorty_next_reg[20]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  shorty_next_reg[20]/Q
                         net (fo=3, routed)           3.581     4.037    dout_OBUF[20]
    K3                   OBUF (Prop_obuf_I_O)         3.510     7.548 r  dout_OBUF[20]_inst/O
                         net (fo=0)                   0.000     7.548    dout[20]
    K3                                                                r  dout[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shorty_next_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.496ns  (logic 3.968ns (52.936%)  route 3.528ns (47.064%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  shorty_next_reg[23]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  shorty_next_reg[23]/Q
                         net (fo=2, routed)           3.528     3.984    dout_OBUF[23]
    M3                   OBUF (Prop_obuf_I_O)         3.512     7.496 r  dout_OBUF[23]_inst/O
                         net (fo=0)                   0.000     7.496    dout[23]
    M3                                                                r  dout[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shorty_next_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.494ns  (logic 3.966ns (52.920%)  route 3.528ns (47.080%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE                         0.000     0.000 r  shorty_next_reg[4]/C
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  shorty_next_reg[4]/Q
                         net (fo=3, routed)           3.528     3.984    dout_OBUF[4]
    K19                  OBUF (Prop_obuf_I_O)         3.510     7.494 r  dout_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.494    dout[4]
    K19                                                               r  dout[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shorty_next_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.393ns  (logic 3.981ns (53.844%)  route 3.412ns (46.156%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE                         0.000     0.000 r  shorty_next_reg[7]/C
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  shorty_next_reg[7]/Q
                         net (fo=3, routed)           3.412     3.868    dout_OBUF[7]
    J18                  OBUF (Prop_obuf_I_O)         3.525     7.393 r  dout_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.393    dout[7]
    J18                                                               r  dout[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 shorty_next_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shorty_next_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.268ns (76.560%)  route 0.082ns (23.440%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  shorty_next_reg[14]/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shorty_next_reg[14]/Q
                         net (fo=3, routed)           0.082     0.223    dout_OBUF[14]
    SLICE_X0Y89          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.350 r  shorty_next_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.350    shorty_next_reg[12]_i_1_n_4
    SLICE_X0Y89          FDRE                                         r  shorty_next_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shorty_next_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shorty_next_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.268ns (76.268%)  route 0.083ns (23.732%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  shorty_next_reg[22]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shorty_next_reg[22]/Q
                         net (fo=3, routed)           0.083     0.224    dout_OBUF[22]
    SLICE_X0Y91          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.351 r  shorty_next_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.351    shorty_next_reg[20]_i_1_n_4
    SLICE_X0Y91          FDRE                                         r  shorty_next_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shorty_next_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shorty_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.268ns (76.268%)  route 0.083ns (23.732%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  shorty_next_reg[2]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shorty_next_reg[2]/Q
                         net (fo=3, routed)           0.083     0.224    dout_OBUF[2]
    SLICE_X0Y86          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.351 r  shorty_next_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.351    shorty_next_reg[0]_i_1_n_4
    SLICE_X0Y86          FDRE                                         r  shorty_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shorty_next_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shorty_next_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.268ns (76.089%)  route 0.084ns (23.911%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  shorty_next_reg[10]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shorty_next_reg[10]/Q
                         net (fo=3, routed)           0.084     0.225    dout_OBUF[10]
    SLICE_X0Y88          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.352 r  shorty_next_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.352    shorty_next_reg[8]_i_1_n_4
    SLICE_X0Y88          FDRE                                         r  shorty_next_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shorty_next_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shorty_next_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.268ns (76.089%)  route 0.084ns (23.911%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE                         0.000     0.000 r  shorty_next_reg[18]/C
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shorty_next_reg[18]/Q
                         net (fo=3, routed)           0.084     0.225    dout_OBUF[18]
    SLICE_X0Y90          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.352 r  shorty_next_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.352    shorty_next_reg[16]_i_1_n_4
    SLICE_X0Y90          FDRE                                         r  shorty_next_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shorty_next_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shorty_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.268ns (76.089%)  route 0.084ns (23.911%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE                         0.000     0.000 r  shorty_next_reg[6]/C
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shorty_next_reg[6]/Q
                         net (fo=3, routed)           0.084     0.225    dout_OBUF[6]
    SLICE_X0Y87          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.352 r  shorty_next_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.352    shorty_next_reg[4]_i_1_n_4
    SLICE_X0Y87          FDRE                                         r  shorty_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shorty_next_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shorty_next_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.265ns (74.653%)  route 0.090ns (25.347%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  shorty_next_reg[20]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shorty_next_reg[20]/Q
                         net (fo=3, routed)           0.090     0.231    dout_OBUF[20]
    SLICE_X0Y91          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.355 r  shorty_next_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.355    shorty_next_reg[20]_i_1_n_6
    SLICE_X0Y91          FDRE                                         r  shorty_next_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shorty_next_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shorty_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.265ns (74.653%)  route 0.090ns (25.347%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  shorty_next_reg[8]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shorty_next_reg[8]/Q
                         net (fo=3, routed)           0.090     0.231    dout_OBUF[8]
    SLICE_X0Y88          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.355 r  shorty_next_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.355    shorty_next_reg[8]_i_1_n_6
    SLICE_X0Y88          FDRE                                         r  shorty_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shorty_next_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shorty_next_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.265ns (74.480%)  route 0.091ns (25.520%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  shorty_next_reg[12]/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shorty_next_reg[12]/Q
                         net (fo=3, routed)           0.091     0.232    dout_OBUF[12]
    SLICE_X0Y89          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.356 r  shorty_next_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.356    shorty_next_reg[12]_i_1_n_6
    SLICE_X0Y89          FDRE                                         r  shorty_next_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shorty_next_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shorty_next_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.265ns (74.480%)  route 0.091ns (25.520%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE                         0.000     0.000 r  shorty_next_reg[16]/C
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shorty_next_reg[16]/Q
                         net (fo=3, routed)           0.091     0.232    dout_OBUF[16]
    SLICE_X0Y90          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.356 r  shorty_next_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.356    shorty_next_reg[16]_i_1_n_6
    SLICE_X0Y90          FDRE                                         r  shorty_next_reg[17]/D
  -------------------------------------------------------------------    -------------------





