// Seed: 4206581754
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_14;
  assign id_10 = 1;
endmodule
module module_1 (
    inout wire id_0,
    output wor id_1,
    input tri0 id_2,
    input wor id_3,
    input wand id_4,
    input wand id_5,
    output uwire id_6,
    input tri0 id_7,
    input tri id_8,
    output tri id_9,
    input wor id_10,
    output wor id_11,
    input supply0 id_12,
    input supply1 id_13,
    input tri1 id_14,
    input tri1 id_15
    , id_26,
    input tri1 id_16,
    input tri1 id_17,
    input wand id_18,
    input supply0 id_19,
    input wire id_20,
    input wire id_21,
    input tri0 id_22,
    input wor id_23,
    input tri1 id_24
);
  assign id_1 = 1;
  wire id_27, id_28;
  wire id_29;
  wire id_30;
  wire id_31, id_32, id_33 = id_4;
  module_0(
      id_26, id_28, id_27, id_28, id_26, id_29, id_30, id_27, id_27, id_28, id_27, id_26, id_28
  );
endmodule
