
FindMeSAT.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003e0e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000014c  00802000  00003e0e  00003ea2  2**1
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000002ce  0080214c  0080214c  00003ff0  2**2
                  ALLOC
  3 .comment      00000030  00000000  00000000  00003fee  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000044  00000000  00000000  00004020  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000718  00000000  00000000  00004068  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000125fa  00000000  00000000  00004780  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00005483  00000000  00000000  00016d7a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00008d7b  00000000  00000000  0001c1fd  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00001ee0  00000000  00000000  00024f78  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0003b713  00000000  00000000  00026e58  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00007131  00000000  00000000  0006256b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000770  00000000  00000000  000696a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000c704  00000000  00000000  00069e10  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0b c1       	rjmp	.+534    	; 0x218 <__ctors_end>
       2:	00 00       	nop
       4:	2a c1       	rjmp	.+596    	; 0x25a <__bad_interrupt>
       6:	00 00       	nop
       8:	28 c1       	rjmp	.+592    	; 0x25a <__bad_interrupt>
       a:	00 00       	nop
       c:	26 c1       	rjmp	.+588    	; 0x25a <__bad_interrupt>
       e:	00 00       	nop
      10:	24 c1       	rjmp	.+584    	; 0x25a <__bad_interrupt>
      12:	00 00       	nop
      14:	22 c1       	rjmp	.+580    	; 0x25a <__bad_interrupt>
      16:	00 00       	nop
      18:	20 c1       	rjmp	.+576    	; 0x25a <__bad_interrupt>
      1a:	00 00       	nop
      1c:	1e c1       	rjmp	.+572    	; 0x25a <__bad_interrupt>
      1e:	00 00       	nop
      20:	1c c1       	rjmp	.+568    	; 0x25a <__bad_interrupt>
      22:	00 00       	nop
      24:	1a c1       	rjmp	.+564    	; 0x25a <__bad_interrupt>
      26:	00 00       	nop
      28:	18 c1       	rjmp	.+560    	; 0x25a <__bad_interrupt>
      2a:	00 00       	nop
      2c:	16 c1       	rjmp	.+556    	; 0x25a <__bad_interrupt>
      2e:	00 00       	nop
      30:	14 c1       	rjmp	.+552    	; 0x25a <__bad_interrupt>
      32:	00 00       	nop
      34:	12 c1       	rjmp	.+548    	; 0x25a <__bad_interrupt>
      36:	00 00       	nop
      38:	c5 c4       	rjmp	.+2442   	; 0x9c4 <__vector_14>
      3a:	00 00       	nop
      3c:	f0 c4       	rjmp	.+2528   	; 0xa1e <__vector_15>
      3e:	00 00       	nop
      40:	1b c5       	rjmp	.+2614   	; 0xa78 <__vector_16>
      42:	00 00       	nop
      44:	46 c5       	rjmp	.+2700   	; 0xad2 <__vector_17>
      46:	00 00       	nop
      48:	71 c5       	rjmp	.+2786   	; 0xb2c <__vector_18>
      4a:	00 00       	nop
      4c:	9c c5       	rjmp	.+2872   	; 0xb86 <__vector_19>
      4e:	00 00       	nop
      50:	c7 c5       	rjmp	.+2958   	; 0xbe0 <__vector_20>
      52:	00 00       	nop
      54:	f2 c5       	rjmp	.+3044   	; 0xc3a <__vector_21>
      56:	00 00       	nop
      58:	1d c6       	rjmp	.+3130   	; 0xc94 <__vector_22>
      5a:	00 00       	nop
      5c:	48 c6       	rjmp	.+3216   	; 0xcee <__vector_23>
      5e:	00 00       	nop
      60:	fc c0       	rjmp	.+504    	; 0x25a <__bad_interrupt>
      62:	00 00       	nop
      64:	fa c0       	rjmp	.+500    	; 0x25a <__bad_interrupt>
      66:	00 00       	nop
      68:	f8 c0       	rjmp	.+496    	; 0x25a <__bad_interrupt>
      6a:	00 00       	nop
      6c:	f6 c0       	rjmp	.+492    	; 0x25a <__bad_interrupt>
      6e:	00 00       	nop
      70:	f4 c0       	rjmp	.+488    	; 0x25a <__bad_interrupt>
      72:	00 00       	nop
      74:	f2 c0       	rjmp	.+484    	; 0x25a <__bad_interrupt>
      76:	00 00       	nop
      78:	f0 c0       	rjmp	.+480    	; 0x25a <__bad_interrupt>
      7a:	00 00       	nop
      7c:	ee c0       	rjmp	.+476    	; 0x25a <__bad_interrupt>
      7e:	00 00       	nop
      80:	ec c0       	rjmp	.+472    	; 0x25a <__bad_interrupt>
      82:	00 00       	nop
      84:	ea c0       	rjmp	.+468    	; 0x25a <__bad_interrupt>
      86:	00 00       	nop
      88:	e8 c0       	rjmp	.+464    	; 0x25a <__bad_interrupt>
      8a:	00 00       	nop
      8c:	e6 c0       	rjmp	.+460    	; 0x25a <__bad_interrupt>
      8e:	00 00       	nop
      90:	e4 c0       	rjmp	.+456    	; 0x25a <__bad_interrupt>
      92:	00 00       	nop
      94:	e2 c0       	rjmp	.+452    	; 0x25a <__bad_interrupt>
      96:	00 00       	nop
      98:	e0 c0       	rjmp	.+448    	; 0x25a <__bad_interrupt>
      9a:	00 00       	nop
      9c:	e8 c1       	rjmp	.+976    	; 0x46e <__vector_39>
      9e:	00 00       	nop
      a0:	18 c2       	rjmp	.+1072   	; 0x4d2 <__vector_40>
      a2:	00 00       	nop
      a4:	48 c2       	rjmp	.+1168   	; 0x536 <__vector_41>
      a6:	00 00       	nop
      a8:	78 c2       	rjmp	.+1264   	; 0x59a <__vector_42>
      aa:	00 00       	nop
      ac:	d6 c0       	rjmp	.+428    	; 0x25a <__bad_interrupt>
      ae:	00 00       	nop
      b0:	d4 c0       	rjmp	.+424    	; 0x25a <__bad_interrupt>
      b2:	00 00       	nop
      b4:	d2 c0       	rjmp	.+420    	; 0x25a <__bad_interrupt>
      b6:	00 00       	nop
      b8:	d0 c0       	rjmp	.+416    	; 0x25a <__bad_interrupt>
      ba:	00 00       	nop
      bc:	0c 94 66 08 	jmp	0x10cc	; 0x10cc <__vector_47>
      c0:	0c 94 93 08 	jmp	0x1126	; 0x1126 <__vector_48>
      c4:	0c 94 c0 08 	jmp	0x1180	; 0x1180 <__vector_49>
      c8:	0c 94 ed 08 	jmp	0x11da	; 0x11da <__vector_50>
      cc:	0c 94 1a 09 	jmp	0x1234	; 0x1234 <__vector_51>
      d0:	0c 94 47 09 	jmp	0x128e	; 0x128e <__vector_52>
      d4:	0c 94 74 09 	jmp	0x12e8	; 0x12e8 <__vector_53>
      d8:	0c 94 a1 09 	jmp	0x1342	; 0x1342 <__vector_54>
      dc:	0c 94 ce 09 	jmp	0x139c	; 0x139c <__vector_55>
      e0:	0c 94 fb 09 	jmp	0x13f6	; 0x13f6 <__vector_56>
      e4:	ba c0       	rjmp	.+372    	; 0x25a <__bad_interrupt>
      e6:	00 00       	nop
      e8:	b8 c0       	rjmp	.+368    	; 0x25a <__bad_interrupt>
      ea:	00 00       	nop
      ec:	b6 c0       	rjmp	.+364    	; 0x25a <__bad_interrupt>
      ee:	00 00       	nop
      f0:	b4 c0       	rjmp	.+360    	; 0x25a <__bad_interrupt>
      f2:	00 00       	nop
      f4:	b2 c0       	rjmp	.+356    	; 0x25a <__bad_interrupt>
      f6:	00 00       	nop
      f8:	b0 c0       	rjmp	.+352    	; 0x25a <__bad_interrupt>
      fa:	00 00       	nop
      fc:	ae c0       	rjmp	.+348    	; 0x25a <__bad_interrupt>
      fe:	00 00       	nop
     100:	ac c0       	rjmp	.+344    	; 0x25a <__bad_interrupt>
     102:	00 00       	nop
     104:	aa c0       	rjmp	.+340    	; 0x25a <__bad_interrupt>
     106:	00 00       	nop
     108:	a8 c0       	rjmp	.+336    	; 0x25a <__bad_interrupt>
     10a:	00 00       	nop
     10c:	a6 c0       	rjmp	.+332    	; 0x25a <__bad_interrupt>
     10e:	00 00       	nop
     110:	a4 c0       	rjmp	.+328    	; 0x25a <__bad_interrupt>
     112:	00 00       	nop
     114:	a2 c0       	rjmp	.+324    	; 0x25a <__bad_interrupt>
     116:	00 00       	nop
     118:	a0 c0       	rjmp	.+320    	; 0x25a <__bad_interrupt>
     11a:	00 00       	nop
     11c:	e0 c0       	rjmp	.+448    	; 0x2de <__vector_71>
     11e:	00 00       	nop
     120:	10 c1       	rjmp	.+544    	; 0x342 <__vector_72>
     122:	00 00       	nop
     124:	40 c1       	rjmp	.+640    	; 0x3a6 <__vector_73>
     126:	00 00       	nop
     128:	70 c1       	rjmp	.+736    	; 0x40a <__vector_74>
     12a:	00 00       	nop
     12c:	96 c0       	rjmp	.+300    	; 0x25a <__bad_interrupt>
     12e:	00 00       	nop
     130:	94 c0       	rjmp	.+296    	; 0x25a <__bad_interrupt>
     132:	00 00       	nop
     134:	09 c6       	rjmp	.+3090   	; 0xd48 <__vector_77>
     136:	00 00       	nop
     138:	34 c6       	rjmp	.+3176   	; 0xda2 <__vector_78>
     13a:	00 00       	nop
     13c:	5f c6       	rjmp	.+3262   	; 0xdfc <__vector_79>
     13e:	00 00       	nop
     140:	8a c6       	rjmp	.+3348   	; 0xe56 <__vector_80>
     142:	00 00       	nop
     144:	b5 c6       	rjmp	.+3434   	; 0xeb0 <__vector_81>
     146:	00 00       	nop
     148:	e0 c6       	rjmp	.+3520   	; 0xf0a <__vector_82>
     14a:	00 00       	nop
     14c:	0b c7       	rjmp	.+3606   	; 0xf64 <__vector_83>
     14e:	00 00       	nop
     150:	36 c7       	rjmp	.+3692   	; 0xfbe <__vector_84>
     152:	00 00       	nop
     154:	61 c7       	rjmp	.+3778   	; 0x1018 <__vector_85>
     156:	00 00       	nop
     158:	8c c7       	rjmp	.+3864   	; 0x1072 <__vector_86>
     15a:	00 00       	nop
     15c:	7e c0       	rjmp	.+252    	; 0x25a <__bad_interrupt>
     15e:	00 00       	nop
     160:	7c c0       	rjmp	.+248    	; 0x25a <__bad_interrupt>
     162:	00 00       	nop
     164:	7a c0       	rjmp	.+244    	; 0x25a <__bad_interrupt>
     166:	00 00       	nop
     168:	78 c0       	rjmp	.+240    	; 0x25a <__bad_interrupt>
     16a:	00 00       	nop
     16c:	76 c0       	rjmp	.+236    	; 0x25a <__bad_interrupt>
     16e:	00 00       	nop
     170:	74 c0       	rjmp	.+232    	; 0x25a <__bad_interrupt>
     172:	00 00       	nop
     174:	72 c0       	rjmp	.+228    	; 0x25a <__bad_interrupt>
     176:	00 00       	nop
     178:	70 c0       	rjmp	.+224    	; 0x25a <__bad_interrupt>
     17a:	00 00       	nop
     17c:	6e c0       	rjmp	.+220    	; 0x25a <__bad_interrupt>
     17e:	00 00       	nop
     180:	6c c0       	rjmp	.+216    	; 0x25a <__bad_interrupt>
     182:	00 00       	nop
     184:	6a c0       	rjmp	.+212    	; 0x25a <__bad_interrupt>
     186:	00 00       	nop
     188:	68 c0       	rjmp	.+208    	; 0x25a <__bad_interrupt>
     18a:	00 00       	nop
     18c:	66 c0       	rjmp	.+204    	; 0x25a <__bad_interrupt>
     18e:	00 00       	nop
     190:	64 c0       	rjmp	.+200    	; 0x25a <__bad_interrupt>
     192:	00 00       	nop
     194:	62 c0       	rjmp	.+196    	; 0x25a <__bad_interrupt>
     196:	00 00       	nop
     198:	60 c0       	rjmp	.+192    	; 0x25a <__bad_interrupt>
     19a:	00 00       	nop
     19c:	5e c0       	rjmp	.+188    	; 0x25a <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	5c c0       	rjmp	.+184    	; 0x25a <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	5a c0       	rjmp	.+180    	; 0x25a <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	58 c0       	rjmp	.+176    	; 0x25a <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	56 c0       	rjmp	.+172    	; 0x25a <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	0c 94 28 0a 	jmp	0x1450	; 0x1450 <__vector_108>
     1b4:	0c 94 55 0a 	jmp	0x14aa	; 0x14aa <__vector_109>
     1b8:	0c 94 82 0a 	jmp	0x1504	; 0x1504 <__vector_110>
     1bc:	0c 94 af 0a 	jmp	0x155e	; 0x155e <__vector_111>
     1c0:	0c 94 dc 0a 	jmp	0x15b8	; 0x15b8 <__vector_112>
     1c4:	0c 94 09 0b 	jmp	0x1612	; 0x1612 <__vector_113>
     1c8:	48 c0       	rjmp	.+144    	; 0x25a <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	46 c0       	rjmp	.+140    	; 0x25a <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	44 c0       	rjmp	.+136    	; 0x25a <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	42 c0       	rjmp	.+132    	; 0x25a <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	40 c0       	rjmp	.+128    	; 0x25a <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	3e c0       	rjmp	.+124    	; 0x25a <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	3c c0       	rjmp	.+120    	; 0x25a <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	3a c0       	rjmp	.+116    	; 0x25a <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	38 c0       	rjmp	.+112    	; 0x25a <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	36 c0       	rjmp	.+108    	; 0x25a <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	34 c0       	rjmp	.+104    	; 0x25a <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	0c 94 d2 11 	jmp	0x23a4	; 0x23a4 <__vector_125>
     1f8:	0c 94 8c 12 	jmp	0x2518	; 0x2518 <__vector_126>
     1fc:	b3 0c       	add	r11, r3
     1fe:	b6 0c       	add	r11, r6
     200:	b9 0c       	add	r11, r9
     202:	bc 0c       	add	r11, r12
     204:	bf 0c       	add	r11, r15
     206:	c2 0c       	add	r12, r2
     208:	c5 0c       	add	r12, r5
     20a:	04 14       	cp	r0, r4
     20c:	17 14       	cp	r1, r7
     20e:	2a 14       	cp	r2, r10
     210:	3d 14       	cp	r3, r13
     212:	50 14       	cp	r5, r0
     214:	63 14       	cp	r6, r3
     216:	76 14       	cp	r7, r6

00000218 <__ctors_end>:
     218:	11 24       	eor	r1, r1
     21a:	1f be       	out	0x3f, r1	; 63
     21c:	cf ef       	ldi	r28, 0xFF	; 255
     21e:	cd bf       	out	0x3d, r28	; 61
     220:	df e5       	ldi	r29, 0x5F	; 95
     222:	de bf       	out	0x3e, r29	; 62
     224:	00 e0       	ldi	r16, 0x00	; 0
     226:	0c bf       	out	0x3c, r16	; 60

00000228 <__do_copy_data>:
     228:	11 e2       	ldi	r17, 0x21	; 33
     22a:	a0 e0       	ldi	r26, 0x00	; 0
     22c:	b0 e2       	ldi	r27, 0x20	; 32
     22e:	ee e0       	ldi	r30, 0x0E	; 14
     230:	fe e3       	ldi	r31, 0x3E	; 62
     232:	00 e0       	ldi	r16, 0x00	; 0
     234:	0b bf       	out	0x3b, r16	; 59
     236:	02 c0       	rjmp	.+4      	; 0x23c <__do_copy_data+0x14>
     238:	07 90       	elpm	r0, Z+
     23a:	0d 92       	st	X+, r0
     23c:	ac 34       	cpi	r26, 0x4C	; 76
     23e:	b1 07       	cpc	r27, r17
     240:	d9 f7       	brne	.-10     	; 0x238 <__do_copy_data+0x10>

00000242 <__do_clear_bss>:
     242:	24 e2       	ldi	r18, 0x24	; 36
     244:	ac e4       	ldi	r26, 0x4C	; 76
     246:	b1 e2       	ldi	r27, 0x21	; 33
     248:	01 c0       	rjmp	.+2      	; 0x24c <.do_clear_bss_start>

0000024a <.do_clear_bss_loop>:
     24a:	1d 92       	st	X+, r1

0000024c <.do_clear_bss_start>:
     24c:	aa 31       	cpi	r26, 0x1A	; 26
     24e:	b2 07       	cpc	r27, r18
     250:	e1 f7       	brne	.-8      	; 0x24a <.do_clear_bss_loop>
     252:	0e 94 17 15 	call	0x2a2e	; 0x2a2e <main>
     256:	0c 94 05 1f 	jmp	0x3e0a	; 0x3e0a <_exit>

0000025a <__bad_interrupt>:
     25a:	d2 ce       	rjmp	.-604    	; 0x0 <__vectors>

0000025c <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
     25c:	08 95       	ret

0000025e <adc_enable_clock>:
void adc_enable_clock(ADC_t *adc);

void adc_enable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
     25e:	81 15       	cp	r24, r1
     260:	22 e0       	ldi	r18, 0x02	; 2
     262:	92 07       	cpc	r25, r18
     264:	69 f4       	brne	.+26     	; 0x280 <adc_enable_clock+0x22>
		Assert(adca_enable_count < 0xff);
		if (!adca_enable_count++) {
     266:	80 91 4d 21 	lds	r24, 0x214D	; 0x80214d <adca_enable_count>
     26a:	91 e0       	ldi	r25, 0x01	; 1
     26c:	98 0f       	add	r25, r24
     26e:	90 93 4d 21 	sts	0x214D, r25	; 0x80214d <adca_enable_count>
     272:	81 11       	cpse	r24, r1
     274:	14 c0       	rjmp	.+40     	; 0x29e <adc_enable_clock+0x40>
			sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     276:	62 e0       	ldi	r22, 0x02	; 2
     278:	81 e0       	ldi	r24, 0x01	; 1
     27a:	0c 94 e4 17 	jmp	0x2fc8	; 0x2fc8 <sysclk_enable_module>
     27e:	08 95       	ret
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
     280:	80 34       	cpi	r24, 0x40	; 64
     282:	92 40       	sbci	r25, 0x02	; 2
     284:	61 f4       	brne	.+24     	; 0x29e <adc_enable_clock+0x40>
		Assert(adcb_enable_count < 0xff);
		if (!adcb_enable_count++) {
     286:	80 91 4c 21 	lds	r24, 0x214C	; 0x80214c <__data_end>
     28a:	91 e0       	ldi	r25, 0x01	; 1
     28c:	98 0f       	add	r25, r24
     28e:	90 93 4c 21 	sts	0x214C, r25	; 0x80214c <__data_end>
     292:	81 11       	cpse	r24, r1
     294:	04 c0       	rjmp	.+8      	; 0x29e <adc_enable_clock+0x40>
			sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
     296:	62 e0       	ldi	r22, 0x02	; 2
     298:	82 e0       	ldi	r24, 0x02	; 2
     29a:	0c 94 e4 17 	jmp	0x2fc8	; 0x2fc8 <sysclk_enable_module>
     29e:	08 95       	ret

000002a0 <adc_disable_clock>:
void adc_disable_clock(ADC_t *adc);

void adc_disable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
     2a0:	81 15       	cp	r24, r1
     2a2:	22 e0       	ldi	r18, 0x02	; 2
     2a4:	92 07       	cpc	r25, r18
     2a6:	61 f4       	brne	.+24     	; 0x2c0 <adc_disable_clock+0x20>
		Assert(adca_enable_count);
		if (!--adca_enable_count) {
     2a8:	80 91 4d 21 	lds	r24, 0x214D	; 0x80214d <adca_enable_count>
     2ac:	81 50       	subi	r24, 0x01	; 1
     2ae:	80 93 4d 21 	sts	0x214D, r24	; 0x80214d <adca_enable_count>
     2b2:	81 11       	cpse	r24, r1
     2b4:	13 c0       	rjmp	.+38     	; 0x2dc <adc_disable_clock+0x3c>
			sysclk_disable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     2b6:	62 e0       	ldi	r22, 0x02	; 2
     2b8:	81 e0       	ldi	r24, 0x01	; 1
     2ba:	0c 94 fa 17 	jmp	0x2ff4	; 0x2ff4 <sysclk_disable_module>
     2be:	08 95       	ret
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
     2c0:	80 34       	cpi	r24, 0x40	; 64
     2c2:	92 40       	sbci	r25, 0x02	; 2
     2c4:	59 f4       	brne	.+22     	; 0x2dc <adc_disable_clock+0x3c>
		Assert(adcb_enable_count);
		if (!--adcb_enable_count) {
     2c6:	80 91 4c 21 	lds	r24, 0x214C	; 0x80214c <__data_end>
     2ca:	81 50       	subi	r24, 0x01	; 1
     2cc:	80 93 4c 21 	sts	0x214C, r24	; 0x80214c <__data_end>
     2d0:	81 11       	cpse	r24, r1
     2d2:	04 c0       	rjmp	.+8      	; 0x2dc <adc_disable_clock+0x3c>
			sysclk_disable_module(SYSCLK_PORT_B, SYSCLK_ADC);
     2d4:	62 e0       	ldi	r22, 0x02	; 2
     2d6:	82 e0       	ldi	r24, 0x02	; 2
     2d8:	0c 94 fa 17 	jmp	0x2ff4	; 0x2ff4 <sysclk_disable_module>
     2dc:	08 95       	ret

000002de <__vector_71>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH0_vect)
{
     2de:	1f 92       	push	r1
     2e0:	0f 92       	push	r0
     2e2:	0f b6       	in	r0, 0x3f	; 63
     2e4:	0f 92       	push	r0
     2e6:	11 24       	eor	r1, r1
     2e8:	0b b6       	in	r0, 0x3b	; 59
     2ea:	0f 92       	push	r0
     2ec:	2f 93       	push	r18
     2ee:	3f 93       	push	r19
     2f0:	4f 93       	push	r20
     2f2:	5f 93       	push	r21
     2f4:	6f 93       	push	r22
     2f6:	7f 93       	push	r23
     2f8:	8f 93       	push	r24
     2fa:	9f 93       	push	r25
     2fc:	af 93       	push	r26
     2fe:	bf 93       	push	r27
     300:	ef 93       	push	r30
     302:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH0, adc_get_result(&ADCA, ADC_CH0));
     304:	40 91 24 02 	lds	r20, 0x0224	; 0x800224 <__TEXT_REGION_LENGTH__+0x700224>
     308:	50 91 25 02 	lds	r21, 0x0225	; 0x800225 <__TEXT_REGION_LENGTH__+0x700225>
     30c:	e0 91 02 24 	lds	r30, 0x2402	; 0x802402 <adca_callback>
     310:	f0 91 03 24 	lds	r31, 0x2403	; 0x802403 <adca_callback+0x1>
     314:	61 e0       	ldi	r22, 0x01	; 1
     316:	80 e0       	ldi	r24, 0x00	; 0
     318:	92 e0       	ldi	r25, 0x02	; 2
     31a:	19 95       	eicall
}
     31c:	ff 91       	pop	r31
     31e:	ef 91       	pop	r30
     320:	bf 91       	pop	r27
     322:	af 91       	pop	r26
     324:	9f 91       	pop	r25
     326:	8f 91       	pop	r24
     328:	7f 91       	pop	r23
     32a:	6f 91       	pop	r22
     32c:	5f 91       	pop	r21
     32e:	4f 91       	pop	r20
     330:	3f 91       	pop	r19
     332:	2f 91       	pop	r18
     334:	0f 90       	pop	r0
     336:	0b be       	out	0x3b, r0	; 59
     338:	0f 90       	pop	r0
     33a:	0f be       	out	0x3f, r0	; 63
     33c:	0f 90       	pop	r0
     33e:	1f 90       	pop	r1
     340:	18 95       	reti

00000342 <__vector_72>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH1_vect)
{
     342:	1f 92       	push	r1
     344:	0f 92       	push	r0
     346:	0f b6       	in	r0, 0x3f	; 63
     348:	0f 92       	push	r0
     34a:	11 24       	eor	r1, r1
     34c:	0b b6       	in	r0, 0x3b	; 59
     34e:	0f 92       	push	r0
     350:	2f 93       	push	r18
     352:	3f 93       	push	r19
     354:	4f 93       	push	r20
     356:	5f 93       	push	r21
     358:	6f 93       	push	r22
     35a:	7f 93       	push	r23
     35c:	8f 93       	push	r24
     35e:	9f 93       	push	r25
     360:	af 93       	push	r26
     362:	bf 93       	push	r27
     364:	ef 93       	push	r30
     366:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH1, adc_get_result(&ADCA, ADC_CH1));
     368:	40 91 2c 02 	lds	r20, 0x022C	; 0x80022c <__TEXT_REGION_LENGTH__+0x70022c>
     36c:	50 91 2d 02 	lds	r21, 0x022D	; 0x80022d <__TEXT_REGION_LENGTH__+0x70022d>
     370:	e0 91 02 24 	lds	r30, 0x2402	; 0x802402 <adca_callback>
     374:	f0 91 03 24 	lds	r31, 0x2403	; 0x802403 <adca_callback+0x1>
     378:	62 e0       	ldi	r22, 0x02	; 2
     37a:	80 e0       	ldi	r24, 0x00	; 0
     37c:	92 e0       	ldi	r25, 0x02	; 2
     37e:	19 95       	eicall
}
     380:	ff 91       	pop	r31
     382:	ef 91       	pop	r30
     384:	bf 91       	pop	r27
     386:	af 91       	pop	r26
     388:	9f 91       	pop	r25
     38a:	8f 91       	pop	r24
     38c:	7f 91       	pop	r23
     38e:	6f 91       	pop	r22
     390:	5f 91       	pop	r21
     392:	4f 91       	pop	r20
     394:	3f 91       	pop	r19
     396:	2f 91       	pop	r18
     398:	0f 90       	pop	r0
     39a:	0b be       	out	0x3b, r0	; 59
     39c:	0f 90       	pop	r0
     39e:	0f be       	out	0x3f, r0	; 63
     3a0:	0f 90       	pop	r0
     3a2:	1f 90       	pop	r1
     3a4:	18 95       	reti

000003a6 <__vector_73>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH2_vect)
{
     3a6:	1f 92       	push	r1
     3a8:	0f 92       	push	r0
     3aa:	0f b6       	in	r0, 0x3f	; 63
     3ac:	0f 92       	push	r0
     3ae:	11 24       	eor	r1, r1
     3b0:	0b b6       	in	r0, 0x3b	; 59
     3b2:	0f 92       	push	r0
     3b4:	2f 93       	push	r18
     3b6:	3f 93       	push	r19
     3b8:	4f 93       	push	r20
     3ba:	5f 93       	push	r21
     3bc:	6f 93       	push	r22
     3be:	7f 93       	push	r23
     3c0:	8f 93       	push	r24
     3c2:	9f 93       	push	r25
     3c4:	af 93       	push	r26
     3c6:	bf 93       	push	r27
     3c8:	ef 93       	push	r30
     3ca:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH2, adc_get_result(&ADCA, ADC_CH2));
     3cc:	40 91 34 02 	lds	r20, 0x0234	; 0x800234 <__TEXT_REGION_LENGTH__+0x700234>
     3d0:	50 91 35 02 	lds	r21, 0x0235	; 0x800235 <__TEXT_REGION_LENGTH__+0x700235>
     3d4:	e0 91 02 24 	lds	r30, 0x2402	; 0x802402 <adca_callback>
     3d8:	f0 91 03 24 	lds	r31, 0x2403	; 0x802403 <adca_callback+0x1>
     3dc:	64 e0       	ldi	r22, 0x04	; 4
     3de:	80 e0       	ldi	r24, 0x00	; 0
     3e0:	92 e0       	ldi	r25, 0x02	; 2
     3e2:	19 95       	eicall
}
     3e4:	ff 91       	pop	r31
     3e6:	ef 91       	pop	r30
     3e8:	bf 91       	pop	r27
     3ea:	af 91       	pop	r26
     3ec:	9f 91       	pop	r25
     3ee:	8f 91       	pop	r24
     3f0:	7f 91       	pop	r23
     3f2:	6f 91       	pop	r22
     3f4:	5f 91       	pop	r21
     3f6:	4f 91       	pop	r20
     3f8:	3f 91       	pop	r19
     3fa:	2f 91       	pop	r18
     3fc:	0f 90       	pop	r0
     3fe:	0b be       	out	0x3b, r0	; 59
     400:	0f 90       	pop	r0
     402:	0f be       	out	0x3f, r0	; 63
     404:	0f 90       	pop	r0
     406:	1f 90       	pop	r1
     408:	18 95       	reti

0000040a <__vector_74>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH3_vect)
{
     40a:	1f 92       	push	r1
     40c:	0f 92       	push	r0
     40e:	0f b6       	in	r0, 0x3f	; 63
     410:	0f 92       	push	r0
     412:	11 24       	eor	r1, r1
     414:	0b b6       	in	r0, 0x3b	; 59
     416:	0f 92       	push	r0
     418:	2f 93       	push	r18
     41a:	3f 93       	push	r19
     41c:	4f 93       	push	r20
     41e:	5f 93       	push	r21
     420:	6f 93       	push	r22
     422:	7f 93       	push	r23
     424:	8f 93       	push	r24
     426:	9f 93       	push	r25
     428:	af 93       	push	r26
     42a:	bf 93       	push	r27
     42c:	ef 93       	push	r30
     42e:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH3, adc_get_result(&ADCA, ADC_CH3));
     430:	40 91 3c 02 	lds	r20, 0x023C	; 0x80023c <__TEXT_REGION_LENGTH__+0x70023c>
     434:	50 91 3d 02 	lds	r21, 0x023D	; 0x80023d <__TEXT_REGION_LENGTH__+0x70023d>
     438:	e0 91 02 24 	lds	r30, 0x2402	; 0x802402 <adca_callback>
     43c:	f0 91 03 24 	lds	r31, 0x2403	; 0x802403 <adca_callback+0x1>
     440:	68 e0       	ldi	r22, 0x08	; 8
     442:	80 e0       	ldi	r24, 0x00	; 0
     444:	92 e0       	ldi	r25, 0x02	; 2
     446:	19 95       	eicall
}
     448:	ff 91       	pop	r31
     44a:	ef 91       	pop	r30
     44c:	bf 91       	pop	r27
     44e:	af 91       	pop	r26
     450:	9f 91       	pop	r25
     452:	8f 91       	pop	r24
     454:	7f 91       	pop	r23
     456:	6f 91       	pop	r22
     458:	5f 91       	pop	r21
     45a:	4f 91       	pop	r20
     45c:	3f 91       	pop	r19
     45e:	2f 91       	pop	r18
     460:	0f 90       	pop	r0
     462:	0b be       	out	0x3b, r0	; 59
     464:	0f 90       	pop	r0
     466:	0f be       	out	0x3f, r0	; 63
     468:	0f 90       	pop	r0
     46a:	1f 90       	pop	r1
     46c:	18 95       	reti

0000046e <__vector_39>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH0_vect)
{
     46e:	1f 92       	push	r1
     470:	0f 92       	push	r0
     472:	0f b6       	in	r0, 0x3f	; 63
     474:	0f 92       	push	r0
     476:	11 24       	eor	r1, r1
     478:	0b b6       	in	r0, 0x3b	; 59
     47a:	0f 92       	push	r0
     47c:	2f 93       	push	r18
     47e:	3f 93       	push	r19
     480:	4f 93       	push	r20
     482:	5f 93       	push	r21
     484:	6f 93       	push	r22
     486:	7f 93       	push	r23
     488:	8f 93       	push	r24
     48a:	9f 93       	push	r25
     48c:	af 93       	push	r26
     48e:	bf 93       	push	r27
     490:	ef 93       	push	r30
     492:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH0, adc_get_result(&ADCB, ADC_CH0));
     494:	40 91 64 02 	lds	r20, 0x0264	; 0x800264 <__TEXT_REGION_LENGTH__+0x700264>
     498:	50 91 65 02 	lds	r21, 0x0265	; 0x800265 <__TEXT_REGION_LENGTH__+0x700265>
     49c:	e0 91 00 24 	lds	r30, 0x2400	; 0x802400 <adcb_callback>
     4a0:	f0 91 01 24 	lds	r31, 0x2401	; 0x802401 <adcb_callback+0x1>
     4a4:	61 e0       	ldi	r22, 0x01	; 1
     4a6:	80 e4       	ldi	r24, 0x40	; 64
     4a8:	92 e0       	ldi	r25, 0x02	; 2
     4aa:	19 95       	eicall
}
     4ac:	ff 91       	pop	r31
     4ae:	ef 91       	pop	r30
     4b0:	bf 91       	pop	r27
     4b2:	af 91       	pop	r26
     4b4:	9f 91       	pop	r25
     4b6:	8f 91       	pop	r24
     4b8:	7f 91       	pop	r23
     4ba:	6f 91       	pop	r22
     4bc:	5f 91       	pop	r21
     4be:	4f 91       	pop	r20
     4c0:	3f 91       	pop	r19
     4c2:	2f 91       	pop	r18
     4c4:	0f 90       	pop	r0
     4c6:	0b be       	out	0x3b, r0	; 59
     4c8:	0f 90       	pop	r0
     4ca:	0f be       	out	0x3f, r0	; 63
     4cc:	0f 90       	pop	r0
     4ce:	1f 90       	pop	r1
     4d0:	18 95       	reti

000004d2 <__vector_40>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH1_vect)
{
     4d2:	1f 92       	push	r1
     4d4:	0f 92       	push	r0
     4d6:	0f b6       	in	r0, 0x3f	; 63
     4d8:	0f 92       	push	r0
     4da:	11 24       	eor	r1, r1
     4dc:	0b b6       	in	r0, 0x3b	; 59
     4de:	0f 92       	push	r0
     4e0:	2f 93       	push	r18
     4e2:	3f 93       	push	r19
     4e4:	4f 93       	push	r20
     4e6:	5f 93       	push	r21
     4e8:	6f 93       	push	r22
     4ea:	7f 93       	push	r23
     4ec:	8f 93       	push	r24
     4ee:	9f 93       	push	r25
     4f0:	af 93       	push	r26
     4f2:	bf 93       	push	r27
     4f4:	ef 93       	push	r30
     4f6:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH1, adc_get_result(&ADCB, ADC_CH1));
     4f8:	40 91 6c 02 	lds	r20, 0x026C	; 0x80026c <__TEXT_REGION_LENGTH__+0x70026c>
     4fc:	50 91 6d 02 	lds	r21, 0x026D	; 0x80026d <__TEXT_REGION_LENGTH__+0x70026d>
     500:	e0 91 00 24 	lds	r30, 0x2400	; 0x802400 <adcb_callback>
     504:	f0 91 01 24 	lds	r31, 0x2401	; 0x802401 <adcb_callback+0x1>
     508:	62 e0       	ldi	r22, 0x02	; 2
     50a:	80 e4       	ldi	r24, 0x40	; 64
     50c:	92 e0       	ldi	r25, 0x02	; 2
     50e:	19 95       	eicall
}
     510:	ff 91       	pop	r31
     512:	ef 91       	pop	r30
     514:	bf 91       	pop	r27
     516:	af 91       	pop	r26
     518:	9f 91       	pop	r25
     51a:	8f 91       	pop	r24
     51c:	7f 91       	pop	r23
     51e:	6f 91       	pop	r22
     520:	5f 91       	pop	r21
     522:	4f 91       	pop	r20
     524:	3f 91       	pop	r19
     526:	2f 91       	pop	r18
     528:	0f 90       	pop	r0
     52a:	0b be       	out	0x3b, r0	; 59
     52c:	0f 90       	pop	r0
     52e:	0f be       	out	0x3f, r0	; 63
     530:	0f 90       	pop	r0
     532:	1f 90       	pop	r1
     534:	18 95       	reti

00000536 <__vector_41>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH2_vect)
{
     536:	1f 92       	push	r1
     538:	0f 92       	push	r0
     53a:	0f b6       	in	r0, 0x3f	; 63
     53c:	0f 92       	push	r0
     53e:	11 24       	eor	r1, r1
     540:	0b b6       	in	r0, 0x3b	; 59
     542:	0f 92       	push	r0
     544:	2f 93       	push	r18
     546:	3f 93       	push	r19
     548:	4f 93       	push	r20
     54a:	5f 93       	push	r21
     54c:	6f 93       	push	r22
     54e:	7f 93       	push	r23
     550:	8f 93       	push	r24
     552:	9f 93       	push	r25
     554:	af 93       	push	r26
     556:	bf 93       	push	r27
     558:	ef 93       	push	r30
     55a:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH2, adc_get_result(&ADCB, ADC_CH2));
     55c:	40 91 74 02 	lds	r20, 0x0274	; 0x800274 <__TEXT_REGION_LENGTH__+0x700274>
     560:	50 91 75 02 	lds	r21, 0x0275	; 0x800275 <__TEXT_REGION_LENGTH__+0x700275>
     564:	e0 91 00 24 	lds	r30, 0x2400	; 0x802400 <adcb_callback>
     568:	f0 91 01 24 	lds	r31, 0x2401	; 0x802401 <adcb_callback+0x1>
     56c:	64 e0       	ldi	r22, 0x04	; 4
     56e:	80 e4       	ldi	r24, 0x40	; 64
     570:	92 e0       	ldi	r25, 0x02	; 2
     572:	19 95       	eicall
}
     574:	ff 91       	pop	r31
     576:	ef 91       	pop	r30
     578:	bf 91       	pop	r27
     57a:	af 91       	pop	r26
     57c:	9f 91       	pop	r25
     57e:	8f 91       	pop	r24
     580:	7f 91       	pop	r23
     582:	6f 91       	pop	r22
     584:	5f 91       	pop	r21
     586:	4f 91       	pop	r20
     588:	3f 91       	pop	r19
     58a:	2f 91       	pop	r18
     58c:	0f 90       	pop	r0
     58e:	0b be       	out	0x3b, r0	; 59
     590:	0f 90       	pop	r0
     592:	0f be       	out	0x3f, r0	; 63
     594:	0f 90       	pop	r0
     596:	1f 90       	pop	r1
     598:	18 95       	reti

0000059a <__vector_42>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH3_vect)
{
     59a:	1f 92       	push	r1
     59c:	0f 92       	push	r0
     59e:	0f b6       	in	r0, 0x3f	; 63
     5a0:	0f 92       	push	r0
     5a2:	11 24       	eor	r1, r1
     5a4:	0b b6       	in	r0, 0x3b	; 59
     5a6:	0f 92       	push	r0
     5a8:	2f 93       	push	r18
     5aa:	3f 93       	push	r19
     5ac:	4f 93       	push	r20
     5ae:	5f 93       	push	r21
     5b0:	6f 93       	push	r22
     5b2:	7f 93       	push	r23
     5b4:	8f 93       	push	r24
     5b6:	9f 93       	push	r25
     5b8:	af 93       	push	r26
     5ba:	bf 93       	push	r27
     5bc:	ef 93       	push	r30
     5be:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH3, adc_get_result(&ADCB, ADC_CH3));
     5c0:	40 91 7c 02 	lds	r20, 0x027C	; 0x80027c <__TEXT_REGION_LENGTH__+0x70027c>
     5c4:	50 91 7d 02 	lds	r21, 0x027D	; 0x80027d <__TEXT_REGION_LENGTH__+0x70027d>
     5c8:	e0 91 00 24 	lds	r30, 0x2400	; 0x802400 <adcb_callback>
     5cc:	f0 91 01 24 	lds	r31, 0x2401	; 0x802401 <adcb_callback+0x1>
     5d0:	68 e0       	ldi	r22, 0x08	; 8
     5d2:	80 e4       	ldi	r24, 0x40	; 64
     5d4:	92 e0       	ldi	r25, 0x02	; 2
     5d6:	19 95       	eicall
}
     5d8:	ff 91       	pop	r31
     5da:	ef 91       	pop	r30
     5dc:	bf 91       	pop	r27
     5de:	af 91       	pop	r26
     5e0:	9f 91       	pop	r25
     5e2:	8f 91       	pop	r24
     5e4:	7f 91       	pop	r23
     5e6:	6f 91       	pop	r22
     5e8:	5f 91       	pop	r21
     5ea:	4f 91       	pop	r20
     5ec:	3f 91       	pop	r19
     5ee:	2f 91       	pop	r18
     5f0:	0f 90       	pop	r0
     5f2:	0b be       	out	0x3b, r0	; 59
     5f4:	0f 90       	pop	r0
     5f6:	0f be       	out	0x3f, r0	; 63
     5f8:	0f 90       	pop	r0
     5fa:	1f 90       	pop	r1
     5fc:	18 95       	reti

000005fe <adc_write_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_write_configuration(ADC_t *adc, const struct adc_config *conf)
{
     5fe:	bf 92       	push	r11
     600:	cf 92       	push	r12
     602:	df 92       	push	r13
     604:	ef 92       	push	r14
     606:	ff 92       	push	r15
     608:	0f 93       	push	r16
     60a:	1f 93       	push	r17
     60c:	cf 93       	push	r28
     60e:	df 93       	push	r29
     610:	1f 92       	push	r1
     612:	cd b7       	in	r28, 0x3d	; 61
     614:	de b7       	in	r29, 0x3e	; 62
     616:	8c 01       	movw	r16, r24
     618:	7b 01       	movw	r14, r22
	uint16_t cal;
	uint8_t enable;
	irqflags_t flags;

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
     61a:	81 15       	cp	r24, r1
     61c:	22 e0       	ldi	r18, 0x02	; 2
     61e:	92 07       	cpc	r25, r18
     620:	81 f4       	brne	.+32     	; 0x642 <adc_write_configuration+0x44>
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
     622:	61 e2       	ldi	r22, 0x21	; 33
     624:	70 e0       	ldi	r23, 0x00	; 0
     626:	82 e0       	ldi	r24, 0x02	; 2
     628:	0e 94 9f 1e 	call	0x3d3e	; 0x3d3e <nvm_read_byte>
	uint16_t data;

	switch (cal) {
#ifdef ADCA
	case ADC_CAL_ADCA:
		data = nvm_read_production_signature_row(ADCACAL1);
     62c:	c8 2e       	mov	r12, r24
     62e:	d1 2c       	mov	r13, r1
     630:	60 e2       	ldi	r22, 0x20	; 32
     632:	70 e0       	ldi	r23, 0x00	; 0
     634:	82 e0       	ldi	r24, 0x02	; 2
     636:	0e 94 9f 1e 	call	0x3d3e	; 0x3d3e <nvm_read_byte>
		data <<= 8;
		data |= nvm_read_production_signature_row(ADCACAL0);
     63a:	dc 2c       	mov	r13, r12
     63c:	cc 24       	eor	r12, r12
     63e:	c8 2a       	or	r12, r24
     640:	12 c0       	rjmp	.+36     	; 0x666 <adc_write_configuration+0x68>
		cal = adc_get_calibration_data(ADC_CAL_ADCA);
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
     642:	80 34       	cpi	r24, 0x40	; 64
     644:	92 40       	sbci	r25, 0x02	; 2
     646:	d1 f5       	brne	.+116    	; 0x6bc <adc_write_configuration+0xbe>
     648:	65 e2       	ldi	r22, 0x25	; 37
     64a:	70 e0       	ldi	r23, 0x00	; 0
     64c:	82 e0       	ldi	r24, 0x02	; 2
     64e:	0e 94 9f 1e 	call	0x3d3e	; 0x3d3e <nvm_read_byte>
		break;
#endif

#ifdef ADCB
	case ADC_CAL_ADCB:
		data = nvm_read_production_signature_row(ADCBCAL1);
     652:	c8 2e       	mov	r12, r24
     654:	d1 2c       	mov	r13, r1
     656:	64 e2       	ldi	r22, 0x24	; 36
     658:	70 e0       	ldi	r23, 0x00	; 0
     65a:	82 e0       	ldi	r24, 0x02	; 2
     65c:	0e 94 9f 1e 	call	0x3d3e	; 0x3d3e <nvm_read_byte>
		data <<= 8;
		data |= nvm_read_production_signature_row(ADCBCAL0);
     660:	dc 2c       	mov	r13, r12
     662:	cc 24       	eor	r12, r12
     664:	c8 2a       	or	r12, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     666:	8f b7       	in	r24, 0x3f	; 63
     668:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     66a:	f8 94       	cli
	return flags;
     66c:	b9 80       	ldd	r11, Y+1	; 0x01
		Assert(0);
		return;
	}

	flags = cpu_irq_save();
	adc_enable_clock(adc);
     66e:	c8 01       	movw	r24, r16
     670:	f6 dd       	rcall	.-1044   	; 0x25e <adc_enable_clock>
	enable = adc->CTRLA & ADC_ENABLE_bm;
     672:	f8 01       	movw	r30, r16
     674:	80 81       	ld	r24, Z

	adc->CTRLA = ADC_FLUSH_bm;
     676:	92 e0       	ldi	r25, 0x02	; 2
     678:	90 83       	st	Z, r25
	adc->CAL = cal;
     67a:	c4 86       	std	Z+12, r12	; 0x0c
     67c:	d5 86       	std	Z+13, r13	; 0x0d
	adc->CMP = conf->cmp;
     67e:	f7 01       	movw	r30, r14
     680:	25 81       	ldd	r18, Z+5	; 0x05
     682:	36 81       	ldd	r19, Z+6	; 0x06
     684:	f8 01       	movw	r30, r16
     686:	20 8f       	std	Z+24, r18	; 0x18
     688:	31 8f       	std	Z+25, r19	; 0x19
	adc->REFCTRL = conf->refctrl;
     68a:	f7 01       	movw	r30, r14
     68c:	92 81       	ldd	r25, Z+2	; 0x02
     68e:	f8 01       	movw	r30, r16
     690:	92 83       	std	Z+2, r25	; 0x02
	adc->PRESCALER = conf->prescaler;
     692:	f7 01       	movw	r30, r14
     694:	94 81       	ldd	r25, Z+4	; 0x04
     696:	f8 01       	movw	r30, r16
     698:	94 83       	std	Z+4, r25	; 0x04
	adc->EVCTRL = conf->evctrl;
     69a:	f7 01       	movw	r30, r14
     69c:	93 81       	ldd	r25, Z+3	; 0x03
     69e:	f8 01       	movw	r30, r16
     6a0:	93 83       	std	Z+3, r25	; 0x03
	adc->CTRLB = conf->ctrlb;
     6a2:	f7 01       	movw	r30, r14
     6a4:	91 81       	ldd	r25, Z+1	; 0x01
     6a6:	f8 01       	movw	r30, r16
     6a8:	91 83       	std	Z+1, r25	; 0x01

	adc->CTRLA = enable | conf->ctrla;
     6aa:	81 70       	andi	r24, 0x01	; 1
     6ac:	f7 01       	movw	r30, r14
     6ae:	90 81       	ld	r25, Z
     6b0:	89 2b       	or	r24, r25
     6b2:	f8 01       	movw	r30, r16

	adc_disable_clock(adc);
     6b4:	80 83       	st	Z, r24
     6b6:	c8 01       	movw	r24, r16
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     6b8:	f3 dd       	rcall	.-1050   	; 0x2a0 <adc_disable_clock>

	cpu_irq_restore(flags);
}
     6ba:	bf be       	out	0x3f, r11	; 63
     6bc:	0f 90       	pop	r0
     6be:	df 91       	pop	r29
     6c0:	cf 91       	pop	r28
     6c2:	1f 91       	pop	r17
     6c4:	0f 91       	pop	r16
     6c6:	ff 90       	pop	r15
     6c8:	ef 90       	pop	r14
     6ca:	df 90       	pop	r13
     6cc:	cf 90       	pop	r12
     6ce:	bf 90       	pop	r11
     6d0:	08 95       	ret

000006d2 <adc_read_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_read_configuration(ADC_t *adc, struct adc_config *conf)
{
     6d2:	df 92       	push	r13
     6d4:	ef 92       	push	r14
     6d6:	ff 92       	push	r15
     6d8:	0f 93       	push	r16
     6da:	1f 93       	push	r17
     6dc:	cf 93       	push	r28
     6de:	df 93       	push	r29
     6e0:	1f 92       	push	r1
     6e2:	cd b7       	in	r28, 0x3d	; 61
     6e4:	de b7       	in	r29, 0x3e	; 62
     6e6:	8c 01       	movw	r16, r24
     6e8:	7b 01       	movw	r14, r22

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     6ea:	8f b7       	in	r24, 0x3f	; 63
     6ec:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     6ee:	f8 94       	cli
	return flags;
     6f0:	d9 80       	ldd	r13, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	adc_enable_clock(adc);
     6f2:	c8 01       	movw	r24, r16
     6f4:	b4 dd       	rcall	.-1176   	; 0x25e <adc_enable_clock>

	conf->ctrla = adc->CTRLA & ADC_DMASEL_gm;
     6f6:	f8 01       	movw	r30, r16
     6f8:	80 81       	ld	r24, Z
     6fa:	80 7c       	andi	r24, 0xC0	; 192
     6fc:	f7 01       	movw	r30, r14
     6fe:	80 83       	st	Z, r24

	conf->cmp = adc->CMP;
     700:	f8 01       	movw	r30, r16
     702:	80 8d       	ldd	r24, Z+24	; 0x18
     704:	91 8d       	ldd	r25, Z+25	; 0x19
     706:	f7 01       	movw	r30, r14
     708:	85 83       	std	Z+5, r24	; 0x05
     70a:	96 83       	std	Z+6, r25	; 0x06
	conf->refctrl = adc->REFCTRL;
     70c:	f8 01       	movw	r30, r16
     70e:	82 81       	ldd	r24, Z+2	; 0x02
     710:	f7 01       	movw	r30, r14
     712:	82 83       	std	Z+2, r24	; 0x02
	conf->prescaler = adc->PRESCALER;
     714:	f8 01       	movw	r30, r16
     716:	84 81       	ldd	r24, Z+4	; 0x04
     718:	f7 01       	movw	r30, r14
     71a:	84 83       	std	Z+4, r24	; 0x04
	conf->evctrl = adc->EVCTRL;
     71c:	f8 01       	movw	r30, r16
     71e:	83 81       	ldd	r24, Z+3	; 0x03
     720:	f7 01       	movw	r30, r14
     722:	83 83       	std	Z+3, r24	; 0x03
	conf->ctrlb = adc->CTRLB;
     724:	f8 01       	movw	r30, r16
     726:	81 81       	ldd	r24, Z+1	; 0x01
     728:	f7 01       	movw	r30, r14

	adc_disable_clock(adc);
     72a:	81 83       	std	Z+1, r24	; 0x01
     72c:	c8 01       	movw	r24, r16
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     72e:	b8 dd       	rcall	.-1168   	; 0x2a0 <adc_disable_clock>

	cpu_irq_restore(flags);
}
     730:	df be       	out	0x3f, r13	; 63
     732:	0f 90       	pop	r0
     734:	df 91       	pop	r29
     736:	cf 91       	pop	r28
     738:	1f 91       	pop	r17
     73a:	0f 91       	pop	r16
     73c:	ff 90       	pop	r15
     73e:	ef 90       	pop	r14
     740:	df 90       	pop	r13
     742:	08 95       	ret

00000744 <adcch_write_configuration>:
 * is called if callbacks are enabled and interrupts are enabled in the
 * channel configuration.
 */
void adcch_write_configuration(ADC_t *adc, uint8_t ch_mask,
		const struct adc_channel_config *ch_conf)
{
     744:	af 92       	push	r10
     746:	bf 92       	push	r11
     748:	cf 92       	push	r12
     74a:	df 92       	push	r13
     74c:	ef 92       	push	r14
     74e:	ff 92       	push	r15
     750:	0f 93       	push	r16
     752:	1f 93       	push	r17
     754:	cf 93       	push	r28
     756:	df 93       	push	r29
     758:	1f 92       	push	r1
     75a:	cd b7       	in	r28, 0x3d	; 61
     75c:	de b7       	in	r29, 0x3e	; 62
     75e:	6c 01       	movw	r12, r24
     760:	b6 2e       	mov	r11, r22
     762:	7a 01       	movw	r14, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
     764:	86 2f       	mov	r24, r22
     766:	83 70       	andi	r24, 0x03	; 3
     768:	29 f4       	brne	.+10     	; 0x774 <adcch_write_configuration+0x30>
		index += 2;
		ch_mask >>= 2;
     76a:	96 2f       	mov	r25, r22
     76c:	96 95       	lsr	r25
     76e:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
     770:	82 e0       	ldi	r24, 0x02	; 2
     772:	02 c0       	rjmp	.+4      	; 0x778 <adcch_write_configuration+0x34>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
     774:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
     776:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
     778:	90 ff       	sbrs	r25, 0
		index++;
     77a:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
     77c:	86 01       	movw	r16, r12
     77e:	00 5e       	subi	r16, 0xE0	; 224
     780:	1f 4f       	sbci	r17, 0xFF	; 255
     782:	98 e0       	ldi	r25, 0x08	; 8
     784:	89 9f       	mul	r24, r25
     786:	00 0d       	add	r16, r0
     788:	11 1d       	adc	r17, r1
     78a:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     78c:	8f b7       	in	r24, 0x3f	; 63
     78e:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     790:	f8 94       	cli
	return flags;
     792:	a9 80       	ldd	r10, Y+1	; 0x01
			return;
		}
	}
#endif

	adc_enable_clock(adc);
     794:	c6 01       	movw	r24, r12
     796:	63 dd       	rcall	.-1338   	; 0x25e <adc_enable_clock>
	adc_ch->CTRL = ch_conf->ctrl;
     798:	f7 01       	movw	r30, r14
     79a:	80 81       	ld	r24, Z
     79c:	f8 01       	movw	r30, r16
     79e:	80 83       	st	Z, r24
	adc_ch->INTCTRL = ch_conf->intctrl;
     7a0:	f7 01       	movw	r30, r14
     7a2:	82 81       	ldd	r24, Z+2	; 0x02
     7a4:	f8 01       	movw	r30, r16
     7a6:	82 83       	std	Z+2, r24	; 0x02
	adc_ch->MUXCTRL = ch_conf->muxctrl;
     7a8:	f7 01       	movw	r30, r14
     7aa:	81 81       	ldd	r24, Z+1	; 0x01
     7ac:	f8 01       	movw	r30, r16
     7ae:	81 83       	std	Z+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
     7b0:	b0 fe       	sbrs	r11, 0
     7b2:	04 c0       	rjmp	.+8      	; 0x7bc <adcch_write_configuration+0x78>
		/* USB devices has channel scan available on ADC channel 0 */
		adc_ch->SCAN = ch_conf->scan;
     7b4:	f7 01       	movw	r30, r14
     7b6:	83 81       	ldd	r24, Z+3	; 0x03
     7b8:	f8 01       	movw	r30, r16
	}
	adc_disable_clock(adc);
     7ba:	86 83       	std	Z+6, r24	; 0x06
     7bc:	c6 01       	movw	r24, r12
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     7be:	70 dd       	rcall	.-1312   	; 0x2a0 <adc_disable_clock>

	cpu_irq_restore(flags);
}
     7c0:	af be       	out	0x3f, r10	; 63
     7c2:	0f 90       	pop	r0
     7c4:	df 91       	pop	r29
     7c6:	cf 91       	pop	r28
     7c8:	1f 91       	pop	r17
     7ca:	0f 91       	pop	r16
     7cc:	ff 90       	pop	r15
     7ce:	ef 90       	pop	r14
     7d0:	df 90       	pop	r13
     7d2:	cf 90       	pop	r12
     7d4:	bf 90       	pop	r11
     7d6:	af 90       	pop	r10
     7d8:	08 95       	ret

000007da <adcch_read_configuration>:
 * can be given in mask)
 * \param ch_conf Pointer to ADC channel configuration.
 */
void adcch_read_configuration(ADC_t *adc, uint8_t ch_mask,
		struct adc_channel_config *ch_conf)
{
     7da:	af 92       	push	r10
     7dc:	bf 92       	push	r11
     7de:	cf 92       	push	r12
     7e0:	df 92       	push	r13
     7e2:	ef 92       	push	r14
     7e4:	ff 92       	push	r15
     7e6:	0f 93       	push	r16
     7e8:	1f 93       	push	r17
     7ea:	cf 93       	push	r28
     7ec:	df 93       	push	r29
     7ee:	1f 92       	push	r1
     7f0:	cd b7       	in	r28, 0x3d	; 61
     7f2:	de b7       	in	r29, 0x3e	; 62
     7f4:	6c 01       	movw	r12, r24
     7f6:	b6 2e       	mov	r11, r22
     7f8:	7a 01       	movw	r14, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
     7fa:	86 2f       	mov	r24, r22
     7fc:	83 70       	andi	r24, 0x03	; 3
     7fe:	29 f4       	brne	.+10     	; 0x80a <adcch_read_configuration+0x30>
		index += 2;
		ch_mask >>= 2;
     800:	96 2f       	mov	r25, r22
     802:	96 95       	lsr	r25
     804:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
     806:	82 e0       	ldi	r24, 0x02	; 2
     808:	02 c0       	rjmp	.+4      	; 0x80e <adcch_read_configuration+0x34>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
     80a:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
     80c:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
     80e:	90 ff       	sbrs	r25, 0
		index++;
     810:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
     812:	86 01       	movw	r16, r12
     814:	00 5e       	subi	r16, 0xE0	; 224
     816:	1f 4f       	sbci	r17, 0xFF	; 255
     818:	98 e0       	ldi	r25, 0x08	; 8
     81a:	89 9f       	mul	r24, r25
     81c:	00 0d       	add	r16, r0
     81e:	11 1d       	adc	r17, r1
     820:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     822:	8f b7       	in	r24, 0x3f	; 63
     824:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     826:	f8 94       	cli
	return flags;
     828:	a9 80       	ldd	r10, Y+1	; 0x01

	adc_ch = adc_get_channel(adc, ch_mask);

	flags = cpu_irq_save();

	adc_enable_clock(adc);
     82a:	c6 01       	movw	r24, r12
     82c:	18 dd       	rcall	.-1488   	; 0x25e <adc_enable_clock>
	ch_conf->ctrl = adc_ch->CTRL;
     82e:	f8 01       	movw	r30, r16
     830:	80 81       	ld	r24, Z
     832:	f7 01       	movw	r30, r14
     834:	80 83       	st	Z, r24
	ch_conf->intctrl = adc_ch->INTCTRL;
     836:	f8 01       	movw	r30, r16
     838:	82 81       	ldd	r24, Z+2	; 0x02
     83a:	f7 01       	movw	r30, r14
     83c:	82 83       	std	Z+2, r24	; 0x02
	ch_conf->muxctrl = adc_ch->MUXCTRL;
     83e:	f8 01       	movw	r30, r16
     840:	81 81       	ldd	r24, Z+1	; 0x01
     842:	f7 01       	movw	r30, r14
     844:	81 83       	std	Z+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
     846:	b0 fe       	sbrs	r11, 0
     848:	04 c0       	rjmp	.+8      	; 0x852 <adcch_read_configuration+0x78>
		/* USB devices has channel scan available on ADC channel 0 */
		ch_conf->scan = adc_ch->SCAN;
     84a:	f8 01       	movw	r30, r16
     84c:	86 81       	ldd	r24, Z+6	; 0x06
     84e:	f7 01       	movw	r30, r14
	}
	adc_disable_clock(adc);
     850:	83 83       	std	Z+3, r24	; 0x03
     852:	c6 01       	movw	r24, r12
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     854:	25 dd       	rcall	.-1462   	; 0x2a0 <adc_disable_clock>

	cpu_irq_restore(flags);
}
     856:	af be       	out	0x3f, r10	; 63
     858:	0f 90       	pop	r0
     85a:	df 91       	pop	r29
     85c:	cf 91       	pop	r28
     85e:	1f 91       	pop	r17
     860:	0f 91       	pop	r16
     862:	ff 90       	pop	r15
     864:	ef 90       	pop	r14
     866:	df 90       	pop	r13
     868:	cf 90       	pop	r12
     86a:	bf 90       	pop	r11
     86c:	af 90       	pop	r10
     86e:	08 95       	ret

00000870 <dac_enable_clock>:

	{
		Assert(0);
		return false;
	}
}
     870:	80 32       	cpi	r24, 0x20	; 32
     872:	93 40       	sbci	r25, 0x03	; 3
     874:	61 f4       	brne	.+24     	; 0x88e <dac_enable_clock+0x1e>
     876:	80 91 4e 21 	lds	r24, 0x214E	; 0x80214e <dacb_enable_count>
     87a:	91 e0       	ldi	r25, 0x01	; 1
     87c:	98 0f       	add	r25, r24
     87e:	90 93 4e 21 	sts	0x214E, r25	; 0x80214e <dacb_enable_count>
     882:	81 11       	cpse	r24, r1
     884:	04 c0       	rjmp	.+8      	; 0x88e <dac_enable_clock+0x1e>
     886:	64 e0       	ldi	r22, 0x04	; 4
     888:	82 e0       	ldi	r24, 0x02	; 2
     88a:	0c 94 e4 17 	jmp	0x2fc8	; 0x2fc8 <sysclk_enable_module>
     88e:	08 95       	ret

00000890 <dac_disable_clock>:
     890:	80 32       	cpi	r24, 0x20	; 32
     892:	93 40       	sbci	r25, 0x03	; 3
     894:	59 f4       	brne	.+22     	; 0x8ac <dac_disable_clock+0x1c>
     896:	80 91 4e 21 	lds	r24, 0x214E	; 0x80214e <dacb_enable_count>
     89a:	81 50       	subi	r24, 0x01	; 1
     89c:	80 93 4e 21 	sts	0x214E, r24	; 0x80214e <dacb_enable_count>
     8a0:	81 11       	cpse	r24, r1
     8a2:	04 c0       	rjmp	.+8      	; 0x8ac <dac_disable_clock+0x1c>
     8a4:	64 e0       	ldi	r22, 0x04	; 4
     8a6:	82 e0       	ldi	r24, 0x02	; 2
     8a8:	0c 94 fa 17 	jmp	0x2ff4	; 0x2ff4 <sysclk_disable_module>
     8ac:	08 95       	ret

000008ae <dac_write_configuration>:
 *
 * \param dac Pointer to DAC module.
 * \param conf Pointer to DAC configuration.
 */
void dac_write_configuration(DAC_t *dac, struct dac_config *conf)
{
     8ae:	9f 92       	push	r9
     8b0:	af 92       	push	r10
     8b2:	bf 92       	push	r11
     8b4:	cf 92       	push	r12
     8b6:	df 92       	push	r13
     8b8:	ef 92       	push	r14
     8ba:	ff 92       	push	r15
     8bc:	0f 93       	push	r16
     8be:	1f 93       	push	r17
     8c0:	cf 93       	push	r28
     8c2:	df 93       	push	r29
     8c4:	1f 92       	push	r1
     8c6:	cd b7       	in	r28, 0x3d	; 61
     8c8:	de b7       	in	r29, 0x3e	; 62
#  endif
	} else
#endif

#if defined(DACB)
	if ((uintptr_t)dac == (uintptr_t)&DACB) {
     8ca:	80 32       	cpi	r24, 0x20	; 32
     8cc:	23 e0       	ldi	r18, 0x03	; 3
     8ce:	92 07       	cpc	r25, r18
     8d0:	09 f0       	breq	.+2      	; 0x8d4 <dac_write_configuration+0x26>
     8d2:	3c c0       	rjmp	.+120    	; 0x94c <dac_write_configuration+0x9e>
     8d4:	7b 01       	movw	r14, r22
     8d6:	8c 01       	movw	r16, r24
     8d8:	63 e3       	ldi	r22, 0x33	; 51
     8da:	70 e0       	ldi	r23, 0x00	; 0
     8dc:	82 e0       	ldi	r24, 0x02	; 2
     8de:	0e 94 9f 1e 	call	0x3d3e	; 0x3d3e <nvm_read_byte>
     8e2:	98 2e       	mov	r9, r24
     8e4:	62 e3       	ldi	r22, 0x32	; 50
     8e6:	70 e0       	ldi	r23, 0x00	; 0
     8e8:	82 e0       	ldi	r24, 0x02	; 2
     8ea:	0e 94 9f 1e 	call	0x3d3e	; 0x3d3e <nvm_read_byte>
     8ee:	a8 2e       	mov	r10, r24
     8f0:	67 e3       	ldi	r22, 0x37	; 55
     8f2:	70 e0       	ldi	r23, 0x00	; 0
     8f4:	82 e0       	ldi	r24, 0x02	; 2
     8f6:	0e 94 9f 1e 	call	0x3d3e	; 0x3d3e <nvm_read_byte>
     8fa:	b8 2e       	mov	r11, r24
     8fc:	66 e3       	ldi	r22, 0x36	; 54
     8fe:	70 e0       	ldi	r23, 0x00	; 0
     900:	82 e0       	ldi	r24, 0x02	; 2
     902:	0e 94 9f 1e 	call	0x3d3e	; 0x3d3e <nvm_read_byte>
     906:	c8 2e       	mov	r12, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     908:	8f b7       	in	r24, 0x3f	; 63
     90a:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     90c:	f8 94       	cli
	return flags;
     90e:	d9 80       	ldd	r13, Y+1	; 0x01
		Assert(0);
		return;
	}

	flags = cpu_irq_save();
	dac_enable_clock(dac);
     910:	c8 01       	movw	r24, r16
     912:	ae df       	rcall	.-164    	; 0x870 <dac_enable_clock>

	// Temporarily disable the DAC, remember if it was enabled.
	enable = dac->CTRLA & DAC_ENABLE_bm;
     914:	f8 01       	movw	r30, r16
     916:	80 81       	ld	r24, Z
	dac->CTRLA = 0;
     918:	10 82       	st	Z, r1

	dac->CTRLB = conf->ctrlb;
     91a:	f7 01       	movw	r30, r14
     91c:	91 81       	ldd	r25, Z+1	; 0x01
     91e:	f8 01       	movw	r30, r16
     920:	91 83       	std	Z+1, r25	; 0x01
	dac->CTRLC = conf->ctrlc;
     922:	f7 01       	movw	r30, r14
     924:	92 81       	ldd	r25, Z+2	; 0x02
     926:	f8 01       	movw	r30, r16
     928:	92 83       	std	Z+2, r25	; 0x02
	dac->EVCTRL = conf->evctrl;
     92a:	f7 01       	movw	r30, r14
     92c:	93 81       	ldd	r25, Z+3	; 0x03
     92e:	f8 01       	movw	r30, r16
     930:	93 83       	std	Z+3, r25	; 0x03
	dac->TIMCTRL = conf->timctrl;

	dac->GAINCAL = gaincal0;
	dac->OFFSETCAL = offsetcal0;
#elif XMEGA_DAC_VERSION_2
	dac->CH0GAINCAL = gaincal0;
     932:	90 86       	std	Z+8, r9	; 0x08
	dac->CH0OFFSETCAL = offsetcal0;
     934:	a1 86       	std	Z+9, r10	; 0x09
	dac->CH1GAINCAL = gaincal1;
     936:	b2 86       	std	Z+10, r11	; 0x0a
	dac->CH1OFFSETCAL = offsetcal1;
     938:	c3 86       	std	Z+11, r12	; 0x0b
#endif

	dac->CTRLA = conf->ctrla | enable;
     93a:	81 70       	andi	r24, 0x01	; 1
     93c:	f7 01       	movw	r30, r14
     93e:	90 81       	ld	r25, Z
     940:	89 2b       	or	r24, r25
     942:	f8 01       	movw	r30, r16

	dac_disable_clock(dac);
     944:	80 83       	st	Z, r24
     946:	c8 01       	movw	r24, r16
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     948:	a3 df       	rcall	.-186    	; 0x890 <dac_disable_clock>
	cpu_irq_restore(flags);
}
     94a:	df be       	out	0x3f, r13	; 63
     94c:	0f 90       	pop	r0
     94e:	df 91       	pop	r29
     950:	cf 91       	pop	r28
     952:	1f 91       	pop	r17
     954:	0f 91       	pop	r16
     956:	ff 90       	pop	r15
     958:	ef 90       	pop	r14
     95a:	df 90       	pop	r13
     95c:	cf 90       	pop	r12
     95e:	bf 90       	pop	r11
     960:	af 90       	pop	r10
     962:	9f 90       	pop	r9
     964:	08 95       	ret

00000966 <dac_read_configuration>:
 *
 * \param dac Pointer to DAC module.
 * \param conf Pointer to DAC configuration.
 */
void dac_read_configuration(DAC_t *dac, struct dac_config *conf)
{
     966:	df 92       	push	r13
     968:	ef 92       	push	r14
     96a:	ff 92       	push	r15
     96c:	0f 93       	push	r16
     96e:	1f 93       	push	r17
     970:	cf 93       	push	r28
     972:	df 93       	push	r29
     974:	1f 92       	push	r1
     976:	cd b7       	in	r28, 0x3d	; 61
     978:	de b7       	in	r29, 0x3e	; 62
     97a:	8c 01       	movw	r16, r24
     97c:	7b 01       	movw	r14, r22

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     97e:	8f b7       	in	r24, 0x3f	; 63
     980:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     982:	f8 94       	cli
	return flags;
     984:	d9 80       	ldd	r13, Y+1	; 0x01
	irqflags_t flags;

	flags = cpu_irq_save();
	dac_enable_clock(dac);
     986:	c8 01       	movw	r24, r16
     988:	73 df       	rcall	.-282    	; 0x870 <dac_enable_clock>

	conf->ctrla = dac->CTRLA & ~DAC_ENABLE_bm;
     98a:	f8 01       	movw	r30, r16
     98c:	80 81       	ld	r24, Z
     98e:	8e 7f       	andi	r24, 0xFE	; 254
     990:	f7 01       	movw	r30, r14
     992:	80 83       	st	Z, r24
	conf->ctrlb = dac->CTRLB;
     994:	f8 01       	movw	r30, r16
     996:	81 81       	ldd	r24, Z+1	; 0x01
     998:	f7 01       	movw	r30, r14
     99a:	81 83       	std	Z+1, r24	; 0x01
	conf->ctrlc = dac->CTRLC;
     99c:	f8 01       	movw	r30, r16
     99e:	82 81       	ldd	r24, Z+2	; 0x02
     9a0:	f7 01       	movw	r30, r14
     9a2:	82 83       	std	Z+2, r24	; 0x02
	conf->evctrl = dac->EVCTRL;
     9a4:	f8 01       	movw	r30, r16
     9a6:	83 81       	ldd	r24, Z+3	; 0x03
     9a8:	f7 01       	movw	r30, r14

#if XMEGA_DAC_VERSION_1
	conf->timctrl = dac->TIMCTRL;
#endif

	dac_disable_clock(dac);
     9aa:	83 83       	std	Z+3, r24	; 0x03
     9ac:	c8 01       	movw	r24, r16
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     9ae:	70 df       	rcall	.-288    	; 0x890 <dac_disable_clock>
	cpu_irq_restore(flags);
}
     9b0:	df be       	out	0x3f, r13	; 63
     9b2:	0f 90       	pop	r0
     9b4:	df 91       	pop	r29
     9b6:	cf 91       	pop	r28
     9b8:	1f 91       	pop	r17
     9ba:	0f 91       	pop	r16
     9bc:	ff 90       	pop	r15
     9be:	ef 90       	pop	r14
     9c0:	df 90       	pop	r13
     9c2:	08 95       	ret

000009c4 <__vector_14>:
 *
 * This function will handle interrupt on Timer Counter CO overflow and
 * call the callback function.
 */
ISR(TCC0_OVF_vect)
{
     9c4:	1f 92       	push	r1
     9c6:	0f 92       	push	r0
     9c8:	0f b6       	in	r0, 0x3f	; 63
     9ca:	0f 92       	push	r0
     9cc:	11 24       	eor	r1, r1
     9ce:	0b b6       	in	r0, 0x3b	; 59
     9d0:	0f 92       	push	r0
     9d2:	2f 93       	push	r18
     9d4:	3f 93       	push	r19
     9d6:	4f 93       	push	r20
     9d8:	5f 93       	push	r21
     9da:	6f 93       	push	r22
     9dc:	7f 93       	push	r23
     9de:	8f 93       	push	r24
     9e0:	9f 93       	push	r25
     9e2:	af 93       	push	r26
     9e4:	bf 93       	push	r27
     9e6:	ef 93       	push	r30
     9e8:	ff 93       	push	r31
	if (tc_tcc0_ovf_callback) {
     9ea:	e0 91 95 21 	lds	r30, 0x2195	; 0x802195 <tc_tcc0_ovf_callback>
     9ee:	f0 91 96 21 	lds	r31, 0x2196	; 0x802196 <tc_tcc0_ovf_callback+0x1>
     9f2:	30 97       	sbiw	r30, 0x00	; 0
     9f4:	09 f0       	breq	.+2      	; 0x9f8 <__vector_14+0x34>
		tc_tcc0_ovf_callback();
     9f6:	19 95       	eicall
	}
}
     9f8:	ff 91       	pop	r31
     9fa:	ef 91       	pop	r30
     9fc:	bf 91       	pop	r27
     9fe:	af 91       	pop	r26
     a00:	9f 91       	pop	r25
     a02:	8f 91       	pop	r24
     a04:	7f 91       	pop	r23
     a06:	6f 91       	pop	r22
     a08:	5f 91       	pop	r21
     a0a:	4f 91       	pop	r20
     a0c:	3f 91       	pop	r19
     a0e:	2f 91       	pop	r18
     a10:	0f 90       	pop	r0
     a12:	0b be       	out	0x3b, r0	; 59
     a14:	0f 90       	pop	r0
     a16:	0f be       	out	0x3f, r0	; 63
     a18:	0f 90       	pop	r0
     a1a:	1f 90       	pop	r1
     a1c:	18 95       	reti

00000a1e <__vector_15>:
 *
 * This function will handle interrupt on Timer Counter CO error and
 * call the callback function.
 */
ISR(TCC0_ERR_vect)
{
     a1e:	1f 92       	push	r1
     a20:	0f 92       	push	r0
     a22:	0f b6       	in	r0, 0x3f	; 63
     a24:	0f 92       	push	r0
     a26:	11 24       	eor	r1, r1
     a28:	0b b6       	in	r0, 0x3b	; 59
     a2a:	0f 92       	push	r0
     a2c:	2f 93       	push	r18
     a2e:	3f 93       	push	r19
     a30:	4f 93       	push	r20
     a32:	5f 93       	push	r21
     a34:	6f 93       	push	r22
     a36:	7f 93       	push	r23
     a38:	8f 93       	push	r24
     a3a:	9f 93       	push	r25
     a3c:	af 93       	push	r26
     a3e:	bf 93       	push	r27
     a40:	ef 93       	push	r30
     a42:	ff 93       	push	r31
	if (tc_tcc0_err_callback) {
     a44:	e0 91 93 21 	lds	r30, 0x2193	; 0x802193 <tc_tcc0_err_callback>
     a48:	f0 91 94 21 	lds	r31, 0x2194	; 0x802194 <tc_tcc0_err_callback+0x1>
     a4c:	30 97       	sbiw	r30, 0x00	; 0
     a4e:	09 f0       	breq	.+2      	; 0xa52 <__vector_15+0x34>
		tc_tcc0_err_callback();
     a50:	19 95       	eicall
	}
}
     a52:	ff 91       	pop	r31
     a54:	ef 91       	pop	r30
     a56:	bf 91       	pop	r27
     a58:	af 91       	pop	r26
     a5a:	9f 91       	pop	r25
     a5c:	8f 91       	pop	r24
     a5e:	7f 91       	pop	r23
     a60:	6f 91       	pop	r22
     a62:	5f 91       	pop	r21
     a64:	4f 91       	pop	r20
     a66:	3f 91       	pop	r19
     a68:	2f 91       	pop	r18
     a6a:	0f 90       	pop	r0
     a6c:	0b be       	out	0x3b, r0	; 59
     a6e:	0f 90       	pop	r0
     a70:	0f be       	out	0x3f, r0	; 63
     a72:	0f 90       	pop	r0
     a74:	1f 90       	pop	r1
     a76:	18 95       	reti

00000a78 <__vector_16>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureA and
 * call the callback function.
 */
ISR(TCC0_CCA_vect)
{
     a78:	1f 92       	push	r1
     a7a:	0f 92       	push	r0
     a7c:	0f b6       	in	r0, 0x3f	; 63
     a7e:	0f 92       	push	r0
     a80:	11 24       	eor	r1, r1
     a82:	0b b6       	in	r0, 0x3b	; 59
     a84:	0f 92       	push	r0
     a86:	2f 93       	push	r18
     a88:	3f 93       	push	r19
     a8a:	4f 93       	push	r20
     a8c:	5f 93       	push	r21
     a8e:	6f 93       	push	r22
     a90:	7f 93       	push	r23
     a92:	8f 93       	push	r24
     a94:	9f 93       	push	r25
     a96:	af 93       	push	r26
     a98:	bf 93       	push	r27
     a9a:	ef 93       	push	r30
     a9c:	ff 93       	push	r31
	if (tc_tcc0_cca_callback) {
     a9e:	e0 91 91 21 	lds	r30, 0x2191	; 0x802191 <tc_tcc0_cca_callback>
     aa2:	f0 91 92 21 	lds	r31, 0x2192	; 0x802192 <tc_tcc0_cca_callback+0x1>
     aa6:	30 97       	sbiw	r30, 0x00	; 0
     aa8:	09 f0       	breq	.+2      	; 0xaac <__vector_16+0x34>
		tc_tcc0_cca_callback();
     aaa:	19 95       	eicall
	}
}
     aac:	ff 91       	pop	r31
     aae:	ef 91       	pop	r30
     ab0:	bf 91       	pop	r27
     ab2:	af 91       	pop	r26
     ab4:	9f 91       	pop	r25
     ab6:	8f 91       	pop	r24
     ab8:	7f 91       	pop	r23
     aba:	6f 91       	pop	r22
     abc:	5f 91       	pop	r21
     abe:	4f 91       	pop	r20
     ac0:	3f 91       	pop	r19
     ac2:	2f 91       	pop	r18
     ac4:	0f 90       	pop	r0
     ac6:	0b be       	out	0x3b, r0	; 59
     ac8:	0f 90       	pop	r0
     aca:	0f be       	out	0x3f, r0	; 63
     acc:	0f 90       	pop	r0
     ace:	1f 90       	pop	r1
     ad0:	18 95       	reti

00000ad2 <__vector_17>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureB and
 * call the callback function.
 */
ISR(TCC0_CCB_vect)
{
     ad2:	1f 92       	push	r1
     ad4:	0f 92       	push	r0
     ad6:	0f b6       	in	r0, 0x3f	; 63
     ad8:	0f 92       	push	r0
     ada:	11 24       	eor	r1, r1
     adc:	0b b6       	in	r0, 0x3b	; 59
     ade:	0f 92       	push	r0
     ae0:	2f 93       	push	r18
     ae2:	3f 93       	push	r19
     ae4:	4f 93       	push	r20
     ae6:	5f 93       	push	r21
     ae8:	6f 93       	push	r22
     aea:	7f 93       	push	r23
     aec:	8f 93       	push	r24
     aee:	9f 93       	push	r25
     af0:	af 93       	push	r26
     af2:	bf 93       	push	r27
     af4:	ef 93       	push	r30
     af6:	ff 93       	push	r31
	if (tc_tcc0_ccb_callback) {
     af8:	e0 91 8f 21 	lds	r30, 0x218F	; 0x80218f <tc_tcc0_ccb_callback>
     afc:	f0 91 90 21 	lds	r31, 0x2190	; 0x802190 <tc_tcc0_ccb_callback+0x1>
     b00:	30 97       	sbiw	r30, 0x00	; 0
     b02:	09 f0       	breq	.+2      	; 0xb06 <__vector_17+0x34>
		tc_tcc0_ccb_callback();
     b04:	19 95       	eicall
	}
}
     b06:	ff 91       	pop	r31
     b08:	ef 91       	pop	r30
     b0a:	bf 91       	pop	r27
     b0c:	af 91       	pop	r26
     b0e:	9f 91       	pop	r25
     b10:	8f 91       	pop	r24
     b12:	7f 91       	pop	r23
     b14:	6f 91       	pop	r22
     b16:	5f 91       	pop	r21
     b18:	4f 91       	pop	r20
     b1a:	3f 91       	pop	r19
     b1c:	2f 91       	pop	r18
     b1e:	0f 90       	pop	r0
     b20:	0b be       	out	0x3b, r0	; 59
     b22:	0f 90       	pop	r0
     b24:	0f be       	out	0x3f, r0	; 63
     b26:	0f 90       	pop	r0
     b28:	1f 90       	pop	r1
     b2a:	18 95       	reti

00000b2c <__vector_18>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureC and
 * call the callback function.
 */
ISR(TCC0_CCC_vect)
{
     b2c:	1f 92       	push	r1
     b2e:	0f 92       	push	r0
     b30:	0f b6       	in	r0, 0x3f	; 63
     b32:	0f 92       	push	r0
     b34:	11 24       	eor	r1, r1
     b36:	0b b6       	in	r0, 0x3b	; 59
     b38:	0f 92       	push	r0
     b3a:	2f 93       	push	r18
     b3c:	3f 93       	push	r19
     b3e:	4f 93       	push	r20
     b40:	5f 93       	push	r21
     b42:	6f 93       	push	r22
     b44:	7f 93       	push	r23
     b46:	8f 93       	push	r24
     b48:	9f 93       	push	r25
     b4a:	af 93       	push	r26
     b4c:	bf 93       	push	r27
     b4e:	ef 93       	push	r30
     b50:	ff 93       	push	r31
	if (tc_tcc0_ccc_callback) {
     b52:	e0 91 8d 21 	lds	r30, 0x218D	; 0x80218d <tc_tcc0_ccc_callback>
     b56:	f0 91 8e 21 	lds	r31, 0x218E	; 0x80218e <tc_tcc0_ccc_callback+0x1>
     b5a:	30 97       	sbiw	r30, 0x00	; 0
     b5c:	09 f0       	breq	.+2      	; 0xb60 <__vector_18+0x34>
		tc_tcc0_ccc_callback();
     b5e:	19 95       	eicall
	}
}
     b60:	ff 91       	pop	r31
     b62:	ef 91       	pop	r30
     b64:	bf 91       	pop	r27
     b66:	af 91       	pop	r26
     b68:	9f 91       	pop	r25
     b6a:	8f 91       	pop	r24
     b6c:	7f 91       	pop	r23
     b6e:	6f 91       	pop	r22
     b70:	5f 91       	pop	r21
     b72:	4f 91       	pop	r20
     b74:	3f 91       	pop	r19
     b76:	2f 91       	pop	r18
     b78:	0f 90       	pop	r0
     b7a:	0b be       	out	0x3b, r0	; 59
     b7c:	0f 90       	pop	r0
     b7e:	0f be       	out	0x3f, r0	; 63
     b80:	0f 90       	pop	r0
     b82:	1f 90       	pop	r1
     b84:	18 95       	reti

00000b86 <__vector_19>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureD and
 * call the callback function.
 */
ISR(TCC0_CCD_vect)
{
     b86:	1f 92       	push	r1
     b88:	0f 92       	push	r0
     b8a:	0f b6       	in	r0, 0x3f	; 63
     b8c:	0f 92       	push	r0
     b8e:	11 24       	eor	r1, r1
     b90:	0b b6       	in	r0, 0x3b	; 59
     b92:	0f 92       	push	r0
     b94:	2f 93       	push	r18
     b96:	3f 93       	push	r19
     b98:	4f 93       	push	r20
     b9a:	5f 93       	push	r21
     b9c:	6f 93       	push	r22
     b9e:	7f 93       	push	r23
     ba0:	8f 93       	push	r24
     ba2:	9f 93       	push	r25
     ba4:	af 93       	push	r26
     ba6:	bf 93       	push	r27
     ba8:	ef 93       	push	r30
     baa:	ff 93       	push	r31
	if (tc_tcc0_ccd_callback) {
     bac:	e0 91 8b 21 	lds	r30, 0x218B	; 0x80218b <tc_tcc0_ccd_callback>
     bb0:	f0 91 8c 21 	lds	r31, 0x218C	; 0x80218c <tc_tcc0_ccd_callback+0x1>
     bb4:	30 97       	sbiw	r30, 0x00	; 0
     bb6:	09 f0       	breq	.+2      	; 0xbba <__vector_19+0x34>
		tc_tcc0_ccd_callback();
     bb8:	19 95       	eicall
	}
}
     bba:	ff 91       	pop	r31
     bbc:	ef 91       	pop	r30
     bbe:	bf 91       	pop	r27
     bc0:	af 91       	pop	r26
     bc2:	9f 91       	pop	r25
     bc4:	8f 91       	pop	r24
     bc6:	7f 91       	pop	r23
     bc8:	6f 91       	pop	r22
     bca:	5f 91       	pop	r21
     bcc:	4f 91       	pop	r20
     bce:	3f 91       	pop	r19
     bd0:	2f 91       	pop	r18
     bd2:	0f 90       	pop	r0
     bd4:	0b be       	out	0x3b, r0	; 59
     bd6:	0f 90       	pop	r0
     bd8:	0f be       	out	0x3f, r0	; 63
     bda:	0f 90       	pop	r0
     bdc:	1f 90       	pop	r1
     bde:	18 95       	reti

00000be0 <__vector_20>:
 *
 * This function will handle interrupt on Timer Counter C1 overflow and
 * call the callback function.
 */
ISR(TCC1_OVF_vect)
{
     be0:	1f 92       	push	r1
     be2:	0f 92       	push	r0
     be4:	0f b6       	in	r0, 0x3f	; 63
     be6:	0f 92       	push	r0
     be8:	11 24       	eor	r1, r1
     bea:	0b b6       	in	r0, 0x3b	; 59
     bec:	0f 92       	push	r0
     bee:	2f 93       	push	r18
     bf0:	3f 93       	push	r19
     bf2:	4f 93       	push	r20
     bf4:	5f 93       	push	r21
     bf6:	6f 93       	push	r22
     bf8:	7f 93       	push	r23
     bfa:	8f 93       	push	r24
     bfc:	9f 93       	push	r25
     bfe:	af 93       	push	r26
     c00:	bf 93       	push	r27
     c02:	ef 93       	push	r30
     c04:	ff 93       	push	r31
	if (tc_tcc1_ovf_callback) {
     c06:	e0 91 89 21 	lds	r30, 0x2189	; 0x802189 <tc_tcc1_ovf_callback>
     c0a:	f0 91 8a 21 	lds	r31, 0x218A	; 0x80218a <tc_tcc1_ovf_callback+0x1>
     c0e:	30 97       	sbiw	r30, 0x00	; 0
     c10:	09 f0       	breq	.+2      	; 0xc14 <__vector_20+0x34>
		tc_tcc1_ovf_callback();
     c12:	19 95       	eicall
	}
}
     c14:	ff 91       	pop	r31
     c16:	ef 91       	pop	r30
     c18:	bf 91       	pop	r27
     c1a:	af 91       	pop	r26
     c1c:	9f 91       	pop	r25
     c1e:	8f 91       	pop	r24
     c20:	7f 91       	pop	r23
     c22:	6f 91       	pop	r22
     c24:	5f 91       	pop	r21
     c26:	4f 91       	pop	r20
     c28:	3f 91       	pop	r19
     c2a:	2f 91       	pop	r18
     c2c:	0f 90       	pop	r0
     c2e:	0b be       	out	0x3b, r0	; 59
     c30:	0f 90       	pop	r0
     c32:	0f be       	out	0x3f, r0	; 63
     c34:	0f 90       	pop	r0
     c36:	1f 90       	pop	r1
     c38:	18 95       	reti

00000c3a <__vector_21>:
 *
 * This function will handle interrupt on Timer Counter C1 error and
 * call the callback function.
 */
ISR(TCC1_ERR_vect)
{
     c3a:	1f 92       	push	r1
     c3c:	0f 92       	push	r0
     c3e:	0f b6       	in	r0, 0x3f	; 63
     c40:	0f 92       	push	r0
     c42:	11 24       	eor	r1, r1
     c44:	0b b6       	in	r0, 0x3b	; 59
     c46:	0f 92       	push	r0
     c48:	2f 93       	push	r18
     c4a:	3f 93       	push	r19
     c4c:	4f 93       	push	r20
     c4e:	5f 93       	push	r21
     c50:	6f 93       	push	r22
     c52:	7f 93       	push	r23
     c54:	8f 93       	push	r24
     c56:	9f 93       	push	r25
     c58:	af 93       	push	r26
     c5a:	bf 93       	push	r27
     c5c:	ef 93       	push	r30
     c5e:	ff 93       	push	r31
	if (tc_tcc1_err_callback) {
     c60:	e0 91 87 21 	lds	r30, 0x2187	; 0x802187 <tc_tcc1_err_callback>
     c64:	f0 91 88 21 	lds	r31, 0x2188	; 0x802188 <tc_tcc1_err_callback+0x1>
     c68:	30 97       	sbiw	r30, 0x00	; 0
     c6a:	09 f0       	breq	.+2      	; 0xc6e <__vector_21+0x34>
		tc_tcc1_err_callback();
     c6c:	19 95       	eicall
	}
}
     c6e:	ff 91       	pop	r31
     c70:	ef 91       	pop	r30
     c72:	bf 91       	pop	r27
     c74:	af 91       	pop	r26
     c76:	9f 91       	pop	r25
     c78:	8f 91       	pop	r24
     c7a:	7f 91       	pop	r23
     c7c:	6f 91       	pop	r22
     c7e:	5f 91       	pop	r21
     c80:	4f 91       	pop	r20
     c82:	3f 91       	pop	r19
     c84:	2f 91       	pop	r18
     c86:	0f 90       	pop	r0
     c88:	0b be       	out	0x3b, r0	; 59
     c8a:	0f 90       	pop	r0
     c8c:	0f be       	out	0x3f, r0	; 63
     c8e:	0f 90       	pop	r0
     c90:	1f 90       	pop	r1
     c92:	18 95       	reti

00000c94 <__vector_22>:
 *
 * This function will handle interrupt on Timer Counter C1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCC1_CCA_vect)
{
     c94:	1f 92       	push	r1
     c96:	0f 92       	push	r0
     c98:	0f b6       	in	r0, 0x3f	; 63
     c9a:	0f 92       	push	r0
     c9c:	11 24       	eor	r1, r1
     c9e:	0b b6       	in	r0, 0x3b	; 59
     ca0:	0f 92       	push	r0
     ca2:	2f 93       	push	r18
     ca4:	3f 93       	push	r19
     ca6:	4f 93       	push	r20
     ca8:	5f 93       	push	r21
     caa:	6f 93       	push	r22
     cac:	7f 93       	push	r23
     cae:	8f 93       	push	r24
     cb0:	9f 93       	push	r25
     cb2:	af 93       	push	r26
     cb4:	bf 93       	push	r27
     cb6:	ef 93       	push	r30
     cb8:	ff 93       	push	r31
	if (tc_tcc1_cca_callback) {
     cba:	e0 91 85 21 	lds	r30, 0x2185	; 0x802185 <tc_tcc1_cca_callback>
     cbe:	f0 91 86 21 	lds	r31, 0x2186	; 0x802186 <tc_tcc1_cca_callback+0x1>
     cc2:	30 97       	sbiw	r30, 0x00	; 0
     cc4:	09 f0       	breq	.+2      	; 0xcc8 <__vector_22+0x34>
		tc_tcc1_cca_callback();
     cc6:	19 95       	eicall
	}
}
     cc8:	ff 91       	pop	r31
     cca:	ef 91       	pop	r30
     ccc:	bf 91       	pop	r27
     cce:	af 91       	pop	r26
     cd0:	9f 91       	pop	r25
     cd2:	8f 91       	pop	r24
     cd4:	7f 91       	pop	r23
     cd6:	6f 91       	pop	r22
     cd8:	5f 91       	pop	r21
     cda:	4f 91       	pop	r20
     cdc:	3f 91       	pop	r19
     cde:	2f 91       	pop	r18
     ce0:	0f 90       	pop	r0
     ce2:	0b be       	out	0x3b, r0	; 59
     ce4:	0f 90       	pop	r0
     ce6:	0f be       	out	0x3f, r0	; 63
     ce8:	0f 90       	pop	r0
     cea:	1f 90       	pop	r1
     cec:	18 95       	reti

00000cee <__vector_23>:
 *
 * This function will handle interrupt on Timer Counter C1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCC1_CCB_vect)
{
     cee:	1f 92       	push	r1
     cf0:	0f 92       	push	r0
     cf2:	0f b6       	in	r0, 0x3f	; 63
     cf4:	0f 92       	push	r0
     cf6:	11 24       	eor	r1, r1
     cf8:	0b b6       	in	r0, 0x3b	; 59
     cfa:	0f 92       	push	r0
     cfc:	2f 93       	push	r18
     cfe:	3f 93       	push	r19
     d00:	4f 93       	push	r20
     d02:	5f 93       	push	r21
     d04:	6f 93       	push	r22
     d06:	7f 93       	push	r23
     d08:	8f 93       	push	r24
     d0a:	9f 93       	push	r25
     d0c:	af 93       	push	r26
     d0e:	bf 93       	push	r27
     d10:	ef 93       	push	r30
     d12:	ff 93       	push	r31
	if (tc_tcc1_ccb_callback) {
     d14:	e0 91 83 21 	lds	r30, 0x2183	; 0x802183 <tc_tcc1_ccb_callback>
     d18:	f0 91 84 21 	lds	r31, 0x2184	; 0x802184 <tc_tcc1_ccb_callback+0x1>
     d1c:	30 97       	sbiw	r30, 0x00	; 0
     d1e:	09 f0       	breq	.+2      	; 0xd22 <__vector_23+0x34>
		tc_tcc1_ccb_callback();
     d20:	19 95       	eicall
	}
}
     d22:	ff 91       	pop	r31
     d24:	ef 91       	pop	r30
     d26:	bf 91       	pop	r27
     d28:	af 91       	pop	r26
     d2a:	9f 91       	pop	r25
     d2c:	8f 91       	pop	r24
     d2e:	7f 91       	pop	r23
     d30:	6f 91       	pop	r22
     d32:	5f 91       	pop	r21
     d34:	4f 91       	pop	r20
     d36:	3f 91       	pop	r19
     d38:	2f 91       	pop	r18
     d3a:	0f 90       	pop	r0
     d3c:	0b be       	out	0x3b, r0	; 59
     d3e:	0f 90       	pop	r0
     d40:	0f be       	out	0x3f, r0	; 63
     d42:	0f 90       	pop	r0
     d44:	1f 90       	pop	r1
     d46:	18 95       	reti

00000d48 <__vector_77>:
 *
 * This function will handle interrupt on Timer Counter D0 overflow and
 * call the callback function.
 */
ISR(TCD0_OVF_vect)
{
     d48:	1f 92       	push	r1
     d4a:	0f 92       	push	r0
     d4c:	0f b6       	in	r0, 0x3f	; 63
     d4e:	0f 92       	push	r0
     d50:	11 24       	eor	r1, r1
     d52:	0b b6       	in	r0, 0x3b	; 59
     d54:	0f 92       	push	r0
     d56:	2f 93       	push	r18
     d58:	3f 93       	push	r19
     d5a:	4f 93       	push	r20
     d5c:	5f 93       	push	r21
     d5e:	6f 93       	push	r22
     d60:	7f 93       	push	r23
     d62:	8f 93       	push	r24
     d64:	9f 93       	push	r25
     d66:	af 93       	push	r26
     d68:	bf 93       	push	r27
     d6a:	ef 93       	push	r30
     d6c:	ff 93       	push	r31
	if (tc_tcd0_ovf_callback) {
     d6e:	e0 91 81 21 	lds	r30, 0x2181	; 0x802181 <tc_tcd0_ovf_callback>
     d72:	f0 91 82 21 	lds	r31, 0x2182	; 0x802182 <tc_tcd0_ovf_callback+0x1>
     d76:	30 97       	sbiw	r30, 0x00	; 0
     d78:	09 f0       	breq	.+2      	; 0xd7c <__vector_77+0x34>
		tc_tcd0_ovf_callback();
     d7a:	19 95       	eicall
	}
}
     d7c:	ff 91       	pop	r31
     d7e:	ef 91       	pop	r30
     d80:	bf 91       	pop	r27
     d82:	af 91       	pop	r26
     d84:	9f 91       	pop	r25
     d86:	8f 91       	pop	r24
     d88:	7f 91       	pop	r23
     d8a:	6f 91       	pop	r22
     d8c:	5f 91       	pop	r21
     d8e:	4f 91       	pop	r20
     d90:	3f 91       	pop	r19
     d92:	2f 91       	pop	r18
     d94:	0f 90       	pop	r0
     d96:	0b be       	out	0x3b, r0	; 59
     d98:	0f 90       	pop	r0
     d9a:	0f be       	out	0x3f, r0	; 63
     d9c:	0f 90       	pop	r0
     d9e:	1f 90       	pop	r1
     da0:	18 95       	reti

00000da2 <__vector_78>:
 *
 * This function will handle interrupt on Timer Counter D0 error and
 * call the callback function.
 */
ISR(TCD0_ERR_vect)
{
     da2:	1f 92       	push	r1
     da4:	0f 92       	push	r0
     da6:	0f b6       	in	r0, 0x3f	; 63
     da8:	0f 92       	push	r0
     daa:	11 24       	eor	r1, r1
     dac:	0b b6       	in	r0, 0x3b	; 59
     dae:	0f 92       	push	r0
     db0:	2f 93       	push	r18
     db2:	3f 93       	push	r19
     db4:	4f 93       	push	r20
     db6:	5f 93       	push	r21
     db8:	6f 93       	push	r22
     dba:	7f 93       	push	r23
     dbc:	8f 93       	push	r24
     dbe:	9f 93       	push	r25
     dc0:	af 93       	push	r26
     dc2:	bf 93       	push	r27
     dc4:	ef 93       	push	r30
     dc6:	ff 93       	push	r31
	if (tc_tcd0_err_callback) {
     dc8:	e0 91 7f 21 	lds	r30, 0x217F	; 0x80217f <tc_tcd0_err_callback>
     dcc:	f0 91 80 21 	lds	r31, 0x2180	; 0x802180 <tc_tcd0_err_callback+0x1>
     dd0:	30 97       	sbiw	r30, 0x00	; 0
     dd2:	09 f0       	breq	.+2      	; 0xdd6 <__vector_78+0x34>
		tc_tcd0_err_callback();
     dd4:	19 95       	eicall
	}
}
     dd6:	ff 91       	pop	r31
     dd8:	ef 91       	pop	r30
     dda:	bf 91       	pop	r27
     ddc:	af 91       	pop	r26
     dde:	9f 91       	pop	r25
     de0:	8f 91       	pop	r24
     de2:	7f 91       	pop	r23
     de4:	6f 91       	pop	r22
     de6:	5f 91       	pop	r21
     de8:	4f 91       	pop	r20
     dea:	3f 91       	pop	r19
     dec:	2f 91       	pop	r18
     dee:	0f 90       	pop	r0
     df0:	0b be       	out	0x3b, r0	; 59
     df2:	0f 90       	pop	r0
     df4:	0f be       	out	0x3f, r0	; 63
     df6:	0f 90       	pop	r0
     df8:	1f 90       	pop	r1
     dfa:	18 95       	reti

00000dfc <__vector_79>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCD0_CCA_vect)
{
     dfc:	1f 92       	push	r1
     dfe:	0f 92       	push	r0
     e00:	0f b6       	in	r0, 0x3f	; 63
     e02:	0f 92       	push	r0
     e04:	11 24       	eor	r1, r1
     e06:	0b b6       	in	r0, 0x3b	; 59
     e08:	0f 92       	push	r0
     e0a:	2f 93       	push	r18
     e0c:	3f 93       	push	r19
     e0e:	4f 93       	push	r20
     e10:	5f 93       	push	r21
     e12:	6f 93       	push	r22
     e14:	7f 93       	push	r23
     e16:	8f 93       	push	r24
     e18:	9f 93       	push	r25
     e1a:	af 93       	push	r26
     e1c:	bf 93       	push	r27
     e1e:	ef 93       	push	r30
     e20:	ff 93       	push	r31
	if (tc_tcd0_cca_callback) {
     e22:	e0 91 7d 21 	lds	r30, 0x217D	; 0x80217d <tc_tcd0_cca_callback>
     e26:	f0 91 7e 21 	lds	r31, 0x217E	; 0x80217e <tc_tcd0_cca_callback+0x1>
     e2a:	30 97       	sbiw	r30, 0x00	; 0
     e2c:	09 f0       	breq	.+2      	; 0xe30 <__vector_79+0x34>
		tc_tcd0_cca_callback();
     e2e:	19 95       	eicall
	}
}
     e30:	ff 91       	pop	r31
     e32:	ef 91       	pop	r30
     e34:	bf 91       	pop	r27
     e36:	af 91       	pop	r26
     e38:	9f 91       	pop	r25
     e3a:	8f 91       	pop	r24
     e3c:	7f 91       	pop	r23
     e3e:	6f 91       	pop	r22
     e40:	5f 91       	pop	r21
     e42:	4f 91       	pop	r20
     e44:	3f 91       	pop	r19
     e46:	2f 91       	pop	r18
     e48:	0f 90       	pop	r0
     e4a:	0b be       	out	0x3b, r0	; 59
     e4c:	0f 90       	pop	r0
     e4e:	0f be       	out	0x3f, r0	; 63
     e50:	0f 90       	pop	r0
     e52:	1f 90       	pop	r1
     e54:	18 95       	reti

00000e56 <__vector_80>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCD0_CCB_vect)
{
     e56:	1f 92       	push	r1
     e58:	0f 92       	push	r0
     e5a:	0f b6       	in	r0, 0x3f	; 63
     e5c:	0f 92       	push	r0
     e5e:	11 24       	eor	r1, r1
     e60:	0b b6       	in	r0, 0x3b	; 59
     e62:	0f 92       	push	r0
     e64:	2f 93       	push	r18
     e66:	3f 93       	push	r19
     e68:	4f 93       	push	r20
     e6a:	5f 93       	push	r21
     e6c:	6f 93       	push	r22
     e6e:	7f 93       	push	r23
     e70:	8f 93       	push	r24
     e72:	9f 93       	push	r25
     e74:	af 93       	push	r26
     e76:	bf 93       	push	r27
     e78:	ef 93       	push	r30
     e7a:	ff 93       	push	r31
	if (tc_tcd0_ccb_callback) {
     e7c:	e0 91 7b 21 	lds	r30, 0x217B	; 0x80217b <tc_tcd0_ccb_callback>
     e80:	f0 91 7c 21 	lds	r31, 0x217C	; 0x80217c <tc_tcd0_ccb_callback+0x1>
     e84:	30 97       	sbiw	r30, 0x00	; 0
     e86:	09 f0       	breq	.+2      	; 0xe8a <__vector_80+0x34>
		tc_tcd0_ccb_callback();
     e88:	19 95       	eicall
	}
}
     e8a:	ff 91       	pop	r31
     e8c:	ef 91       	pop	r30
     e8e:	bf 91       	pop	r27
     e90:	af 91       	pop	r26
     e92:	9f 91       	pop	r25
     e94:	8f 91       	pop	r24
     e96:	7f 91       	pop	r23
     e98:	6f 91       	pop	r22
     e9a:	5f 91       	pop	r21
     e9c:	4f 91       	pop	r20
     e9e:	3f 91       	pop	r19
     ea0:	2f 91       	pop	r18
     ea2:	0f 90       	pop	r0
     ea4:	0b be       	out	0x3b, r0	; 59
     ea6:	0f 90       	pop	r0
     ea8:	0f be       	out	0x3f, r0	; 63
     eaa:	0f 90       	pop	r0
     eac:	1f 90       	pop	r1
     eae:	18 95       	reti

00000eb0 <__vector_81>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCD0_CCC_vect)
{
     eb0:	1f 92       	push	r1
     eb2:	0f 92       	push	r0
     eb4:	0f b6       	in	r0, 0x3f	; 63
     eb6:	0f 92       	push	r0
     eb8:	11 24       	eor	r1, r1
     eba:	0b b6       	in	r0, 0x3b	; 59
     ebc:	0f 92       	push	r0
     ebe:	2f 93       	push	r18
     ec0:	3f 93       	push	r19
     ec2:	4f 93       	push	r20
     ec4:	5f 93       	push	r21
     ec6:	6f 93       	push	r22
     ec8:	7f 93       	push	r23
     eca:	8f 93       	push	r24
     ecc:	9f 93       	push	r25
     ece:	af 93       	push	r26
     ed0:	bf 93       	push	r27
     ed2:	ef 93       	push	r30
     ed4:	ff 93       	push	r31
	if (tc_tcd0_ccc_callback) {
     ed6:	e0 91 79 21 	lds	r30, 0x2179	; 0x802179 <tc_tcd0_ccc_callback>
     eda:	f0 91 7a 21 	lds	r31, 0x217A	; 0x80217a <tc_tcd0_ccc_callback+0x1>
     ede:	30 97       	sbiw	r30, 0x00	; 0
     ee0:	09 f0       	breq	.+2      	; 0xee4 <__vector_81+0x34>
		tc_tcd0_ccc_callback();
     ee2:	19 95       	eicall
	}
}
     ee4:	ff 91       	pop	r31
     ee6:	ef 91       	pop	r30
     ee8:	bf 91       	pop	r27
     eea:	af 91       	pop	r26
     eec:	9f 91       	pop	r25
     eee:	8f 91       	pop	r24
     ef0:	7f 91       	pop	r23
     ef2:	6f 91       	pop	r22
     ef4:	5f 91       	pop	r21
     ef6:	4f 91       	pop	r20
     ef8:	3f 91       	pop	r19
     efa:	2f 91       	pop	r18
     efc:	0f 90       	pop	r0
     efe:	0b be       	out	0x3b, r0	; 59
     f00:	0f 90       	pop	r0
     f02:	0f be       	out	0x3f, r0	; 63
     f04:	0f 90       	pop	r0
     f06:	1f 90       	pop	r1
     f08:	18 95       	reti

00000f0a <__vector_82>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCD0_CCD_vect)
{
     f0a:	1f 92       	push	r1
     f0c:	0f 92       	push	r0
     f0e:	0f b6       	in	r0, 0x3f	; 63
     f10:	0f 92       	push	r0
     f12:	11 24       	eor	r1, r1
     f14:	0b b6       	in	r0, 0x3b	; 59
     f16:	0f 92       	push	r0
     f18:	2f 93       	push	r18
     f1a:	3f 93       	push	r19
     f1c:	4f 93       	push	r20
     f1e:	5f 93       	push	r21
     f20:	6f 93       	push	r22
     f22:	7f 93       	push	r23
     f24:	8f 93       	push	r24
     f26:	9f 93       	push	r25
     f28:	af 93       	push	r26
     f2a:	bf 93       	push	r27
     f2c:	ef 93       	push	r30
     f2e:	ff 93       	push	r31
	if (tc_tcd0_ccd_callback) {
     f30:	e0 91 77 21 	lds	r30, 0x2177	; 0x802177 <tc_tcd0_ccd_callback>
     f34:	f0 91 78 21 	lds	r31, 0x2178	; 0x802178 <tc_tcd0_ccd_callback+0x1>
     f38:	30 97       	sbiw	r30, 0x00	; 0
     f3a:	09 f0       	breq	.+2      	; 0xf3e <__vector_82+0x34>
		tc_tcd0_ccd_callback();
     f3c:	19 95       	eicall
	}
}
     f3e:	ff 91       	pop	r31
     f40:	ef 91       	pop	r30
     f42:	bf 91       	pop	r27
     f44:	af 91       	pop	r26
     f46:	9f 91       	pop	r25
     f48:	8f 91       	pop	r24
     f4a:	7f 91       	pop	r23
     f4c:	6f 91       	pop	r22
     f4e:	5f 91       	pop	r21
     f50:	4f 91       	pop	r20
     f52:	3f 91       	pop	r19
     f54:	2f 91       	pop	r18
     f56:	0f 90       	pop	r0
     f58:	0b be       	out	0x3b, r0	; 59
     f5a:	0f 90       	pop	r0
     f5c:	0f be       	out	0x3f, r0	; 63
     f5e:	0f 90       	pop	r0
     f60:	1f 90       	pop	r1
     f62:	18 95       	reti

00000f64 <__vector_83>:
 *
 * This function will handle interrupt on Timer Counter D1 overflow and
 * call the callback function.
 */
ISR(TCD1_OVF_vect)
{
     f64:	1f 92       	push	r1
     f66:	0f 92       	push	r0
     f68:	0f b6       	in	r0, 0x3f	; 63
     f6a:	0f 92       	push	r0
     f6c:	11 24       	eor	r1, r1
     f6e:	0b b6       	in	r0, 0x3b	; 59
     f70:	0f 92       	push	r0
     f72:	2f 93       	push	r18
     f74:	3f 93       	push	r19
     f76:	4f 93       	push	r20
     f78:	5f 93       	push	r21
     f7a:	6f 93       	push	r22
     f7c:	7f 93       	push	r23
     f7e:	8f 93       	push	r24
     f80:	9f 93       	push	r25
     f82:	af 93       	push	r26
     f84:	bf 93       	push	r27
     f86:	ef 93       	push	r30
     f88:	ff 93       	push	r31
	if (tc_tcd1_ovf_callback) {
     f8a:	e0 91 75 21 	lds	r30, 0x2175	; 0x802175 <tc_tcd1_ovf_callback>
     f8e:	f0 91 76 21 	lds	r31, 0x2176	; 0x802176 <tc_tcd1_ovf_callback+0x1>
     f92:	30 97       	sbiw	r30, 0x00	; 0
     f94:	09 f0       	breq	.+2      	; 0xf98 <__vector_83+0x34>
		tc_tcd1_ovf_callback();
     f96:	19 95       	eicall
	}
}
     f98:	ff 91       	pop	r31
     f9a:	ef 91       	pop	r30
     f9c:	bf 91       	pop	r27
     f9e:	af 91       	pop	r26
     fa0:	9f 91       	pop	r25
     fa2:	8f 91       	pop	r24
     fa4:	7f 91       	pop	r23
     fa6:	6f 91       	pop	r22
     fa8:	5f 91       	pop	r21
     faa:	4f 91       	pop	r20
     fac:	3f 91       	pop	r19
     fae:	2f 91       	pop	r18
     fb0:	0f 90       	pop	r0
     fb2:	0b be       	out	0x3b, r0	; 59
     fb4:	0f 90       	pop	r0
     fb6:	0f be       	out	0x3f, r0	; 63
     fb8:	0f 90       	pop	r0
     fba:	1f 90       	pop	r1
     fbc:	18 95       	reti

00000fbe <__vector_84>:
 *
 * This function will handle interrupt on Timer Counter D1 error and
 * call the callback function.
 */
ISR(TCD1_ERR_vect)
{
     fbe:	1f 92       	push	r1
     fc0:	0f 92       	push	r0
     fc2:	0f b6       	in	r0, 0x3f	; 63
     fc4:	0f 92       	push	r0
     fc6:	11 24       	eor	r1, r1
     fc8:	0b b6       	in	r0, 0x3b	; 59
     fca:	0f 92       	push	r0
     fcc:	2f 93       	push	r18
     fce:	3f 93       	push	r19
     fd0:	4f 93       	push	r20
     fd2:	5f 93       	push	r21
     fd4:	6f 93       	push	r22
     fd6:	7f 93       	push	r23
     fd8:	8f 93       	push	r24
     fda:	9f 93       	push	r25
     fdc:	af 93       	push	r26
     fde:	bf 93       	push	r27
     fe0:	ef 93       	push	r30
     fe2:	ff 93       	push	r31
	if (tc_tcd1_err_callback) {
     fe4:	e0 91 73 21 	lds	r30, 0x2173	; 0x802173 <tc_tcd1_err_callback>
     fe8:	f0 91 74 21 	lds	r31, 0x2174	; 0x802174 <tc_tcd1_err_callback+0x1>
     fec:	30 97       	sbiw	r30, 0x00	; 0
     fee:	09 f0       	breq	.+2      	; 0xff2 <__vector_84+0x34>
		tc_tcd1_err_callback();
     ff0:	19 95       	eicall
	}
}
     ff2:	ff 91       	pop	r31
     ff4:	ef 91       	pop	r30
     ff6:	bf 91       	pop	r27
     ff8:	af 91       	pop	r26
     ffa:	9f 91       	pop	r25
     ffc:	8f 91       	pop	r24
     ffe:	7f 91       	pop	r23
    1000:	6f 91       	pop	r22
    1002:	5f 91       	pop	r21
    1004:	4f 91       	pop	r20
    1006:	3f 91       	pop	r19
    1008:	2f 91       	pop	r18
    100a:	0f 90       	pop	r0
    100c:	0b be       	out	0x3b, r0	; 59
    100e:	0f 90       	pop	r0
    1010:	0f be       	out	0x3f, r0	; 63
    1012:	0f 90       	pop	r0
    1014:	1f 90       	pop	r1
    1016:	18 95       	reti

00001018 <__vector_85>:
 *
 * This function will handle interrupt on Timer Counter D1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCD1_CCA_vect)
{
    1018:	1f 92       	push	r1
    101a:	0f 92       	push	r0
    101c:	0f b6       	in	r0, 0x3f	; 63
    101e:	0f 92       	push	r0
    1020:	11 24       	eor	r1, r1
    1022:	0b b6       	in	r0, 0x3b	; 59
    1024:	0f 92       	push	r0
    1026:	2f 93       	push	r18
    1028:	3f 93       	push	r19
    102a:	4f 93       	push	r20
    102c:	5f 93       	push	r21
    102e:	6f 93       	push	r22
    1030:	7f 93       	push	r23
    1032:	8f 93       	push	r24
    1034:	9f 93       	push	r25
    1036:	af 93       	push	r26
    1038:	bf 93       	push	r27
    103a:	ef 93       	push	r30
    103c:	ff 93       	push	r31
	if (tc_tcd1_cca_callback) {
    103e:	e0 91 71 21 	lds	r30, 0x2171	; 0x802171 <tc_tcd1_cca_callback>
    1042:	f0 91 72 21 	lds	r31, 0x2172	; 0x802172 <tc_tcd1_cca_callback+0x1>
    1046:	30 97       	sbiw	r30, 0x00	; 0
    1048:	09 f0       	breq	.+2      	; 0x104c <__vector_85+0x34>
		tc_tcd1_cca_callback();
    104a:	19 95       	eicall
	}
}
    104c:	ff 91       	pop	r31
    104e:	ef 91       	pop	r30
    1050:	bf 91       	pop	r27
    1052:	af 91       	pop	r26
    1054:	9f 91       	pop	r25
    1056:	8f 91       	pop	r24
    1058:	7f 91       	pop	r23
    105a:	6f 91       	pop	r22
    105c:	5f 91       	pop	r21
    105e:	4f 91       	pop	r20
    1060:	3f 91       	pop	r19
    1062:	2f 91       	pop	r18
    1064:	0f 90       	pop	r0
    1066:	0b be       	out	0x3b, r0	; 59
    1068:	0f 90       	pop	r0
    106a:	0f be       	out	0x3f, r0	; 63
    106c:	0f 90       	pop	r0
    106e:	1f 90       	pop	r1
    1070:	18 95       	reti

00001072 <__vector_86>:
 *
 * This function will handle interrupt on Timer Counter D1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCD1_CCB_vect)
{
    1072:	1f 92       	push	r1
    1074:	0f 92       	push	r0
    1076:	0f b6       	in	r0, 0x3f	; 63
    1078:	0f 92       	push	r0
    107a:	11 24       	eor	r1, r1
    107c:	0b b6       	in	r0, 0x3b	; 59
    107e:	0f 92       	push	r0
    1080:	2f 93       	push	r18
    1082:	3f 93       	push	r19
    1084:	4f 93       	push	r20
    1086:	5f 93       	push	r21
    1088:	6f 93       	push	r22
    108a:	7f 93       	push	r23
    108c:	8f 93       	push	r24
    108e:	9f 93       	push	r25
    1090:	af 93       	push	r26
    1092:	bf 93       	push	r27
    1094:	ef 93       	push	r30
    1096:	ff 93       	push	r31
	if (tc_tcd1_ccb_callback) {
    1098:	e0 91 6f 21 	lds	r30, 0x216F	; 0x80216f <tc_tcd1_ccb_callback>
    109c:	f0 91 70 21 	lds	r31, 0x2170	; 0x802170 <tc_tcd1_ccb_callback+0x1>
    10a0:	30 97       	sbiw	r30, 0x00	; 0
    10a2:	09 f0       	breq	.+2      	; 0x10a6 <__vector_86+0x34>
		tc_tcd1_ccb_callback();
    10a4:	19 95       	eicall
	}
}
    10a6:	ff 91       	pop	r31
    10a8:	ef 91       	pop	r30
    10aa:	bf 91       	pop	r27
    10ac:	af 91       	pop	r26
    10ae:	9f 91       	pop	r25
    10b0:	8f 91       	pop	r24
    10b2:	7f 91       	pop	r23
    10b4:	6f 91       	pop	r22
    10b6:	5f 91       	pop	r21
    10b8:	4f 91       	pop	r20
    10ba:	3f 91       	pop	r19
    10bc:	2f 91       	pop	r18
    10be:	0f 90       	pop	r0
    10c0:	0b be       	out	0x3b, r0	; 59
    10c2:	0f 90       	pop	r0
    10c4:	0f be       	out	0x3f, r0	; 63
    10c6:	0f 90       	pop	r0
    10c8:	1f 90       	pop	r1
    10ca:	18 95       	reti

000010cc <__vector_47>:
 *
 * This function will handle interrupt on Timer Counter E0 overflow and
 * call the callback function.
 */
ISR(TCE0_OVF_vect)
{
    10cc:	1f 92       	push	r1
    10ce:	0f 92       	push	r0
    10d0:	0f b6       	in	r0, 0x3f	; 63
    10d2:	0f 92       	push	r0
    10d4:	11 24       	eor	r1, r1
    10d6:	0b b6       	in	r0, 0x3b	; 59
    10d8:	0f 92       	push	r0
    10da:	2f 93       	push	r18
    10dc:	3f 93       	push	r19
    10de:	4f 93       	push	r20
    10e0:	5f 93       	push	r21
    10e2:	6f 93       	push	r22
    10e4:	7f 93       	push	r23
    10e6:	8f 93       	push	r24
    10e8:	9f 93       	push	r25
    10ea:	af 93       	push	r26
    10ec:	bf 93       	push	r27
    10ee:	ef 93       	push	r30
    10f0:	ff 93       	push	r31
	if (tc_tce0_ovf_callback) {
    10f2:	e0 91 6d 21 	lds	r30, 0x216D	; 0x80216d <tc_tce0_ovf_callback>
    10f6:	f0 91 6e 21 	lds	r31, 0x216E	; 0x80216e <tc_tce0_ovf_callback+0x1>
    10fa:	30 97       	sbiw	r30, 0x00	; 0
    10fc:	09 f0       	breq	.+2      	; 0x1100 <__vector_47+0x34>
		tc_tce0_ovf_callback();
    10fe:	19 95       	eicall
	}
}
    1100:	ff 91       	pop	r31
    1102:	ef 91       	pop	r30
    1104:	bf 91       	pop	r27
    1106:	af 91       	pop	r26
    1108:	9f 91       	pop	r25
    110a:	8f 91       	pop	r24
    110c:	7f 91       	pop	r23
    110e:	6f 91       	pop	r22
    1110:	5f 91       	pop	r21
    1112:	4f 91       	pop	r20
    1114:	3f 91       	pop	r19
    1116:	2f 91       	pop	r18
    1118:	0f 90       	pop	r0
    111a:	0b be       	out	0x3b, r0	; 59
    111c:	0f 90       	pop	r0
    111e:	0f be       	out	0x3f, r0	; 63
    1120:	0f 90       	pop	r0
    1122:	1f 90       	pop	r1
    1124:	18 95       	reti

00001126 <__vector_48>:
 *
 * This function will handle interrupt on Timer Counter E0 error and
 * call the callback function.
 */
ISR(TCE0_ERR_vect)
{
    1126:	1f 92       	push	r1
    1128:	0f 92       	push	r0
    112a:	0f b6       	in	r0, 0x3f	; 63
    112c:	0f 92       	push	r0
    112e:	11 24       	eor	r1, r1
    1130:	0b b6       	in	r0, 0x3b	; 59
    1132:	0f 92       	push	r0
    1134:	2f 93       	push	r18
    1136:	3f 93       	push	r19
    1138:	4f 93       	push	r20
    113a:	5f 93       	push	r21
    113c:	6f 93       	push	r22
    113e:	7f 93       	push	r23
    1140:	8f 93       	push	r24
    1142:	9f 93       	push	r25
    1144:	af 93       	push	r26
    1146:	bf 93       	push	r27
    1148:	ef 93       	push	r30
    114a:	ff 93       	push	r31
	if (tc_tce0_err_callback) {
    114c:	e0 91 6b 21 	lds	r30, 0x216B	; 0x80216b <tc_tce0_err_callback>
    1150:	f0 91 6c 21 	lds	r31, 0x216C	; 0x80216c <tc_tce0_err_callback+0x1>
    1154:	30 97       	sbiw	r30, 0x00	; 0
    1156:	09 f0       	breq	.+2      	; 0x115a <__vector_48+0x34>
		tc_tce0_err_callback();
    1158:	19 95       	eicall
	}
}
    115a:	ff 91       	pop	r31
    115c:	ef 91       	pop	r30
    115e:	bf 91       	pop	r27
    1160:	af 91       	pop	r26
    1162:	9f 91       	pop	r25
    1164:	8f 91       	pop	r24
    1166:	7f 91       	pop	r23
    1168:	6f 91       	pop	r22
    116a:	5f 91       	pop	r21
    116c:	4f 91       	pop	r20
    116e:	3f 91       	pop	r19
    1170:	2f 91       	pop	r18
    1172:	0f 90       	pop	r0
    1174:	0b be       	out	0x3b, r0	; 59
    1176:	0f 90       	pop	r0
    1178:	0f be       	out	0x3f, r0	; 63
    117a:	0f 90       	pop	r0
    117c:	1f 90       	pop	r1
    117e:	18 95       	reti

00001180 <__vector_49>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCE0_CCA_vect)
{
    1180:	1f 92       	push	r1
    1182:	0f 92       	push	r0
    1184:	0f b6       	in	r0, 0x3f	; 63
    1186:	0f 92       	push	r0
    1188:	11 24       	eor	r1, r1
    118a:	0b b6       	in	r0, 0x3b	; 59
    118c:	0f 92       	push	r0
    118e:	2f 93       	push	r18
    1190:	3f 93       	push	r19
    1192:	4f 93       	push	r20
    1194:	5f 93       	push	r21
    1196:	6f 93       	push	r22
    1198:	7f 93       	push	r23
    119a:	8f 93       	push	r24
    119c:	9f 93       	push	r25
    119e:	af 93       	push	r26
    11a0:	bf 93       	push	r27
    11a2:	ef 93       	push	r30
    11a4:	ff 93       	push	r31
	if (tc_tce0_cca_callback) {
    11a6:	e0 91 69 21 	lds	r30, 0x2169	; 0x802169 <tc_tce0_cca_callback>
    11aa:	f0 91 6a 21 	lds	r31, 0x216A	; 0x80216a <tc_tce0_cca_callback+0x1>
    11ae:	30 97       	sbiw	r30, 0x00	; 0
    11b0:	09 f0       	breq	.+2      	; 0x11b4 <__vector_49+0x34>
		tc_tce0_cca_callback();
    11b2:	19 95       	eicall
	}
}
    11b4:	ff 91       	pop	r31
    11b6:	ef 91       	pop	r30
    11b8:	bf 91       	pop	r27
    11ba:	af 91       	pop	r26
    11bc:	9f 91       	pop	r25
    11be:	8f 91       	pop	r24
    11c0:	7f 91       	pop	r23
    11c2:	6f 91       	pop	r22
    11c4:	5f 91       	pop	r21
    11c6:	4f 91       	pop	r20
    11c8:	3f 91       	pop	r19
    11ca:	2f 91       	pop	r18
    11cc:	0f 90       	pop	r0
    11ce:	0b be       	out	0x3b, r0	; 59
    11d0:	0f 90       	pop	r0
    11d2:	0f be       	out	0x3f, r0	; 63
    11d4:	0f 90       	pop	r0
    11d6:	1f 90       	pop	r1
    11d8:	18 95       	reti

000011da <__vector_50>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCE0_CCB_vect)
{
    11da:	1f 92       	push	r1
    11dc:	0f 92       	push	r0
    11de:	0f b6       	in	r0, 0x3f	; 63
    11e0:	0f 92       	push	r0
    11e2:	11 24       	eor	r1, r1
    11e4:	0b b6       	in	r0, 0x3b	; 59
    11e6:	0f 92       	push	r0
    11e8:	2f 93       	push	r18
    11ea:	3f 93       	push	r19
    11ec:	4f 93       	push	r20
    11ee:	5f 93       	push	r21
    11f0:	6f 93       	push	r22
    11f2:	7f 93       	push	r23
    11f4:	8f 93       	push	r24
    11f6:	9f 93       	push	r25
    11f8:	af 93       	push	r26
    11fa:	bf 93       	push	r27
    11fc:	ef 93       	push	r30
    11fe:	ff 93       	push	r31
	if (tc_tce0_ccb_callback) {
    1200:	e0 91 67 21 	lds	r30, 0x2167	; 0x802167 <tc_tce0_ccb_callback>
    1204:	f0 91 68 21 	lds	r31, 0x2168	; 0x802168 <tc_tce0_ccb_callback+0x1>
    1208:	30 97       	sbiw	r30, 0x00	; 0
    120a:	09 f0       	breq	.+2      	; 0x120e <__vector_50+0x34>
		tc_tce0_ccb_callback();
    120c:	19 95       	eicall
	}
}
    120e:	ff 91       	pop	r31
    1210:	ef 91       	pop	r30
    1212:	bf 91       	pop	r27
    1214:	af 91       	pop	r26
    1216:	9f 91       	pop	r25
    1218:	8f 91       	pop	r24
    121a:	7f 91       	pop	r23
    121c:	6f 91       	pop	r22
    121e:	5f 91       	pop	r21
    1220:	4f 91       	pop	r20
    1222:	3f 91       	pop	r19
    1224:	2f 91       	pop	r18
    1226:	0f 90       	pop	r0
    1228:	0b be       	out	0x3b, r0	; 59
    122a:	0f 90       	pop	r0
    122c:	0f be       	out	0x3f, r0	; 63
    122e:	0f 90       	pop	r0
    1230:	1f 90       	pop	r1
    1232:	18 95       	reti

00001234 <__vector_51>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCE0_CCC_vect)
{
    1234:	1f 92       	push	r1
    1236:	0f 92       	push	r0
    1238:	0f b6       	in	r0, 0x3f	; 63
    123a:	0f 92       	push	r0
    123c:	11 24       	eor	r1, r1
    123e:	0b b6       	in	r0, 0x3b	; 59
    1240:	0f 92       	push	r0
    1242:	2f 93       	push	r18
    1244:	3f 93       	push	r19
    1246:	4f 93       	push	r20
    1248:	5f 93       	push	r21
    124a:	6f 93       	push	r22
    124c:	7f 93       	push	r23
    124e:	8f 93       	push	r24
    1250:	9f 93       	push	r25
    1252:	af 93       	push	r26
    1254:	bf 93       	push	r27
    1256:	ef 93       	push	r30
    1258:	ff 93       	push	r31
	if (tc_tce0_ccc_callback) {
    125a:	e0 91 65 21 	lds	r30, 0x2165	; 0x802165 <tc_tce0_ccc_callback>
    125e:	f0 91 66 21 	lds	r31, 0x2166	; 0x802166 <tc_tce0_ccc_callback+0x1>
    1262:	30 97       	sbiw	r30, 0x00	; 0
    1264:	09 f0       	breq	.+2      	; 0x1268 <__vector_51+0x34>
		tc_tce0_ccc_callback();
    1266:	19 95       	eicall
	}
}
    1268:	ff 91       	pop	r31
    126a:	ef 91       	pop	r30
    126c:	bf 91       	pop	r27
    126e:	af 91       	pop	r26
    1270:	9f 91       	pop	r25
    1272:	8f 91       	pop	r24
    1274:	7f 91       	pop	r23
    1276:	6f 91       	pop	r22
    1278:	5f 91       	pop	r21
    127a:	4f 91       	pop	r20
    127c:	3f 91       	pop	r19
    127e:	2f 91       	pop	r18
    1280:	0f 90       	pop	r0
    1282:	0b be       	out	0x3b, r0	; 59
    1284:	0f 90       	pop	r0
    1286:	0f be       	out	0x3f, r0	; 63
    1288:	0f 90       	pop	r0
    128a:	1f 90       	pop	r1
    128c:	18 95       	reti

0000128e <__vector_52>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCE0_CCD_vect)
{
    128e:	1f 92       	push	r1
    1290:	0f 92       	push	r0
    1292:	0f b6       	in	r0, 0x3f	; 63
    1294:	0f 92       	push	r0
    1296:	11 24       	eor	r1, r1
    1298:	0b b6       	in	r0, 0x3b	; 59
    129a:	0f 92       	push	r0
    129c:	2f 93       	push	r18
    129e:	3f 93       	push	r19
    12a0:	4f 93       	push	r20
    12a2:	5f 93       	push	r21
    12a4:	6f 93       	push	r22
    12a6:	7f 93       	push	r23
    12a8:	8f 93       	push	r24
    12aa:	9f 93       	push	r25
    12ac:	af 93       	push	r26
    12ae:	bf 93       	push	r27
    12b0:	ef 93       	push	r30
    12b2:	ff 93       	push	r31
	if (tc_tce0_ccd_callback) {
    12b4:	e0 91 63 21 	lds	r30, 0x2163	; 0x802163 <tc_tce0_ccd_callback>
    12b8:	f0 91 64 21 	lds	r31, 0x2164	; 0x802164 <tc_tce0_ccd_callback+0x1>
    12bc:	30 97       	sbiw	r30, 0x00	; 0
    12be:	09 f0       	breq	.+2      	; 0x12c2 <__vector_52+0x34>
		tc_tce0_ccd_callback();
    12c0:	19 95       	eicall
	}
}
    12c2:	ff 91       	pop	r31
    12c4:	ef 91       	pop	r30
    12c6:	bf 91       	pop	r27
    12c8:	af 91       	pop	r26
    12ca:	9f 91       	pop	r25
    12cc:	8f 91       	pop	r24
    12ce:	7f 91       	pop	r23
    12d0:	6f 91       	pop	r22
    12d2:	5f 91       	pop	r21
    12d4:	4f 91       	pop	r20
    12d6:	3f 91       	pop	r19
    12d8:	2f 91       	pop	r18
    12da:	0f 90       	pop	r0
    12dc:	0b be       	out	0x3b, r0	; 59
    12de:	0f 90       	pop	r0
    12e0:	0f be       	out	0x3f, r0	; 63
    12e2:	0f 90       	pop	r0
    12e4:	1f 90       	pop	r1
    12e6:	18 95       	reti

000012e8 <__vector_53>:
 *
 * This function will handle interrupt on Timer Counter E1 overflow and
 * call the callback function.
 */
ISR(TCE1_OVF_vect)
{
    12e8:	1f 92       	push	r1
    12ea:	0f 92       	push	r0
    12ec:	0f b6       	in	r0, 0x3f	; 63
    12ee:	0f 92       	push	r0
    12f0:	11 24       	eor	r1, r1
    12f2:	0b b6       	in	r0, 0x3b	; 59
    12f4:	0f 92       	push	r0
    12f6:	2f 93       	push	r18
    12f8:	3f 93       	push	r19
    12fa:	4f 93       	push	r20
    12fc:	5f 93       	push	r21
    12fe:	6f 93       	push	r22
    1300:	7f 93       	push	r23
    1302:	8f 93       	push	r24
    1304:	9f 93       	push	r25
    1306:	af 93       	push	r26
    1308:	bf 93       	push	r27
    130a:	ef 93       	push	r30
    130c:	ff 93       	push	r31
	if (tc_tce1_ovf_callback) {
    130e:	e0 91 61 21 	lds	r30, 0x2161	; 0x802161 <tc_tce1_ovf_callback>
    1312:	f0 91 62 21 	lds	r31, 0x2162	; 0x802162 <tc_tce1_ovf_callback+0x1>
    1316:	30 97       	sbiw	r30, 0x00	; 0
    1318:	09 f0       	breq	.+2      	; 0x131c <__vector_53+0x34>
		tc_tce1_ovf_callback();
    131a:	19 95       	eicall
	}
}
    131c:	ff 91       	pop	r31
    131e:	ef 91       	pop	r30
    1320:	bf 91       	pop	r27
    1322:	af 91       	pop	r26
    1324:	9f 91       	pop	r25
    1326:	8f 91       	pop	r24
    1328:	7f 91       	pop	r23
    132a:	6f 91       	pop	r22
    132c:	5f 91       	pop	r21
    132e:	4f 91       	pop	r20
    1330:	3f 91       	pop	r19
    1332:	2f 91       	pop	r18
    1334:	0f 90       	pop	r0
    1336:	0b be       	out	0x3b, r0	; 59
    1338:	0f 90       	pop	r0
    133a:	0f be       	out	0x3f, r0	; 63
    133c:	0f 90       	pop	r0
    133e:	1f 90       	pop	r1
    1340:	18 95       	reti

00001342 <__vector_54>:
 *
 * This function will handle interrupt on Timer Counter E1 error and
 * call the callback function.
 */
ISR(TCE1_ERR_vect)
{
    1342:	1f 92       	push	r1
    1344:	0f 92       	push	r0
    1346:	0f b6       	in	r0, 0x3f	; 63
    1348:	0f 92       	push	r0
    134a:	11 24       	eor	r1, r1
    134c:	0b b6       	in	r0, 0x3b	; 59
    134e:	0f 92       	push	r0
    1350:	2f 93       	push	r18
    1352:	3f 93       	push	r19
    1354:	4f 93       	push	r20
    1356:	5f 93       	push	r21
    1358:	6f 93       	push	r22
    135a:	7f 93       	push	r23
    135c:	8f 93       	push	r24
    135e:	9f 93       	push	r25
    1360:	af 93       	push	r26
    1362:	bf 93       	push	r27
    1364:	ef 93       	push	r30
    1366:	ff 93       	push	r31
	if (tc_tce1_err_callback) {
    1368:	e0 91 5f 21 	lds	r30, 0x215F	; 0x80215f <tc_tce1_err_callback>
    136c:	f0 91 60 21 	lds	r31, 0x2160	; 0x802160 <tc_tce1_err_callback+0x1>
    1370:	30 97       	sbiw	r30, 0x00	; 0
    1372:	09 f0       	breq	.+2      	; 0x1376 <__vector_54+0x34>
		tc_tce1_err_callback();
    1374:	19 95       	eicall
	}
}
    1376:	ff 91       	pop	r31
    1378:	ef 91       	pop	r30
    137a:	bf 91       	pop	r27
    137c:	af 91       	pop	r26
    137e:	9f 91       	pop	r25
    1380:	8f 91       	pop	r24
    1382:	7f 91       	pop	r23
    1384:	6f 91       	pop	r22
    1386:	5f 91       	pop	r21
    1388:	4f 91       	pop	r20
    138a:	3f 91       	pop	r19
    138c:	2f 91       	pop	r18
    138e:	0f 90       	pop	r0
    1390:	0b be       	out	0x3b, r0	; 59
    1392:	0f 90       	pop	r0
    1394:	0f be       	out	0x3f, r0	; 63
    1396:	0f 90       	pop	r0
    1398:	1f 90       	pop	r1
    139a:	18 95       	reti

0000139c <__vector_55>:
 *
 * This function will handle interrupt on Timer Counter E1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCE1_CCA_vect)
{
    139c:	1f 92       	push	r1
    139e:	0f 92       	push	r0
    13a0:	0f b6       	in	r0, 0x3f	; 63
    13a2:	0f 92       	push	r0
    13a4:	11 24       	eor	r1, r1
    13a6:	0b b6       	in	r0, 0x3b	; 59
    13a8:	0f 92       	push	r0
    13aa:	2f 93       	push	r18
    13ac:	3f 93       	push	r19
    13ae:	4f 93       	push	r20
    13b0:	5f 93       	push	r21
    13b2:	6f 93       	push	r22
    13b4:	7f 93       	push	r23
    13b6:	8f 93       	push	r24
    13b8:	9f 93       	push	r25
    13ba:	af 93       	push	r26
    13bc:	bf 93       	push	r27
    13be:	ef 93       	push	r30
    13c0:	ff 93       	push	r31
	if (tc_tce1_cca_callback) {
    13c2:	e0 91 5d 21 	lds	r30, 0x215D	; 0x80215d <tc_tce1_cca_callback>
    13c6:	f0 91 5e 21 	lds	r31, 0x215E	; 0x80215e <tc_tce1_cca_callback+0x1>
    13ca:	30 97       	sbiw	r30, 0x00	; 0
    13cc:	09 f0       	breq	.+2      	; 0x13d0 <__vector_55+0x34>
		tc_tce1_cca_callback();
    13ce:	19 95       	eicall
	}
}
    13d0:	ff 91       	pop	r31
    13d2:	ef 91       	pop	r30
    13d4:	bf 91       	pop	r27
    13d6:	af 91       	pop	r26
    13d8:	9f 91       	pop	r25
    13da:	8f 91       	pop	r24
    13dc:	7f 91       	pop	r23
    13de:	6f 91       	pop	r22
    13e0:	5f 91       	pop	r21
    13e2:	4f 91       	pop	r20
    13e4:	3f 91       	pop	r19
    13e6:	2f 91       	pop	r18
    13e8:	0f 90       	pop	r0
    13ea:	0b be       	out	0x3b, r0	; 59
    13ec:	0f 90       	pop	r0
    13ee:	0f be       	out	0x3f, r0	; 63
    13f0:	0f 90       	pop	r0
    13f2:	1f 90       	pop	r1
    13f4:	18 95       	reti

000013f6 <__vector_56>:
 *
 * This function will handle interrupt on Timer Counter E1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCE1_CCB_vect)
{
    13f6:	1f 92       	push	r1
    13f8:	0f 92       	push	r0
    13fa:	0f b6       	in	r0, 0x3f	; 63
    13fc:	0f 92       	push	r0
    13fe:	11 24       	eor	r1, r1
    1400:	0b b6       	in	r0, 0x3b	; 59
    1402:	0f 92       	push	r0
    1404:	2f 93       	push	r18
    1406:	3f 93       	push	r19
    1408:	4f 93       	push	r20
    140a:	5f 93       	push	r21
    140c:	6f 93       	push	r22
    140e:	7f 93       	push	r23
    1410:	8f 93       	push	r24
    1412:	9f 93       	push	r25
    1414:	af 93       	push	r26
    1416:	bf 93       	push	r27
    1418:	ef 93       	push	r30
    141a:	ff 93       	push	r31
	if (tc_tce1_ccb_callback) {
    141c:	e0 91 5b 21 	lds	r30, 0x215B	; 0x80215b <tc_tce1_ccb_callback>
    1420:	f0 91 5c 21 	lds	r31, 0x215C	; 0x80215c <tc_tce1_ccb_callback+0x1>
    1424:	30 97       	sbiw	r30, 0x00	; 0
    1426:	09 f0       	breq	.+2      	; 0x142a <__vector_56+0x34>
		tc_tce1_ccb_callback();
    1428:	19 95       	eicall
	}
}
    142a:	ff 91       	pop	r31
    142c:	ef 91       	pop	r30
    142e:	bf 91       	pop	r27
    1430:	af 91       	pop	r26
    1432:	9f 91       	pop	r25
    1434:	8f 91       	pop	r24
    1436:	7f 91       	pop	r23
    1438:	6f 91       	pop	r22
    143a:	5f 91       	pop	r21
    143c:	4f 91       	pop	r20
    143e:	3f 91       	pop	r19
    1440:	2f 91       	pop	r18
    1442:	0f 90       	pop	r0
    1444:	0b be       	out	0x3b, r0	; 59
    1446:	0f 90       	pop	r0
    1448:	0f be       	out	0x3f, r0	; 63
    144a:	0f 90       	pop	r0
    144c:	1f 90       	pop	r1
    144e:	18 95       	reti

00001450 <__vector_108>:
 *
 * This function will handle interrupt on Timer Counter F0 overflow and
 * call the callback function.
 */
ISR(TCF0_OVF_vect)
{
    1450:	1f 92       	push	r1
    1452:	0f 92       	push	r0
    1454:	0f b6       	in	r0, 0x3f	; 63
    1456:	0f 92       	push	r0
    1458:	11 24       	eor	r1, r1
    145a:	0b b6       	in	r0, 0x3b	; 59
    145c:	0f 92       	push	r0
    145e:	2f 93       	push	r18
    1460:	3f 93       	push	r19
    1462:	4f 93       	push	r20
    1464:	5f 93       	push	r21
    1466:	6f 93       	push	r22
    1468:	7f 93       	push	r23
    146a:	8f 93       	push	r24
    146c:	9f 93       	push	r25
    146e:	af 93       	push	r26
    1470:	bf 93       	push	r27
    1472:	ef 93       	push	r30
    1474:	ff 93       	push	r31
	if (tc_tcf0_ovf_callback) {
    1476:	e0 91 59 21 	lds	r30, 0x2159	; 0x802159 <tc_tcf0_ovf_callback>
    147a:	f0 91 5a 21 	lds	r31, 0x215A	; 0x80215a <tc_tcf0_ovf_callback+0x1>
    147e:	30 97       	sbiw	r30, 0x00	; 0
    1480:	09 f0       	breq	.+2      	; 0x1484 <__vector_108+0x34>
		tc_tcf0_ovf_callback();
    1482:	19 95       	eicall
	}
}
    1484:	ff 91       	pop	r31
    1486:	ef 91       	pop	r30
    1488:	bf 91       	pop	r27
    148a:	af 91       	pop	r26
    148c:	9f 91       	pop	r25
    148e:	8f 91       	pop	r24
    1490:	7f 91       	pop	r23
    1492:	6f 91       	pop	r22
    1494:	5f 91       	pop	r21
    1496:	4f 91       	pop	r20
    1498:	3f 91       	pop	r19
    149a:	2f 91       	pop	r18
    149c:	0f 90       	pop	r0
    149e:	0b be       	out	0x3b, r0	; 59
    14a0:	0f 90       	pop	r0
    14a2:	0f be       	out	0x3f, r0	; 63
    14a4:	0f 90       	pop	r0
    14a6:	1f 90       	pop	r1
    14a8:	18 95       	reti

000014aa <__vector_109>:
 *
 * This function will handle interrupt on Timer Counter F0 error and
 * call the callback function.
 */
ISR(TCF0_ERR_vect)
{
    14aa:	1f 92       	push	r1
    14ac:	0f 92       	push	r0
    14ae:	0f b6       	in	r0, 0x3f	; 63
    14b0:	0f 92       	push	r0
    14b2:	11 24       	eor	r1, r1
    14b4:	0b b6       	in	r0, 0x3b	; 59
    14b6:	0f 92       	push	r0
    14b8:	2f 93       	push	r18
    14ba:	3f 93       	push	r19
    14bc:	4f 93       	push	r20
    14be:	5f 93       	push	r21
    14c0:	6f 93       	push	r22
    14c2:	7f 93       	push	r23
    14c4:	8f 93       	push	r24
    14c6:	9f 93       	push	r25
    14c8:	af 93       	push	r26
    14ca:	bf 93       	push	r27
    14cc:	ef 93       	push	r30
    14ce:	ff 93       	push	r31
	if (tc_tcf0_err_callback) {
    14d0:	e0 91 57 21 	lds	r30, 0x2157	; 0x802157 <tc_tcf0_err_callback>
    14d4:	f0 91 58 21 	lds	r31, 0x2158	; 0x802158 <tc_tcf0_err_callback+0x1>
    14d8:	30 97       	sbiw	r30, 0x00	; 0
    14da:	09 f0       	breq	.+2      	; 0x14de <__vector_109+0x34>
		tc_tcf0_err_callback();
    14dc:	19 95       	eicall
	}
}
    14de:	ff 91       	pop	r31
    14e0:	ef 91       	pop	r30
    14e2:	bf 91       	pop	r27
    14e4:	af 91       	pop	r26
    14e6:	9f 91       	pop	r25
    14e8:	8f 91       	pop	r24
    14ea:	7f 91       	pop	r23
    14ec:	6f 91       	pop	r22
    14ee:	5f 91       	pop	r21
    14f0:	4f 91       	pop	r20
    14f2:	3f 91       	pop	r19
    14f4:	2f 91       	pop	r18
    14f6:	0f 90       	pop	r0
    14f8:	0b be       	out	0x3b, r0	; 59
    14fa:	0f 90       	pop	r0
    14fc:	0f be       	out	0x3f, r0	; 63
    14fe:	0f 90       	pop	r0
    1500:	1f 90       	pop	r1
    1502:	18 95       	reti

00001504 <__vector_110>:
 *
 * This function will handle interrupt on Timer Counter F0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCF0_CCA_vect)
{
    1504:	1f 92       	push	r1
    1506:	0f 92       	push	r0
    1508:	0f b6       	in	r0, 0x3f	; 63
    150a:	0f 92       	push	r0
    150c:	11 24       	eor	r1, r1
    150e:	0b b6       	in	r0, 0x3b	; 59
    1510:	0f 92       	push	r0
    1512:	2f 93       	push	r18
    1514:	3f 93       	push	r19
    1516:	4f 93       	push	r20
    1518:	5f 93       	push	r21
    151a:	6f 93       	push	r22
    151c:	7f 93       	push	r23
    151e:	8f 93       	push	r24
    1520:	9f 93       	push	r25
    1522:	af 93       	push	r26
    1524:	bf 93       	push	r27
    1526:	ef 93       	push	r30
    1528:	ff 93       	push	r31
	if (tc_tcf0_cca_callback) {
    152a:	e0 91 55 21 	lds	r30, 0x2155	; 0x802155 <tc_tcf0_cca_callback>
    152e:	f0 91 56 21 	lds	r31, 0x2156	; 0x802156 <tc_tcf0_cca_callback+0x1>
    1532:	30 97       	sbiw	r30, 0x00	; 0
    1534:	09 f0       	breq	.+2      	; 0x1538 <__vector_110+0x34>
		tc_tcf0_cca_callback();
    1536:	19 95       	eicall
	}
}
    1538:	ff 91       	pop	r31
    153a:	ef 91       	pop	r30
    153c:	bf 91       	pop	r27
    153e:	af 91       	pop	r26
    1540:	9f 91       	pop	r25
    1542:	8f 91       	pop	r24
    1544:	7f 91       	pop	r23
    1546:	6f 91       	pop	r22
    1548:	5f 91       	pop	r21
    154a:	4f 91       	pop	r20
    154c:	3f 91       	pop	r19
    154e:	2f 91       	pop	r18
    1550:	0f 90       	pop	r0
    1552:	0b be       	out	0x3b, r0	; 59
    1554:	0f 90       	pop	r0
    1556:	0f be       	out	0x3f, r0	; 63
    1558:	0f 90       	pop	r0
    155a:	1f 90       	pop	r1
    155c:	18 95       	reti

0000155e <__vector_111>:
 *
 * This function will handle interrupt on Timer Counter F0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCF0_CCB_vect)
{
    155e:	1f 92       	push	r1
    1560:	0f 92       	push	r0
    1562:	0f b6       	in	r0, 0x3f	; 63
    1564:	0f 92       	push	r0
    1566:	11 24       	eor	r1, r1
    1568:	0b b6       	in	r0, 0x3b	; 59
    156a:	0f 92       	push	r0
    156c:	2f 93       	push	r18
    156e:	3f 93       	push	r19
    1570:	4f 93       	push	r20
    1572:	5f 93       	push	r21
    1574:	6f 93       	push	r22
    1576:	7f 93       	push	r23
    1578:	8f 93       	push	r24
    157a:	9f 93       	push	r25
    157c:	af 93       	push	r26
    157e:	bf 93       	push	r27
    1580:	ef 93       	push	r30
    1582:	ff 93       	push	r31
	if (tc_tcf0_ccb_callback) {
    1584:	e0 91 53 21 	lds	r30, 0x2153	; 0x802153 <tc_tcf0_ccb_callback>
    1588:	f0 91 54 21 	lds	r31, 0x2154	; 0x802154 <tc_tcf0_ccb_callback+0x1>
    158c:	30 97       	sbiw	r30, 0x00	; 0
    158e:	09 f0       	breq	.+2      	; 0x1592 <__vector_111+0x34>
		tc_tcf0_ccb_callback();
    1590:	19 95       	eicall
	}
}
    1592:	ff 91       	pop	r31
    1594:	ef 91       	pop	r30
    1596:	bf 91       	pop	r27
    1598:	af 91       	pop	r26
    159a:	9f 91       	pop	r25
    159c:	8f 91       	pop	r24
    159e:	7f 91       	pop	r23
    15a0:	6f 91       	pop	r22
    15a2:	5f 91       	pop	r21
    15a4:	4f 91       	pop	r20
    15a6:	3f 91       	pop	r19
    15a8:	2f 91       	pop	r18
    15aa:	0f 90       	pop	r0
    15ac:	0b be       	out	0x3b, r0	; 59
    15ae:	0f 90       	pop	r0
    15b0:	0f be       	out	0x3f, r0	; 63
    15b2:	0f 90       	pop	r0
    15b4:	1f 90       	pop	r1
    15b6:	18 95       	reti

000015b8 <__vector_112>:
 *
 * This function will handle interrupt on Timer Counter F0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCF0_CCC_vect)
{
    15b8:	1f 92       	push	r1
    15ba:	0f 92       	push	r0
    15bc:	0f b6       	in	r0, 0x3f	; 63
    15be:	0f 92       	push	r0
    15c0:	11 24       	eor	r1, r1
    15c2:	0b b6       	in	r0, 0x3b	; 59
    15c4:	0f 92       	push	r0
    15c6:	2f 93       	push	r18
    15c8:	3f 93       	push	r19
    15ca:	4f 93       	push	r20
    15cc:	5f 93       	push	r21
    15ce:	6f 93       	push	r22
    15d0:	7f 93       	push	r23
    15d2:	8f 93       	push	r24
    15d4:	9f 93       	push	r25
    15d6:	af 93       	push	r26
    15d8:	bf 93       	push	r27
    15da:	ef 93       	push	r30
    15dc:	ff 93       	push	r31
	if (tc_tcf0_ccc_callback) {
    15de:	e0 91 51 21 	lds	r30, 0x2151	; 0x802151 <tc_tcf0_ccc_callback>
    15e2:	f0 91 52 21 	lds	r31, 0x2152	; 0x802152 <tc_tcf0_ccc_callback+0x1>
    15e6:	30 97       	sbiw	r30, 0x00	; 0
    15e8:	09 f0       	breq	.+2      	; 0x15ec <__vector_112+0x34>
		tc_tcf0_ccc_callback();
    15ea:	19 95       	eicall
	}
}
    15ec:	ff 91       	pop	r31
    15ee:	ef 91       	pop	r30
    15f0:	bf 91       	pop	r27
    15f2:	af 91       	pop	r26
    15f4:	9f 91       	pop	r25
    15f6:	8f 91       	pop	r24
    15f8:	7f 91       	pop	r23
    15fa:	6f 91       	pop	r22
    15fc:	5f 91       	pop	r21
    15fe:	4f 91       	pop	r20
    1600:	3f 91       	pop	r19
    1602:	2f 91       	pop	r18
    1604:	0f 90       	pop	r0
    1606:	0b be       	out	0x3b, r0	; 59
    1608:	0f 90       	pop	r0
    160a:	0f be       	out	0x3f, r0	; 63
    160c:	0f 90       	pop	r0
    160e:	1f 90       	pop	r1
    1610:	18 95       	reti

00001612 <__vector_113>:
 *
 * This function will handle interrupt on Timer Counter F0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCF0_CCD_vect)
{
    1612:	1f 92       	push	r1
    1614:	0f 92       	push	r0
    1616:	0f b6       	in	r0, 0x3f	; 63
    1618:	0f 92       	push	r0
    161a:	11 24       	eor	r1, r1
    161c:	0b b6       	in	r0, 0x3b	; 59
    161e:	0f 92       	push	r0
    1620:	2f 93       	push	r18
    1622:	3f 93       	push	r19
    1624:	4f 93       	push	r20
    1626:	5f 93       	push	r21
    1628:	6f 93       	push	r22
    162a:	7f 93       	push	r23
    162c:	8f 93       	push	r24
    162e:	9f 93       	push	r25
    1630:	af 93       	push	r26
    1632:	bf 93       	push	r27
    1634:	ef 93       	push	r30
    1636:	ff 93       	push	r31
	if (tc_tcf0_ccd_callback) {
    1638:	e0 91 4f 21 	lds	r30, 0x214F	; 0x80214f <tc_tcf0_ccd_callback>
    163c:	f0 91 50 21 	lds	r31, 0x2150	; 0x802150 <tc_tcf0_ccd_callback+0x1>
    1640:	30 97       	sbiw	r30, 0x00	; 0
    1642:	09 f0       	breq	.+2      	; 0x1646 <__vector_113+0x34>
		tc_tcf0_ccd_callback();
    1644:	19 95       	eicall
	}
}
    1646:	ff 91       	pop	r31
    1648:	ef 91       	pop	r30
    164a:	bf 91       	pop	r27
    164c:	af 91       	pop	r26
    164e:	9f 91       	pop	r25
    1650:	8f 91       	pop	r24
    1652:	7f 91       	pop	r23
    1654:	6f 91       	pop	r22
    1656:	5f 91       	pop	r21
    1658:	4f 91       	pop	r20
    165a:	3f 91       	pop	r19
    165c:	2f 91       	pop	r18
    165e:	0f 90       	pop	r0
    1660:	0b be       	out	0x3b, r0	; 59
    1662:	0f 90       	pop	r0
    1664:	0f be       	out	0x3f, r0	; 63
    1666:	0f 90       	pop	r0
    1668:	1f 90       	pop	r1
    166a:	18 95       	reti

0000166c <tc_enable>:
 *
 * \note
 * unmask TC clock (sysclk), but does not configure the TC clock source.
 */
void tc_enable(volatile void *tc)
{
    166c:	1f 93       	push	r17
    166e:	cf 93       	push	r28
    1670:	df 93       	push	r29
    1672:	1f 92       	push	r1
    1674:	1f 92       	push	r1
    1676:	cd b7       	in	r28, 0x3d	; 61
    1678:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    167a:	2f b7       	in	r18, 0x3f	; 63
    167c:	2a 83       	std	Y+2, r18	; 0x02
	cpu_irq_disable();
    167e:	f8 94       	cli
	return flags;
    1680:	1a 81       	ldd	r17, Y+2	; 0x02
	irqflags_t iflags = cpu_irq_save();

#ifdef TCC0
	if ((uintptr_t) tc == (uintptr_t) & TCC0) {
    1682:	28 2f       	mov	r18, r24
    1684:	39 2f       	mov	r19, r25
    1686:	21 15       	cp	r18, r1
    1688:	88 e0       	ldi	r24, 0x08	; 8
    168a:	38 07       	cpc	r19, r24
    168c:	49 f4       	brne	.+18     	; 0x16a0 <tc_enable+0x34>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
    168e:	61 e0       	ldi	r22, 0x01	; 1
    1690:	83 e0       	ldi	r24, 0x03	; 3
    1692:	0e 94 e4 17 	call	0x2fc8	; 0x2fc8 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    1696:	64 e0       	ldi	r22, 0x04	; 4
    1698:	83 e0       	ldi	r24, 0x03	; 3
    169a:	0e 94 e4 17 	call	0x2fc8	; 0x2fc8 <sysclk_enable_module>
    169e:	4f c0       	rjmp	.+158    	; 0x173e <tc_enable+0xd2>
	} else
#endif
#ifdef TCC1
	if ((uintptr_t) tc == (uintptr_t) & TCC1) {
    16a0:	20 34       	cpi	r18, 0x40	; 64
    16a2:	88 e0       	ldi	r24, 0x08	; 8
    16a4:	38 07       	cpc	r19, r24
    16a6:	49 f4       	brne	.+18     	; 0x16ba <tc_enable+0x4e>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
    16a8:	62 e0       	ldi	r22, 0x02	; 2
    16aa:	83 e0       	ldi	r24, 0x03	; 3
    16ac:	0e 94 e4 17 	call	0x2fc8	; 0x2fc8 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    16b0:	64 e0       	ldi	r22, 0x04	; 4
    16b2:	83 e0       	ldi	r24, 0x03	; 3
    16b4:	0e 94 e4 17 	call	0x2fc8	; 0x2fc8 <sysclk_enable_module>
    16b8:	42 c0       	rjmp	.+132    	; 0x173e <tc_enable+0xd2>
	} else
#endif
#ifdef TCD0
	if ((uintptr_t) tc == (uintptr_t) & TCD0) {
    16ba:	21 15       	cp	r18, r1
    16bc:	89 e0       	ldi	r24, 0x09	; 9
    16be:	38 07       	cpc	r19, r24
    16c0:	49 f4       	brne	.+18     	; 0x16d4 <tc_enable+0x68>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
    16c2:	61 e0       	ldi	r22, 0x01	; 1
    16c4:	84 e0       	ldi	r24, 0x04	; 4
    16c6:	0e 94 e4 17 	call	0x2fc8	; 0x2fc8 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    16ca:	64 e0       	ldi	r22, 0x04	; 4
    16cc:	84 e0       	ldi	r24, 0x04	; 4
    16ce:	0e 94 e4 17 	call	0x2fc8	; 0x2fc8 <sysclk_enable_module>
    16d2:	35 c0       	rjmp	.+106    	; 0x173e <tc_enable+0xd2>
	} else
#endif
#ifdef TCD1
	if ((uintptr_t) tc == (uintptr_t) & TCD1) {
    16d4:	20 34       	cpi	r18, 0x40	; 64
    16d6:	89 e0       	ldi	r24, 0x09	; 9
    16d8:	38 07       	cpc	r19, r24
    16da:	49 f4       	brne	.+18     	; 0x16ee <tc_enable+0x82>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
    16dc:	62 e0       	ldi	r22, 0x02	; 2
    16de:	84 e0       	ldi	r24, 0x04	; 4
    16e0:	0e 94 e4 17 	call	0x2fc8	; 0x2fc8 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    16e4:	64 e0       	ldi	r22, 0x04	; 4
    16e6:	84 e0       	ldi	r24, 0x04	; 4
    16e8:	0e 94 e4 17 	call	0x2fc8	; 0x2fc8 <sysclk_enable_module>
    16ec:	28 c0       	rjmp	.+80     	; 0x173e <tc_enable+0xd2>
	} else
#endif
#ifdef TCE0
	if ((uintptr_t) tc == (uintptr_t) & TCE0) {
    16ee:	21 15       	cp	r18, r1
    16f0:	8a e0       	ldi	r24, 0x0A	; 10
    16f2:	38 07       	cpc	r19, r24
    16f4:	49 f4       	brne	.+18     	; 0x1708 <tc_enable+0x9c>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
    16f6:	61 e0       	ldi	r22, 0x01	; 1
    16f8:	85 e0       	ldi	r24, 0x05	; 5
    16fa:	0e 94 e4 17 	call	0x2fc8	; 0x2fc8 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    16fe:	64 e0       	ldi	r22, 0x04	; 4
    1700:	85 e0       	ldi	r24, 0x05	; 5
    1702:	0e 94 e4 17 	call	0x2fc8	; 0x2fc8 <sysclk_enable_module>
    1706:	1b c0       	rjmp	.+54     	; 0x173e <tc_enable+0xd2>
	} else
#endif
#ifdef TCE1
	if ((uintptr_t) tc == (uintptr_t) & TCE1) {
    1708:	20 34       	cpi	r18, 0x40	; 64
    170a:	8a e0       	ldi	r24, 0x0A	; 10
    170c:	38 07       	cpc	r19, r24
    170e:	49 f4       	brne	.+18     	; 0x1722 <tc_enable+0xb6>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC1);
    1710:	62 e0       	ldi	r22, 0x02	; 2
    1712:	85 e0       	ldi	r24, 0x05	; 5
    1714:	0e 94 e4 17 	call	0x2fc8	; 0x2fc8 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    1718:	64 e0       	ldi	r22, 0x04	; 4
    171a:	85 e0       	ldi	r24, 0x05	; 5
    171c:	0e 94 e4 17 	call	0x2fc8	; 0x2fc8 <sysclk_enable_module>
    1720:	0e c0       	rjmp	.+28     	; 0x173e <tc_enable+0xd2>
	} else
#endif
#ifdef TCF0
	if ((uintptr_t) tc == (uintptr_t) & TCF0) {
    1722:	21 15       	cp	r18, r1
    1724:	3b 40       	sbci	r19, 0x0B	; 11
    1726:	49 f4       	brne	.+18     	; 0x173a <tc_enable+0xce>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
    1728:	61 e0       	ldi	r22, 0x01	; 1
    172a:	86 e0       	ldi	r24, 0x06	; 6
    172c:	0e 94 e4 17 	call	0x2fc8	; 0x2fc8 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
    1730:	64 e0       	ldi	r22, 0x04	; 4
    1732:	86 e0       	ldi	r24, 0x06	; 6
    1734:	0e 94 e4 17 	call	0x2fc8	; 0x2fc8 <sysclk_enable_module>
    1738:	02 c0       	rjmp	.+4      	; 0x173e <tc_enable+0xd2>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    173a:	1f bf       	out	0x3f, r17	; 63
    173c:	10 c0       	rjmp	.+32     	; 0x175e <tc_enable+0xf2>
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
    173e:	80 91 15 24 	lds	r24, 0x2415	; 0x802415 <sleepmgr_locks+0x1>
    1742:	8f 3f       	cpi	r24, 0xFF	; 255
    1744:	09 f4       	brne	.+2      	; 0x1748 <tc_enable+0xdc>
    1746:	ff cf       	rjmp	.-2      	; 0x1746 <tc_enable+0xda>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1748:	8f b7       	in	r24, 0x3f	; 63
    174a:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    174c:	f8 94       	cli
	return flags;
    174e:	99 81       	ldd	r25, Y+1	; 0x01
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
    1750:	e4 e1       	ldi	r30, 0x14	; 20
    1752:	f4 e2       	ldi	r31, 0x24	; 36
    1754:	81 81       	ldd	r24, Z+1	; 0x01
    1756:	8f 5f       	subi	r24, 0xFF	; 255
    1758:	81 83       	std	Z+1, r24	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    175a:	9f bf       	out	0x3f, r25	; 63
    175c:	1f bf       	out	0x3f, r17	; 63
		cpu_irq_restore(iflags);
		return;
	}
	sleepmgr_lock_mode(SLEEPMGR_IDLE);
	cpu_irq_restore(iflags);
}
    175e:	0f 90       	pop	r0
    1760:	0f 90       	pop	r0
    1762:	df 91       	pop	r29
    1764:	cf 91       	pop	r28
    1766:	1f 91       	pop	r17
    1768:	08 95       	ret

0000176a <udd_sleep_mode>:
	} else {
		// endpoint not halted then call directly callback
		callback();
	}
	return true;
}
    176a:	cf 93       	push	r28
    176c:	df 93       	push	r29
    176e:	1f 92       	push	r1
    1770:	1f 92       	push	r1
    1772:	cd b7       	in	r28, 0x3d	; 61
    1774:	de b7       	in	r29, 0x3e	; 62
    1776:	81 11       	cpse	r24, r1
    1778:	26 c0       	rjmp	.+76     	; 0x17c6 <udd_sleep_mode+0x5c>
    177a:	90 91 c4 22 	lds	r25, 0x22C4	; 0x8022c4 <udd_b_idle>
    177e:	99 23       	and	r25, r25
    1780:	f9 f0       	breq	.+62     	; 0x17c0 <udd_sleep_mode+0x56>
    1782:	90 91 15 24 	lds	r25, 0x2415	; 0x802415 <sleepmgr_locks+0x1>
    1786:	91 11       	cpse	r25, r1
    1788:	01 c0       	rjmp	.+2      	; 0x178c <udd_sleep_mode+0x22>
    178a:	ff cf       	rjmp	.-2      	; 0x178a <udd_sleep_mode+0x20>
    178c:	9f b7       	in	r25, 0x3f	; 63
    178e:	9a 83       	std	Y+2, r25	; 0x02
    1790:	f8 94       	cli
    1792:	2a 81       	ldd	r18, Y+2	; 0x02
    1794:	e4 e1       	ldi	r30, 0x14	; 20
    1796:	f4 e2       	ldi	r31, 0x24	; 36
    1798:	91 81       	ldd	r25, Z+1	; 0x01
    179a:	91 50       	subi	r25, 0x01	; 1
    179c:	91 83       	std	Z+1, r25	; 0x01
    179e:	2f bf       	out	0x3f, r18	; 63
    17a0:	0f c0       	rjmp	.+30     	; 0x17c0 <udd_sleep_mode+0x56>
    17a2:	90 91 15 24 	lds	r25, 0x2415	; 0x802415 <sleepmgr_locks+0x1>
    17a6:	9f 3f       	cpi	r25, 0xFF	; 255
    17a8:	09 f4       	brne	.+2      	; 0x17ac <udd_sleep_mode+0x42>
    17aa:	ff cf       	rjmp	.-2      	; 0x17aa <udd_sleep_mode+0x40>
    17ac:	9f b7       	in	r25, 0x3f	; 63
    17ae:	99 83       	std	Y+1, r25	; 0x01
    17b0:	f8 94       	cli
    17b2:	29 81       	ldd	r18, Y+1	; 0x01
    17b4:	e4 e1       	ldi	r30, 0x14	; 20
    17b6:	f4 e2       	ldi	r31, 0x24	; 36
    17b8:	91 81       	ldd	r25, Z+1	; 0x01
    17ba:	9f 5f       	subi	r25, 0xFF	; 255
    17bc:	91 83       	std	Z+1, r25	; 0x01
    17be:	2f bf       	out	0x3f, r18	; 63
    17c0:	80 93 c4 22 	sts	0x22C4, r24	; 0x8022c4 <udd_b_idle>
    17c4:	05 c0       	rjmp	.+10     	; 0x17d0 <udd_sleep_mode+0x66>
    17c6:	90 91 c4 22 	lds	r25, 0x22C4	; 0x8022c4 <udd_b_idle>
    17ca:	99 23       	and	r25, r25
    17cc:	51 f3       	breq	.-44     	; 0x17a2 <udd_sleep_mode+0x38>
    17ce:	f8 cf       	rjmp	.-16     	; 0x17c0 <udd_sleep_mode+0x56>
    17d0:	0f 90       	pop	r0
    17d2:	0f 90       	pop	r0
    17d4:	df 91       	pop	r29
    17d6:	cf 91       	pop	r28
    17d8:	08 95       	ret

000017da <udd_ctrl_init>:
    17da:	0f 93       	push	r16
    17dc:	e8 ec       	ldi	r30, 0xC8	; 200
    17de:	f4 e0       	ldi	r31, 0x04	; 4
    17e0:	80 81       	ld	r24, Z
    17e2:	8f 7d       	andi	r24, 0xDF	; 223
    17e4:	80 83       	st	Z, r24
    17e6:	80 81       	ld	r24, Z
    17e8:	8f 7d       	andi	r24, 0xDF	; 223
    17ea:	80 83       	st	Z, r24
    17ec:	e8 e9       	ldi	r30, 0x98	; 152
    17ee:	f2 e2       	ldi	r31, 0x22	; 34
    17f0:	02 e0       	ldi	r16, 0x02	; 2
    17f2:	05 93       	las	Z, r16
    17f4:	10 92 9a 22 	sts	0x229A, r1	; 0x80229a <udd_sram+0x16>
    17f8:	10 92 9b 22 	sts	0x229B, r1	; 0x80229b <udd_sram+0x17>
    17fc:	00 e2       	ldi	r16, 0x20	; 32
    17fe:	06 93       	lac	Z, r16
    1800:	00 e4       	ldi	r16, 0x40	; 64
    1802:	06 93       	lac	Z, r16
    1804:	e0 e9       	ldi	r30, 0x90	; 144
    1806:	f2 e2       	ldi	r31, 0x22	; 34
    1808:	00 e4       	ldi	r16, 0x40	; 64
    180a:	06 93       	lac	Z, r16
    180c:	e4 e0       	ldi	r30, 0x04	; 4
    180e:	f4 e2       	ldi	r31, 0x24	; 36
    1810:	14 86       	std	Z+12, r1	; 0x0c
    1812:	15 86       	std	Z+13, r1	; 0x0d
    1814:	16 86       	std	Z+14, r1	; 0x0e
    1816:	17 86       	std	Z+15, r1	; 0x0f
    1818:	12 86       	std	Z+10, r1	; 0x0a
    181a:	13 86       	std	Z+11, r1	; 0x0b
    181c:	10 92 80 22 	sts	0x2280, r1	; 0x802280 <udd_ep_control_state>
    1820:	0f 91       	pop	r16
    1822:	08 95       	ret

00001824 <udd_ctrl_stall_data>:
    1824:	0f 93       	push	r16
    1826:	85 e0       	ldi	r24, 0x05	; 5
    1828:	80 93 80 22 	sts	0x2280, r24	; 0x802280 <udd_ep_control_state>
    182c:	e9 e9       	ldi	r30, 0x99	; 153
    182e:	f2 e2       	ldi	r31, 0x22	; 34
    1830:	04 e0       	ldi	r16, 0x04	; 4
    1832:	05 93       	las	Z, r16
    1834:	e1 e9       	ldi	r30, 0x91	; 145
    1836:	f2 e2       	ldi	r31, 0x22	; 34
    1838:	04 e0       	ldi	r16, 0x04	; 4
    183a:	05 93       	las	Z, r16
    183c:	0f 91       	pop	r16
    183e:	08 95       	ret

00001840 <udd_ctrl_send_zlp_in>:
    1840:	0f 93       	push	r16
    1842:	83 e0       	ldi	r24, 0x03	; 3
    1844:	80 93 80 22 	sts	0x2280, r24	; 0x802280 <udd_ep_control_state>
    1848:	10 92 9a 22 	sts	0x229A, r1	; 0x80229a <udd_sram+0x16>
    184c:	10 92 9b 22 	sts	0x229B, r1	; 0x80229b <udd_sram+0x17>
    1850:	e8 e9       	ldi	r30, 0x98	; 152
    1852:	f2 e2       	ldi	r31, 0x22	; 34
    1854:	02 e0       	ldi	r16, 0x02	; 2
    1856:	06 93       	lac	Z, r16
    1858:	0f 91       	pop	r16
    185a:	08 95       	ret

0000185c <udd_ctrl_endofrequest>:
    185c:	e0 91 10 24 	lds	r30, 0x2410	; 0x802410 <udd_g_ctrlreq+0xc>
    1860:	f0 91 11 24 	lds	r31, 0x2411	; 0x802411 <udd_g_ctrlreq+0xd>
    1864:	30 97       	sbiw	r30, 0x00	; 0
    1866:	09 f0       	breq	.+2      	; 0x186a <udd_ctrl_endofrequest+0xe>
    1868:	19 95       	eicall
    186a:	08 95       	ret

0000186c <udd_ctrl_in_sent>:
    186c:	0f 93       	push	r16
    186e:	cf 93       	push	r28
    1870:	df 93       	push	r29
    1872:	80 91 80 22 	lds	r24, 0x2280	; 0x802280 <udd_ep_control_state>
    1876:	83 30       	cpi	r24, 0x03	; 3
    1878:	19 f4       	brne	.+6      	; 0x1880 <udd_ctrl_in_sent+0x14>
    187a:	f0 df       	rcall	.-32     	; 0x185c <udd_ctrl_endofrequest>
    187c:	ae df       	rcall	.-164    	; 0x17da <udd_ctrl_init>
    187e:	5e c0       	rjmp	.+188    	; 0x193c <udd_ctrl_in_sent+0xd0>
    1880:	80 91 7c 22 	lds	r24, 0x227C	; 0x80227c <udd_ctrl_payload_nb_trans>
    1884:	90 91 7d 22 	lds	r25, 0x227D	; 0x80227d <udd_ctrl_payload_nb_trans+0x1>
    1888:	c0 91 0e 24 	lds	r28, 0x240E	; 0x80240e <udd_g_ctrlreq+0xa>
    188c:	d0 91 0f 24 	lds	r29, 0x240F	; 0x80240f <udd_g_ctrlreq+0xb>
    1890:	c8 1b       	sub	r28, r24
    1892:	d9 0b       	sbc	r29, r25
    1894:	71 f5       	brne	.+92     	; 0x18f2 <udd_ctrl_in_sent+0x86>
    1896:	20 91 7e 22 	lds	r18, 0x227E	; 0x80227e <udd_ctrl_prev_payload_nb_trans>
    189a:	30 91 7f 22 	lds	r19, 0x227F	; 0x80227f <udd_ctrl_prev_payload_nb_trans+0x1>
    189e:	82 0f       	add	r24, r18
    18a0:	93 1f       	adc	r25, r19
    18a2:	80 93 7e 22 	sts	0x227E, r24	; 0x80227e <udd_ctrl_prev_payload_nb_trans>
    18a6:	90 93 7f 22 	sts	0x227F, r25	; 0x80227f <udd_ctrl_prev_payload_nb_trans+0x1>
    18aa:	20 91 0a 24 	lds	r18, 0x240A	; 0x80240a <udd_g_ctrlreq+0x6>
    18ae:	30 91 0b 24 	lds	r19, 0x240B	; 0x80240b <udd_g_ctrlreq+0x7>
    18b2:	82 17       	cp	r24, r18
    18b4:	93 07       	cpc	r25, r19
    18b6:	21 f0       	breq	.+8      	; 0x18c0 <udd_ctrl_in_sent+0x54>
    18b8:	80 91 97 21 	lds	r24, 0x2197	; 0x802197 <b_shortpacket.5472>
    18bc:	88 23       	and	r24, r24
    18be:	41 f0       	breq	.+16     	; 0x18d0 <udd_ctrl_in_sent+0x64>
    18c0:	84 e0       	ldi	r24, 0x04	; 4
    18c2:	80 93 80 22 	sts	0x2280, r24	; 0x802280 <udd_ep_control_state>
    18c6:	e0 e9       	ldi	r30, 0x90	; 144
    18c8:	f2 e2       	ldi	r31, 0x22	; 34
    18ca:	02 e0       	ldi	r16, 0x02	; 2
    18cc:	06 93       	lac	Z, r16
    18ce:	36 c0       	rjmp	.+108    	; 0x193c <udd_ctrl_in_sent+0xd0>
    18d0:	e0 91 12 24 	lds	r30, 0x2412	; 0x802412 <udd_g_ctrlreq+0xe>
    18d4:	f0 91 13 24 	lds	r31, 0x2413	; 0x802413 <udd_g_ctrlreq+0xf>
    18d8:	30 97       	sbiw	r30, 0x00	; 0
    18da:	99 f0       	breq	.+38     	; 0x1902 <udd_ctrl_in_sent+0x96>
    18dc:	19 95       	eicall
    18de:	88 23       	and	r24, r24
    18e0:	81 f0       	breq	.+32     	; 0x1902 <udd_ctrl_in_sent+0x96>
    18e2:	10 92 7c 22 	sts	0x227C, r1	; 0x80227c <udd_ctrl_payload_nb_trans>
    18e6:	10 92 7d 22 	sts	0x227D, r1	; 0x80227d <udd_ctrl_payload_nb_trans+0x1>
    18ea:	c0 91 0e 24 	lds	r28, 0x240E	; 0x80240e <udd_g_ctrlreq+0xa>
    18ee:	d0 91 0f 24 	lds	r29, 0x240F	; 0x80240f <udd_g_ctrlreq+0xb>
    18f2:	c0 34       	cpi	r28, 0x40	; 64
    18f4:	d1 05       	cpc	r29, r1
    18f6:	28 f0       	brcs	.+10     	; 0x1902 <udd_ctrl_in_sent+0x96>
    18f8:	10 92 97 21 	sts	0x2197, r1	; 0x802197 <b_shortpacket.5472>
    18fc:	c0 e4       	ldi	r28, 0x40	; 64
    18fe:	d0 e0       	ldi	r29, 0x00	; 0
    1900:	03 c0       	rjmp	.+6      	; 0x1908 <udd_ctrl_in_sent+0x9c>
    1902:	81 e0       	ldi	r24, 0x01	; 1
    1904:	80 93 97 21 	sts	0x2197, r24	; 0x802197 <b_shortpacket.5472>
    1908:	e4 e8       	ldi	r30, 0x84	; 132
    190a:	f2 e2       	ldi	r31, 0x22	; 34
    190c:	c6 8b       	std	Z+22, r28	; 0x16
    190e:	d7 8b       	std	Z+23, r29	; 0x17
    1910:	80 91 7c 22 	lds	r24, 0x227C	; 0x80227c <udd_ctrl_payload_nb_trans>
    1914:	90 91 7d 22 	lds	r25, 0x227D	; 0x80227d <udd_ctrl_payload_nb_trans+0x1>
    1918:	20 91 0c 24 	lds	r18, 0x240C	; 0x80240c <udd_g_ctrlreq+0x8>
    191c:	30 91 0d 24 	lds	r19, 0x240D	; 0x80240d <udd_g_ctrlreq+0x9>
    1920:	28 0f       	add	r18, r24
    1922:	39 1f       	adc	r19, r25
    1924:	20 8f       	std	Z+24, r18	; 0x18
    1926:	31 8f       	std	Z+25, r19	; 0x19
    1928:	c8 0f       	add	r28, r24
    192a:	d9 1f       	adc	r29, r25
    192c:	c0 93 7c 22 	sts	0x227C, r28	; 0x80227c <udd_ctrl_payload_nb_trans>
    1930:	d0 93 7d 22 	sts	0x227D, r29	; 0x80227d <udd_ctrl_payload_nb_trans+0x1>
    1934:	e8 e9       	ldi	r30, 0x98	; 152
    1936:	f2 e2       	ldi	r31, 0x22	; 34
    1938:	02 e0       	ldi	r16, 0x02	; 2
    193a:	06 93       	lac	Z, r16
    193c:	df 91       	pop	r29
    193e:	cf 91       	pop	r28
    1940:	0f 91       	pop	r16
    1942:	08 95       	ret

00001944 <udd_ep_get_size>:
    1944:	fc 01       	movw	r30, r24
    1946:	81 81       	ldd	r24, Z+1	; 0x01
    1948:	e8 2f       	mov	r30, r24
    194a:	e7 70       	andi	r30, 0x07	; 7
    194c:	8e 2f       	mov	r24, r30
    194e:	90 e0       	ldi	r25, 0x00	; 0
    1950:	fc 01       	movw	r30, r24
    1952:	31 97       	sbiw	r30, 0x01	; 1
    1954:	e7 30       	cpi	r30, 0x07	; 7
    1956:	f1 05       	cpc	r31, r1
    1958:	d8 f4       	brcc	.+54     	; 0x1990 <udd_ep_get_size+0x4c>
    195a:	88 27       	eor	r24, r24
    195c:	e2 50       	subi	r30, 0x02	; 2
    195e:	ff 4f       	sbci	r31, 0xFF	; 255
    1960:	8f 4f       	sbci	r24, 0xFF	; 255
    1962:	0c 94 e5 1e 	jmp	0x3dca	; 0x3dca <__tablejump2__>
    1966:	80 e1       	ldi	r24, 0x10	; 16
    1968:	90 e0       	ldi	r25, 0x00	; 0
    196a:	08 95       	ret
    196c:	80 e2       	ldi	r24, 0x20	; 32
    196e:	90 e0       	ldi	r25, 0x00	; 0
    1970:	08 95       	ret
    1972:	80 e4       	ldi	r24, 0x40	; 64
    1974:	90 e0       	ldi	r25, 0x00	; 0
    1976:	08 95       	ret
    1978:	80 e8       	ldi	r24, 0x80	; 128
    197a:	90 e0       	ldi	r25, 0x00	; 0
    197c:	08 95       	ret
    197e:	80 e0       	ldi	r24, 0x00	; 0
    1980:	91 e0       	ldi	r25, 0x01	; 1
    1982:	08 95       	ret
    1984:	80 e0       	ldi	r24, 0x00	; 0
    1986:	92 e0       	ldi	r25, 0x02	; 2
    1988:	08 95       	ret
    198a:	8f ef       	ldi	r24, 0xFF	; 255
    198c:	93 e0       	ldi	r25, 0x03	; 3
    198e:	08 95       	ret
    1990:	88 e0       	ldi	r24, 0x08	; 8
    1992:	90 e0       	ldi	r25, 0x00	; 0
    1994:	08 95       	ret

00001996 <udd_ep_get_job>:
    1996:	28 2f       	mov	r18, r24
    1998:	2f 70       	andi	r18, 0x0F	; 15
    199a:	30 e0       	ldi	r19, 0x00	; 0
    199c:	22 0f       	add	r18, r18
    199e:	33 1f       	adc	r19, r19
    19a0:	08 2e       	mov	r0, r24
    19a2:	00 0c       	add	r0, r0
    19a4:	99 0b       	sbc	r25, r25
    19a6:	88 27       	eor	r24, r24
    19a8:	99 0f       	add	r25, r25
    19aa:	88 1f       	adc	r24, r24
    19ac:	99 27       	eor	r25, r25
    19ae:	82 0f       	add	r24, r18
    19b0:	93 1f       	adc	r25, r19
    19b2:	02 97       	sbiw	r24, 0x02	; 2
    19b4:	9c 01       	movw	r18, r24
    19b6:	22 0f       	add	r18, r18
    19b8:	33 1f       	adc	r19, r19
    19ba:	22 0f       	add	r18, r18
    19bc:	33 1f       	adc	r19, r19
    19be:	22 0f       	add	r18, r18
    19c0:	33 1f       	adc	r19, r19
    19c2:	82 0f       	add	r24, r18
    19c4:	93 1f       	adc	r25, r19
    19c6:	88 5e       	subi	r24, 0xE8	; 232
    19c8:	9d 4d       	sbci	r25, 0xDD	; 221
    19ca:	08 95       	ret

000019cc <udd_ctrl_interrupt_tc_setup>:
    19cc:	0f 93       	push	r16
    19ce:	cf 93       	push	r28
    19d0:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    19d4:	80 ff       	sbrs	r24, 0
    19d6:	65 c0       	rjmp	.+202    	; 0x1aa2 <udd_ctrl_interrupt_tc_setup+0xd6>
    19d8:	81 e0       	ldi	r24, 0x01	; 1
    19da:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    19de:	e0 e9       	ldi	r30, 0x90	; 144
    19e0:	f2 e2       	ldi	r31, 0x22	; 34
    19e2:	00 e8       	ldi	r16, 0x80	; 128
    19e4:	06 93       	lac	Z, r16
    19e6:	e8 e9       	ldi	r30, 0x98	; 152
    19e8:	f2 e2       	ldi	r31, 0x22	; 34
    19ea:	00 e8       	ldi	r16, 0x80	; 128
    19ec:	06 93       	lac	Z, r16
    19ee:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
    19f2:	e0 e9       	ldi	r30, 0x90	; 144
    19f4:	f2 e2       	ldi	r31, 0x22	; 34
    19f6:	00 e1       	ldi	r16, 0x10	; 16
    19f8:	06 93       	lac	Z, r16
    19fa:	80 91 80 22 	lds	r24, 0x2280	; 0x802280 <udd_ep_control_state>
    19fe:	88 23       	and	r24, r24
    1a00:	29 f0       	breq	.+10     	; 0x1a0c <udd_ctrl_interrupt_tc_setup+0x40>
    1a02:	83 50       	subi	r24, 0x03	; 3
    1a04:	82 30       	cpi	r24, 0x02	; 2
    1a06:	08 f4       	brcc	.+2      	; 0x1a0a <udd_ctrl_interrupt_tc_setup+0x3e>
    1a08:	29 df       	rcall	.-430    	; 0x185c <udd_ctrl_endofrequest>
    1a0a:	e7 de       	rcall	.-562    	; 0x17da <udd_ctrl_init>
    1a0c:	80 91 92 22 	lds	r24, 0x2292	; 0x802292 <udd_sram+0xe>
    1a10:	90 91 93 22 	lds	r25, 0x2293	; 0x802293 <udd_sram+0xf>
    1a14:	08 97       	sbiw	r24, 0x08	; 8
    1a16:	09 f0       	breq	.+2      	; 0x1a1a <udd_ctrl_interrupt_tc_setup+0x4e>
    1a18:	46 c0       	rjmp	.+140    	; 0x1aa6 <udd_ctrl_interrupt_tc_setup+0xda>
    1a1a:	88 e0       	ldi	r24, 0x08	; 8
    1a1c:	ec e3       	ldi	r30, 0x3C	; 60
    1a1e:	f2 e2       	ldi	r31, 0x22	; 34
    1a20:	a4 e0       	ldi	r26, 0x04	; 4
    1a22:	b4 e2       	ldi	r27, 0x24	; 36
    1a24:	01 90       	ld	r0, Z+
    1a26:	0d 92       	st	X+, r0
    1a28:	8a 95       	dec	r24
    1a2a:	e1 f7       	brne	.-8      	; 0x1a24 <udd_ctrl_interrupt_tc_setup+0x58>
    1a2c:	e8 ec       	ldi	r30, 0xC8	; 200
    1a2e:	f4 e0       	ldi	r31, 0x04	; 4
    1a30:	80 81       	ld	r24, Z
    1a32:	80 62       	ori	r24, 0x20	; 32
    1a34:	80 83       	st	Z, r24
    1a36:	80 81       	ld	r24, Z
    1a38:	80 62       	ori	r24, 0x20	; 32
    1a3a:	80 83       	st	Z, r24
    1a3c:	0e 94 eb 1b 	call	0x37d6	; 0x37d6 <udc_process_setup>
    1a40:	c8 2f       	mov	r28, r24
    1a42:	81 11       	cpse	r24, r1
    1a44:	03 c0       	rjmp	.+6      	; 0x1a4c <udd_ctrl_interrupt_tc_setup+0x80>
    1a46:	ee de       	rcall	.-548    	; 0x1824 <udd_ctrl_stall_data>
    1a48:	c1 e0       	ldi	r28, 0x01	; 1
    1a4a:	2e c0       	rjmp	.+92     	; 0x1aa8 <udd_ctrl_interrupt_tc_setup+0xdc>
    1a4c:	80 91 04 24 	lds	r24, 0x2404	; 0x802404 <udd_g_ctrlreq>
    1a50:	88 23       	and	r24, r24
    1a52:	6c f4       	brge	.+26     	; 0x1a6e <udd_ctrl_interrupt_tc_setup+0xa2>
    1a54:	10 92 7e 22 	sts	0x227E, r1	; 0x80227e <udd_ctrl_prev_payload_nb_trans>
    1a58:	10 92 7f 22 	sts	0x227F, r1	; 0x80227f <udd_ctrl_prev_payload_nb_trans+0x1>
    1a5c:	10 92 7c 22 	sts	0x227C, r1	; 0x80227c <udd_ctrl_payload_nb_trans>
    1a60:	10 92 7d 22 	sts	0x227D, r1	; 0x80227d <udd_ctrl_payload_nb_trans+0x1>
    1a64:	82 e0       	ldi	r24, 0x02	; 2
    1a66:	80 93 80 22 	sts	0x2280, r24	; 0x802280 <udd_ep_control_state>
    1a6a:	00 df       	rcall	.-512    	; 0x186c <udd_ctrl_in_sent>
    1a6c:	1d c0       	rjmp	.+58     	; 0x1aa8 <udd_ctrl_interrupt_tc_setup+0xdc>
    1a6e:	80 91 0a 24 	lds	r24, 0x240A	; 0x80240a <udd_g_ctrlreq+0x6>
    1a72:	90 91 0b 24 	lds	r25, 0x240B	; 0x80240b <udd_g_ctrlreq+0x7>
    1a76:	89 2b       	or	r24, r25
    1a78:	11 f4       	brne	.+4      	; 0x1a7e <udd_ctrl_interrupt_tc_setup+0xb2>
    1a7a:	e2 de       	rcall	.-572    	; 0x1840 <udd_ctrl_send_zlp_in>
    1a7c:	15 c0       	rjmp	.+42     	; 0x1aa8 <udd_ctrl_interrupt_tc_setup+0xdc>
    1a7e:	10 92 7e 22 	sts	0x227E, r1	; 0x80227e <udd_ctrl_prev_payload_nb_trans>
    1a82:	10 92 7f 22 	sts	0x227F, r1	; 0x80227f <udd_ctrl_prev_payload_nb_trans+0x1>
    1a86:	10 92 7c 22 	sts	0x227C, r1	; 0x80227c <udd_ctrl_payload_nb_trans>
    1a8a:	10 92 7d 22 	sts	0x227D, r1	; 0x80227d <udd_ctrl_payload_nb_trans+0x1>
    1a8e:	81 e0       	ldi	r24, 0x01	; 1
    1a90:	80 93 80 22 	sts	0x2280, r24	; 0x802280 <udd_ep_control_state>
    1a94:	e0 e9       	ldi	r30, 0x90	; 144
    1a96:	f2 e2       	ldi	r31, 0x22	; 34
    1a98:	02 e0       	ldi	r16, 0x02	; 2
    1a9a:	06 93       	lac	Z, r16
    1a9c:	00 e2       	ldi	r16, 0x20	; 32
    1a9e:	06 93       	lac	Z, r16
    1aa0:	03 c0       	rjmp	.+6      	; 0x1aa8 <udd_ctrl_interrupt_tc_setup+0xdc>
    1aa2:	c0 e0       	ldi	r28, 0x00	; 0
    1aa4:	01 c0       	rjmp	.+2      	; 0x1aa8 <udd_ctrl_interrupt_tc_setup+0xdc>
    1aa6:	c1 e0       	ldi	r28, 0x01	; 1
    1aa8:	8c 2f       	mov	r24, r28
    1aaa:	cf 91       	pop	r28
    1aac:	0f 91       	pop	r16
    1aae:	08 95       	ret

00001ab0 <udd_ep_trans_complet>:
    1ab0:	8f 92       	push	r8
    1ab2:	9f 92       	push	r9
    1ab4:	af 92       	push	r10
    1ab6:	bf 92       	push	r11
    1ab8:	df 92       	push	r13
    1aba:	ef 92       	push	r14
    1abc:	ff 92       	push	r15
    1abe:	0f 93       	push	r16
    1ac0:	1f 93       	push	r17
    1ac2:	cf 93       	push	r28
    1ac4:	df 93       	push	r29
    1ac6:	d8 2e       	mov	r13, r24
    1ac8:	66 df       	rcall	.-308    	; 0x1996 <udd_ep_get_job>
    1aca:	8c 01       	movw	r16, r24
    1acc:	cd 2d       	mov	r28, r13
    1ace:	cf 70       	andi	r28, 0x0F	; 15
    1ad0:	d0 e0       	ldi	r29, 0x00	; 0
    1ad2:	ce 01       	movw	r24, r28
    1ad4:	88 0f       	add	r24, r24
    1ad6:	99 1f       	adc	r25, r25
    1ad8:	cd 2d       	mov	r28, r13
    1ada:	0d 2c       	mov	r0, r13
    1adc:	00 0c       	add	r0, r0
    1ade:	dd 0b       	sbc	r29, r29
    1ae0:	cc 27       	eor	r28, r28
    1ae2:	dd 0f       	add	r29, r29
    1ae4:	cc 1f       	adc	r28, r28
    1ae6:	dd 27       	eor	r29, r29
    1ae8:	c8 0f       	add	r28, r24
    1aea:	d9 1f       	adc	r29, r25
    1aec:	ce 01       	movw	r24, r28
    1aee:	88 0f       	add	r24, r24
    1af0:	99 1f       	adc	r25, r25
    1af2:	88 0f       	add	r24, r24
    1af4:	99 1f       	adc	r25, r25
    1af6:	88 0f       	add	r24, r24
    1af8:	99 1f       	adc	r25, r25
    1afa:	9c 01       	movw	r18, r24
    1afc:	20 57       	subi	r18, 0x70	; 112
    1afe:	3d 4d       	sbci	r19, 0xDD	; 221
    1b00:	79 01       	movw	r14, r18
    1b02:	c9 01       	movw	r24, r18
    1b04:	1f df       	rcall	.-450    	; 0x1944 <udd_ep_get_size>
    1b06:	4c 01       	movw	r8, r24
    1b08:	dd 20       	and	r13, r13
    1b0a:	0c f0       	brlt	.+2      	; 0x1b0e <udd_ep_trans_complet+0x5e>
    1b0c:	7b c0       	rjmp	.+246    	; 0x1c04 <udd_ep_trans_complet+0x154>
    1b0e:	fe 01       	movw	r30, r28
    1b10:	ee 0f       	add	r30, r30
    1b12:	ff 1f       	adc	r31, r31
    1b14:	ee 0f       	add	r30, r30
    1b16:	ff 1f       	adc	r31, r31
    1b18:	ee 0f       	add	r30, r30
    1b1a:	ff 1f       	adc	r31, r31
    1b1c:	ec 57       	subi	r30, 0x7C	; 124
    1b1e:	fd 4d       	sbci	r31, 0xDD	; 221
    1b20:	22 89       	ldd	r18, Z+18	; 0x12
    1b22:	33 89       	ldd	r19, Z+19	; 0x13
    1b24:	d8 01       	movw	r26, r16
    1b26:	15 96       	adiw	r26, 0x05	; 5
    1b28:	8d 91       	ld	r24, X+
    1b2a:	9c 91       	ld	r25, X
    1b2c:	16 97       	sbiw	r26, 0x06	; 6
    1b2e:	82 0f       	add	r24, r18
    1b30:	93 1f       	adc	r25, r19
    1b32:	15 96       	adiw	r26, 0x05	; 5
    1b34:	8d 93       	st	X+, r24
    1b36:	9c 93       	st	X, r25
    1b38:	16 97       	sbiw	r26, 0x06	; 6
    1b3a:	13 96       	adiw	r26, 0x03	; 3
    1b3c:	2d 91       	ld	r18, X+
    1b3e:	3c 91       	ld	r19, X
    1b40:	14 97       	sbiw	r26, 0x04	; 4
    1b42:	82 17       	cp	r24, r18
    1b44:	93 07       	cpc	r25, r19
    1b46:	09 f4       	brne	.+2      	; 0x1b4a <udd_ep_trans_complet+0x9a>
    1b48:	47 c0       	rjmp	.+142    	; 0x1bd8 <udd_ep_trans_complet+0x128>
    1b4a:	28 1b       	sub	r18, r24
    1b4c:	39 0b       	sbc	r19, r25
    1b4e:	21 15       	cp	r18, r1
    1b50:	b4 e0       	ldi	r27, 0x04	; 4
    1b52:	3b 07       	cpc	r19, r27
    1b54:	40 f0       	brcs	.+16     	; 0x1b66 <udd_ep_trans_complet+0xb6>
    1b56:	2f ef       	ldi	r18, 0xFF	; 255
    1b58:	33 e0       	ldi	r19, 0x03	; 3
    1b5a:	c9 01       	movw	r24, r18
    1b5c:	b4 01       	movw	r22, r8
    1b5e:	0e 94 af 1e 	call	0x3d5e	; 0x3d5e <__udivmodhi4>
    1b62:	28 1b       	sub	r18, r24
    1b64:	39 0b       	sbc	r19, r25
    1b66:	f8 01       	movw	r30, r16
    1b68:	80 81       	ld	r24, Z
    1b6a:	81 ff       	sbrs	r24, 1
    1b6c:	0a c0       	rjmp	.+20     	; 0x1b82 <udd_ep_trans_complet+0xd2>
    1b6e:	c9 01       	movw	r24, r18
    1b70:	b4 01       	movw	r22, r8
    1b72:	0e 94 af 1e 	call	0x3d5e	; 0x3d5e <__udivmodhi4>
    1b76:	41 e0       	ldi	r20, 0x01	; 1
    1b78:	89 2b       	or	r24, r25
    1b7a:	09 f0       	breq	.+2      	; 0x1b7e <udd_ep_trans_complet+0xce>
    1b7c:	40 e0       	ldi	r20, 0x00	; 0
    1b7e:	84 2f       	mov	r24, r20
    1b80:	01 c0       	rjmp	.+2      	; 0x1b84 <udd_ep_trans_complet+0xd4>
    1b82:	80 e0       	ldi	r24, 0x00	; 0
    1b84:	d8 01       	movw	r26, r16
    1b86:	9c 91       	ld	r25, X
    1b88:	80 fb       	bst	r24, 0
    1b8a:	91 f9       	bld	r25, 1
    1b8c:	9c 93       	st	X, r25
    1b8e:	fe 01       	movw	r30, r28
    1b90:	ee 0f       	add	r30, r30
    1b92:	ff 1f       	adc	r31, r31
    1b94:	ee 0f       	add	r30, r30
    1b96:	ff 1f       	adc	r31, r31
    1b98:	ee 0f       	add	r30, r30
    1b9a:	ff 1f       	adc	r31, r31
    1b9c:	ec 57       	subi	r30, 0x7C	; 124
    1b9e:	fd 4d       	sbci	r31, 0xDD	; 221
    1ba0:	12 8a       	std	Z+18, r1	; 0x12
    1ba2:	13 8a       	std	Z+19, r1	; 0x13
    1ba4:	26 87       	std	Z+14, r18	; 0x0e
    1ba6:	37 87       	std	Z+15, r19	; 0x0f
    1ba8:	11 96       	adiw	r26, 0x01	; 1
    1baa:	2d 91       	ld	r18, X+
    1bac:	3c 91       	ld	r19, X
    1bae:	12 97       	sbiw	r26, 0x02	; 2
    1bb0:	15 96       	adiw	r26, 0x05	; 5
    1bb2:	8d 91       	ld	r24, X+
    1bb4:	9c 91       	ld	r25, X
    1bb6:	16 97       	sbiw	r26, 0x06	; 6
    1bb8:	82 0f       	add	r24, r18
    1bba:	93 1f       	adc	r25, r19
    1bbc:	cc 0f       	add	r28, r28
    1bbe:	dd 1f       	adc	r29, r29
    1bc0:	cc 0f       	add	r28, r28
    1bc2:	dd 1f       	adc	r29, r29
    1bc4:	cc 0f       	add	r28, r28
    1bc6:	dd 1f       	adc	r29, r29
    1bc8:	cc 56       	subi	r28, 0x6C	; 108
    1bca:	dd 4d       	sbci	r29, 0xDD	; 221
    1bcc:	88 83       	st	Y, r24
    1bce:	99 83       	std	Y+1, r25	; 0x01
    1bd0:	f7 01       	movw	r30, r14
    1bd2:	02 e0       	ldi	r16, 0x02	; 2
    1bd4:	06 93       	lac	Z, r16
    1bd6:	e4 c0       	rjmp	.+456    	; 0x1da0 <udd_ep_trans_complet+0x2f0>
    1bd8:	d8 01       	movw	r26, r16
    1bda:	8c 91       	ld	r24, X
    1bdc:	81 ff       	sbrs	r24, 1
    1bde:	cd c0       	rjmp	.+410    	; 0x1d7a <udd_ep_trans_complet+0x2ca>
    1be0:	8d 7f       	andi	r24, 0xFD	; 253
    1be2:	8c 93       	st	X, r24
    1be4:	cc 0f       	add	r28, r28
    1be6:	dd 1f       	adc	r29, r29
    1be8:	cc 0f       	add	r28, r28
    1bea:	dd 1f       	adc	r29, r29
    1bec:	cc 0f       	add	r28, r28
    1bee:	dd 1f       	adc	r29, r29
    1bf0:	cc 57       	subi	r28, 0x7C	; 124
    1bf2:	dd 4d       	sbci	r29, 0xDD	; 221
    1bf4:	1a 8a       	std	Y+18, r1	; 0x12
    1bf6:	1b 8a       	std	Y+19, r1	; 0x13
    1bf8:	1e 86       	std	Y+14, r1	; 0x0e
    1bfa:	1f 86       	std	Y+15, r1	; 0x0f
    1bfc:	f7 01       	movw	r30, r14
    1bfe:	02 e0       	ldi	r16, 0x02	; 2
    1c00:	06 93       	lac	Z, r16
    1c02:	ce c0       	rjmp	.+412    	; 0x1da0 <udd_ep_trans_complet+0x2f0>
    1c04:	fe 01       	movw	r30, r28
    1c06:	ee 0f       	add	r30, r30
    1c08:	ff 1f       	adc	r31, r31
    1c0a:	ee 0f       	add	r30, r30
    1c0c:	ff 1f       	adc	r31, r31
    1c0e:	ee 0f       	add	r30, r30
    1c10:	ff 1f       	adc	r31, r31
    1c12:	ec 57       	subi	r30, 0x7C	; 124
    1c14:	fd 4d       	sbci	r31, 0xDD	; 221
    1c16:	a6 84       	ldd	r10, Z+14	; 0x0e
    1c18:	b7 84       	ldd	r11, Z+15	; 0x0f
    1c1a:	d8 01       	movw	r26, r16
    1c1c:	8c 91       	ld	r24, X
    1c1e:	82 ff       	sbrs	r24, 2
    1c20:	1b c0       	rjmp	.+54     	; 0x1c58 <udd_ep_trans_complet+0x1a8>
    1c22:	11 96       	adiw	r26, 0x01	; 1
    1c24:	ed 91       	ld	r30, X+
    1c26:	fc 91       	ld	r31, X
    1c28:	12 97       	sbiw	r26, 0x02	; 2
    1c2a:	15 96       	adiw	r26, 0x05	; 5
    1c2c:	2d 91       	ld	r18, X+
    1c2e:	3c 91       	ld	r19, X
    1c30:	16 97       	sbiw	r26, 0x06	; 6
    1c32:	13 96       	adiw	r26, 0x03	; 3
    1c34:	8d 91       	ld	r24, X+
    1c36:	9c 91       	ld	r25, X
    1c38:	14 97       	sbiw	r26, 0x04	; 4
    1c3a:	b4 01       	movw	r22, r8
    1c3c:	0e 94 af 1e 	call	0x3d5e	; 0x3d5e <__udivmodhi4>
    1c40:	b0 e4       	ldi	r27, 0x40	; 64
    1c42:	db 9e       	mul	r13, r27
    1c44:	b0 01       	movw	r22, r0
    1c46:	11 24       	eor	r1, r1
    1c48:	68 5a       	subi	r22, 0xA8	; 168
    1c4a:	7e 4d       	sbci	r23, 0xDE	; 222
    1c4c:	ac 01       	movw	r20, r24
    1c4e:	cf 01       	movw	r24, r30
    1c50:	82 0f       	add	r24, r18
    1c52:	93 1f       	adc	r25, r19
    1c54:	0e 94 fc 1e 	call	0x3df8	; 0x3df8 <memcpy>
    1c58:	f8 01       	movw	r30, r16
    1c5a:	25 81       	ldd	r18, Z+5	; 0x05
    1c5c:	36 81       	ldd	r19, Z+6	; 0x06
    1c5e:	2a 0d       	add	r18, r10
    1c60:	3b 1d       	adc	r19, r11
    1c62:	25 83       	std	Z+5, r18	; 0x05
    1c64:	36 83       	std	Z+6, r19	; 0x06
    1c66:	83 81       	ldd	r24, Z+3	; 0x03
    1c68:	94 81       	ldd	r25, Z+4	; 0x04
    1c6a:	82 17       	cp	r24, r18
    1c6c:	93 07       	cpc	r25, r19
    1c6e:	68 f4       	brcc	.+26     	; 0x1c8a <udd_ep_trans_complet+0x1da>
    1c70:	85 83       	std	Z+5, r24	; 0x05
    1c72:	96 83       	std	Z+6, r25	; 0x06
    1c74:	cc 0f       	add	r28, r28
    1c76:	dd 1f       	adc	r29, r29
    1c78:	cc 0f       	add	r28, r28
    1c7a:	dd 1f       	adc	r29, r29
    1c7c:	cc 0f       	add	r28, r28
    1c7e:	dd 1f       	adc	r29, r29
    1c80:	cc 57       	subi	r28, 0x7C	; 124
    1c82:	dd 4d       	sbci	r29, 0xDD	; 221
    1c84:	8a 89       	ldd	r24, Y+18	; 0x12
    1c86:	9b 89       	ldd	r25, Y+19	; 0x13
    1c88:	78 c0       	rjmp	.+240    	; 0x1d7a <udd_ep_trans_complet+0x2ca>
    1c8a:	fe 01       	movw	r30, r28
    1c8c:	ee 0f       	add	r30, r30
    1c8e:	ff 1f       	adc	r31, r31
    1c90:	ee 0f       	add	r30, r30
    1c92:	ff 1f       	adc	r31, r31
    1c94:	ee 0f       	add	r30, r30
    1c96:	ff 1f       	adc	r31, r31
    1c98:	ec 57       	subi	r30, 0x7C	; 124
    1c9a:	fd 4d       	sbci	r31, 0xDD	; 221
    1c9c:	42 89       	ldd	r20, Z+18	; 0x12
    1c9e:	53 89       	ldd	r21, Z+19	; 0x13
    1ca0:	a4 16       	cp	r10, r20
    1ca2:	b5 06       	cpc	r11, r21
    1ca4:	09 f0       	breq	.+2      	; 0x1ca8 <udd_ep_trans_complet+0x1f8>
    1ca6:	69 c0       	rjmp	.+210    	; 0x1d7a <udd_ep_trans_complet+0x2ca>
    1ca8:	28 17       	cp	r18, r24
    1caa:	39 07       	cpc	r19, r25
    1cac:	09 f4       	brne	.+2      	; 0x1cb0 <udd_ep_trans_complet+0x200>
    1cae:	65 c0       	rjmp	.+202    	; 0x1d7a <udd_ep_trans_complet+0x2ca>
    1cb0:	ac 01       	movw	r20, r24
    1cb2:	42 1b       	sub	r20, r18
    1cb4:	53 0b       	sbc	r21, r19
    1cb6:	9a 01       	movw	r18, r20
    1cb8:	21 15       	cp	r18, r1
    1cba:	54 e0       	ldi	r21, 0x04	; 4
    1cbc:	35 07       	cpc	r19, r21
    1cbe:	48 f0       	brcs	.+18     	; 0x1cd2 <udd_ep_trans_complet+0x222>
    1cc0:	2f ef       	ldi	r18, 0xFF	; 255
    1cc2:	33 e0       	ldi	r19, 0x03	; 3
    1cc4:	c9 01       	movw	r24, r18
    1cc6:	b4 01       	movw	r22, r8
    1cc8:	0e 94 af 1e 	call	0x3d5e	; 0x3d5e <__udivmodhi4>
    1ccc:	28 1b       	sub	r18, r24
    1cce:	39 0b       	sbc	r19, r25
    1cd0:	06 c0       	rjmp	.+12     	; 0x1cde <udd_ep_trans_complet+0x22e>
    1cd2:	c9 01       	movw	r24, r18
    1cd4:	b4 01       	movw	r22, r8
    1cd6:	0e 94 af 1e 	call	0x3d5e	; 0x3d5e <__udivmodhi4>
    1cda:	28 1b       	sub	r18, r24
    1cdc:	39 0b       	sbc	r19, r25
    1cde:	fe 01       	movw	r30, r28
    1ce0:	ee 0f       	add	r30, r30
    1ce2:	ff 1f       	adc	r31, r31
    1ce4:	ee 0f       	add	r30, r30
    1ce6:	ff 1f       	adc	r31, r31
    1ce8:	ee 0f       	add	r30, r30
    1cea:	ff 1f       	adc	r31, r31
    1cec:	ec 57       	subi	r30, 0x7C	; 124
    1cee:	fd 4d       	sbci	r31, 0xDD	; 221
    1cf0:	16 86       	std	Z+14, r1	; 0x0e
    1cf2:	17 86       	std	Z+15, r1	; 0x0f
    1cf4:	28 15       	cp	r18, r8
    1cf6:	39 05       	cpc	r19, r9
    1cf8:	00 f5       	brcc	.+64     	; 0x1d3a <udd_ep_trans_complet+0x28a>
    1cfa:	d8 01       	movw	r26, r16
    1cfc:	8c 91       	ld	r24, X
    1cfe:	84 60       	ori	r24, 0x04	; 4
    1d00:	8c 93       	st	X, r24
    1d02:	b0 e4       	ldi	r27, 0x40	; 64
    1d04:	db 9e       	mul	r13, r27
    1d06:	c0 01       	movw	r24, r0
    1d08:	11 24       	eor	r1, r1
    1d0a:	88 5a       	subi	r24, 0xA8	; 168
    1d0c:	9e 4d       	sbci	r25, 0xDE	; 222
    1d0e:	fe 01       	movw	r30, r28
    1d10:	ee 0f       	add	r30, r30
    1d12:	ff 1f       	adc	r31, r31
    1d14:	ee 0f       	add	r30, r30
    1d16:	ff 1f       	adc	r31, r31
    1d18:	ee 0f       	add	r30, r30
    1d1a:	ff 1f       	adc	r31, r31
    1d1c:	ec 56       	subi	r30, 0x6C	; 108
    1d1e:	fd 4d       	sbci	r31, 0xDD	; 221
    1d20:	80 83       	st	Z, r24
    1d22:	91 83       	std	Z+1, r25	; 0x01
    1d24:	cc 0f       	add	r28, r28
    1d26:	dd 1f       	adc	r29, r29
    1d28:	cc 0f       	add	r28, r28
    1d2a:	dd 1f       	adc	r29, r29
    1d2c:	cc 0f       	add	r28, r28
    1d2e:	dd 1f       	adc	r29, r29
    1d30:	cc 57       	subi	r28, 0x7C	; 124
    1d32:	dd 4d       	sbci	r29, 0xDD	; 221
    1d34:	8a 8a       	std	Y+18, r8	; 0x12
    1d36:	9b 8a       	std	Y+19, r9	; 0x13
    1d38:	1c c0       	rjmp	.+56     	; 0x1d72 <udd_ep_trans_complet+0x2c2>
    1d3a:	f8 01       	movw	r30, r16
    1d3c:	41 81       	ldd	r20, Z+1	; 0x01
    1d3e:	52 81       	ldd	r21, Z+2	; 0x02
    1d40:	85 81       	ldd	r24, Z+5	; 0x05
    1d42:	96 81       	ldd	r25, Z+6	; 0x06
    1d44:	84 0f       	add	r24, r20
    1d46:	95 1f       	adc	r25, r21
    1d48:	fe 01       	movw	r30, r28
    1d4a:	ee 0f       	add	r30, r30
    1d4c:	ff 1f       	adc	r31, r31
    1d4e:	ee 0f       	add	r30, r30
    1d50:	ff 1f       	adc	r31, r31
    1d52:	ee 0f       	add	r30, r30
    1d54:	ff 1f       	adc	r31, r31
    1d56:	ec 56       	subi	r30, 0x6C	; 108
    1d58:	fd 4d       	sbci	r31, 0xDD	; 221
    1d5a:	80 83       	st	Z, r24
    1d5c:	91 83       	std	Z+1, r25	; 0x01
    1d5e:	cc 0f       	add	r28, r28
    1d60:	dd 1f       	adc	r29, r29
    1d62:	cc 0f       	add	r28, r28
    1d64:	dd 1f       	adc	r29, r29
    1d66:	cc 0f       	add	r28, r28
    1d68:	dd 1f       	adc	r29, r29
    1d6a:	cc 57       	subi	r28, 0x7C	; 124
    1d6c:	dd 4d       	sbci	r29, 0xDD	; 221
    1d6e:	2a 8b       	std	Y+18, r18	; 0x12
    1d70:	3b 8b       	std	Y+19, r19	; 0x13
    1d72:	f7 01       	movw	r30, r14
    1d74:	02 e0       	ldi	r16, 0x02	; 2
    1d76:	06 93       	lac	Z, r16
    1d78:	13 c0       	rjmp	.+38     	; 0x1da0 <udd_ep_trans_complet+0x2f0>
    1d7a:	d8 01       	movw	r26, r16
    1d7c:	8c 91       	ld	r24, X
    1d7e:	80 ff       	sbrs	r24, 0
    1d80:	0f c0       	rjmp	.+30     	; 0x1da0 <udd_ep_trans_complet+0x2f0>
    1d82:	8e 7f       	andi	r24, 0xFE	; 254
    1d84:	8c 93       	st	X, r24
    1d86:	17 96       	adiw	r26, 0x07	; 7
    1d88:	ed 91       	ld	r30, X+
    1d8a:	fc 91       	ld	r31, X
    1d8c:	18 97       	sbiw	r26, 0x08	; 8
    1d8e:	30 97       	sbiw	r30, 0x00	; 0
    1d90:	39 f0       	breq	.+14     	; 0x1da0 <udd_ep_trans_complet+0x2f0>
    1d92:	15 96       	adiw	r26, 0x05	; 5
    1d94:	6d 91       	ld	r22, X+
    1d96:	7c 91       	ld	r23, X
    1d98:	16 97       	sbiw	r26, 0x06	; 6
    1d9a:	4d 2d       	mov	r20, r13
    1d9c:	80 e0       	ldi	r24, 0x00	; 0
    1d9e:	19 95       	eicall
    1da0:	df 91       	pop	r29
    1da2:	cf 91       	pop	r28
    1da4:	1f 91       	pop	r17
    1da6:	0f 91       	pop	r16
    1da8:	ff 90       	pop	r15
    1daa:	ef 90       	pop	r14
    1dac:	df 90       	pop	r13
    1dae:	bf 90       	pop	r11
    1db0:	af 90       	pop	r10
    1db2:	9f 90       	pop	r9
    1db4:	8f 90       	pop	r8
    1db6:	08 95       	ret

00001db8 <udd_attach>:
    1db8:	1f 93       	push	r17
    1dba:	cf 93       	push	r28
    1dbc:	df 93       	push	r29
    1dbe:	1f 92       	push	r1
    1dc0:	cd b7       	in	r28, 0x3d	; 61
    1dc2:	de b7       	in	r29, 0x3e	; 62
    1dc4:	8f b7       	in	r24, 0x3f	; 63
    1dc6:	89 83       	std	Y+1, r24	; 0x01
    1dc8:	f8 94       	cli
    1dca:	19 81       	ldd	r17, Y+1	; 0x01
    1dcc:	81 e0       	ldi	r24, 0x01	; 1
    1dce:	cd dc       	rcall	.-1638   	; 0x176a <udd_sleep_mode>
    1dd0:	ea ec       	ldi	r30, 0xCA	; 202
    1dd2:	f4 e0       	ldi	r31, 0x04	; 4
    1dd4:	80 e4       	ldi	r24, 0x40	; 64
    1dd6:	80 83       	st	Z, r24
    1dd8:	80 e2       	ldi	r24, 0x20	; 32
    1dda:	80 83       	st	Z, r24
    1ddc:	e1 ec       	ldi	r30, 0xC1	; 193
    1dde:	f4 e0       	ldi	r31, 0x04	; 4
    1de0:	80 81       	ld	r24, Z
    1de2:	81 60       	ori	r24, 0x01	; 1
    1de4:	80 83       	st	Z, r24
    1de6:	a9 ec       	ldi	r26, 0xC9	; 201
    1de8:	b4 e0       	ldi	r27, 0x04	; 4
    1dea:	8c 91       	ld	r24, X
    1dec:	82 60       	ori	r24, 0x02	; 2
    1dee:	8c 93       	st	X, r24
    1df0:	e8 ec       	ldi	r30, 0xC8	; 200
    1df2:	f4 e0       	ldi	r31, 0x04	; 4
    1df4:	80 81       	ld	r24, Z
    1df6:	80 64       	ori	r24, 0x40	; 64
    1df8:	80 83       	st	Z, r24
    1dfa:	8c 91       	ld	r24, X
    1dfc:	81 60       	ori	r24, 0x01	; 1
    1dfe:	8c 93       	st	X, r24
    1e00:	80 81       	ld	r24, Z
    1e02:	80 68       	ori	r24, 0x80	; 128
    1e04:	80 83       	st	Z, r24
    1e06:	1f bf       	out	0x3f, r17	; 63
    1e08:	0f 90       	pop	r0
    1e0a:	df 91       	pop	r29
    1e0c:	cf 91       	pop	r28
    1e0e:	1f 91       	pop	r17
    1e10:	08 95       	ret

00001e12 <udd_enable>:
    1e12:	0f 93       	push	r16
    1e14:	1f 93       	push	r17
    1e16:	cf 93       	push	r28
    1e18:	df 93       	push	r29
    1e1a:	1f 92       	push	r1
    1e1c:	1f 92       	push	r1
    1e1e:	cd b7       	in	r28, 0x3d	; 61
    1e20:	de b7       	in	r29, 0x3e	; 62
    1e22:	00 e6       	ldi	r16, 0x60	; 96
    1e24:	10 e0       	ldi	r17, 0x00	; 0
    1e26:	f8 01       	movw	r30, r16
    1e28:	10 82       	st	Z, r1
    1e2a:	80 e3       	ldi	r24, 0x30	; 48
    1e2c:	0e 94 0f 18 	call	0x301e	; 0x301e <sysclk_enable_usb>
    1e30:	e0 ec       	ldi	r30, 0xC0	; 192
    1e32:	f4 e0       	ldi	r31, 0x04	; 4
    1e34:	80 81       	ld	r24, Z
    1e36:	80 64       	ori	r24, 0x40	; 64
    1e38:	80 83       	st	Z, r24
    1e3a:	81 e0       	ldi	r24, 0x01	; 1
    1e3c:	f8 01       	movw	r30, r16
    1e3e:	80 83       	st	Z, r24
    1e40:	8f b7       	in	r24, 0x3f	; 63
    1e42:	8a 83       	std	Y+2, r24	; 0x02
    1e44:	f8 94       	cli
    1e46:	1a 81       	ldd	r17, Y+2	; 0x02
    1e48:	e4 e8       	ldi	r30, 0x84	; 132
    1e4a:	f2 e2       	ldi	r31, 0x22	; 34
    1e4c:	15 86       	std	Z+13, r1	; 0x0d
    1e4e:	15 8a       	std	Z+21, r1	; 0x15
    1e50:	15 8e       	std	Z+29, r1	; 0x1d
    1e52:	15 a2       	std	Z+37, r1	; 0x25
    1e54:	15 a6       	std	Z+45, r1	; 0x2d
    1e56:	15 aa       	std	Z+53, r1	; 0x35
    1e58:	e8 e1       	ldi	r30, 0x18	; 24
    1e5a:	f2 e2       	ldi	r31, 0x22	; 34
    1e5c:	80 81       	ld	r24, Z
    1e5e:	8e 7f       	andi	r24, 0xFE	; 254
    1e60:	80 83       	st	Z, r24
    1e62:	e1 e2       	ldi	r30, 0x21	; 33
    1e64:	f2 e2       	ldi	r31, 0x22	; 34
    1e66:	80 81       	ld	r24, Z
    1e68:	8e 7f       	andi	r24, 0xFE	; 254
    1e6a:	80 83       	st	Z, r24
    1e6c:	ea e2       	ldi	r30, 0x2A	; 42
    1e6e:	f2 e2       	ldi	r31, 0x22	; 34
    1e70:	80 81       	ld	r24, Z
    1e72:	8e 7f       	andi	r24, 0xFE	; 254
    1e74:	80 83       	st	Z, r24
    1e76:	e3 e3       	ldi	r30, 0x33	; 51
    1e78:	f2 e2       	ldi	r31, 0x22	; 34
    1e7a:	80 81       	ld	r24, Z
    1e7c:	8e 7f       	andi	r24, 0xFE	; 254
    1e7e:	80 83       	st	Z, r24
    1e80:	6a e1       	ldi	r22, 0x1A	; 26
    1e82:	70 e0       	ldi	r23, 0x00	; 0
    1e84:	82 e0       	ldi	r24, 0x02	; 2
    1e86:	0e 94 9f 1e 	call	0x3d3e	; 0x3d3e <nvm_read_byte>
    1e8a:	8f 3f       	cpi	r24, 0xFF	; 255
    1e8c:	19 f0       	breq	.+6      	; 0x1e94 <udd_enable+0x82>
    1e8e:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7004fa>
    1e92:	03 c0       	rjmp	.+6      	; 0x1e9a <udd_enable+0x88>
    1e94:	8f e1       	ldi	r24, 0x1F	; 31
    1e96:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7004fa>
    1e9a:	6b e1       	ldi	r22, 0x1B	; 27
    1e9c:	70 e0       	ldi	r23, 0x00	; 0
    1e9e:	82 e0       	ldi	r24, 0x02	; 2
    1ea0:	0e 94 9f 1e 	call	0x3d3e	; 0x3d3e <nvm_read_byte>
    1ea4:	8f 3f       	cpi	r24, 0xFF	; 255
    1ea6:	19 f0       	breq	.+6      	; 0x1eae <udd_enable+0x9c>
    1ea8:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7004fb>
    1eac:	03 c0       	rjmp	.+6      	; 0x1eb4 <udd_enable+0xa2>
    1eae:	8f e1       	ldi	r24, 0x1F	; 31
    1eb0:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7004fb>
    1eb4:	e0 ec       	ldi	r30, 0xC0	; 192
    1eb6:	f4 e0       	ldi	r31, 0x04	; 4
    1eb8:	80 81       	ld	r24, Z
    1eba:	82 60       	ori	r24, 0x02	; 2
    1ebc:	80 83       	st	Z, r24
    1ebe:	80 81       	ld	r24, Z
    1ec0:	80 68       	ori	r24, 0x80	; 128
    1ec2:	80 83       	st	Z, r24
    1ec4:	80 81       	ld	r24, Z
    1ec6:	80 61       	ori	r24, 0x10	; 16
    1ec8:	80 83       	st	Z, r24
    1eca:	80 e9       	ldi	r24, 0x90	; 144
    1ecc:	92 e2       	ldi	r25, 0x22	; 34
    1ece:	86 83       	std	Z+6, r24	; 0x06
    1ed0:	97 83       	std	Z+7, r25	; 0x07
    1ed2:	80 81       	ld	r24, Z
    1ed4:	80 62       	ori	r24, 0x20	; 32
    1ed6:	80 83       	st	Z, r24
    1ed8:	8f ef       	ldi	r24, 0xFF	; 255
    1eda:	80 93 c5 04 	sts	0x04C5, r24	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7004c5>
    1ede:	e8 ec       	ldi	r30, 0xC8	; 200
    1ee0:	f4 e0       	ldi	r31, 0x04	; 4
    1ee2:	80 81       	ld	r24, Z
    1ee4:	81 60       	ori	r24, 0x01	; 1
    1ee6:	80 83       	st	Z, r24
    1ee8:	10 92 c4 22 	sts	0x22C4, r1	; 0x8022c4 <udd_b_idle>
    1eec:	80 91 19 24 	lds	r24, 0x2419	; 0x802419 <sleepmgr_locks+0x5>
    1ef0:	8f 3f       	cpi	r24, 0xFF	; 255
    1ef2:	09 f4       	brne	.+2      	; 0x1ef6 <udd_enable+0xe4>
    1ef4:	ff cf       	rjmp	.-2      	; 0x1ef4 <udd_enable+0xe2>
    1ef6:	8f b7       	in	r24, 0x3f	; 63
    1ef8:	89 83       	std	Y+1, r24	; 0x01
    1efa:	f8 94       	cli
    1efc:	99 81       	ldd	r25, Y+1	; 0x01
    1efe:	e4 e1       	ldi	r30, 0x14	; 20
    1f00:	f4 e2       	ldi	r31, 0x24	; 36
    1f02:	85 81       	ldd	r24, Z+5	; 0x05
    1f04:	8f 5f       	subi	r24, 0xFF	; 255
    1f06:	85 83       	std	Z+5, r24	; 0x05
    1f08:	9f bf       	out	0x3f, r25	; 63
    1f0a:	56 df       	rcall	.-340    	; 0x1db8 <udd_attach>
    1f0c:	1f bf       	out	0x3f, r17	; 63
    1f0e:	0f 90       	pop	r0
    1f10:	0f 90       	pop	r0
    1f12:	df 91       	pop	r29
    1f14:	cf 91       	pop	r28
    1f16:	1f 91       	pop	r17
    1f18:	0f 91       	pop	r16
    1f1a:	08 95       	ret

00001f1c <udd_is_high_speed>:
    1f1c:	80 e0       	ldi	r24, 0x00	; 0
    1f1e:	08 95       	ret

00001f20 <udd_set_address>:
    1f20:	80 93 c3 04 	sts	0x04C3, r24	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
    1f24:	08 95       	ret

00001f26 <udd_getaddress>:
    1f26:	80 91 c3 04 	lds	r24, 0x04C3	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
    1f2a:	08 95       	ret

00001f2c <udd_get_frame_number>:
    1f2c:	80 91 c0 22 	lds	r24, 0x22C0	; 0x8022c0 <udd_sram+0x3c>
    1f30:	90 91 c1 22 	lds	r25, 0x22C1	; 0x8022c1 <udd_sram+0x3d>
    1f34:	08 95       	ret

00001f36 <udd_get_micro_frame_number>:
    1f36:	80 e0       	ldi	r24, 0x00	; 0
    1f38:	90 e0       	ldi	r25, 0x00	; 0
    1f3a:	08 95       	ret

00001f3c <udd_set_setup_payload>:
    1f3c:	e4 e0       	ldi	r30, 0x04	; 4
    1f3e:	f4 e2       	ldi	r31, 0x24	; 36
    1f40:	80 87       	std	Z+8, r24	; 0x08
    1f42:	91 87       	std	Z+9, r25	; 0x09
    1f44:	62 87       	std	Z+10, r22	; 0x0a
    1f46:	73 87       	std	Z+11, r23	; 0x0b
    1f48:	08 95       	ret

00001f4a <udd_ep_alloc>:
    1f4a:	28 2f       	mov	r18, r24
    1f4c:	2f 70       	andi	r18, 0x0F	; 15
    1f4e:	30 e0       	ldi	r19, 0x00	; 0
    1f50:	22 0f       	add	r18, r18
    1f52:	33 1f       	adc	r19, r19
    1f54:	08 2e       	mov	r0, r24
    1f56:	00 0c       	add	r0, r0
    1f58:	99 0b       	sbc	r25, r25
    1f5a:	88 27       	eor	r24, r24
    1f5c:	99 0f       	add	r25, r25
    1f5e:	88 1f       	adc	r24, r24
    1f60:	99 27       	eor	r25, r25
    1f62:	82 0f       	add	r24, r18
    1f64:	93 1f       	adc	r25, r19
    1f66:	fc 01       	movw	r30, r24
    1f68:	ee 0f       	add	r30, r30
    1f6a:	ff 1f       	adc	r31, r31
    1f6c:	ee 0f       	add	r30, r30
    1f6e:	ff 1f       	adc	r31, r31
    1f70:	ee 0f       	add	r30, r30
    1f72:	ff 1f       	adc	r31, r31
    1f74:	ec 57       	subi	r30, 0x7C	; 124
    1f76:	fd 4d       	sbci	r31, 0xDD	; 221
    1f78:	25 85       	ldd	r18, Z+13	; 0x0d
    1f7a:	20 7c       	andi	r18, 0xC0	; 192
    1f7c:	09 f0       	breq	.+2      	; 0x1f80 <udd_ep_alloc+0x36>
    1f7e:	69 c0       	rjmp	.+210    	; 0x2052 <udd_ep_alloc+0x108>
    1f80:	63 70       	andi	r22, 0x03	; 3
    1f82:	61 30       	cpi	r22, 0x01	; 1
    1f84:	11 f0       	breq	.+4      	; 0x1f8a <udd_ep_alloc+0x40>
    1f86:	18 f4       	brcc	.+6      	; 0x1f8e <udd_ep_alloc+0x44>
    1f88:	04 c0       	rjmp	.+8      	; 0x1f92 <udd_ep_alloc+0x48>
    1f8a:	60 ec       	ldi	r22, 0xC0	; 192
    1f8c:	03 c0       	rjmp	.+6      	; 0x1f94 <udd_ep_alloc+0x4a>
    1f8e:	60 e8       	ldi	r22, 0x80	; 128
    1f90:	01 c0       	rjmp	.+2      	; 0x1f94 <udd_ep_alloc+0x4a>
    1f92:	60 e4       	ldi	r22, 0x40	; 64
    1f94:	40 38       	cpi	r20, 0x80	; 128
    1f96:	51 05       	cpc	r21, r1
    1f98:	e9 f0       	breq	.+58     	; 0x1fd4 <udd_ep_alloc+0x8a>
    1f9a:	50 f4       	brcc	.+20     	; 0x1fb0 <udd_ep_alloc+0x66>
    1f9c:	40 32       	cpi	r20, 0x20	; 32
    1f9e:	51 05       	cpc	r21, r1
    1fa0:	a9 f0       	breq	.+42     	; 0x1fcc <udd_ep_alloc+0x82>
    1fa2:	40 34       	cpi	r20, 0x40	; 64
    1fa4:	51 05       	cpc	r21, r1
    1fa6:	a1 f0       	breq	.+40     	; 0x1fd0 <udd_ep_alloc+0x86>
    1fa8:	40 31       	cpi	r20, 0x10	; 16
    1faa:	51 05       	cpc	r21, r1
    1fac:	d9 f4       	brne	.+54     	; 0x1fe4 <udd_ep_alloc+0x9a>
    1fae:	0c c0       	rjmp	.+24     	; 0x1fc8 <udd_ep_alloc+0x7e>
    1fb0:	41 15       	cp	r20, r1
    1fb2:	22 e0       	ldi	r18, 0x02	; 2
    1fb4:	52 07       	cpc	r21, r18
    1fb6:	91 f0       	breq	.+36     	; 0x1fdc <udd_ep_alloc+0x92>
    1fb8:	4f 3f       	cpi	r20, 0xFF	; 255
    1fba:	23 e0       	ldi	r18, 0x03	; 3
    1fbc:	52 07       	cpc	r21, r18
    1fbe:	81 f0       	breq	.+32     	; 0x1fe0 <udd_ep_alloc+0x96>
    1fc0:	41 15       	cp	r20, r1
    1fc2:	51 40       	sbci	r21, 0x01	; 1
    1fc4:	79 f4       	brne	.+30     	; 0x1fe4 <udd_ep_alloc+0x9a>
    1fc6:	08 c0       	rjmp	.+16     	; 0x1fd8 <udd_ep_alloc+0x8e>
    1fc8:	21 e0       	ldi	r18, 0x01	; 1
    1fca:	0d c0       	rjmp	.+26     	; 0x1fe6 <udd_ep_alloc+0x9c>
    1fcc:	22 e0       	ldi	r18, 0x02	; 2
    1fce:	0b c0       	rjmp	.+22     	; 0x1fe6 <udd_ep_alloc+0x9c>
    1fd0:	23 e0       	ldi	r18, 0x03	; 3
    1fd2:	09 c0       	rjmp	.+18     	; 0x1fe6 <udd_ep_alloc+0x9c>
    1fd4:	24 e0       	ldi	r18, 0x04	; 4
    1fd6:	07 c0       	rjmp	.+14     	; 0x1fe6 <udd_ep_alloc+0x9c>
    1fd8:	25 e0       	ldi	r18, 0x05	; 5
    1fda:	05 c0       	rjmp	.+10     	; 0x1fe6 <udd_ep_alloc+0x9c>
    1fdc:	26 e0       	ldi	r18, 0x06	; 6
    1fde:	03 c0       	rjmp	.+6      	; 0x1fe6 <udd_ep_alloc+0x9c>
    1fe0:	27 e0       	ldi	r18, 0x07	; 7
    1fe2:	01 c0       	rjmp	.+2      	; 0x1fe6 <udd_ep_alloc+0x9c>
    1fe4:	20 e0       	ldi	r18, 0x00	; 0
    1fe6:	fc 01       	movw	r30, r24
    1fe8:	ee 0f       	add	r30, r30
    1fea:	ff 1f       	adc	r31, r31
    1fec:	ee 0f       	add	r30, r30
    1fee:	ff 1f       	adc	r31, r31
    1ff0:	ee 0f       	add	r30, r30
    1ff2:	ff 1f       	adc	r31, r31
    1ff4:	ec 57       	subi	r30, 0x7C	; 124
    1ff6:	fd 4d       	sbci	r31, 0xDD	; 221
    1ff8:	15 86       	std	Z+13, r1	; 0x0d
    1ffa:	36 e0       	ldi	r19, 0x06	; 6
    1ffc:	34 87       	std	Z+12, r19	; 0x0c
    1ffe:	26 2b       	or	r18, r22
    2000:	25 87       	std	Z+13, r18	; 0x0d
    2002:	fc 01       	movw	r30, r24
    2004:	ee 0f       	add	r30, r30
    2006:	ff 1f       	adc	r31, r31
    2008:	ee 0f       	add	r30, r30
    200a:	ff 1f       	adc	r31, r31
    200c:	ee 0f       	add	r30, r30
    200e:	ff 1f       	adc	r31, r31
    2010:	ec 57       	subi	r30, 0x7C	; 124
    2012:	fd 4d       	sbci	r31, 0xDD	; 221
    2014:	25 85       	ldd	r18, Z+13	; 0x0d
    2016:	20 7c       	andi	r18, 0xC0	; 192
    2018:	20 3c       	cpi	r18, 0xC0	; 192
    201a:	69 f4       	brne	.+26     	; 0x2036 <udd_ep_alloc+0xec>
    201c:	fc 01       	movw	r30, r24
    201e:	ee 0f       	add	r30, r30
    2020:	ff 1f       	adc	r31, r31
    2022:	ee 0f       	add	r30, r30
    2024:	ff 1f       	adc	r31, r31
    2026:	ee 0f       	add	r30, r30
    2028:	ff 1f       	adc	r31, r31
    202a:	ec 57       	subi	r30, 0x7C	; 124
    202c:	fd 4d       	sbci	r31, 0xDD	; 221
    202e:	25 85       	ldd	r18, Z+13	; 0x0d
    2030:	27 70       	andi	r18, 0x07	; 7
    2032:	27 30       	cpi	r18, 0x07	; 7
    2034:	81 f0       	breq	.+32     	; 0x2056 <udd_ep_alloc+0x10c>
    2036:	88 0f       	add	r24, r24
    2038:	99 1f       	adc	r25, r25
    203a:	88 0f       	add	r24, r24
    203c:	99 1f       	adc	r25, r25
    203e:	88 0f       	add	r24, r24
    2040:	99 1f       	adc	r25, r25
    2042:	fc 01       	movw	r30, r24
    2044:	ec 57       	subi	r30, 0x7C	; 124
    2046:	fd 4d       	sbci	r31, 0xDD	; 221
    2048:	85 85       	ldd	r24, Z+13	; 0x0d
    204a:	80 62       	ori	r24, 0x20	; 32
    204c:	85 87       	std	Z+13, r24	; 0x0d
    204e:	81 e0       	ldi	r24, 0x01	; 1
    2050:	08 95       	ret
    2052:	80 e0       	ldi	r24, 0x00	; 0
    2054:	08 95       	ret
    2056:	81 e0       	ldi	r24, 0x01	; 1
    2058:	08 95       	ret

0000205a <udd_ep_is_halted>:
    205a:	e8 2f       	mov	r30, r24
    205c:	ef 70       	andi	r30, 0x0F	; 15
    205e:	f0 e0       	ldi	r31, 0x00	; 0
    2060:	ee 0f       	add	r30, r30
    2062:	ff 1f       	adc	r31, r31
    2064:	08 2e       	mov	r0, r24
    2066:	00 0c       	add	r0, r0
    2068:	99 0b       	sbc	r25, r25
    206a:	88 27       	eor	r24, r24
    206c:	99 0f       	add	r25, r25
    206e:	88 1f       	adc	r24, r24
    2070:	99 27       	eor	r25, r25
    2072:	e8 0f       	add	r30, r24
    2074:	f9 1f       	adc	r31, r25
    2076:	ee 0f       	add	r30, r30
    2078:	ff 1f       	adc	r31, r31
    207a:	ee 0f       	add	r30, r30
    207c:	ff 1f       	adc	r31, r31
    207e:	ee 0f       	add	r30, r30
    2080:	ff 1f       	adc	r31, r31
    2082:	ec 57       	subi	r30, 0x7C	; 124
    2084:	fd 4d       	sbci	r31, 0xDD	; 221
    2086:	85 85       	ldd	r24, Z+13	; 0x0d
    2088:	82 fb       	bst	r24, 2
    208a:	88 27       	eor	r24, r24
    208c:	80 f9       	bld	r24, 0
    208e:	08 95       	ret

00002090 <udd_ep_clear_halt>:
    2090:	0f 93       	push	r16
    2092:	28 2f       	mov	r18, r24
    2094:	2f 70       	andi	r18, 0x0F	; 15
    2096:	30 e0       	ldi	r19, 0x00	; 0
    2098:	a9 01       	movw	r20, r18
    209a:	44 0f       	add	r20, r20
    209c:	55 1f       	adc	r21, r21
    209e:	28 2f       	mov	r18, r24
    20a0:	08 2e       	mov	r0, r24
    20a2:	00 0c       	add	r0, r0
    20a4:	33 0b       	sbc	r19, r19
    20a6:	22 27       	eor	r18, r18
    20a8:	33 0f       	add	r19, r19
    20aa:	22 1f       	adc	r18, r18
    20ac:	33 27       	eor	r19, r19
    20ae:	24 0f       	add	r18, r20
    20b0:	35 1f       	adc	r19, r21
    20b2:	a9 01       	movw	r20, r18
    20b4:	44 0f       	add	r20, r20
    20b6:	55 1f       	adc	r21, r21
    20b8:	44 0f       	add	r20, r20
    20ba:	55 1f       	adc	r21, r21
    20bc:	44 0f       	add	r20, r20
    20be:	55 1f       	adc	r21, r21
    20c0:	fa 01       	movw	r30, r20
    20c2:	e0 57       	subi	r30, 0x70	; 112
    20c4:	fd 4d       	sbci	r31, 0xDD	; 221
    20c6:	01 e0       	ldi	r16, 0x01	; 1
    20c8:	06 93       	lac	Z, r16
    20ca:	fa 01       	movw	r30, r20
    20cc:	ec 57       	subi	r30, 0x7C	; 124
    20ce:	fd 4d       	sbci	r31, 0xDD	; 221
    20d0:	95 85       	ldd	r25, Z+13	; 0x0d
    20d2:	92 ff       	sbrs	r25, 2
    20d4:	11 c0       	rjmp	.+34     	; 0x20f8 <udd_ep_clear_halt+0x68>
    20d6:	fa 01       	movw	r30, r20
    20d8:	ec 57       	subi	r30, 0x7C	; 124
    20da:	fd 4d       	sbci	r31, 0xDD	; 221
    20dc:	95 85       	ldd	r25, Z+13	; 0x0d
    20de:	9b 7f       	andi	r25, 0xFB	; 251
    20e0:	95 87       	std	Z+13, r25	; 0x0d
    20e2:	59 dc       	rcall	.-1870   	; 0x1996 <udd_ep_get_job>
    20e4:	fc 01       	movw	r30, r24
    20e6:	80 81       	ld	r24, Z
    20e8:	80 ff       	sbrs	r24, 0
    20ea:	06 c0       	rjmp	.+12     	; 0x20f8 <udd_ep_clear_halt+0x68>
    20ec:	8e 7f       	andi	r24, 0xFE	; 254
    20ee:	80 83       	st	Z, r24
    20f0:	07 80       	ldd	r0, Z+7	; 0x07
    20f2:	f0 85       	ldd	r31, Z+8	; 0x08
    20f4:	e0 2d       	mov	r30, r0
    20f6:	19 95       	eicall
    20f8:	81 e0       	ldi	r24, 0x01	; 1
    20fa:	0f 91       	pop	r16
    20fc:	08 95       	ret

000020fe <udd_ep_run>:
    20fe:	6f 92       	push	r6
    2100:	7f 92       	push	r7
    2102:	8f 92       	push	r8
    2104:	9f 92       	push	r9
    2106:	af 92       	push	r10
    2108:	bf 92       	push	r11
    210a:	cf 92       	push	r12
    210c:	df 92       	push	r13
    210e:	ef 92       	push	r14
    2110:	ff 92       	push	r15
    2112:	0f 93       	push	r16
    2114:	1f 93       	push	r17
    2116:	cf 93       	push	r28
    2118:	df 93       	push	r29
    211a:	1f 92       	push	r1
    211c:	cd b7       	in	r28, 0x3d	; 61
    211e:	de b7       	in	r29, 0x3e	; 62
    2120:	78 2e       	mov	r7, r24
    2122:	66 2e       	mov	r6, r22
    2124:	4a 01       	movw	r8, r20
    2126:	59 01       	movw	r10, r18
    2128:	36 dc       	rcall	.-1940   	; 0x1996 <udd_ep_get_job>
    212a:	6c 01       	movw	r12, r24
    212c:	27 2d       	mov	r18, r7
    212e:	87 2d       	mov	r24, r7
    2130:	8f 70       	andi	r24, 0x0F	; 15
    2132:	e8 2e       	mov	r14, r24
    2134:	f1 2c       	mov	r15, r1
    2136:	c7 01       	movw	r24, r14
    2138:	88 0f       	add	r24, r24
    213a:	99 1f       	adc	r25, r25
    213c:	e7 2c       	mov	r14, r7
    213e:	07 2c       	mov	r0, r7
    2140:	00 0c       	add	r0, r0
    2142:	ff 08       	sbc	r15, r15
    2144:	ee 24       	eor	r14, r14
    2146:	ff 0c       	add	r15, r15
    2148:	ee 1c       	adc	r14, r14
    214a:	ff 24       	eor	r15, r15
    214c:	e8 0e       	add	r14, r24
    214e:	f9 1e       	adc	r15, r25
    2150:	f7 01       	movw	r30, r14
    2152:	ee 0f       	add	r30, r30
    2154:	ff 1f       	adc	r31, r31
    2156:	ee 0f       	add	r30, r30
    2158:	ff 1f       	adc	r31, r31
    215a:	ee 0f       	add	r30, r30
    215c:	ff 1f       	adc	r31, r31
    215e:	ec 57       	subi	r30, 0x7C	; 124
    2160:	fd 4d       	sbci	r31, 0xDD	; 221
    2162:	85 85       	ldd	r24, Z+13	; 0x0d
    2164:	80 7c       	andi	r24, 0xC0	; 192
    2166:	09 f4       	brne	.+2      	; 0x216a <udd_ep_run+0x6c>
    2168:	82 c0       	rjmp	.+260    	; 0x226e <udd_ep_run+0x170>
    216a:	f7 01       	movw	r30, r14
    216c:	ee 0f       	add	r30, r30
    216e:	ff 1f       	adc	r31, r31
    2170:	ee 0f       	add	r30, r30
    2172:	ff 1f       	adc	r31, r31
    2174:	ee 0f       	add	r30, r30
    2176:	ff 1f       	adc	r31, r31
    2178:	ec 57       	subi	r30, 0x7C	; 124
    217a:	fd 4d       	sbci	r31, 0xDD	; 221
    217c:	85 85       	ldd	r24, Z+13	; 0x0d
    217e:	80 7c       	andi	r24, 0xC0	; 192
    2180:	80 3c       	cpi	r24, 0xC0	; 192
    2182:	61 f0       	breq	.+24     	; 0x219c <udd_ep_run+0x9e>
    2184:	f7 01       	movw	r30, r14
    2186:	ee 0f       	add	r30, r30
    2188:	ff 1f       	adc	r31, r31
    218a:	ee 0f       	add	r30, r30
    218c:	ff 1f       	adc	r31, r31
    218e:	ee 0f       	add	r30, r30
    2190:	ff 1f       	adc	r31, r31
    2192:	ec 57       	subi	r30, 0x7C	; 124
    2194:	fd 4d       	sbci	r31, 0xDD	; 221
    2196:	85 85       	ldd	r24, Z+13	; 0x0d
    2198:	82 fd       	sbrc	r24, 2
    219a:	6b c0       	rjmp	.+214    	; 0x2272 <udd_ep_run+0x174>
    219c:	8f b7       	in	r24, 0x3f	; 63
    219e:	89 83       	std	Y+1, r24	; 0x01
    21a0:	f8 94       	cli
    21a2:	89 81       	ldd	r24, Y+1	; 0x01
    21a4:	f6 01       	movw	r30, r12
    21a6:	90 81       	ld	r25, Z
    21a8:	90 ff       	sbrs	r25, 0
    21aa:	03 c0       	rjmp	.+6      	; 0x21b2 <udd_ep_run+0xb4>
    21ac:	8f bf       	out	0x3f, r24	; 63
    21ae:	80 e0       	ldi	r24, 0x00	; 0
    21b0:	61 c0       	rjmp	.+194    	; 0x2274 <udd_ep_run+0x176>
    21b2:	f6 01       	movw	r30, r12
    21b4:	90 81       	ld	r25, Z
    21b6:	91 60       	ori	r25, 0x01	; 1
    21b8:	90 83       	st	Z, r25
    21ba:	8f bf       	out	0x3f, r24	; 63
    21bc:	81 82       	std	Z+1, r8	; 0x01
    21be:	92 82       	std	Z+2, r9	; 0x02
    21c0:	a3 82       	std	Z+3, r10	; 0x03
    21c2:	b4 82       	std	Z+4, r11	; 0x04
    21c4:	15 82       	std	Z+5, r1	; 0x05
    21c6:	16 82       	std	Z+6, r1	; 0x06
    21c8:	07 83       	std	Z+7, r16	; 0x07
    21ca:	10 87       	std	Z+8, r17	; 0x08
    21cc:	61 10       	cpse	r6, r1
    21ce:	06 c0       	rjmp	.+12     	; 0x21dc <udd_ep_run+0xde>
    21d0:	91 e0       	ldi	r25, 0x01	; 1
    21d2:	a1 14       	cp	r10, r1
    21d4:	b1 04       	cpc	r11, r1
    21d6:	19 f0       	breq	.+6      	; 0x21de <udd_ep_run+0xe0>
    21d8:	90 e0       	ldi	r25, 0x00	; 0
    21da:	01 c0       	rjmp	.+2      	; 0x21de <udd_ep_run+0xe0>
    21dc:	91 e0       	ldi	r25, 0x01	; 1
    21de:	f6 01       	movw	r30, r12
    21e0:	80 81       	ld	r24, Z
    21e2:	90 fb       	bst	r25, 0
    21e4:	81 f9       	bld	r24, 1
    21e6:	8b 7f       	andi	r24, 0xFB	; 251
    21e8:	80 83       	st	Z, r24
    21ea:	22 23       	and	r18, r18
    21ec:	64 f4       	brge	.+24     	; 0x2206 <udd_ep_run+0x108>
    21ee:	f7 01       	movw	r30, r14
    21f0:	ee 0f       	add	r30, r30
    21f2:	ff 1f       	adc	r31, r31
    21f4:	ee 0f       	add	r30, r30
    21f6:	ff 1f       	adc	r31, r31
    21f8:	ee 0f       	add	r30, r30
    21fa:	ff 1f       	adc	r31, r31
    21fc:	ec 57       	subi	r30, 0x7C	; 124
    21fe:	fd 4d       	sbci	r31, 0xDD	; 221
    2200:	12 8a       	std	Z+18, r1	; 0x12
    2202:	13 8a       	std	Z+19, r1	; 0x13
    2204:	30 c0       	rjmp	.+96     	; 0x2266 <udd_ep_run+0x168>
    2206:	f7 01       	movw	r30, r14
    2208:	ee 0f       	add	r30, r30
    220a:	ff 1f       	adc	r31, r31
    220c:	ee 0f       	add	r30, r30
    220e:	ff 1f       	adc	r31, r31
    2210:	ee 0f       	add	r30, r30
    2212:	ff 1f       	adc	r31, r31
    2214:	ec 57       	subi	r30, 0x7C	; 124
    2216:	fd 4d       	sbci	r31, 0xDD	; 221
    2218:	85 85       	ldd	r24, Z+13	; 0x0d
    221a:	80 7c       	andi	r24, 0xC0	; 192
    221c:	80 3c       	cpi	r24, 0xC0	; 192
    221e:	b1 f4       	brne	.+44     	; 0x224c <udd_ep_run+0x14e>
    2220:	c7 01       	movw	r24, r14
    2222:	88 0f       	add	r24, r24
    2224:	99 1f       	adc	r25, r25
    2226:	88 0f       	add	r24, r24
    2228:	99 1f       	adc	r25, r25
    222a:	88 0f       	add	r24, r24
    222c:	99 1f       	adc	r25, r25
    222e:	80 57       	subi	r24, 0x70	; 112
    2230:	9d 4d       	sbci	r25, 0xDD	; 221
    2232:	88 db       	rcall	.-2288   	; 0x1944 <udd_ep_get_size>
    2234:	bc 01       	movw	r22, r24
    2236:	c5 01       	movw	r24, r10
    2238:	0e 94 af 1e 	call	0x3d5e	; 0x3d5e <__udivmodhi4>
    223c:	89 2b       	or	r24, r25
    223e:	31 f0       	breq	.+12     	; 0x224c <udd_ep_run+0x14e>
    2240:	f6 01       	movw	r30, r12
    2242:	80 81       	ld	r24, Z
    2244:	8e 7f       	andi	r24, 0xFE	; 254
    2246:	80 83       	st	Z, r24
    2248:	80 e0       	ldi	r24, 0x00	; 0
    224a:	14 c0       	rjmp	.+40     	; 0x2274 <udd_ep_run+0x176>
    224c:	f7 01       	movw	r30, r14
    224e:	ee 0f       	add	r30, r30
    2250:	ff 1f       	adc	r31, r31
    2252:	ee 0f       	add	r30, r30
    2254:	ff 1f       	adc	r31, r31
    2256:	ee 0f       	add	r30, r30
    2258:	ff 1f       	adc	r31, r31
    225a:	ec 57       	subi	r30, 0x7C	; 124
    225c:	fd 4d       	sbci	r31, 0xDD	; 221
    225e:	16 86       	std	Z+14, r1	; 0x0e
    2260:	17 86       	std	Z+15, r1	; 0x0f
    2262:	12 8a       	std	Z+18, r1	; 0x12
    2264:	13 8a       	std	Z+19, r1	; 0x13
    2266:	87 2d       	mov	r24, r7
    2268:	23 dc       	rcall	.-1978   	; 0x1ab0 <udd_ep_trans_complet>
    226a:	81 e0       	ldi	r24, 0x01	; 1
    226c:	03 c0       	rjmp	.+6      	; 0x2274 <udd_ep_run+0x176>
    226e:	80 e0       	ldi	r24, 0x00	; 0
    2270:	01 c0       	rjmp	.+2      	; 0x2274 <udd_ep_run+0x176>
    2272:	80 e0       	ldi	r24, 0x00	; 0
    2274:	0f 90       	pop	r0
    2276:	df 91       	pop	r29
    2278:	cf 91       	pop	r28
    227a:	1f 91       	pop	r17
    227c:	0f 91       	pop	r16
    227e:	ff 90       	pop	r15
    2280:	ef 90       	pop	r14
    2282:	df 90       	pop	r13
    2284:	cf 90       	pop	r12
    2286:	bf 90       	pop	r11
    2288:	af 90       	pop	r10
    228a:	9f 90       	pop	r9
    228c:	8f 90       	pop	r8
    228e:	7f 90       	pop	r7
    2290:	6f 90       	pop	r6
    2292:	08 95       	ret

00002294 <udd_ep_abort>:
    2294:	ff 92       	push	r15
    2296:	0f 93       	push	r16
    2298:	1f 93       	push	r17
    229a:	cf 93       	push	r28
    229c:	df 93       	push	r29
    229e:	18 2f       	mov	r17, r24
    22a0:	c8 2f       	mov	r28, r24
    22a2:	cf 70       	andi	r28, 0x0F	; 15
    22a4:	d0 e0       	ldi	r29, 0x00	; 0
    22a6:	ce 01       	movw	r24, r28
    22a8:	88 0f       	add	r24, r24
    22aa:	99 1f       	adc	r25, r25
    22ac:	c1 2f       	mov	r28, r17
    22ae:	01 2e       	mov	r0, r17
    22b0:	00 0c       	add	r0, r0
    22b2:	dd 0b       	sbc	r29, r29
    22b4:	cc 27       	eor	r28, r28
    22b6:	dd 0f       	add	r29, r29
    22b8:	cc 1f       	adc	r28, r28
    22ba:	dd 27       	eor	r29, r29
    22bc:	c8 0f       	add	r28, r24
    22be:	d9 1f       	adc	r29, r25
    22c0:	81 2f       	mov	r24, r17
    22c2:	69 db       	rcall	.-2350   	; 0x1996 <udd_ep_get_job>
    22c4:	dc 01       	movw	r26, r24
    22c6:	fe 01       	movw	r30, r28
    22c8:	ee 0f       	add	r30, r30
    22ca:	ff 1f       	adc	r31, r31
    22cc:	ee 0f       	add	r30, r30
    22ce:	ff 1f       	adc	r31, r31
    22d0:	ee 0f       	add	r30, r30
    22d2:	ff 1f       	adc	r31, r31
    22d4:	e0 57       	subi	r30, 0x70	; 112
    22d6:	fd 4d       	sbci	r31, 0xDD	; 221
    22d8:	02 e0       	ldi	r16, 0x02	; 2
    22da:	05 93       	las	Z, r16
    22dc:	8c 91       	ld	r24, X
    22de:	80 ff       	sbrs	r24, 0
    22e0:	22 c0       	rjmp	.+68     	; 0x2326 <udd_ep_abort+0x92>
    22e2:	8e 7f       	andi	r24, 0xFE	; 254
    22e4:	8c 93       	st	X, r24
    22e6:	17 96       	adiw	r26, 0x07	; 7
    22e8:	ed 91       	ld	r30, X+
    22ea:	fc 91       	ld	r31, X
    22ec:	18 97       	sbiw	r26, 0x08	; 8
    22ee:	30 97       	sbiw	r30, 0x00	; 0
    22f0:	d1 f0       	breq	.+52     	; 0x2326 <udd_ep_abort+0x92>
    22f2:	11 23       	and	r17, r17
    22f4:	5c f4       	brge	.+22     	; 0x230c <udd_ep_abort+0x78>
    22f6:	cc 0f       	add	r28, r28
    22f8:	dd 1f       	adc	r29, r29
    22fa:	cc 0f       	add	r28, r28
    22fc:	dd 1f       	adc	r29, r29
    22fe:	cc 0f       	add	r28, r28
    2300:	dd 1f       	adc	r29, r29
    2302:	cc 57       	subi	r28, 0x7C	; 124
    2304:	dd 4d       	sbci	r29, 0xDD	; 221
    2306:	6a 89       	ldd	r22, Y+18	; 0x12
    2308:	7b 89       	ldd	r23, Y+19	; 0x13
    230a:	0a c0       	rjmp	.+20     	; 0x2320 <udd_ep_abort+0x8c>
    230c:	cc 0f       	add	r28, r28
    230e:	dd 1f       	adc	r29, r29
    2310:	cc 0f       	add	r28, r28
    2312:	dd 1f       	adc	r29, r29
    2314:	cc 0f       	add	r28, r28
    2316:	dd 1f       	adc	r29, r29
    2318:	cc 57       	subi	r28, 0x7C	; 124
    231a:	dd 4d       	sbci	r29, 0xDD	; 221
    231c:	6e 85       	ldd	r22, Y+14	; 0x0e
    231e:	7f 85       	ldd	r23, Y+15	; 0x0f
    2320:	41 2f       	mov	r20, r17
    2322:	81 e0       	ldi	r24, 0x01	; 1
    2324:	19 95       	eicall
    2326:	df 91       	pop	r29
    2328:	cf 91       	pop	r28
    232a:	1f 91       	pop	r17
    232c:	0f 91       	pop	r16
    232e:	ff 90       	pop	r15
    2330:	08 95       	ret

00002332 <udd_ep_free>:
    2332:	cf 93       	push	r28
    2334:	c8 2f       	mov	r28, r24
    2336:	ae df       	rcall	.-164    	; 0x2294 <udd_ep_abort>
    2338:	ec 2f       	mov	r30, r28
    233a:	ef 70       	andi	r30, 0x0F	; 15
    233c:	f0 e0       	ldi	r31, 0x00	; 0
    233e:	ee 0f       	add	r30, r30
    2340:	ff 1f       	adc	r31, r31
    2342:	8c 2f       	mov	r24, r28
    2344:	cc 0f       	add	r28, r28
    2346:	99 0b       	sbc	r25, r25
    2348:	88 27       	eor	r24, r24
    234a:	99 0f       	add	r25, r25
    234c:	88 1f       	adc	r24, r24
    234e:	99 27       	eor	r25, r25
    2350:	e8 0f       	add	r30, r24
    2352:	f9 1f       	adc	r31, r25
    2354:	ee 0f       	add	r30, r30
    2356:	ff 1f       	adc	r31, r31
    2358:	ee 0f       	add	r30, r30
    235a:	ff 1f       	adc	r31, r31
    235c:	ee 0f       	add	r30, r30
    235e:	ff 1f       	adc	r31, r31
    2360:	ec 57       	subi	r30, 0x7C	; 124
    2362:	fd 4d       	sbci	r31, 0xDD	; 221
    2364:	15 86       	std	Z+13, r1	; 0x0d
    2366:	cf 91       	pop	r28
    2368:	08 95       	ret

0000236a <udd_ep_set_halt>:
    236a:	e8 2f       	mov	r30, r24
    236c:	ef 70       	andi	r30, 0x0F	; 15
    236e:	f0 e0       	ldi	r31, 0x00	; 0
    2370:	ee 0f       	add	r30, r30
    2372:	ff 1f       	adc	r31, r31
    2374:	28 2f       	mov	r18, r24
    2376:	08 2e       	mov	r0, r24
    2378:	00 0c       	add	r0, r0
    237a:	33 0b       	sbc	r19, r19
    237c:	22 27       	eor	r18, r18
    237e:	33 0f       	add	r19, r19
    2380:	22 1f       	adc	r18, r18
    2382:	33 27       	eor	r19, r19
    2384:	e2 0f       	add	r30, r18
    2386:	f3 1f       	adc	r31, r19
    2388:	ee 0f       	add	r30, r30
    238a:	ff 1f       	adc	r31, r31
    238c:	ee 0f       	add	r30, r30
    238e:	ff 1f       	adc	r31, r31
    2390:	ee 0f       	add	r30, r30
    2392:	ff 1f       	adc	r31, r31
    2394:	ec 57       	subi	r30, 0x7C	; 124
    2396:	fd 4d       	sbci	r31, 0xDD	; 221
    2398:	95 85       	ldd	r25, Z+13	; 0x0d
    239a:	94 60       	ori	r25, 0x04	; 4
    239c:	95 87       	std	Z+13, r25	; 0x0d
    239e:	7a df       	rcall	.-268    	; 0x2294 <udd_ep_abort>
    23a0:	81 e0       	ldi	r24, 0x01	; 1
    23a2:	08 95       	ret

000023a4 <__vector_125>:
 * USB bus event interrupt includes :
 * - USB line events SOF, reset, suspend, resume, wakeup
 * - endpoint control errors underflow, overflow, stall
 */
ISR(USB_BUSEVENT_vect)
{
    23a4:	1f 92       	push	r1
    23a6:	0f 92       	push	r0
    23a8:	0f b6       	in	r0, 0x3f	; 63
    23aa:	0f 92       	push	r0
    23ac:	11 24       	eor	r1, r1
    23ae:	0b b6       	in	r0, 0x3b	; 59
    23b0:	0f 92       	push	r0
    23b2:	0f 93       	push	r16
    23b4:	2f 93       	push	r18
    23b6:	3f 93       	push	r19
    23b8:	4f 93       	push	r20
    23ba:	5f 93       	push	r21
    23bc:	6f 93       	push	r22
    23be:	7f 93       	push	r23
    23c0:	8f 93       	push	r24
    23c2:	9f 93       	push	r25
    23c4:	af 93       	push	r26
    23c6:	bf 93       	push	r27
    23c8:	ef 93       	push	r30
    23ca:	ff 93       	push	r31
	if (udd_is_start_of_frame_event()) {
    23cc:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    23d0:	88 23       	and	r24, r24
    23d2:	34 f4       	brge	.+12     	; 0x23e0 <__vector_125+0x3c>
		udd_ack_start_of_frame_event();
    23d4:	80 e8       	ldi	r24, 0x80	; 128
    23d6:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udc_sof_notify();
    23da:	0e 94 bb 1b 	call	0x3776	; 0x3776 <udc_sof_notify>
#ifdef UDC_SOF_EVENT
		UDC_SOF_EVENT();
#endif
		goto udd_interrupt_bus_event_end;
    23de:	88 c0       	rjmp	.+272    	; 0x24f0 <__vector_125+0x14c>
}

static bool udd_ctrl_interrupt_error(void)
{
	// Underflow only managed for control endpoint
	if (udd_is_underflow_event()) {
    23e0:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    23e4:	82 ff       	sbrs	r24, 2
    23e6:	20 c0       	rjmp	.+64     	; 0x2428 <__vector_125+0x84>
		udd_ack_underflow_event();
    23e8:	84 e0       	ldi	r24, 0x04	; 4
    23ea:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_in_underflow()) {
    23ee:	80 91 98 22 	lds	r24, 0x2298	; 0x802298 <udd_sram+0x14>
    23f2:	86 ff       	sbrs	r24, 6
    23f4:	7d c0       	rjmp	.+250    	; 0x24f0 <__vector_125+0x14c>
	udd_control_out_ack_tc();
}

static void udd_ctrl_underflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    23f6:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    23fa:	81 fd       	sbrc	r24, 1
    23fc:	79 c0       	rjmp	.+242    	; 0x24f0 <__vector_125+0x14c>
    23fe:	e6 da       	rcall	.-2612   	; 0x19cc <udd_ctrl_interrupt_tc_setup>
    2400:	81 11       	cpse	r24, r1
    2402:	76 c0       	rjmp	.+236    	; 0x24f0 <__vector_125+0x14c>
		return; // underflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
    2404:	80 91 80 22 	lds	r24, 0x2280	; 0x802280 <udd_ep_control_state>
    2408:	81 30       	cpi	r24, 0x01	; 1
		// Host want to stop OUT transaction
		// then stop to wait OUT data phase and wait IN ZLP handshake
		udd_ctrl_send_zlp_in();
    240a:	11 f4       	brne	.+4      	; 0x2410 <__vector_125+0x6c>
    240c:	19 da       	rcall	.-3022   	; 0x1840 <udd_ctrl_send_zlp_in>
    240e:	70 c0       	rjmp	.+224    	; 0x24f0 <__vector_125+0x14c>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    2410:	84 30       	cpi	r24, 0x04	; 4
    2412:	09 f0       	breq	.+2      	; 0x2416 <__vector_125+0x72>
    2414:	6d c0       	rjmp	.+218    	; 0x24f0 <__vector_125+0x14c>
		// A OUT handshake is waiting by device,
		// but host want extra IN data then stall extra IN data and following status stage
		udd_control_in_enable_stall();
    2416:	e9 e9       	ldi	r30, 0x99	; 153
    2418:	f2 e2       	ldi	r31, 0x22	; 34
    241a:	04 e0       	ldi	r16, 0x04	; 4
    241c:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    241e:	e1 e9       	ldi	r30, 0x91	; 145
    2420:	f2 e2       	ldi	r31, 0x22	; 34
    2422:	04 e0       	ldi	r16, 0x04	; 4
    2424:	05 93       	las	Z, r16
    2426:	64 c0       	rjmp	.+200    	; 0x24f0 <__vector_125+0x14c>
			udd_ctrl_underflow();
		}
		return true;
	}
	// Overflow only managed for control endpoint
	if (udd_is_overflow_event()) {
    2428:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    242c:	81 ff       	sbrs	r24, 1
    242e:	5b c0       	rjmp	.+182    	; 0x24e6 <__vector_125+0x142>
		udd_ack_overflow_event();
    2430:	82 e0       	ldi	r24, 0x02	; 2
    2432:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_out_overflow()) {
    2436:	80 91 90 22 	lds	r24, 0x2290	; 0x802290 <udd_sram+0xc>
    243a:	86 ff       	sbrs	r24, 6
    243c:	59 c0       	rjmp	.+178    	; 0x24f0 <__vector_125+0x14c>
	}
}

static void udd_ctrl_overflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    243e:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    2442:	81 fd       	sbrc	r24, 1
    2444:	55 c0       	rjmp	.+170    	; 0x24f0 <__vector_125+0x14c>
    2446:	c2 da       	rcall	.-2684   	; 0x19cc <udd_ctrl_interrupt_tc_setup>
    2448:	81 11       	cpse	r24, r1
    244a:	52 c0       	rjmp	.+164    	; 0x24f0 <__vector_125+0x14c>
		return; // overflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
    244c:	80 91 80 22 	lds	r24, 0x2280	; 0x802280 <udd_ep_control_state>
    2450:	82 30       	cpi	r24, 0x02	; 2
    2452:	41 f4       	brne	.+16     	; 0x2464 <__vector_125+0xc0>
	udd_control_in_clear_NACK0();
}

static void udd_ctrl_send_zlp_out(void)
{
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
    2454:	84 e0       	ldi	r24, 0x04	; 4
    2456:	80 93 80 22 	sts	0x2280, r24	; 0x802280 <udd_ep_control_state>
	// Valid reception of OUT packet on control endpoint
	udd_control_out_clear_NACK0();
    245a:	e0 e9       	ldi	r30, 0x90	; 144
    245c:	f2 e2       	ldi	r31, 0x22	; 34
    245e:	02 e0       	ldi	r16, 0x02	; 2
    2460:	06 93       	lac	Z, r16
    2462:	46 c0       	rjmp	.+140    	; 0x24f0 <__vector_125+0x14c>
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
		// Host want to stop IN transaction
		// then stop to wait IN data phase and wait OUT ZLP handshake
		udd_ctrl_send_zlp_out();
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
    2464:	83 30       	cpi	r24, 0x03	; 3
    2466:	09 f0       	breq	.+2      	; 0x246a <__vector_125+0xc6>
    2468:	43 c0       	rjmp	.+134    	; 0x24f0 <__vector_125+0x14c>
		// A IN handshake is waiting by device,
		// but host want extra OUT data then stall extra OUT data and following status stage
		udd_control_in_enable_stall();
    246a:	e9 e9       	ldi	r30, 0x99	; 153
    246c:	f2 e2       	ldi	r31, 0x22	; 34
    246e:	04 e0       	ldi	r16, 0x04	; 4
    2470:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    2472:	e1 e9       	ldi	r30, 0x91	; 145
    2474:	f2 e2       	ldi	r31, 0x22	; 34
    2476:	04 e0       	ldi	r16, 0x04	; 4
    2478:	05 93       	las	Z, r16
    247a:	3a c0       	rjmp	.+116    	; 0x24f0 <__vector_125+0x14c>

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
		udd_ack_reset_event();
    247c:	80 e1       	ldi	r24, 0x10	; 16
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i <= USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
    247e:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
			udd_ep_abort(i | USB_EP_DIR_IN);
    2482:	81 e0       	ldi	r24, 0x01	; 1
		udd_ack_reset_event();
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i <= USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
    2484:	07 df       	rcall	.-498    	; 0x2294 <udd_ep_abort>
    2486:	81 e8       	ldi	r24, 0x81	; 129
    2488:	05 df       	rcall	.-502    	; 0x2294 <udd_ep_abort>
			udd_ep_abort(i | USB_EP_DIR_IN);
    248a:	82 e0       	ldi	r24, 0x02	; 2
    248c:	03 df       	rcall	.-506    	; 0x2294 <udd_ep_abort>
    248e:	82 e8       	ldi	r24, 0x82	; 130
		}
#endif
		udc_reset();
    2490:	01 df       	rcall	.-510    	; 0x2294 <udd_ep_abort>
    2492:	0e 94 92 1b 	call	0x3724	; 0x3724 <udc_reset>

		// Reset USB address to 0
		udd_set_device_address(0);
    2496:	10 92 c3 04 	sts	0x04C3, r1	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    249a:	e4 e8       	ldi	r30, 0x84	; 132
    249c:	f2 e2       	ldi	r31, 0x22	; 34
	udd_endpoint_clear_status(ep_ctrl);
    249e:	15 86       	std	Z+13, r1	; 0x0d
    24a0:	96 e0       	ldi	r25, 0x06	; 6
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    24a2:	94 87       	std	Z+12, r25	; 0x0c
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
	udd_endpoint_clear_status(ep_ctrl);
    24a4:	83 e4       	ldi	r24, 0x43	; 67
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    24a6:	85 87       	std	Z+13, r24	; 0x0d
		udd_set_device_address(0);
		// Alloc and configure control endpoint
		udd_ep_init(0, USB_EP_TYPE_CONTROL, USB_DEVICE_EP_CTRL_SIZE);
		udd_ep_init(0 | USB_EP_DIR_IN, USB_EP_TYPE_CONTROL,
				USB_DEVICE_EP_CTRL_SIZE);
		udd_control_out_set_buf(&udd_ctrl_buffer);
    24a8:	15 8a       	std	Z+21, r1	; 0x15
    24aa:	94 8b       	std	Z+20, r25	; 0x14
    24ac:	85 8b       	std	Z+21, r24	; 0x15
    24ae:	8c e3       	ldi	r24, 0x3C	; 60
		// Reset endpoint control management
		udd_ctrl_init();
    24b0:	92 e2       	ldi	r25, 0x22	; 34
    24b2:	80 8b       	std	Z+16, r24	; 0x10
		goto udd_interrupt_bus_event_end;
	}

	if (udd_is_suspend_event()) {
    24b4:	91 8b       	std	Z+17, r25	; 0x11
    24b6:	91 d9       	rcall	.-3294   	; 0x17da <udd_ctrl_init>
		udd_ack_suspend_event();
    24b8:	1b c0       	rjmp	.+54     	; 0x24f0 <__vector_125+0x14c>
    24ba:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
		udd_sleep_mode(false); // Enter in SUSPEND mode
    24be:	86 ff       	sbrs	r24, 6
    24c0:	07 c0       	rjmp	.+14     	; 0x24d0 <__vector_125+0x12c>
    24c2:	80 e4       	ldi	r24, 0x40	; 64
		UDC_SUSPEND_EVENT();
#endif
		goto udd_interrupt_bus_event_end;
	}

	if (udd_is_resume_event()) {
    24c4:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
    24c8:	80 e0       	ldi	r24, 0x00	; 0
    24ca:	4f d9       	rcall	.-3426   	; 0x176a <udd_sleep_mode>
		udd_ack_resume_event();
    24cc:	a4 d2       	rcall	.+1352   	; 0x2a16 <usb_callback_suspend_action>
    24ce:	10 c0       	rjmp	.+32     	; 0x24f0 <__vector_125+0x14c>
    24d0:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
		udd_sleep_mode(true); // Enter in power reduction mode
    24d4:	85 ff       	sbrs	r24, 5
    24d6:	0c c0       	rjmp	.+24     	; 0x24f0 <__vector_125+0x14c>
#ifdef UDC_RESUME_EVENT
		UDC_RESUME_EVENT();
    24d8:	80 e2       	ldi	r24, 0x20	; 32
    24da:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
	}

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
    24de:	81 e0       	ldi	r24, 0x01	; 1
    24e0:	44 d9       	rcall	.-3448   	; 0x176a <udd_sleep_mode>
    24e2:	9a d2       	rcall	.+1332   	; 0x2a18 <usb_callback_resume_action>
    24e4:	05 c0       	rjmp	.+10     	; 0x24f0 <__vector_125+0x14c>
    24e6:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
		goto udd_interrupt_bus_event_end;
	}

udd_interrupt_bus_event_end:
	return;
}
    24ea:	84 fd       	sbrc	r24, 4
    24ec:	c7 cf       	rjmp	.-114    	; 0x247c <__vector_125+0xd8>
    24ee:	e5 cf       	rjmp	.-54     	; 0x24ba <__vector_125+0x116>
    24f0:	ff 91       	pop	r31
    24f2:	ef 91       	pop	r30
    24f4:	bf 91       	pop	r27
    24f6:	af 91       	pop	r26
    24f8:	9f 91       	pop	r25
    24fa:	8f 91       	pop	r24
    24fc:	7f 91       	pop	r23
    24fe:	6f 91       	pop	r22
    2500:	5f 91       	pop	r21
    2502:	4f 91       	pop	r20
    2504:	3f 91       	pop	r19
    2506:	2f 91       	pop	r18
    2508:	0f 91       	pop	r16
    250a:	0f 90       	pop	r0
    250c:	0b be       	out	0x3b, r0	; 59
    250e:	0f 90       	pop	r0
    2510:	0f be       	out	0x3f, r0	; 63
    2512:	0f 90       	pop	r0
    2514:	1f 90       	pop	r1
    2516:	18 95       	reti

00002518 <__vector_126>:
 * \brief Function called by USB transfer complete interrupt
 *
 * USB transfer complete interrupt includes events about endpoint transfer on all endpoints.
 */
ISR(USB_TRNCOMPL_vect)
{
    2518:	1f 92       	push	r1
    251a:	0f 92       	push	r0
    251c:	0f b6       	in	r0, 0x3f	; 63
    251e:	0f 92       	push	r0
    2520:	11 24       	eor	r1, r1
    2522:	0b b6       	in	r0, 0x3b	; 59
    2524:	0f 92       	push	r0
    2526:	0f 93       	push	r16
    2528:	1f 93       	push	r17
    252a:	2f 93       	push	r18
    252c:	3f 93       	push	r19
    252e:	4f 93       	push	r20
    2530:	5f 93       	push	r21
    2532:	6f 93       	push	r22
    2534:	7f 93       	push	r23
    2536:	8f 93       	push	r24
    2538:	9f 93       	push	r25
    253a:	af 93       	push	r26
    253c:	bf 93       	push	r27
    253e:	cf 93       	push	r28
    2540:	df 93       	push	r29
    2542:	ef 93       	push	r30
    2544:	ff 93       	push	r31
	int8_t rp;
	UDD_EP_t *ep_ctrl;
	udd_ep_id_t ep;
#endif

	if (!udd_is_tc_event()) {
    2546:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    254a:	81 fd       	sbrc	r24, 1
		// If no other transfer complete
		// then check reception of SETUP packet on control endpoint
		if (udd_ctrl_interrupt_tc_setup()) {
    254c:	03 c0       	rjmp	.+6      	; 0x2554 <__vector_126+0x3c>
    254e:	3e da       	rcall	.-2948   	; 0x19cc <udd_ctrl_interrupt_tc_setup>
    2550:	81 11       	cpse	r24, r1
			goto udd_interrupt_tc_end;
		}
		Assert(false);
	}
	// Check IN/OUT transfer complete on all endpoints
	udd_ack_tc_event();
    2552:	c4 c0       	rjmp	.+392    	; 0x26dc <__vector_126+0x1c4>
    2554:	82 e0       	ldi	r24, 0x02	; 2
    2556:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>

#if (0!=USB_DEVICE_MAX_EP)
	//** Decode TC FIFO
	// Compute ep addr
	rp = udd_get_fifo_rp();
    255a:	80 91 c5 04 	lds	r24, 0x04C5	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7004c5>
	i_fifo = 2 * (1 + ~rp);
	ad = ((uint16_t) udd_sram.ep_ctrl) - i_fifo;
	p_ad = (uint16_t *) ad;
	// Compute ep
	ep_index = (((uint16_t) * p_ad - ((uint16_t) udd_sram.ep_ctrl)) >> 3);
    255e:	81 95       	neg	r24
    2560:	88 0f       	add	r24, r24
    2562:	e0 e9       	ldi	r30, 0x90	; 144
    2564:	f2 e2       	ldi	r31, 0x22	; 34
    2566:	e8 1b       	sub	r30, r24
    2568:	f1 09       	sbc	r31, r1
    256a:	20 81       	ld	r18, Z
    256c:	31 81       	ldd	r19, Z+1	; 0x01
    256e:	20 59       	subi	r18, 0x90	; 144
    2570:	32 42       	sbci	r19, 0x22	; 34
    2572:	36 95       	lsr	r19
    2574:	27 95       	ror	r18
    2576:	36 95       	lsr	r19
    2578:	27 95       	ror	r18
    257a:	36 95       	lsr	r19
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
    257c:	27 95       	ror	r18
    257e:	82 2f       	mov	r24, r18
    2580:	86 95       	lsr	r24
    2582:	20 fd       	sbrc	r18, 0
    2584:	02 c0       	rjmp	.+4      	; 0x258a <__vector_126+0x72>
    2586:	90 e0       	ldi	r25, 0x00	; 0
    2588:	01 c0       	rjmp	.+2      	; 0x258c <__vector_126+0x74>
    258a:	90 e8       	ldi	r25, 0x80	; 128
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    258c:	89 0f       	add	r24, r25
    258e:	e8 2f       	mov	r30, r24
    2590:	ef 70       	andi	r30, 0x0F	; 15
    2592:	f0 e0       	ldi	r31, 0x00	; 0
    2594:	ee 0f       	add	r30, r30
    2596:	ff 1f       	adc	r31, r31
    2598:	28 2f       	mov	r18, r24
    259a:	08 2e       	mov	r0, r24
    259c:	00 0c       	add	r0, r0
    259e:	33 0b       	sbc	r19, r19
    25a0:	22 27       	eor	r18, r18
    25a2:	33 0f       	add	r19, r19
    25a4:	22 1f       	adc	r18, r18
    25a6:	33 27       	eor	r19, r19
    25a8:	e2 0f       	add	r30, r18
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
	Assert(USB_DEVICE_MAX_EP >= (ep & USB_EP_ADDR_MASK));

	// Ack IT TC of endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	if (!udd_endpoint_transfer_complete(ep_ctrl)) {
    25aa:	f3 1f       	adc	r31, r19
    25ac:	df 01       	movw	r26, r30
    25ae:	aa 0f       	add	r26, r26
    25b0:	bb 1f       	adc	r27, r27
    25b2:	aa 0f       	add	r26, r26
    25b4:	bb 1f       	adc	r27, r27
    25b6:	aa 0f       	add	r26, r26
    25b8:	bb 1f       	adc	r27, r27
    25ba:	ac 57       	subi	r26, 0x7C	; 124
    25bc:	bd 4d       	sbci	r27, 0xDD	; 221
    25be:	1c 96       	adiw	r26, 0x0c	; 12
    25c0:	9c 91       	ld	r25, X
    25c2:	95 ff       	sbrs	r25, 5
		return; // Error, TC is generated by Multipacket transfer
	}
	udd_endpoint_ack_transfer_complete(ep_ctrl);
    25c4:	8b c0       	rjmp	.+278    	; 0x26dc <__vector_126+0x1c4>
    25c6:	ee 0f       	add	r30, r30
    25c8:	ff 1f       	adc	r31, r31
    25ca:	ee 0f       	add	r30, r30
    25cc:	ff 1f       	adc	r31, r31
    25ce:	ee 0f       	add	r30, r30
    25d0:	ff 1f       	adc	r31, r31
    25d2:	e0 57       	subi	r30, 0x70	; 112
    25d4:	fd 4d       	sbci	r31, 0xDD	; 221
    25d6:	00 e2       	ldi	r16, 0x20	; 32

	// Check status on control endpoint
	if (ep == 0) {
    25d8:	06 93       	lac	Z, r16
    25da:	81 11       	cpse	r24, r1

static void udd_ctrl_out_received(void)
{
	uint16_t nb_data;

	if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    25dc:	7a c0       	rjmp	.+244    	; 0x26d2 <__vector_126+0x1ba>
    25de:	80 91 80 22 	lds	r24, 0x2280	; 0x802280 <udd_ep_control_state>
		// Valid end of setup request
		udd_ctrl_endofrequest();
		// Reinitializes control endpoint management
		udd_ctrl_init();
    25e2:	84 30       	cpi	r24, 0x04	; 4
    25e4:	19 f4       	brne	.+6      	; 0x25ec <__vector_126+0xd4>
    25e6:	3a d9       	rcall	.-3468   	; 0x185c <udd_ctrl_endofrequest>
		return;
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_OUT);

	// Read data received during OUT phase
	nb_data = udd_control_out_get_bytecnt();
    25e8:	f8 d8       	rcall	.-3600   	; 0x17da <udd_ctrl_init>
    25ea:	78 c0       	rjmp	.+240    	; 0x26dc <__vector_126+0x1c4>
    25ec:	00 91 92 22 	lds	r16, 0x2292	; 0x802292 <udd_sram+0xe>

	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
    25f0:	10 91 93 22 	lds	r17, 0x2293	; 0x802293 <udd_sram+0xf>
    25f4:	80 91 0e 24 	lds	r24, 0x240E	; 0x80240e <udd_g_ctrlreq+0xa>
    25f8:	90 91 0f 24 	lds	r25, 0x240F	; 0x80240f <udd_g_ctrlreq+0xb>
    25fc:	c0 91 7c 22 	lds	r28, 0x227C	; 0x80227c <udd_ctrl_payload_nb_trans>
    2600:	d0 91 7d 22 	lds	r29, 0x227D	; 0x80227d <udd_ctrl_payload_nb_trans+0x1>
    2604:	98 01       	movw	r18, r16
    2606:	2c 0f       	add	r18, r28
    2608:	3d 1f       	adc	r19, r29
    260a:	82 17       	cp	r24, r18
		// Payload buffer too small, ignore data remaining
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
    260c:	93 07       	cpc	r25, r19
    260e:	18 f4       	brcc	.+6      	; 0x2616 <__vector_126+0xfe>
    2610:	8c 01       	movw	r16, r24
	}

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
    2612:	0c 1b       	sub	r16, r28
    2614:	1d 0b       	sbc	r17, r29
    2616:	80 91 0c 24 	lds	r24, 0x240C	; 0x80240c <udd_g_ctrlreq+0x8>
    261a:	90 91 0d 24 	lds	r25, 0x240D	; 0x80240d <udd_g_ctrlreq+0x9>
    261e:	a8 01       	movw	r20, r16
    2620:	6c e3       	ldi	r22, 0x3C	; 60
    2622:	72 e2       	ldi	r23, 0x22	; 34
    2624:	8c 0f       	add	r24, r28
    2626:	9d 1f       	adc	r25, r29
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;
    2628:	0e 94 fc 1e 	call	0x3df8	; 0x3df8 <memcpy>
    262c:	c0 0f       	add	r28, r16
    262e:	d1 1f       	adc	r29, r17
    2630:	c0 93 7c 22 	sts	0x227C, r28	; 0x80227c <udd_ctrl_payload_nb_trans>

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    2634:	d0 93 7d 22 	sts	0x227D, r29	; 0x80227d <udd_ctrl_payload_nb_trans+0x1>
    2638:	00 34       	cpi	r16, 0x40	; 64
    263a:	11 05       	cpc	r17, r1
    263c:	69 f4       	brne	.+26     	; 0x2658 <__vector_126+0x140>
    263e:	80 91 7e 22 	lds	r24, 0x227E	; 0x80227e <udd_ctrl_prev_payload_nb_trans>
    2642:	90 91 7f 22 	lds	r25, 0x227F	; 0x80227f <udd_ctrl_prev_payload_nb_trans+0x1>
    2646:	8c 0f       	add	r24, r28
    2648:	9d 1f       	adc	r25, r29
    264a:	20 91 0a 24 	lds	r18, 0x240A	; 0x80240a <udd_g_ctrlreq+0x6>
    264e:	30 91 0b 24 	lds	r19, 0x240B	; 0x80240b <udd_g_ctrlreq+0x7>
    2652:	82 17       	cp	r24, r18
		// End of reception because it is a short packet
		// or all data are transfered

		// Before send ZLP, call intermediate callback
		// in case of data receive generate a stall
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
    2654:	93 07       	cpc	r25, r19
    2656:	80 f0       	brcs	.+32     	; 0x2678 <__vector_126+0x160>
    2658:	e4 e0       	ldi	r30, 0x04	; 4
    265a:	f4 e2       	ldi	r31, 0x24	; 36
		if (NULL != udd_g_ctrlreq.over_under_run) {
    265c:	c2 87       	std	Z+10, r28	; 0x0a
    265e:	d3 87       	std	Z+11, r29	; 0x0b
    2660:	06 84       	ldd	r0, Z+14	; 0x0e
    2662:	f7 85       	ldd	r31, Z+15	; 0x0f
			if (!udd_g_ctrlreq.over_under_run()) {
    2664:	e0 2d       	mov	r30, r0
				// Stall ZLP
				udd_ctrl_stall_data();
    2666:	30 97       	sbiw	r30, 0x00	; 0
    2668:	29 f0       	breq	.+10     	; 0x2674 <__vector_126+0x15c>
    266a:	19 95       	eicall
				return;
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ctrl_send_zlp_in();
    266c:	81 11       	cpse	r24, r1
    266e:	02 c0       	rjmp	.+4      	; 0x2674 <__vector_126+0x15c>
    2670:	d9 d8       	rcall	.-3662   	; 0x1824 <udd_ctrl_stall_data>
		return;
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
    2672:	34 c0       	rjmp	.+104    	; 0x26dc <__vector_126+0x1c4>
    2674:	e5 d8       	rcall	.-3638   	; 0x1840 <udd_ctrl_send_zlp_in>
    2676:	32 c0       	rjmp	.+100    	; 0x26dc <__vector_126+0x1c4>
    2678:	80 91 0e 24 	lds	r24, 0x240E	; 0x80240e <udd_g_ctrlreq+0xa>
    267c:	90 91 0f 24 	lds	r25, 0x240F	; 0x80240f <udd_g_ctrlreq+0xb>
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
    2680:	c8 17       	cp	r28, r24
    2682:	d9 07       	cpc	r29, r25
    2684:	f9 f4       	brne	.+62     	; 0x26c4 <__vector_126+0x1ac>
    2686:	e0 91 12 24 	lds	r30, 0x2412	; 0x802412 <udd_g_ctrlreq+0xe>
			// No callback available to request a new payload buffer
			udd_ctrl_stall_data();
    268a:	f0 91 13 24 	lds	r31, 0x2413	; 0x802413 <udd_g_ctrlreq+0xf>
			return;
		}
		if (!udd_g_ctrlreq.over_under_run()) {
    268e:	30 97       	sbiw	r30, 0x00	; 0
    2690:	11 f4       	brne	.+4      	; 0x2696 <__vector_126+0x17e>
			// No new payload buffer delivered
			udd_ctrl_stall_data();
    2692:	c8 d8       	rcall	.-3696   	; 0x1824 <udd_ctrl_stall_data>
    2694:	23 c0       	rjmp	.+70     	; 0x26dc <__vector_126+0x1c4>
    2696:	19 95       	eicall
			return;
		}
		// New payload buffer available
		// Update number of total data received
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
    2698:	81 11       	cpse	r24, r1
    269a:	02 c0       	rjmp	.+4      	; 0x26a0 <__vector_126+0x188>
    269c:	c3 d8       	rcall	.-3706   	; 0x1824 <udd_ctrl_stall_data>
    269e:	1e c0       	rjmp	.+60     	; 0x26dc <__vector_126+0x1c4>
    26a0:	20 91 7e 22 	lds	r18, 0x227E	; 0x80227e <udd_ctrl_prev_payload_nb_trans>
    26a4:	30 91 7f 22 	lds	r19, 0x227F	; 0x80227f <udd_ctrl_prev_payload_nb_trans+0x1>
    26a8:	80 91 7c 22 	lds	r24, 0x227C	; 0x80227c <udd_ctrl_payload_nb_trans>
    26ac:	90 91 7d 22 	lds	r25, 0x227D	; 0x80227d <udd_ctrl_payload_nb_trans+0x1>
    26b0:	82 0f       	add	r24, r18
    26b2:	93 1f       	adc	r25, r19
		// Reinit reception on payload buffer
		udd_ctrl_payload_nb_trans = 0;
    26b4:	80 93 7e 22 	sts	0x227E, r24	; 0x80227e <udd_ctrl_prev_payload_nb_trans>
    26b8:	90 93 7f 22 	sts	0x227F, r25	; 0x80227f <udd_ctrl_prev_payload_nb_trans+0x1>
	}
	// Free buffer of OUT control endpoint to authorize next reception
	udd_control_out_clear_NACK0();
    26bc:	10 92 7c 22 	sts	0x227C, r1	; 0x80227c <udd_ctrl_payload_nb_trans>
	udd_control_out_ack_tc();
    26c0:	10 92 7d 22 	sts	0x227D, r1	; 0x80227d <udd_ctrl_payload_nb_trans+0x1>
	// Check status on control endpoint
	if (ep == 0) {
		udd_ctrl_out_received();
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
	}
	if (ep == (0 | USB_EP_DIR_IN)) {
    26c4:	e0 e9       	ldi	r30, 0x90	; 144
    26c6:	f2 e2       	ldi	r31, 0x22	; 34
		udd_ctrl_in_sent();
    26c8:	02 e0       	ldi	r16, 0x02	; 2
    26ca:	06 93       	lac	Z, r16
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
    26cc:	00 e2       	ldi	r16, 0x20	; 32
	}
	Assert(udd_ep_is_valid(ep));
	// Manage end of transfer on endpoint bulk/interrupt/isochronous
	udd_ep_trans_complet(ep);
    26ce:	06 93       	lac	Z, r16
    26d0:	05 c0       	rjmp	.+10     	; 0x26dc <__vector_126+0x1c4>
	}
#endif

udd_interrupt_tc_end:
	return;
}
    26d2:	80 38       	cpi	r24, 0x80	; 128
    26d4:	11 f4       	brne	.+4      	; 0x26da <__vector_126+0x1c2>
    26d6:	ca d8       	rcall	.-3692   	; 0x186c <udd_ctrl_in_sent>
    26d8:	01 c0       	rjmp	.+2      	; 0x26dc <__vector_126+0x1c4>
    26da:	ea d9       	rcall	.-3116   	; 0x1ab0 <udd_ep_trans_complet>
    26dc:	ff 91       	pop	r31
    26de:	ef 91       	pop	r30
    26e0:	df 91       	pop	r29
    26e2:	cf 91       	pop	r28
    26e4:	bf 91       	pop	r27
    26e6:	af 91       	pop	r26
    26e8:	9f 91       	pop	r25
    26ea:	8f 91       	pop	r24
    26ec:	7f 91       	pop	r23
    26ee:	6f 91       	pop	r22
    26f0:	5f 91       	pop	r21
    26f2:	4f 91       	pop	r20
    26f4:	3f 91       	pop	r19
    26f6:	2f 91       	pop	r18
    26f8:	1f 91       	pop	r17
    26fa:	0f 91       	pop	r16
    26fc:	0f 90       	pop	r0
    26fe:	0b be       	out	0x3b, r0	; 59
    2700:	0f 90       	pop	r0
    2702:	0f be       	out	0x3f, r0	; 63
    2704:	0f 90       	pop	r0
    2706:	1f 90       	pop	r1
    2708:	18 95       	reti

0000270a <pwm_set_frequency>:
 *
 * \param config Pointer to PWM configuration.
 * \param freq_hz Wanted PWM frequency in Hz.
 */
void pwm_set_frequency(struct pwm_config *config, uint16_t freq_hz)
{
    270a:	cf 92       	push	r12
    270c:	df 92       	push	r13
    270e:	ef 92       	push	r14
    2710:	ff 92       	push	r15
    2712:	cf 93       	push	r28
    2714:	df 93       	push	r29
    2716:	ec 01       	movw	r28, r24
	/* Avoid division by zero. */
	Assert(freq_hz != 0);

	/* Calculate the smallest divider for the requested frequency
	   related to the CPU frequency */
	smallest_div = cpu_hz / freq_hz / 0xFFFF;
    2718:	6b 01       	movw	r12, r22
    271a:	e1 2c       	mov	r14, r1
    271c:	f1 2c       	mov	r15, r1
    271e:	60 e0       	ldi	r22, 0x00	; 0
    2720:	77 e8       	ldi	r23, 0x87	; 135
    2722:	83 e9       	ldi	r24, 0x93	; 147
    2724:	93 e0       	ldi	r25, 0x03	; 3
    2726:	a7 01       	movw	r20, r14
    2728:	96 01       	movw	r18, r12
    272a:	0e 94 c3 1e 	call	0x3d86	; 0x3d86 <__udivmodsi4>
    272e:	ca 01       	movw	r24, r20
    2730:	b9 01       	movw	r22, r18
    2732:	2f ef       	ldi	r18, 0xFF	; 255
    2734:	3f ef       	ldi	r19, 0xFF	; 255
    2736:	40 e0       	ldi	r20, 0x00	; 0
    2738:	50 e0       	ldi	r21, 0x00	; 0
    273a:	0e 94 c3 1e 	call	0x3d86	; 0x3d86 <__udivmodsi4>
	if (smallest_div < 1) {
    273e:	21 15       	cp	r18, r1
    2740:	31 05       	cpc	r19, r1
    2742:	29 f4       	brne	.+10     	; 0x274e <pwm_set_frequency+0x44>
		dividor = 1;
		config->clk_sel = PWM_CLK_DIV1;
    2744:	81 e0       	ldi	r24, 0x01	; 1
    2746:	8c 83       	std	Y+4, r24	; 0x04

	/* Calculate the smallest divider for the requested frequency
	   related to the CPU frequency */
	smallest_div = cpu_hz / freq_hz / 0xFFFF;
	if (smallest_div < 1) {
		dividor = 1;
    2748:	21 e0       	ldi	r18, 0x01	; 1
    274a:	30 e0       	ldi	r19, 0x00	; 0
    274c:	2d c0       	rjmp	.+90     	; 0x27a8 <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV1;
	} else if (smallest_div < 2) {
    274e:	22 30       	cpi	r18, 0x02	; 2
    2750:	31 05       	cpc	r19, r1
    2752:	28 f4       	brcc	.+10     	; 0x275e <pwm_set_frequency+0x54>
		dividor = 2;
		config->clk_sel = PWM_CLK_DIV2;
    2754:	82 e0       	ldi	r24, 0x02	; 2
    2756:	8c 83       	std	Y+4, r24	; 0x04
	smallest_div = cpu_hz / freq_hz / 0xFFFF;
	if (smallest_div < 1) {
		dividor = 1;
		config->clk_sel = PWM_CLK_DIV1;
	} else if (smallest_div < 2) {
		dividor = 2;
    2758:	22 e0       	ldi	r18, 0x02	; 2
    275a:	30 e0       	ldi	r19, 0x00	; 0
    275c:	25 c0       	rjmp	.+74     	; 0x27a8 <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV2;
	} else if (smallest_div < 4) {
    275e:	24 30       	cpi	r18, 0x04	; 4
    2760:	31 05       	cpc	r19, r1
    2762:	28 f4       	brcc	.+10     	; 0x276e <pwm_set_frequency+0x64>
		dividor = 4;
		config->clk_sel = PWM_CLK_DIV4;
    2764:	83 e0       	ldi	r24, 0x03	; 3
    2766:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV1;
	} else if (smallest_div < 2) {
		dividor = 2;
		config->clk_sel = PWM_CLK_DIV2;
	} else if (smallest_div < 4) {
		dividor = 4;
    2768:	24 e0       	ldi	r18, 0x04	; 4
    276a:	30 e0       	ldi	r19, 0x00	; 0
    276c:	1d c0       	rjmp	.+58     	; 0x27a8 <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV4;
	} else if (smallest_div < 8) {
    276e:	28 30       	cpi	r18, 0x08	; 8
    2770:	31 05       	cpc	r19, r1
    2772:	28 f4       	brcc	.+10     	; 0x277e <pwm_set_frequency+0x74>
		dividor = 8;
		config->clk_sel = PWM_CLK_DIV8;
    2774:	84 e0       	ldi	r24, 0x04	; 4
    2776:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV2;
	} else if (smallest_div < 4) {
		dividor = 4;
		config->clk_sel = PWM_CLK_DIV4;
	} else if (smallest_div < 8) {
		dividor = 8;
    2778:	28 e0       	ldi	r18, 0x08	; 8
    277a:	30 e0       	ldi	r19, 0x00	; 0
    277c:	15 c0       	rjmp	.+42     	; 0x27a8 <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV8;
	} else if (smallest_div < 64) {
    277e:	20 34       	cpi	r18, 0x40	; 64
    2780:	31 05       	cpc	r19, r1
    2782:	28 f4       	brcc	.+10     	; 0x278e <pwm_set_frequency+0x84>
		dividor = 64;
		config->clk_sel = PWM_CLK_DIV64;
    2784:	85 e0       	ldi	r24, 0x05	; 5
    2786:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV4;
	} else if (smallest_div < 8) {
		dividor = 8;
		config->clk_sel = PWM_CLK_DIV8;
	} else if (smallest_div < 64) {
		dividor = 64;
    2788:	20 e4       	ldi	r18, 0x40	; 64
    278a:	30 e0       	ldi	r19, 0x00	; 0
    278c:	0d c0       	rjmp	.+26     	; 0x27a8 <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV64;
	} else if (smallest_div < 256) {
    278e:	2f 3f       	cpi	r18, 0xFF	; 255
    2790:	31 05       	cpc	r19, r1
    2792:	09 f0       	breq	.+2      	; 0x2796 <pwm_set_frequency+0x8c>
    2794:	28 f4       	brcc	.+10     	; 0x27a0 <pwm_set_frequency+0x96>
		dividor = 256;
		config->clk_sel = PWM_CLK_DIV256;
    2796:	86 e0       	ldi	r24, 0x06	; 6
    2798:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV8;
	} else if (smallest_div < 64) {
		dividor = 64;
		config->clk_sel = PWM_CLK_DIV64;
	} else if (smallest_div < 256) {
		dividor = 256;
    279a:	20 e0       	ldi	r18, 0x00	; 0
    279c:	31 e0       	ldi	r19, 0x01	; 1
    279e:	04 c0       	rjmp	.+8      	; 0x27a8 <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV256;
	} else {
		dividor = 1024;
		config->clk_sel = PWM_CLK_DIV1024;
    27a0:	87 e0       	ldi	r24, 0x07	; 7
    27a2:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV64;
	} else if (smallest_div < 256) {
		dividor = 256;
		config->clk_sel = PWM_CLK_DIV256;
	} else {
		dividor = 1024;
    27a4:	20 e0       	ldi	r18, 0x00	; 0
    27a6:	34 e0       	ldi	r19, 0x04	; 4
		config->clk_sel = PWM_CLK_DIV1024;
	}

	/* Calculate the period from the just found divider */
	config->period = cpu_hz / dividor / freq_hz;
    27a8:	40 e0       	ldi	r20, 0x00	; 0
    27aa:	50 e0       	ldi	r21, 0x00	; 0
    27ac:	60 e0       	ldi	r22, 0x00	; 0
    27ae:	77 e8       	ldi	r23, 0x87	; 135
    27b0:	83 e9       	ldi	r24, 0x93	; 147
    27b2:	93 e0       	ldi	r25, 0x03	; 3
    27b4:	0e 94 c3 1e 	call	0x3d86	; 0x3d86 <__udivmodsi4>
    27b8:	ca 01       	movw	r24, r20
    27ba:	b9 01       	movw	r22, r18
    27bc:	a7 01       	movw	r20, r14
    27be:	96 01       	movw	r18, r12
    27c0:	0e 94 c3 1e 	call	0x3d86	; 0x3d86 <__udivmodsi4>
    27c4:	2d 83       	std	Y+5, r18	; 0x05
    27c6:	3e 83       	std	Y+6, r19	; 0x06

	/* Make sure our period is at least 100 ticks so we are able to provide
	   a full range (0-100% duty cycle */
	if (config->period < 100) {
    27c8:	24 36       	cpi	r18, 0x64	; 100
    27ca:	31 05       	cpc	r19, r1
    27cc:	18 f4       	brcc	.+6      	; 0x27d4 <pwm_set_frequency+0xca>
		/* The period is too short. */
		config->clk_sel = PWM_CLK_OFF;
    27ce:	1c 82       	std	Y+4, r1	; 0x04
		config->period = 0;
    27d0:	1d 82       	std	Y+5, r1	; 0x05
    27d2:	1e 82       	std	Y+6, r1	; 0x06
		Assert(false);
	}
}
    27d4:	df 91       	pop	r29
    27d6:	cf 91       	pop	r28
    27d8:	ff 90       	pop	r15
    27da:	ef 90       	pop	r14
    27dc:	df 90       	pop	r13
    27de:	cf 90       	pop	r12
    27e0:	08 95       	ret

000027e2 <pwm_init>:
 * \param channel \ref pwm_channel_t "CC channel" to use for this PWM.
 * \param freq_hz Frequency to use for this PWM.
  */
void pwm_init(struct pwm_config *config, enum pwm_tc_t tc,
		enum pwm_channel_t channel, uint16_t freq_hz)
{
    27e2:	0f 93       	push	r16
    27e4:	1f 93       	push	r17
    27e6:	cf 93       	push	r28
    27e8:	df 93       	push	r29
    27ea:	ec 01       	movw	r28, r24
    27ec:	89 01       	movw	r16, r18

	/* Set TC and correct I/O pin to output */
/*
 * Support and FAQ: visit <a href="http://www.atmel.com/design-support/">Atmel Support</a>
 */
	switch (tc) {
    27ee:	86 2f       	mov	r24, r22
    27f0:	90 e0       	ldi	r25, 0x00	; 0
    27f2:	87 30       	cpi	r24, 0x07	; 7
    27f4:	91 05       	cpc	r25, r1
    27f6:	08 f0       	brcs	.+2      	; 0x27fa <pwm_init+0x18>
    27f8:	8b c0       	rjmp	.+278    	; 0x2910 <pwm_init+0x12e>
    27fa:	fc 01       	movw	r30, r24
    27fc:	88 27       	eor	r24, r24
    27fe:	eb 5f       	subi	r30, 0xFB	; 251
    2800:	fe 4f       	sbci	r31, 0xFE	; 254
    2802:	8f 4f       	sbci	r24, 0xFF	; 255
    2804:	0c 94 e5 1e 	jmp	0x3dca	; 0x3dca <__tablejump2__>
#if defined(TCC0)
	case PWM_TCC0:
		config->tc = &TCC0;
    2808:	80 e0       	ldi	r24, 0x00	; 0
    280a:	98 e0       	ldi	r25, 0x08	; 8
    280c:	88 83       	st	Y, r24
    280e:	99 83       	std	Y+1, r25	; 0x01
		PORTC.DIR |= (1 << (channel-1));
    2810:	e0 e4       	ldi	r30, 0x40	; 64
    2812:	f6 e0       	ldi	r31, 0x06	; 6
    2814:	30 81       	ld	r19, Z
    2816:	81 e0       	ldi	r24, 0x01	; 1
    2818:	90 e0       	ldi	r25, 0x00	; 0
    281a:	2f ef       	ldi	r18, 0xFF	; 255
    281c:	24 0f       	add	r18, r20
    281e:	02 c0       	rjmp	.+4      	; 0x2824 <pwm_init+0x42>
    2820:	88 0f       	add	r24, r24
    2822:	99 1f       	adc	r25, r25
    2824:	2a 95       	dec	r18
    2826:	e2 f7       	brpl	.-8      	; 0x2820 <pwm_init+0x3e>
    2828:	83 2b       	or	r24, r19
    282a:	80 83       	st	Z, r24
		num_chan = 4;
		break;
    282c:	71 c0       	rjmp	.+226    	; 0x2910 <pwm_init+0x12e>
#endif
#if defined(TCC1)
	case PWM_TCC1:
		config->tc = &TCC1;
    282e:	80 e4       	ldi	r24, 0x40	; 64
    2830:	98 e0       	ldi	r25, 0x08	; 8
    2832:	88 83       	st	Y, r24
    2834:	99 83       	std	Y+1, r25	; 0x01
		PORTC.DIR |= (1 << (channel+3));
    2836:	e0 e4       	ldi	r30, 0x40	; 64
    2838:	f6 e0       	ldi	r31, 0x06	; 6
    283a:	30 81       	ld	r19, Z
    283c:	81 e0       	ldi	r24, 0x01	; 1
    283e:	90 e0       	ldi	r25, 0x00	; 0
    2840:	23 e0       	ldi	r18, 0x03	; 3
    2842:	24 0f       	add	r18, r20
    2844:	02 c0       	rjmp	.+4      	; 0x284a <pwm_init+0x68>
    2846:	88 0f       	add	r24, r24
    2848:	99 1f       	adc	r25, r25
    284a:	2a 95       	dec	r18
    284c:	e2 f7       	brpl	.-8      	; 0x2846 <pwm_init+0x64>
    284e:	83 2b       	or	r24, r19
    2850:	80 83       	st	Z, r24
		num_chan = 2;
		break;
    2852:	5e c0       	rjmp	.+188    	; 0x2910 <pwm_init+0x12e>
#endif
#if defined(TCD0)
	case PWM_TCD0:
		config->tc = &TCD0;
    2854:	80 e0       	ldi	r24, 0x00	; 0
    2856:	99 e0       	ldi	r25, 0x09	; 9
    2858:	88 83       	st	Y, r24
    285a:	99 83       	std	Y+1, r25	; 0x01
		PORTD.DIR |= (1 << (channel-1));
    285c:	e0 e6       	ldi	r30, 0x60	; 96
    285e:	f6 e0       	ldi	r31, 0x06	; 6
    2860:	30 81       	ld	r19, Z
    2862:	81 e0       	ldi	r24, 0x01	; 1
    2864:	90 e0       	ldi	r25, 0x00	; 0
    2866:	2f ef       	ldi	r18, 0xFF	; 255
    2868:	24 0f       	add	r18, r20
    286a:	02 c0       	rjmp	.+4      	; 0x2870 <pwm_init+0x8e>
    286c:	88 0f       	add	r24, r24
    286e:	99 1f       	adc	r25, r25
    2870:	2a 95       	dec	r18
    2872:	e2 f7       	brpl	.-8      	; 0x286c <pwm_init+0x8a>
    2874:	83 2b       	or	r24, r19
    2876:	80 83       	st	Z, r24
		num_chan = 4;
		break;
    2878:	4b c0       	rjmp	.+150    	; 0x2910 <pwm_init+0x12e>
#endif
#if defined(TCD1)
	case PWM_TCD1:
		config->tc = &TCD1;
    287a:	80 e4       	ldi	r24, 0x40	; 64
    287c:	99 e0       	ldi	r25, 0x09	; 9
    287e:	88 83       	st	Y, r24
    2880:	99 83       	std	Y+1, r25	; 0x01
		PORTD.DIR |= (1 << (channel+3));
    2882:	e0 e6       	ldi	r30, 0x60	; 96
    2884:	f6 e0       	ldi	r31, 0x06	; 6
    2886:	30 81       	ld	r19, Z
    2888:	81 e0       	ldi	r24, 0x01	; 1
    288a:	90 e0       	ldi	r25, 0x00	; 0
    288c:	23 e0       	ldi	r18, 0x03	; 3
    288e:	24 0f       	add	r18, r20
    2890:	02 c0       	rjmp	.+4      	; 0x2896 <pwm_init+0xb4>
    2892:	88 0f       	add	r24, r24
    2894:	99 1f       	adc	r25, r25
    2896:	2a 95       	dec	r18
    2898:	e2 f7       	brpl	.-8      	; 0x2892 <pwm_init+0xb0>
    289a:	83 2b       	or	r24, r19
    289c:	80 83       	st	Z, r24
		num_chan = 2;
		break;
    289e:	38 c0       	rjmp	.+112    	; 0x2910 <pwm_init+0x12e>
#endif

#if defined(TCE0)
	case PWM_TCE0:
		config->tc = &TCE0;
    28a0:	80 e0       	ldi	r24, 0x00	; 0
    28a2:	9a e0       	ldi	r25, 0x0A	; 10
    28a4:	88 83       	st	Y, r24
    28a6:	99 83       	std	Y+1, r25	; 0x01
		PORTE.DIR |= (1 << (channel-1));
    28a8:	e0 e8       	ldi	r30, 0x80	; 128
    28aa:	f6 e0       	ldi	r31, 0x06	; 6
    28ac:	30 81       	ld	r19, Z
    28ae:	81 e0       	ldi	r24, 0x01	; 1
    28b0:	90 e0       	ldi	r25, 0x00	; 0
    28b2:	2f ef       	ldi	r18, 0xFF	; 255
    28b4:	24 0f       	add	r18, r20
    28b6:	02 c0       	rjmp	.+4      	; 0x28bc <pwm_init+0xda>
    28b8:	88 0f       	add	r24, r24
    28ba:	99 1f       	adc	r25, r25
    28bc:	2a 95       	dec	r18
    28be:	e2 f7       	brpl	.-8      	; 0x28b8 <pwm_init+0xd6>
    28c0:	83 2b       	or	r24, r19
    28c2:	80 83       	st	Z, r24
		num_chan = 4;
		break;
    28c4:	25 c0       	rjmp	.+74     	; 0x2910 <pwm_init+0x12e>
#endif
#if defined(TCE1)
	case PWM_TCE1:
		config->tc = &TCE1;
    28c6:	80 e4       	ldi	r24, 0x40	; 64
    28c8:	9a e0       	ldi	r25, 0x0A	; 10
    28ca:	88 83       	st	Y, r24
    28cc:	99 83       	std	Y+1, r25	; 0x01
		PORTE.DIR |= (1 << (channel+3));
    28ce:	e0 e8       	ldi	r30, 0x80	; 128
    28d0:	f6 e0       	ldi	r31, 0x06	; 6
    28d2:	30 81       	ld	r19, Z
    28d4:	81 e0       	ldi	r24, 0x01	; 1
    28d6:	90 e0       	ldi	r25, 0x00	; 0
    28d8:	23 e0       	ldi	r18, 0x03	; 3
    28da:	24 0f       	add	r18, r20
    28dc:	02 c0       	rjmp	.+4      	; 0x28e2 <pwm_init+0x100>
    28de:	88 0f       	add	r24, r24
    28e0:	99 1f       	adc	r25, r25
    28e2:	2a 95       	dec	r18
    28e4:	e2 f7       	brpl	.-8      	; 0x28de <pwm_init+0xfc>
    28e6:	83 2b       	or	r24, r19
    28e8:	80 83       	st	Z, r24
		num_chan = 2;
		break;
    28ea:	12 c0       	rjmp	.+36     	; 0x2910 <pwm_init+0x12e>
#endif

#if defined(TCF0)
	case PWM_TCF0:
		config->tc = &TCF0;
    28ec:	80 e0       	ldi	r24, 0x00	; 0
    28ee:	9b e0       	ldi	r25, 0x0B	; 11
    28f0:	88 83       	st	Y, r24
    28f2:	99 83       	std	Y+1, r25	; 0x01
		PORTF.DIR |= (1 << (channel-1));
    28f4:	e0 ea       	ldi	r30, 0xA0	; 160
    28f6:	f6 e0       	ldi	r31, 0x06	; 6
    28f8:	30 81       	ld	r19, Z
    28fa:	81 e0       	ldi	r24, 0x01	; 1
    28fc:	90 e0       	ldi	r25, 0x00	; 0
    28fe:	2f ef       	ldi	r18, 0xFF	; 255
    2900:	24 0f       	add	r18, r20
    2902:	02 c0       	rjmp	.+4      	; 0x2908 <pwm_init+0x126>
    2904:	88 0f       	add	r24, r24
    2906:	99 1f       	adc	r25, r25
    2908:	2a 95       	dec	r18
    290a:	e2 f7       	brpl	.-8      	; 0x2904 <pwm_init+0x122>
    290c:	83 2b       	or	r24, r19
    290e:	80 83       	st	Z, r24
	}

	/* Make sure we are not given a channel number larger
	   than this TC can handle */
	Assert(channel <= num_chan);
	config->channel = channel;
    2910:	4a 83       	std	Y+2, r20	; 0x02

	/* Set the correct cc_mask */
	switch (channel) {
    2912:	42 30       	cpi	r20, 0x02	; 2
    2914:	61 f0       	breq	.+24     	; 0x292e <pwm_init+0x14c>
    2916:	18 f4       	brcc	.+6      	; 0x291e <pwm_init+0x13c>
    2918:	41 30       	cpi	r20, 0x01	; 1
    291a:	31 f0       	breq	.+12     	; 0x2928 <pwm_init+0x146>
    291c:	10 c0       	rjmp	.+32     	; 0x293e <pwm_init+0x15c>
    291e:	43 30       	cpi	r20, 0x03	; 3
    2920:	49 f0       	breq	.+18     	; 0x2934 <pwm_init+0x152>
    2922:	44 30       	cpi	r20, 0x04	; 4
    2924:	51 f0       	breq	.+20     	; 0x293a <pwm_init+0x158>
    2926:	0b c0       	rjmp	.+22     	; 0x293e <pwm_init+0x15c>
	case PWM_CH_A:
		config->cc_mask = TC_CCAEN;
    2928:	80 e1       	ldi	r24, 0x10	; 16
    292a:	8b 83       	std	Y+3, r24	; 0x03
		break;
    292c:	08 c0       	rjmp	.+16     	; 0x293e <pwm_init+0x15c>
	case PWM_CH_B:
		config->cc_mask = TC_CCBEN;
    292e:	80 e2       	ldi	r24, 0x20	; 32
    2930:	8b 83       	std	Y+3, r24	; 0x03
		break;
    2932:	05 c0       	rjmp	.+10     	; 0x293e <pwm_init+0x15c>
	case PWM_CH_C:
		config->cc_mask = TC_CCCEN;
    2934:	80 e4       	ldi	r24, 0x40	; 64
    2936:	8b 83       	std	Y+3, r24	; 0x03
		break;
    2938:	02 c0       	rjmp	.+4      	; 0x293e <pwm_init+0x15c>
	case PWM_CH_D:
		config->cc_mask = TC_CCDEN;
    293a:	80 e8       	ldi	r24, 0x80	; 128
    293c:	8b 83       	std	Y+3, r24	; 0x03
		Assert(false);
		break;
	}

	/* Enable peripheral clock for this TC */
	tc_enable(config->tc);
    293e:	88 81       	ld	r24, Y
    2940:	99 81       	ldd	r25, Y+1	; 0x01
    2942:	0e 94 36 0b 	call	0x166c	; 0x166c <tc_enable>

	/* Set this TC's waveform generator in single slope mode */
	tc_set_wgm(config->tc, TC_WG_SS);
    2946:	e8 81       	ld	r30, Y
    2948:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param tc Pointer to TC module.
 * \param wgm : waveform generator
 */
static inline void tc_set_wgm(volatile void *tc, enum tc_wg_mode_t wgm)
{
	((TC0_t *)tc)->CTRLB = (((TC0_t *)tc)->CTRLB & ~TC0_WGMODE_gm) | wgm;
    294a:	81 81       	ldd	r24, Z+1	; 0x01
    294c:	88 7f       	andi	r24, 0xF8	; 248
    294e:	83 60       	ori	r24, 0x03	; 3
    2950:	81 83       	std	Z+1, r24	; 0x01

	/* Default values (disable TC and set minimum period)*/
	config->period = 0;
    2952:	1d 82       	std	Y+5, r1	; 0x05
    2954:	1e 82       	std	Y+6, r1	; 0x06
	config->clk_sel = PWM_CLK_OFF;
    2956:	1c 82       	std	Y+4, r1	; 0x04
	tc_write_clock_source(config->tc, PWM_CLK_OFF);
    2958:	e8 81       	ld	r30, Y
    295a:	f9 81       	ldd	r31, Y+1	; 0x01
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
    295c:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
    295e:	80 7f       	andi	r24, 0xF0	; 240
    2960:	80 83       	st	Z, r24

	/* Set the PWM frequency */
	pwm_set_frequency(config, freq_hz);
    2962:	b8 01       	movw	r22, r16
    2964:	ce 01       	movw	r24, r28
    2966:	d1 de       	rcall	.-606    	; 0x270a <pwm_set_frequency>
}
    2968:	df 91       	pop	r29
    296a:	cf 91       	pop	r28
    296c:	1f 91       	pop	r17
    296e:	0f 91       	pop	r16
    2970:	08 95       	ret

00002972 <pwm_start>:
 *
 * \param *config           Pointer to the PWM configuration struct
 * \param duty_cycle_scale  Duty cycle as a value between 0 and 100.
 */
void pwm_start(struct pwm_config *config, uint8_t duty_cycle_scale)
{
    2972:	cf 93       	push	r28
    2974:	df 93       	push	r29
    2976:	ec 01       	movw	r28, r24
 */
static inline void pwm_set_duty_cycle_percent(struct pwm_config *config,
		uint8_t duty_cycle_scale)
{
	Assert( duty_cycle_scale <= 100 );
	tc_write_cc_buffer(config->tc, (enum tc_cc_channel_t)config->channel,
    2978:	2d 81       	ldd	r18, Y+5	; 0x05
    297a:	3e 81       	ldd	r19, Y+6	; 0x06
    297c:	a6 2f       	mov	r26, r22
    297e:	b0 e0       	ldi	r27, 0x00	; 0
    2980:	0e 94 ed 1e 	call	0x3dda	; 0x3dda <__umulhisi3>
    2984:	24 e6       	ldi	r18, 0x64	; 100
    2986:	30 e0       	ldi	r19, 0x00	; 0
    2988:	40 e0       	ldi	r20, 0x00	; 0
    298a:	50 e0       	ldi	r21, 0x00	; 0
    298c:	0e 94 c3 1e 	call	0x3d86	; 0x3d86 <__udivmodsi4>
    2990:	8a 81       	ldd	r24, Y+2	; 0x02
    2992:	e8 81       	ld	r30, Y
    2994:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param buffer_value Counter Buffer value
 */
static inline void tc_write_cc_buffer(volatile void *tc,
		enum tc_cc_channel_t channel_index, uint16_t buffer_value)
{
	if (tc_is_tc0(void *tc)) {
    2996:	e6 fd       	sbrc	r30, 6
    2998:	17 c0       	rjmp	.+46     	; 0x29c8 <pwm_start+0x56>
		switch (channel_index) {
    299a:	82 30       	cpi	r24, 0x02	; 2
    299c:	61 f0       	breq	.+24     	; 0x29b6 <pwm_start+0x44>
    299e:	18 f4       	brcc	.+6      	; 0x29a6 <pwm_start+0x34>
    29a0:	81 30       	cpi	r24, 0x01	; 1
    29a2:	31 f0       	breq	.+12     	; 0x29b0 <pwm_start+0x3e>
    29a4:	1b c0       	rjmp	.+54     	; 0x29dc <pwm_start+0x6a>
    29a6:	83 30       	cpi	r24, 0x03	; 3
    29a8:	49 f0       	breq	.+18     	; 0x29bc <pwm_start+0x4a>
    29aa:	84 30       	cpi	r24, 0x04	; 4
    29ac:	51 f0       	breq	.+20     	; 0x29c2 <pwm_start+0x50>
    29ae:	16 c0       	rjmp	.+44     	; 0x29dc <pwm_start+0x6a>
		case TC_CCA:
			((TC0_t *)tc)->CCABUF = buffer_value;
    29b0:	20 af       	std	Z+56, r18	; 0x38
    29b2:	31 af       	std	Z+57, r19	; 0x39
    29b4:	13 c0       	rjmp	.+38     	; 0x29dc <pwm_start+0x6a>
			break;
		case TC_CCB:
			((TC0_t *)tc)->CCBBUF = buffer_value;
    29b6:	22 af       	std	Z+58, r18	; 0x3a
    29b8:	33 af       	std	Z+59, r19	; 0x3b
    29ba:	10 c0       	rjmp	.+32     	; 0x29dc <pwm_start+0x6a>
			break;
		case TC_CCC:
			((TC0_t *)tc)->CCCBUF = buffer_value;
    29bc:	24 af       	std	Z+60, r18	; 0x3c
    29be:	35 af       	std	Z+61, r19	; 0x3d
    29c0:	0d c0       	rjmp	.+26     	; 0x29dc <pwm_start+0x6a>
			break;
		case TC_CCD:
			((TC0_t *)tc)->CCDBUF = buffer_value;
    29c2:	26 af       	std	Z+62, r18	; 0x3e
    29c4:	37 af       	std	Z+63, r19	; 0x3f
    29c6:	0a c0       	rjmp	.+20     	; 0x29dc <pwm_start+0x6a>
			break;
		}
	} else if (tc_is_tc1(void *tc)) {
			switch (channel_index) {
    29c8:	81 30       	cpi	r24, 0x01	; 1
    29ca:	19 f0       	breq	.+6      	; 0x29d2 <pwm_start+0x60>
    29cc:	82 30       	cpi	r24, 0x02	; 2
    29ce:	21 f0       	breq	.+8      	; 0x29d8 <pwm_start+0x66>
    29d0:	05 c0       	rjmp	.+10     	; 0x29dc <pwm_start+0x6a>
			case TC_CCA:
				((TC1_t *)tc)->CCABUF = buffer_value;
    29d2:	20 af       	std	Z+56, r18	; 0x38
    29d4:	31 af       	std	Z+57, r19	; 0x39
    29d6:	02 c0       	rjmp	.+4      	; 0x29dc <pwm_start+0x6a>
				break;
			case TC_CCB:
				((TC1_t *)tc)->CCBBUF = buffer_value;
    29d8:	22 af       	std	Z+58, r18	; 0x3a
    29da:	33 af       	std	Z+59, r19	; 0x3b
	/* Set given duty cycle */
	pwm_set_duty_cycle_percent(config, duty_cycle_scale);
	/* Set correct TC period */
	tc_write_period(config->tc, config->period);
    29dc:	8d 81       	ldd	r24, Y+5	; 0x05
    29de:	9e 81       	ldd	r25, Y+6	; 0x06
    29e0:	e8 81       	ld	r30, Y
    29e2:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
	((TC0_t *)tc)->PER = per_value;
    29e4:	86 a3       	std	Z+38, r24	; 0x26
    29e6:	97 a3       	std	Z+39, r25	; 0x27
	/* Enable CC channel for this TC */
	tc_enable_cc_channels(config->tc, config->cc_mask);
    29e8:	8b 81       	ldd	r24, Y+3	; 0x03
    29ea:	e8 81       	ld	r30, Y
    29ec:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param enablemask CC channel
 */
static inline void tc_enable_cc_channels(volatile void *tc,
		enum tc_cc_channel_mask_enable_t enablemask)
{
	if (tc_is_tc0(void *tc)) {
    29ee:	e6 fd       	sbrc	r30, 6
    29f0:	04 c0       	rjmp	.+8      	; 0x29fa <pwm_start+0x88>
		((TC0_t *)tc)->CTRLB |= enablemask;
    29f2:	91 81       	ldd	r25, Z+1	; 0x01
    29f4:	89 2b       	or	r24, r25
    29f6:	81 83       	std	Z+1, r24	; 0x01
    29f8:	04 c0       	rjmp	.+8      	; 0x2a02 <pwm_start+0x90>
	} else if (tc_is_tc1(void *tc)) {
		((TC1_t *)tc)->CTRLB |=
    29fa:	91 81       	ldd	r25, Z+1	; 0x01
    29fc:	80 73       	andi	r24, 0x30	; 48
    29fe:	89 2b       	or	r24, r25
    2a00:	81 83       	std	Z+1, r24	; 0x01
	/* Enable TC by setting correct clock prescaler */
	tc_write_clock_source(config->tc, config->clk_sel);
    2a02:	e8 81       	ld	r30, Y
    2a04:	f9 81       	ldd	r31, Y+1	; 0x01
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
    2a06:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
    2a08:	80 7f       	andi	r24, 0xF0	; 240
    2a0a:	9c 81       	ldd	r25, Y+4	; 0x04
    2a0c:	89 2b       	or	r24, r25
    2a0e:	80 83       	st	Z, r24
}
    2a10:	df 91       	pop	r29
    2a12:	cf 91       	pop	r28
    2a14:	08 95       	ret

00002a16 <usb_callback_suspend_action>:

void halt(void)
{
	/* MAIN Loop Shutdown */

	runmode = 0;
    2a16:	08 95       	ret

00002a18 <usb_callback_resume_action>:
    2a18:	08 95       	ret

00002a1a <usb_callback_remotewakeup_enable>:
    2a1a:	08 95       	ret

00002a1c <usb_callback_remotewakeup_disable>:
    2a1c:	08 95       	ret

00002a1e <usb_callback_cdc_enable>:
    2a1e:	81 e0       	ldi	r24, 0x01	; 1
    2a20:	08 95       	ret

00002a22 <usb_callback_cdc_disable>:
    2a22:	08 95       	ret

00002a24 <usb_callback_config>:
    2a24:	08 95       	ret

00002a26 <usb_callback_cdc_set_dtr>:
    2a26:	08 95       	ret

00002a28 <usb_callback_cdc_set_rts>:
    2a28:	08 95       	ret

00002a2a <usb_callback_rx_notify>:
    2a2a:	08 95       	ret

00002a2c <usb_callback_tx_empty_notify>:
    2a2c:	08 95       	ret

00002a2e <main>:
}

int main(void)
{
    2a2e:	8f 92       	push	r8
    2a30:	9f 92       	push	r9
    2a32:	af 92       	push	r10
    2a34:	bf 92       	push	r11
    2a36:	cf 92       	push	r12
    2a38:	df 92       	push	r13
    2a3a:	ef 92       	push	r14
    2a3c:	ff 92       	push	r15
    2a3e:	0f 93       	push	r16
    2a40:	1f 93       	push	r17
    2a42:	cf 93       	push	r28
    2a44:	df 93       	push	r29
    2a46:	cd b7       	in	r28, 0x3d	; 61
    2a48:	de b7       	in	r29, 0x3e	; 62
    2a4a:	c2 54       	subi	r28, 0x42	; 66
    2a4c:	d1 09       	sbc	r29, r1
    2a4e:	cd bf       	out	0x3d, r28	; 61
    2a50:	de bf       	out	0x3e, r29	; 62
 * Enables all interrupt levels, with vectors located in the application section
 * and fixed priority scheduling.
 */
static inline void pmic_init(void)
{
	PMIC.CTRL = PMIC_LVL_LOW | PMIC_LVL_MEDIUM |
    2a52:	0f 2e       	mov	r0, r31
    2a54:	f0 ea       	ldi	r31, 0xA0	; 160
    2a56:	af 2e       	mov	r10, r31
    2a58:	b1 2c       	mov	r11, r1
    2a5a:	f0 2d       	mov	r31, r0
    2a5c:	0f 2e       	mov	r0, r31
    2a5e:	f7 e0       	ldi	r31, 0x07	; 7
    2a60:	9f 2e       	mov	r9, r31
    2a62:	f0 2d       	mov	r31, r0
    2a64:	d5 01       	movw	r26, r10
    2a66:	12 96       	adiw	r26, 0x02	; 2
	uint8_t retcode = 0;
	
	/* Init of sub-modules */
	pmic_init();
	sysclk_init();
    2a68:	9c 92       	st	X, r9

/* INIT section */

static void evsys_init(void)
{
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
    2a6a:	35 d2       	rcall	.+1130   	; 0x2ed6 <sysclk_init>
    2a6c:	62 e0       	ldi	r22, 0x02	; 2
    2a6e:	80 e0       	ldi	r24, 0x00	; 0

	/* ADC - event 7 */
	EVSYS.CH7MUX = EVSYS_CHMUX_TCC0_OVF_gc;
    2a70:	ab d2       	rcall	.+1366   	; 0x2fc8 <sysclk_enable_module>
    2a72:	e0 e8       	ldi	r30, 0x80	; 128
    2a74:	f1 e0       	ldi	r31, 0x01	; 1
    2a76:	80 ec       	ldi	r24, 0xC0	; 192

	/* DAC - event 6 */
	EVSYS.CH6MUX = EVSYS_CHMUX_TCE1_OVF_gc;
    2a78:	87 83       	std	Z+7, r24	; 0x07
    2a7a:	88 ee       	ldi	r24, 0xE8	; 232


static void tc_init(void)
{
	/* DAC clock */
	tc_enable(&TCE1);
    2a7c:	86 83       	std	Z+6, r24	; 0x06
    2a7e:	80 e4       	ldi	r24, 0x40	; 64
    2a80:	9a e0       	ldi	r25, 0x0A	; 10
    2a82:	0e 94 36 0b 	call	0x166c	; 0x166c <tc_enable>
 * \param tc Pointer to TC module.
 * \param wgm : waveform generator
 */
static inline void tc_set_wgm(volatile void *tc, enum tc_wg_mode_t wgm)
{
	((TC0_t *)tc)->CTRLB = (((TC0_t *)tc)->CTRLB & ~TC0_WGMODE_gm) | wgm;
    2a86:	0f 2e       	mov	r0, r31
    2a88:	f0 e4       	ldi	r31, 0x40	; 64
    2a8a:	ef 2e       	mov	r14, r31
    2a8c:	fa e0       	ldi	r31, 0x0A	; 10
    2a8e:	ff 2e       	mov	r15, r31
    2a90:	f0 2d       	mov	r31, r0
    2a92:	f7 01       	movw	r30, r14
    2a94:	81 81       	ldd	r24, Z+1	; 0x01
    2a96:	88 7f       	andi	r24, 0xF8	; 248
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
	((TC0_t *)tc)->PER = per_value;
    2a98:	81 83       	std	Z+1, r24	; 0x01
    2a9a:	81 ee       	ldi	r24, 0xE1	; 225
    2a9c:	94 e0       	ldi	r25, 0x04	; 4
    2a9e:	86 a3       	std	Z+38, r24	; 0x26
	tc_set_wgm(&TCE1, TC_WG_NORMAL);											// Internal clock for DAC convertion
	tc_write_period(&TCE1, (sysclk_get_per_hz() / DAC_RATE_OF_CONV) - 1);		// DAC clock 48 kHz for audio play-back

	/* VCTCXO PWM signal generation */
	struct pwm_config pwm_vctcxo_cfg;
	pwm_init(&pwm_vctcxo_cfg, PWM_TCC0, PWM_CH_D, 500);							// Init PWM structure and enable timer
    2aa0:	97 a3       	std	Z+39, r25	; 0x27
    2aa2:	24 ef       	ldi	r18, 0xF4	; 244
    2aa4:	31 e0       	ldi	r19, 0x01	; 1
    2aa6:	44 e0       	ldi	r20, 0x04	; 4
    2aa8:	60 e0       	ldi	r22, 0x00	; 0
    2aaa:	ce 01       	movw	r24, r28
	pwm_start(&pwm_vctcxo_cfg, 45);												// Start PWM. Percentage with 1% granularity is to coarse, use driver access instead
    2aac:	01 96       	adiw	r24, 0x01	; 1
    2aae:	99 de       	rcall	.-718    	; 0x27e2 <pwm_init>
    2ab0:	6d e2       	ldi	r22, 0x2D	; 45
    2ab2:	ce 01       	movw	r24, r28
			break;
		case TC_CCC:
			((TC0_t *)tc)->CCCBUF = buffer_value;
			break;
		case TC_CCD:
			((TC0_t *)tc)->CCDBUF = buffer_value;
    2ab4:	01 96       	adiw	r24, 0x01	; 1
    2ab6:	5d df       	rcall	.-326    	; 0x2972 <pwm_start>
    2ab8:	c1 2c       	mov	r12, r1
    2aba:	68 94       	set
    2abc:	dd 24       	eor	r13, r13
    2abe:	d3 f8       	bld	r13, 3
    2ac0:	8d e5       	ldi	r24, 0x5D	; 93
    2ac2:	94 e7       	ldi	r25, 0x74	; 116
    2ac4:	d6 01       	movw	r26, r12
    2ac6:	de 96       	adiw	r26, 0x3e	; 62
    2ac8:	8d 93       	st	X+, r24
	struct adc_channel_config			adcch_vctcxo_conf;
	struct adc_channel_config			adcch_io_adc4_conf;
	struct adc_channel_config			adcch_io_adc5_conf;

	/* Prepare the structures */
	adc_read_configuration(&ADC_5V0,						&adc_5v0_conf);
    2aca:	9c 93       	st	X, r25
    2acc:	df 97       	sbiw	r26, 0x3f	; 63
    2ace:	be 01       	movw	r22, r28
    2ad0:	6c 5d       	subi	r22, 0xDC	; 220
    2ad2:	7f 4f       	sbci	r23, 0xFF	; 255
    2ad4:	80 e0       	ldi	r24, 0x00	; 0
    2ad6:	92 e0       	ldi	r25, 0x02	; 2
	adcch_read_configuration(&ADC_5V0, ADC_5V0_CH,			&adcch_5v0_conf);
    2ad8:	0e 94 69 03 	call	0x6d2	; 0x6d2 <adc_read_configuration>
    2adc:	ae 01       	movw	r20, r28
    2ade:	41 5c       	subi	r20, 0xC1	; 193
    2ae0:	5f 4f       	sbci	r21, 0xFF	; 255
    2ae2:	61 e0       	ldi	r22, 0x01	; 1
    2ae4:	80 e0       	ldi	r24, 0x00	; 0
    2ae6:	92 e0       	ldi	r25, 0x02	; 2
	
	adc_read_configuration(&ADC_3V0,						&adc_3v0_conf);
    2ae8:	0e 94 ed 03 	call	0x7da	; 0x7da <adcch_read_configuration>
    2aec:	be 01       	movw	r22, r28
    2aee:	63 5e       	subi	r22, 0xE3	; 227
    2af0:	7f 4f       	sbci	r23, 0xFF	; 255
    2af2:	80 e0       	ldi	r24, 0x00	; 0
    2af4:	92 e0       	ldi	r25, 0x02	; 2
	adcch_read_configuration(&ADC_3V0, ADC_3V0_CH,			&adcch_3v0_conf);
    2af6:	0e 94 69 03 	call	0x6d2	; 0x6d2 <adc_read_configuration>
    2afa:	ae 01       	movw	r20, r28
    2afc:	45 5c       	subi	r20, 0xC5	; 197
    2afe:	5f 4f       	sbci	r21, 0xFF	; 255
    2b00:	61 e0       	ldi	r22, 0x01	; 1
    2b02:	80 e0       	ldi	r24, 0x00	; 0
    2b04:	92 e0       	ldi	r25, 0x02	; 2
	
	adc_read_configuration(&ADC_VBAT,						&adc_vbat_conf);
    2b06:	0e 94 ed 03 	call	0x7da	; 0x7da <adcch_read_configuration>
    2b0a:	be 01       	movw	r22, r28
    2b0c:	6a 5e       	subi	r22, 0xEA	; 234
    2b0e:	7f 4f       	sbci	r23, 0xFF	; 255
    2b10:	80 e0       	ldi	r24, 0x00	; 0
    2b12:	92 e0       	ldi	r25, 0x02	; 2
	adcch_read_configuration(&ADC_VBAT, ADC_VBAT_CH,		&adcch_vbat_conf);
    2b14:	0e 94 69 03 	call	0x6d2	; 0x6d2 <adc_read_configuration>
    2b18:	ae 01       	movw	r20, r28
    2b1a:	49 5c       	subi	r20, 0xC9	; 201
    2b1c:	5f 4f       	sbci	r21, 0xFF	; 255
    2b1e:	61 e0       	ldi	r22, 0x01	; 1
    2b20:	80 e0       	ldi	r24, 0x00	; 0
    2b22:	92 e0       	ldi	r25, 0x02	; 2
	
	adc_read_configuration(&ADC_VCTCXO,						&adc_vctcxo_conf);
    2b24:	0e 94 ed 03 	call	0x7da	; 0x7da <adcch_read_configuration>
    2b28:	be 01       	movw	r22, r28
    2b2a:	61 5f       	subi	r22, 0xF1	; 241
    2b2c:	7f 4f       	sbci	r23, 0xFF	; 255
    2b2e:	80 e0       	ldi	r24, 0x00	; 0
    2b30:	92 e0       	ldi	r25, 0x02	; 2
	adcch_read_configuration(&ADC_VCTCXO, ADC_VCTCXO_CH,	&adcch_vctcxo_conf);
    2b32:	0e 94 69 03 	call	0x6d2	; 0x6d2 <adc_read_configuration>
    2b36:	ae 01       	movw	r20, r28
    2b38:	4d 5c       	subi	r20, 0xCD	; 205
    2b3a:	5f 4f       	sbci	r21, 0xFF	; 255
    2b3c:	62 e0       	ldi	r22, 0x02	; 2
    2b3e:	80 e0       	ldi	r24, 0x00	; 0
    2b40:	92 e0       	ldi	r25, 0x02	; 2
	
	adc_read_configuration(&ADC_IO_ADC4,					&adc_io_adc4_conf);
    2b42:	0e 94 ed 03 	call	0x7da	; 0x7da <adcch_read_configuration>
    2b46:	be 01       	movw	r22, r28
    2b48:	68 5f       	subi	r22, 0xF8	; 248
    2b4a:	7f 4f       	sbci	r23, 0xFF	; 255
    2b4c:	80 e0       	ldi	r24, 0x00	; 0
    2b4e:	92 e0       	ldi	r25, 0x02	; 2
	adcch_read_configuration(&ADC_IO_ADC4, ADC_IO_ADC4_CH,	&adcch_io_adc4_conf);
    2b50:	0e 94 69 03 	call	0x6d2	; 0x6d2 <adc_read_configuration>
    2b54:	ae 01       	movw	r20, r28
    2b56:	41 5d       	subi	r20, 0xD1	; 209
    2b58:	5f 4f       	sbci	r21, 0xFF	; 255
    2b5a:	64 e0       	ldi	r22, 0x04	; 4
    2b5c:	80 e0       	ldi	r24, 0x00	; 0
    2b5e:	92 e0       	ldi	r25, 0x02	; 2
	
	adc_read_configuration(&ADC_IO_ADC5,					&adc_io_adc5_conf);
    2b60:	0e 94 ed 03 	call	0x7da	; 0x7da <adcch_read_configuration>
    2b64:	be 01       	movw	r22, r28
    2b66:	6f 5f       	subi	r22, 0xFF	; 255
    2b68:	7f 4f       	sbci	r23, 0xFF	; 255
    2b6a:	80 e0       	ldi	r24, 0x00	; 0
    2b6c:	92 e0       	ldi	r25, 0x02	; 2
	adcch_read_configuration(&ADC_IO_ADC5, ADC_IO_ADC5_CH,	&adcch_io_adc5_conf);
    2b6e:	0e 94 69 03 	call	0x6d2	; 0x6d2 <adc_read_configuration>
    2b72:	ae 01       	movw	r20, r28
    2b74:	45 5d       	subi	r20, 0xD5	; 213
    2b76:	5f 4f       	sbci	r21, 0xFF	; 255
    2b78:	68 e0       	ldi	r22, 0x08	; 8
    2b7a:	80 e0       	ldi	r24, 0x00	; 0
    2b7c:	92 e0       	ldi	r25, 0x02	; 2
static inline void adc_set_conversion_parameters(struct adc_config *conf,
		enum adc_sign sign, enum adc_resolution res,
		enum adc_reference ref)
{
	/* Preserve all but conversion and resolution config. */
	conf->ctrlb &= ~(ADC_CONMODE_bm | ADC_RESOLUTION_gm);
    2b7e:	0e 94 ed 03 	call	0x7da	; 0x7da <adcch_read_configuration>
	conf->ctrlb |= (uint8_t)res | (uint8_t)sign;

	conf->refctrl &= ~ADC_REFSEL_gm;
    2b82:	5d a1       	ldd	r21, Y+37	; 0x25
    2b84:	8e a1       	ldd	r24, Y+38	; 0x26
static inline void adc_set_conversion_parameters(struct adc_config *conf,
		enum adc_sign sign, enum adc_resolution res,
		enum adc_reference ref)
{
	/* Preserve all but conversion and resolution config. */
	conf->ctrlb &= ~(ADC_CONMODE_bm | ADC_RESOLUTION_gm);
    2b86:	8f 78       	andi	r24, 0x8F	; 143
	conf->ctrlb |= (uint8_t)res | (uint8_t)sign;

	conf->refctrl &= ~ADC_REFSEL_gm;
    2b88:	8e a3       	std	Y+38, r24	; 0x26
    2b8a:	4e 8d       	ldd	r20, Y+30	; 0x1e
    2b8c:	8f 8d       	ldd	r24, Y+31	; 0x1f
static inline void adc_set_conversion_parameters(struct adc_config *conf,
		enum adc_sign sign, enum adc_resolution res,
		enum adc_reference ref)
{
	/* Preserve all but conversion and resolution config. */
	conf->ctrlb &= ~(ADC_CONMODE_bm | ADC_RESOLUTION_gm);
    2b8e:	8f 78       	andi	r24, 0x8F	; 143
	conf->ctrlb |= (uint8_t)res | (uint8_t)sign;

	conf->refctrl &= ~ADC_REFSEL_gm;
    2b90:	8f 8f       	std	Y+31, r24	; 0x1f
    2b92:	3f 89       	ldd	r19, Y+23	; 0x17
    2b94:	88 8d       	ldd	r24, Y+24	; 0x18
static inline void adc_set_conversion_parameters(struct adc_config *conf,
		enum adc_sign sign, enum adc_resolution res,
		enum adc_reference ref)
{
	/* Preserve all but conversion and resolution config. */
	conf->ctrlb &= ~(ADC_CONMODE_bm | ADC_RESOLUTION_gm);
    2b96:	8f 78       	andi	r24, 0x8F	; 143
	conf->ctrlb |= (uint8_t)res | (uint8_t)sign;

	conf->refctrl &= ~ADC_REFSEL_gm;
    2b98:	88 8f       	std	Y+24, r24	; 0x18
    2b9a:	28 89       	ldd	r18, Y+16	; 0x10
    2b9c:	89 89       	ldd	r24, Y+17	; 0x11
static inline void adc_set_conversion_parameters(struct adc_config *conf,
		enum adc_sign sign, enum adc_resolution res,
		enum adc_reference ref)
{
	/* Preserve all but conversion and resolution config. */
	conf->ctrlb &= ~(ADC_CONMODE_bm | ADC_RESOLUTION_gm);
    2b9e:	8f 78       	andi	r24, 0x8F	; 143
	conf->ctrlb |= (uint8_t)res | (uint8_t)sign;

	conf->refctrl &= ~ADC_REFSEL_gm;
    2ba0:	89 8b       	std	Y+17, r24	; 0x11
    2ba2:	99 85       	ldd	r25, Y+9	; 0x09
    2ba4:	8a 85       	ldd	r24, Y+10	; 0x0a
static inline void adc_set_conversion_parameters(struct adc_config *conf,
		enum adc_sign sign, enum adc_resolution res,
		enum adc_reference ref)
{
	/* Preserve all but conversion and resolution config. */
	conf->ctrlb &= ~(ADC_CONMODE_bm | ADC_RESOLUTION_gm);
    2ba6:	8f 78       	andi	r24, 0x8F	; 143
	conf->ctrlb |= (uint8_t)res | (uint8_t)sign;

	conf->refctrl &= ~ADC_REFSEL_gm;
    2ba8:	8a 87       	std	Y+10, r24	; 0x0a
    2baa:	8a 81       	ldd	r24, Y+2	; 0x02
    2bac:	6b 81       	ldd	r22, Y+3	; 0x03
		break;
#endif

	case ADC_TRIG_EVENT_SYNCSWEEP:
		conf->ctrlb &= ~ADC_FREERUN_bm;
		conf->evctrl =
    2bae:	6f 78       	andi	r22, 0x8F	; 143
    2bb0:	6b 83       	std	Y+3, r22	; 0x03
		conf->evctrl = ADC_EVACT_NONE_gc;
		break;

	case ADC_TRIG_EVENT_SINGLE:
		conf->ctrlb &= ~ADC_FREERUN_bm;
		conf->evctrl = (base_ev_ch << ADC_EVSEL_gp) |
    2bb2:	66 ec       	ldi	r22, 0xC6	; 198
    2bb4:	6f a3       	std	Y+39, r22	; 0x27
    2bb6:	11 e0       	ldi	r17, 0x01	; 1
		psc = ADC_PRESCALER_DIV256_gc;
	} else {
		psc = ADC_PRESCALER_DIV512_gc;
	}

	conf->prescaler = psc;
    2bb8:	1b 87       	std	Y+11, r17	; 0x0b
    2bba:	1c 83       	std	Y+4, r17	; 0x04
    2bbc:	04 e0       	ldi	r16, 0x04	; 4
    2bbe:	08 a7       	std	Y+40, r16	; 0x28
    2bc0:	09 a3       	std	Y+33, r16	; 0x21
    2bc2:	0a 8f       	std	Y+26, r16	; 0x1a
    2bc4:	0b 8b       	std	Y+19, r16	; 0x13
static inline void adc_set_gain_impedance_mode(struct adc_config *conf,
		enum adc_gainstage_impmode impmode)
{
	switch (impmode) {
	case ADC_GAIN_HIGHIMPEDANCE:
		conf->ctrlb &= ~ADC_IMPMODE_bm;
    2bc6:	0c 87       	std	Y+12, r16	; 0x0c
    2bc8:	0d 83       	std	Y+5, r16	; 0x05
    2bca:	51 70       	andi	r21, 0x01	; 1
    2bcc:	50 64       	ori	r21, 0x40	; 64
    2bce:	5d a3       	std	Y+37, r21	; 0x25
    2bd0:	49 70       	andi	r20, 0x09	; 9
    2bd2:	40 64       	ori	r20, 0x40	; 64
    2bd4:	4e 8f       	std	Y+30, r20	; 0x1e
    2bd6:	39 70       	andi	r19, 0x09	; 9
    2bd8:	30 64       	ori	r19, 0x40	; 64
    2bda:	3f 8b       	std	Y+23, r19	; 0x17
    2bdc:	29 70       	andi	r18, 0x09	; 9
    2bde:	20 64       	ori	r18, 0x40	; 64
    2be0:	28 8b       	std	Y+16, r18	; 0x10
    2be2:	91 70       	andi	r25, 0x01	; 1
    2be4:	90 64       	ori	r25, 0x40	; 64
    2be6:	99 87       	std	Y+9, r25	; 0x09
    2be8:	81 70       	andi	r24, 0x01	; 1
				ADC_CH_MUXPOS_gp;
	} else if (neg == ADCCH_NEG_NONE) {
		/* Configure for single-ended measurement. */
		Assert(gain == 1);

		ch_conf->ctrl = ADC_CH_INPUTMODE_SINGLEENDED_gc;
    2bea:	80 64       	ori	r24, 0x40	; 64
		ch_conf->muxctrl = pos << ADC_CH_MUXPOS_gp;
    2bec:	8a 83       	std	Y+2, r24	; 0x02
    2bee:	1f af       	std	Y+63, r17	; 0x3f
    2bf0:	80 e1       	ldi	r24, 0x10	; 16
    2bf2:	21 96       	adiw	r28, 0x01	; 1
				ADC_CH_MUXPOS_gp;
	} else if (neg == ADCCH_NEG_NONE) {
		/* Configure for single-ended measurement. */
		Assert(gain == 1);

		ch_conf->ctrl = ADC_CH_INPUTMODE_SINGLEENDED_gc;
    2bf4:	8f af       	std	Y+63, r24	; 0x3f
		ch_conf->muxctrl = pos << ADC_CH_MUXPOS_gp;
    2bf6:	21 97       	sbiw	r28, 0x01	; 1
				ADC_CH_MUXPOS_gp;
	} else if (neg == ADCCH_NEG_NONE) {
		/* Configure for single-ended measurement. */
		Assert(gain == 1);

		ch_conf->ctrl = ADC_CH_INPUTMODE_SINGLEENDED_gc;
    2bf8:	1b af       	std	Y+59, r17	; 0x3b
		ch_conf->muxctrl = pos << ADC_CH_MUXPOS_gp;
    2bfa:	1c ae       	std	Y+60, r1	; 0x3c
    2bfc:	1f ab       	std	Y+55, r17	; 0x37
				ADC_CH_MUXPOS_gp;
	} else if (neg == ADCCH_NEG_NONE) {
		/* Configure for single-ended measurement. */
		Assert(gain == 1);

		ch_conf->ctrl = ADC_CH_INPUTMODE_SINGLEENDED_gc;
    2bfe:	88 e1       	ldi	r24, 0x18	; 24
		ch_conf->muxctrl = pos << ADC_CH_MUXPOS_gp;
    2c00:	88 af       	std	Y+56, r24	; 0x38
    2c02:	1b ab       	std	Y+51, r17	; 0x33
    2c04:	68 94       	set
    2c06:	88 24       	eor	r8, r8
				ADC_CH_MUXPOS_gp;
	} else if (neg == ADCCH_NEG_NONE) {
		/* Configure for single-ended measurement. */
		Assert(gain == 1);

		ch_conf->ctrl = ADC_CH_INPUTMODE_SINGLEENDED_gc;
    2c08:	83 f8       	bld	r8, 3
		ch_conf->muxctrl = pos << ADC_CH_MUXPOS_gp;
    2c0a:	8c aa       	std	Y+52, r8	; 0x34
    2c0c:	1f a7       	std	Y+47, r17	; 0x2f
				ADC_CH_MUXPOS_gp;
	} else if (neg == ADCCH_NEG_NONE) {
		/* Configure for single-ended measurement. */
		Assert(gain == 1);

		ch_conf->ctrl = ADC_CH_INPUTMODE_SINGLEENDED_gc;
    2c0e:	80 e2       	ldi	r24, 0x20	; 32
		ch_conf->muxctrl = pos << ADC_CH_MUXPOS_gp;
    2c10:	88 ab       	std	Y+48, r24	; 0x30
    2c12:	1b a7       	std	Y+43, r17	; 0x2b
 * \param mode Interrupt mode to set.
 */
static inline void adcch_set_interrupt_mode(struct adc_channel_config *ch_conf,
		enum adcch_mode mode)
{
	ch_conf->intctrl &= ~ADC_CH_INTMODE_gm;
    2c14:	88 e2       	ldi	r24, 0x28	; 40
    2c16:	8c a7       	std	Y+44, r24	; 0x2c
    2c18:	22 96       	adiw	r28, 0x02	; 2
    2c1a:	8f ad       	ldd	r24, Y+63	; 0x3f
    2c1c:	22 97       	sbiw	r28, 0x02	; 2
    2c1e:	83 7f       	andi	r24, 0xF3	; 243
    2c20:	22 96       	adiw	r28, 0x02	; 2
    2c22:	8f af       	std	Y+63, r24	; 0x3f
    2c24:	22 97       	sbiw	r28, 0x02	; 2
    2c26:	8d ad       	ldd	r24, Y+61	; 0x3d
    2c28:	83 7f       	andi	r24, 0xF3	; 243
    2c2a:	8d af       	std	Y+61, r24	; 0x3d
    2c2c:	89 ad       	ldd	r24, Y+57	; 0x39
    2c2e:	83 7f       	andi	r24, 0xF3	; 243
    2c30:	89 af       	std	Y+57, r24	; 0x39
    2c32:	8d a9       	ldd	r24, Y+53	; 0x35
    2c34:	83 7f       	andi	r24, 0xF3	; 243
    2c36:	8d ab       	std	Y+53, r24	; 0x35
    2c38:	89 a9       	ldd	r24, Y+49	; 0x31
    2c3a:	83 7f       	andi	r24, 0xF3	; 243
    2c3c:	89 ab       	std	Y+49, r24	; 0x31
    2c3e:	8d a5       	ldd	r24, Y+45	; 0x2d
{
	Assert(start_offset < 16);
	Assert(max_offset < 16);
	Assert(start_offset <= max_offset);

	ch_conf->scan = max_offset | (start_offset << ADC_CH_OFFSET_gp);
    2c40:	83 7f       	andi	r24, 0xF3	; 243
    2c42:	8d a7       	std	Y+45, r24	; 0x2d
    2c44:	83 e0       	ldi	r24, 0x03	; 3
    2c46:	23 96       	adiw	r28, 0x03	; 3
    2c48:	8f af       	std	Y+63, r24	; 0x3f
    2c4a:	23 97       	sbiw	r28, 0x03	; 3
	adcch_set_pin_scan(&adcch_5v0_conf,		0, 3);
	adcch_set_pin_scan(&adcch_3v0_conf,		0, 3);
	adcch_set_pin_scan(&adcch_vbat_conf,	0, 3);

	/* Execute the new settings */
	adc_write_configuration(&ADC_5V0,						&adc_5v0_conf);
    2c4c:	8e af       	std	Y+62, r24	; 0x3e
    2c4e:	8a af       	std	Y+58, r24	; 0x3a
    2c50:	be 01       	movw	r22, r28
    2c52:	6c 5d       	subi	r22, 0xDC	; 220
    2c54:	7f 4f       	sbci	r23, 0xFF	; 255
    2c56:	80 e0       	ldi	r24, 0x00	; 0
    2c58:	92 e0       	ldi	r25, 0x02	; 2
	adcch_write_configuration(&ADC_5V0, ADC_5V0_CH,			&adcch_5v0_conf);
    2c5a:	0e 94 ff 02 	call	0x5fe	; 0x5fe <adc_write_configuration>
    2c5e:	ae 01       	movw	r20, r28
    2c60:	41 5c       	subi	r20, 0xC1	; 193
    2c62:	5f 4f       	sbci	r21, 0xFF	; 255
    2c64:	61 e0       	ldi	r22, 0x01	; 1
    2c66:	80 e0       	ldi	r24, 0x00	; 0
    2c68:	92 e0       	ldi	r25, 0x02	; 2
	
	adc_write_configuration(&ADC_3V0,						&adc_3v0_conf);
    2c6a:	0e 94 a2 03 	call	0x744	; 0x744 <adcch_write_configuration>
    2c6e:	be 01       	movw	r22, r28
    2c70:	63 5e       	subi	r22, 0xE3	; 227
    2c72:	7f 4f       	sbci	r23, 0xFF	; 255
    2c74:	80 e0       	ldi	r24, 0x00	; 0
    2c76:	92 e0       	ldi	r25, 0x02	; 2
	adcch_write_configuration(&ADC_3V0, ADC_3V0_CH,			&adcch_3v0_conf);
    2c78:	0e 94 ff 02 	call	0x5fe	; 0x5fe <adc_write_configuration>
    2c7c:	ae 01       	movw	r20, r28
    2c7e:	45 5c       	subi	r20, 0xC5	; 197
    2c80:	5f 4f       	sbci	r21, 0xFF	; 255
    2c82:	61 e0       	ldi	r22, 0x01	; 1
    2c84:	80 e0       	ldi	r24, 0x00	; 0
    2c86:	92 e0       	ldi	r25, 0x02	; 2
	
	adc_write_configuration(&ADC_VBAT,						&adc_vbat_conf);
    2c88:	0e 94 a2 03 	call	0x744	; 0x744 <adcch_write_configuration>
    2c8c:	be 01       	movw	r22, r28
    2c8e:	6a 5e       	subi	r22, 0xEA	; 234
    2c90:	7f 4f       	sbci	r23, 0xFF	; 255
    2c92:	80 e0       	ldi	r24, 0x00	; 0
    2c94:	92 e0       	ldi	r25, 0x02	; 2
	adcch_write_configuration(&ADC_VBAT, ADC_VBAT_CH,		&adcch_vbat_conf);
    2c96:	0e 94 ff 02 	call	0x5fe	; 0x5fe <adc_write_configuration>
    2c9a:	ae 01       	movw	r20, r28
    2c9c:	49 5c       	subi	r20, 0xC9	; 201
    2c9e:	5f 4f       	sbci	r21, 0xFF	; 255
    2ca0:	61 e0       	ldi	r22, 0x01	; 1
    2ca2:	80 e0       	ldi	r24, 0x00	; 0
    2ca4:	92 e0       	ldi	r25, 0x02	; 2
	
	adc_write_configuration(&ADC_VCTCXO,					&adc_vctcxo_conf);
    2ca6:	0e 94 a2 03 	call	0x744	; 0x744 <adcch_write_configuration>
    2caa:	be 01       	movw	r22, r28
    2cac:	61 5f       	subi	r22, 0xF1	; 241
    2cae:	7f 4f       	sbci	r23, 0xFF	; 255
    2cb0:	80 e0       	ldi	r24, 0x00	; 0
    2cb2:	92 e0       	ldi	r25, 0x02	; 2
	adcch_write_configuration(&ADC_VCTCXO, ADC_VCTCXO_CH,	&adcch_vctcxo_conf);
    2cb4:	0e 94 ff 02 	call	0x5fe	; 0x5fe <adc_write_configuration>
    2cb8:	ae 01       	movw	r20, r28
    2cba:	4d 5c       	subi	r20, 0xCD	; 205
    2cbc:	5f 4f       	sbci	r21, 0xFF	; 255
    2cbe:	62 e0       	ldi	r22, 0x02	; 2
    2cc0:	80 e0       	ldi	r24, 0x00	; 0
    2cc2:	92 e0       	ldi	r25, 0x02	; 2
	
	adc_write_configuration(&ADC_IO_ADC4,					&adc_vctcxo_conf);
    2cc4:	0e 94 a2 03 	call	0x744	; 0x744 <adcch_write_configuration>
    2cc8:	be 01       	movw	r22, r28
    2cca:	61 5f       	subi	r22, 0xF1	; 241
    2ccc:	7f 4f       	sbci	r23, 0xFF	; 255
    2cce:	80 e0       	ldi	r24, 0x00	; 0
    2cd0:	92 e0       	ldi	r25, 0x02	; 2
	adcch_write_configuration(&ADC_IO_ADC4, ADC_IO_ADC4_CH,	&adcch_vctcxo_conf);
    2cd2:	0e 94 ff 02 	call	0x5fe	; 0x5fe <adc_write_configuration>
    2cd6:	ae 01       	movw	r20, r28
    2cd8:	4d 5c       	subi	r20, 0xCD	; 205
    2cda:	5f 4f       	sbci	r21, 0xFF	; 255
    2cdc:	64 e0       	ldi	r22, 0x04	; 4
    2cde:	80 e0       	ldi	r24, 0x00	; 0
    2ce0:	92 e0       	ldi	r25, 0x02	; 2
	
	adc_write_configuration(&ADC_IO_ADC5,					&adc_vctcxo_conf);
    2ce2:	0e 94 a2 03 	call	0x744	; 0x744 <adcch_write_configuration>
    2ce6:	be 01       	movw	r22, r28
    2ce8:	61 5f       	subi	r22, 0xF1	; 241
    2cea:	7f 4f       	sbci	r23, 0xFF	; 255
    2cec:	80 e0       	ldi	r24, 0x00	; 0
    2cee:	92 e0       	ldi	r25, 0x02	; 2
	adcch_write_configuration(&ADC_IO_ADC5, ADC_IO_ADC5_CH,	&adcch_vctcxo_conf);
    2cf0:	0e 94 ff 02 	call	0x5fe	; 0x5fe <adc_write_configuration>
    2cf4:	ae 01       	movw	r20, r28
    2cf6:	4d 5c       	subi	r20, 0xCD	; 205
    2cf8:	5f 4f       	sbci	r21, 0xFF	; 255
    2cfa:	68 e0       	ldi	r22, 0x08	; 8
    2cfc:	80 e0       	ldi	r24, 0x00	; 0
    2cfe:	92 e0       	ldi	r25, 0x02	; 2
static void dac_init(void)
{
    struct dac_config dac_io_dac0_conf;
    struct dac_config dac_io_dac1_conf;

    dac_read_configuration(&DAC_IO_DAC0, &dac_io_dac0_conf);
    2d00:	0e 94 a2 03 	call	0x744	; 0x744 <adcch_write_configuration>
    2d04:	be 01       	movw	r22, r28
    2d06:	68 5f       	subi	r22, 0xF8	; 248
    2d08:	7f 4f       	sbci	r23, 0xFF	; 255
    2d0a:	80 e2       	ldi	r24, 0x20	; 32
    2d0c:	93 e0       	ldi	r25, 0x03	; 3
    dac_read_configuration(&DAC_IO_DAC1, &dac_io_dac1_conf);
    2d0e:	0e 94 b3 04 	call	0x966	; 0x966 <dac_read_configuration>
    2d12:	be 01       	movw	r22, r28
    2d14:	6f 5f       	subi	r22, 0xFF	; 255
    2d16:	7f 4f       	sbci	r23, 0xFF	; 255
    2d18:	80 e2       	ldi	r24, 0x20	; 32
    2d1a:	93 e0       	ldi	r25, 0x03	; 3
 */
__always_inline static void dac_set_conversion_parameters(
		struct dac_config *conf, enum dac_reference ref,
		enum dac_adjust adj)
{
	conf->ctrlc = (uint8_t)ref | (uint8_t)adj;
    2d1c:	0e 94 b3 04 	call	0x966	; 0x966 <dac_read_configuration>
	Assert(ilog2(ch_mask) <= 2);
	Assert((ch_mask & int_out_ch_mask) == int_out_ch_mask);
	Assert(int_out_ch_mask != (DAC_CH0 | DAC_CH1));

	// Enable internal and external output channels.
	conf->ctrla = ((ch_mask ^ int_out_ch_mask) << DAC_CH0EN_bp) |
    2d20:	1a 87       	std	Y+10, r17	; 0x0a
		Assert(false);
#endif
	} else {
		setting = DAC_CHSEL_DUAL_gc;
	}
	conf->ctrlb &= ~DAC_CHSEL_gm;
    2d22:	1b 83       	std	Y+3, r17	; 0x03
	Assert(ilog2(ch_mask) <= 2);
	Assert((ch_mask & int_out_ch_mask) == int_out_ch_mask);
	Assert(int_out_ch_mask != (DAC_CH0 | DAC_CH1));

	// Enable internal and external output channels.
	conf->ctrla = ((ch_mask ^ int_out_ch_mask) << DAC_CH0EN_bp) |
    2d24:	08 87       	std	Y+8, r16	; 0x08
		Assert(false);
#endif
	} else {
		setting = DAC_CHSEL_DUAL_gc;
	}
	conf->ctrlb &= ~DAC_CHSEL_gm;
    2d26:	99 85       	ldd	r25, Y+9	; 0x09
		uint8_t ch_mask, uint8_t ev_ch)
{
	Assert(ev_ch <= 7);

	conf->ctrlb &= ~(DAC_CH1TRIG_bm | DAC_CH0TRIG_bm);
	conf->ctrlb |= (ch_mask << DAC_CH0TRIG_bp);
    2d28:	89 82       	std	Y+1, r8	; 0x01
    2d2a:	8a 81       	ldd	r24, Y+2	; 0x02
    2d2c:	9c 79       	andi	r25, 0x9C	; 156
	conf->evctrl = ev_ch << DAC_EVSEL_gp;
    2d2e:	91 60       	ori	r25, 0x01	; 1
    2d30:	99 87       	std	Y+9, r25	; 0x09
		uint8_t ch_mask, uint8_t ev_ch)
{
	Assert(ev_ch <= 7);

	conf->ctrlb &= ~(DAC_CH1TRIG_bm | DAC_CH0TRIG_bm);
	conf->ctrlb |= (ch_mask << DAC_CH0TRIG_bp);
    2d32:	96 e0       	ldi	r25, 0x06	; 6
    2d34:	9b 87       	std	Y+11, r25	; 0x0b
    2d36:	8c 79       	andi	r24, 0x9C	; 156
	conf->evctrl = ev_ch << DAC_EVSEL_gp;
    2d38:	82 60       	ori	r24, 0x02	; 2
    #ifdef XMEGA_DAC_VERSION_1
    dac_set_conversion_interval(&dac_io_dac0_conf, 2);
    dac_set_conversion_interval(&dac_io_dac1_conf, 2);
    #endif

    dac_write_configuration(&DAC_IO_DAC0, &dac_io_dac0_conf);
    2d3a:	8a 83       	std	Y+2, r24	; 0x02
    2d3c:	9c 83       	std	Y+4, r25	; 0x04
    2d3e:	be 01       	movw	r22, r28
    2d40:	68 5f       	subi	r22, 0xF8	; 248
    2d42:	7f 4f       	sbci	r23, 0xFF	; 255
    2d44:	80 e2       	ldi	r24, 0x20	; 32
    2d46:	93 e0       	ldi	r25, 0x03	; 3
    dac_write_configuration(&DAC_IO_DAC1, &dac_io_dac1_conf);
    2d48:	0e 94 57 04 	call	0x8ae	; 0x8ae <dac_write_configuration>
    2d4c:	be 01       	movw	r22, r28
    2d4e:	6f 5f       	subi	r22, 0xFF	; 255
    2d50:	7f 4f       	sbci	r23, 0xFF	; 255
    2d52:	80 e2       	ldi	r24, 0x20	; 32
    2d54:	93 e0       	ldi	r25, 0x03	; 3
	tc_init();
	adc_init();
	dac_init();
	
	/* All interrupt sources prepared here - IRQ activation */
	irq_initialize_vectors();
    2d56:	0e 94 57 04 	call	0x8ae	; 0x8ae <dac_write_configuration>
	cpu_irq_enable();
    2d5a:	f5 01       	movw	r30, r10
	
	board_init();		// Activates all in/out pins - transitions from Z to dedicated states
    2d5c:	92 82       	std	Z+2, r9	; 0x02
    2d5e:	78 94       	sei
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
		sleepmgr_locks[i] = 0;
    2d60:	0e 94 2e 01 	call	0x25c	; 0x25c <board_init>
    2d64:	e4 e1       	ldi	r30, 0x14	; 20
    2d66:	f4 e2       	ldi	r31, 0x24	; 36
    2d68:	10 82       	st	Z, r1
    2d6a:	11 82       	std	Z+1, r1	; 0x01
    2d6c:	12 82       	std	Z+2, r1	; 0x02
	}
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
    2d6e:	13 82       	std	Z+3, r1	; 0x03
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
    2d70:	14 82       	std	Z+4, r1	; 0x04
    2d72:	15 83       	std	Z+5, r17	; 0x05
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
    2d74:	d6 01       	movw	r26, r12
    2d76:	8c 91       	ld	r24, X
    2d78:	80 7f       	andi	r24, 0xF0	; 240
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
    2d7a:	81 60       	ori	r24, 0x01	; 1
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
    2d7c:	8c 93       	st	X, r24
    2d7e:	f7 01       	movw	r30, r14
    2d80:	80 81       	ld	r24, Z
}


static void usb_init(void)
{
	udc_start();
    2d82:	80 7f       	andi	r24, 0xF0	; 240
    2d84:	81 60       	ori	r24, 0x01	; 1
	/* Init of USB system */
	usb_init();			// USB device stack start function to enable stack and start USB
	
	
	/* The application code */
	runmode = (uint8_t) 1;
    2d86:	80 83       	st	Z, r24
    2d88:	ca d4       	rcall	.+2452   	; 0x371e <udc_start>
 */
__always_inline static bool dac_channel_is_ready(DAC_t *dac, uint8_t ch_mask)
{
	Assert(dac);

	return (dac->STATUS & ch_mask) == ch_mask;
    2d8a:	10 93 c7 22 	sts	0x22C7, r17	; 0x8022c7 <runmode>
	ch = ilog2(ch_mask);
	Assert(ch <= 1);
	dac_ch = (uint16_t *)&dac->CH0DATA + ch;

	flags = cpu_irq_save();
	*dac_ch = val;
    2d8e:	40 e2       	ldi	r20, 0x20	; 32
    2d90:	53 e0       	ldi	r21, 0x03	; 3

#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t *lock_ptr = sleepmgr_locks;

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
    2d92:	0a e3       	ldi	r16, 0x3A	; 58
    2d94:	13 e0       	ldi	r17, 0x03	; 3
 *
 * \param mode Sleep mode, from the device IO header file.
 */
static inline void sleep_set_mode(enum SLEEP_SMODE_enum mode)
{
	SLEEP.CTRL = mode | (SLEEP.CTRL & ~SLEEP_SMODE_gm);
    2d96:	64 e1       	ldi	r22, 0x14	; 20
    2d98:	74 e2       	ldi	r23, 0x24	; 36
 */
__always_inline static bool dac_channel_is_ready(DAC_t *dac, uint8_t ch_mask)
{
	Assert(dac);

	return (dac->STATUS & ch_mask) == ch_mask;
    2d9a:	28 e4       	ldi	r18, 0x48	; 72
    2d9c:	30 e0       	ldi	r19, 0x00	; 0
    2d9e:	da 01       	movw	r26, r20
    2da0:	15 96       	adiw	r26, 0x05	; 5

static void task_dac(void)
{
	static int idx_dacX = 0;
	
	if (dac_channel_is_ready(&DAC_IO_DAC0, DAC_CH0 | DAC_CH1)) {
    2da2:	8c 91       	ld	r24, X
    2da4:	15 97       	sbiw	r26, 0x05	; 5
    2da6:	83 70       	andi	r24, 0x03	; 3
		dac_set_channel_value(&DAC_IO_DAC0, DAC_IO_DAC0_CHANNEL, dac_io_dac0_buf[idx_dacX]);
    2da8:	83 30       	cpi	r24, 0x03	; 3
    2daa:	c1 f5       	brne	.+112    	; 0x2e1c <main+0x3ee>
    2dac:	e0 91 c5 22 	lds	r30, 0x22C5	; 0x8022c5 <idx_dacX.6545>
    2db0:	f0 91 c6 22 	lds	r31, 0x22C6	; 0x8022c6 <idx_dacX.6545+0x1>
    2db4:	ee 0f       	add	r30, r30
    2db6:	ff 1f       	adc	r31, r31
    2db8:	ec 5f       	subi	r30, 0xFC	; 252
    2dba:	fe 4d       	sbci	r31, 0xDE	; 222
    2dbc:	01 90       	ld	r0, Z+

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    2dbe:	f0 81       	ld	r31, Z
    2dc0:	e0 2d       	mov	r30, r0
	cpu_irq_disable();
    2dc2:	8f b7       	in	r24, 0x3f	; 63
	return flags;
    2dc4:	88 87       	std	Y+8, r24	; 0x08
	ch = ilog2(ch_mask);
	Assert(ch <= 1);
	dac_ch = (uint16_t *)&dac->CH0DATA + ch;

	flags = cpu_irq_save();
	*dac_ch = val;
    2dc6:	f8 94       	cli
    2dc8:	88 85       	ldd	r24, Y+8	; 0x08
    2dca:	58 96       	adiw	r26, 0x18	; 24
    2dcc:	ed 93       	st	X+, r30
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    2dce:	fc 93       	st	X, r31
		dac_set_channel_value(&DAC_IO_DAC1, DAC_IO_DAC1_CHANNEL, dac_io_dac1_buf[idx_dacX]);
    2dd0:	59 97       	sbiw	r26, 0x19	; 25
    2dd2:	8f bf       	out	0x3f, r24	; 63
    2dd4:	e0 91 c5 22 	lds	r30, 0x22C5	; 0x8022c5 <idx_dacX.6545>
    2dd8:	f0 91 c6 22 	lds	r31, 0x22C6	; 0x8022c6 <idx_dacX.6545+0x1>
    2ddc:	ee 0f       	add	r30, r30
    2dde:	ff 1f       	adc	r31, r31
    2de0:	ec 53       	subi	r30, 0x3C	; 60
    2de2:	ff 4d       	sbci	r31, 0xDF	; 223
    2de4:	01 90       	ld	r0, Z+

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    2de6:	f0 81       	ld	r31, Z
    2de8:	e0 2d       	mov	r30, r0
	cpu_irq_disable();
    2dea:	8f b7       	in	r24, 0x3f	; 63
	return flags;
    2dec:	89 83       	std	Y+1, r24	; 0x01
    2dee:	f8 94       	cli
    2df0:	89 81       	ldd	r24, Y+1	; 0x01
    2df2:	d8 01       	movw	r26, r16
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    2df4:	ed 93       	st	X+, r30
		
		idx_dacX++;
		idx_dacX %= DAC_NR_OF_SAMPLES;
    2df6:	fc 93       	st	X, r31
    2df8:	8f bf       	out	0x3f, r24	; 63
    2dfa:	80 91 c5 22 	lds	r24, 0x22C5	; 0x8022c5 <idx_dacX.6545>
    2dfe:	90 91 c6 22 	lds	r25, 0x22C6	; 0x8022c6 <idx_dacX.6545+0x1>
    2e02:	01 96       	adiw	r24, 0x01	; 1
    2e04:	8f 71       	andi	r24, 0x1F	; 31
    2e06:	90 78       	andi	r25, 0x80	; 128
    2e08:	99 23       	and	r25, r25
    2e0a:	24 f4       	brge	.+8      	; 0x2e14 <main+0x3e6>
    2e0c:	01 97       	sbiw	r24, 0x01	; 1
    2e0e:	80 6e       	ori	r24, 0xE0	; 224
    2e10:	9f 6f       	ori	r25, 0xFF	; 255
    2e12:	01 96       	adiw	r24, 0x01	; 1
    2e14:	80 93 c5 22 	sts	0x22C5, r24	; 0x8022c5 <idx_dacX.6545>
static inline void sleepmgr_enter_sleep(void)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	enum sleepmgr_mode sleep_mode;

	cpu_irq_disable();
    2e18:	90 93 c6 22 	sts	0x22C6, r25	; 0x8022c6 <idx_dacX.6545+0x1>

#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t *lock_ptr = sleepmgr_locks;

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
    2e1c:	f8 94       	cli
    2e1e:	fb 01       	movw	r30, r22
    2e20:	80 81       	ld	r24, Z
    2e22:	81 11       	cpse	r24, r1
    2e24:	09 c0       	rjmp	.+18     	; 0x2e38 <main+0x40a>
    2e26:	a5 e1       	ldi	r26, 0x15	; 21
		lock_ptr++;
		sleep_mode = (enum sleepmgr_mode)(sleep_mode + 1);
    2e28:	b4 e2       	ldi	r27, 0x24	; 36

#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t *lock_ptr = sleepmgr_locks;

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
    2e2a:	e0 e0       	ldi	r30, 0x00	; 0
    2e2c:	ef 5f       	subi	r30, 0xFF	; 255
    2e2e:	8d 91       	ld	r24, X+
	cpu_irq_disable();

	// Find the deepest allowable sleep mode
	sleep_mode = sleepmgr_get_sleep_mode();
	// Return right away if first mode (ACTIVE) is locked.
	if (sleep_mode==SLEEPMGR_ACTIVE) {
    2e30:	88 23       	and	r24, r24
    2e32:	e1 f3       	breq	.-8      	; 0x2e2c <main+0x3fe>
		cpu_irq_enable();
    2e34:	e1 11       	cpse	r30, r1
    2e36:	02 c0       	rjmp	.+4      	; 0x2e3c <main+0x40e>
    2e38:	78 94       	sei
    2e3a:	12 c0       	rjmp	.+36     	; 0x2e60 <main+0x432>

static inline void sleepmgr_sleep(const enum sleepmgr_mode sleep_mode)
{
	Assert(sleep_mode != SLEEPMGR_ACTIVE);
#ifdef CONFIG_SLEEPMGR_ENABLE
	sleep_set_mode(sleepmgr_configs[sleep_mode-1]);
    2e3c:	d9 01       	movw	r26, r18
    2e3e:	8c 91       	ld	r24, X
    2e40:	f0 e0       	ldi	r31, 0x00	; 0
    2e42:	e1 50       	subi	r30, 0x01	; 1
    2e44:	f0 4e       	sbci	r31, 0xE0	; 224
    2e46:	81 7f       	andi	r24, 0xF1	; 241
    2e48:	90 81       	ld	r25, Z
	sleep_enable();
    2e4a:	89 2b       	or	r24, r25
    2e4c:	8c 93       	st	X, r24
    2e4e:	8c 91       	ld	r24, X

	cpu_irq_enable();
    2e50:	81 60       	ori	r24, 0x01	; 1
	sleep_enter();
    2e52:	8c 93       	st	X, r24

	sleep_disable();
    2e54:	78 94       	sei
    2e56:	88 95       	sleep
    2e58:	f9 01       	movw	r30, r18
    2e5a:	80 81       	ld	r24, Z
	usb_init();			// USB device stack start function to enable stack and start USB
	
	
	/* The application code */
	runmode = (uint8_t) 1;
    while (runmode) {
    2e5c:	8e 7f       	andi	r24, 0xFE	; 254
    2e5e:	80 83       	st	Z, r24
    2e60:	80 91 c7 22 	lds	r24, 0x22C7	; 0x8022c7 <runmode>
		task();
		sleepmgr_enter_sleep();
    }
	
	cpu_irq_disable();
    2e64:	81 11       	cpse	r24, r1
static inline void sleepmgr_enter_sleep(void)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	enum sleepmgr_mode sleep_mode;

	cpu_irq_disable();
    2e66:	9b cf       	rjmp	.-202    	; 0x2d9e <main+0x370>

#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t *lock_ptr = sleepmgr_locks;

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
    2e68:	f8 94       	cli
    2e6a:	f8 94       	cli
    2e6c:	80 91 14 24 	lds	r24, 0x2414	; 0x802414 <sleepmgr_locks>
    2e70:	81 11       	cpse	r24, r1
    2e72:	09 c0       	rjmp	.+18     	; 0x2e86 <main+0x458>
    2e74:	a5 e1       	ldi	r26, 0x15	; 21
		lock_ptr++;
		sleep_mode = (enum sleepmgr_mode)(sleep_mode + 1);
    2e76:	b4 e2       	ldi	r27, 0x24	; 36

#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t *lock_ptr = sleepmgr_locks;

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
    2e78:	e0 e0       	ldi	r30, 0x00	; 0
    2e7a:	ef 5f       	subi	r30, 0xFF	; 255
    2e7c:	8d 91       	ld	r24, X+
	cpu_irq_disable();

	// Find the deepest allowable sleep mode
	sleep_mode = sleepmgr_get_sleep_mode();
	// Return right away if first mode (ACTIVE) is locked.
	if (sleep_mode==SLEEPMGR_ACTIVE) {
    2e7e:	88 23       	and	r24, r24
    2e80:	e1 f3       	breq	.-8      	; 0x2e7a <main+0x44c>
		cpu_irq_enable();
    2e82:	e1 11       	cpse	r30, r1
    2e84:	02 c0       	rjmp	.+4      	; 0x2e8a <main+0x45c>
    2e86:	78 94       	sei
    2e88:	13 c0       	rjmp	.+38     	; 0x2eb0 <main+0x482>
    2e8a:	a8 e4       	ldi	r26, 0x48	; 72

static inline void sleepmgr_sleep(const enum sleepmgr_mode sleep_mode)
{
	Assert(sleep_mode != SLEEPMGR_ACTIVE);
#ifdef CONFIG_SLEEPMGR_ENABLE
	sleep_set_mode(sleepmgr_configs[sleep_mode-1]);
    2e8c:	b0 e0       	ldi	r27, 0x00	; 0
    2e8e:	8c 91       	ld	r24, X
    2e90:	f0 e0       	ldi	r31, 0x00	; 0
    2e92:	e1 50       	subi	r30, 0x01	; 1
    2e94:	f0 4e       	sbci	r31, 0xE0	; 224
    2e96:	98 2f       	mov	r25, r24
    2e98:	91 7f       	andi	r25, 0xF1	; 241
    2e9a:	80 81       	ld	r24, Z
	sleep_enable();
    2e9c:	89 2b       	or	r24, r25
    2e9e:	8c 93       	st	X, r24
    2ea0:	8c 91       	ld	r24, X

	cpu_irq_enable();
    2ea2:	81 60       	ori	r24, 0x01	; 1
	sleep_enter();
    2ea4:	8c 93       	st	X, r24

	sleep_disable();
    2ea6:	78 94       	sei
    2ea8:	88 95       	sleep
    2eaa:	8c 91       	ld	r24, X
	sleepmgr_enter_sleep();
	
	return retcode;
}
    2eac:	8e 7f       	andi	r24, 0xFE	; 254
    2eae:	8c 93       	st	X, r24
    2eb0:	80 e0       	ldi	r24, 0x00	; 0
    2eb2:	90 e0       	ldi	r25, 0x00	; 0
    2eb4:	ce 5b       	subi	r28, 0xBE	; 190
    2eb6:	df 4f       	sbci	r29, 0xFF	; 255
    2eb8:	cd bf       	out	0x3d, r28	; 61
    2eba:	de bf       	out	0x3e, r29	; 62
    2ebc:	df 91       	pop	r29
    2ebe:	cf 91       	pop	r28
    2ec0:	1f 91       	pop	r17
    2ec2:	0f 91       	pop	r16
    2ec4:	ff 90       	pop	r15
    2ec6:	ef 90       	pop	r14
    2ec8:	df 90       	pop	r13
    2eca:	cf 90       	pop	r12
    2ecc:	bf 90       	pop	r11
    2ece:	af 90       	pop	r10
    2ed0:	9f 90       	pop	r9
    2ed2:	8f 90       	pop	r8
    2ed4:	08 95       	ret

00002ed6 <sysclk_init>:
#  include <nvm.h>
#endif


void sysclk_init(void)
{
    2ed6:	cf 93       	push	r28
    2ed8:	df 93       	push	r29
    2eda:	cd b7       	in	r28, 0x3d	; 61
    2edc:	de b7       	in	r29, 0x3e	; 62
    2ede:	28 97       	sbiw	r28, 0x08	; 8
    2ee0:	cd bf       	out	0x3d, r28	; 61
    2ee2:	de bf       	out	0x3e, r29	; 62
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
		*(reg++) = 0xff;
    2ee4:	8f ef       	ldi	r24, 0xFF	; 255
    2ee6:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
    2eea:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x700071>
    2eee:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x700072>
    2ef2:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x700073>
    2ef6:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x700074>
    2efa:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x700075>
    2efe:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x700076>
    2f02:	6c e1       	ldi	r22, 0x1C	; 28
    2f04:	70 e0       	ldi	r23, 0x00	; 0
    2f06:	82 e0       	ldi	r24, 0x02	; 2
    2f08:	1a d7       	rcall	.+3636   	; 0x3d3e <nvm_read_byte>
			|| (CONFIG_SYSCLK_PSBCDIV != SYSCLK_PSBCDIV_1_1)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_PSADIV,
				CONFIG_SYSCLK_PSBCDIV);
	}
#if (CONFIG_OSC_RC32_CAL==48000000UL)
	MSB(cal) = nvm_read_production_signature_row(
    2f0a:	8a 83       	std	Y+2, r24	; 0x02
    2f0c:	6d e1       	ldi	r22, 0x1D	; 29
    2f0e:	70 e0       	ldi	r23, 0x00	; 0
    2f10:	82 e0       	ldi	r24, 0x02	; 2
    2f12:	15 d7       	rcall	.+3626   	; 0x3d3e <nvm_read_byte>
			nvm_get_production_signature_row_offset(USBRCOSC));
	LSB(cal) = nvm_read_production_signature_row(
    2f14:	89 83       	std	Y+1, r24	; 0x01
	/*
	* If a device has an uncalibrated value in the
	* production signature row (early sample part), load a
	* sane default calibration value.
	*/
	if (cal == 0xFFFF) {
    2f16:	89 81       	ldd	r24, Y+1	; 0x01
    2f18:	9a 81       	ldd	r25, Y+2	; 0x02
    2f1a:	01 96       	adiw	r24, 0x01	; 1
    2f1c:	21 f4       	brne	.+8      	; 0x2f26 <sysclk_init+0x50>
		cal = 0x2340;
    2f1e:	80 e4       	ldi	r24, 0x40	; 64
    2f20:	93 e2       	ldi	r25, 0x23	; 35
    2f22:	89 83       	std	Y+1, r24	; 0x01
    2f24:	9a 83       	std	Y+2, r25	; 0x02
    2f26:	89 81       	ldd	r24, Y+1	; 0x01
    2f28:	9a 81       	ldd	r25, Y+2	; 0x02
    2f2a:	8b 83       	std	Y+3, r24	; 0x03
    2f2c:	9c 83       	std	Y+4, r25	; 0x04
		DFLLRC2M.CALB=MSB(calib);
#endif
		break;

	case OSC_ID_RC32MHZ:
		DFLLRC32M.CALA=LSB(calib);
    2f2e:	e0 e6       	ldi	r30, 0x60	; 96
    2f30:	f0 e0       	ldi	r31, 0x00	; 0
    2f32:	82 83       	std	Z+2, r24	; 0x02
		DFLLRC32M.CALB=MSB(calib);
    2f34:	8c 81       	ldd	r24, Y+4	; 0x04
    2f36:	83 83       	std	Z+3, r24	; 0x03

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return OSC.STATUS & OSC_PLLRDY_bm;
    2f38:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x700051>

static inline void pll_enable_config_defaults(unsigned int pll_id)
{
	struct pll_config pllcfg;

	if (pll_is_locked(pll_id)) {
    2f3c:	84 fd       	sbrc	r24, 4
    2f3e:	21 c0       	rjmp	.+66     	; 0x2f82 <sysclk_init+0xac>

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    2f40:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x700051>
#endif
		}
		break;

	case PLL_SRC_XOSC:
		if (!osc_is_ready(OSC_ID_XOSC)) {
    2f44:	83 fd       	sbrc	r24, 3
    2f46:	0e c0       	rjmp	.+28     	; 0x2f64 <sysclk_init+0x8e>

#ifndef CONFIG_XOSC_32KHZ_LPM
#  if (XMEGA_E && (BOARD_XOSC_TYPE == XOSC_TYPE_EXTERNAL) && defined(CONFIG_XOSC_EXTERNAL_PC4))
	OSC.XOSCCTRL = OSC_XOSCSEL4_bm;
#  else
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
    2f48:	e0 e5       	ldi	r30, 0x50	; 80
    2f4a:	f0 e0       	ldi	r31, 0x00	; 0
    2f4c:	12 82       	std	Z+2, r1	; 0x02

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    2f4e:	8f b7       	in	r24, 0x3f	; 63
    2f50:	8d 83       	std	Y+5, r24	; 0x05
	cpu_irq_disable();
    2f52:	f8 94       	cli
	return flags;
    2f54:	9d 81       	ldd	r25, Y+5	; 0x05
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
			CONFIG_XOSC_RANGE | OSC_X32KLPM_bm;
#endif /* CONFIG_XOSC_32KHZ_LPM */

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    2f56:	80 81       	ld	r24, Z
    2f58:	88 60       	ori	r24, 0x08	; 8
    2f5a:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    2f5c:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    2f5e:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
    2f60:	83 ff       	sbrs	r24, 3
    2f62:	fd cf       	rjmp	.-6      	; 0x2f5e <sysclk_init+0x88>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    2f64:	8f b7       	in	r24, 0x3f	; 63
    2f66:	8e 83       	std	Y+6, r24	; 0x06
	cpu_irq_disable();
    2f68:	f8 94       	cli
	return flags;
    2f6a:	9e 81       	ldd	r25, Y+6	; 0x06
static inline void pll_config_write(const struct pll_config *cfg,
		unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	OSC.PLLCTRL = cfg->ctrl;
    2f6c:	e0 e5       	ldi	r30, 0x50	; 80
    2f6e:	f0 e0       	ldi	r31, 0x00	; 0
    2f70:	83 ec       	ldi	r24, 0xC3	; 195
    2f72:	85 83       	std	Z+5, r24	; 0x05

	Assert(pll_id < NR_PLLS);

	flags = cpu_irq_save();
	pll_config_write(cfg, pll_id);
	OSC.CTRL |= OSC_PLLEN_bm;
    2f74:	80 81       	ld	r24, Z
    2f76:	80 61       	ori	r24, 0x10	; 16
    2f78:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    2f7a:	9f bf       	out	0x3f, r25	; 63

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return OSC.STATUS & OSC_PLLRDY_bm;
    2f7c:	81 81       	ldd	r24, Z+1	; 0x01
	default:
		Assert(false);
		break;
	}
	pll_enable(&pllcfg, pll_id);
	while (!pll_is_locked(pll_id));
    2f7e:	84 ff       	sbrs	r24, 4
    2f80:	fd cf       	rjmp	.-6      	; 0x2f7c <sysclk_init+0xa6>
		default:
			//unhandled_case(CONFIG_SYSCLK_SOURCE);
			return;
		}

		ccp_write_io((uint8_t *)&CLK.CTRL, CONFIG_SYSCLK_SOURCE);
    2f82:	64 e0       	ldi	r22, 0x04	; 4
    2f84:	80 e4       	ldi	r24, 0x40	; 64
    2f86:	90 e0       	ldi	r25, 0x00	; 0
    2f88:	e4 d6       	rcall	.+3528   	; 0x3d52 <ccp_write_io>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    2f8a:	8f b7       	in	r24, 0x3f	; 63
    2f8c:	88 87       	std	Y+8, r24	; 0x08
	cpu_irq_disable();
    2f8e:	f8 94       	cli
	return flags;
    2f90:	98 85       	ldd	r25, Y+8	; 0x08
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL &= ~id;
    2f92:	e0 e5       	ldi	r30, 0x50	; 80
    2f94:	f0 e0       	ldi	r31, 0x00	; 0
    2f96:	80 81       	ld	r24, Z
    2f98:	8e 7f       	andi	r24, 0xFE	; 254
    2f9a:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    2f9c:	9f bf       	out	0x3f, r25	; 63

#ifndef CONFIG_XOSC_32KHZ_LPM
#  if (XMEGA_E && (BOARD_XOSC_TYPE == XOSC_TYPE_EXTERNAL) && defined(CONFIG_XOSC_EXTERNAL_PC4))
	OSC.XOSCCTRL = OSC_XOSCSEL4_bm;
#  else
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
    2f9e:	12 82       	std	Z+2, r1	; 0x02

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    2fa0:	8f b7       	in	r24, 0x3f	; 63
    2fa2:	8f 83       	std	Y+7, r24	; 0x07
	cpu_irq_disable();
    2fa4:	f8 94       	cli
	return flags;
    2fa6:	9f 81       	ldd	r25, Y+7	; 0x07
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
			CONFIG_XOSC_RANGE | OSC_X32KLPM_bm;
#endif /* CONFIG_XOSC_32KHZ_LPM */

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    2fa8:	80 81       	ld	r24, Z
    2faa:	88 60       	ori	r24, 0x08	; 8
    2fac:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    2fae:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    2fb0:	81 81       	ldd	r24, Z+1	; 0x01
    2fb2:	83 ff       	sbrs	r24, 3
    2fb4:	fd cf       	rjmp	.-6      	; 0x2fb0 <sysclk_init+0xda>
		osc_enable(OSC_ID_XOSC);
		osc_wait_ready(OSC_ID_XOSC);
		break;
	}

	CLK.RTCCTRL = id | CLK_RTCEN_bm;
    2fb6:	8b e0       	ldi	r24, 0x0B	; 11
    2fb8:	80 93 43 00 	sts	0x0043, r24	; 0x800043 <__TEXT_REGION_LENGTH__+0x700043>
	}

#ifdef CONFIG_RTC_SOURCE
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}
    2fbc:	28 96       	adiw	r28, 0x08	; 8
    2fbe:	cd bf       	out	0x3d, r28	; 61
    2fc0:	de bf       	out	0x3e, r29	; 62
    2fc2:	df 91       	pop	r29
    2fc4:	cf 91       	pop	r28
    2fc6:	08 95       	ret

00002fc8 <sysclk_enable_module>:

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
    2fc8:	cf 93       	push	r28
    2fca:	df 93       	push	r29
    2fcc:	1f 92       	push	r1
    2fce:	cd b7       	in	r28, 0x3d	; 61
    2fd0:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    2fd2:	9f b7       	in	r25, 0x3f	; 63
    2fd4:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    2fd6:	f8 94       	cli
	return flags;
    2fd8:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
    2fda:	e8 2f       	mov	r30, r24
    2fdc:	f0 e0       	ldi	r31, 0x00	; 0
    2fde:	e0 59       	subi	r30, 0x90	; 144
    2fe0:	ff 4f       	sbci	r31, 0xFF	; 255
    2fe2:	60 95       	com	r22
    2fe4:	80 81       	ld	r24, Z
    2fe6:	68 23       	and	r22, r24
    2fe8:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    2fea:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    2fec:	0f 90       	pop	r0
    2fee:	df 91       	pop	r29
    2ff0:	cf 91       	pop	r28
    2ff2:	08 95       	ret

00002ff4 <sysclk_disable_module>:

void sysclk_disable_module(enum sysclk_port_id port, uint8_t id)
{
    2ff4:	cf 93       	push	r28
    2ff6:	df 93       	push	r29
    2ff8:	1f 92       	push	r1
    2ffa:	cd b7       	in	r28, 0x3d	; 61
    2ffc:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    2ffe:	9f b7       	in	r25, 0x3f	; 63
    3000:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    3002:	f8 94       	cli
	return flags;
    3004:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) |= id;
    3006:	e8 2f       	mov	r30, r24
    3008:	f0 e0       	ldi	r31, 0x00	; 0
    300a:	e0 59       	subi	r30, 0x90	; 144
    300c:	ff 4f       	sbci	r31, 0xFF	; 255
    300e:	80 81       	ld	r24, Z
    3010:	68 2b       	or	r22, r24
    3012:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3014:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    3016:	0f 90       	pop	r0
    3018:	df 91       	pop	r29
    301a:	cf 91       	pop	r28
    301c:	08 95       	ret

0000301e <sysclk_enable_usb>:
 * \param frequency The required USB clock frequency in MHz:
 * \arg \c 6 for 6 MHz
 * \arg \c 48 for 48 MHz
 */
void sysclk_enable_usb(uint8_t frequency)
{
    301e:	cf 93       	push	r28
    3020:	df 93       	push	r29
    3022:	1f 92       	push	r1
    3024:	1f 92       	push	r1
    3026:	cd b7       	in	r28, 0x3d	; 61
    3028:	de b7       	in	r29, 0x3e	; 62

	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
    302a:	86 30       	cpi	r24, 0x06	; 6
    302c:	11 f0       	breq	.+4      	; 0x3032 <sysclk_enable_usb+0x14>
		prescaler = CLK_USBPSDIV_8_gc;
	}
	else {
		prescaler = 0;
    302e:	60 e0       	ldi	r22, 0x00	; 0
    3030:	01 c0       	rjmp	.+2      	; 0x3034 <sysclk_enable_usb+0x16>
	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
		prescaler = CLK_USBPSDIV_8_gc;
    3032:	68 e1       	ldi	r22, 0x18	; 24
    3034:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x700051>
	/*
	 * Switch to the system clock selected by the user.
	 */
	switch (CONFIG_USBCLK_SOURCE) {
	case USBCLK_SRC_RCOSC:
		if (!osc_is_ready(OSC_ID_RC32MHZ)) {
    3038:	81 fd       	sbrc	r24, 1
    303a:	2a c0       	rjmp	.+84     	; 0x3090 <sysclk_enable_usb+0x72>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    303c:	8f b7       	in	r24, 0x3f	; 63
    303e:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    3040:	f8 94       	cli
	return flags;
    3042:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    3044:	e0 e5       	ldi	r30, 0x50	; 80
    3046:	f0 e0       	ldi	r31, 0x00	; 0
    3048:	80 81       	ld	r24, Z
    304a:	82 60       	ori	r24, 0x02	; 2
    304c:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    304e:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    3050:	81 81       	ldd	r24, Z+1	; 0x01
    3052:	81 ff       	sbrs	r24, 1
    3054:	fd cf       	rjmp	.-6      	; 0x3050 <sysclk_enable_usb+0x32>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    3056:	8f b7       	in	r24, 0x3f	; 63
    3058:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    305a:	f8 94       	cli
	return flags;
    305c:	9a 81       	ldd	r25, Y+2	; 0x02
# if !XMEGA_E
				|| (ref_id == OSC_ID_USBSOF)
#endif
				);

		OSC.DFLLCTRL &= ~(OSC_RC32MCREF_gm);
    305e:	a0 e5       	ldi	r26, 0x50	; 80
    3060:	b0 e0       	ldi	r27, 0x00	; 0
    3062:	16 96       	adiw	r26, 0x06	; 6
    3064:	8c 91       	ld	r24, X
    3066:	16 97       	sbiw	r26, 0x06	; 6
    3068:	89 7f       	andi	r24, 0xF9	; 249
    306a:	16 96       	adiw	r26, 0x06	; 6
    306c:	8c 93       	st	X, r24
    306e:	16 97       	sbiw	r26, 0x06	; 6
		else if (ref_id == OSC_ID_USBSOF) {
			/*
			 * Calibrate 32MRC at 48MHz using USB SOF
			 * 48MHz / 1kHz = 0xBB80
			 */
			DFLLRC32M.COMP1 = 0x80;
    3070:	e0 e6       	ldi	r30, 0x60	; 96
    3072:	f0 e0       	ldi	r31, 0x00	; 0
    3074:	80 e8       	ldi	r24, 0x80	; 128
    3076:	85 83       	std	Z+5, r24	; 0x05
			DFLLRC32M.COMP2 = 0xBB;
    3078:	8b eb       	ldi	r24, 0xBB	; 187
    307a:	86 83       	std	Z+6, r24	; 0x06
			OSC.DFLLCTRL |= OSC_RC32MCREF_USBSOF_gc;
    307c:	16 96       	adiw	r26, 0x06	; 6
    307e:	8c 91       	ld	r24, X
    3080:	16 97       	sbiw	r26, 0x06	; 6
    3082:	84 60       	ori	r24, 0x04	; 4
    3084:	16 96       	adiw	r26, 0x06	; 6
    3086:	8c 93       	st	X, r24
			OSC.DFLLCTRL &= ~(OSC_RC32MCREF_bm);
# endif
		}
#endif

		DFLLRC32M.CTRL |= DFLL_ENABLE_bm;
    3088:	80 81       	ld	r24, Z
    308a:	81 60       	ori	r24, 0x01	; 1
    308c:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    308e:	9f bf       	out	0x3f, r25	; 63
			}
			osc_enable_autocalibration(OSC_ID_RC32MHZ,
					CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
#endif
		}
		ccp_write_io((uint8_t *)&CLK.USBCTRL, (prescaler)
    3090:	63 60       	ori	r22, 0x03	; 3
    3092:	84 e4       	ldi	r24, 0x44	; 68
    3094:	90 e0       	ldi	r25, 0x00	; 0
    3096:	5d d6       	rcall	.+3258   	; 0x3d52 <ccp_write_io>
	default:
		Assert(false);
		break;
	}

	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
    3098:	60 e4       	ldi	r22, 0x40	; 64
    309a:	80 e0       	ldi	r24, 0x00	; 0
    309c:	95 df       	rcall	.-214    	; 0x2fc8 <sysclk_enable_module>
}
    309e:	0f 90       	pop	r0
    30a0:	0f 90       	pop	r0
    30a2:	df 91       	pop	r29
    30a4:	cf 91       	pop	r28
    30a6:	08 95       	ret

000030a8 <udi_cdc_comm_disable>:
}

iram_size_t udi_cdc_get_nb_received_data(void)
{
	return udi_cdc_multi_get_nb_received_data(0);
}
    30a8:	80 91 de 23 	lds	r24, 0x23DE	; 0x8023de <udi_cdc_nb_comm_enabled>
    30ac:	81 50       	subi	r24, 0x01	; 1
    30ae:	80 93 de 23 	sts	0x23DE, r24	; 0x8023de <udi_cdc_nb_comm_enabled>
    30b2:	08 95       	ret

000030b4 <udi_cdc_data_setup>:
    30b4:	80 e0       	ldi	r24, 0x00	; 0
    30b6:	08 95       	ret

000030b8 <udi_cdc_getsetting>:
    30b8:	80 e0       	ldi	r24, 0x00	; 0
    30ba:	08 95       	ret

000030bc <udi_cdc_line_coding_received>:
    30bc:	6c ee       	ldi	r22, 0xEC	; 236
    30be:	73 e2       	ldi	r23, 0x23	; 35
    30c0:	80 e0       	ldi	r24, 0x00	; 0
    30c2:	b0 cc       	rjmp	.-1696   	; 0x2a24 <usb_callback_config>
    30c4:	08 95       	ret

000030c6 <udi_cdc_comm_enable>:
    30c6:	10 92 de 23 	sts	0x23DE, r1	; 0x8023de <udi_cdc_nb_comm_enabled>
    30ca:	10 92 ea 23 	sts	0x23EA, r1	; 0x8023ea <udi_cdc_state>
    30ce:	10 92 eb 23 	sts	0x23EB, r1	; 0x8023eb <udi_cdc_state+0x1>
    30d2:	e0 ee       	ldi	r30, 0xE0	; 224
    30d4:	f3 e2       	ldi	r31, 0x23	; 35
    30d6:	81 ea       	ldi	r24, 0xA1	; 161
    30d8:	80 83       	st	Z, r24
    30da:	80 e2       	ldi	r24, 0x20	; 32
    30dc:	81 83       	std	Z+1, r24	; 0x01
    30de:	12 82       	std	Z+2, r1	; 0x02
    30e0:	13 82       	std	Z+3, r1	; 0x03
    30e2:	14 82       	std	Z+4, r1	; 0x04
    30e4:	15 82       	std	Z+5, r1	; 0x05
    30e6:	82 e0       	ldi	r24, 0x02	; 2
    30e8:	90 e0       	ldi	r25, 0x00	; 0
    30ea:	86 83       	std	Z+6, r24	; 0x06
    30ec:	97 83       	std	Z+7, r25	; 0x07
    30ee:	10 86       	std	Z+8, r1	; 0x08
    30f0:	11 86       	std	Z+9, r1	; 0x09
    30f2:	ec ee       	ldi	r30, 0xEC	; 236
    30f4:	f3 e2       	ldi	r31, 0x23	; 35
    30f6:	80 e0       	ldi	r24, 0x00	; 0
    30f8:	92 ec       	ldi	r25, 0xC2	; 194
    30fa:	a1 e0       	ldi	r26, 0x01	; 1
    30fc:	b0 e0       	ldi	r27, 0x00	; 0
    30fe:	80 83       	st	Z, r24
    3100:	91 83       	std	Z+1, r25	; 0x01
    3102:	a2 83       	std	Z+2, r26	; 0x02
    3104:	b3 83       	std	Z+3, r27	; 0x03
    3106:	14 82       	std	Z+4, r1	; 0x04
    3108:	15 82       	std	Z+5, r1	; 0x05
    310a:	88 e0       	ldi	r24, 0x08	; 8
    310c:	86 83       	std	Z+6, r24	; 0x06
    310e:	bf 01       	movw	r22, r30
    3110:	80 e0       	ldi	r24, 0x00	; 0
    3112:	88 dc       	rcall	.-1776   	; 0x2a24 <usb_callback_config>
    3114:	84 dc       	rcall	.-1784   	; 0x2a1e <usb_callback_cdc_enable>
    3116:	88 23       	and	r24, r24
    3118:	29 f0       	breq	.+10     	; 0x3124 <udi_cdc_comm_enable+0x5e>
    311a:	90 91 de 23 	lds	r25, 0x23DE	; 0x8023de <udi_cdc_nb_comm_enabled>
    311e:	9f 5f       	subi	r25, 0xFF	; 255
    3120:	90 93 de 23 	sts	0x23DE, r25	; 0x8023de <udi_cdc_nb_comm_enabled>
    3124:	08 95       	ret

00003126 <udi_cdc_tx_send>:
    3126:	ff 92       	push	r15
    3128:	0f 93       	push	r16
    312a:	1f 93       	push	r17
    312c:	cf 93       	push	r28
    312e:	df 93       	push	r29
    3130:	1f 92       	push	r1
    3132:	cd b7       	in	r28, 0x3d	; 61
    3134:	de b7       	in	r29, 0x3e	; 62
    3136:	80 91 cb 22 	lds	r24, 0x22CB	; 0x8022cb <udi_cdc_tx_trans_ongoing>
    313a:	81 11       	cpse	r24, r1
    313c:	9f c0       	rjmp	.+318    	; 0x327c <udi_cdc_tx_send+0x156>
    313e:	0e 94 8e 0f 	call	0x1f1c	; 0x1f1c <udd_is_high_speed>
    3142:	88 23       	and	r24, r24
    3144:	51 f0       	breq	.+20     	; 0x315a <udi_cdc_tx_send+0x34>
    3146:	00 91 cc 22 	lds	r16, 0x22CC	; 0x8022cc <udi_cdc_tx_sof_num>
    314a:	10 91 cd 22 	lds	r17, 0x22CD	; 0x8022cd <udi_cdc_tx_sof_num+0x1>
    314e:	0e 94 9b 0f 	call	0x1f36	; 0x1f36 <udd_get_micro_frame_number>
    3152:	08 17       	cp	r16, r24
    3154:	19 07       	cpc	r17, r25
    3156:	59 f4       	brne	.+22     	; 0x316e <udi_cdc_tx_send+0x48>
    3158:	91 c0       	rjmp	.+290    	; 0x327c <udi_cdc_tx_send+0x156>
    315a:	00 91 cc 22 	lds	r16, 0x22CC	; 0x8022cc <udi_cdc_tx_sof_num>
    315e:	10 91 cd 22 	lds	r17, 0x22CD	; 0x8022cd <udi_cdc_tx_sof_num+0x1>
    3162:	0e 94 96 0f 	call	0x1f2c	; 0x1f2c <udd_get_frame_number>
    3166:	08 17       	cp	r16, r24
    3168:	19 07       	cpc	r17, r25
    316a:	09 f4       	brne	.+2      	; 0x316e <udi_cdc_tx_send+0x48>
    316c:	87 c0       	rjmp	.+270    	; 0x327c <udi_cdc_tx_send+0x156>
    316e:	8f b7       	in	r24, 0x3f	; 63
    3170:	89 83       	std	Y+1, r24	; 0x01
    3172:	f8 94       	cli
    3174:	19 81       	ldd	r17, Y+1	; 0x01
    3176:	00 91 ce 22 	lds	r16, 0x22CE	; 0x8022ce <udi_cdc_tx_buf_sel>
    317a:	e0 2f       	mov	r30, r16
    317c:	f0 e0       	ldi	r31, 0x00	; 0
    317e:	ee 0f       	add	r30, r30
    3180:	ff 1f       	adc	r31, r31
    3182:	e1 53       	subi	r30, 0x31	; 49
    3184:	fd 4d       	sbci	r31, 0xDD	; 221
    3186:	80 81       	ld	r24, Z
    3188:	91 81       	ldd	r25, Z+1	; 0x01
    318a:	89 2b       	or	r24, r25
    318c:	09 f5       	brne	.+66     	; 0x31d0 <udi_cdc_tx_send+0xaa>
    318e:	80 91 c8 22 	lds	r24, 0x22C8	; 0x8022c8 <sof_zlp_counter.5059>
    3192:	90 91 c9 22 	lds	r25, 0x22C9	; 0x8022c9 <sof_zlp_counter.5059+0x1>
    3196:	01 96       	adiw	r24, 0x01	; 1
    3198:	80 93 c8 22 	sts	0x22C8, r24	; 0x8022c8 <sof_zlp_counter.5059>
    319c:	90 93 c9 22 	sts	0x22C9, r25	; 0x8022c9 <sof_zlp_counter.5059+0x1>
    31a0:	0e 94 8e 0f 	call	0x1f1c	; 0x1f1c <udd_is_high_speed>
    31a4:	81 11       	cpse	r24, r1
    31a6:	07 c0       	rjmp	.+14     	; 0x31b6 <udi_cdc_tx_send+0x90>
    31a8:	80 91 c8 22 	lds	r24, 0x22C8	; 0x8022c8 <sof_zlp_counter.5059>
    31ac:	90 91 c9 22 	lds	r25, 0x22C9	; 0x8022c9 <sof_zlp_counter.5059+0x1>
    31b0:	84 36       	cpi	r24, 0x64	; 100
    31b2:	91 05       	cpc	r25, r1
    31b4:	58 f0       	brcs	.+22     	; 0x31cc <udi_cdc_tx_send+0xa6>
    31b6:	0e 94 8e 0f 	call	0x1f1c	; 0x1f1c <udd_is_high_speed>
    31ba:	88 23       	and	r24, r24
    31bc:	49 f0       	breq	.+18     	; 0x31d0 <udi_cdc_tx_send+0xaa>
    31be:	80 91 c8 22 	lds	r24, 0x22C8	; 0x8022c8 <sof_zlp_counter.5059>
    31c2:	90 91 c9 22 	lds	r25, 0x22C9	; 0x8022c9 <sof_zlp_counter.5059+0x1>
    31c6:	80 32       	cpi	r24, 0x20	; 32
    31c8:	93 40       	sbci	r25, 0x03	; 3
    31ca:	10 f4       	brcc	.+4      	; 0x31d0 <udi_cdc_tx_send+0xaa>
    31cc:	1f bf       	out	0x3f, r17	; 63
    31ce:	56 c0       	rjmp	.+172    	; 0x327c <udi_cdc_tx_send+0x156>
    31d0:	10 92 c8 22 	sts	0x22C8, r1	; 0x8022c8 <sof_zlp_counter.5059>
    31d4:	10 92 c9 22 	sts	0x22C9, r1	; 0x8022c9 <sof_zlp_counter.5059+0x1>
    31d8:	80 91 ca 22 	lds	r24, 0x22CA	; 0x8022ca <udi_cdc_tx_both_buf_to_send>
    31dc:	81 11       	cpse	r24, r1
    31de:	06 c0       	rjmp	.+12     	; 0x31ec <udi_cdc_tx_send+0xc6>
    31e0:	81 e0       	ldi	r24, 0x01	; 1
    31e2:	01 11       	cpse	r16, r1
    31e4:	80 e0       	ldi	r24, 0x00	; 0
    31e6:	80 93 ce 22 	sts	0x22CE, r24	; 0x8022ce <udi_cdc_tx_buf_sel>
    31ea:	04 c0       	rjmp	.+8      	; 0x31f4 <udi_cdc_tx_send+0xce>
    31ec:	81 e0       	ldi	r24, 0x01	; 1
    31ee:	01 11       	cpse	r16, r1
    31f0:	80 e0       	ldi	r24, 0x00	; 0
    31f2:	08 2f       	mov	r16, r24
    31f4:	81 e0       	ldi	r24, 0x01	; 1
    31f6:	80 93 cb 22 	sts	0x22CB, r24	; 0x8022cb <udi_cdc_tx_trans_ongoing>
    31fa:	1f bf       	out	0x3f, r17	; 63
    31fc:	10 e0       	ldi	r17, 0x00	; 0
    31fe:	f8 01       	movw	r30, r16
    3200:	ee 0f       	add	r30, r30
    3202:	ff 1f       	adc	r31, r31
    3204:	e1 53       	subi	r30, 0x31	; 49
    3206:	fd 4d       	sbci	r31, 0xDD	; 221
    3208:	80 81       	ld	r24, Z
    320a:	91 81       	ldd	r25, Z+1	; 0x01
    320c:	ff 24       	eor	r15, r15
    320e:	f3 94       	inc	r15
    3210:	80 34       	cpi	r24, 0x40	; 64
    3212:	91 05       	cpc	r25, r1
    3214:	09 f4       	brne	.+2      	; 0x3218 <udi_cdc_tx_send+0xf2>
    3216:	f1 2c       	mov	r15, r1
    3218:	80 34       	cpi	r24, 0x40	; 64
    321a:	91 05       	cpc	r25, r1
    321c:	91 f0       	breq	.+36     	; 0x3242 <udi_cdc_tx_send+0x11c>
    321e:	0e 94 8e 0f 	call	0x1f1c	; 0x1f1c <udd_is_high_speed>
    3222:	88 23       	and	r24, r24
    3224:	39 f0       	breq	.+14     	; 0x3234 <udi_cdc_tx_send+0x10e>
    3226:	0e 94 9b 0f 	call	0x1f36	; 0x1f36 <udd_get_micro_frame_number>
    322a:	80 93 cc 22 	sts	0x22CC, r24	; 0x8022cc <udi_cdc_tx_sof_num>
    322e:	90 93 cd 22 	sts	0x22CD, r25	; 0x8022cd <udi_cdc_tx_sof_num+0x1>
    3232:	0b c0       	rjmp	.+22     	; 0x324a <udi_cdc_tx_send+0x124>
    3234:	0e 94 96 0f 	call	0x1f2c	; 0x1f2c <udd_get_frame_number>
    3238:	80 93 cc 22 	sts	0x22CC, r24	; 0x8022cc <udi_cdc_tx_sof_num>
    323c:	90 93 cd 22 	sts	0x22CD, r25	; 0x8022cd <udi_cdc_tx_sof_num+0x1>
    3240:	04 c0       	rjmp	.+8      	; 0x324a <udi_cdc_tx_send+0x124>
    3242:	10 92 cc 22 	sts	0x22CC, r1	; 0x8022cc <udi_cdc_tx_sof_num>
    3246:	10 92 cd 22 	sts	0x22CD, r1	; 0x8022cd <udi_cdc_tx_sof_num+0x1>
    324a:	f8 01       	movw	r30, r16
    324c:	ee 0f       	add	r30, r30
    324e:	ff 1f       	adc	r31, r31
    3250:	e1 53       	subi	r30, 0x31	; 49
    3252:	fd 4d       	sbci	r31, 0xDD	; 221
    3254:	20 81       	ld	r18, Z
    3256:	31 81       	ldd	r19, Z+1	; 0x01
    3258:	a8 01       	movw	r20, r16
    325a:	00 24       	eor	r0, r0
    325c:	56 95       	lsr	r21
    325e:	47 95       	ror	r20
    3260:	07 94       	ror	r0
    3262:	56 95       	lsr	r21
    3264:	47 95       	ror	r20
    3266:	07 94       	ror	r0
    3268:	54 2f       	mov	r21, r20
    326a:	40 2d       	mov	r20, r0
    326c:	4c 52       	subi	r20, 0x2C	; 44
    326e:	5d 4d       	sbci	r21, 0xDD	; 221
    3270:	08 e4       	ldi	r16, 0x48	; 72
    3272:	19 e1       	ldi	r17, 0x19	; 25
    3274:	6f 2d       	mov	r22, r15
    3276:	81 e8       	ldi	r24, 0x81	; 129
    3278:	0e 94 7f 10 	call	0x20fe	; 0x20fe <udd_ep_run>
    327c:	0f 90       	pop	r0
    327e:	df 91       	pop	r29
    3280:	cf 91       	pop	r28
    3282:	1f 91       	pop	r17
    3284:	0f 91       	pop	r16
    3286:	ff 90       	pop	r15
    3288:	08 95       	ret

0000328a <udi_cdc_data_sof_notify>:
    328a:	80 e0       	ldi	r24, 0x00	; 0
    328c:	4c cf       	rjmp	.-360    	; 0x3126 <udi_cdc_tx_send>
    328e:	08 95       	ret

00003290 <udi_cdc_data_sent>:
    3290:	81 11       	cpse	r24, r1
    3292:	19 c0       	rjmp	.+50     	; 0x32c6 <udi_cdc_data_sent+0x36>
    3294:	20 91 ce 22 	lds	r18, 0x22CE	; 0x8022ce <udi_cdc_tx_buf_sel>
    3298:	81 e0       	ldi	r24, 0x01	; 1
    329a:	90 e0       	ldi	r25, 0x00	; 0
    329c:	22 23       	and	r18, r18
    329e:	11 f0       	breq	.+4      	; 0x32a4 <udi_cdc_data_sent+0x14>
    32a0:	80 e0       	ldi	r24, 0x00	; 0
    32a2:	90 e0       	ldi	r25, 0x00	; 0
    32a4:	88 0f       	add	r24, r24
    32a6:	99 1f       	adc	r25, r25
    32a8:	fc 01       	movw	r30, r24
    32aa:	e1 53       	subi	r30, 0x31	; 49
    32ac:	fd 4d       	sbci	r31, 0xDD	; 221
    32ae:	10 82       	st	Z, r1
    32b0:	11 82       	std	Z+1, r1	; 0x01
    32b2:	10 92 ca 22 	sts	0x22CA, r1	; 0x8022ca <udi_cdc_tx_both_buf_to_send>
    32b6:	10 92 cb 22 	sts	0x22CB, r1	; 0x8022cb <udi_cdc_tx_trans_ongoing>
    32ba:	67 2b       	or	r22, r23
    32bc:	11 f0       	breq	.+4      	; 0x32c2 <udi_cdc_data_sent+0x32>
    32be:	80 e0       	ldi	r24, 0x00	; 0
    32c0:	b5 db       	rcall	.-2198   	; 0x2a2c <usb_callback_tx_empty_notify>
    32c2:	80 e0       	ldi	r24, 0x00	; 0
    32c4:	30 cf       	rjmp	.-416    	; 0x3126 <udi_cdc_tx_send>
    32c6:	08 95       	ret

000032c8 <udi_cdc_data_disable>:
    32c8:	80 91 dd 23 	lds	r24, 0x23DD	; 0x8023dd <udi_cdc_nb_data_enabled>
    32cc:	81 50       	subi	r24, 0x01	; 1
    32ce:	80 93 dd 23 	sts	0x23DD, r24	; 0x8023dd <udi_cdc_nb_data_enabled>
    32d2:	80 91 dd 23 	lds	r24, 0x23DD	; 0x8023dd <udi_cdc_nb_data_enabled>
    32d6:	a5 db       	rcall	.-2230   	; 0x2a22 <usb_callback_cdc_disable>
    32d8:	10 92 dc 23 	sts	0x23DC, r1	; 0x8023dc <udi_cdc_data_running>
    32dc:	08 95       	ret

000032de <udi_cdc_comm_setup>:
    32de:	cf 93       	push	r28
    32e0:	df 93       	push	r29
    32e2:	80 91 04 24 	lds	r24, 0x2404	; 0x802404 <udd_g_ctrlreq>
    32e6:	88 23       	and	r24, r24
    32e8:	e4 f4       	brge	.+56     	; 0x3322 <udi_cdc_comm_setup+0x44>
    32ea:	80 76       	andi	r24, 0x60	; 96
    32ec:	80 32       	cpi	r24, 0x20	; 32
    32ee:	09 f0       	breq	.+2      	; 0x32f2 <udi_cdc_comm_setup+0x14>
    32f0:	47 c0       	rjmp	.+142    	; 0x3380 <udi_cdc_comm_setup+0xa2>
    32f2:	80 91 05 24 	lds	r24, 0x2405	; 0x802405 <udd_g_ctrlreq+0x1>
    32f6:	81 32       	cpi	r24, 0x21	; 33
    32f8:	09 f0       	breq	.+2      	; 0x32fc <udi_cdc_comm_setup+0x1e>
    32fa:	44 c0       	rjmp	.+136    	; 0x3384 <udi_cdc_comm_setup+0xa6>
    32fc:	80 91 0a 24 	lds	r24, 0x240A	; 0x80240a <udd_g_ctrlreq+0x6>
    3300:	90 91 0b 24 	lds	r25, 0x240B	; 0x80240b <udd_g_ctrlreq+0x7>
    3304:	07 97       	sbiw	r24, 0x07	; 7
    3306:	09 f0       	breq	.+2      	; 0x330a <udi_cdc_comm_setup+0x2c>
    3308:	3f c0       	rjmp	.+126    	; 0x3388 <udi_cdc_comm_setup+0xaa>
    330a:	e4 e0       	ldi	r30, 0x04	; 4
    330c:	f4 e2       	ldi	r31, 0x24	; 36
    330e:	8c ee       	ldi	r24, 0xEC	; 236
    3310:	93 e2       	ldi	r25, 0x23	; 35
    3312:	80 87       	std	Z+8, r24	; 0x08
    3314:	91 87       	std	Z+9, r25	; 0x09
    3316:	87 e0       	ldi	r24, 0x07	; 7
    3318:	90 e0       	ldi	r25, 0x00	; 0
    331a:	82 87       	std	Z+10, r24	; 0x0a
    331c:	93 87       	std	Z+11, r25	; 0x0b
    331e:	81 e0       	ldi	r24, 0x01	; 1
    3320:	3a c0       	rjmp	.+116    	; 0x3396 <udi_cdc_comm_setup+0xb8>
    3322:	80 76       	andi	r24, 0x60	; 96
    3324:	80 32       	cpi	r24, 0x20	; 32
    3326:	91 f5       	brne	.+100    	; 0x338c <udi_cdc_comm_setup+0xae>
    3328:	80 91 05 24 	lds	r24, 0x2405	; 0x802405 <udd_g_ctrlreq+0x1>
    332c:	80 32       	cpi	r24, 0x20	; 32
    332e:	19 f0       	breq	.+6      	; 0x3336 <udi_cdc_comm_setup+0x58>
    3330:	82 32       	cpi	r24, 0x22	; 34
    3332:	b9 f0       	breq	.+46     	; 0x3362 <udi_cdc_comm_setup+0x84>
    3334:	2d c0       	rjmp	.+90     	; 0x3390 <udi_cdc_comm_setup+0xb2>
    3336:	80 91 0a 24 	lds	r24, 0x240A	; 0x80240a <udd_g_ctrlreq+0x6>
    333a:	90 91 0b 24 	lds	r25, 0x240B	; 0x80240b <udd_g_ctrlreq+0x7>
    333e:	07 97       	sbiw	r24, 0x07	; 7
    3340:	49 f5       	brne	.+82     	; 0x3394 <udi_cdc_comm_setup+0xb6>
    3342:	e4 e0       	ldi	r30, 0x04	; 4
    3344:	f4 e2       	ldi	r31, 0x24	; 36
    3346:	8e e5       	ldi	r24, 0x5E	; 94
    3348:	98 e1       	ldi	r25, 0x18	; 24
    334a:	84 87       	std	Z+12, r24	; 0x0c
    334c:	95 87       	std	Z+13, r25	; 0x0d
    334e:	8c ee       	ldi	r24, 0xEC	; 236
    3350:	93 e2       	ldi	r25, 0x23	; 35
    3352:	80 87       	std	Z+8, r24	; 0x08
    3354:	91 87       	std	Z+9, r25	; 0x09
    3356:	87 e0       	ldi	r24, 0x07	; 7
    3358:	90 e0       	ldi	r25, 0x00	; 0
    335a:	82 87       	std	Z+10, r24	; 0x0a
    335c:	93 87       	std	Z+11, r25	; 0x0b
    335e:	81 e0       	ldi	r24, 0x01	; 1
    3360:	1a c0       	rjmp	.+52     	; 0x3396 <udi_cdc_comm_setup+0xb8>
    3362:	c4 e0       	ldi	r28, 0x04	; 4
    3364:	d4 e2       	ldi	r29, 0x24	; 36
    3366:	6a 81       	ldd	r22, Y+2	; 0x02
    3368:	61 70       	andi	r22, 0x01	; 1
    336a:	80 e0       	ldi	r24, 0x00	; 0
    336c:	5c db       	rcall	.-2376   	; 0x2a26 <usb_callback_cdc_set_dtr>
    336e:	6a 81       	ldd	r22, Y+2	; 0x02
    3370:	7b 81       	ldd	r23, Y+3	; 0x03
    3372:	76 95       	lsr	r23
    3374:	67 95       	ror	r22
    3376:	61 70       	andi	r22, 0x01	; 1
    3378:	80 e0       	ldi	r24, 0x00	; 0
    337a:	56 db       	rcall	.-2388   	; 0x2a28 <usb_callback_cdc_set_rts>
    337c:	81 e0       	ldi	r24, 0x01	; 1
    337e:	0b c0       	rjmp	.+22     	; 0x3396 <udi_cdc_comm_setup+0xb8>
    3380:	80 e0       	ldi	r24, 0x00	; 0
    3382:	09 c0       	rjmp	.+18     	; 0x3396 <udi_cdc_comm_setup+0xb8>
    3384:	80 e0       	ldi	r24, 0x00	; 0
    3386:	07 c0       	rjmp	.+14     	; 0x3396 <udi_cdc_comm_setup+0xb8>
    3388:	80 e0       	ldi	r24, 0x00	; 0
    338a:	05 c0       	rjmp	.+10     	; 0x3396 <udi_cdc_comm_setup+0xb8>
    338c:	80 e0       	ldi	r24, 0x00	; 0
    338e:	03 c0       	rjmp	.+6      	; 0x3396 <udi_cdc_comm_setup+0xb8>
    3390:	80 e0       	ldi	r24, 0x00	; 0
    3392:	01 c0       	rjmp	.+2      	; 0x3396 <udi_cdc_comm_setup+0xb8>
    3394:	80 e0       	ldi	r24, 0x00	; 0
    3396:	df 91       	pop	r29
    3398:	cf 91       	pop	r28
    339a:	08 95       	ret

0000339c <udi_cdc_multi_get_nb_received_data>:
    339c:	cf 93       	push	r28
    339e:	df 93       	push	r29
    33a0:	1f 92       	push	r1
    33a2:	cd b7       	in	r28, 0x3d	; 61
    33a4:	de b7       	in	r29, 0x3e	; 62
    33a6:	8f b7       	in	r24, 0x3f	; 63
    33a8:	89 83       	std	Y+1, r24	; 0x01
    33aa:	f8 94       	cli
    33ac:	49 81       	ldd	r20, Y+1	; 0x01
    33ae:	20 91 55 23 	lds	r18, 0x2355	; 0x802355 <udi_cdc_rx_pos>
    33b2:	30 91 56 23 	lds	r19, 0x2356	; 0x802356 <udi_cdc_rx_pos+0x1>
    33b6:	e0 91 57 23 	lds	r30, 0x2357	; 0x802357 <udi_cdc_rx_buf_sel>
    33ba:	f0 e0       	ldi	r31, 0x00	; 0
    33bc:	ee 0f       	add	r30, r30
    33be:	ff 1f       	adc	r31, r31
    33c0:	e8 5a       	subi	r30, 0xA8	; 168
    33c2:	fc 4d       	sbci	r31, 0xDC	; 220
    33c4:	80 81       	ld	r24, Z
    33c6:	91 81       	ldd	r25, Z+1	; 0x01
    33c8:	4f bf       	out	0x3f, r20	; 63
    33ca:	82 1b       	sub	r24, r18
    33cc:	93 0b       	sbc	r25, r19
    33ce:	0f 90       	pop	r0
    33d0:	df 91       	pop	r29
    33d2:	cf 91       	pop	r28
    33d4:	08 95       	ret

000033d6 <udi_cdc_multi_is_rx_ready>:

bool udi_cdc_multi_is_rx_ready(uint8_t port)
{
    33d6:	e2 df       	rcall	.-60     	; 0x339c <udi_cdc_multi_get_nb_received_data>
    33d8:	21 e0       	ldi	r18, 0x01	; 1
    33da:	89 2b       	or	r24, r25
    33dc:	09 f4       	brne	.+2      	; 0x33e0 <udi_cdc_multi_is_rx_ready+0xa>
    33de:	20 e0       	ldi	r18, 0x00	; 0
    33e0:	82 2f       	mov	r24, r18
    33e2:	08 95       	ret

000033e4 <udi_cdc_rx_start>:
    33e4:	0f 93       	push	r16
    33e6:	1f 93       	push	r17
    33e8:	cf 93       	push	r28
    33ea:	df 93       	push	r29
    33ec:	1f 92       	push	r1
    33ee:	cd b7       	in	r28, 0x3d	; 61
    33f0:	de b7       	in	r29, 0x3e	; 62
    33f2:	8f b7       	in	r24, 0x3f	; 63
    33f4:	89 83       	std	Y+1, r24	; 0x01
    33f6:	f8 94       	cli
    33f8:	99 81       	ldd	r25, Y+1	; 0x01
    33fa:	20 91 57 23 	lds	r18, 0x2357	; 0x802357 <udi_cdc_rx_buf_sel>
    33fe:	80 91 54 23 	lds	r24, 0x2354	; 0x802354 <udi_cdc_rx_trans_ongoing>
    3402:	81 11       	cpse	r24, r1
    3404:	10 c0       	rjmp	.+32     	; 0x3426 <udi_cdc_rx_start+0x42>
    3406:	60 91 55 23 	lds	r22, 0x2355	; 0x802355 <udi_cdc_rx_pos>
    340a:	70 91 56 23 	lds	r23, 0x2356	; 0x802356 <udi_cdc_rx_pos+0x1>
    340e:	02 2f       	mov	r16, r18
    3410:	10 e0       	ldi	r17, 0x00	; 0
    3412:	f8 01       	movw	r30, r16
    3414:	ee 0f       	add	r30, r30
    3416:	ff 1f       	adc	r31, r31
    3418:	e8 5a       	subi	r30, 0xA8	; 168
    341a:	fc 4d       	sbci	r31, 0xDC	; 220
    341c:	40 81       	ld	r20, Z
    341e:	51 81       	ldd	r21, Z+1	; 0x01
    3420:	64 17       	cp	r22, r20
    3422:	75 07       	cpc	r23, r21
    3424:	18 f4       	brcc	.+6      	; 0x342c <udi_cdc_rx_start+0x48>
    3426:	9f bf       	out	0x3f, r25	; 63
    3428:	80 e0       	ldi	r24, 0x00	; 0
    342a:	27 c0       	rjmp	.+78     	; 0x347a <udi_cdc_rx_start+0x96>
    342c:	10 92 55 23 	sts	0x2355, r1	; 0x802355 <udi_cdc_rx_pos>
    3430:	10 92 56 23 	sts	0x2356, r1	; 0x802356 <udi_cdc_rx_pos+0x1>
    3434:	81 e0       	ldi	r24, 0x01	; 1
    3436:	21 11       	cpse	r18, r1
    3438:	80 e0       	ldi	r24, 0x00	; 0
    343a:	80 93 57 23 	sts	0x2357, r24	; 0x802357 <udi_cdc_rx_buf_sel>
    343e:	81 e0       	ldi	r24, 0x01	; 1
    3440:	80 93 54 23 	sts	0x2354, r24	; 0x802354 <udi_cdc_rx_trans_ongoing>
    3444:	9f bf       	out	0x3f, r25	; 63
    3446:	80 e0       	ldi	r24, 0x00	; 0
    3448:	c6 df       	rcall	.-116    	; 0x33d6 <udi_cdc_multi_is_rx_ready>
    344a:	88 23       	and	r24, r24
    344c:	11 f0       	breq	.+4      	; 0x3452 <udi_cdc_rx_start+0x6e>
    344e:	80 e0       	ldi	r24, 0x00	; 0
    3450:	ec da       	rcall	.-2600   	; 0x2a2a <usb_callback_rx_notify>
    3452:	a8 01       	movw	r20, r16
    3454:	00 24       	eor	r0, r0
    3456:	56 95       	lsr	r21
    3458:	47 95       	ror	r20
    345a:	07 94       	ror	r0
    345c:	56 95       	lsr	r21
    345e:	47 95       	ror	r20
    3460:	07 94       	ror	r0
    3462:	54 2f       	mov	r21, r20
    3464:	40 2d       	mov	r20, r0
    3466:	44 5a       	subi	r20, 0xA4	; 164
    3468:	5c 4d       	sbci	r21, 0xDC	; 220
    346a:	05 e7       	ldi	r16, 0x75	; 117
    346c:	1a e1       	ldi	r17, 0x1A	; 26
    346e:	20 e4       	ldi	r18, 0x40	; 64
    3470:	30 e0       	ldi	r19, 0x00	; 0
    3472:	61 e0       	ldi	r22, 0x01	; 1
    3474:	82 e0       	ldi	r24, 0x02	; 2
    3476:	0e 94 7f 10 	call	0x20fe	; 0x20fe <udd_ep_run>
    347a:	0f 90       	pop	r0
    347c:	df 91       	pop	r29
    347e:	cf 91       	pop	r28
    3480:	1f 91       	pop	r17
    3482:	0f 91       	pop	r16
    3484:	08 95       	ret

00003486 <udi_cdc_data_enable>:
    3486:	10 92 dd 23 	sts	0x23DD, r1	; 0x8023dd <udi_cdc_nb_data_enabled>
    348a:	10 92 cb 22 	sts	0x22CB, r1	; 0x8022cb <udi_cdc_tx_trans_ongoing>
    348e:	10 92 ca 22 	sts	0x22CA, r1	; 0x8022ca <udi_cdc_tx_both_buf_to_send>
    3492:	10 92 ce 22 	sts	0x22CE, r1	; 0x8022ce <udi_cdc_tx_buf_sel>
    3496:	ef ec       	ldi	r30, 0xCF	; 207
    3498:	f2 e2       	ldi	r31, 0x22	; 34
    349a:	10 82       	st	Z, r1
    349c:	11 82       	std	Z+1, r1	; 0x01
    349e:	12 82       	std	Z+2, r1	; 0x02
    34a0:	13 82       	std	Z+3, r1	; 0x03
    34a2:	10 92 cc 22 	sts	0x22CC, r1	; 0x8022cc <udi_cdc_tx_sof_num>
    34a6:	10 92 cd 22 	sts	0x22CD, r1	; 0x8022cd <udi_cdc_tx_sof_num+0x1>
    34aa:	80 e0       	ldi	r24, 0x00	; 0
    34ac:	3c de       	rcall	.-904    	; 0x3126 <udi_cdc_tx_send>
    34ae:	10 92 54 23 	sts	0x2354, r1	; 0x802354 <udi_cdc_rx_trans_ongoing>
    34b2:	10 92 57 23 	sts	0x2357, r1	; 0x802357 <udi_cdc_rx_buf_sel>
    34b6:	e8 e5       	ldi	r30, 0x58	; 88
    34b8:	f3 e2       	ldi	r31, 0x23	; 35
    34ba:	10 82       	st	Z, r1
    34bc:	11 82       	std	Z+1, r1	; 0x01
    34be:	12 82       	std	Z+2, r1	; 0x02
    34c0:	13 82       	std	Z+3, r1	; 0x03
    34c2:	10 92 55 23 	sts	0x2355, r1	; 0x802355 <udi_cdc_rx_pos>
    34c6:	10 92 56 23 	sts	0x2356, r1	; 0x802356 <udi_cdc_rx_pos+0x1>
    34ca:	80 e0       	ldi	r24, 0x00	; 0
    34cc:	8b df       	rcall	.-234    	; 0x33e4 <udi_cdc_rx_start>
    34ce:	88 23       	and	r24, r24
    34d0:	59 f0       	breq	.+22     	; 0x34e8 <udi_cdc_data_enable+0x62>
    34d2:	90 91 dd 23 	lds	r25, 0x23DD	; 0x8023dd <udi_cdc_nb_data_enabled>
    34d6:	9f 5f       	subi	r25, 0xFF	; 255
    34d8:	90 93 dd 23 	sts	0x23DD, r25	; 0x8023dd <udi_cdc_nb_data_enabled>
    34dc:	90 91 dd 23 	lds	r25, 0x23DD	; 0x8023dd <udi_cdc_nb_data_enabled>
    34e0:	91 30       	cpi	r25, 0x01	; 1
    34e2:	11 f4       	brne	.+4      	; 0x34e8 <udi_cdc_data_enable+0x62>
    34e4:	90 93 dc 23 	sts	0x23DC, r25	; 0x8023dc <udi_cdc_data_running>
    34e8:	08 95       	ret

000034ea <udi_cdc_data_received>:
    34ea:	0f 93       	push	r16
    34ec:	1f 93       	push	r17
    34ee:	81 11       	cpse	r24, r1
    34f0:	29 c0       	rjmp	.+82     	; 0x3544 <udi_cdc_data_received+0x5a>
    34f2:	80 91 57 23 	lds	r24, 0x2357	; 0x802357 <udi_cdc_rx_buf_sel>
    34f6:	e1 e0       	ldi	r30, 0x01	; 1
    34f8:	81 11       	cpse	r24, r1
    34fa:	e0 e0       	ldi	r30, 0x00	; 0
    34fc:	84 2f       	mov	r24, r20
    34fe:	61 15       	cp	r22, r1
    3500:	71 05       	cpc	r23, r1
    3502:	a9 f4       	brne	.+42     	; 0x352e <udi_cdc_data_received+0x44>
    3504:	4e 2f       	mov	r20, r30
    3506:	50 e0       	ldi	r21, 0x00	; 0
    3508:	00 24       	eor	r0, r0
    350a:	56 95       	lsr	r21
    350c:	47 95       	ror	r20
    350e:	07 94       	ror	r0
    3510:	56 95       	lsr	r21
    3512:	47 95       	ror	r20
    3514:	07 94       	ror	r0
    3516:	54 2f       	mov	r21, r20
    3518:	40 2d       	mov	r20, r0
    351a:	44 5a       	subi	r20, 0xA4	; 164
    351c:	5c 4d       	sbci	r21, 0xDC	; 220
    351e:	05 e7       	ldi	r16, 0x75	; 117
    3520:	1a e1       	ldi	r17, 0x1A	; 26
    3522:	20 e4       	ldi	r18, 0x40	; 64
    3524:	30 e0       	ldi	r19, 0x00	; 0
    3526:	61 e0       	ldi	r22, 0x01	; 1
    3528:	0e 94 7f 10 	call	0x20fe	; 0x20fe <udd_ep_run>
    352c:	0b c0       	rjmp	.+22     	; 0x3544 <udi_cdc_data_received+0x5a>
    352e:	f0 e0       	ldi	r31, 0x00	; 0
    3530:	ee 0f       	add	r30, r30
    3532:	ff 1f       	adc	r31, r31
    3534:	e8 5a       	subi	r30, 0xA8	; 168
    3536:	fc 4d       	sbci	r31, 0xDC	; 220
    3538:	60 83       	st	Z, r22
    353a:	71 83       	std	Z+1, r23	; 0x01
    353c:	10 92 54 23 	sts	0x2354, r1	; 0x802354 <udi_cdc_rx_trans_ongoing>
    3540:	80 e0       	ldi	r24, 0x00	; 0
    3542:	50 df       	rcall	.-352    	; 0x33e4 <udi_cdc_rx_start>
    3544:	1f 91       	pop	r17
    3546:	0f 91       	pop	r16
    3548:	08 95       	ret

0000354a <udc_next_desc_in_iface>:
/*! \brief Stop the USB Device stack
 */
void udc_stop(void)
{
	udd_disable();
	udc_reset();
    354a:	e0 91 f8 23 	lds	r30, 0x23F8	; 0x8023f8 <udc_ptr_conf>
    354e:	f0 91 f9 23 	lds	r31, 0x23F9	; 0x8023f9 <udc_ptr_conf+0x1>
    3552:	01 90       	ld	r0, Z+
    3554:	f0 81       	ld	r31, Z
    3556:	e0 2d       	mov	r30, r0
    3558:	22 81       	ldd	r18, Z+2	; 0x02
    355a:	33 81       	ldd	r19, Z+3	; 0x03
    355c:	2e 0f       	add	r18, r30
    355e:	3f 1f       	adc	r19, r31
    3560:	fc 01       	movw	r30, r24
    3562:	40 81       	ld	r20, Z
    3564:	e4 0f       	add	r30, r20
    3566:	f1 1d       	adc	r31, r1
    3568:	e2 17       	cp	r30, r18
    356a:	f3 07       	cpc	r31, r19
    356c:	a0 f4       	brcc	.+40     	; 0x3596 <udc_next_desc_in_iface+0x4c>
    356e:	81 81       	ldd	r24, Z+1	; 0x01
    3570:	84 30       	cpi	r24, 0x04	; 4
    3572:	a1 f0       	breq	.+40     	; 0x359c <udc_next_desc_in_iface+0x52>
    3574:	86 13       	cpse	r24, r22
    3576:	06 c0       	rjmp	.+12     	; 0x3584 <udc_next_desc_in_iface+0x3a>
    3578:	14 c0       	rjmp	.+40     	; 0x35a2 <udc_next_desc_in_iface+0x58>
    357a:	81 81       	ldd	r24, Z+1	; 0x01
    357c:	84 30       	cpi	r24, 0x04	; 4
    357e:	a1 f0       	breq	.+40     	; 0x35a8 <udc_next_desc_in_iface+0x5e>
    3580:	86 17       	cp	r24, r22
    3582:	a9 f0       	breq	.+42     	; 0x35ae <udc_next_desc_in_iface+0x64>
    3584:	80 81       	ld	r24, Z
    3586:	e8 0f       	add	r30, r24
    3588:	f1 1d       	adc	r31, r1
    358a:	e2 17       	cp	r30, r18
    358c:	f3 07       	cpc	r31, r19
    358e:	a8 f3       	brcs	.-22     	; 0x357a <udc_next_desc_in_iface+0x30>
    3590:	80 e0       	ldi	r24, 0x00	; 0
    3592:	90 e0       	ldi	r25, 0x00	; 0
    3594:	08 95       	ret
    3596:	80 e0       	ldi	r24, 0x00	; 0
    3598:	90 e0       	ldi	r25, 0x00	; 0
    359a:	08 95       	ret
    359c:	80 e0       	ldi	r24, 0x00	; 0
    359e:	90 e0       	ldi	r25, 0x00	; 0
    35a0:	08 95       	ret
    35a2:	8e 2f       	mov	r24, r30
    35a4:	9f 2f       	mov	r25, r31
    35a6:	08 95       	ret
    35a8:	80 e0       	ldi	r24, 0x00	; 0
    35aa:	90 e0       	ldi	r25, 0x00	; 0
    35ac:	08 95       	ret
    35ae:	8e 2f       	mov	r24, r30
    35b0:	9f 2f       	mov	r25, r31
    35b2:	08 95       	ret

000035b4 <udc_valid_address>:
    35b4:	80 91 06 24 	lds	r24, 0x2406	; 0x802406 <udd_g_ctrlreq+0x2>
    35b8:	8f 77       	andi	r24, 0x7F	; 127
    35ba:	0c 94 90 0f 	jmp	0x1f20	; 0x1f20 <udd_set_address>
    35be:	08 95       	ret

000035c0 <udc_update_iface_desc>:
    35c0:	90 91 fa 23 	lds	r25, 0x23FA	; 0x8023fa <udc_num_configuration>
    35c4:	99 23       	and	r25, r25
    35c6:	81 f1       	breq	.+96     	; 0x3628 <udc_update_iface_desc+0x68>
    35c8:	e0 91 f8 23 	lds	r30, 0x23F8	; 0x8023f8 <udc_ptr_conf>
    35cc:	f0 91 f9 23 	lds	r31, 0x23F9	; 0x8023f9 <udc_ptr_conf+0x1>
    35d0:	01 90       	ld	r0, Z+
    35d2:	f0 81       	ld	r31, Z
    35d4:	e0 2d       	mov	r30, r0
    35d6:	94 81       	ldd	r25, Z+4	; 0x04
    35d8:	89 17       	cp	r24, r25
    35da:	40 f5       	brcc	.+80     	; 0x362c <udc_update_iface_desc+0x6c>
    35dc:	e0 93 f6 23 	sts	0x23F6, r30	; 0x8023f6 <udc_ptr_iface>
    35e0:	f0 93 f7 23 	sts	0x23F7, r31	; 0x8023f7 <udc_ptr_iface+0x1>
    35e4:	22 81       	ldd	r18, Z+2	; 0x02
    35e6:	33 81       	ldd	r19, Z+3	; 0x03
    35e8:	2e 0f       	add	r18, r30
    35ea:	3f 1f       	adc	r19, r31
    35ec:	e2 17       	cp	r30, r18
    35ee:	f3 07       	cpc	r31, r19
    35f0:	f8 f4       	brcc	.+62     	; 0x3630 <udc_update_iface_desc+0x70>
    35f2:	91 81       	ldd	r25, Z+1	; 0x01
    35f4:	94 30       	cpi	r25, 0x04	; 4
    35f6:	61 f4       	brne	.+24     	; 0x3610 <udc_update_iface_desc+0x50>
    35f8:	92 81       	ldd	r25, Z+2	; 0x02
    35fa:	89 13       	cpse	r24, r25
    35fc:	09 c0       	rjmp	.+18     	; 0x3610 <udc_update_iface_desc+0x50>
    35fe:	93 81       	ldd	r25, Z+3	; 0x03
    3600:	96 13       	cpse	r25, r22
    3602:	06 c0       	rjmp	.+12     	; 0x3610 <udc_update_iface_desc+0x50>
    3604:	e0 93 f6 23 	sts	0x23F6, r30	; 0x8023f6 <udc_ptr_iface>
    3608:	f0 93 f7 23 	sts	0x23F7, r31	; 0x8023f7 <udc_ptr_iface+0x1>
    360c:	81 e0       	ldi	r24, 0x01	; 1
    360e:	08 95       	ret
    3610:	90 81       	ld	r25, Z
    3612:	e9 0f       	add	r30, r25
    3614:	f1 1d       	adc	r31, r1
    3616:	e2 17       	cp	r30, r18
    3618:	f3 07       	cpc	r31, r19
    361a:	58 f3       	brcs	.-42     	; 0x35f2 <udc_update_iface_desc+0x32>
    361c:	e0 93 f6 23 	sts	0x23F6, r30	; 0x8023f6 <udc_ptr_iface>
    3620:	f0 93 f7 23 	sts	0x23F7, r31	; 0x8023f7 <udc_ptr_iface+0x1>
    3624:	80 e0       	ldi	r24, 0x00	; 0
    3626:	08 95       	ret
    3628:	80 e0       	ldi	r24, 0x00	; 0
    362a:	08 95       	ret
    362c:	80 e0       	ldi	r24, 0x00	; 0
    362e:	08 95       	ret
    3630:	80 e0       	ldi	r24, 0x00	; 0
    3632:	08 95       	ret

00003634 <udc_iface_disable>:
    3634:	ef 92       	push	r14
    3636:	ff 92       	push	r15
    3638:	1f 93       	push	r17
    363a:	cf 93       	push	r28
    363c:	df 93       	push	r29
    363e:	c8 2f       	mov	r28, r24
    3640:	60 e0       	ldi	r22, 0x00	; 0
    3642:	be df       	rcall	.-132    	; 0x35c0 <udc_update_iface_desc>
    3644:	18 2f       	mov	r17, r24
    3646:	88 23       	and	r24, r24
    3648:	81 f1       	breq	.+96     	; 0x36aa <udc_iface_disable+0x76>
    364a:	a0 91 f8 23 	lds	r26, 0x23F8	; 0x8023f8 <udc_ptr_conf>
    364e:	b0 91 f9 23 	lds	r27, 0x23F9	; 0x8023f9 <udc_ptr_conf+0x1>
    3652:	ec 2f       	mov	r30, r28
    3654:	f0 e0       	ldi	r31, 0x00	; 0
    3656:	ee 0f       	add	r30, r30
    3658:	ff 1f       	adc	r31, r31
    365a:	12 96       	adiw	r26, 0x02	; 2
    365c:	8d 91       	ld	r24, X+
    365e:	9c 91       	ld	r25, X
    3660:	13 97       	sbiw	r26, 0x03	; 3
    3662:	e8 0f       	add	r30, r24
    3664:	f9 1f       	adc	r31, r25
    3666:	e0 80       	ld	r14, Z
    3668:	f1 80       	ldd	r15, Z+1	; 0x01
    366a:	d7 01       	movw	r26, r14
    366c:	16 96       	adiw	r26, 0x06	; 6
    366e:	ed 91       	ld	r30, X+
    3670:	fc 91       	ld	r31, X
    3672:	17 97       	sbiw	r26, 0x07	; 7
    3674:	19 95       	eicall
    3676:	68 2f       	mov	r22, r24
    3678:	8c 2f       	mov	r24, r28
    367a:	a2 df       	rcall	.-188    	; 0x35c0 <udc_update_iface_desc>
    367c:	18 2f       	mov	r17, r24
    367e:	88 23       	and	r24, r24
    3680:	a1 f0       	breq	.+40     	; 0x36aa <udc_iface_disable+0x76>
    3682:	c0 91 f6 23 	lds	r28, 0x23F6	; 0x8023f6 <udc_ptr_iface>
    3686:	d0 91 f7 23 	lds	r29, 0x23F7	; 0x8023f7 <udc_ptr_iface+0x1>
    368a:	65 e0       	ldi	r22, 0x05	; 5
    368c:	ce 01       	movw	r24, r28
    368e:	5d df       	rcall	.-326    	; 0x354a <udc_next_desc_in_iface>
    3690:	ec 01       	movw	r28, r24
    3692:	89 2b       	or	r24, r25
    3694:	21 f0       	breq	.+8      	; 0x369e <udc_iface_disable+0x6a>
    3696:	8a 81       	ldd	r24, Y+2	; 0x02
    3698:	0e 94 99 11 	call	0x2332	; 0x2332 <udd_ep_free>
    369c:	f6 cf       	rjmp	.-20     	; 0x368a <udc_iface_disable+0x56>
    369e:	d7 01       	movw	r26, r14
    36a0:	12 96       	adiw	r26, 0x02	; 2
    36a2:	ed 91       	ld	r30, X+
    36a4:	fc 91       	ld	r31, X
    36a6:	13 97       	sbiw	r26, 0x03	; 3
    36a8:	19 95       	eicall
    36aa:	81 2f       	mov	r24, r17
    36ac:	df 91       	pop	r29
    36ae:	cf 91       	pop	r28
    36b0:	1f 91       	pop	r17
    36b2:	ff 90       	pop	r15
    36b4:	ef 90       	pop	r14
    36b6:	08 95       	ret

000036b8 <udc_iface_enable>:
    36b8:	1f 93       	push	r17
    36ba:	cf 93       	push	r28
    36bc:	df 93       	push	r29
    36be:	18 2f       	mov	r17, r24
    36c0:	7f df       	rcall	.-258    	; 0x35c0 <udc_update_iface_desc>
    36c2:	88 23       	and	r24, r24
    36c4:	41 f1       	breq	.+80     	; 0x3716 <udc_iface_enable+0x5e>
    36c6:	c0 91 f6 23 	lds	r28, 0x23F6	; 0x8023f6 <udc_ptr_iface>
    36ca:	d0 91 f7 23 	lds	r29, 0x23F7	; 0x8023f7 <udc_ptr_iface+0x1>
    36ce:	65 e0       	ldi	r22, 0x05	; 5
    36d0:	ce 01       	movw	r24, r28
    36d2:	3b df       	rcall	.-394    	; 0x354a <udc_next_desc_in_iface>
    36d4:	ec 01       	movw	r28, r24
    36d6:	89 2b       	or	r24, r25
    36d8:	49 f0       	breq	.+18     	; 0x36ec <udc_iface_enable+0x34>
    36da:	4c 81       	ldd	r20, Y+4	; 0x04
    36dc:	5d 81       	ldd	r21, Y+5	; 0x05
    36de:	6b 81       	ldd	r22, Y+3	; 0x03
    36e0:	8a 81       	ldd	r24, Y+2	; 0x02
    36e2:	0e 94 a5 0f 	call	0x1f4a	; 0x1f4a <udd_ep_alloc>
    36e6:	81 11       	cpse	r24, r1
    36e8:	f2 cf       	rjmp	.-28     	; 0x36ce <udc_iface_enable+0x16>
    36ea:	15 c0       	rjmp	.+42     	; 0x3716 <udc_iface_enable+0x5e>
    36ec:	a0 91 f8 23 	lds	r26, 0x23F8	; 0x8023f8 <udc_ptr_conf>
    36f0:	b0 91 f9 23 	lds	r27, 0x23F9	; 0x8023f9 <udc_ptr_conf+0x1>
    36f4:	e1 2f       	mov	r30, r17
    36f6:	f0 e0       	ldi	r31, 0x00	; 0
    36f8:	ee 0f       	add	r30, r30
    36fa:	ff 1f       	adc	r31, r31
    36fc:	12 96       	adiw	r26, 0x02	; 2
    36fe:	8d 91       	ld	r24, X+
    3700:	9c 91       	ld	r25, X
    3702:	13 97       	sbiw	r26, 0x03	; 3
    3704:	e8 0f       	add	r30, r24
    3706:	f9 1f       	adc	r31, r25
    3708:	01 90       	ld	r0, Z+
    370a:	f0 81       	ld	r31, Z
    370c:	e0 2d       	mov	r30, r0
    370e:	01 90       	ld	r0, Z+
    3710:	f0 81       	ld	r31, Z
    3712:	e0 2d       	mov	r30, r0
    3714:	19 95       	eicall
    3716:	df 91       	pop	r29
    3718:	cf 91       	pop	r28
    371a:	1f 91       	pop	r17
    371c:	08 95       	ret

0000371e <udc_start>:
    371e:	0c 94 09 0f 	jmp	0x1e12	; 0x1e12 <udd_enable>
    3722:	08 95       	ret

00003724 <udc_reset>:
    3724:	cf 93       	push	r28
    3726:	80 91 fa 23 	lds	r24, 0x23FA	; 0x8023fa <udc_num_configuration>
    372a:	88 23       	and	r24, r24
    372c:	c1 f0       	breq	.+48     	; 0x375e <udc_reset+0x3a>
    372e:	e0 91 f8 23 	lds	r30, 0x23F8	; 0x8023f8 <udc_ptr_conf>
    3732:	f0 91 f9 23 	lds	r31, 0x23F9	; 0x8023f9 <udc_ptr_conf+0x1>
    3736:	01 90       	ld	r0, Z+
    3738:	f0 81       	ld	r31, Z
    373a:	e0 2d       	mov	r30, r0
    373c:	84 81       	ldd	r24, Z+4	; 0x04
    373e:	88 23       	and	r24, r24
    3740:	71 f0       	breq	.+28     	; 0x375e <udc_reset+0x3a>
    3742:	c0 e0       	ldi	r28, 0x00	; 0
    3744:	8c 2f       	mov	r24, r28
    3746:	76 df       	rcall	.-276    	; 0x3634 <udc_iface_disable>
    3748:	cf 5f       	subi	r28, 0xFF	; 255
    374a:	e0 91 f8 23 	lds	r30, 0x23F8	; 0x8023f8 <udc_ptr_conf>
    374e:	f0 91 f9 23 	lds	r31, 0x23F9	; 0x8023f9 <udc_ptr_conf+0x1>
    3752:	01 90       	ld	r0, Z+
    3754:	f0 81       	ld	r31, Z
    3756:	e0 2d       	mov	r30, r0
    3758:	84 81       	ldd	r24, Z+4	; 0x04
    375a:	c8 17       	cp	r28, r24
    375c:	98 f3       	brcs	.-26     	; 0x3744 <udc_reset+0x20>
    375e:	10 92 fa 23 	sts	0x23FA, r1	; 0x8023fa <udc_num_configuration>
    3762:	80 91 fe 23 	lds	r24, 0x23FE	; 0x8023fe <udc_device_status>
    3766:	81 fd       	sbrc	r24, 1
    3768:	59 d9       	rcall	.-3406   	; 0x2a1c <usb_callback_remotewakeup_disable>
    376a:	10 92 fe 23 	sts	0x23FE, r1	; 0x8023fe <udc_device_status>
    376e:	10 92 ff 23 	sts	0x23FF, r1	; 0x8023ff <udc_device_status+0x1>
    3772:	cf 91       	pop	r28
    3774:	08 95       	ret

00003776 <udc_sof_notify>:
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}

void udc_sof_notify(void)
{
    3776:	cf 93       	push	r28
	uint8_t iface_num;

	if (udc_num_configuration) {
    3778:	80 91 fa 23 	lds	r24, 0x23FA	; 0x8023fa <udc_num_configuration>
    377c:	88 23       	and	r24, r24
    377e:	49 f1       	breq	.+82     	; 0x37d2 <udc_sof_notify+0x5c>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    3780:	a0 91 f8 23 	lds	r26, 0x23F8	; 0x8023f8 <udc_ptr_conf>
    3784:	b0 91 f9 23 	lds	r27, 0x23F9	; 0x8023f9 <udc_ptr_conf+0x1>
    3788:	ed 91       	ld	r30, X+
    378a:	fc 91       	ld	r31, X
    378c:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    378e:	84 81       	ldd	r24, Z+4	; 0x04
    3790:	88 23       	and	r24, r24
    3792:	f9 f0       	breq	.+62     	; 0x37d2 <udc_sof_notify+0x5c>
    3794:	c0 e0       	ldi	r28, 0x00	; 0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
    3796:	ec 2f       	mov	r30, r28
    3798:	f0 e0       	ldi	r31, 0x00	; 0
    379a:	ee 0f       	add	r30, r30
    379c:	ff 1f       	adc	r31, r31
    379e:	12 96       	adiw	r26, 0x02	; 2
    37a0:	8d 91       	ld	r24, X+
    37a2:	9c 91       	ld	r25, X
    37a4:	13 97       	sbiw	r26, 0x03	; 3
    37a6:	e8 0f       	add	r30, r24
    37a8:	f9 1f       	adc	r31, r25
    37aa:	01 90       	ld	r0, Z+
    37ac:	f0 81       	ld	r31, Z
    37ae:	e0 2d       	mov	r30, r0
    37b0:	00 84       	ldd	r0, Z+8	; 0x08
    37b2:	f1 85       	ldd	r31, Z+9	; 0x09
    37b4:	e0 2d       	mov	r30, r0
    37b6:	30 97       	sbiw	r30, 0x00	; 0
    37b8:	09 f0       	breq	.+2      	; 0x37bc <udc_sof_notify+0x46>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
    37ba:	19 95       	eicall
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
    37bc:	cf 5f       	subi	r28, 0xFF	; 255
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    37be:	a0 91 f8 23 	lds	r26, 0x23F8	; 0x8023f8 <udc_ptr_conf>
    37c2:	b0 91 f9 23 	lds	r27, 0x23F9	; 0x8023f9 <udc_ptr_conf+0x1>
    37c6:	ed 91       	ld	r30, X+
    37c8:	fc 91       	ld	r31, X
    37ca:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    37cc:	84 81       	ldd	r24, Z+4	; 0x04
    37ce:	c8 17       	cp	r28, r24
    37d0:	10 f3       	brcs	.-60     	; 0x3796 <udc_sof_notify+0x20>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
			}
		}
	}
}
    37d2:	cf 91       	pop	r28
    37d4:	08 95       	ret

000037d6 <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
    37d6:	0f 93       	push	r16
    37d8:	1f 93       	push	r17
    37da:	cf 93       	push	r28
    37dc:	df 93       	push	r29
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
    37de:	e4 e0       	ldi	r30, 0x04	; 4
    37e0:	f4 e2       	ldi	r31, 0x24	; 36
    37e2:	12 86       	std	Z+10, r1	; 0x0a
    37e4:	13 86       	std	Z+11, r1	; 0x0b
	udd_g_ctrlreq.callback = NULL;
    37e6:	14 86       	std	Z+12, r1	; 0x0c
    37e8:	15 86       	std	Z+13, r1	; 0x0d
	udd_g_ctrlreq.over_under_run = NULL;
    37ea:	16 86       	std	Z+14, r1	; 0x0e
    37ec:	17 86       	std	Z+15, r1	; 0x0f

	if (Udd_setup_is_in()) {
    37ee:	80 81       	ld	r24, Z
    37f0:	88 23       	and	r24, r24
    37f2:	0c f0       	brlt	.+2      	; 0x37f6 <udc_process_setup+0x20>
    37f4:	95 c2       	rjmp	.+1322   	; 0x3d20 <udc_process_setup+0x54a>
		if (udd_g_ctrlreq.req.wLength == 0) {
    37f6:	20 91 0a 24 	lds	r18, 0x240A	; 0x80240a <udd_g_ctrlreq+0x6>
    37fa:	30 91 0b 24 	lds	r19, 0x240B	; 0x80240b <udd_g_ctrlreq+0x7>
    37fe:	21 15       	cp	r18, r1
    3800:	31 05       	cpc	r19, r1
    3802:	09 f0       	breq	.+2      	; 0x3806 <udc_process_setup+0x30>
    3804:	88 c2       	rjmp	.+1296   	; 0x3d16 <udc_process_setup+0x540>
    3806:	7f c2       	rjmp	.+1278   	; 0x3d06 <udc_process_setup+0x530>
    3808:	8f 71       	andi	r24, 0x1F	; 31
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error for USB host
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    380a:	09 f0       	breq	.+2      	; 0x380e <udc_process_setup+0x38>
    380c:	ab c0       	rjmp	.+342    	; 0x3964 <udc_process_setup+0x18e>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    380e:	90 91 05 24 	lds	r25, 0x2405	; 0x802405 <udd_g_ctrlreq+0x1>
    3812:	96 30       	cpi	r25, 0x06	; 6
    3814:	81 f0       	breq	.+32     	; 0x3836 <udc_process_setup+0x60>
    3816:	98 30       	cpi	r25, 0x08	; 8
    3818:	09 f4       	brne	.+2      	; 0x381c <udc_process_setup+0x46>
    381a:	99 c0       	rjmp	.+306    	; 0x394e <udc_process_setup+0x178>
    381c:	91 11       	cpse	r25, r1
    381e:	a2 c0       	rjmp	.+324    	; 0x3964 <udc_process_setup+0x18e>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
    3820:	22 30       	cpi	r18, 0x02	; 2
    3822:	31 05       	cpc	r19, r1
    3824:	09 f0       	breq	.+2      	; 0x3828 <udc_process_setup+0x52>
    3826:	2b c2       	rjmp	.+1110   	; 0x3c7e <udc_process_setup+0x4a8>
		return false;
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
    3828:	62 e0       	ldi	r22, 0x02	; 2
    382a:	70 e0       	ldi	r23, 0x00	; 0
    382c:	8e ef       	ldi	r24, 0xFE	; 254
    382e:	93 e2       	ldi	r25, 0x23	; 35
    3830:	0e 94 9e 0f 	call	0x1f3c	; 0x1f3c <udd_set_setup_payload>
    3834:	7e c2       	rjmp	.+1276   	; 0x3d32 <udc_process_setup+0x55c>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
    3836:	80 91 06 24 	lds	r24, 0x2406	; 0x802406 <udd_g_ctrlreq+0x2>
    383a:	90 91 07 24 	lds	r25, 0x2407	; 0x802407 <udd_g_ctrlreq+0x3>

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
    383e:	29 2f       	mov	r18, r25
    3840:	33 27       	eor	r19, r19
    3842:	22 30       	cpi	r18, 0x02	; 2
    3844:	31 05       	cpc	r19, r1
    3846:	b1 f0       	breq	.+44     	; 0x3874 <udc_process_setup+0x9e>
    3848:	20 f4       	brcc	.+8      	; 0x3852 <udc_process_setup+0x7c>
    384a:	21 30       	cpi	r18, 0x01	; 1
    384c:	31 05       	cpc	r19, r1
    384e:	41 f0       	breq	.+16     	; 0x3860 <udc_process_setup+0x8a>
    3850:	d8 c1       	rjmp	.+944    	; 0x3c02 <udc_process_setup+0x42c>
    3852:	23 30       	cpi	r18, 0x03	; 3
    3854:	31 05       	cpc	r19, r1
    3856:	f1 f1       	breq	.+124    	; 0x38d4 <udc_process_setup+0xfe>
    3858:	2f 30       	cpi	r18, 0x0F	; 15
    385a:	31 05       	cpc	r19, r1
    385c:	61 f1       	breq	.+88     	; 0x38b6 <udc_process_setup+0xe0>
    385e:	d1 c1       	rjmp	.+930    	; 0x3c02 <udc_process_setup+0x42c>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
    3860:	80 91 1a 20 	lds	r24, 0x201A	; 0x80201a <udc_config>
    3864:	90 91 1b 20 	lds	r25, 0x201B	; 0x80201b <udc_config+0x1>
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
    3868:	dc 01       	movw	r26, r24
    386a:	6c 91       	ld	r22, X
    386c:	70 e0       	ldi	r23, 0x00	; 0
    386e:	0e 94 9e 0f 	call	0x1f3c	; 0x1f3c <udd_set_setup_payload>
    3872:	5e c0       	rjmp	.+188    	; 0x3930 <udc_process_setup+0x15a>
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
    3874:	e0 91 1a 20 	lds	r30, 0x201A	; 0x80201a <udc_config>
    3878:	f0 91 1b 20 	lds	r31, 0x201B	; 0x80201b <udc_config+0x1>
    387c:	21 89       	ldd	r18, Z+17	; 0x11
    387e:	82 17       	cp	r24, r18
    3880:	08 f0       	brcs	.+2      	; 0x3884 <udc_process_setup+0xae>
    3882:	fd c1       	rjmp	.+1018   	; 0x3c7e <udc_process_setup+0x4a8>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
    3884:	99 27       	eor	r25, r25
    3886:	88 0f       	add	r24, r24
    3888:	99 1f       	adc	r25, r25
    388a:	88 0f       	add	r24, r24
    388c:	99 1f       	adc	r25, r25
    388e:	e0 91 1c 20 	lds	r30, 0x201C	; 0x80201c <udc_config+0x2>
    3892:	f0 91 1d 20 	lds	r31, 0x201D	; 0x80201d <udc_config+0x3>
    3896:	e8 0f       	add	r30, r24
    3898:	f9 1f       	adc	r31, r25
    389a:	80 81       	ld	r24, Z
    389c:	91 81       	ldd	r25, Z+1	; 0x01
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
    389e:	fc 01       	movw	r30, r24
    38a0:	62 81       	ldd	r22, Z+2	; 0x02
    38a2:	73 81       	ldd	r23, Z+3	; 0x03
    38a4:	0e 94 9e 0f 	call	0x1f3c	; 0x1f3c <udd_set_setup_payload>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
    38a8:	e0 91 0c 24 	lds	r30, 0x240C	; 0x80240c <udd_g_ctrlreq+0x8>
    38ac:	f0 91 0d 24 	lds	r31, 0x240D	; 0x80240d <udd_g_ctrlreq+0x9>
    38b0:	82 e0       	ldi	r24, 0x02	; 2
    38b2:	81 83       	std	Z+1, r24	; 0x01
    38b4:	3d c0       	rjmp	.+122    	; 0x3930 <udc_process_setup+0x15a>
		break;
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
    38b6:	80 91 1e 20 	lds	r24, 0x201E	; 0x80201e <udc_config+0x4>
    38ba:	90 91 1f 20 	lds	r25, 0x201F	; 0x80201f <udc_config+0x5>
    38be:	00 97       	sbiw	r24, 0x00	; 0
    38c0:	09 f4       	brne	.+2      	; 0x38c4 <udc_process_setup+0xee>
    38c2:	dd c1       	rjmp	.+954    	; 0x3c7e <udc_process_setup+0x4a8>
			return false;
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
    38c4:	dc 01       	movw	r26, r24
    38c6:	12 96       	adiw	r26, 0x02	; 2
    38c8:	6d 91       	ld	r22, X+
    38ca:	7c 91       	ld	r23, X
    38cc:	13 97       	sbiw	r26, 0x03	; 3
    38ce:	0e 94 9e 0f 	call	0x1f3c	; 0x1f3c <udd_set_setup_payload>
    38d2:	2e c0       	rjmp	.+92     	; 0x3930 <udc_process_setup+0x15a>
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
    38d4:	99 27       	eor	r25, r25
    38d6:	81 30       	cpi	r24, 0x01	; 1
    38d8:	91 05       	cpc	r25, r1
    38da:	99 f0       	breq	.+38     	; 0x3902 <udc_process_setup+0x12c>
    38dc:	58 f0       	brcs	.+22     	; 0x38f4 <udc_process_setup+0x11e>
    38de:	82 30       	cpi	r24, 0x02	; 2
    38e0:	91 05       	cpc	r25, r1
    38e2:	09 f4       	brne	.+2      	; 0x38e6 <udc_process_setup+0x110>
    38e4:	22 c2       	rjmp	.+1092   	; 0x3d2a <udc_process_setup+0x554>
    38e6:	03 97       	sbiw	r24, 0x03	; 3
    38e8:	09 f0       	breq	.+2      	; 0x38ec <udc_process_setup+0x116>
    38ea:	94 c1       	rjmp	.+808    	; 0x3c14 <udc_process_setup+0x43e>
		str = udc_string_product_name;
		break;
#endif
#if defined USB_DEVICE_SERIAL_NAME || defined USB_DEVICE_GET_SERIAL_NAME_POINTER
	case 3:
		str_length = USB_DEVICE_SERIAL_NAME_SIZE;
    38ec:	36 e0       	ldi	r19, 0x06	; 6
		str = udc_get_string_serial_name();
    38ee:	e4 e4       	ldi	r30, 0x44	; 68
    38f0:	f1 e2       	ldi	r31, 0x21	; 33
    38f2:	0a c0       	rjmp	.+20     	; 0x3908 <udc_process_setup+0x132>
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
    38f4:	64 e0       	ldi	r22, 0x04	; 4
    38f6:	70 e0       	ldi	r23, 0x00	; 0
    38f8:	80 ec       	ldi	r24, 0xC0	; 192
    38fa:	90 e2       	ldi	r25, 0x20	; 32
    38fc:	0e 94 9e 0f 	call	0x1f3c	; 0x1f3c <udd_set_setup_payload>
    3900:	17 c0       	rjmp	.+46     	; 0x3930 <udc_process_setup+0x15a>
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
		str = udc_string_manufacturer_name;
    3902:	ef ea       	ldi	r30, 0xAF	; 175
    3904:	f0 e2       	ldi	r31, 0x20	; 32
				sizeof(udc_string_desc_languageid));
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
    3906:	30 e1       	ldi	r19, 0x10	; 16
    3908:	a0 e8       	ldi	r26, 0x80	; 128
    390a:	b0 e2       	ldi	r27, 0x20	; 32
    390c:	20 e0       	ldi	r18, 0x00	; 0
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
    390e:	81 91       	ld	r24, Z+
    3910:	90 e0       	ldi	r25, 0x00	; 0
    3912:	8d 93       	st	X+, r24
    3914:	9d 93       	st	X+, r25
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
    3916:	2f 5f       	subi	r18, 0xFF	; 255
    3918:	23 17       	cp	r18, r19
    391a:	c8 f3       	brcs	.-14     	; 0x390e <udc_process_setup+0x138>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
    391c:	63 2f       	mov	r22, r19
    391e:	66 0f       	add	r22, r22
    3920:	6e 5f       	subi	r22, 0xFE	; 254
    3922:	60 93 7e 20 	sts	0x207E, r22	; 0x80207e <udc_string_desc>
		udd_set_setup_payload(
    3926:	70 e0       	ldi	r23, 0x00	; 0
    3928:	8e e7       	ldi	r24, 0x7E	; 126
    392a:	90 e2       	ldi	r25, 0x20	; 32
    392c:	0e 94 9e 0f 	call	0x1f3c	; 0x1f3c <udd_set_setup_payload>
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
    3930:	e4 e0       	ldi	r30, 0x04	; 4
    3932:	f4 e2       	ldi	r31, 0x24	; 36
    3934:	86 81       	ldd	r24, Z+6	; 0x06
    3936:	97 81       	ldd	r25, Z+7	; 0x07
    3938:	22 85       	ldd	r18, Z+10	; 0x0a
    393a:	33 85       	ldd	r19, Z+11	; 0x0b
    393c:	82 17       	cp	r24, r18
    393e:	93 07       	cpc	r25, r19
    3940:	08 f0       	brcs	.+2      	; 0x3944 <udc_process_setup+0x16e>
    3942:	f7 c1       	rjmp	.+1006   	; 0x3d32 <udc_process_setup+0x55c>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
    3944:	80 93 0e 24 	sts	0x240E, r24	; 0x80240e <udd_g_ctrlreq+0xa>
    3948:	90 93 0f 24 	sts	0x240F, r25	; 0x80240f <udd_g_ctrlreq+0xb>
    394c:	f2 c1       	rjmp	.+996    	; 0x3d32 <udc_process_setup+0x55c>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
    394e:	21 30       	cpi	r18, 0x01	; 1
    3950:	31 05       	cpc	r19, r1
    3952:	09 f0       	breq	.+2      	; 0x3956 <udc_process_setup+0x180>
    3954:	94 c1       	rjmp	.+808    	; 0x3c7e <udc_process_setup+0x4a8>
		return false;
	}

	udd_set_setup_payload(&udc_num_configuration,1);
    3956:	61 e0       	ldi	r22, 0x01	; 1
    3958:	70 e0       	ldi	r23, 0x00	; 0
    395a:	8a ef       	ldi	r24, 0xFA	; 250
    395c:	93 e2       	ldi	r25, 0x23	; 35
    395e:	0e 94 9e 0f 	call	0x1f3c	; 0x1f3c <udd_set_setup_payload>
    3962:	e7 c1       	rjmp	.+974    	; 0x3d32 <udc_process_setup+0x55c>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    3964:	81 30       	cpi	r24, 0x01	; 1
    3966:	e9 f5       	brne	.+122    	; 0x39e2 <udc_process_setup+0x20c>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    3968:	90 91 05 24 	lds	r25, 0x2405	; 0x802405 <udd_g_ctrlreq+0x1>
    396c:	9a 30       	cpi	r25, 0x0A	; 10
    396e:	c9 f5       	brne	.+114    	; 0x39e2 <udc_process_setup+0x20c>
static bool udc_req_std_iface_get_setting(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
    3970:	21 30       	cpi	r18, 0x01	; 1
    3972:	31 05       	cpc	r19, r1
    3974:	09 f0       	breq	.+2      	; 0x3978 <udc_process_setup+0x1a2>
    3976:	53 c1       	rjmp	.+678    	; 0x3c1e <udc_process_setup+0x448>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    3978:	80 91 fa 23 	lds	r24, 0x23FA	; 0x8023fa <udc_num_configuration>
    397c:	88 23       	and	r24, r24
    397e:	09 f4       	brne	.+2      	; 0x3982 <udc_process_setup+0x1ac>
    3980:	4e c1       	rjmp	.+668    	; 0x3c1e <udc_process_setup+0x448>
		return false; // The device is not is configured state yet
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    3982:	c0 91 08 24 	lds	r28, 0x2408	; 0x802408 <udd_g_ctrlreq+0x4>
    3986:	d0 91 09 24 	lds	r29, 0x2409	; 0x802409 <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    398a:	00 91 f8 23 	lds	r16, 0x23F8	; 0x8023f8 <udc_ptr_conf>
    398e:	10 91 f9 23 	lds	r17, 0x23F9	; 0x8023f9 <udc_ptr_conf+0x1>
    3992:	d8 01       	movw	r26, r16
    3994:	ed 91       	ld	r30, X+
    3996:	fc 91       	ld	r31, X
    3998:	84 81       	ldd	r24, Z+4	; 0x04
    399a:	c8 17       	cp	r28, r24
    399c:	08 f0       	brcs	.+2      	; 0x39a0 <udc_process_setup+0x1ca>
    399e:	3f c1       	rjmp	.+638    	; 0x3c1e <udc_process_setup+0x448>
		return false;
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    39a0:	60 e0       	ldi	r22, 0x00	; 0
    39a2:	8c 2f       	mov	r24, r28
    39a4:	0d de       	rcall	.-998    	; 0x35c0 <udc_update_iface_desc>
    39a6:	88 23       	and	r24, r24
    39a8:	09 f4       	brne	.+2      	; 0x39ac <udc_process_setup+0x1d6>
    39aa:	34 c1       	rjmp	.+616    	; 0x3c14 <udc_process_setup+0x43e>
		return false;
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    39ac:	ce 01       	movw	r24, r28
    39ae:	99 27       	eor	r25, r25
    39b0:	88 0f       	add	r24, r24
    39b2:	99 1f       	adc	r25, r25
    39b4:	d8 01       	movw	r26, r16
    39b6:	12 96       	adiw	r26, 0x02	; 2
    39b8:	ed 91       	ld	r30, X+
    39ba:	fc 91       	ld	r31, X
    39bc:	13 97       	sbiw	r26, 0x03	; 3
    39be:	e8 0f       	add	r30, r24
    39c0:	f9 1f       	adc	r31, r25
	udc_iface_setting = udi_api->getsetting();
    39c2:	01 90       	ld	r0, Z+
    39c4:	f0 81       	ld	r31, Z
    39c6:	e0 2d       	mov	r30, r0
    39c8:	86 81       	ldd	r24, Z+6	; 0x06
    39ca:	97 81       	ldd	r25, Z+7	; 0x07
    39cc:	fc 01       	movw	r30, r24
    39ce:	19 95       	eicall
    39d0:	80 93 fc 23 	sts	0x23FC, r24	; 0x8023fc <udc_iface_setting>

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
    39d4:	61 e0       	ldi	r22, 0x01	; 1
    39d6:	70 e0       	ldi	r23, 0x00	; 0
    39d8:	8c ef       	ldi	r24, 0xFC	; 252
    39da:	93 e2       	ldi	r25, 0x23	; 35
    39dc:	0e 94 9e 0f 	call	0x1f3c	; 0x1f3c <udd_set_setup_payload>
    39e0:	a8 c1       	rjmp	.+848    	; 0x3d32 <udc_process_setup+0x55c>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    39e2:	82 30       	cpi	r24, 0x02	; 2
    39e4:	09 f0       	breq	.+2      	; 0x39e8 <udc_process_setup+0x212>
    39e6:	16 c1       	rjmp	.+556    	; 0x3c14 <udc_process_setup+0x43e>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    39e8:	80 91 05 24 	lds	r24, 0x2405	; 0x802405 <udd_g_ctrlreq+0x1>
    39ec:	81 11       	cpse	r24, r1
    39ee:	0b c1       	rjmp	.+534    	; 0x3c06 <udc_process_setup+0x430>
 */
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
    39f0:	22 30       	cpi	r18, 0x02	; 2
    39f2:	31 05       	cpc	r19, r1
    39f4:	09 f0       	breq	.+2      	; 0x39f8 <udc_process_setup+0x222>
    39f6:	43 c1       	rjmp	.+646    	; 0x3c7e <udc_process_setup+0x4a8>
		return false;
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
    39f8:	80 91 08 24 	lds	r24, 0x2408	; 0x802408 <udd_g_ctrlreq+0x4>
    39fc:	0e 94 2d 10 	call	0x205a	; 0x205a <udd_ep_is_halted>
    3a00:	90 e0       	ldi	r25, 0x00	; 0
    3a02:	80 93 f4 23 	sts	0x23F4, r24	; 0x8023f4 <udc_ep_status.4757>
    3a06:	90 93 f5 23 	sts	0x23F5, r25	; 0x8023f5 <udc_ep_status.4757+0x1>
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
    3a0a:	62 e0       	ldi	r22, 0x02	; 2
    3a0c:	70 e0       	ldi	r23, 0x00	; 0
    3a0e:	84 ef       	ldi	r24, 0xF4	; 244
    3a10:	93 e2       	ldi	r25, 0x23	; 35
    3a12:	0e 94 9e 0f 	call	0x1f3c	; 0x1f3c <udd_set_setup_payload>
    3a16:	8d c1       	rjmp	.+794    	; 0x3d32 <udc_process_setup+0x55c>
    3a18:	8f 71       	andi	r24, 0x1F	; 31
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    3a1a:	09 f0       	breq	.+2      	; 0x3a1e <udc_process_setup+0x248>
    3a1c:	a0 c0       	rjmp	.+320    	; 0x3b5e <udc_process_setup+0x388>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    3a1e:	90 91 05 24 	lds	r25, 0x2405	; 0x802405 <udd_g_ctrlreq+0x1>
    3a22:	93 30       	cpi	r25, 0x03	; 3
    3a24:	91 f1       	breq	.+100    	; 0x3a8a <udc_process_setup+0x2b4>
    3a26:	18 f4       	brcc	.+6      	; 0x3a2e <udc_process_setup+0x258>
    3a28:	91 30       	cpi	r25, 0x01	; 1
    3a2a:	a9 f0       	breq	.+42     	; 0x3a56 <udc_process_setup+0x280>
    3a2c:	98 c0       	rjmp	.+304    	; 0x3b5e <udc_process_setup+0x388>
    3a2e:	95 30       	cpi	r25, 0x05	; 5
    3a30:	21 f0       	breq	.+8      	; 0x3a3a <udc_process_setup+0x264>
    3a32:	99 30       	cpi	r25, 0x09	; 9
    3a34:	09 f4       	brne	.+2      	; 0x3a38 <udc_process_setup+0x262>
    3a36:	43 c0       	rjmp	.+134    	; 0x3abe <udc_process_setup+0x2e8>
    3a38:	92 c0       	rjmp	.+292    	; 0x3b5e <udc_process_setup+0x388>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    3a3a:	80 91 0a 24 	lds	r24, 0x240A	; 0x80240a <udd_g_ctrlreq+0x6>
    3a3e:	90 91 0b 24 	lds	r25, 0x240B	; 0x80240b <udd_g_ctrlreq+0x7>
    3a42:	89 2b       	or	r24, r25
    3a44:	09 f0       	breq	.+2      	; 0x3a48 <udc_process_setup+0x272>
    3a46:	1b c1       	rjmp	.+566    	; 0x3c7e <udc_process_setup+0x4a8>
		return false;
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
    3a48:	8a ed       	ldi	r24, 0xDA	; 218
    3a4a:	9a e1       	ldi	r25, 0x1A	; 26
    3a4c:	80 93 10 24 	sts	0x2410, r24	; 0x802410 <udd_g_ctrlreq+0xc>
    3a50:	90 93 11 24 	sts	0x2411, r25	; 0x802411 <udd_g_ctrlreq+0xd>
    3a54:	6e c1       	rjmp	.+732    	; 0x3d32 <udc_process_setup+0x55c>
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    3a56:	80 91 0a 24 	lds	r24, 0x240A	; 0x80240a <udd_g_ctrlreq+0x6>
    3a5a:	90 91 0b 24 	lds	r25, 0x240B	; 0x80240b <udd_g_ctrlreq+0x7>
    3a5e:	89 2b       	or	r24, r25
    3a60:	09 f0       	breq	.+2      	; 0x3a64 <udc_process_setup+0x28e>
    3a62:	0d c1       	rjmp	.+538    	; 0x3c7e <udc_process_setup+0x4a8>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
    3a64:	80 91 06 24 	lds	r24, 0x2406	; 0x802406 <udd_g_ctrlreq+0x2>
    3a68:	90 91 07 24 	lds	r25, 0x2407	; 0x802407 <udd_g_ctrlreq+0x3>
    3a6c:	01 97       	sbiw	r24, 0x01	; 1
    3a6e:	09 f0       	breq	.+2      	; 0x3a72 <udc_process_setup+0x29c>
    3a70:	06 c1       	rjmp	.+524    	; 0x3c7e <udc_process_setup+0x4a8>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
    3a72:	80 91 fe 23 	lds	r24, 0x23FE	; 0x8023fe <udc_device_status>
    3a76:	90 91 ff 23 	lds	r25, 0x23FF	; 0x8023ff <udc_device_status+0x1>
    3a7a:	8d 7f       	andi	r24, 0xFD	; 253
    3a7c:	80 93 fe 23 	sts	0x23FE, r24	; 0x8023fe <udc_device_status>
    3a80:	90 93 ff 23 	sts	0x23FF, r25	; 0x8023ff <udc_device_status+0x1>
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		UDC_REMOTEWAKEUP_DISABLE();
    3a84:	0e 94 0e 15 	call	0x2a1c	; 0x2a1c <usb_callback_remotewakeup_disable>
    3a88:	54 c1       	rjmp	.+680    	; 0x3d32 <udc_process_setup+0x55c>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    3a8a:	80 91 0a 24 	lds	r24, 0x240A	; 0x80240a <udd_g_ctrlreq+0x6>
    3a8e:	90 91 0b 24 	lds	r25, 0x240B	; 0x80240b <udd_g_ctrlreq+0x7>
    3a92:	89 2b       	or	r24, r25
    3a94:	09 f0       	breq	.+2      	; 0x3a98 <udc_process_setup+0x2c2>
    3a96:	f3 c0       	rjmp	.+486    	; 0x3c7e <udc_process_setup+0x4a8>
		return false;
	}

	switch (udd_g_ctrlreq.req.wValue) {
    3a98:	80 91 06 24 	lds	r24, 0x2406	; 0x802406 <udd_g_ctrlreq+0x2>
    3a9c:	90 91 07 24 	lds	r25, 0x2407	; 0x802407 <udd_g_ctrlreq+0x3>
    3aa0:	01 97       	sbiw	r24, 0x01	; 1
    3aa2:	09 f0       	breq	.+2      	; 0x3aa6 <udc_process_setup+0x2d0>
    3aa4:	b2 c0       	rjmp	.+356    	; 0x3c0a <udc_process_setup+0x434>

	case USB_DEV_FEATURE_REMOTE_WAKEUP:
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		udc_device_status |= CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP);
    3aa6:	80 91 fe 23 	lds	r24, 0x23FE	; 0x8023fe <udc_device_status>
    3aaa:	90 91 ff 23 	lds	r25, 0x23FF	; 0x8023ff <udc_device_status+0x1>
    3aae:	82 60       	ori	r24, 0x02	; 2
    3ab0:	80 93 fe 23 	sts	0x23FE, r24	; 0x8023fe <udc_device_status>
    3ab4:	90 93 ff 23 	sts	0x23FF, r25	; 0x8023ff <udc_device_status+0x1>
		UDC_REMOTEWAKEUP_ENABLE();
    3ab8:	0e 94 0d 15 	call	0x2a1a	; 0x2a1a <usb_callback_remotewakeup_enable>
    3abc:	3a c1       	rjmp	.+628    	; 0x3d32 <udc_process_setup+0x55c>
static bool udc_req_std_dev_set_configuration(void)
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
    3abe:	80 91 0a 24 	lds	r24, 0x240A	; 0x80240a <udd_g_ctrlreq+0x6>
    3ac2:	90 91 0b 24 	lds	r25, 0x240B	; 0x80240b <udd_g_ctrlreq+0x7>
    3ac6:	89 2b       	or	r24, r25
    3ac8:	09 f0       	breq	.+2      	; 0x3acc <udc_process_setup+0x2f6>
    3aca:	d9 c0       	rjmp	.+434    	; 0x3c7e <udc_process_setup+0x4a8>
		return false;
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
    3acc:	0e 94 93 0f 	call	0x1f26	; 0x1f26 <udd_getaddress>
    3ad0:	88 23       	and	r24, r24
    3ad2:	09 f4       	brne	.+2      	; 0x3ad6 <udc_process_setup+0x300>
    3ad4:	9f c0       	rjmp	.+318    	; 0x3c14 <udc_process_setup+0x43e>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    3ad6:	20 91 06 24 	lds	r18, 0x2406	; 0x802406 <udd_g_ctrlreq+0x2>
    3ada:	30 91 07 24 	lds	r19, 0x2407	; 0x802407 <udd_g_ctrlreq+0x3>
    3ade:	33 27       	eor	r19, r19
				udc_config.confdev_lsfs->bNumConfigurations) {
    3ae0:	e0 91 1a 20 	lds	r30, 0x201A	; 0x80201a <udc_config>
    3ae4:	f0 91 1b 20 	lds	r31, 0x201B	; 0x80201b <udc_config+0x1>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    3ae8:	81 89       	ldd	r24, Z+17	; 0x11
    3aea:	90 e0       	ldi	r25, 0x00	; 0
    3aec:	82 17       	cp	r24, r18
    3aee:	93 07       	cpc	r25, r19
    3af0:	08 f4       	brcc	.+2      	; 0x3af4 <udc_process_setup+0x31e>
			return false;
		}
	}

	// Reset current configuration
	udc_reset();
    3af2:	90 c0       	rjmp	.+288    	; 0x3c14 <udc_process_setup+0x43e>
    3af4:	17 de       	rcall	.-978    	; 0x3724 <udc_reset>

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
    3af6:	80 91 06 24 	lds	r24, 0x2406	; 0x802406 <udd_g_ctrlreq+0x2>
    3afa:	90 91 07 24 	lds	r25, 0x2407	; 0x802407 <udd_g_ctrlreq+0x3>
    3afe:	80 93 fa 23 	sts	0x23FA, r24	; 0x8023fa <udc_num_configuration>
	if (udc_num_configuration == 0) {
    3b02:	88 23       	and	r24, r24
    3b04:	09 f4       	brne	.+2      	; 0x3b08 <udc_process_setup+0x332>
    3b06:	15 c1       	rjmp	.+554    	; 0x3d32 <udc_process_setup+0x55c>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
    3b08:	99 27       	eor	r25, r25
    3b0a:	81 50       	subi	r24, 0x01	; 1
    3b0c:	90 4c       	sbci	r25, 0xC0	; 192
    3b0e:	88 0f       	add	r24, r24
    3b10:	99 1f       	adc	r25, r25
    3b12:	88 0f       	add	r24, r24
    3b14:	99 1f       	adc	r25, r25
    3b16:	e0 91 1c 20 	lds	r30, 0x201C	; 0x80201c <udc_config+0x2>
    3b1a:	f0 91 1d 20 	lds	r31, 0x201D	; 0x80201d <udc_config+0x3>
    3b1e:	e8 0f       	add	r30, r24
    3b20:	f9 1f       	adc	r31, r25
    3b22:	e0 93 f8 23 	sts	0x23F8, r30	; 0x8023f8 <udc_ptr_conf>
    3b26:	f0 93 f9 23 	sts	0x23F9, r31	; 0x8023f9 <udc_ptr_conf+0x1>
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    3b2a:	01 90       	ld	r0, Z+
    3b2c:	f0 81       	ld	r31, Z
    3b2e:	e0 2d       	mov	r30, r0
    3b30:	84 81       	ldd	r24, Z+4	; 0x04
    3b32:	88 23       	and	r24, r24
    3b34:	09 f4       	brne	.+2      	; 0x3b38 <udc_process_setup+0x362>
    3b36:	fd c0       	rjmp	.+506    	; 0x3d32 <udc_process_setup+0x55c>
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
    3b38:	c0 e0       	ldi	r28, 0x00	; 0
    3b3a:	60 e0       	ldi	r22, 0x00	; 0
    3b3c:	8c 2f       	mov	r24, r28
    3b3e:	bc dd       	rcall	.-1160   	; 0x36b8 <udc_iface_enable>
    3b40:	88 23       	and	r24, r24
    3b42:	09 f4       	brne	.+2      	; 0x3b46 <udc_process_setup+0x370>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    3b44:	67 c0       	rjmp	.+206    	; 0x3c14 <udc_process_setup+0x43e>
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    3b46:	cf 5f       	subi	r28, 0xFF	; 255
    3b48:	e0 91 f8 23 	lds	r30, 0x23F8	; 0x8023f8 <udc_ptr_conf>
    3b4c:	f0 91 f9 23 	lds	r31, 0x23F9	; 0x8023f9 <udc_ptr_conf+0x1>
    3b50:	01 90       	ld	r0, Z+
    3b52:	f0 81       	ld	r31, Z
    3b54:	e0 2d       	mov	r30, r0
    3b56:	84 81       	ldd	r24, Z+4	; 0x04
    3b58:	c8 17       	cp	r28, r24
    3b5a:	78 f3       	brcs	.-34     	; 0x3b3a <udc_process_setup+0x364>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    3b5c:	ea c0       	rjmp	.+468    	; 0x3d32 <udc_process_setup+0x55c>
    3b5e:	81 30       	cpi	r24, 0x01	; 1
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    3b60:	e9 f4       	brne	.+58     	; 0x3b9c <udc_process_setup+0x3c6>
    3b62:	90 91 05 24 	lds	r25, 0x2405	; 0x802405 <udd_g_ctrlreq+0x1>
    3b66:	9b 30       	cpi	r25, 0x0B	; 11
 */
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
    3b68:	c9 f4       	brne	.+50     	; 0x3b9c <udc_process_setup+0x3c6>
    3b6a:	80 91 0a 24 	lds	r24, 0x240A	; 0x80240a <udd_g_ctrlreq+0x6>
    3b6e:	90 91 0b 24 	lds	r25, 0x240B	; 0x80240b <udd_g_ctrlreq+0x7>
    3b72:	89 2b       	or	r24, r25
    3b74:	09 f0       	breq	.+2      	; 0x3b78 <udc_process_setup+0x3a2>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    3b76:	53 c0       	rjmp	.+166    	; 0x3c1e <udc_process_setup+0x448>
    3b78:	80 91 fa 23 	lds	r24, 0x23FA	; 0x8023fa <udc_num_configuration>
    3b7c:	88 23       	and	r24, r24
    3b7e:	09 f4       	brne	.+2      	; 0x3b82 <udc_process_setup+0x3ac>
		return false; // The device is not is configured state yet
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    3b80:	4e c0       	rjmp	.+156    	; 0x3c1e <udc_process_setup+0x448>
    3b82:	e4 e0       	ldi	r30, 0x04	; 4
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
    3b84:	f4 e2       	ldi	r31, 0x24	; 36

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
    3b86:	c4 81       	ldd	r28, Z+4	; 0x04
    3b88:	d2 81       	ldd	r29, Z+2	; 0x02
    3b8a:	8c 2f       	mov	r24, r28
    3b8c:	53 dd       	rcall	.-1370   	; 0x3634 <udc_iface_disable>
    3b8e:	88 23       	and	r24, r24
		return false;
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
    3b90:	09 f4       	brne	.+2      	; 0x3b94 <udc_process_setup+0x3be>
    3b92:	40 c0       	rjmp	.+128    	; 0x3c14 <udc_process_setup+0x43e>
    3b94:	6d 2f       	mov	r22, r29
    3b96:	8c 2f       	mov	r24, r28
    3b98:	8f dd       	rcall	.-1250   	; 0x36b8 <udc_iface_enable>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    3b9a:	3a c0       	rjmp	.+116    	; 0x3c10 <udc_process_setup+0x43a>
    3b9c:	82 30       	cpi	r24, 0x02	; 2
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    3b9e:	d1 f5       	brne	.+116    	; 0x3c14 <udc_process_setup+0x43e>
    3ba0:	80 91 05 24 	lds	r24, 0x2405	; 0x802405 <udd_g_ctrlreq+0x1>
    3ba4:	81 30       	cpi	r24, 0x01	; 1
    3ba6:	19 f0       	breq	.+6      	; 0x3bae <udc_process_setup+0x3d8>
    3ba8:	83 30       	cpi	r24, 0x03	; 3
    3baa:	a1 f0       	breq	.+40     	; 0x3bd4 <udc_process_setup+0x3fe>
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    3bac:	30 c0       	rjmp	.+96     	; 0x3c0e <udc_process_setup+0x438>
    3bae:	80 91 0a 24 	lds	r24, 0x240A	; 0x80240a <udd_g_ctrlreq+0x6>
    3bb2:	90 91 0b 24 	lds	r25, 0x240B	; 0x80240b <udd_g_ctrlreq+0x7>
    3bb6:	89 2b       	or	r24, r25
    3bb8:	09 f0       	breq	.+2      	; 0x3bbc <udc_process_setup+0x3e6>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    3bba:	61 c0       	rjmp	.+194    	; 0x3c7e <udc_process_setup+0x4a8>
    3bbc:	80 91 06 24 	lds	r24, 0x2406	; 0x802406 <udd_g_ctrlreq+0x2>
    3bc0:	90 91 07 24 	lds	r25, 0x2407	; 0x802407 <udd_g_ctrlreq+0x3>
    3bc4:	89 2b       	or	r24, r25
    3bc6:	09 f0       	breq	.+2      	; 0x3bca <udc_process_setup+0x3f4>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    3bc8:	5a c0       	rjmp	.+180    	; 0x3c7e <udc_process_setup+0x4a8>
    3bca:	80 91 08 24 	lds	r24, 0x2408	; 0x802408 <udd_g_ctrlreq+0x4>
    3bce:	0e 94 48 10 	call	0x2090	; 0x2090 <udd_ep_clear_halt>
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    3bd2:	1e c0       	rjmp	.+60     	; 0x3c10 <udc_process_setup+0x43a>
    3bd4:	80 91 0a 24 	lds	r24, 0x240A	; 0x80240a <udd_g_ctrlreq+0x6>
    3bd8:	90 91 0b 24 	lds	r25, 0x240B	; 0x80240b <udd_g_ctrlreq+0x7>
    3bdc:	89 2b       	or	r24, r25
    3bde:	09 f0       	breq	.+2      	; 0x3be2 <udc_process_setup+0x40c>
		return false;
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    3be0:	4e c0       	rjmp	.+156    	; 0x3c7e <udc_process_setup+0x4a8>
    3be2:	80 91 06 24 	lds	r24, 0x2406	; 0x802406 <udd_g_ctrlreq+0x2>
    3be6:	90 91 07 24 	lds	r25, 0x2407	; 0x802407 <udd_g_ctrlreq+0x3>
    3bea:	89 2b       	or	r24, r25
    3bec:	09 f0       	breq	.+2      	; 0x3bf0 <udc_process_setup+0x41a>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
    3bee:	47 c0       	rjmp	.+142    	; 0x3c7e <udc_process_setup+0x4a8>
    3bf0:	c4 e0       	ldi	r28, 0x04	; 4
    3bf2:	d4 e2       	ldi	r29, 0x24	; 36
    3bf4:	8c 81       	ldd	r24, Y+4	; 0x04
    3bf6:	0e 94 4a 11 	call	0x2294	; 0x2294 <udd_ep_abort>
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    3bfa:	8c 81       	ldd	r24, Y+4	; 0x04
    3bfc:	0e 94 b5 11 	call	0x236a	; 0x236a <udd_ep_set_halt>
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
    3c00:	07 c0       	rjmp	.+14     	; 0x3c10 <udc_process_setup+0x43a>
    3c02:	80 e0       	ldi	r24, 0x00	; 0
				break;
			}
		}
#endif
	}
	return false;
    3c04:	05 c0       	rjmp	.+10     	; 0x3c10 <udc_process_setup+0x43a>
    3c06:	80 e0       	ldi	r24, 0x00	; 0
		break;
#endif
	default:
		break;
	}
	return false;
    3c08:	03 c0       	rjmp	.+6      	; 0x3c10 <udc_process_setup+0x43a>
    3c0a:	80 e0       	ldi	r24, 0x00	; 0
				break;
			}
		}
#endif
	}
	return false;
    3c0c:	01 c0       	rjmp	.+2      	; 0x3c10 <udc_process_setup+0x43a>
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
    3c0e:	80 e0       	ldi	r24, 0x00	; 0
    3c10:	81 11       	cpse	r24, r1
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
    3c12:	90 c0       	rjmp	.+288    	; 0x3d34 <udc_process_setup+0x55e>
    3c14:	80 91 04 24 	lds	r24, 0x2404	; 0x802404 <udd_g_ctrlreq>
    3c18:	8f 71       	andi	r24, 0x1F	; 31
    3c1a:	81 30       	cpi	r24, 0x01	; 1
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    3c1c:	81 f5       	brne	.+96     	; 0x3c7e <udc_process_setup+0x4a8>
    3c1e:	80 91 fa 23 	lds	r24, 0x23FA	; 0x8023fa <udc_num_configuration>
    3c22:	88 23       	and	r24, r24
    3c24:	09 f4       	brne	.+2      	; 0x3c28 <udc_process_setup+0x452>
		return false; // The device is not is configured state yet
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    3c26:	71 c0       	rjmp	.+226    	; 0x3d0a <udc_process_setup+0x534>
    3c28:	00 91 08 24 	lds	r16, 0x2408	; 0x802408 <udd_g_ctrlreq+0x4>
    3c2c:	10 91 09 24 	lds	r17, 0x2409	; 0x802409 <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    3c30:	c0 91 f8 23 	lds	r28, 0x23F8	; 0x8023f8 <udc_ptr_conf>
    3c34:	d0 91 f9 23 	lds	r29, 0x23F9	; 0x8023f9 <udc_ptr_conf+0x1>
    3c38:	e8 81       	ld	r30, Y
    3c3a:	f9 81       	ldd	r31, Y+1	; 0x01
    3c3c:	84 81       	ldd	r24, Z+4	; 0x04
    3c3e:	08 17       	cp	r16, r24
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    3c40:	08 f0       	brcs	.+2      	; 0x3c44 <udc_process_setup+0x46e>
    3c42:	65 c0       	rjmp	.+202    	; 0x3d0e <udc_process_setup+0x538>
    3c44:	60 e0       	ldi	r22, 0x00	; 0
    3c46:	80 2f       	mov	r24, r16
    3c48:	bb dc       	rcall	.-1674   	; 0x35c0 <udc_update_iface_desc>
    3c4a:	88 23       	and	r24, r24
		return false;
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    3c4c:	c1 f0       	breq	.+48     	; 0x3c7e <udc_process_setup+0x4a8>
    3c4e:	f8 01       	movw	r30, r16
    3c50:	ff 27       	eor	r31, r31
    3c52:	cf 01       	movw	r24, r30
    3c54:	88 0f       	add	r24, r24
    3c56:	99 1f       	adc	r25, r25
    3c58:	ea 81       	ldd	r30, Y+2	; 0x02
    3c5a:	fb 81       	ldd	r31, Y+3	; 0x03
    3c5c:	e8 0f       	add	r30, r24
    3c5e:	f9 1f       	adc	r31, r25
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    3c60:	c0 81       	ld	r28, Z
    3c62:	d1 81       	ldd	r29, Z+1	; 0x01
    3c64:	ee 81       	ldd	r30, Y+6	; 0x06
    3c66:	ff 81       	ldd	r31, Y+7	; 0x07
    3c68:	19 95       	eicall
    3c6a:	68 2f       	mov	r22, r24
    3c6c:	80 2f       	mov	r24, r16
    3c6e:	a8 dc       	rcall	.-1712   	; 0x35c0 <udc_update_iface_desc>
    3c70:	88 23       	and	r24, r24
		return false;
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
    3c72:	29 f0       	breq	.+10     	; 0x3c7e <udc_process_setup+0x4a8>
    3c74:	ec 81       	ldd	r30, Y+4	; 0x04
    3c76:	fd 81       	ldd	r31, Y+5	; 0x05
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
		if (udc_req_iface()) {
    3c78:	19 95       	eicall
    3c7a:	81 11       	cpse	r24, r1
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
    3c7c:	5b c0       	rjmp	.+182    	; 0x3d34 <udc_process_setup+0x55e>
    3c7e:	80 91 04 24 	lds	r24, 0x2404	; 0x802404 <udd_g_ctrlreq>
    3c82:	8f 71       	andi	r24, 0x1F	; 31
    3c84:	82 30       	cpi	r24, 0x02	; 2
    3c86:	09 f0       	breq	.+2      	; 0x3c8a <udc_process_setup+0x4b4>
static bool udc_req_ep(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    3c88:	44 c0       	rjmp	.+136    	; 0x3d12 <udc_process_setup+0x53c>
    3c8a:	80 91 fa 23 	lds	r24, 0x23FA	; 0x8023fa <udc_num_configuration>
    3c8e:	88 23       	and	r24, r24
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    3c90:	b1 f1       	breq	.+108    	; 0x3cfe <udc_process_setup+0x528>
    3c92:	a0 91 f8 23 	lds	r26, 0x23F8	; 0x8023f8 <udc_ptr_conf>
    3c96:	b0 91 f9 23 	lds	r27, 0x23F9	; 0x8023f9 <udc_ptr_conf+0x1>
    3c9a:	ed 91       	ld	r30, X+
    3c9c:	fc 91       	ld	r31, X
    3c9e:	11 97       	sbiw	r26, 0x01	; 1
    3ca0:	84 81       	ldd	r24, Z+4	; 0x04
    3ca2:	88 23       	and	r24, r24
    3ca4:	71 f1       	breq	.+92     	; 0x3d02 <udc_process_setup+0x52c>
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
    3ca6:	c0 e0       	ldi	r28, 0x00	; 0
    3ca8:	ec 2f       	mov	r30, r28
    3caa:	f0 e0       	ldi	r31, 0x00	; 0
    3cac:	ee 0f       	add	r30, r30
    3cae:	ff 1f       	adc	r31, r31
    3cb0:	12 96       	adiw	r26, 0x02	; 2
    3cb2:	8d 91       	ld	r24, X+
    3cb4:	9c 91       	ld	r25, X
    3cb6:	13 97       	sbiw	r26, 0x03	; 3
    3cb8:	e8 0f       	add	r30, r24
    3cba:	f9 1f       	adc	r31, r25
    3cbc:	00 81       	ld	r16, Z
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    3cbe:	11 81       	ldd	r17, Z+1	; 0x01
    3cc0:	d8 01       	movw	r26, r16
    3cc2:	16 96       	adiw	r26, 0x06	; 6
    3cc4:	ed 91       	ld	r30, X+
    3cc6:	fc 91       	ld	r31, X
    3cc8:	17 97       	sbiw	r26, 0x07	; 7
    3cca:	19 95       	eicall
    3ccc:	68 2f       	mov	r22, r24
    3cce:	8c 2f       	mov	r24, r28
    3cd0:	77 dc       	rcall	.-1810   	; 0x35c0 <udc_update_iface_desc>
    3cd2:	88 23       	and	r24, r24
			return false;
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
    3cd4:	79 f1       	breq	.+94     	; 0x3d34 <udc_process_setup+0x55e>
    3cd6:	d8 01       	movw	r26, r16
    3cd8:	14 96       	adiw	r26, 0x04	; 4
    3cda:	ed 91       	ld	r30, X+
    3cdc:	fc 91       	ld	r31, X
    3cde:	15 97       	sbiw	r26, 0x05	; 5
    3ce0:	19 95       	eicall
    3ce2:	81 11       	cpse	r24, r1
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    3ce4:	27 c0       	rjmp	.+78     	; 0x3d34 <udc_process_setup+0x55e>
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    3ce6:	cf 5f       	subi	r28, 0xFF	; 255
    3ce8:	a0 91 f8 23 	lds	r26, 0x23F8	; 0x8023f8 <udc_ptr_conf>
    3cec:	b0 91 f9 23 	lds	r27, 0x23F9	; 0x8023f9 <udc_ptr_conf+0x1>
    3cf0:	ed 91       	ld	r30, X+
    3cf2:	fc 91       	ld	r31, X
    3cf4:	11 97       	sbiw	r26, 0x01	; 1
    3cf6:	94 81       	ldd	r25, Z+4	; 0x04
    3cf8:	c9 17       	cp	r28, r25
    3cfa:	b0 f2       	brcs	.-84     	; 0x3ca8 <udc_process_setup+0x4d2>
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
    3cfc:	1b c0       	rjmp	.+54     	; 0x3d34 <udc_process_setup+0x55e>
    3cfe:	80 e0       	ldi	r24, 0x00	; 0
		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
		}
	}
	return false;
    3d00:	19 c0       	rjmp	.+50     	; 0x3d34 <udc_process_setup+0x55e>
    3d02:	80 e0       	ldi	r24, 0x00	; 0
	udd_g_ctrlreq.callback = NULL;
	udd_g_ctrlreq.over_under_run = NULL;

	if (Udd_setup_is_in()) {
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error from USB host
    3d04:	17 c0       	rjmp	.+46     	; 0x3d34 <udc_process_setup+0x55e>
    3d06:	80 e0       	ldi	r24, 0x00	; 0
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
    3d08:	15 c0       	rjmp	.+42     	; 0x3d34 <udc_process_setup+0x55e>
    3d0a:	80 e0       	ldi	r24, 0x00	; 0
    3d0c:	13 c0       	rjmp	.+38     	; 0x3d34 <udc_process_setup+0x55e>
    3d0e:	80 e0       	ldi	r24, 0x00	; 0
    3d10:	11 c0       	rjmp	.+34     	; 0x3d34 <udc_process_setup+0x55e>
    3d12:	80 e0       	ldi	r24, 0x00	; 0
			return false; // Error from USB host
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
    3d14:	0f c0       	rjmp	.+30     	; 0x3d34 <udc_process_setup+0x55e>
    3d16:	98 2f       	mov	r25, r24
    3d18:	90 76       	andi	r25, 0x60	; 96
    3d1a:	09 f0       	breq	.+2      	; 0x3d1e <udc_process_setup+0x548>
    3d1c:	7b cf       	rjmp	.-266    	; 0x3c14 <udc_process_setup+0x43e>
    3d1e:	74 cd       	rjmp	.-1304   	; 0x3808 <udc_process_setup+0x32>
    3d20:	98 2f       	mov	r25, r24
    3d22:	90 76       	andi	r25, 0x60	; 96
    3d24:	09 f0       	breq	.+2      	; 0x3d28 <udc_process_setup+0x552>
    3d26:	76 cf       	rjmp	.-276    	; 0x3c14 <udc_process_setup+0x43e>
		str = udc_string_manufacturer_name;
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
    3d28:	77 ce       	rjmp	.-786    	; 0x3a18 <udc_process_setup+0x242>
		str = udc_string_product_name;
    3d2a:	3e e0       	ldi	r19, 0x0E	; 14
    3d2c:	e0 ea       	ldi	r30, 0xA0	; 160
    3d2e:	f0 e2       	ldi	r31, 0x20	; 32
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
			return true;
    3d30:	eb cd       	rjmp	.-1066   	; 0x3908 <udc_process_setup+0x132>
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
#endif
}
    3d32:	81 e0       	ldi	r24, 0x01	; 1
    3d34:	df 91       	pop	r29
    3d36:	cf 91       	pop	r28
    3d38:	1f 91       	pop	r17
    3d3a:	0f 91       	pop	r16
    3d3c:	08 95       	ret

00003d3e <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
    3d3e:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
    3d42:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
    3d44:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
    3d46:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	lpm r24, Z                ; Perform an LPM to read out byte
    3d4a:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
    3d4c:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
    3d50:	08 95       	ret

00003d52 <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
    3d52:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
    3d54:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
    3d56:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
    3d58:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
    3d5a:	60 83       	st	Z, r22
	ret                             // Return to caller
    3d5c:	08 95       	ret

00003d5e <__udivmodhi4>:
    3d5e:	aa 1b       	sub	r26, r26
    3d60:	bb 1b       	sub	r27, r27
    3d62:	51 e1       	ldi	r21, 0x11	; 17
    3d64:	07 c0       	rjmp	.+14     	; 0x3d74 <__udivmodhi4_ep>

00003d66 <__udivmodhi4_loop>:
    3d66:	aa 1f       	adc	r26, r26
    3d68:	bb 1f       	adc	r27, r27
    3d6a:	a6 17       	cp	r26, r22
    3d6c:	b7 07       	cpc	r27, r23
    3d6e:	10 f0       	brcs	.+4      	; 0x3d74 <__udivmodhi4_ep>
    3d70:	a6 1b       	sub	r26, r22
    3d72:	b7 0b       	sbc	r27, r23

00003d74 <__udivmodhi4_ep>:
    3d74:	88 1f       	adc	r24, r24
    3d76:	99 1f       	adc	r25, r25
    3d78:	5a 95       	dec	r21
    3d7a:	a9 f7       	brne	.-22     	; 0x3d66 <__udivmodhi4_loop>
    3d7c:	80 95       	com	r24
    3d7e:	90 95       	com	r25
    3d80:	bc 01       	movw	r22, r24
    3d82:	cd 01       	movw	r24, r26
    3d84:	08 95       	ret

00003d86 <__udivmodsi4>:
    3d86:	a1 e2       	ldi	r26, 0x21	; 33
    3d88:	1a 2e       	mov	r1, r26
    3d8a:	aa 1b       	sub	r26, r26
    3d8c:	bb 1b       	sub	r27, r27
    3d8e:	fd 01       	movw	r30, r26
    3d90:	0d c0       	rjmp	.+26     	; 0x3dac <__udivmodsi4_ep>

00003d92 <__udivmodsi4_loop>:
    3d92:	aa 1f       	adc	r26, r26
    3d94:	bb 1f       	adc	r27, r27
    3d96:	ee 1f       	adc	r30, r30
    3d98:	ff 1f       	adc	r31, r31
    3d9a:	a2 17       	cp	r26, r18
    3d9c:	b3 07       	cpc	r27, r19
    3d9e:	e4 07       	cpc	r30, r20
    3da0:	f5 07       	cpc	r31, r21
    3da2:	20 f0       	brcs	.+8      	; 0x3dac <__udivmodsi4_ep>
    3da4:	a2 1b       	sub	r26, r18
    3da6:	b3 0b       	sbc	r27, r19
    3da8:	e4 0b       	sbc	r30, r20
    3daa:	f5 0b       	sbc	r31, r21

00003dac <__udivmodsi4_ep>:
    3dac:	66 1f       	adc	r22, r22
    3dae:	77 1f       	adc	r23, r23
    3db0:	88 1f       	adc	r24, r24
    3db2:	99 1f       	adc	r25, r25
    3db4:	1a 94       	dec	r1
    3db6:	69 f7       	brne	.-38     	; 0x3d92 <__udivmodsi4_loop>
    3db8:	60 95       	com	r22
    3dba:	70 95       	com	r23
    3dbc:	80 95       	com	r24
    3dbe:	90 95       	com	r25
    3dc0:	9b 01       	movw	r18, r22
    3dc2:	ac 01       	movw	r20, r24
    3dc4:	bd 01       	movw	r22, r26
    3dc6:	cf 01       	movw	r24, r30
    3dc8:	08 95       	ret

00003dca <__tablejump2__>:
    3dca:	ee 0f       	add	r30, r30
    3dcc:	ff 1f       	adc	r31, r31
    3dce:	88 1f       	adc	r24, r24
    3dd0:	8b bf       	out	0x3b, r24	; 59
    3dd2:	07 90       	elpm	r0, Z+
    3dd4:	f6 91       	elpm	r31, Z
    3dd6:	e0 2d       	mov	r30, r0
    3dd8:	19 94       	eijmp

00003dda <__umulhisi3>:
    3dda:	a2 9f       	mul	r26, r18
    3ddc:	b0 01       	movw	r22, r0
    3dde:	b3 9f       	mul	r27, r19
    3de0:	c0 01       	movw	r24, r0
    3de2:	a3 9f       	mul	r26, r19
    3de4:	70 0d       	add	r23, r0
    3de6:	81 1d       	adc	r24, r1
    3de8:	11 24       	eor	r1, r1
    3dea:	91 1d       	adc	r25, r1
    3dec:	b2 9f       	mul	r27, r18
    3dee:	70 0d       	add	r23, r0
    3df0:	81 1d       	adc	r24, r1
    3df2:	11 24       	eor	r1, r1
    3df4:	91 1d       	adc	r25, r1
    3df6:	08 95       	ret

00003df8 <memcpy>:
    3df8:	fb 01       	movw	r30, r22
    3dfa:	dc 01       	movw	r26, r24
    3dfc:	02 c0       	rjmp	.+4      	; 0x3e02 <memcpy+0xa>
    3dfe:	01 90       	ld	r0, Z+
    3e00:	0d 92       	st	X+, r0
    3e02:	41 50       	subi	r20, 0x01	; 1
    3e04:	50 40       	sbci	r21, 0x00	; 0
    3e06:	d8 f7       	brcc	.-10     	; 0x3dfe <memcpy+0x6>
    3e08:	08 95       	ret

00003e0a <_exit>:
    3e0a:	f8 94       	cli

00003e0c <__stop_program>:
    3e0c:	ff cf       	rjmp	.-2      	; 0x3e0c <__stop_program>
