# MIPS-Pipelined-Processor

Implementation of a 5-stage pipelined multicycle processor that uses MIPS architecture in verilog
