{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1478303463963 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1478303463964 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov  4 20:51:03 2016 " "Processing started: Fri Nov  4 20:51:03 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1478303463964 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1478303463964 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula_3bits -c ula_3bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula_3bits -c ula_3bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1478303463965 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1478303464159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.v 1 1 " "Found 1 design units, including 1 entities, in source file somador.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/somador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478303464216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478303464216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator.v 1 1 " "Found 1 design units, including 1 entities, in source file subtrator.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Found entity 1: subtrator" {  } { { "subtrator.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/subtrator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478303464217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478303464217 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ula_3bits.v(114) " "Verilog HDL information at ula_3bits.v(114): always construct contains both blocking and non-blocking assignments" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 114 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1478303464218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_3bits.v 1 1 " "Found 1 design units, including 1 entities, in source file ula_3bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula_3bits " "Found entity 1: ula_3bits" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478303464218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478303464218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/seg7.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478303464219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478303464219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op_and.v 1 1 " "Found 1 design units, including 1 entities, in source file op_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 op_and " "Found entity 1: op_and" {  } { { "op_and.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/op_and.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478303464220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478303464220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op_or.v 1 1 " "Found 1 design units, including 1 entities, in source file op_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 op_or " "Found entity 1: op_or" {  } { { "op_or.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/op_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478303464220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478303464220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file op_xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 op_xor " "Found entity 1: op_xor" {  } { { "op_xor.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/op_xor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478303464221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478303464221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478303464221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478303464221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478303464222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478303464222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file data_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_ram " "Found entity 1: data_ram" {  } { { "data_ram.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/data_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478303464222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478303464222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file program_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_rom " "Found entity 1: program_rom" {  } { { "program_rom.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/program_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478303464223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478303464223 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula_3bits " "Elaborating entity \"ula_3bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1478303464275 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc ula_3bits.v(116) " "Verilog HDL Always Construct warning at ula_3bits.v(116): variable \"pc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1478303464277 "|ula_3bits"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_prom ula_3bits.v(117) " "Verilog HDL Always Construct warning at ula_3bits.v(117): variable \"out_prom\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1478303464278 "|ula_3bits"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_somador ula_3bits.v(120) " "Verilog HDL Always Construct warning at ula_3bits.v(120): variable \"out_somador\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1478303464278 "|ula_3bits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ula_3bits.v(120) " "Verilog HDL assignment warning at ula_3bits.v(120): truncated value with size 32 to match size of target (9)" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1478303464278 "|ula_3bits"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_somador ula_3bits.v(121) " "Verilog HDL Always Construct warning at ula_3bits.v(121): variable \"out_somador\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1478303464278 "|ula_3bits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ula_3bits.v(121) " "Verilog HDL assignment warning at ula_3bits.v(121): truncated value with size 32 to match size of target (9)" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1478303464278 "|ula_3bits"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sinal ula_3bits.v(125) " "Verilog HDL Always Construct warning at ula_3bits.v(125): variable \"sinal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 125 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1478303464278 "|ula_3bits"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_subtrator ula_3bits.v(127) " "Verilog HDL Always Construct warning at ula_3bits.v(127): variable \"out_subtrator\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1478303464278 "|ula_3bits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ula_3bits.v(127) " "Verilog HDL assignment warning at ula_3bits.v(127): truncated value with size 32 to match size of target (9)" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1478303464278 "|ula_3bits"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_subtrator ula_3bits.v(129) " "Verilog HDL Always Construct warning at ula_3bits.v(129): variable \"out_subtrator\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1478303464278 "|ula_3bits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ula_3bits.v(129) " "Verilog HDL assignment warning at ula_3bits.v(129): truncated value with size 32 to match size of target (9)" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1478303464278 "|ula_3bits"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_mult ula_3bits.v(133) " "Verilog HDL Always Construct warning at ula_3bits.v(133): variable \"out_mult\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1478303464278 "|ula_3bits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ula_3bits.v(133) " "Verilog HDL assignment warning at ula_3bits.v(133): truncated value with size 32 to match size of target (9)" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1478303464278 "|ula_3bits"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_mult ula_3bits.v(134) " "Verilog HDL Always Construct warning at ula_3bits.v(134): variable \"out_mult\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1478303464279 "|ula_3bits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ula_3bits.v(134) " "Verilog HDL assignment warning at ula_3bits.v(134): truncated value with size 32 to match size of target (9)" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1478303464279 "|ula_3bits"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_op_and ula_3bits.v(142) " "Verilog HDL Always Construct warning at ula_3bits.v(142): variable \"out_op_and\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 142 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1478303464279 "|ula_3bits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ula_3bits.v(142) " "Verilog HDL assignment warning at ula_3bits.v(142): truncated value with size 32 to match size of target (9)" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1478303464279 "|ula_3bits"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_op_and ula_3bits.v(143) " "Verilog HDL Always Construct warning at ula_3bits.v(143): variable \"out_op_and\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 143 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1478303464279 "|ula_3bits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ula_3bits.v(143) " "Verilog HDL assignment warning at ula_3bits.v(143): truncated value with size 32 to match size of target (9)" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1478303464279 "|ula_3bits"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_op_or ula_3bits.v(147) " "Verilog HDL Always Construct warning at ula_3bits.v(147): variable \"out_op_or\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 147 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1478303464279 "|ula_3bits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ula_3bits.v(147) " "Verilog HDL assignment warning at ula_3bits.v(147): truncated value with size 32 to match size of target (9)" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1478303464279 "|ula_3bits"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_op_or ula_3bits.v(148) " "Verilog HDL Always Construct warning at ula_3bits.v(148): variable \"out_op_or\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 148 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1478303464279 "|ula_3bits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ula_3bits.v(148) " "Verilog HDL assignment warning at ula_3bits.v(148): truncated value with size 32 to match size of target (9)" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1478303464279 "|ula_3bits"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_op_xor ula_3bits.v(152) " "Verilog HDL Always Construct warning at ula_3bits.v(152): variable \"out_op_xor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 152 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1478303464279 "|ula_3bits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ula_3bits.v(152) " "Verilog HDL assignment warning at ula_3bits.v(152): truncated value with size 32 to match size of target (9)" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1478303464279 "|ula_3bits"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_op_xor ula_3bits.v(153) " "Verilog HDL Always Construct warning at ula_3bits.v(153): variable \"out_op_xor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 153 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1478303464279 "|ula_3bits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ula_3bits.v(153) " "Verilog HDL assignment warning at ula_3bits.v(153): truncated value with size 32 to match size of target (9)" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1478303464279 "|ula_3bits"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b ula_3bits.v(157) " "Verilog HDL Always Construct warning at ula_3bits.v(157): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1478303464279 "|ula_3bits"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_div ula_3bits.v(164) " "Verilog HDL Always Construct warning at ula_3bits.v(164): variable \"out_div\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1478303464280 "|ula_3bits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ula_3bits.v(164) " "Verilog HDL assignment warning at ula_3bits.v(164): truncated value with size 32 to match size of target (9)" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1478303464280 "|ula_3bits"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_div ula_3bits.v(165) " "Verilog HDL Always Construct warning at ula_3bits.v(165): variable \"out_div\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1478303464280 "|ula_3bits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ula_3bits.v(165) " "Verilog HDL assignment warning at ula_3bits.v(165): truncated value with size 32 to match size of target (9)" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1478303464280 "|ula_3bits"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "KEY ula_3bits.v(175) " "Verilog HDL Always Construct warning at ula_3bits.v(175): variable \"KEY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 175 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1478303464280 "|ula_3bits"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b ula_3bits.v(178) " "Verilog HDL Always Construct warning at ula_3bits.v(178): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1478303464280 "|ula_3bits"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a ula_3bits.v(178) " "Verilog HDL Always Construct warning at ula_3bits.v(178): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1478303464280 "|ula_3bits"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_dram ula_3bits.v(184) " "Verilog HDL Always Construct warning at ula_3bits.v(184): variable \"out_dram\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 184 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1478303464280 "|ula_3bits"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_dram ula_3bits.v(185) " "Verilog HDL Always Construct warning at ula_3bits.v(185): variable \"out_dram\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 185 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1478303464280 "|ula_3bits"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_d ula_3bits.v(114) " "Verilog HDL Always Construct warning at ula_3bits.v(114): inferring latch(es) for variable \"addr_d\", which holds its previous value in one or more paths through the always construct" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1478303464281 "|ula_3bits"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data ula_3bits.v(114) " "Verilog HDL Always Construct warning at ula_3bits.v(114): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1478303464281 "|ula_3bits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ula_3bits.v(190) " "Verilog HDL assignment warning at ula_3bits.v(190): truncated value with size 32 to match size of target (3)" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1478303464281 "|ula_3bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] ula_3bits.v(182) " "Inferred latch for \"data\[0\]\" at ula_3bits.v(182)" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478303464282 "|ula_3bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] ula_3bits.v(182) " "Inferred latch for \"data\[1\]\" at ula_3bits.v(182)" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478303464282 "|ula_3bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] ula_3bits.v(182) " "Inferred latch for \"data\[2\]\" at ula_3bits.v(182)" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478303464282 "|ula_3bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] ula_3bits.v(182) " "Inferred latch for \"data\[3\]\" at ula_3bits.v(182)" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478303464282 "|ula_3bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] ula_3bits.v(182) " "Inferred latch for \"data\[4\]\" at ula_3bits.v(182)" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478303464282 "|ula_3bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] ula_3bits.v(182) " "Inferred latch for \"data\[5\]\" at ula_3bits.v(182)" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478303464282 "|ula_3bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] ula_3bits.v(182) " "Inferred latch for \"data\[6\]\" at ula_3bits.v(182)" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478303464282 "|ula_3bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] ula_3bits.v(182) " "Inferred latch for \"data\[7\]\" at ula_3bits.v(182)" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478303464282 "|ula_3bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_d ula_3bits.v(182) " "Inferred latch for \"addr_d\" at ula_3bits.v(182)" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478303464282 "|ula_3bits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_rom program_rom:prominstance " "Elaborating entity \"program_rom\" for hierarchy \"program_rom:prominstance\"" {  } { { "ula_3bits.v" "prominstance" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478303464296 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "prom.data_a 0 program_rom.v(16) " "Net \"prom.data_a\" at program_rom.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "program_rom.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/program_rom.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1478303464297 "|ula_3bits|program_rom:prominstance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "prom.waddr_a 0 program_rom.v(16) " "Net \"prom.waddr_a\" at program_rom.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "program_rom.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/program_rom.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1478303464297 "|ula_3bits|program_rom:prominstance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "prom.we_a 0 program_rom.v(16) " "Net \"prom.we_a\" at program_rom.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "program_rom.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/program_rom.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1478303464297 "|ula_3bits|program_rom:prominstance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_ram data_ram:draminstance " "Elaborating entity \"data_ram\" for hierarchy \"data_ram:draminstance\"" {  } { { "ula_3bits.v" "draminstance" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478303464298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:somadorinstance " "Elaborating entity \"somador\" for hierarchy \"somador:somadorinstance\"" {  } { { "ula_3bits.v" "somadorinstance" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478303464299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrator subtrator:subtratorinstance " "Elaborating entity \"subtrator\" for hierarchy \"subtrator:subtratorinstance\"" {  } { { "ula_3bits.v" "subtratorinstance" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478303464300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult mult:multinstance " "Elaborating entity \"mult\" for hierarchy \"mult:multinstance\"" {  } { { "ula_3bits.v" "multinstance" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478303464302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "op_and op_and:op_andinstance " "Elaborating entity \"op_and\" for hierarchy \"op_and:op_andinstance\"" {  } { { "ula_3bits.v" "op_andinstance" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478303464303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "op_or op_or:op_orinstance " "Elaborating entity \"op_or\" for hierarchy \"op_or:op_orinstance\"" {  } { { "ula_3bits.v" "op_orinstance" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478303464304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "op_xor op_xor:op_xorinstance " "Elaborating entity \"op_xor\" for hierarchy \"op_xor:op_xorinstance\"" {  } { { "ula_3bits.v" "op_xorinstance" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478303464305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div div:divinstance " "Elaborating entity \"div\" for hierarchy \"div:divinstance\"" {  } { { "ula_3bits.v" "divinstance" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478303464306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:seg7instance " "Elaborating entity \"seg7\" for hierarchy \"seg7:seg7instance\"" {  } { { "ula_3bits.v" "seg7instance" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478303464307 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "a\[3\] " "Net \"a\[3\]\" is missing source, defaulting to GND" {  } { { "ula_3bits.v" "a\[3\]" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1478303464322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "b\[3\] " "Net \"b\[3\]\" is missing source, defaulting to GND" {  } { { "ula_3bits.v" "b\[3\]" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1478303464322 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1478303464322 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "a\[3\] " "Net \"a\[3\]\" is missing source, defaulting to GND" {  } { { "ula_3bits.v" "a\[3\]" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1478303464323 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "b\[3\] " "Net \"b\[3\]\" is missing source, defaulting to GND" {  } { { "ula_3bits.v" "b\[3\]" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1478303464323 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1478303464323 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "a\[3\] " "Net \"a\[3\]\" is missing source, defaulting to GND" {  } { { "ula_3bits.v" "a\[3\]" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1478303464323 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "b\[3\] " "Net \"b\[3\]\" is missing source, defaulting to GND" {  } { { "ula_3bits.v" "b\[3\]" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1478303464323 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1478303464323 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "a\[3\] " "Net \"a\[3\]\" is missing source, defaulting to GND" {  } { { "ula_3bits.v" "a\[3\]" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1478303464323 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "b\[3\] " "Net \"b\[3\]\" is missing source, defaulting to GND" {  } { { "ula_3bits.v" "b\[3\]" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1478303464323 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1478303464323 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "a\[3\] " "Net \"a\[3\]\" is missing source, defaulting to GND" {  } { { "ula_3bits.v" "a\[3\]" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1478303464323 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "b\[3\] " "Net \"b\[3\]\" is missing source, defaulting to GND" {  } { { "ula_3bits.v" "b\[3\]" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1478303464323 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1478303464323 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "data_ram:draminstance\|dram " "RAM logic \"data_ram:draminstance\|dram\" is uninferred due to inappropriate RAM size" {  } { { "data_ram.v" "dram" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/data_ram.v" 10 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1478303464389 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "program_rom:prominstance\|prom " "RAM logic \"program_rom:prominstance\|prom\" is uninferred due to inappropriate RAM size" {  } { { "program_rom.v" "prom" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/program_rom.v" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1478303464389 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1478303464389 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/db/ula_3bits.ram0_program_rom_6a6cc5b0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/db/ula_3bits.ram0_program_rom_6a6cc5b0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1478303464391 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:multinstance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:multinstance\|Mult0\"" {  } { { "mult.v" "Mult0" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/mult.v" 7 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478303464435 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "ula_3bits.v" "Mod2" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478303464435 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "ula_3bits.v" "Mod1" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 129 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478303464435 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "ula_3bits.v" "Mod0" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 121 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478303464435 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "ula_3bits.v" "Mod5" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 153 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478303464435 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "ula_3bits.v" "Mod3" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 143 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478303464435 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "ula_3bits.v" "Div1" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 127 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478303464435 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "ula_3bits.v" "Div0" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 120 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478303464435 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "ula_3bits.v" "Div2" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 133 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478303464435 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1478303464435 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mult:multinstance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mult:multinstance\|lpm_mult:Mult0\"" {  } { { "mult.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/mult.v" 7 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478303464477 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mult:multinstance\|lpm_mult:Mult0 " "Instantiated megafunction \"mult:multinstance\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478303464478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 3 " "Parameter \"LPM_WIDTHB\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478303464478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 6 " "Parameter \"LPM_WIDTHP\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478303464478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 6 " "Parameter \"LPM_WIDTHR\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478303464478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478303464478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478303464478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478303464478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478303464478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478303464478 ""}  } { { "mult.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/mult.v" 7 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478303464478 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mult:multinstance\|lpm_mult:Mult0\|multcore:mult_core mult:multinstance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mult:multinstance\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"mult:multinstance\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/altera13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "mult.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/mult.v" 7 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478303464485 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mult:multinstance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder mult:multinstance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mult:multinstance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"mult:multinstance\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/opt/altera13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } } { "mult.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/mult.v" 7 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478303464489 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mult:multinstance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] mult:multinstance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mult:multinstance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"mult:multinstance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/altera13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "mult.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/mult.v" 7 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478303464497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_07h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_07h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_07h " "Found entity 1: add_sub_07h" {  } { { "db/add_sub_07h.tdf" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/db/add_sub_07h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478303464530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478303464530 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mult:multinstance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add mult:multinstance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mult:multinstance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"mult:multinstance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/altera13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "mult.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/mult.v" 7 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478303464532 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mult:multinstance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] mult:multinstance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mult:multinstance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"mult:multinstance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/altera13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "mult.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/mult.v" 7 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478303464534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_17h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_17h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_17h " "Found entity 1: add_sub_17h" {  } { { "db/add_sub_17h.tdf" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/db/add_sub_17h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478303464565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478303464565 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mult:multinstance\|lpm_mult:Mult0\|altshift:external_latency_ffs mult:multinstance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mult:multinstance\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"mult:multinstance\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/altera13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "mult.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/mult.v" 7 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478303464568 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 134 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478303464579 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478303464579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478303464579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478303464579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478303464579 ""}  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 134 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478303464579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_55m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_55m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_55m " "Found entity 1: lpm_divide_55m" {  } { { "db/lpm_divide_55m.tdf" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/db/lpm_divide_55m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478303464611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478303464611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/db/sign_div_unsign_ckh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478303464614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478303464614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/db/alt_u_div_qve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478303464619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478303464619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478303464652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478303464652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478303464684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478303464684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 129 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478303464688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478303464688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478303464688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478303464688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478303464688 ""}  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 129 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478303464688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_05m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_05m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_05m " "Found entity 1: lpm_divide_05m" {  } { { "db/lpm_divide_05m.tdf" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/db/lpm_divide_05m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478303464720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478303464720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/db/sign_div_unsign_7kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478303464723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478303464723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gve " "Found entity 1: alt_u_div_gve" {  } { { "db/alt_u_div_gve.tdf" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/db/alt_u_div_gve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478303464726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478303464726 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod5 " "Elaborated megafunction instantiation \"lpm_divide:Mod5\"" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 153 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478303464738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod5 " "Instantiated megafunction \"lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478303464738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478303464738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478303464738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478303464738 ""}  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 153 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478303464738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 127 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478303464750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478303464750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478303464750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478303464750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478303464750 ""}  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 127 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478303464750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tcm " "Found entity 1: lpm_divide_tcm" {  } { { "db/lpm_divide_tcm.tdf" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/db/lpm_divide_tcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478303464781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478303464781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 133 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478303464793 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478303464793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478303464793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478303464793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478303464793 ""}  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 133 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478303464793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2dm " "Found entity 1: lpm_divide_2dm" {  } { { "db/lpm_divide_2dm.tdf" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/db/lpm_divide_2dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478303464825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478303464825 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1478303464952 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478303465044 "|ula_3bits|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp0\[4\] GND " "Pin \"disp0\[4\]\" is stuck at GND" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478303465044 "|ula_3bits|disp0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp0\[5\] GND " "Pin \"disp0\[5\]\" is stuck at GND" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478303465044 "|ula_3bits|disp0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp0\[6\] GND " "Pin \"disp0\[6\]\" is stuck at GND" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478303465044 "|ula_3bits|disp0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp0\[7\] GND " "Pin \"disp0\[7\]\" is stuck at GND" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478303465044 "|ula_3bits|disp0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp0\[8\] GND " "Pin \"disp0\[8\]\" is stuck at GND" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478303465044 "|ula_3bits|disp0[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp1\[4\] GND " "Pin \"disp1\[4\]\" is stuck at GND" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478303465044 "|ula_3bits|disp1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp1\[5\] GND " "Pin \"disp1\[5\]\" is stuck at GND" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478303465044 "|ula_3bits|disp1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp1\[6\] GND " "Pin \"disp1\[6\]\" is stuck at GND" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478303465044 "|ula_3bits|disp1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp1\[7\] GND " "Pin \"disp1\[7\]\" is stuck at GND" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478303465044 "|ula_3bits|disp1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp1\[8\] GND " "Pin \"disp1\[8\]\" is stuck at GND" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478303465044 "|ula_3bits|disp1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp2\[3\] GND " "Pin \"disp2\[3\]\" is stuck at GND" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478303465044 "|ula_3bits|disp2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp3\[3\] GND " "Pin \"disp3\[3\]\" is stuck at GND" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478303465044 "|ula_3bits|disp3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478303465044 "|ula_3bits|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478303465044 "|ula_3bits|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478303465044 "|ula_3bits|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478303465044 "|ula_3bits|HEX3[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1478303465044 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/output_files/ula_3bits.map.smsg " "Generated suppressed messages file /home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/output_files/ula_3bits.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1478303465215 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1478303465319 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478303465319 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478303465372 "|ula_3bits|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478303465372 "|ula_3bits|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "ula_3bits.v" "" { Text "/home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478303465372 "|ula_3bits|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1478303465372 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "256 " "Implemented 256 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1478303465372 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1478303465372 ""} { "Info" "ICUT_CUT_TM_LCELLS" "183 " "Implemented 183 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1478303465372 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1478303465372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "741 " "Peak virtual memory: 741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1478303465382 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov  4 20:51:05 2016 " "Processing ended: Fri Nov  4 20:51:05 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1478303465382 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1478303465382 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1478303465382 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1478303465382 ""}
