// Seed: 1898463319
module module_0 (
    output tri0 id_0,
    input wor id_1,
    output supply0 id_2,
    output tri1 id_3,
    output tri0 id_4,
    input wire id_5#(.id_10(1)),
    input supply0 id_6,
    input tri1 id_7,
    output wire id_8
);
  wire id_11;
  assign module_2.id_17 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output logic id_1,
    input  tri0  id_2
);
  final @(posedge 1'b0) id_1 = new;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_2,
      id_0
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    input supply0 id_0,
    output tri1 id_1,
    input tri id_2,
    output wor id_3,
    output wire id_4,
    input uwire id_5,
    input wand id_6,
    input wand id_7,
    output tri1 id_8,
    input wand id_9,
    input wand id_10,
    input uwire id_11,
    output tri0 id_12,
    input tri0 id_13,
    output tri id_14,
    output wor id_15,
    inout wor id_16,
    input supply0 id_17,
    input uwire id_18
);
  logic id_20 = id_10;
  module_0 modCall_1 (
      id_15,
      id_11,
      id_15,
      id_4,
      id_4,
      id_6,
      id_6,
      id_9,
      id_15
  );
endmodule
