
COBA_ADCChanelDMA_LCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002c0c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  08002d9c  08002d9c  00012d9c  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08002e10  08002e10  00012e10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08002e18  08002e18  00012e18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08002e1c  08002e1c  00012e1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000006c  20000000  08002e20  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  0002006c  2**0
                  CONTENTS
  8 .bss          000000fc  2000006c  2000006c  0002006c  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20000168  20000168  0002006c  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 11 .debug_info   0000d528  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00001f74  00000000  00000000  0002d5c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00002310  00000000  00000000  0002f538  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000560  00000000  00000000  00031848  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000007b8  00000000  00000000  00031da8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   000033fd  00000000  00000000  00032560  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000025ad  00000000  00000000  0003595d  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  00037f0a  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000011d0  00000000  00000000  00037f88  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08002d84 	.word	0x08002d84

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08002d84 	.word	0x08002d84

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ae:	f1a4 0401 	sub.w	r4, r4, #1
 80003b2:	d1e9      	bne.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f092 0f00 	teq	r2, #0
 800055a:	bf14      	ite	ne
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	4770      	bxeq	lr
 8000562:	b530      	push	{r4, r5, lr}
 8000564:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000568:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800056c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000570:	e720      	b.n	80003b4 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_ul2d>:
 8000574:	ea50 0201 	orrs.w	r2, r0, r1
 8000578:	bf08      	it	eq
 800057a:	4770      	bxeq	lr
 800057c:	b530      	push	{r4, r5, lr}
 800057e:	f04f 0500 	mov.w	r5, #0
 8000582:	e00a      	b.n	800059a <__aeabi_l2d+0x16>

08000584 <__aeabi_l2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000592:	d502      	bpl.n	800059a <__aeabi_l2d+0x16>
 8000594:	4240      	negs	r0, r0
 8000596:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800059a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800059e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005a6:	f43f aedc 	beq.w	8000362 <__adddf3+0xe6>
 80005aa:	f04f 0203 	mov.w	r2, #3
 80005ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005b2:	bf18      	it	ne
 80005b4:	3203      	addne	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005c2:	f1c2 0320 	rsb	r3, r2, #32
 80005c6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ca:	fa20 f002 	lsr.w	r0, r0, r2
 80005ce:	fa01 fe03 	lsl.w	lr, r1, r3
 80005d2:	ea40 000e 	orr.w	r0, r0, lr
 80005d6:	fa21 f102 	lsr.w	r1, r1, r2
 80005da:	4414      	add	r4, r2
 80005dc:	e6c1      	b.n	8000362 <__adddf3+0xe6>
 80005de:	bf00      	nop

080005e0 <__aeabi_dmul>:
 80005e0:	b570      	push	{r4, r5, r6, lr}
 80005e2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005e6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ea:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005ee:	bf1d      	ittte	ne
 80005f0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005f4:	ea94 0f0c 	teqne	r4, ip
 80005f8:	ea95 0f0c 	teqne	r5, ip
 80005fc:	f000 f8de 	bleq	80007bc <__aeabi_dmul+0x1dc>
 8000600:	442c      	add	r4, r5
 8000602:	ea81 0603 	eor.w	r6, r1, r3
 8000606:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800060a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800060e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000612:	bf18      	it	ne
 8000614:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000618:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800061c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000620:	d038      	beq.n	8000694 <__aeabi_dmul+0xb4>
 8000622:	fba0 ce02 	umull	ip, lr, r0, r2
 8000626:	f04f 0500 	mov.w	r5, #0
 800062a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800062e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000632:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000636:	f04f 0600 	mov.w	r6, #0
 800063a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800063e:	f09c 0f00 	teq	ip, #0
 8000642:	bf18      	it	ne
 8000644:	f04e 0e01 	orrne.w	lr, lr, #1
 8000648:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800064c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000650:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000654:	d204      	bcs.n	8000660 <__aeabi_dmul+0x80>
 8000656:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800065a:	416d      	adcs	r5, r5
 800065c:	eb46 0606 	adc.w	r6, r6, r6
 8000660:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000664:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000668:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800066c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000670:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000674:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000678:	bf88      	it	hi
 800067a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800067e:	d81e      	bhi.n	80006be <__aeabi_dmul+0xde>
 8000680:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000684:	bf08      	it	eq
 8000686:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800068a:	f150 0000 	adcs.w	r0, r0, #0
 800068e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000692:	bd70      	pop	{r4, r5, r6, pc}
 8000694:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000698:	ea46 0101 	orr.w	r1, r6, r1
 800069c:	ea40 0002 	orr.w	r0, r0, r2
 80006a0:	ea81 0103 	eor.w	r1, r1, r3
 80006a4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006a8:	bfc2      	ittt	gt
 80006aa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ae:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	popgt	{r4, r5, r6, pc}
 80006b4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006b8:	f04f 0e00 	mov.w	lr, #0
 80006bc:	3c01      	subs	r4, #1
 80006be:	f300 80ab 	bgt.w	8000818 <__aeabi_dmul+0x238>
 80006c2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006c6:	bfde      	ittt	le
 80006c8:	2000      	movle	r0, #0
 80006ca:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006ce:	bd70      	pople	{r4, r5, r6, pc}
 80006d0:	f1c4 0400 	rsb	r4, r4, #0
 80006d4:	3c20      	subs	r4, #32
 80006d6:	da35      	bge.n	8000744 <__aeabi_dmul+0x164>
 80006d8:	340c      	adds	r4, #12
 80006da:	dc1b      	bgt.n	8000714 <__aeabi_dmul+0x134>
 80006dc:	f104 0414 	add.w	r4, r4, #20
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f305 	lsl.w	r3, r0, r5
 80006e8:	fa20 f004 	lsr.w	r0, r0, r4
 80006ec:	fa01 f205 	lsl.w	r2, r1, r5
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006f8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006fc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000700:	fa21 f604 	lsr.w	r6, r1, r4
 8000704:	eb42 0106 	adc.w	r1, r2, r6
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 040c 	rsb	r4, r4, #12
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f304 	lsl.w	r3, r0, r4
 8000720:	fa20 f005 	lsr.w	r0, r0, r5
 8000724:	fa01 f204 	lsl.w	r2, r1, r4
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000730:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000734:	f141 0100 	adc.w	r1, r1, #0
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f1c4 0520 	rsb	r5, r4, #32
 8000748:	fa00 f205 	lsl.w	r2, r0, r5
 800074c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000750:	fa20 f304 	lsr.w	r3, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea43 0302 	orr.w	r3, r3, r2
 800075c:	fa21 f004 	lsr.w	r0, r1, r4
 8000760:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000764:	fa21 f204 	lsr.w	r2, r1, r4
 8000768:	ea20 0002 	bic.w	r0, r0, r2
 800076c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f094 0f00 	teq	r4, #0
 8000780:	d10f      	bne.n	80007a2 <__aeabi_dmul+0x1c2>
 8000782:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000786:	0040      	lsls	r0, r0, #1
 8000788:	eb41 0101 	adc.w	r1, r1, r1
 800078c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000790:	bf08      	it	eq
 8000792:	3c01      	subeq	r4, #1
 8000794:	d0f7      	beq.n	8000786 <__aeabi_dmul+0x1a6>
 8000796:	ea41 0106 	orr.w	r1, r1, r6
 800079a:	f095 0f00 	teq	r5, #0
 800079e:	bf18      	it	ne
 80007a0:	4770      	bxne	lr
 80007a2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007a6:	0052      	lsls	r2, r2, #1
 80007a8:	eb43 0303 	adc.w	r3, r3, r3
 80007ac:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3d01      	subeq	r5, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1c6>
 80007b6:	ea43 0306 	orr.w	r3, r3, r6
 80007ba:	4770      	bx	lr
 80007bc:	ea94 0f0c 	teq	r4, ip
 80007c0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007c4:	bf18      	it	ne
 80007c6:	ea95 0f0c 	teqne	r5, ip
 80007ca:	d00c      	beq.n	80007e6 <__aeabi_dmul+0x206>
 80007cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d0:	bf18      	it	ne
 80007d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007d6:	d1d1      	bne.n	800077c <__aeabi_dmul+0x19c>
 80007d8:	ea81 0103 	eor.w	r1, r1, r3
 80007dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e0:	f04f 0000 	mov.w	r0, #0
 80007e4:	bd70      	pop	{r4, r5, r6, pc}
 80007e6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ea:	bf06      	itte	eq
 80007ec:	4610      	moveq	r0, r2
 80007ee:	4619      	moveq	r1, r3
 80007f0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f4:	d019      	beq.n	800082a <__aeabi_dmul+0x24a>
 80007f6:	ea94 0f0c 	teq	r4, ip
 80007fa:	d102      	bne.n	8000802 <__aeabi_dmul+0x222>
 80007fc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000800:	d113      	bne.n	800082a <__aeabi_dmul+0x24a>
 8000802:	ea95 0f0c 	teq	r5, ip
 8000806:	d105      	bne.n	8000814 <__aeabi_dmul+0x234>
 8000808:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800080c:	bf1c      	itt	ne
 800080e:	4610      	movne	r0, r2
 8000810:	4619      	movne	r1, r3
 8000812:	d10a      	bne.n	800082a <__aeabi_dmul+0x24a>
 8000814:	ea81 0103 	eor.w	r1, r1, r3
 8000818:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800081c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000820:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000824:	f04f 0000 	mov.w	r0, #0
 8000828:	bd70      	pop	{r4, r5, r6, pc}
 800082a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800082e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000832:	bd70      	pop	{r4, r5, r6, pc}

08000834 <__aeabi_ddiv>:
 8000834:	b570      	push	{r4, r5, r6, lr}
 8000836:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800083a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800083e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000842:	bf1d      	ittte	ne
 8000844:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000848:	ea94 0f0c 	teqne	r4, ip
 800084c:	ea95 0f0c 	teqne	r5, ip
 8000850:	f000 f8a7 	bleq	80009a2 <__aeabi_ddiv+0x16e>
 8000854:	eba4 0405 	sub.w	r4, r4, r5
 8000858:	ea81 0e03 	eor.w	lr, r1, r3
 800085c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000860:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000864:	f000 8088 	beq.w	8000978 <__aeabi_ddiv+0x144>
 8000868:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800086c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000870:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000874:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000878:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800087c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000880:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000884:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000888:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800088c:	429d      	cmp	r5, r3
 800088e:	bf08      	it	eq
 8000890:	4296      	cmpeq	r6, r2
 8000892:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000896:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800089a:	d202      	bcs.n	80008a2 <__aeabi_ddiv+0x6e>
 800089c:	085b      	lsrs	r3, r3, #1
 800089e:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a2:	1ab6      	subs	r6, r6, r2
 80008a4:	eb65 0503 	sbc.w	r5, r5, r3
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008b2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000910:	ea55 0e06 	orrs.w	lr, r5, r6
 8000914:	d018      	beq.n	8000948 <__aeabi_ddiv+0x114>
 8000916:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800091a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800091e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000922:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000926:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800092a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800092e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000932:	d1c0      	bne.n	80008b6 <__aeabi_ddiv+0x82>
 8000934:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000938:	d10b      	bne.n	8000952 <__aeabi_ddiv+0x11e>
 800093a:	ea41 0100 	orr.w	r1, r1, r0
 800093e:	f04f 0000 	mov.w	r0, #0
 8000942:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000946:	e7b6      	b.n	80008b6 <__aeabi_ddiv+0x82>
 8000948:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800094c:	bf04      	itt	eq
 800094e:	4301      	orreq	r1, r0
 8000950:	2000      	moveq	r0, #0
 8000952:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000956:	bf88      	it	hi
 8000958:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800095c:	f63f aeaf 	bhi.w	80006be <__aeabi_dmul+0xde>
 8000960:	ebb5 0c03 	subs.w	ip, r5, r3
 8000964:	bf04      	itt	eq
 8000966:	ebb6 0c02 	subseq.w	ip, r6, r2
 800096a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800096e:	f150 0000 	adcs.w	r0, r0, #0
 8000972:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000976:	bd70      	pop	{r4, r5, r6, pc}
 8000978:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800097c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000980:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000984:	bfc2      	ittt	gt
 8000986:	ebd4 050c 	rsbsgt	r5, r4, ip
 800098a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800098e:	bd70      	popgt	{r4, r5, r6, pc}
 8000990:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000994:	f04f 0e00 	mov.w	lr, #0
 8000998:	3c01      	subs	r4, #1
 800099a:	e690      	b.n	80006be <__aeabi_dmul+0xde>
 800099c:	ea45 0e06 	orr.w	lr, r5, r6
 80009a0:	e68d      	b.n	80006be <__aeabi_dmul+0xde>
 80009a2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009a6:	ea94 0f0c 	teq	r4, ip
 80009aa:	bf08      	it	eq
 80009ac:	ea95 0f0c 	teqeq	r5, ip
 80009b0:	f43f af3b 	beq.w	800082a <__aeabi_dmul+0x24a>
 80009b4:	ea94 0f0c 	teq	r4, ip
 80009b8:	d10a      	bne.n	80009d0 <__aeabi_ddiv+0x19c>
 80009ba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009be:	f47f af34 	bne.w	800082a <__aeabi_dmul+0x24a>
 80009c2:	ea95 0f0c 	teq	r5, ip
 80009c6:	f47f af25 	bne.w	8000814 <__aeabi_dmul+0x234>
 80009ca:	4610      	mov	r0, r2
 80009cc:	4619      	mov	r1, r3
 80009ce:	e72c      	b.n	800082a <__aeabi_dmul+0x24a>
 80009d0:	ea95 0f0c 	teq	r5, ip
 80009d4:	d106      	bne.n	80009e4 <__aeabi_ddiv+0x1b0>
 80009d6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009da:	f43f aefd 	beq.w	80007d8 <__aeabi_dmul+0x1f8>
 80009de:	4610      	mov	r0, r2
 80009e0:	4619      	mov	r1, r3
 80009e2:	e722      	b.n	800082a <__aeabi_dmul+0x24a>
 80009e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009e8:	bf18      	it	ne
 80009ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009ee:	f47f aec5 	bne.w	800077c <__aeabi_dmul+0x19c>
 80009f2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009f6:	f47f af0d 	bne.w	8000814 <__aeabi_dmul+0x234>
 80009fa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009fe:	f47f aeeb 	bne.w	80007d8 <__aeabi_dmul+0x1f8>
 8000a02:	e712      	b.n	800082a <__aeabi_dmul+0x24a>

08000a04 <__aeabi_d2uiz>:
 8000a04:	004a      	lsls	r2, r1, #1
 8000a06:	d211      	bcs.n	8000a2c <__aeabi_d2uiz+0x28>
 8000a08:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a0c:	d211      	bcs.n	8000a32 <__aeabi_d2uiz+0x2e>
 8000a0e:	d50d      	bpl.n	8000a2c <__aeabi_d2uiz+0x28>
 8000a10:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a14:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a18:	d40e      	bmi.n	8000a38 <__aeabi_d2uiz+0x34>
 8000a1a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a1e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a22:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a26:	fa23 f002 	lsr.w	r0, r3, r2
 8000a2a:	4770      	bx	lr
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a36:	d102      	bne.n	8000a3e <__aeabi_d2uiz+0x3a>
 8000a38:	f04f 30ff 	mov.w	r0, #4294967295
 8000a3c:	4770      	bx	lr
 8000a3e:	f04f 0000 	mov.w	r0, #0
 8000a42:	4770      	bx	lr

08000a44 <__aeabi_uldivmod>:
 8000a44:	b953      	cbnz	r3, 8000a5c <__aeabi_uldivmod+0x18>
 8000a46:	b94a      	cbnz	r2, 8000a5c <__aeabi_uldivmod+0x18>
 8000a48:	2900      	cmp	r1, #0
 8000a4a:	bf08      	it	eq
 8000a4c:	2800      	cmpeq	r0, #0
 8000a4e:	bf1c      	itt	ne
 8000a50:	f04f 31ff 	movne.w	r1, #4294967295
 8000a54:	f04f 30ff 	movne.w	r0, #4294967295
 8000a58:	f000 b97a 	b.w	8000d50 <__aeabi_idiv0>
 8000a5c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a60:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a64:	f000 f806 	bl	8000a74 <__udivmoddi4>
 8000a68:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a70:	b004      	add	sp, #16
 8000a72:	4770      	bx	lr

08000a74 <__udivmoddi4>:
 8000a74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a78:	468c      	mov	ip, r1
 8000a7a:	460d      	mov	r5, r1
 8000a7c:	4604      	mov	r4, r0
 8000a7e:	9e08      	ldr	r6, [sp, #32]
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d151      	bne.n	8000b28 <__udivmoddi4+0xb4>
 8000a84:	428a      	cmp	r2, r1
 8000a86:	4617      	mov	r7, r2
 8000a88:	d96d      	bls.n	8000b66 <__udivmoddi4+0xf2>
 8000a8a:	fab2 fe82 	clz	lr, r2
 8000a8e:	f1be 0f00 	cmp.w	lr, #0
 8000a92:	d00b      	beq.n	8000aac <__udivmoddi4+0x38>
 8000a94:	f1ce 0c20 	rsb	ip, lr, #32
 8000a98:	fa01 f50e 	lsl.w	r5, r1, lr
 8000a9c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000aa0:	fa02 f70e 	lsl.w	r7, r2, lr
 8000aa4:	ea4c 0c05 	orr.w	ip, ip, r5
 8000aa8:	fa00 f40e 	lsl.w	r4, r0, lr
 8000aac:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000ab0:	0c25      	lsrs	r5, r4, #16
 8000ab2:	fbbc f8fa 	udiv	r8, ip, sl
 8000ab6:	fa1f f987 	uxth.w	r9, r7
 8000aba:	fb0a cc18 	mls	ip, sl, r8, ip
 8000abe:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000ac2:	fb08 f309 	mul.w	r3, r8, r9
 8000ac6:	42ab      	cmp	r3, r5
 8000ac8:	d90a      	bls.n	8000ae0 <__udivmoddi4+0x6c>
 8000aca:	19ed      	adds	r5, r5, r7
 8000acc:	f108 32ff 	add.w	r2, r8, #4294967295
 8000ad0:	f080 8123 	bcs.w	8000d1a <__udivmoddi4+0x2a6>
 8000ad4:	42ab      	cmp	r3, r5
 8000ad6:	f240 8120 	bls.w	8000d1a <__udivmoddi4+0x2a6>
 8000ada:	f1a8 0802 	sub.w	r8, r8, #2
 8000ade:	443d      	add	r5, r7
 8000ae0:	1aed      	subs	r5, r5, r3
 8000ae2:	b2a4      	uxth	r4, r4
 8000ae4:	fbb5 f0fa 	udiv	r0, r5, sl
 8000ae8:	fb0a 5510 	mls	r5, sl, r0, r5
 8000aec:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000af0:	fb00 f909 	mul.w	r9, r0, r9
 8000af4:	45a1      	cmp	r9, r4
 8000af6:	d909      	bls.n	8000b0c <__udivmoddi4+0x98>
 8000af8:	19e4      	adds	r4, r4, r7
 8000afa:	f100 33ff 	add.w	r3, r0, #4294967295
 8000afe:	f080 810a 	bcs.w	8000d16 <__udivmoddi4+0x2a2>
 8000b02:	45a1      	cmp	r9, r4
 8000b04:	f240 8107 	bls.w	8000d16 <__udivmoddi4+0x2a2>
 8000b08:	3802      	subs	r0, #2
 8000b0a:	443c      	add	r4, r7
 8000b0c:	eba4 0409 	sub.w	r4, r4, r9
 8000b10:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000b14:	2100      	movs	r1, #0
 8000b16:	2e00      	cmp	r6, #0
 8000b18:	d061      	beq.n	8000bde <__udivmoddi4+0x16a>
 8000b1a:	fa24 f40e 	lsr.w	r4, r4, lr
 8000b1e:	2300      	movs	r3, #0
 8000b20:	6034      	str	r4, [r6, #0]
 8000b22:	6073      	str	r3, [r6, #4]
 8000b24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b28:	428b      	cmp	r3, r1
 8000b2a:	d907      	bls.n	8000b3c <__udivmoddi4+0xc8>
 8000b2c:	2e00      	cmp	r6, #0
 8000b2e:	d054      	beq.n	8000bda <__udivmoddi4+0x166>
 8000b30:	2100      	movs	r1, #0
 8000b32:	e886 0021 	stmia.w	r6, {r0, r5}
 8000b36:	4608      	mov	r0, r1
 8000b38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b3c:	fab3 f183 	clz	r1, r3
 8000b40:	2900      	cmp	r1, #0
 8000b42:	f040 808e 	bne.w	8000c62 <__udivmoddi4+0x1ee>
 8000b46:	42ab      	cmp	r3, r5
 8000b48:	d302      	bcc.n	8000b50 <__udivmoddi4+0xdc>
 8000b4a:	4282      	cmp	r2, r0
 8000b4c:	f200 80fa 	bhi.w	8000d44 <__udivmoddi4+0x2d0>
 8000b50:	1a84      	subs	r4, r0, r2
 8000b52:	eb65 0503 	sbc.w	r5, r5, r3
 8000b56:	2001      	movs	r0, #1
 8000b58:	46ac      	mov	ip, r5
 8000b5a:	2e00      	cmp	r6, #0
 8000b5c:	d03f      	beq.n	8000bde <__udivmoddi4+0x16a>
 8000b5e:	e886 1010 	stmia.w	r6, {r4, ip}
 8000b62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b66:	b912      	cbnz	r2, 8000b6e <__udivmoddi4+0xfa>
 8000b68:	2701      	movs	r7, #1
 8000b6a:	fbb7 f7f2 	udiv	r7, r7, r2
 8000b6e:	fab7 fe87 	clz	lr, r7
 8000b72:	f1be 0f00 	cmp.w	lr, #0
 8000b76:	d134      	bne.n	8000be2 <__udivmoddi4+0x16e>
 8000b78:	1beb      	subs	r3, r5, r7
 8000b7a:	0c3a      	lsrs	r2, r7, #16
 8000b7c:	fa1f fc87 	uxth.w	ip, r7
 8000b80:	2101      	movs	r1, #1
 8000b82:	fbb3 f8f2 	udiv	r8, r3, r2
 8000b86:	0c25      	lsrs	r5, r4, #16
 8000b88:	fb02 3318 	mls	r3, r2, r8, r3
 8000b8c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000b90:	fb0c f308 	mul.w	r3, ip, r8
 8000b94:	42ab      	cmp	r3, r5
 8000b96:	d907      	bls.n	8000ba8 <__udivmoddi4+0x134>
 8000b98:	19ed      	adds	r5, r5, r7
 8000b9a:	f108 30ff 	add.w	r0, r8, #4294967295
 8000b9e:	d202      	bcs.n	8000ba6 <__udivmoddi4+0x132>
 8000ba0:	42ab      	cmp	r3, r5
 8000ba2:	f200 80d1 	bhi.w	8000d48 <__udivmoddi4+0x2d4>
 8000ba6:	4680      	mov	r8, r0
 8000ba8:	1aed      	subs	r5, r5, r3
 8000baa:	b2a3      	uxth	r3, r4
 8000bac:	fbb5 f0f2 	udiv	r0, r5, r2
 8000bb0:	fb02 5510 	mls	r5, r2, r0, r5
 8000bb4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000bb8:	fb0c fc00 	mul.w	ip, ip, r0
 8000bbc:	45a4      	cmp	ip, r4
 8000bbe:	d907      	bls.n	8000bd0 <__udivmoddi4+0x15c>
 8000bc0:	19e4      	adds	r4, r4, r7
 8000bc2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bc6:	d202      	bcs.n	8000bce <__udivmoddi4+0x15a>
 8000bc8:	45a4      	cmp	ip, r4
 8000bca:	f200 80b8 	bhi.w	8000d3e <__udivmoddi4+0x2ca>
 8000bce:	4618      	mov	r0, r3
 8000bd0:	eba4 040c 	sub.w	r4, r4, ip
 8000bd4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000bd8:	e79d      	b.n	8000b16 <__udivmoddi4+0xa2>
 8000bda:	4631      	mov	r1, r6
 8000bdc:	4630      	mov	r0, r6
 8000bde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000be2:	f1ce 0420 	rsb	r4, lr, #32
 8000be6:	fa05 f30e 	lsl.w	r3, r5, lr
 8000bea:	fa07 f70e 	lsl.w	r7, r7, lr
 8000bee:	fa20 f804 	lsr.w	r8, r0, r4
 8000bf2:	0c3a      	lsrs	r2, r7, #16
 8000bf4:	fa25 f404 	lsr.w	r4, r5, r4
 8000bf8:	ea48 0803 	orr.w	r8, r8, r3
 8000bfc:	fbb4 f1f2 	udiv	r1, r4, r2
 8000c00:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000c04:	fb02 4411 	mls	r4, r2, r1, r4
 8000c08:	fa1f fc87 	uxth.w	ip, r7
 8000c0c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000c10:	fb01 f30c 	mul.w	r3, r1, ip
 8000c14:	42ab      	cmp	r3, r5
 8000c16:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c1a:	d909      	bls.n	8000c30 <__udivmoddi4+0x1bc>
 8000c1c:	19ed      	adds	r5, r5, r7
 8000c1e:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c22:	f080 808a 	bcs.w	8000d3a <__udivmoddi4+0x2c6>
 8000c26:	42ab      	cmp	r3, r5
 8000c28:	f240 8087 	bls.w	8000d3a <__udivmoddi4+0x2c6>
 8000c2c:	3902      	subs	r1, #2
 8000c2e:	443d      	add	r5, r7
 8000c30:	1aeb      	subs	r3, r5, r3
 8000c32:	fa1f f588 	uxth.w	r5, r8
 8000c36:	fbb3 f0f2 	udiv	r0, r3, r2
 8000c3a:	fb02 3310 	mls	r3, r2, r0, r3
 8000c3e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000c42:	fb00 f30c 	mul.w	r3, r0, ip
 8000c46:	42ab      	cmp	r3, r5
 8000c48:	d907      	bls.n	8000c5a <__udivmoddi4+0x1e6>
 8000c4a:	19ed      	adds	r5, r5, r7
 8000c4c:	f100 38ff 	add.w	r8, r0, #4294967295
 8000c50:	d26f      	bcs.n	8000d32 <__udivmoddi4+0x2be>
 8000c52:	42ab      	cmp	r3, r5
 8000c54:	d96d      	bls.n	8000d32 <__udivmoddi4+0x2be>
 8000c56:	3802      	subs	r0, #2
 8000c58:	443d      	add	r5, r7
 8000c5a:	1aeb      	subs	r3, r5, r3
 8000c5c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c60:	e78f      	b.n	8000b82 <__udivmoddi4+0x10e>
 8000c62:	f1c1 0720 	rsb	r7, r1, #32
 8000c66:	fa22 f807 	lsr.w	r8, r2, r7
 8000c6a:	408b      	lsls	r3, r1
 8000c6c:	fa05 f401 	lsl.w	r4, r5, r1
 8000c70:	ea48 0303 	orr.w	r3, r8, r3
 8000c74:	fa20 fe07 	lsr.w	lr, r0, r7
 8000c78:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000c7c:	40fd      	lsrs	r5, r7
 8000c7e:	ea4e 0e04 	orr.w	lr, lr, r4
 8000c82:	fbb5 f9fc 	udiv	r9, r5, ip
 8000c86:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000c8a:	fb0c 5519 	mls	r5, ip, r9, r5
 8000c8e:	fa1f f883 	uxth.w	r8, r3
 8000c92:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000c96:	fb09 f408 	mul.w	r4, r9, r8
 8000c9a:	42ac      	cmp	r4, r5
 8000c9c:	fa02 f201 	lsl.w	r2, r2, r1
 8000ca0:	fa00 fa01 	lsl.w	sl, r0, r1
 8000ca4:	d908      	bls.n	8000cb8 <__udivmoddi4+0x244>
 8000ca6:	18ed      	adds	r5, r5, r3
 8000ca8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000cac:	d243      	bcs.n	8000d36 <__udivmoddi4+0x2c2>
 8000cae:	42ac      	cmp	r4, r5
 8000cb0:	d941      	bls.n	8000d36 <__udivmoddi4+0x2c2>
 8000cb2:	f1a9 0902 	sub.w	r9, r9, #2
 8000cb6:	441d      	add	r5, r3
 8000cb8:	1b2d      	subs	r5, r5, r4
 8000cba:	fa1f fe8e 	uxth.w	lr, lr
 8000cbe:	fbb5 f0fc 	udiv	r0, r5, ip
 8000cc2:	fb0c 5510 	mls	r5, ip, r0, r5
 8000cc6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000cca:	fb00 f808 	mul.w	r8, r0, r8
 8000cce:	45a0      	cmp	r8, r4
 8000cd0:	d907      	bls.n	8000ce2 <__udivmoddi4+0x26e>
 8000cd2:	18e4      	adds	r4, r4, r3
 8000cd4:	f100 35ff 	add.w	r5, r0, #4294967295
 8000cd8:	d229      	bcs.n	8000d2e <__udivmoddi4+0x2ba>
 8000cda:	45a0      	cmp	r8, r4
 8000cdc:	d927      	bls.n	8000d2e <__udivmoddi4+0x2ba>
 8000cde:	3802      	subs	r0, #2
 8000ce0:	441c      	add	r4, r3
 8000ce2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ce6:	eba4 0408 	sub.w	r4, r4, r8
 8000cea:	fba0 8902 	umull	r8, r9, r0, r2
 8000cee:	454c      	cmp	r4, r9
 8000cf0:	46c6      	mov	lr, r8
 8000cf2:	464d      	mov	r5, r9
 8000cf4:	d315      	bcc.n	8000d22 <__udivmoddi4+0x2ae>
 8000cf6:	d012      	beq.n	8000d1e <__udivmoddi4+0x2aa>
 8000cf8:	b156      	cbz	r6, 8000d10 <__udivmoddi4+0x29c>
 8000cfa:	ebba 030e 	subs.w	r3, sl, lr
 8000cfe:	eb64 0405 	sbc.w	r4, r4, r5
 8000d02:	fa04 f707 	lsl.w	r7, r4, r7
 8000d06:	40cb      	lsrs	r3, r1
 8000d08:	431f      	orrs	r7, r3
 8000d0a:	40cc      	lsrs	r4, r1
 8000d0c:	6037      	str	r7, [r6, #0]
 8000d0e:	6074      	str	r4, [r6, #4]
 8000d10:	2100      	movs	r1, #0
 8000d12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d16:	4618      	mov	r0, r3
 8000d18:	e6f8      	b.n	8000b0c <__udivmoddi4+0x98>
 8000d1a:	4690      	mov	r8, r2
 8000d1c:	e6e0      	b.n	8000ae0 <__udivmoddi4+0x6c>
 8000d1e:	45c2      	cmp	sl, r8
 8000d20:	d2ea      	bcs.n	8000cf8 <__udivmoddi4+0x284>
 8000d22:	ebb8 0e02 	subs.w	lr, r8, r2
 8000d26:	eb69 0503 	sbc.w	r5, r9, r3
 8000d2a:	3801      	subs	r0, #1
 8000d2c:	e7e4      	b.n	8000cf8 <__udivmoddi4+0x284>
 8000d2e:	4628      	mov	r0, r5
 8000d30:	e7d7      	b.n	8000ce2 <__udivmoddi4+0x26e>
 8000d32:	4640      	mov	r0, r8
 8000d34:	e791      	b.n	8000c5a <__udivmoddi4+0x1e6>
 8000d36:	4681      	mov	r9, r0
 8000d38:	e7be      	b.n	8000cb8 <__udivmoddi4+0x244>
 8000d3a:	4601      	mov	r1, r0
 8000d3c:	e778      	b.n	8000c30 <__udivmoddi4+0x1bc>
 8000d3e:	3802      	subs	r0, #2
 8000d40:	443c      	add	r4, r7
 8000d42:	e745      	b.n	8000bd0 <__udivmoddi4+0x15c>
 8000d44:	4608      	mov	r0, r1
 8000d46:	e708      	b.n	8000b5a <__udivmoddi4+0xe6>
 8000d48:	f1a8 0802 	sub.w	r8, r8, #2
 8000d4c:	443d      	add	r5, r7
 8000d4e:	e72b      	b.n	8000ba8 <__udivmoddi4+0x134>

08000d50 <__aeabi_idiv0>:
 8000d50:	4770      	bx	lr
 8000d52:	bf00      	nop

08000d54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d54:	b510      	push	{r4, lr}
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8000d56:	4b08      	ldr	r3, [pc, #32]	; (8000d78 <HAL_InitTick+0x24>)
{
 8000d58:	4604      	mov	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8000d5a:	6818      	ldr	r0, [r3, #0]
 8000d5c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d60:	fbb0 f0f3 	udiv	r0, r0, r3
 8000d64:	f000 fa92 	bl	800128c <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d68:	2200      	movs	r2, #0
 8000d6a:	4621      	mov	r1, r4
 8000d6c:	f04f 30ff 	mov.w	r0, #4294967295
 8000d70:	f000 fa4c 	bl	800120c <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 8000d74:	2000      	movs	r0, #0
 8000d76:	bd10      	pop	{r4, pc}
 8000d78:	20000004 	.word	0x20000004

08000d7c <HAL_Init>:
{
 8000d7c:	b508      	push	{r3, lr}
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d7e:	4b0b      	ldr	r3, [pc, #44]	; (8000dac <HAL_Init+0x30>)
 8000d80:	681a      	ldr	r2, [r3, #0]
 8000d82:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000d86:	601a      	str	r2, [r3, #0]
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d88:	681a      	ldr	r2, [r3, #0]
 8000d8a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000d8e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d90:	681a      	ldr	r2, [r3, #0]
 8000d92:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000d96:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d98:	2003      	movs	r0, #3
 8000d9a:	f000 fa25 	bl	80011e8 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d9e:	2000      	movs	r0, #0
 8000da0:	f7ff ffd8 	bl	8000d54 <HAL_InitTick>
  HAL_MspInit();
 8000da4:	f001 fac3 	bl	800232e <HAL_MspInit>
}
 8000da8:	2000      	movs	r0, #0
 8000daa:	bd08      	pop	{r3, pc}
 8000dac:	40023c00 	.word	0x40023c00

08000db0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000db0:	4a02      	ldr	r2, [pc, #8]	; (8000dbc <HAL_IncTick+0xc>)
 8000db2:	6813      	ldr	r3, [r2, #0]
 8000db4:	3301      	adds	r3, #1
 8000db6:	6013      	str	r3, [r2, #0]
 8000db8:	4770      	bx	lr
 8000dba:	bf00      	nop
 8000dbc:	200000b4 	.word	0x200000b4

08000dc0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000dc0:	4b01      	ldr	r3, [pc, #4]	; (8000dc8 <HAL_GetTick+0x8>)
 8000dc2:	6818      	ldr	r0, [r3, #0]
}
 8000dc4:	4770      	bx	lr
 8000dc6:	bf00      	nop
 8000dc8:	200000b4 	.word	0x200000b4

08000dcc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000dcc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8000dce:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 8000dd0:	f7ff fff6 	bl	8000dc0 <HAL_GetTick>
  uint32_t wait = Delay;
 8000dd4:	9c01      	ldr	r4, [sp, #4]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000dd6:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8000dd8:	4605      	mov	r5, r0
  {
     wait++;
 8000dda:	bf18      	it	ne
 8000ddc:	3401      	addne	r4, #1
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000dde:	f7ff ffef 	bl	8000dc0 <HAL_GetTick>
 8000de2:	1b40      	subs	r0, r0, r5
 8000de4:	42a0      	cmp	r0, r4
 8000de6:	d3fa      	bcc.n	8000dde <HAL_Delay+0x12>
  {
  }
}
 8000de8:	b003      	add	sp, #12
 8000dea:	bd30      	pop	{r4, r5, pc}

08000dec <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000dec:	b510      	push	{r4, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000dee:	4604      	mov	r4, r0
 8000df0:	2800      	cmp	r0, #0
 8000df2:	f000 8099 	beq.w	8000f28 <HAL_ADC_Init+0x13c>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000df6:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8000df8:	b923      	cbnz	r3, 8000e04 <HAL_ADC_Init+0x18>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000dfa:	6443      	str	r3, [r0, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000dfc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000e00:	f001 fac6 	bl	8002390 <HAL_ADC_MspInit>
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000e04:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000e06:	06db      	lsls	r3, r3, #27
 8000e08:	f100 808c 	bmi.w	8000f24 <HAL_ADC_Init+0x138>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000e0c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000e0e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000e12:	f023 0302 	bic.w	r3, r3, #2
 8000e16:	f043 0302 	orr.w	r3, r3, #2
 8000e1a:	6423      	str	r3, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8000e1c:	4b43      	ldr	r3, [pc, #268]	; (8000f2c <HAL_ADC_Init+0x140>)
 8000e1e:	685a      	ldr	r2, [r3, #4]
 8000e20:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8000e24:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8000e26:	685a      	ldr	r2, [r3, #4]
 8000e28:	6861      	ldr	r1, [r4, #4]
 8000e2a:	430a      	orrs	r2, r1
 8000e2c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000e2e:	6823      	ldr	r3, [r4, #0]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000e30:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000e32:	685a      	ldr	r2, [r3, #4]
 8000e34:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000e38:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000e3a:	685a      	ldr	r2, [r3, #4]
 8000e3c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000e40:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8000e42:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000e44:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8000e46:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8000e4a:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000e4c:	685a      	ldr	r2, [r3, #4]
 8000e4e:	430a      	orrs	r2, r1
 8000e50:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8000e52:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000e54:	68e1      	ldr	r1, [r4, #12]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8000e56:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000e5a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000e5c:	689a      	ldr	r2, [r3, #8]
 8000e5e:	430a      	orrs	r2, r1
 8000e60:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000e62:	4933      	ldr	r1, [pc, #204]	; (8000f30 <HAL_ADC_Init+0x144>)
 8000e64:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000e66:	428a      	cmp	r2, r1
 8000e68:	d050      	beq.n	8000f0c <HAL_ADC_Init+0x120>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000e6a:	6899      	ldr	r1, [r3, #8]
 8000e6c:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 8000e70:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8000e72:	6899      	ldr	r1, [r3, #8]
 8000e74:	430a      	orrs	r2, r1
 8000e76:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000e78:	689a      	ldr	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8000e7a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000e7c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000e80:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8000e82:	689a      	ldr	r2, [r3, #8]
 8000e84:	430a      	orrs	r2, r1
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000e86:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8000e88:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 8000e8a:	69a1      	ldr	r1, [r4, #24]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8000e8c:	f022 0202 	bic.w	r2, r2, #2
 8000e90:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 8000e92:	689a      	ldr	r2, [r3, #8]
 8000e94:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8000e98:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8000e9a:	6a22      	ldr	r2, [r4, #32]
 8000e9c:	2a00      	cmp	r2, #0
 8000e9e:	d03d      	beq.n	8000f1c <HAL_ADC_Init+0x130>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8000ea0:	685a      	ldr	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8000ea2:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8000ea4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000ea8:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8000eaa:	685a      	ldr	r2, [r3, #4]
 8000eac:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8000eb0:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8000eb2:	685a      	ldr	r2, [r3, #4]
 8000eb4:	3901      	subs	r1, #1
 8000eb6:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8000eba:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8000ebc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8000ebe:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8000ec0:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8000ec4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8000ec6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000ec8:	3901      	subs	r1, #1
 8000eca:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 8000ece:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8000ed0:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 8000ed2:	6b21      	ldr	r1, [r4, #48]	; 0x30
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8000ed4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000ed8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 8000eda:	689a      	ldr	r2, [r3, #8]
 8000edc:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
 8000ee0:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8000ee2:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8000ee4:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8000ee6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000eea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8000eec:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8000eee:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8000ef0:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 8000ef4:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8000ef6:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8000ef8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000efa:	f023 0303 	bic.w	r3, r3, #3
 8000efe:	f043 0301 	orr.w	r3, r3, #1
 8000f02:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8000f04:	2300      	movs	r3, #0
 8000f06:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  return tmp_hal_status;
 8000f0a:	bd10      	pop	{r4, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000f0c:	689a      	ldr	r2, [r3, #8]
 8000f0e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000f12:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000f14:	689a      	ldr	r2, [r3, #8]
 8000f16:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000f1a:	e7b4      	b.n	8000e86 <HAL_ADC_Init+0x9a>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8000f1c:	685a      	ldr	r2, [r3, #4]
 8000f1e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000f22:	e7ca      	b.n	8000eba <HAL_ADC_Init+0xce>
    tmp_hal_status = HAL_ERROR;
 8000f24:	2001      	movs	r0, #1
 8000f26:	e7ed      	b.n	8000f04 <HAL_ADC_Init+0x118>
    return HAL_ERROR;
 8000f28:	2001      	movs	r0, #1
}
 8000f2a:	bd10      	pop	{r4, pc}
 8000f2c:	40012300 	.word	0x40012300
 8000f30:	0f000001 	.word	0x0f000001

08000f34 <HAL_ADC_Start_DMA>:
{
 8000f34:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8000f36:	4613      	mov	r3, r2
  __IO uint32_t counter = 0U;
 8000f38:	2200      	movs	r2, #0
 8000f3a:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8000f3c:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 8000f40:	2a01      	cmp	r2, #1
{
 8000f42:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8000f44:	d065      	beq.n	8001012 <HAL_ADC_Start_DMA+0xde>
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8000f46:	6805      	ldr	r5, [r0, #0]
  __HAL_LOCK(hadc);
 8000f48:	2201      	movs	r2, #1
 8000f4a:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8000f4e:	68aa      	ldr	r2, [r5, #8]
 8000f50:	07d2      	lsls	r2, r2, #31
 8000f52:	d505      	bpl.n	8000f60 <HAL_ADC_Start_DMA+0x2c>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8000f54:	68aa      	ldr	r2, [r5, #8]
 8000f56:	07d0      	lsls	r0, r2, #31
 8000f58:	d415      	bmi.n	8000f86 <HAL_ADC_Start_DMA+0x52>
  return HAL_OK;
 8000f5a:	2000      	movs	r0, #0
}
 8000f5c:	b003      	add	sp, #12
 8000f5e:	bd30      	pop	{r4, r5, pc}
    __HAL_ADC_ENABLE(hadc);
 8000f60:	68aa      	ldr	r2, [r5, #8]
 8000f62:	f042 0201 	orr.w	r2, r2, #1
 8000f66:	60aa      	str	r2, [r5, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000f68:	4a2b      	ldr	r2, [pc, #172]	; (8001018 <HAL_ADC_Start_DMA+0xe4>)
 8000f6a:	6810      	ldr	r0, [r2, #0]
 8000f6c:	4a2b      	ldr	r2, [pc, #172]	; (800101c <HAL_ADC_Start_DMA+0xe8>)
 8000f6e:	fbb0 f0f2 	udiv	r0, r0, r2
 8000f72:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8000f76:	9001      	str	r0, [sp, #4]
    while(counter != 0U)
 8000f78:	9a01      	ldr	r2, [sp, #4]
 8000f7a:	2a00      	cmp	r2, #0
 8000f7c:	d0ea      	beq.n	8000f54 <HAL_ADC_Start_DMA+0x20>
      counter--;
 8000f7e:	9a01      	ldr	r2, [sp, #4]
 8000f80:	3a01      	subs	r2, #1
 8000f82:	9201      	str	r2, [sp, #4]
 8000f84:	e7f8      	b.n	8000f78 <HAL_ADC_Start_DMA+0x44>
    ADC_STATE_CLR_SET(hadc->State,
 8000f86:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8000f88:	f420 60e0 	bic.w	r0, r0, #1792	; 0x700
 8000f8c:	f020 0001 	bic.w	r0, r0, #1
 8000f90:	f440 7080 	orr.w	r0, r0, #256	; 0x100
 8000f94:	6420      	str	r0, [r4, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000f96:	686a      	ldr	r2, [r5, #4]
 8000f98:	0552      	lsls	r2, r2, #21
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000f9a:	bf41      	itttt	mi
 8000f9c:	6c20      	ldrmi	r0, [r4, #64]	; 0x40
 8000f9e:	f420 5040 	bicmi.w	r0, r0, #12288	; 0x3000
 8000fa2:	f440 5080 	orrmi.w	r0, r0, #4096	; 0x1000
 8000fa6:	6420      	strmi	r0, [r4, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000fa8:	6c22      	ldr	r2, [r4, #64]	; 0x40
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000faa:	6ba0      	ldr	r0, [r4, #56]	; 0x38
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000fac:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000fb0:	bf1c      	itt	ne
 8000fb2:	6c62      	ldrne	r2, [r4, #68]	; 0x44
 8000fb4:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 8000fb8:	6462      	str	r2, [r4, #68]	; 0x44
    __HAL_UNLOCK(hadc);   
 8000fba:	2200      	movs	r2, #0
 8000fbc:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000fc0:	4a17      	ldr	r2, [pc, #92]	; (8001020 <HAL_ADC_Start_DMA+0xec>)
 8000fc2:	63c2      	str	r2, [r0, #60]	; 0x3c
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000fc4:	4a17      	ldr	r2, [pc, #92]	; (8001024 <HAL_ADC_Start_DMA+0xf0>)
 8000fc6:	6402      	str	r2, [r0, #64]	; 0x40
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000fc8:	4a17      	ldr	r2, [pc, #92]	; (8001028 <HAL_ADC_Start_DMA+0xf4>)
 8000fca:	64c2      	str	r2, [r0, #76]	; 0x4c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8000fcc:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8000fd0:	602a      	str	r2, [r5, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8000fd2:	686a      	ldr	r2, [r5, #4]
 8000fd4:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8000fd8:	606a      	str	r2, [r5, #4]
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8000fda:	68aa      	ldr	r2, [r5, #8]
 8000fdc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000fe0:	60aa      	str	r2, [r5, #8]
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000fe2:	460a      	mov	r2, r1
 8000fe4:	f105 014c 	add.w	r1, r5, #76	; 0x4c
 8000fe8:	f000 fa0c 	bl	8001404 <HAL_DMA_Start_IT>
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8000fec:	4b0f      	ldr	r3, [pc, #60]	; (800102c <HAL_ADC_Start_DMA+0xf8>)
 8000fee:	685b      	ldr	r3, [r3, #4]
 8000ff0:	f013 0f1f 	tst.w	r3, #31
 8000ff4:	6823      	ldr	r3, [r4, #0]
 8000ff6:	d108      	bne.n	800100a <HAL_ADC_Start_DMA+0xd6>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8000ff8:	6898      	ldr	r0, [r3, #8]
 8000ffa:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 8000ffe:	d1ac      	bne.n	8000f5a <HAL_ADC_Start_DMA+0x26>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001000:	689a      	ldr	r2, [r3, #8]
 8001002:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001006:	609a      	str	r2, [r3, #8]
 8001008:	e7a8      	b.n	8000f5c <HAL_ADC_Start_DMA+0x28>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800100a:	4a09      	ldr	r2, [pc, #36]	; (8001030 <HAL_ADC_Start_DMA+0xfc>)
 800100c:	4293      	cmp	r3, r2
 800100e:	d1a4      	bne.n	8000f5a <HAL_ADC_Start_DMA+0x26>
 8001010:	e7f2      	b.n	8000ff8 <HAL_ADC_Start_DMA+0xc4>
  __HAL_LOCK(hadc);
 8001012:	2002      	movs	r0, #2
 8001014:	e7a2      	b.n	8000f5c <HAL_ADC_Start_DMA+0x28>
 8001016:	bf00      	nop
 8001018:	20000004 	.word	0x20000004
 800101c:	000f4240 	.word	0x000f4240
 8001020:	08001037 	.word	0x08001037
 8001024:	08001099 	.word	0x08001099
 8001028:	080010a5 	.word	0x080010a5
 800102c:	40012300 	.word	0x40012300
 8001030:	40012000 	.word	0x40012000

08001034 <HAL_ADC_ConvCpltCallback>:
 8001034:	4770      	bx	lr

08001036 <ADC_DMAConvCplt>:
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001036:	6b83      	ldr	r3, [r0, #56]	; 0x38
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001038:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800103a:	f012 0f50 	tst.w	r2, #80	; 0x50
{
 800103e:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001040:	d124      	bne.n	800108c <ADC_DMAConvCplt+0x56>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001042:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001044:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001048:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800104a:	681a      	ldr	r2, [r3, #0]
 800104c:	6891      	ldr	r1, [r2, #8]
 800104e:	f011 5f40 	tst.w	r1, #805306368	; 0x30000000
 8001052:	d117      	bne.n	8001084 <ADC_DMAConvCplt+0x4e>
 8001054:	6999      	ldr	r1, [r3, #24]
 8001056:	b9a9      	cbnz	r1, 8001084 <ADC_DMAConvCplt+0x4e>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001058:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800105a:	f411 0f70 	tst.w	r1, #15728640	; 0xf00000
 800105e:	d002      	beq.n	8001066 <ADC_DMAConvCplt+0x30>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001060:	6891      	ldr	r1, [r2, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001062:	0549      	lsls	r1, r1, #21
 8001064:	d40e      	bmi.n	8001084 <ADC_DMAConvCplt+0x4e>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001066:	6851      	ldr	r1, [r2, #4]
 8001068:	f021 0120 	bic.w	r1, r1, #32
 800106c:	6051      	str	r1, [r2, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800106e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001070:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001074:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001076:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001078:	04d2      	lsls	r2, r2, #19
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800107a:	bf5e      	ittt	pl
 800107c:	6c1a      	ldrpl	r2, [r3, #64]	; 0x40
 800107e:	f042 0201 	orrpl.w	r2, r2, #1
 8001082:	641a      	strpl	r2, [r3, #64]	; 0x40
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc);
 8001084:	4618      	mov	r0, r3
 8001086:	f7ff ffd5 	bl	8001034 <HAL_ADC_ConvCpltCallback>
 800108a:	bd10      	pop	{r4, pc}
  }
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800108c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  }
}
 800108e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001092:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001094:	4718      	bx	r3

08001096 <HAL_ADC_ConvHalfCpltCallback>:
 8001096:	4770      	bx	lr

08001098 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001098:	b508      	push	{r3, lr}
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  /* Conversion complete callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 800109a:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800109c:	f7ff fffb 	bl	8001096 <HAL_ADC_ConvHalfCpltCallback>
 80010a0:	bd08      	pop	{r3, pc}

080010a2 <HAL_ADC_ErrorCallback>:
{
 80010a2:	4770      	bx	lr

080010a4 <ADC_DMAError>:
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80010a4:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 80010a6:	b508      	push	{r3, lr}
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80010a8:	2340      	movs	r3, #64	; 0x40
 80010aa:	6403      	str	r3, [r0, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80010ac:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80010ae:	f043 0304 	orr.w	r3, r3, #4
 80010b2:	6443      	str	r3, [r0, #68]	; 0x44
  HAL_ADC_ErrorCallback(hadc); 
 80010b4:	f7ff fff5 	bl	80010a2 <HAL_ADC_ErrorCallback>
 80010b8:	bd08      	pop	{r3, pc}
	...

080010bc <HAL_ADC_ConfigChannel>:
{
 80010bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0U;
 80010be:	2300      	movs	r3, #0
 80010c0:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 80010c2:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80010c6:	2b01      	cmp	r3, #1
 80010c8:	f000 8083 	beq.w	80011d2 <HAL_ADC_ConfigChannel+0x116>
  if (sConfig->Channel > ADC_CHANNEL_9)
 80010cc:	680d      	ldr	r5, [r1, #0]
 80010ce:	6804      	ldr	r4, [r0, #0]
 80010d0:	688a      	ldr	r2, [r1, #8]
  __HAL_LOCK(hadc);
 80010d2:	2301      	movs	r3, #1
  if (sConfig->Channel > ADC_CHANNEL_9)
 80010d4:	2d09      	cmp	r5, #9
  __HAL_LOCK(hadc);
 80010d6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
 80010da:	b2ae      	uxth	r6, r5
  if (sConfig->Channel > ADC_CHANNEL_9)
 80010dc:	d92a      	bls.n	8001134 <HAL_ADC_ConfigChannel+0x78>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80010de:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 80010e2:	68e7      	ldr	r7, [r4, #12]
 80010e4:	3b1e      	subs	r3, #30
 80010e6:	f04f 0e07 	mov.w	lr, #7
 80010ea:	fa0e fe03 	lsl.w	lr, lr, r3
 80010ee:	ea27 070e 	bic.w	r7, r7, lr
 80010f2:	60e7      	str	r7, [r4, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80010f4:	68e7      	ldr	r7, [r4, #12]
 80010f6:	fa02 f303 	lsl.w	r3, r2, r3
 80010fa:	433b      	orrs	r3, r7
 80010fc:	60e3      	str	r3, [r4, #12]
  if (sConfig->Rank < 7U)
 80010fe:	684a      	ldr	r2, [r1, #4]
 8001100:	2a06      	cmp	r2, #6
 8001102:	ea4f 0382 	mov.w	r3, r2, lsl #2
 8001106:	d825      	bhi.n	8001154 <HAL_ADC_ConfigChannel+0x98>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001108:	4413      	add	r3, r2
 800110a:	6b67      	ldr	r7, [r4, #52]	; 0x34
 800110c:	1f59      	subs	r1, r3, #5
 800110e:	231f      	movs	r3, #31
 8001110:	408b      	lsls	r3, r1
 8001112:	ea27 0303 	bic.w	r3, r7, r3
 8001116:	6363      	str	r3, [r4, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001118:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800111a:	fa06 f101 	lsl.w	r1, r6, r1
 800111e:	4311      	orrs	r1, r2
 8001120:	6361      	str	r1, [r4, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001122:	4b2d      	ldr	r3, [pc, #180]	; (80011d8 <HAL_ADC_ConfigChannel+0x11c>)
 8001124:	429c      	cmp	r4, r3
 8001126:	d034      	beq.n	8001192 <HAL_ADC_ConfigChannel+0xd6>
  __HAL_UNLOCK(hadc);
 8001128:	2300      	movs	r3, #0
 800112a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 800112e:	4618      	mov	r0, r3
}
 8001130:	b003      	add	sp, #12
 8001132:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001134:	6927      	ldr	r7, [r4, #16]
 8001136:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 800113a:	f04f 0e07 	mov.w	lr, #7
 800113e:	fa0e fe03 	lsl.w	lr, lr, r3
 8001142:	ea27 070e 	bic.w	r7, r7, lr
 8001146:	6127      	str	r7, [r4, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001148:	6927      	ldr	r7, [r4, #16]
 800114a:	fa02 f303 	lsl.w	r3, r2, r3
 800114e:	433b      	orrs	r3, r7
 8001150:	6123      	str	r3, [r4, #16]
 8001152:	e7d4      	b.n	80010fe <HAL_ADC_ConfigChannel+0x42>
  else if (sConfig->Rank < 13U)
 8001154:	2a0c      	cmp	r2, #12
 8001156:	d80e      	bhi.n	8001176 <HAL_ADC_ConfigChannel+0xba>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001158:	4413      	add	r3, r2
 800115a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800115c:	f1a3 0223 	sub.w	r2, r3, #35	; 0x23
 8001160:	231f      	movs	r3, #31
 8001162:	4093      	lsls	r3, r2
 8001164:	ea21 0303 	bic.w	r3, r1, r3
 8001168:	6323      	str	r3, [r4, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800116a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800116c:	fa06 f202 	lsl.w	r2, r6, r2
 8001170:	431a      	orrs	r2, r3
 8001172:	6322      	str	r2, [r4, #48]	; 0x30
 8001174:	e7d5      	b.n	8001122 <HAL_ADC_ConfigChannel+0x66>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001176:	4413      	add	r3, r2
 8001178:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800117a:	3b41      	subs	r3, #65	; 0x41
 800117c:	221f      	movs	r2, #31
 800117e:	409a      	lsls	r2, r3
 8001180:	ea21 0202 	bic.w	r2, r1, r2
 8001184:	62e2      	str	r2, [r4, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001186:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001188:	fa06 f103 	lsl.w	r1, r6, r3
 800118c:	4311      	orrs	r1, r2
 800118e:	62e1      	str	r1, [r4, #44]	; 0x2c
 8001190:	e7c7      	b.n	8001122 <HAL_ADC_ConfigChannel+0x66>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001192:	2d12      	cmp	r5, #18
 8001194:	d104      	bne.n	80011a0 <HAL_ADC_ConfigChannel+0xe4>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001196:	4a11      	ldr	r2, [pc, #68]	; (80011dc <HAL_ADC_ConfigChannel+0x120>)
 8001198:	6853      	ldr	r3, [r2, #4]
 800119a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800119e:	6053      	str	r3, [r2, #4]
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80011a0:	f1a5 0310 	sub.w	r3, r5, #16
 80011a4:	2b01      	cmp	r3, #1
 80011a6:	d8bf      	bhi.n	8001128 <HAL_ADC_ConfigChannel+0x6c>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80011a8:	4a0c      	ldr	r2, [pc, #48]	; (80011dc <HAL_ADC_ConfigChannel+0x120>)
 80011aa:	6853      	ldr	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80011ac:	2d10      	cmp	r5, #16
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80011ae:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80011b2:	6053      	str	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80011b4:	d1b8      	bne.n	8001128 <HAL_ADC_ConfigChannel+0x6c>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80011b6:	4b0a      	ldr	r3, [pc, #40]	; (80011e0 <HAL_ADC_ConfigChannel+0x124>)
 80011b8:	4a0a      	ldr	r2, [pc, #40]	; (80011e4 <HAL_ADC_ConfigChannel+0x128>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	fbb3 f2f2 	udiv	r2, r3, r2
 80011c0:	230a      	movs	r3, #10
 80011c2:	4353      	muls	r3, r2
        counter--;
 80011c4:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 80011c6:	9b01      	ldr	r3, [sp, #4]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d0ad      	beq.n	8001128 <HAL_ADC_ConfigChannel+0x6c>
        counter--;
 80011cc:	9b01      	ldr	r3, [sp, #4]
 80011ce:	3b01      	subs	r3, #1
 80011d0:	e7f8      	b.n	80011c4 <HAL_ADC_ConfigChannel+0x108>
  __HAL_LOCK(hadc);
 80011d2:	2002      	movs	r0, #2
 80011d4:	e7ac      	b.n	8001130 <HAL_ADC_ConfigChannel+0x74>
 80011d6:	bf00      	nop
 80011d8:	40012000 	.word	0x40012000
 80011dc:	40012300 	.word	0x40012300
 80011e0:	20000004 	.word	0x20000004
 80011e4:	000f4240 	.word	0x000f4240

080011e8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011e8:	4a07      	ldr	r2, [pc, #28]	; (8001208 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80011ea:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011ec:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80011f0:	041b      	lsls	r3, r3, #16
 80011f2:	0c1b      	lsrs	r3, r3, #16
 80011f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80011f8:	0200      	lsls	r0, r0, #8
 80011fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011fe:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8001202:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001204:	60d3      	str	r3, [r2, #12]
 8001206:	4770      	bx	lr
 8001208:	e000ed00 	.word	0xe000ed00

0800120c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800120c:	4b17      	ldr	r3, [pc, #92]	; (800126c <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800120e:	b530      	push	{r4, r5, lr}
 8001210:	68dc      	ldr	r4, [r3, #12]
 8001212:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001216:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800121a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800121c:	2b04      	cmp	r3, #4
 800121e:	bf28      	it	cs
 8001220:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001222:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001224:	f04f 0501 	mov.w	r5, #1
 8001228:	fa05 f303 	lsl.w	r3, r5, r3
 800122c:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001230:	bf8c      	ite	hi
 8001232:	3c03      	subhi	r4, #3
 8001234:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001236:	4019      	ands	r1, r3
 8001238:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800123a:	fa05 f404 	lsl.w	r4, r5, r4
 800123e:	3c01      	subs	r4, #1
 8001240:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8001242:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001244:	ea42 0201 	orr.w	r2, r2, r1
 8001248:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800124c:	bfaf      	iteee	ge
 800124e:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001252:	f000 000f 	andlt.w	r0, r0, #15
 8001256:	4b06      	ldrlt	r3, [pc, #24]	; (8001270 <HAL_NVIC_SetPriority+0x64>)
 8001258:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800125a:	bfa5      	ittet	ge
 800125c:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8001260:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001262:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001264:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8001268:	bd30      	pop	{r4, r5, pc}
 800126a:	bf00      	nop
 800126c:	e000ed00 	.word	0xe000ed00
 8001270:	e000ed14 	.word	0xe000ed14

08001274 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001274:	0942      	lsrs	r2, r0, #5
 8001276:	2301      	movs	r3, #1
 8001278:	f000 001f 	and.w	r0, r0, #31
 800127c:	fa03 f000 	lsl.w	r0, r3, r0
 8001280:	4b01      	ldr	r3, [pc, #4]	; (8001288 <HAL_NVIC_EnableIRQ+0x14>)
 8001282:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8001286:	4770      	bx	lr
 8001288:	e000e100 	.word	0xe000e100

0800128c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800128c:	3801      	subs	r0, #1
 800128e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001292:	d20a      	bcs.n	80012aa <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001294:	4b06      	ldr	r3, [pc, #24]	; (80012b0 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001296:	4a07      	ldr	r2, [pc, #28]	; (80012b4 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001298:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800129a:	21f0      	movs	r1, #240	; 0xf0
 800129c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012a0:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012a2:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012a4:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012a6:	601a      	str	r2, [r3, #0]
 80012a8:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80012aa:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80012ac:	4770      	bx	lr
 80012ae:	bf00      	nop
 80012b0:	e000e010 	.word	0xe000e010
 80012b4:	e000ed00 	.word	0xe000ed00

080012b8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80012b8:	4b04      	ldr	r3, [pc, #16]	; (80012cc <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80012ba:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80012bc:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80012be:	bf0c      	ite	eq
 80012c0:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80012c4:	f022 0204 	bicne.w	r2, r2, #4
 80012c8:	601a      	str	r2, [r3, #0]
 80012ca:	4770      	bx	lr
 80012cc:	e000e010 	.word	0xe000e010

080012d0 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80012d0:	4770      	bx	lr

080012d2 <HAL_SYSTICK_IRQHandler>:
{
 80012d2:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 80012d4:	f7ff fffc 	bl	80012d0 <HAL_SYSTICK_Callback>
 80012d8:	bd08      	pop	{r3, pc}
	...

080012dc <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80012dc:	6803      	ldr	r3, [r0, #0]
 80012de:	b2da      	uxtb	r2, r3
 80012e0:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80012e4:	f023 0303 	bic.w	r3, r3, #3
 80012e8:	2118      	movs	r1, #24
 80012ea:	3a10      	subs	r2, #16
 80012ec:	fbb2 f2f1 	udiv	r2, r2, r1
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80012f0:	4904      	ldr	r1, [pc, #16]	; (8001304 <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
 80012f2:	2a03      	cmp	r2, #3
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80012f4:	bf88      	it	hi
 80012f6:	3304      	addhi	r3, #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80012f8:	5c89      	ldrb	r1, [r1, r2]
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80012fa:	6583      	str	r3, [r0, #88]	; 0x58
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80012fc:	65c1      	str	r1, [r0, #92]	; 0x5c
  }
  
  return hdma->StreamBaseAddress;
}
 80012fe:	6d80      	ldr	r0, [r0, #88]	; 0x58
 8001300:	4770      	bx	lr
 8001302:	bf00      	nop
 8001304:	08002d9c 	.word	0x08002d9c

08001308 <HAL_DMA_Init>:
{
 8001308:	b570      	push	{r4, r5, r6, lr}
 800130a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800130c:	f7ff fd58 	bl	8000dc0 <HAL_GetTick>
 8001310:	4605      	mov	r5, r0
  if(hdma == NULL)
 8001312:	2c00      	cmp	r4, #0
 8001314:	d071      	beq.n	80013fa <HAL_DMA_Init+0xf2>
  __HAL_UNLOCK(hdma);
 8001316:	2300      	movs	r3, #0
 8001318:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 800131c:	6822      	ldr	r2, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 800131e:	2302      	movs	r3, #2
 8001320:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 8001324:	6813      	ldr	r3, [r2, #0]
 8001326:	f023 0301 	bic.w	r3, r3, #1
 800132a:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800132c:	6821      	ldr	r1, [r4, #0]
 800132e:	680b      	ldr	r3, [r1, #0]
 8001330:	07d8      	lsls	r0, r3, #31
 8001332:	d43c      	bmi.n	80013ae <HAL_DMA_Init+0xa6>
  tmp = hdma->Instance->CR;
 8001334:	680b      	ldr	r3, [r1, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001336:	4d32      	ldr	r5, [pc, #200]	; (8001400 <HAL_DMA_Init+0xf8>)
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001338:	6862      	ldr	r2, [r4, #4]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800133a:	69a0      	ldr	r0, [r4, #24]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800133c:	401d      	ands	r5, r3
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800133e:	68a3      	ldr	r3, [r4, #8]
 8001340:	4313      	orrs	r3, r2
 8001342:	68e2      	ldr	r2, [r4, #12]
 8001344:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001346:	6922      	ldr	r2, [r4, #16]
 8001348:	4313      	orrs	r3, r2
 800134a:	6962      	ldr	r2, [r4, #20]
 800134c:	4313      	orrs	r3, r2
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800134e:	69e2      	ldr	r2, [r4, #28]
 8001350:	4303      	orrs	r3, r0
 8001352:	4313      	orrs	r3, r2
          hdma->Init.Mode                | hdma->Init.Priority;
 8001354:	6a22      	ldr	r2, [r4, #32]
 8001356:	4313      	orrs	r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001358:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800135a:	2a04      	cmp	r2, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800135c:	ea43 0305 	orr.w	r3, r3, r5
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001360:	bf01      	itttt	eq
 8001362:	6b26      	ldreq	r6, [r4, #48]	; 0x30
 8001364:	6ae5      	ldreq	r5, [r4, #44]	; 0x2c
 8001366:	4335      	orreq	r5, r6
 8001368:	432b      	orreq	r3, r5
  hdma->Instance->CR = tmp;  
 800136a:	600b      	str	r3, [r1, #0]
  tmp = hdma->Instance->FCR;
 800136c:	694b      	ldr	r3, [r1, #20]
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800136e:	2a04      	cmp	r2, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001370:	f023 0307 	bic.w	r3, r3, #7
  tmp |= hdma->Init.FIFOMode;
 8001374:	ea43 0302 	orr.w	r3, r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001378:	d10b      	bne.n	8001392 <HAL_DMA_Init+0x8a>
    tmp |= hdma->Init.FIFOThreshold;
 800137a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800137c:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 800137e:	4313      	orrs	r3, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001380:	b13d      	cbz	r5, 8001392 <HAL_DMA_Init+0x8a>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001382:	b9f8      	cbnz	r0, 80013c4 <HAL_DMA_Init+0xbc>
  {
    switch (tmp)
 8001384:	2a01      	cmp	r2, #1
 8001386:	d02d      	beq.n	80013e4 <HAL_DMA_Init+0xdc>
 8001388:	d301      	bcc.n	800138e <HAL_DMA_Init+0x86>
 800138a:	2a02      	cmp	r2, #2
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800138c:	d101      	bne.n	8001392 <HAL_DMA_Init+0x8a>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800138e:	01ea      	lsls	r2, r5, #7
 8001390:	d42b      	bmi.n	80013ea <HAL_DMA_Init+0xe2>
  hdma->Instance->FCR = tmp;
 8001392:	614b      	str	r3, [r1, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001394:	4620      	mov	r0, r4
 8001396:	f7ff ffa1 	bl	80012dc <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800139a:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800139c:	233f      	movs	r3, #63	; 0x3f
 800139e:	4093      	lsls	r3, r2
 80013a0:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80013a2:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 80013a4:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80013a6:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 80013a8:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 80013ac:	bd70      	pop	{r4, r5, r6, pc}
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80013ae:	f7ff fd07 	bl	8000dc0 <HAL_GetTick>
 80013b2:	1b40      	subs	r0, r0, r5
 80013b4:	2805      	cmp	r0, #5
 80013b6:	d9b9      	bls.n	800132c <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80013b8:	2320      	movs	r3, #32
 80013ba:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80013bc:	2003      	movs	r0, #3
        hdma->State = HAL_DMA_STATE_READY;
 80013be:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 80013c2:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80013c4:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 80013c8:	d113      	bne.n	80013f2 <HAL_DMA_Init+0xea>
    switch (tmp)
 80013ca:	2a03      	cmp	r2, #3
 80013cc:	d8e1      	bhi.n	8001392 <HAL_DMA_Init+0x8a>
 80013ce:	a001      	add	r0, pc, #4	; (adr r0, 80013d4 <HAL_DMA_Init+0xcc>)
 80013d0:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 80013d4:	080013eb 	.word	0x080013eb
 80013d8:	0800138f 	.word	0x0800138f
 80013dc:	080013eb 	.word	0x080013eb
 80013e0:	080013e5 	.word	0x080013e5
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80013e4:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 80013e8:	d1d3      	bne.n	8001392 <HAL_DMA_Init+0x8a>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80013ea:	2340      	movs	r3, #64	; 0x40
 80013ec:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 80013ee:	2001      	movs	r0, #1
 80013f0:	e7e5      	b.n	80013be <HAL_DMA_Init+0xb6>
    switch (tmp)
 80013f2:	2a02      	cmp	r2, #2
 80013f4:	d9f9      	bls.n	80013ea <HAL_DMA_Init+0xe2>
 80013f6:	2a03      	cmp	r2, #3
 80013f8:	e7c8      	b.n	800138c <HAL_DMA_Init+0x84>
    return HAL_ERROR;
 80013fa:	2001      	movs	r0, #1
 80013fc:	bd70      	pop	{r4, r5, r6, pc}
 80013fe:	bf00      	nop
 8001400:	f010803f 	.word	0xf010803f

08001404 <HAL_DMA_Start_IT>:
{
 8001404:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma);
 8001406:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 800140a:	2c01      	cmp	r4, #1
 800140c:	d036      	beq.n	800147c <HAL_DMA_Start_IT+0x78>
 800140e:	2401      	movs	r4, #1
 8001410:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8001414:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001418:	6d86      	ldr	r6, [r0, #88]	; 0x58
  if(HAL_DMA_STATE_READY == hdma->State)
 800141a:	2c01      	cmp	r4, #1
 800141c:	f04f 0500 	mov.w	r5, #0
 8001420:	f04f 0402 	mov.w	r4, #2
 8001424:	d128      	bne.n	8001478 <HAL_DMA_Start_IT+0x74>
    hdma->State = HAL_DMA_STATE_BUSY;
 8001426:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800142a:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800142c:	6545      	str	r5, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800142e:	6825      	ldr	r5, [r4, #0]
 8001430:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 8001434:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 8001436:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001438:	6883      	ldr	r3, [r0, #8]
 800143a:	2b40      	cmp	r3, #64	; 0x40
    hdma->Instance->PAR = DstAddress;
 800143c:	bf0e      	itee	eq
 800143e:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 8001440:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 8001442:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001444:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
    hdma->Instance->M0AR = SrcAddress;
 8001446:	bf08      	it	eq
 8001448:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800144a:	233f      	movs	r3, #63	; 0x3f
 800144c:	4093      	lsls	r3, r2
 800144e:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001450:	6823      	ldr	r3, [r4, #0]
 8001452:	f043 0316 	orr.w	r3, r3, #22
 8001456:	6023      	str	r3, [r4, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001458:	6963      	ldr	r3, [r4, #20]
 800145a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800145e:	6163      	str	r3, [r4, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 8001460:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001462:	b11b      	cbz	r3, 800146c <HAL_DMA_Start_IT+0x68>
      hdma->Instance->CR  |= DMA_IT_HT;
 8001464:	6823      	ldr	r3, [r4, #0]
 8001466:	f043 0308 	orr.w	r3, r3, #8
 800146a:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 800146c:	6823      	ldr	r3, [r4, #0]
 800146e:	f043 0301 	orr.w	r3, r3, #1
 8001472:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001474:	2000      	movs	r0, #0
 8001476:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_UNLOCK(hdma);	  
 8001478:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  __HAL_LOCK(hdma);
 800147c:	2002      	movs	r0, #2
}
 800147e:	bd70      	pop	{r4, r5, r6, pc}

08001480 <HAL_DMA_IRQHandler>:
{
 8001480:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t count = 0U;
 8001482:	2300      	movs	r3, #0
 8001484:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001486:	4b5a      	ldr	r3, [pc, #360]	; (80015f0 <HAL_DMA_IRQHandler+0x170>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001488:	6d85      	ldr	r5, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 800148a:	681f      	ldr	r7, [r3, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800148c:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 800148e:	682e      	ldr	r6, [r5, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001490:	2208      	movs	r2, #8
 8001492:	409a      	lsls	r2, r3
 8001494:	4216      	tst	r6, r2
{
 8001496:	4604      	mov	r4, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001498:	d00c      	beq.n	80014b4 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800149a:	6801      	ldr	r1, [r0, #0]
 800149c:	6808      	ldr	r0, [r1, #0]
 800149e:	0740      	lsls	r0, r0, #29
 80014a0:	d508      	bpl.n	80014b4 <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80014a2:	6808      	ldr	r0, [r1, #0]
 80014a4:	f020 0004 	bic.w	r0, r0, #4
 80014a8:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80014aa:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80014ac:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80014ae:	f042 0201 	orr.w	r2, r2, #1
 80014b2:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80014b4:	2201      	movs	r2, #1
 80014b6:	409a      	lsls	r2, r3
 80014b8:	4216      	tst	r6, r2
 80014ba:	d008      	beq.n	80014ce <HAL_DMA_IRQHandler+0x4e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80014bc:	6821      	ldr	r1, [r4, #0]
 80014be:	6949      	ldr	r1, [r1, #20]
 80014c0:	0609      	lsls	r1, r1, #24
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80014c2:	bf41      	itttt	mi
 80014c4:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80014c6:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 80014c8:	f042 0202 	orrmi.w	r2, r2, #2
 80014cc:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80014ce:	2204      	movs	r2, #4
 80014d0:	409a      	lsls	r2, r3
 80014d2:	4216      	tst	r6, r2
 80014d4:	d008      	beq.n	80014e8 <HAL_DMA_IRQHandler+0x68>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80014d6:	6821      	ldr	r1, [r4, #0]
 80014d8:	6809      	ldr	r1, [r1, #0]
 80014da:	0788      	lsls	r0, r1, #30
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80014dc:	bf41      	itttt	mi
 80014de:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80014e0:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 80014e2:	f042 0204 	orrmi.w	r2, r2, #4
 80014e6:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80014e8:	2210      	movs	r2, #16
 80014ea:	409a      	lsls	r2, r3
 80014ec:	4216      	tst	r6, r2
 80014ee:	d010      	beq.n	8001512 <HAL_DMA_IRQHandler+0x92>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80014f0:	6823      	ldr	r3, [r4, #0]
 80014f2:	6819      	ldr	r1, [r3, #0]
 80014f4:	0709      	lsls	r1, r1, #28
 80014f6:	d50c      	bpl.n	8001512 <HAL_DMA_IRQHandler+0x92>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80014f8:	60aa      	str	r2, [r5, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80014fa:	681a      	ldr	r2, [r3, #0]
 80014fc:	0350      	lsls	r0, r2, #13
 80014fe:	d535      	bpl.n	800156c <HAL_DMA_IRQHandler+0xec>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	0319      	lsls	r1, r3, #12
 8001504:	d401      	bmi.n	800150a <HAL_DMA_IRQHandler+0x8a>
        if(hdma->XferHalfCpltCallback != NULL)
 8001506:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001508:	e000      	b.n	800150c <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 800150a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
        if(hdma->XferHalfCpltCallback != NULL)
 800150c:	b10b      	cbz	r3, 8001512 <HAL_DMA_IRQHandler+0x92>
          hdma->XferHalfCpltCallback(hdma);
 800150e:	4620      	mov	r0, r4
 8001510:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001512:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8001514:	2220      	movs	r2, #32
 8001516:	408a      	lsls	r2, r1
 8001518:	4216      	tst	r6, r2
 800151a:	d038      	beq.n	800158e <HAL_DMA_IRQHandler+0x10e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800151c:	6823      	ldr	r3, [r4, #0]
 800151e:	6818      	ldr	r0, [r3, #0]
 8001520:	06c6      	lsls	r6, r0, #27
 8001522:	d534      	bpl.n	800158e <HAL_DMA_IRQHandler+0x10e>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001524:	60aa      	str	r2, [r5, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001526:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 800152a:	2a05      	cmp	r2, #5
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800152c:	681a      	ldr	r2, [r3, #0]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800152e:	d125      	bne.n	800157c <HAL_DMA_IRQHandler+0xfc>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001530:	f022 0216 	bic.w	r2, r2, #22
 8001534:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001536:	695a      	ldr	r2, [r3, #20]
 8001538:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800153c:	615a      	str	r2, [r3, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800153e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001540:	b90a      	cbnz	r2, 8001546 <HAL_DMA_IRQHandler+0xc6>
 8001542:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8001544:	b11a      	cbz	r2, 800154e <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001546:	681a      	ldr	r2, [r3, #0]
 8001548:	f022 0208 	bic.w	r2, r2, #8
 800154c:	601a      	str	r2, [r3, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800154e:	233f      	movs	r3, #63	; 0x3f
 8001550:	408b      	lsls	r3, r1
 8001552:	60ab      	str	r3, [r5, #8]
        __HAL_UNLOCK(hdma);
 8001554:	2300      	movs	r3, #0
 8001556:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 800155a:	2301      	movs	r3, #1
 800155c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 8001560:	6d23      	ldr	r3, [r4, #80]	; 0x50
    if(hdma->XferErrorCallback != NULL)
 8001562:	b10b      	cbz	r3, 8001568 <HAL_DMA_IRQHandler+0xe8>
      hdma->XferErrorCallback(hdma);
 8001564:	4620      	mov	r0, r4
 8001566:	4798      	blx	r3
}
 8001568:	b003      	add	sp, #12
 800156a:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800156c:	681a      	ldr	r2, [r3, #0]
 800156e:	05d2      	lsls	r2, r2, #23
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001570:	bf5e      	ittt	pl
 8001572:	681a      	ldrpl	r2, [r3, #0]
 8001574:	f022 0208 	bicpl.w	r2, r2, #8
 8001578:	601a      	strpl	r2, [r3, #0]
 800157a:	e7c4      	b.n	8001506 <HAL_DMA_IRQHandler+0x86>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800157c:	0350      	lsls	r0, r2, #13
 800157e:	d528      	bpl.n	80015d2 <HAL_DMA_IRQHandler+0x152>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	0319      	lsls	r1, r3, #12
 8001584:	d432      	bmi.n	80015ec <HAL_DMA_IRQHandler+0x16c>
          if(hdma->XferM1CpltCallback != NULL)
 8001586:	6c63      	ldr	r3, [r4, #68]	; 0x44
        if(hdma->XferCpltCallback != NULL)
 8001588:	b10b      	cbz	r3, 800158e <HAL_DMA_IRQHandler+0x10e>
          hdma->XferCpltCallback(hdma);
 800158a:	4620      	mov	r0, r4
 800158c:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800158e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001590:	2b00      	cmp	r3, #0
 8001592:	d0e9      	beq.n	8001568 <HAL_DMA_IRQHandler+0xe8>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001594:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001596:	07da      	lsls	r2, r3, #31
 8001598:	d519      	bpl.n	80015ce <HAL_DMA_IRQHandler+0x14e>
      hdma->State = HAL_DMA_STATE_ABORT;
 800159a:	2305      	movs	r3, #5
      __HAL_DMA_DISABLE(hdma);
 800159c:	6822      	ldr	r2, [r4, #0]
      hdma->State = HAL_DMA_STATE_ABORT;
 800159e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 80015a2:	6813      	ldr	r3, [r2, #0]
 80015a4:	f023 0301 	bic.w	r3, r3, #1
 80015a8:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 80015aa:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80015ae:	fbb7 f7f3 	udiv	r7, r7, r3
        if (++count > timeout)
 80015b2:	9b01      	ldr	r3, [sp, #4]
 80015b4:	3301      	adds	r3, #1
 80015b6:	429f      	cmp	r7, r3
 80015b8:	9301      	str	r3, [sp, #4]
 80015ba:	d302      	bcc.n	80015c2 <HAL_DMA_IRQHandler+0x142>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80015bc:	6813      	ldr	r3, [r2, #0]
 80015be:	07db      	lsls	r3, r3, #31
 80015c0:	d4f7      	bmi.n	80015b2 <HAL_DMA_IRQHandler+0x132>
      __HAL_UNLOCK(hdma);
 80015c2:	2300      	movs	r3, #0
 80015c4:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 80015c8:	2301      	movs	r3, #1
 80015ca:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 80015ce:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80015d0:	e7c7      	b.n	8001562 <HAL_DMA_IRQHandler+0xe2>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80015d2:	681a      	ldr	r2, [r3, #0]
 80015d4:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 80015d8:	d108      	bne.n	80015ec <HAL_DMA_IRQHandler+0x16c>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80015da:	6819      	ldr	r1, [r3, #0]
 80015dc:	f021 0110 	bic.w	r1, r1, #16
 80015e0:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 80015e2:	2301      	movs	r3, #1
          __HAL_UNLOCK(hdma);
 80015e4:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 80015e8:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 80015ec:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80015ee:	e7cb      	b.n	8001588 <HAL_DMA_IRQHandler+0x108>
 80015f0:	20000004 	.word	0x20000004

080015f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80015f8:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80015fa:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015fc:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 80017ac <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001600:	4a68      	ldr	r2, [pc, #416]	; (80017a4 <HAL_GPIO_Init+0x1b0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001602:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 80017b0 <HAL_GPIO_Init+0x1bc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001606:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001608:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 800160a:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800160e:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 8001610:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001614:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 8001618:	45b6      	cmp	lr, r6
 800161a:	f040 80ae 	bne.w	800177a <HAL_GPIO_Init+0x186>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800161e:	684c      	ldr	r4, [r1, #4]
 8001620:	f024 0710 	bic.w	r7, r4, #16
 8001624:	2f02      	cmp	r7, #2
 8001626:	d116      	bne.n	8001656 <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 8001628:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 800162c:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001630:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8001634:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001638:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 800163c:	f04f 0c0f 	mov.w	ip, #15
 8001640:	fa0c fc0b 	lsl.w	ip, ip, fp
 8001644:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001648:	690d      	ldr	r5, [r1, #16]
 800164a:	fa05 f50b 	lsl.w	r5, r5, fp
 800164e:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 8001652:	f8ca 5020 	str.w	r5, [sl, #32]
 8001656:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800165a:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 800165c:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001660:	fa05 f50a 	lsl.w	r5, r5, sl
 8001664:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001666:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800166a:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800166e:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001672:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001674:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001678:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 800167a:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800167e:	d811      	bhi.n	80016a4 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 8001680:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001682:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001686:	68cf      	ldr	r7, [r1, #12]
 8001688:	fa07 fc0a 	lsl.w	ip, r7, sl
 800168c:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8001690:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001692:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001694:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001698:	f3c4 1700 	ubfx	r7, r4, #4, #1
 800169c:	409f      	lsls	r7, r3
 800169e:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 80016a2:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 80016a4:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80016a6:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80016a8:	688f      	ldr	r7, [r1, #8]
 80016aa:	fa07 f70a 	lsl.w	r7, r7, sl
 80016ae:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 80016b0:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80016b2:	00e5      	lsls	r5, r4, #3
 80016b4:	d561      	bpl.n	800177a <HAL_GPIO_Init+0x186>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016b6:	f04f 0b00 	mov.w	fp, #0
 80016ba:	f8cd b00c 	str.w	fp, [sp, #12]
 80016be:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80016c2:	4d39      	ldr	r5, [pc, #228]	; (80017a8 <HAL_GPIO_Init+0x1b4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016c4:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 80016c8:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 80016cc:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 80016d0:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 80016d4:	9703      	str	r7, [sp, #12]
 80016d6:	9f03      	ldr	r7, [sp, #12]
 80016d8:	f023 0703 	bic.w	r7, r3, #3
 80016dc:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 80016e0:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80016e4:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 80016e8:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80016ec:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80016f0:	f04f 0e0f 	mov.w	lr, #15
 80016f4:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80016f8:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80016fa:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80016fe:	d043      	beq.n	8001788 <HAL_GPIO_Init+0x194>
 8001700:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001704:	42a8      	cmp	r0, r5
 8001706:	d041      	beq.n	800178c <HAL_GPIO_Init+0x198>
 8001708:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800170c:	42a8      	cmp	r0, r5
 800170e:	d03f      	beq.n	8001790 <HAL_GPIO_Init+0x19c>
 8001710:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001714:	42a8      	cmp	r0, r5
 8001716:	d03d      	beq.n	8001794 <HAL_GPIO_Init+0x1a0>
 8001718:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800171c:	42a8      	cmp	r0, r5
 800171e:	d03b      	beq.n	8001798 <HAL_GPIO_Init+0x1a4>
 8001720:	4548      	cmp	r0, r9
 8001722:	d03b      	beq.n	800179c <HAL_GPIO_Init+0x1a8>
 8001724:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001728:	42a8      	cmp	r0, r5
 800172a:	d039      	beq.n	80017a0 <HAL_GPIO_Init+0x1ac>
 800172c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001730:	42a8      	cmp	r0, r5
 8001732:	bf14      	ite	ne
 8001734:	2508      	movne	r5, #8
 8001736:	2507      	moveq	r5, #7
 8001738:	fa05 f50c 	lsl.w	r5, r5, ip
 800173c:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001740:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8001742:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8001744:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001746:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 800174a:	bf0c      	ite	eq
 800174c:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800174e:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8001750:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 8001752:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001754:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8001758:	bf0c      	ite	eq
 800175a:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800175c:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 800175e:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001760:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001762:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8001766:	bf0c      	ite	eq
 8001768:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800176a:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 800176c:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 800176e:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001770:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8001772:	bf54      	ite	pl
 8001774:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 8001776:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8001778:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800177a:	3301      	adds	r3, #1
 800177c:	2b10      	cmp	r3, #16
 800177e:	f47f af44 	bne.w	800160a <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8001782:	b005      	add	sp, #20
 8001784:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001788:	465d      	mov	r5, fp
 800178a:	e7d5      	b.n	8001738 <HAL_GPIO_Init+0x144>
 800178c:	2501      	movs	r5, #1
 800178e:	e7d3      	b.n	8001738 <HAL_GPIO_Init+0x144>
 8001790:	2502      	movs	r5, #2
 8001792:	e7d1      	b.n	8001738 <HAL_GPIO_Init+0x144>
 8001794:	2503      	movs	r5, #3
 8001796:	e7cf      	b.n	8001738 <HAL_GPIO_Init+0x144>
 8001798:	2504      	movs	r5, #4
 800179a:	e7cd      	b.n	8001738 <HAL_GPIO_Init+0x144>
 800179c:	2505      	movs	r5, #5
 800179e:	e7cb      	b.n	8001738 <HAL_GPIO_Init+0x144>
 80017a0:	2506      	movs	r5, #6
 80017a2:	e7c9      	b.n	8001738 <HAL_GPIO_Init+0x144>
 80017a4:	40013c00 	.word	0x40013c00
 80017a8:	40020000 	.word	0x40020000
 80017ac:	40023800 	.word	0x40023800
 80017b0:	40021400 	.word	0x40021400

080017b4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80017b4:	b10a      	cbz	r2, 80017ba <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80017b6:	6181      	str	r1, [r0, #24]
 80017b8:	4770      	bx	lr
 80017ba:	0409      	lsls	r1, r1, #16
 80017bc:	e7fb      	b.n	80017b6 <HAL_GPIO_WritePin+0x2>
	...

080017c0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80017c2:	4604      	mov	r4, r0
 80017c4:	b910      	cbnz	r0, 80017cc <HAL_RCC_OscConfig+0xc>
  {
    return HAL_ERROR;
 80017c6:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 80017c8:	b003      	add	sp, #12
 80017ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017cc:	6803      	ldr	r3, [r0, #0]
 80017ce:	07d8      	lsls	r0, r3, #31
 80017d0:	d43b      	bmi.n	800184a <HAL_RCC_OscConfig+0x8a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017d2:	6823      	ldr	r3, [r4, #0]
 80017d4:	0799      	lsls	r1, r3, #30
 80017d6:	f100 8084 	bmi.w	80018e2 <HAL_RCC_OscConfig+0x122>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017da:	6823      	ldr	r3, [r4, #0]
 80017dc:	071e      	lsls	r6, r3, #28
 80017de:	f100 80c6 	bmi.w	800196e <HAL_RCC_OscConfig+0x1ae>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017e2:	6823      	ldr	r3, [r4, #0]
 80017e4:	075d      	lsls	r5, r3, #29
 80017e6:	d52a      	bpl.n	800183e <HAL_RCC_OscConfig+0x7e>
    __HAL_RCC_PWR_CLK_ENABLE();
 80017e8:	2300      	movs	r3, #0
 80017ea:	9301      	str	r3, [sp, #4]
 80017ec:	4baa      	ldr	r3, [pc, #680]	; (8001a98 <HAL_RCC_OscConfig+0x2d8>)
    PWR->CR |= PWR_CR_DBP;
 80017ee:	4dab      	ldr	r5, [pc, #684]	; (8001a9c <HAL_RCC_OscConfig+0x2dc>)
    __HAL_RCC_PWR_CLK_ENABLE();
 80017f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80017f2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80017f6:	641a      	str	r2, [r3, #64]	; 0x40
 80017f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017fe:	9301      	str	r3, [sp, #4]
 8001800:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 8001802:	682b      	ldr	r3, [r5, #0]
 8001804:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001808:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 800180a:	f7ff fad9 	bl	8000dc0 <HAL_GetTick>
 800180e:	4606      	mov	r6, r0
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001810:	682b      	ldr	r3, [r5, #0]
 8001812:	05da      	lsls	r2, r3, #23
 8001814:	f140 80cd 	bpl.w	80019b2 <HAL_RCC_OscConfig+0x1f2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001818:	68a3      	ldr	r3, [r4, #8]
 800181a:	4d9f      	ldr	r5, [pc, #636]	; (8001a98 <HAL_RCC_OscConfig+0x2d8>)
 800181c:	2b01      	cmp	r3, #1
 800181e:	f040 80cf 	bne.w	80019c0 <HAL_RCC_OscConfig+0x200>
 8001822:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001824:	f043 0301 	orr.w	r3, r3, #1
 8001828:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 800182a:	f7ff fac9 	bl	8000dc0 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800182e:	4d9a      	ldr	r5, [pc, #616]	; (8001a98 <HAL_RCC_OscConfig+0x2d8>)
      tickstart = HAL_GetTick();
 8001830:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001832:	f241 3788 	movw	r7, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001836:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001838:	079b      	lsls	r3, r3, #30
 800183a:	f140 80e2 	bpl.w	8001a02 <HAL_RCC_OscConfig+0x242>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800183e:	69a2      	ldr	r2, [r4, #24]
 8001840:	2a00      	cmp	r2, #0
 8001842:	f040 80e5 	bne.w	8001a10 <HAL_RCC_OscConfig+0x250>
  return HAL_OK;
 8001846:	2000      	movs	r0, #0
 8001848:	e7be      	b.n	80017c8 <HAL_RCC_OscConfig+0x8>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800184a:	4b93      	ldr	r3, [pc, #588]	; (8001a98 <HAL_RCC_OscConfig+0x2d8>)
 800184c:	689a      	ldr	r2, [r3, #8]
 800184e:	f002 020c 	and.w	r2, r2, #12
 8001852:	2a04      	cmp	r2, #4
 8001854:	d007      	beq.n	8001866 <HAL_RCC_OscConfig+0xa6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001856:	689a      	ldr	r2, [r3, #8]
 8001858:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800185c:	2a08      	cmp	r2, #8
 800185e:	d10a      	bne.n	8001876 <HAL_RCC_OscConfig+0xb6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001860:	685b      	ldr	r3, [r3, #4]
 8001862:	025a      	lsls	r2, r3, #9
 8001864:	d507      	bpl.n	8001876 <HAL_RCC_OscConfig+0xb6>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001866:	4b8c      	ldr	r3, [pc, #560]	; (8001a98 <HAL_RCC_OscConfig+0x2d8>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	039b      	lsls	r3, r3, #14
 800186c:	d5b1      	bpl.n	80017d2 <HAL_RCC_OscConfig+0x12>
 800186e:	6863      	ldr	r3, [r4, #4]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d1ae      	bne.n	80017d2 <HAL_RCC_OscConfig+0x12>
 8001874:	e7a7      	b.n	80017c6 <HAL_RCC_OscConfig+0x6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001876:	6863      	ldr	r3, [r4, #4]
 8001878:	4d87      	ldr	r5, [pc, #540]	; (8001a98 <HAL_RCC_OscConfig+0x2d8>)
 800187a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800187e:	d111      	bne.n	80018a4 <HAL_RCC_OscConfig+0xe4>
 8001880:	682b      	ldr	r3, [r5, #0]
 8001882:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001886:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001888:	f7ff fa9a 	bl	8000dc0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800188c:	4d82      	ldr	r5, [pc, #520]	; (8001a98 <HAL_RCC_OscConfig+0x2d8>)
        tickstart = HAL_GetTick();
 800188e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001890:	682b      	ldr	r3, [r5, #0]
 8001892:	039f      	lsls	r7, r3, #14
 8001894:	d49d      	bmi.n	80017d2 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001896:	f7ff fa93 	bl	8000dc0 <HAL_GetTick>
 800189a:	1b80      	subs	r0, r0, r6
 800189c:	2864      	cmp	r0, #100	; 0x64
 800189e:	d9f7      	bls.n	8001890 <HAL_RCC_OscConfig+0xd0>
            return HAL_TIMEOUT;
 80018a0:	2003      	movs	r0, #3
 80018a2:	e791      	b.n	80017c8 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018a4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80018a8:	d104      	bne.n	80018b4 <HAL_RCC_OscConfig+0xf4>
 80018aa:	682b      	ldr	r3, [r5, #0]
 80018ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018b0:	602b      	str	r3, [r5, #0]
 80018b2:	e7e5      	b.n	8001880 <HAL_RCC_OscConfig+0xc0>
 80018b4:	682a      	ldr	r2, [r5, #0]
 80018b6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80018ba:	602a      	str	r2, [r5, #0]
 80018bc:	682a      	ldr	r2, [r5, #0]
 80018be:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80018c2:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d1df      	bne.n	8001888 <HAL_RCC_OscConfig+0xc8>
        tickstart = HAL_GetTick();
 80018c8:	f7ff fa7a 	bl	8000dc0 <HAL_GetTick>
 80018cc:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018ce:	682b      	ldr	r3, [r5, #0]
 80018d0:	0398      	lsls	r0, r3, #14
 80018d2:	f57f af7e 	bpl.w	80017d2 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80018d6:	f7ff fa73 	bl	8000dc0 <HAL_GetTick>
 80018da:	1b80      	subs	r0, r0, r6
 80018dc:	2864      	cmp	r0, #100	; 0x64
 80018de:	d9f6      	bls.n	80018ce <HAL_RCC_OscConfig+0x10e>
 80018e0:	e7de      	b.n	80018a0 <HAL_RCC_OscConfig+0xe0>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80018e2:	4b6d      	ldr	r3, [pc, #436]	; (8001a98 <HAL_RCC_OscConfig+0x2d8>)
 80018e4:	689a      	ldr	r2, [r3, #8]
 80018e6:	f012 0f0c 	tst.w	r2, #12
 80018ea:	d007      	beq.n	80018fc <HAL_RCC_OscConfig+0x13c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80018ec:	689a      	ldr	r2, [r3, #8]
 80018ee:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80018f2:	2a08      	cmp	r2, #8
 80018f4:	d112      	bne.n	800191c <HAL_RCC_OscConfig+0x15c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80018f6:	685b      	ldr	r3, [r3, #4]
 80018f8:	0259      	lsls	r1, r3, #9
 80018fa:	d40f      	bmi.n	800191c <HAL_RCC_OscConfig+0x15c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018fc:	4b66      	ldr	r3, [pc, #408]	; (8001a98 <HAL_RCC_OscConfig+0x2d8>)
 80018fe:	681a      	ldr	r2, [r3, #0]
 8001900:	0792      	lsls	r2, r2, #30
 8001902:	d503      	bpl.n	800190c <HAL_RCC_OscConfig+0x14c>
 8001904:	68e2      	ldr	r2, [r4, #12]
 8001906:	2a01      	cmp	r2, #1
 8001908:	f47f af5d 	bne.w	80017c6 <HAL_RCC_OscConfig+0x6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800190c:	681a      	ldr	r2, [r3, #0]
 800190e:	6921      	ldr	r1, [r4, #16]
 8001910:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8001914:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8001918:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800191a:	e75e      	b.n	80017da <HAL_RCC_OscConfig+0x1a>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800191c:	68e2      	ldr	r2, [r4, #12]
 800191e:	4b60      	ldr	r3, [pc, #384]	; (8001aa0 <HAL_RCC_OscConfig+0x2e0>)
 8001920:	b1b2      	cbz	r2, 8001950 <HAL_RCC_OscConfig+0x190>
        __HAL_RCC_HSI_ENABLE();
 8001922:	2201      	movs	r2, #1
 8001924:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001926:	f7ff fa4b 	bl	8000dc0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800192a:	4d5b      	ldr	r5, [pc, #364]	; (8001a98 <HAL_RCC_OscConfig+0x2d8>)
        tickstart = HAL_GetTick();
 800192c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800192e:	682b      	ldr	r3, [r5, #0]
 8001930:	079b      	lsls	r3, r3, #30
 8001932:	d507      	bpl.n	8001944 <HAL_RCC_OscConfig+0x184>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001934:	682b      	ldr	r3, [r5, #0]
 8001936:	6922      	ldr	r2, [r4, #16]
 8001938:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800193c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001940:	602b      	str	r3, [r5, #0]
 8001942:	e74a      	b.n	80017da <HAL_RCC_OscConfig+0x1a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001944:	f7ff fa3c 	bl	8000dc0 <HAL_GetTick>
 8001948:	1b80      	subs	r0, r0, r6
 800194a:	2802      	cmp	r0, #2
 800194c:	d9ef      	bls.n	800192e <HAL_RCC_OscConfig+0x16e>
 800194e:	e7a7      	b.n	80018a0 <HAL_RCC_OscConfig+0xe0>
        __HAL_RCC_HSI_DISABLE();
 8001950:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001952:	f7ff fa35 	bl	8000dc0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001956:	4d50      	ldr	r5, [pc, #320]	; (8001a98 <HAL_RCC_OscConfig+0x2d8>)
        tickstart = HAL_GetTick();
 8001958:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800195a:	682b      	ldr	r3, [r5, #0]
 800195c:	079f      	lsls	r7, r3, #30
 800195e:	f57f af3c 	bpl.w	80017da <HAL_RCC_OscConfig+0x1a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001962:	f7ff fa2d 	bl	8000dc0 <HAL_GetTick>
 8001966:	1b80      	subs	r0, r0, r6
 8001968:	2802      	cmp	r0, #2
 800196a:	d9f6      	bls.n	800195a <HAL_RCC_OscConfig+0x19a>
 800196c:	e798      	b.n	80018a0 <HAL_RCC_OscConfig+0xe0>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800196e:	6962      	ldr	r2, [r4, #20]
 8001970:	4b4c      	ldr	r3, [pc, #304]	; (8001aa4 <HAL_RCC_OscConfig+0x2e4>)
 8001972:	b17a      	cbz	r2, 8001994 <HAL_RCC_OscConfig+0x1d4>
      __HAL_RCC_LSI_ENABLE();
 8001974:	2201      	movs	r2, #1
 8001976:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001978:	f7ff fa22 	bl	8000dc0 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800197c:	4d46      	ldr	r5, [pc, #280]	; (8001a98 <HAL_RCC_OscConfig+0x2d8>)
      tickstart = HAL_GetTick();
 800197e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001980:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001982:	0798      	lsls	r0, r3, #30
 8001984:	f53f af2d 	bmi.w	80017e2 <HAL_RCC_OscConfig+0x22>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001988:	f7ff fa1a 	bl	8000dc0 <HAL_GetTick>
 800198c:	1b80      	subs	r0, r0, r6
 800198e:	2802      	cmp	r0, #2
 8001990:	d9f6      	bls.n	8001980 <HAL_RCC_OscConfig+0x1c0>
 8001992:	e785      	b.n	80018a0 <HAL_RCC_OscConfig+0xe0>
      __HAL_RCC_LSI_DISABLE();
 8001994:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001996:	f7ff fa13 	bl	8000dc0 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800199a:	4d3f      	ldr	r5, [pc, #252]	; (8001a98 <HAL_RCC_OscConfig+0x2d8>)
      tickstart = HAL_GetTick();
 800199c:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800199e:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80019a0:	0799      	lsls	r1, r3, #30
 80019a2:	f57f af1e 	bpl.w	80017e2 <HAL_RCC_OscConfig+0x22>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80019a6:	f7ff fa0b 	bl	8000dc0 <HAL_GetTick>
 80019aa:	1b80      	subs	r0, r0, r6
 80019ac:	2802      	cmp	r0, #2
 80019ae:	d9f6      	bls.n	800199e <HAL_RCC_OscConfig+0x1de>
 80019b0:	e776      	b.n	80018a0 <HAL_RCC_OscConfig+0xe0>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80019b2:	f7ff fa05 	bl	8000dc0 <HAL_GetTick>
 80019b6:	1b80      	subs	r0, r0, r6
 80019b8:	2802      	cmp	r0, #2
 80019ba:	f67f af29 	bls.w	8001810 <HAL_RCC_OscConfig+0x50>
 80019be:	e76f      	b.n	80018a0 <HAL_RCC_OscConfig+0xe0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019c0:	2b05      	cmp	r3, #5
 80019c2:	d104      	bne.n	80019ce <HAL_RCC_OscConfig+0x20e>
 80019c4:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80019c6:	f043 0304 	orr.w	r3, r3, #4
 80019ca:	672b      	str	r3, [r5, #112]	; 0x70
 80019cc:	e729      	b.n	8001822 <HAL_RCC_OscConfig+0x62>
 80019ce:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80019d0:	f022 0201 	bic.w	r2, r2, #1
 80019d4:	672a      	str	r2, [r5, #112]	; 0x70
 80019d6:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80019d8:	f022 0204 	bic.w	r2, r2, #4
 80019dc:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80019de:	2b00      	cmp	r3, #0
 80019e0:	f47f af23 	bne.w	800182a <HAL_RCC_OscConfig+0x6a>
      tickstart = HAL_GetTick();
 80019e4:	f7ff f9ec 	bl	8000dc0 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019e8:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80019ec:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019ee:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80019f0:	0798      	lsls	r0, r3, #30
 80019f2:	f57f af24 	bpl.w	800183e <HAL_RCC_OscConfig+0x7e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019f6:	f7ff f9e3 	bl	8000dc0 <HAL_GetTick>
 80019fa:	1b80      	subs	r0, r0, r6
 80019fc:	42b8      	cmp	r0, r7
 80019fe:	d9f6      	bls.n	80019ee <HAL_RCC_OscConfig+0x22e>
 8001a00:	e74e      	b.n	80018a0 <HAL_RCC_OscConfig+0xe0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a02:	f7ff f9dd 	bl	8000dc0 <HAL_GetTick>
 8001a06:	1b80      	subs	r0, r0, r6
 8001a08:	42b8      	cmp	r0, r7
 8001a0a:	f67f af14 	bls.w	8001836 <HAL_RCC_OscConfig+0x76>
 8001a0e:	e747      	b.n	80018a0 <HAL_RCC_OscConfig+0xe0>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001a10:	4d21      	ldr	r5, [pc, #132]	; (8001a98 <HAL_RCC_OscConfig+0x2d8>)
 8001a12:	68ab      	ldr	r3, [r5, #8]
 8001a14:	f003 030c 	and.w	r3, r3, #12
 8001a18:	2b08      	cmp	r3, #8
 8001a1a:	f43f aed4 	beq.w	80017c6 <HAL_RCC_OscConfig+0x6>
 8001a1e:	4e22      	ldr	r6, [pc, #136]	; (8001aa8 <HAL_RCC_OscConfig+0x2e8>)
 8001a20:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a22:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8001a24:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a26:	d12a      	bne.n	8001a7e <HAL_RCC_OscConfig+0x2be>
        tickstart = HAL_GetTick();
 8001a28:	f7ff f9ca 	bl	8000dc0 <HAL_GetTick>
 8001a2c:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a2e:	682b      	ldr	r3, [r5, #0]
 8001a30:	0199      	lsls	r1, r3, #6
 8001a32:	d41e      	bmi.n	8001a72 <HAL_RCC_OscConfig+0x2b2>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001a34:	6a22      	ldr	r2, [r4, #32]
 8001a36:	69e3      	ldr	r3, [r4, #28]
 8001a38:	4313      	orrs	r3, r2
 8001a3a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001a3c:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001a40:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001a42:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001a46:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a48:	4c13      	ldr	r4, [pc, #76]	; (8001a98 <HAL_RCC_OscConfig+0x2d8>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001a4a:	0852      	lsrs	r2, r2, #1
 8001a4c:	3a01      	subs	r2, #1
 8001a4e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001a52:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001a54:	2301      	movs	r3, #1
 8001a56:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001a58:	f7ff f9b2 	bl	8000dc0 <HAL_GetTick>
 8001a5c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a5e:	6823      	ldr	r3, [r4, #0]
 8001a60:	019a      	lsls	r2, r3, #6
 8001a62:	f53f aef0 	bmi.w	8001846 <HAL_RCC_OscConfig+0x86>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a66:	f7ff f9ab 	bl	8000dc0 <HAL_GetTick>
 8001a6a:	1b40      	subs	r0, r0, r5
 8001a6c:	2802      	cmp	r0, #2
 8001a6e:	d9f6      	bls.n	8001a5e <HAL_RCC_OscConfig+0x29e>
 8001a70:	e716      	b.n	80018a0 <HAL_RCC_OscConfig+0xe0>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a72:	f7ff f9a5 	bl	8000dc0 <HAL_GetTick>
 8001a76:	1bc0      	subs	r0, r0, r7
 8001a78:	2802      	cmp	r0, #2
 8001a7a:	d9d8      	bls.n	8001a2e <HAL_RCC_OscConfig+0x26e>
 8001a7c:	e710      	b.n	80018a0 <HAL_RCC_OscConfig+0xe0>
        tickstart = HAL_GetTick();
 8001a7e:	f7ff f99f 	bl	8000dc0 <HAL_GetTick>
 8001a82:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a84:	682b      	ldr	r3, [r5, #0]
 8001a86:	019b      	lsls	r3, r3, #6
 8001a88:	f57f aedd 	bpl.w	8001846 <HAL_RCC_OscConfig+0x86>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a8c:	f7ff f998 	bl	8000dc0 <HAL_GetTick>
 8001a90:	1b00      	subs	r0, r0, r4
 8001a92:	2802      	cmp	r0, #2
 8001a94:	d9f6      	bls.n	8001a84 <HAL_RCC_OscConfig+0x2c4>
 8001a96:	e703      	b.n	80018a0 <HAL_RCC_OscConfig+0xe0>
 8001a98:	40023800 	.word	0x40023800
 8001a9c:	40007000 	.word	0x40007000
 8001aa0:	42470000 	.word	0x42470000
 8001aa4:	42470e80 	.word	0x42470e80
 8001aa8:	42470060 	.word	0x42470060

08001aac <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001aac:	4913      	ldr	r1, [pc, #76]	; (8001afc <HAL_RCC_GetSysClockFreq+0x50>)
{
 8001aae:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001ab0:	688b      	ldr	r3, [r1, #8]
 8001ab2:	f003 030c 	and.w	r3, r3, #12
 8001ab6:	2b04      	cmp	r3, #4
 8001ab8:	d003      	beq.n	8001ac2 <HAL_RCC_GetSysClockFreq+0x16>
 8001aba:	2b08      	cmp	r3, #8
 8001abc:	d003      	beq.n	8001ac6 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001abe:	4810      	ldr	r0, [pc, #64]	; (8001b00 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001ac0:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8001ac2:	4810      	ldr	r0, [pc, #64]	; (8001b04 <HAL_RCC_GetSysClockFreq+0x58>)
 8001ac4:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001ac6:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001ac8:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001aca:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001acc:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ad0:	bf14      	ite	ne
 8001ad2:	480c      	ldrne	r0, [pc, #48]	; (8001b04 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ad4:	480a      	ldreq	r0, [pc, #40]	; (8001b00 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ad6:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001ada:	bf18      	it	ne
 8001adc:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001ade:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ae2:	fba1 0100 	umull	r0, r1, r1, r0
 8001ae6:	f7fe ffad 	bl	8000a44 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001aea:	4b04      	ldr	r3, [pc, #16]	; (8001afc <HAL_RCC_GetSysClockFreq+0x50>)
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001af2:	3301      	adds	r3, #1
 8001af4:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8001af6:	fbb0 f0f3 	udiv	r0, r0, r3
 8001afa:	bd08      	pop	{r3, pc}
 8001afc:	40023800 	.word	0x40023800
 8001b00:	00f42400 	.word	0x00f42400
 8001b04:	017d7840 	.word	0x017d7840

08001b08 <HAL_RCC_ClockConfig>:
{
 8001b08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001b0c:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8001b0e:	4604      	mov	r4, r0
 8001b10:	b910      	cbnz	r0, 8001b18 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001b12:	2001      	movs	r0, #1
 8001b14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b18:	4b44      	ldr	r3, [pc, #272]	; (8001c2c <HAL_RCC_ClockConfig+0x124>)
 8001b1a:	681a      	ldr	r2, [r3, #0]
 8001b1c:	f002 020f 	and.w	r2, r2, #15
 8001b20:	428a      	cmp	r2, r1
 8001b22:	d328      	bcc.n	8001b76 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b24:	6821      	ldr	r1, [r4, #0]
 8001b26:	078f      	lsls	r7, r1, #30
 8001b28:	d42d      	bmi.n	8001b86 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b2a:	07c8      	lsls	r0, r1, #31
 8001b2c:	d440      	bmi.n	8001bb0 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001b2e:	4b3f      	ldr	r3, [pc, #252]	; (8001c2c <HAL_RCC_ClockConfig+0x124>)
 8001b30:	681a      	ldr	r2, [r3, #0]
 8001b32:	f002 020f 	and.w	r2, r2, #15
 8001b36:	4295      	cmp	r5, r2
 8001b38:	d366      	bcc.n	8001c08 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b3a:	6822      	ldr	r2, [r4, #0]
 8001b3c:	0751      	lsls	r1, r2, #29
 8001b3e:	d46c      	bmi.n	8001c1a <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b40:	0713      	lsls	r3, r2, #28
 8001b42:	d507      	bpl.n	8001b54 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b44:	4a3a      	ldr	r2, [pc, #232]	; (8001c30 <HAL_RCC_ClockConfig+0x128>)
 8001b46:	6921      	ldr	r1, [r4, #16]
 8001b48:	6893      	ldr	r3, [r2, #8]
 8001b4a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001b4e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001b52:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001b54:	f7ff ffaa 	bl	8001aac <HAL_RCC_GetSysClockFreq>
 8001b58:	4b35      	ldr	r3, [pc, #212]	; (8001c30 <HAL_RCC_ClockConfig+0x128>)
 8001b5a:	4a36      	ldr	r2, [pc, #216]	; (8001c34 <HAL_RCC_ClockConfig+0x12c>)
 8001b5c:	689b      	ldr	r3, [r3, #8]
 8001b5e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001b62:	5cd3      	ldrb	r3, [r2, r3]
 8001b64:	40d8      	lsrs	r0, r3
 8001b66:	4b34      	ldr	r3, [pc, #208]	; (8001c38 <HAL_RCC_ClockConfig+0x130>)
 8001b68:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001b6a:	2000      	movs	r0, #0
 8001b6c:	f7ff f8f2 	bl	8000d54 <HAL_InitTick>
  return HAL_OK;
 8001b70:	2000      	movs	r0, #0
 8001b72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b76:	b2ca      	uxtb	r2, r1
 8001b78:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f003 030f 	and.w	r3, r3, #15
 8001b80:	4299      	cmp	r1, r3
 8001b82:	d1c6      	bne.n	8001b12 <HAL_RCC_ClockConfig+0xa>
 8001b84:	e7ce      	b.n	8001b24 <HAL_RCC_ClockConfig+0x1c>
 8001b86:	4b2a      	ldr	r3, [pc, #168]	; (8001c30 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b88:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b8c:	bf1e      	ittt	ne
 8001b8e:	689a      	ldrne	r2, [r3, #8]
 8001b90:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8001b94:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b96:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b98:	bf42      	ittt	mi
 8001b9a:	689a      	ldrmi	r2, [r3, #8]
 8001b9c:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8001ba0:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ba2:	689a      	ldr	r2, [r3, #8]
 8001ba4:	68a0      	ldr	r0, [r4, #8]
 8001ba6:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001baa:	4302      	orrs	r2, r0
 8001bac:	609a      	str	r2, [r3, #8]
 8001bae:	e7bc      	b.n	8001b2a <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bb0:	6862      	ldr	r2, [r4, #4]
 8001bb2:	4b1f      	ldr	r3, [pc, #124]	; (8001c30 <HAL_RCC_ClockConfig+0x128>)
 8001bb4:	2a01      	cmp	r2, #1
 8001bb6:	d11d      	bne.n	8001bf4 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bbe:	d0a8      	beq.n	8001b12 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001bc0:	4e1b      	ldr	r6, [pc, #108]	; (8001c30 <HAL_RCC_ClockConfig+0x128>)
 8001bc2:	68b3      	ldr	r3, [r6, #8]
 8001bc4:	f023 0303 	bic.w	r3, r3, #3
 8001bc8:	4313      	orrs	r3, r2
 8001bca:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8001bcc:	f7ff f8f8 	bl	8000dc0 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bd0:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001bd4:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bd6:	68b3      	ldr	r3, [r6, #8]
 8001bd8:	6862      	ldr	r2, [r4, #4]
 8001bda:	f003 030c 	and.w	r3, r3, #12
 8001bde:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001be2:	d0a4      	beq.n	8001b2e <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001be4:	f7ff f8ec 	bl	8000dc0 <HAL_GetTick>
 8001be8:	1bc0      	subs	r0, r0, r7
 8001bea:	4540      	cmp	r0, r8
 8001bec:	d9f3      	bls.n	8001bd6 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8001bee:	2003      	movs	r0, #3
}
 8001bf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001bf4:	1e91      	subs	r1, r2, #2
 8001bf6:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001bf8:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001bfa:	d802      	bhi.n	8001c02 <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001bfc:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001c00:	e7dd      	b.n	8001bbe <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c02:	f013 0f02 	tst.w	r3, #2
 8001c06:	e7da      	b.n	8001bbe <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c08:	b2ea      	uxtb	r2, r5
 8001c0a:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f003 030f 	and.w	r3, r3, #15
 8001c12:	429d      	cmp	r5, r3
 8001c14:	f47f af7d 	bne.w	8001b12 <HAL_RCC_ClockConfig+0xa>
 8001c18:	e78f      	b.n	8001b3a <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c1a:	4905      	ldr	r1, [pc, #20]	; (8001c30 <HAL_RCC_ClockConfig+0x128>)
 8001c1c:	68e0      	ldr	r0, [r4, #12]
 8001c1e:	688b      	ldr	r3, [r1, #8]
 8001c20:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001c24:	4303      	orrs	r3, r0
 8001c26:	608b      	str	r3, [r1, #8]
 8001c28:	e78a      	b.n	8001b40 <HAL_RCC_ClockConfig+0x38>
 8001c2a:	bf00      	nop
 8001c2c:	40023c00 	.word	0x40023c00
 8001c30:	40023800 	.word	0x40023800
 8001c34:	08002dc2 	.word	0x08002dc2
 8001c38:	20000004 	.word	0x20000004

08001c3c <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8001c3c:	4b01      	ldr	r3, [pc, #4]	; (8001c44 <HAL_RCC_GetHCLKFreq+0x8>)
 8001c3e:	6818      	ldr	r0, [r3, #0]
 8001c40:	4770      	bx	lr
 8001c42:	bf00      	nop
 8001c44:	20000004 	.word	0x20000004

08001c48 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001c48:	4b04      	ldr	r3, [pc, #16]	; (8001c5c <HAL_RCC_GetPCLK1Freq+0x14>)
 8001c4a:	4a05      	ldr	r2, [pc, #20]	; (8001c60 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001c4c:	689b      	ldr	r3, [r3, #8]
 8001c4e:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8001c52:	5cd3      	ldrb	r3, [r2, r3]
 8001c54:	4a03      	ldr	r2, [pc, #12]	; (8001c64 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001c56:	6810      	ldr	r0, [r2, #0]
}
 8001c58:	40d8      	lsrs	r0, r3
 8001c5a:	4770      	bx	lr
 8001c5c:	40023800 	.word	0x40023800
 8001c60:	08002dd2 	.word	0x08002dd2
 8001c64:	20000004 	.word	0x20000004

08001c68 <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001c68:	230f      	movs	r3, #15
 8001c6a:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001c6c:	4b0b      	ldr	r3, [pc, #44]	; (8001c9c <HAL_RCC_GetClockConfig+0x34>)
 8001c6e:	689a      	ldr	r2, [r3, #8]
 8001c70:	f002 0203 	and.w	r2, r2, #3
 8001c74:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001c76:	689a      	ldr	r2, [r3, #8]
 8001c78:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8001c7c:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001c7e:	689a      	ldr	r2, [r3, #8]
 8001c80:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8001c84:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001c86:	689b      	ldr	r3, [r3, #8]
 8001c88:	08db      	lsrs	r3, r3, #3
 8001c8a:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8001c8e:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001c90:	4b03      	ldr	r3, [pc, #12]	; (8001ca0 <HAL_RCC_GetClockConfig+0x38>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f003 030f 	and.w	r3, r3, #15
 8001c98:	600b      	str	r3, [r1, #0]
 8001c9a:	4770      	bx	lr
 8001c9c:	40023800 	.word	0x40023800
 8001ca0:	40023c00 	.word	0x40023c00

08001ca4 <LCD1602_TIM_MicorSecDelay>:
	TIM3->EGR = 1; 					//Update generate auto
	TIM3->SR &= ~(0x0001);	//Clear Update interrupt flag
}
static void LCD1602_TIM_MicorSecDelay(uint32_t uSecDelay)
{
	TIM3->ARR = uSecDelay-1;
 8001ca4:	4b07      	ldr	r3, [pc, #28]	; (8001cc4 <LCD1602_TIM_MicorSecDelay+0x20>)
 8001ca6:	3801      	subs	r0, #1
 8001ca8:	62d8      	str	r0, [r3, #44]	; 0x2c
	TIM3->SR &= ~(0x0001);  // Clear UEV flag
 8001caa:	691a      	ldr	r2, [r3, #16]
 8001cac:	f022 0201 	bic.w	r2, r2, #1
 8001cb0:	611a      	str	r2, [r3, #16]
	TIM3->CR1 |= 1UL;
 8001cb2:	681a      	ldr	r2, [r3, #0]
 8001cb4:	f042 0201 	orr.w	r2, r2, #1
 8001cb8:	601a      	str	r2, [r3, #0]
	while((TIM3->SR&0x0001) != 1);
 8001cba:	691a      	ldr	r2, [r3, #16]
 8001cbc:	07d2      	lsls	r2, r2, #31
 8001cbe:	d5fc      	bpl.n	8001cba <LCD1602_TIM_MicorSecDelay+0x16>
}
 8001cc0:	4770      	bx	lr
 8001cc2:	bf00      	nop
 8001cc4:	40000400 	.word	0x40000400

08001cc8 <LCD1602_TIM_Config>:
{
 8001cc8:	b510      	push	{r4, lr}
 8001cca:	b086      	sub	sp, #24
	HAL_RCC_GetClockConfig(&myCLKtypeDef, &flashLatencyVar);
 8001ccc:	4669      	mov	r1, sp
 8001cce:	a801      	add	r0, sp, #4
 8001cd0:	f7ff ffca 	bl	8001c68 <HAL_RCC_GetClockConfig>
	if(myCLKtypeDef.APB1CLKDivider == RCC_HCLK_DIV1)
 8001cd4:	9b04      	ldr	r3, [sp, #16]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d12c      	bne.n	8001d34 <LCD1602_TIM_Config+0x6c>
		clockSpeed = HAL_RCC_GetPCLK1Freq();
 8001cda:	f7ff ffb5 	bl	8001c48 <HAL_RCC_GetPCLK1Freq>
	clockSpeed *= 0.000001;
 8001cde:	f7fe fc09 	bl	80004f4 <__aeabi_ui2d>
 8001ce2:	a319      	add	r3, pc, #100	; (adr r3, 8001d48 <LCD1602_TIM_Config+0x80>)
 8001ce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ce8:	f7fe fc7a 	bl	80005e0 <__aeabi_dmul>
	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;  // 0x1
 8001cec:	4a14      	ldr	r2, [pc, #80]	; (8001d40 <LCD1602_TIM_Config+0x78>)
	TIM3->CR1 &= ~(0x0010);
 8001cee:	4c15      	ldr	r4, [pc, #84]	; (8001d44 <LCD1602_TIM_Config+0x7c>)
	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;  // 0x1
 8001cf0:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001cf2:	f043 0302 	orr.w	r3, r3, #2
 8001cf6:	6413      	str	r3, [r2, #64]	; 0x40
	TIM3->CR1 &= ~(0x0010);
 8001cf8:	6823      	ldr	r3, [r4, #0]
 8001cfa:	f023 0310 	bic.w	r3, r3, #16
 8001cfe:	6023      	str	r3, [r4, #0]
	TIM3->CR1 &= ~(0x0001);
 8001d00:	6823      	ldr	r3, [r4, #0]
 8001d02:	f023 0301 	bic.w	r3, r3, #1
 8001d06:	6023      	str	r3, [r4, #0]
	TIM3->CR1 &= ~(1UL << 2);
 8001d08:	6823      	ldr	r3, [r4, #0]
 8001d0a:	f023 0304 	bic.w	r3, r3, #4
 8001d0e:	6023      	str	r3, [r4, #0]
	TIM3->CR1 |= (1UL << 3);				  
 8001d10:	6823      	ldr	r3, [r4, #0]
 8001d12:	f043 0308 	orr.w	r3, r3, #8
 8001d16:	6023      	str	r3, [r4, #0]
	clockSpeed *= 0.000001;
 8001d18:	f7fe fe74 	bl	8000a04 <__aeabi_d2uiz>
	TIM3->ARR = 10-1; 								// The Flag sets when overflows
 8001d1c:	2309      	movs	r3, #9
	TIM3->PSC = clockSpeed-1;
 8001d1e:	3801      	subs	r0, #1
 8001d20:	62a0      	str	r0, [r4, #40]	; 0x28
	TIM3->ARR = 10-1; 								// The Flag sets when overflows
 8001d22:	62e3      	str	r3, [r4, #44]	; 0x2c
	TIM3->EGR = 1; 					//Update generate auto
 8001d24:	2301      	movs	r3, #1
 8001d26:	6163      	str	r3, [r4, #20]
	TIM3->SR &= ~(0x0001);	//Clear Update interrupt flag
 8001d28:	6923      	ldr	r3, [r4, #16]
 8001d2a:	f023 0301 	bic.w	r3, r3, #1
 8001d2e:	6123      	str	r3, [r4, #16]
}
 8001d30:	b006      	add	sp, #24
 8001d32:	bd10      	pop	{r4, pc}
		clockSpeed = HAL_RCC_GetPCLK1Freq()*2;
 8001d34:	f7ff ff88 	bl	8001c48 <HAL_RCC_GetPCLK1Freq>
 8001d38:	0040      	lsls	r0, r0, #1
 8001d3a:	e7d0      	b.n	8001cde <LCD1602_TIM_Config+0x16>
 8001d3c:	f3af 8000 	nop.w
 8001d40:	40023800 	.word	0x40023800
 8001d44:	40000400 	.word	0x40000400
 8001d48:	a0b5ed8d 	.word	0xa0b5ed8d
 8001d4c:	3eb0c6f7 	.word	0x3eb0c6f7

08001d50 <LCD1602_EnablePulse>:
{
 8001d50:	b538      	push	{r3, r4, r5, lr}
	HAL_GPIO_WritePin(PORT_RS_and_E, PIN_E, GPIO_PIN_SET);
 8001d52:	4d0a      	ldr	r5, [pc, #40]	; (8001d7c <LCD1602_EnablePulse+0x2c>)
 8001d54:	4c0a      	ldr	r4, [pc, #40]	; (8001d80 <LCD1602_EnablePulse+0x30>)
 8001d56:	8829      	ldrh	r1, [r5, #0]
 8001d58:	6820      	ldr	r0, [r4, #0]
 8001d5a:	2201      	movs	r2, #1
 8001d5c:	f7ff fd2a 	bl	80017b4 <HAL_GPIO_WritePin>
	LCD1602_TIM_MicorSecDelay(writeTimeConstant);
 8001d60:	200a      	movs	r0, #10
 8001d62:	f7ff ff9f 	bl	8001ca4 <LCD1602_TIM_MicorSecDelay>
	HAL_GPIO_WritePin(PORT_RS_and_E, PIN_E, GPIO_PIN_RESET);
 8001d66:	6820      	ldr	r0, [r4, #0]
 8001d68:	8829      	ldrh	r1, [r5, #0]
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	f7ff fd22 	bl	80017b4 <HAL_GPIO_WritePin>
	LCD1602_TIM_MicorSecDelay(60);
 8001d70:	203c      	movs	r0, #60	; 0x3c
}
 8001d72:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	LCD1602_TIM_MicorSecDelay(60);
 8001d76:	f7ff bf95 	b.w	8001ca4 <LCD1602_TIM_MicorSecDelay>
 8001d7a:	bf00      	nop
 8001d7c:	20000098 	.word	0x20000098
 8001d80:	200000a4 	.word	0x200000a4

08001d84 <LCD1602_write>:
{
 8001d84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if(mode_8_4_I2C == 1)		//8bits mode
 8001d88:	4b43      	ldr	r3, [pc, #268]	; (8001e98 <LCD1602_write+0x114>)
 8001d8a:	781b      	ldrb	r3, [r3, #0]
 8001d8c:	2b01      	cmp	r3, #1
{
 8001d8e:	4604      	mov	r4, r0
	uint8_t LSB_nibble = byte&0xF, MSB_nibble = (byte>>4)&0xF;
 8001d90:	ea4f 1610 	mov.w	r6, r0, lsr #4
	if(mode_8_4_I2C == 1)		//8bits mode
 8001d94:	d13d      	bne.n	8001e12 <LCD1602_write+0x8e>
		HAL_GPIO_WritePin(PORT_LSB, D0_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 8001d96:	4d41      	ldr	r5, [pc, #260]	; (8001e9c <LCD1602_write+0x118>)
 8001d98:	4b41      	ldr	r3, [pc, #260]	; (8001ea0 <LCD1602_write+0x11c>)
 8001d9a:	f000 0201 	and.w	r2, r0, #1
 8001d9e:	8819      	ldrh	r1, [r3, #0]
 8001da0:	6828      	ldr	r0, [r5, #0]
 8001da2:	f7ff fd07 	bl	80017b4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_LSB, D1_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 8001da6:	4b3f      	ldr	r3, [pc, #252]	; (8001ea4 <LCD1602_write+0x120>)
 8001da8:	6828      	ldr	r0, [r5, #0]
 8001daa:	8819      	ldrh	r1, [r3, #0]
 8001dac:	f004 0202 	and.w	r2, r4, #2
 8001db0:	f7ff fd00 	bl	80017b4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_LSB, D2_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 8001db4:	4b3c      	ldr	r3, [pc, #240]	; (8001ea8 <LCD1602_write+0x124>)
 8001db6:	6828      	ldr	r0, [r5, #0]
 8001db8:	8819      	ldrh	r1, [r3, #0]
 8001dba:	f004 0204 	and.w	r2, r4, #4
 8001dbe:	f7ff fcf9 	bl	80017b4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_LSB, D3_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 8001dc2:	4b3a      	ldr	r3, [pc, #232]	; (8001eac <LCD1602_write+0x128>)
 8001dc4:	6828      	ldr	r0, [r5, #0]
 8001dc6:	8819      	ldrh	r1, [r3, #0]
 8001dc8:	f004 0208 	and.w	r2, r4, #8
 8001dcc:	f7ff fcf2 	bl	80017b4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 8001dd0:	4c37      	ldr	r4, [pc, #220]	; (8001eb0 <LCD1602_write+0x12c>)
 8001dd2:	4b38      	ldr	r3, [pc, #224]	; (8001eb4 <LCD1602_write+0x130>)
 8001dd4:	6820      	ldr	r0, [r4, #0]
 8001dd6:	8819      	ldrh	r1, [r3, #0]
 8001dd8:	f006 0201 	and.w	r2, r6, #1
 8001ddc:	f7ff fcea 	bl	80017b4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(MSB_nibble&0x2));
 8001de0:	4b35      	ldr	r3, [pc, #212]	; (8001eb8 <LCD1602_write+0x134>)
 8001de2:	6820      	ldr	r0, [r4, #0]
 8001de4:	8819      	ldrh	r1, [r3, #0]
 8001de6:	f006 0202 	and.w	r2, r6, #2
 8001dea:	f7ff fce3 	bl	80017b4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(MSB_nibble&0x4));
 8001dee:	4b33      	ldr	r3, [pc, #204]	; (8001ebc <LCD1602_write+0x138>)
 8001df0:	6820      	ldr	r0, [r4, #0]
 8001df2:	8819      	ldrh	r1, [r3, #0]
 8001df4:	f006 0204 	and.w	r2, r6, #4
 8001df8:	f7ff fcdc 	bl	80017b4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(MSB_nibble&0x8));
 8001dfc:	4b30      	ldr	r3, [pc, #192]	; (8001ec0 <LCD1602_write+0x13c>)
 8001dfe:	6820      	ldr	r0, [r4, #0]
 8001e00:	8819      	ldrh	r1, [r3, #0]
 8001e02:	f006 0208 	and.w	r2, r6, #8
		HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 8001e06:	f7ff fcd5 	bl	80017b4 <HAL_GPIO_WritePin>
}
 8001e0a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		LCD1602_EnablePulse();
 8001e0e:	f7ff bf9f 	b.w	8001d50 <LCD1602_EnablePulse>
	else if(mode_8_4_I2C == 2)	//4 bits mode
 8001e12:	2b02      	cmp	r3, #2
 8001e14:	d13e      	bne.n	8001e94 <LCD1602_write+0x110>
		HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 8001e16:	4d26      	ldr	r5, [pc, #152]	; (8001eb0 <LCD1602_write+0x12c>)
 8001e18:	f8df a098 	ldr.w	sl, [pc, #152]	; 8001eb4 <LCD1602_write+0x130>
		HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(MSB_nibble&0x2));
 8001e1c:	f8df 9098 	ldr.w	r9, [pc, #152]	; 8001eb8 <LCD1602_write+0x134>
		HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 8001e20:	f8ba 1000 	ldrh.w	r1, [sl]
 8001e24:	6828      	ldr	r0, [r5, #0]
		HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(MSB_nibble&0x4));
 8001e26:	f8df 8094 	ldr.w	r8, [pc, #148]	; 8001ebc <LCD1602_write+0x138>
		HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(MSB_nibble&0x8));
 8001e2a:	4f25      	ldr	r7, [pc, #148]	; (8001ec0 <LCD1602_write+0x13c>)
		HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 8001e2c:	f006 0201 	and.w	r2, r6, #1
 8001e30:	f7ff fcc0 	bl	80017b4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(MSB_nibble&0x2));
 8001e34:	f006 0202 	and.w	r2, r6, #2
 8001e38:	f8b9 1000 	ldrh.w	r1, [r9]
 8001e3c:	6828      	ldr	r0, [r5, #0]
 8001e3e:	f7ff fcb9 	bl	80017b4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(MSB_nibble&0x4));
 8001e42:	f006 0204 	and.w	r2, r6, #4
 8001e46:	f8b8 1000 	ldrh.w	r1, [r8]
 8001e4a:	6828      	ldr	r0, [r5, #0]
 8001e4c:	f7ff fcb2 	bl	80017b4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(MSB_nibble&0x8));
 8001e50:	f006 0208 	and.w	r2, r6, #8
 8001e54:	8839      	ldrh	r1, [r7, #0]
 8001e56:	6828      	ldr	r0, [r5, #0]
 8001e58:	f7ff fcac 	bl	80017b4 <HAL_GPIO_WritePin>
		LCD1602_EnablePulse();
 8001e5c:	f7ff ff78 	bl	8001d50 <LCD1602_EnablePulse>
		HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 8001e60:	f004 0201 	and.w	r2, r4, #1
 8001e64:	f8ba 1000 	ldrh.w	r1, [sl]
 8001e68:	6828      	ldr	r0, [r5, #0]
 8001e6a:	f7ff fca3 	bl	80017b4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 8001e6e:	f004 0202 	and.w	r2, r4, #2
 8001e72:	f8b9 1000 	ldrh.w	r1, [r9]
 8001e76:	6828      	ldr	r0, [r5, #0]
 8001e78:	f7ff fc9c 	bl	80017b4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 8001e7c:	f004 0204 	and.w	r2, r4, #4
 8001e80:	f8b8 1000 	ldrh.w	r1, [r8]
 8001e84:	6828      	ldr	r0, [r5, #0]
 8001e86:	f7ff fc95 	bl	80017b4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 8001e8a:	f004 0208 	and.w	r2, r4, #8
 8001e8e:	8839      	ldrh	r1, [r7, #0]
 8001e90:	6828      	ldr	r0, [r5, #0]
 8001e92:	e7b8      	b.n	8001e06 <LCD1602_write+0x82>
 8001e94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001e98:	20000002 	.word	0x20000002
 8001e9c:	2000009c 	.word	0x2000009c
 8001ea0:	20000088 	.word	0x20000088
 8001ea4:	2000008a 	.word	0x2000008a
 8001ea8:	2000008c 	.word	0x2000008c
 8001eac:	2000008e 	.word	0x2000008e
 8001eb0:	200000a0 	.word	0x200000a0
 8001eb4:	20000090 	.word	0x20000090
 8001eb8:	20000092 	.word	0x20000092
 8001ebc:	20000094 	.word	0x20000094
 8001ec0:	20000096 	.word	0x20000096

08001ec4 <LCD1602_write4bitCommand>:
	//Call low level write parallel function
	LCD1602_write(data);
}
//7) Write 4 bits command, *FOR 4 BITS MODE ONLY*
static void LCD1602_write4bitCommand(uint8_t nibble)
{
 8001ec4:	b538      	push	{r3, r4, r5, lr}
	else HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, GPIO_PIN_RESET);
 8001ec6:	4b14      	ldr	r3, [pc, #80]	; (8001f18 <LCD1602_write4bitCommand+0x54>)
	uint8_t LSB_nibble = nibble&0xF;
	//Set RS to 0
	LCD1602_RS(false);
	//LSB data
	HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 8001ec8:	4c14      	ldr	r4, [pc, #80]	; (8001f1c <LCD1602_write4bitCommand+0x58>)
	else HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, GPIO_PIN_RESET);
 8001eca:	8819      	ldrh	r1, [r3, #0]
 8001ecc:	4b14      	ldr	r3, [pc, #80]	; (8001f20 <LCD1602_write4bitCommand+0x5c>)
{
 8001ece:	4605      	mov	r5, r0
	else HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, GPIO_PIN_RESET);
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	6818      	ldr	r0, [r3, #0]
 8001ed4:	f7ff fc6e 	bl	80017b4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 8001ed8:	4b12      	ldr	r3, [pc, #72]	; (8001f24 <LCD1602_write4bitCommand+0x60>)
 8001eda:	6820      	ldr	r0, [r4, #0]
 8001edc:	8819      	ldrh	r1, [r3, #0]
 8001ede:	f005 0201 	and.w	r2, r5, #1
 8001ee2:	f7ff fc67 	bl	80017b4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 8001ee6:	4b10      	ldr	r3, [pc, #64]	; (8001f28 <LCD1602_write4bitCommand+0x64>)
 8001ee8:	6820      	ldr	r0, [r4, #0]
 8001eea:	8819      	ldrh	r1, [r3, #0]
 8001eec:	f005 0202 	and.w	r2, r5, #2
 8001ef0:	f7ff fc60 	bl	80017b4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 8001ef4:	4b0d      	ldr	r3, [pc, #52]	; (8001f2c <LCD1602_write4bitCommand+0x68>)
 8001ef6:	6820      	ldr	r0, [r4, #0]
 8001ef8:	8819      	ldrh	r1, [r3, #0]
 8001efa:	f005 0204 	and.w	r2, r5, #4
 8001efe:	f7ff fc59 	bl	80017b4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 8001f02:	4b0b      	ldr	r3, [pc, #44]	; (8001f30 <LCD1602_write4bitCommand+0x6c>)
 8001f04:	6820      	ldr	r0, [r4, #0]
 8001f06:	8819      	ldrh	r1, [r3, #0]
 8001f08:	f005 0208 	and.w	r2, r5, #8
 8001f0c:	f7ff fc52 	bl	80017b4 <HAL_GPIO_WritePin>
	//Write the Enable pulse
	LCD1602_EnablePulse();
}
 8001f10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	LCD1602_EnablePulse();
 8001f14:	f7ff bf1c 	b.w	8001d50 <LCD1602_EnablePulse>
 8001f18:	2000009a 	.word	0x2000009a
 8001f1c:	200000a0 	.word	0x200000a0
 8001f20:	200000a4 	.word	0x200000a4
 8001f24:	20000090 	.word	0x20000090
 8001f28:	20000092 	.word	0x20000092
 8001f2c:	20000094 	.word	0x20000094
 8001f30:	20000096 	.word	0x20000096

08001f34 <LCD1602_writeCommand>:
{
 8001f34:	b510      	push	{r4, lr}
	else HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, GPIO_PIN_RESET);
 8001f36:	4b06      	ldr	r3, [pc, #24]	; (8001f50 <LCD1602_writeCommand+0x1c>)
 8001f38:	8819      	ldrh	r1, [r3, #0]
 8001f3a:	4b06      	ldr	r3, [pc, #24]	; (8001f54 <LCD1602_writeCommand+0x20>)
{
 8001f3c:	4604      	mov	r4, r0
	else HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, GPIO_PIN_RESET);
 8001f3e:	2200      	movs	r2, #0
 8001f40:	6818      	ldr	r0, [r3, #0]
 8001f42:	f7ff fc37 	bl	80017b4 <HAL_GPIO_WritePin>
	LCD1602_write(command);
 8001f46:	4620      	mov	r0, r4
}
 8001f48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	LCD1602_write(command);
 8001f4c:	f7ff bf1a 	b.w	8001d84 <LCD1602_write>
 8001f50:	2000009a 	.word	0x2000009a
 8001f54:	200000a4 	.word	0x200000a4

08001f58 <LCD1602_Begin4BIT>:
	LCD1602_writeCommand(LCD_CLEARDISPLAY);
	HAL_Delay(2);
}
//2) LCD begin 4 bits function
void LCD1602_Begin4BIT(GPIO_TypeDef* PORT_RS_E, uint16_t RS, uint16_t E, GPIO_TypeDef* PORT_MSBs4to7, uint16_t D4, uint16_t D5, uint16_t D6, uint16_t D7)
{
 8001f58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	//Set GPIO Ports and Pins data
	PORT_RS_and_E = PORT_RS_E;
 8001f5a:	f8df e0c0 	ldr.w	lr, [pc, #192]	; 800201c <LCD1602_Begin4BIT+0xc4>
{
 8001f5e:	f8bd 7018 	ldrh.w	r7, [sp, #24]
	PORT_RS_and_E = PORT_RS_E;
 8001f62:	f8ce 0000 	str.w	r0, [lr]
	PIN_RS = RS;
 8001f66:	4824      	ldr	r0, [pc, #144]	; (8001ff8 <LCD1602_Begin4BIT+0xa0>)
{
 8001f68:	f8bd 601c 	ldrh.w	r6, [sp, #28]
	PIN_RS = RS;
 8001f6c:	8001      	strh	r1, [r0, #0]
	PIN_E = E;
 8001f6e:	4923      	ldr	r1, [pc, #140]	; (8001ffc <LCD1602_Begin4BIT+0xa4>)
{
 8001f70:	f8bd 5020 	ldrh.w	r5, [sp, #32]
	PIN_E = E;
 8001f74:	800a      	strh	r2, [r1, #0]
	PORT_MSB = PORT_MSBs4to7;
 8001f76:	4a22      	ldr	r2, [pc, #136]	; (8002000 <LCD1602_Begin4BIT+0xa8>)
{
 8001f78:	f8bd 4024 	ldrh.w	r4, [sp, #36]	; 0x24
	PORT_MSB = PORT_MSBs4to7;
 8001f7c:	6013      	str	r3, [r2, #0]
	D4_PIN = D4;
 8001f7e:	4b21      	ldr	r3, [pc, #132]	; (8002004 <LCD1602_Begin4BIT+0xac>)
 8001f80:	801f      	strh	r7, [r3, #0]
	D5_PIN = D5;
 8001f82:	4b21      	ldr	r3, [pc, #132]	; (8002008 <LCD1602_Begin4BIT+0xb0>)
 8001f84:	801e      	strh	r6, [r3, #0]
	D6_PIN = D6;
 8001f86:	4b21      	ldr	r3, [pc, #132]	; (800200c <LCD1602_Begin4BIT+0xb4>)
 8001f88:	801d      	strh	r5, [r3, #0]
	D7_PIN = D7;
 8001f8a:	4b21      	ldr	r3, [pc, #132]	; (8002010 <LCD1602_Begin4BIT+0xb8>)
 8001f8c:	801c      	strh	r4, [r3, #0]
	//Initialise microsecond timer
	LCD1602_TIM_Config();
 8001f8e:	f7ff fe9b 	bl	8001cc8 <LCD1602_TIM_Config>
	//Set the mode to 4 bits
	mode_8_4_I2C = 2;
 8001f92:	4b20      	ldr	r3, [pc, #128]	; (8002014 <LCD1602_Begin4BIT+0xbc>)
 8001f94:	2502      	movs	r5, #2
 8001f96:	701d      	strb	r5, [r3, #0]
	//Function set variable to 4 bits mode
	FunctionSet = 0x28;
 8001f98:	4b1f      	ldr	r3, [pc, #124]	; (8002018 <LCD1602_Begin4BIT+0xc0>)
 8001f9a:	2428      	movs	r4, #40	; 0x28
	
	//Initialise LCD
	//1. Wait at least 15ms
	HAL_Delay(20);
 8001f9c:	2014      	movs	r0, #20
	FunctionSet = 0x28;
 8001f9e:	701c      	strb	r4, [r3, #0]
	HAL_Delay(20);
 8001fa0:	f7fe ff14 	bl	8000dcc <HAL_Delay>
	//2. Attentions sequence
	LCD1602_write4bitCommand(0x3);
 8001fa4:	2003      	movs	r0, #3
 8001fa6:	f7ff ff8d 	bl	8001ec4 <LCD1602_write4bitCommand>
	HAL_Delay(5);
 8001faa:	2005      	movs	r0, #5
 8001fac:	f7fe ff0e 	bl	8000dcc <HAL_Delay>
	LCD1602_write4bitCommand(0x3);
 8001fb0:	2003      	movs	r0, #3
 8001fb2:	f7ff ff87 	bl	8001ec4 <LCD1602_write4bitCommand>
	HAL_Delay(1);
 8001fb6:	2001      	movs	r0, #1
 8001fb8:	f7fe ff08 	bl	8000dcc <HAL_Delay>
	LCD1602_write4bitCommand(0x3);
 8001fbc:	2003      	movs	r0, #3
 8001fbe:	f7ff ff81 	bl	8001ec4 <LCD1602_write4bitCommand>
	HAL_Delay(1);
 8001fc2:	2001      	movs	r0, #1
 8001fc4:	f7fe ff02 	bl	8000dcc <HAL_Delay>
	LCD1602_write4bitCommand(0x2);  //4 bit mode
 8001fc8:	4628      	mov	r0, r5
 8001fca:	f7ff ff7b 	bl	8001ec4 <LCD1602_write4bitCommand>
	HAL_Delay(1);
 8001fce:	2001      	movs	r0, #1
 8001fd0:	f7fe fefc 	bl	8000dcc <HAL_Delay>
	//3. Display control (Display ON, Cursor ON, blink cursor)
	LCD1602_writeCommand(LCD_DISPLAYCONTROL | LCD_DISPLAY_B | LCD_DISPLAY_C | LCD_DISPLAY_D);
 8001fd4:	200f      	movs	r0, #15
 8001fd6:	f7ff ffad 	bl	8001f34 <LCD1602_writeCommand>
	//4. Clear LCD and return home
	LCD1602_writeCommand(LCD_CLEARDISPLAY);
 8001fda:	2001      	movs	r0, #1
 8001fdc:	f7ff ffaa 	bl	8001f34 <LCD1602_writeCommand>
	HAL_Delay(3);
 8001fe0:	2003      	movs	r0, #3
 8001fe2:	f7fe fef3 	bl	8000dcc <HAL_Delay>
	//4. Function set; Enable 2 lines, Data length to 8 bits
	LCD1602_writeCommand(LCD_FUNCTIONSET | LCD_FUNCTION_N);
 8001fe6:	4620      	mov	r0, r4
 8001fe8:	f7ff ffa4 	bl	8001f34 <LCD1602_writeCommand>
	HAL_Delay(3);
 8001fec:	2003      	movs	r0, #3
}
 8001fee:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	HAL_Delay(3);
 8001ff2:	f7fe beeb 	b.w	8000dcc <HAL_Delay>
 8001ff6:	bf00      	nop
 8001ff8:	2000009a 	.word	0x2000009a
 8001ffc:	20000098 	.word	0x20000098
 8002000:	200000a0 	.word	0x200000a0
 8002004:	20000090 	.word	0x20000090
 8002008:	20000092 	.word	0x20000092
 800200c:	20000094 	.word	0x20000094
 8002010:	20000096 	.word	0x20000096
 8002014:	20000002 	.word	0x20000002
 8002018:	20000001 	.word	0x20000001
 800201c:	200000a4 	.word	0x200000a4

08002020 <LCD1602_print>:
//3) LCD print string
void LCD1602_print(char string[])
{
 8002020:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if(state) HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, GPIO_PIN_SET);
 8002024:	4f0a      	ldr	r7, [pc, #40]	; (8002050 <LCD1602_print+0x30>)
 8002026:	f8df 802c 	ldr.w	r8, [pc, #44]	; 8002054 <LCD1602_print+0x34>
 800202a:	1e45      	subs	r5, r0, #1
 800202c:	f100 040f 	add.w	r4, r0, #15
	for(uint8_t i=0;  i< 16 && string[i]!=NULL; i++)
 8002030:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8002034:	b156      	cbz	r6, 800204c <LCD1602_print+0x2c>
	if(state) HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, GPIO_PIN_SET);
 8002036:	2201      	movs	r2, #1
 8002038:	8839      	ldrh	r1, [r7, #0]
 800203a:	f8d8 0000 	ldr.w	r0, [r8]
 800203e:	f7ff fbb9 	bl	80017b4 <HAL_GPIO_WritePin>
	LCD1602_write(data);
 8002042:	4630      	mov	r0, r6
 8002044:	f7ff fe9e 	bl	8001d84 <LCD1602_write>
	for(uint8_t i=0;  i< 16 && string[i]!=NULL; i++)
 8002048:	42a5      	cmp	r5, r4
 800204a:	d1f1      	bne.n	8002030 <LCD1602_print+0x10>
 800204c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002050:	2000009a 	.word	0x2000009a
 8002054:	200000a4 	.word	0x200000a4

08002058 <LCD1602_setCursor>:
}
//4) set cursor position
void LCD1602_setCursor(uint8_t row, uint8_t col)
{
	uint8_t maskData;
	maskData = (col-1)&0x0F;
 8002058:	3901      	subs	r1, #1
 800205a:	f001 010f 	and.w	r1, r1, #15
	if(row==1)
 800205e:	2801      	cmp	r0, #1
	{
		maskData |= (0x80);
		LCD1602_writeCommand(maskData);
 8002060:	bf0c      	ite	eq
 8002062:	f041 0080 	orreq.w	r0, r1, #128	; 0x80
	}
	else
	{
		maskData |= (0xc0);
		LCD1602_writeCommand(maskData);
 8002066:	f041 00c0 	orrne.w	r0, r1, #192	; 0xc0
 800206a:	f7ff bf63 	b.w	8001f34 <LCD1602_writeCommand>
	...

08002070 <LCD1602_noCursor>:
	LCD1602_writeCommand(FunctionSet);
}
//6) Cursor ON/OFF
void LCD1602_noCursor(void)
{
	DisplayControl &= ~(0x02);
 8002070:	4b03      	ldr	r3, [pc, #12]	; (8002080 <LCD1602_noCursor+0x10>)
 8002072:	7818      	ldrb	r0, [r3, #0]
 8002074:	f000 00fd 	and.w	r0, r0, #253	; 0xfd
 8002078:	7018      	strb	r0, [r3, #0]
	LCD1602_writeCommand(DisplayControl);
 800207a:	f7ff bf5b 	b.w	8001f34 <LCD1602_writeCommand>
 800207e:	bf00      	nop
 8002080:	20000000 	.word	0x20000000

08002084 <LCD1602_clear>:
	DisplayControl |= (0x02);
	LCD1602_writeCommand(DisplayControl);
}
//7) Clear display
void LCD1602_clear(void)
{
 8002084:	b508      	push	{r3, lr}
	LCD1602_writeCommand(LCD_CLEARDISPLAY);
 8002086:	2001      	movs	r0, #1
 8002088:	f7ff ff54 	bl	8001f34 <LCD1602_writeCommand>
	HAL_Delay(3);
 800208c:	2003      	movs	r0, #3
}
 800208e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_Delay(3);
 8002092:	f7fe be9b 	b.w	8000dcc <HAL_Delay>
	...

08002098 <LCD1602_noBlink>:
//8) Blinking cursor
void LCD1602_noBlink(void)
{
	DisplayControl &= ~(0x01);
 8002098:	4b03      	ldr	r3, [pc, #12]	; (80020a8 <LCD1602_noBlink+0x10>)
 800209a:	7818      	ldrb	r0, [r3, #0]
 800209c:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
 80020a0:	7018      	strb	r0, [r3, #0]
	LCD1602_writeCommand(DisplayControl);
 80020a2:	f7ff bf47 	b.w	8001f34 <LCD1602_writeCommand>
 80020a6:	bf00      	nop
 80020a8:	20000000 	.word	0x20000000

080020ac <LCD1602_PrintInt>:
}

//********** Print numbers to LCD **********//
//1. Integer
void LCD1602_PrintInt(int number)
{
 80020ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	char numStr[16];
	sprintf(numStr,"%d", number);
 80020ae:	4602      	mov	r2, r0
 80020b0:	4904      	ldr	r1, [pc, #16]	; (80020c4 <LCD1602_PrintInt+0x18>)
 80020b2:	4668      	mov	r0, sp
 80020b4:	f000 fa3a 	bl	800252c <siprintf>
	LCD1602_print(numStr);
 80020b8:	4668      	mov	r0, sp
 80020ba:	f7ff ffb1 	bl	8002020 <LCD1602_print>
}
 80020be:	b005      	add	sp, #20
 80020c0:	f85d fb04 	ldr.w	pc, [sp], #4
 80020c4:	08002da4 	.word	0x08002da4

080020c8 <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 80020c8:	b530      	push	{r4, r5, lr}
 80020ca:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 80020cc:	2300      	movs	r3, #0
 80020ce:	4a27      	ldr	r2, [pc, #156]	; (800216c <SystemClock_Config+0xa4>)
 80020d0:	9301      	str	r3, [sp, #4]
 80020d2:	6c11      	ldr	r1, [r2, #64]	; 0x40
 80020d4:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 80020d8:	6411      	str	r1, [r2, #64]	; 0x40
 80020da:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80020dc:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 80020e0:	9201      	str	r2, [sp, #4]
 80020e2:	9a01      	ldr	r2, [sp, #4]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80020e4:	4a22      	ldr	r2, [pc, #136]	; (8002170 <SystemClock_Config+0xa8>)
 80020e6:	9302      	str	r3, [sp, #8]
 80020e8:	6811      	ldr	r1, [r2, #0]
 80020ea:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 80020ee:	6011      	str	r1, [r2, #0]
 80020f0:	6812      	ldr	r2, [r2, #0]
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80020f2:	930f      	str	r3, [sp, #60]	; 0x3c
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80020f4:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80020f8:	9202      	str	r2, [sp, #8]
  RCC_OscInitStruct.PLL.PLLM = 8;
 80020fa:	2308      	movs	r3, #8
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80020fc:	9a02      	ldr	r2, [sp, #8]
  RCC_OscInitStruct.PLL.PLLM = 8;
 80020fe:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002100:	2201      	movs	r2, #1
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002102:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002104:	920b      	str	r2, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002106:	23a8      	movs	r3, #168	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8002108:	2210      	movs	r2, #16
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800210a:	2504      	movs	r5, #4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800210c:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800210e:	9408      	str	r4, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8002110:	920c      	str	r2, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002112:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002114:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002116:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002118:	9513      	str	r5, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800211a:	f7ff fb51 	bl	80017c0 <HAL_RCC_OscConfig>
 800211e:	b100      	cbz	r0, 8002122 <SystemClock_Config+0x5a>
 8002120:	e7fe      	b.n	8002120 <SystemClock_Config+0x58>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002122:	230f      	movs	r3, #15
 8002124:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002126:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800212a:	9005      	str	r0, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800212c:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800212e:	2105      	movs	r1, #5
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002130:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002134:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002136:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002138:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800213a:	f7ff fce5 	bl	8001b08 <HAL_RCC_ClockConfig>
 800213e:	4604      	mov	r4, r0
 8002140:	b100      	cbz	r0, 8002144 <SystemClock_Config+0x7c>
 8002142:	e7fe      	b.n	8002142 <SystemClock_Config+0x7a>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8002144:	f7ff fd7a 	bl	8001c3c <HAL_RCC_GetHCLKFreq>
 8002148:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800214c:	fbb0 f0f3 	udiv	r0, r0, r3
 8002150:	f7ff f89c 	bl	800128c <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002154:	4628      	mov	r0, r5
 8002156:	f7ff f8af 	bl	80012b8 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800215a:	4622      	mov	r2, r4
 800215c:	4621      	mov	r1, r4
 800215e:	f04f 30ff 	mov.w	r0, #4294967295
 8002162:	f7ff f853 	bl	800120c <HAL_NVIC_SetPriority>
}
 8002166:	b015      	add	sp, #84	; 0x54
 8002168:	bd30      	pop	{r4, r5, pc}
 800216a:	bf00      	nop
 800216c:	40023800 	.word	0x40023800
 8002170:	40007000 	.word	0x40007000

08002174 <main>:
{
 8002174:	b500      	push	{lr}
 8002176:	b08f      	sub	sp, #60	; 0x3c
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002178:	2500      	movs	r5, #0
 800217a:	4c65      	ldr	r4, [pc, #404]	; (8002310 <main+0x19c>)
  HAL_Init();
 800217c:	f7fe fdfe 	bl	8000d7c <HAL_Init>
  SystemClock_Config();
 8002180:	f7ff ffa2 	bl	80020c8 <SystemClock_Config>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002184:	9505      	str	r5, [sp, #20]
 8002186:	6b23      	ldr	r3, [r4, #48]	; 0x30
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13|GPIO_PIN_15, GPIO_PIN_RESET);
 8002188:	4862      	ldr	r0, [pc, #392]	; (8002314 <main+0x1a0>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800218a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800218e:	6323      	str	r3, [r4, #48]	; 0x30
 8002190:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002192:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002196:	9305      	str	r3, [sp, #20]
 8002198:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800219a:	9506      	str	r5, [sp, #24]
 800219c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800219e:	f043 0301 	orr.w	r3, r3, #1
 80021a2:	6323      	str	r3, [r4, #48]	; 0x30
 80021a4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80021a6:	f003 0301 	and.w	r3, r3, #1
 80021aa:	9306      	str	r3, [sp, #24]
 80021ac:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021ae:	9507      	str	r5, [sp, #28]
 80021b0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80021b2:	f043 0302 	orr.w	r3, r3, #2
 80021b6:	6323      	str	r3, [r4, #48]	; 0x30
 80021b8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80021ba:	f003 0302 	and.w	r3, r3, #2
 80021be:	9307      	str	r3, [sp, #28]
 80021c0:	9b07      	ldr	r3, [sp, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80021c2:	9508      	str	r5, [sp, #32]
 80021c4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80021c6:	f043 0308 	orr.w	r3, r3, #8
 80021ca:	6323      	str	r3, [r4, #48]	; 0x30
 80021cc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80021ce:	f003 0308 	and.w	r3, r3, #8
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13|GPIO_PIN_15, GPIO_PIN_RESET);
 80021d2:	462a      	mov	r2, r5
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80021d4:	9308      	str	r3, [sp, #32]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13|GPIO_PIN_15, GPIO_PIN_RESET);
 80021d6:	f44f 4120 	mov.w	r1, #40960	; 0xa000
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80021da:	9b08      	ldr	r3, [sp, #32]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13|GPIO_PIN_15, GPIO_PIN_RESET);
 80021dc:	f7ff faea 	bl	80017b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_15, GPIO_PIN_RESET);
 80021e0:	462a      	mov	r2, r5
 80021e2:	f44f 412a 	mov.w	r1, #43520	; 0xaa00
 80021e6:	484c      	ldr	r0, [pc, #304]	; (8002318 <main+0x1a4>)
 80021e8:	f7ff fae4 	bl	80017b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021ec:	2601      	movs	r6, #1
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 80021ee:	f44f 4320 	mov.w	r3, #40960	; 0xa000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021f2:	a909      	add	r1, sp, #36	; 0x24
 80021f4:	4847      	ldr	r0, [pc, #284]	; (8002314 <main+0x1a0>)
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 80021f6:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f8:	950b      	str	r5, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021fa:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021fc:	960a      	str	r6, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021fe:	f7ff f9f9 	bl	80015f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD9 PD11 PD13 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_15;
 8002202:	f44f 432a 	mov.w	r3, #43520	; 0xaa00
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002206:	a909      	add	r1, sp, #36	; 0x24
 8002208:	4843      	ldr	r0, [pc, #268]	; (8002318 <main+0x1a4>)
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_15;
 800220a:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800220c:	950b      	str	r5, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800220e:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002210:	960a      	str	r6, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002212:	f7ff f9ef 	bl	80015f4 <HAL_GPIO_Init>
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002216:	9504      	str	r5, [sp, #16]
 8002218:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800221a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800221e:	6323      	str	r3, [r4, #48]	; 0x30
 8002220:	6b23      	ldr	r3, [r4, #48]	; 0x30
  hadc1.Instance = ADC1;
 8002222:	4c3e      	ldr	r4, [pc, #248]	; (800231c <main+0x1a8>)
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002224:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002228:	462a      	mov	r2, r5
 800222a:	4629      	mov	r1, r5
  __HAL_RCC_DMA2_CLK_ENABLE();
 800222c:	9304      	str	r3, [sp, #16]
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800222e:	2038      	movs	r0, #56	; 0x38
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002230:	9b04      	ldr	r3, [sp, #16]
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002232:	f7fe ffeb 	bl	800120c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002236:	2038      	movs	r0, #56	; 0x38
 8002238:	f7ff f81c 	bl	8001274 <HAL_NVIC_EnableIRQ>
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 800223c:	4a38      	ldr	r2, [pc, #224]	; (8002320 <main+0x1ac>)
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800223e:	6225      	str	r5, [r4, #32]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 8002240:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8002244:	f04f 7c00 	mov.w	ip, #33554432	; 0x2000000
 8002248:	e884 100c 	stmia.w	r4, {r2, r3, ip}
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800224c:	62e5      	str	r5, [r4, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800224e:	4b35      	ldr	r3, [pc, #212]	; (8002324 <main+0x1b0>)
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002250:	60e5      	str	r5, [r4, #12]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002252:	4620      	mov	r0, r4
  hadc1.Init.NbrOfConversion = 3;
 8002254:	2503      	movs	r5, #3
  hadc1.Init.ScanConvMode = ENABLE;
 8002256:	6126      	str	r6, [r4, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002258:	61a6      	str	r6, [r4, #24]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800225a:	62a3      	str	r3, [r4, #40]	; 0x28
  hadc1.Init.NbrOfConversion = 3;
 800225c:	61e5      	str	r5, [r4, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800225e:	6326      	str	r6, [r4, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002260:	6166      	str	r6, [r4, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002262:	f7fe fdc3 	bl	8000dec <HAL_ADC_Init>
 8002266:	b100      	cbz	r0, 800226a <main+0xf6>
 8002268:	e7fe      	b.n	8002268 <main+0xf4>
  sConfig.Channel = ADC_CHANNEL_0;
 800226a:	9009      	str	r0, [sp, #36]	; 0x24
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 800226c:	2307      	movs	r3, #7
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800226e:	a909      	add	r1, sp, #36	; 0x24
 8002270:	4620      	mov	r0, r4
  sConfig.Rank = 1;
 8002272:	960a      	str	r6, [sp, #40]	; 0x28
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8002274:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002276:	f7fe ff21 	bl	80010bc <HAL_ADC_ConfigChannel>
 800227a:	b100      	cbz	r0, 800227e <main+0x10a>
 800227c:	e7fe      	b.n	800227c <main+0x108>
  sConfig.Rank = 2;
 800227e:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002280:	a909      	add	r1, sp, #36	; 0x24
 8002282:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_1;
 8002284:	9609      	str	r6, [sp, #36]	; 0x24
  sConfig.Rank = 2;
 8002286:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002288:	f7fe ff18 	bl	80010bc <HAL_ADC_ConfigChannel>
 800228c:	b100      	cbz	r0, 8002290 <main+0x11c>
 800228e:	e7fe      	b.n	800228e <main+0x11a>
  sConfig.Channel = ADC_CHANNEL_4;
 8002290:	2304      	movs	r3, #4
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002292:	a909      	add	r1, sp, #36	; 0x24
 8002294:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_4;
 8002296:	9309      	str	r3, [sp, #36]	; 0x24
  sConfig.Rank = 3;
 8002298:	950a      	str	r5, [sp, #40]	; 0x28
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800229a:	f7fe ff0f 	bl	80010bc <HAL_ADC_ConfigChannel>
 800229e:	b100      	cbz	r0, 80022a2 <main+0x12e>
 80022a0:	e7fe      	b.n	80022a0 <main+0x12c>
  LCD1602_Begin4BIT(GPIOB, GPIO_PIN_13, GPIO_PIN_15, GPIOD, GPIO_PIN_9, GPIO_PIN_11, GPIO_PIN_13, GPIO_PIN_15);
 80022a2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80022a6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80022aa:	f44f 6e00 	mov.w	lr, #2048	; 0x800
 80022ae:	f44f 7300 	mov.w	r3, #512	; 0x200
 80022b2:	e88d 4008 	stmia.w	sp, {r3, lr}
 80022b6:	9203      	str	r2, [sp, #12]
 80022b8:	9102      	str	r1, [sp, #8]
 80022ba:	4b17      	ldr	r3, [pc, #92]	; (8002318 <main+0x1a4>)
 80022bc:	4815      	ldr	r0, [pc, #84]	; (8002314 <main+0x1a0>)
 80022be:	f7ff fe4b 	bl	8001f58 <LCD1602_Begin4BIT>
  LCD1602_noCursor();
 80022c2:	f7ff fed5 	bl	8002070 <LCD1602_noCursor>
  LCD1602_noBlink();
 80022c6:	f7ff fee7 	bl	8002098 <LCD1602_noBlink>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc, 3);
 80022ca:	4620      	mov	r0, r4
 80022cc:	462a      	mov	r2, r5
 80022ce:	4916      	ldr	r1, [pc, #88]	; (8002328 <main+0x1b4>)
	  LCD1602_PrintInt(adc[0]);
 80022d0:	4c15      	ldr	r4, [pc, #84]	; (8002328 <main+0x1b4>)
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc, 3);
 80022d2:	f7fe fe2f 	bl	8000f34 <HAL_ADC_Start_DMA>
	  LCD1602_clear();
 80022d6:	f7ff fed5 	bl	8002084 <LCD1602_clear>
	  LCD1602_setCursor(1,1);
 80022da:	2101      	movs	r1, #1
 80022dc:	4608      	mov	r0, r1
 80022de:	f7ff febb 	bl	8002058 <LCD1602_setCursor>
	  LCD1602_PrintInt(adc[0]);
 80022e2:	7820      	ldrb	r0, [r4, #0]
 80022e4:	f7ff fee2 	bl	80020ac <LCD1602_PrintInt>
	  LCD1602_setCursor(1,8);
 80022e8:	2108      	movs	r1, #8
 80022ea:	2001      	movs	r0, #1
 80022ec:	f7ff feb4 	bl	8002058 <LCD1602_setCursor>
	  LCD1602_PrintInt(adc[1]);
 80022f0:	7860      	ldrb	r0, [r4, #1]
 80022f2:	f7ff fedb 	bl	80020ac <LCD1602_PrintInt>
	  LCD1602_setCursor(2,1);
 80022f6:	2101      	movs	r1, #1
 80022f8:	2002      	movs	r0, #2
 80022fa:	f7ff fead 	bl	8002058 <LCD1602_setCursor>
	  LCD1602_PrintInt(adc[2]);
 80022fe:	78a0      	ldrb	r0, [r4, #2]
 8002300:	f7ff fed4 	bl	80020ac <LCD1602_PrintInt>
	  HAL_Delay(300);
 8002304:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002308:	f7fe fd60 	bl	8000dcc <HAL_Delay>
 800230c:	e7e3      	b.n	80022d6 <main+0x162>
 800230e:	bf00      	nop
 8002310:	40023800 	.word	0x40023800
 8002314:	40020400 	.word	0x40020400
 8002318:	40020c00 	.word	0x40020c00
 800231c:	200000b8 	.word	0x200000b8
 8002320:	40012000 	.word	0x40012000
 8002324:	0f000001 	.word	0x0f000001
 8002328:	20000100 	.word	0x20000100

0800232c <_Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void _Error_Handler(char * file, int line)
{
 800232c:	e7fe      	b.n	800232c <_Error_Handler>

0800232e <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800232e:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002330:	2003      	movs	r0, #3
 8002332:	f7fe ff59 	bl	80011e8 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8002336:	2200      	movs	r2, #0
 8002338:	4611      	mov	r1, r2
 800233a:	f06f 000b 	mvn.w	r0, #11
 800233e:	f7fe ff65 	bl	800120c <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8002342:	2200      	movs	r2, #0
 8002344:	4611      	mov	r1, r2
 8002346:	f06f 000a 	mvn.w	r0, #10
 800234a:	f7fe ff5f 	bl	800120c <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800234e:	2200      	movs	r2, #0
 8002350:	4611      	mov	r1, r2
 8002352:	f06f 0009 	mvn.w	r0, #9
 8002356:	f7fe ff59 	bl	800120c <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 800235a:	2200      	movs	r2, #0
 800235c:	4611      	mov	r1, r2
 800235e:	f06f 0004 	mvn.w	r0, #4
 8002362:	f7fe ff53 	bl	800120c <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8002366:	2200      	movs	r2, #0
 8002368:	4611      	mov	r1, r2
 800236a:	f06f 0003 	mvn.w	r0, #3
 800236e:	f7fe ff4d 	bl	800120c <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8002372:	2200      	movs	r2, #0
 8002374:	4611      	mov	r1, r2
 8002376:	f06f 0001 	mvn.w	r0, #1
 800237a:	f7fe ff47 	bl	800120c <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800237e:	2200      	movs	r2, #0
 8002380:	4611      	mov	r1, r2
 8002382:	f04f 30ff 	mov.w	r0, #4294967295

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002386:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800238a:	f7fe bf3f 	b.w	800120c <HAL_NVIC_SetPriority>
	...

08002390 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002390:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 8002392:	6802      	ldr	r2, [r0, #0]
 8002394:	4b1b      	ldr	r3, [pc, #108]	; (8002404 <HAL_ADC_MspInit+0x74>)
 8002396:	429a      	cmp	r2, r3
{
 8002398:	b086      	sub	sp, #24
 800239a:	4606      	mov	r6, r0
  if(hadc->Instance==ADC1)
 800239c:	d12f      	bne.n	80023fe <HAL_ADC_MspInit+0x6e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800239e:	2500      	movs	r5, #0
 80023a0:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 80023a4:	9500      	str	r5, [sp, #0]
 80023a6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    PA4     ------> ADC1_IN4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023a8:	4817      	ldr	r0, [pc, #92]	; (8002408 <HAL_ADC_MspInit+0x78>)

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80023aa:	4c18      	ldr	r4, [pc, #96]	; (800240c <HAL_ADC_MspInit+0x7c>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 80023ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80023b0:	645a      	str	r2, [r3, #68]	; 0x44
 80023b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b4:	9503      	str	r5, [sp, #12]
    __HAL_RCC_ADC1_CLK_ENABLE();
 80023b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023ba:	9300      	str	r3, [sp, #0]
 80023bc:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 80023be:	2313      	movs	r3, #19
 80023c0:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023c2:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80023c4:	2303      	movs	r3, #3
 80023c6:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023c8:	f7ff f914 	bl	80015f4 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA2_Stream0;
 80023cc:	4b10      	ldr	r3, [pc, #64]	; (8002410 <HAL_ADC_MspInit+0x80>)
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80023ce:	60a5      	str	r5, [r4, #8]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80023d0:	e884 0028 	stmia.w	r4, {r3, r5}
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80023d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80023d8:	6123      	str	r3, [r4, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80023da:	4620      	mov	r0, r4
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80023dc:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80023e0:	60e5      	str	r5, [r4, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80023e2:	6165      	str	r5, [r4, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80023e4:	61a5      	str	r5, [r4, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80023e6:	61e3      	str	r3, [r4, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80023e8:	6225      	str	r5, [r4, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80023ea:	6265      	str	r5, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80023ec:	f7fe ff8c 	bl	8001308 <HAL_DMA_Init>
 80023f0:	b118      	cbz	r0, 80023fa <HAL_ADC_MspInit+0x6a>
    {
      _Error_Handler(__FILE__, __LINE__);
 80023f2:	2174      	movs	r1, #116	; 0x74
 80023f4:	4807      	ldr	r0, [pc, #28]	; (8002414 <HAL_ADC_MspInit+0x84>)
 80023f6:	f7ff ff99 	bl	800232c <_Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80023fa:	63b4      	str	r4, [r6, #56]	; 0x38
 80023fc:	63a6      	str	r6, [r4, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80023fe:	b006      	add	sp, #24
 8002400:	bd70      	pop	{r4, r5, r6, pc}
 8002402:	bf00      	nop
 8002404:	40012000 	.word	0x40012000
 8002408:	40020000 	.word	0x40020000
 800240c:	20000104 	.word	0x20000104
 8002410:	40026410 	.word	0x40026410
 8002414:	08002da7 	.word	0x08002da7

08002418 <NMI_Handler>:
 8002418:	4770      	bx	lr

0800241a <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 800241a:	e7fe      	b.n	800241a <HardFault_Handler>

0800241c <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 800241c:	e7fe      	b.n	800241c <MemManage_Handler>

0800241e <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 800241e:	e7fe      	b.n	800241e <BusFault_Handler>

08002420 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8002420:	e7fe      	b.n	8002420 <UsageFault_Handler>

08002422 <SVC_Handler>:
 8002422:	4770      	bx	lr

08002424 <DebugMon_Handler>:
 8002424:	4770      	bx	lr

08002426 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8002426:	4770      	bx	lr

08002428 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8002428:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800242a:	f7fe fcc1 	bl	8000db0 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800242e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8002432:	f7fe bf4e 	b.w	80012d2 <HAL_SYSTICK_IRQHandler>
	...

08002438 <DMA2_Stream0_IRQHandler>:
void DMA2_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002438:	4801      	ldr	r0, [pc, #4]	; (8002440 <DMA2_Stream0_IRQHandler+0x8>)
 800243a:	f7ff b821 	b.w	8001480 <HAL_DMA_IRQHandler>
 800243e:	bf00      	nop
 8002440:	20000104 	.word	0x20000104

08002444 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002444:	490f      	ldr	r1, [pc, #60]	; (8002484 <SystemInit+0x40>)
 8002446:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800244a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800244e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002452:	4b0d      	ldr	r3, [pc, #52]	; (8002488 <SystemInit+0x44>)
 8002454:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002456:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8002458:	f042 0201 	orr.w	r2, r2, #1
 800245c:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 800245e:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002460:	681a      	ldr	r2, [r3, #0]
 8002462:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8002466:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800246a:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800246c:	4a07      	ldr	r2, [pc, #28]	; (800248c <SystemInit+0x48>)
 800246e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002470:	681a      	ldr	r2, [r3, #0]
 8002472:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002476:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002478:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800247a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800247e:	608b      	str	r3, [r1, #8]
 8002480:	4770      	bx	lr
 8002482:	bf00      	nop
 8002484:	e000ed00 	.word	0xe000ed00
 8002488:	40023800 	.word	0x40023800
 800248c:	24003010 	.word	0x24003010

08002490 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002490:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024c8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002494:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002496:	e003      	b.n	80024a0 <LoopCopyDataInit>

08002498 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002498:	4b0c      	ldr	r3, [pc, #48]	; (80024cc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800249a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800249c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800249e:	3104      	adds	r1, #4

080024a0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80024a0:	480b      	ldr	r0, [pc, #44]	; (80024d0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80024a2:	4b0c      	ldr	r3, [pc, #48]	; (80024d4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80024a4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80024a6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80024a8:	d3f6      	bcc.n	8002498 <CopyDataInit>
  ldr  r2, =_sbss
 80024aa:	4a0b      	ldr	r2, [pc, #44]	; (80024d8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80024ac:	e002      	b.n	80024b4 <LoopFillZerobss>

080024ae <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80024ae:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80024b0:	f842 3b04 	str.w	r3, [r2], #4

080024b4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80024b4:	4b09      	ldr	r3, [pc, #36]	; (80024dc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80024b6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80024b8:	d3f9      	bcc.n	80024ae <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80024ba:	f7ff ffc3 	bl	8002444 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80024be:	f000 f811 	bl	80024e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80024c2:	f7ff fe57 	bl	8002174 <main>
  bx  lr    
 80024c6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80024c8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80024cc:	08002e20 	.word	0x08002e20
  ldr  r0, =_sdata
 80024d0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80024d4:	2000006c 	.word	0x2000006c
  ldr  r2, =_sbss
 80024d8:	2000006c 	.word	0x2000006c
  ldr  r3, = _ebss
 80024dc:	20000168 	.word	0x20000168

080024e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024e0:	e7fe      	b.n	80024e0 <ADC_IRQHandler>
	...

080024e4 <__libc_init_array>:
 80024e4:	b570      	push	{r4, r5, r6, lr}
 80024e6:	4e0d      	ldr	r6, [pc, #52]	; (800251c <__libc_init_array+0x38>)
 80024e8:	4c0d      	ldr	r4, [pc, #52]	; (8002520 <__libc_init_array+0x3c>)
 80024ea:	1ba4      	subs	r4, r4, r6
 80024ec:	10a4      	asrs	r4, r4, #2
 80024ee:	2500      	movs	r5, #0
 80024f0:	42a5      	cmp	r5, r4
 80024f2:	d109      	bne.n	8002508 <__libc_init_array+0x24>
 80024f4:	4e0b      	ldr	r6, [pc, #44]	; (8002524 <__libc_init_array+0x40>)
 80024f6:	4c0c      	ldr	r4, [pc, #48]	; (8002528 <__libc_init_array+0x44>)
 80024f8:	f000 fc44 	bl	8002d84 <_init>
 80024fc:	1ba4      	subs	r4, r4, r6
 80024fe:	10a4      	asrs	r4, r4, #2
 8002500:	2500      	movs	r5, #0
 8002502:	42a5      	cmp	r5, r4
 8002504:	d105      	bne.n	8002512 <__libc_init_array+0x2e>
 8002506:	bd70      	pop	{r4, r5, r6, pc}
 8002508:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800250c:	4798      	blx	r3
 800250e:	3501      	adds	r5, #1
 8002510:	e7ee      	b.n	80024f0 <__libc_init_array+0xc>
 8002512:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002516:	4798      	blx	r3
 8002518:	3501      	adds	r5, #1
 800251a:	e7f2      	b.n	8002502 <__libc_init_array+0x1e>
 800251c:	08002e18 	.word	0x08002e18
 8002520:	08002e18 	.word	0x08002e18
 8002524:	08002e18 	.word	0x08002e18
 8002528:	08002e1c 	.word	0x08002e1c

0800252c <siprintf>:
 800252c:	b40e      	push	{r1, r2, r3}
 800252e:	b500      	push	{lr}
 8002530:	b09c      	sub	sp, #112	; 0x70
 8002532:	f44f 7102 	mov.w	r1, #520	; 0x208
 8002536:	ab1d      	add	r3, sp, #116	; 0x74
 8002538:	f8ad 1014 	strh.w	r1, [sp, #20]
 800253c:	9002      	str	r0, [sp, #8]
 800253e:	9006      	str	r0, [sp, #24]
 8002540:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002544:	480a      	ldr	r0, [pc, #40]	; (8002570 <siprintf+0x44>)
 8002546:	9104      	str	r1, [sp, #16]
 8002548:	9107      	str	r1, [sp, #28]
 800254a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800254e:	f853 2b04 	ldr.w	r2, [r3], #4
 8002552:	f8ad 1016 	strh.w	r1, [sp, #22]
 8002556:	6800      	ldr	r0, [r0, #0]
 8002558:	9301      	str	r3, [sp, #4]
 800255a:	a902      	add	r1, sp, #8
 800255c:	f000 f866 	bl	800262c <_svfiprintf_r>
 8002560:	9b02      	ldr	r3, [sp, #8]
 8002562:	2200      	movs	r2, #0
 8002564:	701a      	strb	r2, [r3, #0]
 8002566:	b01c      	add	sp, #112	; 0x70
 8002568:	f85d eb04 	ldr.w	lr, [sp], #4
 800256c:	b003      	add	sp, #12
 800256e:	4770      	bx	lr
 8002570:	20000008 	.word	0x20000008

08002574 <__ssputs_r>:
 8002574:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002578:	688e      	ldr	r6, [r1, #8]
 800257a:	429e      	cmp	r6, r3
 800257c:	4682      	mov	sl, r0
 800257e:	460c      	mov	r4, r1
 8002580:	4691      	mov	r9, r2
 8002582:	4698      	mov	r8, r3
 8002584:	d835      	bhi.n	80025f2 <__ssputs_r+0x7e>
 8002586:	898a      	ldrh	r2, [r1, #12]
 8002588:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800258c:	d031      	beq.n	80025f2 <__ssputs_r+0x7e>
 800258e:	6825      	ldr	r5, [r4, #0]
 8002590:	6909      	ldr	r1, [r1, #16]
 8002592:	1a6f      	subs	r7, r5, r1
 8002594:	6965      	ldr	r5, [r4, #20]
 8002596:	2302      	movs	r3, #2
 8002598:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800259c:	fb95 f5f3 	sdiv	r5, r5, r3
 80025a0:	f108 0301 	add.w	r3, r8, #1
 80025a4:	443b      	add	r3, r7
 80025a6:	429d      	cmp	r5, r3
 80025a8:	bf38      	it	cc
 80025aa:	461d      	movcc	r5, r3
 80025ac:	0553      	lsls	r3, r2, #21
 80025ae:	d531      	bpl.n	8002614 <__ssputs_r+0xa0>
 80025b0:	4629      	mov	r1, r5
 80025b2:	f000 fb39 	bl	8002c28 <_malloc_r>
 80025b6:	4606      	mov	r6, r0
 80025b8:	b950      	cbnz	r0, 80025d0 <__ssputs_r+0x5c>
 80025ba:	230c      	movs	r3, #12
 80025bc:	f8ca 3000 	str.w	r3, [sl]
 80025c0:	89a3      	ldrh	r3, [r4, #12]
 80025c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80025c6:	81a3      	strh	r3, [r4, #12]
 80025c8:	f04f 30ff 	mov.w	r0, #4294967295
 80025cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80025d0:	463a      	mov	r2, r7
 80025d2:	6921      	ldr	r1, [r4, #16]
 80025d4:	f000 fab4 	bl	8002b40 <memcpy>
 80025d8:	89a3      	ldrh	r3, [r4, #12]
 80025da:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80025de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80025e2:	81a3      	strh	r3, [r4, #12]
 80025e4:	6126      	str	r6, [r4, #16]
 80025e6:	6165      	str	r5, [r4, #20]
 80025e8:	443e      	add	r6, r7
 80025ea:	1bed      	subs	r5, r5, r7
 80025ec:	6026      	str	r6, [r4, #0]
 80025ee:	60a5      	str	r5, [r4, #8]
 80025f0:	4646      	mov	r6, r8
 80025f2:	4546      	cmp	r6, r8
 80025f4:	bf28      	it	cs
 80025f6:	4646      	movcs	r6, r8
 80025f8:	4632      	mov	r2, r6
 80025fa:	4649      	mov	r1, r9
 80025fc:	6820      	ldr	r0, [r4, #0]
 80025fe:	f000 faaa 	bl	8002b56 <memmove>
 8002602:	68a3      	ldr	r3, [r4, #8]
 8002604:	1b9b      	subs	r3, r3, r6
 8002606:	60a3      	str	r3, [r4, #8]
 8002608:	6823      	ldr	r3, [r4, #0]
 800260a:	441e      	add	r6, r3
 800260c:	6026      	str	r6, [r4, #0]
 800260e:	2000      	movs	r0, #0
 8002610:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002614:	462a      	mov	r2, r5
 8002616:	f000 fb65 	bl	8002ce4 <_realloc_r>
 800261a:	4606      	mov	r6, r0
 800261c:	2800      	cmp	r0, #0
 800261e:	d1e1      	bne.n	80025e4 <__ssputs_r+0x70>
 8002620:	6921      	ldr	r1, [r4, #16]
 8002622:	4650      	mov	r0, sl
 8002624:	f000 fab2 	bl	8002b8c <_free_r>
 8002628:	e7c7      	b.n	80025ba <__ssputs_r+0x46>
	...

0800262c <_svfiprintf_r>:
 800262c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002630:	b09d      	sub	sp, #116	; 0x74
 8002632:	4680      	mov	r8, r0
 8002634:	9303      	str	r3, [sp, #12]
 8002636:	898b      	ldrh	r3, [r1, #12]
 8002638:	061c      	lsls	r4, r3, #24
 800263a:	460d      	mov	r5, r1
 800263c:	4616      	mov	r6, r2
 800263e:	d50f      	bpl.n	8002660 <_svfiprintf_r+0x34>
 8002640:	690b      	ldr	r3, [r1, #16]
 8002642:	b96b      	cbnz	r3, 8002660 <_svfiprintf_r+0x34>
 8002644:	2140      	movs	r1, #64	; 0x40
 8002646:	f000 faef 	bl	8002c28 <_malloc_r>
 800264a:	6028      	str	r0, [r5, #0]
 800264c:	6128      	str	r0, [r5, #16]
 800264e:	b928      	cbnz	r0, 800265c <_svfiprintf_r+0x30>
 8002650:	230c      	movs	r3, #12
 8002652:	f8c8 3000 	str.w	r3, [r8]
 8002656:	f04f 30ff 	mov.w	r0, #4294967295
 800265a:	e0c5      	b.n	80027e8 <_svfiprintf_r+0x1bc>
 800265c:	2340      	movs	r3, #64	; 0x40
 800265e:	616b      	str	r3, [r5, #20]
 8002660:	2300      	movs	r3, #0
 8002662:	9309      	str	r3, [sp, #36]	; 0x24
 8002664:	2320      	movs	r3, #32
 8002666:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800266a:	2330      	movs	r3, #48	; 0x30
 800266c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002670:	f04f 0b01 	mov.w	fp, #1
 8002674:	4637      	mov	r7, r6
 8002676:	463c      	mov	r4, r7
 8002678:	f814 3b01 	ldrb.w	r3, [r4], #1
 800267c:	2b00      	cmp	r3, #0
 800267e:	d13c      	bne.n	80026fa <_svfiprintf_r+0xce>
 8002680:	ebb7 0a06 	subs.w	sl, r7, r6
 8002684:	d00b      	beq.n	800269e <_svfiprintf_r+0x72>
 8002686:	4653      	mov	r3, sl
 8002688:	4632      	mov	r2, r6
 800268a:	4629      	mov	r1, r5
 800268c:	4640      	mov	r0, r8
 800268e:	f7ff ff71 	bl	8002574 <__ssputs_r>
 8002692:	3001      	adds	r0, #1
 8002694:	f000 80a3 	beq.w	80027de <_svfiprintf_r+0x1b2>
 8002698:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800269a:	4453      	add	r3, sl
 800269c:	9309      	str	r3, [sp, #36]	; 0x24
 800269e:	783b      	ldrb	r3, [r7, #0]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	f000 809c 	beq.w	80027de <_svfiprintf_r+0x1b2>
 80026a6:	2300      	movs	r3, #0
 80026a8:	f04f 32ff 	mov.w	r2, #4294967295
 80026ac:	9304      	str	r3, [sp, #16]
 80026ae:	9307      	str	r3, [sp, #28]
 80026b0:	9205      	str	r2, [sp, #20]
 80026b2:	9306      	str	r3, [sp, #24]
 80026b4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80026b8:	931a      	str	r3, [sp, #104]	; 0x68
 80026ba:	2205      	movs	r2, #5
 80026bc:	7821      	ldrb	r1, [r4, #0]
 80026be:	4850      	ldr	r0, [pc, #320]	; (8002800 <_svfiprintf_r+0x1d4>)
 80026c0:	f7fd fd86 	bl	80001d0 <memchr>
 80026c4:	1c67      	adds	r7, r4, #1
 80026c6:	9b04      	ldr	r3, [sp, #16]
 80026c8:	b9d8      	cbnz	r0, 8002702 <_svfiprintf_r+0xd6>
 80026ca:	06d9      	lsls	r1, r3, #27
 80026cc:	bf44      	itt	mi
 80026ce:	2220      	movmi	r2, #32
 80026d0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80026d4:	071a      	lsls	r2, r3, #28
 80026d6:	bf44      	itt	mi
 80026d8:	222b      	movmi	r2, #43	; 0x2b
 80026da:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80026de:	7822      	ldrb	r2, [r4, #0]
 80026e0:	2a2a      	cmp	r2, #42	; 0x2a
 80026e2:	d016      	beq.n	8002712 <_svfiprintf_r+0xe6>
 80026e4:	9a07      	ldr	r2, [sp, #28]
 80026e6:	2100      	movs	r1, #0
 80026e8:	200a      	movs	r0, #10
 80026ea:	4627      	mov	r7, r4
 80026ec:	3401      	adds	r4, #1
 80026ee:	783b      	ldrb	r3, [r7, #0]
 80026f0:	3b30      	subs	r3, #48	; 0x30
 80026f2:	2b09      	cmp	r3, #9
 80026f4:	d951      	bls.n	800279a <_svfiprintf_r+0x16e>
 80026f6:	b1c9      	cbz	r1, 800272c <_svfiprintf_r+0x100>
 80026f8:	e011      	b.n	800271e <_svfiprintf_r+0xf2>
 80026fa:	2b25      	cmp	r3, #37	; 0x25
 80026fc:	d0c0      	beq.n	8002680 <_svfiprintf_r+0x54>
 80026fe:	4627      	mov	r7, r4
 8002700:	e7b9      	b.n	8002676 <_svfiprintf_r+0x4a>
 8002702:	4a3f      	ldr	r2, [pc, #252]	; (8002800 <_svfiprintf_r+0x1d4>)
 8002704:	1a80      	subs	r0, r0, r2
 8002706:	fa0b f000 	lsl.w	r0, fp, r0
 800270a:	4318      	orrs	r0, r3
 800270c:	9004      	str	r0, [sp, #16]
 800270e:	463c      	mov	r4, r7
 8002710:	e7d3      	b.n	80026ba <_svfiprintf_r+0x8e>
 8002712:	9a03      	ldr	r2, [sp, #12]
 8002714:	1d11      	adds	r1, r2, #4
 8002716:	6812      	ldr	r2, [r2, #0]
 8002718:	9103      	str	r1, [sp, #12]
 800271a:	2a00      	cmp	r2, #0
 800271c:	db01      	blt.n	8002722 <_svfiprintf_r+0xf6>
 800271e:	9207      	str	r2, [sp, #28]
 8002720:	e004      	b.n	800272c <_svfiprintf_r+0x100>
 8002722:	4252      	negs	r2, r2
 8002724:	f043 0302 	orr.w	r3, r3, #2
 8002728:	9207      	str	r2, [sp, #28]
 800272a:	9304      	str	r3, [sp, #16]
 800272c:	783b      	ldrb	r3, [r7, #0]
 800272e:	2b2e      	cmp	r3, #46	; 0x2e
 8002730:	d10e      	bne.n	8002750 <_svfiprintf_r+0x124>
 8002732:	787b      	ldrb	r3, [r7, #1]
 8002734:	2b2a      	cmp	r3, #42	; 0x2a
 8002736:	f107 0101 	add.w	r1, r7, #1
 800273a:	d132      	bne.n	80027a2 <_svfiprintf_r+0x176>
 800273c:	9b03      	ldr	r3, [sp, #12]
 800273e:	1d1a      	adds	r2, r3, #4
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	9203      	str	r2, [sp, #12]
 8002744:	2b00      	cmp	r3, #0
 8002746:	bfb8      	it	lt
 8002748:	f04f 33ff 	movlt.w	r3, #4294967295
 800274c:	3702      	adds	r7, #2
 800274e:	9305      	str	r3, [sp, #20]
 8002750:	4c2c      	ldr	r4, [pc, #176]	; (8002804 <_svfiprintf_r+0x1d8>)
 8002752:	7839      	ldrb	r1, [r7, #0]
 8002754:	2203      	movs	r2, #3
 8002756:	4620      	mov	r0, r4
 8002758:	f7fd fd3a 	bl	80001d0 <memchr>
 800275c:	b138      	cbz	r0, 800276e <_svfiprintf_r+0x142>
 800275e:	2340      	movs	r3, #64	; 0x40
 8002760:	1b00      	subs	r0, r0, r4
 8002762:	fa03 f000 	lsl.w	r0, r3, r0
 8002766:	9b04      	ldr	r3, [sp, #16]
 8002768:	4303      	orrs	r3, r0
 800276a:	9304      	str	r3, [sp, #16]
 800276c:	3701      	adds	r7, #1
 800276e:	7839      	ldrb	r1, [r7, #0]
 8002770:	4825      	ldr	r0, [pc, #148]	; (8002808 <_svfiprintf_r+0x1dc>)
 8002772:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002776:	2206      	movs	r2, #6
 8002778:	1c7e      	adds	r6, r7, #1
 800277a:	f7fd fd29 	bl	80001d0 <memchr>
 800277e:	2800      	cmp	r0, #0
 8002780:	d035      	beq.n	80027ee <_svfiprintf_r+0x1c2>
 8002782:	4b22      	ldr	r3, [pc, #136]	; (800280c <_svfiprintf_r+0x1e0>)
 8002784:	b9fb      	cbnz	r3, 80027c6 <_svfiprintf_r+0x19a>
 8002786:	9b03      	ldr	r3, [sp, #12]
 8002788:	3307      	adds	r3, #7
 800278a:	f023 0307 	bic.w	r3, r3, #7
 800278e:	3308      	adds	r3, #8
 8002790:	9303      	str	r3, [sp, #12]
 8002792:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002794:	444b      	add	r3, r9
 8002796:	9309      	str	r3, [sp, #36]	; 0x24
 8002798:	e76c      	b.n	8002674 <_svfiprintf_r+0x48>
 800279a:	fb00 3202 	mla	r2, r0, r2, r3
 800279e:	2101      	movs	r1, #1
 80027a0:	e7a3      	b.n	80026ea <_svfiprintf_r+0xbe>
 80027a2:	2300      	movs	r3, #0
 80027a4:	9305      	str	r3, [sp, #20]
 80027a6:	4618      	mov	r0, r3
 80027a8:	240a      	movs	r4, #10
 80027aa:	460f      	mov	r7, r1
 80027ac:	3101      	adds	r1, #1
 80027ae:	783a      	ldrb	r2, [r7, #0]
 80027b0:	3a30      	subs	r2, #48	; 0x30
 80027b2:	2a09      	cmp	r2, #9
 80027b4:	d903      	bls.n	80027be <_svfiprintf_r+0x192>
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d0ca      	beq.n	8002750 <_svfiprintf_r+0x124>
 80027ba:	9005      	str	r0, [sp, #20]
 80027bc:	e7c8      	b.n	8002750 <_svfiprintf_r+0x124>
 80027be:	fb04 2000 	mla	r0, r4, r0, r2
 80027c2:	2301      	movs	r3, #1
 80027c4:	e7f1      	b.n	80027aa <_svfiprintf_r+0x17e>
 80027c6:	ab03      	add	r3, sp, #12
 80027c8:	9300      	str	r3, [sp, #0]
 80027ca:	462a      	mov	r2, r5
 80027cc:	4b10      	ldr	r3, [pc, #64]	; (8002810 <_svfiprintf_r+0x1e4>)
 80027ce:	a904      	add	r1, sp, #16
 80027d0:	4640      	mov	r0, r8
 80027d2:	f3af 8000 	nop.w
 80027d6:	f1b0 3fff 	cmp.w	r0, #4294967295
 80027da:	4681      	mov	r9, r0
 80027dc:	d1d9      	bne.n	8002792 <_svfiprintf_r+0x166>
 80027de:	89ab      	ldrh	r3, [r5, #12]
 80027e0:	065b      	lsls	r3, r3, #25
 80027e2:	f53f af38 	bmi.w	8002656 <_svfiprintf_r+0x2a>
 80027e6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80027e8:	b01d      	add	sp, #116	; 0x74
 80027ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80027ee:	ab03      	add	r3, sp, #12
 80027f0:	9300      	str	r3, [sp, #0]
 80027f2:	462a      	mov	r2, r5
 80027f4:	4b06      	ldr	r3, [pc, #24]	; (8002810 <_svfiprintf_r+0x1e4>)
 80027f6:	a904      	add	r1, sp, #16
 80027f8:	4640      	mov	r0, r8
 80027fa:	f000 f881 	bl	8002900 <_printf_i>
 80027fe:	e7ea      	b.n	80027d6 <_svfiprintf_r+0x1aa>
 8002800:	08002dda 	.word	0x08002dda
 8002804:	08002de0 	.word	0x08002de0
 8002808:	08002de4 	.word	0x08002de4
 800280c:	00000000 	.word	0x00000000
 8002810:	08002575 	.word	0x08002575

08002814 <_printf_common>:
 8002814:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002818:	4691      	mov	r9, r2
 800281a:	461f      	mov	r7, r3
 800281c:	688a      	ldr	r2, [r1, #8]
 800281e:	690b      	ldr	r3, [r1, #16]
 8002820:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002824:	4293      	cmp	r3, r2
 8002826:	bfb8      	it	lt
 8002828:	4613      	movlt	r3, r2
 800282a:	f8c9 3000 	str.w	r3, [r9]
 800282e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002832:	4606      	mov	r6, r0
 8002834:	460c      	mov	r4, r1
 8002836:	b112      	cbz	r2, 800283e <_printf_common+0x2a>
 8002838:	3301      	adds	r3, #1
 800283a:	f8c9 3000 	str.w	r3, [r9]
 800283e:	6823      	ldr	r3, [r4, #0]
 8002840:	0699      	lsls	r1, r3, #26
 8002842:	bf42      	ittt	mi
 8002844:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002848:	3302      	addmi	r3, #2
 800284a:	f8c9 3000 	strmi.w	r3, [r9]
 800284e:	6825      	ldr	r5, [r4, #0]
 8002850:	f015 0506 	ands.w	r5, r5, #6
 8002854:	d107      	bne.n	8002866 <_printf_common+0x52>
 8002856:	f104 0a19 	add.w	sl, r4, #25
 800285a:	68e3      	ldr	r3, [r4, #12]
 800285c:	f8d9 2000 	ldr.w	r2, [r9]
 8002860:	1a9b      	subs	r3, r3, r2
 8002862:	429d      	cmp	r5, r3
 8002864:	db29      	blt.n	80028ba <_printf_common+0xa6>
 8002866:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800286a:	6822      	ldr	r2, [r4, #0]
 800286c:	3300      	adds	r3, #0
 800286e:	bf18      	it	ne
 8002870:	2301      	movne	r3, #1
 8002872:	0692      	lsls	r2, r2, #26
 8002874:	d42e      	bmi.n	80028d4 <_printf_common+0xc0>
 8002876:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800287a:	4639      	mov	r1, r7
 800287c:	4630      	mov	r0, r6
 800287e:	47c0      	blx	r8
 8002880:	3001      	adds	r0, #1
 8002882:	d021      	beq.n	80028c8 <_printf_common+0xb4>
 8002884:	6823      	ldr	r3, [r4, #0]
 8002886:	68e5      	ldr	r5, [r4, #12]
 8002888:	f8d9 2000 	ldr.w	r2, [r9]
 800288c:	f003 0306 	and.w	r3, r3, #6
 8002890:	2b04      	cmp	r3, #4
 8002892:	bf08      	it	eq
 8002894:	1aad      	subeq	r5, r5, r2
 8002896:	68a3      	ldr	r3, [r4, #8]
 8002898:	6922      	ldr	r2, [r4, #16]
 800289a:	bf0c      	ite	eq
 800289c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80028a0:	2500      	movne	r5, #0
 80028a2:	4293      	cmp	r3, r2
 80028a4:	bfc4      	itt	gt
 80028a6:	1a9b      	subgt	r3, r3, r2
 80028a8:	18ed      	addgt	r5, r5, r3
 80028aa:	f04f 0900 	mov.w	r9, #0
 80028ae:	341a      	adds	r4, #26
 80028b0:	454d      	cmp	r5, r9
 80028b2:	d11b      	bne.n	80028ec <_printf_common+0xd8>
 80028b4:	2000      	movs	r0, #0
 80028b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80028ba:	2301      	movs	r3, #1
 80028bc:	4652      	mov	r2, sl
 80028be:	4639      	mov	r1, r7
 80028c0:	4630      	mov	r0, r6
 80028c2:	47c0      	blx	r8
 80028c4:	3001      	adds	r0, #1
 80028c6:	d103      	bne.n	80028d0 <_printf_common+0xbc>
 80028c8:	f04f 30ff 	mov.w	r0, #4294967295
 80028cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80028d0:	3501      	adds	r5, #1
 80028d2:	e7c2      	b.n	800285a <_printf_common+0x46>
 80028d4:	18e1      	adds	r1, r4, r3
 80028d6:	1c5a      	adds	r2, r3, #1
 80028d8:	2030      	movs	r0, #48	; 0x30
 80028da:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80028de:	4422      	add	r2, r4
 80028e0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80028e4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80028e8:	3302      	adds	r3, #2
 80028ea:	e7c4      	b.n	8002876 <_printf_common+0x62>
 80028ec:	2301      	movs	r3, #1
 80028ee:	4622      	mov	r2, r4
 80028f0:	4639      	mov	r1, r7
 80028f2:	4630      	mov	r0, r6
 80028f4:	47c0      	blx	r8
 80028f6:	3001      	adds	r0, #1
 80028f8:	d0e6      	beq.n	80028c8 <_printf_common+0xb4>
 80028fa:	f109 0901 	add.w	r9, r9, #1
 80028fe:	e7d7      	b.n	80028b0 <_printf_common+0x9c>

08002900 <_printf_i>:
 8002900:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002904:	4617      	mov	r7, r2
 8002906:	7e0a      	ldrb	r2, [r1, #24]
 8002908:	b085      	sub	sp, #20
 800290a:	2a6e      	cmp	r2, #110	; 0x6e
 800290c:	4698      	mov	r8, r3
 800290e:	4606      	mov	r6, r0
 8002910:	460c      	mov	r4, r1
 8002912:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002914:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8002918:	f000 80bc 	beq.w	8002a94 <_printf_i+0x194>
 800291c:	d81a      	bhi.n	8002954 <_printf_i+0x54>
 800291e:	2a63      	cmp	r2, #99	; 0x63
 8002920:	d02e      	beq.n	8002980 <_printf_i+0x80>
 8002922:	d80a      	bhi.n	800293a <_printf_i+0x3a>
 8002924:	2a00      	cmp	r2, #0
 8002926:	f000 80c8 	beq.w	8002aba <_printf_i+0x1ba>
 800292a:	2a58      	cmp	r2, #88	; 0x58
 800292c:	f000 808a 	beq.w	8002a44 <_printf_i+0x144>
 8002930:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002934:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8002938:	e02a      	b.n	8002990 <_printf_i+0x90>
 800293a:	2a64      	cmp	r2, #100	; 0x64
 800293c:	d001      	beq.n	8002942 <_printf_i+0x42>
 800293e:	2a69      	cmp	r2, #105	; 0x69
 8002940:	d1f6      	bne.n	8002930 <_printf_i+0x30>
 8002942:	6821      	ldr	r1, [r4, #0]
 8002944:	681a      	ldr	r2, [r3, #0]
 8002946:	f011 0f80 	tst.w	r1, #128	; 0x80
 800294a:	d023      	beq.n	8002994 <_printf_i+0x94>
 800294c:	1d11      	adds	r1, r2, #4
 800294e:	6019      	str	r1, [r3, #0]
 8002950:	6813      	ldr	r3, [r2, #0]
 8002952:	e027      	b.n	80029a4 <_printf_i+0xa4>
 8002954:	2a73      	cmp	r2, #115	; 0x73
 8002956:	f000 80b4 	beq.w	8002ac2 <_printf_i+0x1c2>
 800295a:	d808      	bhi.n	800296e <_printf_i+0x6e>
 800295c:	2a6f      	cmp	r2, #111	; 0x6f
 800295e:	d02a      	beq.n	80029b6 <_printf_i+0xb6>
 8002960:	2a70      	cmp	r2, #112	; 0x70
 8002962:	d1e5      	bne.n	8002930 <_printf_i+0x30>
 8002964:	680a      	ldr	r2, [r1, #0]
 8002966:	f042 0220 	orr.w	r2, r2, #32
 800296a:	600a      	str	r2, [r1, #0]
 800296c:	e003      	b.n	8002976 <_printf_i+0x76>
 800296e:	2a75      	cmp	r2, #117	; 0x75
 8002970:	d021      	beq.n	80029b6 <_printf_i+0xb6>
 8002972:	2a78      	cmp	r2, #120	; 0x78
 8002974:	d1dc      	bne.n	8002930 <_printf_i+0x30>
 8002976:	2278      	movs	r2, #120	; 0x78
 8002978:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800297c:	496e      	ldr	r1, [pc, #440]	; (8002b38 <_printf_i+0x238>)
 800297e:	e064      	b.n	8002a4a <_printf_i+0x14a>
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8002986:	1d11      	adds	r1, r2, #4
 8002988:	6019      	str	r1, [r3, #0]
 800298a:	6813      	ldr	r3, [r2, #0]
 800298c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002990:	2301      	movs	r3, #1
 8002992:	e0a3      	b.n	8002adc <_printf_i+0x1dc>
 8002994:	f011 0f40 	tst.w	r1, #64	; 0x40
 8002998:	f102 0104 	add.w	r1, r2, #4
 800299c:	6019      	str	r1, [r3, #0]
 800299e:	d0d7      	beq.n	8002950 <_printf_i+0x50>
 80029a0:	f9b2 3000 	ldrsh.w	r3, [r2]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	da03      	bge.n	80029b0 <_printf_i+0xb0>
 80029a8:	222d      	movs	r2, #45	; 0x2d
 80029aa:	425b      	negs	r3, r3
 80029ac:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80029b0:	4962      	ldr	r1, [pc, #392]	; (8002b3c <_printf_i+0x23c>)
 80029b2:	220a      	movs	r2, #10
 80029b4:	e017      	b.n	80029e6 <_printf_i+0xe6>
 80029b6:	6820      	ldr	r0, [r4, #0]
 80029b8:	6819      	ldr	r1, [r3, #0]
 80029ba:	f010 0f80 	tst.w	r0, #128	; 0x80
 80029be:	d003      	beq.n	80029c8 <_printf_i+0xc8>
 80029c0:	1d08      	adds	r0, r1, #4
 80029c2:	6018      	str	r0, [r3, #0]
 80029c4:	680b      	ldr	r3, [r1, #0]
 80029c6:	e006      	b.n	80029d6 <_printf_i+0xd6>
 80029c8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80029cc:	f101 0004 	add.w	r0, r1, #4
 80029d0:	6018      	str	r0, [r3, #0]
 80029d2:	d0f7      	beq.n	80029c4 <_printf_i+0xc4>
 80029d4:	880b      	ldrh	r3, [r1, #0]
 80029d6:	4959      	ldr	r1, [pc, #356]	; (8002b3c <_printf_i+0x23c>)
 80029d8:	2a6f      	cmp	r2, #111	; 0x6f
 80029da:	bf14      	ite	ne
 80029dc:	220a      	movne	r2, #10
 80029de:	2208      	moveq	r2, #8
 80029e0:	2000      	movs	r0, #0
 80029e2:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80029e6:	6865      	ldr	r5, [r4, #4]
 80029e8:	60a5      	str	r5, [r4, #8]
 80029ea:	2d00      	cmp	r5, #0
 80029ec:	f2c0 809c 	blt.w	8002b28 <_printf_i+0x228>
 80029f0:	6820      	ldr	r0, [r4, #0]
 80029f2:	f020 0004 	bic.w	r0, r0, #4
 80029f6:	6020      	str	r0, [r4, #0]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d13f      	bne.n	8002a7c <_printf_i+0x17c>
 80029fc:	2d00      	cmp	r5, #0
 80029fe:	f040 8095 	bne.w	8002b2c <_printf_i+0x22c>
 8002a02:	4675      	mov	r5, lr
 8002a04:	2a08      	cmp	r2, #8
 8002a06:	d10b      	bne.n	8002a20 <_printf_i+0x120>
 8002a08:	6823      	ldr	r3, [r4, #0]
 8002a0a:	07da      	lsls	r2, r3, #31
 8002a0c:	d508      	bpl.n	8002a20 <_printf_i+0x120>
 8002a0e:	6923      	ldr	r3, [r4, #16]
 8002a10:	6862      	ldr	r2, [r4, #4]
 8002a12:	429a      	cmp	r2, r3
 8002a14:	bfde      	ittt	le
 8002a16:	2330      	movle	r3, #48	; 0x30
 8002a18:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002a1c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002a20:	ebae 0305 	sub.w	r3, lr, r5
 8002a24:	6123      	str	r3, [r4, #16]
 8002a26:	f8cd 8000 	str.w	r8, [sp]
 8002a2a:	463b      	mov	r3, r7
 8002a2c:	aa03      	add	r2, sp, #12
 8002a2e:	4621      	mov	r1, r4
 8002a30:	4630      	mov	r0, r6
 8002a32:	f7ff feef 	bl	8002814 <_printf_common>
 8002a36:	3001      	adds	r0, #1
 8002a38:	d155      	bne.n	8002ae6 <_printf_i+0x1e6>
 8002a3a:	f04f 30ff 	mov.w	r0, #4294967295
 8002a3e:	b005      	add	sp, #20
 8002a40:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002a44:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8002a48:	493c      	ldr	r1, [pc, #240]	; (8002b3c <_printf_i+0x23c>)
 8002a4a:	6822      	ldr	r2, [r4, #0]
 8002a4c:	6818      	ldr	r0, [r3, #0]
 8002a4e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002a52:	f100 0504 	add.w	r5, r0, #4
 8002a56:	601d      	str	r5, [r3, #0]
 8002a58:	d001      	beq.n	8002a5e <_printf_i+0x15e>
 8002a5a:	6803      	ldr	r3, [r0, #0]
 8002a5c:	e002      	b.n	8002a64 <_printf_i+0x164>
 8002a5e:	0655      	lsls	r5, r2, #25
 8002a60:	d5fb      	bpl.n	8002a5a <_printf_i+0x15a>
 8002a62:	8803      	ldrh	r3, [r0, #0]
 8002a64:	07d0      	lsls	r0, r2, #31
 8002a66:	bf44      	itt	mi
 8002a68:	f042 0220 	orrmi.w	r2, r2, #32
 8002a6c:	6022      	strmi	r2, [r4, #0]
 8002a6e:	b91b      	cbnz	r3, 8002a78 <_printf_i+0x178>
 8002a70:	6822      	ldr	r2, [r4, #0]
 8002a72:	f022 0220 	bic.w	r2, r2, #32
 8002a76:	6022      	str	r2, [r4, #0]
 8002a78:	2210      	movs	r2, #16
 8002a7a:	e7b1      	b.n	80029e0 <_printf_i+0xe0>
 8002a7c:	4675      	mov	r5, lr
 8002a7e:	fbb3 f0f2 	udiv	r0, r3, r2
 8002a82:	fb02 3310 	mls	r3, r2, r0, r3
 8002a86:	5ccb      	ldrb	r3, [r1, r3]
 8002a88:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	2800      	cmp	r0, #0
 8002a90:	d1f5      	bne.n	8002a7e <_printf_i+0x17e>
 8002a92:	e7b7      	b.n	8002a04 <_printf_i+0x104>
 8002a94:	6808      	ldr	r0, [r1, #0]
 8002a96:	681a      	ldr	r2, [r3, #0]
 8002a98:	6949      	ldr	r1, [r1, #20]
 8002a9a:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002a9e:	d004      	beq.n	8002aaa <_printf_i+0x1aa>
 8002aa0:	1d10      	adds	r0, r2, #4
 8002aa2:	6018      	str	r0, [r3, #0]
 8002aa4:	6813      	ldr	r3, [r2, #0]
 8002aa6:	6019      	str	r1, [r3, #0]
 8002aa8:	e007      	b.n	8002aba <_printf_i+0x1ba>
 8002aaa:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002aae:	f102 0004 	add.w	r0, r2, #4
 8002ab2:	6018      	str	r0, [r3, #0]
 8002ab4:	6813      	ldr	r3, [r2, #0]
 8002ab6:	d0f6      	beq.n	8002aa6 <_printf_i+0x1a6>
 8002ab8:	8019      	strh	r1, [r3, #0]
 8002aba:	2300      	movs	r3, #0
 8002abc:	6123      	str	r3, [r4, #16]
 8002abe:	4675      	mov	r5, lr
 8002ac0:	e7b1      	b.n	8002a26 <_printf_i+0x126>
 8002ac2:	681a      	ldr	r2, [r3, #0]
 8002ac4:	1d11      	adds	r1, r2, #4
 8002ac6:	6019      	str	r1, [r3, #0]
 8002ac8:	6815      	ldr	r5, [r2, #0]
 8002aca:	6862      	ldr	r2, [r4, #4]
 8002acc:	2100      	movs	r1, #0
 8002ace:	4628      	mov	r0, r5
 8002ad0:	f7fd fb7e 	bl	80001d0 <memchr>
 8002ad4:	b108      	cbz	r0, 8002ada <_printf_i+0x1da>
 8002ad6:	1b40      	subs	r0, r0, r5
 8002ad8:	6060      	str	r0, [r4, #4]
 8002ada:	6863      	ldr	r3, [r4, #4]
 8002adc:	6123      	str	r3, [r4, #16]
 8002ade:	2300      	movs	r3, #0
 8002ae0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002ae4:	e79f      	b.n	8002a26 <_printf_i+0x126>
 8002ae6:	6923      	ldr	r3, [r4, #16]
 8002ae8:	462a      	mov	r2, r5
 8002aea:	4639      	mov	r1, r7
 8002aec:	4630      	mov	r0, r6
 8002aee:	47c0      	blx	r8
 8002af0:	3001      	adds	r0, #1
 8002af2:	d0a2      	beq.n	8002a3a <_printf_i+0x13a>
 8002af4:	6823      	ldr	r3, [r4, #0]
 8002af6:	079b      	lsls	r3, r3, #30
 8002af8:	d507      	bpl.n	8002b0a <_printf_i+0x20a>
 8002afa:	2500      	movs	r5, #0
 8002afc:	f104 0919 	add.w	r9, r4, #25
 8002b00:	68e3      	ldr	r3, [r4, #12]
 8002b02:	9a03      	ldr	r2, [sp, #12]
 8002b04:	1a9b      	subs	r3, r3, r2
 8002b06:	429d      	cmp	r5, r3
 8002b08:	db05      	blt.n	8002b16 <_printf_i+0x216>
 8002b0a:	68e0      	ldr	r0, [r4, #12]
 8002b0c:	9b03      	ldr	r3, [sp, #12]
 8002b0e:	4298      	cmp	r0, r3
 8002b10:	bfb8      	it	lt
 8002b12:	4618      	movlt	r0, r3
 8002b14:	e793      	b.n	8002a3e <_printf_i+0x13e>
 8002b16:	2301      	movs	r3, #1
 8002b18:	464a      	mov	r2, r9
 8002b1a:	4639      	mov	r1, r7
 8002b1c:	4630      	mov	r0, r6
 8002b1e:	47c0      	blx	r8
 8002b20:	3001      	adds	r0, #1
 8002b22:	d08a      	beq.n	8002a3a <_printf_i+0x13a>
 8002b24:	3501      	adds	r5, #1
 8002b26:	e7eb      	b.n	8002b00 <_printf_i+0x200>
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d1a7      	bne.n	8002a7c <_printf_i+0x17c>
 8002b2c:	780b      	ldrb	r3, [r1, #0]
 8002b2e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002b32:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002b36:	e765      	b.n	8002a04 <_printf_i+0x104>
 8002b38:	08002dfc 	.word	0x08002dfc
 8002b3c:	08002deb 	.word	0x08002deb

08002b40 <memcpy>:
 8002b40:	b510      	push	{r4, lr}
 8002b42:	1e43      	subs	r3, r0, #1
 8002b44:	440a      	add	r2, r1
 8002b46:	4291      	cmp	r1, r2
 8002b48:	d100      	bne.n	8002b4c <memcpy+0xc>
 8002b4a:	bd10      	pop	{r4, pc}
 8002b4c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002b50:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002b54:	e7f7      	b.n	8002b46 <memcpy+0x6>

08002b56 <memmove>:
 8002b56:	4288      	cmp	r0, r1
 8002b58:	b510      	push	{r4, lr}
 8002b5a:	eb01 0302 	add.w	r3, r1, r2
 8002b5e:	d803      	bhi.n	8002b68 <memmove+0x12>
 8002b60:	1e42      	subs	r2, r0, #1
 8002b62:	4299      	cmp	r1, r3
 8002b64:	d10c      	bne.n	8002b80 <memmove+0x2a>
 8002b66:	bd10      	pop	{r4, pc}
 8002b68:	4298      	cmp	r0, r3
 8002b6a:	d2f9      	bcs.n	8002b60 <memmove+0xa>
 8002b6c:	1881      	adds	r1, r0, r2
 8002b6e:	1ad2      	subs	r2, r2, r3
 8002b70:	42d3      	cmn	r3, r2
 8002b72:	d100      	bne.n	8002b76 <memmove+0x20>
 8002b74:	bd10      	pop	{r4, pc}
 8002b76:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002b7a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8002b7e:	e7f7      	b.n	8002b70 <memmove+0x1a>
 8002b80:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002b84:	f802 4f01 	strb.w	r4, [r2, #1]!
 8002b88:	e7eb      	b.n	8002b62 <memmove+0xc>
	...

08002b8c <_free_r>:
 8002b8c:	b538      	push	{r3, r4, r5, lr}
 8002b8e:	4605      	mov	r5, r0
 8002b90:	2900      	cmp	r1, #0
 8002b92:	d045      	beq.n	8002c20 <_free_r+0x94>
 8002b94:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002b98:	1f0c      	subs	r4, r1, #4
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	bfb8      	it	lt
 8002b9e:	18e4      	addlt	r4, r4, r3
 8002ba0:	f000 f8d6 	bl	8002d50 <__malloc_lock>
 8002ba4:	4a1f      	ldr	r2, [pc, #124]	; (8002c24 <_free_r+0x98>)
 8002ba6:	6813      	ldr	r3, [r2, #0]
 8002ba8:	4610      	mov	r0, r2
 8002baa:	b933      	cbnz	r3, 8002bba <_free_r+0x2e>
 8002bac:	6063      	str	r3, [r4, #4]
 8002bae:	6014      	str	r4, [r2, #0]
 8002bb0:	4628      	mov	r0, r5
 8002bb2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002bb6:	f000 b8cc 	b.w	8002d52 <__malloc_unlock>
 8002bba:	42a3      	cmp	r3, r4
 8002bbc:	d90c      	bls.n	8002bd8 <_free_r+0x4c>
 8002bbe:	6821      	ldr	r1, [r4, #0]
 8002bc0:	1862      	adds	r2, r4, r1
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	bf04      	itt	eq
 8002bc6:	681a      	ldreq	r2, [r3, #0]
 8002bc8:	685b      	ldreq	r3, [r3, #4]
 8002bca:	6063      	str	r3, [r4, #4]
 8002bcc:	bf04      	itt	eq
 8002bce:	1852      	addeq	r2, r2, r1
 8002bd0:	6022      	streq	r2, [r4, #0]
 8002bd2:	6004      	str	r4, [r0, #0]
 8002bd4:	e7ec      	b.n	8002bb0 <_free_r+0x24>
 8002bd6:	4613      	mov	r3, r2
 8002bd8:	685a      	ldr	r2, [r3, #4]
 8002bda:	b10a      	cbz	r2, 8002be0 <_free_r+0x54>
 8002bdc:	42a2      	cmp	r2, r4
 8002bde:	d9fa      	bls.n	8002bd6 <_free_r+0x4a>
 8002be0:	6819      	ldr	r1, [r3, #0]
 8002be2:	1858      	adds	r0, r3, r1
 8002be4:	42a0      	cmp	r0, r4
 8002be6:	d10b      	bne.n	8002c00 <_free_r+0x74>
 8002be8:	6820      	ldr	r0, [r4, #0]
 8002bea:	4401      	add	r1, r0
 8002bec:	1858      	adds	r0, r3, r1
 8002bee:	4282      	cmp	r2, r0
 8002bf0:	6019      	str	r1, [r3, #0]
 8002bf2:	d1dd      	bne.n	8002bb0 <_free_r+0x24>
 8002bf4:	6810      	ldr	r0, [r2, #0]
 8002bf6:	6852      	ldr	r2, [r2, #4]
 8002bf8:	605a      	str	r2, [r3, #4]
 8002bfa:	4401      	add	r1, r0
 8002bfc:	6019      	str	r1, [r3, #0]
 8002bfe:	e7d7      	b.n	8002bb0 <_free_r+0x24>
 8002c00:	d902      	bls.n	8002c08 <_free_r+0x7c>
 8002c02:	230c      	movs	r3, #12
 8002c04:	602b      	str	r3, [r5, #0]
 8002c06:	e7d3      	b.n	8002bb0 <_free_r+0x24>
 8002c08:	6820      	ldr	r0, [r4, #0]
 8002c0a:	1821      	adds	r1, r4, r0
 8002c0c:	428a      	cmp	r2, r1
 8002c0e:	bf04      	itt	eq
 8002c10:	6811      	ldreq	r1, [r2, #0]
 8002c12:	6852      	ldreq	r2, [r2, #4]
 8002c14:	6062      	str	r2, [r4, #4]
 8002c16:	bf04      	itt	eq
 8002c18:	1809      	addeq	r1, r1, r0
 8002c1a:	6021      	streq	r1, [r4, #0]
 8002c1c:	605c      	str	r4, [r3, #4]
 8002c1e:	e7c7      	b.n	8002bb0 <_free_r+0x24>
 8002c20:	bd38      	pop	{r3, r4, r5, pc}
 8002c22:	bf00      	nop
 8002c24:	200000a8 	.word	0x200000a8

08002c28 <_malloc_r>:
 8002c28:	b570      	push	{r4, r5, r6, lr}
 8002c2a:	1ccd      	adds	r5, r1, #3
 8002c2c:	f025 0503 	bic.w	r5, r5, #3
 8002c30:	3508      	adds	r5, #8
 8002c32:	2d0c      	cmp	r5, #12
 8002c34:	bf38      	it	cc
 8002c36:	250c      	movcc	r5, #12
 8002c38:	2d00      	cmp	r5, #0
 8002c3a:	4606      	mov	r6, r0
 8002c3c:	db01      	blt.n	8002c42 <_malloc_r+0x1a>
 8002c3e:	42a9      	cmp	r1, r5
 8002c40:	d903      	bls.n	8002c4a <_malloc_r+0x22>
 8002c42:	230c      	movs	r3, #12
 8002c44:	6033      	str	r3, [r6, #0]
 8002c46:	2000      	movs	r0, #0
 8002c48:	bd70      	pop	{r4, r5, r6, pc}
 8002c4a:	f000 f881 	bl	8002d50 <__malloc_lock>
 8002c4e:	4a23      	ldr	r2, [pc, #140]	; (8002cdc <_malloc_r+0xb4>)
 8002c50:	6814      	ldr	r4, [r2, #0]
 8002c52:	4621      	mov	r1, r4
 8002c54:	b991      	cbnz	r1, 8002c7c <_malloc_r+0x54>
 8002c56:	4c22      	ldr	r4, [pc, #136]	; (8002ce0 <_malloc_r+0xb8>)
 8002c58:	6823      	ldr	r3, [r4, #0]
 8002c5a:	b91b      	cbnz	r3, 8002c64 <_malloc_r+0x3c>
 8002c5c:	4630      	mov	r0, r6
 8002c5e:	f000 f867 	bl	8002d30 <_sbrk_r>
 8002c62:	6020      	str	r0, [r4, #0]
 8002c64:	4629      	mov	r1, r5
 8002c66:	4630      	mov	r0, r6
 8002c68:	f000 f862 	bl	8002d30 <_sbrk_r>
 8002c6c:	1c43      	adds	r3, r0, #1
 8002c6e:	d126      	bne.n	8002cbe <_malloc_r+0x96>
 8002c70:	230c      	movs	r3, #12
 8002c72:	6033      	str	r3, [r6, #0]
 8002c74:	4630      	mov	r0, r6
 8002c76:	f000 f86c 	bl	8002d52 <__malloc_unlock>
 8002c7a:	e7e4      	b.n	8002c46 <_malloc_r+0x1e>
 8002c7c:	680b      	ldr	r3, [r1, #0]
 8002c7e:	1b5b      	subs	r3, r3, r5
 8002c80:	d41a      	bmi.n	8002cb8 <_malloc_r+0x90>
 8002c82:	2b0b      	cmp	r3, #11
 8002c84:	d90f      	bls.n	8002ca6 <_malloc_r+0x7e>
 8002c86:	600b      	str	r3, [r1, #0]
 8002c88:	50cd      	str	r5, [r1, r3]
 8002c8a:	18cc      	adds	r4, r1, r3
 8002c8c:	4630      	mov	r0, r6
 8002c8e:	f000 f860 	bl	8002d52 <__malloc_unlock>
 8002c92:	f104 000b 	add.w	r0, r4, #11
 8002c96:	1d23      	adds	r3, r4, #4
 8002c98:	f020 0007 	bic.w	r0, r0, #7
 8002c9c:	1ac3      	subs	r3, r0, r3
 8002c9e:	d01b      	beq.n	8002cd8 <_malloc_r+0xb0>
 8002ca0:	425a      	negs	r2, r3
 8002ca2:	50e2      	str	r2, [r4, r3]
 8002ca4:	bd70      	pop	{r4, r5, r6, pc}
 8002ca6:	428c      	cmp	r4, r1
 8002ca8:	bf0d      	iteet	eq
 8002caa:	6863      	ldreq	r3, [r4, #4]
 8002cac:	684b      	ldrne	r3, [r1, #4]
 8002cae:	6063      	strne	r3, [r4, #4]
 8002cb0:	6013      	streq	r3, [r2, #0]
 8002cb2:	bf18      	it	ne
 8002cb4:	460c      	movne	r4, r1
 8002cb6:	e7e9      	b.n	8002c8c <_malloc_r+0x64>
 8002cb8:	460c      	mov	r4, r1
 8002cba:	6849      	ldr	r1, [r1, #4]
 8002cbc:	e7ca      	b.n	8002c54 <_malloc_r+0x2c>
 8002cbe:	1cc4      	adds	r4, r0, #3
 8002cc0:	f024 0403 	bic.w	r4, r4, #3
 8002cc4:	42a0      	cmp	r0, r4
 8002cc6:	d005      	beq.n	8002cd4 <_malloc_r+0xac>
 8002cc8:	1a21      	subs	r1, r4, r0
 8002cca:	4630      	mov	r0, r6
 8002ccc:	f000 f830 	bl	8002d30 <_sbrk_r>
 8002cd0:	3001      	adds	r0, #1
 8002cd2:	d0cd      	beq.n	8002c70 <_malloc_r+0x48>
 8002cd4:	6025      	str	r5, [r4, #0]
 8002cd6:	e7d9      	b.n	8002c8c <_malloc_r+0x64>
 8002cd8:	bd70      	pop	{r4, r5, r6, pc}
 8002cda:	bf00      	nop
 8002cdc:	200000a8 	.word	0x200000a8
 8002ce0:	200000ac 	.word	0x200000ac

08002ce4 <_realloc_r>:
 8002ce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ce6:	4607      	mov	r7, r0
 8002ce8:	4614      	mov	r4, r2
 8002cea:	460e      	mov	r6, r1
 8002cec:	b921      	cbnz	r1, 8002cf8 <_realloc_r+0x14>
 8002cee:	4611      	mov	r1, r2
 8002cf0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002cf4:	f7ff bf98 	b.w	8002c28 <_malloc_r>
 8002cf8:	b922      	cbnz	r2, 8002d04 <_realloc_r+0x20>
 8002cfa:	f7ff ff47 	bl	8002b8c <_free_r>
 8002cfe:	4625      	mov	r5, r4
 8002d00:	4628      	mov	r0, r5
 8002d02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002d04:	f000 f826 	bl	8002d54 <_malloc_usable_size_r>
 8002d08:	4284      	cmp	r4, r0
 8002d0a:	d90f      	bls.n	8002d2c <_realloc_r+0x48>
 8002d0c:	4621      	mov	r1, r4
 8002d0e:	4638      	mov	r0, r7
 8002d10:	f7ff ff8a 	bl	8002c28 <_malloc_r>
 8002d14:	4605      	mov	r5, r0
 8002d16:	2800      	cmp	r0, #0
 8002d18:	d0f2      	beq.n	8002d00 <_realloc_r+0x1c>
 8002d1a:	4631      	mov	r1, r6
 8002d1c:	4622      	mov	r2, r4
 8002d1e:	f7ff ff0f 	bl	8002b40 <memcpy>
 8002d22:	4631      	mov	r1, r6
 8002d24:	4638      	mov	r0, r7
 8002d26:	f7ff ff31 	bl	8002b8c <_free_r>
 8002d2a:	e7e9      	b.n	8002d00 <_realloc_r+0x1c>
 8002d2c:	4635      	mov	r5, r6
 8002d2e:	e7e7      	b.n	8002d00 <_realloc_r+0x1c>

08002d30 <_sbrk_r>:
 8002d30:	b538      	push	{r3, r4, r5, lr}
 8002d32:	4c06      	ldr	r4, [pc, #24]	; (8002d4c <_sbrk_r+0x1c>)
 8002d34:	2300      	movs	r3, #0
 8002d36:	4605      	mov	r5, r0
 8002d38:	4608      	mov	r0, r1
 8002d3a:	6023      	str	r3, [r4, #0]
 8002d3c:	f000 f814 	bl	8002d68 <_sbrk>
 8002d40:	1c43      	adds	r3, r0, #1
 8002d42:	d102      	bne.n	8002d4a <_sbrk_r+0x1a>
 8002d44:	6823      	ldr	r3, [r4, #0]
 8002d46:	b103      	cbz	r3, 8002d4a <_sbrk_r+0x1a>
 8002d48:	602b      	str	r3, [r5, #0]
 8002d4a:	bd38      	pop	{r3, r4, r5, pc}
 8002d4c:	20000164 	.word	0x20000164

08002d50 <__malloc_lock>:
 8002d50:	4770      	bx	lr

08002d52 <__malloc_unlock>:
 8002d52:	4770      	bx	lr

08002d54 <_malloc_usable_size_r>:
 8002d54:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8002d58:	2800      	cmp	r0, #0
 8002d5a:	f1a0 0004 	sub.w	r0, r0, #4
 8002d5e:	bfbc      	itt	lt
 8002d60:	580b      	ldrlt	r3, [r1, r0]
 8002d62:	18c0      	addlt	r0, r0, r3
 8002d64:	4770      	bx	lr
	...

08002d68 <_sbrk>:
 8002d68:	4b04      	ldr	r3, [pc, #16]	; (8002d7c <_sbrk+0x14>)
 8002d6a:	6819      	ldr	r1, [r3, #0]
 8002d6c:	4602      	mov	r2, r0
 8002d6e:	b909      	cbnz	r1, 8002d74 <_sbrk+0xc>
 8002d70:	4903      	ldr	r1, [pc, #12]	; (8002d80 <_sbrk+0x18>)
 8002d72:	6019      	str	r1, [r3, #0]
 8002d74:	6818      	ldr	r0, [r3, #0]
 8002d76:	4402      	add	r2, r0
 8002d78:	601a      	str	r2, [r3, #0]
 8002d7a:	4770      	bx	lr
 8002d7c:	200000b0 	.word	0x200000b0
 8002d80:	20000168 	.word	0x20000168

08002d84 <_init>:
 8002d84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d86:	bf00      	nop
 8002d88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d8a:	bc08      	pop	{r3}
 8002d8c:	469e      	mov	lr, r3
 8002d8e:	4770      	bx	lr

08002d90 <_fini>:
 8002d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d92:	bf00      	nop
 8002d94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d96:	bc08      	pop	{r3}
 8002d98:	469e      	mov	lr, r3
 8002d9a:	4770      	bx	lr
