// Seed: 1244311618
module module_0 (
    input logic id_0
);
  always @(1 or posedge id_0) #1;
  assign id_1 = 1 & 1;
  assign id_1 = 1;
endmodule
