timed event graph model; alternative robot task sequences; semiconductor wafer fabrication; wafer quality degradation; tight wafer delay constraints
