// Seed: 2166066603
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_13;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd51,
    parameter id_2 = 32'd97,
    parameter id_8 = 32'd32
) (
    _id_1,
    _id_2,
    id_3
);
  output wire id_3;
  input wire _id_2;
  input wire _id_1;
  logic [id_1  ==  id_2 : -1] id_4 = -1 & 1'b0;
  logic id_5, id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_6,
      id_5,
      id_4,
      id_5,
      id_3,
      id_4,
      id_4
  );
  parameter id_7 = 1;
  integer _id_8;
  wire id_9 = id_7;
  logic [id_8 : -1] id_10;
endmodule
