Release 8.1.03i - xst I.27
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> 
Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
     5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s5000-5-fg900

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 2
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : top.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/dpram.vhd" in Library work.
Entity <dpram> compiled.
Entity <dpram> (Architecture <rtl>) compiled.
Compiling vhdl file "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd" in Library work.
Entity <pg_float_sub_26_16_4_6> compiled.
Entity <pg_float_sub_26_16_4_6> (Architecture <rtl>) compiled.
Entity <pgsub_float_add_26_16_6_uadd_3> compiled.
Entity <pgsub_float_add_26_16_6_uadd_3> (Architecture <rtl>) compiled.
Entity <pg_fuadd_26_16_swap_1> compiled.
Entity <pg_fuadd_26_16_swap_1> (Architecture <rtl>) compiled.
Entity <pg_fuadd_26_16_shift_0> compiled.
Entity <pg_fuadd_26_16_shift_0> (Architecture <rtl>) compiled.
Entity <pg_fuadd_26_16_guard> compiled.
Entity <pg_fuadd_26_16_guard> (Architecture <rtl>) compiled.
Entity <pg_fuadd_26_16_adjust_0> compiled.
Entity <pg_fuadd_26_16_adjust_0> (Architecture <rtl>) compiled.
Entity <pg_float_round_26_16> compiled.
Entity <pg_float_round_26_16> (Architecture <rtl>) compiled.
Entity <pg_float_rbit_mode6> compiled.
Entity <pg_float_rbit_mode6> (Architecture <rtl>) compiled.
Entity <pgsub_float_add_26_16_6_usub_3> compiled.
Entity <pgsub_float_add_26_16_6_usub_3> (Architecture <rtl>) compiled.
Entity <pg_fusub_26_16_swap_1> compiled.
Entity <pg_fusub_26_16_swap_1> (Architecture <rtl>) compiled.
Entity <pg_fusub_26_16_shift_manb_0> compiled.
Entity <pg_fusub_26_16_shift_manb_0> (Architecture <rtl>) compiled.
Entity <penc_20_5> compiled.
Entity <penc_20_5> (Architecture <rtl>) compiled.
Entity <pg_fusub_26_16_guard_0> compiled.
Entity <pg_fusub_26_16_guard_0> (Architecture <rtl>) compiled.
Entity <pg_fusub_26_16_adjust_0> compiled.
Entity <pg_fusub_26_16_adjust_0> (Architecture <rtl>) compiled.
Entity <pg_fusub_26_16_expsub_0> compiled.
Entity <pg_fusub_26_16_expsub_0> (Architecture <rtl>) compiled.
Entity <pg_float_mult_26_16_2_6> compiled.
Entity <pg_float_mult_26_16_2_6> (Architecture <rtl>) compiled.
Entity <pg_umult_17_17_0> compiled.
Entity <pg_umult_17_17_0> (Architecture <rtl>) compiled.
Entity <pg_float_unsigned_add_26_16_4_6> compiled.
Entity <pg_float_unsigned_add_26_16_4_6> (Architecture <rtl>) compiled.
Entity <pg_float_sqrt_26_16_3> compiled.
Entity <pg_float_sqrt_26_16_3> (Architecture <rtl>) compiled.
Entity <pg_float_sqrt_table_2itp_16_14_2> compiled.
Entity <pg_float_sqrt_table_2itp_16_14_2> (Architecture <rtl>) compiled.
Entity <pg_umult_14_17_0> compiled.
Entity <pg_umult_14_17_0> (Architecture <rtl>) compiled.
Entity <pg_umult_12_15_0> compiled.
Entity <pg_umult_12_15_0> (Architecture <rtl>) compiled.
Entity <lcell_rom_float_sqrt_c0_16_14_4_19_0> compiled.
Entity <lcell_rom_float_sqrt_c0_16_14_4_19_0> (Architecture <rtl>) compiled.
Entity <lcell_rom_float_sqrt_c1_16_14_4_17_0> compiled.
Entity <lcell_rom_float_sqrt_c1_16_14_4_17_0> (Architecture <rtl>) compiled.
Entity <lcell_rom_float_sqrt_c2_16_14_4_15_0> compiled.
Entity <lcell_rom_float_sqrt_c2_16_14_4_15_0> (Architecture <rtl>) compiled.
Entity <pg_float_recipro_26_16_2> compiled.
Entity <pg_float_recipro_26_16_2> (Architecture <rtl>) compiled.
Entity <pg_float_recipro_table_2itp_16_12_1> compiled.
Entity <pg_float_recipro_table_2itp_16_12_1> (Architecture <rtl>) compiled.
Entity <pg_umult_12_18_1> compiled.
Entity <pg_umult_12_18_1> (Architecture <rtl>) compiled.
Entity <pg_umult_8_18_1> compiled.
Entity <pg_umult_8_18_1> (Architecture <rtl>) compiled.
Entity <lcell_rom_float_recipro_c0_16_12_4_18_0> compiled.
Entity <lcell_rom_float_recipro_c0_16_12_4_18_0> (Architecture <rtl>) compiled.
Entity <lcell_rom_float_recipro_c1_16_12_4_18_0> compiled.
Entity <lcell_rom_float_recipro_c1_16_12_4_18_0> (Architecture <rtl>) compiled.
Entity <lcell_rom_float_recipro_c2_16_12_4_18_0> compiled.
Entity <lcell_rom_float_recipro_c2_16_12_4_18_0> (Architecture <rtl>) compiled.
Entity <pg_bits_regifile_26> compiled.
Entity <pg_bits_regifile_26> (Architecture <rtl>) compiled.
Entity <pg_float_expadd_31_26_16_1> compiled.
Entity <pg_float_expadd_31_26_16_1> (Architecture <rtl>) compiled.
Entity <pg_float_fixaccum_26_16_57_64_2_0> compiled.
Entity <pg_float_fixaccum_26_16_57_64_2_0> (Architecture <rtl>) compiled.
Entity <pg_conv_floattofix_26_16_57_1_0> compiled.
Entity <pg_conv_floattofix_26_16_57_1_0> (Architecture <rtl>) compiled.
Entity <pg_conv_floattofix_shift_16_7_56_0> compiled.
Entity <pg_conv_floattofix_shift_16_7_56_0> (Architecture <rtl>) compiled.
Entity <pg_fix_smaccum_57_64_1> compiled.
Entity <pg_fix_smaccum_57_64_1> (Architecture <rtl>) compiled.
Entity <fix_accum_reg_last_1> compiled.
Entity <fix_accum_reg_last_1> (Architecture <rtl>) compiled.
Entity <pg_float_expadd_1_26_16_1> compiled.
Entity <pg_float_expadd_1_26_16_1> (Architecture <rtl>) compiled.
Entity <pg_pdelay_26_4> compiled.
Entity <pg_pdelay_26_4> (Architecture <rtl>) compiled.
Entity <pg_pdelay_26_3> compiled.
Entity <pg_pdelay_26_3> (Architecture <rtl>) compiled.
Entity <pg_pdelay_26_5> compiled.
Entity <pg_pdelay_26_5> (Architecture <rtl>) compiled.
Entity <pg_pdelay_26_23> compiled.
Entity <pg_pdelay_26_23> (Architecture <rtl>) compiled.
Entity <pg_pdelay_26_11> compiled.
Entity <pg_pdelay_26_11> (Architecture <rtl>) compiled.
Entity <pg_pdelay_26_24> compiled.
Entity <pg_pdelay_26_24> (Architecture <rtl>) compiled.
Entity <pg_pdelay_26_1> compiled.
Entity <pg_pdelay_26_1> (Architecture <rtl>) compiled.
Entity <pg_pdelay_26_6> compiled.
Entity <pg_pdelay_26_6> (Architecture <rtl>) compiled.
Entity <pg_lcell> compiled.
Entity <pg_lcell> (Architecture <schematic>) compiled.
Compiling vhdl file "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/adr_dec.vhd" in Library work.
Entity <adr_dec> compiled.
Entity <adr_dec> (Architecture <rtl>) compiled.
Compiling vhdl file "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_pipe.vhd" in Library work.
Entity <pg_pipe> compiled.
Entity <pg_pipe> (Architecture <std>) compiled.
Entity <pipe> compiled.
Entity <pipe> (Architecture <std>) compiled.
Compiling vhdl file "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/calc.vhd" in Library work.
Entity <calc> compiled.
Entity <calc> (Architecture <rtl>) compiled.
Compiling vhdl file "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pipe_sts.vhd" in Library work.
Entity <pipe_sts> compiled.
Entity <pipe_sts> (Architecture <rtl>) compiled.
Compiling vhdl file "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/setn.vhd" in Library work.
Entity <setn> compiled.
Entity <setn> (Architecture <rtl>) compiled.
Compiling vhdl file "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/jmem.vhd" in Library work.
Entity <jmem> compiled.
Entity <jmem> (Architecture <rtl>) compiled.
Compiling vhdl file "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/dmaw_mem_we.vhd" in Library work.
Entity <dmaw_mem_we> compiled.
Entity <dmaw_mem_we> (Architecture <rtl>) compiled.
Compiling vhdl file "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/dmaw_mem_adr.vhd" in Library work.
Entity <dmaw_mem_adr> compiled.
Entity <dmaw_mem_adr> (Architecture <rtl>) compiled.
Compiling vhdl file "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/dmaw_start_adr.vhd" in Library work.
Entity <dmaw_start_adr> compiled.
Entity <dmaw_start_adr> (Architecture <rtl>) compiled.
Compiling vhdl file "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/dmaw_state.vhd" in Library work.
Entity <dmaw_state> compiled.
Entity <dmaw_state> (Architecture <rtl>) compiled.
Compiling vhdl file "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pgpg_mem.vhd" in Library work.
Entity <pgpg_mem> compiled.
Entity <pgpg_mem> (Architecture <RTL>) compiled.
Compiling vhdl file "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/dmar_state.vhd" in Library work.
Entity <dmar_state> compiled.
Entity <dmar_state> (Architecture <rtl>) compiled.
Compiling vhdl file "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/dmar_start_adr.vhd" in Library work.
Entity <dmar_start_adr> compiled.
Entity <dmar_start_adr> (Architecture <rtl>) compiled.
Compiling vhdl file "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/dmar_mem_adr.vhd" in Library work.
Entity <dmar_mem_adr> compiled.
Entity <dmar_mem_adr> (Architecture <rtl>) compiled.
Compiling vhdl file "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/dmar_mem_re.vhd" in Library work.
Entity <dmar_mem_re> compiled.
Entity <dmar_mem_re> (Architecture <rtl>) compiled.
Compiling vhdl file "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/dmar_dbus_hiz.vhd" in Library work.
Entity <dmar_dbus_hiz> compiled.
Entity <dmar_dbus_hiz> (Architecture <rtl>) compiled.
Compiling vhdl file "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/clk_muldiv.vhd" in Library work.
Entity <CLK_MULDIV> compiled.
Entity <CLK_MULDIV> (Architecture <rtl>) compiled.
Compiling vhdl file "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/dmaw.vhd" in Library work.
Entity <dmaw> compiled.
Entity <dmaw> (Architecture <rtl>) compiled.
Compiling vhdl file "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/dmar.vhd" in Library work.
Entity <dmar> compiled.
Entity <dmar> (Architecture <rtl>) compiled.
Compiling vhdl file "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/user.vhd" in Library work.
Entity <user> compiled.
Entity <user> (Architecture <rtl>) compiled.
Compiling vhdl file "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/top.vhd" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <rtl>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> (Architecture <rtl>).
Entity <top> analyzed. Unit <top> generated.

Analyzing generic Entity <CLK_MULDIV> (Architecture <rtl>).
	CLKFX_MULTIPLY = 2

	CLKFX_DIVIDE = 2

WARNING:Xst:753 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/clk_muldiv.vhd" line 90: Unconnected output port 'CLK90' of component 'DCM'.
WARNING:Xst:753 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/clk_muldiv.vhd" line 90: Unconnected output port 'CLK180' of component 'DCM'.
WARNING:Xst:753 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/clk_muldiv.vhd" line 90: Unconnected output port 'CLK270' of component 'DCM'.
WARNING:Xst:753 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/clk_muldiv.vhd" line 90: Unconnected output port 'CLK2X' of component 'DCM'.
WARNING:Xst:753 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/clk_muldiv.vhd" line 90: Unconnected output port 'CLK2X180' of component 'DCM'.
WARNING:Xst:753 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/clk_muldiv.vhd" line 90: Unconnected output port 'CLKDV' of component 'DCM'.
WARNING:Xst:753 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/clk_muldiv.vhd" line 90: Unconnected output port 'CLKFX180' of component 'DCM'.
WARNING:Xst:753 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/clk_muldiv.vhd" line 90: Unconnected output port 'PSDONE' of component 'DCM'.
WARNING:Xst:753 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/clk_muldiv.vhd" line 90: Unconnected output port 'STATUS' of component 'DCM'.
WARNING:Xst:766 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/clk_muldiv.vhd" line 90: Generating a Black Box for component <DCM>.
WARNING:Xst:766 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/clk_muldiv.vhd" line 108: Generating a Black Box for component <IBUFG>.
WARNING:Xst:766 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/clk_muldiv.vhd" line 109: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/clk_muldiv.vhd" line 110: Generating a Black Box for component <BUFG>.
Entity <CLK_MULDIV> analyzed. Unit <CLK_MULDIV> generated.

Analyzing Entity <dmaw> (Architecture <rtl>).
Entity <dmaw> analyzed. Unit <dmaw> generated.

Analyzing Entity <dmar> (Architecture <rtl>).
Entity <dmar> analyzed. Unit <dmar> generated.

Analyzing Entity <dmar_state> (Architecture <rtl>).
Entity <dmar_state> analyzed. Unit <dmar_state> generated.

Analyzing Entity <dmaw_state> (Architecture <rtl>).
Entity <dmaw_state> analyzed. Unit <dmaw_state> generated.

Analyzing Entity <dmar_start_adr> (Architecture <rtl>).
Entity <dmar_start_adr> analyzed. Unit <dmar_start_adr> generated.

Analyzing Entity <dmaw_start_adr> (Architecture <rtl>).
Entity <dmaw_start_adr> analyzed. Unit <dmaw_start_adr> generated.

Analyzing Entity <dmar_mem_adr> (Architecture <rtl>).
Entity <dmar_mem_adr> analyzed. Unit <dmar_mem_adr> generated.

Analyzing Entity <dmaw_mem_adr> (Architecture <rtl>).
Entity <dmaw_mem_adr> analyzed. Unit <dmaw_mem_adr> generated.

Analyzing Entity <dmar_mem_re> (Architecture <rtl>).
Entity <dmar_mem_re> analyzed. Unit <dmar_mem_re> generated.

Analyzing Entity <dmaw_mem_we> (Architecture <rtl>).
Entity <dmaw_mem_we> analyzed. Unit <dmaw_mem_we> generated.

Analyzing Entity <dmar_dbus_hiz> (Architecture <rtl>).
Entity <dmar_dbus_hiz> analyzed. Unit <dmar_dbus_hiz> generated.

Analyzing Entity <user> (Architecture <rtl>).
Entity <user> analyzed. Unit <user> generated.

Analyzing Entity <pgpg_mem> (Architecture <rtl>).
Entity <pgpg_mem> analyzed. Unit <pgpg_mem> generated.

Analyzing Entity <adr_dec> (Architecture <rtl>).
WARNING:Xst:819 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/adr_dec.vhd" line 42: The following signals are missing in the process sensitivity list:
   FPGA_NO.
WARNING:Xst:819 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/adr_dec.vhd" line 51: The following signals are missing in the process sensitivity list:
   FPGA_NO.
Entity <adr_dec> analyzed. Unit <adr_dec> generated.

Analyzing generic Entity <pg_pipe> (Architecture <std>).
	JDATA_WIDTH = 208

	IDATA_WIDTH = 64

Entity <pg_pipe> analyzed. Unit <pg_pipe> generated.

Analyzing generic Entity <pipe> (Architecture <std>).
	JDATA_WIDTH = 208

	IDATA_WIDTH = 64

Entity <pipe> analyzed. Unit <pipe> generated.

Analyzing Entity <pg_float_sub_26_16_4_6> (Architecture <rtl>).
Entity <pg_float_sub_26_16_4_6> analyzed. Unit <pg_float_sub_26_16_4_6> generated.

Analyzing Entity <pgsub_float_add_26_16_6_usub_3> (Architecture <rtl>).
Entity <pgsub_float_add_26_16_6_usub_3> analyzed. Unit <pgsub_float_add_26_16_6_usub_3> generated.

Analyzing Entity <pg_fusub_26_16_swap_1> (Architecture <rtl>).
Entity <pg_fusub_26_16_swap_1> analyzed. Unit <pg_fusub_26_16_swap_1> generated.

Analyzing Entity <pg_fusub_26_16_shift_manb_0> (Architecture <rtl>).
Entity <pg_fusub_26_16_shift_manb_0> analyzed. Unit <pg_fusub_26_16_shift_manb_0> generated.

Analyzing Entity <penc_20_5> (Architecture <rtl>).
Entity <penc_20_5> analyzed. Unit <penc_20_5> generated.

Analyzing Entity <pg_fusub_26_16_guard_0> (Architecture <rtl>).
Entity <pg_fusub_26_16_guard_0> analyzed. Unit <pg_fusub_26_16_guard_0> generated.

Analyzing Entity <pg_fusub_26_16_adjust_0> (Architecture <rtl>).
Entity <pg_fusub_26_16_adjust_0> analyzed. Unit <pg_fusub_26_16_adjust_0> generated.

Analyzing Entity <pg_fusub_26_16_expsub_0> (Architecture <rtl>).
Entity <pg_fusub_26_16_expsub_0> analyzed. Unit <pg_fusub_26_16_expsub_0> generated.

Analyzing Entity <pg_float_rbit_mode6> (Architecture <rtl>).
Entity <pg_float_rbit_mode6> analyzed. Unit <pg_float_rbit_mode6> generated.

Analyzing Entity <pg_float_round_26_16> (Architecture <rtl>).
Entity <pg_float_round_26_16> analyzed. Unit <pg_float_round_26_16> generated.

Analyzing Entity <pgsub_float_add_26_16_6_uadd_3> (Architecture <rtl>).
Entity <pgsub_float_add_26_16_6_uadd_3> analyzed. Unit <pgsub_float_add_26_16_6_uadd_3> generated.

Analyzing Entity <pg_fuadd_26_16_swap_1> (Architecture <rtl>).
Entity <pg_fuadd_26_16_swap_1> analyzed. Unit <pg_fuadd_26_16_swap_1> generated.

Analyzing Entity <pg_fuadd_26_16_shift_0> (Architecture <rtl>).
Entity <pg_fuadd_26_16_shift_0> analyzed. Unit <pg_fuadd_26_16_shift_0> generated.

Analyzing Entity <pg_fuadd_26_16_guard> (Architecture <rtl>).
Entity <pg_fuadd_26_16_guard> analyzed. Unit <pg_fuadd_26_16_guard> generated.

Analyzing Entity <pg_fuadd_26_16_adjust_0> (Architecture <rtl>).
Entity <pg_fuadd_26_16_adjust_0> analyzed. Unit <pg_fuadd_26_16_adjust_0> generated.

Analyzing Entity <pg_float_mult_26_16_2_6> (Architecture <rtl>).
Entity <pg_float_mult_26_16_2_6> analyzed. Unit <pg_float_mult_26_16_2_6> generated.

Analyzing Entity <pg_umult_17_17_0> (Architecture <rtl>).
Entity <pg_umult_17_17_0> analyzed. Unit <pg_umult_17_17_0> generated.

Analyzing Entity <pg_float_unsigned_add_26_16_4_6> (Architecture <rtl>).
Entity <pg_float_unsigned_add_26_16_4_6> analyzed. Unit <pg_float_unsigned_add_26_16_4_6> generated.

Analyzing Entity <pg_float_sqrt_26_16_3> (Architecture <rtl>).
Entity <pg_float_sqrt_26_16_3> analyzed. Unit <pg_float_sqrt_26_16_3> generated.

Analyzing Entity <pg_float_sqrt_table_2itp_16_14_2> (Architecture <rtl>).
Entity <pg_float_sqrt_table_2itp_16_14_2> analyzed. Unit <pg_float_sqrt_table_2itp_16_14_2> generated.

Analyzing Entity <lcell_rom_float_sqrt_c0_16_14_4_19_0> (Architecture <rtl>).
Entity <lcell_rom_float_sqrt_c0_16_14_4_19_0> analyzed. Unit <lcell_rom_float_sqrt_c0_16_14_4_19_0> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1100010001111100

	FF = 0

Entity <pg_lcell> analyzed. Unit <pg_lcell> generated.

Analyzing generic Entity <pg_lcell.0> (Architecture <schematic>).
	MASK = <u>0100111111110100

	FF = 0

Entity <pg_lcell.0> analyzed. Unit <pg_lcell.0> generated.

Analyzing generic Entity <pg_lcell.1> (Architecture <schematic>).
	MASK = <u>0010110001011011

	FF = 0

Entity <pg_lcell.1> analyzed. Unit <pg_lcell.1> generated.

Analyzing generic Entity <pg_lcell.2> (Architecture <schematic>).
	MASK = <u>1110100100001011

	FF = 0

Entity <pg_lcell.2> analyzed. Unit <pg_lcell.2> generated.

Analyzing generic Entity <pg_lcell.3> (Architecture <schematic>).
	MASK = <u>1100110000001111

	FF = 0

Entity <pg_lcell.3> analyzed. Unit <pg_lcell.3> generated.

Analyzing generic Entity <pg_lcell.4> (Architecture <schematic>).
	MASK = <u>1101000111100110

	FF = 0

Entity <pg_lcell.4> analyzed. Unit <pg_lcell.4> generated.

Analyzing generic Entity <pg_lcell.5> (Architecture <schematic>).
	MASK = <u>1000000000101011

	FF = 0

Entity <pg_lcell.5> analyzed. Unit <pg_lcell.5> generated.

Analyzing generic Entity <pg_lcell.6> (Architecture <schematic>).
	MASK = <u>1101000010101000

	FF = 0

Entity <pg_lcell.6> analyzed. Unit <pg_lcell.6> generated.

Analyzing generic Entity <pg_lcell.7> (Architecture <schematic>).
	MASK = <u>0101010000000000

	FF = 0

Entity <pg_lcell.7> analyzed. Unit <pg_lcell.7> generated.

Analyzing generic Entity <pg_lcell.8> (Architecture <schematic>).
	MASK = <u>1110110011001000

	FF = 0

Entity <pg_lcell.8> analyzed. Unit <pg_lcell.8> generated.

Analyzing generic Entity <pg_lcell.9> (Architecture <schematic>).
	MASK = <u>1011000001001100

	FF = 0

Entity <pg_lcell.9> analyzed. Unit <pg_lcell.9> generated.

Analyzing generic Entity <pg_lcell.10> (Architecture <schematic>).
	MASK = <u>1101000110100001

	FF = 0

Entity <pg_lcell.10> analyzed. Unit <pg_lcell.10> generated.

Analyzing generic Entity <pg_lcell.11> (Architecture <schematic>).
	MASK = <u>1110010000101101

	FF = 0

Entity <pg_lcell.11> analyzed. Unit <pg_lcell.11> generated.

Analyzing generic Entity <pg_lcell.12> (Architecture <schematic>).
	MASK = <u>1111100101101000

	FF = 0

Entity <pg_lcell.12> analyzed. Unit <pg_lcell.12> generated.

Analyzing generic Entity <pg_lcell.13> (Architecture <schematic>).
	MASK = <u>0101010011101101

	FF = 0

Entity <pg_lcell.13> analyzed. Unit <pg_lcell.13> generated.

Analyzing generic Entity <pg_lcell.14> (Architecture <schematic>).
	MASK = <u>1001100101000100

	FF = 0

Entity <pg_lcell.14> analyzed. Unit <pg_lcell.14> generated.

Analyzing generic Entity <pg_lcell.15> (Architecture <schematic>).
	MASK = <u>1110000110001000

	FF = 0

Entity <pg_lcell.15> analyzed. Unit <pg_lcell.15> generated.

Analyzing generic Entity <pg_lcell.16> (Architecture <schematic>).
	MASK = <u>1111111000001110

	FF = 0

Entity <pg_lcell.16> analyzed. Unit <pg_lcell.16> generated.

Analyzing generic Entity <pg_lcell.17> (Architecture <schematic>).
	MASK = <u>1111111111110000

	FF = 0

Entity <pg_lcell.17> analyzed. Unit <pg_lcell.17> generated.

Analyzing Entity <lcell_rom_float_sqrt_c1_16_14_4_17_0> (Architecture <rtl>).
Entity <lcell_rom_float_sqrt_c1_16_14_4_17_0> analyzed. Unit <lcell_rom_float_sqrt_c1_16_14_4_17_0> generated.

Analyzing generic Entity <pg_lcell.18> (Architecture <schematic>).
	MASK = <u>1110110010000111

	FF = 0

Entity <pg_lcell.18> analyzed. Unit <pg_lcell.18> generated.

Analyzing generic Entity <pg_lcell.19> (Architecture <schematic>).
	MASK = <u>0000010111000010

	FF = 0

Entity <pg_lcell.19> analyzed. Unit <pg_lcell.19> generated.

Analyzing generic Entity <pg_lcell.20> (Architecture <schematic>).
	MASK = <u>0110100101110010

	FF = 0

Entity <pg_lcell.20> analyzed. Unit <pg_lcell.20> generated.

Analyzing generic Entity <pg_lcell.21> (Architecture <schematic>).
	MASK = <u>0001010110110100

	FF = 0

Entity <pg_lcell.21> analyzed. Unit <pg_lcell.21> generated.

Analyzing generic Entity <pg_lcell.22> (Architecture <schematic>).
	MASK = <u>1101111001101100

	FF = 0

Entity <pg_lcell.22> analyzed. Unit <pg_lcell.22> generated.

Analyzing generic Entity <pg_lcell.23> (Architecture <schematic>).
	MASK = <u>0011000100011101

	FF = 0

Entity <pg_lcell.23> analyzed. Unit <pg_lcell.23> generated.

Analyzing generic Entity <pg_lcell.24> (Architecture <schematic>).
	MASK = <u>1011000001100111

	FF = 0

Entity <pg_lcell.24> analyzed. Unit <pg_lcell.24> generated.

Analyzing generic Entity <pg_lcell.25> (Architecture <schematic>).
	MASK = <u>0110110110101001

	FF = 0

Entity <pg_lcell.25> analyzed. Unit <pg_lcell.25> generated.

Analyzing generic Entity <pg_lcell.26> (Architecture <schematic>).
	MASK = <u>0111011101001100

	FF = 0

Entity <pg_lcell.26> analyzed. Unit <pg_lcell.26> generated.

Analyzing generic Entity <pg_lcell.27> (Architecture <schematic>).
	MASK = <u>0011010010011101

	FF = 0

Entity <pg_lcell.27> analyzed. Unit <pg_lcell.27> generated.

Analyzing generic Entity <pg_lcell.28> (Architecture <schematic>).
	MASK = <u>0001101000010010

	FF = 0

Entity <pg_lcell.28> analyzed. Unit <pg_lcell.28> generated.

Analyzing generic Entity <pg_lcell.29> (Architecture <schematic>).
	MASK = <u>1010000100111110

	FF = 0

Entity <pg_lcell.29> analyzed. Unit <pg_lcell.29> generated.

Analyzing generic Entity <pg_lcell.30> (Architecture <schematic>).
	MASK = <u>0110101000010011

	FF = 0

Entity <pg_lcell.30> analyzed. Unit <pg_lcell.30> generated.

Analyzing generic Entity <pg_lcell.31> (Architecture <schematic>).
	MASK = <u>0001100101010000

	FF = 0

Entity <pg_lcell.31> analyzed. Unit <pg_lcell.31> generated.

Analyzing generic Entity <pg_lcell.32> (Architecture <schematic>).
	MASK = <u>0000011100111110

	FF = 0

Entity <pg_lcell.32> analyzed. Unit <pg_lcell.32> generated.

Analyzing generic Entity <pg_lcell.33> (Architecture <schematic>).
	MASK = <u>0000000011110111

	FF = 0

Entity <pg_lcell.33> analyzed. Unit <pg_lcell.33> generated.

Analyzing generic Entity <pg_lcell.34> (Architecture <schematic>).
	MASK = <u>1111111111110010

	FF = 0

Entity <pg_lcell.34> analyzed. Unit <pg_lcell.34> generated.

Analyzing Entity <lcell_rom_float_sqrt_c2_16_14_4_15_0> (Architecture <rtl>).
Entity <lcell_rom_float_sqrt_c2_16_14_4_15_0> analyzed. Unit <lcell_rom_float_sqrt_c2_16_14_4_15_0> generated.

Analyzing generic Entity <pg_lcell.35> (Architecture <schematic>).
	MASK = <u>0001000000011100

	FF = 0

Entity <pg_lcell.35> analyzed. Unit <pg_lcell.35> generated.

Analyzing generic Entity <pg_lcell.36> (Architecture <schematic>).
	MASK = <u>0010001100101011

	FF = 0

Entity <pg_lcell.36> analyzed. Unit <pg_lcell.36> generated.

Analyzing generic Entity <pg_lcell.37> (Architecture <schematic>).
	MASK = <u>0111111000010110

	FF = 0

Entity <pg_lcell.37> analyzed. Unit <pg_lcell.37> generated.

Analyzing generic Entity <pg_lcell.38> (Architecture <schematic>).
	MASK = <u>1101011110100001

	FF = 0

Entity <pg_lcell.38> analyzed. Unit <pg_lcell.38> generated.

Analyzing generic Entity <pg_lcell.39> (Architecture <schematic>).
	MASK = <u>0000011100010010

	FF = 0

Entity <pg_lcell.39> analyzed. Unit <pg_lcell.39> generated.

Analyzing generic Entity <pg_lcell.40> (Architecture <schematic>).
	MASK = <u>0011001011001000

	FF = 0

Entity <pg_lcell.40> analyzed. Unit <pg_lcell.40> generated.

Analyzing generic Entity <pg_lcell.41> (Architecture <schematic>).
	MASK = <u>1000101111000000

	FF = 0

Entity <pg_lcell.41> analyzed. Unit <pg_lcell.41> generated.

Analyzing generic Entity <pg_lcell.42> (Architecture <schematic>).
	MASK = <u>1110001011110110

	FF = 0

Entity <pg_lcell.42> analyzed. Unit <pg_lcell.42> generated.

Analyzing generic Entity <pg_lcell.43> (Architecture <schematic>).
	MASK = <u>0001000111111101

	FF = 0

Entity <pg_lcell.43> analyzed. Unit <pg_lcell.43> generated.

Analyzing generic Entity <pg_lcell.44> (Architecture <schematic>).
	MASK = <u>0101111000110001

	FF = 0

Entity <pg_lcell.44> analyzed. Unit <pg_lcell.44> generated.

Analyzing generic Entity <pg_lcell.45> (Architecture <schematic>).
	MASK = <u>0011010001101110

	FF = 0

Entity <pg_lcell.45> analyzed. Unit <pg_lcell.45> generated.

Analyzing generic Entity <pg_lcell.46> (Architecture <schematic>).
	MASK = <u>0000110101111011

	FF = 0

Entity <pg_lcell.46> analyzed. Unit <pg_lcell.46> generated.

Analyzing generic Entity <pg_lcell.47> (Architecture <schematic>).
	MASK = <u>1111110011001010

	FF = 0

Entity <pg_lcell.47> analyzed. Unit <pg_lcell.47> generated.

Analyzing generic Entity <pg_lcell.48> (Architecture <schematic>).
	MASK = <u>0000001111010011

	FF = 0

Entity <pg_lcell.48> analyzed. Unit <pg_lcell.48> generated.

Analyzing generic Entity <pg_lcell.49> (Architecture <schematic>).
	MASK = <u>0000000000110000

	FF = 0

Entity <pg_lcell.49> analyzed. Unit <pg_lcell.49> generated.

Analyzing Entity <pg_umult_14_17_0> (Architecture <rtl>).
Entity <pg_umult_14_17_0> analyzed. Unit <pg_umult_14_17_0> generated.

Analyzing Entity <pg_umult_12_15_0> (Architecture <rtl>).
Entity <pg_umult_12_15_0> analyzed. Unit <pg_umult_12_15_0> generated.

Analyzing Entity <pg_float_recipro_26_16_2> (Architecture <rtl>).
Entity <pg_float_recipro_26_16_2> analyzed. Unit <pg_float_recipro_26_16_2> generated.

Analyzing Entity <pg_float_recipro_table_2itp_16_12_1> (Architecture <rtl>).
Entity <pg_float_recipro_table_2itp_16_12_1> analyzed. Unit <pg_float_recipro_table_2itp_16_12_1> generated.

Analyzing Entity <lcell_rom_float_recipro_c0_16_12_4_18_0> (Architecture <rtl>).
Entity <lcell_rom_float_recipro_c0_16_12_4_18_0> analyzed. Unit <lcell_rom_float_recipro_c0_16_12_4_18_0> generated.

Analyzing generic Entity <pg_lcell.50> (Architecture <schematic>).
	MASK = <u>0010010000000100

	FF = 0

Entity <pg_lcell.50> analyzed. Unit <pg_lcell.50> generated.

Analyzing generic Entity <pg_lcell.51> (Architecture <schematic>).
	MASK = <u>0110010101010111

	FF = 0

Entity <pg_lcell.51> analyzed. Unit <pg_lcell.51> generated.

Analyzing generic Entity <pg_lcell.52> (Architecture <schematic>).
	MASK = <u>1011011000000101

	FF = 0

Entity <pg_lcell.52> analyzed. Unit <pg_lcell.52> generated.

Analyzing generic Entity <pg_lcell.53> (Architecture <schematic>).
	MASK = <u>0000001111000001

	FF = 0

Entity <pg_lcell.53> analyzed. Unit <pg_lcell.53> generated.

Analyzing generic Entity <pg_lcell.54> (Architecture <schematic>).
	MASK = <u>0010101011111101

	FF = 0

Entity <pg_lcell.54> analyzed. Unit <pg_lcell.54> generated.

Analyzing generic Entity <pg_lcell.55> (Architecture <schematic>).
	MASK = <u>0111010101110101

	FF = 0

Entity <pg_lcell.55> analyzed. Unit <pg_lcell.55> generated.

Analyzing generic Entity <pg_lcell.56> (Architecture <schematic>).
	MASK = <u>0010101010001011

	FF = 0

Entity <pg_lcell.56> analyzed. Unit <pg_lcell.56> generated.

Analyzing generic Entity <pg_lcell.57> (Architecture <schematic>).
	MASK = <u>1010100101000011

	FF = 0

Entity <pg_lcell.57> analyzed. Unit <pg_lcell.57> generated.

Analyzing generic Entity <pg_lcell.58> (Architecture <schematic>).
	MASK = <u>0001001000010011

	FF = 0

Entity <pg_lcell.58> analyzed. Unit <pg_lcell.58> generated.

Analyzing generic Entity <pg_lcell.59> (Architecture <schematic>).
	MASK = <u>0100111100011111

	FF = 0

Entity <pg_lcell.59> analyzed. Unit <pg_lcell.59> generated.

Analyzing generic Entity <pg_lcell.60> (Architecture <schematic>).
	MASK = <u>0010111000101101

	FF = 0

Entity <pg_lcell.60> analyzed. Unit <pg_lcell.60> generated.

Analyzing generic Entity <pg_lcell.61> (Architecture <schematic>).
	MASK = <u>0001101111101101

	FF = 0

Entity <pg_lcell.61> analyzed. Unit <pg_lcell.61> generated.

Analyzing generic Entity <pg_lcell.62> (Architecture <schematic>).
	MASK = <u>1010110000011001

	FF = 0

Entity <pg_lcell.62> analyzed. Unit <pg_lcell.62> generated.

Analyzing generic Entity <pg_lcell.63> (Architecture <schematic>).
	MASK = <u>0110010101010001

	FF = 0

Entity <pg_lcell.63> analyzed. Unit <pg_lcell.63> generated.

Analyzing generic Entity <pg_lcell.64> (Architecture <schematic>).
	MASK = <u>0001110011001011

	FF = 0

Entity <pg_lcell.64> analyzed. Unit <pg_lcell.64> generated.

Analyzing generic Entity <pg_lcell.65> (Architecture <schematic>).
	MASK = <u>0000001111000111

	FF = 0

Entity <pg_lcell.65> analyzed. Unit <pg_lcell.65> generated.

Analyzing generic Entity <pg_lcell.66> (Architecture <schematic>).
	MASK = <u>0000000000111111

	FF = 0

Entity <pg_lcell.66> analyzed. Unit <pg_lcell.66> generated.

Analyzing Entity <lcell_rom_float_recipro_c1_16_12_4_18_0> (Architecture <rtl>).
Entity <lcell_rom_float_recipro_c1_16_12_4_18_0> analyzed. Unit <lcell_rom_float_recipro_c1_16_12_4_18_0> generated.

Analyzing generic Entity <pg_lcell.67> (Architecture <schematic>).
	MASK = <u>0011000000111010

	FF = 0

Entity <pg_lcell.67> analyzed. Unit <pg_lcell.67> generated.

Analyzing generic Entity <pg_lcell.68> (Architecture <schematic>).
	MASK = <u>0001011001111001

	FF = 0

Entity <pg_lcell.68> analyzed. Unit <pg_lcell.68> generated.

Analyzing generic Entity <pg_lcell.69> (Architecture <schematic>).
	MASK = <u>0000100011110001

	FF = 0

Entity <pg_lcell.69> analyzed. Unit <pg_lcell.69> generated.

Analyzing generic Entity <pg_lcell.70> (Architecture <schematic>).
	MASK = <u>0100010010011101

	FF = 0

Entity <pg_lcell.70> analyzed. Unit <pg_lcell.70> generated.

Analyzing generic Entity <pg_lcell.71> (Architecture <schematic>).
	MASK = <u>0100111100111010

	FF = 0

Entity <pg_lcell.71> analyzed. Unit <pg_lcell.71> generated.

Analyzing generic Entity <pg_lcell.72> (Architecture <schematic>).
	MASK = <u>1001010100110011

	FF = 0

Entity <pg_lcell.72> analyzed. Unit <pg_lcell.72> generated.

Analyzing generic Entity <pg_lcell.73> (Architecture <schematic>).
	MASK = <u>0000110000010111

	FF = 0

Entity <pg_lcell.73> analyzed. Unit <pg_lcell.73> generated.

Analyzing generic Entity <pg_lcell.74> (Architecture <schematic>).
	MASK = <u>1010000100100101

	FF = 0

Entity <pg_lcell.74> analyzed. Unit <pg_lcell.74> generated.

Analyzing generic Entity <pg_lcell.75> (Architecture <schematic>).
	MASK = <u>0110111011101111

	FF = 0

Entity <pg_lcell.75> analyzed. Unit <pg_lcell.75> generated.

Analyzing generic Entity <pg_lcell.76> (Architecture <schematic>).
	MASK = <u>0111111110010100

	FF = 0

Entity <pg_lcell.76> analyzed. Unit <pg_lcell.76> generated.

Analyzing generic Entity <pg_lcell.77> (Architecture <schematic>).
	MASK = <u>0011100111011101

	FF = 0

Entity <pg_lcell.77> analyzed. Unit <pg_lcell.77> generated.

Analyzing generic Entity <pg_lcell.78> (Architecture <schematic>).
	MASK = <u>0001000011010011

	FF = 0

Entity <pg_lcell.78> analyzed. Unit <pg_lcell.78> generated.

Analyzing generic Entity <pg_lcell.79> (Architecture <schematic>).
	MASK = <u>1010000001101001

	FF = 0

Entity <pg_lcell.79> analyzed. Unit <pg_lcell.79> generated.

Analyzing generic Entity <pg_lcell.80> (Architecture <schematic>).
	MASK = <u>0110101010000101

	FF = 0

Entity <pg_lcell.80> analyzed. Unit <pg_lcell.80> generated.

Analyzing generic Entity <pg_lcell.81> (Architecture <schematic>).
	MASK = <u>0001100110101001

	FF = 0

Entity <pg_lcell.81> analyzed. Unit <pg_lcell.81> generated.

Analyzing generic Entity <pg_lcell.82> (Architecture <schematic>).
	MASK = <u>0000011110011011

	FF = 0

Entity <pg_lcell.82> analyzed. Unit <pg_lcell.82> generated.

Analyzing generic Entity <pg_lcell.83> (Architecture <schematic>).
	MASK = <u>1111111110000111

	FF = 0

Entity <pg_lcell.83> analyzed. Unit <pg_lcell.83> generated.

Analyzing generic Entity <pg_lcell.84> (Architecture <schematic>).
	MASK = <u>0000000001111111

	FF = 0

Entity <pg_lcell.84> analyzed. Unit <pg_lcell.84> generated.

Analyzing Entity <lcell_rom_float_recipro_c2_16_12_4_18_0> (Architecture <rtl>).
Entity <lcell_rom_float_recipro_c2_16_12_4_18_0> analyzed. Unit <lcell_rom_float_recipro_c2_16_12_4_18_0> generated.

Analyzing generic Entity <pg_lcell.85> (Architecture <schematic>).
	MASK = <u>1000111011011010

	FF = 0

Entity <pg_lcell.85> analyzed. Unit <pg_lcell.85> generated.

Analyzing generic Entity <pg_lcell.86> (Architecture <schematic>).
	MASK = <u>1011101000010101

	FF = 0

Entity <pg_lcell.86> analyzed. Unit <pg_lcell.86> generated.

Analyzing generic Entity <pg_lcell.87> (Architecture <schematic>).
	MASK = <u>1100001111100100

	FF = 0

Entity <pg_lcell.87> analyzed. Unit <pg_lcell.87> generated.

Analyzing generic Entity <pg_lcell.88> (Architecture <schematic>).
	MASK = <u>0111100111000111

	FF = 0

Entity <pg_lcell.88> analyzed. Unit <pg_lcell.88> generated.

Analyzing generic Entity <pg_lcell.89> (Architecture <schematic>).
	MASK = <u>1101110001111011

	FF = 0

Entity <pg_lcell.89> analyzed. Unit <pg_lcell.89> generated.

Analyzing generic Entity <pg_lcell.90> (Architecture <schematic>).
	MASK = <u>1011110000101000

	FF = 0

Entity <pg_lcell.90> analyzed. Unit <pg_lcell.90> generated.

Analyzing generic Entity <pg_lcell.91> (Architecture <schematic>).
	MASK = <u>0110010111001101

	FF = 0

Entity <pg_lcell.91> analyzed. Unit <pg_lcell.91> generated.

Analyzing generic Entity <pg_lcell.92> (Architecture <schematic>).
	MASK = <u>0100100000001100

	FF = 0

Entity <pg_lcell.92> analyzed. Unit <pg_lcell.92> generated.

Analyzing generic Entity <pg_lcell.93> (Architecture <schematic>).
	MASK = <u>0111111110011010

	FF = 0

Entity <pg_lcell.93> analyzed. Unit <pg_lcell.93> generated.

Analyzing generic Entity <pg_lcell.94> (Architecture <schematic>).
	MASK = <u>1110000010110111

	FF = 0

Entity <pg_lcell.94> analyzed. Unit <pg_lcell.94> generated.

Analyzing generic Entity <pg_lcell.95> (Architecture <schematic>).
	MASK = <u>1001001100111111

	FF = 0

Entity <pg_lcell.95> analyzed. Unit <pg_lcell.95> generated.

Analyzing generic Entity <pg_lcell.96> (Architecture <schematic>).
	MASK = <u>0000101100000010

	FF = 0

Entity <pg_lcell.96> analyzed. Unit <pg_lcell.96> generated.

Analyzing generic Entity <pg_lcell.97> (Architecture <schematic>).
	MASK = <u>0101001101001100

	FF = 0

Entity <pg_lcell.97> analyzed. Unit <pg_lcell.97> generated.

Analyzing generic Entity <pg_lcell.98> (Architecture <schematic>).
	MASK = <u>0011011001111001

	FF = 0

Entity <pg_lcell.98> analyzed. Unit <pg_lcell.98> generated.

Analyzing generic Entity <pg_lcell.99> (Architecture <schematic>).
	MASK = <u>0000111011010000

	FF = 0

Entity <pg_lcell.99> analyzed. Unit <pg_lcell.99> generated.

Analyzing generic Entity <pg_lcell.100> (Architecture <schematic>).
	MASK = <u>1111111000110101

	FF = 0

Entity <pg_lcell.100> analyzed. Unit <pg_lcell.100> generated.

Analyzing generic Entity <pg_lcell.101> (Architecture <schematic>).
	MASK = <u>0000000111110011

	FF = 0

Entity <pg_lcell.101> analyzed. Unit <pg_lcell.101> generated.

Analyzing generic Entity <pg_lcell.102> (Architecture <schematic>).
	MASK = <u>0000000000001111

	FF = 0

Entity <pg_lcell.102> analyzed. Unit <pg_lcell.102> generated.

Analyzing Entity <pg_umult_12_18_1> (Architecture <rtl>).
Entity <pg_umult_12_18_1> analyzed. Unit <pg_umult_12_18_1> generated.

Analyzing Entity <pg_umult_8_18_1> (Architecture <rtl>).
Entity <pg_umult_8_18_1> analyzed. Unit <pg_umult_8_18_1> generated.

Analyzing Entity <pg_bits_regifile_26> (Architecture <rtl>).
Entity <pg_bits_regifile_26> analyzed. Unit <pg_bits_regifile_26> generated.

Analyzing Entity <pg_float_expadd_31_26_16_1> (Architecture <rtl>).
Entity <pg_float_expadd_31_26_16_1> analyzed. Unit <pg_float_expadd_31_26_16_1> generated.

Analyzing Entity <pg_float_fixaccum_26_16_57_64_2_0> (Architecture <rtl>).
Entity <pg_float_fixaccum_26_16_57_64_2_0> analyzed. Unit <pg_float_fixaccum_26_16_57_64_2_0> generated.

Analyzing Entity <pg_conv_floattofix_26_16_57_1_0> (Architecture <rtl>).
Entity <pg_conv_floattofix_26_16_57_1_0> analyzed. Unit <pg_conv_floattofix_26_16_57_1_0> generated.

Analyzing Entity <pg_conv_floattofix_shift_16_7_56_0> (Architecture <rtl>).
Entity <pg_conv_floattofix_shift_16_7_56_0> analyzed. Unit <pg_conv_floattofix_shift_16_7_56_0> generated.

Analyzing Entity <pg_fix_smaccum_57_64_1> (Architecture <rtl>).
Entity <pg_fix_smaccum_57_64_1> analyzed. Unit <pg_fix_smaccum_57_64_1> generated.

Analyzing generic Entity <fix_accum_reg_last_1> (Architecture <rtl>).
	WIDTH = 64

WARNING:Xst:819 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd" line 3396: The following signals are missing in the process sensitivity list:
   zeros.
Entity <fix_accum_reg_last_1> analyzed. Unit <fix_accum_reg_last_1> generated.

Analyzing Entity <pg_float_expadd_1_26_16_1> (Architecture <rtl>).
Entity <pg_float_expadd_1_26_16_1> analyzed. Unit <pg_float_expadd_1_26_16_1> generated.

Analyzing Entity <pg_pdelay_26_4> (Architecture <rtl>).
Entity <pg_pdelay_26_4> analyzed. Unit <pg_pdelay_26_4> generated.

Analyzing Entity <pg_pdelay_26_3> (Architecture <rtl>).
Entity <pg_pdelay_26_3> analyzed. Unit <pg_pdelay_26_3> generated.

Analyzing Entity <pg_pdelay_26_5> (Architecture <rtl>).
Entity <pg_pdelay_26_5> analyzed. Unit <pg_pdelay_26_5> generated.

Analyzing Entity <pg_pdelay_26_23> (Architecture <rtl>).
Entity <pg_pdelay_26_23> analyzed. Unit <pg_pdelay_26_23> generated.

Analyzing Entity <pg_pdelay_26_11> (Architecture <rtl>).
Entity <pg_pdelay_26_11> analyzed. Unit <pg_pdelay_26_11> generated.

Analyzing Entity <pg_pdelay_26_24> (Architecture <rtl>).
Entity <pg_pdelay_26_24> analyzed. Unit <pg_pdelay_26_24> generated.

Analyzing Entity <pg_pdelay_26_1> (Architecture <rtl>).
Entity <pg_pdelay_26_1> analyzed. Unit <pg_pdelay_26_1> generated.

Analyzing Entity <pg_pdelay_26_6> (Architecture <rtl>).
Entity <pg_pdelay_26_6> analyzed. Unit <pg_pdelay_26_6> generated.

Analyzing Entity <calc> (Architecture <rtl>).
WARNING:Xst:819 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/calc.vhd" line 53: The following signals are missing in the process sensitivity list:
   n.
Entity <calc> analyzed. Unit <calc> generated.

Analyzing Entity <pipe_sts> (Architecture <rtl>).
Entity <pipe_sts> analyzed. Unit <pipe_sts> generated.

Analyzing Entity <setn> (Architecture <rtl>).
Entity <setn> analyzed. Unit <setn> generated.

Analyzing Entity <jmem> (Architecture <rtl>).
Entity <jmem> analyzed. Unit <jmem> generated.

Analyzing Entity <dpram> (Architecture <rtl>).
WARNING:Xst:753 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/dpram.vhd" line 53: Unconnected output port 'doa' of component 'RAMB16_S4_S4'.
WARNING:Xst:766 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/dpram.vhd" line 53: Generating a Black Box for component <RAMB16_S4_S4>.
WARNING:Xst:753 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/dpram.vhd" line 53: Unconnected output port 'doa' of component 'RAMB16_S4_S4'.
WARNING:Xst:766 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/dpram.vhd" line 53: Generating a Black Box for component <RAMB16_S4_S4>.
WARNING:Xst:753 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/dpram.vhd" line 53: Unconnected output port 'doa' of component 'RAMB16_S4_S4'.
WARNING:Xst:766 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/dpram.vhd" line 53: Generating a Black Box for component <RAMB16_S4_S4>.
WARNING:Xst:753 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/dpram.vhd" line 53: Unconnected output port 'doa' of component 'RAMB16_S4_S4'.
WARNING:Xst:766 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/dpram.vhd" line 53: Generating a Black Box for component <RAMB16_S4_S4>.
WARNING:Xst:753 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/dpram.vhd" line 53: Unconnected output port 'doa' of component 'RAMB16_S4_S4'.
WARNING:Xst:766 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/dpram.vhd" line 53: Generating a Black Box for component <RAMB16_S4_S4>.
WARNING:Xst:753 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/dpram.vhd" line 53: Unconnected output port 'doa' of component 'RAMB16_S4_S4'.
WARNING:Xst:766 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/dpram.vhd" line 53: Generating a Black Box for component <RAMB16_S4_S4>.
WARNING:Xst:753 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/dpram.vhd" line 53: Unconnected output port 'doa' of component 'RAMB16_S4_S4'.
WARNING:Xst:766 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/dpram.vhd" line 53: Generating a Black Box for component <RAMB16_S4_S4>.
WARNING:Xst:753 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/dpram.vhd" line 53: Unconnected output port 'doa' of component 'RAMB16_S4_S4'.
WARNING:Xst:766 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/dpram.vhd" line 53: Generating a Black Box for component <RAMB16_S4_S4>.
WARNING:Xst:753 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/dpram.vhd" line 53: Unconnected output port 'doa' of component 'RAMB16_S4_S4'.
WARNING:Xst:766 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/dpram.vhd" line 53: Generating a Black Box for component <RAMB16_S4_S4>.
WARNING:Xst:753 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/dpram.vhd" line 53: Unconnected output port 'doa' of component 'RAMB16_S4_S4'.
WARNING:Xst:766 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/dpram.vhd" line 53: Generating a Black Box for component <RAMB16_S4_S4>.
WARNING:Xst:753 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/dpram.vhd" line 53: Unconnected output port 'doa' of component 'RAMB16_S4_S4'.
WARNING:Xst:766 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/dpram.vhd" line 53: Generating a Black Box for component <RAMB16_S4_S4>.
WARNING:Xst:753 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/dpram.vhd" line 53: Unconnected output port 'doa' of component 'RAMB16_S4_S4'.
WARNING:Xst:766 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/dpram.vhd" line 53: Generating a Black Box for component <RAMB16_S4_S4>.
WARNING:Xst:753 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/dpram.vhd" line 53: Unconnected output port 'doa' of component 'RAMB16_S4_S4'.
WARNING:Xst:766 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/dpram.vhd" line 53: Generating a Black Box for component <RAMB16_S4_S4>.
WARNING:Xst:753 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/dpram.vhd" line 53: Unconnected output port 'doa' of component 'RAMB16_S4_S4'.
WARNING:Xst:766 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/dpram.vhd" line 53: Generating a Black Box for component <RAMB16_S4_S4>.
WARNING:Xst:753 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/dpram.vhd" line 53: Unconnected output port 'doa' of component 'RAMB16_S4_S4'.
WARNING:Xst:766 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/dpram.vhd" line 53: Generating a Black Box for component <RAMB16_S4_S4>.
WARNING:Xst:753 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/dpram.vhd" line 53: Unconnected output port 'doa' of component 'RAMB16_S4_S4'.
WARNING:Xst:766 - "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/dpram.vhd" line 53: Generating a Black Box for component <RAMB16_S4_S4>.
Entity <dpram> analyzed. Unit <dpram> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <dpram>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/dpram.vhd".
WARNING:Xst:647 - Input <radr<13:12>> is never used.
WARNING:Xst:647 - Input <wadr<13:12>> is never used.
Unit <dpram> synthesized.


Synthesizing Unit <fix_accum_reg_last_1>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
    Found 64-bit subtractor for signal <$n0006> created at line 3400.
    Found 64-bit adder for signal <$n0007>.
    Found 64-bit register for signal <reg_vmp0>.
    Found 1-bit register for signal <run1>.
    Found 64-bit addsub for signal <sum>.
    Summary:
	inferred  65 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <fix_accum_reg_last_1> synthesized.


Synthesizing Unit <pg_conv_floattofix_shift_16_7_56_0>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
WARNING:Xst:646 - Signal <c0<6>> is assigned but never used.
    Found 56-bit 64-to-1 multiplexer for signal <z0>.
    Summary:
	inferred  56 Multiplexer(s).
Unit <pg_conv_floattofix_shift_16_7_56_0> synthesized.


Synthesizing Unit <pg_fix_smaccum_57_64_1>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:646 - Signal <rsig<1>> is assigned but never used.
WARNING:Xst:646 - Signal <carry<0>> is assigned but never used.
Unit <pg_fix_smaccum_57_64_1> synthesized.


Synthesizing Unit <pg_conv_floattofix_26_16_57_1_0>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:646 - Signal <ovflow> is assigned but never used.
WARNING:Xst:646 - Signal <check_ov<6:0>> is assigned but never used.
    Found 57-bit register for signal <z>.
    Summary:
	inferred  57 D-type flip-flop(s).
Unit <pg_conv_floattofix_26_16_57_1_0> synthesized.


Synthesizing Unit <pg_lcell_102>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_102> synthesized.


Synthesizing Unit <pg_lcell_101>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_101> synthesized.


Synthesizing Unit <pg_lcell_100>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_100> synthesized.


Synthesizing Unit <pg_lcell_99>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_99> synthesized.


Synthesizing Unit <pg_lcell_98>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_98> synthesized.


Synthesizing Unit <pg_lcell_97>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_97> synthesized.


Synthesizing Unit <pg_lcell_96>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_96> synthesized.


Synthesizing Unit <pg_lcell_95>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_95> synthesized.


Synthesizing Unit <pg_lcell_94>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_94> synthesized.


Synthesizing Unit <pg_lcell_93>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_93> synthesized.


Synthesizing Unit <pg_lcell_92>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_92> synthesized.


Synthesizing Unit <pg_lcell_91>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_91> synthesized.


Synthesizing Unit <pg_lcell_90>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_90> synthesized.


Synthesizing Unit <pg_lcell_89>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_89> synthesized.


Synthesizing Unit <pg_lcell_88>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_88> synthesized.


Synthesizing Unit <pg_lcell_87>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_87> synthesized.


Synthesizing Unit <pg_lcell_86>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_86> synthesized.


Synthesizing Unit <pg_lcell_85>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_85> synthesized.


Synthesizing Unit <pg_lcell_84>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_84> synthesized.


Synthesizing Unit <pg_lcell_83>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_83> synthesized.


Synthesizing Unit <pg_lcell_82>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_82> synthesized.


Synthesizing Unit <pg_lcell_81>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_81> synthesized.


Synthesizing Unit <pg_lcell_80>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_80> synthesized.


Synthesizing Unit <pg_lcell_79>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_79> synthesized.


Synthesizing Unit <pg_lcell_78>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_78> synthesized.


Synthesizing Unit <pg_lcell_77>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_77> synthesized.


Synthesizing Unit <pg_lcell_76>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_76> synthesized.


Synthesizing Unit <pg_lcell_75>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_75> synthesized.


Synthesizing Unit <pg_lcell_74>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_74> synthesized.


Synthesizing Unit <pg_lcell_73>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_73> synthesized.


Synthesizing Unit <pg_lcell_72>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_72> synthesized.


Synthesizing Unit <pg_lcell_71>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_71> synthesized.


Synthesizing Unit <pg_lcell_70>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_70> synthesized.


Synthesizing Unit <pg_lcell_69>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_69> synthesized.


Synthesizing Unit <pg_lcell_68>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_68> synthesized.


Synthesizing Unit <pg_lcell_67>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_67> synthesized.


Synthesizing Unit <pg_lcell_66>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_66> synthesized.


Synthesizing Unit <pg_lcell_65>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_65> synthesized.


Synthesizing Unit <pg_lcell_64>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_64> synthesized.


Synthesizing Unit <pg_lcell_63>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_63> synthesized.


Synthesizing Unit <pg_lcell_62>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_62> synthesized.


Synthesizing Unit <pg_lcell_61>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_61> synthesized.


Synthesizing Unit <pg_lcell_60>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_60> synthesized.


Synthesizing Unit <pg_lcell_59>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_59> synthesized.


Synthesizing Unit <pg_lcell_58>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_58> synthesized.


Synthesizing Unit <pg_lcell_57>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_57> synthesized.


Synthesizing Unit <pg_lcell_56>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_56> synthesized.


Synthesizing Unit <pg_lcell_55>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_55> synthesized.


Synthesizing Unit <pg_lcell_54>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_54> synthesized.


Synthesizing Unit <pg_lcell_53>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_53> synthesized.


Synthesizing Unit <pg_lcell_52>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_52> synthesized.


Synthesizing Unit <pg_lcell_51>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_51> synthesized.


Synthesizing Unit <pg_lcell_50>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_50> synthesized.


Synthesizing Unit <pg_umult_8_18_1>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
    Found 26-bit register for signal <z>.
    Found 18x8-bit multiplier for signal <s>.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   1 Multiplier(s).
Unit <pg_umult_8_18_1> synthesized.


Synthesizing Unit <pg_umult_12_18_1>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
    Found 30-bit register for signal <z>.
    Found 18x12-bit multiplier for signal <s>.
    Summary:
	inferred  30 D-type flip-flop(s).
	inferred   1 Multiplier(s).
Unit <pg_umult_12_18_1> synthesized.


Synthesizing Unit <lcell_rom_float_recipro_c2_16_12_4_18_0>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
Unit <lcell_rom_float_recipro_c2_16_12_4_18_0> synthesized.


Synthesizing Unit <lcell_rom_float_recipro_c1_16_12_4_18_0>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
Unit <lcell_rom_float_recipro_c1_16_12_4_18_0> synthesized.


Synthesizing Unit <lcell_rom_float_recipro_c0_16_12_4_18_0>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
Unit <lcell_rom_float_recipro_c0_16_12_4_18_0> synthesized.


Synthesizing Unit <pg_float_recipro_table_2itp_16_12_1>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:646 - Signal <itp_dx2<15:0>> is assigned but never used.
WARNING:Xst:646 - Signal <f0<18>> is assigned but never used.
WARNING:Xst:646 - Signal <c2dx2<15:0>> is assigned but never used.
WARNING:Xst:646 - Signal <c1dx<15:0>> is assigned but never used.
    Found 19-bit subtractor for signal <f0>.
    Found 18-bit register for signal <itp_c0r1>.
    Found 12x12-bit multiplier for signal <itp_dx2>.
    Found 14-bit subtractor for signal <sba>.
    Summary:
	inferred  18 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
Unit <pg_float_recipro_table_2itp_16_12_1> synthesized.


Synthesizing Unit <pg_lcell_49>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_49> synthesized.


Synthesizing Unit <pg_lcell_48>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_48> synthesized.


Synthesizing Unit <pg_lcell_47>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_47> synthesized.


Synthesizing Unit <pg_lcell_46>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_46> synthesized.


Synthesizing Unit <pg_lcell_45>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_45> synthesized.


Synthesizing Unit <pg_lcell_44>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_44> synthesized.


Synthesizing Unit <pg_lcell_43>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_43> synthesized.


Synthesizing Unit <pg_lcell_42>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_42> synthesized.


Synthesizing Unit <pg_lcell_41>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_41> synthesized.


Synthesizing Unit <pg_lcell_40>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_40> synthesized.


Synthesizing Unit <pg_lcell_39>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_39> synthesized.


Synthesizing Unit <pg_lcell_38>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_38> synthesized.


Synthesizing Unit <pg_lcell_37>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_37> synthesized.


Synthesizing Unit <pg_lcell_36>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_36> synthesized.


Synthesizing Unit <pg_lcell_35>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_35> synthesized.


Synthesizing Unit <pg_lcell_34>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_34> synthesized.


Synthesizing Unit <pg_lcell_33>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_33> synthesized.


Synthesizing Unit <pg_lcell_32>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_32> synthesized.


Synthesizing Unit <pg_lcell_31>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_31> synthesized.


Synthesizing Unit <pg_lcell_30>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_30> synthesized.


Synthesizing Unit <pg_lcell_29>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_29> synthesized.


Synthesizing Unit <pg_lcell_28>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_28> synthesized.


Synthesizing Unit <pg_lcell_27>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_27> synthesized.


Synthesizing Unit <pg_lcell_26>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_26> synthesized.


Synthesizing Unit <pg_lcell_25>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_25> synthesized.


Synthesizing Unit <pg_lcell_24>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_24> synthesized.


Synthesizing Unit <pg_lcell_23>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_23> synthesized.


Synthesizing Unit <pg_lcell_22>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_22> synthesized.


Synthesizing Unit <pg_lcell_21>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_21> synthesized.


Synthesizing Unit <pg_lcell_20>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_20> synthesized.


Synthesizing Unit <pg_lcell_19>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_19> synthesized.


Synthesizing Unit <pg_lcell_18>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_18> synthesized.


Synthesizing Unit <pg_lcell_17>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_17> synthesized.


Synthesizing Unit <pg_lcell_16>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_16> synthesized.


Synthesizing Unit <pg_lcell_15>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_15> synthesized.


Synthesizing Unit <pg_lcell_14>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_14> synthesized.


Synthesizing Unit <pg_lcell_13>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_13> synthesized.


Synthesizing Unit <pg_lcell_12>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_12> synthesized.


Synthesizing Unit <pg_lcell_11>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_11> synthesized.


Synthesizing Unit <pg_lcell_10>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_10> synthesized.


Synthesizing Unit <pg_lcell_9>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_9> synthesized.


Synthesizing Unit <pg_lcell_8>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_8> synthesized.


Synthesizing Unit <pg_lcell_7>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_7> synthesized.


Synthesizing Unit <pg_lcell_6>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_6> synthesized.


Synthesizing Unit <pg_lcell_5>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_5> synthesized.


Synthesizing Unit <pg_lcell_4>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_4> synthesized.


Synthesizing Unit <pg_lcell_3>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_3> synthesized.


Synthesizing Unit <pg_lcell_2>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_2> synthesized.


Synthesizing Unit <pg_lcell_1>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_1> synthesized.


Synthesizing Unit <pg_lcell_0>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell_0> synthesized.


Synthesizing Unit <pg_lcell>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell> synthesized.


Synthesizing Unit <pg_umult_12_15_0>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
    Found 15x12-bit multiplier for signal <s>.
    Summary:
	inferred   1 Multiplier(s).
Unit <pg_umult_12_15_0> synthesized.


Synthesizing Unit <pg_umult_14_17_0>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
    Found 17x14-bit multiplier for signal <s>.
    Summary:
	inferred   1 Multiplier(s).
Unit <pg_umult_14_17_0> synthesized.


Synthesizing Unit <lcell_rom_float_sqrt_c2_16_14_4_15_0>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
Unit <lcell_rom_float_sqrt_c2_16_14_4_15_0> synthesized.


Synthesizing Unit <lcell_rom_float_sqrt_c1_16_14_4_17_0>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
Unit <lcell_rom_float_sqrt_c1_16_14_4_17_0> synthesized.


Synthesizing Unit <lcell_rom_float_sqrt_c0_16_14_4_19_0>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
Unit <lcell_rom_float_sqrt_c0_16_14_4_19_0> synthesized.


Synthesizing Unit <pg_float_sqrt_table_2itp_16_14_2>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:646 - Signal <itp_dx2<15:0>> is assigned but never used.
WARNING:Xst:646 - Signal <c2dx2<15:0>> is assigned but never used.
WARNING:Xst:646 - Signal <c1dx<15:0>> is assigned but never used.
    Found 20-bit adder for signal <f0>.
    Found 19-bit register for signal <itp_c0r>.
    Found 19-bit register for signal <itp_c0r2>.
    Found 17-bit register for signal <itp_c1r>.
    Found 15-bit register for signal <itp_c2r>.
    Found 14x14-bit multiplier for signal <itp_dx2>.
    Found 12-bit register for signal <itp_dx2r>.
    Found 14-bit register for signal <itp_dxr>.
    Found 15-bit register for signal <mula>.
    Found 11-bit register for signal <mulb>.
    Found 15-bit subtractor for signal <sba>.
    Summary:
	inferred 122 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
Unit <pg_float_sqrt_table_2itp_16_14_2> synthesized.


Synthesizing Unit <pg_umult_17_17_0>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
    Found 17x17-bit multiplier for signal <s>.
    Summary:
	inferred   1 Multiplier(s).
Unit <pg_umult_17_17_0> synthesized.


Synthesizing Unit <pg_fuadd_26_16_adjust_0>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
WARNING:Xst:646 - Signal <c0<7:5>> is assigned but never used.
Unit <pg_fuadd_26_16_adjust_0> synthesized.


Synthesizing Unit <pg_fuadd_26_16_guard>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:646 - Signal <cc<0>> is assigned but never used.
WARNING:Xst:646 - Signal <x0> is assigned but never used.
WARNING:Xst:646 - Signal <c0<7:5>> is assigned but never used.
Unit <pg_fuadd_26_16_guard> synthesized.


Synthesizing Unit <pg_fuadd_26_16_shift_0>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
WARNING:Xst:646 - Signal <c0<7:5>> is assigned but never used.
Unit <pg_fuadd_26_16_shift_0> synthesized.


Synthesizing Unit <pg_fuadd_26_16_swap_1>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:646 - Signal <mxy<15:0>> is assigned but never used.
    Found 8-bit register for signal <expdif>.
    Found 1-bit register for signal <nontobi>.
    Found 8-bit register for signal <expz>.
    Found 16-bit register for signal <mana>.
    Found 16-bit register for signal <manb>.
    Found 9-bit subtractor for signal <exy0>.
    Found 8-bit subtractor for signal <eyx0>.
    Found 17-bit subtractor for signal <mxy>.
    Summary:
	inferred  49 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <pg_fuadd_26_16_swap_1> synthesized.


Synthesizing Unit <pg_float_round_26_16>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
    Found 8-bit adder for signal <epp>.
    Found 17-bit adder for signal <mz>.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <pg_float_round_26_16> synthesized.


Synthesizing Unit <pg_float_rbit_mode6>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <Fbit> is never used.
Unit <pg_float_rbit_mode6> synthesized.


Synthesizing Unit <pg_fusub_26_16_expsub_0>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
    Found 8-bit subtractor for signal <exp2>.
    Found 5-bit adder for signal <inc0>.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <pg_fusub_26_16_expsub_0> synthesized.


Synthesizing Unit <pg_fusub_26_16_adjust_0>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
WARNING:Xst:646 - Signal <x0<19>> is assigned but never used.
Unit <pg_fusub_26_16_adjust_0> synthesized.


Synthesizing Unit <pg_fusub_26_16_guard_0>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
WARNING:Xst:646 - Signal <x0<19:1>> is assigned but never used.
    Found 1-bit 4-to-1 multiplexer for signal <f0>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <pg_fusub_26_16_guard_0> synthesized.


Synthesizing Unit <penc_20_5>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <a<0>> is never used.
Unit <penc_20_5> synthesized.


Synthesizing Unit <pg_fusub_26_16_shift_manb_0>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_fusub_26_16_shift_manb_0> synthesized.


Synthesizing Unit <pg_fusub_26_16_swap_1>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:646 - Signal <mxy<15:0>> is assigned but never used.
WARNING:Xst:646 - Signal <myx<15:0>> is assigned but never used.
    Found 1-bit register for signal <is_xeqy>.
    Found 8-bit register for signal <expdif>.
    Found 1-bit register for signal <nontobi>.
    Found 8-bit register for signal <expz>.
    Found 16-bit register for signal <mana>.
    Found 16-bit register for signal <manb>.
    Found 1-bit register for signal <signz>.
    Found 9-bit subtractor for signal <exy0>.
    Found 9-bit subtractor for signal <eyx0>.
    Found 17-bit subtractor for signal <mxy>.
    Found 17-bit subtractor for signal <myx>.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <pg_fusub_26_16_swap_1> synthesized.


Synthesizing Unit <pgsub_float_add_26_16_6_uadd_3>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <y<25>> is never used.
WARNING:Xst:646 - Signal <efsub<7:0>> is assigned but never used.
    Found 1-bit register for signal <eflag1>.
    Found 9-bit subtractor for signal <efsub>.
    Found 8-bit register for signal <expdif2>.
    Found 8-bit register for signal <expz2>.
    Found 8-bit register for signal <expz3>.
    Found 8-bit adder for signal <ezinc>.
    Found 1-bit register for signal <Gbit1>.
    Found 34-bit adder for signal <madd0>.
    Found 34-bit register for signal <madd1>.
    Found 16-bit register for signal <mana2>.
    Found 16-bit register for signal <mana3>.
    Found 19-bit register for signal <manz1>.
    Found 1-bit register for signal <nontobi2>.
    Found 1-bit register for signal <nontobi3>.
    Found 1-bit register for signal <nonzz2>.
    Found 1-bit register for signal <nonzz4>.
    Found 1-bit register for signal <nonzz5>.
    Found 1-bit register for signal <signz2>.
    Found 1-bit register for signal <signz4>.
    Found 1-bit register for signal <signz5>.
    Summary:
	inferred 119 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <pgsub_float_add_26_16_6_uadd_3> synthesized.


Synthesizing Unit <pgsub_float_add_26_16_6_usub_3>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:646 - Signal <expdif_sub<7:0>> is assigned but never used.
WARNING:Xst:1780 - Signal <expz3r> is never used or assigned.
WARNING:Xst:1780 - Signal <nonzz9> is never used or assigned.
WARNING:Xst:1780 - Signal <signz0> is never used or assigned.
WARNING:Xst:1780 - Signal <signz1> is never used or assigned.
    Found 1-bit register for signal <eflag2>.
    Found 1-bit register for signal <eflag4>.
    Found 9-bit subtractor for signal <expdif_sub>.
    Found 8-bit register for signal <expz2>.
    Found 8-bit register for signal <expz5>.
    Found 8-bit register for signal <expz6>.
    Found 1-bit register for signal <Gbit1>.
    Found 16-bit register for signal <mana2>.
    Found 16-bit register for signal <mana4>.
    Found 20-bit subtractor for signal <msub0>.
    Found 20-bit register for signal <msub1>.
    Found 16-bit register for signal <mtr1>.
    Found 1-bit register for signal <nontobi2>.
    Found 1-bit register for signal <nontobi4>.
    Found 1-bit register for signal <nonzz2>.
    Found 1-bit register for signal <nonzz4>.
    Found 1-bit register for signal <nonzz6>.
    Found 1-bit register for signal <Sbit1>.
    Found 1-bit register for signal <signz4>.
    Found 1-bit register for signal <signz6>.
    Summary:
	inferred 103 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <pgsub_float_add_26_16_6_usub_3> synthesized.


Synthesizing Unit <pg_pdelay_26_6>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
    Found 26-bit register for signal <x1>.
    Found 26-bit register for signal <x2>.
    Found 26-bit register for signal <x3>.
    Found 26-bit register for signal <x4>.
    Found 26-bit register for signal <x5>.
    Found 26-bit register for signal <x6>.
    Summary:
	inferred 156 D-type flip-flop(s).
Unit <pg_pdelay_26_6> synthesized.


Synthesizing Unit <pg_pdelay_26_1>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
    Found 26-bit register for signal <x1>.
    Summary:
	inferred  26 D-type flip-flop(s).
Unit <pg_pdelay_26_1> synthesized.


Synthesizing Unit <pg_pdelay_26_24>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
    Found 26-bit register for signal <x1>.
    Found 26-bit register for signal <x10>.
    Found 26-bit register for signal <x11>.
    Found 26-bit register for signal <x12>.
    Found 26-bit register for signal <x13>.
    Found 26-bit register for signal <x14>.
    Found 26-bit register for signal <x15>.
    Found 26-bit register for signal <x16>.
    Found 26-bit register for signal <x17>.
    Found 26-bit register for signal <x18>.
    Found 26-bit register for signal <x19>.
    Found 26-bit register for signal <x2>.
    Found 26-bit register for signal <x20>.
    Found 26-bit register for signal <x21>.
    Found 26-bit register for signal <x22>.
    Found 26-bit register for signal <x23>.
    Found 26-bit register for signal <x24>.
    Found 26-bit register for signal <x3>.
    Found 26-bit register for signal <x4>.
    Found 26-bit register for signal <x5>.
    Found 26-bit register for signal <x6>.
    Found 26-bit register for signal <x7>.
    Found 26-bit register for signal <x8>.
    Found 26-bit register for signal <x9>.
    Summary:
	inferred 624 D-type flip-flop(s).
Unit <pg_pdelay_26_24> synthesized.


Synthesizing Unit <pg_pdelay_26_11>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
    Found 26-bit register for signal <x1>.
    Found 26-bit register for signal <x10>.
    Found 26-bit register for signal <x11>.
    Found 26-bit register for signal <x2>.
    Found 26-bit register for signal <x3>.
    Found 26-bit register for signal <x4>.
    Found 26-bit register for signal <x5>.
    Found 26-bit register for signal <x6>.
    Found 26-bit register for signal <x7>.
    Found 26-bit register for signal <x8>.
    Found 26-bit register for signal <x9>.
    Summary:
	inferred 286 D-type flip-flop(s).
Unit <pg_pdelay_26_11> synthesized.


Synthesizing Unit <pg_pdelay_26_23>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
    Found 26-bit register for signal <x1>.
    Found 26-bit register for signal <x10>.
    Found 26-bit register for signal <x11>.
    Found 26-bit register for signal <x12>.
    Found 26-bit register for signal <x13>.
    Found 26-bit register for signal <x14>.
    Found 26-bit register for signal <x15>.
    Found 26-bit register for signal <x16>.
    Found 26-bit register for signal <x17>.
    Found 26-bit register for signal <x18>.
    Found 26-bit register for signal <x19>.
    Found 26-bit register for signal <x2>.
    Found 26-bit register for signal <x20>.
    Found 26-bit register for signal <x21>.
    Found 26-bit register for signal <x22>.
    Found 26-bit register for signal <x23>.
    Found 26-bit register for signal <x3>.
    Found 26-bit register for signal <x4>.
    Found 26-bit register for signal <x5>.
    Found 26-bit register for signal <x6>.
    Found 26-bit register for signal <x7>.
    Found 26-bit register for signal <x8>.
    Found 26-bit register for signal <x9>.
    Summary:
	inferred 598 D-type flip-flop(s).
Unit <pg_pdelay_26_23> synthesized.


Synthesizing Unit <pg_pdelay_26_5>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
    Found 26-bit register for signal <x1>.
    Found 26-bit register for signal <x2>.
    Found 26-bit register for signal <x3>.
    Found 26-bit register for signal <x4>.
    Found 26-bit register for signal <x5>.
    Summary:
	inferred 130 D-type flip-flop(s).
Unit <pg_pdelay_26_5> synthesized.


Synthesizing Unit <pg_pdelay_26_3>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
    Found 26-bit register for signal <x1>.
    Found 26-bit register for signal <x2>.
    Found 26-bit register for signal <x3>.
    Summary:
	inferred  78 D-type flip-flop(s).
Unit <pg_pdelay_26_3> synthesized.


Synthesizing Unit <pg_pdelay_26_4>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
    Found 26-bit register for signal <x1>.
    Found 26-bit register for signal <x2>.
    Found 26-bit register for signal <x3>.
    Found 26-bit register for signal <x4>.
    Summary:
	inferred 104 D-type flip-flop(s).
Unit <pg_pdelay_26_4> synthesized.


Synthesizing Unit <pg_float_expadd_1_26_16_1>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:1780 - Signal <nonzz> is never used or assigned.
WARNING:Xst:1780 - Signal <signz> is never used or assigned.
WARNING:Xst:1780 - Signal <manz> is never used or assigned.
    Found 26-bit register for signal <z>.
    Found 8-bit adder for signal <expz>.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <pg_float_expadd_1_26_16_1> synthesized.


Synthesizing Unit <pg_float_fixaccum_26_16_57_64_2_0>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
    Found 1-bit register for signal <run1>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <pg_float_fixaccum_26_16_57_64_2_0> synthesized.


Synthesizing Unit <pg_float_expadd_31_26_16_1>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:1780 - Signal <nonzz> is never used or assigned.
WARNING:Xst:1780 - Signal <signz> is never used or assigned.
WARNING:Xst:1780 - Signal <manz> is never used or assigned.
    Found 26-bit register for signal <z>.
    Found 8-bit adder for signal <expz>.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <pg_float_expadd_31_26_16_1> synthesized.


Synthesizing Unit <pg_bits_regifile_26>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:646 - Signal <runr1> is assigned but never used.
    Found 1-bit register for signal <runr0>.
    Found 26-bit register for signal <x0>.
    Summary:
	inferred  27 D-type flip-flop(s).
Unit <pg_bits_regifile_26> synthesized.


Synthesizing Unit <pg_float_recipro_26_16_2>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:646 - Signal <minv2<17>> is assigned but never used.
WARNING:Xst:646 - Signal <minv2<1:0>> is assigned but never used.
    Found 8-bit adder for signal <expi0>.
    Found 8-bit register for signal <expi0r0>.
    Found 8-bit subtractor for signal <expm0>.
    Found 8-bit register for signal <ez1>.
    Found 1-bit register for signal <is_one0r0>.
    Found 16-bit register for signal <mz1>.
    Found 1-bit register for signal <nonzz0r0>.
    Found 1-bit register for signal <nonzz6>.
    Found 1-bit register for signal <signz0r0>.
    Found 1-bit register for signal <signz6>.
    Summary:
	inferred  37 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <pg_float_recipro_26_16_2> synthesized.


Synthesizing Unit <pg_float_sqrt_26_16_3>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:646 - Signal <tz2<19:18>> is assigned but never used.
WARNING:Xst:646 - Signal <tz2<1:0>> is assigned but never used.
WARNING:Xst:1780 - Signal <expp0r0> is never used or assigned.
WARNING:Xst:646 - Signal <expxm<0>> is assigned but never used.
    Found 8-bit adder for signal <expp0>.
    Found 8-bit register for signal <exps3>.
    Found 8-bit register for signal <exps3r0>.
    Found 8-bit subtractor for signal <expxm>.
    Found 8-bit register for signal <expz1>.
    Found 1-bit register for signal <is_one4>.
    Found 1-bit register for signal <is_one4r0>.
    Found 16-bit register for signal <mz2>.
    Found 1-bit register for signal <nonzz3>.
    Found 1-bit register for signal <nonzz3r0>.
    Found 1-bit register for signal <nonzz6>.
    Found 1-bit register for signal <signz3>.
    Found 1-bit register for signal <signz3r0>.
    Found 1-bit register for signal <signz6>.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <pg_float_sqrt_26_16_3> synthesized.


Synthesizing Unit <pg_float_unsigned_add_26_16_4_6>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:647 - Input <y<25>> is never used.
WARNING:Xst:646 - Signal <efsub<7:0>> is assigned but never used.
    Found 26-bit register for signal <z>.
    Found 1-bit register for signal <eflag1>.
    Found 9-bit subtractor for signal <efsub>.
    Found 8-bit register for signal <expdif2>.
    Found 8-bit register for signal <expz2>.
    Found 8-bit register for signal <expz3>.
    Found 8-bit adder for signal <ezinc>.
    Found 1-bit register for signal <Gbit1>.
    Found 34-bit adder for signal <madd0>.
    Found 34-bit register for signal <madd1>.
    Found 16-bit register for signal <mana2>.
    Found 16-bit register for signal <mana3>.
    Found 19-bit register for signal <manz1>.
    Found 1-bit register for signal <nontobi2>.
    Found 1-bit register for signal <nontobi3>.
    Found 1-bit register for signal <nonzz2>.
    Found 1-bit register for signal <nonzz4>.
    Found 1-bit register for signal <nonzz5>.
    Found 1-bit register for signal <signz2>.
    Found 1-bit register for signal <signz4>.
    Found 1-bit register for signal <signz5>.
    Summary:
	inferred 145 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <pg_float_unsigned_add_26_16_4_6> synthesized.


Synthesizing Unit <pg_float_mult_26_16_2_6>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:646 - Signal <manz2<33>> is assigned but never used.
WARNING:Xst:646 - Signal <manz2<15:0>> is assigned but never used.
    Found 26-bit register for signal <z>.
    Found 1-bit register for signal <exp_inc1>.
    Found 2-bit adder for signal <exp_inc_pa>.
    Found 8-bit adder for signal <expz0r0>.
    Found 8-bit register for signal <expz2>.
    Found 1-bit register for signal <Gbit1>.
    Found 34-bit register for signal <manz2>.
    Found 1-bit register for signal <nonzz2>.
    Found 1-bit register for signal <Sbit1>.
    Found 1-bit xor2 for signal <signz0r0>.
    Found 1-bit register for signal <signz2>.
    Found 1-bit register for signal <Ulp1>.
    Found 8-bit adder for signal <z_exp>.
    Found 17-bit adder for signal <z_man0>.
    Summary:
	inferred  74 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <pg_float_mult_26_16_2_6> synthesized.


Synthesizing Unit <pg_float_sub_26_16_4_6>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_module.vhd".
WARNING:Xst:1780 - Signal <sign_flag4> is never used or assigned.
WARNING:Xst:1780 - Signal <sign_flag5> is never used or assigned.
WARNING:Xst:1780 - Signal <sign_flag6> is never used or assigned.
WARNING:Xst:1780 - Signal <sign_flag7> is never used or assigned.
WARNING:Xst:1780 - Signal <sign_flag8> is never used or assigned.
WARNING:Xst:1780 - Signal <sign_flag9> is never used or assigned.
WARNING:Xst:1780 - Signal <sign_flag3> is never used or assigned.
    Found 26-bit register for signal <z>.
    Found 1-bit register for signal <sign_flag>.
    Found 1-bit xor2 for signal <sign_flag0>.
    Found 1-bit register for signal <sign_flag1>.
    Found 1-bit register for signal <sign_flag2>.
    Summary:
	inferred  29 D-type flip-flop(s).
Unit <pg_float_sub_26_16_4_6> synthesized.


Synthesizing Unit <pipe>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_pipe.vhd".
WARNING:Xst:647 - Input <p_adrovp> is never used.
WARNING:Xst:647 - Input <p_datai<63:58>> is never used.
WARNING:Xst:647 - Input <p_datai<31:26>> is never used.
WARNING:Xst:647 - Input <rst> is never used.
WARNING:Xst:647 - Input <p_adrivp> is never used.
WARNING:Xst:647 - Input <p_jdata<207:182>> is never used.
    Found 64-bit register for signal <p_datao>.
    Found 1-bit register for signal <p_runret>.
    Found 26-bit register for signal <ireg_vi_0>.
    Found 26-bit register for signal <ireg_vi_1>.
    Found 26-bit register for signal <ireg_vi_2>.
    Found 26-bit register for signal <ireg_xi_0>.
    Found 26-bit register for signal <ireg_xi_1>.
    Found 26-bit register for signal <ireg_xi_2>.
    Found 41-bit register for signal <run>.
    Found 26-bit register for signal <vi_0>.
    Found 26-bit register for signal <vi_1>.
    Found 26-bit register for signal <vi_2>.
    Found 26-bit register for signal <xi_0>.
    Found 26-bit register for signal <xi_1>.
    Found 26-bit register for signal <xi_2>.
    Summary:
	inferred 418 D-type flip-flop(s).
Unit <pipe> synthesized.


Synthesizing Unit <jmem>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/jmem.vhd".
WARNING:Xst:647 - Input <rst> is never used.
WARNING:Xst:647 - Input <radr<1:0>> is never used.
Unit <jmem> synthesized.


Synthesizing Unit <setn>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/setn.vhd".
    Found 32-bit register for signal <nreg>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <setn> synthesized.


Synthesizing Unit <pipe_sts>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pipe_sts.vhd".
WARNING:Xst:1780 - Signal <cntr> is never used or assigned.
WARNING:Xst:1780 - Signal <sts> is never used or assigned.
WARNING:Xst:1780 - Signal <sts_reg> is never used or assigned.
    Register <status<1>> equivalent to <status<0>> has been removed
    Register <status<2>> equivalent to <status<0>> has been removed
    Register <status<3>> equivalent to <status<0>> has been removed
    Register <status<4>> equivalent to <status<0>> has been removed
    Register <status<5>> equivalent to <status<0>> has been removed
    Register <status<6>> equivalent to <status<0>> has been removed
    Register <status<7>> equivalent to <status<0>> has been removed
    Found 1-bit register for signal <status<0>>.
    Found 1-bit register for signal <irun>.
    Found 1-bit register for signal <rund>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <pipe_sts> synthesized.


Synthesizing Unit <calc>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/calc.vhd".
WARNING:Xst:647 - Input <n<31:18>> is never used.
WARNING:Xst:1780 - Signal <rstn<31:1>> is never used or assigned.
    Found 1-bit register for signal <run>.
    Found 18-bit down counter for signal <mema_dc>.
    Found 1-bit register for signal <rst>.
    Found 1-bit register for signal <rstn<0>>.
    Found 1-bit register for signal <start_r>.
    Summary:
	inferred   1 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <calc> synthesized.


Synthesizing Unit <pg_pipe>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pg_pipe.vhd".
WARNING:Xst:1780 - Signal <runret<1>> is never used or assigned.
WARNING:Xst:646 - Signal <u_adro> is assigned but never used.
WARNING:Xst:1780 - Signal <we<1>> is never used or assigned.
    Found 4x1-bit ROM for signal <we<0>>.
    Summary:
	inferred   1 ROM(s).
Unit <pg_pipe> synthesized.


Synthesizing Unit <adr_dec>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/adr_dec.vhd".
WARNING:Xst:647 - Input <clk> is never used.
    Found 2-bit comparator equal for signal <$n0005> created at line 53.
    Found 2-bit comparator equal for signal <$n0007> created at line 43.
    Summary:
	inferred   2 Comparator(s).
Unit <adr_dec> synthesized.


Synthesizing Unit <pgpg_mem>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/pgpg_mem/pgpg_mem.vhd".
WARNING:Xst:646 - Signal <jmem_d<255:208>> is assigned but never used.
WARNING:Xst:1780 - Signal <jmem_adr> is never used or assigned.
WARNING:Xst:1780 - Signal <ADR_ff> is never used or assigned.
WARNING:Xst:1780 - Signal <odata_jmem> is never used or assigned.
WARNING:Xst:1780 - Signal <debug_p_jdata> is never used or assigned.
WARNING:Xst:646 - Signal <is_fo> is assigned but never used.
WARNING:Xst:646 - Signal <odata_sts<31:1>> is assigned but never used.
WARNING:Xst:646 - Signal <calc_jadr<31:16>> is assigned but never used.
    Found 1-bit register for signal <STS>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <pgpg_mem> synthesized.


Synthesizing Unit <dmaw_mem_we>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/dmaw_mem_we.vhd".
    Found 1-bit register for signal <MEM_WE>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dmaw_mem_we> synthesized.


Synthesizing Unit <dmaw_mem_adr>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/dmaw_mem_adr.vhd".
    Found 19-bit register for signal <MEM_ADR>.
    Found 19-bit adder for signal <$n0003> created at line 57.
    Found 19-bit register for signal <mem_adr_inc>.
    Found 19-bit adder for signal <z>.
    Summary:
	inferred  38 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <dmaw_mem_adr> synthesized.


Synthesizing Unit <dmaw_start_adr>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/dmaw_start_adr.vhd".
WARNING:Xst:647 - Input <DBUS<63:19>> is never used.
    Found 19-bit register for signal <START_ADR>.
    Found 19-bit 4-to-1 multiplexer for signal <$n0000>.
    Summary:
	inferred  19 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
Unit <dmaw_start_adr> synthesized.


Synthesizing Unit <dmaw_state>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/dmaw_state.vhd".
    Found finite state machine <FSM_0> for signal <state_ff>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <dmaw_state> synthesized.


Synthesizing Unit <dmar_dbus_hiz>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/dmar_dbus_hiz.vhd".
    Found 1-bit register for signal <DBUS_HiZ>.
    Found 1-bit register for signal <en0>.
    Found 1-bit register for signal <en1>.
    Found 1-bit register for signal <en2>.
    Found 1-bit register for signal <en3>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <dmar_dbus_hiz> synthesized.


Synthesizing Unit <dmar_mem_re>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/dmar_mem_re.vhd".
Unit <dmar_mem_re> synthesized.


Synthesizing Unit <dmar_mem_adr>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/dmar_mem_adr.vhd".
Unit <dmar_mem_adr> synthesized.


Synthesizing Unit <dmar_start_adr>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/dmar_start_adr.vhd".
Unit <dmar_start_adr> synthesized.


Synthesizing Unit <dmar_state>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/dmar_state.vhd".
Unit <dmar_state> synthesized.


Synthesizing Unit <user>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/user.vhd".
WARNING:Xst:647 - Input <RE> is never used.
Unit <user> synthesized.


Synthesizing Unit <dmar>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/dmar.vhd".
Unit <dmar> synthesized.


Synthesizing Unit <dmaw>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/dmaw.vhd".
WARNING:Xst:1780 - Signal <we> is never used or assigned.
WARNING:Xst:646 - Signal <ena4> is assigned but never used.
    Found 19-bit register for signal <MEM_ADR>.
    Found 64-bit register for signal <MEM_DATA>.
    Found 1-bit register for signal <MEM_WE>.
    Found 19-bit 4-to-1 multiplexer for signal <$n0002>.
    Found 19-bit adder for signal <$n0003> created at line 69.
    Found 19-bit register for signal <acnt>.
    Found 1-bit register for signal <ena1>.
    Summary:
	inferred 104 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  19 Multiplexer(s).
Unit <dmaw> synthesized.


Synthesizing Unit <CLK_MULDIV>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/clk_muldiv.vhd".
Unit <CLK_MULDIV> synthesized.


Synthesizing Unit <top>.
    Related source file is "/usr/local/src/progrape/demo/herm1/pgr/ISE_PROJECT.regifile.r5/top.vhd".
WARNING:Xst:1778 - Inout <FPGA_NO<2>> is assigned but never used.
WARNING:Xst:1779 - Inout <FPGA_NO<1:0>> is used but is never assigned.
WARNING:Xst:1778 - Inout <CBUS<7:2>> is assigned but never used.
WARNING:Xst:1779 - Inout <CBUS<1:0>> is used but is never assigned.
    Found 1-bit tristate buffer for signal <CK133>.
    Found 5-bit tristate buffer for signal <CBUS<6:2>>.
    Found 64-bit tristate buffer for signal <DBUS>.
    Found 1-bit tristate buffer for signal <FPGA_NO<2>>.
    Found 64-bit register for signal <DBUS_Port_ff>.
    Found 2-bit register for signal <FPGA_NO_ff>.
    Found 4-bit register for signal <LED_ff>.
    Summary:
	inferred  70 D-type flip-flop(s).
	inferred  71 Tristate(s).
Unit <top> synthesized.

INFO:Xst:2182 - Always blocking tristate <FPGA_NO<2>> in unit <top> is removed.
INFO:Xst:2182 - Always blocking tristate <CBUS<2>> in unit <top> is removed.
INFO:Xst:2182 - Always blocking tristate <CBUS<3>> in unit <top> is removed.
INFO:Xst:2182 - Always blocking tristate <CBUS<4>> in unit <top> is removed.
INFO:Xst:2182 - Always blocking tristate <CBUS<5>> in unit <top> is removed.
INFO:Xst:2182 - Always blocking tristate <CBUS<6>> in unit <top> is removed.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x1-bit ROM                                           : 1
# Multipliers                                          : 26
 12x12-bit multiplier                                  : 1
 14x14-bit multiplier                                  : 1
 15x12-bit multiplier                                  : 1
 17x14-bit multiplier                                  : 1
 17x17-bit multiplier                                  : 20
 18x12-bit multiplier                                  : 1
 18x8-bit multiplier                                   : 1
# Adders/Subtractors                                   : 314
 14-bit subtractor                                     : 1
 15-bit subtractor                                     : 1
 17-bit adder                                          : 43
 17-bit subtractor                                     : 32
 19-bit adder                                          : 3
 19-bit subtractor                                     : 1
 2-bit adder                                           : 20
 20-bit adder                                          : 1
 20-bit subtractor                                     : 9
 34-bit adder                                          : 14
 5-bit adder                                           : 9
 64-bit adder                                          : 6
 64-bit addsub                                         : 6
 64-bit subtractor                                     : 6
 8-bit adder                                           : 82
 8-bit subtractor                                      : 25
 9-bit subtractor                                      : 55
# Counters                                             : 1
 18-bit down counter                                   : 1
# Registers                                            : 1629
 1-bit register                                        : 983
 11-bit register                                       : 1
 12-bit register                                       : 1
 14-bit register                                       : 1
 15-bit register                                       : 2
 16-bit register                                       : 103
 17-bit register                                       : 1
 18-bit register                                       : 1
 19-bit register                                       : 21
 2-bit register                                        : 1
 20-bit register                                       : 9
 26-bit register                                       : 319
 30-bit register                                       : 1
 32-bit register                                       : 1
 34-bit register                                       : 34
 4-bit register                                        : 1
 64-bit register                                       : 9
 8-bit register                                        : 140
# Comparators                                          : 2
 2-bit comparator equal                                : 2
# Multiplexers                                         : 17
 1-bit 4-to-1 multiplexer                              : 9
 19-bit 4-to-1 multiplexer                             : 2
 56-bit 64-to-1 multiplexer                            : 6
# Tristates                                            : 2
 1-bit tristate buffer                                 : 1
 64-bit tristate buffer                                : 1
# Xors                                                 : 29
 1-bit xor2                                            : 29

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <u1/u0/u0/state_ff> on signal <state_ff[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------

Synthesizing (advanced) Unit <dmar_dbus_hiz>.
	Found 2-bit shift register for signal <en1>.
Unit <dmar_dbus_hiz> synthesized (advanced).

Synthesizing (advanced) Unit <pg_float_mult_26_16_2_6>.
	Found 2-bit shift register for signal <z<25>>.
Unit <pg_float_mult_26_16_2_6> synthesized (advanced).

Synthesizing (advanced) Unit <pg_float_recipro_26_16_2>.
	Found 2-bit shift register for signal <nonzz6>.
	Found 2-bit shift register for signal <signz6>.
Unit <pg_float_recipro_26_16_2> synthesized (advanced).

Synthesizing (advanced) Unit <pg_float_sqrt_26_16_3>.
	Found 2-bit shift register for signal <exps3r0<0>>.
	Found 2-bit shift register for signal <exps3r0<1>>.
	Found 2-bit shift register for signal <exps3r0<2>>.
	Found 2-bit shift register for signal <exps3r0<3>>.
	Found 2-bit shift register for signal <exps3r0<4>>.
	Found 2-bit shift register for signal <exps3r0<5>>.
	Found 2-bit shift register for signal <exps3r0<6>>.
	Found 2-bit shift register for signal <exps3r0<7>>.
	Found 3-bit shift register for signal <nonzz6>.
	Found 3-bit shift register for signal <signz6>.
Unit <pg_float_sqrt_26_16_3> synthesized (advanced).

Synthesizing (advanced) Unit <pg_float_sqrt_table_2itp_16_14_2>.
	Found pipelined multiplier on signal <itp_dx2>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found 2-bit shift register for signal <itp_c0r2<0>>.
	Found 2-bit shift register for signal <itp_c0r2<1>>.
	Found 2-bit shift register for signal <itp_c0r2<2>>.
	Found 2-bit shift register for signal <itp_c0r2<3>>.
	Found 2-bit shift register for signal <itp_c0r2<4>>.
	Found 2-bit shift register for signal <itp_c0r2<5>>.
	Found 2-bit shift register for signal <itp_c0r2<6>>.
	Found 2-bit shift register for signal <itp_c0r2<7>>.
	Found 2-bit shift register for signal <itp_c0r2<8>>.
	Found 2-bit shift register for signal <itp_c0r2<9>>.
	Found 2-bit shift register for signal <itp_c0r2<10>>.
	Found 2-bit shift register for signal <itp_c0r2<11>>.
	Found 2-bit shift register for signal <itp_c0r2<12>>.
	Found 2-bit shift register for signal <itp_c0r2<13>>.
	Found 2-bit shift register for signal <itp_c0r2<14>>.
	Found 2-bit shift register for signal <itp_c0r2<15>>.
	Found 2-bit shift register for signal <itp_c0r2<16>>.
	Found 2-bit shift register for signal <itp_c0r2<17>>.
	Found 2-bit shift register for signal <itp_c0r2<18>>.
Unit <pg_float_sqrt_table_2itp_16_14_2> synthesized (advanced).

Synthesizing (advanced) Unit <pg_float_sub_26_16_4_6>.
	Found 3-bit shift register for signal <sign_flag>.
Unit <pg_float_sub_26_16_4_6> synthesized (advanced).

Synthesizing (advanced) Unit <pg_float_unsigned_add_26_16_4_6>.
	Found 3-bit shift register for signal <signz5>.
	Found 2-bit shift register for signal <expz3<0>>.
	Found 2-bit shift register for signal <expz3<1>>.
	Found 2-bit shift register for signal <expz3<2>>.
	Found 2-bit shift register for signal <expz3<3>>.
	Found 2-bit shift register for signal <expz3<4>>.
	Found 2-bit shift register for signal <expz3<5>>.
	Found 2-bit shift register for signal <expz3<6>>.
	Found 2-bit shift register for signal <expz3<7>>.
	Found 2-bit shift register for signal <mana3<0>>.
	Found 2-bit shift register for signal <mana3<1>>.
	Found 2-bit shift register for signal <mana3<2>>.
	Found 2-bit shift register for signal <mana3<3>>.
	Found 2-bit shift register for signal <mana3<4>>.
	Found 2-bit shift register for signal <mana3<5>>.
	Found 2-bit shift register for signal <mana3<6>>.
	Found 2-bit shift register for signal <mana3<7>>.
	Found 2-bit shift register for signal <mana3<8>>.
	Found 2-bit shift register for signal <mana3<9>>.
	Found 2-bit shift register for signal <mana3<10>>.
	Found 2-bit shift register for signal <mana3<11>>.
	Found 2-bit shift register for signal <mana3<12>>.
	Found 2-bit shift register for signal <mana3<13>>.
	Found 2-bit shift register for signal <mana3<14>>.
	Found 2-bit shift register for signal <mana3<15>>.
	Found 2-bit shift register for signal <nontobi3>.
	Found 4-bit shift register for signal <z<24>>.
Unit <pg_float_unsigned_add_26_16_4_6> synthesized (advanced).

Synthesizing (advanced) Unit <pg_pdelay_26_11>.
	Found 11-bit shift register for signal <y<0>>.
	Found 11-bit shift register for signal <y<1>>.
	Found 11-bit shift register for signal <y<2>>.
	Found 11-bit shift register for signal <y<3>>.
	Found 11-bit shift register for signal <y<4>>.
	Found 11-bit shift register for signal <y<5>>.
	Found 11-bit shift register for signal <y<6>>.
	Found 11-bit shift register for signal <y<7>>.
	Found 11-bit shift register for signal <y<8>>.
	Found 11-bit shift register for signal <y<9>>.
	Found 11-bit shift register for signal <y<10>>.
	Found 11-bit shift register for signal <y<11>>.
	Found 11-bit shift register for signal <y<12>>.
	Found 11-bit shift register for signal <y<13>>.
	Found 11-bit shift register for signal <y<14>>.
	Found 11-bit shift register for signal <y<15>>.
	Found 11-bit shift register for signal <y<16>>.
	Found 11-bit shift register for signal <y<17>>.
	Found 11-bit shift register for signal <y<18>>.
	Found 11-bit shift register for signal <y<19>>.
	Found 11-bit shift register for signal <y<20>>.
	Found 11-bit shift register for signal <y<21>>.
	Found 11-bit shift register for signal <y<22>>.
	Found 11-bit shift register for signal <y<23>>.
	Found 11-bit shift register for signal <y<24>>.
	Found 11-bit shift register for signal <y<25>>.
Unit <pg_pdelay_26_11> synthesized (advanced).

Synthesizing (advanced) Unit <pg_pdelay_26_23>.
	Found 23-bit shift register for signal <y<0>>.
	Found 23-bit shift register for signal <y<1>>.
	Found 23-bit shift register for signal <y<2>>.
	Found 23-bit shift register for signal <y<3>>.
	Found 23-bit shift register for signal <y<4>>.
	Found 23-bit shift register for signal <y<5>>.
	Found 23-bit shift register for signal <y<6>>.
	Found 23-bit shift register for signal <y<7>>.
	Found 23-bit shift register for signal <y<8>>.
	Found 23-bit shift register for signal <y<9>>.
	Found 23-bit shift register for signal <y<10>>.
	Found 23-bit shift register for signal <y<11>>.
	Found 23-bit shift register for signal <y<12>>.
	Found 23-bit shift register for signal <y<13>>.
	Found 23-bit shift register for signal <y<14>>.
	Found 23-bit shift register for signal <y<15>>.
	Found 23-bit shift register for signal <y<16>>.
	Found 23-bit shift register for signal <y<17>>.
	Found 23-bit shift register for signal <y<18>>.
	Found 23-bit shift register for signal <y<19>>.
	Found 23-bit shift register for signal <y<20>>.
	Found 23-bit shift register for signal <y<21>>.
	Found 23-bit shift register for signal <y<22>>.
	Found 23-bit shift register for signal <y<23>>.
	Found 23-bit shift register for signal <y<24>>.
	Found 23-bit shift register for signal <y<25>>.
Unit <pg_pdelay_26_23> synthesized (advanced).

Synthesizing (advanced) Unit <pg_pdelay_26_24>.
	Found 24-bit shift register for signal <y<0>>.
	Found 24-bit shift register for signal <y<1>>.
	Found 24-bit shift register for signal <y<2>>.
	Found 24-bit shift register for signal <y<3>>.
	Found 24-bit shift register for signal <y<4>>.
	Found 24-bit shift register for signal <y<5>>.
	Found 24-bit shift register for signal <y<6>>.
	Found 24-bit shift register for signal <y<7>>.
	Found 24-bit shift register for signal <y<8>>.
	Found 24-bit shift register for signal <y<9>>.
	Found 24-bit shift register for signal <y<10>>.
	Found 24-bit shift register for signal <y<11>>.
	Found 24-bit shift register for signal <y<12>>.
	Found 24-bit shift register for signal <y<13>>.
	Found 24-bit shift register for signal <y<14>>.
	Found 24-bit shift register for signal <y<15>>.
	Found 24-bit shift register for signal <y<16>>.
	Found 24-bit shift register for signal <y<17>>.
	Found 24-bit shift register for signal <y<18>>.
	Found 24-bit shift register for signal <y<19>>.
	Found 24-bit shift register for signal <y<20>>.
	Found 24-bit shift register for signal <y<21>>.
	Found 24-bit shift register for signal <y<22>>.
	Found 24-bit shift register for signal <y<23>>.
	Found 24-bit shift register for signal <y<24>>.
	Found 24-bit shift register for signal <y<25>>.
Unit <pg_pdelay_26_24> synthesized (advanced).

Synthesizing (advanced) Unit <pg_pdelay_26_3>.
	Found 3-bit shift register for signal <y<0>>.
	Found 3-bit shift register for signal <y<1>>.
	Found 3-bit shift register for signal <y<2>>.
	Found 3-bit shift register for signal <y<3>>.
	Found 3-bit shift register for signal <y<4>>.
	Found 3-bit shift register for signal <y<5>>.
	Found 3-bit shift register for signal <y<6>>.
	Found 3-bit shift register for signal <y<7>>.
	Found 3-bit shift register for signal <y<8>>.
	Found 3-bit shift register for signal <y<9>>.
	Found 3-bit shift register for signal <y<10>>.
	Found 3-bit shift register for signal <y<11>>.
	Found 3-bit shift register for signal <y<12>>.
	Found 3-bit shift register for signal <y<13>>.
	Found 3-bit shift register for signal <y<14>>.
	Found 3-bit shift register for signal <y<15>>.
	Found 3-bit shift register for signal <y<16>>.
	Found 3-bit shift register for signal <y<17>>.
	Found 3-bit shift register for signal <y<18>>.
	Found 3-bit shift register for signal <y<19>>.
	Found 3-bit shift register for signal <y<20>>.
	Found 3-bit shift register for signal <y<21>>.
	Found 3-bit shift register for signal <y<22>>.
	Found 3-bit shift register for signal <y<23>>.
	Found 3-bit shift register for signal <y<24>>.
	Found 3-bit shift register for signal <y<25>>.
Unit <pg_pdelay_26_3> synthesized (advanced).

Synthesizing (advanced) Unit <pg_pdelay_26_4>.
	Found 4-bit shift register for signal <y<0>>.
	Found 4-bit shift register for signal <y<1>>.
	Found 4-bit shift register for signal <y<2>>.
	Found 4-bit shift register for signal <y<3>>.
	Found 4-bit shift register for signal <y<4>>.
	Found 4-bit shift register for signal <y<5>>.
	Found 4-bit shift register for signal <y<6>>.
	Found 4-bit shift register for signal <y<7>>.
	Found 4-bit shift register for signal <y<8>>.
	Found 4-bit shift register for signal <y<9>>.
	Found 4-bit shift register for signal <y<10>>.
	Found 4-bit shift register for signal <y<11>>.
	Found 4-bit shift register for signal <y<12>>.
	Found 4-bit shift register for signal <y<13>>.
	Found 4-bit shift register for signal <y<14>>.
	Found 4-bit shift register for signal <y<15>>.
	Found 4-bit shift register for signal <y<16>>.
	Found 4-bit shift register for signal <y<17>>.
	Found 4-bit shift register for signal <y<18>>.
	Found 4-bit shift register for signal <y<19>>.
	Found 4-bit shift register for signal <y<20>>.
	Found 4-bit shift register for signal <y<21>>.
	Found 4-bit shift register for signal <y<22>>.
	Found 4-bit shift register for signal <y<23>>.
	Found 4-bit shift register for signal <y<24>>.
	Found 4-bit shift register for signal <y<25>>.
Unit <pg_pdelay_26_4> synthesized (advanced).

Synthesizing (advanced) Unit <pg_pdelay_26_5>.
	Found 5-bit shift register for signal <y<0>>.
	Found 5-bit shift register for signal <y<1>>.
	Found 5-bit shift register for signal <y<2>>.
	Found 5-bit shift register for signal <y<3>>.
	Found 5-bit shift register for signal <y<4>>.
	Found 5-bit shift register for signal <y<5>>.
	Found 5-bit shift register for signal <y<6>>.
	Found 5-bit shift register for signal <y<7>>.
	Found 5-bit shift register for signal <y<8>>.
	Found 5-bit shift register for signal <y<9>>.
	Found 5-bit shift register for signal <y<10>>.
	Found 5-bit shift register for signal <y<11>>.
	Found 5-bit shift register for signal <y<12>>.
	Found 5-bit shift register for signal <y<13>>.
	Found 5-bit shift register for signal <y<14>>.
	Found 5-bit shift register for signal <y<15>>.
	Found 5-bit shift register for signal <y<16>>.
	Found 5-bit shift register for signal <y<17>>.
	Found 5-bit shift register for signal <y<18>>.
	Found 5-bit shift register for signal <y<19>>.
	Found 5-bit shift register for signal <y<20>>.
	Found 5-bit shift register for signal <y<21>>.
	Found 5-bit shift register for signal <y<22>>.
	Found 5-bit shift register for signal <y<23>>.
	Found 5-bit shift register for signal <y<24>>.
	Found 5-bit shift register for signal <y<25>>.
Unit <pg_pdelay_26_5> synthesized (advanced).

Synthesizing (advanced) Unit <pg_pdelay_26_6>.
	Found 6-bit shift register for signal <y<0>>.
	Found 6-bit shift register for signal <y<1>>.
	Found 6-bit shift register for signal <y<2>>.
	Found 6-bit shift register for signal <y<3>>.
	Found 6-bit shift register for signal <y<4>>.
	Found 6-bit shift register for signal <y<5>>.
	Found 6-bit shift register for signal <y<6>>.
	Found 6-bit shift register for signal <y<7>>.
	Found 6-bit shift register for signal <y<8>>.
	Found 6-bit shift register for signal <y<9>>.
	Found 6-bit shift register for signal <y<10>>.
	Found 6-bit shift register for signal <y<11>>.
	Found 6-bit shift register for signal <y<12>>.
	Found 6-bit shift register for signal <y<13>>.
	Found 6-bit shift register for signal <y<14>>.
	Found 6-bit shift register for signal <y<15>>.
	Found 6-bit shift register for signal <y<16>>.
	Found 6-bit shift register for signal <y<17>>.
	Found 6-bit shift register for signal <y<18>>.
	Found 6-bit shift register for signal <y<19>>.
	Found 6-bit shift register for signal <y<20>>.
	Found 6-bit shift register for signal <y<21>>.
	Found 6-bit shift register for signal <y<22>>.
	Found 6-bit shift register for signal <y<23>>.
	Found 6-bit shift register for signal <y<24>>.
	Found 6-bit shift register for signal <y<25>>.
Unit <pg_pdelay_26_6> synthesized (advanced).

Synthesizing (advanced) Unit <pg_umult_12_18_1>.
	Found pipelined multiplier on signal <s>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
Unit <pg_umult_12_18_1> synthesized (advanced).

Synthesizing (advanced) Unit <pg_umult_8_18_1>.
	Found pipelined multiplier on signal <s>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
Unit <pg_umult_8_18_1> synthesized (advanced).

Synthesizing (advanced) Unit <pgsub_float_add_26_16_6_uadd_3>.
	Found 3-bit shift register for signal <nonzz5>.
	Found 3-bit shift register for signal <signz5>.
	Found 2-bit shift register for signal <expz3<0>>.
	Found 2-bit shift register for signal <expz3<1>>.
	Found 2-bit shift register for signal <expz3<2>>.
	Found 2-bit shift register for signal <expz3<3>>.
	Found 2-bit shift register for signal <expz3<4>>.
	Found 2-bit shift register for signal <expz3<5>>.
	Found 2-bit shift register for signal <expz3<6>>.
	Found 2-bit shift register for signal <expz3<7>>.
	Found 2-bit shift register for signal <mana3<0>>.
	Found 2-bit shift register for signal <mana3<1>>.
	Found 2-bit shift register for signal <mana3<2>>.
	Found 2-bit shift register for signal <mana3<3>>.
	Found 2-bit shift register for signal <mana3<4>>.
	Found 2-bit shift register for signal <mana3<5>>.
	Found 2-bit shift register for signal <mana3<6>>.
	Found 2-bit shift register for signal <mana3<7>>.
	Found 2-bit shift register for signal <mana3<8>>.
	Found 2-bit shift register for signal <mana3<9>>.
	Found 2-bit shift register for signal <mana3<10>>.
	Found 2-bit shift register for signal <mana3<11>>.
	Found 2-bit shift register for signal <mana3<12>>.
	Found 2-bit shift register for signal <mana3<13>>.
	Found 2-bit shift register for signal <mana3<14>>.
	Found 2-bit shift register for signal <mana3<15>>.
	Found 2-bit shift register for signal <nontobi3>.
Unit <pgsub_float_add_26_16_6_uadd_3> synthesized (advanced).

Synthesizing (advanced) Unit <pgsub_float_add_26_16_6_usub_3>.
	Found 2-bit shift register for signal <signz6>.
	Found 2-bit shift register for signal <mana4<0>>.
	Found 2-bit shift register for signal <mana4<1>>.
	Found 2-bit shift register for signal <mana4<2>>.
	Found 2-bit shift register for signal <mana4<3>>.
	Found 2-bit shift register for signal <mana4<4>>.
	Found 2-bit shift register for signal <mana4<5>>.
	Found 2-bit shift register for signal <mana4<6>>.
	Found 2-bit shift register for signal <mana4<7>>.
	Found 2-bit shift register for signal <mana4<8>>.
	Found 2-bit shift register for signal <mana4<9>>.
	Found 2-bit shift register for signal <mana4<10>>.
	Found 2-bit shift register for signal <mana4<11>>.
	Found 2-bit shift register for signal <mana4<12>>.
	Found 2-bit shift register for signal <mana4<13>>.
	Found 2-bit shift register for signal <mana4<14>>.
	Found 2-bit shift register for signal <mana4<15>>.
	Found 2-bit shift register for signal <nontobi4>.
	Found 2-bit shift register for signal <eflag4>.
Unit <pgsub_float_add_26_16_6_usub_3> synthesized (advanced).

Synthesizing (advanced) Unit <pipe>.
	Found 21-bit shift register for signal <run<20>>.
	Found 9-bit shift register for signal <run<29>>.
	Found 4-bit shift register for signal <run<33>>.
	Found 4-bit shift register for signal <run<37>>.
Unit <pipe> synthesized (advanced).
WARNING:Xst:1291 - FF/Latch <manz2_0> is unconnected in block <pg_float_mult_26_16_2_6>.
WARNING:Xst:1291 - FF/Latch <manz2_1> is unconnected in block <pg_float_mult_26_16_2_6>.
WARNING:Xst:1291 - FF/Latch <manz2_2> is unconnected in block <pg_float_mult_26_16_2_6>.
WARNING:Xst:1291 - FF/Latch <manz2_3> is unconnected in block <pg_float_mult_26_16_2_6>.
WARNING:Xst:1291 - FF/Latch <manz2_4> is unconnected in block <pg_float_mult_26_16_2_6>.
WARNING:Xst:1291 - FF/Latch <manz2_5> is unconnected in block <pg_float_mult_26_16_2_6>.
WARNING:Xst:1291 - FF/Latch <manz2_6> is unconnected in block <pg_float_mult_26_16_2_6>.
WARNING:Xst:1291 - FF/Latch <manz2_7> is unconnected in block <pg_float_mult_26_16_2_6>.
WARNING:Xst:1291 - FF/Latch <manz2_8> is unconnected in block <pg_float_mult_26_16_2_6>.
WARNING:Xst:1291 - FF/Latch <manz2_9> is unconnected in block <pg_float_mult_26_16_2_6>.
WARNING:Xst:1291 - FF/Latch <manz2_10> is unconnected in block <pg_float_mult_26_16_2_6>.
WARNING:Xst:1291 - FF/Latch <manz2_11> is unconnected in block <pg_float_mult_26_16_2_6>.
WARNING:Xst:1291 - FF/Latch <manz2_12> is unconnected in block <pg_float_mult_26_16_2_6>.
WARNING:Xst:1291 - FF/Latch <manz2_13> is unconnected in block <pg_float_mult_26_16_2_6>.
WARNING:Xst:1291 - FF/Latch <manz2_14> is unconnected in block <pg_float_mult_26_16_2_6>.
WARNING:Xst:1291 - FF/Latch <manz2_15> is unconnected in block <pg_float_mult_26_16_2_6>.
WARNING:Xst:1291 - FF/Latch <manz2_33> is unconnected in block <pg_float_mult_26_16_2_6>.
WARNING:Xst:1426 - The value init of the FF/Latch LED_ff_2 hinder the constant cleaning in the block top.
   You should achieve better results by setting this init to 0.
INFO:Xst:2261 - The FF/Latch <LED_ff_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <LED_ff_3> 
WARNING:Xst:1290 - Hierarchical block <u3> is unconnected in block <u1>.
   It will be removed from the design.
WARNING:Xst:1291 - FF/Latch <z_25> is unconnected in block <u6>.
WARNING:Xst:1291 - FF/Latch <z_22> is unconnected in block <u16>.
WARNING:Xst:1291 - FF/Latch <z_22> is unconnected in block <u17>.
WARNING:Xst:1291 - FF/Latch <z_22> is unconnected in block <u18>.
WARNING:Xst:1291 - FF/Latch <z_25> is unconnected in block <u31>.
WARNING:Xst:1291 - FF/Latch <z_22> is unconnected in block <u40>.
WARNING:Xst:1291 - FF/Latch <z_22> is unconnected in block <u41>.
WARNING:Xst:1291 - FF/Latch <z_22> is unconnected in block <u42>.
WARNING:Xst:1291 - FF/Latch <x1_25> is unconnected in block <u58>.
WARNING:Xst:1291 - FF/Latch <nreg_18> is unconnected in block <unit8>.
WARNING:Xst:1291 - FF/Latch <nreg_19> is unconnected in block <unit8>.
WARNING:Xst:1291 - FF/Latch <nreg_20> is unconnected in block <unit8>.
WARNING:Xst:1291 - FF/Latch <nreg_21> is unconnected in block <unit8>.
WARNING:Xst:1291 - FF/Latch <nreg_22> is unconnected in block <unit8>.
WARNING:Xst:1291 - FF/Latch <nreg_23> is unconnected in block <unit8>.
WARNING:Xst:1291 - FF/Latch <nreg_24> is unconnected in block <unit8>.
WARNING:Xst:1291 - FF/Latch <nreg_25> is unconnected in block <unit8>.
WARNING:Xst:1291 - FF/Latch <nreg_26> is unconnected in block <unit8>.
WARNING:Xst:1291 - FF/Latch <nreg_27> is unconnected in block <unit8>.
WARNING:Xst:1291 - FF/Latch <nreg_28> is unconnected in block <unit8>.
WARNING:Xst:1291 - FF/Latch <nreg_29> is unconnected in block <unit8>.
WARNING:Xst:1291 - FF/Latch <nreg_30> is unconnected in block <unit8>.
WARNING:Xst:1291 - FF/Latch <nreg_31> is unconnected in block <unit8>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 4x1-bit ROM                                           : 1
# Multipliers                                          : 26
 12x12-bit multiplier                                  : 1
 14x14-bit registered multiplier                       : 1
 15x12-bit multiplier                                  : 1
 17x14-bit multiplier                                  : 1
 17x17-bit multiplier                                  : 20
 18x12-bit registered multiplier                       : 1
 18x8-bit registered multiplier                        : 1
# Adders/Subtractors                                   : 314
 14-bit subtractor                                     : 1
 15-bit subtractor                                     : 1
 17-bit adder                                          : 43
 17-bit subtractor                                     : 32
 19-bit adder                                          : 3
 19-bit subtractor                                     : 1
 2-bit adder                                           : 20
 20-bit adder                                          : 1
 20-bit subtractor                                     : 9
 34-bit adder                                          : 14
 5-bit adder                                           : 9
 64-bit adder                                          : 6
 64-bit addsub                                         : 6
 64-bit subtractor                                     : 6
 8-bit adder                                           : 82
 8-bit subtractor                                      : 25
 9-bit subtractor                                      : 55
# Counters                                             : 1
 18-bit down counter                                   : 1
# Registers                                            : 1448
 Flip-Flops                                            : 1448
# Shift Registers                                      : 1030
 11-bit shift register                                 : 26
 2-bit shift register                                  : 571
 21-bit shift register                                 : 1
 23-bit shift register                                 : 26
 24-bit shift register                                 : 234
 3-bit shift register                                  : 60
 4-bit shift register                                  : 59
 5-bit shift register                                  : 26
 6-bit shift register                                  : 26
 9-bit shift register                                  : 1
# Comparators                                          : 2
 2-bit comparator equal                                : 2
# Multiplexers                                         : 17
 1-bit 4-to-1 multiplexer                              : 9
 19-bit 4-to-1 multiplexer                             : 2
 56-bit 64-to-1 multiplexer                            : 6
# Xors                                                 : 29
 1-bit xor2                                            : 29

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <pipe>: instances <u55>, <u62> of unit <pg_pdelay_26_24> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <pipe>: instances <u56>, <u60> of unit <pg_pdelay_26_24> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <pipe>: instances <u57>, <u61> of unit <pg_pdelay_26_24> are equivalent, second instance is removed
INFO:Xst:2261 - The FF/Latch <u45/run1> in Unit <pipe> is equivalent to the following 2 FFs/Latches, which will be removed : <u44/run1> <u43/run1> 
INFO:Xst:2261 - The FF/Latch <u21/run1> in Unit <pipe> is equivalent to the following 2 FFs/Latches, which will be removed : <u20/run1> <u19/run1> 
WARNING:Xst:1291 - FF/Latch <u0/unit8/nreg_18> is unconnected in block <user>.
WARNING:Xst:1291 - FF/Latch <u0/unit8/nreg_19> is unconnected in block <user>.
WARNING:Xst:1291 - FF/Latch <u0/unit8/nreg_20> is unconnected in block <user>.
WARNING:Xst:1291 - FF/Latch <u0/unit8/nreg_21> is unconnected in block <user>.
WARNING:Xst:1291 - FF/Latch <u0/unit8/nreg_22> is unconnected in block <user>.
WARNING:Xst:1291 - FF/Latch <u0/unit8/nreg_23> is unconnected in block <user>.
WARNING:Xst:1291 - FF/Latch <u0/unit8/nreg_24> is unconnected in block <user>.
WARNING:Xst:1291 - FF/Latch <u0/unit8/nreg_25> is unconnected in block <user>.
WARNING:Xst:1291 - FF/Latch <u0/unit8/nreg_26> is unconnected in block <user>.
WARNING:Xst:1291 - FF/Latch <u0/unit8/nreg_27> is unconnected in block <user>.
WARNING:Xst:1291 - FF/Latch <u0/unit8/nreg_28> is unconnected in block <user>.
WARNING:Xst:1291 - FF/Latch <u0/unit8/nreg_29> is unconnected in block <user>.
WARNING:Xst:1291 - FF/Latch <u0/unit8/nreg_30> is unconnected in block <user>.
WARNING:Xst:1291 - FF/Latch <u0/unit8/nreg_31> is unconnected in block <user>.
WARNING:Xst:1426 - The value init of the FF/Latch itp_c0r1_17 hinder the constant cleaning in the block pg_float_recipro_table_2itp_16_12_1.
   You should achieve better results by setting this init to 1.
Loading device for application Rf_Device from file '3s5000.nph' in environment /tmp/Xilinx.
INFO:Xst:2146 - In block <pipe>, Shifter <u47/Mshreg_x2<25>> <u8/Mshreg_signz3r0> are equivalent, Xst will keep only <u47/Mshreg_x2<25>>.
INFO:Xst:2146 - In block <pipe>, Shifter <u47/Mshreg_x2<24>> <u8/Mshreg_nonzz3r0> are equivalent, Xst will keep only <u47/Mshreg_x2<24>>.
WARNING:Xst:1291 - FF/Latch <mult1/Mmult_s_29> is unconnected in block <pg_float_recipro_table_2itp_16_12_1>.
WARNING:Xst:1291 - FF/Latch <mult1/Mmult_s_28> is unconnected in block <pg_float_recipro_table_2itp_16_12_1>.
WARNING:Xst:1291 - FF/Latch <mult1/Mmult_s_27> is unconnected in block <pg_float_recipro_table_2itp_16_12_1>.
WARNING:Xst:1291 - FF/Latch <mult1/Mmult_s_26> is unconnected in block <pg_float_recipro_table_2itp_16_12_1>.
WARNING:Xst:1291 - FF/Latch <mult1/Mmult_s_25> is unconnected in block <pg_float_recipro_table_2itp_16_12_1>.
WARNING:Xst:1291 - FF/Latch <mult1/Mmult_s_24> is unconnected in block <pg_float_recipro_table_2itp_16_12_1>.
WARNING:Xst:1291 - FF/Latch <mult1/Mmult_s_23> is unconnected in block <pg_float_recipro_table_2itp_16_12_1>.
WARNING:Xst:1291 - FF/Latch <mult1/Mmult_s_22> is unconnected in block <pg_float_recipro_table_2itp_16_12_1>.
WARNING:Xst:1291 - FF/Latch <mult1/Mmult_s_21> is unconnected in block <pg_float_recipro_table_2itp_16_12_1>.
WARNING:Xst:1291 - FF/Latch <mult1/Mmult_s_20> is unconnected in block <pg_float_recipro_table_2itp_16_12_1>.
WARNING:Xst:1291 - FF/Latch <mult1/Mmult_s_19> is unconnected in block <pg_float_recipro_table_2itp_16_12_1>.
WARNING:Xst:1291 - FF/Latch <mult1/Mmult_s_18> is unconnected in block <pg_float_recipro_table_2itp_16_12_1>.
WARNING:Xst:1291 - FF/Latch <mult1/Mmult_s_17> is unconnected in block <pg_float_recipro_table_2itp_16_12_1>.
WARNING:Xst:1291 - FF/Latch <mult1/Mmult_s_16> is unconnected in block <pg_float_recipro_table_2itp_16_12_1>.
WARNING:Xst:1291 - FF/Latch <mult1/Mmult_s_15> is unconnected in block <pg_float_recipro_table_2itp_16_12_1>.
WARNING:Xst:1291 - FF/Latch <mult1/Mmult_s_14> is unconnected in block <pg_float_recipro_table_2itp_16_12_1>.
WARNING:Xst:1291 - FF/Latch <mult2/Mmult_s_25> is unconnected in block <pg_float_recipro_table_2itp_16_12_1>.
WARNING:Xst:1291 - FF/Latch <mult2/Mmult_s_24> is unconnected in block <pg_float_recipro_table_2itp_16_12_1>.
WARNING:Xst:1291 - FF/Latch <mult2/Mmult_s_23> is unconnected in block <pg_float_recipro_table_2itp_16_12_1>.
WARNING:Xst:1291 - FF/Latch <mult2/Mmult_s_22> is unconnected in block <pg_float_recipro_table_2itp_16_12_1>.
WARNING:Xst:1291 - FF/Latch <mult2/Mmult_s_21> is unconnected in block <pg_float_recipro_table_2itp_16_12_1>.
WARNING:Xst:1291 - FF/Latch <mult2/Mmult_s_20> is unconnected in block <pg_float_recipro_table_2itp_16_12_1>.
WARNING:Xst:1291 - FF/Latch <mult2/Mmult_s_19> is unconnected in block <pg_float_recipro_table_2itp_16_12_1>.
WARNING:Xst:1291 - FF/Latch <mult2/Mmult_s_18> is unconnected in block <pg_float_recipro_table_2itp_16_12_1>.
WARNING:Xst:1291 - FF/Latch <mult2/Mmult_s_17> is unconnected in block <pg_float_recipro_table_2itp_16_12_1>.
WARNING:Xst:1291 - FF/Latch <mult2/Mmult_s_16> is unconnected in block <pg_float_recipro_table_2itp_16_12_1>.
WARNING:Xst:1291 - FF/Latch <mult2/Mmult_s_15> is unconnected in block <pg_float_recipro_table_2itp_16_12_1>.
WARNING:Xst:1291 - FF/Latch <mult2/Mmult_s_14> is unconnected in block <pg_float_recipro_table_2itp_16_12_1>.
WARNING:Xst:1291 - FF/Latch <mult2/Mmult_s_13> is unconnected in block <pg_float_recipro_table_2itp_16_12_1>.
WARNING:Xst:1291 - FF/Latch <mult2/Mmult_s_12> is unconnected in block <pg_float_recipro_table_2itp_16_12_1>.
WARNING:Xst:1291 - FF/Latch <mult2/Mmult_s_11> is unconnected in block <pg_float_recipro_table_2itp_16_12_1>.
WARNING:Xst:1291 - FF/Latch <mult2/Mmult_s_10> is unconnected in block <pg_float_recipro_table_2itp_16_12_1>.

Optimizing unit <top> ...

Optimizing unit <pg_float_round_26_16> ...

Optimizing unit <user> ...

Optimizing unit <pgsub_float_add_26_16_6_uadd_3> ...

Optimizing unit <pg_float_unsigned_add_26_16_4_6> ...

Optimizing unit <pipe> ...
WARNING:Xst:1710 - FF/Latch  <u5/expz2_0> (without init value) has a constant value of 0 in block <pipe>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <u4/expz2_0> (without init value) has a constant value of 0 in block <pipe>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <u3/expz2_0> (without init value) has a constant value of 0 in block <pipe>.
WARNING:Xst:1291 - FF/Latch <Mshreg_r2r_25> is unconnected in block <pipe>.
WARNING:Xst:1291 - FF/Latch <r2r_25> is unconnected in block <pipe>.

Optimizing unit <pg_float_recipro_26_16_2> ...

Optimizing unit <fix_accum_reg_last_1> ...

Optimizing unit <pg_float_sub_26_16_4_6> ...

Optimizing unit <pg_float_recipro_table_2itp_16_12_1> ...

Optimizing unit <pg_float_sqrt_table_2itp_16_14_2> ...

Optimizing unit <pgsub_float_add_26_16_6_usub_3> ...

Optimizing unit <pg_pdelay_26_23> ...

Optimizing unit <pg_pdelay_26_6> ...

Optimizing unit <pg_float_expadd_31_26_16_1> ...

Optimizing unit <pg_float_expadd_1_26_16_1> ...

Optimizing unit <pg_conv_floattofix_26_16_57_1_0> ...

Optimizing unit <pg_pdelay_26_4> ...

Optimizing unit <dmaw> ...

Optimizing unit <pg_fusub_26_16_swap_1> ...

Optimizing unit <dmaw_mem_adr> ...

Optimizing unit <dmaw_start_adr> ...

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <u1/u3/u0/MEM_WE> is unconnected in block <top>.
WARNING:Xst:1291 - FF/Latch <u2/u0/unit1/upipe0/u58/x1_25> is unconnected in block <top>.
WARNING:Xst:1291 - FF/Latch <u2/u0/unit1/upipe0/u18/z_22> is unconnected in block <top>.
WARNING:Xst:1291 - FF/Latch <u2/u0/unit1/upipe0/u17/z_22> is unconnected in block <top>.
WARNING:Xst:1291 - FF/Latch <u2/u0/unit1/upipe0/u16/z_22> is unconnected in block <top>.
WARNING:Xst:1291 - FF/Latch <u2/u0/unit1/upipe0/Mshreg_xv_1_25> is unconnected in block <top>.
WARNING:Xst:1291 - FF/Latch <u2/u0/unit1/upipe0/xv_1_25> is unconnected in block <top>.
WARNING:Xst:1291 - FF/Latch <u2/u0/unit1/upipe0/Mshreg_xv_0_25> is unconnected in block <top>.
WARNING:Xst:1291 - FF/Latch <u2/u0/unit1/upipe0/xv_0_25> is unconnected in block <top>.
WARNING:Xst:1291 - FF/Latch <u2/u0/unit1/upipe0/Mshreg_dx2_1_25> is unconnected in block <top>.
WARNING:Xst:1291 - FF/Latch <u2/u0/unit1/upipe0/dx2_1_25> is unconnected in block <top>.
WARNING:Xst:1291 - FF/Latch <u2/u0/unit1/upipe0/Mshreg_dx2_0_25> is unconnected in block <top>.
WARNING:Xst:1291 - FF/Latch <u2/u0/unit1/upipe0/dx2_0_25> is unconnected in block <top>.
WARNING:Xst:1291 - FF/Latch <u2/u0/unit1/upipe0/u31/z_25> is unconnected in block <top>.
WARNING:Xst:1291 - FF/Latch <u2/u0/unit1/upipe0/u31/Mshreg_signz5> is unconnected in block <top>.
WARNING:Xst:1291 - FF/Latch <u2/u0/unit1/upipe0/u31/signz5> is unconnected in block <top>.
WARNING:Xst:1291 - FF/Latch <u2/u0/unit1/upipe0/u6/z_25> is unconnected in block <top>.
WARNING:Xst:1291 - FF/Latch <u2/u0/unit1/upipe0/u6/Mshreg_signz5> is unconnected in block <top>.
WARNING:Xst:1291 - FF/Latch <u2/u0/unit1/upipe0/u6/signz5> is unconnected in block <top>.
WARNING:Xst:1291 - FF/Latch <u2/u0/unit1/upipe0/u42/z_22> is unconnected in block <top>.
WARNING:Xst:1291 - FF/Latch <u2/u0/unit1/upipe0/u41/z_22> is unconnected in block <top>.
WARNING:Xst:1291 - FF/Latch <u2/u0/unit1/upipe0/u40/z_22> is unconnected in block <top>.
WARNING:Xst:1291 - FF/Latch <u2/u0/unit1/upipe0/u11/u0/itp_c0r1_17> is unconnected in block <top>.
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <u2/u0/unit1/upipe0/u58/x1_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <u2/u0/unit1/upipe0/u33/z_7> 
INFO:Xst:2261 - The FF/Latch <u2/u0/unit1/upipe0/u58/x1_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <u2/u0/unit1/upipe0/u33/z_12> 
INFO:Xst:2261 - The FF/Latch <u2/u0/unit1/upipe0/u43/u1/u0/run1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <u2/u0/unit1/upipe0/u44/u1/u0/run1> <u2/u0/unit1/upipe0/u45/u1/u0/run1> 
INFO:Xst:2261 - The FF/Latch <u2/u0/unit1/upipe0/u58/x1_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <u2/u0/unit1/upipe0/u33/z_11> 
INFO:Xst:2261 - The FF/Latch <u2/u0/unit1/upipe0/u58/x1_24> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <u2/u0/unit1/upipe0/u33/z_24> 
INFO:Xst:2261 - The FF/Latch <u2/u0/unit1/upipe0/u58/x1_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <u2/u0/unit1/upipe0/u33/z_10> 
INFO:Xst:2261 - The FF/Latch <u2/u0/unit1/upipe0/u19/u1/u0/run1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <u2/u0/unit1/upipe0/u20/u1/u0/run1> <u2/u0/unit1/upipe0/u21/u1/u0/run1> 
INFO:Xst:2261 - The FF/Latch <u2/u0/unit1/upipe0/u58/x1_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <u2/u0/unit1/upipe0/u33/z_5> 
INFO:Xst:2261 - The FF/Latch <u2/u0/unit1/upipe0/u58/x1_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <u2/u0/unit1/upipe0/u33/z_6> 
INFO:Xst:2261 - The FF/Latch <u2/u0/unit1/upipe0/u58/x1_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <u2/u0/unit1/upipe0/u33/z_4> 
INFO:Xst:2261 - The FF/Latch <u2/u0/unit1/upipe0/u58/x1_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <u2/u0/unit1/upipe0/u33/z_0> 
INFO:Xst:2261 - The FF/Latch <u2/u0/unit1/upipe0/u58/x1_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <u2/u0/unit1/upipe0/u33/z_9> 
INFO:Xst:2261 - The FF/Latch <u2/u0/unit1/upipe0/u58/x1_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <u2/u0/unit1/upipe0/u33/z_3> 
INFO:Xst:2261 - The FF/Latch <u2/u0/unit1/upipe0/u58/x1_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <u2/u0/unit1/upipe0/u33/z_14> 
INFO:Xst:2261 - The FF/Latch <u2/u0/unit1/upipe0/u58/x1_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <u2/u0/unit1/upipe0/u33/z_2> 
INFO:Xst:2261 - The FF/Latch <u2/u0/unit1/upipe0/u58/x1_15> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <u2/u0/unit1/upipe0/u33/z_15> 
INFO:Xst:2261 - The FF/Latch <u2/u0/unit1/upipe0/u58/x1_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <u2/u0/unit1/upipe0/u33/z_13> 
INFO:Xst:2261 - The FF/Latch <u2/u0/unit1/upipe0/u58/x1_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <u2/u0/unit1/upipe0/u33/z_1> 
INFO:Xst:2261 - The FF/Latch <u2/u0/unit1/upipe0/u58/x1_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <u2/u0/unit1/upipe0/u33/z_8> 
INFO:Xst:2261 - The FF/Latch <u2/u0/unit1/upipe0/u34/u1/mana_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <u2/u0/unit1/upipe0/u34/u1/manb_7> 
INFO:Xst:2261 - The FF/Latch <u2/u0/unit1/upipe0/u34/u1/mana_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <u2/u0/unit1/upipe0/u34/u1/manb_5> 
INFO:Xst:2261 - The FF/Latch <u2/u0/unit1/upipe0/u34/u1/mana_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <u2/u0/unit1/upipe0/u34/u1/manb_2> 
INFO:Xst:2261 - The FF/Latch <u2/u0/unit1/upipe0/u34/u1/mana_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <u2/u0/unit1/upipe0/u34/u1/manb_6> 
INFO:Xst:2261 - The FF/Latch <u2/u0/unit1/upipe0/u34/u1/mana_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <u2/u0/unit1/upipe0/u34/u1/manb_4> 
INFO:Xst:2261 - The FF/Latch <u2/u0/unit1/upipe0/u34/u1/mana_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <u2/u0/unit1/upipe0/u34/u1/manb_3> 
INFO:Xst:2261 - The FF/Latch <u2/u0/unit1/upipe0/u34/u1/mana_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <u2/u0/unit1/upipe0/u34/u1/manb_1> 
INFO:Xst:2261 - The FF/Latch <u2/u0/unit1/upipe0/u34/u1/mana_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <u2/u0/unit1/upipe0/u34/u1/manb_14> 
INFO:Xst:2261 - The FF/Latch <u2/u0/unit1/upipe0/u34/u1/mana_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <u2/u0/unit1/upipe0/u34/u1/manb_0> 
INFO:Xst:2261 - The FF/Latch <u2/u0/unit1/upipe0/u34/u1/mana_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <u2/u0/unit1/upipe0/u34/u1/manb_13> 
INFO:Xst:2261 - The FF/Latch <u2/u0/unit1/upipe0/u34/u1/mana_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <u2/u0/unit1/upipe0/u34/u1/manb_11> 
INFO:Xst:2261 - The FF/Latch <u2/u0/unit1/upipe0/u34/u1/mana_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <u2/u0/unit1/upipe0/u34/u1/manb_12> 
INFO:Xst:2261 - The FF/Latch <u2/u0/unit1/upipe0/u34/u1/mana_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <u2/u0/unit1/upipe0/u34/u1/manb_10> 
INFO:Xst:2261 - The FF/Latch <u2/u0/unit1/upipe0/u34/u1/mana_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <u2/u0/unit1/upipe0/u34/u1/manb_9> 
INFO:Xst:2261 - The FF/Latch <u2/u0/unit1/upipe0/u34/u1/mana_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <u2/u0/unit1/upipe0/u34/u1/manb_8> 
INFO:Xst:2261 - The FF/Latch <u2/u0/unit1/upipe0/u34/u1/mana_15> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <u2/u0/unit1/upipe0/u34/u1/manb_15> 
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 30.
FlipFlop u1/u4/DBUS_HiZ has been replicated 63 time(s) to handle iob=true attribute.
FlipFlop LED_ff_1 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Area
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 82

Cell Usage :
# BELS                             : 21966
#      GND                         : 1
#      INV                         : 199
#      LUT1                        : 214
#      LUT2                        : 2782
#      LUT3                        : 5237
#      LUT4                        : 6320
#      MULT_AND                    : 14
#      MUXCY                       : 3513
#      MUXF5                       : 723
#      VCC                         : 1
#      XORCY                       : 2962
# FlipFlops/Latches                : 6725
#      FD                          : 5112
#      FDC                         : 26
#      FDCPE                       : 18
#      FDE                         : 584
#      FDPE                        : 65
#      FDR                         : 595
#      FDS                         : 325
# RAMS                             : 64
#      RAMB16_S4_S4                : 64
# Shift Registers                  : 1126
#      SRL16                       : 943
#      SRLC16                      : 183
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 76
#      IBUF                        : 5
#      IBUFG                       : 1
#      IOBUF                       : 64
#      OBUF                        : 5
#      OBUFT                       : 1
# DCMs                             : 1
#      DCM                         : 1
# MULTs                            : 26
#      MULT18X18                   : 25
#      MULT18X18S                  : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s5000fg900-5 

 Number of Slices:                    8799  out of  33280    26%  
 Number of Slice Flip Flops:          6545  out of  66560     9%  
 Number of 4 input LUTs:             15679  out of  66560    23%  
    Number used as logic: 14553
    Number used as Shift registers: 1126
 Number of bonded IOBs:                 76  out of    633    12%  
    IOB Flip Flops: 180
 Number of BRAMs:                       64  out of    104    61%  
 Number of MULT18X18s:                  26  out of    104    25%  
 Number of GCLKs:                        2  out of      8    25%  
 Number of DCM_ADVs:                     1  out of      4    25%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CK66                               | dcm0/dcm0:CLK0         | 7916  |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 16.689ns (Maximum Frequency: 59.920MHz)
   Minimum input arrival time before clock: 2.853ns
   Maximum output required time after clock: 6.427ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CK66'
  Clock period: 16.689ns (frequency: 59.920MHz)
  Total number of paths / destination ports: 2571001 / 10895
-------------------------------------------------------------------------
Delay:               16.689ns (Levels of Logic = 10)
  Source:            u2/u0/unit1/upipe0/u0/u1/msub1_1 (FF)
  Destination:       u2/u0/unit1/upipe0/u0/u1/mtr1_5 (FF)
  Source Clock:      CK66 rising
  Destination Clock: CK66 rising

  Data Path: u2/u0/unit1/upipe0/u0/u1/msub1_1 to u2/u0/unit1/upipe0/u0/u1/mtr1_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.626   1.216  u2/u0/unit1/upipe0/u0/u1/msub1_1 (u2/u0/unit1/upipe0/u0/u1/msub1_1)
     LUT4:I0->O            1   0.479   0.740  u2/u0/unit1/upipe0/u0/u1/u4/c<0>18 (u2/u0/unit1/upipe0/u0/u1/u4/c<0>_map12567)
     LUT4:I2->O            1   0.479   0.976  u2/u0/unit1/upipe0/u0/u1/u4/c<0>36 (u2/u0/unit1/upipe0/u0/u1/u4/c<0>_map12570)
     LUT4:I0->O            1   0.479   0.740  u2/u0/unit1/upipe0/u0/u1/u4/c<0>69 (u2/u0/unit1/upipe0/u0/u1/u4/c<0>_map12573)
     LUT4:I2->O            1   0.479   0.976  u2/u0/unit1/upipe0/u0/u1/u4/c<0>114 (u2/u0/unit1/upipe0/u0/u1/u4/c<0>_map12576)
     LUT4:I0->O            1   0.479   0.740  u2/u0/unit1/upipe0/u0/u1/u4/c<0>164 (u2/u0/unit1/upipe0/u0/u1/u4/c<0>_map12579)
     LUT4:I2->O           29   0.479   1.856  u2/u0/unit1/upipe0/u0/u1/u4/c<0>213 (u2/u0/unit1/upipe0/u0/u1/npenc0<0>)
     LUT3:I0->O            4   0.479   0.802  u2/u0/unit1/upipe0/u0/u1/Ker1511 (u2/u0/unit1/upipe0/u0/u1/N152)
     LUT4:I3->O            1   0.479   0.851  u2/u0/unit1/upipe0/u0/u1/Ker66_SW0 (N3560)
     LUT4:I1->O            2   0.479   0.804  u2/u0/unit1/upipe0/u0/u1/Ker66 (u2/u0/unit1/upipe0/u0/u1/N66)
     LUT4:I2->O            1   0.479   0.681  u2/u0/unit1/upipe0/u0/u1/u6/z0<6>4 (u2/u0/unit1/upipe0/u0/u1/u6/z0<6>_map4810)
     FDS:S                     0.892          u2/u0/unit1/upipe0/u0/u1/mtr1_5
    ----------------------------------------
    Total                     16.689ns (6.308ns logic, 10.381ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CK66'
  Total number of paths / destination ports: 126 / 107
-------------------------------------------------------------------------
Offset:              2.853ns (Levels of Logic = 2)
  Source:            CBUS<0> (PAD)
  Destination:       u0/acnt_1 (FF)
  Destination Clock: CK66 rising

  Data Path: CBUS<0> to u0/acnt_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   0.715   1.483  CBUS_0_IBUF (CBUS_0_IBUF)
     LUT4:I1->O            1   0.479   0.000  u0/_n0002<10>1 (u0/_n0002<10>)
     FDC:D                     0.176          u0/acnt_10
    ----------------------------------------
    Total                      2.853ns (1.370ns logic, 1.483ns route)
                                       (48.0% logic, 52.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CK66'
  Total number of paths / destination ports: 133 / 69
-------------------------------------------------------------------------
Offset:              6.427ns (Levels of Logic = 1)
  Source:            u1/u4/DBUS_HiZ_1 (FF)
  Destination:       DBUS<10> (PAD)
  Source Clock:      CK66 rising

  Data Path: u1/u4/DBUS_HiZ_1 to DBUS<10>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             1   0.626   0.681  u1/u4/DBUS_HiZ_1 (u1/u4/DBUS_HiZ_1)
     IOBUF:T->IO               5.120          DBUS_10_IOBUF (DBUS<10>)
    ----------------------------------------
    Total                      6.427ns (5.746ns logic, 0.681ns route)
                                       (89.4% logic, 10.6% route)

=========================================================================
CPU : 217.52 / 217.59 s | Elapsed : 218.00 / 218.00 s
 
--> 


Total memory usage is 316988 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  373 (   0 filtered)
Number of infos    :   46 (   0 filtered)

