##############################################################################
#                                                                            #
# IAR ARM ANSI C/C++ Compiler V4.42A/W32               15/May/2008  12:06:30 #
# Copyright 1999-2005 IAR Systems. All rights reserved.                      #
#                                                                            #
#    Cpu mode        =  thumb                                                #
#    Endian          =  little                                               #
#    Stack alignment =  4                                                    #
#    Source file     =  C:\David JIANG\ST MCU\Docs\STM32\AN_JIANG\TIM        #
#                       Encoder\example\FWLib\src\stm32f10x_dma.c            #
#    Command line    =  "C:\David JIANG\ST MCU\Docs\STM32\AN_JIANG\TIM       #
#                       Encoder\example\FWLib\src\stm32f10x_dma.c" -D        #
#                       VECT_TAB_FLASH -lcN "C:\David JIANG\ST               #
#                       MCU\Docs\STM32\AN_JIANG\TIM                          #
#                       Encoder\example\project\EWARM\BOOT_FLASH\List\" -lb  #
#                       "C:\David JIANG\ST MCU\Docs\STM32\AN_JIANG\TIM       #
#                       Encoder\example\project\EWARM\BOOT_FLASH\List\" -o   #
#                       "C:\David JIANG\ST MCU\Docs\STM32\AN_JIANG\TIM       #
#                       Encoder\example\project\EWARM\BOOT_FLASH\Obj\" -z3   #
#                       --no_cse --no_unroll --no_inline --no_code_motion    #
#                       --no_tbaa --no_clustering --no_scheduling --debug    #
#                       --cpu_mode thumb --endian little --cpu cortex-M3     #
#                       --stack_align 4 --require_prototypes --fpu None      #
#                       --dlib_config "C:\Program Files\IAR                  #
#                       Systems\Embedded Workbench                           #
#                       4.0\arm\LIB\dl7mptnnl8f.h" -I "C:\David JIANG\ST     #
#                       MCU\Docs\STM32\AN_JIANG\TIM                          #
#                       Encoder\example\project\EWARM\" -I "C:\David         #
#                       JIANG\ST MCU\Docs\STM32\AN_JIANG\TIM                 #
#                       Encoder\example\project\EWARM\..\include\" -I        #
#                       "C:\David JIANG\ST MCU\Docs\STM32\AN_JIANG\TIM       #
#                       Encoder\example\project\EWARM\..\..\FWLib\inc\" -I   #
#                       "C:\Program Files\IAR Systems\Embedded Workbench     #
#                       4.0\arm\INC\"                                        #
#    List file       =  C:\David JIANG\ST MCU\Docs\STM32\AN_JIANG\TIM        #
#                       Encoder\example\project\EWARM\BOOT_FLASH\List\stm32f #
#                       10x_dma.lst                                          #
#    Object file     =  C:\David JIANG\ST MCU\Docs\STM32\AN_JIANG\TIM        #
#                       Encoder\example\project\EWARM\BOOT_FLASH\Obj\stm32f1 #
#                       0x_dma.r79                                           #
#                                                                            #
#                                                                            #
##############################################################################

C:\David JIANG\ST MCU\Docs\STM32\AN_JIANG\TIM Encoder\example\FWLib\src\stm32f10x_dma.c
      1          /******************** (C) COPYRIGHT 2007 STMicroelectronics ********************
      2          * File Name          : stm32f10x_dma.c
      3          * Author             : MCD Application Team
      4          * Date First Issued  : 09/29/2006
      5          * Description        : This file provides all the DMA firmware functions.
      6          ********************************************************************************
      7          * History:
      8          * 05/21/2007: V0.3
      9          * 04/02/2007: V0.2
     10          * 02/05/2007: V0.1
     11          * 09/29/2006: V0.01
     12          ********************************************************************************
     13          * THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
     14          * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
     15          * AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
     16          * INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
     17          * CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
     18          * INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
     19          *******************************************************************************/
     20          
     21          /* Includes ------------------------------------------------------------------*/
     22          #include "stm32f10x_dma.h"
     23          #include "stm32f10x_rcc.h"
     24          
     25          /* Private typedef -----------------------------------------------------------*/
     26          /* Private define ------------------------------------------------------------*/
     27          /* DMA ENABLE mask */
     28          #define CCR_ENABLE_Set          ((u32)0x00000001)
     29          #define CCR_ENABLE_Reset        ((u32)0xFFFFFFFE)
     30          
     31          /* DMA Channelx interrupt pending bit masks */
     32          #define DMA_Channel1_IT_Mask    ((u32)0x0000000F)
     33          #define DMA_Channel2_IT_Mask    ((u32)0x000000F0)
     34          #define DMA_Channel3_IT_Mask    ((u32)0x00000F00)
     35          #define DMA_Channel4_IT_Mask    ((u32)0x0000F000)
     36          #define DMA_Channel5_IT_Mask    ((u32)0x000F0000)
     37          #define DMA_Channel6_IT_Mask    ((u32)0x00F00000)
     38          #define DMA_Channel7_IT_Mask    ((u32)0x0F000000)
     39          
     40          /* DMA registers Masks */
     41          #define CCR_CLEAR_Mask          ((u32)0xFFFF800F)
     42          
     43          /* Private macro -------------------------------------------------------------*/
     44          /* Private variables ---------------------------------------------------------*/
     45          /* Private function prototypes -----------------------------------------------*/
     46          /* Private functions ---------------------------------------------------------*/
     47          
     48          /*******************************************************************************
     49          * Function Name  : DMA_DeInit
     50          * Description    : Deinitializes the DMA Channelx registers to their default reset
     51          *                  values.
     52          * Input          : - DMA_Channelx: where x can be 1, 2 to 7 to select the DMA
     53          *                    Channel.
     54          * Output         : None
     55          * Return         : None
     56          *******************************************************************************/
     57          void DMA_DeInit(DMA_Channel_TypeDef* DMA_Channelx)
     58          {
     59            /* DMA Channelx disable */
     60            DMA_Cmd(DMA_Channelx, DISABLE);
     61          
     62            /* Reset Channelx control register */
     63            DMA_Channelx->CCR  = 0;
     64            
     65            /* Reset Channelx remaining bytes register */
     66            DMA_Channelx->CNDTR = 0;
     67            
     68            /* Reset Channelx peripheral address register */
     69            DMA_Channelx->CPAR  = 0;
     70            
     71            /* Reset Channelx memory address register */
     72            DMA_Channelx->CMAR = 0;
     73          
     74            switch (*(u32*)&DMA_Channelx)
     75            {
     76              case DMA_Channel1_BASE:
     77                /* Reset interrupt pending bits for Channel1 */
     78                DMA->IFCR |= DMA_Channel1_IT_Mask;
     79                break;
     80          
     81              case DMA_Channel2_BASE:
     82                /* Reset interrupt pending bits for Channel2 */
     83                DMA->IFCR |= DMA_Channel2_IT_Mask;
     84                break;
     85          
     86              case DMA_Channel3_BASE:
     87                /* Reset interrupt pending bits for Channel3 */
     88                DMA->IFCR |= DMA_Channel3_IT_Mask;
     89                break;
     90          
     91              case DMA_Channel4_BASE:
     92                /* Reset interrupt pending bits for Channel4 */
     93                DMA->IFCR |= DMA_Channel4_IT_Mask;
     94                break;
     95          
     96              case DMA_Channel5_BASE:
     97                /* Reset interrupt pending bits for Channel5 */
     98                DMA->IFCR |= DMA_Channel5_IT_Mask;
     99                break;
    100          
    101              case DMA_Channel6_BASE:
    102                /* Reset interrupt pending bits for Channel6 */
    103                DMA->IFCR |= DMA_Channel6_IT_Mask;
    104                break;
    105          
    106              case DMA_Channel7_BASE:
    107                /* Reset interrupt pending bits for Channel7 */
    108                DMA->IFCR |= DMA_Channel7_IT_Mask;
    109                break;
    110          
    111              default:
    112                break;
    113            }
    114          }
    115          
    116          /*******************************************************************************
    117          * Function Name  : DMA_Init
    118          * Description    : Initializes the DMA Channelx according to the specified
    119          *                  parameters in the DMA_InitStruct.
    120          * Input          : - DMA_Channelx: where x can be 1, 2 to 7 to select the DMA
    121          *                    Channel.
    122          *                  - DMA_InitStruct: pointer to a DMA_InitTypeDef structure that
    123          *                    contains the configuration information for the specified
    124          *                    DMA Channel.
    125          * Output         : None
    126          * Return         : None
    127          ******************************************************************************/
    128          void DMA_Init(DMA_Channel_TypeDef* DMA_Channelx, DMA_InitTypeDef* DMA_InitStruct)
    129          {
    130            u32 tmpreg = 0;
    131          
    132            /* Check the parameters */
    133            assert(IS_DMA_DIR(DMA_InitStruct->DMA_DIR));
    134            assert(IS_DMA_BUFFER_SIZE(DMA_InitStruct->DMA_BufferSize));	   
    135            assert(IS_DMA_PERIPHERAL_INC_STATE(DMA_InitStruct->DMA_PeripheralInc));  
    136            assert(IS_DMA_MEMORY_INC_STATE(DMA_InitStruct->DMA_MemoryInc));   
    137            assert(IS_DMA_PERIPHERAL_DATA_SIZE(DMA_InitStruct->DMA_PeripheralDataSize));
    138            assert(IS_DMA_MEMORY_DATA_SIZE(DMA_InitStruct->DMA_MemoryDataSize));
    139            assert(IS_DMA_MODE(DMA_InitStruct->DMA_Mode));
    140            assert(IS_DMA_PRIORITY(DMA_InitStruct->DMA_Priority));
    141            assert(IS_DMA_M2M_STATE(DMA_InitStruct->DMA_M2M));
    142          
    143          /*--------------------------- DMA Channelx CCR Configuration -----------------*/
    144            /* Get the DMA_Channelx CCR value */
    145            tmpreg = DMA_Channelx->CCR;
    146            /* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRCULAR and DIR bits */
    147            tmpreg &= CCR_CLEAR_Mask;
    148            /* Configure DMA Channelx: data transfer, data size, priority level and mode */
    149            /* Set DIR bit according to DMA_DIR value */
    150            /* Set CIRCULAR bit according to DMA_Mode value */
    151            /* Set PINC bit according to DMA_PeripheralInc value */
    152            /* Set MINC bit according to DMA_MemoryInc value */
    153            /* Set PSIZE bits according to DMA_PeripheralDataSize value */
    154            /* Set MSIZE bits according to DMA_MemoryDataSize value */
    155            /* Set PL bits according to DMA_Priority value */
    156            /* Set the MEM2MEM bit according to DMA_M2M value */
    157            tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
    158                      DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
    159                      DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
    160                      DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
    161            /* Write to DMA Channelx CCR */
    162            DMA_Channelx->CCR = tmpreg;
    163          
    164          /*--------------------------- DMA Channelx CNBTR Configuration ---------------*/
    165            /* Write to DMA Channelx CNBTR */
    166            DMA_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize;
    167          
    168          /*--------------------------- DMA Channelx CPAR Configuration ----------------*/
    169            /* Write to DMA Channelx CPAR */
    170            DMA_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
    171          
    172          /*--------------------------- DMA Channelx CMAR Configuration ----------------*/
    173            /* Write to DMA Channelx CMAR */
    174            DMA_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr;
    175          }
    176          
    177          /*******************************************************************************
    178          * Function Name  : DMA_StructInit
    179          * Description    : Fills each DMA_InitStruct member with its default value.
    180          * Input          : - DMA_InitStruct : pointer to a DMA_InitTypeDef structure
    181          *                    which will be initialized.
    182          * Output         : None
    183          * Return         : None
    184          *******************************************************************************/
    185          void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)
    186          {
    187          /*-------------- Reset DMA init structure parameters values ------------------*/
    188            /* Initialize the DMA_PeripheralBaseAddr member */
    189            DMA_InitStruct->DMA_PeripheralBaseAddr = 0;
    190          
    191            /* Initialize the DMA_MemoryBaseAddr member */
    192            DMA_InitStruct->DMA_MemoryBaseAddr = 0;
    193          
    194            /* Initialize the DMA_DIR member */
    195            DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralSRC;
    196          
    197            /* Initialize the DMA_BufferSize member */
    198            DMA_InitStruct->DMA_BufferSize = 0;
    199          
    200            /* Initialize the DMA_PeripheralInc member */
    201            DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable;
    202          
    203            /* Initialize the DMA_MemoryInc member */
    204            DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable;
    205          
    206            /* Initialize the DMA_PeripheralDataSize member */
    207            DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
    208          
    209            /* Initialize the DMA_MemoryDataSize member */
    210            DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
    211          
    212            /* Initialize the DMA_Mode member */
    213            DMA_InitStruct->DMA_Mode = DMA_Mode_Normal;
    214          
    215            /* Initialize the DMA_Priority member */
    216            DMA_InitStruct->DMA_Priority = DMA_Priority_Low;
    217          
    218            /* Initialize the DMA_M2M member */
    219            DMA_InitStruct->DMA_M2M = DMA_M2M_Disable;
    220          }
    221          
    222          /*******************************************************************************
    223          * Function Name  : DMA_Cmd
    224          * Description    : Enables or disables the specified DMA Channelx.
    225          * Input          : - DMA_Channelx: where x can be 1, 2 to 7 to select the DMA
    226          *                    Channel.
    227          *                  - NewState: new state of the DMA Channelx. 
    228          *                    This parameter can be: ENABLE or DISABLE.
    229          * Output         : None
    230          * Return         : None
    231          *******************************************************************************/
    232          void DMA_Cmd(DMA_Channel_TypeDef* DMA_Channelx, FunctionalState NewState)
    233          {
    234            /* Check the parameters */
    235            assert(IS_FUNCTIONAL_STATE(NewState));
    236          
    237            if (NewState != DISABLE)				  
    238            {
    239              /* Enable the selected DMA Channelx */
    240              DMA_Channelx->CCR |= CCR_ENABLE_Set;
    241            }
    242            else
    243            {
    244              /* Disable the selected DMA Channelx */
    245              DMA_Channelx->CCR &= CCR_ENABLE_Reset;
    246            }
    247          }
    248          
    249          /*******************************************************************************
    250          * Function Name  : DMA_ITConfig
    251          * Description    : Enables or disables the specified DMA Channelx interrupts.
    252          * Input          : - DMA_IT: specifies the DMA interrupts sources to be enabled
    253          *                    or disabled. 
    254          *                    This parameter can be any combination of the following values:
    255          *                       - DMA_IT_TC:  Transfer complete interrupt mask
    256          *                       - DMA_IT_HT:  Half transfer interrupt mask
    257          *                       - DMA_IT_TE:  Transfer error interrupt mask
    258          *                  - NewState: new state of the specified DMA interrupts.
    259          *                    This parameter can be: ENABLE or DISABLE.
    260          * Output         : None
    261          * Return         : None
    262          *******************************************************************************/
    263          void DMA_ITConfig(DMA_Channel_TypeDef* DMA_Channelx, u32 DMA_IT, FunctionalState NewState)
    264          {
    265            /* Check the parameters */
    266            assert(IS_DMA_CONFIG_IT(DMA_IT));
    267            assert(IS_FUNCTIONAL_STATE(NewState));
    268          
    269            if (NewState != DISABLE)
    270            {
    271              /* Enable the selected DMA interrupts */
    272              DMA_Channelx->CCR |= DMA_IT;
    273            }
    274            else
    275            {
    276              /* Disable the selected DMA interrupts */
    277              DMA_Channelx->CCR &= ~DMA_IT;
    278            }
    279          }
    280          
    281          /*******************************************************************************
    282          * Function Name  : DMA_GetCurrDataCounter
    283          * Description    : Returns the number of remaining data units in the current
    284          *                  DMA Channelx transfer.
    285          * Input          : - DMA_Channelx: where x can be 1, 2 to 7 to select the DMA
    286          *                    Channel.
    287          * Output         : None
    288          * Return         : The number of remaining data units in the current DMA Channel
    289          *                  transfer..
    290          *******************************************************************************/
    291          u16 DMA_GetCurrDataCounter(DMA_Channel_TypeDef* DMA_Channelx)
    292          {
    293            /* Return the current memory address value for Channelx */
    294            return ((u16)(DMA_Channelx->CNDTR));
    295          }
    296          
    297          /*******************************************************************************
    298          * Function Name  : DMA_GetFlagStatus
    299          * Description    : Checks whether the specified DMA Channelx flag is set or not.
    300          * Input          : - DMA_FLAG: specifies the flag to check. 
    301          *                    This parameter can be one of the following values:
    302          *                       - DMA_FLAG_GL1: Channel1 global flag.
    303          *                       - DMA_FLAG_TC1: Channel1 transfer complete flag.
    304          *                       - DMA_FLAG_HT1: Channel1 half transfer flag.
    305          *                       - DMA_FLAG_TE1: Channel1 transfer error flag.
    306          *                       - DMA_FLAG_GL2: Channel2 global flag.
    307          *                       - DMA_FLAG_TC2: Channel2 transfer complete flag.
    308          *                       - DMA_FLAG_HT2: Channel2 half transfer flag.
    309          *                       - DMA_FLAG_TE2: Channel2 transfer error flag.
    310          *                       - DMA_FLAG_GL3: Channel3 global flag.
    311          *                       - DMA_FLAG_TC3: Channel3 transfer complete flag.
    312          *                       - DMA_FLAG_HT3: Channel3 half transfer flag.
    313          *                       - DMA_FLAG_TE3: Channel3 transfer error flag.
    314          *                       - DMA_FLAG_GL4: Channel4 global flag.
    315          *                       - DMA_FLAG_TC4: Channel4 transfer complete flag.
    316          *                       - DMA_FLAG_HT4: Channel4 half transfer flag.
    317          *                       - DMA_FLAG_TE4: Channel4 transfer error flag.
    318          *                       - DMA_FLAG_GL5: Channel5 global flag.
    319          *                       - DMA_FLAG_TC5: Channel5 transfer complete flag.
    320          *                       - DMA_FLAG_HT5: Channel5 half transfer flag.
    321          *                       - DMA_FLAG_TE5: Channel5 transfer error flag.
    322          *                       - DMA_FLAG_GL6: Channel6 global flag.
    323          *                       - DMA_FLAG_TC6: Channel6 transfer complete flag.
    324          *                       - DMA_FLAG_HT6: Channel6 half transfer flag.
    325          *                       - DMA_FLAG_TE6: Channel6 transfer error flag.
    326          *                       - DMA_FLAG_GL7: Channel7 global flag.
    327          *                       - DMA_FLAG_TC7: Channel7 transfer complete flag.
    328          *                       - DMA_FLAG_HT7: Channel7 half transfer flag.
    329          *                       - DMA_FLAG_TE7: Channel7 transfer error flag.
    330          * Output         : None
    331          * Return         : The new state of DMA_FLAG (SET or RESET).
    332          *******************************************************************************/
    333          FlagStatus DMA_GetFlagStatus(u32 DMA_FLAG)
    334          {
    335            FlagStatus bitstatus = RESET;
    336          
    337            /* Check the parameters */
    338            assert(IS_DMA_GET_FLAG(DMA_FLAG));
    339          
    340            /* Check the status of the specified DMA flag */
    341            if ((DMA->ISR & DMA_FLAG) != (u32)RESET)
    342            {
    343              /* DMA_FLAG is set */
    344              bitstatus = SET;
    345            }
    346            else
    347            {
    348              /* DMA_FLAG is reset */
    349              bitstatus = RESET;
    350            }
    351            /* Return the DMA_FLAG status */
    352            return  bitstatus;
    353          }
    354          
    355          /*******************************************************************************
    356          * Function Name  : DMA_ClearFlag
    357          * Description    : Clears the DMA Channelx's pending flags.
    358          * Input          : - DMA_FLAG: specifies the flag to clear. 
    359          *                    This parameter can be any combination of the following values:
    360          *                       - DMA_FLAG_GL1: Channel1 global flag.
    361          *                       - DMA_FLAG_TC1: Channel1 transfer complete flag.
    362          *                       - DMA_FLAG_HT1: Channel1 half transfer flag.
    363          *                       - DMA_FLAG_TE1: Channel1 transfer error flag.
    364          *                       - DMA_FLAG_GL2: Channel2 global flag.
    365          *                       - DMA_FLAG_TC2: Channel2 transfer complete flag.
    366          *                       - DMA_FLAG_HT2: Channel2 half transfer flag.
    367          *                       - DMA_FLAG_TE2: Channel2 transfer error flag.
    368          *                       - DMA_FLAG_GL3: Channel3 global flag.
    369          *                       - DMA_FLAG_TC3: Channel3 transfer complete flag.
    370          *                       - DMA_FLAG_HT3: Channel3 half transfer flag.
    371          *                       - DMA_FLAG_TE3: Channel3 transfer error flag.
    372          *                       - DMA_FLAG_GL4: Channel4 global flag.
    373          *                       - DMA_FLAG_TC4: Channel4 transfer complete flag.
    374          *                       - DMA_FLAG_HT4: Channel4 half transfer flag.
    375          *                       - DMA_FLAG_TE4: Channel4 transfer error flag.
    376          *                       - DMA_FLAG_GL5: Channel5 global flag.
    377          *                       - DMA_FLAG_TC5: Channel5 transfer complete flag.
    378          *                       - DMA_FLAG_HT5: Channel5 half transfer flag.
    379          *                       - DMA_FLAG_TE5: Channel5 transfer error flag.
    380          *                       - DMA_FLAG_GL6: Channel6 global flag.
    381          *                       - DMA_FLAG_TC6: Channel6 transfer complete flag.
    382          *                       - DMA_FLAG_HT6: Channel6 half transfer flag.
    383          *                       - DMA_FLAG_TE6: Channel6 transfer error flag.
    384          *                       - DMA_FLAG_GL7: Channel7 global flag.
    385          *                       - DMA_FLAG_TC7: Channel7 transfer complete flag.
    386          *                       - DMA_FLAG_HT7: Channel7 half transfer flag.
    387          *                       - DMA_FLAG_TE7: Channel7 transfer error flag.
    388          * Output         : None
    389          * Return         : None
    390          *******************************************************************************/
    391          void DMA_ClearFlag(u32 DMA_FLAG)
    392          {
    393            /* Check the parameters */
    394            assert(IS_DMA_CLEAR_FLAG(DMA_FLAG));
    395          
    396            /* Clear the selected DMA flags */
    397            DMA->IFCR = DMA_FLAG;
    398          }
    399          
    400          /*******************************************************************************
    401          * Function Name  : DMA_GetITStatus
    402          * Description    : Checks whether the specified DMA Channelx interrupt has 
    403          *                  occurred or not.
    404          * Input          : - DMA_IT: specifies the DMA interrupt source to check. 
    405          *                    This parameter can be one of the following values:
    406          *                       - DMA_IT_GL1: Channel1 global interrupt.
    407          *                       - DMA_IT_TC1: Channel1 transfer complete interrupt.
    408          *                       - DMA_IT_HT1: Channel1 half transfer interrupt.
    409          *                       - DMA_IT_TE1: Channel1 transfer error interrupt.
    410          *                       - DMA_IT_GL2: Channel2 global interrupt.
    411          *                       - DMA_IT_TC2: Channel2 transfer complete interrupt.
    412          *                       - DMA_IT_HT2: Channel2 half transfer interrupt.
    413          *                       - DMA_IT_TE2: Channel2 transfer error interrupt.
    414          *                       - DMA_IT_GL3: Channel3 global interrupt.
    415          *                       - DMA_IT_TC3: Channel3 transfer complete interrupt.
    416          *                       - DMA_IT_HT3: Channel3 half transfer interrupt.
    417          *                       - DMA_IT_TE3: Channel3 transfer error interrupt.
    418          *                       - DMA_IT_GL4: Channel4 global interrupt.
    419          *                       - DMA_IT_TC4: Channel4 transfer complete interrupt.
    420          *                       - DMA_IT_HT4: Channel4 half transfer interrupt.
    421          *                       - DMA_IT_TE4: Channel4 transfer error interrupt.
    422          *                       - DMA_IT_GL5: Channel5 global interrupt.
    423          *                       - DMA_IT_TC5: Channel5 transfer complete interrupt.
    424          *                       - DMA_IT_HT5: Channel5 half transfer interrupt.
    425          *                       - DMA_IT_TE5: Channel5 transfer error interrupt.
    426          *                       - DMA_IT_GL6: Channel6 global interrupt.
    427          *                       - DMA_IT_TC6: Channel6 transfer complete interrupt.
    428          *                       - DMA_IT_HT6: Channel6 half transfer interrupt.
    429          *                       - DMA_IT_TE6: Channel6 transfer error interrupt.
    430          *                       - DMA_IT_GL7: Channel7 global interrupt.
    431          *                       - DMA_IT_TC7: Channel7 transfer complete interrupt.
    432          *                       - DMA_IT_HT7: Channel7 half transfer interrupt.
    433          *                       - DMA_IT_TE7: Channel7 transfer error interrupt.
    434          * Output         : None
    435          * Return         : The new state of DMA_IT (SET or RESET).
    436          *******************************************************************************/
    437          ITStatus DMA_GetITStatus(u32 DMA_IT)
    438          {
    439            ITStatus bitstatus = RESET;
    440          
    441            /* Check the parameters */
    442            assert(IS_DMA_GET_IT(DMA_IT));
    443          
    444            /* Check the status of the specified DMA interrupt */
    445            if ((DMA->ISR & DMA_IT) != (u32)RESET)
    446            {
    447              /* DMA_IT is set */
    448              bitstatus = SET;
    449            }
    450            else
    451            {
    452              /* DMA_IT is reset */
    453              bitstatus = RESET;
    454            }
    455            /* Return the DMA_IT status */
    456            return  bitstatus;
    457          }
    458          
    459          /*******************************************************************************
    460          * Function Name  : DMA_ClearITPendingBit
    461          * Description    : Clears the DMA Channelx’s interrupt pending bits.
    462          * Input          : - DMA_IT: specifies the DMA interrupt pending bit to clear.
    463          *                    This parameter can be any combination of the following values:
    464          *                       - DMA_IT_GL1: Channel1 global interrupt.
    465          *                       - DMA_IT_TC1: Channel1 transfer complete interrupt.
    466          *                       - DMA_IT_HT1: Channel1 half transfer interrupt.
    467          *                       - DMA_IT_TE1: Channel1 transfer error interrupt.
    468          *                       - DMA_IT_GL2: Channel2 global interrupt.
    469          *                       - DMA_IT_TC2: Channel2 transfer complete interrupt.
    470          *                       - DMA_IT_HT2: Channel2 half transfer interrupt.
    471          *                       - DMA_IT_TE2: Channel2 transfer error interrupt.
    472          *                       - DMA_IT_GL3: Channel3 global interrupt.
    473          *                       - DMA_IT_TC3: Channel3 transfer complete interrupt.
    474          *                       - DMA_IT_HT3: Channel3 half transfer interrupt.
    475          *                       - DMA_IT_TE3: Channel3 transfer error interrupt.
    476          *                       - DMA_IT_GL4: Channel4 global interrupt.
    477          *                       - DMA_IT_TC4: Channel4 transfer complete interrupt.
    478          *                       - DMA_IT_HT4: Channel4 half transfer interrupt.
    479          *                       - DMA_IT_TE4: Channel4 transfer error interrupt.
    480          *                       - DMA_IT_GL5: Channel5 global interrupt.
    481          *                       - DMA_IT_TC5: Channel5 transfer complete interrupt.
    482          *                       - DMA_IT_HT5: Channel5 half transfer interrupt.
    483          *                       - DMA_IT_TE5: Channel5 transfer error interrupt.
    484          *                       - DMA_IT_GL6: Channel6 global interrupt.
    485          *                       - DMA_IT_TC6: Channel6 transfer complete interrupt.
    486          *                       - DMA_IT_HT6: Channel6 half transfer interrupt.
    487          *                       - DMA_IT_TE6: Channel6 transfer error interrupt.
    488          *                       - DMA_IT_GL7: Channel7 global interrupt.
    489          *                       - DMA_IT_TC7: Channel7 transfer complete interrupt.
    490          *                       - DMA_IT_HT7: Channel7 half transfer interrupt.
    491          *                       - DMA_IT_TE7: Channel7 transfer error interrupt.
    492          * Output         : None
    493          * Return         : None
    494          *******************************************************************************/
    495          void DMA_ClearITPendingBit(u32 DMA_IT)
    496          {
    497            /* Check the parameters */
    498            assert(IS_DMA_CLEAR_IT(DMA_IT));
    499          
    500            /* Clear the selected DMA interrupt pending bits */
    501            DMA->IFCR = DMA_IT;
    502          }
    503          
    504          /******************* (C) COPYRIGHT 2007 STMicroelectronics *****END OF FILE****/
    505          

   Maximum stack usage in bytes:

     Function               CSTACK
     --------               ------
     DMA_ClearFlag              8
     DMA_ClearITPendingBit      8
     DMA_Cmd                   12
     DMA_DeInit                 8
     DMA_GetCurrDataCounter     0
     DMA_GetFlagStatus          8
     DMA_GetITStatus            8
     DMA_ITConfig              16
     DMA_Init                  12
     DMA_StructInit             0


   Segment part sizes:

     Function/Label                 Bytes
     --------------                 -----
     DMA_DeInit                      192
     DMA_Init                        292
     DMA_StructInit                   46
     DMA_Cmd                          46
     DMA_ITConfig                     72
     DMA_GetCurrDataCounter            8
     DMA_GetFlagStatus               188
     DMA_ClearFlag                    34
     DMA_GetITStatus                 188
     DMA_ClearITPendingBit            34
     ??DataTable13                     4
     ??DataTable28                     4
     ??DataTable32                     4
     ??DataTable33                     4
     ?<Constant "C:\\David JIANG\\ST MCU...">
                                      88
      Others                           8

 
 1 124 bytes in segment CODE
    88 bytes in segment DATA_C
 
 1 116 bytes of CODE  memory (+ 8 bytes shared)
    88 bytes of CONST memory

Errors: none
Warnings: none
