#! /nix/store/62zhrhrgcjya56fa1wh9ziih01vv9fd0-iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/nix/store/62zhrhrgcjya56fa1wh9ziih01vv9fd0-iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/nix/store/62zhrhrgcjya56fa1wh9ziih01vv9fd0-iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nix/store/62zhrhrgcjya56fa1wh9ziih01vv9fd0-iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nix/store/62zhrhrgcjya56fa1wh9ziih01vv9fd0-iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/nix/store/62zhrhrgcjya56fa1wh9ziih01vv9fd0-iverilog-12.0/lib/ivl/va_math.vpi";
S_0xaee640 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -10;
v0xb362a0_0 .var "clk", 0 0;
v0xb36360_0 .var "data", 0 7;
v0xb36420_0 .var "sending", 0 0;
S_0xad94b0 .scope module, "uart_tx" "uart_transmitter" 2 10, 3 1 0, S_0xaee640;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sending";
    .port_info 2 /INPUT 8 "data";
    .port_info 3 /OUTPUT 1 "busy";
    .port_info 4 /OUTPUT 1 "tx";
P_0xb081f0 .param/l "BAUDRATE" 0 3 4, +C4<00000000000000000010010110000000>;
P_0xb08230 .param/l "ENABLE_BIG_ENDIAN" 0 3 8, +C4<00000000000000000000000000000001>;
P_0xb08270 .param/l "FRAME_DATA_LENGTH" 0 3 5, +C4<00000000000000000000000000001000>;
P_0xb082b0 .param/l "NATIVE_CLK_FREQUENCY" 0 3 3, +C4<00000000000000011000011010100000>;
L_0xb46bc0 .functor AND 1, v0xb36420_0, L_0xb46ad0, C4<1>, C4<1>;
v0xb35750_0 .net *"_ivl_0", 31 0, L_0xb46840;  1 drivers
L_0x7fe2f6ca70a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xb35830_0 .net *"_ivl_3", 26 0, L_0x7fe2f6ca70a8;  1 drivers
L_0x7fe2f6ca70f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xb35910_0 .net/2u *"_ivl_4", 31 0, L_0x7fe2f6ca70f0;  1 drivers
v0xb359d0_0 .net *"_ivl_9", 0 0, L_0xb46ad0;  1 drivers
v0xb35a90_0 .net "busy", 0 0, L_0xb46960;  1 drivers
v0xb35ba0_0 .net "clk", 0 0, v0xb362a0_0;  1 drivers
v0xb35c40_0 .net "data", 0 7, v0xb36360_0;  1 drivers
v0xb35d00_0 .net "got_new_data", 0 0, L_0xb46bc0;  1 drivers
v0xb35dc0_0 .var "reset", 0 0;
v0xb35e60_0 .var "saved_data", 0 9;
v0xb35f20_0 .net "sending", 0 0, v0xb36420_0;  1 drivers
v0xb35fe0_0 .net "target_clk", 0 0, L_0xb466b0;  1 drivers
v0xb36080_0 .var "transmitted_bit", 0 4;
v0xb36140_0 .var "tx", 0 0;
E_0xb17a30 .event negedge, v0xb35610_0;
E_0xb170b0 .event posedge, v0xb35360_0;
L_0xb46840 .concat [ 5 27 0 0], v0xb36080_0, L_0x7fe2f6ca70a8;
L_0xb46960 .cmp/ne 32, L_0xb46840, L_0x7fe2f6ca70f0;
L_0xb46ad0 .reduce/nor L_0xb46960;
S_0xadaef0 .scope module, "clk_div" "clock_divider" 3 15, 4 1 0, S_0xad94b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "target_clk";
P_0xaecc90 .param/l "NATIVE_CLK_FREQUENCY" 0 4 2, +C4<00000000000000011000011010100000>;
P_0xaeccd0 .param/l "REDUCTION_RATE" 1 4 5, +C4<00000000000000000000000000001010>;
P_0xaecd10 .param/l "TARGET_CLK_FREQUENCY" 0 4 3, +C4<00000000000000000010010110000000>;
v0xb19030_0 .net *"_ivl_0", 31 0, L_0xb364f0;  1 drivers
L_0x7fe2f6ca7018 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xb351c0_0 .net *"_ivl_3", 26 0, L_0x7fe2f6ca7018;  1 drivers
L_0x7fe2f6ca7060 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0xb352a0_0 .net/2u *"_ivl_4", 31 0, L_0x7fe2f6ca7060;  1 drivers
v0xb35360_0 .net "clk", 0 0, v0xb362a0_0;  alias, 1 drivers
v0xb35420_0 .var "counter", 4 0;
v0xb35550_0 .net "reset", 0 0, v0xb35dc0_0;  1 drivers
v0xb35610_0 .net "target_clk", 0 0, L_0xb466b0;  alias, 1 drivers
E_0xb17300 .event negedge, v0xb35360_0;
E_0xafecf0 .event posedge, v0xb35550_0, v0xb35360_0;
L_0xb364f0 .concat [ 5 27 0 0], v0xb35420_0, L_0x7fe2f6ca7018;
L_0xb466b0 .cmp/eq 32, L_0xb364f0, L_0x7fe2f6ca7060;
    .scope S_0xadaef0;
T_0 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0xb35420_0, 0, 5;
    %end;
    .thread T_0;
    .scope S_0xadaef0;
T_1 ;
    %wait E_0xafecf0;
    %load/vec4 v0xb35550_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0xb35420_0;
    %addi 1, 0, 5;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %assign/vec4 v0xb35420_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0xadaef0;
T_2 ;
    %wait E_0xb17300;
    %load/vec4 v0xb35610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xb35420_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xad94b0;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb36140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb35dc0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0xb36080_0, 0, 5;
    %pushi/vec4 1, 0, 10;
    %store/vec4 v0xb35e60_0, 0, 10;
    %end;
    .thread T_3;
    .scope S_0xad94b0;
T_4 ;
    %wait E_0xb170b0;
    %load/vec4 v0xb35d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0xb35c40_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xb35e60_0, 4, 5;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0xb36080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb36140_0, 0;
T_4.0 ;
    %load/vec4 v0xb35d00_0;
    %assign/vec4 v0xb35dc0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0xad94b0;
T_5 ;
    %wait E_0xb17a30;
    %load/vec4 v0xb35a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0xb35e60_0;
    %pushi/vec4 9, 0, 7;
    %load/vec4 v0xb36080_0;
    %pad/u 7;
    %sub;
    %part/s 1;
    %assign/vec4 v0xb36140_0, 0;
    %load/vec4 v0xb36080_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.2, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %load/vec4 v0xb36080_0;
    %addi 1, 0, 5;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %assign/vec4 v0xb36080_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb36140_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xaee640;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb362a0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xb36360_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb36420_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0xaee640;
T_7 ;
    %delay 10, 0;
    %load/vec4 v0xb362a0_0;
    %inv;
    %store/vec4 v0xb362a0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0xaee640;
T_8 ;
    %vpi_call 2 13 "$dumpvars" {0 0 0};
    %vpi_call 2 14 "$display", "Test started..." {0 0 0};
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0xb36360_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb36420_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb36420_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 121, 0, 8;
    %store/vec4 v0xb36360_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb36420_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb36420_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0xb36360_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb36420_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb36420_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0xb36360_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb36420_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb36420_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 79, 0, 8;
    %store/vec4 v0xb36360_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb36420_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb36420_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0xb36360_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb36420_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb36420_0, 0, 1;
    %delay 40, 0;
    %delay 40960, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench.v";
    "uart-transmitter.v";
    "clock-divider.v";
