{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1450170608781 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450170608781 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 12:10:08 2015 " "Processing started: Tue Dec 15 12:10:08 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450170608781 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1450170608781 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1_POVS -c Lab1_POVS " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1_POVS -c Lab1_POVS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1450170608781 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1450170609280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_povs.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_povs.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_POVS " "Found entity 1: Lab1_POVS" {  } { { "Lab1_POVS.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/Lab1_POVS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170622649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/niosii.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/niosii.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII " "Found entity 1: niosII" {  } { { "niosII/synthesis/niosII.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/niosII.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170622665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "niosII/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170622680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "niosII/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170622680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_irq_mapper " "Found entity 1: niosII_irq_mapper" {  } { { "niosII/synthesis/submodules/niosII_irq_mapper.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170622680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_1 " "Found entity 1: niosII_mm_interconnect_1" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_1.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170622696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "niosII/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170622696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "niosII/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170622711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0 " "Found entity 1: niosII_mm_interconnect_0" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170622743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_mm_interconnect_0_avalon_st_adapter_011.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_mm_interconnect_0_avalon_st_adapter_011.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_avalon_st_adapter_011 " "Found entity 1: niosII_mm_interconnect_0_avalon_st_adapter_011" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter_011.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter_011.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170622758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0 " "Found entity 1: niosII_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170622758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_mm_interconnect_0_avalon_st_adapter_010.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_mm_interconnect_0_avalon_st_adapter_010.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_avalon_st_adapter_010 " "Found entity 1: niosII_mm_interconnect_0_avalon_st_adapter_010" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter_010.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter_010.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170622758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0 " "Found entity 1: niosII_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170622774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_avalon_st_adapter " "Found entity 1: niosII_mm_interconnect_0_avalon_st_adapter" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170622774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170622789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "niosII/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170622789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "niosII/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170622805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "niosII/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170622805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "niosII/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622805 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "niosII/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170622805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_rsp_mux_001 " "Found entity 1: niosII_mm_interconnect_0_rsp_mux_001" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170622821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_rsp_mux " "Found entity 1: niosII_mm_interconnect_0_rsp_mux" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170622821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_rsp_demux_004 " "Found entity 1: niosII_mm_interconnect_0_rsp_demux_004" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170622836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_rsp_demux " "Found entity 1: niosII_mm_interconnect_0_rsp_demux" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170622836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_cmd_mux_004 " "Found entity 1: niosII_mm_interconnect_0_cmd_mux_004" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170622852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_cmd_mux " "Found entity 1: niosII_mm_interconnect_0_cmd_mux" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170622852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_cmd_demux_001 " "Found entity 1: niosII_mm_interconnect_0_cmd_demux_001" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170622852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_cmd_demux " "Found entity 1: niosII_mm_interconnect_0_cmd_demux" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170622867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "niosII/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170622867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "niosII/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170622867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file niosii/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622883 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622883 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622883 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622883 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170622883 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "niosII/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450170622899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "niosII/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170622899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "niosII/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170622914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "niosII/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450170622914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "niosII/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170622914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "niosII/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170622914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "niosII/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170622930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "niosII/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170622930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "niosII/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170622945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "niosII/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622945 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "niosII/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170622945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "niosII/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170622961 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosII_mm_interconnect_0_router_013.sv(48) " "Verilog HDL Declaration information at niosII_mm_interconnect_0_router_013.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_013.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_013.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450170622961 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosII_mm_interconnect_0_router_013.sv(49) " "Verilog HDL Declaration information at niosII_mm_interconnect_0_router_013.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_013.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_013.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450170622961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_mm_interconnect_0_router_013.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii/synthesis/submodules/niosii_mm_interconnect_0_router_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_router_013_default_decode " "Found entity 1: niosII_mm_interconnect_0_router_013_default_decode" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_013.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_013.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622961 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_mm_interconnect_0_router_013 " "Found entity 2: niosII_mm_interconnect_0_router_013" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_013.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_013.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170622961 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosII_mm_interconnect_0_router_012.sv(48) " "Verilog HDL Declaration information at niosII_mm_interconnect_0_router_012.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_012.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_012.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450170622961 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosII_mm_interconnect_0_router_012.sv(49) " "Verilog HDL Declaration information at niosII_mm_interconnect_0_router_012.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_012.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_012.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450170622961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_mm_interconnect_0_router_012.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii/synthesis/submodules/niosii_mm_interconnect_0_router_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_router_012_default_decode " "Found entity 1: niosII_mm_interconnect_0_router_012_default_decode" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_012.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_012.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622961 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_mm_interconnect_0_router_012 " "Found entity 2: niosII_mm_interconnect_0_router_012" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_012.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_012.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170622961 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosII_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at niosII_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_006.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450170622977 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosII_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at niosII_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_006.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450170622977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii/synthesis/submodules/niosii_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_router_006_default_decode " "Found entity 1: niosII_mm_interconnect_0_router_006_default_decode" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_006.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622977 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_mm_interconnect_0_router_006 " "Found entity 2: niosII_mm_interconnect_0_router_006" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_006.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170622977 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosII_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at niosII_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_002.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450170622977 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosII_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at niosII_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_002.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450170622977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii/synthesis/submodules/niosii_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_router_002_default_decode " "Found entity 1: niosII_mm_interconnect_0_router_002_default_decode" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_002.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622977 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_mm_interconnect_0_router_002 " "Found entity 2: niosII_mm_interconnect_0_router_002" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_002.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170622977 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosII_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at niosII_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_001.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450170622992 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosII_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at niosII_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_001.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450170622992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii/synthesis/submodules/niosii_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_router_001_default_decode " "Found entity 1: niosII_mm_interconnect_0_router_001_default_decode" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_001.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622992 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_mm_interconnect_0_router_001 " "Found entity 2: niosII_mm_interconnect_0_router_001" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_001.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170622992 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosII_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at niosII_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450170622992 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosII_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at niosII_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450170622992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii/synthesis/submodules/niosii_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_router_default_decode " "Found entity 1: niosII_mm_interconnect_0_router_default_decode" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622992 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_mm_interconnect_0_router " "Found entity 2: niosII_mm_interconnect_0_router" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170622992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170622992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "niosII/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170623008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "niosII/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170623008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "niosII/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170623023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_cpu_custom_instruction_master_comb_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_cpu_custom_instruction_master_comb_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu_custom_instruction_master_comb_xconnect " "Found entity 1: niosII_cpu_custom_instruction_master_comb_xconnect" {  } { { "niosII/synthesis/submodules/niosII_cpu_custom_instruction_master_comb_xconnect.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_custom_instruction_master_comb_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170623023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "niosII/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170623023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/task2.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/task2.v" { { "Info" "ISGN_ENTITY_NAME" "1 countones " "Found entity 1: countones" {  } { { "niosII/synthesis/submodules/task2.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/task2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170623039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_sysid " "Found entity 1: niosII_sysid" {  } { { "niosII/synthesis/submodules/niosII_sysid.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170623039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_sys_clk_timer " "Found entity 1: niosII_sys_clk_timer" {  } { { "niosII/synthesis/submodules/niosII_sys_clk_timer.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170623039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_seven_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_seven_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_seven_seg " "Found entity 1: niosII_seven_seg" {  } { { "niosII/synthesis/submodules/niosII_seven_seg.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_seven_seg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170623055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_performance_counter_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_performance_counter_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_performance_counter_0 " "Found entity 1: niosII_performance_counter_0" {  } { { "niosII/synthesis/submodules/niosII_performance_counter_0.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_performance_counter_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170623055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/avalon_pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/avalon_pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_pwm " "Found entity 1: avalon_pwm" {  } { { "niosII/synthesis/submodules/avalon_pwm.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/avalon_pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170623055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file niosii/synthesis/submodules/niosii_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_jtag_uart_sim_scfifo_w " "Found entity 1: niosII_jtag_uart_sim_scfifo_w" {  } { { "niosII/synthesis/submodules/niosII_jtag_uart.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623070 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_jtag_uart_scfifo_w " "Found entity 2: niosII_jtag_uart_scfifo_w" {  } { { "niosII/synthesis/submodules/niosII_jtag_uart.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623070 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosII_jtag_uart_sim_scfifo_r " "Found entity 3: niosII_jtag_uart_sim_scfifo_r" {  } { { "niosII/synthesis/submodules/niosII_jtag_uart.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623070 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosII_jtag_uart_scfifo_r " "Found entity 4: niosII_jtag_uart_scfifo_r" {  } { { "niosII/synthesis/submodules/niosII_jtag_uart.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623070 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosII_jtag_uart " "Found entity 5: niosII_jtag_uart" {  } { { "niosII/synthesis/submodules/niosII_jtag_uart.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170623070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_instruction_tcm.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_instruction_tcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_instruction_tcm " "Found entity 1: niosII_instruction_tcm" {  } { { "niosII/synthesis/submodules/niosII_instruction_tcm.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_instruction_tcm.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170623086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_high_res_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_high_res_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_high_res_timer " "Found entity 1: niosII_high_res_timer" {  } { { "niosII/synthesis/submodules/niosII_high_res_timer.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_high_res_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170623086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_ext_ram_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_ext_ram_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_ext_ram_ctl " "Found entity 1: niosII_ext_ram_ctl" {  } { { "niosII/synthesis/submodules/niosII_ext_ram_ctl.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_ext_ram_ctl.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170623086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_tristate_controller_aggregator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/altera_tristate_controller_aggregator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_aggregator " "Found entity 1: altera_tristate_controller_aggregator" {  } { { "niosII/synthesis/submodules/altera_tristate_controller_aggregator.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_tristate_controller_aggregator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170623101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_tristate_controller_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/altera_tristate_controller_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_translator " "Found entity 1: altera_tristate_controller_translator" {  } { { "niosII/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_tristate_controller_translator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170623101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_ext_ram_bus.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_ext_ram_bus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_ext_ram_bus " "Found entity 1: niosII_ext_ram_bus" {  } { { "niosII/synthesis/submodules/niosII_ext_ram_bus.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_ext_ram_bus.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170623117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_ext_flash_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_ext_flash_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_ext_flash_ctl " "Found entity 1: niosII_ext_flash_ctl" {  } { { "niosII/synthesis/submodules/niosII_ext_flash_ctl.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_ext_flash_ctl.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170623117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_ext_flash_bus.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_ext_flash_bus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_ext_flash_bus " "Found entity 1: niosII_ext_flash_bus" {  } { { "niosII/synthesis/submodules/niosII_ext_flash_bus.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_ext_flash_bus.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170623133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu " "Found entity 1: niosII_cpu" {  } { { "niosII/synthesis/submodules/niosII_cpu.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170623133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_cpu_cpu.v 30 30 " "Found 30 design units, including 30 entities, in source file niosii/synthesis/submodules/niosii_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu_cpu_ic_data_module " "Found entity 1: niosII_cpu_cpu_ic_data_module" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623975 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_cpu_cpu_ic_tag_module " "Found entity 2: niosII_cpu_cpu_ic_tag_module" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623975 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosII_cpu_cpu_bht_module " "Found entity 3: niosII_cpu_cpu_bht_module" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623975 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosII_cpu_cpu_register_bank_a_module " "Found entity 4: niosII_cpu_cpu_register_bank_a_module" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623975 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosII_cpu_cpu_register_bank_b_module " "Found entity 5: niosII_cpu_cpu_register_bank_b_module" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623975 ""} { "Info" "ISGN_ENTITY_NAME" "6 niosII_cpu_cpu_dc_tag_module " "Found entity 6: niosII_cpu_cpu_dc_tag_module" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623975 ""} { "Info" "ISGN_ENTITY_NAME" "7 niosII_cpu_cpu_dc_data_module " "Found entity 7: niosII_cpu_cpu_dc_data_module" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623975 ""} { "Info" "ISGN_ENTITY_NAME" "8 niosII_cpu_cpu_dc_victim_module " "Found entity 8: niosII_cpu_cpu_dc_victim_module" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623975 ""} { "Info" "ISGN_ENTITY_NAME" "9 niosII_cpu_cpu_nios2_oci_debug " "Found entity 9: niosII_cpu_cpu_nios2_oci_debug" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 554 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623975 ""} { "Info" "ISGN_ENTITY_NAME" "10 niosII_cpu_cpu_nios2_oci_break " "Found entity 10: niosII_cpu_cpu_nios2_oci_break" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623975 ""} { "Info" "ISGN_ENTITY_NAME" "11 niosII_cpu_cpu_nios2_oci_xbrk " "Found entity 11: niosII_cpu_cpu_nios2_oci_xbrk" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 1107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623975 ""} { "Info" "ISGN_ENTITY_NAME" "12 niosII_cpu_cpu_nios2_oci_match_single " "Found entity 12: niosII_cpu_cpu_nios2_oci_match_single" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 1391 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623975 ""} { "Info" "ISGN_ENTITY_NAME" "13 niosII_cpu_cpu_nios2_oci_match_paired " "Found entity 13: niosII_cpu_cpu_nios2_oci_match_paired" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623975 ""} { "Info" "ISGN_ENTITY_NAME" "14 niosII_cpu_cpu_nios2_oci_dbrk " "Found entity 14: niosII_cpu_cpu_nios2_oci_dbrk" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 1465 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623975 ""} { "Info" "ISGN_ENTITY_NAME" "15 niosII_cpu_cpu_nios2_oci_itrace " "Found entity 15: niosII_cpu_cpu_nios2_oci_itrace" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 1712 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623975 ""} { "Info" "ISGN_ENTITY_NAME" "16 niosII_cpu_cpu_nios2_oci_td_mode " "Found entity 16: niosII_cpu_cpu_nios2_oci_td_mode" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 2080 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623975 ""} { "Info" "ISGN_ENTITY_NAME" "17 niosII_cpu_cpu_nios2_oci_dtrace " "Found entity 17: niosII_cpu_cpu_nios2_oci_dtrace" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 2147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623975 ""} { "Info" "ISGN_ENTITY_NAME" "18 niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 18: niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 2228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623975 ""} { "Info" "ISGN_ENTITY_NAME" "19 niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 19: niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 2299 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623975 ""} { "Info" "ISGN_ENTITY_NAME" "20 niosII_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 20: niosII_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 2341 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623975 ""} { "Info" "ISGN_ENTITY_NAME" "21 niosII_cpu_cpu_nios2_oci_fifo " "Found entity 21: niosII_cpu_cpu_nios2_oci_fifo" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 2387 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623975 ""} { "Info" "ISGN_ENTITY_NAME" "22 niosII_cpu_cpu_nios2_oci_pib " "Found entity 22: niosII_cpu_cpu_nios2_oci_pib" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 2872 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623975 ""} { "Info" "ISGN_ENTITY_NAME" "23 niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module " "Found entity 23: niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 2894 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623975 ""} { "Info" "ISGN_ENTITY_NAME" "24 niosII_cpu_cpu_nios2_oci_im " "Found entity 24: niosII_cpu_cpu_nios2_oci_im" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 2958 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623975 ""} { "Info" "ISGN_ENTITY_NAME" "25 niosII_cpu_cpu_nios2_performance_monitors " "Found entity 25: niosII_cpu_cpu_nios2_performance_monitors" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 3081 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623975 ""} { "Info" "ISGN_ENTITY_NAME" "26 niosII_cpu_cpu_nios2_avalon_reg " "Found entity 26: niosII_cpu_cpu_nios2_avalon_reg" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 3097 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623975 ""} { "Info" "ISGN_ENTITY_NAME" "27 niosII_cpu_cpu_ociram_sp_ram_module " "Found entity 27: niosII_cpu_cpu_ociram_sp_ram_module" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 3189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623975 ""} { "Info" "ISGN_ENTITY_NAME" "28 niosII_cpu_cpu_nios2_ocimem " "Found entity 28: niosII_cpu_cpu_nios2_ocimem" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 3252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623975 ""} { "Info" "ISGN_ENTITY_NAME" "29 niosII_cpu_cpu_nios2_oci " "Found entity 29: niosII_cpu_cpu_nios2_oci" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 3430 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623975 ""} { "Info" "ISGN_ENTITY_NAME" "30 niosII_cpu_cpu " "Found entity 30: niosII_cpu_cpu" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 4010 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170623975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu_cpu_debug_slave_sysclk " "Found entity 1: niosII_cpu_cpu_debug_slave_sysclk" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170623991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu_cpu_debug_slave_tck " "Found entity 1: niosII_cpu_cpu_debug_slave_tck" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_tck.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170623991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu_cpu_debug_slave_wrapper " "Found entity 1: niosII_cpu_cpu_debug_slave_wrapper" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170623991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170623991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu_cpu_mult_cell " "Found entity 1: niosII_cpu_cpu_mult_cell" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu_mult_cell.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170624006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170624006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu_cpu_test_bench " "Found entity 1: niosII_cpu_cpu_test_bench" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu_test_bench.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170624022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170624022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_buttons.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_buttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_buttons " "Found entity 1: niosII_buttons" {  } { { "niosII/synthesis/submodules/niosII_buttons.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_buttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170624022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170624022 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab1_POVS " "Elaborating entity \"Lab1_POVS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1450170624162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII niosII:u0 " "Elaborating entity \"niosII\" for hierarchy \"niosII:u0\"" {  } { { "Lab1_POVS.v" "u0" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/Lab1_POVS.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170624178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_buttons niosII:u0\|niosII_buttons:buttons " "Elaborating entity \"niosII_buttons\" for hierarchy \"niosII:u0\|niosII_buttons:buttons\"" {  } { { "niosII/synthesis/niosII.v" "buttons" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/niosII.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170624256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu niosII:u0\|niosII_cpu:cpu " "Elaborating entity \"niosII_cpu\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\"" {  } { { "niosII/synthesis/niosII.v" "cpu" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/niosII.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170624271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu " "Elaborating entity \"niosII_cpu_cpu\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\"" {  } { { "niosII/synthesis/submodules/niosII_cpu.v" "cpu" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170624303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_test_bench niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_test_bench:the_niosII_cpu_cpu_test_bench " "Elaborating entity \"niosII_cpu_cpu_test_bench\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_test_bench:the_niosII_cpu_cpu_test_bench\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_niosII_cpu_cpu_test_bench" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 6615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170624833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_ic_data_module niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_ic_data_module:niosII_cpu_cpu_ic_data " "Elaborating entity \"niosII_cpu_cpu_ic_data_module\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_ic_data_module:niosII_cpu_cpu_ic_data\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "niosII_cpu_cpu_ic_data" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 7623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170624864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_ic_data_module:niosII_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_ic_data_module:niosII_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_altsyncram" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170624927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170625005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170625005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_ic_data_module:niosII_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_ic_data_module:niosII_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170625005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_ic_tag_module niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag " "Elaborating entity \"niosII_cpu_cpu_ic_tag_module\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "niosII_cpu_cpu_ic_tag" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 7689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170625036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_altsyncram" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170625067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ad1 " "Found entity 1: altsyncram_7ad1" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/db/altsyncram_7ad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170625145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170625145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ad1 niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated " "Elaborating entity \"altsyncram_7ad1\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170625145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_bht_module niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_bht_module:niosII_cpu_cpu_bht " "Elaborating entity \"niosII_cpu_cpu_bht_module\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_bht_module:niosII_cpu_cpu_bht\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "niosII_cpu_cpu_bht" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 7894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170625176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_bht_module:niosII_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_bht_module:niosII_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_altsyncram" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170625192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/db/altsyncram_97d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170625254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170625254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_bht_module:niosII_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_bht_module:niosII_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170625254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_register_bank_a_module niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a " "Elaborating entity \"niosII_cpu_cpu_register_bank_a_module\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "niosII_cpu_cpu_register_bank_a" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 8833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170625285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_altsyncram" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170625332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/db/altsyncram_fic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170625410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170625410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170625410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_register_bank_b_module niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b " "Elaborating entity \"niosII_cpu_cpu_register_bank_b_module\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "niosII_cpu_cpu_register_bank_b" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 8851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170625441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_mult_cell niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell " "Elaborating entity \"niosII_cpu_cpu_mult_cell\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_niosII_cpu_cpu_mult_cell" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 9437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170625457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu_mult_cell.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170625488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/db/altera_mult_add_vkp2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170625597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170625597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 364 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170625597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170625644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170625707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170625738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170625769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170625785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170625831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170625863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170625878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170625894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170625925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170625941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170625972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170626065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170626112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170626128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170626143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170626175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170626206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170626221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_dc_tag_module niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_dc_tag_module:niosII_cpu_cpu_dc_tag " "Elaborating entity \"niosII_cpu_cpu_dc_tag_module\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_dc_tag_module:niosII_cpu_cpu_dc_tag\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "niosII_cpu_cpu_dc_tag" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 9859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170626705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_dc_tag_module:niosII_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_dc_tag_module:niosII_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_altsyncram" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170626721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3mc1 " "Found entity 1: altsyncram_3mc1" {  } { { "db/altsyncram_3mc1.tdf" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/db/altsyncram_3mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170626783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170626783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3mc1 niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_dc_tag_module:niosII_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3mc1:auto_generated " "Elaborating entity \"altsyncram_3mc1\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_dc_tag_module:niosII_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170626783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_dc_data_module niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_dc_data_module:niosII_cpu_cpu_dc_data " "Elaborating entity \"niosII_cpu_cpu_dc_data_module\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_dc_data_module:niosII_cpu_cpu_dc_data\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "niosII_cpu_cpu_dc_data" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 9925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170626845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_dc_data_module:niosII_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_dc_data_module:niosII_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_altsyncram" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170626861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2jf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2jf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2jf1 " "Found entity 1: altsyncram_2jf1" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/db/altsyncram_2jf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170626939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170626939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2jf1 niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_dc_data_module:niosII_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_2jf1:auto_generated " "Elaborating entity \"altsyncram_2jf1\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_dc_data_module:niosII_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_2jf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170626939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_dc_victim_module niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim " "Elaborating entity \"niosII_cpu_cpu_dc_victim_module\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "niosII_cpu_cpu_dc_victim" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 10037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170626970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_altsyncram" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170627001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/db/altsyncram_r3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170627064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170627064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170627064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci " "Elaborating entity \"niosII_cpu_cpu_nios2_oci\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 10853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170627095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_debug niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_debug\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_debug" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 3656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170627157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170627173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_break niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_break:the_niosII_cpu_cpu_nios2_oci_break " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_break\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_break:the_niosII_cpu_cpu_nios2_oci_break\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_break" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 3692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170627189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_xbrk niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_xbrk:the_niosII_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_xbrk:the_niosII_cpu_cpu_nios2_oci_xbrk\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_xbrk" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 3717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170627267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_dbrk niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_dbrk" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 3750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170627282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_match_single niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk\|niosII_cpu_cpu_nios2_oci_match_single:niosII_cpu_cpu_nios2_oci_dbrk_hit0_match_single " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_match_single\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk\|niosII_cpu_cpu_nios2_oci_match_single:niosII_cpu_cpu_nios2_oci_dbrk_hit0_match_single\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "niosII_cpu_cpu_nios2_oci_dbrk_hit0_match_single" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 1613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170627313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_match_paired niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk\|niosII_cpu_cpu_nios2_oci_match_paired:niosII_cpu_cpu_nios2_oci_dbrk_hit0_match_paired " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_match_paired\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk\|niosII_cpu_cpu_nios2_oci_match_paired:niosII_cpu_cpu_nios2_oci_dbrk_hit0_match_paired\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "niosII_cpu_cpu_nios2_oci_dbrk_hit0_match_paired" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 1656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170627329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_itrace niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_itrace\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_itrace" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 3790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170627360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_dtrace niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_dtrace:the_niosII_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_dtrace:the_niosII_cpu_cpu_nios2_oci_dtrace\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_dtrace" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 3805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170627423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_td_mode niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_dtrace:the_niosII_cpu_cpu_nios2_oci_dtrace\|niosII_cpu_cpu_nios2_oci_td_mode:niosII_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_dtrace:the_niosII_cpu_cpu_nios2_oci_dtrace\|niosII_cpu_cpu_nios2_oci_td_mode:niosII_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "niosII_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 2196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170627438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_fifo niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_fifo\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_fifo" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 3820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170627454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo\|niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo\|niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 2505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170627516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo\|niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo\|niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 2514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170627532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_fifo_cnt_inc niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo\|niosII_cpu_cpu_nios2_oci_fifo_cnt_inc:the_niosII_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo\|niosII_cpu_cpu_nios2_oci_fifo_cnt_inc:the_niosII_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 2523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170627532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_pib niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_pib:the_niosII_cpu_cpu_nios2_oci_pib " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_pib\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_pib:the_niosII_cpu_cpu_nios2_oci_pib\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_pib" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 3825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170627547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_im niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_im\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_im" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 3846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170627594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im\|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component " "Elaborating entity \"niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im\|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "niosII_cpu_cpu_traceram_lpm_dram_sdp_component" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 3067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170627625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im\|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im\|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_altsyncram" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 2930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170627641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7mc1 " "Found entity 1: altsyncram_7mc1" {  } { { "db/altsyncram_7mc1.tdf" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/db/altsyncram_7mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170627719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170627719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7mc1 niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im\|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\|altsyncram_7mc1:auto_generated " "Elaborating entity \"altsyncram_7mc1\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im\|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\|altsyncram_7mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170627719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_avalon_reg niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"niosII_cpu_cpu_nios2_avalon_reg\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_avalon_reg" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 3865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170627750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_ocimem niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem " "Elaborating entity \"niosII_cpu_cpu_nios2_ocimem\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_ocimem" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 3885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170627781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_ociram_sp_ram_module niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram " "Elaborating entity \"niosII_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "niosII_cpu_cpu_ociram_sp_ram" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 3400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170627813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_altsyncram" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 3228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170627828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4a31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4a31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4a31 " "Found entity 1: altsyncram_4a31" {  } { { "db/altsyncram_4a31.tdf" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/db/altsyncram_4a31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170627906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170627906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4a31 niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated " "Elaborating entity \"altsyncram_4a31\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170627906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_debug_slave_wrapper niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"niosII_cpu_cpu_debug_slave_wrapper\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_niosII_cpu_cpu_debug_slave_wrapper" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 3990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170627922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_debug_slave_tck niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck " "Elaborating entity \"niosII_cpu_cpu_debug_slave_tck\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_wrapper.v" "the_niosII_cpu_cpu_debug_slave_tck" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170627937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_debug_slave_sysclk niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"niosII_cpu_cpu_debug_slave_sysclk\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_wrapper.v" "the_niosII_cpu_cpu_debug_slave_sysclk" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170627969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\"" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_wrapper.v" "niosII_cpu_cpu_debug_slave_phy" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170628015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170628031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170628499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170628546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_ext_flash_bus niosII:u0\|niosII_ext_flash_bus:ext_flash_bus " "Elaborating entity \"niosII_ext_flash_bus\" for hierarchy \"niosII:u0\|niosII_ext_flash_bus:ext_flash_bus\"" {  } { { "niosII/synthesis/niosII.v" "ext_flash_bus" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/niosII.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170628624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_ext_flash_ctl niosII:u0\|niosII_ext_flash_ctl:ext_flash_ctl " "Elaborating entity \"niosII_ext_flash_ctl\" for hierarchy \"niosII:u0\|niosII_ext_flash_ctl:ext_flash_ctl\"" {  } { { "niosII/synthesis/niosII.v" "ext_flash_ctl" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/niosII.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170628639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tristate_controller_translator niosII:u0\|niosII_ext_flash_ctl:ext_flash_ctl\|altera_tristate_controller_translator:tdt " "Elaborating entity \"altera_tristate_controller_translator\" for hierarchy \"niosII:u0\|niosII_ext_flash_ctl:ext_flash_ctl\|altera_tristate_controller_translator:tdt\"" {  } { { "niosII/synthesis/submodules/niosII_ext_flash_ctl.v" "tdt" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_ext_flash_ctl.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170628671 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_tristate_controller_translator.sv(127) " "Verilog HDL assignment warning at altera_tristate_controller_translator.sv(127): truncated value with size 32 to match size of target (2)" {  } { { "niosII/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_tristate_controller_translator.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450170628671 "|Lab1_POVS|niosII:u0|niosII_ext_flash_ctl:ext_flash_ctl|altera_tristate_controller_translator:tdt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII:u0\|niosII_ext_flash_ctl:ext_flash_ctl\|altera_merlin_slave_translator:slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII:u0\|niosII_ext_flash_ctl:ext_flash_ctl\|altera_merlin_slave_translator:slave_translator\"" {  } { { "niosII/synthesis/submodules/niosII_ext_flash_ctl.v" "slave_translator" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_ext_flash_ctl.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170628686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tristate_controller_aggregator niosII:u0\|niosII_ext_flash_ctl:ext_flash_ctl\|altera_tristate_controller_aggregator:tda " "Elaborating entity \"altera_tristate_controller_aggregator\" for hierarchy \"niosII:u0\|niosII_ext_flash_ctl:ext_flash_ctl\|altera_tristate_controller_aggregator:tda\"" {  } { { "niosII/synthesis/submodules/niosII_ext_flash_ctl.v" "tda" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_ext_flash_ctl.v" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170628717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_ext_ram_bus niosII:u0\|niosII_ext_ram_bus:ext_ram_bus " "Elaborating entity \"niosII_ext_ram_bus\" for hierarchy \"niosII:u0\|niosII_ext_ram_bus:ext_ram_bus\"" {  } { { "niosII/synthesis/niosII.v" "ext_ram_bus" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/niosII.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170628733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_ext_ram_ctl niosII:u0\|niosII_ext_ram_ctl:ext_ram_ctl " "Elaborating entity \"niosII_ext_ram_ctl\" for hierarchy \"niosII:u0\|niosII_ext_ram_ctl:ext_ram_ctl\"" {  } { { "niosII/synthesis/niosII.v" "ext_ram_ctl" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/niosII.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170628749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tristate_controller_translator niosII:u0\|niosII_ext_ram_ctl:ext_ram_ctl\|altera_tristate_controller_translator:tdt " "Elaborating entity \"altera_tristate_controller_translator\" for hierarchy \"niosII:u0\|niosII_ext_ram_ctl:ext_ram_ctl\|altera_tristate_controller_translator:tdt\"" {  } { { "niosII/synthesis/submodules/niosII_ext_ram_ctl.v" "tdt" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_ext_ram_ctl.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170628780 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_tristate_controller_translator.sv(127) " "Verilog HDL assignment warning at altera_tristate_controller_translator.sv(127): truncated value with size 32 to match size of target (2)" {  } { { "niosII/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_tristate_controller_translator.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450170628780 "|Lab1_POVS|niosII:u0|niosII_ext_ram_ctl:ext_ram_ctl|altera_tristate_controller_translator:tdt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII:u0\|niosII_ext_ram_ctl:ext_ram_ctl\|altera_merlin_slave_translator:slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII:u0\|niosII_ext_ram_ctl:ext_ram_ctl\|altera_merlin_slave_translator:slave_translator\"" {  } { { "niosII/synthesis/submodules/niosII_ext_ram_ctl.v" "slave_translator" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_ext_ram_ctl.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170628795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tristate_controller_aggregator niosII:u0\|niosII_ext_ram_ctl:ext_ram_ctl\|altera_tristate_controller_aggregator:tda " "Elaborating entity \"altera_tristate_controller_aggregator\" for hierarchy \"niosII:u0\|niosII_ext_ram_ctl:ext_ram_ctl\|altera_tristate_controller_aggregator:tda\"" {  } { { "niosII/synthesis/submodules/niosII_ext_ram_ctl.v" "tda" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_ext_ram_ctl.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170628811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_high_res_timer niosII:u0\|niosII_high_res_timer:high_res_timer " "Elaborating entity \"niosII_high_res_timer\" for hierarchy \"niosII:u0\|niosII_high_res_timer:high_res_timer\"" {  } { { "niosII/synthesis/niosII.v" "high_res_timer" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/niosII.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170628827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_instruction_tcm niosII:u0\|niosII_instruction_tcm:instruction_tcm " "Elaborating entity \"niosII_instruction_tcm\" for hierarchy \"niosII:u0\|niosII_instruction_tcm:instruction_tcm\"" {  } { { "niosII/synthesis/niosII.v" "instruction_tcm" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/niosII.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170628858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosII:u0\|niosII_instruction_tcm:instruction_tcm\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosII:u0\|niosII_instruction_tcm:instruction_tcm\|altsyncram:the_altsyncram\"" {  } { { "niosII/synthesis/submodules/niosII_instruction_tcm.v" "the_altsyncram" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_instruction_tcm.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170628889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosII:u0\|niosII_instruction_tcm:instruction_tcm\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosII:u0\|niosII_instruction_tcm:instruction_tcm\|altsyncram:the_altsyncram\"" {  } { { "niosII/synthesis/submodules/niosII_instruction_tcm.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_instruction_tcm.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450170628905 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosII:u0\|niosII_instruction_tcm:instruction_tcm\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosII:u0\|niosII_instruction_tcm:instruction_tcm\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170628905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170628905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170628905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170628905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file niosII_instruction_tcm.hex " "Parameter \"init_file\" = \"niosII_instruction_tcm.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170628905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170628905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170628905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170628905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170628905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170628905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170628905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170628905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170628905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170628905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170628905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170628905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170628905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170628905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170628905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170628905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170628905 ""}  } { { "niosII/synthesis/submodules/niosII_instruction_tcm.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_instruction_tcm.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450170628905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vd32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vd32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vd32 " "Found entity 1: altsyncram_vd32" {  } { { "db/altsyncram_vd32.tdf" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/db/altsyncram_vd32.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170628951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170628951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vd32 niosII:u0\|niosII_instruction_tcm:instruction_tcm\|altsyncram:the_altsyncram\|altsyncram_vd32:auto_generated " "Elaborating entity \"altsyncram_vd32\" for hierarchy \"niosII:u0\|niosII_instruction_tcm:instruction_tcm\|altsyncram:the_altsyncram\|altsyncram_vd32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170628951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_jtag_uart niosII:u0\|niosII_jtag_uart:jtag_uart " "Elaborating entity \"niosII_jtag_uart\" for hierarchy \"niosII:u0\|niosII_jtag_uart:jtag_uart\"" {  } { { "niosII/synthesis/niosII.v" "jtag_uart" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/niosII.v" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170629123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_jtag_uart_scfifo_w niosII:u0\|niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w " "Elaborating entity \"niosII_jtag_uart_scfifo_w\" for hierarchy \"niosII:u0\|niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\"" {  } { { "niosII/synthesis/submodules/niosII_jtag_uart.v" "the_niosII_jtag_uart_scfifo_w" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170629154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo niosII:u0\|niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"niosII:u0\|niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "niosII/synthesis/submodules/niosII_jtag_uart.v" "wfifo" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170629217 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosII:u0\|niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"niosII:u0\|niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "niosII/synthesis/submodules/niosII_jtag_uart.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450170629232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosII:u0\|niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"niosII:u0\|niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170629232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170629232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170629232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170629232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170629232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170629232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170629232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170629232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170629232 ""}  } { { "niosII/synthesis/submodules/niosII_jtag_uart.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450170629232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170629279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170629279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 niosII:u0\|niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"niosII:u0\|niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170629279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/db/a_dpfifo_q131.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170629310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170629310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 niosII:u0\|niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"niosII:u0\|niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170629310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170629326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170629326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf niosII:u0\|niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"niosII:u0\|niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170629341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170629388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170629388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 niosII:u0\|niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"niosII:u0\|niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170629388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/db/dpram_nl21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170629451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170629451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 niosII:u0\|niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"niosII:u0\|niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170629451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/db/altsyncram_r1m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170629513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170629513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 niosII:u0\|niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"niosII:u0\|niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/db/dpram_nl21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170629513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450170629575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450170629575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob niosII:u0\|niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"niosII:u0\|niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/db/a_dpfifo_q131.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170629575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_jtag_uart_scfifo_r niosII:u0\|niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r " "Elaborating entity \"niosII_jtag_uart_scfifo_r\" for hierarchy \"niosII:u0\|niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r\"" {  } { { "niosII/synthesis/submodules/niosII_jtag_uart.v" "the_niosII_jtag_uart_scfifo_r" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170629591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic niosII:u0\|niosII_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"niosII:u0\|niosII_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic\"" {  } { { "niosII/synthesis/submodules/niosII_jtag_uart.v" "niosII_jtag_uart_alt_jtag_atlantic" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170629716 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosII:u0\|niosII_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"niosII:u0\|niosII_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic\"" {  } { { "niosII/synthesis/submodules/niosII_jtag_uart.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450170629731 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosII:u0\|niosII_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"niosII:u0\|niosII_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170629731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170629731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170629731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170629731 ""}  } { { "niosII/synthesis/submodules/niosII_jtag_uart.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450170629731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint niosII:u0\|niosII_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"niosII:u0\|niosII_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170629763 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosII:u0\|niosII_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst niosII:u0\|niosII_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"niosII:u0\|niosII_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"niosII:u0\|niosII_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "niosII/synthesis/submodules/niosII_jtag_uart.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170629763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint niosII:u0\|niosII_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"niosII:u0\|niosII_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170629778 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosII:u0\|niosII_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep niosII:u0\|niosII_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"niosII:u0\|niosII_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"niosII:u0\|niosII_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "niosII/synthesis/submodules/niosII_jtag_uart.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170629794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_pwm niosII:u0\|avalon_pwm:my_pwm " "Elaborating entity \"avalon_pwm\" for hierarchy \"niosII:u0\|avalon_pwm:my_pwm\"" {  } { { "niosII/synthesis/niosII.v" "my_pwm" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/niosII.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170629794 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state avalon_pwm.v(23) " "Verilog HDL or VHDL warning at avalon_pwm.v(23): object \"state\" assigned a value but never read" {  } { { "niosII/synthesis/submodules/avalon_pwm.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/avalon_pwm.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450170629794 "|Lab1_POVS|niosII:u0|avalon_pwm:my_pwm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "div_en avalon_pwm.v(26) " "Verilog HDL or VHDL warning at avalon_pwm.v(26): object \"div_en\" assigned a value but never read" {  } { { "niosII/synthesis/submodules/avalon_pwm.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/avalon_pwm.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450170629794 "|Lab1_POVS|niosII:u0|avalon_pwm:my_pwm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "duty_en avalon_pwm.v(26) " "Verilog HDL or VHDL warning at avalon_pwm.v(26): object \"duty_en\" assigned a value but never read" {  } { { "niosII/synthesis/submodules/avalon_pwm.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/avalon_pwm.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450170629794 "|Lab1_POVS|niosII:u0|avalon_pwm:my_pwm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 avalon_pwm.v(33) " "Verilog HDL assignment warning at avalon_pwm.v(33): truncated value with size 2 to match size of target (1)" {  } { { "niosII/synthesis/submodules/avalon_pwm.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/avalon_pwm.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450170629794 "|Lab1_POVS|niosII:u0|avalon_pwm:my_pwm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clr_n avalon_pwm.v(87) " "Verilog HDL Always Construct warning at avalon_pwm.v(87): variable \"clr_n\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "niosII/synthesis/submodules/avalon_pwm.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/avalon_pwm.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450170629794 "|Lab1_POVS|niosII:u0|avalon_pwm:my_pwm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dither avalon_pwm.v(93) " "Verilog HDL Always Construct warning at avalon_pwm.v(93): variable \"dither\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "niosII/synthesis/submodules/avalon_pwm.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/avalon_pwm.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450170629794 "|Lab1_POVS|niosII:u0|avalon_pwm:my_pwm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter avalon_pwm.v(94) " "Verilog HDL Always Construct warning at avalon_pwm.v(94): variable \"counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "niosII/synthesis/submodules/avalon_pwm.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/avalon_pwm.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450170629794 "|Lab1_POVS|niosII:u0|avalon_pwm:my_pwm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "duty avalon_pwm.v(94) " "Verilog HDL Always Construct warning at avalon_pwm.v(94): variable \"duty\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "niosII/synthesis/submodules/avalon_pwm.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/avalon_pwm.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450170629794 "|Lab1_POVS|niosII:u0|avalon_pwm:my_pwm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter avalon_pwm.v(108) " "Verilog HDL Always Construct warning at avalon_pwm.v(108): variable \"counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "niosII/synthesis/submodules/avalon_pwm.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/avalon_pwm.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450170629809 "|Lab1_POVS|niosII:u0|avalon_pwm:my_pwm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "duty avalon_pwm.v(108) " "Verilog HDL Always Construct warning at avalon_pwm.v(108): variable \"duty\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "niosII/synthesis/submodules/avalon_pwm.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/avalon_pwm.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450170629809 "|Lab1_POVS|niosII:u0|avalon_pwm:my_pwm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter avalon_pwm.v(111) " "Verilog HDL Always Construct warning at avalon_pwm.v(111): variable \"counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "niosII/synthesis/submodules/avalon_pwm.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/avalon_pwm.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450170629809 "|Lab1_POVS|niosII:u0|avalon_pwm:my_pwm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "off avalon_pwm.v(114) " "Verilog HDL Always Construct warning at avalon_pwm.v(114): variable \"off\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "niosII/synthesis/submodules/avalon_pwm.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/avalon_pwm.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450170629809 "|Lab1_POVS|niosII:u0|avalon_pwm:my_pwm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "off avalon_pwm.v(84) " "Verilog HDL Always Construct warning at avalon_pwm.v(84): inferring latch(es) for variable \"off\", which holds its previous value in one or more paths through the always construct" {  } { { "niosII/synthesis/submodules/avalon_pwm.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/avalon_pwm.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1450170629809 "|Lab1_POVS|niosII:u0|avalon_pwm:my_pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "off avalon_pwm.v(84) " "Inferred latch for \"off\" at avalon_pwm.v(84)" {  } { { "niosII/synthesis/submodules/avalon_pwm.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/avalon_pwm.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450170629809 "|Lab1_POVS|niosII:u0|avalon_pwm:my_pwm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_performance_counter_0 niosII:u0\|niosII_performance_counter_0:performance_counter_0 " "Elaborating entity \"niosII_performance_counter_0\" for hierarchy \"niosII:u0\|niosII_performance_counter_0:performance_counter_0\"" {  } { { "niosII/synthesis/niosII.v" "performance_counter_0" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/niosII.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170629825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_seven_seg niosII:u0\|niosII_seven_seg:seven_seg " "Elaborating entity \"niosII_seven_seg\" for hierarchy \"niosII:u0\|niosII_seven_seg:seven_seg\"" {  } { { "niosII/synthesis/niosII.v" "seven_seg" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/niosII.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170629919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_sys_clk_timer niosII:u0\|niosII_sys_clk_timer:sys_clk_timer " "Elaborating entity \"niosII_sys_clk_timer\" for hierarchy \"niosII:u0\|niosII_sys_clk_timer:sys_clk_timer\"" {  } { { "niosII/synthesis/niosII.v" "sys_clk_timer" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/niosII.v" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170629934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_sysid niosII:u0\|niosII_sysid:sysid " "Elaborating entity \"niosII_sysid\" for hierarchy \"niosII:u0\|niosII_sysid:sysid\"" {  } { { "niosII/synthesis/niosII.v" "sysid" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/niosII.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170629965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countones niosII:u0\|countones:task2 " "Elaborating entity \"countones\" for hierarchy \"niosII:u0\|countones:task2\"" {  } { { "niosII/synthesis/niosII.v" "task2" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/niosII.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170629981 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 task2.v(57) " "Verilog HDL assignment warning at task2.v(57): truncated value with size 32 to match size of target (2)" {  } { { "niosII/synthesis/submodules/task2.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/task2.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450170629981 "|Lab1_POVS|niosII:u0|countones:task2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "t task2.v(27) " "Verilog HDL Always Construct warning at task2.v(27): inferring latch(es) for variable \"t\", which holds its previous value in one or more paths through the always construct" {  } { { "niosII/synthesis/submodules/task2.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/task2.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1450170629981 "|Lab1_POVS|niosII:u0|countones:task2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\] task2.v(51) " "Inferred latch for \"t\[0\]\" at task2.v(51)" {  } { { "niosII/synthesis/submodules/task2.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/task2.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450170629997 "|Lab1_POVS|niosII:u0|countones:task2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\] task2.v(51) " "Inferred latch for \"t\[1\]\" at task2.v(51)" {  } { { "niosII/synthesis/submodules/task2.v" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/task2.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450170629997 "|Lab1_POVS|niosII:u0|countones:task2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator niosII:u0\|altera_customins_master_translator:cpu_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"niosII:u0\|altera_customins_master_translator:cpu_custom_instruction_master_translator\"" {  } { { "niosII/synthesis/niosII.v" "cpu_custom_instruction_master_translator" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/niosII.v" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170630012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_custom_instruction_master_comb_xconnect niosII:u0\|niosII_cpu_custom_instruction_master_comb_xconnect:cpu_custom_instruction_master_comb_xconnect " "Elaborating entity \"niosII_cpu_custom_instruction_master_comb_xconnect\" for hierarchy \"niosII:u0\|niosII_cpu_custom_instruction_master_comb_xconnect:cpu_custom_instruction_master_comb_xconnect\"" {  } { { "niosII/synthesis/niosII.v" "cpu_custom_instruction_master_comb_xconnect" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/niosII.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170630028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator niosII:u0\|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"niosII:u0\|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0\"" {  } { { "niosII/synthesis/niosII.v" "cpu_custom_instruction_master_comb_slave_translator0" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/niosII.v" 657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170630043 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "niosII/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450170630043 "|Lab1_POVS|niosII:u0|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "niosII/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450170630043 "|Lab1_POVS|niosII:u0|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "niosII/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450170630043 "|Lab1_POVS|niosII:u0|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"niosII_mm_interconnect_0\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\"" {  } { { "niosII/synthesis/niosII.v" "mm_interconnect_0" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/niosII.v" 752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170630059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170630636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 1065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170630667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 1129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170630683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:my_pwm_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:my_pwm_avalon_slave_0_translator\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "my_pwm_avalon_slave_0_translator" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 1193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170630714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 1257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170630745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:performance_counter_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:performance_counter_0_control_slave_translator\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "performance_counter_0_control_slave_translator" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 1321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170630761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 1385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170630792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:seven_seg_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:seven_seg_s1_translator\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "seven_seg_s1_translator" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 1449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170630823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "sys_clk_timer_s1_translator" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 1577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170630855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:instruction_tcm_s2_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:instruction_tcm_s2_translator\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "instruction_tcm_s2_translator" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 1705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170630886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ext_ram_ctl_uas_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ext_ram_ctl_uas_translator\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "ext_ram_ctl_uas_translator" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 1769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170630901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ext_flash_ctl_uas_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ext_flash_ctl_uas_translator\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "ext_flash_ctl_uas_translator" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 1833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170630933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 1914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170630948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 1995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170630964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 2079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170630995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "niosII/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170631011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 2120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170631057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ext_ram_ctl_uas_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ext_ram_ctl_uas_agent\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "ext_ram_ctl_uas_agent" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 3329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170631167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ext_ram_ctl_uas_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ext_ram_ctl_uas_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "niosII/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170631198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ext_ram_ctl_uas_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ext_ram_ctl_uas_agent_rsp_fifo\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "ext_ram_ctl_uas_agent_rsp_fifo" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 3370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170631229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ext_ram_ctl_uas_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ext_ram_ctl_uas_agent_rdata_fifo\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "ext_ram_ctl_uas_agent_rdata_fifo" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 3411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170631291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ext_flash_ctl_uas_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ext_flash_ctl_uas_agent\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "ext_flash_ctl_uas_agent" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 3495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170631323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ext_flash_ctl_uas_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ext_flash_ctl_uas_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "niosII/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170631338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ext_flash_ctl_uas_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ext_flash_ctl_uas_agent_rsp_fifo\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "ext_flash_ctl_uas_agent_rsp_fifo" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 3536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170631369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ext_flash_ctl_uas_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ext_flash_ctl_uas_agent_rdata_fifo\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "ext_flash_ctl_uas_agent_rdata_fifo" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 3577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170631432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router:router " "Elaborating entity \"niosII_mm_interconnect_0_router\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router:router\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "router" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 3593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170631447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_default_decode niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router:router\|niosII_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"niosII_mm_interconnect_0_router_default_decode\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router:router\|niosII_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_router.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170631494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_001 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"niosII_mm_interconnect_0_router_001\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_001:router_001\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "router_001" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 3609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170631510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_001_default_decode niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_001:router_001\|niosII_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"niosII_mm_interconnect_0_router_001_default_decode\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_001:router_001\|niosII_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170631541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_002 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"niosII_mm_interconnect_0_router_002\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_002:router_002\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "router_002" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 3625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170631557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_002_default_decode niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_002:router_002\|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"niosII_mm_interconnect_0_router_002_default_decode\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_002:router_002\|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170631619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_006 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"niosII_mm_interconnect_0_router_006\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_006:router_006\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "router_006" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 3689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170631650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_006_default_decode niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_006:router_006\|niosII_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"niosII_mm_interconnect_0_router_006_default_decode\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_006:router_006\|niosII_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170631666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_012 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_012:router_012 " "Elaborating entity \"niosII_mm_interconnect_0_router_012\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_012:router_012\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "router_012" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 3785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170631681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_012_default_decode niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_012:router_012\|niosII_mm_interconnect_0_router_012_default_decode:the_default_decode " "Elaborating entity \"niosII_mm_interconnect_0_router_012_default_decode\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_012:router_012\|niosII_mm_interconnect_0_router_012_default_decode:the_default_decode\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_012.sv" "the_default_decode" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_012.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170631697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_013 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_013:router_013 " "Elaborating entity \"niosII_mm_interconnect_0_router_013\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_013:router_013\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "router_013" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 3801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170631713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_013_default_decode niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_013:router_013\|niosII_mm_interconnect_0_router_013_default_decode:the_default_decode " "Elaborating entity \"niosII_mm_interconnect_0_router_013_default_decode\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_013:router_013\|niosII_mm_interconnect_0_router_013_default_decode:the_default_decode\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_013.sv" "the_default_decode" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_013.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170631728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 3851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170631744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_ram_ctl_uas_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_ram_ctl_uas_burst_adapter\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "ext_ram_ctl_uas_burst_adapter" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 3951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170631775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_ram_ctl_uas_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_ram_ctl_uas_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "niosII/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170631791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_flash_ctl_uas_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_flash_ctl_uas_burst_adapter\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "ext_flash_ctl_uas_burst_adapter" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 4001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170631806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_flash_ctl_uas_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_flash_ctl_uas_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "niosII/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170631822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_cmd_demux niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"niosII_mm_interconnect_0_cmd_demux\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "cmd_demux" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 4084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170631837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_cmd_demux_001 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"niosII_mm_interconnect_0_cmd_demux_001\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 4113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170631884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_cmd_mux niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"niosII_mm_interconnect_0_cmd_mux\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "cmd_mux" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 4130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170631900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_cmd_mux_004 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"niosII_mm_interconnect_0_cmd_mux_004\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "cmd_mux_004" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 4204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170631915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_mux_004.sv" "arb" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_mux_004.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170631947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "niosII/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170631962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_rsp_demux niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"niosII_mm_interconnect_0_rsp_demux\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "rsp_demux" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 4352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170631993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_rsp_demux_004 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"niosII_mm_interconnect_0_rsp_demux_004\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "rsp_demux_004" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 4426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170632009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_rsp_mux niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"niosII_mm_interconnect_0_rsp_mux\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "rsp_mux" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 4640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170632040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_mux.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170632149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "niosII/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170632149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_rsp_mux_001 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"niosII_mm_interconnect_0_rsp_mux_001\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 4669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170632165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170632196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "niosII/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170632227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:ext_ram_ctl_uas_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:ext_ram_ctl_uas_rsp_width_adapter\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "ext_ram_ctl_uas_rsp_width_adapter" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 4735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170632243 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "niosII/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450170632259 "|Lab1_POVS|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_ram_ctl_uas_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "niosII/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450170632259 "|Lab1_POVS|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_ram_ctl_uas_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "niosII/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450170632259 "|Lab1_POVS|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_ram_ctl_uas_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:ext_flash_ctl_uas_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:ext_flash_ctl_uas_rsp_width_adapter\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "ext_flash_ctl_uas_rsp_width_adapter" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 4801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170632321 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "niosII/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450170632321 "|Lab1_POVS|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_flash_ctl_uas_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "niosII/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450170632321 "|Lab1_POVS|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_flash_ctl_uas_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "niosII/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450170632321 "|Lab1_POVS|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_flash_ctl_uas_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:ext_ram_ctl_uas_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:ext_ram_ctl_uas_cmd_width_adapter\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "ext_ram_ctl_uas_cmd_width_adapter" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 4867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170632383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:ext_flash_ctl_uas_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:ext_flash_ctl_uas_cmd_width_adapter\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "ext_flash_ctl_uas_cmd_width_adapter" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 4933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170632430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_avalon_st_adapter niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"niosII_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 4962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170632477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170632493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_avalon_st_adapter_010 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_avalon_st_adapter_010:avalon_st_adapter_010 " "Elaborating entity \"niosII_mm_interconnect_0_avalon_st_adapter_010\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_avalon_st_adapter_010:avalon_st_adapter_010\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "avalon_st_adapter_010" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 5252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170632539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_avalon_st_adapter_010:avalon_st_adapter_010\|niosII_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0:error_adapter_0 " "Elaborating entity \"niosII_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_avalon_st_adapter_010:avalon_st_adapter_010\|niosII_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0:error_adapter_0\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter_010.v" "error_adapter_0" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter_010.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170632555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_avalon_st_adapter_011 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_avalon_st_adapter_011:avalon_st_adapter_011 " "Elaborating entity \"niosII_mm_interconnect_0_avalon_st_adapter_011\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_avalon_st_adapter_011:avalon_st_adapter_011\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "avalon_st_adapter_011" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 5281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170632571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_avalon_st_adapter_011:avalon_st_adapter_011\|niosII_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0:error_adapter_0 " "Elaborating entity \"niosII_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_avalon_st_adapter_011:avalon_st_adapter_011\|niosII_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0:error_adapter_0\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter_011.v" "error_adapter_0" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter_011.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170632586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_1 niosII:u0\|niosII_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"niosII_mm_interconnect_1\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_1:mm_interconnect_1\"" {  } { { "niosII/synthesis/niosII.v" "mm_interconnect_1" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/niosII.v" 770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170632586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator niosII:u0\|niosII_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_tightly_coupled_instruction_master_0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_tightly_coupled_instruction_master_0_translator\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_1.v" "cpu_tightly_coupled_instruction_master_0_translator" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_1.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170632617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII:u0\|niosII_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:instruction_tcm_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:instruction_tcm_s1_translator\"" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_1.v" "instruction_tcm_s1_translator" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_mm_interconnect_1.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170632649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_irq_mapper niosII:u0\|niosII_irq_mapper:irq_mapper " "Elaborating entity \"niosII_irq_mapper\" for hierarchy \"niosII:u0\|niosII_irq_mapper:irq_mapper\"" {  } { { "niosII/synthesis/niosII.v" "irq_mapper" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/niosII.v" 779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170632664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller niosII:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"niosII:u0\|altera_reset_controller:rst_controller\"" {  } { { "niosII/synthesis/niosII.v" "rst_controller" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/niosII.v" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170632680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer niosII:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"niosII:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "niosII/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170632695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer niosII:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"niosII:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "niosII/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170632711 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "rdaddress niosII_cpu_cpu_traceram_lpm_dram_sdp_component 17 7 " "Port \"rdaddress\" on the entity instantiation of \"niosII_cpu_cpu_traceram_lpm_dram_sdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "niosII_cpu_cpu_traceram_lpm_dram_sdp_component" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 3067 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1450170635207 "|Lab1_POVS|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_niosII_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_niosII_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_itrace" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/niosII/synthesis/submodules/niosII_cpu_cpu.v" 3790 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1450170635207 "|Lab1_POVS|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "led_readdata u0 " "Port \"led_readdata\" does not exist in macrofunction \"u0\"" {  } { { "Lab1_POVS.v" "u0" { Text "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/Lab1_POVS.v" 126 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450170635347 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1450170635410 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/Lab1_POVS.map.smsg " "Generated suppressed messages file C:/git/alteralabs/ptsuits/lab3/DE2_115/Lab1_POVS/Lab1_POVS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1450170635878 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 30 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "862 " "Peak virtual memory: 862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450170638109 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 15 12:10:38 2015 " "Processing ended: Tue Dec 15 12:10:38 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450170638109 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450170638109 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450170638109 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450170638109 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 30 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 30 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450170638795 ""}
