// Seed: 3362822171
module module_0 (
    output tri id_0,
    output tri1 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input uwire id_4,
    output tri1 id_5,
    input supply1 id_6,
    output supply0 id_7,
    input tri0 id_8,
    output supply1 id_9
);
  id_11(
      .id_0(1), .id_1(1 <-> id_0)
  );
endmodule
module module_1 (
    output wire id_0,
    input wand void id_1,
    input tri0 id_2,
    output supply0 id_3,
    input wire id_4,
    output logic id_5,
    output tri0 id_6
);
  tri1 id_8;
  always_ff id_5 <= 1;
  assign id_6 = id_8;
  wire id_9;
  wire id_10;
  wire id_11, id_12;
  id_13(
      id_8, (1), 1
  );
  int id_14;
  assign id_8 = ~1;
  module_0(
      id_8, id_3, id_4, id_2, id_4, id_8, id_4, id_8, id_2, id_3
  ); id_15(
      1'b0
  );
  wire id_16;
endmodule
