
APPS_WSN_DEMO_C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0001235c  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000001b8  20000000  0001235c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000035d8  200001b8  00012518  000301b8  2**3
                  ALLOC
  3 .stack        00002000  20003790  00015af0  000301b8  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000301b8  2**0
                  CONTENTS, READONLY
  5 .comment      000000e5  00000000  00000000  000301e0  2**0
                  CONTENTS, READONLY
  6 .debug_info   0007bbc7  00000000  00000000  000302c5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000b876  00000000  00000000  000abe8c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0001a716  00000000  00000000  000b7702  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00001320  00000000  00000000  000d1e18  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00001c60  00000000  00000000  000d3138  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00027f06  00000000  00000000  000d4d98  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   000282ed  00000000  00000000  000fcc9e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0009360f  00000000  00000000  00124f8b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00003e20  00000000  00000000  001b859c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
#define LEN_EUI    256
uint8_t readbuf[LEN_EUI];

uint8_t *
edbg_eui_read_eui64(void)
{
       0:	90 57 00 20 e5 56 00 00 e1 56 00 00 e1 56 00 00     .W. .V...V...V..
	...
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->scl_low_timeout  = false;
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
      2c:	e1 56 00 00 00 00 00 00 00 00 00 00 e1 56 00 00     .V...........V..
  int timeout2 = 0;
  bool random_mac_address = false;
  uint8_t edbg_status = 0xFF;
  struct i2c_master_config config_i2c_master;
  i2c_master_get_config_defaults(&config_i2c_master);
  config_i2c_master.pinmux_pad0  = EDBG_I2C_SERCOM_PINMUX_PAD0;
      3c:	e1 56 00 00 e1 56 00 00 e1 56 00 00 e1 56 00 00     .V...V...V...V..
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
      4c:	e1 56 00 00 b9 34 00 00 e1 56 00 00 e1 56 00 00     .V...4...V...V..

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
      5c:	e1 56 00 00 e1 56 00 00 b9 40 00 00 c9 40 00 00     .V...V...@...@..
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
		timeout_counter++;
      6c:	d9 40 00 00 e9 40 00 00 f9 40 00 00 09 41 00 00     .@...@...@...A..

  i2c_master_init(&i2c_master_instance, EDBG_I2C_MODULE, &config_i2c_master);

  i2c_master_enable(&i2c_master_instance);

  struct i2c_master_packet packet = {
      7c:	e1 56 00 00 e1 56 00 00 e1 56 00 00 c1 53 00 00     .V...V...V...S..
    do
    {
	    edbg_status = i2c_master_write_packet_wait_no_stop(&i2c_master_instance, &packet);
	    if(edbg_status == STATUS_ERR_BAD_ADDRESS)
		{
			if(timeout2++ == SLAVE_WAIT_TIMEOUT)
      8c:	d1 53 00 00 e1 53 00 00 00 00 00 00 00 00 00 00     .S...S..........
		else if(edbg_status == STATUS_ERR_TIMEOUT) {
		PRINTF("Timeout 1\n");
		random_mac_address = true;	
		break;
		}
    } while (edbg_status!=STATUS_OK && edbg_status!=0xFF);
      9c:	e1 56 00 00 e1 56 00 00 00 00 00 00 e1 56 00 00     .V...V.......V..
	...

000000b4 <__do_global_dtors_aux>:
  packet.data_length = sizeof(readbuf);
if(random_mac_address == false)
{
  do 
  {
	  edbg_status = i2c_master_read_packet_wait(&i2c_master_instance, &packet) ;
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
	    if(edbg_status==STATUS_ERR_BAD_ADDRESS)
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
	    {			
			PRINTF("I2C Slave Not Available");
			random_mac_address = true;	
		    break;
	    }
		else if(edbg_status == STATUS_ERR_TIMEOUT) {
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
			random_mac_address = true;	
			PRINTF("Timeout 2\n");
			break;
		}		
  } while (edbg_status!=STATUS_OK && edbg_status!=0xFF);
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
}
  i2c_master_reset(&i2c_master_instance);
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
  if(random_mac_address || !(readbuf[0] ^ readbuf[1] ^ readbuf[2] ^ readbuf[3] ^ readbuf[4] ^ readbuf[5] ^ readbuf[6] ^ readbuf[7]))
      d0:	200001b8 	.word	0x200001b8
      d4:	00000000 	.word	0x00000000
      d8:	0001235c 	.word	0x0001235c

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
  packet.data = readbuf;
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
  packet.data_length = sizeof(readbuf);
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
  i2c_master_reset(&i2c_master_instance);
     100:	00000000 	.word	0x00000000
     104:	200001bc 	.word	0x200001bc
  {
	  unsigned int seed;
	  seed = ((*S_NO_WORD0) ^ (*S_NO_WORD1) ^ (*S_NO_WORD2) ^ (*S_NO_WORD3));
     108:	0001235c 	.word	0x0001235c
     10c:	0001235c 	.word	0x0001235c
     110:	00000000 	.word	0x00000000

00000114 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     114:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     116:	2000      	movs	r0, #0
     118:	4b08      	ldr	r3, [pc, #32]	; (13c <delay_init+0x28>)
     11a:	4798      	blx	r3
     11c:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     11e:	4c08      	ldr	r4, [pc, #32]	; (140 <delay_init+0x2c>)
     120:	21fa      	movs	r1, #250	; 0xfa
     122:	0089      	lsls	r1, r1, #2
     124:	47a0      	blx	r4
     126:	4b07      	ldr	r3, [pc, #28]	; (144 <delay_init+0x30>)
     128:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     12a:	4907      	ldr	r1, [pc, #28]	; (148 <delay_init+0x34>)
     12c:	0028      	movs	r0, r5
     12e:	47a0      	blx	r4
     130:	4b06      	ldr	r3, [pc, #24]	; (14c <delay_init+0x38>)
     132:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     134:	2205      	movs	r2, #5
     136:	4b06      	ldr	r3, [pc, #24]	; (150 <delay_init+0x3c>)
     138:	601a      	str	r2, [r3, #0]
}
     13a:	bd70      	pop	{r4, r5, r6, pc}
     13c:	000050b9 	.word	0x000050b9
     140:	0000cd79 	.word	0x0000cd79
     144:	20000000 	.word	0x20000000
     148:	000f4240 	.word	0x000f4240
     14c:	20000004 	.word	0x20000004
     150:	e000e010 	.word	0xe000e010

00000154 <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
     154:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
     156:	4b08      	ldr	r3, [pc, #32]	; (178 <delay_cycles_us+0x24>)
     158:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     15a:	4a08      	ldr	r2, [pc, #32]	; (17c <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
     15c:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     15e:	2180      	movs	r1, #128	; 0x80
     160:	0249      	lsls	r1, r1, #9
	while (n--) {
     162:	3801      	subs	r0, #1
     164:	d307      	bcc.n	176 <delay_cycles_us+0x22>
	if (n > 0) {
     166:	2c00      	cmp	r4, #0
     168:	d0fb      	beq.n	162 <delay_cycles_us+0xe>
		SysTick->LOAD = n;
     16a:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     16c:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     16e:	6813      	ldr	r3, [r2, #0]
     170:	420b      	tst	r3, r1
     172:	d0fc      	beq.n	16e <delay_cycles_us+0x1a>
     174:	e7f5      	b.n	162 <delay_cycles_us+0xe>
	}
}
     176:	bd30      	pop	{r4, r5, pc}
     178:	20000004 	.word	0x20000004
     17c:	e000e010 	.word	0xe000e010

00000180 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
     180:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     182:	4b08      	ldr	r3, [pc, #32]	; (1a4 <delay_cycles_ms+0x24>)
     184:	681c      	ldr	r4, [r3, #0]
		SysTick->LOAD = n;
     186:	4a08      	ldr	r2, [pc, #32]	; (1a8 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
     188:	2500      	movs	r5, #0
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     18a:	2180      	movs	r1, #128	; 0x80
     18c:	0249      	lsls	r1, r1, #9
	while (n--) {
     18e:	3801      	subs	r0, #1
     190:	d307      	bcc.n	1a2 <delay_cycles_ms+0x22>
	if (n > 0) {
     192:	2c00      	cmp	r4, #0
     194:	d0fb      	beq.n	18e <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
     196:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     198:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     19a:	6813      	ldr	r3, [r2, #0]
     19c:	420b      	tst	r3, r1
     19e:	d0fc      	beq.n	19a <delay_cycles_ms+0x1a>
     1a0:	e7f5      	b.n	18e <delay_cycles_ms+0xe>
	}
}
     1a2:	bd30      	pop	{r4, r5, pc}
     1a4:	20000000 	.word	0x20000000
     1a8:	e000e010 	.word	0xe000e010

000001ac <chip_isr>:
#include "conf_winc.h"

static tpfNmBspIsr gpfIsr;

static void chip_isr(void)
{
     1ac:	b510      	push	{r4, lr}
	if (gpfIsr) {
     1ae:	4b03      	ldr	r3, [pc, #12]	; (1bc <chip_isr+0x10>)
     1b0:	681b      	ldr	r3, [r3, #0]
     1b2:	2b00      	cmp	r3, #0
     1b4:	d000      	beq.n	1b8 <chip_isr+0xc>
		gpfIsr();
     1b6:	4798      	blx	r3
	}
}
     1b8:	bd10      	pop	{r4, pc}
     1ba:	46c0      	nop			; (mov r8, r8)
     1bc:	200001d4 	.word	0x200001d4

000001c0 <nm_bsp_sleep>:
 *	@brief	Sleep in units of mSec
 *	@param[IN]	u32TimeMsec
 *				Time in milliseconds
 */
void nm_bsp_sleep(uint32 u32TimeMsec)
{
     1c0:	b570      	push	{r4, r5, r6, lr}
	while (u32TimeMsec--) {
     1c2:	1e44      	subs	r4, r0, #1
     1c4:	2800      	cmp	r0, #0
     1c6:	d004      	beq.n	1d2 <nm_bsp_sleep+0x12>
		delay_ms(1);
     1c8:	4d02      	ldr	r5, [pc, #8]	; (1d4 <nm_bsp_sleep+0x14>)
     1ca:	2001      	movs	r0, #1
     1cc:	47a8      	blx	r5
	while (u32TimeMsec--) {
     1ce:	3c01      	subs	r4, #1
     1d0:	d2fb      	bcs.n	1ca <nm_bsp_sleep+0xa>
	}
}
     1d2:	bd70      	pop	{r4, r5, r6, pc}
     1d4:	00000181 	.word	0x00000181

000001d8 <nm_bsp_reset>:
{
     1d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     1da:	4c07      	ldr	r4, [pc, #28]	; (1f8 <nm_bsp_reset+0x20>)
     1dc:	2780      	movs	r7, #128	; 0x80
     1de:	01ff      	lsls	r7, r7, #7
     1e0:	6167      	str	r7, [r4, #20]
     1e2:	2580      	movs	r5, #128	; 0x80
     1e4:	01ad      	lsls	r5, r5, #6
     1e6:	6165      	str	r5, [r4, #20]
	nm_bsp_sleep(1);
     1e8:	2001      	movs	r0, #1
     1ea:	4e04      	ldr	r6, [pc, #16]	; (1fc <nm_bsp_reset+0x24>)
     1ec:	47b0      	blx	r6
		port_base->OUTSET.reg = pin_mask;
     1ee:	61a7      	str	r7, [r4, #24]
	nm_bsp_sleep(10);
     1f0:	200a      	movs	r0, #10
     1f2:	47b0      	blx	r6
     1f4:	61a5      	str	r5, [r4, #24]
}
     1f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     1f8:	41004400 	.word	0x41004400
     1fc:	000001c1 	.word	0x000001c1

00000200 <nm_bsp_init>:
{
     200:	b570      	push	{r4, r5, r6, lr}
     202:	b082      	sub	sp, #8
	gpfIsr = NULL;
     204:	2300      	movs	r3, #0
     206:	4a16      	ldr	r2, [pc, #88]	; (260 <nm_bsp_init+0x60>)
     208:	6013      	str	r3, [r2, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     20a:	ac01      	add	r4, sp, #4
     20c:	2501      	movs	r5, #1
     20e:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
     210:	70a3      	strb	r3, [r4, #2]
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     212:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(CONF_WINC_PIN_RESET, &pin_conf);
     214:	0021      	movs	r1, r4
     216:	200d      	movs	r0, #13
     218:	4e12      	ldr	r6, [pc, #72]	; (264 <nm_bsp_init+0x64>)
     21a:	47b0      	blx	r6
	port_pin_set_config(CONF_WINC_PIN_CHIP_ENABLE, &pin_conf);
     21c:	0021      	movs	r1, r4
     21e:	200e      	movs	r0, #14
     220:	47b0      	blx	r6
	port_pin_set_config(CONF_WINC_PIN_WAKE, &pin_conf);
     222:	0021      	movs	r1, r4
     224:	2016      	movs	r0, #22
     226:	47b0      	blx	r6
		port_base->OUTCLR.reg = pin_mask;
     228:	4b0f      	ldr	r3, [pc, #60]	; (268 <nm_bsp_init+0x68>)
     22a:	2280      	movs	r2, #128	; 0x80
     22c:	01d2      	lsls	r2, r2, #7
     22e:	615a      	str	r2, [r3, #20]
     230:	2280      	movs	r2, #128	; 0x80
     232:	0192      	lsls	r2, r2, #6
     234:	615a      	str	r2, [r3, #20]
    if(!(SysTick->CTRL & SysTick_CTRL_ENABLE_Msk && SysTick->CTRL & SysTick_CTRL_TICKINT_Msk)) 
     236:	4b0d      	ldr	r3, [pc, #52]	; (26c <nm_bsp_init+0x6c>)
     238:	681b      	ldr	r3, [r3, #0]
     23a:	421d      	tst	r5, r3
     23c:	d003      	beq.n	246 <nm_bsp_init+0x46>
     23e:	4b0b      	ldr	r3, [pc, #44]	; (26c <nm_bsp_init+0x6c>)
     240:	681b      	ldr	r3, [r3, #0]
     242:	079b      	lsls	r3, r3, #30
     244:	d401      	bmi.n	24a <nm_bsp_init+0x4a>
	    delay_init();
     246:	4b0a      	ldr	r3, [pc, #40]	; (270 <nm_bsp_init+0x70>)
     248:	4798      	blx	r3
	nm_bsp_reset();
     24a:	4b0a      	ldr	r3, [pc, #40]	; (274 <nm_bsp_init+0x74>)
     24c:	4798      	blx	r3
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
     24e:	2201      	movs	r2, #1
     250:	4b09      	ldr	r3, [pc, #36]	; (278 <nm_bsp_init+0x78>)
     252:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     254:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
     258:	b662      	cpsie	i
}
     25a:	2000      	movs	r0, #0
     25c:	b002      	add	sp, #8
     25e:	bd70      	pop	{r4, r5, r6, pc}
     260:	200001d4 	.word	0x200001d4
     264:	0000361d 	.word	0x0000361d
     268:	41004400 	.word	0x41004400
     26c:	e000e010 	.word	0xe000e010
     270:	00000115 	.word	0x00000115
     274:	000001d9 	.word	0x000001d9
     278:	2000000a 	.word	0x2000000a

0000027c <nm_bsp_register_isr>:
 *	@brief	Register interrupt service routine
 *	@param[IN]	pfIsr
 *				Pointer to ISR handler
 */
void nm_bsp_register_isr(tpfNmBspIsr pfIsr)
{
     27c:	b510      	push	{r4, lr}
     27e:	b084      	sub	sp, #16
	struct extint_chan_conf config_extint_chan;

	gpfIsr = pfIsr;
     280:	4b0e      	ldr	r3, [pc, #56]	; (2bc <nm_bsp_register_isr+0x40>)
     282:	6018      	str	r0, [r3, #0]

	extint_chan_get_config_defaults(&config_extint_chan);
     284:	ac01      	add	r4, sp, #4
     286:	0020      	movs	r0, r4
     288:	4b0d      	ldr	r3, [pc, #52]	; (2c0 <nm_bsp_register_isr+0x44>)
     28a:	4798      	blx	r3
	config_extint_chan.gpio_pin = CONF_WINC_SPI_INT_PIN;
     28c:	230f      	movs	r3, #15
     28e:	9301      	str	r3, [sp, #4]
	config_extint_chan.gpio_pin_mux = CONF_WINC_SPI_INT_MUX;
     290:	2300      	movs	r3, #0
     292:	6063      	str	r3, [r4, #4]
	config_extint_chan.gpio_pin_pull = EXTINT_PULL_UP;
     294:	3301      	adds	r3, #1
     296:	7223      	strb	r3, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_FALLING;
     298:	3301      	adds	r3, #1
     29a:	72e3      	strb	r3, [r4, #11]

	extint_chan_set_config(CONF_WINC_SPI_INT_EIC, &config_extint_chan);
     29c:	0021      	movs	r1, r4
     29e:	200f      	movs	r0, #15
     2a0:	4b08      	ldr	r3, [pc, #32]	; (2c4 <nm_bsp_register_isr+0x48>)
     2a2:	4798      	blx	r3
	extint_register_callback(chip_isr, CONF_WINC_SPI_INT_EIC,
     2a4:	2200      	movs	r2, #0
     2a6:	210f      	movs	r1, #15
     2a8:	4807      	ldr	r0, [pc, #28]	; (2c8 <nm_bsp_register_isr+0x4c>)
     2aa:	4b08      	ldr	r3, [pc, #32]	; (2cc <nm_bsp_register_isr+0x50>)
     2ac:	4798      	blx	r3
			EXTINT_CALLBACK_TYPE_DETECT);
	extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
     2ae:	2100      	movs	r1, #0
     2b0:	200f      	movs	r0, #15
     2b2:	4b07      	ldr	r3, [pc, #28]	; (2d0 <nm_bsp_register_isr+0x54>)
     2b4:	4798      	blx	r3
			EXTINT_CALLBACK_TYPE_DETECT);
}
     2b6:	b004      	add	sp, #16
     2b8:	bd10      	pop	{r4, pc}
     2ba:	46c0      	nop			; (mov r8, r8)
     2bc:	200001d4 	.word	0x200001d4
     2c0:	00003591 	.word	0x00003591
     2c4:	000035a5 	.word	0x000035a5
     2c8:	000001ad 	.word	0x000001ad
     2cc:	0000344d 	.word	0x0000344d
     2d0:	00003479 	.word	0x00003479

000002d4 <nm_bsp_interrupt_ctrl>:
 *	@brief	Enable/Disable interrupts
 *	@param[IN]	u8Enable
 *				'0' disable interrupts. '1' enable interrupts
 */
void nm_bsp_interrupt_ctrl(uint8 u8Enable)
{
     2d4:	b510      	push	{r4, lr}
	if (u8Enable) {
     2d6:	2800      	cmp	r0, #0
     2d8:	d104      	bne.n	2e4 <nm_bsp_interrupt_ctrl+0x10>
		extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
				EXTINT_CALLBACK_TYPE_DETECT);
	} else {
		extint_chan_disable_callback(CONF_WINC_SPI_INT_EIC,
     2da:	2100      	movs	r1, #0
     2dc:	200f      	movs	r0, #15
     2de:	4b04      	ldr	r3, [pc, #16]	; (2f0 <nm_bsp_interrupt_ctrl+0x1c>)
     2e0:	4798      	blx	r3
				EXTINT_CALLBACK_TYPE_DETECT);
	}
}
     2e2:	bd10      	pop	{r4, pc}
		extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
     2e4:	2100      	movs	r1, #0
     2e6:	200f      	movs	r0, #15
     2e8:	4b02      	ldr	r3, [pc, #8]	; (2f4 <nm_bsp_interrupt_ctrl+0x20>)
     2ea:	4798      	blx	r3
     2ec:	e7f9      	b.n	2e2 <nm_bsp_interrupt_ctrl+0xe>
     2ee:	46c0      	nop			; (mov r8, r8)
     2f0:	00003499 	.word	0x00003499
     2f4:	00003479 	.word	0x00003479

000002f8 <nm_bus_init>:
*	@fn		nm_bus_init
*	@brief	Initialize the bus wrapper
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*/
sint8 nm_bus_init(void *pvinit)
{
     2f8:	b510      	push	{r4, lr}
     2fa:	b090      	sub	sp, #64	; 0x40
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
     2fc:	4c2b      	ldr	r4, [pc, #172]	; (3ac <nm_bus_init+0xb4>)
     2fe:	2311      	movs	r3, #17
     300:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
     302:	2300      	movs	r3, #0
     304:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
     306:	70a3      	strb	r3, [r4, #2]
	config->input_pull = PORT_PIN_PULL_UP;
     308:	a901      	add	r1, sp, #4
     30a:	2201      	movs	r2, #1
     30c:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
     30e:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
     310:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
     312:	2011      	movs	r0, #17
     314:	4b26      	ldr	r3, [pc, #152]	; (3b0 <nm_bus_init+0xb8>)
     316:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
     318:	7822      	ldrb	r2, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     31a:	09d1      	lsrs	r1, r2, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     31c:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     31e:	2900      	cmp	r1, #0
     320:	d104      	bne.n	32c <nm_bus_init+0x34>
		return &(ports[port_index]->Group[group_index]);
     322:	0953      	lsrs	r3, r2, #5
     324:	01db      	lsls	r3, r3, #7
     326:	4923      	ldr	r1, [pc, #140]	; (3b4 <nm_bus_init+0xbc>)
     328:	468c      	mov	ip, r1
     32a:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     32c:	211f      	movs	r1, #31
     32e:	4011      	ands	r1, r2
     330:	2201      	movs	r2, #1
     332:	0010      	movs	r0, r2
     334:	4088      	lsls	r0, r1
		port_base->OUTSET.reg = pin_mask;
     336:	6198      	str	r0, [r3, #24]
	config->mode             = SPI_MODE_MASTER;
     338:	ac02      	add	r4, sp, #8
     33a:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
     33c:	2300      	movs	r3, #0
     33e:	9303      	str	r3, [sp, #12]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
     340:	9304      	str	r3, [sp, #16]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
     342:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
     344:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
     346:	74a2      	strb	r2, [r4, #18]
	config->select_slave_low_detect_enable= true;
     348:	74e2      	strb	r2, [r4, #19]
	config->master_slave_select_enable= false;
     34a:	7523      	strb	r3, [r4, #20]
	config->generator_source = GCLK_GENERATOR_0;
     34c:	3223      	adds	r2, #35	; 0x23
     34e:	54a3      	strb	r3, [r4, r2]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
     350:	3a18      	subs	r2, #24
     352:	2100      	movs	r1, #0
     354:	a808      	add	r0, sp, #32
     356:	4b18      	ldr	r3, [pc, #96]	; (3b8 <nm_bus_init+0xc0>)
     358:	4798      	blx	r3
	slave_config.ss_pin = CONF_WINC_SPI_CS_PIN;
	spi_attach_slave(&slave_inst, &slave_config);

	/* Configure the SPI master. */
	spi_get_config_defaults(&config);
	config.mux_setting = CONF_WINC_SPI_SERCOM_MUX;
     35a:	2380      	movs	r3, #128	; 0x80
     35c:	025b      	lsls	r3, r3, #9
     35e:	60e3      	str	r3, [r4, #12]
	config.pinmux_pad0 = CONF_WINC_SPI_PINMUX_PAD0;
     360:	4b16      	ldr	r3, [pc, #88]	; (3bc <nm_bus_init+0xc4>)
     362:	62a3      	str	r3, [r4, #40]	; 0x28
	config.pinmux_pad1 = CONF_WINC_SPI_PINMUX_PAD1;
     364:	2301      	movs	r3, #1
     366:	425b      	negs	r3, r3
     368:	62e3      	str	r3, [r4, #44]	; 0x2c
	config.pinmux_pad2 = CONF_WINC_SPI_PINMUX_PAD2;
     36a:	4b15      	ldr	r3, [pc, #84]	; (3c0 <nm_bus_init+0xc8>)
     36c:	6323      	str	r3, [r4, #48]	; 0x30
	config.pinmux_pad3 = CONF_WINC_SPI_PINMUX_PAD3;
     36e:	4b15      	ldr	r3, [pc, #84]	; (3c4 <nm_bus_init+0xcc>)
     370:	6363      	str	r3, [r4, #52]	; 0x34
	config.master_slave_select_enable = false;

	config.mode_specific.master.baudrate = CONF_WINC_SPI_CLOCK;
     372:	4b15      	ldr	r3, [pc, #84]	; (3c8 <nm_bus_init+0xd0>)
     374:	61a3      	str	r3, [r4, #24]
	if(spi_init(&master_wifi, CONF_WINC_SPI_MODULE, &config) != STATUS_OK) 
     376:	0022      	movs	r2, r4
     378:	4914      	ldr	r1, [pc, #80]	; (3cc <nm_bus_init+0xd4>)
     37a:	4815      	ldr	r0, [pc, #84]	; (3d0 <nm_bus_init+0xd8>)
     37c:	4b15      	ldr	r3, [pc, #84]	; (3d4 <nm_bus_init+0xdc>)
     37e:	4798      	blx	r3
     380:	2800      	cmp	r0, #0
     382:	d110      	bne.n	3a6 <nm_bus_init+0xae>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     384:	4b12      	ldr	r3, [pc, #72]	; (3d0 <nm_bus_init+0xd8>)
     386:	681a      	ldr	r2, [r3, #0]
	return (spi_module->SYNCBUSY.reg);
     388:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
     38a:	2b00      	cmp	r3, #0
     38c:	d1fc      	bne.n	388 <nm_bus_init+0x90>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
     38e:	6813      	ldr	r3, [r2, #0]
     390:	2102      	movs	r1, #2
     392:	430b      	orrs	r3, r1
     394:	6013      	str	r3, [r2, #0]
	}

	/* Enable the SPI master. */
	spi_enable(&master_wifi);

	nm_bsp_reset();
     396:	4b10      	ldr	r3, [pc, #64]	; (3d8 <nm_bus_init+0xe0>)
     398:	4798      	blx	r3
	nm_bsp_sleep(1);
     39a:	2001      	movs	r0, #1
     39c:	4b0f      	ldr	r3, [pc, #60]	; (3dc <nm_bus_init+0xe4>)
     39e:	4798      	blx	r3
	
	return result;
     3a0:	2000      	movs	r0, #0
}
     3a2:	b010      	add	sp, #64	; 0x40
     3a4:	bd10      	pop	{r4, pc}
		return M2M_ERR_BUS_FAIL;
     3a6:	2006      	movs	r0, #6
     3a8:	4240      	negs	r0, r0
     3aa:	e7fa      	b.n	3a2 <nm_bus_init+0xaa>
     3ac:	20000b2c 	.word	0x20000b2c
     3b0:	0000361d 	.word	0x0000361d
     3b4:	41004400 	.word	0x41004400
     3b8:	0000e9f9 	.word	0x0000e9f9
     3bc:	00100003 	.word	0x00100003
     3c0:	00120003 	.word	0x00120003
     3c4:	00130003 	.word	0x00130003
     3c8:	00b71b00 	.word	0x00b71b00
     3cc:	42001400 	.word	0x42001400
     3d0:	20000b30 	.word	0x20000b30
     3d4:	00004119 	.word	0x00004119
     3d8:	000001d9 	.word	0x000001d9
     3dc:	000001c1 	.word	0x000001c1

000003e0 <nm_bus_ioctl>:
*					Arbitrary parameter depenging on IOCTL
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*	@note	For SPI only, it's important to be able to send/receive at the same time
*/
sint8 nm_bus_ioctl(uint8 u8Cmd, void* pvParameter)
{
     3e0:	b5f0      	push	{r4, r5, r6, r7, lr}
     3e2:	46de      	mov	lr, fp
     3e4:	4657      	mov	r7, sl
     3e6:	464e      	mov	r6, r9
     3e8:	4645      	mov	r5, r8
     3ea:	b5e0      	push	{r5, r6, r7, lr}
     3ec:	b083      	sub	sp, #12
	sint8 s8Ret = 0;
	switch(u8Cmd)
     3ee:	2803      	cmp	r0, #3
     3f0:	d000      	beq.n	3f4 <nm_bus_ioctl+0x14>
     3f2:	e075      	b.n	4e0 <nm_bus_ioctl+0x100>
		}
		break;
#elif defined CONF_WINC_USE_SPI
		case NM_BUS_IOCTL_RW: {
			tstrNmSpiRw *pstrParam = (tstrNmSpiRw *)pvParameter;
			s8Ret = spi_rw(pstrParam->pu8InBuf, pstrParam->pu8OutBuf, pstrParam->u16Sz);
     3f4:	680e      	ldr	r6, [r1, #0]
     3f6:	684d      	ldr	r5, [r1, #4]
     3f8:	890c      	ldrh	r4, [r1, #8]
	uint8 u8Dummy = 0;
     3fa:	2200      	movs	r2, #0
     3fc:	466b      	mov	r3, sp
     3fe:	71da      	strb	r2, [r3, #7]
	if(((pu8Miso == NULL) && (pu8Mosi == NULL)) ||(u16Sz == 0)) {
     400:	2d00      	cmp	r5, #0
     402:	d027      	beq.n	454 <nm_bus_ioctl+0x74>
     404:	2c00      	cmp	r4, #0
     406:	d065      	beq.n	4d4 <nm_bus_ioctl+0xf4>
	if (pu8Mosi == NULL) {
     408:	2e00      	cmp	r6, #0
     40a:	d100      	bne.n	40e <nm_bus_ioctl+0x2e>
     40c:	e076      	b.n	4fc <nm_bus_ioctl+0x11c>
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
     40e:	2300      	movs	r3, #0
     410:	4698      	mov	r8, r3
     412:	2300      	movs	r3, #0
     414:	469b      	mov	fp, r3
	spi_select_slave(&master_wifi, &slave_inst, true);
     416:	2201      	movs	r2, #1
     418:	493b      	ldr	r1, [pc, #236]	; (508 <nm_bus_ioctl+0x128>)
     41a:	483c      	ldr	r0, [pc, #240]	; (50c <nm_bus_ioctl+0x12c>)
     41c:	4b3c      	ldr	r3, [pc, #240]	; (510 <nm_bus_ioctl+0x130>)
     41e:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     420:	4b3a      	ldr	r3, [pc, #232]	; (50c <nm_bus_ioctl+0x12c>)
     422:	469a      	mov	sl, r3
		while(!spi_is_ready_to_write(&master_wifi));
     424:	2701      	movs	r7, #1
		while (!spi_is_ready_to_read(&master_wifi));
     426:	2204      	movs	r2, #4
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     428:	4699      	mov	r9, r3
			pu8Miso++;
     42a:	4659      	mov	r1, fp
     42c:	424b      	negs	r3, r1
     42e:	4159      	adcs	r1, r3
     430:	468b      	mov	fp, r1
		txd_data = *pu8Mosi;
     432:	7830      	ldrb	r0, [r6, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
     434:	4653      	mov	r3, sl
     436:	681b      	ldr	r3, [r3, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     438:	7e19      	ldrb	r1, [r3, #24]
		while(!spi_is_ready_to_write(&master_wifi));
     43a:	4239      	tst	r1, r7
     43c:	d0fc      	beq.n	438 <nm_bus_ioctl+0x58>
     43e:	7e19      	ldrb	r1, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
     440:	4239      	tst	r1, r7
     442:	d0fc      	beq.n	43e <nm_bus_ioctl+0x5e>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     444:	6298      	str	r0, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     446:	7e19      	ldrb	r1, [r3, #24]
		while (!spi_is_ready_to_read(&master_wifi));
     448:	4211      	tst	r1, r2
     44a:	d0fc      	beq.n	446 <nm_bus_ioctl+0x66>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     44c:	4649      	mov	r1, r9
     44e:	7989      	ldrb	r1, [r1, #6]
     450:	468c      	mov	ip, r1
     452:	e011      	b.n	478 <nm_bus_ioctl+0x98>
	if(((pu8Miso == NULL) && (pu8Mosi == NULL)) ||(u16Sz == 0)) {
     454:	2e00      	cmp	r6, #0
     456:	d03a      	beq.n	4ce <nm_bus_ioctl+0xee>
     458:	2c00      	cmp	r4, #0
     45a:	d03e      	beq.n	4da <nm_bus_ioctl+0xfa>
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
     45c:	2300      	movs	r3, #0
     45e:	4698      	mov	r8, r3
		u8SkipMiso = 1;
     460:	3301      	adds	r3, #1
     462:	469b      	mov	fp, r3
		pu8Miso = &u8Dummy;
     464:	466b      	mov	r3, sp
     466:	1ddd      	adds	r5, r3, #7
     468:	e7d5      	b.n	416 <nm_bus_ioctl+0x36>
     46a:	4660      	mov	r0, ip
     46c:	2801      	cmp	r0, #1
     46e:	d00d      	beq.n	48c <nm_bus_ioctl+0xac>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     470:	6a98      	ldr	r0, [r3, #40]	; 0x28
     472:	b2c0      	uxtb	r0, r0
		while (spi_read(&master_wifi, &rxd_data) != STATUS_OK);
     474:	2900      	cmp	r1, #0
     476:	d00d      	beq.n	494 <nm_bus_ioctl+0xb4>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     478:	7e19      	ldrb	r1, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
     47a:	4211      	tst	r1, r2
     47c:	d0fc      	beq.n	478 <nm_bus_ioctl+0x98>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     47e:	8b58      	ldrh	r0, [r3, #26]
	enum status_code retval = STATUS_OK;
     480:	2100      	movs	r1, #0
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     482:	4210      	tst	r0, r2
     484:	d0f1      	beq.n	46a <nm_bus_ioctl+0x8a>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
     486:	835a      	strh	r2, [r3, #26]
		retval = STATUS_ERR_OVERFLOW;
     488:	311e      	adds	r1, #30
     48a:	e7ee      	b.n	46a <nm_bus_ioctl+0x8a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     48c:	6a98      	ldr	r0, [r3, #40]	; 0x28
     48e:	05c0      	lsls	r0, r0, #23
     490:	0dc0      	lsrs	r0, r0, #23
     492:	e7ef      	b.n	474 <nm_bus_ioctl+0x94>
		*pu8Miso = rxd_data;
     494:	7028      	strb	r0, [r5, #0]
		u16Sz--;
     496:	3c01      	subs	r4, #1
     498:	b2a4      	uxth	r4, r4
			pu8Miso++;
     49a:	445d      	add	r5, fp
			pu8Mosi++;
     49c:	4643      	mov	r3, r8
     49e:	4259      	negs	r1, r3
     4a0:	414b      	adcs	r3, r1
     4a2:	18f6      	adds	r6, r6, r3
	while(u16Sz) 
     4a4:	2c00      	cmp	r4, #0
     4a6:	d1c4      	bne.n	432 <nm_bus_ioctl+0x52>
	SercomSpi *const spi_module = &(module->hw->SPI);
     4a8:	4b18      	ldr	r3, [pc, #96]	; (50c <nm_bus_ioctl+0x12c>)
     4aa:	6819      	ldr	r1, [r3, #0]
	while(!spi_is_write_complete(&master_wifi));
     4ac:	2202      	movs	r2, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     4ae:	7e0b      	ldrb	r3, [r1, #24]
     4b0:	4213      	tst	r3, r2
     4b2:	d0fc      	beq.n	4ae <nm_bus_ioctl+0xce>
	spi_select_slave(&master_wifi, &slave_inst, false);
     4b4:	2200      	movs	r2, #0
     4b6:	4914      	ldr	r1, [pc, #80]	; (508 <nm_bus_ioctl+0x128>)
     4b8:	4814      	ldr	r0, [pc, #80]	; (50c <nm_bus_ioctl+0x12c>)
     4ba:	4b15      	ldr	r3, [pc, #84]	; (510 <nm_bus_ioctl+0x130>)
     4bc:	4798      	blx	r3
	return M2M_SUCCESS;
     4be:	2000      	movs	r0, #0
			M2M_ERR("invalide ioclt cmd\n");
			break;
	}

	return s8Ret;
}
     4c0:	b003      	add	sp, #12
     4c2:	bc3c      	pop	{r2, r3, r4, r5}
     4c4:	4690      	mov	r8, r2
     4c6:	4699      	mov	r9, r3
     4c8:	46a2      	mov	sl, r4
     4ca:	46ab      	mov	fp, r5
     4cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return M2M_ERR_INVALID_ARG;
     4ce:	200f      	movs	r0, #15
     4d0:	4240      	negs	r0, r0
     4d2:	e7f5      	b.n	4c0 <nm_bus_ioctl+0xe0>
     4d4:	200f      	movs	r0, #15
     4d6:	4240      	negs	r0, r0
     4d8:	e7f2      	b.n	4c0 <nm_bus_ioctl+0xe0>
     4da:	200f      	movs	r0, #15
     4dc:	4240      	negs	r0, r0
		break;
     4de:	e7ef      	b.n	4c0 <nm_bus_ioctl+0xe0>
			M2M_ERR("invalide ioclt cmd\n");
     4e0:	22fc      	movs	r2, #252	; 0xfc
     4e2:	490c      	ldr	r1, [pc, #48]	; (514 <nm_bus_ioctl+0x134>)
     4e4:	480c      	ldr	r0, [pc, #48]	; (518 <nm_bus_ioctl+0x138>)
     4e6:	4b0d      	ldr	r3, [pc, #52]	; (51c <nm_bus_ioctl+0x13c>)
     4e8:	4798      	blx	r3
     4ea:	480d      	ldr	r0, [pc, #52]	; (520 <nm_bus_ioctl+0x140>)
     4ec:	4b0d      	ldr	r3, [pc, #52]	; (524 <nm_bus_ioctl+0x144>)
     4ee:	4798      	blx	r3
     4f0:	200d      	movs	r0, #13
     4f2:	4b0d      	ldr	r3, [pc, #52]	; (528 <nm_bus_ioctl+0x148>)
     4f4:	4798      	blx	r3
			s8Ret = -1;
     4f6:	2001      	movs	r0, #1
     4f8:	4240      	negs	r0, r0
	return s8Ret;
     4fa:	e7e1      	b.n	4c0 <nm_bus_ioctl+0xe0>
		u8SkipMosi = 1;
     4fc:	2301      	movs	r3, #1
     4fe:	4698      	mov	r8, r3
		pu8Mosi = &u8Dummy;
     500:	466b      	mov	r3, sp
     502:	1dde      	adds	r6, r3, #7
     504:	e785      	b.n	412 <nm_bus_ioctl+0x32>
     506:	46c0      	nop			; (mov r8, r8)
     508:	20000b2c 	.word	0x20000b2c
     50c:	20000b30 	.word	0x20000b30
     510:	000043dd 	.word	0x000043dd
     514:	0000ff5c 	.word	0x0000ff5c
     518:	0000ff6c 	.word	0x0000ff6c
     51c:	0000ea09 	.word	0x0000ea09
     520:	0000ff80 	.word	0x0000ff80
     524:	0000eb25 	.word	0x0000eb25
     528:	0000ea3d 	.word	0x0000ea3d

0000052c <nm_bus_deinit>:
/*
*	@fn		nm_bus_deinit
*	@brief	De-initialize the bus wrapper
*/
sint8 nm_bus_deinit(void)
{
     52c:	b510      	push	{r4, lr}
     52e:	b082      	sub	sp, #8
	config->direction  = PORT_PIN_DIR_INPUT;
     530:	ab01      	add	r3, sp, #4
     532:	2200      	movs	r2, #0
     534:	701a      	strb	r2, [r3, #0]
	config->powersave  = false;
     536:	709a      	strb	r2, [r3, #2]
	struct port_config pin_conf;
		
	port_get_config_defaults(&pin_conf);
	/* Configure control pins as input no pull up. */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
	pin_conf.input_pull = PORT_PIN_PULL_NONE;
     538:	705a      	strb	r2, [r3, #1]
	SercomSpi *const spi_module = &(module->hw->SPI);
     53a:	4b0e      	ldr	r3, [pc, #56]	; (574 <nm_bus_deinit+0x48>)
     53c:	681a      	ldr	r2, [r3, #0]
	return (spi_module->SYNCBUSY.reg);
     53e:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
     540:	2b00      	cmp	r3, #0
     542:	d1fc      	bne.n	53e <nm_bus_deinit+0x12>
	spi_module->INTENCLR.reg = SERCOM_SPI_INTENCLR_MASK;
     544:	338f      	adds	r3, #143	; 0x8f
     546:	7513      	strb	r3, [r2, #20]
	spi_module->INTFLAG.reg = SERCOM_SPI_INTFLAG_MASK;
     548:	7613      	strb	r3, [r2, #24]
	spi_module->CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
     54a:	6813      	ldr	r3, [r2, #0]
     54c:	2102      	movs	r1, #2
     54e:	438b      	bics	r3, r1
     550:	6013      	str	r3, [r2, #0]
	port_pin_set_config(CONF_WINC_I2C_SCL, &pin_conf);
	port_pin_set_config(CONF_WINC_I2C_SDA, &pin_conf);
#endif /* CONF_WINC_USE_I2C */
#ifdef CONF_WINC_USE_SPI
	spi_disable(&master_wifi);
	port_pin_set_config(CONF_WINC_SPI_MOSI, &pin_conf);
     552:	a901      	add	r1, sp, #4
     554:	2012      	movs	r0, #18
     556:	4c08      	ldr	r4, [pc, #32]	; (578 <nm_bus_deinit+0x4c>)
     558:	47a0      	blx	r4
	port_pin_set_config(CONF_WINC_SPI_MISO, &pin_conf);
     55a:	a901      	add	r1, sp, #4
     55c:	2010      	movs	r0, #16
     55e:	47a0      	blx	r4
	port_pin_set_config(CONF_WINC_SPI_SCK,  &pin_conf);
     560:	a901      	add	r1, sp, #4
     562:	2013      	movs	r0, #19
     564:	47a0      	blx	r4
	port_pin_set_config(CONF_WINC_SPI_SS,   &pin_conf);
     566:	a901      	add	r1, sp, #4
     568:	2011      	movs	r0, #17
     56a:	47a0      	blx	r4
	//port_pin_set_output_level(CONF_WINC_SPI_MISO, false);
	//port_pin_set_output_level(CONF_WINC_SPI_SCK,  false);
	//port_pin_set_output_level(CONF_WINC_SPI_SS,   false);
#endif /* CONF_WINC_USE_SPI */
	return result;
}
     56c:	2000      	movs	r0, #0
     56e:	b002      	add	sp, #8
     570:	bd10      	pop	{r4, pc}
     572:	46c0      	nop			; (mov r8, r8)
     574:	20000b30 	.word	0x20000b30
     578:	0000361d 	.word	0x0000361d

0000057c <m2m_memcpy>:
 */
#include "common/include/nm_common.h"

void m2m_memcpy(uint8* pDst,uint8* pSrc,uint32 sz)
{
	if(sz == 0) return;
     57c:	2a00      	cmp	r2, #0
     57e:	d006      	beq.n	58e <m2m_memcpy+0x12>
     580:	1882      	adds	r2, r0, r2
	do
	{
		*pDst = *pSrc;
     582:	780b      	ldrb	r3, [r1, #0]
     584:	7003      	strb	r3, [r0, #0]
		pDst++;
     586:	3001      	adds	r0, #1
		pSrc++;
     588:	3101      	adds	r1, #1
	}while(--sz);
     58a:	4290      	cmp	r0, r2
     58c:	d1f9      	bne.n	582 <m2m_memcpy+0x6>
}
     58e:	4770      	bx	lr

00000590 <m2m_memset>:
	return cs;
}

void m2m_memset(uint8* pBuf,uint8 val,uint32 sz)
{
	if(sz == 0) return;
     590:	2a00      	cmp	r2, #0
     592:	d004      	beq.n	59e <m2m_memset+0xe>
     594:	1882      	adds	r2, r0, r2
	do
	{
		*pBuf = val;
     596:	7001      	strb	r1, [r0, #0]
		pBuf++;
     598:	3001      	adds	r0, #1
	}while(--sz);
     59a:	4290      	cmp	r0, r2
     59c:	d1fb      	bne.n	596 <m2m_memset+0x6>
}
     59e:	4770      	bx	lr

000005a0 <m2m_strlen>:

uint16 m2m_strlen(uint8 * pcStr)
{
     5a0:	0003      	movs	r3, r0
	uint16	u16StrLen = 0;
	while(*pcStr)
     5a2:	7802      	ldrb	r2, [r0, #0]
     5a4:	2a00      	cmp	r2, #0
     5a6:	d007      	beq.n	5b8 <m2m_strlen+0x18>
     5a8:	2000      	movs	r0, #0
	{
		u16StrLen ++;
     5aa:	3001      	adds	r0, #1
     5ac:	b280      	uxth	r0, r0
		pcStr++;
     5ae:	3301      	adds	r3, #1
	while(*pcStr)
     5b0:	781a      	ldrb	r2, [r3, #0]
     5b2:	2a00      	cmp	r2, #0
     5b4:	d1f9      	bne.n	5aa <m2m_strlen+0xa>
	}
	return u16StrLen;
}
     5b6:	4770      	bx	lr
	uint16	u16StrLen = 0;
     5b8:	2000      	movs	r0, #0
     5ba:	e7fc      	b.n	5b6 <m2m_strlen+0x16>

000005bc <isr>:

volatile tstrHifContext gstrHifCxt;

static void isr(void)
{
	gstrHifCxt.u8Interrupt++;
     5bc:	4a02      	ldr	r2, [pc, #8]	; (5c8 <isr+0xc>)
     5be:	78d3      	ldrb	r3, [r2, #3]
     5c0:	3301      	adds	r3, #1
     5c2:	b2db      	uxtb	r3, r3
     5c4:	70d3      	strb	r3, [r2, #3]
#ifdef NM_LEVEL_INTERRUPT
	nm_bsp_interrupt_ctrl(0);
#endif
}
     5c6:	4770      	bx	lr
     5c8:	20000b3c 	.word	0x20000b3c

000005cc <m2m_hif_cb>:
*/
static void m2m_hif_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{


}
     5cc:	4770      	bx	lr
	...

000005d0 <hif_set_rx_done>:
{
     5d0:	b500      	push	{lr}
     5d2:	b083      	sub	sp, #12
	gstrHifCxt.u8HifRXDone = 0;
     5d4:	2200      	movs	r2, #0
     5d6:	4b0a      	ldr	r3, [pc, #40]	; (600 <hif_set_rx_done+0x30>)
     5d8:	709a      	strb	r2, [r3, #2]
	nm_bsp_interrupt_ctrl(1);
     5da:	2001      	movs	r0, #1
     5dc:	4b09      	ldr	r3, [pc, #36]	; (604 <hif_set_rx_done+0x34>)
     5de:	4798      	blx	r3
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
     5e0:	a901      	add	r1, sp, #4
     5e2:	4809      	ldr	r0, [pc, #36]	; (608 <hif_set_rx_done+0x38>)
     5e4:	4b09      	ldr	r3, [pc, #36]	; (60c <hif_set_rx_done+0x3c>)
     5e6:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
     5e8:	2800      	cmp	r0, #0
     5ea:	d001      	beq.n	5f0 <hif_set_rx_done+0x20>
}
     5ec:	b003      	add	sp, #12
     5ee:	bd00      	pop	{pc}
	reg |= NBIT1;
     5f0:	2102      	movs	r1, #2
     5f2:	9b01      	ldr	r3, [sp, #4]
     5f4:	4319      	orrs	r1, r3
     5f6:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
     5f8:	4803      	ldr	r0, [pc, #12]	; (608 <hif_set_rx_done+0x38>)
     5fa:	4b05      	ldr	r3, [pc, #20]	; (610 <hif_set_rx_done+0x40>)
     5fc:	4798      	blx	r3
     5fe:	e7f5      	b.n	5ec <hif_set_rx_done+0x1c>
     600:	20000b3c 	.word	0x20000b3c
     604:	000002d5 	.word	0x000002d5
     608:	00001070 	.word	0x00001070
     60c:	000019dd 	.word	0x000019dd
     610:	000019e9 	.word	0x000019e9

00000614 <hif_chip_wake>:
*	@brief	To Wakeup the chip.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_wake(void)
{
     614:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
	
	if(gstrHifCxt.u8HifRXDone)
     616:	4b0c      	ldr	r3, [pc, #48]	; (648 <hif_chip_wake+0x34>)
     618:	789b      	ldrb	r3, [r3, #2]
	{
		/*chip already wake for the rx not done no need to send wake request*/
		return ret;
     61a:	2000      	movs	r0, #0
	if(gstrHifCxt.u8HifRXDone)
     61c:	2b00      	cmp	r3, #0
     61e:	d10d      	bne.n	63c <hif_chip_wake+0x28>
	}
	if(gstrHifCxt.u8ChipSleep == 0)
     620:	4b09      	ldr	r3, [pc, #36]	; (648 <hif_chip_wake+0x34>)
     622:	785b      	ldrb	r3, [r3, #1]
     624:	2b00      	cmp	r3, #0
     626:	d103      	bne.n	630 <hif_chip_wake+0x1c>
	{
		if(gstrHifCxt.u8ChipMode != M2M_NO_PS)
     628:	4b07      	ldr	r3, [pc, #28]	; (648 <hif_chip_wake+0x34>)
     62a:	781b      	ldrb	r3, [r3, #0]
     62c:	2b00      	cmp	r3, #0
     62e:	d106      	bne.n	63e <hif_chip_wake+0x2a>
			if(ret != M2M_SUCCESS)goto ERR1;
		}
		else;
	}
	
	gstrHifCxt.u8ChipSleep++;
     630:	4a05      	ldr	r2, [pc, #20]	; (648 <hif_chip_wake+0x34>)
     632:	7853      	ldrb	r3, [r2, #1]
     634:	3301      	adds	r3, #1
     636:	b2db      	uxtb	r3, r3
     638:	7053      	strb	r3, [r2, #1]
     63a:	2000      	movs	r0, #0
ERR1:
	return ret;
}
     63c:	bd10      	pop	{r4, pc}
			ret = chip_wake();
     63e:	4b03      	ldr	r3, [pc, #12]	; (64c <hif_chip_wake+0x38>)
     640:	4798      	blx	r3
			if(ret != M2M_SUCCESS)goto ERR1;
     642:	2800      	cmp	r0, #0
     644:	d0f4      	beq.n	630 <hif_chip_wake+0x1c>
     646:	e7f9      	b.n	63c <hif_chip_wake+0x28>
     648:	20000b3c 	.word	0x20000b3c
     64c:	000016c5 	.word	0x000016c5

00000650 <hif_chip_sleep_sc>:
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep_sc(void)
{
	if(gstrHifCxt.u8ChipSleep >= 1)
     650:	4b05      	ldr	r3, [pc, #20]	; (668 <hif_chip_sleep_sc+0x18>)
     652:	785b      	ldrb	r3, [r3, #1]
     654:	2b00      	cmp	r3, #0
     656:	d004      	beq.n	662 <hif_chip_sleep_sc+0x12>
	{
		gstrHifCxt.u8ChipSleep--;
     658:	4a03      	ldr	r2, [pc, #12]	; (668 <hif_chip_sleep_sc+0x18>)
     65a:	7853      	ldrb	r3, [r2, #1]
     65c:	3b01      	subs	r3, #1
     65e:	b2db      	uxtb	r3, r3
     660:	7053      	strb	r3, [r2, #1]
	}
	return M2M_SUCCESS;
}
     662:	2000      	movs	r0, #0
     664:	4770      	bx	lr
     666:	46c0      	nop			; (mov r8, r8)
     668:	20000b3c 	.word	0x20000b3c

0000066c <hif_chip_sleep>:
*	@brief	To make the chip sleep.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep(void)
{
     66c:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;

	if(gstrHifCxt.u8ChipSleep >= 1)
     66e:	4b0b      	ldr	r3, [pc, #44]	; (69c <hif_chip_sleep+0x30>)
     670:	785b      	ldrb	r3, [r3, #1]
     672:	2b00      	cmp	r3, #0
     674:	d004      	beq.n	680 <hif_chip_sleep+0x14>
	{
		gstrHifCxt.u8ChipSleep--;
     676:	4a09      	ldr	r2, [pc, #36]	; (69c <hif_chip_sleep+0x30>)
     678:	7853      	ldrb	r3, [r2, #1]
     67a:	3b01      	subs	r3, #1
     67c:	b2db      	uxtb	r3, r3
     67e:	7053      	strb	r3, [r2, #1]
	}
	
	if(gstrHifCxt.u8ChipSleep == 0)
     680:	4b06      	ldr	r3, [pc, #24]	; (69c <hif_chip_sleep+0x30>)
     682:	785b      	ldrb	r3, [r3, #1]
	sint8 ret = M2M_SUCCESS;
     684:	2000      	movs	r0, #0
	if(gstrHifCxt.u8ChipSleep == 0)
     686:	2b00      	cmp	r3, #0
     688:	d103      	bne.n	692 <hif_chip_sleep+0x26>
	{
		if(gstrHifCxt.u8ChipMode != M2M_NO_PS)
     68a:	4b04      	ldr	r3, [pc, #16]	; (69c <hif_chip_sleep+0x30>)
     68c:	781b      	ldrb	r3, [r3, #0]
     68e:	2b00      	cmp	r3, #0
     690:	d100      	bne.n	694 <hif_chip_sleep+0x28>
		}
		else;
	}
ERR1:
	return ret;
}
     692:	bd10      	pop	{r4, pc}
			ret = chip_sleep();
     694:	4b02      	ldr	r3, [pc, #8]	; (6a0 <hif_chip_sleep+0x34>)
     696:	4798      	blx	r3
     698:	e7fb      	b.n	692 <hif_chip_sleep+0x26>
     69a:	46c0      	nop			; (mov r8, r8)
     69c:	20000b3c 	.word	0x20000b3c
     6a0:	0000165d 	.word	0x0000165d

000006a4 <hif_send>:
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_send(uint8 u8Gid,uint8 u8Opcode,uint8 *pu8CtrlBuf,uint16 u16CtrlBufSize,
			   uint8 *pu8DataBuf,uint16 u16DataSize, uint16 u16DataOffset)
{
     6a4:	b5f0      	push	{r4, r5, r6, r7, lr}
     6a6:	46de      	mov	lr, fp
     6a8:	4657      	mov	r7, sl
     6aa:	b580      	push	{r7, lr}
     6ac:	b089      	sub	sp, #36	; 0x24
     6ae:	4683      	mov	fp, r0
     6b0:	468a      	mov	sl, r1
     6b2:	9201      	str	r2, [sp, #4]
     6b4:	9300      	str	r3, [sp, #0]
     6b6:	ab10      	add	r3, sp, #64	; 0x40
     6b8:	cb80      	ldmia	r3!, {r7}
     6ba:	881e      	ldrh	r6, [r3, #0]
     6bc:	ab12      	add	r3, sp, #72	; 0x48
     6be:	881d      	ldrh	r5, [r3, #0]
	sint8 ret = M2M_ERR_SEND;
	volatile tstrHifHdr	strHif;

	strHif.u8Opcode		= u8Opcode&(~NBIT7);
     6c0:	227f      	movs	r2, #127	; 0x7f
     6c2:	400a      	ands	r2, r1
     6c4:	ab07      	add	r3, sp, #28
     6c6:	705a      	strb	r2, [r3, #1]
	strHif.u8Gid		= u8Gid;
     6c8:	7018      	strb	r0, [r3, #0]
	strHif.u16Length	= M2M_HIF_HDR_OFFSET;
     6ca:	2208      	movs	r2, #8
     6cc:	805a      	strh	r2, [r3, #2]
	
	if(pu8DataBuf != NULL)
     6ce:	2f00      	cmp	r7, #0
     6d0:	d03d      	beq.n	74e <hif_send+0xaa>
	{
		strHif.u16Length += u16DataOffset + u16DataSize;
     6d2:	885a      	ldrh	r2, [r3, #2]
     6d4:	1992      	adds	r2, r2, r6
     6d6:	18aa      	adds	r2, r5, r2
     6d8:	b292      	uxth	r2, r2
     6da:	805a      	strh	r2, [r3, #2]
	else
	{
		strHif.u16Length += u16CtrlBufSize;
	}
	
	ret = hif_chip_wake();
     6dc:	4b69      	ldr	r3, [pc, #420]	; (884 <hif_send+0x1e0>)
     6de:	4798      	blx	r3
     6e0:	1e04      	subs	r4, r0, #0
	
	if(ret == M2M_SUCCESS)
     6e2:	d000      	beq.n	6e6 <hif_send+0x42>
     6e4:	e0c1      	b.n	86a <hif_send+0x1c6>
	{
		volatile uint32 reg, dma_addr = 0;
     6e6:	2300      	movs	r3, #0
     6e8:	9305      	str	r3, [sp, #20]
		volatile uint16 cnt = 0;
     6ea:	aa02      	add	r2, sp, #8
     6ec:	80d3      	strh	r3, [r2, #6]
//#define OPTIMIZE_BUS 
/*please define in firmware also*/
#ifndef OPTIMIZE_BUS
		reg = 0UL;
     6ee:	9304      	str	r3, [sp, #16]
		reg |= (uint32)u8Gid;
     6f0:	9b04      	ldr	r3, [sp, #16]
     6f2:	465a      	mov	r2, fp
     6f4:	431a      	orrs	r2, r3
     6f6:	9204      	str	r2, [sp, #16]
		reg |= ((uint32)u8Opcode<<8);
     6f8:	9a04      	ldr	r2, [sp, #16]
     6fa:	4653      	mov	r3, sl
     6fc:	021b      	lsls	r3, r3, #8
     6fe:	4313      	orrs	r3, r2
     700:	9304      	str	r3, [sp, #16]
		reg |= ((uint32)strHif.u16Length<<16);
     702:	ab07      	add	r3, sp, #28
     704:	885b      	ldrh	r3, [r3, #2]
     706:	9a04      	ldr	r2, [sp, #16]
     708:	041b      	lsls	r3, r3, #16
     70a:	4313      	orrs	r3, r2
     70c:	9304      	str	r3, [sp, #16]
		ret = nm_write_reg(NMI_STATE_REG,reg);	//
     70e:	9904      	ldr	r1, [sp, #16]
     710:	485d      	ldr	r0, [pc, #372]	; (888 <hif_send+0x1e4>)
     712:	4b5e      	ldr	r3, [pc, #376]	; (88c <hif_send+0x1e8>)
     714:	4798      	blx	r3
     716:	1e04      	subs	r4, r0, #0
		if(M2M_SUCCESS != ret) goto ERR1;
     718:	d157      	bne.n	7ca <hif_send+0x126>

		reg = 0UL;
     71a:	2300      	movs	r3, #0
     71c:	9304      	str	r3, [sp, #16]
		reg |= NBIT1;
     71e:	9b04      	ldr	r3, [sp, #16]
     720:	2202      	movs	r2, #2
     722:	4313      	orrs	r3, r2
     724:	9304      	str	r3, [sp, #16]
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
     726:	9904      	ldr	r1, [sp, #16]
     728:	4859      	ldr	r0, [pc, #356]	; (890 <hif_send+0x1ec>)
     72a:	4b58      	ldr	r3, [pc, #352]	; (88c <hif_send+0x1e8>)
     72c:	4798      	blx	r3
     72e:	1e04      	subs	r4, r0, #0
		if(M2M_SUCCESS != ret) goto ERR1;
     730:	d14b      	bne.n	7ca <hif_send+0x126>
		reg |= (u8Gid == M2M_REQ_GROUP_IP) ? (NBIT3):(0); /*IP = 1 or non IP*/
		reg |= ((uint32)strHif.u16Length << 4); /*length of pkt max = 4096*/
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
		if(M2M_SUCCESS != ret) goto ERR1;
#endif
		dma_addr = 0;
     732:	2200      	movs	r2, #0
     734:	9205      	str	r2, [sp, #20]
		
		for(cnt = 0; cnt < 1000; cnt ++)
     736:	ab02      	add	r3, sp, #8
     738:	80da      	strh	r2, [r3, #6]
     73a:	3306      	adds	r3, #6
     73c:	881b      	ldrh	r3, [r3, #0]
     73e:	b29b      	uxth	r3, r3
     740:	4a54      	ldr	r2, [pc, #336]	; (894 <hif_send+0x1f0>)
     742:	4293      	cmp	r3, r2
     744:	d849      	bhi.n	7da <hif_send+0x136>
		{
			ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_2,(uint32 *)&reg);
     746:	4c54      	ldr	r4, [pc, #336]	; (898 <hif_send+0x1f4>)
			{
				if(cnt < 501) 
				{
					M2M_INFO("Slowing down...\n");
				}
				nm_bsp_sleep(1);
     748:	4b54      	ldr	r3, [pc, #336]	; (89c <hif_send+0x1f8>)
     74a:	469a      	mov	sl, r3
     74c:	e017      	b.n	77e <hif_send+0xda>
		strHif.u16Length += u16CtrlBufSize;
     74e:	ab07      	add	r3, sp, #28
     750:	885a      	ldrh	r2, [r3, #2]
     752:	9900      	ldr	r1, [sp, #0]
     754:	468c      	mov	ip, r1
     756:	4462      	add	r2, ip
     758:	b292      	uxth	r2, r2
     75a:	805a      	strh	r2, [r3, #2]
     75c:	e7be      	b.n	6dc <hif_send+0x38>
				nm_bsp_sleep(1);
     75e:	2001      	movs	r0, #1
     760:	47d0      	blx	sl
			}
			if(!(reg & NBIT1))
     762:	9b04      	ldr	r3, [sp, #16]
     764:	079b      	lsls	r3, r3, #30
     766:	d528      	bpl.n	7ba <hif_send+0x116>
		for(cnt = 0; cnt < 1000; cnt ++)
     768:	ab02      	add	r3, sp, #8
     76a:	88da      	ldrh	r2, [r3, #6]
     76c:	3201      	adds	r2, #1
     76e:	b292      	uxth	r2, r2
     770:	80da      	strh	r2, [r3, #6]
     772:	3306      	adds	r3, #6
     774:	881b      	ldrh	r3, [r3, #0]
     776:	b29b      	uxth	r3, r3
     778:	4a46      	ldr	r2, [pc, #280]	; (894 <hif_send+0x1f0>)
     77a:	4293      	cmp	r3, r2
     77c:	d82d      	bhi.n	7da <hif_send+0x136>
			ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_2,(uint32 *)&reg);
     77e:	a904      	add	r1, sp, #16
     780:	4843      	ldr	r0, [pc, #268]	; (890 <hif_send+0x1ec>)
     782:	47a0      	blx	r4
			if(ret != M2M_SUCCESS) break;
     784:	2800      	cmp	r0, #0
     786:	d128      	bne.n	7da <hif_send+0x136>
			if(cnt >= 500) 
     788:	ab02      	add	r3, sp, #8
     78a:	3306      	adds	r3, #6
     78c:	881b      	ldrh	r3, [r3, #0]
     78e:	b29b      	uxth	r3, r3
     790:	22f4      	movs	r2, #244	; 0xf4
     792:	32ff      	adds	r2, #255	; 0xff
     794:	4293      	cmp	r3, r2
     796:	d9e4      	bls.n	762 <hif_send+0xbe>
				if(cnt < 501) 
     798:	ab02      	add	r3, sp, #8
     79a:	3306      	adds	r3, #6
     79c:	881b      	ldrh	r3, [r3, #0]
     79e:	b29b      	uxth	r3, r3
     7a0:	3201      	adds	r2, #1
     7a2:	4293      	cmp	r3, r2
     7a4:	d8db      	bhi.n	75e <hif_send+0xba>
					M2M_INFO("Slowing down...\n");
     7a6:	483e      	ldr	r0, [pc, #248]	; (8a0 <hif_send+0x1fc>)
     7a8:	4b3e      	ldr	r3, [pc, #248]	; (8a4 <hif_send+0x200>)
     7aa:	4798      	blx	r3
     7ac:	483e      	ldr	r0, [pc, #248]	; (8a8 <hif_send+0x204>)
     7ae:	4b3f      	ldr	r3, [pc, #252]	; (8ac <hif_send+0x208>)
     7b0:	4798      	blx	r3
     7b2:	200d      	movs	r0, #13
     7b4:	4b3e      	ldr	r3, [pc, #248]	; (8b0 <hif_send+0x20c>)
     7b6:	4798      	blx	r3
     7b8:	e7d1      	b.n	75e <hif_send+0xba>
			{
				ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_4,(uint32 *)&dma_addr);
     7ba:	a905      	add	r1, sp, #20
     7bc:	483d      	ldr	r0, [pc, #244]	; (8b4 <hif_send+0x210>)
     7be:	4b36      	ldr	r3, [pc, #216]	; (898 <hif_send+0x1f4>)
     7c0:	4798      	blx	r3
     7c2:	1e04      	subs	r4, r0, #0
				if(ret != M2M_SUCCESS) 
     7c4:	d009      	beq.n	7da <hif_send+0x136>
				{
					/*in case of read error clear the DMA address and return error*/
					dma_addr = 0;
     7c6:	2300      	movs	r3, #0
     7c8:	9305      	str	r3, [sp, #20]
	/*actual sleep ret = M2M_SUCCESS*/
 	ret = hif_chip_sleep();
	return ret;
ERR1:
	/*reset the count but no actual sleep as it already bus error*/
	hif_chip_sleep_sc();
     7ca:	4b3b      	ldr	r3, [pc, #236]	; (8b8 <hif_send+0x214>)
     7cc:	4798      	blx	r3
ERR2:
	/*logical error*/
	return ret;
}
     7ce:	0020      	movs	r0, r4
     7d0:	b009      	add	sp, #36	; 0x24
     7d2:	bc0c      	pop	{r2, r3}
     7d4:	4692      	mov	sl, r2
     7d6:	469b      	mov	fp, r3
     7d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if(dma_addr != 0)
     7da:	9b05      	ldr	r3, [sp, #20]
     7dc:	2b00      	cmp	r3, #0
     7de:	d03f      	beq.n	860 <hif_send+0x1bc>
			u32CurrAddr = dma_addr;
     7e0:	9b05      	ldr	r3, [sp, #20]
     7e2:	9306      	str	r3, [sp, #24]
			strHif.u16Length=NM_BSP_B_L_16(strHif.u16Length);
     7e4:	a907      	add	r1, sp, #28
     7e6:	884b      	ldrh	r3, [r1, #2]
     7e8:	b29b      	uxth	r3, r3
     7ea:	804b      	strh	r3, [r1, #2]
			ret = nm_write_block(u32CurrAddr, (uint8*)&strHif, M2M_HIF_HDR_OFFSET);
     7ec:	9806      	ldr	r0, [sp, #24]
     7ee:	2208      	movs	r2, #8
     7f0:	4b32      	ldr	r3, [pc, #200]	; (8bc <hif_send+0x218>)
     7f2:	4798      	blx	r3
     7f4:	1e04      	subs	r4, r0, #0
			if(M2M_SUCCESS != ret) goto ERR1;
     7f6:	d1e8      	bne.n	7ca <hif_send+0x126>
			u32CurrAddr += M2M_HIF_HDR_OFFSET;
     7f8:	9b06      	ldr	r3, [sp, #24]
     7fa:	3308      	adds	r3, #8
     7fc:	9306      	str	r3, [sp, #24]
			if(pu8CtrlBuf != NULL)
     7fe:	9b01      	ldr	r3, [sp, #4]
     800:	2b00      	cmp	r3, #0
     802:	d00b      	beq.n	81c <hif_send+0x178>
				ret = nm_write_block(u32CurrAddr, pu8CtrlBuf, u16CtrlBufSize);
     804:	9806      	ldr	r0, [sp, #24]
     806:	9a00      	ldr	r2, [sp, #0]
     808:	0019      	movs	r1, r3
     80a:	4b2c      	ldr	r3, [pc, #176]	; (8bc <hif_send+0x218>)
     80c:	4798      	blx	r3
     80e:	1e04      	subs	r4, r0, #0
				if(M2M_SUCCESS != ret) goto ERR1;
     810:	d1db      	bne.n	7ca <hif_send+0x126>
				u32CurrAddr += u16CtrlBufSize;
     812:	9b06      	ldr	r3, [sp, #24]
     814:	9a00      	ldr	r2, [sp, #0]
     816:	4694      	mov	ip, r2
     818:	4463      	add	r3, ip
     81a:	9306      	str	r3, [sp, #24]
			if(pu8DataBuf != NULL)
     81c:	2f00      	cmp	r7, #0
     81e:	d00e      	beq.n	83e <hif_send+0x19a>
				u32CurrAddr += (u16DataOffset - u16CtrlBufSize);
     820:	9b06      	ldr	r3, [sp, #24]
     822:	9a00      	ldr	r2, [sp, #0]
     824:	1aad      	subs	r5, r5, r2
     826:	18ed      	adds	r5, r5, r3
     828:	9506      	str	r5, [sp, #24]
				ret = nm_write_block(u32CurrAddr, pu8DataBuf, u16DataSize);
     82a:	9806      	ldr	r0, [sp, #24]
     82c:	0032      	movs	r2, r6
     82e:	0039      	movs	r1, r7
     830:	4b22      	ldr	r3, [pc, #136]	; (8bc <hif_send+0x218>)
     832:	4798      	blx	r3
     834:	1e04      	subs	r4, r0, #0
				if(M2M_SUCCESS != ret) goto ERR1;
     836:	d1c8      	bne.n	7ca <hif_send+0x126>
				u32CurrAddr += u16DataSize;
     838:	9b06      	ldr	r3, [sp, #24]
     83a:	18f3      	adds	r3, r6, r3
     83c:	9306      	str	r3, [sp, #24]
			reg = dma_addr << 2;
     83e:	9b05      	ldr	r3, [sp, #20]
     840:	009b      	lsls	r3, r3, #2
     842:	9304      	str	r3, [sp, #16]
			reg |= NBIT1;
     844:	9b04      	ldr	r3, [sp, #16]
     846:	2202      	movs	r2, #2
     848:	4313      	orrs	r3, r2
     84a:	9304      	str	r3, [sp, #16]
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_3, reg);
     84c:	9904      	ldr	r1, [sp, #16]
     84e:	481c      	ldr	r0, [pc, #112]	; (8c0 <hif_send+0x21c>)
     850:	4b0e      	ldr	r3, [pc, #56]	; (88c <hif_send+0x1e8>)
     852:	4798      	blx	r3
     854:	1e04      	subs	r4, r0, #0
			if(M2M_SUCCESS != ret) goto ERR1;
     856:	d1b8      	bne.n	7ca <hif_send+0x126>
 	ret = hif_chip_sleep();
     858:	4b1a      	ldr	r3, [pc, #104]	; (8c4 <hif_send+0x220>)
     85a:	4798      	blx	r3
     85c:	0004      	movs	r4, r0
	return ret;
     85e:	e7b6      	b.n	7ce <hif_send+0x12a>
			ret = hif_chip_sleep();
     860:	4b18      	ldr	r3, [pc, #96]	; (8c4 <hif_send+0x220>)
     862:	4798      	blx	r3
			ret = M2M_ERR_MEM_ALLOC;
     864:	2403      	movs	r4, #3
     866:	4264      	negs	r4, r4
			goto ERR2;
     868:	e7b1      	b.n	7ce <hif_send+0x12a>
		M2M_ERR("(HIF)Fail to wakup the chip\n");
     86a:	229a      	movs	r2, #154	; 0x9a
     86c:	32ff      	adds	r2, #255	; 0xff
     86e:	4916      	ldr	r1, [pc, #88]	; (8c8 <hif_send+0x224>)
     870:	4816      	ldr	r0, [pc, #88]	; (8cc <hif_send+0x228>)
     872:	4b0c      	ldr	r3, [pc, #48]	; (8a4 <hif_send+0x200>)
     874:	4798      	blx	r3
     876:	4816      	ldr	r0, [pc, #88]	; (8d0 <hif_send+0x22c>)
     878:	4b0c      	ldr	r3, [pc, #48]	; (8ac <hif_send+0x208>)
     87a:	4798      	blx	r3
     87c:	200d      	movs	r0, #13
     87e:	4b0c      	ldr	r3, [pc, #48]	; (8b0 <hif_send+0x20c>)
     880:	4798      	blx	r3
		goto ERR2;
     882:	e7a4      	b.n	7ce <hif_send+0x12a>
     884:	00000615 	.word	0x00000615
     888:	0000108c 	.word	0x0000108c
     88c:	000019e9 	.word	0x000019e9
     890:	00001078 	.word	0x00001078
     894:	000003e7 	.word	0x000003e7
     898:	000019dd 	.word	0x000019dd
     89c:	000001c1 	.word	0x000001c1
     8a0:	0001029c 	.word	0x0001029c
     8a4:	0000ea09 	.word	0x0000ea09
     8a8:	000102a8 	.word	0x000102a8
     8ac:	0000eb25 	.word	0x0000eb25
     8b0:	0000ea3d 	.word	0x0000ea3d
     8b4:	00150400 	.word	0x00150400
     8b8:	00000651 	.word	0x00000651
     8bc:	00001a5d 	.word	0x00001a5d
     8c0:	0000106c 	.word	0x0000106c
     8c4:	0000066d 	.word	0x0000066d
     8c8:	0000ffb4 	.word	0x0000ffb4
     8cc:	0000ff6c 	.word	0x0000ff6c
     8d0:	000102b8 	.word	0x000102b8

000008d4 <hif_handle_isr>:
*	@brief	Handle interrupt received from NMC1500 firmware.
*   @return     The function SHALL return 0 for success and a negative value otherwise.
*/

sint8 hif_handle_isr(void)
{
     8d4:	b5f0      	push	{r4, r5, r6, r7, lr}
     8d6:	46ce      	mov	lr, r9
     8d8:	4647      	mov	r7, r8
     8da:	b580      	push	{r7, lr}
     8dc:	b087      	sub	sp, #28
	sint8 ret = M2M_SUCCESS;
	
	while(gstrHifCxt.u8Interrupt) 
     8de:	4bcf      	ldr	r3, [pc, #828]	; (c1c <hif_handle_isr+0x348>)
     8e0:	4698      	mov	r8, r3
	{
		/*must be at that place because of the race of interrupt increment and that decrement*/
		/*when the interrupt enabled*/
		gstrHifCxt.u8Interrupt--;
     8e2:	4699      	mov	r9, r3
	while(gstrHifCxt.u8Interrupt) 
     8e4:	e081      	b.n	9ea <hif_handle_isr+0x116>
				gstrHifCxt.u32RxAddr = address;
     8e6:	4bcd      	ldr	r3, [pc, #820]	; (c1c <hif_handle_isr+0x348>)
     8e8:	9a05      	ldr	r2, [sp, #20]
     8ea:	605a      	str	r2, [r3, #4]
				gstrHifCxt.u32RxSize = size;
     8ec:	609d      	str	r5, [r3, #8]
				ret = nm_read_block(address, (uint8*)&strHif, sizeof(tstrHifHdr));
     8ee:	af04      	add	r7, sp, #16
     8f0:	2204      	movs	r2, #4
     8f2:	0039      	movs	r1, r7
     8f4:	9805      	ldr	r0, [sp, #20]
     8f6:	4bca      	ldr	r3, [pc, #808]	; (c20 <hif_handle_isr+0x34c>)
     8f8:	4798      	blx	r3
     8fa:	0004      	movs	r4, r0
				strHif.u16Length = NM_BSP_B_L_16(strHif.u16Length);
     8fc:	887b      	ldrh	r3, [r7, #2]
     8fe:	b29b      	uxth	r3, r3
     900:	807b      	strh	r3, [r7, #2]
				if(M2M_SUCCESS != ret)
     902:	2800      	cmp	r0, #0
     904:	d134      	bne.n	970 <hif_handle_isr+0x9c>
				if(strHif.u16Length != size)
     906:	ab04      	add	r3, sp, #16
     908:	885b      	ldrh	r3, [r3, #2]
     90a:	b29b      	uxth	r3, r3
     90c:	429d      	cmp	r5, r3
     90e:	d004      	beq.n	91a <hif_handle_isr+0x46>
					if((size - strHif.u16Length) > 4)
     910:	ab04      	add	r3, sp, #16
     912:	885b      	ldrh	r3, [r3, #2]
     914:	1aeb      	subs	r3, r5, r3
     916:	2b04      	cmp	r3, #4
     918:	dc3a      	bgt.n	990 <hif_handle_isr+0xbc>
				if(M2M_REQ_GROUP_WIFI == strHif.u8Gid)
     91a:	ab04      	add	r3, sp, #16
     91c:	781b      	ldrb	r3, [r3, #0]
     91e:	2b01      	cmp	r3, #1
     920:	d04f      	beq.n	9c2 <hif_handle_isr+0xee>
				else if(M2M_REQ_GROUP_IP == strHif.u8Gid)
     922:	ab04      	add	r3, sp, #16
     924:	781b      	ldrb	r3, [r3, #0]
     926:	2b02      	cmp	r3, #2
     928:	d079      	beq.n	a1e <hif_handle_isr+0x14a>
				else if(M2M_REQ_GROUP_OTA == strHif.u8Gid)
     92a:	ab04      	add	r3, sp, #16
     92c:	781b      	ldrb	r3, [r3, #0]
     92e:	2b04      	cmp	r3, #4
     930:	d100      	bne.n	934 <hif_handle_isr+0x60>
     932:	e091      	b.n	a58 <hif_handle_isr+0x184>
				else if(M2M_REQ_GROUP_CRYPTO == strHif.u8Gid)
     934:	ab04      	add	r3, sp, #16
     936:	781b      	ldrb	r3, [r3, #0]
     938:	2b06      	cmp	r3, #6
     93a:	d100      	bne.n	93e <hif_handle_isr+0x6a>
     93c:	e0a9      	b.n	a92 <hif_handle_isr+0x1be>
				else if(M2M_REQ_GROUP_SIGMA == strHif.u8Gid)
     93e:	ab04      	add	r3, sp, #16
     940:	781b      	ldrb	r3, [r3, #0]
     942:	2b07      	cmp	r3, #7
     944:	d100      	bne.n	948 <hif_handle_isr+0x74>
     946:	e0c1      	b.n	acc <hif_handle_isr+0x1f8>
				else if(M2M_REQ_GROUP_SSL == strHif.u8Gid)
     948:	ab04      	add	r3, sp, #16
     94a:	781b      	ldrb	r3, [r3, #0]
     94c:	2b05      	cmp	r3, #5
     94e:	d100      	bne.n	952 <hif_handle_isr+0x7e>
     950:	e0d8      	b.n	b04 <hif_handle_isr+0x230>
					M2M_ERR("(hif) invalid group ID\n");
     952:	2285      	movs	r2, #133	; 0x85
     954:	0092      	lsls	r2, r2, #2
     956:	49b3      	ldr	r1, [pc, #716]	; (c24 <hif_handle_isr+0x350>)
     958:	48b3      	ldr	r0, [pc, #716]	; (c28 <hif_handle_isr+0x354>)
     95a:	4bb4      	ldr	r3, [pc, #720]	; (c2c <hif_handle_isr+0x358>)
     95c:	4798      	blx	r3
     95e:	48b4      	ldr	r0, [pc, #720]	; (c30 <hif_handle_isr+0x35c>)
     960:	4bb4      	ldr	r3, [pc, #720]	; (c34 <hif_handle_isr+0x360>)
     962:	4798      	blx	r3
     964:	200d      	movs	r0, #13
     966:	4bb4      	ldr	r3, [pc, #720]	; (c38 <hif_handle_isr+0x364>)
     968:	4798      	blx	r3
					ret = M2M_ERR_BUS_FAIL;
     96a:	2406      	movs	r4, #6
     96c:	4264      	negs	r4, r4
     96e:	e115      	b.n	b9c <hif_handle_isr+0x2c8>
					M2M_ERR("(hif) address bus fail\n");
     970:	22eb      	movs	r2, #235	; 0xeb
     972:	0052      	lsls	r2, r2, #1
     974:	49ab      	ldr	r1, [pc, #684]	; (c24 <hif_handle_isr+0x350>)
     976:	48ac      	ldr	r0, [pc, #688]	; (c28 <hif_handle_isr+0x354>)
     978:	4bac      	ldr	r3, [pc, #688]	; (c2c <hif_handle_isr+0x358>)
     97a:	4798      	blx	r3
     97c:	48af      	ldr	r0, [pc, #700]	; (c3c <hif_handle_isr+0x368>)
     97e:	4bad      	ldr	r3, [pc, #692]	; (c34 <hif_handle_isr+0x360>)
     980:	4798      	blx	r3
     982:	200d      	movs	r0, #13
     984:	4bac      	ldr	r3, [pc, #688]	; (c38 <hif_handle_isr+0x364>)
     986:	4798      	blx	r3
					nm_bsp_interrupt_ctrl(1);
     988:	2001      	movs	r0, #1
     98a:	4bad      	ldr	r3, [pc, #692]	; (c40 <hif_handle_isr+0x36c>)
     98c:	4798      	blx	r3
     98e:	e105      	b.n	b9c <hif_handle_isr+0x2c8>
						M2M_ERR("(hif) Corrupted packet Size = %u <L = %u, G = %u, OP = %02X>\n",
     990:	22e0      	movs	r2, #224	; 0xe0
     992:	32ff      	adds	r2, #255	; 0xff
     994:	49a3      	ldr	r1, [pc, #652]	; (c24 <hif_handle_isr+0x350>)
     996:	48a4      	ldr	r0, [pc, #656]	; (c28 <hif_handle_isr+0x354>)
     998:	4ca4      	ldr	r4, [pc, #656]	; (c2c <hif_handle_isr+0x358>)
     99a:	47a0      	blx	r4
     99c:	a904      	add	r1, sp, #16
     99e:	884a      	ldrh	r2, [r1, #2]
     9a0:	b292      	uxth	r2, r2
     9a2:	780b      	ldrb	r3, [r1, #0]
     9a4:	b2db      	uxtb	r3, r3
     9a6:	7849      	ldrb	r1, [r1, #1]
     9a8:	9100      	str	r1, [sp, #0]
     9aa:	0029      	movs	r1, r5
     9ac:	48a5      	ldr	r0, [pc, #660]	; (c44 <hif_handle_isr+0x370>)
     9ae:	47a0      	blx	r4
     9b0:	200d      	movs	r0, #13
     9b2:	4ba1      	ldr	r3, [pc, #644]	; (c38 <hif_handle_isr+0x364>)
     9b4:	4798      	blx	r3
						nm_bsp_interrupt_ctrl(1);
     9b6:	2001      	movs	r0, #1
     9b8:	4ba1      	ldr	r3, [pc, #644]	; (c40 <hif_handle_isr+0x36c>)
     9ba:	4798      	blx	r3
						ret = M2M_ERR_BUS_FAIL;
     9bc:	2406      	movs	r4, #6
     9be:	4264      	negs	r4, r4
     9c0:	e0ec      	b.n	b9c <hif_handle_isr+0x2c8>
					if(gstrHifCxt.pfWifiCb)
     9c2:	4b96      	ldr	r3, [pc, #600]	; (c1c <hif_handle_isr+0x348>)
     9c4:	68db      	ldr	r3, [r3, #12]
     9c6:	2b00      	cmp	r3, #0
     9c8:	d01c      	beq.n	a04 <hif_handle_isr+0x130>
						gstrHifCxt.pfWifiCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
     9ca:	4b94      	ldr	r3, [pc, #592]	; (c1c <hif_handle_isr+0x348>)
     9cc:	68db      	ldr	r3, [r3, #12]
     9ce:	aa04      	add	r2, sp, #16
     9d0:	7850      	ldrb	r0, [r2, #1]
     9d2:	b2c0      	uxtb	r0, r0
     9d4:	8851      	ldrh	r1, [r2, #2]
     9d6:	9a05      	ldr	r2, [sp, #20]
     9d8:	3208      	adds	r2, #8
     9da:	3908      	subs	r1, #8
     9dc:	b289      	uxth	r1, r1
     9de:	4798      	blx	r3
				if(gstrHifCxt.u8HifRXDone)
     9e0:	4b8e      	ldr	r3, [pc, #568]	; (c1c <hif_handle_isr+0x348>)
     9e2:	789b      	ldrb	r3, [r3, #2]
     9e4:	2b00      	cmp	r3, #0
     9e6:	d000      	beq.n	9ea <hif_handle_isr+0x116>
     9e8:	e09d      	b.n	b26 <hif_handle_isr+0x252>
	while(gstrHifCxt.u8Interrupt) 
     9ea:	4643      	mov	r3, r8
     9ec:	78db      	ldrb	r3, [r3, #3]
     9ee:	2b00      	cmp	r3, #0
     9f0:	d100      	bne.n	9f4 <hif_handle_isr+0x120>
     9f2:	e157      	b.n	ca4 <hif_handle_isr+0x3d0>
		gstrHifCxt.u8Interrupt--;
     9f4:	464b      	mov	r3, r9
     9f6:	78db      	ldrb	r3, [r3, #3]
     9f8:	3b01      	subs	r3, #1
     9fa:	b2db      	uxtb	r3, r3
     9fc:	464a      	mov	r2, r9
     9fe:	70d3      	strb	r3, [r2, #3]
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0, &reg);
     a00:	4e91      	ldr	r6, [pc, #580]	; (c48 <hif_handle_isr+0x374>)
     a02:	e0d6      	b.n	bb2 <hif_handle_isr+0x2de>
						M2M_ERR("WIFI callback is not registered\n");
     a04:	22ec      	movs	r2, #236	; 0xec
     a06:	32ff      	adds	r2, #255	; 0xff
     a08:	4986      	ldr	r1, [pc, #536]	; (c24 <hif_handle_isr+0x350>)
     a0a:	4887      	ldr	r0, [pc, #540]	; (c28 <hif_handle_isr+0x354>)
     a0c:	4b87      	ldr	r3, [pc, #540]	; (c2c <hif_handle_isr+0x358>)
     a0e:	4798      	blx	r3
     a10:	488e      	ldr	r0, [pc, #568]	; (c4c <hif_handle_isr+0x378>)
     a12:	4b88      	ldr	r3, [pc, #544]	; (c34 <hif_handle_isr+0x360>)
     a14:	4798      	blx	r3
     a16:	200d      	movs	r0, #13
     a18:	4b87      	ldr	r3, [pc, #540]	; (c38 <hif_handle_isr+0x364>)
     a1a:	4798      	blx	r3
     a1c:	e7e0      	b.n	9e0 <hif_handle_isr+0x10c>
					if(gstrHifCxt.pfIpCb)
     a1e:	4b7f      	ldr	r3, [pc, #508]	; (c1c <hif_handle_isr+0x348>)
     a20:	691b      	ldr	r3, [r3, #16]
     a22:	2b00      	cmp	r3, #0
     a24:	d00b      	beq.n	a3e <hif_handle_isr+0x16a>
						gstrHifCxt.pfIpCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
     a26:	4b7d      	ldr	r3, [pc, #500]	; (c1c <hif_handle_isr+0x348>)
     a28:	691b      	ldr	r3, [r3, #16]
     a2a:	aa04      	add	r2, sp, #16
     a2c:	7850      	ldrb	r0, [r2, #1]
     a2e:	b2c0      	uxtb	r0, r0
     a30:	8851      	ldrh	r1, [r2, #2]
     a32:	9a05      	ldr	r2, [sp, #20]
     a34:	3208      	adds	r2, #8
     a36:	3908      	subs	r1, #8
     a38:	b289      	uxth	r1, r1
     a3a:	4798      	blx	r3
     a3c:	e7d0      	b.n	9e0 <hif_handle_isr+0x10c>
						M2M_ERR("Scoket callback is not registered\n");
     a3e:	22f4      	movs	r2, #244	; 0xf4
     a40:	32ff      	adds	r2, #255	; 0xff
     a42:	4978      	ldr	r1, [pc, #480]	; (c24 <hif_handle_isr+0x350>)
     a44:	4878      	ldr	r0, [pc, #480]	; (c28 <hif_handle_isr+0x354>)
     a46:	4b79      	ldr	r3, [pc, #484]	; (c2c <hif_handle_isr+0x358>)
     a48:	4798      	blx	r3
     a4a:	4881      	ldr	r0, [pc, #516]	; (c50 <hif_handle_isr+0x37c>)
     a4c:	4b79      	ldr	r3, [pc, #484]	; (c34 <hif_handle_isr+0x360>)
     a4e:	4798      	blx	r3
     a50:	200d      	movs	r0, #13
     a52:	4b79      	ldr	r3, [pc, #484]	; (c38 <hif_handle_isr+0x364>)
     a54:	4798      	blx	r3
     a56:	e7c3      	b.n	9e0 <hif_handle_isr+0x10c>
					if(gstrHifCxt.pfOtaCb)
     a58:	4b70      	ldr	r3, [pc, #448]	; (c1c <hif_handle_isr+0x348>)
     a5a:	695b      	ldr	r3, [r3, #20]
     a5c:	2b00      	cmp	r3, #0
     a5e:	d00b      	beq.n	a78 <hif_handle_isr+0x1a4>
						gstrHifCxt.pfOtaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
     a60:	4b6e      	ldr	r3, [pc, #440]	; (c1c <hif_handle_isr+0x348>)
     a62:	695b      	ldr	r3, [r3, #20]
     a64:	aa04      	add	r2, sp, #16
     a66:	7850      	ldrb	r0, [r2, #1]
     a68:	b2c0      	uxtb	r0, r0
     a6a:	8851      	ldrh	r1, [r2, #2]
     a6c:	9a05      	ldr	r2, [sp, #20]
     a6e:	3208      	adds	r2, #8
     a70:	3908      	subs	r1, #8
     a72:	b289      	uxth	r1, r1
     a74:	4798      	blx	r3
     a76:	e7b3      	b.n	9e0 <hif_handle_isr+0x10c>
						M2M_ERR("Ota callback is not registered\n");
     a78:	22fc      	movs	r2, #252	; 0xfc
     a7a:	32ff      	adds	r2, #255	; 0xff
     a7c:	4969      	ldr	r1, [pc, #420]	; (c24 <hif_handle_isr+0x350>)
     a7e:	486a      	ldr	r0, [pc, #424]	; (c28 <hif_handle_isr+0x354>)
     a80:	4b6a      	ldr	r3, [pc, #424]	; (c2c <hif_handle_isr+0x358>)
     a82:	4798      	blx	r3
     a84:	4873      	ldr	r0, [pc, #460]	; (c54 <hif_handle_isr+0x380>)
     a86:	4b6b      	ldr	r3, [pc, #428]	; (c34 <hif_handle_isr+0x360>)
     a88:	4798      	blx	r3
     a8a:	200d      	movs	r0, #13
     a8c:	4b6a      	ldr	r3, [pc, #424]	; (c38 <hif_handle_isr+0x364>)
     a8e:	4798      	blx	r3
     a90:	e7a6      	b.n	9e0 <hif_handle_isr+0x10c>
					if(gstrHifCxt.pfCryptoCb)
     a92:	4b62      	ldr	r3, [pc, #392]	; (c1c <hif_handle_isr+0x348>)
     a94:	6a1b      	ldr	r3, [r3, #32]
     a96:	2b00      	cmp	r3, #0
     a98:	d00b      	beq.n	ab2 <hif_handle_isr+0x1de>
						gstrHifCxt.pfCryptoCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
     a9a:	4b60      	ldr	r3, [pc, #384]	; (c1c <hif_handle_isr+0x348>)
     a9c:	6a1b      	ldr	r3, [r3, #32]
     a9e:	aa04      	add	r2, sp, #16
     aa0:	7850      	ldrb	r0, [r2, #1]
     aa2:	b2c0      	uxtb	r0, r0
     aa4:	8851      	ldrh	r1, [r2, #2]
     aa6:	9a05      	ldr	r2, [sp, #20]
     aa8:	3208      	adds	r2, #8
     aaa:	3908      	subs	r1, #8
     aac:	b289      	uxth	r1, r1
     aae:	4798      	blx	r3
     ab0:	e796      	b.n	9e0 <hif_handle_isr+0x10c>
						M2M_ERR("Crypto callback is not registered\n");
     ab2:	2281      	movs	r2, #129	; 0x81
     ab4:	0092      	lsls	r2, r2, #2
     ab6:	495b      	ldr	r1, [pc, #364]	; (c24 <hif_handle_isr+0x350>)
     ab8:	485b      	ldr	r0, [pc, #364]	; (c28 <hif_handle_isr+0x354>)
     aba:	4b5c      	ldr	r3, [pc, #368]	; (c2c <hif_handle_isr+0x358>)
     abc:	4798      	blx	r3
     abe:	4866      	ldr	r0, [pc, #408]	; (c58 <hif_handle_isr+0x384>)
     ac0:	4b5c      	ldr	r3, [pc, #368]	; (c34 <hif_handle_isr+0x360>)
     ac2:	4798      	blx	r3
     ac4:	200d      	movs	r0, #13
     ac6:	4b5c      	ldr	r3, [pc, #368]	; (c38 <hif_handle_isr+0x364>)
     ac8:	4798      	blx	r3
     aca:	e789      	b.n	9e0 <hif_handle_isr+0x10c>
					if(gstrHifCxt.pfSigmaCb)
     acc:	4b53      	ldr	r3, [pc, #332]	; (c1c <hif_handle_isr+0x348>)
     ace:	699b      	ldr	r3, [r3, #24]
     ad0:	2b00      	cmp	r3, #0
     ad2:	d00b      	beq.n	aec <hif_handle_isr+0x218>
						gstrHifCxt.pfSigmaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
     ad4:	4b51      	ldr	r3, [pc, #324]	; (c1c <hif_handle_isr+0x348>)
     ad6:	699b      	ldr	r3, [r3, #24]
     ad8:	aa04      	add	r2, sp, #16
     ada:	7850      	ldrb	r0, [r2, #1]
     adc:	b2c0      	uxtb	r0, r0
     ade:	8851      	ldrh	r1, [r2, #2]
     ae0:	9a05      	ldr	r2, [sp, #20]
     ae2:	3208      	adds	r2, #8
     ae4:	3908      	subs	r1, #8
     ae6:	b289      	uxth	r1, r1
     ae8:	4798      	blx	r3
     aea:	e779      	b.n	9e0 <hif_handle_isr+0x10c>
						M2M_ERR("Sigma callback is not registered\n");
     aec:	4a5b      	ldr	r2, [pc, #364]	; (c5c <hif_handle_isr+0x388>)
     aee:	494d      	ldr	r1, [pc, #308]	; (c24 <hif_handle_isr+0x350>)
     af0:	484d      	ldr	r0, [pc, #308]	; (c28 <hif_handle_isr+0x354>)
     af2:	4b4e      	ldr	r3, [pc, #312]	; (c2c <hif_handle_isr+0x358>)
     af4:	4798      	blx	r3
     af6:	485a      	ldr	r0, [pc, #360]	; (c60 <hif_handle_isr+0x38c>)
     af8:	4b4e      	ldr	r3, [pc, #312]	; (c34 <hif_handle_isr+0x360>)
     afa:	4798      	blx	r3
     afc:	200d      	movs	r0, #13
     afe:	4b4e      	ldr	r3, [pc, #312]	; (c38 <hif_handle_isr+0x364>)
     b00:	4798      	blx	r3
     b02:	e76d      	b.n	9e0 <hif_handle_isr+0x10c>
				    if(gstrHifCxt.pfSslCb)
     b04:	4b45      	ldr	r3, [pc, #276]	; (c1c <hif_handle_isr+0x348>)
     b06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
     b08:	2b00      	cmp	r3, #0
     b0a:	d100      	bne.n	b0e <hif_handle_isr+0x23a>
     b0c:	e768      	b.n	9e0 <hif_handle_isr+0x10c>
						gstrHifCxt.pfSslCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
     b0e:	4b43      	ldr	r3, [pc, #268]	; (c1c <hif_handle_isr+0x348>)
     b10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
     b12:	aa04      	add	r2, sp, #16
     b14:	7850      	ldrb	r0, [r2, #1]
     b16:	b2c0      	uxtb	r0, r0
     b18:	8851      	ldrh	r1, [r2, #2]
     b1a:	9a05      	ldr	r2, [sp, #20]
     b1c:	3208      	adds	r2, #8
     b1e:	3908      	subs	r1, #8
     b20:	b289      	uxth	r1, r1
     b22:	4798      	blx	r3
     b24:	e75c      	b.n	9e0 <hif_handle_isr+0x10c>
					M2M_ERR("(hif) host app didn't set RX Done <%u><%X>\n", strHif.u8Gid, strHif.u8Opcode);
     b26:	4a4f      	ldr	r2, [pc, #316]	; (c64 <hif_handle_isr+0x390>)
     b28:	493e      	ldr	r1, [pc, #248]	; (c24 <hif_handle_isr+0x350>)
     b2a:	483f      	ldr	r0, [pc, #252]	; (c28 <hif_handle_isr+0x354>)
     b2c:	4c3f      	ldr	r4, [pc, #252]	; (c2c <hif_handle_isr+0x358>)
     b2e:	47a0      	blx	r4
     b30:	ab04      	add	r3, sp, #16
     b32:	7819      	ldrb	r1, [r3, #0]
     b34:	b2c9      	uxtb	r1, r1
     b36:	785a      	ldrb	r2, [r3, #1]
     b38:	b2d2      	uxtb	r2, r2
     b3a:	484b      	ldr	r0, [pc, #300]	; (c68 <hif_handle_isr+0x394>)
     b3c:	47a0      	blx	r4
     b3e:	200d      	movs	r0, #13
     b40:	4b3d      	ldr	r3, [pc, #244]	; (c38 <hif_handle_isr+0x364>)
     b42:	4798      	blx	r3
					ret = hif_set_rx_done();
     b44:	4b49      	ldr	r3, [pc, #292]	; (c6c <hif_handle_isr+0x398>)
     b46:	4798      	blx	r3
     b48:	1e04      	subs	r4, r0, #0
					if(ret != M2M_SUCCESS) goto ERR1;
     b4a:	d127      	bne.n	b9c <hif_handle_isr+0x2c8>
     b4c:	e74d      	b.n	9ea <hif_handle_isr+0x116>
				M2M_ERR("(hif) Wrong Size\n");
     b4e:	4a48      	ldr	r2, [pc, #288]	; (c70 <hif_handle_isr+0x39c>)
     b50:	4934      	ldr	r1, [pc, #208]	; (c24 <hif_handle_isr+0x350>)
     b52:	4835      	ldr	r0, [pc, #212]	; (c28 <hif_handle_isr+0x354>)
     b54:	4b35      	ldr	r3, [pc, #212]	; (c2c <hif_handle_isr+0x358>)
     b56:	4798      	blx	r3
     b58:	4846      	ldr	r0, [pc, #280]	; (c74 <hif_handle_isr+0x3a0>)
     b5a:	4b36      	ldr	r3, [pc, #216]	; (c34 <hif_handle_isr+0x360>)
     b5c:	4798      	blx	r3
     b5e:	200d      	movs	r0, #13
     b60:	4b35      	ldr	r3, [pc, #212]	; (c38 <hif_handle_isr+0x364>)
     b62:	4798      	blx	r3
				ret = M2M_ERR_RCV;
     b64:	2402      	movs	r4, #2
     b66:	4264      	negs	r4, r4
     b68:	e018      	b.n	b9c <hif_handle_isr+0x2c8>
			M2M_ERR("(hif) False interrupt %lx",reg);
     b6a:	4a43      	ldr	r2, [pc, #268]	; (c78 <hif_handle_isr+0x3a4>)
     b6c:	492d      	ldr	r1, [pc, #180]	; (c24 <hif_handle_isr+0x350>)
     b6e:	482e      	ldr	r0, [pc, #184]	; (c28 <hif_handle_isr+0x354>)
     b70:	4c2e      	ldr	r4, [pc, #184]	; (c2c <hif_handle_isr+0x358>)
     b72:	47a0      	blx	r4
     b74:	9903      	ldr	r1, [sp, #12]
     b76:	4841      	ldr	r0, [pc, #260]	; (c7c <hif_handle_isr+0x3a8>)
     b78:	47a0      	blx	r4
     b7a:	200d      	movs	r0, #13
     b7c:	4b2e      	ldr	r3, [pc, #184]	; (c38 <hif_handle_isr+0x364>)
     b7e:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
     b80:	240c      	movs	r4, #12
     b82:	4264      	negs	r4, r4
     b84:	e00a      	b.n	b9c <hif_handle_isr+0x2c8>
		M2M_ERR("(hif) Fail to Read interrupt reg\n");
     b86:	4a3e      	ldr	r2, [pc, #248]	; (c80 <hif_handle_isr+0x3ac>)
     b88:	4926      	ldr	r1, [pc, #152]	; (c24 <hif_handle_isr+0x350>)
     b8a:	4827      	ldr	r0, [pc, #156]	; (c28 <hif_handle_isr+0x354>)
     b8c:	4b27      	ldr	r3, [pc, #156]	; (c2c <hif_handle_isr+0x358>)
     b8e:	4798      	blx	r3
     b90:	483c      	ldr	r0, [pc, #240]	; (c84 <hif_handle_isr+0x3b0>)
     b92:	4b28      	ldr	r3, [pc, #160]	; (c34 <hif_handle_isr+0x360>)
     b94:	4798      	blx	r3
     b96:	200d      	movs	r0, #13
     b98:	4b27      	ldr	r3, [pc, #156]	; (c38 <hif_handle_isr+0x364>)
     b9a:	4798      	blx	r3
				/*Fail return errors here due to bus errors (reading expected values)*/
				break;
			} 
			else 
			{
				M2M_ERR("(HIF) Fail to handle interrupt %d try Again..\n",ret);
     b9c:	4a3a      	ldr	r2, [pc, #232]	; (c88 <hif_handle_isr+0x3b4>)
     b9e:	493b      	ldr	r1, [pc, #236]	; (c8c <hif_handle_isr+0x3b8>)
     ba0:	4821      	ldr	r0, [pc, #132]	; (c28 <hif_handle_isr+0x354>)
     ba2:	4f22      	ldr	r7, [pc, #136]	; (c2c <hif_handle_isr+0x358>)
     ba4:	47b8      	blx	r7
     ba6:	0021      	movs	r1, r4
     ba8:	4839      	ldr	r0, [pc, #228]	; (c90 <hif_handle_isr+0x3bc>)
     baa:	47b8      	blx	r7
     bac:	200d      	movs	r0, #13
     bae:	4b22      	ldr	r3, [pc, #136]	; (c38 <hif_handle_isr+0x364>)
     bb0:	4798      	blx	r3
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0, &reg);
     bb2:	a903      	add	r1, sp, #12
     bb4:	4837      	ldr	r0, [pc, #220]	; (c94 <hif_handle_isr+0x3c0>)
     bb6:	47b0      	blx	r6
     bb8:	1e04      	subs	r4, r0, #0
	if(M2M_SUCCESS == ret)
     bba:	d1e4      	bne.n	b86 <hif_handle_isr+0x2b2>
		if(reg & 0x1)	/* New interrupt has been received */
     bbc:	9b03      	ldr	r3, [sp, #12]
     bbe:	07db      	lsls	r3, r3, #31
     bc0:	d5d3      	bpl.n	b6a <hif_handle_isr+0x296>
			nm_bsp_interrupt_ctrl(0);
     bc2:	2000      	movs	r0, #0
     bc4:	4b1e      	ldr	r3, [pc, #120]	; (c40 <hif_handle_isr+0x36c>)
     bc6:	4798      	blx	r3
			reg &= ~NBIT0;
     bc8:	2301      	movs	r3, #1
     bca:	9903      	ldr	r1, [sp, #12]
     bcc:	4399      	bics	r1, r3
     bce:	9103      	str	r1, [sp, #12]
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
     bd0:	4830      	ldr	r0, [pc, #192]	; (c94 <hif_handle_isr+0x3c0>)
     bd2:	4b31      	ldr	r3, [pc, #196]	; (c98 <hif_handle_isr+0x3c4>)
     bd4:	4798      	blx	r3
     bd6:	1e04      	subs	r4, r0, #0
			if(ret != M2M_SUCCESS)goto ERR1;
     bd8:	d1e0      	bne.n	b9c <hif_handle_isr+0x2c8>
			gstrHifCxt.u8HifRXDone = 1;
     bda:	2201      	movs	r2, #1
     bdc:	4b0f      	ldr	r3, [pc, #60]	; (c1c <hif_handle_isr+0x348>)
     bde:	709a      	strb	r2, [r3, #2]
			size = (uint16)((reg >> 2) & 0xfff);
     be0:	9b03      	ldr	r3, [sp, #12]
     be2:	049d      	lsls	r5, r3, #18
     be4:	0d2d      	lsrs	r5, r5, #20
			if(size > 0) 
     be6:	d0b2      	beq.n	b4e <hif_handle_isr+0x27a>
				uint32 address = 0;
     be8:	2300      	movs	r3, #0
     bea:	9305      	str	r3, [sp, #20]
				ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_1, &address);
     bec:	a905      	add	r1, sp, #20
     bee:	482b      	ldr	r0, [pc, #172]	; (c9c <hif_handle_isr+0x3c8>)
     bf0:	4b15      	ldr	r3, [pc, #84]	; (c48 <hif_handle_isr+0x374>)
     bf2:	4798      	blx	r3
     bf4:	1e04      	subs	r4, r0, #0
				if(M2M_SUCCESS != ret)
     bf6:	d100      	bne.n	bfa <hif_handle_isr+0x326>
     bf8:	e675      	b.n	8e6 <hif_handle_isr+0x12>
					M2M_ERR("(hif) WIFI_HOST_RCV_CTRL_1 bus fail\n");
     bfa:	22e6      	movs	r2, #230	; 0xe6
     bfc:	0052      	lsls	r2, r2, #1
     bfe:	4909      	ldr	r1, [pc, #36]	; (c24 <hif_handle_isr+0x350>)
     c00:	4809      	ldr	r0, [pc, #36]	; (c28 <hif_handle_isr+0x354>)
     c02:	4b0a      	ldr	r3, [pc, #40]	; (c2c <hif_handle_isr+0x358>)
     c04:	4798      	blx	r3
     c06:	4826      	ldr	r0, [pc, #152]	; (ca0 <hif_handle_isr+0x3cc>)
     c08:	4b0a      	ldr	r3, [pc, #40]	; (c34 <hif_handle_isr+0x360>)
     c0a:	4798      	blx	r3
     c0c:	200d      	movs	r0, #13
     c0e:	4b0a      	ldr	r3, [pc, #40]	; (c38 <hif_handle_isr+0x364>)
     c10:	4798      	blx	r3
					nm_bsp_interrupt_ctrl(1);
     c12:	2001      	movs	r0, #1
     c14:	4b0a      	ldr	r3, [pc, #40]	; (c40 <hif_handle_isr+0x36c>)
     c16:	4798      	blx	r3
     c18:	e7c0      	b.n	b9c <hif_handle_isr+0x2c8>
     c1a:	46c0      	nop			; (mov r8, r8)
     c1c:	20000b3c 	.word	0x20000b3c
     c20:	000019f5 	.word	0x000019f5
     c24:	0000ffc0 	.word	0x0000ffc0
     c28:	0000ff6c 	.word	0x0000ff6c
     c2c:	0000ea09 	.word	0x0000ea09
     c30:	0001011c 	.word	0x0001011c
     c34:	0000eb25 	.word	0x0000eb25
     c38:	0000ea3d 	.word	0x0000ea3d
     c3c:	00010018 	.word	0x00010018
     c40:	000002d5 	.word	0x000002d5
     c44:	00010030 	.word	0x00010030
     c48:	000019dd 	.word	0x000019dd
     c4c:	00010070 	.word	0x00010070
     c50:	00010090 	.word	0x00010090
     c54:	000100b4 	.word	0x000100b4
     c58:	000100d4 	.word	0x000100d4
     c5c:	0000020b 	.word	0x0000020b
     c60:	000100f8 	.word	0x000100f8
     c64:	0000021a 	.word	0x0000021a
     c68:	00010134 	.word	0x00010134
     c6c:	000005d1 	.word	0x000005d1
     c70:	00000221 	.word	0x00000221
     c74:	00010160 	.word	0x00010160
     c78:	00000229 	.word	0x00000229
     c7c:	00010174 	.word	0x00010174
     c80:	00000232 	.word	0x00000232
     c84:	00010190 	.word	0x00010190
     c88:	00000256 	.word	0x00000256
     c8c:	0000ffc8 	.word	0x0000ffc8
     c90:	000101b4 	.word	0x000101b4
     c94:	00001070 	.word	0x00001070
     c98:	000019e9 	.word	0x000019e9
     c9c:	00001084 	.word	0x00001084
     ca0:	0000fff4 	.word	0x0000fff4
			}
		}
	}

	return ret;
}
     ca4:	2000      	movs	r0, #0
     ca6:	b007      	add	sp, #28
     ca8:	bc0c      	pop	{r2, r3}
     caa:	4690      	mov	r8, r2
     cac:	4699      	mov	r9, r3
     cae:	bdf0      	pop	{r4, r5, r6, r7, pc}

00000cb0 <hif_receive>:
*	@param [in]	isDone
*				If you don't need any more packets send True otherwise send false
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/
sint8 hif_receive(uint32 u32Addr, uint8 *pu8Buf, uint16 u16Sz, uint8 isDone)
{
     cb0:	b570      	push	{r4, r5, r6, lr}
     cb2:	0014      	movs	r4, r2
     cb4:	001d      	movs	r5, r3
	sint8 ret = M2M_SUCCESS;
	if((u32Addr == 0)||(pu8Buf == NULL) || (u16Sz == 0))
     cb6:	2800      	cmp	r0, #0
     cb8:	d003      	beq.n	cc2 <hif_receive+0x12>
     cba:	2900      	cmp	r1, #0
     cbc:	d001      	beq.n	cc2 <hif_receive+0x12>
     cbe:	2a00      	cmp	r2, #0
     cc0:	d112      	bne.n	ce8 <hif_receive+0x38>
	{
		if(isDone)
     cc2:	2d00      	cmp	r5, #0
     cc4:	d002      	beq.n	ccc <hif_receive+0x1c>
		{			
			/* set RX done */
			ret = hif_set_rx_done();
     cc6:	4b27      	ldr	r3, [pc, #156]	; (d64 <hif_receive+0xb4>)
     cc8:	4798      	blx	r3
		ret = hif_set_rx_done();
	}

ERR1:
	return ret;
}
     cca:	bd70      	pop	{r4, r5, r6, pc}
			M2M_ERR(" hif_receive: Invalid argument\n");
     ccc:	4a26      	ldr	r2, [pc, #152]	; (d68 <hif_receive+0xb8>)
     cce:	4927      	ldr	r1, [pc, #156]	; (d6c <hif_receive+0xbc>)
     cd0:	4827      	ldr	r0, [pc, #156]	; (d70 <hif_receive+0xc0>)
     cd2:	4b28      	ldr	r3, [pc, #160]	; (d74 <hif_receive+0xc4>)
     cd4:	4798      	blx	r3
     cd6:	4828      	ldr	r0, [pc, #160]	; (d78 <hif_receive+0xc8>)
     cd8:	4b28      	ldr	r3, [pc, #160]	; (d7c <hif_receive+0xcc>)
     cda:	4798      	blx	r3
     cdc:	200d      	movs	r0, #13
     cde:	4b28      	ldr	r3, [pc, #160]	; (d80 <hif_receive+0xd0>)
     ce0:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
     ce2:	200c      	movs	r0, #12
     ce4:	4240      	negs	r0, r0
     ce6:	e7f0      	b.n	cca <hif_receive+0x1a>
	if(u16Sz > gstrHifCxt.u32RxSize)
     ce8:	4b26      	ldr	r3, [pc, #152]	; (d84 <hif_receive+0xd4>)
     cea:	689b      	ldr	r3, [r3, #8]
     cec:	429a      	cmp	r2, r3
     cee:	d81a      	bhi.n	d26 <hif_receive+0x76>
	if((u32Addr < gstrHifCxt.u32RxAddr)||((u32Addr + u16Sz)>(gstrHifCxt.u32RxAddr + gstrHifCxt.u32RxSize)))
     cf0:	4b24      	ldr	r3, [pc, #144]	; (d84 <hif_receive+0xd4>)
     cf2:	685b      	ldr	r3, [r3, #4]
     cf4:	4298      	cmp	r0, r3
     cf6:	d326      	bcc.n	d46 <hif_receive+0x96>
     cf8:	1886      	adds	r6, r0, r2
     cfa:	4a22      	ldr	r2, [pc, #136]	; (d84 <hif_receive+0xd4>)
     cfc:	6853      	ldr	r3, [r2, #4]
     cfe:	6892      	ldr	r2, [r2, #8]
     d00:	189b      	adds	r3, r3, r2
     d02:	429e      	cmp	r6, r3
     d04:	d81f      	bhi.n	d46 <hif_receive+0x96>
	ret = nm_read_block(u32Addr, pu8Buf, u16Sz);
     d06:	0022      	movs	r2, r4
     d08:	4b1f      	ldr	r3, [pc, #124]	; (d88 <hif_receive+0xd8>)
     d0a:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
     d0c:	2800      	cmp	r0, #0
     d0e:	d1dc      	bne.n	cca <hif_receive+0x1a>
	if((((gstrHifCxt.u32RxAddr + gstrHifCxt.u32RxSize) - (u32Addr + u16Sz)) <= 0) || isDone)
     d10:	4a1c      	ldr	r2, [pc, #112]	; (d84 <hif_receive+0xd4>)
     d12:	6853      	ldr	r3, [r2, #4]
     d14:	6892      	ldr	r2, [r2, #8]
     d16:	189b      	adds	r3, r3, r2
     d18:	429e      	cmp	r6, r3
     d1a:	d001      	beq.n	d20 <hif_receive+0x70>
     d1c:	2d00      	cmp	r5, #0
     d1e:	d0d4      	beq.n	cca <hif_receive+0x1a>
		ret = hif_set_rx_done();
     d20:	4b10      	ldr	r3, [pc, #64]	; (d64 <hif_receive+0xb4>)
     d22:	4798      	blx	r3
     d24:	e7d1      	b.n	cca <hif_receive+0x1a>
		M2M_ERR("APP Requested Size is larger than the recived buffer size <%u><%lu>\n",u16Sz, gstrHifCxt.u32RxSize);
     d26:	4a19      	ldr	r2, [pc, #100]	; (d8c <hif_receive+0xdc>)
     d28:	4910      	ldr	r1, [pc, #64]	; (d6c <hif_receive+0xbc>)
     d2a:	4811      	ldr	r0, [pc, #68]	; (d70 <hif_receive+0xc0>)
     d2c:	4d11      	ldr	r5, [pc, #68]	; (d74 <hif_receive+0xc4>)
     d2e:	47a8      	blx	r5
     d30:	4b14      	ldr	r3, [pc, #80]	; (d84 <hif_receive+0xd4>)
     d32:	689a      	ldr	r2, [r3, #8]
     d34:	0021      	movs	r1, r4
     d36:	4816      	ldr	r0, [pc, #88]	; (d90 <hif_receive+0xe0>)
     d38:	47a8      	blx	r5
     d3a:	200d      	movs	r0, #13
     d3c:	4b10      	ldr	r3, [pc, #64]	; (d80 <hif_receive+0xd0>)
     d3e:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
     d40:	200c      	movs	r0, #12
     d42:	4240      	negs	r0, r0
		goto ERR1;
     d44:	e7c1      	b.n	cca <hif_receive+0x1a>
		M2M_ERR("APP Requested Address beyond the recived buffer address and length\n");
     d46:	4a13      	ldr	r2, [pc, #76]	; (d94 <hif_receive+0xe4>)
     d48:	4908      	ldr	r1, [pc, #32]	; (d6c <hif_receive+0xbc>)
     d4a:	4809      	ldr	r0, [pc, #36]	; (d70 <hif_receive+0xc0>)
     d4c:	4b09      	ldr	r3, [pc, #36]	; (d74 <hif_receive+0xc4>)
     d4e:	4798      	blx	r3
     d50:	4811      	ldr	r0, [pc, #68]	; (d98 <hif_receive+0xe8>)
     d52:	4b0a      	ldr	r3, [pc, #40]	; (d7c <hif_receive+0xcc>)
     d54:	4798      	blx	r3
     d56:	200d      	movs	r0, #13
     d58:	4b09      	ldr	r3, [pc, #36]	; (d80 <hif_receive+0xd0>)
     d5a:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
     d5c:	200c      	movs	r0, #12
     d5e:	4240      	negs	r0, r0
		goto ERR1;
     d60:	e7b3      	b.n	cca <hif_receive+0x1a>
     d62:	46c0      	nop			; (mov r8, r8)
     d64:	000005d1 	.word	0x000005d1
     d68:	00000277 	.word	0x00000277
     d6c:	0000ffd8 	.word	0x0000ffd8
     d70:	0000ff6c 	.word	0x0000ff6c
     d74:	0000ea09 	.word	0x0000ea09
     d78:	000101e4 	.word	0x000101e4
     d7c:	0000eb25 	.word	0x0000eb25
     d80:	0000ea3d 	.word	0x0000ea3d
     d84:	20000b3c 	.word	0x20000b3c
     d88:	000019f5 	.word	0x000019f5
     d8c:	0000027f 	.word	0x0000027f
     d90:	00010204 	.word	0x00010204
     d94:	00000285 	.word	0x00000285
     d98:	0001024c 	.word	0x0001024c

00000d9c <hif_register_cb>:
*				function to be set
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
     d9c:	b570      	push	{r4, r5, r6, lr}
     d9e:	0004      	movs	r4, r0
	sint8 ret = M2M_SUCCESS;
	switch(u8Grp)
     da0:	2807      	cmp	r0, #7
     da2:	d81f      	bhi.n	de4 <hif_register_cb+0x48>
     da4:	0083      	lsls	r3, r0, #2
     da6:	4a16      	ldr	r2, [pc, #88]	; (e00 <hif_register_cb+0x64>)
     da8:	58d3      	ldr	r3, [r2, r3]
     daa:	469f      	mov	pc, r3
	{
		case M2M_REQ_GROUP_IP:
			gstrHifCxt.pfIpCb = fn;
     dac:	4b15      	ldr	r3, [pc, #84]	; (e04 <hif_register_cb+0x68>)
     dae:	6119      	str	r1, [r3, #16]
	sint8 ret = M2M_SUCCESS;
     db0:	2000      	movs	r0, #0
			M2M_ERR("GRp ? %d\n",u8Grp);
			ret = M2M_ERR_FAIL;
			break;
	}
	return ret;
}
     db2:	bd70      	pop	{r4, r5, r6, pc}
			gstrHifCxt.pfWifiCb = fn;
     db4:	4b13      	ldr	r3, [pc, #76]	; (e04 <hif_register_cb+0x68>)
     db6:	60d9      	str	r1, [r3, #12]
	sint8 ret = M2M_SUCCESS;
     db8:	2000      	movs	r0, #0
			break;
     dba:	e7fa      	b.n	db2 <hif_register_cb+0x16>
			gstrHifCxt.pfOtaCb = fn;
     dbc:	4b11      	ldr	r3, [pc, #68]	; (e04 <hif_register_cb+0x68>)
     dbe:	6159      	str	r1, [r3, #20]
	sint8 ret = M2M_SUCCESS;
     dc0:	2000      	movs	r0, #0
			break;
     dc2:	e7f6      	b.n	db2 <hif_register_cb+0x16>
			gstrHifCxt.pfHifCb = fn;
     dc4:	4b0f      	ldr	r3, [pc, #60]	; (e04 <hif_register_cb+0x68>)
     dc6:	61d9      	str	r1, [r3, #28]
	sint8 ret = M2M_SUCCESS;
     dc8:	2000      	movs	r0, #0
			break;
     dca:	e7f2      	b.n	db2 <hif_register_cb+0x16>
			gstrHifCxt.pfCryptoCb = fn;
     dcc:	4b0d      	ldr	r3, [pc, #52]	; (e04 <hif_register_cb+0x68>)
     dce:	6219      	str	r1, [r3, #32]
	sint8 ret = M2M_SUCCESS;
     dd0:	2000      	movs	r0, #0
			break;
     dd2:	e7ee      	b.n	db2 <hif_register_cb+0x16>
			gstrHifCxt.pfSigmaCb = fn;
     dd4:	4b0b      	ldr	r3, [pc, #44]	; (e04 <hif_register_cb+0x68>)
     dd6:	6199      	str	r1, [r3, #24]
	sint8 ret = M2M_SUCCESS;
     dd8:	2000      	movs	r0, #0
			break;
     dda:	e7ea      	b.n	db2 <hif_register_cb+0x16>
			gstrHifCxt.pfSslCb = fn;
     ddc:	4b09      	ldr	r3, [pc, #36]	; (e04 <hif_register_cb+0x68>)
     dde:	6259      	str	r1, [r3, #36]	; 0x24
	sint8 ret = M2M_SUCCESS;
     de0:	2000      	movs	r0, #0
			break;
     de2:	e7e6      	b.n	db2 <hif_register_cb+0x16>
			M2M_ERR("GRp ? %d\n",u8Grp);
     de4:	4a08      	ldr	r2, [pc, #32]	; (e08 <hif_register_cb+0x6c>)
     de6:	4909      	ldr	r1, [pc, #36]	; (e0c <hif_register_cb+0x70>)
     de8:	4809      	ldr	r0, [pc, #36]	; (e10 <hif_register_cb+0x74>)
     dea:	4d0a      	ldr	r5, [pc, #40]	; (e14 <hif_register_cb+0x78>)
     dec:	47a8      	blx	r5
     dee:	0021      	movs	r1, r4
     df0:	4809      	ldr	r0, [pc, #36]	; (e18 <hif_register_cb+0x7c>)
     df2:	47a8      	blx	r5
     df4:	200d      	movs	r0, #13
     df6:	4b09      	ldr	r3, [pc, #36]	; (e1c <hif_register_cb+0x80>)
     df8:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
     dfa:	200c      	movs	r0, #12
     dfc:	4240      	negs	r0, r0
			break;
     dfe:	e7d8      	b.n	db2 <hif_register_cb+0x16>
     e00:	0000ff94 	.word	0x0000ff94
     e04:	20000b3c 	.word	0x20000b3c
     e08:	000002bd 	.word	0x000002bd
     e0c:	0000ffe4 	.word	0x0000ffe4
     e10:	0000ff6c 	.word	0x0000ff6c
     e14:	0000ea09 	.word	0x0000ea09
     e18:	00010290 	.word	0x00010290
     e1c:	0000ea3d 	.word	0x0000ea3d

00000e20 <hif_init>:
{
     e20:	b510      	push	{r4, lr}
	m2m_memset((uint8*)&gstrHifCxt,0,sizeof(tstrHifContext));
     e22:	2228      	movs	r2, #40	; 0x28
     e24:	2100      	movs	r1, #0
     e26:	4806      	ldr	r0, [pc, #24]	; (e40 <hif_init+0x20>)
     e28:	4b06      	ldr	r3, [pc, #24]	; (e44 <hif_init+0x24>)
     e2a:	4798      	blx	r3
	nm_bsp_register_isr(isr);
     e2c:	4806      	ldr	r0, [pc, #24]	; (e48 <hif_init+0x28>)
     e2e:	4b07      	ldr	r3, [pc, #28]	; (e4c <hif_init+0x2c>)
     e30:	4798      	blx	r3
	hif_register_cb(M2M_REQ_GROUP_HIF,m2m_hif_cb);
     e32:	4907      	ldr	r1, [pc, #28]	; (e50 <hif_init+0x30>)
     e34:	2003      	movs	r0, #3
     e36:	4b07      	ldr	r3, [pc, #28]	; (e54 <hif_init+0x34>)
     e38:	4798      	blx	r3
}
     e3a:	2000      	movs	r0, #0
     e3c:	bd10      	pop	{r4, pc}
     e3e:	46c0      	nop			; (mov r8, r8)
     e40:	20000b3c 	.word	0x20000b3c
     e44:	00000591 	.word	0x00000591
     e48:	000005bd 	.word	0x000005bd
     e4c:	0000027d 	.word	0x0000027d
     e50:	000005cd 	.word	0x000005cd
     e54:	00000d9d 	.word	0x00000d9d

00000e58 <m2m_wifi_cb>:
*	@author
*	@date
*	@version	1.0
*/
static void m2m_wifi_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{
     e58:	b530      	push	{r4, r5, lr}
     e5a:	b09f      	sub	sp, #124	; 0x7c
     e5c:	0004      	movs	r4, r0
     e5e:	0015      	movs	r5, r2
	uint8 rx_buf[8];
	if (u8OpCode == M2M_WIFI_RESP_CON_STATE_CHANGED)
     e60:	282c      	cmp	r0, #44	; 0x2c
     e62:	d02f      	beq.n	ec4 <m2m_wifi_cb+0x6c>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CON_STATE_CHANGED, &strState);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_GET_SYS_TIME)
     e64:	281b      	cmp	r0, #27
     e66:	d03d      	beq.n	ee4 <m2m_wifi_cb+0x8c>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_GET_SYS_TIME, &strSysTime);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_CONN_INFO)
     e68:	2806      	cmp	r0, #6
     e6a:	d04b      	beq.n	f04 <m2m_wifi_cb+0xac>
		{
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CONN_INFO, &strConnInfo);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_MEMORY_RECOVER)
     e6c:	280e      	cmp	r0, #14
     e6e:	d027      	beq.n	ec0 <m2m_wifi_cb+0x68>
			if (app_wifi_recover_cb)
				app_wifi_recover_cb(strState.u8CurrState);
		}
#endif
	}
	else if (u8OpCode == M2M_WIFI_REQ_DHCP_CONF)
     e70:	2832      	cmp	r0, #50	; 0x32
     e72:	d057      	beq.n	f24 <m2m_wifi_cb+0xcc>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_REQ_DHCP_CONF, (uint8 *)&strIpConfig);
		}
	}
	else if (u8OpCode == M2M_WIFI_REQ_WPS)
     e74:	282f      	cmp	r0, #47	; 0x2f
     e76:	d065      	beq.n	f44 <m2m_wifi_cb+0xec>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_REQ_WPS, &strWps);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_IP_CONFLICT)
     e78:	2834      	cmp	r0, #52	; 0x34
     e7a:	d100      	bne.n	e7e <m2m_wifi_cb+0x26>
     e7c:	e077      	b.n	f6e <m2m_wifi_cb+0x116>
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_IP_CONFLICT, NULL);

		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_DONE)
     e7e:	2811      	cmp	r0, #17
     e80:	d100      	bne.n	e84 <m2m_wifi_cb+0x2c>
     e82:	e096      	b.n	fb2 <m2m_wifi_cb+0x15a>
			gu8ChNum = strState.u8NumofCh;
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_RESULT)
     e84:	2813      	cmp	r0, #19
     e86:	d100      	bne.n	e8a <m2m_wifi_cb+0x32>
     e88:	e0ac      	b.n	fe4 <m2m_wifi_cb+0x18c>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_RESULT, &strScanResult);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_CURRENT_RSSI)
     e8a:	2804      	cmp	r0, #4
     e8c:	d100      	bne.n	e90 <m2m_wifi_cb+0x38>
     e8e:	e0bb      	b.n	1008 <m2m_wifi_cb+0x1b0>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CURRENT_RSSI, rx_buf);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_CLIENT_INFO)
     e90:	2865      	cmp	r0, #101	; 0x65
     e92:	d100      	bne.n	e96 <m2m_wifi_cb+0x3e>
     e94:	e0ca      	b.n	102c <m2m_wifi_cb+0x1d4>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CLIENT_INFO, rx_buf);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_PROVISION_INFO)
     e96:	2809      	cmp	r0, #9
     e98:	d100      	bne.n	e9c <m2m_wifi_cb+0x44>
     e9a:	e0d9      	b.n	1050 <m2m_wifi_cb+0x1f8>
		{
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_PROVISION_INFO, &strProvInfo);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_DEFAULT_CONNECT)
     e9c:	282a      	cmp	r0, #42	; 0x2a
     e9e:	d100      	bne.n	ea2 <m2m_wifi_cb+0x4a>
     ea0:	e0e8      	b.n	1074 <m2m_wifi_cb+0x21c>
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_DEFAULT_CONNECT, &strResp);
		}
	}
	
	else if(u8OpCode == M2M_WIFI_RESP_GET_PRNG)
     ea2:	2820      	cmp	r0, #32
     ea4:	d100      	bne.n	ea8 <m2m_wifi_cb+0x50>
     ea6:	e0f7      	b.n	1098 <m2m_wifi_cb+0x240>
		}
	}
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
     ea8:	2295      	movs	r2, #149	; 0x95
     eaa:	0052      	lsls	r2, r2, #1
     eac:	4989      	ldr	r1, [pc, #548]	; (10d4 <m2m_wifi_cb+0x27c>)
     eae:	488a      	ldr	r0, [pc, #552]	; (10d8 <m2m_wifi_cb+0x280>)
     eb0:	4d8a      	ldr	r5, [pc, #552]	; (10dc <m2m_wifi_cb+0x284>)
     eb2:	47a8      	blx	r5
     eb4:	0021      	movs	r1, r4
     eb6:	488a      	ldr	r0, [pc, #552]	; (10e0 <m2m_wifi_cb+0x288>)
     eb8:	47a8      	blx	r5
     eba:	200d      	movs	r0, #13
     ebc:	4b89      	ldr	r3, [pc, #548]	; (10e4 <m2m_wifi_cb+0x28c>)
     ebe:	4798      	blx	r3
	}
}
     ec0:	b01f      	add	sp, #124	; 0x7c
     ec2:	bd30      	pop	{r4, r5, pc}
		if (hif_receive(u32Addr, (uint8*) &strState,sizeof(tstrM2mWifiStateChanged), 0) == M2M_SUCCESS)
     ec4:	2300      	movs	r3, #0
     ec6:	2204      	movs	r2, #4
     ec8:	a903      	add	r1, sp, #12
     eca:	0028      	movs	r0, r5
     ecc:	4c86      	ldr	r4, [pc, #536]	; (10e8 <m2m_wifi_cb+0x290>)
     ece:	47a0      	blx	r4
     ed0:	2800      	cmp	r0, #0
     ed2:	d1f5      	bne.n	ec0 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
     ed4:	4b85      	ldr	r3, [pc, #532]	; (10ec <m2m_wifi_cb+0x294>)
     ed6:	681b      	ldr	r3, [r3, #0]
     ed8:	2b00      	cmp	r3, #0
     eda:	d0f1      	beq.n	ec0 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_CON_STATE_CHANGED, &strState);
     edc:	a903      	add	r1, sp, #12
     ede:	302c      	adds	r0, #44	; 0x2c
     ee0:	4798      	blx	r3
     ee2:	e7ed      	b.n	ec0 <m2m_wifi_cb+0x68>
		if (hif_receive(u32Addr, (uint8*) &strSysTime,sizeof(tstrSystemTime), 0) == M2M_SUCCESS)
     ee4:	2300      	movs	r3, #0
     ee6:	2208      	movs	r2, #8
     ee8:	a903      	add	r1, sp, #12
     eea:	0028      	movs	r0, r5
     eec:	4c7e      	ldr	r4, [pc, #504]	; (10e8 <m2m_wifi_cb+0x290>)
     eee:	47a0      	blx	r4
     ef0:	2800      	cmp	r0, #0
     ef2:	d1e5      	bne.n	ec0 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
     ef4:	4b7d      	ldr	r3, [pc, #500]	; (10ec <m2m_wifi_cb+0x294>)
     ef6:	681b      	ldr	r3, [r3, #0]
     ef8:	2b00      	cmp	r3, #0
     efa:	d0e1      	beq.n	ec0 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_GET_SYS_TIME, &strSysTime);
     efc:	a903      	add	r1, sp, #12
     efe:	301b      	adds	r0, #27
     f00:	4798      	blx	r3
     f02:	e7dd      	b.n	ec0 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strConnInfo, sizeof(tstrM2MConnInfo), 1) == M2M_SUCCESS)
     f04:	2301      	movs	r3, #1
     f06:	2230      	movs	r2, #48	; 0x30
     f08:	a903      	add	r1, sp, #12
     f0a:	0028      	movs	r0, r5
     f0c:	4c76      	ldr	r4, [pc, #472]	; (10e8 <m2m_wifi_cb+0x290>)
     f0e:	47a0      	blx	r4
     f10:	2800      	cmp	r0, #0
     f12:	d1d5      	bne.n	ec0 <m2m_wifi_cb+0x68>
			if(gpfAppWifiCb)
     f14:	4b75      	ldr	r3, [pc, #468]	; (10ec <m2m_wifi_cb+0x294>)
     f16:	681b      	ldr	r3, [r3, #0]
     f18:	2b00      	cmp	r3, #0
     f1a:	d0d1      	beq.n	ec0 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_CONN_INFO, &strConnInfo);
     f1c:	a903      	add	r1, sp, #12
     f1e:	3006      	adds	r0, #6
     f20:	4798      	blx	r3
     f22:	e7cd      	b.n	ec0 <m2m_wifi_cb+0x68>
		if (hif_receive(u32Addr, (uint8 *)&strIpConfig, sizeof(tstrM2MIPConfig), 0) == M2M_SUCCESS)
     f24:	2300      	movs	r3, #0
     f26:	2214      	movs	r2, #20
     f28:	a903      	add	r1, sp, #12
     f2a:	0028      	movs	r0, r5
     f2c:	4c6e      	ldr	r4, [pc, #440]	; (10e8 <m2m_wifi_cb+0x290>)
     f2e:	47a0      	blx	r4
     f30:	2800      	cmp	r0, #0
     f32:	d1c5      	bne.n	ec0 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
     f34:	4b6d      	ldr	r3, [pc, #436]	; (10ec <m2m_wifi_cb+0x294>)
     f36:	681b      	ldr	r3, [r3, #0]
     f38:	2b00      	cmp	r3, #0
     f3a:	d0c1      	beq.n	ec0 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_REQ_DHCP_CONF, (uint8 *)&strIpConfig);
     f3c:	a903      	add	r1, sp, #12
     f3e:	3032      	adds	r0, #50	; 0x32
     f40:	4798      	blx	r3
     f42:	e7bd      	b.n	ec0 <m2m_wifi_cb+0x68>
		m2m_memset((uint8*)&strWps,0,sizeof(tstrM2MWPSInfo));
     f44:	2264      	movs	r2, #100	; 0x64
     f46:	2100      	movs	r1, #0
     f48:	a803      	add	r0, sp, #12
     f4a:	4b69      	ldr	r3, [pc, #420]	; (10f0 <m2m_wifi_cb+0x298>)
     f4c:	4798      	blx	r3
		if(hif_receive(u32Addr, (uint8*)&strWps, sizeof(tstrM2MWPSInfo), 0) == M2M_SUCCESS)
     f4e:	2300      	movs	r3, #0
     f50:	2264      	movs	r2, #100	; 0x64
     f52:	a903      	add	r1, sp, #12
     f54:	0028      	movs	r0, r5
     f56:	4c64      	ldr	r4, [pc, #400]	; (10e8 <m2m_wifi_cb+0x290>)
     f58:	47a0      	blx	r4
     f5a:	2800      	cmp	r0, #0
     f5c:	d1b0      	bne.n	ec0 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
     f5e:	4b63      	ldr	r3, [pc, #396]	; (10ec <m2m_wifi_cb+0x294>)
     f60:	681b      	ldr	r3, [r3, #0]
     f62:	2b00      	cmp	r3, #0
     f64:	d0ac      	beq.n	ec0 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_REQ_WPS, &strWps);
     f66:	a903      	add	r1, sp, #12
     f68:	302f      	adds	r0, #47	; 0x2f
     f6a:	4798      	blx	r3
     f6c:	e7a8      	b.n	ec0 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8 *)&u32ConflictedIP, sizeof(u32ConflictedIP), 0) == M2M_SUCCESS)
     f6e:	2300      	movs	r3, #0
     f70:	2204      	movs	r2, #4
     f72:	a903      	add	r1, sp, #12
     f74:	0028      	movs	r0, r5
     f76:	4c5c      	ldr	r4, [pc, #368]	; (10e8 <m2m_wifi_cb+0x290>)
     f78:	47a0      	blx	r4
     f7a:	2800      	cmp	r0, #0
     f7c:	d1a0      	bne.n	ec0 <m2m_wifi_cb+0x68>
			M2M_INFO("Conflicted IP \" %u.%u.%u.%u \" \n", 
     f7e:	485d      	ldr	r0, [pc, #372]	; (10f4 <m2m_wifi_cb+0x29c>)
     f80:	4d56      	ldr	r5, [pc, #344]	; (10dc <m2m_wifi_cb+0x284>)
     f82:	47a8      	blx	r5
     f84:	9c03      	ldr	r4, [sp, #12]
     f86:	0a23      	lsrs	r3, r4, #8
     f88:	20ff      	movs	r0, #255	; 0xff
     f8a:	4003      	ands	r3, r0
     f8c:	0c22      	lsrs	r2, r4, #16
     f8e:	4002      	ands	r2, r0
     f90:	0e21      	lsrs	r1, r4, #24
     f92:	4020      	ands	r0, r4
     f94:	9000      	str	r0, [sp, #0]
     f96:	4858      	ldr	r0, [pc, #352]	; (10f8 <m2m_wifi_cb+0x2a0>)
     f98:	47a8      	blx	r5
     f9a:	200d      	movs	r0, #13
     f9c:	4b51      	ldr	r3, [pc, #324]	; (10e4 <m2m_wifi_cb+0x28c>)
     f9e:	4798      	blx	r3
			if (gpfAppWifiCb)
     fa0:	4b52      	ldr	r3, [pc, #328]	; (10ec <m2m_wifi_cb+0x294>)
     fa2:	681b      	ldr	r3, [r3, #0]
     fa4:	2b00      	cmp	r3, #0
     fa6:	d100      	bne.n	faa <m2m_wifi_cb+0x152>
     fa8:	e78a      	b.n	ec0 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_IP_CONFLICT, NULL);
     faa:	2100      	movs	r1, #0
     fac:	2034      	movs	r0, #52	; 0x34
     fae:	4798      	blx	r3
     fb0:	e786      	b.n	ec0 <m2m_wifi_cb+0x68>
		gu8scanInProgress = 0;
     fb2:	2200      	movs	r2, #0
     fb4:	4b51      	ldr	r3, [pc, #324]	; (10fc <m2m_wifi_cb+0x2a4>)
     fb6:	701a      	strb	r2, [r3, #0]
		if(hif_receive(u32Addr, (uint8*)&strState, sizeof(tstrM2mScanDone), 0) == M2M_SUCCESS)
     fb8:	2300      	movs	r3, #0
     fba:	3204      	adds	r2, #4
     fbc:	a903      	add	r1, sp, #12
     fbe:	0028      	movs	r0, r5
     fc0:	4c49      	ldr	r4, [pc, #292]	; (10e8 <m2m_wifi_cb+0x290>)
     fc2:	47a0      	blx	r4
     fc4:	2800      	cmp	r0, #0
     fc6:	d000      	beq.n	fca <m2m_wifi_cb+0x172>
     fc8:	e77a      	b.n	ec0 <m2m_wifi_cb+0x68>
			gu8ChNum = strState.u8NumofCh;
     fca:	ab03      	add	r3, sp, #12
     fcc:	781a      	ldrb	r2, [r3, #0]
     fce:	4b4c      	ldr	r3, [pc, #304]	; (1100 <m2m_wifi_cb+0x2a8>)
     fd0:	701a      	strb	r2, [r3, #0]
			if (gpfAppWifiCb)
     fd2:	4b46      	ldr	r3, [pc, #280]	; (10ec <m2m_wifi_cb+0x294>)
     fd4:	681b      	ldr	r3, [r3, #0]
     fd6:	2b00      	cmp	r3, #0
     fd8:	d100      	bne.n	fdc <m2m_wifi_cb+0x184>
     fda:	e771      	b.n	ec0 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
     fdc:	a903      	add	r1, sp, #12
     fde:	3011      	adds	r0, #17
     fe0:	4798      	blx	r3
     fe2:	e76d      	b.n	ec0 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strScanResult, sizeof(tstrM2mWifiscanResult), 0) == M2M_SUCCESS)
     fe4:	2300      	movs	r3, #0
     fe6:	222c      	movs	r2, #44	; 0x2c
     fe8:	a903      	add	r1, sp, #12
     fea:	0028      	movs	r0, r5
     fec:	4c3e      	ldr	r4, [pc, #248]	; (10e8 <m2m_wifi_cb+0x290>)
     fee:	47a0      	blx	r4
     ff0:	2800      	cmp	r0, #0
     ff2:	d000      	beq.n	ff6 <m2m_wifi_cb+0x19e>
     ff4:	e764      	b.n	ec0 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
     ff6:	4b3d      	ldr	r3, [pc, #244]	; (10ec <m2m_wifi_cb+0x294>)
     ff8:	681b      	ldr	r3, [r3, #0]
     ffa:	2b00      	cmp	r3, #0
     ffc:	d100      	bne.n	1000 <m2m_wifi_cb+0x1a8>
     ffe:	e75f      	b.n	ec0 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_RESULT, &strScanResult);
    1000:	a903      	add	r1, sp, #12
    1002:	3013      	adds	r0, #19
    1004:	4798      	blx	r3
    1006:	e75b      	b.n	ec0 <m2m_wifi_cb+0x68>
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
    1008:	2300      	movs	r3, #0
    100a:	2204      	movs	r2, #4
    100c:	a91c      	add	r1, sp, #112	; 0x70
    100e:	0028      	movs	r0, r5
    1010:	4c35      	ldr	r4, [pc, #212]	; (10e8 <m2m_wifi_cb+0x290>)
    1012:	47a0      	blx	r4
    1014:	2800      	cmp	r0, #0
    1016:	d000      	beq.n	101a <m2m_wifi_cb+0x1c2>
    1018:	e752      	b.n	ec0 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
    101a:	4b34      	ldr	r3, [pc, #208]	; (10ec <m2m_wifi_cb+0x294>)
    101c:	681b      	ldr	r3, [r3, #0]
    101e:	2b00      	cmp	r3, #0
    1020:	d100      	bne.n	1024 <m2m_wifi_cb+0x1cc>
    1022:	e74d      	b.n	ec0 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_CURRENT_RSSI, rx_buf);
    1024:	a91c      	add	r1, sp, #112	; 0x70
    1026:	3004      	adds	r0, #4
    1028:	4798      	blx	r3
    102a:	e749      	b.n	ec0 <m2m_wifi_cb+0x68>
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
    102c:	2300      	movs	r3, #0
    102e:	2204      	movs	r2, #4
    1030:	a91c      	add	r1, sp, #112	; 0x70
    1032:	0028      	movs	r0, r5
    1034:	4c2c      	ldr	r4, [pc, #176]	; (10e8 <m2m_wifi_cb+0x290>)
    1036:	47a0      	blx	r4
    1038:	2800      	cmp	r0, #0
    103a:	d000      	beq.n	103e <m2m_wifi_cb+0x1e6>
    103c:	e740      	b.n	ec0 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
    103e:	4b2b      	ldr	r3, [pc, #172]	; (10ec <m2m_wifi_cb+0x294>)
    1040:	681b      	ldr	r3, [r3, #0]
    1042:	2b00      	cmp	r3, #0
    1044:	d100      	bne.n	1048 <m2m_wifi_cb+0x1f0>
    1046:	e73b      	b.n	ec0 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_CLIENT_INFO, rx_buf);
    1048:	a91c      	add	r1, sp, #112	; 0x70
    104a:	3065      	adds	r0, #101	; 0x65
    104c:	4798      	blx	r3
    104e:	e737      	b.n	ec0 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strProvInfo, sizeof(tstrM2MProvisionInfo), 1) == M2M_SUCCESS)
    1050:	2301      	movs	r3, #1
    1052:	2264      	movs	r2, #100	; 0x64
    1054:	a903      	add	r1, sp, #12
    1056:	0028      	movs	r0, r5
    1058:	4c23      	ldr	r4, [pc, #140]	; (10e8 <m2m_wifi_cb+0x290>)
    105a:	47a0      	blx	r4
    105c:	2800      	cmp	r0, #0
    105e:	d000      	beq.n	1062 <m2m_wifi_cb+0x20a>
    1060:	e72e      	b.n	ec0 <m2m_wifi_cb+0x68>
			if(gpfAppWifiCb)
    1062:	4b22      	ldr	r3, [pc, #136]	; (10ec <m2m_wifi_cb+0x294>)
    1064:	681b      	ldr	r3, [r3, #0]
    1066:	2b00      	cmp	r3, #0
    1068:	d100      	bne.n	106c <m2m_wifi_cb+0x214>
    106a:	e729      	b.n	ec0 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_PROVISION_INFO, &strProvInfo);
    106c:	a903      	add	r1, sp, #12
    106e:	3009      	adds	r0, #9
    1070:	4798      	blx	r3
    1072:	e725      	b.n	ec0 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strResp, sizeof(tstrM2MDefaultConnResp), 1) == M2M_SUCCESS)
    1074:	2301      	movs	r3, #1
    1076:	2204      	movs	r2, #4
    1078:	a903      	add	r1, sp, #12
    107a:	0028      	movs	r0, r5
    107c:	4c1a      	ldr	r4, [pc, #104]	; (10e8 <m2m_wifi_cb+0x290>)
    107e:	47a0      	blx	r4
    1080:	2800      	cmp	r0, #0
    1082:	d000      	beq.n	1086 <m2m_wifi_cb+0x22e>
    1084:	e71c      	b.n	ec0 <m2m_wifi_cb+0x68>
			if(gpfAppWifiCb)
    1086:	4b19      	ldr	r3, [pc, #100]	; (10ec <m2m_wifi_cb+0x294>)
    1088:	681b      	ldr	r3, [r3, #0]
    108a:	2b00      	cmp	r3, #0
    108c:	d100      	bne.n	1090 <m2m_wifi_cb+0x238>
    108e:	e717      	b.n	ec0 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_DEFAULT_CONNECT, &strResp);
    1090:	a903      	add	r1, sp, #12
    1092:	302a      	adds	r0, #42	; 0x2a
    1094:	4798      	blx	r3
    1096:	e713      	b.n	ec0 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strPrng,sizeof(tstrPrng), 0) == M2M_SUCCESS)
    1098:	2300      	movs	r3, #0
    109a:	2208      	movs	r2, #8
    109c:	a903      	add	r1, sp, #12
    109e:	0028      	movs	r0, r5
    10a0:	4c11      	ldr	r4, [pc, #68]	; (10e8 <m2m_wifi_cb+0x290>)
    10a2:	47a0      	blx	r4
    10a4:	2800      	cmp	r0, #0
    10a6:	d000      	beq.n	10aa <m2m_wifi_cb+0x252>
    10a8:	e70a      	b.n	ec0 <m2m_wifi_cb+0x68>
			if(hif_receive(u32Addr + sizeof(tstrPrng),strPrng.pu8RngBuff,strPrng.u16PrngSize, 1) == M2M_SUCCESS)
    10aa:	ab03      	add	r3, sp, #12
    10ac:	889a      	ldrh	r2, [r3, #4]
    10ae:	0028      	movs	r0, r5
    10b0:	3008      	adds	r0, #8
    10b2:	2301      	movs	r3, #1
    10b4:	9903      	ldr	r1, [sp, #12]
    10b6:	4c0c      	ldr	r4, [pc, #48]	; (10e8 <m2m_wifi_cb+0x290>)
    10b8:	47a0      	blx	r4
    10ba:	2800      	cmp	r0, #0
    10bc:	d000      	beq.n	10c0 <m2m_wifi_cb+0x268>
    10be:	e6ff      	b.n	ec0 <m2m_wifi_cb+0x68>
				if(gpfAppWifiCb)
    10c0:	4b0a      	ldr	r3, [pc, #40]	; (10ec <m2m_wifi_cb+0x294>)
    10c2:	681b      	ldr	r3, [r3, #0]
    10c4:	2b00      	cmp	r3, #0
    10c6:	d100      	bne.n	10ca <m2m_wifi_cb+0x272>
    10c8:	e6fa      	b.n	ec0 <m2m_wifi_cb+0x68>
					gpfAppWifiCb(M2M_WIFI_RESP_GET_PRNG,&strPrng);
    10ca:	a903      	add	r1, sp, #12
    10cc:	3020      	adds	r0, #32
    10ce:	4798      	blx	r3
    10d0:	e6f6      	b.n	ec0 <m2m_wifi_cb+0x68>
    10d2:	46c0      	nop			; (mov r8, r8)
    10d4:	000102d4 	.word	0x000102d4
    10d8:	0000ff6c 	.word	0x0000ff6c
    10dc:	0000ea09 	.word	0x0000ea09
    10e0:	00010324 	.word	0x00010324
    10e4:	0000ea3d 	.word	0x0000ea3d
    10e8:	00000cb1 	.word	0x00000cb1
    10ec:	200001d8 	.word	0x200001d8
    10f0:	00000591 	.word	0x00000591
    10f4:	0001029c 	.word	0x0001029c
    10f8:	00010304 	.word	0x00010304
    10fc:	200001dd 	.word	0x200001dd
    1100:	200001dc 	.word	0x200001dc

00001104 <m2m_wifi_init>:
	s8Ret = hif_send(M2M_REQ_GROUP_SSL, M2M_SSL_IND_CRL|M2M_REQ_DATA_PKT, NULL, 0, (uint8*)pCRL, sizeof(tstrTlsCrlInfo), 0);
	return s8Ret;
}

sint8 m2m_wifi_init(tstrWifiInitParam * param)
{
    1104:	b5f0      	push	{r4, r5, r6, r7, lr}
    1106:	b08f      	sub	sp, #60	; 0x3c
	tstrM2mRev strtmp;
	sint8 ret = M2M_SUCCESS;
	uint8 u8WifiMode = M2M_WIFI_MODE_NORMAL;
    1108:	2201      	movs	r2, #1
    110a:	230f      	movs	r3, #15
    110c:	446b      	add	r3, sp
    110e:	701a      	strb	r2, [r3, #0]
	
	if(param == NULL) 
    1110:	2800      	cmp	r0, #0
    1112:	d061      	beq.n	11d8 <m2m_wifi_init+0xd4>
	{
		ret = M2M_ERR_FAIL;
		goto _EXIT0;
	}
	
	gpfAppWifiCb = param->pfAppWifiCb;
    1114:	6802      	ldr	r2, [r0, #0]
    1116:	4b32      	ldr	r3, [pc, #200]	; (11e0 <m2m_wifi_init+0xdc>)
    1118:	601a      	str	r2, [r3, #0]
#ifdef CONF_MGMT
	gpfAppMonCb  = param->pfAppMonCb;
#endif
*/

	gu8scanInProgress = 0;
    111a:	2200      	movs	r2, #0
    111c:	4b31      	ldr	r3, [pc, #196]	; (11e4 <m2m_wifi_init+0xe0>)
    111e:	701a      	strb	r2, [r3, #0]
	/* Apply device specific initialization. */
	ret = nm_drv_init(&u8WifiMode);
    1120:	200f      	movs	r0, #15
    1122:	4468      	add	r0, sp
    1124:	4b30      	ldr	r3, [pc, #192]	; (11e8 <m2m_wifi_init+0xe4>)
    1126:	4798      	blx	r3
    1128:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS) 	goto _EXIT0;
    112a:	d002      	beq.n	1132 <m2m_wifi_init+0x2e>

_EXIT1:
	nm_drv_deinit(NULL);
_EXIT0:
	return ret;
}
    112c:	0020      	movs	r0, r4
    112e:	b00f      	add	sp, #60	; 0x3c
    1130:	bdf0      	pop	{r4, r5, r6, r7, pc}
	ret = hif_init(NULL);
    1132:	2000      	movs	r0, #0
    1134:	4b2d      	ldr	r3, [pc, #180]	; (11ec <m2m_wifi_init+0xe8>)
    1136:	4798      	blx	r3
    1138:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS) 	goto _EXIT1;
    113a:	d149      	bne.n	11d0 <m2m_wifi_init+0xcc>
	hif_register_cb(M2M_REQ_GROUP_WIFI,m2m_wifi_cb);
    113c:	492c      	ldr	r1, [pc, #176]	; (11f0 <m2m_wifi_init+0xec>)
    113e:	2001      	movs	r0, #1
    1140:	4b2c      	ldr	r3, [pc, #176]	; (11f4 <m2m_wifi_init+0xf0>)
    1142:	4798      	blx	r3
	ret = nm_get_firmware_full_info(&strtmp);
    1144:	ae04      	add	r6, sp, #16
    1146:	0030      	movs	r0, r6
    1148:	4b2b      	ldr	r3, [pc, #172]	; (11f8 <m2m_wifi_init+0xf4>)
    114a:	4798      	blx	r3
    114c:	0004      	movs	r4, r0
	M2M_INFO("Firmware ver   : %u.%u.%u Svnrev %u\n", strtmp.u8FirmwareMajor, strtmp.u8FirmwareMinor, strtmp.u8FirmwarePatch,strtmp.u16FirmwareSvnNum);
    114e:	482b      	ldr	r0, [pc, #172]	; (11fc <m2m_wifi_init+0xf8>)
    1150:	4d2b      	ldr	r5, [pc, #172]	; (1200 <m2m_wifi_init+0xfc>)
    1152:	47a8      	blx	r5
    1154:	79b3      	ldrb	r3, [r6, #6]
    1156:	7972      	ldrb	r2, [r6, #5]
    1158:	7931      	ldrb	r1, [r6, #4]
    115a:	8c30      	ldrh	r0, [r6, #32]
    115c:	9000      	str	r0, [sp, #0]
    115e:	4829      	ldr	r0, [pc, #164]	; (1204 <m2m_wifi_init+0x100>)
    1160:	47a8      	blx	r5
    1162:	200d      	movs	r0, #13
    1164:	4f28      	ldr	r7, [pc, #160]	; (1208 <m2m_wifi_init+0x104>)
    1166:	47b8      	blx	r7
	M2M_INFO("Firmware Build %s Time %s\n",strtmp.BuildDate,strtmp.BuildTime);
    1168:	4824      	ldr	r0, [pc, #144]	; (11fc <m2m_wifi_init+0xf8>)
    116a:	47a8      	blx	r5
    116c:	2226      	movs	r2, #38	; 0x26
    116e:	446a      	add	r2, sp
    1170:	211a      	movs	r1, #26
    1172:	4469      	add	r1, sp
    1174:	4825      	ldr	r0, [pc, #148]	; (120c <m2m_wifi_init+0x108>)
    1176:	47a8      	blx	r5
    1178:	200d      	movs	r0, #13
    117a:	47b8      	blx	r7
	M2M_INFO("Firmware Min driver ver : %u.%u.%u\n", strtmp.u8DriverMajor, strtmp.u8DriverMinor, strtmp.u8DriverPatch);
    117c:	481f      	ldr	r0, [pc, #124]	; (11fc <m2m_wifi_init+0xf8>)
    117e:	47a8      	blx	r5
    1180:	7a73      	ldrb	r3, [r6, #9]
    1182:	7a32      	ldrb	r2, [r6, #8]
    1184:	79f1      	ldrb	r1, [r6, #7]
    1186:	4822      	ldr	r0, [pc, #136]	; (1210 <m2m_wifi_init+0x10c>)
    1188:	47a8      	blx	r5
    118a:	200d      	movs	r0, #13
    118c:	47b8      	blx	r7
	M2M_INFO("Driver ver: %u.%u.%u\n", M2M_RELEASE_VERSION_MAJOR_NO, M2M_RELEASE_VERSION_MINOR_NO, M2M_RELEASE_VERSION_PATCH_NO);
    118e:	481b      	ldr	r0, [pc, #108]	; (11fc <m2m_wifi_init+0xf8>)
    1190:	47a8      	blx	r5
    1192:	2302      	movs	r3, #2
    1194:	2205      	movs	r2, #5
    1196:	2113      	movs	r1, #19
    1198:	481e      	ldr	r0, [pc, #120]	; (1214 <m2m_wifi_init+0x110>)
    119a:	47a8      	blx	r5
    119c:	200d      	movs	r0, #13
    119e:	47b8      	blx	r7
	M2M_INFO("Driver built at %s\t%s\n",__DATE__,__TIME__);
    11a0:	4816      	ldr	r0, [pc, #88]	; (11fc <m2m_wifi_init+0xf8>)
    11a2:	47a8      	blx	r5
    11a4:	4a1c      	ldr	r2, [pc, #112]	; (1218 <m2m_wifi_init+0x114>)
    11a6:	491d      	ldr	r1, [pc, #116]	; (121c <m2m_wifi_init+0x118>)
    11a8:	481d      	ldr	r0, [pc, #116]	; (1220 <m2m_wifi_init+0x11c>)
    11aa:	47a8      	blx	r5
    11ac:	200d      	movs	r0, #13
    11ae:	47b8      	blx	r7
	if(M2M_ERR_FW_VER_MISMATCH == ret)
    11b0:	0023      	movs	r3, r4
    11b2:	330d      	adds	r3, #13
    11b4:	d1ba      	bne.n	112c <m2m_wifi_init+0x28>
		M2M_ERR("Mismatch Firmawre Version\n");
    11b6:	22f8      	movs	r2, #248	; 0xf8
    11b8:	0052      	lsls	r2, r2, #1
    11ba:	491a      	ldr	r1, [pc, #104]	; (1224 <m2m_wifi_init+0x120>)
    11bc:	481a      	ldr	r0, [pc, #104]	; (1228 <m2m_wifi_init+0x124>)
    11be:	4b10      	ldr	r3, [pc, #64]	; (1200 <m2m_wifi_init+0xfc>)
    11c0:	4798      	blx	r3
    11c2:	481a      	ldr	r0, [pc, #104]	; (122c <m2m_wifi_init+0x128>)
    11c4:	4b1a      	ldr	r3, [pc, #104]	; (1230 <m2m_wifi_init+0x12c>)
    11c6:	4798      	blx	r3
    11c8:	200d      	movs	r0, #13
    11ca:	4b0f      	ldr	r3, [pc, #60]	; (1208 <m2m_wifi_init+0x104>)
    11cc:	4798      	blx	r3
    11ce:	e7ad      	b.n	112c <m2m_wifi_init+0x28>
	nm_drv_deinit(NULL);
    11d0:	2000      	movs	r0, #0
    11d2:	4b18      	ldr	r3, [pc, #96]	; (1234 <m2m_wifi_init+0x130>)
    11d4:	4798      	blx	r3
    11d6:	e7a9      	b.n	112c <m2m_wifi_init+0x28>
		ret = M2M_ERR_FAIL;
    11d8:	240c      	movs	r4, #12
    11da:	4264      	negs	r4, r4
    11dc:	e7a6      	b.n	112c <m2m_wifi_init+0x28>
    11de:	46c0      	nop			; (mov r8, r8)
    11e0:	200001d8 	.word	0x200001d8
    11e4:	200001dd 	.word	0x200001dd
    11e8:	00001ba9 	.word	0x00001ba9
    11ec:	00000e21 	.word	0x00000e21
    11f0:	00000e59 	.word	0x00000e59
    11f4:	00000d9d 	.word	0x00000d9d
    11f8:	00001ac5 	.word	0x00001ac5
    11fc:	0001029c 	.word	0x0001029c
    1200:	0000ea09 	.word	0x0000ea09
    1204:	000103e0 	.word	0x000103e0
    1208:	0000ea3d 	.word	0x0000ea3d
    120c:	00010408 	.word	0x00010408
    1210:	00010424 	.word	0x00010424
    1214:	00010448 	.word	0x00010448
    1218:	00010460 	.word	0x00010460
    121c:	0001046c 	.word	0x0001046c
    1220:	00010478 	.word	0x00010478
    1224:	000102e0 	.word	0x000102e0
    1228:	0000ff6c 	.word	0x0000ff6c
    122c:	00010490 	.word	0x00010490
    1230:	0000eb25 	.word	0x0000eb25
    1234:	00001c7d 	.word	0x00001c7d

00001238 <m2m_wifi_handle_events>:
	return M2M_SUCCESS;
}


sint8 m2m_wifi_handle_events(void * arg)
{
    1238:	b510      	push	{r4, lr}
	return hif_handle_isr();
    123a:	4b01      	ldr	r3, [pc, #4]	; (1240 <m2m_wifi_handle_events+0x8>)
    123c:	4798      	blx	r3
}
    123e:	bd10      	pop	{r4, pc}
    1240:	000008d5 	.word	0x000008d5

00001244 <m2m_wifi_connect_sc>:
{
	return m2m_wifi_connect_sc(pcSsid, u8SsidLen, u8SecType, pvAuthInfo,  u16Ch,0);
}

sint8 m2m_wifi_connect_sc(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch, uint8 u8NoSaveCred)
{
    1244:	b5f0      	push	{r4, r5, r6, r7, lr}
    1246:	46ce      	mov	lr, r9
    1248:	4647      	mov	r7, r8
    124a:	b580      	push	{r7, lr}
    124c:	b0a3      	sub	sp, #140	; 0x8c
    124e:	9005      	str	r0, [sp, #20]
    1250:	000c      	movs	r4, r1
    1252:	0015      	movs	r5, r2
    1254:	001f      	movs	r7, r3
    1256:	ab2a      	add	r3, sp, #168	; 0xa8
    1258:	881b      	ldrh	r3, [r3, #0]
    125a:	4699      	mov	r9, r3
    125c:	ab2b      	add	r3, sp, #172	; 0xac
    125e:	781b      	ldrb	r3, [r3, #0]
    1260:	4698      	mov	r8, r3
	sint8				ret = M2M_SUCCESS;
	tstrM2mWifiConnect	strConnect;
	tstrM2MWifiSecInfo	*pstrAuthInfo;

	if(u8SecType != M2M_WIFI_SEC_OPEN)
    1262:	2a01      	cmp	r2, #1
    1264:	d003      	beq.n	126e <m2m_wifi_connect_sc+0x2a>
	{
		if(pvAuthInfo == NULL)
    1266:	2f00      	cmp	r7, #0
    1268:	d040      	beq.n	12ec <m2m_wifi_connect_sc+0xa8>
		{
			M2M_ERR("Key is not valid\n");
			ret = M2M_ERR_FAIL;
			goto ERR1;
		}
		if((u8SecType == M2M_WIFI_SEC_WPA_PSK) && (m2m_strlen(pvAuthInfo) == (M2M_MAX_PSK_LEN-1)))
    126a:	2a02      	cmp	r2, #2
    126c:	d04c      	beq.n	1308 <m2m_wifi_connect_sc+0xc4>
				i++;
			}
		}
	}
	
	if((u8SsidLen<=0)||(u8SsidLen>=M2M_MAX_SSID_LEN))
    126e:	1e63      	subs	r3, r4, #1
    1270:	2b1f      	cmp	r3, #31
    1272:	d900      	bls.n	1276 <m2m_wifi_connect_sc+0x32>
    1274:	e078      	b.n	1368 <m2m_wifi_connect_sc+0x124>
		M2M_ERR("SSID LEN INVALID\n");
		ret = M2M_ERR_FAIL;
		goto ERR1;
	}

	if(u16Ch < M2M_WIFI_CH_1|| u16Ch > M2M_WIFI_CH_14)
    1276:	464b      	mov	r3, r9
    1278:	3b01      	subs	r3, #1
    127a:	b29b      	uxth	r3, r3
    127c:	2b0d      	cmp	r3, #13
    127e:	d903      	bls.n	1288 <m2m_wifi_connect_sc+0x44>
	{
		if(u16Ch!=M2M_WIFI_CH_ALL)
    1280:	464b      	mov	r3, r9
    1282:	2bff      	cmp	r3, #255	; 0xff
    1284:	d000      	beq.n	1288 <m2m_wifi_connect_sc+0x44>
    1286:	e07d      	b.n	1384 <m2m_wifi_connect_sc+0x140>
			ret = M2M_ERR_FAIL;
			goto ERR1;
		}
	}

	m2m_memcpy(strConnect.au8SSID, (uint8*)pcSsid, u8SsidLen);
    1288:	ae07      	add	r6, sp, #28
    128a:	0022      	movs	r2, r4
    128c:	9905      	ldr	r1, [sp, #20]
    128e:	205a      	movs	r0, #90	; 0x5a
    1290:	ab02      	add	r3, sp, #8
    1292:	469c      	mov	ip, r3
    1294:	4460      	add	r0, ip
    1296:	4b78      	ldr	r3, [pc, #480]	; (1478 <m2m_wifi_connect_sc+0x234>)
    1298:	4798      	blx	r3
	strConnect.au8SSID[u8SsidLen] = 0;
    129a:	1934      	adds	r4, r6, r4
    129c:	3446      	adds	r4, #70	; 0x46
    129e:	2300      	movs	r3, #0
    12a0:	7023      	strb	r3, [r4, #0]
	strConnect.u16Ch = NM_BSP_B_L_16(u16Ch);
    12a2:	3344      	adds	r3, #68	; 0x44
    12a4:	464a      	mov	r2, r9
    12a6:	52f2      	strh	r2, [r6, r3]
	
	/* Credentials will be Not be saved if u8NoSaveCred is set */ 
	strConnect.u8NoSaveCred = u8NoSaveCred ? 1:0;
    12a8:	4643      	mov	r3, r8
    12aa:	1e5a      	subs	r2, r3, #1
    12ac:	4193      	sbcs	r3, r2
    12ae:	2267      	movs	r2, #103	; 0x67
    12b0:	54b3      	strb	r3, [r6, r2]
	pstrAuthInfo = &strConnect.strSec;
	pstrAuthInfo->u8SecType	= u8SecType;
    12b2:	2341      	movs	r3, #65	; 0x41
    12b4:	54f5      	strb	r5, [r6, r3]

	if(u8SecType == M2M_WIFI_SEC_WEP)
    12b6:	2d03      	cmp	r5, #3
    12b8:	d100      	bne.n	12bc <m2m_wifi_connect_sc+0x78>
    12ba:	e071      	b.n	13a0 <m2m_wifi_connect_sc+0x15c>
			goto ERR1;
		}
		m2m_memcpy((uint8*)pstrWep->au8WepKey,(uint8*)pstrWepParams->au8WepKey, pstrWepParams->u8KeySz);
		pstrWep->au8WepKey[pstrWepParams->u8KeySz] = 0;
	}
	else if(u8SecType == M2M_WIFI_SEC_WPA_PSK)
    12bc:	2d02      	cmp	r5, #2
    12be:	d100      	bne.n	12c2 <m2m_wifi_connect_sc+0x7e>
    12c0:	e0aa      	b.n	1418 <m2m_wifi_connect_sc+0x1d4>
			ret = M2M_ERR_FAIL;
			goto ERR1;
		}
		m2m_memcpy(pstrAuthInfo->uniAuth.au8PSK, (uint8*)pvAuthInfo, u16KeyLen + 1);
	}
	else if(u8SecType == M2M_WIFI_SEC_802_1X)
    12c2:	2d04      	cmp	r5, #4
    12c4:	d100      	bne.n	12c8 <m2m_wifi_connect_sc+0x84>
    12c6:	e0c2      	b.n	144e <m2m_wifi_connect_sc+0x20a>
	{
		m2m_memcpy((uint8*)&pstrAuthInfo->uniAuth.strCred1x, (uint8*)pvAuthInfo, sizeof(tstr1xAuthCredentials));
	}
	else if(u8SecType == M2M_WIFI_SEC_OPEN);
    12c8:	2d01      	cmp	r5, #1
    12ca:	d000      	beq.n	12ce <m2m_wifi_connect_sc+0x8a>
    12cc:	e0c5      	b.n	145a <m2m_wifi_connect_sc+0x216>
		M2M_ERR("undefined sec type\n");
		ret = M2M_ERR_FAIL;
		goto ERR1;
	}

	ret = hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_CONNECT, (uint8*)&strConnect, sizeof(tstrM2mWifiConnect),NULL, 0,0);
    12ce:	2300      	movs	r3, #0
    12d0:	9302      	str	r3, [sp, #8]
    12d2:	9301      	str	r3, [sp, #4]
    12d4:	9300      	str	r3, [sp, #0]
    12d6:	336c      	adds	r3, #108	; 0x6c
    12d8:	aa07      	add	r2, sp, #28
    12da:	2128      	movs	r1, #40	; 0x28
    12dc:	2001      	movs	r0, #1
    12de:	4c67      	ldr	r4, [pc, #412]	; (147c <m2m_wifi_connect_sc+0x238>)
    12e0:	47a0      	blx	r4

ERR1:
	return ret;
}
    12e2:	b023      	add	sp, #140	; 0x8c
    12e4:	bc0c      	pop	{r2, r3}
    12e6:	4690      	mov	r8, r2
    12e8:	4699      	mov	r9, r3
    12ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
			M2M_ERR("Key is not valid\n");
    12ec:	4a64      	ldr	r2, [pc, #400]	; (1480 <m2m_wifi_connect_sc+0x23c>)
    12ee:	4965      	ldr	r1, [pc, #404]	; (1484 <m2m_wifi_connect_sc+0x240>)
    12f0:	4865      	ldr	r0, [pc, #404]	; (1488 <m2m_wifi_connect_sc+0x244>)
    12f2:	4b66      	ldr	r3, [pc, #408]	; (148c <m2m_wifi_connect_sc+0x248>)
    12f4:	4798      	blx	r3
    12f6:	4866      	ldr	r0, [pc, #408]	; (1490 <m2m_wifi_connect_sc+0x24c>)
    12f8:	4b66      	ldr	r3, [pc, #408]	; (1494 <m2m_wifi_connect_sc+0x250>)
    12fa:	4798      	blx	r3
    12fc:	200d      	movs	r0, #13
    12fe:	4b66      	ldr	r3, [pc, #408]	; (1498 <m2m_wifi_connect_sc+0x254>)
    1300:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    1302:	200c      	movs	r0, #12
    1304:	4240      	negs	r0, r0
			goto ERR1;
    1306:	e7ec      	b.n	12e2 <m2m_wifi_connect_sc+0x9e>
		if((u8SecType == M2M_WIFI_SEC_WPA_PSK) && (m2m_strlen(pvAuthInfo) == (M2M_MAX_PSK_LEN-1)))
    1308:	0038      	movs	r0, r7
    130a:	4b64      	ldr	r3, [pc, #400]	; (149c <m2m_wifi_connect_sc+0x258>)
    130c:	4798      	blx	r3
    130e:	2840      	cmp	r0, #64	; 0x40
    1310:	d1ad      	bne.n	126e <m2m_wifi_connect_sc+0x2a>
				if(pu8Psk[i]<'0' || (pu8Psk[i]>'9' && pu8Psk[i] < 'A')|| (pu8Psk[i]>'F' && pu8Psk[i] < 'a') || pu8Psk[i] > 'f')
    1312:	783b      	ldrb	r3, [r7, #0]
    1314:	001a      	movs	r2, r3
    1316:	3a30      	subs	r2, #48	; 0x30
    1318:	2a36      	cmp	r2, #54	; 0x36
    131a:	d817      	bhi.n	134c <m2m_wifi_connect_sc+0x108>
    131c:	3a0a      	subs	r2, #10
    131e:	2a06      	cmp	r2, #6
    1320:	d914      	bls.n	134c <m2m_wifi_connect_sc+0x108>
    1322:	3b47      	subs	r3, #71	; 0x47
    1324:	2b19      	cmp	r3, #25
    1326:	d911      	bls.n	134c <m2m_wifi_connect_sc+0x108>
    1328:	1c7a      	adds	r2, r7, #1
    132a:	0038      	movs	r0, r7
    132c:	3040      	adds	r0, #64	; 0x40
    132e:	7813      	ldrb	r3, [r2, #0]
    1330:	0019      	movs	r1, r3
    1332:	3930      	subs	r1, #48	; 0x30
    1334:	2936      	cmp	r1, #54	; 0x36
    1336:	d809      	bhi.n	134c <m2m_wifi_connect_sc+0x108>
    1338:	390a      	subs	r1, #10
    133a:	2906      	cmp	r1, #6
    133c:	d906      	bls.n	134c <m2m_wifi_connect_sc+0x108>
    133e:	3b47      	subs	r3, #71	; 0x47
    1340:	2b19      	cmp	r3, #25
    1342:	d903      	bls.n	134c <m2m_wifi_connect_sc+0x108>
    1344:	3201      	adds	r2, #1
			while(i < (M2M_MAX_PSK_LEN-1))
    1346:	4282      	cmp	r2, r0
    1348:	d1f1      	bne.n	132e <m2m_wifi_connect_sc+0xea>
    134a:	e790      	b.n	126e <m2m_wifi_connect_sc+0x2a>
					M2M_ERR("Invalid Key\n");
    134c:	4a54      	ldr	r2, [pc, #336]	; (14a0 <m2m_wifi_connect_sc+0x25c>)
    134e:	494d      	ldr	r1, [pc, #308]	; (1484 <m2m_wifi_connect_sc+0x240>)
    1350:	484d      	ldr	r0, [pc, #308]	; (1488 <m2m_wifi_connect_sc+0x244>)
    1352:	4b4e      	ldr	r3, [pc, #312]	; (148c <m2m_wifi_connect_sc+0x248>)
    1354:	4798      	blx	r3
    1356:	4853      	ldr	r0, [pc, #332]	; (14a4 <m2m_wifi_connect_sc+0x260>)
    1358:	4b4e      	ldr	r3, [pc, #312]	; (1494 <m2m_wifi_connect_sc+0x250>)
    135a:	4798      	blx	r3
    135c:	200d      	movs	r0, #13
    135e:	4b4e      	ldr	r3, [pc, #312]	; (1498 <m2m_wifi_connect_sc+0x254>)
    1360:	4798      	blx	r3
					ret = M2M_ERR_FAIL;
    1362:	200c      	movs	r0, #12
    1364:	4240      	negs	r0, r0
					goto ERR1;
    1366:	e7bc      	b.n	12e2 <m2m_wifi_connect_sc+0x9e>
		M2M_ERR("SSID LEN INVALID\n");
    1368:	4a4f      	ldr	r2, [pc, #316]	; (14a8 <m2m_wifi_connect_sc+0x264>)
    136a:	4946      	ldr	r1, [pc, #280]	; (1484 <m2m_wifi_connect_sc+0x240>)
    136c:	4846      	ldr	r0, [pc, #280]	; (1488 <m2m_wifi_connect_sc+0x244>)
    136e:	4b47      	ldr	r3, [pc, #284]	; (148c <m2m_wifi_connect_sc+0x248>)
    1370:	4798      	blx	r3
    1372:	484e      	ldr	r0, [pc, #312]	; (14ac <m2m_wifi_connect_sc+0x268>)
    1374:	4b47      	ldr	r3, [pc, #284]	; (1494 <m2m_wifi_connect_sc+0x250>)
    1376:	4798      	blx	r3
    1378:	200d      	movs	r0, #13
    137a:	4b47      	ldr	r3, [pc, #284]	; (1498 <m2m_wifi_connect_sc+0x254>)
    137c:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
    137e:	200c      	movs	r0, #12
    1380:	4240      	negs	r0, r0
		goto ERR1;
    1382:	e7ae      	b.n	12e2 <m2m_wifi_connect_sc+0x9e>
			M2M_ERR("CH INVALID\n");
    1384:	4a4a      	ldr	r2, [pc, #296]	; (14b0 <m2m_wifi_connect_sc+0x26c>)
    1386:	493f      	ldr	r1, [pc, #252]	; (1484 <m2m_wifi_connect_sc+0x240>)
    1388:	483f      	ldr	r0, [pc, #252]	; (1488 <m2m_wifi_connect_sc+0x244>)
    138a:	4b40      	ldr	r3, [pc, #256]	; (148c <m2m_wifi_connect_sc+0x248>)
    138c:	4798      	blx	r3
    138e:	4849      	ldr	r0, [pc, #292]	; (14b4 <m2m_wifi_connect_sc+0x270>)
    1390:	4b40      	ldr	r3, [pc, #256]	; (1494 <m2m_wifi_connect_sc+0x250>)
    1392:	4798      	blx	r3
    1394:	200d      	movs	r0, #13
    1396:	4b40      	ldr	r3, [pc, #256]	; (1498 <m2m_wifi_connect_sc+0x254>)
    1398:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    139a:	200c      	movs	r0, #12
    139c:	4240      	negs	r0, r0
			goto ERR1;
    139e:	e7a0      	b.n	12e2 <m2m_wifi_connect_sc+0x9e>
		pstrWep->u8KeyIndx =pstrWepParams->u8KeyIndx-1;
    13a0:	783b      	ldrb	r3, [r7, #0]
    13a2:	3b01      	subs	r3, #1
    13a4:	b2db      	uxtb	r3, r3
    13a6:	aa07      	add	r2, sp, #28
    13a8:	7013      	strb	r3, [r2, #0]
		if(pstrWep->u8KeyIndx >= WEP_KEY_MAX_INDEX)
    13aa:	2b03      	cmp	r3, #3
    13ac:	d817      	bhi.n	13de <m2m_wifi_connect_sc+0x19a>
		pstrWep->u8KeySz = pstrWepParams->u8KeySz-1;
    13ae:	787a      	ldrb	r2, [r7, #1]
    13b0:	1e51      	subs	r1, r2, #1
    13b2:	ab07      	add	r3, sp, #28
    13b4:	7059      	strb	r1, [r3, #1]
		if ((pstrWep->u8KeySz != WEP_40_KEY_STRING_SIZE)&& (pstrWep->u8KeySz != WEP_104_KEY_STRING_SIZE))
    13b6:	2310      	movs	r3, #16
    13b8:	0011      	movs	r1, r2
    13ba:	4399      	bics	r1, r3
    13bc:	290b      	cmp	r1, #11
    13be:	d01d      	beq.n	13fc <m2m_wifi_connect_sc+0x1b8>
			M2M_ERR("Invalid Wep key length %d\n", pstrWep->u8KeySz);
    13c0:	4a3d      	ldr	r2, [pc, #244]	; (14b8 <m2m_wifi_connect_sc+0x274>)
    13c2:	4930      	ldr	r1, [pc, #192]	; (1484 <m2m_wifi_connect_sc+0x240>)
    13c4:	4830      	ldr	r0, [pc, #192]	; (1488 <m2m_wifi_connect_sc+0x244>)
    13c6:	4c31      	ldr	r4, [pc, #196]	; (148c <m2m_wifi_connect_sc+0x248>)
    13c8:	47a0      	blx	r4
    13ca:	ab07      	add	r3, sp, #28
    13cc:	7859      	ldrb	r1, [r3, #1]
    13ce:	483b      	ldr	r0, [pc, #236]	; (14bc <m2m_wifi_connect_sc+0x278>)
    13d0:	47a0      	blx	r4
    13d2:	200d      	movs	r0, #13
    13d4:	4b30      	ldr	r3, [pc, #192]	; (1498 <m2m_wifi_connect_sc+0x254>)
    13d6:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    13d8:	200c      	movs	r0, #12
    13da:	4240      	negs	r0, r0
			goto ERR1;
    13dc:	e781      	b.n	12e2 <m2m_wifi_connect_sc+0x9e>
			M2M_ERR("Invalid Wep key index %d\n", pstrWep->u8KeyIndx);
    13de:	4a38      	ldr	r2, [pc, #224]	; (14c0 <m2m_wifi_connect_sc+0x27c>)
    13e0:	4928      	ldr	r1, [pc, #160]	; (1484 <m2m_wifi_connect_sc+0x240>)
    13e2:	4829      	ldr	r0, [pc, #164]	; (1488 <m2m_wifi_connect_sc+0x244>)
    13e4:	4c29      	ldr	r4, [pc, #164]	; (148c <m2m_wifi_connect_sc+0x248>)
    13e6:	47a0      	blx	r4
    13e8:	ab07      	add	r3, sp, #28
    13ea:	7819      	ldrb	r1, [r3, #0]
    13ec:	4835      	ldr	r0, [pc, #212]	; (14c4 <m2m_wifi_connect_sc+0x280>)
    13ee:	47a0      	blx	r4
    13f0:	200d      	movs	r0, #13
    13f2:	4b29      	ldr	r3, [pc, #164]	; (1498 <m2m_wifi_connect_sc+0x254>)
    13f4:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    13f6:	200c      	movs	r0, #12
    13f8:	4240      	negs	r0, r0
			goto ERR1;
    13fa:	e772      	b.n	12e2 <m2m_wifi_connect_sc+0x9e>
		m2m_memcpy((uint8*)pstrWep->au8WepKey,(uint8*)pstrWepParams->au8WepKey, pstrWepParams->u8KeySz);
    13fc:	1cb9      	adds	r1, r7, #2
    13fe:	2016      	movs	r0, #22
    1400:	ab02      	add	r3, sp, #8
    1402:	469c      	mov	ip, r3
    1404:	4460      	add	r0, ip
    1406:	4b1c      	ldr	r3, [pc, #112]	; (1478 <m2m_wifi_connect_sc+0x234>)
    1408:	4798      	blx	r3
		pstrWep->au8WepKey[pstrWepParams->u8KeySz] = 0;
    140a:	787b      	ldrb	r3, [r7, #1]
    140c:	aa07      	add	r2, sp, #28
    140e:	4694      	mov	ip, r2
    1410:	4463      	add	r3, ip
    1412:	2200      	movs	r2, #0
    1414:	709a      	strb	r2, [r3, #2]
    1416:	e75a      	b.n	12ce <m2m_wifi_connect_sc+0x8a>
		uint16	u16KeyLen = m2m_strlen((uint8*)pvAuthInfo);
    1418:	0038      	movs	r0, r7
    141a:	4b20      	ldr	r3, [pc, #128]	; (149c <m2m_wifi_connect_sc+0x258>)
    141c:	4798      	blx	r3
		if((u16KeyLen <= 0)||(u16KeyLen >= M2M_MAX_PSK_LEN))
    141e:	1e43      	subs	r3, r0, #1
    1420:	b29b      	uxth	r3, r3
    1422:	2b3f      	cmp	r3, #63	; 0x3f
    1424:	d805      	bhi.n	1432 <m2m_wifi_connect_sc+0x1ee>
		m2m_memcpy(pstrAuthInfo->uniAuth.au8PSK, (uint8*)pvAuthInfo, u16KeyLen + 1);
    1426:	1c42      	adds	r2, r0, #1
    1428:	0039      	movs	r1, r7
    142a:	a807      	add	r0, sp, #28
    142c:	4b12      	ldr	r3, [pc, #72]	; (1478 <m2m_wifi_connect_sc+0x234>)
    142e:	4798      	blx	r3
    1430:	e74d      	b.n	12ce <m2m_wifi_connect_sc+0x8a>
			M2M_ERR("Incorrect PSK key length\n");
    1432:	4a25      	ldr	r2, [pc, #148]	; (14c8 <m2m_wifi_connect_sc+0x284>)
    1434:	4913      	ldr	r1, [pc, #76]	; (1484 <m2m_wifi_connect_sc+0x240>)
    1436:	4814      	ldr	r0, [pc, #80]	; (1488 <m2m_wifi_connect_sc+0x244>)
    1438:	4b14      	ldr	r3, [pc, #80]	; (148c <m2m_wifi_connect_sc+0x248>)
    143a:	4798      	blx	r3
    143c:	4823      	ldr	r0, [pc, #140]	; (14cc <m2m_wifi_connect_sc+0x288>)
    143e:	4b15      	ldr	r3, [pc, #84]	; (1494 <m2m_wifi_connect_sc+0x250>)
    1440:	4798      	blx	r3
    1442:	200d      	movs	r0, #13
    1444:	4b14      	ldr	r3, [pc, #80]	; (1498 <m2m_wifi_connect_sc+0x254>)
    1446:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    1448:	200c      	movs	r0, #12
    144a:	4240      	negs	r0, r0
			goto ERR1;
    144c:	e749      	b.n	12e2 <m2m_wifi_connect_sc+0x9e>
		m2m_memcpy((uint8*)&pstrAuthInfo->uniAuth.strCred1x, (uint8*)pvAuthInfo, sizeof(tstr1xAuthCredentials));
    144e:	223e      	movs	r2, #62	; 0x3e
    1450:	0039      	movs	r1, r7
    1452:	a807      	add	r0, sp, #28
    1454:	4b08      	ldr	r3, [pc, #32]	; (1478 <m2m_wifi_connect_sc+0x234>)
    1456:	4798      	blx	r3
    1458:	e739      	b.n	12ce <m2m_wifi_connect_sc+0x8a>
		M2M_ERR("undefined sec type\n");
    145a:	4a1d      	ldr	r2, [pc, #116]	; (14d0 <m2m_wifi_connect_sc+0x28c>)
    145c:	4909      	ldr	r1, [pc, #36]	; (1484 <m2m_wifi_connect_sc+0x240>)
    145e:	480a      	ldr	r0, [pc, #40]	; (1488 <m2m_wifi_connect_sc+0x244>)
    1460:	4b0a      	ldr	r3, [pc, #40]	; (148c <m2m_wifi_connect_sc+0x248>)
    1462:	4798      	blx	r3
    1464:	481b      	ldr	r0, [pc, #108]	; (14d4 <m2m_wifi_connect_sc+0x290>)
    1466:	4b0b      	ldr	r3, [pc, #44]	; (1494 <m2m_wifi_connect_sc+0x250>)
    1468:	4798      	blx	r3
    146a:	200d      	movs	r0, #13
    146c:	4b0a      	ldr	r3, [pc, #40]	; (1498 <m2m_wifi_connect_sc+0x254>)
    146e:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
    1470:	200c      	movs	r0, #12
    1472:	4240      	negs	r0, r0
		goto ERR1;
    1474:	e735      	b.n	12e2 <m2m_wifi_connect_sc+0x9e>
    1476:	46c0      	nop			; (mov r8, r8)
    1478:	0000057d 	.word	0x0000057d
    147c:	000006a5 	.word	0x000006a5
    1480:	0000021f 	.word	0x0000021f
    1484:	000102f0 	.word	0x000102f0
    1488:	0000ff6c 	.word	0x0000ff6c
    148c:	0000ea09 	.word	0x0000ea09
    1490:	00010338 	.word	0x00010338
    1494:	0000eb25 	.word	0x0000eb25
    1498:	0000ea3d 	.word	0x0000ea3d
    149c:	000005a1 	.word	0x000005a1
    14a0:	0000022b 	.word	0x0000022b
    14a4:	0001034c 	.word	0x0001034c
    14a8:	00000236 	.word	0x00000236
    14ac:	00010358 	.word	0x00010358
    14b0:	0000023f 	.word	0x0000023f
    14b4:	0001036c 	.word	0x0001036c
    14b8:	0000025d 	.word	0x0000025d
    14bc:	00010394 	.word	0x00010394
    14c0:	00000256 	.word	0x00000256
    14c4:	00010378 	.word	0x00010378
    14c8:	00000269 	.word	0x00000269
    14cc:	000103b0 	.word	0x000103b0
    14d0:	00000276 	.word	0x00000276
    14d4:	000103cc 	.word	0x000103cc

000014d8 <m2m_wifi_connect>:
{
    14d8:	b530      	push	{r4, r5, lr}
    14da:	b083      	sub	sp, #12
    14dc:	ac06      	add	r4, sp, #24
    14de:	8824      	ldrh	r4, [r4, #0]
	return m2m_wifi_connect_sc(pcSsid, u8SsidLen, u8SecType, pvAuthInfo,  u16Ch,0);
    14e0:	2500      	movs	r5, #0
    14e2:	9501      	str	r5, [sp, #4]
    14e4:	9400      	str	r4, [sp, #0]
    14e6:	4c02      	ldr	r4, [pc, #8]	; (14f0 <m2m_wifi_connect+0x18>)
    14e8:	47a0      	blx	r4
}
    14ea:	b003      	add	sp, #12
    14ec:	bd30      	pop	{r4, r5, pc}
    14ee:	46c0      	nop			; (mov r8, r8)
    14f0:	00001245 	.word	0x00001245

000014f4 <m2m_wifi_request_dhcp_client>:

sint8 m2m_wifi_request_dhcp_client(void)
{
	/*legacy API should be removed */
	return 0;
}
    14f4:	2000      	movs	r0, #0
    14f6:	4770      	bx	lr

000014f8 <chip_apply_conf>:

#define TIMEOUT						(0xfffffffful)
#define WAKUP_TRAILS_TIMEOUT		(4)

sint8 chip_apply_conf(uint32 u32Conf)
{
    14f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    14fa:	b083      	sub	sp, #12
#endif
#ifdef __DISABLE_FIRMWARE_LOGS__
	val32 |= rHAVE_LOGS_DISABLED_BIT;
#endif

	val32 |= rHAVE_RESERVED1_BIT;
    14fc:	2580      	movs	r5, #128	; 0x80
    14fe:	006d      	lsls	r5, r5, #1
    1500:	4305      	orrs	r5, r0
	do  {
		nm_write_reg(rNMI_GP_REG_1, val32);
    1502:	24a5      	movs	r4, #165	; 0xa5
    1504:	0164      	lsls	r4, r4, #5
    1506:	4f08      	ldr	r7, [pc, #32]	; (1528 <chip_apply_conf+0x30>)
		if(val32 != 0) {		
			uint32 reg = 0;
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
    1508:	4e08      	ldr	r6, [pc, #32]	; (152c <chip_apply_conf+0x34>)
		nm_write_reg(rNMI_GP_REG_1, val32);
    150a:	0029      	movs	r1, r5
    150c:	0020      	movs	r0, r4
    150e:	47b8      	blx	r7
			uint32 reg = 0;
    1510:	2300      	movs	r3, #0
    1512:	9301      	str	r3, [sp, #4]
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
    1514:	a901      	add	r1, sp, #4
    1516:	0020      	movs	r0, r4
    1518:	47b0      	blx	r6
			if(ret == M2M_SUCCESS) {
    151a:	2800      	cmp	r0, #0
    151c:	d1f5      	bne.n	150a <chip_apply_conf+0x12>
				if(reg == val32)
    151e:	9b01      	ldr	r3, [sp, #4]
    1520:	429d      	cmp	r5, r3
    1522:	d1f2      	bne.n	150a <chip_apply_conf+0x12>
			break;
		}
	} while(1);

	return M2M_SUCCESS;
}
    1524:	b003      	add	sp, #12
    1526:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1528:	000019e9 	.word	0x000019e9
    152c:	000019dd 	.word	0x000019dd

00001530 <enable_interrupts>:
		nm_write_reg(WAKE_CLK_REG, reg);
	}
}

sint8 enable_interrupts(void)
{
    1530:	b500      	push	{lr}
    1532:	b083      	sub	sp, #12
	uint32 reg = 0;
    1534:	2300      	movs	r3, #0
    1536:	9301      	str	r3, [sp, #4]
	sint8 ret = M2M_SUCCESS;
	/**
	interrupt pin mux select
	**/
	ret = nm_read_reg_with_ret(NMI_PIN_MUX_0, &reg);
    1538:	a901      	add	r1, sp, #4
    153a:	4811      	ldr	r0, [pc, #68]	; (1580 <enable_interrupts+0x50>)
    153c:	4b11      	ldr	r3, [pc, #68]	; (1584 <enable_interrupts+0x54>)
    153e:	4798      	blx	r3
	if (M2M_SUCCESS != ret) goto ERR1;
    1540:	2800      	cmp	r0, #0
    1542:	d001      	beq.n	1548 <enable_interrupts+0x18>
	reg |= ((uint32) 1 << 16);
	ret = nm_write_reg(NMI_INTR_ENABLE, reg);
	if (M2M_SUCCESS != ret) goto ERR1;
ERR1:	
	return ret;
}
    1544:	b003      	add	sp, #12
    1546:	bd00      	pop	{pc}
	reg |= ((uint32) 1 << 8);
    1548:	2180      	movs	r1, #128	; 0x80
    154a:	0049      	lsls	r1, r1, #1
    154c:	9b01      	ldr	r3, [sp, #4]
    154e:	4319      	orrs	r1, r3
    1550:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_PIN_MUX_0, reg);
    1552:	480b      	ldr	r0, [pc, #44]	; (1580 <enable_interrupts+0x50>)
    1554:	4b0c      	ldr	r3, [pc, #48]	; (1588 <enable_interrupts+0x58>)
    1556:	4798      	blx	r3
	if (M2M_SUCCESS != ret) goto ERR1;
    1558:	2800      	cmp	r0, #0
    155a:	d1f3      	bne.n	1544 <enable_interrupts+0x14>
	ret = nm_read_reg_with_ret(NMI_INTR_ENABLE, &reg);
    155c:	a901      	add	r1, sp, #4
    155e:	20d0      	movs	r0, #208	; 0xd0
    1560:	0140      	lsls	r0, r0, #5
    1562:	4b08      	ldr	r3, [pc, #32]	; (1584 <enable_interrupts+0x54>)
    1564:	4798      	blx	r3
	if (M2M_SUCCESS != ret) goto ERR1;
    1566:	2800      	cmp	r0, #0
    1568:	d1ec      	bne.n	1544 <enable_interrupts+0x14>
	reg |= ((uint32) 1 << 16);
    156a:	2180      	movs	r1, #128	; 0x80
    156c:	0249      	lsls	r1, r1, #9
    156e:	9b01      	ldr	r3, [sp, #4]
    1570:	4319      	orrs	r1, r3
    1572:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_INTR_ENABLE, reg);
    1574:	20d0      	movs	r0, #208	; 0xd0
    1576:	0140      	lsls	r0, r0, #5
    1578:	4b03      	ldr	r3, [pc, #12]	; (1588 <enable_interrupts+0x58>)
    157a:	4798      	blx	r3
    157c:	e7e2      	b.n	1544 <enable_interrupts+0x14>
    157e:	46c0      	nop			; (mov r8, r8)
    1580:	00001408 	.word	0x00001408
    1584:	000019dd 	.word	0x000019dd
    1588:	000019e9 	.word	0x000019e9

0000158c <nmi_get_chipid>:
	nm_bsp_sleep(1);
	return ret;
}

uint32 nmi_get_chipid(void)
{
    158c:	b510      	push	{r4, lr}
    158e:	b082      	sub	sp, #8
	static uint32 chipid = 0;

	if (chipid == 0) {
    1590:	4b28      	ldr	r3, [pc, #160]	; (1634 <nmi_get_chipid+0xa8>)
    1592:	681c      	ldr	r4, [r3, #0]
    1594:	2c00      	cmp	r4, #0
    1596:	d004      	beq.n	15a2 <nmi_get_chipid+0x16>
		/*M2M is by default have SPI flash*/
		chipid &= ~(0x0f0000);
		chipid |= 0x050000;
#endif /* PROBE_FLASH */
	}
	return chipid;
    1598:	4b26      	ldr	r3, [pc, #152]	; (1634 <nmi_get_chipid+0xa8>)
    159a:	681c      	ldr	r4, [r3, #0]
}
    159c:	0020      	movs	r0, r4
    159e:	b002      	add	sp, #8
    15a0:	bd10      	pop	{r4, pc}
		if((nm_read_reg_with_ret(0x1000, &chipid)) != M2M_SUCCESS) {
    15a2:	0019      	movs	r1, r3
    15a4:	2080      	movs	r0, #128	; 0x80
    15a6:	0140      	lsls	r0, r0, #5
    15a8:	4b23      	ldr	r3, [pc, #140]	; (1638 <nmi_get_chipid+0xac>)
    15aa:	4798      	blx	r3
    15ac:	2800      	cmp	r0, #0
    15ae:	d003      	beq.n	15b8 <nmi_get_chipid+0x2c>
			chipid = 0;
    15b0:	2200      	movs	r2, #0
    15b2:	4b20      	ldr	r3, [pc, #128]	; (1634 <nmi_get_chipid+0xa8>)
    15b4:	601a      	str	r2, [r3, #0]
			return 0;
    15b6:	e7f1      	b.n	159c <nmi_get_chipid+0x10>
		if((nm_read_reg_with_ret(0x13f4, &rfrevid)) != M2M_SUCCESS) {
    15b8:	a901      	add	r1, sp, #4
    15ba:	4820      	ldr	r0, [pc, #128]	; (163c <nmi_get_chipid+0xb0>)
    15bc:	4b1e      	ldr	r3, [pc, #120]	; (1638 <nmi_get_chipid+0xac>)
    15be:	4798      	blx	r3
    15c0:	2800      	cmp	r0, #0
    15c2:	d003      	beq.n	15cc <nmi_get_chipid+0x40>
			chipid = 0;
    15c4:	2200      	movs	r2, #0
    15c6:	4b1b      	ldr	r3, [pc, #108]	; (1634 <nmi_get_chipid+0xa8>)
    15c8:	601a      	str	r2, [r3, #0]
			return 0;
    15ca:	e7e7      	b.n	159c <nmi_get_chipid+0x10>
		if (chipid == 0x1002a0)  {
    15cc:	4b19      	ldr	r3, [pc, #100]	; (1634 <nmi_get_chipid+0xa8>)
    15ce:	681b      	ldr	r3, [r3, #0]
    15d0:	4a1b      	ldr	r2, [pc, #108]	; (1640 <nmi_get_chipid+0xb4>)
    15d2:	4293      	cmp	r3, r2
    15d4:	d00e      	beq.n	15f4 <nmi_get_chipid+0x68>
		} else if(chipid == 0x1002b0) {
    15d6:	4a1b      	ldr	r2, [pc, #108]	; (1644 <nmi_get_chipid+0xb8>)
    15d8:	4293      	cmp	r3, r2
    15da:	d012      	beq.n	1602 <nmi_get_chipid+0x76>
		}else if(chipid == 0x1000F0) { 
    15dc:	4a1a      	ldr	r2, [pc, #104]	; (1648 <nmi_get_chipid+0xbc>)
    15de:	4293      	cmp	r3, r2
    15e0:	d01c      	beq.n	161c <nmi_get_chipid+0x90>
		chipid |= 0x050000;
    15e2:	4914      	ldr	r1, [pc, #80]	; (1634 <nmi_get_chipid+0xa8>)
		chipid &= ~(0x0f0000);
    15e4:	4a19      	ldr	r2, [pc, #100]	; (164c <nmi_get_chipid+0xc0>)
    15e6:	680b      	ldr	r3, [r1, #0]
    15e8:	401a      	ands	r2, r3
		chipid |= 0x050000;
    15ea:	23a0      	movs	r3, #160	; 0xa0
    15ec:	02db      	lsls	r3, r3, #11
    15ee:	4313      	orrs	r3, r2
    15f0:	600b      	str	r3, [r1, #0]
    15f2:	e7d1      	b.n	1598 <nmi_get_chipid+0xc>
			if (rfrevid == 0x1) { /* 1002A0 */
    15f4:	9b01      	ldr	r3, [sp, #4]
    15f6:	2b01      	cmp	r3, #1
    15f8:	d0f3      	beq.n	15e2 <nmi_get_chipid+0x56>
				chipid = 0x1002a1;
    15fa:	4a15      	ldr	r2, [pc, #84]	; (1650 <nmi_get_chipid+0xc4>)
    15fc:	4b0d      	ldr	r3, [pc, #52]	; (1634 <nmi_get_chipid+0xa8>)
    15fe:	601a      	str	r2, [r3, #0]
    1600:	e7ef      	b.n	15e2 <nmi_get_chipid+0x56>
			if(rfrevid == 3) { /* 1002B0 */
    1602:	9b01      	ldr	r3, [sp, #4]
    1604:	2b03      	cmp	r3, #3
    1606:	d0ec      	beq.n	15e2 <nmi_get_chipid+0x56>
			} else if(rfrevid == 4) { /* 1002B1 */
    1608:	2b04      	cmp	r3, #4
    160a:	d003      	beq.n	1614 <nmi_get_chipid+0x88>
				chipid = 0x1002b2;
    160c:	4a11      	ldr	r2, [pc, #68]	; (1654 <nmi_get_chipid+0xc8>)
    160e:	4b09      	ldr	r3, [pc, #36]	; (1634 <nmi_get_chipid+0xa8>)
    1610:	601a      	str	r2, [r3, #0]
    1612:	e7e6      	b.n	15e2 <nmi_get_chipid+0x56>
				chipid = 0x1002b1;
    1614:	4a10      	ldr	r2, [pc, #64]	; (1658 <nmi_get_chipid+0xcc>)
    1616:	4b07      	ldr	r3, [pc, #28]	; (1634 <nmi_get_chipid+0xa8>)
    1618:	601a      	str	r2, [r3, #0]
    161a:	e7e2      	b.n	15e2 <nmi_get_chipid+0x56>
			if((nm_read_reg_with_ret(0x3B0000, &chipid)) != M2M_SUCCESS) {
    161c:	4905      	ldr	r1, [pc, #20]	; (1634 <nmi_get_chipid+0xa8>)
    161e:	20ec      	movs	r0, #236	; 0xec
    1620:	0380      	lsls	r0, r0, #14
    1622:	4b05      	ldr	r3, [pc, #20]	; (1638 <nmi_get_chipid+0xac>)
    1624:	4798      	blx	r3
    1626:	2800      	cmp	r0, #0
    1628:	d0db      	beq.n	15e2 <nmi_get_chipid+0x56>
			chipid = 0;
    162a:	2200      	movs	r2, #0
    162c:	4b01      	ldr	r3, [pc, #4]	; (1634 <nmi_get_chipid+0xa8>)
    162e:	601a      	str	r2, [r3, #0]
			return 0;
    1630:	e7b4      	b.n	159c <nmi_get_chipid+0x10>
    1632:	46c0      	nop			; (mov r8, r8)
    1634:	200001e0 	.word	0x200001e0
    1638:	000019dd 	.word	0x000019dd
    163c:	000013f4 	.word	0x000013f4
    1640:	001002a0 	.word	0x001002a0
    1644:	001002b0 	.word	0x001002b0
    1648:	001000f0 	.word	0x001000f0
    164c:	fff0ffff 	.word	0xfff0ffff
    1650:	001002a1 	.word	0x001002a1
    1654:	001002b2 	.word	0x001002b2
    1658:	001002b1 	.word	0x001002b1

0000165c <chip_sleep>:

	/* Do PLL update */
	nmi_update_pll();
}
sint8 chip_sleep(void)
{
    165c:	b530      	push	{r4, r5, lr}
    165e:	b083      	sub	sp, #12
	uint32 reg;
	sint8 ret = M2M_SUCCESS;
	
	while(1)
	{
		ret = nm_read_reg_with_ret(CORT_HOST_COMM,&reg);
    1660:	4c16      	ldr	r4, [pc, #88]	; (16bc <chip_sleep+0x60>)
		if(ret != M2M_SUCCESS) goto ERR1;
		if((reg & NBIT0) == 0) break;
    1662:	2501      	movs	r5, #1
		ret = nm_read_reg_with_ret(CORT_HOST_COMM,&reg);
    1664:	a901      	add	r1, sp, #4
    1666:	2010      	movs	r0, #16
    1668:	47a0      	blx	r4
		if(ret != M2M_SUCCESS) goto ERR1;
    166a:	2800      	cmp	r0, #0
    166c:	d11c      	bne.n	16a8 <chip_sleep+0x4c>
		if((reg & NBIT0) == 0) break;
    166e:	9b01      	ldr	r3, [sp, #4]
    1670:	422b      	tst	r3, r5
    1672:	d1f7      	bne.n	1664 <chip_sleep+0x8>
	}
	
	/* Clear bit 1 */
	ret = nm_read_reg_with_ret(WAKE_CLK_REG, &reg);
    1674:	a901      	add	r1, sp, #4
    1676:	3001      	adds	r0, #1
    1678:	4b10      	ldr	r3, [pc, #64]	; (16bc <chip_sleep+0x60>)
    167a:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
    167c:	2800      	cmp	r0, #0
    167e:	d113      	bne.n	16a8 <chip_sleep+0x4c>
	if(reg & NBIT1)
    1680:	9901      	ldr	r1, [sp, #4]
    1682:	078b      	lsls	r3, r1, #30
    1684:	d507      	bpl.n	1696 <chip_sleep+0x3a>
	{
		reg &=~NBIT1;
    1686:	2302      	movs	r3, #2
    1688:	4399      	bics	r1, r3
    168a:	9101      	str	r1, [sp, #4]
		ret = nm_write_reg(WAKE_CLK_REG, reg);
    168c:	3001      	adds	r0, #1
    168e:	4b0c      	ldr	r3, [pc, #48]	; (16c0 <chip_sleep+0x64>)
    1690:	4798      	blx	r3
		if(ret != M2M_SUCCESS)goto ERR1;
    1692:	2800      	cmp	r0, #0
    1694:	d108      	bne.n	16a8 <chip_sleep+0x4c>
	}
	
	ret = nm_read_reg_with_ret(HOST_CORT_COMM, &reg);
    1696:	a901      	add	r1, sp, #4
    1698:	200b      	movs	r0, #11
    169a:	4b08      	ldr	r3, [pc, #32]	; (16bc <chip_sleep+0x60>)
    169c:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
    169e:	2800      	cmp	r0, #0
    16a0:	d102      	bne.n	16a8 <chip_sleep+0x4c>
	if(reg & NBIT0)
    16a2:	9901      	ldr	r1, [sp, #4]
    16a4:	07cb      	lsls	r3, r1, #31
    16a6:	d401      	bmi.n	16ac <chip_sleep+0x50>
		if(ret != M2M_SUCCESS)goto ERR1;
	}

ERR1:
	return ret;
}
    16a8:	b003      	add	sp, #12
    16aa:	bd30      	pop	{r4, r5, pc}
		reg &= ~NBIT0;
    16ac:	2301      	movs	r3, #1
    16ae:	4399      	bics	r1, r3
    16b0:	9101      	str	r1, [sp, #4]
		ret = nm_write_reg(HOST_CORT_COMM, reg);
    16b2:	300b      	adds	r0, #11
    16b4:	4b02      	ldr	r3, [pc, #8]	; (16c0 <chip_sleep+0x64>)
    16b6:	4798      	blx	r3
    16b8:	e7f6      	b.n	16a8 <chip_sleep+0x4c>
    16ba:	46c0      	nop			; (mov r8, r8)
    16bc:	000019dd 	.word	0x000019dd
    16c0:	000019e9 	.word	0x000019e9

000016c4 <chip_wake>:
sint8 chip_wake(void)
{
    16c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    16c6:	b083      	sub	sp, #12
	sint8 ret = M2M_SUCCESS;
	uint32 reg = 0, clk_status_reg = 0,trials = 0;
    16c8:	2300      	movs	r3, #0
    16ca:	9301      	str	r3, [sp, #4]
    16cc:	9300      	str	r3, [sp, #0]

	ret = nm_read_reg_with_ret(HOST_CORT_COMM, &reg);
    16ce:	a901      	add	r1, sp, #4
    16d0:	200b      	movs	r0, #11
    16d2:	4b28      	ldr	r3, [pc, #160]	; (1774 <chip_wake+0xb0>)
    16d4:	4798      	blx	r3
    16d6:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    16d8:	d130      	bne.n	173c <chip_wake+0x78>
	
	if(!(reg & NBIT0))
    16da:	9901      	ldr	r1, [sp, #4]
    16dc:	07cb      	lsls	r3, r1, #31
    16de:	d406      	bmi.n	16ee <chip_wake+0x2a>
	{
		/*USE bit 0 to indicate host wakeup*/
		ret = nm_write_reg(HOST_CORT_COMM, reg|NBIT0);
    16e0:	2301      	movs	r3, #1
    16e2:	4319      	orrs	r1, r3
    16e4:	200b      	movs	r0, #11
    16e6:	4b24      	ldr	r3, [pc, #144]	; (1778 <chip_wake+0xb4>)
    16e8:	4798      	blx	r3
    16ea:	1e04      	subs	r4, r0, #0
		if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    16ec:	d126      	bne.n	173c <chip_wake+0x78>
	}
		
	ret = nm_read_reg_with_ret(WAKE_CLK_REG, &reg);
    16ee:	a901      	add	r1, sp, #4
    16f0:	2001      	movs	r0, #1
    16f2:	4b20      	ldr	r3, [pc, #128]	; (1774 <chip_wake+0xb0>)
    16f4:	4798      	blx	r3
    16f6:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    16f8:	d120      	bne.n	173c <chip_wake+0x78>
	/* Set bit 1 */
	if(!(reg & NBIT1))
    16fa:	9901      	ldr	r1, [sp, #4]
    16fc:	078b      	lsls	r3, r1, #30
    16fe:	d520      	bpl.n	1742 <chip_wake+0x7e>
{
    1700:	2505      	movs	r5, #5
		if(ret != M2M_SUCCESS) goto _WAKE_EXIT;	
	}

	do
	{
		ret = nm_read_reg_with_ret(CLOCKS_EN_REG, &clk_status_reg);
    1702:	4f1c      	ldr	r7, [pc, #112]	; (1774 <chip_wake+0xb0>)
			goto _WAKE_EXIT;
		}
		if(clk_status_reg & NBIT2) {
			break;
		}
		nm_bsp_sleep(2);
    1704:	4e1d      	ldr	r6, [pc, #116]	; (177c <chip_wake+0xb8>)
		ret = nm_read_reg_with_ret(CLOCKS_EN_REG, &clk_status_reg);
    1706:	4669      	mov	r1, sp
    1708:	200f      	movs	r0, #15
    170a:	47b8      	blx	r7
    170c:	1e04      	subs	r4, r0, #0
		if(ret != M2M_SUCCESS) {
    170e:	d120      	bne.n	1752 <chip_wake+0x8e>
		if(clk_status_reg & NBIT2) {
    1710:	9b00      	ldr	r3, [sp, #0]
    1712:	075b      	lsls	r3, r3, #29
    1714:	d42b      	bmi.n	176e <chip_wake+0xaa>
		nm_bsp_sleep(2);
    1716:	2002      	movs	r0, #2
    1718:	47b0      	blx	r6
    171a:	3d01      	subs	r5, #1
		trials++;
		if(trials > WAKUP_TRAILS_TIMEOUT)
    171c:	2d00      	cmp	r5, #0
    171e:	d1f2      	bne.n	1706 <chip_wake+0x42>
		{
			M2M_ERR("Failed to wakup the chip\n");
    1720:	22af      	movs	r2, #175	; 0xaf
    1722:	0052      	lsls	r2, r2, #1
    1724:	4916      	ldr	r1, [pc, #88]	; (1780 <chip_wake+0xbc>)
    1726:	4817      	ldr	r0, [pc, #92]	; (1784 <chip_wake+0xc0>)
    1728:	4b17      	ldr	r3, [pc, #92]	; (1788 <chip_wake+0xc4>)
    172a:	4798      	blx	r3
    172c:	4817      	ldr	r0, [pc, #92]	; (178c <chip_wake+0xc8>)
    172e:	4b18      	ldr	r3, [pc, #96]	; (1790 <chip_wake+0xcc>)
    1730:	4798      	blx	r3
    1732:	200d      	movs	r0, #13
    1734:	4b17      	ldr	r3, [pc, #92]	; (1794 <chip_wake+0xd0>)
    1736:	4798      	blx	r3
			ret = M2M_ERR_TIME_OUT;
    1738:	2404      	movs	r4, #4
    173a:	4264      	negs	r4, r4
	/*workaround sometimes spi fail to read clock regs after reading/writing clockless registers*/
	nm_bus_reset();
	
_WAKE_EXIT:
	return ret;
}
    173c:	0020      	movs	r0, r4
    173e:	b003      	add	sp, #12
    1740:	bdf0      	pop	{r4, r5, r6, r7, pc}
		ret = nm_write_reg(WAKE_CLK_REG, reg | NBIT1);
    1742:	2302      	movs	r3, #2
    1744:	4319      	orrs	r1, r3
    1746:	2001      	movs	r0, #1
    1748:	4b0b      	ldr	r3, [pc, #44]	; (1778 <chip_wake+0xb4>)
    174a:	4798      	blx	r3
    174c:	1e04      	subs	r4, r0, #0
		if(ret != M2M_SUCCESS) goto _WAKE_EXIT;	
    174e:	d0d7      	beq.n	1700 <chip_wake+0x3c>
    1750:	e7f4      	b.n	173c <chip_wake+0x78>
			M2M_ERR("Bus error (5).%d %lx\n",ret,clk_status_reg);
    1752:	22aa      	movs	r2, #170	; 0xaa
    1754:	0052      	lsls	r2, r2, #1
    1756:	490a      	ldr	r1, [pc, #40]	; (1780 <chip_wake+0xbc>)
    1758:	480a      	ldr	r0, [pc, #40]	; (1784 <chip_wake+0xc0>)
    175a:	4d0b      	ldr	r5, [pc, #44]	; (1788 <chip_wake+0xc4>)
    175c:	47a8      	blx	r5
    175e:	9a00      	ldr	r2, [sp, #0]
    1760:	0021      	movs	r1, r4
    1762:	480d      	ldr	r0, [pc, #52]	; (1798 <chip_wake+0xd4>)
    1764:	47a8      	blx	r5
    1766:	200d      	movs	r0, #13
    1768:	4b0a      	ldr	r3, [pc, #40]	; (1794 <chip_wake+0xd0>)
    176a:	4798      	blx	r3
			goto _WAKE_EXIT;
    176c:	e7e6      	b.n	173c <chip_wake+0x78>
	nm_bus_reset();
    176e:	4b0b      	ldr	r3, [pc, #44]	; (179c <chip_wake+0xd8>)
    1770:	4798      	blx	r3
    1772:	e7e3      	b.n	173c <chip_wake+0x78>
    1774:	000019dd 	.word	0x000019dd
    1778:	000019e9 	.word	0x000019e9
    177c:	000001c1 	.word	0x000001c1
    1780:	000104ac 	.word	0x000104ac
    1784:	0000ff6c 	.word	0x0000ff6c
    1788:	0000ea09 	.word	0x0000ea09
    178c:	000104f4 	.word	0x000104f4
    1790:	0000eb25 	.word	0x0000eb25
    1794:	0000ea3d 	.word	0x0000ea3d
    1798:	000104dc 	.word	0x000104dc
    179c:	000019c5 	.word	0x000019c5

000017a0 <wait_for_bootrom>:
	nm_bsp_sleep(50);
	return ret;
}

sint8 wait_for_bootrom(uint8 arg)
{
    17a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    17a2:	0007      	movs	r7, r0
				M2M_RELEASE_VERSION_PATCH_NO);


	reg = 0;
	while(1) {
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
    17a4:	4d2d      	ldr	r5, [pc, #180]	; (185c <wait_for_bootrom+0xbc>)
    17a6:	4c2e      	ldr	r4, [pc, #184]	; (1860 <wait_for_bootrom+0xc0>)
		if (reg & 0x80000000) {
			break;
		}
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
    17a8:	4e2e      	ldr	r6, [pc, #184]	; (1864 <wait_for_bootrom+0xc4>)
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
    17aa:	0028      	movs	r0, r5
    17ac:	47a0      	blx	r4
		if (reg & 0x80000000) {
    17ae:	2800      	cmp	r0, #0
    17b0:	db02      	blt.n	17b8 <wait_for_bootrom+0x18>
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
    17b2:	2001      	movs	r0, #1
    17b4:	47b0      	blx	r6
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
    17b6:	e7f8      	b.n	17aa <wait_for_bootrom+0xa>
	}
	reg = nm_read_reg(M2M_WAIT_FOR_HOST_REG);
    17b8:	482b      	ldr	r0, [pc, #172]	; (1868 <wait_for_bootrom+0xc8>)
    17ba:	4b29      	ldr	r3, [pc, #164]	; (1860 <wait_for_bootrom+0xc0>)
    17bc:	4798      	blx	r3
	reg &= 0x1;

	/* check if waiting for the host will be skipped or not */
	if(reg == 0)
    17be:	07c3      	lsls	r3, r0, #31
    17c0:	d409      	bmi.n	17d6 <wait_for_bootrom+0x36>
	{
		reg = 0;
		while(reg != M2M_FINISH_BOOT_ROM)
		{
			nm_bsp_sleep(1);
    17c2:	4e28      	ldr	r6, [pc, #160]	; (1864 <wait_for_bootrom+0xc4>)
			reg = nm_read_reg(BOOTROM_REG);
    17c4:	4c29      	ldr	r4, [pc, #164]	; (186c <wait_for_bootrom+0xcc>)
    17c6:	4d26      	ldr	r5, [pc, #152]	; (1860 <wait_for_bootrom+0xc0>)
			nm_bsp_sleep(1);
    17c8:	2001      	movs	r0, #1
    17ca:	47b0      	blx	r6
			reg = nm_read_reg(BOOTROM_REG);
    17cc:	0020      	movs	r0, r4
    17ce:	47a8      	blx	r5
		while(reg != M2M_FINISH_BOOT_ROM)
    17d0:	4b27      	ldr	r3, [pc, #156]	; (1870 <wait_for_bootrom+0xd0>)
    17d2:	4298      	cmp	r0, r3
    17d4:	d1f8      	bne.n	17c8 <wait_for_bootrom+0x28>
				goto ERR2;
			}
		}
	}
	
	if(M2M_WIFI_MODE_ATE_HIGH == arg) {
    17d6:	2f02      	cmp	r7, #2
    17d8:	d021      	beq.n	181e <wait_for_bootrom+0x7e>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
		nm_write_reg(NMI_STATE_REG, NBIT20);
	}else if(M2M_WIFI_MODE_ATE_LOW == arg) {
    17da:	2f03      	cmp	r7, #3
    17dc:	d029      	beq.n	1832 <wait_for_bootrom+0x92>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
		nm_write_reg(NMI_STATE_REG, 0);
	}else if(M2M_WIFI_MODE_ETHERNET == arg){
    17de:	2f04      	cmp	r7, #4
    17e0:	d030      	beq.n	1844 <wait_for_bootrom+0xa4>
		u32GpReg1 = rHAVE_ETHERNET_MODE_BIT;
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
	} else {
		/*bypass this step*/
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
    17e2:	4924      	ldr	r1, [pc, #144]	; (1874 <wait_for_bootrom+0xd4>)
    17e4:	4824      	ldr	r0, [pc, #144]	; (1878 <wait_for_bootrom+0xd8>)
    17e6:	4b25      	ldr	r3, [pc, #148]	; (187c <wait_for_bootrom+0xdc>)
    17e8:	4798      	blx	r3
	uint32 u32GpReg1 = 0;
    17ea:	2400      	movs	r4, #0
	}

	if(REV(nmi_get_chipid()) >= REV_3A0){
    17ec:	4b24      	ldr	r3, [pc, #144]	; (1880 <wait_for_bootrom+0xe0>)
    17ee:	4798      	blx	r3
    17f0:	0500      	lsls	r0, r0, #20
    17f2:	0d00      	lsrs	r0, r0, #20
    17f4:	4b23      	ldr	r3, [pc, #140]	; (1884 <wait_for_bootrom+0xe4>)
    17f6:	4298      	cmp	r0, r3
    17f8:	d82a      	bhi.n	1850 <wait_for_bootrom+0xb0>
		chip_apply_conf(u32GpReg1 | rHAVE_USE_PMU_BIT);
	} else {
		chip_apply_conf(u32GpReg1);
    17fa:	0020      	movs	r0, r4
    17fc:	4b22      	ldr	r3, [pc, #136]	; (1888 <wait_for_bootrom+0xe8>)
    17fe:	4798      	blx	r3
	}
	M2M_INFO("DriverVerInfo: 0x%08lx\n",u32DriverVerInfo);
    1800:	4822      	ldr	r0, [pc, #136]	; (188c <wait_for_bootrom+0xec>)
    1802:	4c23      	ldr	r4, [pc, #140]	; (1890 <wait_for_bootrom+0xf0>)
    1804:	47a0      	blx	r4
    1806:	491b      	ldr	r1, [pc, #108]	; (1874 <wait_for_bootrom+0xd4>)
    1808:	4822      	ldr	r0, [pc, #136]	; (1894 <wait_for_bootrom+0xf4>)
    180a:	47a0      	blx	r4
    180c:	200d      	movs	r0, #13
    180e:	4b22      	ldr	r3, [pc, #136]	; (1898 <wait_for_bootrom+0xf8>)
    1810:	4798      	blx	r3

	nm_write_reg(BOOTROM_REG,M2M_START_FIRMWARE);
    1812:	4922      	ldr	r1, [pc, #136]	; (189c <wait_for_bootrom+0xfc>)
    1814:	4815      	ldr	r0, [pc, #84]	; (186c <wait_for_bootrom+0xcc>)
    1816:	4b19      	ldr	r3, [pc, #100]	; (187c <wait_for_bootrom+0xdc>)
    1818:	4798      	blx	r3
	rom_test();
#endif /* __ROM_TEST__ */

ERR2:
	return ret;
}
    181a:	2000      	movs	r0, #0
    181c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
    181e:	4920      	ldr	r1, [pc, #128]	; (18a0 <wait_for_bootrom+0x100>)
    1820:	4820      	ldr	r0, [pc, #128]	; (18a4 <wait_for_bootrom+0x104>)
    1822:	4c16      	ldr	r4, [pc, #88]	; (187c <wait_for_bootrom+0xdc>)
    1824:	47a0      	blx	r4
		nm_write_reg(NMI_STATE_REG, NBIT20);
    1826:	2180      	movs	r1, #128	; 0x80
    1828:	0349      	lsls	r1, r1, #13
    182a:	4813      	ldr	r0, [pc, #76]	; (1878 <wait_for_bootrom+0xd8>)
    182c:	47a0      	blx	r4
	uint32 u32GpReg1 = 0;
    182e:	2400      	movs	r4, #0
    1830:	e7dc      	b.n	17ec <wait_for_bootrom+0x4c>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
    1832:	491b      	ldr	r1, [pc, #108]	; (18a0 <wait_for_bootrom+0x100>)
    1834:	481b      	ldr	r0, [pc, #108]	; (18a4 <wait_for_bootrom+0x104>)
    1836:	4c11      	ldr	r4, [pc, #68]	; (187c <wait_for_bootrom+0xdc>)
    1838:	47a0      	blx	r4
		nm_write_reg(NMI_STATE_REG, 0);
    183a:	2100      	movs	r1, #0
    183c:	480e      	ldr	r0, [pc, #56]	; (1878 <wait_for_bootrom+0xd8>)
    183e:	47a0      	blx	r4
	uint32 u32GpReg1 = 0;
    1840:	2400      	movs	r4, #0
    1842:	e7d3      	b.n	17ec <wait_for_bootrom+0x4c>
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
    1844:	490b      	ldr	r1, [pc, #44]	; (1874 <wait_for_bootrom+0xd4>)
    1846:	480c      	ldr	r0, [pc, #48]	; (1878 <wait_for_bootrom+0xd8>)
    1848:	4b0c      	ldr	r3, [pc, #48]	; (187c <wait_for_bootrom+0xdc>)
    184a:	4798      	blx	r3
		u32GpReg1 = rHAVE_ETHERNET_MODE_BIT;
    184c:	2480      	movs	r4, #128	; 0x80
    184e:	e7cd      	b.n	17ec <wait_for_bootrom+0x4c>
		chip_apply_conf(u32GpReg1 | rHAVE_USE_PMU_BIT);
    1850:	2002      	movs	r0, #2
    1852:	4320      	orrs	r0, r4
    1854:	4b0c      	ldr	r3, [pc, #48]	; (1888 <wait_for_bootrom+0xe8>)
    1856:	4798      	blx	r3
    1858:	e7d2      	b.n	1800 <wait_for_bootrom+0x60>
    185a:	46c0      	nop			; (mov r8, r8)
    185c:	00001014 	.word	0x00001014
    1860:	000019d1 	.word	0x000019d1
    1864:	000001c1 	.word	0x000001c1
    1868:	000207bc 	.word	0x000207bc
    186c:	000c000c 	.word	0x000c000c
    1870:	10add09e 	.word	0x10add09e
    1874:	13521352 	.word	0x13521352
    1878:	0000108c 	.word	0x0000108c
    187c:	000019e9 	.word	0x000019e9
    1880:	0000158d 	.word	0x0000158d
    1884:	0000039f 	.word	0x0000039f
    1888:	000014f9 	.word	0x000014f9
    188c:	0001029c 	.word	0x0001029c
    1890:	0000ea09 	.word	0x0000ea09
    1894:	00010510 	.word	0x00010510
    1898:	0000ea3d 	.word	0x0000ea3d
    189c:	ef522f61 	.word	0xef522f61
    18a0:	3c1cd57d 	.word	0x3c1cd57d
    18a4:	000207ac 	.word	0x000207ac

000018a8 <wait_for_firmware_start>:

sint8 wait_for_firmware_start(uint8 arg)
{
    18a8:	b570      	push	{r4, r5, r6, lr}
    18aa:	b082      	sub	sp, #8
	sint8 ret = M2M_SUCCESS;
	uint32 reg = 0, cnt = 0;
	uint32 u32Timeout = TIMEOUT;
	volatile uint32 regAddress = NMI_STATE_REG;
    18ac:	4b15      	ldr	r3, [pc, #84]	; (1904 <wait_for_firmware_start+0x5c>)
    18ae:	9301      	str	r3, [sp, #4]
	volatile uint32 checkValue = M2M_FINISH_INIT_STATE;
    18b0:	4b15      	ldr	r3, [pc, #84]	; (1908 <wait_for_firmware_start+0x60>)
    18b2:	9300      	str	r3, [sp, #0]
	
	if((M2M_WIFI_MODE_ATE_HIGH == arg)||(M2M_WIFI_MODE_ATE_LOW == arg)) {
    18b4:	3802      	subs	r0, #2
    18b6:	2801      	cmp	r0, #1
    18b8:	d911      	bls.n	18de <wait_for_firmware_start+0x36>
{
    18ba:	2401      	movs	r4, #1
    18bc:	4264      	negs	r4, r4
    18be:	2000      	movs	r0, #0
	}
	
	
	while (checkValue != reg)
	{
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
    18c0:	4e12      	ldr	r6, [pc, #72]	; (190c <wait_for_firmware_start+0x64>)
		M2M_DBG("%x %x %x\n",(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x14A0));
		reg = nm_read_reg(regAddress);
    18c2:	4d13      	ldr	r5, [pc, #76]	; (1910 <wait_for_firmware_start+0x68>)
	while (checkValue != reg)
    18c4:	9b00      	ldr	r3, [sp, #0]
    18c6:	4298      	cmp	r0, r3
    18c8:	d00e      	beq.n	18e8 <wait_for_firmware_start+0x40>
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
    18ca:	2002      	movs	r0, #2
    18cc:	47b0      	blx	r6
		reg = nm_read_reg(regAddress);
    18ce:	9801      	ldr	r0, [sp, #4]
    18d0:	47a8      	blx	r5
    18d2:	3c01      	subs	r4, #1
		if(++cnt >= u32Timeout)
    18d4:	2c00      	cmp	r4, #0
    18d6:	d1f5      	bne.n	18c4 <wait_for_firmware_start+0x1c>
		{
			M2M_DBG("Time out for wait firmware Run\n");
			ret = M2M_ERR_INIT;
    18d8:	2005      	movs	r0, #5
    18da:	4240      	negs	r0, r0
    18dc:	e009      	b.n	18f2 <wait_for_firmware_start+0x4a>
		regAddress = NMI_REV_REG;
    18de:	4b0d      	ldr	r3, [pc, #52]	; (1914 <wait_for_firmware_start+0x6c>)
    18e0:	9301      	str	r3, [sp, #4]
		checkValue = M2M_ATE_FW_IS_UP_VALUE;
    18e2:	4b0d      	ldr	r3, [pc, #52]	; (1918 <wait_for_firmware_start+0x70>)
    18e4:	9300      	str	r3, [sp, #0]
    18e6:	e7e8      	b.n	18ba <wait_for_firmware_start+0x12>
			goto ERR;
		}
	}
	if(M2M_FINISH_INIT_STATE == checkValue)
    18e8:	9a00      	ldr	r2, [sp, #0]
    18ea:	4b07      	ldr	r3, [pc, #28]	; (1908 <wait_for_firmware_start+0x60>)
	sint8 ret = M2M_SUCCESS;
    18ec:	2000      	movs	r0, #0
	if(M2M_FINISH_INIT_STATE == checkValue)
    18ee:	429a      	cmp	r2, r3
    18f0:	d001      	beq.n	18f6 <wait_for_firmware_start+0x4e>
	{
		nm_write_reg(NMI_STATE_REG, 0);
	}
ERR:
	return ret;
}
    18f2:	b002      	add	sp, #8
    18f4:	bd70      	pop	{r4, r5, r6, pc}
		nm_write_reg(NMI_STATE_REG, 0);
    18f6:	2100      	movs	r1, #0
    18f8:	4802      	ldr	r0, [pc, #8]	; (1904 <wait_for_firmware_start+0x5c>)
    18fa:	4b08      	ldr	r3, [pc, #32]	; (191c <wait_for_firmware_start+0x74>)
    18fc:	4798      	blx	r3
	sint8 ret = M2M_SUCCESS;
    18fe:	2000      	movs	r0, #0
    1900:	e7f7      	b.n	18f2 <wait_for_firmware_start+0x4a>
    1902:	46c0      	nop			; (mov r8, r8)
    1904:	0000108c 	.word	0x0000108c
    1908:	02532636 	.word	0x02532636
    190c:	000001c1 	.word	0x000001c1
    1910:	000019d1 	.word	0x000019d1
    1914:	000207ac 	.word	0x000207ac
    1918:	d75dc1c3 	.word	0xd75dc1c3
    191c:	000019e9 	.word	0x000019e9

00001920 <chip_deinit>:

sint8 chip_deinit(void)
{
    1920:	b510      	push	{r4, lr}
    1922:	b082      	sub	sp, #8
	uint32 reg = 0;
    1924:	2300      	movs	r3, #0
    1926:	9301      	str	r3, [sp, #4]
	sint8 ret;

	/**
	stop the firmware, need a re-download
	**/
	ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
    1928:	a901      	add	r1, sp, #4
    192a:	20a0      	movs	r0, #160	; 0xa0
    192c:	0140      	lsls	r0, r0, #5
    192e:	4b14      	ldr	r3, [pc, #80]	; (1980 <chip_deinit+0x60>)
    1930:	4798      	blx	r3
    1932:	1e04      	subs	r4, r0, #0
	if (ret != M2M_SUCCESS) {
    1934:	d115      	bne.n	1962 <chip_deinit+0x42>
		M2M_ERR("failed to de-initialize\n");
		goto ERR1;
	}
	reg &= ~(1 << 10);
    1936:	4913      	ldr	r1, [pc, #76]	; (1984 <chip_deinit+0x64>)
    1938:	9b01      	ldr	r3, [sp, #4]
    193a:	4019      	ands	r1, r3
    193c:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_GLB_RESET_0, reg);
    193e:	20a0      	movs	r0, #160	; 0xa0
    1940:	0140      	lsls	r0, r0, #5
    1942:	4b11      	ldr	r3, [pc, #68]	; (1988 <chip_deinit+0x68>)
    1944:	4798      	blx	r3
    1946:	1e04      	subs	r4, r0, #0
	if (ret != M2M_SUCCESS) {
    1948:	d016      	beq.n	1978 <chip_deinit+0x58>
		M2M_ERR("failed to de-initialize\n");
    194a:	4a10      	ldr	r2, [pc, #64]	; (198c <chip_deinit+0x6c>)
    194c:	4910      	ldr	r1, [pc, #64]	; (1990 <chip_deinit+0x70>)
    194e:	4811      	ldr	r0, [pc, #68]	; (1994 <chip_deinit+0x74>)
    1950:	4b11      	ldr	r3, [pc, #68]	; (1998 <chip_deinit+0x78>)
    1952:	4798      	blx	r3
    1954:	4811      	ldr	r0, [pc, #68]	; (199c <chip_deinit+0x7c>)
    1956:	4b12      	ldr	r3, [pc, #72]	; (19a0 <chip_deinit+0x80>)
    1958:	4798      	blx	r3
    195a:	200d      	movs	r0, #13
    195c:	4b11      	ldr	r3, [pc, #68]	; (19a4 <chip_deinit+0x84>)
    195e:	4798      	blx	r3
		goto ERR1;
    1960:	e00a      	b.n	1978 <chip_deinit+0x58>
		M2M_ERR("failed to de-initialize\n");
    1962:	4a11      	ldr	r2, [pc, #68]	; (19a8 <chip_deinit+0x88>)
    1964:	490a      	ldr	r1, [pc, #40]	; (1990 <chip_deinit+0x70>)
    1966:	480b      	ldr	r0, [pc, #44]	; (1994 <chip_deinit+0x74>)
    1968:	4b0b      	ldr	r3, [pc, #44]	; (1998 <chip_deinit+0x78>)
    196a:	4798      	blx	r3
    196c:	480b      	ldr	r0, [pc, #44]	; (199c <chip_deinit+0x7c>)
    196e:	4b0c      	ldr	r3, [pc, #48]	; (19a0 <chip_deinit+0x80>)
    1970:	4798      	blx	r3
    1972:	200d      	movs	r0, #13
    1974:	4b0b      	ldr	r3, [pc, #44]	; (19a4 <chip_deinit+0x84>)
    1976:	4798      	blx	r3
	}

ERR1:
	return ret;
}
    1978:	0020      	movs	r0, r4
    197a:	b002      	add	sp, #8
    197c:	bd10      	pop	{r4, pc}
    197e:	46c0      	nop			; (mov r8, r8)
    1980:	000019dd 	.word	0x000019dd
    1984:	fffffbff 	.word	0xfffffbff
    1988:	000019e9 	.word	0x000019e9
    198c:	0000020b 	.word	0x0000020b
    1990:	000104b8 	.word	0x000104b8
    1994:	0000ff6c 	.word	0x0000ff6c
    1998:	0000ea09 	.word	0x0000ea09
    199c:	000104c4 	.word	0x000104c4
    19a0:	0000eb25 	.word	0x0000eb25
    19a4:	0000ea3d 	.word	0x0000ea3d
    19a8:	00000205 	.word	0x00000205

000019ac <nm_bus_iface_init>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_bus_iface_init(void *pvInitVal)
{
    19ac:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
	ret = nm_bus_init(pvInitVal);
    19ae:	4b01      	ldr	r3, [pc, #4]	; (19b4 <nm_bus_iface_init+0x8>)
    19b0:	4798      	blx	r3
	return ret;
}
    19b2:	bd10      	pop	{r4, pc}
    19b4:	000002f9 	.word	0x000002f9

000019b8 <nm_bus_iface_deinit>:
*	@author	Samer Sarhan
*	@date	07 April 2014
*	@version	1.0
*/
sint8 nm_bus_iface_deinit(void)
{
    19b8:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
	ret = nm_bus_deinit();
    19ba:	4b01      	ldr	r3, [pc, #4]	; (19c0 <nm_bus_iface_deinit+0x8>)
    19bc:	4798      	blx	r3

	return ret;
}
    19be:	bd10      	pop	{r4, pc}
    19c0:	0000052d 	.word	0x0000052d

000019c4 <nm_bus_reset>:
*	@brief	reset bus interface
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*	@version	1.0
*/
sint8 nm_bus_reset(void)
{
    19c4:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
#ifdef CONF_WINC_USE_UART
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_reset();
    19c6:	4b01      	ldr	r3, [pc, #4]	; (19cc <nm_bus_reset+0x8>)
    19c8:	4798      	blx	r3
#else
#error "Plesae define bus usage"
#endif

	return ret;
}
    19ca:	bd10      	pop	{r4, pc}
    19cc:	00002371 	.word	0x00002371

000019d0 <nm_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_read_reg(uint32 u32Addr)
{
    19d0:	b510      	push	{r4, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg(u32Addr);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg(u32Addr);
    19d2:	4b01      	ldr	r3, [pc, #4]	; (19d8 <nm_read_reg+0x8>)
    19d4:	4798      	blx	r3
	return nm_i2c_read_reg(u32Addr);
#else
#error "Plesae define bus usage"
#endif

}
    19d6:	bd10      	pop	{r4, pc}
    19d8:	000023a9 	.word	0x000023a9

000019dc <nm_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
    19dc:	b510      	push	{r4, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg_with_ret(u32Addr,pu32RetVal);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg_with_ret(u32Addr,pu32RetVal);
    19de:	4b01      	ldr	r3, [pc, #4]	; (19e4 <nm_read_reg_with_ret+0x8>)
    19e0:	4798      	blx	r3
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_read_reg_with_ret(u32Addr,pu32RetVal);
#else
#error "Plesae define bus usage"
#endif
}
    19e2:	bd10      	pop	{r4, pc}
    19e4:	000023bd 	.word	0x000023bd

000019e8 <nm_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_write_reg(uint32 u32Addr, uint32 u32Val)
{
    19e8:	b510      	push	{r4, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_reg(u32Addr,u32Val);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_reg(u32Addr,u32Val);
    19ea:	4b01      	ldr	r3, [pc, #4]	; (19f0 <nm_write_reg+0x8>)
    19ec:	4798      	blx	r3
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_write_reg(u32Addr,u32Val);
#else
#error "Plesae define bus usage"
#endif
}
    19ee:	bd10      	pop	{r4, pc}
    19f0:	000023d5 	.word	0x000023d5

000019f4 <nm_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/ 
sint8 nm_read_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
    19f4:	b5f0      	push	{r4, r5, r6, r7, lr}
    19f6:	46d6      	mov	lr, sl
    19f8:	464f      	mov	r7, r9
    19fa:	4646      	mov	r6, r8
    19fc:	b5c0      	push	{r6, r7, lr}
    19fe:	b082      	sub	sp, #8
    1a00:	4680      	mov	r8, r0
    1a02:	4689      	mov	r9, r1
    1a04:	0015      	movs	r5, r2
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
    1a06:	4b13      	ldr	r3, [pc, #76]	; (1a54 <nm_read_block+0x60>)
    1a08:	881f      	ldrh	r7, [r3, #0]
    1a0a:	3f08      	subs	r7, #8
    1a0c:	b2bb      	uxth	r3, r7
    1a0e:	9301      	str	r3, [sp, #4]
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
    1a10:	001e      	movs	r6, r3
    1a12:	0004      	movs	r4, r0
    1a14:	429a      	cmp	r2, r3
    1a16:	d91a      	bls.n	1a4e <nm_read_block+0x5a>
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
    1a18:	4b0f      	ldr	r3, [pc, #60]	; (1a58 <nm_read_block+0x64>)
    1a1a:	469a      	mov	sl, r3
    1a1c:	1a37      	subs	r7, r6, r0
    1a1e:	4643      	mov	r3, r8
    1a20:	1ae1      	subs	r1, r4, r3
    1a22:	4449      	add	r1, r9
    1a24:	9a01      	ldr	r2, [sp, #4]
    1a26:	0020      	movs	r0, r4
    1a28:	47d0      	blx	sl
			break;
		}
		else
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], u16MaxTrxSz);
			if(M2M_SUCCESS != s8Ret) break;
    1a2a:	2800      	cmp	r0, #0
    1a2c:	d109      	bne.n	1a42 <nm_read_block+0x4e>
			u32Sz -= u16MaxTrxSz;
    1a2e:	1bad      	subs	r5, r5, r6
    1a30:	1939      	adds	r1, r7, r4
			off += u16MaxTrxSz;
			u32Addr += u16MaxTrxSz;
    1a32:	19a4      	adds	r4, r4, r6
		if(u32Sz <= u16MaxTrxSz)
    1a34:	42b5      	cmp	r5, r6
    1a36:	d8f2      	bhi.n	1a1e <nm_read_block+0x2a>
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
    1a38:	b2aa      	uxth	r2, r5
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], (uint16)u32Sz);	
    1a3a:	4449      	add	r1, r9
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
    1a3c:	0020      	movs	r0, r4
    1a3e:	4b06      	ldr	r3, [pc, #24]	; (1a58 <nm_read_block+0x64>)
    1a40:	4798      	blx	r3
		}
	}

	return s8Ret;
}
    1a42:	b002      	add	sp, #8
    1a44:	bc1c      	pop	{r2, r3, r4}
    1a46:	4690      	mov	r8, r2
    1a48:	4699      	mov	r9, r3
    1a4a:	46a2      	mov	sl, r4
    1a4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32 off = 0;
    1a4e:	2100      	movs	r1, #0
    1a50:	e7f2      	b.n	1a38 <nm_read_block+0x44>
    1a52:	46c0      	nop			; (mov r8, r8)
    1a54:	20000008 	.word	0x20000008
    1a58:	00002519 	.word	0x00002519

00001a5c <nm_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/ 
sint8 nm_write_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
    1a5c:	b5f0      	push	{r4, r5, r6, r7, lr}
    1a5e:	46d6      	mov	lr, sl
    1a60:	464f      	mov	r7, r9
    1a62:	4646      	mov	r6, r8
    1a64:	b5c0      	push	{r6, r7, lr}
    1a66:	b082      	sub	sp, #8
    1a68:	4680      	mov	r8, r0
    1a6a:	4689      	mov	r9, r1
    1a6c:	0015      	movs	r5, r2
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
    1a6e:	4b13      	ldr	r3, [pc, #76]	; (1abc <nm_write_block+0x60>)
    1a70:	881f      	ldrh	r7, [r3, #0]
    1a72:	3f08      	subs	r7, #8
    1a74:	b2bb      	uxth	r3, r7
    1a76:	9301      	str	r3, [sp, #4]
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
    1a78:	001e      	movs	r6, r3
    1a7a:	0004      	movs	r4, r0
    1a7c:	429a      	cmp	r2, r3
    1a7e:	d91a      	bls.n	1ab6 <nm_write_block+0x5a>
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
    1a80:	4b0f      	ldr	r3, [pc, #60]	; (1ac0 <nm_write_block+0x64>)
    1a82:	469a      	mov	sl, r3
    1a84:	1a37      	subs	r7, r6, r0
    1a86:	4643      	mov	r3, r8
    1a88:	1ae1      	subs	r1, r4, r3
    1a8a:	4449      	add	r1, r9
    1a8c:	9a01      	ldr	r2, [sp, #4]
    1a8e:	0020      	movs	r0, r4
    1a90:	47d0      	blx	sl
			break;
		}
		else
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], u16MaxTrxSz);
			if(M2M_SUCCESS != s8Ret) break;
    1a92:	2800      	cmp	r0, #0
    1a94:	d109      	bne.n	1aaa <nm_write_block+0x4e>
			u32Sz -= u16MaxTrxSz;
    1a96:	1bad      	subs	r5, r5, r6
    1a98:	1939      	adds	r1, r7, r4
			off += u16MaxTrxSz;
			u32Addr += u16MaxTrxSz;
    1a9a:	19a4      	adds	r4, r4, r6
		if(u32Sz <= u16MaxTrxSz)
    1a9c:	42b5      	cmp	r5, r6
    1a9e:	d8f2      	bhi.n	1a86 <nm_write_block+0x2a>
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
    1aa0:	b2aa      	uxth	r2, r5
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], (uint16)u32Sz);	
    1aa2:	4449      	add	r1, r9
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
    1aa4:	0020      	movs	r0, r4
    1aa6:	4b06      	ldr	r3, [pc, #24]	; (1ac0 <nm_write_block+0x64>)
    1aa8:	4798      	blx	r3
		}
	}

	return s8Ret;
}
    1aaa:	b002      	add	sp, #8
    1aac:	bc1c      	pop	{r2, r3, r4}
    1aae:	4690      	mov	r8, r2
    1ab0:	4699      	mov	r9, r3
    1ab2:	46a2      	mov	sl, r4
    1ab4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32 off = 0;
    1ab6:	2100      	movs	r1, #0
    1ab8:	e7f2      	b.n	1aa0 <nm_write_block+0x44>
    1aba:	46c0      	nop			; (mov r8, r8)
    1abc:	20000008 	.word	0x20000008
    1ac0:	00002671 	.word	0x00002671

00001ac4 <nm_get_firmware_full_info>:
*	@param [out]	M2mRev
*			    pointer holds address of structure "tstrM2mRev" that contains the firmware version parameters
*	@version	1.0
*/
sint8 nm_get_firmware_full_info(tstrM2mRev* pstrRev)
{
    1ac4:	b570      	push	{r4, r5, r6, lr}
    1ac6:	b084      	sub	sp, #16
    1ac8:	0004      	movs	r4, r0
	uint16  curr_drv_ver, min_req_drv_ver,curr_firm_ver;
	uint32	reg = 0;
    1aca:	2300      	movs	r3, #0
    1acc:	9303      	str	r3, [sp, #12]
	sint8	ret = M2M_SUCCESS;
	tstrGpRegs strgp = {0};
    1ace:	2208      	movs	r2, #8
    1ad0:	2100      	movs	r1, #0
    1ad2:	a801      	add	r0, sp, #4
    1ad4:	4b2d      	ldr	r3, [pc, #180]	; (1b8c <nm_get_firmware_full_info+0xc8>)
    1ad6:	4798      	blx	r3
	if (pstrRev != NULL)
    1ad8:	2c00      	cmp	r4, #0
    1ada:	d044      	beq.n	1b66 <nm_get_firmware_full_info+0xa2>
	{
		m2m_memset((uint8*)pstrRev,0,sizeof(tstrM2mRev));
    1adc:	2228      	movs	r2, #40	; 0x28
    1ade:	2100      	movs	r1, #0
    1ae0:	0020      	movs	r0, r4
    1ae2:	4b2b      	ldr	r3, [pc, #172]	; (1b90 <nm_get_firmware_full_info+0xcc>)
    1ae4:	4798      	blx	r3
		ret = nm_read_reg_with_ret(rNMI_GP_REG_2, &reg);
    1ae6:	a903      	add	r1, sp, #12
    1ae8:	482a      	ldr	r0, [pc, #168]	; (1b94 <nm_get_firmware_full_info+0xd0>)
    1aea:	4b2b      	ldr	r3, [pc, #172]	; (1b98 <nm_get_firmware_full_info+0xd4>)
    1aec:	4798      	blx	r3
		if(ret == M2M_SUCCESS)
    1aee:	2800      	cmp	r0, #0
    1af0:	d13a      	bne.n	1b68 <nm_get_firmware_full_info+0xa4>
		{
			if(reg != 0)
    1af2:	9b03      	ldr	r3, [sp, #12]
    1af4:	2b00      	cmp	r3, #0
    1af6:	d039      	beq.n	1b6c <nm_get_firmware_full_info+0xa8>
			{
				ret = nm_read_block(reg|0x30000,(uint8*)&strgp,sizeof(tstrGpRegs));
    1af8:	20c0      	movs	r0, #192	; 0xc0
    1afa:	0280      	lsls	r0, r0, #10
    1afc:	4318      	orrs	r0, r3
    1afe:	2208      	movs	r2, #8
    1b00:	a901      	add	r1, sp, #4
    1b02:	4b26      	ldr	r3, [pc, #152]	; (1b9c <nm_get_firmware_full_info+0xd8>)
    1b04:	4798      	blx	r3
				if(ret == M2M_SUCCESS)
    1b06:	2800      	cmp	r0, #0
    1b08:	d12e      	bne.n	1b68 <nm_get_firmware_full_info+0xa4>
				{
					reg = strgp.u32Firmware_Ota_rev;
					reg &= 0x0000ffff;
    1b0a:	9b02      	ldr	r3, [sp, #8]
    1b0c:	0418      	lsls	r0, r3, #16
    1b0e:	0c00      	lsrs	r0, r0, #16
    1b10:	9003      	str	r0, [sp, #12]
					if(reg != 0)
    1b12:	d02e      	beq.n	1b72 <nm_get_firmware_full_info+0xae>
					{
						ret = nm_read_block(reg|0x30000,(uint8*)pstrRev,sizeof(tstrM2mRev));
    1b14:	23c0      	movs	r3, #192	; 0xc0
    1b16:	029b      	lsls	r3, r3, #10
    1b18:	4318      	orrs	r0, r3
    1b1a:	2228      	movs	r2, #40	; 0x28
    1b1c:	0021      	movs	r1, r4
    1b1e:	4b1f      	ldr	r3, [pc, #124]	; (1b9c <nm_get_firmware_full_info+0xd8>)
    1b20:	4798      	blx	r3
						if(ret == M2M_SUCCESS)
    1b22:	2800      	cmp	r0, #0
    1b24:	d120      	bne.n	1b68 <nm_get_firmware_full_info+0xa4>
						{
							curr_firm_ver   = M2M_MAKE_VERSION(pstrRev->u8FirmwareMajor, pstrRev->u8FirmwareMinor,pstrRev->u8FirmwarePatch);
    1b26:	7921      	ldrb	r1, [r4, #4]
    1b28:	0209      	lsls	r1, r1, #8
    1b2a:	79a2      	ldrb	r2, [r4, #6]
    1b2c:	230f      	movs	r3, #15
    1b2e:	401a      	ands	r2, r3
    1b30:	430a      	orrs	r2, r1
    1b32:	7961      	ldrb	r1, [r4, #5]
    1b34:	0109      	lsls	r1, r1, #4
    1b36:	25ff      	movs	r5, #255	; 0xff
    1b38:	4029      	ands	r1, r5
    1b3a:	430a      	orrs	r2, r1
							curr_drv_ver    = M2M_MAKE_VERSION(M2M_RELEASE_VERSION_MAJOR_NO, M2M_RELEASE_VERSION_MINOR_NO, M2M_RELEASE_VERSION_PATCH_NO);
							min_req_drv_ver = M2M_MAKE_VERSION(pstrRev->u8DriverMajor, pstrRev->u8DriverMinor,pstrRev->u8DriverPatch);
    1b3c:	79e1      	ldrb	r1, [r4, #7]
    1b3e:	0209      	lsls	r1, r1, #8
    1b40:	7a66      	ldrb	r6, [r4, #9]
    1b42:	4033      	ands	r3, r6
    1b44:	430b      	orrs	r3, r1
    1b46:	7a21      	ldrb	r1, [r4, #8]
    1b48:	0109      	lsls	r1, r1, #4
    1b4a:	400d      	ands	r5, r1
    1b4c:	432b      	orrs	r3, r5
							if((curr_firm_ver == 0)||(min_req_drv_ver == 0)||(min_req_drv_ver == 0)){
    1b4e:	2a00      	cmp	r2, #0
    1b50:	d012      	beq.n	1b78 <nm_get_firmware_full_info+0xb4>
    1b52:	2b00      	cmp	r3, #0
    1b54:	d013      	beq.n	1b7e <nm_get_firmware_full_info+0xba>
								ret = M2M_ERR_FAIL;
								goto EXIT;
							}
							if(curr_drv_ver <  min_req_drv_ver) {
    1b56:	4912      	ldr	r1, [pc, #72]	; (1ba0 <nm_get_firmware_full_info+0xdc>)
    1b58:	428b      	cmp	r3, r1
    1b5a:	d813      	bhi.n	1b84 <nm_get_firmware_full_info+0xc0>
								/*The current driver version should be larger or equal 
								than the min driver that the current firmware support  */
								ret = M2M_ERR_FW_VER_MISMATCH;
								goto EXIT;
							}
							if(curr_drv_ver >  curr_firm_ver) {
    1b5c:	4b11      	ldr	r3, [pc, #68]	; (1ba4 <nm_get_firmware_full_info+0xe0>)
    1b5e:	429a      	cmp	r2, r3
    1b60:	d802      	bhi.n	1b68 <nm_get_firmware_full_info+0xa4>
								/*The current driver should be equal or less than the firmware version*/
								ret = M2M_ERR_FW_VER_MISMATCH;
    1b62:	380d      	subs	r0, #13
    1b64:	e000      	b.n	1b68 <nm_get_firmware_full_info+0xa4>
	sint8	ret = M2M_SUCCESS;
    1b66:	2000      	movs	r0, #0
			}
		}
	}
EXIT:
	return ret;
}
    1b68:	b004      	add	sp, #16
    1b6a:	bd70      	pop	{r4, r5, r6, pc}
				ret = M2M_ERR_FAIL;
    1b6c:	200c      	movs	r0, #12
    1b6e:	4240      	negs	r0, r0
    1b70:	e7fa      	b.n	1b68 <nm_get_firmware_full_info+0xa4>
						ret = M2M_ERR_FAIL;
    1b72:	200c      	movs	r0, #12
    1b74:	4240      	negs	r0, r0
    1b76:	e7f7      	b.n	1b68 <nm_get_firmware_full_info+0xa4>
								ret = M2M_ERR_FAIL;
    1b78:	200c      	movs	r0, #12
    1b7a:	4240      	negs	r0, r0
    1b7c:	e7f4      	b.n	1b68 <nm_get_firmware_full_info+0xa4>
    1b7e:	200c      	movs	r0, #12
    1b80:	4240      	negs	r0, r0
    1b82:	e7f1      	b.n	1b68 <nm_get_firmware_full_info+0xa4>
								ret = M2M_ERR_FW_VER_MISMATCH;
    1b84:	200d      	movs	r0, #13
    1b86:	4240      	negs	r0, r0
    1b88:	e7ee      	b.n	1b68 <nm_get_firmware_full_info+0xa4>
    1b8a:	46c0      	nop			; (mov r8, r8)
    1b8c:	0000e9f9 	.word	0x0000e9f9
    1b90:	00000591 	.word	0x00000591
    1b94:	000c0008 	.word	0x000c0008
    1b98:	000019dd 	.word	0x000019dd
    1b9c:	000019f5 	.word	0x000019f5
    1ba0:	00001352 	.word	0x00001352
    1ba4:	00001351 	.word	0x00001351

00001ba8 <nm_drv_init>:
*	@author	M. Abdelmawla
*	@date	15 July 2012
*	@version	1.0
*/
sint8 nm_drv_init(void * arg)
{
    1ba8:	b570      	push	{r4, r5, r6, lr}
	sint8 ret = M2M_SUCCESS;
	uint8 u8Mode;
	
	if(NULL != arg) 
    1baa:	2800      	cmp	r0, #0
    1bac:	d037      	beq.n	1c1e <nm_drv_init+0x76>
	{
		u8Mode = *((uint8 *)arg);
    1bae:	7805      	ldrb	r5, [r0, #0]
		if((u8Mode < M2M_WIFI_MODE_NORMAL)||(u8Mode >= M2M_WIFI_MODE_MAX)) 
    1bb0:	1e6b      	subs	r3, r5, #1
    1bb2:	2b03      	cmp	r3, #3
    1bb4:	d900      	bls.n	1bb8 <nm_drv_init+0x10>
		{
			u8Mode = M2M_WIFI_MODE_NORMAL;
    1bb6:	2501      	movs	r5, #1
	else 
	{
		u8Mode = M2M_WIFI_MODE_NORMAL;
	}
	
	ret = nm_bus_iface_init(NULL);
    1bb8:	2000      	movs	r0, #0
    1bba:	4b20      	ldr	r3, [pc, #128]	; (1c3c <nm_drv_init+0x94>)
    1bbc:	4798      	blx	r3
    1bbe:	1e04      	subs	r4, r0, #0
	if(M2M_SUCCESS != ret) 
    1bc0:	d12f      	bne.n	1c22 <nm_drv_init+0x7a>
	if(M2M_SUCCESS != ret) 
	{
		goto ERR2;
	}
#endif
	M2M_INFO("Chip ID %lx\n", nmi_get_chipid());
    1bc2:	481f      	ldr	r0, [pc, #124]	; (1c40 <nm_drv_init+0x98>)
    1bc4:	4c1f      	ldr	r4, [pc, #124]	; (1c44 <nm_drv_init+0x9c>)
    1bc6:	47a0      	blx	r4
    1bc8:	4b1f      	ldr	r3, [pc, #124]	; (1c48 <nm_drv_init+0xa0>)
    1bca:	4798      	blx	r3
    1bcc:	0001      	movs	r1, r0
    1bce:	481f      	ldr	r0, [pc, #124]	; (1c4c <nm_drv_init+0xa4>)
    1bd0:	47a0      	blx	r4
    1bd2:	200d      	movs	r0, #13
    1bd4:	4b1e      	ldr	r3, [pc, #120]	; (1c50 <nm_drv_init+0xa8>)
    1bd6:	4798      	blx	r3
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_init();
    1bd8:	4b1e      	ldr	r3, [pc, #120]	; (1c54 <nm_drv_init+0xac>)
    1bda:	4798      	blx	r3
#endif
	ret = wait_for_bootrom(u8Mode);
    1bdc:	0028      	movs	r0, r5
    1bde:	4b1e      	ldr	r3, [pc, #120]	; (1c58 <nm_drv_init+0xb0>)
    1be0:	4798      	blx	r3
    1be2:	1e04      	subs	r4, r0, #0
	if(M2M_SUCCESS != ret) 
    1be4:	d117      	bne.n	1c16 <nm_drv_init+0x6e>
	{
		goto ERR2;
	}
		
	ret = wait_for_firmware_start(u8Mode);
    1be6:	0028      	movs	r0, r5
    1be8:	4b1c      	ldr	r3, [pc, #112]	; (1c5c <nm_drv_init+0xb4>)
    1bea:	4798      	blx	r3
    1bec:	1e04      	subs	r4, r0, #0
	if(M2M_SUCCESS != ret) 
    1bee:	d112      	bne.n	1c16 <nm_drv_init+0x6e>
	{
		goto ERR2;
	}
	
	if((M2M_WIFI_MODE_ATE_HIGH == u8Mode)||(M2M_WIFI_MODE_ATE_LOW == u8Mode)) 
    1bf0:	3d02      	subs	r5, #2
    1bf2:	2d01      	cmp	r5, #1
    1bf4:	d911      	bls.n	1c1a <nm_drv_init+0x72>
	{
		goto ERR1;
	} 
	else;
	
	ret = enable_interrupts();
    1bf6:	4b1a      	ldr	r3, [pc, #104]	; (1c60 <nm_drv_init+0xb8>)
    1bf8:	4798      	blx	r3
    1bfa:	1e04      	subs	r4, r0, #0
	if(M2M_SUCCESS != ret) 
    1bfc:	d00d      	beq.n	1c1a <nm_drv_init+0x72>
	{
		M2M_ERR("failed to enable interrupts..\n");
    1bfe:	2260      	movs	r2, #96	; 0x60
    1c00:	32ff      	adds	r2, #255	; 0xff
    1c02:	4918      	ldr	r1, [pc, #96]	; (1c64 <nm_drv_init+0xbc>)
    1c04:	4818      	ldr	r0, [pc, #96]	; (1c68 <nm_drv_init+0xc0>)
    1c06:	4b0f      	ldr	r3, [pc, #60]	; (1c44 <nm_drv_init+0x9c>)
    1c08:	4798      	blx	r3
    1c0a:	4818      	ldr	r0, [pc, #96]	; (1c6c <nm_drv_init+0xc4>)
    1c0c:	4b18      	ldr	r3, [pc, #96]	; (1c70 <nm_drv_init+0xc8>)
    1c0e:	4798      	blx	r3
    1c10:	200d      	movs	r0, #13
    1c12:	4b0f      	ldr	r3, [pc, #60]	; (1c50 <nm_drv_init+0xa8>)
    1c14:	4798      	blx	r3
		goto ERR2;
	}
	return ret;
ERR2:
	nm_bus_iface_deinit();
    1c16:	4b17      	ldr	r3, [pc, #92]	; (1c74 <nm_drv_init+0xcc>)
    1c18:	4798      	blx	r3
ERR1:
	return ret;
}
    1c1a:	0020      	movs	r0, r4
    1c1c:	bd70      	pop	{r4, r5, r6, pc}
		u8Mode = M2M_WIFI_MODE_NORMAL;
    1c1e:	2501      	movs	r5, #1
    1c20:	e7ca      	b.n	1bb8 <nm_drv_init+0x10>
		M2M_ERR("[nmi start]: fail init bus\n");
    1c22:	2296      	movs	r2, #150	; 0x96
    1c24:	0052      	lsls	r2, r2, #1
    1c26:	490f      	ldr	r1, [pc, #60]	; (1c64 <nm_drv_init+0xbc>)
    1c28:	480f      	ldr	r0, [pc, #60]	; (1c68 <nm_drv_init+0xc0>)
    1c2a:	4b06      	ldr	r3, [pc, #24]	; (1c44 <nm_drv_init+0x9c>)
    1c2c:	4798      	blx	r3
    1c2e:	4812      	ldr	r0, [pc, #72]	; (1c78 <nm_drv_init+0xd0>)
    1c30:	4b0f      	ldr	r3, [pc, #60]	; (1c70 <nm_drv_init+0xc8>)
    1c32:	4798      	blx	r3
    1c34:	200d      	movs	r0, #13
    1c36:	4b06      	ldr	r3, [pc, #24]	; (1c50 <nm_drv_init+0xa8>)
    1c38:	4798      	blx	r3
		goto ERR1;
    1c3a:	e7ee      	b.n	1c1a <nm_drv_init+0x72>
    1c3c:	000019ad 	.word	0x000019ad
    1c40:	0001029c 	.word	0x0001029c
    1c44:	0000ea09 	.word	0x0000ea09
    1c48:	0000158d 	.word	0x0000158d
    1c4c:	000105e0 	.word	0x000105e0
    1c50:	0000ea3d 	.word	0x0000ea3d
    1c54:	000023ed 	.word	0x000023ed
    1c58:	000017a1 	.word	0x000017a1
    1c5c:	000018a9 	.word	0x000018a9
    1c60:	00001531 	.word	0x00001531
    1c64:	00010528 	.word	0x00010528
    1c68:	0000ff6c 	.word	0x0000ff6c
    1c6c:	000105a4 	.word	0x000105a4
    1c70:	0000eb25 	.word	0x0000eb25
    1c74:	000019b9 	.word	0x000019b9
    1c78:	000105c4 	.word	0x000105c4

00001c7c <nm_drv_deinit>:
*	@author	M. Abdelmawla
*	@date	17 July 2012
*	@version	1.0
*/
sint8 nm_drv_deinit(void * arg)
{
    1c7c:	b510      	push	{r4, lr}
	sint8 ret;

	ret = chip_deinit();
    1c7e:	4b1c      	ldr	r3, [pc, #112]	; (1cf0 <nm_drv_deinit+0x74>)
    1c80:	4798      	blx	r3
    1c82:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1c84:	d10b      	bne.n	1c9e <nm_drv_deinit+0x22>
		M2M_ERR("[nmi stop]: chip_deinit fail\n");
		goto ERR1;
	}
	
	/* Disable SPI flash to save power when the chip is off */
	ret = spi_flash_enable(0);
    1c86:	2000      	movs	r0, #0
    1c88:	4b1a      	ldr	r3, [pc, #104]	; (1cf4 <nm_drv_deinit+0x78>)
    1c8a:	4798      	blx	r3
    1c8c:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1c8e:	d114      	bne.n	1cba <nm_drv_deinit+0x3e>
		M2M_ERR("[nmi stop]: SPI flash disable fail\n");
		goto ERR1;
	}

	ret = nm_bus_iface_deinit();
    1c90:	4b19      	ldr	r3, [pc, #100]	; (1cf8 <nm_drv_deinit+0x7c>)
    1c92:	4798      	blx	r3
    1c94:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1c96:	d11d      	bne.n	1cd4 <nm_drv_deinit+0x58>
		M2M_ERR("[nmi stop]: fail init bus\n");
		goto ERR1;
	}
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_deinit();
    1c98:	4b18      	ldr	r3, [pc, #96]	; (1cfc <nm_drv_deinit+0x80>)
    1c9a:	4798      	blx	r3
    1c9c:	e00b      	b.n	1cb6 <nm_drv_deinit+0x3a>
		M2M_ERR("[nmi stop]: chip_deinit fail\n");
    1c9e:	22bb      	movs	r2, #187	; 0xbb
    1ca0:	0052      	lsls	r2, r2, #1
    1ca2:	4917      	ldr	r1, [pc, #92]	; (1d00 <nm_drv_deinit+0x84>)
    1ca4:	4817      	ldr	r0, [pc, #92]	; (1d04 <nm_drv_deinit+0x88>)
    1ca6:	4b18      	ldr	r3, [pc, #96]	; (1d08 <nm_drv_deinit+0x8c>)
    1ca8:	4798      	blx	r3
    1caa:	4818      	ldr	r0, [pc, #96]	; (1d0c <nm_drv_deinit+0x90>)
    1cac:	4b18      	ldr	r3, [pc, #96]	; (1d10 <nm_drv_deinit+0x94>)
    1cae:	4798      	blx	r3
    1cb0:	200d      	movs	r0, #13
    1cb2:	4b18      	ldr	r3, [pc, #96]	; (1d14 <nm_drv_deinit+0x98>)
    1cb4:	4798      	blx	r3
#endif

ERR1:
	return ret;
}
    1cb6:	0020      	movs	r0, r4
    1cb8:	bd10      	pop	{r4, pc}
		M2M_ERR("[nmi stop]: SPI flash disable fail\n");
    1cba:	227e      	movs	r2, #126	; 0x7e
    1cbc:	32ff      	adds	r2, #255	; 0xff
    1cbe:	4910      	ldr	r1, [pc, #64]	; (1d00 <nm_drv_deinit+0x84>)
    1cc0:	4810      	ldr	r0, [pc, #64]	; (1d04 <nm_drv_deinit+0x88>)
    1cc2:	4b11      	ldr	r3, [pc, #68]	; (1d08 <nm_drv_deinit+0x8c>)
    1cc4:	4798      	blx	r3
    1cc6:	4814      	ldr	r0, [pc, #80]	; (1d18 <nm_drv_deinit+0x9c>)
    1cc8:	4b11      	ldr	r3, [pc, #68]	; (1d10 <nm_drv_deinit+0x94>)
    1cca:	4798      	blx	r3
    1ccc:	200d      	movs	r0, #13
    1cce:	4b11      	ldr	r3, [pc, #68]	; (1d14 <nm_drv_deinit+0x98>)
    1cd0:	4798      	blx	r3
		goto ERR1;
    1cd2:	e7f0      	b.n	1cb6 <nm_drv_deinit+0x3a>
		M2M_ERR("[nmi stop]: fail init bus\n");
    1cd4:	2284      	movs	r2, #132	; 0x84
    1cd6:	32ff      	adds	r2, #255	; 0xff
    1cd8:	4909      	ldr	r1, [pc, #36]	; (1d00 <nm_drv_deinit+0x84>)
    1cda:	480a      	ldr	r0, [pc, #40]	; (1d04 <nm_drv_deinit+0x88>)
    1cdc:	4b0a      	ldr	r3, [pc, #40]	; (1d08 <nm_drv_deinit+0x8c>)
    1cde:	4798      	blx	r3
    1ce0:	480e      	ldr	r0, [pc, #56]	; (1d1c <nm_drv_deinit+0xa0>)
    1ce2:	4b0b      	ldr	r3, [pc, #44]	; (1d10 <nm_drv_deinit+0x94>)
    1ce4:	4798      	blx	r3
    1ce6:	200d      	movs	r0, #13
    1ce8:	4b0a      	ldr	r3, [pc, #40]	; (1d14 <nm_drv_deinit+0x98>)
    1cea:	4798      	blx	r3
		goto ERR1;
    1cec:	e7e3      	b.n	1cb6 <nm_drv_deinit+0x3a>
    1cee:	46c0      	nop			; (mov r8, r8)
    1cf0:	00001921 	.word	0x00001921
    1cf4:	00003221 	.word	0x00003221
    1cf8:	000019b9 	.word	0x000019b9
    1cfc:	00002399 	.word	0x00002399
    1d00:	00010534 	.word	0x00010534
    1d04:	0000ff6c 	.word	0x0000ff6c
    1d08:	0000ea09 	.word	0x0000ea09
    1d0c:	00010544 	.word	0x00010544
    1d10:	0000eb25 	.word	0x0000eb25
    1d14:	0000ea3d 	.word	0x0000ea3d
    1d18:	00010564 	.word	0x00010564
    1d1c:	00010588 	.word	0x00010588

00001d20 <nmi_spi_write>:
	spi.u16Sz = sz;
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
}

static sint8 nmi_spi_write(uint8* b, uint16 sz)
{
    1d20:	b500      	push	{lr}
    1d22:	b085      	sub	sp, #20
	tstrNmSpiRw spi;
	spi.pu8InBuf = b;
    1d24:	ab01      	add	r3, sp, #4
    1d26:	9001      	str	r0, [sp, #4]
	spi.pu8OutBuf = NULL;
    1d28:	2200      	movs	r2, #0
    1d2a:	9202      	str	r2, [sp, #8]
	spi.u16Sz = sz;
    1d2c:	8119      	strh	r1, [r3, #8]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
    1d2e:	0019      	movs	r1, r3
    1d30:	2003      	movs	r0, #3
    1d32:	4b02      	ldr	r3, [pc, #8]	; (1d3c <nmi_spi_write+0x1c>)
    1d34:	4798      	blx	r3
}
    1d36:	b005      	add	sp, #20
    1d38:	bd00      	pop	{pc}
    1d3a:	46c0      	nop			; (mov r8, r8)
    1d3c:	000003e1 	.word	0x000003e1

00001d40 <spi_cmd>:
#define DATA_PKT_SZ_4K			(4 * 1024)
#define DATA_PKT_SZ_8K			(8 * 1024)
#define DATA_PKT_SZ				DATA_PKT_SZ_8K

static sint8 spi_cmd(uint8 cmd, uint32 adr, uint32 u32data, uint32 sz,uint8 clockless)
{
    1d40:	b570      	push	{r4, r5, r6, lr}
    1d42:	b084      	sub	sp, #16
    1d44:	ac08      	add	r4, sp, #32
    1d46:	7825      	ldrb	r5, [r4, #0]
	uint8 bc[9];
	uint8 len = 5;
	sint8 result = N_OK;

	bc[0] = cmd;
    1d48:	ac01      	add	r4, sp, #4
    1d4a:	7020      	strb	r0, [r4, #0]
	switch(cmd) 
    1d4c:	303f      	adds	r0, #63	; 0x3f
    1d4e:	b2c4      	uxtb	r4, r0
    1d50:	2c0e      	cmp	r4, #14
    1d52:	d900      	bls.n	1d56 <spi_cmd+0x16>
    1d54:	e084      	b.n	1e60 <spi_cmd+0x120>
    1d56:	00a0      	lsls	r0, r4, #2
    1d58:	4c4f      	ldr	r4, [pc, #316]	; (1e98 <spi_cmd+0x158>)
    1d5a:	5820      	ldr	r0, [r4, r0]
    1d5c:	4687      	mov	pc, r0
	{
		case CMD_SINGLE_READ:				/* single word (4 bytes) read */
			bc[1] = (uint8)(adr >> 16);
    1d5e:	ab01      	add	r3, sp, #4
    1d60:	0c0a      	lsrs	r2, r1, #16
    1d62:	705a      	strb	r2, [r3, #1]
			bc[2] = (uint8)(adr >> 8);
    1d64:	0a0a      	lsrs	r2, r1, #8
    1d66:	709a      	strb	r2, [r3, #2]
			bc[3] = (uint8)adr;
    1d68:	70d9      	strb	r1, [r3, #3]
			len = 5;
    1d6a:	2105      	movs	r1, #5
			break;
	}

	if(result) 
	{
		if (!gu8Crc_off)
    1d6c:	4b4b      	ldr	r3, [pc, #300]	; (1e9c <spi_cmd+0x15c>)
    1d6e:	781b      	ldrb	r3, [r3, #0]
    1d70:	2b00      	cmp	r3, #0
    1d72:	d077      	beq.n	1e64 <spi_cmd+0x124>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
		else
			len-=1;
    1d74:	3901      	subs	r1, #1
    1d76:	b2c9      	uxtb	r1, r1
    1d78:	e083      	b.n	1e82 <spi_cmd+0x142>
			bc[1] = (uint8)(adr >> 8);
    1d7a:	0a0b      	lsrs	r3, r1, #8
    1d7c:	b2db      	uxtb	r3, r3
			if(clockless)  bc[1] |= (1 << 7);
    1d7e:	2d00      	cmp	r5, #0
    1d80:	d107      	bne.n	1d92 <spi_cmd+0x52>
			bc[1] = (uint8)(adr >> 8);
    1d82:	aa01      	add	r2, sp, #4
    1d84:	7053      	strb	r3, [r2, #1]
			bc[2] = (uint8)adr;
    1d86:	ab01      	add	r3, sp, #4
    1d88:	7099      	strb	r1, [r3, #2]
			bc[3] = 0x00;
    1d8a:	2200      	movs	r2, #0
    1d8c:	70da      	strb	r2, [r3, #3]
			len = 5;
    1d8e:	2105      	movs	r1, #5
			break;
    1d90:	e7ec      	b.n	1d6c <spi_cmd+0x2c>
			if(clockless)  bc[1] |= (1 << 7);
    1d92:	2280      	movs	r2, #128	; 0x80
    1d94:	4252      	negs	r2, r2
    1d96:	4313      	orrs	r3, r2
    1d98:	aa01      	add	r2, sp, #4
    1d9a:	7053      	strb	r3, [r2, #1]
    1d9c:	e7f3      	b.n	1d86 <spi_cmd+0x46>
			bc[1] = 0x00;
    1d9e:	ab01      	add	r3, sp, #4
    1da0:	2200      	movs	r2, #0
    1da2:	705a      	strb	r2, [r3, #1]
			bc[2] = 0x00;
    1da4:	709a      	strb	r2, [r3, #2]
			bc[3] = 0x00;
    1da6:	70da      	strb	r2, [r3, #3]
			len = 5;
    1da8:	2105      	movs	r1, #5
			break;
    1daa:	e7df      	b.n	1d6c <spi_cmd+0x2c>
			bc[1] = 0x00;
    1dac:	ab01      	add	r3, sp, #4
    1dae:	2200      	movs	r2, #0
    1db0:	705a      	strb	r2, [r3, #1]
			bc[2] = 0x00;
    1db2:	709a      	strb	r2, [r3, #2]
			bc[3] = 0x00;
    1db4:	70da      	strb	r2, [r3, #3]
			len = 5;
    1db6:	2105      	movs	r1, #5
			break;
    1db8:	e7d8      	b.n	1d6c <spi_cmd+0x2c>
			bc[1] = 0xff;
    1dba:	ab01      	add	r3, sp, #4
    1dbc:	22ff      	movs	r2, #255	; 0xff
    1dbe:	705a      	strb	r2, [r3, #1]
			bc[2] = 0xff;
    1dc0:	709a      	strb	r2, [r3, #2]
			bc[3] = 0xff;
    1dc2:	70da      	strb	r2, [r3, #3]
			len = 5;
    1dc4:	2105      	movs	r1, #5
			break;
    1dc6:	e7d1      	b.n	1d6c <spi_cmd+0x2c>
			bc[1] = (uint8)(adr >> 16);
    1dc8:	aa01      	add	r2, sp, #4
    1dca:	0c08      	lsrs	r0, r1, #16
    1dcc:	7050      	strb	r0, [r2, #1]
			bc[2] = (uint8)(adr >> 8);
    1dce:	0a08      	lsrs	r0, r1, #8
    1dd0:	7090      	strb	r0, [r2, #2]
			bc[3] = (uint8)adr;
    1dd2:	70d1      	strb	r1, [r2, #3]
			bc[4] = (uint8)(sz >> 8);
    1dd4:	0a19      	lsrs	r1, r3, #8
    1dd6:	7111      	strb	r1, [r2, #4]
			bc[5] = (uint8)(sz);
    1dd8:	7153      	strb	r3, [r2, #5]
			len = 7;
    1dda:	2107      	movs	r1, #7
			break;
    1ddc:	e7c6      	b.n	1d6c <spi_cmd+0x2c>
			bc[1] = (uint8)(adr >> 16);
    1dde:	aa01      	add	r2, sp, #4
    1de0:	0c08      	lsrs	r0, r1, #16
    1de2:	7050      	strb	r0, [r2, #1]
			bc[2] = (uint8)(adr >> 8);
    1de4:	0a08      	lsrs	r0, r1, #8
    1de6:	7090      	strb	r0, [r2, #2]
			bc[3] = (uint8)adr;
    1de8:	70d1      	strb	r1, [r2, #3]
			bc[4] = (uint8)(sz >> 16);
    1dea:	0c19      	lsrs	r1, r3, #16
    1dec:	7111      	strb	r1, [r2, #4]
			bc[5] = (uint8)(sz >> 8);
    1dee:	0a19      	lsrs	r1, r3, #8
    1df0:	7151      	strb	r1, [r2, #5]
			bc[6] = (uint8)(sz);
    1df2:	7193      	strb	r3, [r2, #6]
			len = 8;
    1df4:	2108      	movs	r1, #8
			break;
    1df6:	e7b9      	b.n	1d6c <spi_cmd+0x2c>
			bc[1] = (uint8)(adr >> 8);
    1df8:	0a0b      	lsrs	r3, r1, #8
    1dfa:	b2db      	uxtb	r3, r3
			if(clockless)  bc[1] |= (1 << 7);
    1dfc:	2d00      	cmp	r5, #0
    1dfe:	d10c      	bne.n	1e1a <spi_cmd+0xda>
			bc[1] = (uint8)(adr >> 8);
    1e00:	a801      	add	r0, sp, #4
    1e02:	7043      	strb	r3, [r0, #1]
			bc[2] = (uint8)(adr);
    1e04:	ab01      	add	r3, sp, #4
    1e06:	7099      	strb	r1, [r3, #2]
			bc[3] = (uint8)(u32data >> 24);
    1e08:	0e11      	lsrs	r1, r2, #24
    1e0a:	70d9      	strb	r1, [r3, #3]
			bc[4] = (uint8)(u32data >> 16);
    1e0c:	0c11      	lsrs	r1, r2, #16
    1e0e:	7119      	strb	r1, [r3, #4]
			bc[5] = (uint8)(u32data >> 8);
    1e10:	0a11      	lsrs	r1, r2, #8
    1e12:	7159      	strb	r1, [r3, #5]
			bc[6] = (uint8)(u32data);
    1e14:	719a      	strb	r2, [r3, #6]
			len = 8;
    1e16:	2108      	movs	r1, #8
			break;
    1e18:	e7a8      	b.n	1d6c <spi_cmd+0x2c>
			if(clockless)  bc[1] |= (1 << 7);
    1e1a:	2080      	movs	r0, #128	; 0x80
    1e1c:	4240      	negs	r0, r0
    1e1e:	4303      	orrs	r3, r0
    1e20:	a801      	add	r0, sp, #4
    1e22:	7043      	strb	r3, [r0, #1]
    1e24:	e7ee      	b.n	1e04 <spi_cmd+0xc4>
			bc[1] = (uint8)(adr >> 16);
    1e26:	ab01      	add	r3, sp, #4
    1e28:	0c08      	lsrs	r0, r1, #16
    1e2a:	7058      	strb	r0, [r3, #1]
			bc[2] = (uint8)(adr >> 8);
    1e2c:	0a08      	lsrs	r0, r1, #8
    1e2e:	7098      	strb	r0, [r3, #2]
			bc[3] = (uint8)(adr);
    1e30:	70d9      	strb	r1, [r3, #3]
			bc[4] = (uint8)(u32data >> 24);
    1e32:	0e11      	lsrs	r1, r2, #24
    1e34:	7119      	strb	r1, [r3, #4]
			bc[5] = (uint8)(u32data >> 16);
    1e36:	0c11      	lsrs	r1, r2, #16
    1e38:	7159      	strb	r1, [r3, #5]
			bc[6] = (uint8)(u32data >> 8);
    1e3a:	0a11      	lsrs	r1, r2, #8
    1e3c:	7199      	strb	r1, [r3, #6]
			bc[7] = (uint8)(u32data);
    1e3e:	71da      	strb	r2, [r3, #7]
			len = 9;
    1e40:	2109      	movs	r1, #9
			break;
    1e42:	e793      	b.n	1d6c <spi_cmd+0x2c>

		if(M2M_SUCCESS != nmi_spi_write(bc, len)) 
		{
			M2M_ERR("[nmi spi]: Failed cmd write, bus error...\n");
    1e44:	2234      	movs	r2, #52	; 0x34
    1e46:	32ff      	adds	r2, #255	; 0xff
    1e48:	4915      	ldr	r1, [pc, #84]	; (1ea0 <spi_cmd+0x160>)
    1e4a:	4816      	ldr	r0, [pc, #88]	; (1ea4 <spi_cmd+0x164>)
    1e4c:	4b16      	ldr	r3, [pc, #88]	; (1ea8 <spi_cmd+0x168>)
    1e4e:	4798      	blx	r3
    1e50:	4816      	ldr	r0, [pc, #88]	; (1eac <spi_cmd+0x16c>)
    1e52:	4b17      	ldr	r3, [pc, #92]	; (1eb0 <spi_cmd+0x170>)
    1e54:	4798      	blx	r3
    1e56:	200d      	movs	r0, #13
    1e58:	4b16      	ldr	r3, [pc, #88]	; (1eb4 <spi_cmd+0x174>)
    1e5a:	4798      	blx	r3
			result = N_FAIL;
    1e5c:	2300      	movs	r3, #0
    1e5e:	e017      	b.n	1e90 <spi_cmd+0x150>
	switch(cmd) 
    1e60:	2300      	movs	r3, #0
    1e62:	e015      	b.n	1e90 <spi_cmd+0x150>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
    1e64:	1e4e      	subs	r6, r1, #1
    1e66:	aa01      	add	r2, sp, #4
    1e68:	1995      	adds	r5, r2, r6
    1e6a:	237f      	movs	r3, #127	; 0x7f
	return crc7_syndrome_table[(crc << 1) ^ data];
    1e6c:	4c12      	ldr	r4, [pc, #72]	; (1eb8 <spi_cmd+0x178>)
    1e6e:	005b      	lsls	r3, r3, #1
    1e70:	7810      	ldrb	r0, [r2, #0]
    1e72:	4043      	eors	r3, r0
    1e74:	5ce3      	ldrb	r3, [r4, r3]
    1e76:	3201      	adds	r2, #1
	while (len--)
    1e78:	42aa      	cmp	r2, r5
    1e7a:	d1f8      	bne.n	1e6e <spi_cmd+0x12e>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
    1e7c:	005b      	lsls	r3, r3, #1
    1e7e:	aa01      	add	r2, sp, #4
    1e80:	5593      	strb	r3, [r2, r6]
		if(M2M_SUCCESS != nmi_spi_write(bc, len)) 
    1e82:	b289      	uxth	r1, r1
    1e84:	a801      	add	r0, sp, #4
    1e86:	4b0d      	ldr	r3, [pc, #52]	; (1ebc <spi_cmd+0x17c>)
    1e88:	4798      	blx	r3
    1e8a:	2301      	movs	r3, #1
    1e8c:	2800      	cmp	r0, #0
    1e8e:	d1d9      	bne.n	1e44 <spi_cmd+0x104>
		}
	}

	return result;
}
    1e90:	0018      	movs	r0, r3
    1e92:	b004      	add	sp, #16
    1e94:	bd70      	pop	{r4, r5, r6, pc}
    1e96:	46c0      	nop			; (mov r8, r8)
    1e98:	000105f0 	.word	0x000105f0
    1e9c:	200001e4 	.word	0x200001e4
    1ea0:	00010630 	.word	0x00010630
    1ea4:	0000ff6c 	.word	0x0000ff6c
    1ea8:	0000ea09 	.word	0x0000ea09
    1eac:	00010ac0 	.word	0x00010ac0
    1eb0:	0000eb25 	.word	0x0000eb25
    1eb4:	0000ea3d 	.word	0x0000ea3d
    1eb8:	000106bc 	.word	0x000106bc
    1ebc:	00001d21 	.word	0x00001d21

00001ec0 <nmi_spi_read>:
{
    1ec0:	b500      	push	{lr}
    1ec2:	b085      	sub	sp, #20
	spi.pu8InBuf = NULL;
    1ec4:	ab01      	add	r3, sp, #4
    1ec6:	2200      	movs	r2, #0
    1ec8:	9201      	str	r2, [sp, #4]
	spi.pu8OutBuf = b;
    1eca:	9002      	str	r0, [sp, #8]
	spi.u16Sz = sz;
    1ecc:	8119      	strh	r1, [r3, #8]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
    1ece:	0019      	movs	r1, r3
    1ed0:	2003      	movs	r0, #3
    1ed2:	4b02      	ldr	r3, [pc, #8]	; (1edc <nmi_spi_read+0x1c>)
    1ed4:	4798      	blx	r3
}
    1ed6:	b005      	add	sp, #20
    1ed8:	bd00      	pop	{pc}
    1eda:	46c0      	nop			; (mov r8, r8)
    1edc:	000003e1 	.word	0x000003e1

00001ee0 <spi_cmd_rsp>:

	return result;
}

static sint8 spi_cmd_rsp(uint8 cmd)
{
    1ee0:	b5f0      	push	{r4, r5, r6, r7, lr}
    1ee2:	46c6      	mov	lr, r8
    1ee4:	b500      	push	{lr}
    1ee6:	b082      	sub	sp, #8
    1ee8:	0007      	movs	r7, r0
	sint8 s8RetryCnt;

	/**
		Command/Control response
	**/
	if ((cmd == CMD_RESET) ||
    1eea:	28cf      	cmp	r0, #207	; 0xcf
    1eec:	d02b      	beq.n	1f46 <spi_cmd_rsp+0x66>
    1eee:	0003      	movs	r3, r0
    1ef0:	333b      	adds	r3, #59	; 0x3b
    1ef2:	b2db      	uxtb	r3, r3
    1ef4:	2b01      	cmp	r3, #1
    1ef6:	d926      	bls.n	1f46 <spi_cmd_rsp+0x66>
{
    1ef8:	240b      	movs	r4, #11

	/* wait for response */
	s8RetryCnt = SPI_RESP_RETRY_COUNT;
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    1efa:	466b      	mov	r3, sp
    1efc:	1dde      	adds	r6, r3, #7
    1efe:	4b26      	ldr	r3, [pc, #152]	; (1f98 <spi_cmd_rsp+0xb8>)
    1f00:	4698      	mov	r8, r3
    1f02:	2101      	movs	r1, #1
    1f04:	0030      	movs	r0, r6
    1f06:	47c0      	blx	r8
    1f08:	1e05      	subs	r5, r0, #0
    1f0a:	d125      	bne.n	1f58 <spi_cmd_rsp+0x78>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
			result = N_FAIL;
			goto _fail_;
		}
	} while((rsp != cmd) && (s8RetryCnt-- >0));
    1f0c:	7833      	ldrb	r3, [r6, #0]
    1f0e:	42bb      	cmp	r3, r7
    1f10:	d030      	beq.n	1f74 <spi_cmd_rsp+0x94>
    1f12:	3c01      	subs	r4, #1
    1f14:	b2e4      	uxtb	r4, r4
    1f16:	2c00      	cmp	r4, #0
    1f18:	d1f3      	bne.n	1f02 <spi_cmd_rsp+0x22>
    1f1a:	340b      	adds	r4, #11
	**/
	/* wait for response */
	s8RetryCnt = SPI_RESP_RETRY_COUNT;
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    1f1c:	466b      	mov	r3, sp
    1f1e:	1dde      	adds	r6, r3, #7
    1f20:	4f1d      	ldr	r7, [pc, #116]	; (1f98 <spi_cmd_rsp+0xb8>)
    1f22:	2101      	movs	r1, #1
    1f24:	0030      	movs	r0, r6
    1f26:	47b8      	blx	r7
    1f28:	2800      	cmp	r0, #0
    1f2a:	d125      	bne.n	1f78 <spi_cmd_rsp+0x98>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
			result = N_FAIL;
			goto _fail_;
		}
	} while((rsp != 0x00) && (s8RetryCnt-- >0));
    1f2c:	7833      	ldrb	r3, [r6, #0]
    1f2e:	2b00      	cmp	r3, #0
    1f30:	d02f      	beq.n	1f92 <spi_cmd_rsp+0xb2>
    1f32:	3c01      	subs	r4, #1
    1f34:	b2e4      	uxtb	r4, r4
    1f36:	2c00      	cmp	r4, #0
    1f38:	d1f3      	bne.n	1f22 <spi_cmd_rsp+0x42>
	sint8 result = N_OK;
    1f3a:	2501      	movs	r5, #1

_fail_:

	return result;
}
    1f3c:	0028      	movs	r0, r5
    1f3e:	b002      	add	sp, #8
    1f40:	bc04      	pop	{r2}
    1f42:	4690      	mov	r8, r2
    1f44:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    1f46:	2101      	movs	r1, #1
    1f48:	466b      	mov	r3, sp
    1f4a:	1dd8      	adds	r0, r3, #7
    1f4c:	4b12      	ldr	r3, [pc, #72]	; (1f98 <spi_cmd_rsp+0xb8>)
    1f4e:	4798      	blx	r3
			result = N_FAIL;
    1f50:	2500      	movs	r5, #0
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    1f52:	2800      	cmp	r0, #0
    1f54:	d0d0      	beq.n	1ef8 <spi_cmd_rsp+0x18>
    1f56:	e7f1      	b.n	1f3c <spi_cmd_rsp+0x5c>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
    1f58:	22b7      	movs	r2, #183	; 0xb7
    1f5a:	0052      	lsls	r2, r2, #1
    1f5c:	490f      	ldr	r1, [pc, #60]	; (1f9c <spi_cmd_rsp+0xbc>)
    1f5e:	4810      	ldr	r0, [pc, #64]	; (1fa0 <spi_cmd_rsp+0xc0>)
    1f60:	4b10      	ldr	r3, [pc, #64]	; (1fa4 <spi_cmd_rsp+0xc4>)
    1f62:	4798      	blx	r3
    1f64:	4810      	ldr	r0, [pc, #64]	; (1fa8 <spi_cmd_rsp+0xc8>)
    1f66:	4b11      	ldr	r3, [pc, #68]	; (1fac <spi_cmd_rsp+0xcc>)
    1f68:	4798      	blx	r3
    1f6a:	200d      	movs	r0, #13
    1f6c:	4b10      	ldr	r3, [pc, #64]	; (1fb0 <spi_cmd_rsp+0xd0>)
    1f6e:	4798      	blx	r3
			result = N_FAIL;
    1f70:	2500      	movs	r5, #0
			goto _fail_;
    1f72:	e7e3      	b.n	1f3c <spi_cmd_rsp+0x5c>
    1f74:	240b      	movs	r4, #11
    1f76:	e7d1      	b.n	1f1c <spi_cmd_rsp+0x3c>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
    1f78:	22be      	movs	r2, #190	; 0xbe
    1f7a:	0052      	lsls	r2, r2, #1
    1f7c:	4907      	ldr	r1, [pc, #28]	; (1f9c <spi_cmd_rsp+0xbc>)
    1f7e:	4808      	ldr	r0, [pc, #32]	; (1fa0 <spi_cmd_rsp+0xc0>)
    1f80:	4b08      	ldr	r3, [pc, #32]	; (1fa4 <spi_cmd_rsp+0xc4>)
    1f82:	4798      	blx	r3
    1f84:	4808      	ldr	r0, [pc, #32]	; (1fa8 <spi_cmd_rsp+0xc8>)
    1f86:	4b09      	ldr	r3, [pc, #36]	; (1fac <spi_cmd_rsp+0xcc>)
    1f88:	4798      	blx	r3
    1f8a:	200d      	movs	r0, #13
    1f8c:	4b08      	ldr	r3, [pc, #32]	; (1fb0 <spi_cmd_rsp+0xd0>)
    1f8e:	4798      	blx	r3
			goto _fail_;
    1f90:	e7d4      	b.n	1f3c <spi_cmd_rsp+0x5c>
	sint8 result = N_OK;
    1f92:	2501      	movs	r5, #1
    1f94:	e7d2      	b.n	1f3c <spi_cmd_rsp+0x5c>
    1f96:	46c0      	nop			; (mov r8, r8)
    1f98:	00001ec1 	.word	0x00001ec1
    1f9c:	00010648 	.word	0x00010648
    1fa0:	0000ff6c 	.word	0x0000ff6c
    1fa4:	0000ea09 	.word	0x0000ea09
    1fa8:	00010aec 	.word	0x00010aec
    1fac:	0000eb25 	.word	0x0000eb25
    1fb0:	0000ea3d 	.word	0x0000ea3d

00001fb4 <spi_data_read>:
	return result;
}
#endif

static sint8 spi_data_read(uint8 *b, uint16 sz,uint8 clockless)
{
    1fb4:	b5f0      	push	{r4, r5, r6, r7, lr}
    1fb6:	46de      	mov	lr, fp
    1fb8:	4657      	mov	r7, sl
    1fba:	464e      	mov	r6, r9
    1fbc:	4645      	mov	r5, r8
    1fbe:	b5e0      	push	{r5, r6, r7, lr}
    1fc0:	b087      	sub	sp, #28
    1fc2:	9001      	str	r0, [sp, #4]
    1fc4:	4689      	mov	r9, r1
    1fc6:	9202      	str	r2, [sp, #8]
	uint8 rsp;

	/**
		Data
	**/
	ix = 0;
    1fc8:	2300      	movs	r3, #0
    1fca:	469a      	mov	sl, r3
    1fcc:	2380      	movs	r3, #128	; 0x80
    1fce:	019b      	lsls	r3, r3, #6
    1fd0:	469b      	mov	fp, r3
    1fd2:	466a      	mov	r2, sp
    1fd4:	81d3      	strh	r3, [r2, #14]
		/**
			Data Respnose header
		**/
		retry = SPI_RESP_RETRY_COUNT;
		do{
			if(M2M_SUCCESS != nmi_spi_read(&rsp, 1)) 
    1fd6:	4b3b      	ldr	r3, [pc, #236]	; (20c4 <STACK_SIZE+0xc4>)
    1fd8:	4698      	mov	r8, r3
    1fda:	e02f      	b.n	203c <STACK_SIZE+0x3c>
			{
				M2M_ERR("[nmi spi]: Failed data response read, bus error...\n");
    1fdc:	22c3      	movs	r2, #195	; 0xc3
    1fde:	0092      	lsls	r2, r2, #2
    1fe0:	4939      	ldr	r1, [pc, #228]	; (20c8 <STACK_SIZE+0xc8>)
    1fe2:	483a      	ldr	r0, [pc, #232]	; (20cc <STACK_SIZE+0xcc>)
    1fe4:	4b3a      	ldr	r3, [pc, #232]	; (20d0 <STACK_SIZE+0xd0>)
    1fe6:	4798      	blx	r3
    1fe8:	483a      	ldr	r0, [pc, #232]	; (20d4 <STACK_SIZE+0xd4>)
    1fea:	4b3b      	ldr	r3, [pc, #236]	; (20d8 <STACK_SIZE+0xd8>)
    1fec:	4798      	blx	r3
    1fee:	200d      	movs	r0, #13
    1ff0:	4b3a      	ldr	r3, [pc, #232]	; (20dc <STACK_SIZE+0xdc>)
    1ff2:	4798      	blx	r3
    1ff4:	2500      	movs	r5, #0
		sz -= nbytes;

	}while(sz);

	return result;
}
    1ff6:	0028      	movs	r0, r5
    1ff8:	b007      	add	sp, #28
    1ffa:	bc3c      	pop	{r2, r3, r4, r5}
    1ffc:	4690      	mov	r8, r2
    1ffe:	4699      	mov	r9, r3
    2000:	46a2      	mov	sl, r4
    2002:	46ab      	mov	fp, r5
    2004:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if(retry <= 0) 
    2006:	2c00      	cmp	r4, #0
    2008:	dd2e      	ble.n	2068 <STACK_SIZE+0x68>
		if(M2M_SUCCESS != nmi_spi_read(&b[ix], nbytes)) 
    200a:	9b01      	ldr	r3, [sp, #4]
    200c:	4453      	add	r3, sl
    200e:	0018      	movs	r0, r3
    2010:	0039      	movs	r1, r7
    2012:	4b2c      	ldr	r3, [pc, #176]	; (20c4 <STACK_SIZE+0xc4>)
    2014:	4798      	blx	r3
    2016:	1e04      	subs	r4, r0, #0
    2018:	d133      	bne.n	2082 <STACK_SIZE+0x82>
		if(!clockless)
    201a:	9b02      	ldr	r3, [sp, #8]
    201c:	2b00      	cmp	r3, #0
    201e:	d103      	bne.n	2028 <STACK_SIZE+0x28>
			if(!gu8Crc_off) 
    2020:	4b2f      	ldr	r3, [pc, #188]	; (20e0 <STACK_SIZE+0xe0>)
    2022:	781b      	ldrb	r3, [r3, #0]
    2024:	2b00      	cmp	r3, #0
    2026:	d038      	beq.n	209a <STACK_SIZE+0x9a>
		ix += nbytes;
    2028:	4653      	mov	r3, sl
    202a:	18fb      	adds	r3, r7, r3
    202c:	b21b      	sxth	r3, r3
    202e:	469a      	mov	sl, r3
		sz -= nbytes;
    2030:	464b      	mov	r3, r9
    2032:	1bdf      	subs	r7, r3, r7
    2034:	b2bb      	uxth	r3, r7
    2036:	4699      	mov	r9, r3
	}while(sz);
    2038:	2b00      	cmp	r3, #0
    203a:	d041      	beq.n	20c0 <STACK_SIZE+0xc0>
    203c:	464f      	mov	r7, r9
    203e:	45d9      	cmp	r9, fp
    2040:	d901      	bls.n	2046 <STACK_SIZE+0x46>
    2042:	466b      	mov	r3, sp
    2044:	89df      	ldrh	r7, [r3, #14]
    2046:	b2bf      	uxth	r7, r7
		retry = SPI_RESP_RETRY_COUNT;
    2048:	240a      	movs	r4, #10
			if(M2M_SUCCESS != nmi_spi_read(&rsp, 1)) 
    204a:	ab04      	add	r3, sp, #16
    204c:	1cde      	adds	r6, r3, #3
    204e:	2101      	movs	r1, #1
    2050:	0030      	movs	r0, r6
    2052:	47c0      	blx	r8
    2054:	1e05      	subs	r5, r0, #0
    2056:	d1c1      	bne.n	1fdc <spi_data_read+0x28>
			if(((rsp >> 4) & 0xf) == 0xf){break;}
    2058:	7833      	ldrb	r3, [r6, #0]
    205a:	091b      	lsrs	r3, r3, #4
    205c:	2b0f      	cmp	r3, #15
    205e:	d0d2      	beq.n	2006 <STACK_SIZE+0x6>
    2060:	3c01      	subs	r4, #1
    2062:	b224      	sxth	r4, r4
		} while (retry--);
    2064:	1c63      	adds	r3, r4, #1
    2066:	d1f2      	bne.n	204e <STACK_SIZE+0x4e>
			M2M_ERR("[nmi spi]: Failed data response read...(%02x)\n", rsp);
    2068:	4a1e      	ldr	r2, [pc, #120]	; (20e4 <STACK_SIZE+0xe4>)
    206a:	4917      	ldr	r1, [pc, #92]	; (20c8 <STACK_SIZE+0xc8>)
    206c:	4817      	ldr	r0, [pc, #92]	; (20cc <STACK_SIZE+0xcc>)
    206e:	4c18      	ldr	r4, [pc, #96]	; (20d0 <STACK_SIZE+0xd0>)
    2070:	47a0      	blx	r4
    2072:	ab04      	add	r3, sp, #16
    2074:	78d9      	ldrb	r1, [r3, #3]
    2076:	481c      	ldr	r0, [pc, #112]	; (20e8 <STACK_SIZE+0xe8>)
    2078:	47a0      	blx	r4
    207a:	200d      	movs	r0, #13
    207c:	4b17      	ldr	r3, [pc, #92]	; (20dc <STACK_SIZE+0xdc>)
    207e:	4798      	blx	r3
			break;
    2080:	e7b9      	b.n	1ff6 <spi_data_read+0x42>
			M2M_ERR("[nmi spi]: Failed data block read, bus error...\n");
    2082:	4a1a      	ldr	r2, [pc, #104]	; (20ec <STACK_SIZE+0xec>)
    2084:	4910      	ldr	r1, [pc, #64]	; (20c8 <STACK_SIZE+0xc8>)
    2086:	4811      	ldr	r0, [pc, #68]	; (20cc <STACK_SIZE+0xcc>)
    2088:	4b11      	ldr	r3, [pc, #68]	; (20d0 <STACK_SIZE+0xd0>)
    208a:	4798      	blx	r3
    208c:	4818      	ldr	r0, [pc, #96]	; (20f0 <STACK_SIZE+0xf0>)
    208e:	4b12      	ldr	r3, [pc, #72]	; (20d8 <STACK_SIZE+0xd8>)
    2090:	4798      	blx	r3
    2092:	200d      	movs	r0, #13
    2094:	4b11      	ldr	r3, [pc, #68]	; (20dc <STACK_SIZE+0xdc>)
    2096:	4798      	blx	r3
			break;
    2098:	e7ad      	b.n	1ff6 <spi_data_read+0x42>
				if(M2M_SUCCESS != nmi_spi_read(crc, 2)) 
    209a:	2102      	movs	r1, #2
    209c:	a805      	add	r0, sp, #20
    209e:	4b09      	ldr	r3, [pc, #36]	; (20c4 <STACK_SIZE+0xc4>)
    20a0:	4798      	blx	r3
    20a2:	2800      	cmp	r0, #0
    20a4:	d0c0      	beq.n	2028 <STACK_SIZE+0x28>
					M2M_ERR("[nmi spi]: Failed data block crc read, bus error...\n");
    20a6:	4a13      	ldr	r2, [pc, #76]	; (20f4 <STACK_SIZE+0xf4>)
    20a8:	4907      	ldr	r1, [pc, #28]	; (20c8 <STACK_SIZE+0xc8>)
    20aa:	4808      	ldr	r0, [pc, #32]	; (20cc <STACK_SIZE+0xcc>)
    20ac:	4b08      	ldr	r3, [pc, #32]	; (20d0 <STACK_SIZE+0xd0>)
    20ae:	4798      	blx	r3
    20b0:	4811      	ldr	r0, [pc, #68]	; (20f8 <STACK_SIZE+0xf8>)
    20b2:	4b09      	ldr	r3, [pc, #36]	; (20d8 <STACK_SIZE+0xd8>)
    20b4:	4798      	blx	r3
    20b6:	200d      	movs	r0, #13
    20b8:	4b08      	ldr	r3, [pc, #32]	; (20dc <STACK_SIZE+0xdc>)
    20ba:	4798      	blx	r3
					result = N_FAIL;
    20bc:	0025      	movs	r5, r4
					break;
    20be:	e79a      	b.n	1ff6 <spi_data_read+0x42>
    20c0:	2501      	movs	r5, #1
    20c2:	e798      	b.n	1ff6 <spi_data_read+0x42>
    20c4:	00001ec1 	.word	0x00001ec1
    20c8:	00010654 	.word	0x00010654
    20cc:	0000ff6c 	.word	0x0000ff6c
    20d0:	0000ea09 	.word	0x0000ea09
    20d4:	00010b20 	.word	0x00010b20
    20d8:	0000eb25 	.word	0x0000eb25
    20dc:	0000ea3d 	.word	0x0000ea3d
    20e0:	200001e4 	.word	0x200001e4
    20e4:	00000317 	.word	0x00000317
    20e8:	00010b54 	.word	0x00010b54
    20ec:	00000321 	.word	0x00000321
    20f0:	00010b84 	.word	0x00010b84
    20f4:	0000032f 	.word	0x0000032f
    20f8:	00010bb4 	.word	0x00010bb4

000020fc <spi_write_reg>:
	Spi interfaces

********************************************/

static sint8 spi_write_reg(uint32 addr, uint32 u32data)
{
    20fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    20fe:	46d6      	mov	lr, sl
    2100:	464f      	mov	r7, r9
    2102:	4646      	mov	r6, r8
    2104:	b5c0      	push	{r6, r7, lr}
    2106:	b086      	sub	sp, #24
    2108:	9003      	str	r0, [sp, #12]
    210a:	9104      	str	r1, [sp, #16]
    210c:	2830      	cmp	r0, #48	; 0x30
    210e:	d80f      	bhi.n	2130 <spi_write_reg+0x34>
    2110:	4b30      	ldr	r3, [pc, #192]	; (21d4 <spi_write_reg+0xd8>)
    2112:	781f      	ldrb	r7, [r3, #0]
    2114:	b2fb      	uxtb	r3, r7
    2116:	9305      	str	r3, [sp, #20]
    2118:	2300      	movs	r3, #0
    211a:	2230      	movs	r2, #48	; 0x30
    211c:	9903      	ldr	r1, [sp, #12]
    211e:	428a      	cmp	r2, r1
    2120:	415b      	adcs	r3, r3
    2122:	b2db      	uxtb	r3, r3
    2124:	469a      	mov	sl, r3
    2126:	250a      	movs	r5, #10
		cmd = CMD_SINGLE_WRITE;
		clockless = 0;
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, u32data, 4, clockless);
    2128:	4b2b      	ldr	r3, [pc, #172]	; (21d8 <spi_write_reg+0xdc>)
    212a:	4698      	mov	r8, r3
		goto _FAIL_;
	}

	result = spi_cmd_rsp(cmd);
	if (result != N_OK) {
		M2M_ERR("[nmi spi]: Failed cmd response, write reg (%08x)...\n", (unsigned int)addr);
    212c:	46d1      	mov	r9, sl
    212e:	e033      	b.n	2198 <spi_write_reg+0x9c>
    2130:	4b2a      	ldr	r3, [pc, #168]	; (21dc <spi_write_reg+0xe0>)
    2132:	781f      	ldrb	r7, [r3, #0]
    2134:	e7ee      	b.n	2114 <spi_write_reg+0x18>
	result = spi_cmd_rsp(cmd);
    2136:	9805      	ldr	r0, [sp, #20]
    2138:	4b29      	ldr	r3, [pc, #164]	; (21e0 <spi_write_reg+0xe4>)
    213a:	4798      	blx	r3
    213c:	0004      	movs	r4, r0
	if (result != N_OK) {
    213e:	2801      	cmp	r0, #1
    2140:	d041      	beq.n	21c6 <spi_write_reg+0xca>
		M2M_ERR("[nmi spi]: Failed cmd response, write reg (%08x)...\n", (unsigned int)addr);
    2142:	4a28      	ldr	r2, [pc, #160]	; (21e4 <spi_write_reg+0xe8>)
    2144:	4928      	ldr	r1, [pc, #160]	; (21e8 <spi_write_reg+0xec>)
    2146:	4829      	ldr	r0, [pc, #164]	; (21ec <spi_write_reg+0xf0>)
    2148:	4e29      	ldr	r6, [pc, #164]	; (21f0 <spi_write_reg+0xf4>)
    214a:	47b0      	blx	r6
    214c:	9903      	ldr	r1, [sp, #12]
    214e:	4829      	ldr	r0, [pc, #164]	; (21f4 <spi_write_reg+0xf8>)
    2150:	47b0      	blx	r6
    2152:	200d      	movs	r0, #13
    2154:	4b28      	ldr	r3, [pc, #160]	; (21f8 <spi_write_reg+0xfc>)
    2156:	4798      	blx	r3

#endif
_FAIL_:
	if(result != N_OK)
	{
		nm_bsp_sleep(1);
    2158:	2001      	movs	r0, #1
    215a:	4e28      	ldr	r6, [pc, #160]	; (21fc <spi_write_reg+0x100>)
    215c:	47b0      	blx	r6
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    215e:	2300      	movs	r3, #0
    2160:	9300      	str	r3, [sp, #0]
    2162:	2200      	movs	r2, #0
    2164:	2100      	movs	r1, #0
    2166:	20cf      	movs	r0, #207	; 0xcf
    2168:	4f1b      	ldr	r7, [pc, #108]	; (21d8 <spi_write_reg+0xdc>)
    216a:	47b8      	blx	r7
		spi_cmd_rsp(CMD_RESET);
    216c:	20cf      	movs	r0, #207	; 0xcf
    216e:	4b1c      	ldr	r3, [pc, #112]	; (21e0 <spi_write_reg+0xe4>)
    2170:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx %lx\n",retry,addr,u32data);
    2172:	22f0      	movs	r2, #240	; 0xf0
    2174:	0092      	lsls	r2, r2, #2
    2176:	491c      	ldr	r1, [pc, #112]	; (21e8 <spi_write_reg+0xec>)
    2178:	481c      	ldr	r0, [pc, #112]	; (21ec <spi_write_reg+0xf0>)
    217a:	4f1d      	ldr	r7, [pc, #116]	; (21f0 <spi_write_reg+0xf4>)
    217c:	47b8      	blx	r7
    217e:	9b04      	ldr	r3, [sp, #16]
    2180:	9a03      	ldr	r2, [sp, #12]
    2182:	0029      	movs	r1, r5
    2184:	481e      	ldr	r0, [pc, #120]	; (2200 <spi_write_reg+0x104>)
    2186:	47b8      	blx	r7
    2188:	200d      	movs	r0, #13
    218a:	4b1b      	ldr	r3, [pc, #108]	; (21f8 <spi_write_reg+0xfc>)
    218c:	4798      	blx	r3
		nm_bsp_sleep(1);
    218e:	2001      	movs	r0, #1
    2190:	47b0      	blx	r6
    2192:	3d01      	subs	r5, #1
		retry--;
		if(retry) goto _RETRY_;
    2194:	2d00      	cmp	r5, #0
    2196:	d016      	beq.n	21c6 <spi_write_reg+0xca>
	result = spi_cmd(cmd, addr, u32data, 4, clockless);
    2198:	464b      	mov	r3, r9
    219a:	9300      	str	r3, [sp, #0]
    219c:	2304      	movs	r3, #4
    219e:	9a04      	ldr	r2, [sp, #16]
    21a0:	9f03      	ldr	r7, [sp, #12]
    21a2:	0039      	movs	r1, r7
    21a4:	9805      	ldr	r0, [sp, #20]
    21a6:	47c0      	blx	r8
    21a8:	0004      	movs	r4, r0
	if (result != N_OK) {
    21aa:	2801      	cmp	r0, #1
    21ac:	d0c3      	beq.n	2136 <spi_write_reg+0x3a>
		M2M_ERR("[nmi spi]: Failed cmd, write reg (%08x)...\n", (unsigned int)addr);
    21ae:	4a15      	ldr	r2, [pc, #84]	; (2204 <spi_write_reg+0x108>)
    21b0:	490d      	ldr	r1, [pc, #52]	; (21e8 <spi_write_reg+0xec>)
    21b2:	480e      	ldr	r0, [pc, #56]	; (21ec <spi_write_reg+0xf0>)
    21b4:	4e0e      	ldr	r6, [pc, #56]	; (21f0 <spi_write_reg+0xf4>)
    21b6:	47b0      	blx	r6
    21b8:	0039      	movs	r1, r7
    21ba:	4813      	ldr	r0, [pc, #76]	; (2208 <spi_write_reg+0x10c>)
    21bc:	47b0      	blx	r6
    21be:	200d      	movs	r0, #13
    21c0:	4b0d      	ldr	r3, [pc, #52]	; (21f8 <spi_write_reg+0xfc>)
    21c2:	4798      	blx	r3
		goto _FAIL_;
    21c4:	e7c8      	b.n	2158 <spi_write_reg+0x5c>
	}

	return result;
}
    21c6:	0020      	movs	r0, r4
    21c8:	b006      	add	sp, #24
    21ca:	bc1c      	pop	{r2, r3, r4}
    21cc:	4690      	mov	r8, r2
    21ce:	4699      	mov	r9, r3
    21d0:	46a2      	mov	sl, r4
    21d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    21d4:	0001062c 	.word	0x0001062c
    21d8:	00001d41 	.word	0x00001d41
    21dc:	0001062d 	.word	0x0001062d
    21e0:	00001ee1 	.word	0x00001ee1
    21e4:	000003ad 	.word	0x000003ad
    21e8:	00010674 	.word	0x00010674
    21ec:	0000ff6c 	.word	0x0000ff6c
    21f0:	0000ea09 	.word	0x0000ea09
    21f4:	00010cac 	.word	0x00010cac
    21f8:	0000ea3d 	.word	0x0000ea3d
    21fc:	000001c1 	.word	0x000001c1
    2200:	00010ce4 	.word	0x00010ce4
    2204:	000003a7 	.word	0x000003a7
    2208:	00010c80 	.word	0x00010c80

0000220c <spi_read_reg>:

	return result;
}

static sint8 spi_read_reg(uint32 addr, uint32 *u32data)
{
    220c:	b5f0      	push	{r4, r5, r6, r7, lr}
    220e:	46de      	mov	lr, fp
    2210:	4657      	mov	r7, sl
    2212:	464e      	mov	r6, r9
    2214:	4645      	mov	r5, r8
    2216:	b5e0      	push	{r5, r6, r7, lr}
    2218:	b087      	sub	sp, #28
    221a:	9002      	str	r0, [sp, #8]
    221c:	468b      	mov	fp, r1
    221e:	28ff      	cmp	r0, #255	; 0xff
    2220:	d80f      	bhi.n	2242 <spi_read_reg+0x36>
    2222:	4b42      	ldr	r3, [pc, #264]	; (232c <spi_read_reg+0x120>)
    2224:	781f      	ldrb	r7, [r3, #0]
    2226:	b2fb      	uxtb	r3, r7
    2228:	9303      	str	r3, [sp, #12]
    222a:	2300      	movs	r3, #0
    222c:	22ff      	movs	r2, #255	; 0xff
    222e:	9902      	ldr	r1, [sp, #8]
    2230:	428a      	cmp	r2, r1
    2232:	415b      	adcs	r3, r3
    2234:	b2db      	uxtb	r3, r3
    2236:	469a      	mov	sl, r3
    2238:	250a      	movs	r5, #10
		cmd = CMD_SINGLE_READ;
		clockless = 0;
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, 0, 4, clockless);
    223a:	4b3d      	ldr	r3, [pc, #244]	; (2330 <spi_read_reg+0x124>)
    223c:	4698      	mov	r8, r3
		M2M_ERR("[nmi spi]: Failed cmd response, read reg (%08x)...\n", (unsigned int)addr);
		goto _FAIL_;
	}

	/* to avoid endianess issues */
	result = spi_data_read(&tmp[0], 4, clockless);
    223e:	46d1      	mov	r9, sl
    2240:	e032      	b.n	22a8 <spi_read_reg+0x9c>
    2242:	4b3c      	ldr	r3, [pc, #240]	; (2334 <spi_read_reg+0x128>)
    2244:	781f      	ldrb	r7, [r3, #0]
    2246:	e7ee      	b.n	2226 <spi_read_reg+0x1a>
	result = spi_cmd_rsp(cmd);
    2248:	9803      	ldr	r0, [sp, #12]
    224a:	4b3b      	ldr	r3, [pc, #236]	; (2338 <spi_read_reg+0x12c>)
    224c:	4798      	blx	r3
    224e:	0004      	movs	r4, r0
	if(result != N_OK) 
    2250:	2801      	cmp	r0, #1
    2252:	d040      	beq.n	22d6 <spi_read_reg+0xca>
		M2M_ERR("[nmi spi]: Failed cmd response, read reg (%08x)...\n", (unsigned int)addr);
    2254:	2286      	movs	r2, #134	; 0x86
    2256:	00d2      	lsls	r2, r2, #3
    2258:	4938      	ldr	r1, [pc, #224]	; (233c <spi_read_reg+0x130>)
    225a:	4839      	ldr	r0, [pc, #228]	; (2340 <spi_read_reg+0x134>)
    225c:	4e39      	ldr	r6, [pc, #228]	; (2344 <spi_read_reg+0x138>)
    225e:	47b0      	blx	r6
    2260:	9902      	ldr	r1, [sp, #8]
    2262:	4839      	ldr	r0, [pc, #228]	; (2348 <spi_read_reg+0x13c>)
    2264:	47b0      	blx	r6
    2266:	200d      	movs	r0, #13
    2268:	4b38      	ldr	r3, [pc, #224]	; (234c <spi_read_reg+0x140>)
    226a:	4798      	blx	r3
		
_FAIL_:
	if(result != N_OK)
	{
		
		nm_bsp_sleep(1);
    226c:	2001      	movs	r0, #1
    226e:	4e38      	ldr	r6, [pc, #224]	; (2350 <spi_read_reg+0x144>)
    2270:	47b0      	blx	r6
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    2272:	2300      	movs	r3, #0
    2274:	9300      	str	r3, [sp, #0]
    2276:	2200      	movs	r2, #0
    2278:	2100      	movs	r1, #0
    227a:	20cf      	movs	r0, #207	; 0xcf
    227c:	4f2c      	ldr	r7, [pc, #176]	; (2330 <spi_read_reg+0x124>)
    227e:	47b8      	blx	r7
		spi_cmd_rsp(CMD_RESET);
    2280:	20cf      	movs	r0, #207	; 0xcf
    2282:	4b2d      	ldr	r3, [pc, #180]	; (2338 <spi_read_reg+0x12c>)
    2284:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx\n",retry,addr);
    2286:	4a33      	ldr	r2, [pc, #204]	; (2354 <spi_read_reg+0x148>)
    2288:	492c      	ldr	r1, [pc, #176]	; (233c <spi_read_reg+0x130>)
    228a:	482d      	ldr	r0, [pc, #180]	; (2340 <spi_read_reg+0x134>)
    228c:	4f2d      	ldr	r7, [pc, #180]	; (2344 <spi_read_reg+0x138>)
    228e:	47b8      	blx	r7
    2290:	9a02      	ldr	r2, [sp, #8]
    2292:	0029      	movs	r1, r5
    2294:	4830      	ldr	r0, [pc, #192]	; (2358 <spi_read_reg+0x14c>)
    2296:	47b8      	blx	r7
    2298:	200d      	movs	r0, #13
    229a:	4b2c      	ldr	r3, [pc, #176]	; (234c <spi_read_reg+0x140>)
    229c:	4798      	blx	r3
		nm_bsp_sleep(1);
    229e:	2001      	movs	r0, #1
    22a0:	47b0      	blx	r6
    22a2:	3d01      	subs	r5, #1
		retry--;
		if(retry) goto _RETRY_;
    22a4:	2d00      	cmp	r5, #0
    22a6:	d038      	beq.n	231a <spi_read_reg+0x10e>
	result = spi_cmd(cmd, addr, 0, 4, clockless);
    22a8:	464b      	mov	r3, r9
    22aa:	9300      	str	r3, [sp, #0]
    22ac:	2304      	movs	r3, #4
    22ae:	2200      	movs	r2, #0
    22b0:	9f02      	ldr	r7, [sp, #8]
    22b2:	0039      	movs	r1, r7
    22b4:	9803      	ldr	r0, [sp, #12]
    22b6:	47c0      	blx	r8
    22b8:	0004      	movs	r4, r0
	if(result != N_OK) 
    22ba:	2801      	cmp	r0, #1
    22bc:	d0c4      	beq.n	2248 <spi_read_reg+0x3c>
		M2M_ERR("[nmi spi]: Failed cmd, read reg (%08x)...\n", (unsigned int)addr);
    22be:	4a27      	ldr	r2, [pc, #156]	; (235c <spi_read_reg+0x150>)
    22c0:	491e      	ldr	r1, [pc, #120]	; (233c <spi_read_reg+0x130>)
    22c2:	481f      	ldr	r0, [pc, #124]	; (2340 <spi_read_reg+0x134>)
    22c4:	4e1f      	ldr	r6, [pc, #124]	; (2344 <spi_read_reg+0x138>)
    22c6:	47b0      	blx	r6
    22c8:	0039      	movs	r1, r7
    22ca:	4825      	ldr	r0, [pc, #148]	; (2360 <spi_read_reg+0x154>)
    22cc:	47b0      	blx	r6
    22ce:	200d      	movs	r0, #13
    22d0:	4b1e      	ldr	r3, [pc, #120]	; (234c <spi_read_reg+0x140>)
    22d2:	4798      	blx	r3
		goto _FAIL_;
    22d4:	e7ca      	b.n	226c <spi_read_reg+0x60>
	result = spi_data_read(&tmp[0], 4, clockless);
    22d6:	464a      	mov	r2, r9
    22d8:	2104      	movs	r1, #4
    22da:	a805      	add	r0, sp, #20
    22dc:	4b21      	ldr	r3, [pc, #132]	; (2364 <spi_read_reg+0x158>)
    22de:	4798      	blx	r3
    22e0:	0004      	movs	r4, r0
	if(result != N_OK) 
    22e2:	2801      	cmp	r0, #1
    22e4:	d00c      	beq.n	2300 <spi_read_reg+0xf4>
		M2M_ERR("[nmi spi]: Failed data read...\n");
    22e6:	2287      	movs	r2, #135	; 0x87
    22e8:	00d2      	lsls	r2, r2, #3
    22ea:	4914      	ldr	r1, [pc, #80]	; (233c <spi_read_reg+0x130>)
    22ec:	4814      	ldr	r0, [pc, #80]	; (2340 <spi_read_reg+0x134>)
    22ee:	4b15      	ldr	r3, [pc, #84]	; (2344 <spi_read_reg+0x138>)
    22f0:	4798      	blx	r3
    22f2:	481d      	ldr	r0, [pc, #116]	; (2368 <spi_read_reg+0x15c>)
    22f4:	4b1d      	ldr	r3, [pc, #116]	; (236c <spi_read_reg+0x160>)
    22f6:	4798      	blx	r3
    22f8:	200d      	movs	r0, #13
    22fa:	4b14      	ldr	r3, [pc, #80]	; (234c <spi_read_reg+0x140>)
    22fc:	4798      	blx	r3
		goto _FAIL_;
    22fe:	e7b5      	b.n	226c <spi_read_reg+0x60>
		((uint32)tmp[1] << 8) |
    2300:	aa05      	add	r2, sp, #20
    2302:	7853      	ldrb	r3, [r2, #1]
    2304:	021b      	lsls	r3, r3, #8
		((uint32)tmp[2] << 16) |
    2306:	7891      	ldrb	r1, [r2, #2]
    2308:	0409      	lsls	r1, r1, #16
		((uint32)tmp[1] << 8) |
    230a:	430b      	orrs	r3, r1
	*u32data = tmp[0] |
    230c:	7811      	ldrb	r1, [r2, #0]
		((uint32)tmp[1] << 8) |
    230e:	430b      	orrs	r3, r1
		((uint32)tmp[3] << 24);
    2310:	78d2      	ldrb	r2, [r2, #3]
    2312:	0612      	lsls	r2, r2, #24
		((uint32)tmp[2] << 16) |
    2314:	4313      	orrs	r3, r2
	*u32data = tmp[0] |
    2316:	465a      	mov	r2, fp
    2318:	6013      	str	r3, [r2, #0]
	}
		
	return result;
}
    231a:	0020      	movs	r0, r4
    231c:	b007      	add	sp, #28
    231e:	bc3c      	pop	{r2, r3, r4, r5}
    2320:	4690      	mov	r8, r2
    2322:	4699      	mov	r9, r3
    2324:	46a2      	mov	sl, r4
    2326:	46ab      	mov	fp, r5
    2328:	bdf0      	pop	{r4, r5, r6, r7, pc}
    232a:	46c0      	nop			; (mov r8, r8)
    232c:	0001062e 	.word	0x0001062e
    2330:	00001d41 	.word	0x00001d41
    2334:	0001062f 	.word	0x0001062f
    2338:	00001ee1 	.word	0x00001ee1
    233c:	00010694 	.word	0x00010694
    2340:	0000ff6c 	.word	0x0000ff6c
    2344:	0000ea09 	.word	0x0000ea09
    2348:	00010c14 	.word	0x00010c14
    234c:	0000ea3d 	.word	0x0000ea3d
    2350:	000001c1 	.word	0x000001c1
    2354:	00000451 	.word	0x00000451
    2358:	00010c68 	.word	0x00010c68
    235c:	00000429 	.word	0x00000429
    2360:	00010be8 	.word	0x00010be8
    2364:	00001fb5 	.word	0x00001fb5
    2368:	00010c48 	.word	0x00010c48
    236c:	0000eb25 	.word	0x0000eb25

00002370 <nm_spi_reset>:
	}
	nm_spi_write_reg(SPI_BASE+0x24, val32);
}

sint8 nm_spi_reset(void)
{
    2370:	b510      	push	{r4, lr}
    2372:	b082      	sub	sp, #8
	spi_cmd(CMD_RESET, 0, 0, 0, 0);
    2374:	2300      	movs	r3, #0
    2376:	9300      	str	r3, [sp, #0]
    2378:	2200      	movs	r2, #0
    237a:	2100      	movs	r1, #0
    237c:	20cf      	movs	r0, #207	; 0xcf
    237e:	4c04      	ldr	r4, [pc, #16]	; (2390 <nm_spi_reset+0x20>)
    2380:	47a0      	blx	r4
	spi_cmd_rsp(CMD_RESET);
    2382:	20cf      	movs	r0, #207	; 0xcf
    2384:	4b03      	ldr	r3, [pc, #12]	; (2394 <nm_spi_reset+0x24>)
    2386:	4798      	blx	r3
	return M2M_SUCCESS;
}
    2388:	2000      	movs	r0, #0
    238a:	b002      	add	sp, #8
    238c:	bd10      	pop	{r4, pc}
    238e:	46c0      	nop			; (mov r8, r8)
    2390:	00001d41 	.word	0x00001d41
    2394:	00001ee1 	.word	0x00001ee1

00002398 <nm_spi_deinit>:
*	@date	27 Feb 2015
*	@version	1.0
*/ 
sint8 nm_spi_deinit(void)
{
	gu8Crc_off = 0;
    2398:	2200      	movs	r2, #0
    239a:	4b02      	ldr	r3, [pc, #8]	; (23a4 <nm_spi_deinit+0xc>)
    239c:	701a      	strb	r2, [r3, #0]
	return M2M_SUCCESS;
}
    239e:	2000      	movs	r0, #0
    23a0:	4770      	bx	lr
    23a2:	46c0      	nop			; (mov r8, r8)
    23a4:	200001e4 	.word	0x200001e4

000023a8 <nm_spi_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_spi_read_reg(uint32 u32Addr)
{
    23a8:	b500      	push	{lr}
    23aa:	b083      	sub	sp, #12
	uint32 u32Val;

	spi_read_reg(u32Addr, &u32Val);
    23ac:	a901      	add	r1, sp, #4
    23ae:	4b02      	ldr	r3, [pc, #8]	; (23b8 <nm_spi_read_reg+0x10>)
    23b0:	4798      	blx	r3

	return u32Val;
}
    23b2:	9801      	ldr	r0, [sp, #4]
    23b4:	b003      	add	sp, #12
    23b6:	bd00      	pop	{pc}
    23b8:	0000220d 	.word	0x0000220d

000023bc <nm_spi_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
    23bc:	b510      	push	{r4, lr}
	sint8 s8Ret;

	s8Ret = spi_read_reg(u32Addr,pu32RetVal);
    23be:	4b04      	ldr	r3, [pc, #16]	; (23d0 <nm_spi_read_reg_with_ret+0x14>)
    23c0:	4798      	blx	r3

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    23c2:	2300      	movs	r3, #0
    23c4:	2801      	cmp	r0, #1
    23c6:	d101      	bne.n	23cc <nm_spi_read_reg_with_ret+0x10>
	else s8Ret = M2M_ERR_BUS_FAIL;

	return s8Ret;
}
    23c8:	0018      	movs	r0, r3
    23ca:	bd10      	pop	{r4, pc}
	else s8Ret = M2M_ERR_BUS_FAIL;
    23cc:	3b06      	subs	r3, #6
    23ce:	e7fb      	b.n	23c8 <nm_spi_read_reg_with_ret+0xc>
    23d0:	0000220d 	.word	0x0000220d

000023d4 <nm_spi_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_reg(uint32 u32Addr, uint32 u32Val)
{
    23d4:	b510      	push	{r4, lr}
	sint8 s8Ret;

	s8Ret = spi_write_reg(u32Addr, u32Val);
    23d6:	4b04      	ldr	r3, [pc, #16]	; (23e8 <nm_spi_write_reg+0x14>)
    23d8:	4798      	blx	r3

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    23da:	2300      	movs	r3, #0
    23dc:	2801      	cmp	r0, #1
    23de:	d101      	bne.n	23e4 <nm_spi_write_reg+0x10>
	else s8Ret = M2M_ERR_BUS_FAIL;

	return s8Ret;
}
    23e0:	0018      	movs	r0, r3
    23e2:	bd10      	pop	{r4, pc}
	else s8Ret = M2M_ERR_BUS_FAIL;
    23e4:	3b06      	subs	r3, #6
    23e6:	e7fb      	b.n	23e0 <nm_spi_write_reg+0xc>
    23e8:	000020fd 	.word	0x000020fd

000023ec <nm_spi_init>:
{
    23ec:	b510      	push	{r4, lr}
    23ee:	b082      	sub	sp, #8
	uint32 reg = 0;
    23f0:	2300      	movs	r3, #0
    23f2:	9300      	str	r3, [sp, #0]
	gu8Crc_off = 0;
    23f4:	4a35      	ldr	r2, [pc, #212]	; (24cc <nm_spi_init+0xe0>)
    23f6:	7013      	strb	r3, [r2, #0]
	if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)) {
    23f8:	4669      	mov	r1, sp
    23fa:	4835      	ldr	r0, [pc, #212]	; (24d0 <nm_spi_init+0xe4>)
    23fc:	4b35      	ldr	r3, [pc, #212]	; (24d4 <nm_spi_init+0xe8>)
    23fe:	4798      	blx	r3
    2400:	2800      	cmp	r0, #0
    2402:	d028      	beq.n	2456 <nm_spi_init+0x6a>
	if(gu8Crc_off == 0)
    2404:	4b31      	ldr	r3, [pc, #196]	; (24cc <nm_spi_init+0xe0>)
    2406:	781b      	ldrb	r3, [r3, #0]
    2408:	2b00      	cmp	r3, #0
    240a:	d10d      	bne.n	2428 <nm_spi_init+0x3c>
		reg &= ~0x70;
    240c:	337c      	adds	r3, #124	; 0x7c
    240e:	9900      	ldr	r1, [sp, #0]
    2410:	4399      	bics	r1, r3
		reg |= (0x5 << 4);
    2412:	3b2c      	subs	r3, #44	; 0x2c
    2414:	4319      	orrs	r1, r3
    2416:	9100      	str	r1, [sp, #0]
		if (!spi_write_reg(NMI_SPI_PROTOCOL_CONFIG, reg)) {
    2418:	482d      	ldr	r0, [pc, #180]	; (24d0 <nm_spi_init+0xe4>)
    241a:	4b2f      	ldr	r3, [pc, #188]	; (24d8 <nm_spi_init+0xec>)
    241c:	4798      	blx	r3
    241e:	1e04      	subs	r4, r0, #0
    2420:	d039      	beq.n	2496 <nm_spi_init+0xaa>
		gu8Crc_off = 1;
    2422:	2201      	movs	r2, #1
    2424:	4b29      	ldr	r3, [pc, #164]	; (24cc <nm_spi_init+0xe0>)
    2426:	701a      	strb	r2, [r3, #0]
	if (!spi_read_reg(0x1000, &chipid)) {
    2428:	a901      	add	r1, sp, #4
    242a:	2080      	movs	r0, #128	; 0x80
    242c:	0140      	lsls	r0, r0, #5
    242e:	4b29      	ldr	r3, [pc, #164]	; (24d4 <nm_spi_init+0xe8>)
    2430:	4798      	blx	r3
    2432:	2800      	cmp	r0, #0
    2434:	d03b      	beq.n	24ae <nm_spi_init+0xc2>
	val32 = nm_spi_read_reg(SPI_BASE+0x24);
    2436:	4c26      	ldr	r4, [pc, #152]	; (24d0 <nm_spi_init+0xe4>)
    2438:	0020      	movs	r0, r4
    243a:	4b28      	ldr	r3, [pc, #160]	; (24dc <nm_spi_init+0xf0>)
    243c:	4798      	blx	r3
	val32 &= ~(0x7 << 4);
    243e:	2370      	movs	r3, #112	; 0x70
    2440:	0001      	movs	r1, r0
    2442:	4399      	bics	r1, r3
	case 8192: val32 |= (5 << 4); break;
    2444:	2050      	movs	r0, #80	; 0x50
    2446:	4301      	orrs	r1, r0
	nm_spi_write_reg(SPI_BASE+0x24, val32);
    2448:	0020      	movs	r0, r4
    244a:	4b25      	ldr	r3, [pc, #148]	; (24e0 <nm_spi_init+0xf4>)
    244c:	4798      	blx	r3
	return M2M_SUCCESS;
    244e:	2400      	movs	r4, #0
}
    2450:	0020      	movs	r0, r4
    2452:	b002      	add	sp, #8
    2454:	bd10      	pop	{r4, pc}
		gu8Crc_off = 1;
    2456:	2201      	movs	r2, #1
    2458:	4b1c      	ldr	r3, [pc, #112]	; (24cc <nm_spi_init+0xe0>)
    245a:	701a      	strb	r2, [r3, #0]
		M2M_ERR("[nmi spi]: Failed internal read protocol with CRC on, retyring with CRC off...\n");
    245c:	4a21      	ldr	r2, [pc, #132]	; (24e4 <nm_spi_init+0xf8>)
    245e:	4922      	ldr	r1, [pc, #136]	; (24e8 <nm_spi_init+0xfc>)
    2460:	4822      	ldr	r0, [pc, #136]	; (24ec <nm_spi_init+0x100>)
    2462:	4b23      	ldr	r3, [pc, #140]	; (24f0 <nm_spi_init+0x104>)
    2464:	4798      	blx	r3
    2466:	4823      	ldr	r0, [pc, #140]	; (24f4 <nm_spi_init+0x108>)
    2468:	4b23      	ldr	r3, [pc, #140]	; (24f8 <nm_spi_init+0x10c>)
    246a:	4798      	blx	r3
    246c:	200d      	movs	r0, #13
    246e:	4b23      	ldr	r3, [pc, #140]	; (24fc <nm_spi_init+0x110>)
    2470:	4798      	blx	r3
		if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)){
    2472:	4669      	mov	r1, sp
    2474:	4816      	ldr	r0, [pc, #88]	; (24d0 <nm_spi_init+0xe4>)
    2476:	4b17      	ldr	r3, [pc, #92]	; (24d4 <nm_spi_init+0xe8>)
    2478:	4798      	blx	r3
    247a:	1e04      	subs	r4, r0, #0
    247c:	d1c2      	bne.n	2404 <nm_spi_init+0x18>
			M2M_ERR( "[nmi spi]: Failed internal read protocol...\n");
    247e:	4a20      	ldr	r2, [pc, #128]	; (2500 <nm_spi_init+0x114>)
    2480:	4919      	ldr	r1, [pc, #100]	; (24e8 <nm_spi_init+0xfc>)
    2482:	481a      	ldr	r0, [pc, #104]	; (24ec <nm_spi_init+0x100>)
    2484:	4b1a      	ldr	r3, [pc, #104]	; (24f0 <nm_spi_init+0x104>)
    2486:	4798      	blx	r3
    2488:	481e      	ldr	r0, [pc, #120]	; (2504 <nm_spi_init+0x118>)
    248a:	4b1b      	ldr	r3, [pc, #108]	; (24f8 <nm_spi_init+0x10c>)
    248c:	4798      	blx	r3
    248e:	200d      	movs	r0, #13
    2490:	4b1a      	ldr	r3, [pc, #104]	; (24fc <nm_spi_init+0x110>)
    2492:	4798      	blx	r3
			return 0;
    2494:	e7dc      	b.n	2450 <nm_spi_init+0x64>
			M2M_ERR( "[nmi spi]: Failed internal write protocol reg...\n");
    2496:	4a1c      	ldr	r2, [pc, #112]	; (2508 <nm_spi_init+0x11c>)
    2498:	4913      	ldr	r1, [pc, #76]	; (24e8 <nm_spi_init+0xfc>)
    249a:	4814      	ldr	r0, [pc, #80]	; (24ec <nm_spi_init+0x100>)
    249c:	4b14      	ldr	r3, [pc, #80]	; (24f0 <nm_spi_init+0x104>)
    249e:	4798      	blx	r3
    24a0:	481a      	ldr	r0, [pc, #104]	; (250c <nm_spi_init+0x120>)
    24a2:	4b15      	ldr	r3, [pc, #84]	; (24f8 <nm_spi_init+0x10c>)
    24a4:	4798      	blx	r3
    24a6:	200d      	movs	r0, #13
    24a8:	4b14      	ldr	r3, [pc, #80]	; (24fc <nm_spi_init+0x110>)
    24aa:	4798      	blx	r3
			return 0;
    24ac:	e7d0      	b.n	2450 <nm_spi_init+0x64>
		M2M_ERR("[nmi spi]: Fail cmd read chip id...\n");
    24ae:	4a18      	ldr	r2, [pc, #96]	; (2510 <nm_spi_init+0x124>)
    24b0:	490d      	ldr	r1, [pc, #52]	; (24e8 <nm_spi_init+0xfc>)
    24b2:	480e      	ldr	r0, [pc, #56]	; (24ec <nm_spi_init+0x100>)
    24b4:	4b0e      	ldr	r3, [pc, #56]	; (24f0 <nm_spi_init+0x104>)
    24b6:	4798      	blx	r3
    24b8:	4816      	ldr	r0, [pc, #88]	; (2514 <nm_spi_init+0x128>)
    24ba:	4b0f      	ldr	r3, [pc, #60]	; (24f8 <nm_spi_init+0x10c>)
    24bc:	4798      	blx	r3
    24be:	200d      	movs	r0, #13
    24c0:	4b0e      	ldr	r3, [pc, #56]	; (24fc <nm_spi_init+0x110>)
    24c2:	4798      	blx	r3
		return M2M_ERR_BUS_FAIL;
    24c4:	2406      	movs	r4, #6
    24c6:	4264      	negs	r4, r4
    24c8:	e7c2      	b.n	2450 <nm_spi_init+0x64>
    24ca:	46c0      	nop			; (mov r8, r8)
    24cc:	200001e4 	.word	0x200001e4
    24d0:	0000e824 	.word	0x0000e824
    24d4:	0000220d 	.word	0x0000220d
    24d8:	000020fd 	.word	0x000020fd
    24dc:	000023a9 	.word	0x000023a9
    24e0:	000023d5 	.word	0x000023d5
    24e4:	000004dc 	.word	0x000004dc
    24e8:	000106b0 	.word	0x000106b0
    24ec:	0000ff6c 	.word	0x0000ff6c
    24f0:	0000ea09 	.word	0x0000ea09
    24f4:	000107bc 	.word	0x000107bc
    24f8:	0000eb25 	.word	0x0000eb25
    24fc:	0000ea3d 	.word	0x0000ea3d
    2500:	000004df 	.word	0x000004df
    2504:	0001080c 	.word	0x0001080c
    2508:	000004e9 	.word	0x000004e9
    250c:	00010838 	.word	0x00010838
    2510:	000004f3 	.word	0x000004f3
    2514:	0001086c 	.word	0x0001086c

00002518 <nm_spi_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
    2518:	b5f0      	push	{r4, r5, r6, r7, lr}
    251a:	46de      	mov	lr, fp
    251c:	4657      	mov	r7, sl
    251e:	464e      	mov	r6, r9
    2520:	4645      	mov	r5, r8
    2522:	b5e0      	push	{r5, r6, r7, lr}
    2524:	b087      	sub	sp, #28
    2526:	9002      	str	r0, [sp, #8]
    2528:	9103      	str	r1, [sp, #12]
    252a:	0016      	movs	r6, r2
    252c:	250a      	movs	r5, #10
	uint8 single_byte_workaround = 0;
    252e:	2300      	movs	r3, #0
    2530:	469b      	mov	fp, r3
	result = spi_cmd(cmd, addr, 0, size,0);
    2532:	2400      	movs	r4, #0
    2534:	4b3f      	ldr	r3, [pc, #252]	; (2634 <nm_spi_read_block+0x11c>)
    2536:	4698      	mov	r8, r3
	result = spi_cmd_rsp(cmd);
    2538:	46a9      	mov	r9, r5
    253a:	e038      	b.n	25ae <nm_spi_read_block+0x96>
		single_byte_workaround = 1;
    253c:	2301      	movs	r3, #1
    253e:	469b      	mov	fp, r3
		size = 2;
    2540:	3601      	adds	r6, #1
    2542:	e036      	b.n	25b2 <nm_spi_read_block+0x9a>
	result = spi_cmd_rsp(cmd);
    2544:	20c8      	movs	r0, #200	; 0xc8
    2546:	4b3c      	ldr	r3, [pc, #240]	; (2638 <nm_spi_read_block+0x120>)
    2548:	4798      	blx	r3
	if (result != N_OK) {
    254a:	2801      	cmp	r0, #1
    254c:	d046      	beq.n	25dc <nm_spi_read_block+0xc4>
		M2M_ERR("[nmi spi]: Failed cmd response, read block (%08x)...\n", (unsigned int)addr);
    254e:	228f      	movs	r2, #143	; 0x8f
    2550:	00d2      	lsls	r2, r2, #3
    2552:	493a      	ldr	r1, [pc, #232]	; (263c <nm_spi_read_block+0x124>)
    2554:	483a      	ldr	r0, [pc, #232]	; (2640 <nm_spi_read_block+0x128>)
    2556:	4f3b      	ldr	r7, [pc, #236]	; (2644 <nm_spi_read_block+0x12c>)
    2558:	47b8      	blx	r7
    255a:	9902      	ldr	r1, [sp, #8]
    255c:	483a      	ldr	r0, [pc, #232]	; (2648 <nm_spi_read_block+0x130>)
    255e:	47b8      	blx	r7
    2560:	200d      	movs	r0, #13
    2562:	4b3a      	ldr	r3, [pc, #232]	; (264c <nm_spi_read_block+0x134>)
    2564:	4798      	blx	r3
		nm_bsp_sleep(1);
    2566:	2001      	movs	r0, #1
    2568:	4f39      	ldr	r7, [pc, #228]	; (2650 <nm_spi_read_block+0x138>)
    256a:	47b8      	blx	r7
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    256c:	9400      	str	r4, [sp, #0]
    256e:	0023      	movs	r3, r4
    2570:	0022      	movs	r2, r4
    2572:	0021      	movs	r1, r4
    2574:	20cf      	movs	r0, #207	; 0xcf
    2576:	4d2f      	ldr	r5, [pc, #188]	; (2634 <nm_spi_read_block+0x11c>)
    2578:	47a8      	blx	r5
		spi_cmd_rsp(CMD_RESET);
    257a:	20cf      	movs	r0, #207	; 0xcf
    257c:	4b2e      	ldr	r3, [pc, #184]	; (2638 <nm_spi_read_block+0x120>)
    257e:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx %d\n",retry,addr,size);
    2580:	4a34      	ldr	r2, [pc, #208]	; (2654 <nm_spi_read_block+0x13c>)
    2582:	492e      	ldr	r1, [pc, #184]	; (263c <nm_spi_read_block+0x124>)
    2584:	482e      	ldr	r0, [pc, #184]	; (2640 <nm_spi_read_block+0x128>)
    2586:	4b2f      	ldr	r3, [pc, #188]	; (2644 <nm_spi_read_block+0x12c>)
    2588:	469a      	mov	sl, r3
    258a:	4798      	blx	r3
    258c:	0033      	movs	r3, r6
    258e:	9a02      	ldr	r2, [sp, #8]
    2590:	4649      	mov	r1, r9
    2592:	4831      	ldr	r0, [pc, #196]	; (2658 <nm_spi_read_block+0x140>)
    2594:	47d0      	blx	sl
    2596:	200d      	movs	r0, #13
    2598:	4b2c      	ldr	r3, [pc, #176]	; (264c <nm_spi_read_block+0x134>)
    259a:	4798      	blx	r3
		nm_bsp_sleep(1);
    259c:	2001      	movs	r0, #1
    259e:	47b8      	blx	r7
    25a0:	2301      	movs	r3, #1
    25a2:	425b      	negs	r3, r3
    25a4:	469c      	mov	ip, r3
    25a6:	44e1      	add	r9, ip
		if(retry) goto _RETRY_;
    25a8:	464b      	mov	r3, r9
    25aa:	2b00      	cmp	r3, #0
    25ac:	d039      	beq.n	2622 <nm_spi_read_block+0x10a>
	if (size == 1)
    25ae:	2e01      	cmp	r6, #1
    25b0:	d0c4      	beq.n	253c <nm_spi_read_block+0x24>
	result = spi_cmd(cmd, addr, 0, size,0);
    25b2:	9400      	str	r4, [sp, #0]
    25b4:	0033      	movs	r3, r6
    25b6:	0022      	movs	r2, r4
    25b8:	9d02      	ldr	r5, [sp, #8]
    25ba:	0029      	movs	r1, r5
    25bc:	20c8      	movs	r0, #200	; 0xc8
    25be:	47c0      	blx	r8
	if (result != N_OK) {
    25c0:	2801      	cmp	r0, #1
    25c2:	d0bf      	beq.n	2544 <nm_spi_read_block+0x2c>
		M2M_ERR("[nmi spi]: Failed cmd, read block (%08x)...\n", (unsigned int)addr);
    25c4:	4a25      	ldr	r2, [pc, #148]	; (265c <nm_spi_read_block+0x144>)
    25c6:	491d      	ldr	r1, [pc, #116]	; (263c <nm_spi_read_block+0x124>)
    25c8:	481d      	ldr	r0, [pc, #116]	; (2640 <nm_spi_read_block+0x128>)
    25ca:	4f1e      	ldr	r7, [pc, #120]	; (2644 <nm_spi_read_block+0x12c>)
    25cc:	47b8      	blx	r7
    25ce:	0029      	movs	r1, r5
    25d0:	4823      	ldr	r0, [pc, #140]	; (2660 <nm_spi_read_block+0x148>)
    25d2:	47b8      	blx	r7
    25d4:	200d      	movs	r0, #13
    25d6:	4b1d      	ldr	r3, [pc, #116]	; (264c <nm_spi_read_block+0x134>)
    25d8:	4798      	blx	r3
    25da:	e7c4      	b.n	2566 <nm_spi_read_block+0x4e>
	if (single_byte_workaround)
    25dc:	465b      	mov	r3, fp
    25de:	2b00      	cmp	r3, #0
    25e0:	d017      	beq.n	2612 <nm_spi_read_block+0xfa>
		result = spi_data_read(tmp, size,0);
    25e2:	af05      	add	r7, sp, #20
    25e4:	0022      	movs	r2, r4
    25e6:	0031      	movs	r1, r6
    25e8:	0038      	movs	r0, r7
    25ea:	4b1e      	ldr	r3, [pc, #120]	; (2664 <nm_spi_read_block+0x14c>)
    25ec:	4798      	blx	r3
		buf[0] = tmp[0];
    25ee:	783b      	ldrb	r3, [r7, #0]
    25f0:	9a03      	ldr	r2, [sp, #12]
    25f2:	7013      	strb	r3, [r2, #0]
	if (result != N_OK) {
    25f4:	2801      	cmp	r0, #1
    25f6:	d012      	beq.n	261e <nm_spi_read_block+0x106>
		M2M_ERR("[nmi spi]: Failed block data read...\n");
    25f8:	2291      	movs	r2, #145	; 0x91
    25fa:	00d2      	lsls	r2, r2, #3
    25fc:	490f      	ldr	r1, [pc, #60]	; (263c <nm_spi_read_block+0x124>)
    25fe:	4810      	ldr	r0, [pc, #64]	; (2640 <nm_spi_read_block+0x128>)
    2600:	4b10      	ldr	r3, [pc, #64]	; (2644 <nm_spi_read_block+0x12c>)
    2602:	4798      	blx	r3
    2604:	4818      	ldr	r0, [pc, #96]	; (2668 <nm_spi_read_block+0x150>)
    2606:	4b19      	ldr	r3, [pc, #100]	; (266c <nm_spi_read_block+0x154>)
    2608:	4798      	blx	r3
    260a:	200d      	movs	r0, #13
    260c:	4b0f      	ldr	r3, [pc, #60]	; (264c <nm_spi_read_block+0x134>)
    260e:	4798      	blx	r3
    2610:	e7a9      	b.n	2566 <nm_spi_read_block+0x4e>
		result = spi_data_read(buf, size,0);
    2612:	0022      	movs	r2, r4
    2614:	0031      	movs	r1, r6
    2616:	9803      	ldr	r0, [sp, #12]
    2618:	4b12      	ldr	r3, [pc, #72]	; (2664 <nm_spi_read_block+0x14c>)
    261a:	4798      	blx	r3
    261c:	e7ea      	b.n	25f4 <nm_spi_read_block+0xdc>
	sint8 s8Ret;

	s8Ret = nm_spi_read(u32Addr, puBuf, u16Sz);

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    261e:	2000      	movs	r0, #0
    2620:	e001      	b.n	2626 <nm_spi_read_block+0x10e>
	else s8Ret = M2M_ERR_BUS_FAIL;
    2622:	2006      	movs	r0, #6
    2624:	4240      	negs	r0, r0

	return s8Ret;
}
    2626:	b007      	add	sp, #28
    2628:	bc3c      	pop	{r2, r3, r4, r5}
    262a:	4690      	mov	r8, r2
    262c:	4699      	mov	r9, r3
    262e:	46a2      	mov	sl, r4
    2630:	46ab      	mov	fp, r5
    2632:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2634:	00001d41 	.word	0x00001d41
    2638:	00001ee1 	.word	0x00001ee1
    263c:	000106a4 	.word	0x000106a4
    2640:	0000ff6c 	.word	0x0000ff6c
    2644:	0000ea09 	.word	0x0000ea09
    2648:	000108c0 	.word	0x000108c0
    264c:	0000ea3d 	.word	0x0000ea3d
    2650:	000001c1 	.word	0x000001c1
    2654:	00000499 	.word	0x00000499
    2658:	00010920 	.word	0x00010920
    265c:	00000472 	.word	0x00000472
    2660:	00010890 	.word	0x00010890
    2664:	00001fb5 	.word	0x00001fb5
    2668:	000108f8 	.word	0x000108f8
    266c:	0000eb25 	.word	0x0000eb25

00002670 <nm_spi_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
    2670:	b5f0      	push	{r4, r5, r6, r7, lr}
    2672:	46de      	mov	lr, fp
    2674:	4647      	mov	r7, r8
    2676:	b580      	push	{r7, lr}
    2678:	b089      	sub	sp, #36	; 0x24
    267a:	9004      	str	r0, [sp, #16]
    267c:	468b      	mov	fp, r1
    267e:	9203      	str	r2, [sp, #12]
    2680:	260a      	movs	r6, #10
    2682:	2780      	movs	r7, #128	; 0x80
    2684:	01bf      	lsls	r7, r7, #6
    2686:	466b      	mov	r3, sp
    2688:	82df      	strh	r7, [r3, #22]
    268a:	0035      	movs	r5, r6
    268c:	e02d      	b.n	26ea <nm_spi_write_block+0x7a>
		size = 2;
    268e:	3301      	adds	r3, #1
    2690:	9303      	str	r3, [sp, #12]
    2692:	e02d      	b.n	26f0 <nm_spi_write_block+0x80>
		M2M_ERR("[nmi spi]: Failed cmd, write block (%08x)...\n", (unsigned int)addr);
    2694:	4a82      	ldr	r2, [pc, #520]	; (28a0 <nm_spi_write_block+0x230>)
    2696:	4983      	ldr	r1, [pc, #524]	; (28a4 <nm_spi_write_block+0x234>)
    2698:	4883      	ldr	r0, [pc, #524]	; (28a8 <nm_spi_write_block+0x238>)
    269a:	4c84      	ldr	r4, [pc, #528]	; (28ac <nm_spi_write_block+0x23c>)
    269c:	47a0      	blx	r4
    269e:	0031      	movs	r1, r6
    26a0:	4883      	ldr	r0, [pc, #524]	; (28b0 <nm_spi_write_block+0x240>)
    26a2:	47a0      	blx	r4
    26a4:	200d      	movs	r0, #13
    26a6:	4b83      	ldr	r3, [pc, #524]	; (28b4 <nm_spi_write_block+0x244>)
    26a8:	4798      	blx	r3
		nm_bsp_sleep(1);
    26aa:	2001      	movs	r0, #1
    26ac:	4c82      	ldr	r4, [pc, #520]	; (28b8 <nm_spi_write_block+0x248>)
    26ae:	47a0      	blx	r4
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    26b0:	2300      	movs	r3, #0
    26b2:	9300      	str	r3, [sp, #0]
    26b4:	2200      	movs	r2, #0
    26b6:	2100      	movs	r1, #0
    26b8:	20cf      	movs	r0, #207	; 0xcf
    26ba:	4e80      	ldr	r6, [pc, #512]	; (28bc <nm_spi_write_block+0x24c>)
    26bc:	47b0      	blx	r6
		spi_cmd_rsp(CMD_RESET);
    26be:	20cf      	movs	r0, #207	; 0xcf
    26c0:	4b7f      	ldr	r3, [pc, #508]	; (28c0 <nm_spi_write_block+0x250>)
    26c2:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx %d\n",retry,addr,size);
    26c4:	4a7f      	ldr	r2, [pc, #508]	; (28c4 <nm_spi_write_block+0x254>)
    26c6:	4977      	ldr	r1, [pc, #476]	; (28a4 <nm_spi_write_block+0x234>)
    26c8:	4877      	ldr	r0, [pc, #476]	; (28a8 <nm_spi_write_block+0x238>)
    26ca:	4e78      	ldr	r6, [pc, #480]	; (28ac <nm_spi_write_block+0x23c>)
    26cc:	47b0      	blx	r6
    26ce:	9b03      	ldr	r3, [sp, #12]
    26d0:	9a04      	ldr	r2, [sp, #16]
    26d2:	0029      	movs	r1, r5
    26d4:	487c      	ldr	r0, [pc, #496]	; (28c8 <nm_spi_write_block+0x258>)
    26d6:	47b0      	blx	r6
    26d8:	200d      	movs	r0, #13
    26da:	4b76      	ldr	r3, [pc, #472]	; (28b4 <nm_spi_write_block+0x244>)
    26dc:	4798      	blx	r3
		nm_bsp_sleep(1);
    26de:	2001      	movs	r0, #1
    26e0:	47a0      	blx	r4
    26e2:	3d01      	subs	r5, #1
		if(retry) goto _RETRY_;
    26e4:	2d00      	cmp	r5, #0
    26e6:	d100      	bne.n	26ea <nm_spi_write_block+0x7a>
    26e8:	e0d2      	b.n	2890 <nm_spi_write_block+0x220>
	if (size == 1)
    26ea:	9b03      	ldr	r3, [sp, #12]
    26ec:	2b01      	cmp	r3, #1
    26ee:	d0ce      	beq.n	268e <nm_spi_write_block+0x1e>
	result = spi_cmd(cmd, addr, 0, size,0);
    26f0:	2300      	movs	r3, #0
    26f2:	9300      	str	r3, [sp, #0]
    26f4:	9b03      	ldr	r3, [sp, #12]
    26f6:	2200      	movs	r2, #0
    26f8:	9e04      	ldr	r6, [sp, #16]
    26fa:	0031      	movs	r1, r6
    26fc:	20c7      	movs	r0, #199	; 0xc7
    26fe:	4c6f      	ldr	r4, [pc, #444]	; (28bc <nm_spi_write_block+0x24c>)
    2700:	47a0      	blx	r4
	if (result != N_OK) {
    2702:	2801      	cmp	r0, #1
    2704:	d1c6      	bne.n	2694 <nm_spi_write_block+0x24>
	result = spi_cmd_rsp(cmd);
    2706:	20c7      	movs	r0, #199	; 0xc7
    2708:	4b6d      	ldr	r3, [pc, #436]	; (28c0 <nm_spi_write_block+0x250>)
    270a:	4798      	blx	r3
	if (result != N_OK) {
    270c:	2801      	cmp	r0, #1
    270e:	d00b      	beq.n	2728 <nm_spi_write_block+0xb8>
		M2M_ERR("[nmi spi ]: Failed cmd response, write block (%08x)...\n", (unsigned int)addr);
    2710:	4a6e      	ldr	r2, [pc, #440]	; (28cc <nm_spi_write_block+0x25c>)
    2712:	4964      	ldr	r1, [pc, #400]	; (28a4 <nm_spi_write_block+0x234>)
    2714:	4864      	ldr	r0, [pc, #400]	; (28a8 <nm_spi_write_block+0x238>)
    2716:	4c65      	ldr	r4, [pc, #404]	; (28ac <nm_spi_write_block+0x23c>)
    2718:	47a0      	blx	r4
    271a:	9904      	ldr	r1, [sp, #16]
    271c:	486c      	ldr	r0, [pc, #432]	; (28d0 <nm_spi_write_block+0x260>)
    271e:	47a0      	blx	r4
    2720:	200d      	movs	r0, #13
    2722:	4b64      	ldr	r3, [pc, #400]	; (28b4 <nm_spi_write_block+0x244>)
    2724:	4798      	blx	r3
    2726:	e7c0      	b.n	26aa <nm_spi_write_block+0x3a>
	uint8 cmd, order, crc[2] = {0};
    2728:	2200      	movs	r2, #0
    272a:	ab07      	add	r3, sp, #28
    272c:	801a      	strh	r2, [r3, #0]
    272e:	9c03      	ldr	r4, [sp, #12]
	ix = 0;
    2730:	2600      	movs	r6, #0
				order = 0x1;
    2732:	46a8      	mov	r8, r5
    2734:	0035      	movs	r5, r6
    2736:	0026      	movs	r6, r4
    2738:	e021      	b.n	277e <nm_spi_write_block+0x10e>
				order = 0x2;
    273a:	2300      	movs	r3, #0
    273c:	42b7      	cmp	r7, r6
    273e:	415b      	adcs	r3, r3
    2740:	3302      	adds	r3, #2
		cmd |= order;
    2742:	200b      	movs	r0, #11
    2744:	aa04      	add	r2, sp, #16
    2746:	4694      	mov	ip, r2
    2748:	4460      	add	r0, ip
    274a:	2210      	movs	r2, #16
    274c:	4252      	negs	r2, r2
    274e:	4313      	orrs	r3, r2
    2750:	7003      	strb	r3, [r0, #0]
		if (M2M_SUCCESS != nmi_spi_write(&cmd, 1)) {
    2752:	2101      	movs	r1, #1
    2754:	4b5f      	ldr	r3, [pc, #380]	; (28d4 <nm_spi_write_block+0x264>)
    2756:	4798      	blx	r3
    2758:	2800      	cmp	r0, #0
    275a:	d11d      	bne.n	2798 <nm_spi_write_block+0x128>
		if (M2M_SUCCESS != nmi_spi_write(&b[ix], nbytes)) {
    275c:	465b      	mov	r3, fp
    275e:	1958      	adds	r0, r3, r5
    2760:	0021      	movs	r1, r4
    2762:	4b5c      	ldr	r3, [pc, #368]	; (28d4 <nm_spi_write_block+0x264>)
    2764:	4798      	blx	r3
    2766:	2800      	cmp	r0, #0
    2768:	d12e      	bne.n	27c8 <nm_spi_write_block+0x158>
		if (!gu8Crc_off) {
    276a:	4b5b      	ldr	r3, [pc, #364]	; (28d8 <nm_spi_write_block+0x268>)
    276c:	781b      	ldrb	r3, [r3, #0]
    276e:	2b00      	cmp	r3, #0
    2770:	d037      	beq.n	27e2 <nm_spi_write_block+0x172>
		ix += nbytes;
    2772:	1965      	adds	r5, r4, r5
    2774:	b22d      	sxth	r5, r5
		sz -= nbytes;
    2776:	1b36      	subs	r6, r6, r4
    2778:	b2b6      	uxth	r6, r6
	} while (sz);
    277a:	2e00      	cmp	r6, #0
    277c:	d052      	beq.n	2824 <nm_spi_write_block+0x1b4>
    277e:	1c34      	adds	r4, r6, #0
    2780:	42be      	cmp	r6, r7
    2782:	d901      	bls.n	2788 <nm_spi_write_block+0x118>
    2784:	466b      	mov	r3, sp
    2786:	8adc      	ldrh	r4, [r3, #22]
    2788:	b2a4      	uxth	r4, r4
		if (ix == 0)  {
    278a:	2d00      	cmp	r5, #0
    278c:	d1d5      	bne.n	273a <nm_spi_write_block+0xca>
				order = 0x3;
    278e:	2303      	movs	r3, #3
			if (sz <= DATA_PKT_SZ)
    2790:	42be      	cmp	r6, r7
    2792:	d9d6      	bls.n	2742 <nm_spi_write_block+0xd2>
				order = 0x1;
    2794:	3b02      	subs	r3, #2
    2796:	e7d4      	b.n	2742 <nm_spi_write_block+0xd2>
    2798:	4645      	mov	r5, r8
			M2M_ERR("[nmi spi]: Failed data block cmd write, bus error...\n");
    279a:	4a50      	ldr	r2, [pc, #320]	; (28dc <nm_spi_write_block+0x26c>)
    279c:	4950      	ldr	r1, [pc, #320]	; (28e0 <nm_spi_write_block+0x270>)
    279e:	4842      	ldr	r0, [pc, #264]	; (28a8 <nm_spi_write_block+0x238>)
    27a0:	4b42      	ldr	r3, [pc, #264]	; (28ac <nm_spi_write_block+0x23c>)
    27a2:	4798      	blx	r3
    27a4:	484f      	ldr	r0, [pc, #316]	; (28e4 <nm_spi_write_block+0x274>)
    27a6:	4b50      	ldr	r3, [pc, #320]	; (28e8 <nm_spi_write_block+0x278>)
    27a8:	4798      	blx	r3
    27aa:	200d      	movs	r0, #13
    27ac:	4b41      	ldr	r3, [pc, #260]	; (28b4 <nm_spi_write_block+0x244>)
    27ae:	4798      	blx	r3
		M2M_ERR("[nmi spi]: Failed block data write...\n");
    27b0:	4a4e      	ldr	r2, [pc, #312]	; (28ec <nm_spi_write_block+0x27c>)
    27b2:	493c      	ldr	r1, [pc, #240]	; (28a4 <nm_spi_write_block+0x234>)
    27b4:	483c      	ldr	r0, [pc, #240]	; (28a8 <nm_spi_write_block+0x238>)
    27b6:	4b3d      	ldr	r3, [pc, #244]	; (28ac <nm_spi_write_block+0x23c>)
    27b8:	4798      	blx	r3
    27ba:	484d      	ldr	r0, [pc, #308]	; (28f0 <nm_spi_write_block+0x280>)
    27bc:	4b4a      	ldr	r3, [pc, #296]	; (28e8 <nm_spi_write_block+0x278>)
    27be:	4798      	blx	r3
    27c0:	200d      	movs	r0, #13
    27c2:	4b3c      	ldr	r3, [pc, #240]	; (28b4 <nm_spi_write_block+0x244>)
    27c4:	4798      	blx	r3
    27c6:	e770      	b.n	26aa <nm_spi_write_block+0x3a>
    27c8:	4645      	mov	r5, r8
			M2M_ERR("[nmi spi]: Failed data block write, bus error...\n");
    27ca:	4a4a      	ldr	r2, [pc, #296]	; (28f4 <nm_spi_write_block+0x284>)
    27cc:	4944      	ldr	r1, [pc, #272]	; (28e0 <nm_spi_write_block+0x270>)
    27ce:	4836      	ldr	r0, [pc, #216]	; (28a8 <nm_spi_write_block+0x238>)
    27d0:	4b36      	ldr	r3, [pc, #216]	; (28ac <nm_spi_write_block+0x23c>)
    27d2:	4798      	blx	r3
    27d4:	4848      	ldr	r0, [pc, #288]	; (28f8 <nm_spi_write_block+0x288>)
    27d6:	4b44      	ldr	r3, [pc, #272]	; (28e8 <nm_spi_write_block+0x278>)
    27d8:	4798      	blx	r3
    27da:	200d      	movs	r0, #13
    27dc:	4b35      	ldr	r3, [pc, #212]	; (28b4 <nm_spi_write_block+0x244>)
    27de:	4798      	blx	r3
    27e0:	e7e6      	b.n	27b0 <nm_spi_write_block+0x140>
			if (M2M_SUCCESS != nmi_spi_write(crc, 2)) {
    27e2:	2102      	movs	r1, #2
    27e4:	a807      	add	r0, sp, #28
    27e6:	4b3b      	ldr	r3, [pc, #236]	; (28d4 <nm_spi_write_block+0x264>)
    27e8:	4798      	blx	r3
    27ea:	2800      	cmp	r0, #0
    27ec:	d0c1      	beq.n	2772 <nm_spi_write_block+0x102>
    27ee:	4645      	mov	r5, r8
				M2M_ERR("[nmi spi]: Failed data block crc write, bus error...\n");
    27f0:	22dd      	movs	r2, #221	; 0xdd
    27f2:	0092      	lsls	r2, r2, #2
    27f4:	493a      	ldr	r1, [pc, #232]	; (28e0 <nm_spi_write_block+0x270>)
    27f6:	482c      	ldr	r0, [pc, #176]	; (28a8 <nm_spi_write_block+0x238>)
    27f8:	4b2c      	ldr	r3, [pc, #176]	; (28ac <nm_spi_write_block+0x23c>)
    27fa:	4798      	blx	r3
    27fc:	483f      	ldr	r0, [pc, #252]	; (28fc <nm_spi_write_block+0x28c>)
    27fe:	4b3a      	ldr	r3, [pc, #232]	; (28e8 <nm_spi_write_block+0x278>)
    2800:	4798      	blx	r3
    2802:	200d      	movs	r0, #13
    2804:	4b2b      	ldr	r3, [pc, #172]	; (28b4 <nm_spi_write_block+0x244>)
    2806:	4798      	blx	r3
    2808:	e7d2      	b.n	27b0 <nm_spi_write_block+0x140>
		M2M_ERR("[nmi spi]: Failed bus error...\n");
    280a:	2248      	movs	r2, #72	; 0x48
    280c:	32ff      	adds	r2, #255	; 0xff
    280e:	493c      	ldr	r1, [pc, #240]	; (2900 <nm_spi_write_block+0x290>)
    2810:	4825      	ldr	r0, [pc, #148]	; (28a8 <nm_spi_write_block+0x238>)
    2812:	4b26      	ldr	r3, [pc, #152]	; (28ac <nm_spi_write_block+0x23c>)
    2814:	4798      	blx	r3
    2816:	483b      	ldr	r0, [pc, #236]	; (2904 <nm_spi_write_block+0x294>)
    2818:	4b33      	ldr	r3, [pc, #204]	; (28e8 <nm_spi_write_block+0x278>)
    281a:	4798      	blx	r3
    281c:	200d      	movs	r0, #13
    281e:	4b25      	ldr	r3, [pc, #148]	; (28b4 <nm_spi_write_block+0x244>)
    2820:	4798      	blx	r3
    2822:	e027      	b.n	2874 <nm_spi_write_block+0x204>
    2824:	4645      	mov	r5, r8
    if (!gu8Crc_off)
    2826:	4b2c      	ldr	r3, [pc, #176]	; (28d8 <nm_spi_write_block+0x268>)
    2828:	781c      	ldrb	r4, [r3, #0]
		len = 3;
    282a:	1e63      	subs	r3, r4, #1
    282c:	419c      	sbcs	r4, r3
    282e:	3402      	adds	r4, #2
	if (M2M_SUCCESS != nmi_spi_read(&rsp[0], len)) {
    2830:	b2a1      	uxth	r1, r4
    2832:	a807      	add	r0, sp, #28
    2834:	4b34      	ldr	r3, [pc, #208]	; (2908 <nm_spi_write_block+0x298>)
    2836:	4798      	blx	r3
    2838:	2800      	cmp	r0, #0
    283a:	d1e6      	bne.n	280a <nm_spi_write_block+0x19a>
	if((rsp[len-1] != 0)||(rsp[len-2] != 0xC3))
    283c:	ab08      	add	r3, sp, #32
    283e:	191b      	adds	r3, r3, r4
    2840:	3b05      	subs	r3, #5
    2842:	781b      	ldrb	r3, [r3, #0]
    2844:	2b00      	cmp	r3, #0
    2846:	d106      	bne.n	2856 <nm_spi_write_block+0x1e6>
    2848:	ab08      	add	r3, sp, #32
    284a:	469c      	mov	ip, r3
    284c:	4464      	add	r4, ip
    284e:	3c06      	subs	r4, #6
    2850:	7823      	ldrb	r3, [r4, #0]
    2852:	2bc3      	cmp	r3, #195	; 0xc3
    2854:	d01a      	beq.n	288c <nm_spi_write_block+0x21c>
		M2M_ERR("[nmi spi]: Failed data response read, %x %x %x\n",rsp[0],rsp[1],rsp[2]);
    2856:	22a7      	movs	r2, #167	; 0xa7
    2858:	0052      	lsls	r2, r2, #1
    285a:	4929      	ldr	r1, [pc, #164]	; (2900 <nm_spi_write_block+0x290>)
    285c:	4812      	ldr	r0, [pc, #72]	; (28a8 <nm_spi_write_block+0x238>)
    285e:	4c13      	ldr	r4, [pc, #76]	; (28ac <nm_spi_write_block+0x23c>)
    2860:	47a0      	blx	r4
    2862:	a907      	add	r1, sp, #28
    2864:	788b      	ldrb	r3, [r1, #2]
    2866:	784a      	ldrb	r2, [r1, #1]
    2868:	7809      	ldrb	r1, [r1, #0]
    286a:	4828      	ldr	r0, [pc, #160]	; (290c <nm_spi_write_block+0x29c>)
    286c:	47a0      	blx	r4
    286e:	200d      	movs	r0, #13
    2870:	4b10      	ldr	r3, [pc, #64]	; (28b4 <nm_spi_write_block+0x244>)
    2872:	4798      	blx	r3
		M2M_ERR("[nmi spi]: Failed block data write...\n");
    2874:	4a26      	ldr	r2, [pc, #152]	; (2910 <nm_spi_write_block+0x2a0>)
    2876:	490b      	ldr	r1, [pc, #44]	; (28a4 <nm_spi_write_block+0x234>)
    2878:	480b      	ldr	r0, [pc, #44]	; (28a8 <nm_spi_write_block+0x238>)
    287a:	4b0c      	ldr	r3, [pc, #48]	; (28ac <nm_spi_write_block+0x23c>)
    287c:	4798      	blx	r3
    287e:	481c      	ldr	r0, [pc, #112]	; (28f0 <nm_spi_write_block+0x280>)
    2880:	4b19      	ldr	r3, [pc, #100]	; (28e8 <nm_spi_write_block+0x278>)
    2882:	4798      	blx	r3
    2884:	200d      	movs	r0, #13
    2886:	4b0b      	ldr	r3, [pc, #44]	; (28b4 <nm_spi_write_block+0x244>)
    2888:	4798      	blx	r3
    288a:	e70e      	b.n	26aa <nm_spi_write_block+0x3a>
	sint8 s8Ret;

	s8Ret = nm_spi_write(u32Addr, puBuf, u16Sz);

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    288c:	2000      	movs	r0, #0
    288e:	e001      	b.n	2894 <nm_spi_write_block+0x224>
	else s8Ret = M2M_ERR_BUS_FAIL;
    2890:	2006      	movs	r0, #6
    2892:	4240      	negs	r0, r0

	return s8Ret;
}
    2894:	b009      	add	sp, #36	; 0x24
    2896:	bc0c      	pop	{r2, r3}
    2898:	4690      	mov	r8, r2
    289a:	469b      	mov	fp, r3
    289c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    289e:	46c0      	nop			; (mov r8, r8)
    28a0:	000003db 	.word	0x000003db
    28a4:	00010684 	.word	0x00010684
    28a8:	0000ff6c 	.word	0x0000ff6c
    28ac:	0000ea09 	.word	0x0000ea09
    28b0:	0001093c 	.word	0x0001093c
    28b4:	0000ea3d 	.word	0x0000ea3d
    28b8:	000001c1 	.word	0x000001c1
    28bc:	00001d41 	.word	0x00001d41
    28c0:	00001ee1 	.word	0x00001ee1
    28c4:	00000403 	.word	0x00000403
    28c8:	00010920 	.word	0x00010920
    28cc:	000003e1 	.word	0x000003e1
    28d0:	0001096c 	.word	0x0001096c
    28d4:	00001d21 	.word	0x00001d21
    28d8:	200001e4 	.word	0x200001e4
    28dc:	00000361 	.word	0x00000361
    28e0:	00010664 	.word	0x00010664
    28e4:	000109a4 	.word	0x000109a4
    28e8:	0000eb25 	.word	0x0000eb25
    28ec:	000003f1 	.word	0x000003f1
    28f0:	00010a98 	.word	0x00010a98
    28f4:	0000036a 	.word	0x0000036a
    28f8:	000109dc 	.word	0x000109dc
    28fc:	00010a10 	.word	0x00010a10
    2900:	00010638 	.word	0x00010638
    2904:	00010a48 	.word	0x00010a48
    2908:	00001ec1 	.word	0x00001ec1
    290c:	00010a68 	.word	0x00010a68
    2910:	000003f9 	.word	0x000003f9

00002914 <Socket_ReadSocketData>:
Date
		17 July 2012
*********************************************************************/
NMI_API void Socket_ReadSocketData(SOCKET sock, tstrSocketRecvMsg *pstrRecv,uint8 u8SocketMsg,
								  uint32 u32StartAddress,uint16 u16ReadCount)
{
    2914:	b5f0      	push	{r4, r5, r6, r7, lr}
    2916:	46de      	mov	lr, fp
    2918:	4657      	mov	r7, sl
    291a:	464e      	mov	r6, r9
    291c:	4645      	mov	r5, r8
    291e:	b5e0      	push	{r5, r6, r7, lr}
    2920:	b085      	sub	sp, #20
    2922:	9001      	str	r0, [sp, #4]
    2924:	000e      	movs	r6, r1
    2926:	9202      	str	r2, [sp, #8]
    2928:	001d      	movs	r5, r3
    292a:	ab0e      	add	r3, sp, #56	; 0x38
    292c:	881c      	ldrh	r4, [r3, #0]
	if((u16ReadCount > 0) && (gastrSockets[sock].pu8UserBuffer != NULL) && (gastrSockets[sock].u16UserBufferSize > 0) && (gastrSockets[sock].bIsUsed == 1))
    292e:	2c00      	cmp	r4, #0
    2930:	d064      	beq.n	29fc <Socket_ReadSocketData+0xe8>
    2932:	0103      	lsls	r3, r0, #4
    2934:	4935      	ldr	r1, [pc, #212]	; (2a0c <Socket_ReadSocketData+0xf8>)
    2936:	585b      	ldr	r3, [r3, r1]
    2938:	2b00      	cmp	r3, #0
    293a:	d05f      	beq.n	29fc <Socket_ReadSocketData+0xe8>
    293c:	0101      	lsls	r1, r0, #4
    293e:	4b33      	ldr	r3, [pc, #204]	; (2a0c <Socket_ReadSocketData+0xf8>)
    2940:	185b      	adds	r3, r3, r1
    2942:	889b      	ldrh	r3, [r3, #4]
    2944:	b29b      	uxth	r3, r3
    2946:	2b00      	cmp	r3, #0
    2948:	d058      	beq.n	29fc <Socket_ReadSocketData+0xe8>
    294a:	4b30      	ldr	r3, [pc, #192]	; (2a0c <Socket_ReadSocketData+0xf8>)
    294c:	185b      	adds	r3, r3, r1
    294e:	7a9b      	ldrb	r3, [r3, #10]
    2950:	2b01      	cmp	r3, #1
    2952:	d153      	bne.n	29fc <Socket_ReadSocketData+0xe8>
		uint32	u32Address = u32StartAddress;
		uint16	u16Read;
		sint16	s16Diff;
		uint8	u8SetRxDone;

		pstrRecv->u16RemainingSize = u16ReadCount;
    2954:	80f4      	strh	r4, [r6, #6]
		do
		{
			u8SetRxDone = 1;
			u16Read = u16ReadCount;
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
    2956:	4b2d      	ldr	r3, [pc, #180]	; (2a0c <Socket_ReadSocketData+0xf8>)
    2958:	469b      	mov	fp, r3
    295a:	448b      	add	fp, r1
					gpfAppSocketCb(sock,u8SocketMsg, pstrRecv);

				u16ReadCount -= u16Read;
				u32Address += u16Read;

				if((!gastrSockets[sock].bIsUsed) && (u16ReadCount))
    295c:	465b      	mov	r3, fp
    295e:	220a      	movs	r2, #10
    2960:	4690      	mov	r8, r2
    2962:	44d8      	add	r8, fp
    2964:	468a      	mov	sl, r1
    2966:	9500      	str	r5, [sp, #0]
    2968:	9303      	str	r3, [sp, #12]
    296a:	e015      	b.n	2998 <Socket_ReadSocketData+0x84>
    296c:	0025      	movs	r5, r4
			u8SetRxDone = 1;
    296e:	2301      	movs	r3, #1
    2970:	e01c      	b.n	29ac <Socket_ReadSocketData+0x98>
				{
					M2M_DBG("Application Closed Socket While Rx Is not Complete\n");
					if(hif_receive(0, NULL, 0, 1) == M2M_SUCCESS)
    2972:	3301      	adds	r3, #1
    2974:	2200      	movs	r2, #0
    2976:	2100      	movs	r1, #0
    2978:	2000      	movs	r0, #0
    297a:	4c25      	ldr	r4, [pc, #148]	; (2a10 <Socket_ReadSocketData+0xfc>)
    297c:	47a0      	blx	r4
    297e:	e03d      	b.n	29fc <Socket_ReadSocketData+0xe8>
					break;
				}
			}
			else
			{
				M2M_INFO("(ERRR)Current <%d>\n", u16ReadCount);
    2980:	4824      	ldr	r0, [pc, #144]	; (2a14 <Socket_ReadSocketData+0x100>)
    2982:	4d25      	ldr	r5, [pc, #148]	; (2a18 <Socket_ReadSocketData+0x104>)
    2984:	47a8      	blx	r5
    2986:	0021      	movs	r1, r4
    2988:	4824      	ldr	r0, [pc, #144]	; (2a1c <Socket_ReadSocketData+0x108>)
    298a:	47a8      	blx	r5
    298c:	200d      	movs	r0, #13
    298e:	4b24      	ldr	r3, [pc, #144]	; (2a20 <Socket_ReadSocketData+0x10c>)
    2990:	4798      	blx	r3
				break;
    2992:	e033      	b.n	29fc <Socket_ReadSocketData+0xe8>
			}
		}while(u16ReadCount != 0);
    2994:	2c00      	cmp	r4, #0
    2996:	d031      	beq.n	29fc <Socket_ReadSocketData+0xe8>
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
    2998:	465b      	mov	r3, fp
    299a:	889b      	ldrh	r3, [r3, #4]
    299c:	1ae3      	subs	r3, r4, r3
			if(s16Diff > 0)
    299e:	b21b      	sxth	r3, r3
    29a0:	2b00      	cmp	r3, #0
    29a2:	dde3      	ble.n	296c <Socket_ReadSocketData+0x58>
				u16Read		= gastrSockets[sock].u16UserBufferSize;
    29a4:	9b03      	ldr	r3, [sp, #12]
    29a6:	889d      	ldrh	r5, [r3, #4]
    29a8:	b2ad      	uxth	r5, r5
				u8SetRxDone = 0;
    29aa:	2300      	movs	r3, #0
			if(hif_receive(u32Address, gastrSockets[sock].pu8UserBuffer, u16Read, u8SetRxDone) == M2M_SUCCESS)
    29ac:	4a17      	ldr	r2, [pc, #92]	; (2a0c <Socket_ReadSocketData+0xf8>)
    29ae:	4651      	mov	r1, sl
    29b0:	5889      	ldr	r1, [r1, r2]
    29b2:	002a      	movs	r2, r5
    29b4:	9800      	ldr	r0, [sp, #0]
    29b6:	4f16      	ldr	r7, [pc, #88]	; (2a10 <Socket_ReadSocketData+0xfc>)
    29b8:	47b8      	blx	r7
    29ba:	2800      	cmp	r0, #0
    29bc:	d1e0      	bne.n	2980 <Socket_ReadSocketData+0x6c>
				pstrRecv->pu8Buffer			= gastrSockets[sock].pu8UserBuffer;
    29be:	4b13      	ldr	r3, [pc, #76]	; (2a0c <Socket_ReadSocketData+0xf8>)
    29c0:	4652      	mov	r2, sl
    29c2:	58d3      	ldr	r3, [r2, r3]
    29c4:	6033      	str	r3, [r6, #0]
				pstrRecv->s16BufferSize		= u16Read;
    29c6:	80b5      	strh	r5, [r6, #4]
				pstrRecv->u16RemainingSize	-= u16Read;
    29c8:	88f3      	ldrh	r3, [r6, #6]
    29ca:	1b5b      	subs	r3, r3, r5
    29cc:	80f3      	strh	r3, [r6, #6]
				if (gpfAppSocketCb)
    29ce:	4b15      	ldr	r3, [pc, #84]	; (2a24 <Socket_ReadSocketData+0x110>)
    29d0:	681b      	ldr	r3, [r3, #0]
    29d2:	2b00      	cmp	r3, #0
    29d4:	d005      	beq.n	29e2 <Socket_ReadSocketData+0xce>
					gpfAppSocketCb(sock,u8SocketMsg, pstrRecv);
    29d6:	4b13      	ldr	r3, [pc, #76]	; (2a24 <Socket_ReadSocketData+0x110>)
    29d8:	681b      	ldr	r3, [r3, #0]
    29da:	0032      	movs	r2, r6
    29dc:	9902      	ldr	r1, [sp, #8]
    29de:	9801      	ldr	r0, [sp, #4]
    29e0:	4798      	blx	r3
				u16ReadCount -= u16Read;
    29e2:	1b64      	subs	r4, r4, r5
    29e4:	b2a4      	uxth	r4, r4
				u32Address += u16Read;
    29e6:	9b00      	ldr	r3, [sp, #0]
    29e8:	469c      	mov	ip, r3
    29ea:	44ac      	add	ip, r5
    29ec:	4663      	mov	r3, ip
    29ee:	9300      	str	r3, [sp, #0]
				if((!gastrSockets[sock].bIsUsed) && (u16ReadCount))
    29f0:	4643      	mov	r3, r8
    29f2:	781b      	ldrb	r3, [r3, #0]
    29f4:	2b00      	cmp	r3, #0
    29f6:	d1cd      	bne.n	2994 <Socket_ReadSocketData+0x80>
    29f8:	2c00      	cmp	r4, #0
    29fa:	d1ba      	bne.n	2972 <Socket_ReadSocketData+0x5e>
	}
}
    29fc:	b005      	add	sp, #20
    29fe:	bc3c      	pop	{r2, r3, r4, r5}
    2a00:	4690      	mov	r8, r2
    2a02:	4699      	mov	r9, r3
    2a04:	46a2      	mov	sl, r4
    2a06:	46ab      	mov	fp, r5
    2a08:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2a0a:	46c0      	nop			; (mov r8, r8)
    2a0c:	20000b68 	.word	0x20000b68
    2a10:	00000cb1 	.word	0x00000cb1
    2a14:	0001029c 	.word	0x0001029c
    2a18:	0000ea09 	.word	0x0000ea09
    2a1c:	00010d00 	.word	0x00010d00
    2a20:	0000ea3d 	.word	0x0000ea3d
    2a24:	20000c18 	.word	0x20000c18

00002a28 <m2m_ip_cb>:

Date
		17 July 2012
*********************************************************************/
static void m2m_ip_cb(uint8 u8OpCode, uint16 u16BufferSize,uint32 u32Address)
{	
    2a28:	b5f0      	push	{r4, r5, r6, r7, lr}
    2a2a:	46d6      	mov	lr, sl
    2a2c:	464f      	mov	r7, r9
    2a2e:	4646      	mov	r6, r8
    2a30:	b5c0      	push	{r6, r7, lr}
    2a32:	b09a      	sub	sp, #104	; 0x68
    2a34:	000d      	movs	r5, r1
    2a36:	0014      	movs	r4, r2
	if((u8OpCode == SOCKET_CMD_BIND) || (u8OpCode == SOCKET_CMD_SSL_BIND))
    2a38:	2841      	cmp	r0, #65	; 0x41
    2a3a:	d039      	beq.n	2ab0 <m2m_ip_cb+0x88>
    2a3c:	2854      	cmp	r0, #84	; 0x54
    2a3e:	d037      	beq.n	2ab0 <m2m_ip_cb+0x88>
			strBind.status = strBindReply.s8Status;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strBindReply.sock,SOCKET_MSG_BIND,&strBind);
		}
	}
	else if(u8OpCode == SOCKET_CMD_LISTEN)
    2a40:	2842      	cmp	r0, #66	; 0x42
    2a42:	d053      	beq.n	2aec <m2m_ip_cb+0xc4>
			strListen.status = strListenReply.s8Status;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strListenReply.sock,SOCKET_MSG_LISTEN, &strListen);
		}
	}
	else if(u8OpCode == SOCKET_CMD_ACCEPT)
    2a44:	2843      	cmp	r0, #67	; 0x43
    2a46:	d06a      	beq.n	2b1e <m2m_ip_cb+0xf6>
			strAccept.strAddr.sin_addr.s_addr = strAcceptReply.strAddr.u32IPAddr;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
		}
	}
	else if((u8OpCode == SOCKET_CMD_CONNECT) || (u8OpCode == SOCKET_CMD_SSL_CONNECT))
    2a48:	2844      	cmp	r0, #68	; 0x44
    2a4a:	d100      	bne.n	2a4e <m2m_ip_cb+0x26>
    2a4c:	e0af      	b.n	2bae <m2m_ip_cb+0x186>
    2a4e:	284b      	cmp	r0, #75	; 0x4b
    2a50:	d100      	bne.n	2a54 <m2m_ip_cb+0x2c>
    2a52:	e0ac      	b.n	2bae <m2m_ip_cb+0x186>
			}
			if(gpfAppSocketCb)
				gpfAppSocketCb(strConnectReply.sock,SOCKET_MSG_CONNECT, &strConnMsg);
		}
	}
	else if(u8OpCode == SOCKET_CMD_DNS_RESOLVE)
    2a54:	284a      	cmp	r0, #74	; 0x4a
    2a56:	d100      	bne.n	2a5a <m2m_ip_cb+0x32>
    2a58:	e0cf      	b.n	2bfa <m2m_ip_cb+0x1d2>
		{
			if(gpfAppResolveCb)
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
		}
	}
	else if((u8OpCode == SOCKET_CMD_RECV) || (u8OpCode == SOCKET_CMD_RECVFROM) || (u8OpCode == SOCKET_CMD_SSL_RECV))
    2a5a:	2846      	cmp	r0, #70	; 0x46
    2a5c:	d100      	bne.n	2a60 <m2m_ip_cb+0x38>
    2a5e:	e0e5      	b.n	2c2c <m2m_ip_cb+0x204>
    2a60:	2848      	cmp	r0, #72	; 0x48
    2a62:	d100      	bne.n	2a66 <m2m_ip_cb+0x3e>
    2a64:	e10e      	b.n	2c84 <m2m_ip_cb+0x25c>
    2a66:	284d      	cmp	r0, #77	; 0x4d
    2a68:	d100      	bne.n	2a6c <m2m_ip_cb+0x44>
    2a6a:	e0dc      	b.n	2c26 <m2m_ip_cb+0x1fe>
						M2M_DBG("hif_receive Fail\n");
				}
			}
		}
	}
	else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
    2a6c:	2845      	cmp	r0, #69	; 0x45
    2a6e:	d100      	bne.n	2a72 <m2m_ip_cb+0x4a>
    2a70:	e12c      	b.n	2ccc <m2m_ip_cb+0x2a4>
    2a72:	2847      	cmp	r0, #71	; 0x47
    2a74:	d100      	bne.n	2a78 <m2m_ip_cb+0x50>
    2a76:	e14d      	b.n	2d14 <m2m_ip_cb+0x2ec>
	{
		SOCKET			sock;
		sint16			s16Rcvd;
		tstrSendReply	strReply;
		uint8			u8CallbackMsgID = SOCKET_MSG_SEND;
    2a78:	2507      	movs	r5, #7
	else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
    2a7a:	284c      	cmp	r0, #76	; 0x4c
    2a7c:	d100      	bne.n	2a80 <m2m_ip_cb+0x58>
    2a7e:	e126      	b.n	2cce <m2m_ip_cb+0x2a6>
			{
				M2M_DBG("Discard send callback %d %d \r\n",u16SessionID , gastrSockets[sock].u16SessionID);
			}
		}
	}
	else if(u8OpCode == SOCKET_CMD_PING)
    2a80:	2852      	cmp	r0, #82	; 0x52
    2a82:	d12d      	bne.n	2ae0 <m2m_ip_cb+0xb8>
	{
		tstrPingReply	strPingReply;
		if(hif_receive(u32Address, (uint8*)&strPingReply, sizeof(tstrPingReply), 1) == M2M_SUCCESS)
    2a84:	2301      	movs	r3, #1
    2a86:	2214      	movs	r2, #20
    2a88:	a909      	add	r1, sp, #36	; 0x24
    2a8a:	0020      	movs	r0, r4
    2a8c:	4ca2      	ldr	r4, [pc, #648]	; (2d18 <m2m_ip_cb+0x2f0>)
    2a8e:	47a0      	blx	r4
    2a90:	2800      	cmp	r0, #0
    2a92:	d125      	bne.n	2ae0 <m2m_ip_cb+0xb8>
		{
			gfpPingCb = (void (*)(uint32 , uint32 , uint8))strPingReply.u32CmdPrivate;
    2a94:	4ba1      	ldr	r3, [pc, #644]	; (2d1c <m2m_ip_cb+0x2f4>)
    2a96:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    2a98:	601a      	str	r2, [r3, #0]
			if(gfpPingCb != NULL)
    2a9a:	681b      	ldr	r3, [r3, #0]
    2a9c:	2b00      	cmp	r3, #0
    2a9e:	d01f      	beq.n	2ae0 <m2m_ip_cb+0xb8>
			{
				gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
    2aa0:	4b9e      	ldr	r3, [pc, #632]	; (2d1c <m2m_ip_cb+0x2f4>)
    2aa2:	681c      	ldr	r4, [r3, #0]
    2aa4:	ab09      	add	r3, sp, #36	; 0x24
    2aa6:	7c1a      	ldrb	r2, [r3, #16]
    2aa8:	990b      	ldr	r1, [sp, #44]	; 0x2c
    2aaa:	9809      	ldr	r0, [sp, #36]	; 0x24
    2aac:	47a0      	blx	r4
			}
		}
	}
}
    2aae:	e017      	b.n	2ae0 <m2m_ip_cb+0xb8>
		if(hif_receive(u32Address, (uint8*)&strBindReply, sizeof(tstrBindReply), 0) == M2M_SUCCESS)
    2ab0:	2300      	movs	r3, #0
    2ab2:	2204      	movs	r2, #4
    2ab4:	a909      	add	r1, sp, #36	; 0x24
    2ab6:	0020      	movs	r0, r4
    2ab8:	4c97      	ldr	r4, [pc, #604]	; (2d18 <m2m_ip_cb+0x2f0>)
    2aba:	47a0      	blx	r4
    2abc:	2800      	cmp	r0, #0
    2abe:	d10f      	bne.n	2ae0 <m2m_ip_cb+0xb8>
			strBind.status = strBindReply.s8Status;
    2ac0:	ab09      	add	r3, sp, #36	; 0x24
    2ac2:	785a      	ldrb	r2, [r3, #1]
    2ac4:	ab05      	add	r3, sp, #20
    2ac6:	701a      	strb	r2, [r3, #0]
			if(gpfAppSocketCb)
    2ac8:	4b95      	ldr	r3, [pc, #596]	; (2d20 <m2m_ip_cb+0x2f8>)
    2aca:	681b      	ldr	r3, [r3, #0]
    2acc:	2b00      	cmp	r3, #0
    2ace:	d007      	beq.n	2ae0 <m2m_ip_cb+0xb8>
				gpfAppSocketCb(strBindReply.sock,SOCKET_MSG_BIND,&strBind);
    2ad0:	4b93      	ldr	r3, [pc, #588]	; (2d20 <m2m_ip_cb+0x2f8>)
    2ad2:	681b      	ldr	r3, [r3, #0]
    2ad4:	aa09      	add	r2, sp, #36	; 0x24
    2ad6:	2000      	movs	r0, #0
    2ad8:	5610      	ldrsb	r0, [r2, r0]
    2ada:	aa05      	add	r2, sp, #20
    2adc:	2101      	movs	r1, #1
    2ade:	4798      	blx	r3
}
    2ae0:	b01a      	add	sp, #104	; 0x68
    2ae2:	bc1c      	pop	{r2, r3, r4}
    2ae4:	4690      	mov	r8, r2
    2ae6:	4699      	mov	r9, r3
    2ae8:	46a2      	mov	sl, r4
    2aea:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if(hif_receive(u32Address, (uint8*)&strListenReply, sizeof(tstrListenReply), 0) == M2M_SUCCESS)
    2aec:	2300      	movs	r3, #0
    2aee:	2204      	movs	r2, #4
    2af0:	a909      	add	r1, sp, #36	; 0x24
    2af2:	0020      	movs	r0, r4
    2af4:	4c88      	ldr	r4, [pc, #544]	; (2d18 <m2m_ip_cb+0x2f0>)
    2af6:	47a0      	blx	r4
    2af8:	2800      	cmp	r0, #0
    2afa:	d1f1      	bne.n	2ae0 <m2m_ip_cb+0xb8>
			strListen.status = strListenReply.s8Status;
    2afc:	ab09      	add	r3, sp, #36	; 0x24
    2afe:	785a      	ldrb	r2, [r3, #1]
    2b00:	ab05      	add	r3, sp, #20
    2b02:	701a      	strb	r2, [r3, #0]
			if(gpfAppSocketCb)
    2b04:	4b86      	ldr	r3, [pc, #536]	; (2d20 <m2m_ip_cb+0x2f8>)
    2b06:	681b      	ldr	r3, [r3, #0]
    2b08:	2b00      	cmp	r3, #0
    2b0a:	d0e9      	beq.n	2ae0 <m2m_ip_cb+0xb8>
				gpfAppSocketCb(strListenReply.sock,SOCKET_MSG_LISTEN, &strListen);
    2b0c:	4b84      	ldr	r3, [pc, #528]	; (2d20 <m2m_ip_cb+0x2f8>)
    2b0e:	681b      	ldr	r3, [r3, #0]
    2b10:	aa09      	add	r2, sp, #36	; 0x24
    2b12:	2000      	movs	r0, #0
    2b14:	5610      	ldrsb	r0, [r2, r0]
    2b16:	aa05      	add	r2, sp, #20
    2b18:	2102      	movs	r1, #2
    2b1a:	4798      	blx	r3
    2b1c:	e7e0      	b.n	2ae0 <m2m_ip_cb+0xb8>
		if(hif_receive(u32Address, (uint8*)&strAcceptReply, sizeof(tstrAcceptReply), 0) == M2M_SUCCESS)
    2b1e:	2300      	movs	r3, #0
    2b20:	220c      	movs	r2, #12
    2b22:	a905      	add	r1, sp, #20
    2b24:	0020      	movs	r0, r4
    2b26:	4c7c      	ldr	r4, [pc, #496]	; (2d18 <m2m_ip_cb+0x2f0>)
    2b28:	47a0      	blx	r4
    2b2a:	2800      	cmp	r0, #0
    2b2c:	d1d8      	bne.n	2ae0 <m2m_ip_cb+0xb8>
			if(strAcceptReply.sConnectedSock >= 0)
    2b2e:	ab05      	add	r3, sp, #20
    2b30:	2209      	movs	r2, #9
    2b32:	569a      	ldrsb	r2, [r3, r2]
    2b34:	2a00      	cmp	r2, #0
    2b36:	db24      	blt.n	2b82 <m2m_ip_cb+0x15a>
				gastrSockets[strAcceptReply.sConnectedSock].u8SSLFlags 		= gastrSockets[strAcceptReply.sListenSock].u8SSLFlags;
    2b38:	0018      	movs	r0, r3
    2b3a:	2108      	movs	r1, #8
    2b3c:	5659      	ldrsb	r1, [r3, r1]
    2b3e:	4b79      	ldr	r3, [pc, #484]	; (2d24 <m2m_ip_cb+0x2fc>)
    2b40:	0109      	lsls	r1, r1, #4
    2b42:	1859      	adds	r1, r3, r1
    2b44:	7ac9      	ldrb	r1, [r1, #11]
    2b46:	b2c9      	uxtb	r1, r1
    2b48:	0114      	lsls	r4, r2, #4
    2b4a:	191b      	adds	r3, r3, r4
    2b4c:	72d9      	strb	r1, [r3, #11]
				gastrSockets[strAcceptReply.sConnectedSock].bIsUsed 		= 1;
    2b4e:	2101      	movs	r1, #1
    2b50:	7299      	strb	r1, [r3, #10]
				gastrSockets[strAcceptReply.sConnectedSock].u16DataOffset 	= strAcceptReply.u16AppDataOffset - M2M_HIF_HDR_OFFSET;
    2b52:	8941      	ldrh	r1, [r0, #10]
    2b54:	3908      	subs	r1, #8
    2b56:	b289      	uxth	r1, r1
    2b58:	8119      	strh	r1, [r3, #8]
				++gu16SessionID;
    2b5a:	4973      	ldr	r1, [pc, #460]	; (2d28 <m2m_ip_cb+0x300>)
    2b5c:	880b      	ldrh	r3, [r1, #0]
    2b5e:	3301      	adds	r3, #1
    2b60:	b29b      	uxth	r3, r3
    2b62:	800b      	strh	r3, [r1, #0]
				if(gu16SessionID == 0)
    2b64:	880b      	ldrh	r3, [r1, #0]
    2b66:	b29b      	uxth	r3, r3
    2b68:	2b00      	cmp	r3, #0
    2b6a:	d103      	bne.n	2b74 <m2m_ip_cb+0x14c>
					++gu16SessionID;
    2b6c:	880b      	ldrh	r3, [r1, #0]
    2b6e:	3301      	adds	r3, #1
    2b70:	b29b      	uxth	r3, r3
    2b72:	800b      	strh	r3, [r1, #0]
				gastrSockets[strAcceptReply.sConnectedSock].u16SessionID = gu16SessionID;
    2b74:	4b6c      	ldr	r3, [pc, #432]	; (2d28 <m2m_ip_cb+0x300>)
    2b76:	8819      	ldrh	r1, [r3, #0]
    2b78:	b289      	uxth	r1, r1
    2b7a:	0110      	lsls	r0, r2, #4
    2b7c:	4b69      	ldr	r3, [pc, #420]	; (2d24 <m2m_ip_cb+0x2fc>)
    2b7e:	181b      	adds	r3, r3, r0
    2b80:	80d9      	strh	r1, [r3, #6]
			strAccept.sock = strAcceptReply.sConnectedSock;
    2b82:	ab09      	add	r3, sp, #36	; 0x24
    2b84:	701a      	strb	r2, [r3, #0]
			strAccept.strAddr.sin_family		= AF_INET;
    2b86:	2202      	movs	r2, #2
    2b88:	809a      	strh	r2, [r3, #4]
			strAccept.strAddr.sin_port = strAcceptReply.strAddr.u16Port;
    2b8a:	aa05      	add	r2, sp, #20
    2b8c:	8851      	ldrh	r1, [r2, #2]
    2b8e:	80d9      	strh	r1, [r3, #6]
			strAccept.strAddr.sin_addr.s_addr = strAcceptReply.strAddr.u32IPAddr;
    2b90:	9a06      	ldr	r2, [sp, #24]
    2b92:	920b      	str	r2, [sp, #44]	; 0x2c
			if(gpfAppSocketCb)
    2b94:	4b62      	ldr	r3, [pc, #392]	; (2d20 <m2m_ip_cb+0x2f8>)
    2b96:	681b      	ldr	r3, [r3, #0]
    2b98:	2b00      	cmp	r3, #0
    2b9a:	d0a1      	beq.n	2ae0 <m2m_ip_cb+0xb8>
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
    2b9c:	4b60      	ldr	r3, [pc, #384]	; (2d20 <m2m_ip_cb+0x2f8>)
    2b9e:	681b      	ldr	r3, [r3, #0]
    2ba0:	aa05      	add	r2, sp, #20
    2ba2:	2008      	movs	r0, #8
    2ba4:	5610      	ldrsb	r0, [r2, r0]
    2ba6:	aa09      	add	r2, sp, #36	; 0x24
    2ba8:	2104      	movs	r1, #4
    2baa:	4798      	blx	r3
    2bac:	e798      	b.n	2ae0 <m2m_ip_cb+0xb8>
		if(hif_receive(u32Address, (uint8*)&strConnectReply, sizeof(tstrConnectReply), 0) == M2M_SUCCESS)
    2bae:	2300      	movs	r3, #0
    2bb0:	2204      	movs	r2, #4
    2bb2:	a909      	add	r1, sp, #36	; 0x24
    2bb4:	0020      	movs	r0, r4
    2bb6:	4c58      	ldr	r4, [pc, #352]	; (2d18 <m2m_ip_cb+0x2f0>)
    2bb8:	47a0      	blx	r4
    2bba:	2800      	cmp	r0, #0
    2bbc:	d000      	beq.n	2bc0 <m2m_ip_cb+0x198>
    2bbe:	e78f      	b.n	2ae0 <m2m_ip_cb+0xb8>
			strConnMsg.sock		= strConnectReply.sock;
    2bc0:	ab09      	add	r3, sp, #36	; 0x24
    2bc2:	2000      	movs	r0, #0
    2bc4:	5618      	ldrsb	r0, [r3, r0]
    2bc6:	aa05      	add	r2, sp, #20
    2bc8:	7010      	strb	r0, [r2, #0]
			strConnMsg.s8Error	= strConnectReply.s8Error;
    2bca:	785b      	ldrb	r3, [r3, #1]
    2bcc:	b25b      	sxtb	r3, r3
    2bce:	7053      	strb	r3, [r2, #1]
			if(strConnectReply.s8Error == SOCK_ERR_NO_ERROR)
    2bd0:	2b00      	cmp	r3, #0
    2bd2:	d107      	bne.n	2be4 <m2m_ip_cb+0x1bc>
				gastrSockets[strConnectReply.sock].u16DataOffset = strConnectReply.u16AppDataOffset - M2M_HIF_HDR_OFFSET;
    2bd4:	ab09      	add	r3, sp, #36	; 0x24
    2bd6:	885b      	ldrh	r3, [r3, #2]
    2bd8:	3b08      	subs	r3, #8
    2bda:	b29b      	uxth	r3, r3
    2bdc:	0101      	lsls	r1, r0, #4
    2bde:	4a51      	ldr	r2, [pc, #324]	; (2d24 <m2m_ip_cb+0x2fc>)
    2be0:	1852      	adds	r2, r2, r1
    2be2:	8113      	strh	r3, [r2, #8]
			if(gpfAppSocketCb)
    2be4:	4b4e      	ldr	r3, [pc, #312]	; (2d20 <m2m_ip_cb+0x2f8>)
    2be6:	681b      	ldr	r3, [r3, #0]
    2be8:	2b00      	cmp	r3, #0
    2bea:	d100      	bne.n	2bee <m2m_ip_cb+0x1c6>
    2bec:	e778      	b.n	2ae0 <m2m_ip_cb+0xb8>
				gpfAppSocketCb(strConnectReply.sock,SOCKET_MSG_CONNECT, &strConnMsg);
    2bee:	4b4c      	ldr	r3, [pc, #304]	; (2d20 <m2m_ip_cb+0x2f8>)
    2bf0:	681b      	ldr	r3, [r3, #0]
    2bf2:	aa05      	add	r2, sp, #20
    2bf4:	2105      	movs	r1, #5
    2bf6:	4798      	blx	r3
	{
    2bf8:	e772      	b.n	2ae0 <m2m_ip_cb+0xb8>
		if(hif_receive(u32Address, (uint8*)&strDnsReply, sizeof(tstrDnsReply), 0) == M2M_SUCCESS)
    2bfa:	2300      	movs	r3, #0
    2bfc:	2244      	movs	r2, #68	; 0x44
    2bfe:	a909      	add	r1, sp, #36	; 0x24
    2c00:	0020      	movs	r0, r4
    2c02:	4c45      	ldr	r4, [pc, #276]	; (2d18 <m2m_ip_cb+0x2f0>)
    2c04:	47a0      	blx	r4
    2c06:	2800      	cmp	r0, #0
    2c08:	d000      	beq.n	2c0c <m2m_ip_cb+0x1e4>
    2c0a:	e769      	b.n	2ae0 <m2m_ip_cb+0xb8>
			if(gpfAppResolveCb)
    2c0c:	4b47      	ldr	r3, [pc, #284]	; (2d2c <m2m_ip_cb+0x304>)
    2c0e:	681b      	ldr	r3, [r3, #0]
    2c10:	2b00      	cmp	r3, #0
    2c12:	d100      	bne.n	2c16 <m2m_ip_cb+0x1ee>
    2c14:	e764      	b.n	2ae0 <m2m_ip_cb+0xb8>
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
    2c16:	4b45      	ldr	r3, [pc, #276]	; (2d2c <m2m_ip_cb+0x304>)
    2c18:	681b      	ldr	r3, [r3, #0]
    2c1a:	9a19      	ldr	r2, [sp, #100]	; 0x64
    2c1c:	9203      	str	r2, [sp, #12]
    2c1e:	0011      	movs	r1, r2
    2c20:	a809      	add	r0, sp, #36	; 0x24
    2c22:	4798      	blx	r3
    2c24:	e75c      	b.n	2ae0 <m2m_ip_cb+0xb8>
		uint8				u8CallbackMsgID = SOCKET_MSG_RECV;
    2c26:	2306      	movs	r3, #6
    2c28:	469a      	mov	sl, r3
    2c2a:	e001      	b.n	2c30 <m2m_ip_cb+0x208>
    2c2c:	2306      	movs	r3, #6
    2c2e:	469a      	mov	sl, r3
		if(hif_receive(u32Address, (uint8*)&strRecvReply, u16ReadSize, 0) == M2M_SUCCESS)
    2c30:	2300      	movs	r3, #0
    2c32:	2210      	movs	r2, #16
    2c34:	a905      	add	r1, sp, #20
    2c36:	0020      	movs	r0, r4
    2c38:	4f37      	ldr	r7, [pc, #220]	; (2d18 <m2m_ip_cb+0x2f0>)
    2c3a:	47b8      	blx	r7
    2c3c:	2800      	cmp	r0, #0
    2c3e:	d000      	beq.n	2c42 <m2m_ip_cb+0x21a>
    2c40:	e74e      	b.n	2ae0 <m2m_ip_cb+0xb8>
			sock			= strRecvReply.sock;
    2c42:	aa05      	add	r2, sp, #20
    2c44:	200c      	movs	r0, #12
    2c46:	5610      	ldrsb	r0, [r2, r0]
			u16SessionID = strRecvReply.u16SessionID;
    2c48:	89d3      	ldrh	r3, [r2, #14]
			gastrSockets[sock].bIsRecvPending = 0;
    2c4a:	0107      	lsls	r7, r0, #4
    2c4c:	4935      	ldr	r1, [pc, #212]	; (2d24 <m2m_ip_cb+0x2fc>)
    2c4e:	19c9      	adds	r1, r1, r7
    2c50:	2700      	movs	r7, #0
    2c52:	730f      	strb	r7, [r1, #12]
			s16RecvStatus	= NM_BSP_B_L_16(strRecvReply.s16RecvStatus);
    2c54:	2608      	movs	r6, #8
    2c56:	5f97      	ldrsh	r7, [r2, r6]
    2c58:	46b8      	mov	r8, r7
			u16DataOffset	= NM_BSP_B_L_16(strRecvReply.u16DataOffset);
    2c5a:	8957      	ldrh	r7, [r2, #10]
    2c5c:	46b9      	mov	r9, r7
			strRecvMsg.strRemoteAddr.sin_port 			= strRecvReply.strRemoteAddr.u16Port;
    2c5e:	af09      	add	r7, sp, #36	; 0x24
    2c60:	8856      	ldrh	r6, [r2, #2]
    2c62:	817e      	strh	r6, [r7, #10]
			strRecvMsg.strRemoteAddr.sin_addr.s_addr 	= strRecvReply.strRemoteAddr.u32IPAddr;
    2c64:	9a06      	ldr	r2, [sp, #24]
    2c66:	920c      	str	r2, [sp, #48]	; 0x30
			if(u16SessionID == gastrSockets[sock].u16SessionID)
    2c68:	88ca      	ldrh	r2, [r1, #6]
    2c6a:	b292      	uxth	r2, r2
    2c6c:	4293      	cmp	r3, r2
    2c6e:	d00c      	beq.n	2c8a <m2m_ip_cb+0x262>
				if(u16ReadSize < u16BufferSize)
    2c70:	2d10      	cmp	r5, #16
    2c72:	d800      	bhi.n	2c76 <m2m_ip_cb+0x24e>
    2c74:	e734      	b.n	2ae0 <m2m_ip_cb+0xb8>
					if(hif_receive(0, NULL, 0, 1) == M2M_SUCCESS)
    2c76:	2301      	movs	r3, #1
    2c78:	2200      	movs	r2, #0
    2c7a:	2100      	movs	r1, #0
    2c7c:	2000      	movs	r0, #0
    2c7e:	4c26      	ldr	r4, [pc, #152]	; (2d18 <m2m_ip_cb+0x2f0>)
    2c80:	47a0      	blx	r4
	{
    2c82:	e72d      	b.n	2ae0 <m2m_ip_cb+0xb8>
			u8CallbackMsgID = SOCKET_MSG_RECVFROM;
    2c84:	2309      	movs	r3, #9
    2c86:	469a      	mov	sl, r3
    2c88:	e7d2      	b.n	2c30 <m2m_ip_cb+0x208>
				if((s16RecvStatus > 0) && (s16RecvStatus < u16BufferSize))
    2c8a:	4643      	mov	r3, r8
    2c8c:	2b00      	cmp	r3, #0
    2c8e:	dd01      	ble.n	2c94 <m2m_ip_cb+0x26c>
    2c90:	45a8      	cmp	r8, r5
    2c92:	db0f      	blt.n	2cb4 <m2m_ip_cb+0x28c>
					strRecvMsg.s16BufferSize	= s16RecvStatus;
    2c94:	ab09      	add	r3, sp, #36	; 0x24
    2c96:	4642      	mov	r2, r8
    2c98:	809a      	strh	r2, [r3, #4]
					strRecvMsg.pu8Buffer		= NULL;
    2c9a:	2300      	movs	r3, #0
    2c9c:	9309      	str	r3, [sp, #36]	; 0x24
					if(gpfAppSocketCb)
    2c9e:	4b20      	ldr	r3, [pc, #128]	; (2d20 <m2m_ip_cb+0x2f8>)
    2ca0:	681b      	ldr	r3, [r3, #0]
    2ca2:	2b00      	cmp	r3, #0
    2ca4:	d100      	bne.n	2ca8 <m2m_ip_cb+0x280>
    2ca6:	e71b      	b.n	2ae0 <m2m_ip_cb+0xb8>
						gpfAppSocketCb(sock,u8CallbackMsgID, &strRecvMsg);
    2ca8:	4b1d      	ldr	r3, [pc, #116]	; (2d20 <m2m_ip_cb+0x2f8>)
    2caa:	681b      	ldr	r3, [r3, #0]
    2cac:	aa09      	add	r2, sp, #36	; 0x24
    2cae:	4651      	mov	r1, sl
    2cb0:	4798      	blx	r3
    2cb2:	e715      	b.n	2ae0 <m2m_ip_cb+0xb8>
					u32Address += u16DataOffset;
    2cb4:	0023      	movs	r3, r4
    2cb6:	444b      	add	r3, r9
					Socket_ReadSocketData(sock, &strRecvMsg, u8CallbackMsgID, u32Address, u16ReadSize);
    2cb8:	4642      	mov	r2, r8
    2cba:	4669      	mov	r1, sp
    2cbc:	818a      	strh	r2, [r1, #12]
    2cbe:	898a      	ldrh	r2, [r1, #12]
    2cc0:	9200      	str	r2, [sp, #0]
    2cc2:	4652      	mov	r2, sl
    2cc4:	0039      	movs	r1, r7
    2cc6:	4c1a      	ldr	r4, [pc, #104]	; (2d30 <m2m_ip_cb+0x308>)
    2cc8:	47a0      	blx	r4
    2cca:	e709      	b.n	2ae0 <m2m_ip_cb+0xb8>
		uint8			u8CallbackMsgID = SOCKET_MSG_SEND;
    2ccc:	2507      	movs	r5, #7
		if(hif_receive(u32Address, (uint8*)&strReply, sizeof(tstrSendReply), 0) == M2M_SUCCESS)
    2cce:	2300      	movs	r3, #0
    2cd0:	2208      	movs	r2, #8
    2cd2:	a909      	add	r1, sp, #36	; 0x24
    2cd4:	0020      	movs	r0, r4
    2cd6:	4c10      	ldr	r4, [pc, #64]	; (2d18 <m2m_ip_cb+0x2f0>)
    2cd8:	47a0      	blx	r4
    2cda:	2800      	cmp	r0, #0
    2cdc:	d000      	beq.n	2ce0 <m2m_ip_cb+0x2b8>
    2cde:	e6ff      	b.n	2ae0 <m2m_ip_cb+0xb8>
			sock = strReply.sock;
    2ce0:	ab09      	add	r3, sp, #36	; 0x24
    2ce2:	2000      	movs	r0, #0
    2ce4:	5618      	ldrsb	r0, [r3, r0]
			u16SessionID = strReply.u16SessionID;
    2ce6:	889a      	ldrh	r2, [r3, #4]
			s16Rcvd = NM_BSP_B_L_16(strReply.s16SentBytes);
    2ce8:	8859      	ldrh	r1, [r3, #2]
    2cea:	ab05      	add	r3, sp, #20
    2cec:	8019      	strh	r1, [r3, #0]
			if(u16SessionID == gastrSockets[sock].u16SessionID)
    2cee:	0101      	lsls	r1, r0, #4
    2cf0:	4b0c      	ldr	r3, [pc, #48]	; (2d24 <m2m_ip_cb+0x2fc>)
    2cf2:	185b      	adds	r3, r3, r1
    2cf4:	88db      	ldrh	r3, [r3, #6]
    2cf6:	b29b      	uxth	r3, r3
    2cf8:	429a      	cmp	r2, r3
    2cfa:	d000      	beq.n	2cfe <m2m_ip_cb+0x2d6>
    2cfc:	e6f0      	b.n	2ae0 <m2m_ip_cb+0xb8>
				if(gpfAppSocketCb)
    2cfe:	4b08      	ldr	r3, [pc, #32]	; (2d20 <m2m_ip_cb+0x2f8>)
    2d00:	681b      	ldr	r3, [r3, #0]
    2d02:	2b00      	cmp	r3, #0
    2d04:	d100      	bne.n	2d08 <m2m_ip_cb+0x2e0>
    2d06:	e6eb      	b.n	2ae0 <m2m_ip_cb+0xb8>
					gpfAppSocketCb(sock,u8CallbackMsgID, &s16Rcvd);
    2d08:	4b05      	ldr	r3, [pc, #20]	; (2d20 <m2m_ip_cb+0x2f8>)
    2d0a:	681b      	ldr	r3, [r3, #0]
    2d0c:	aa05      	add	r2, sp, #20
    2d0e:	0029      	movs	r1, r5
    2d10:	4798      	blx	r3
	{
    2d12:	e6e5      	b.n	2ae0 <m2m_ip_cb+0xb8>
			u8CallbackMsgID = SOCKET_MSG_SENDTO;
    2d14:	2508      	movs	r5, #8
    2d16:	e7da      	b.n	2cce <m2m_ip_cb+0x2a6>
    2d18:	00000cb1 	.word	0x00000cb1
    2d1c:	20000c1c 	.word	0x20000c1c
    2d20:	20000c18 	.word	0x20000c18
    2d24:	20000b68 	.word	0x20000b68
    2d28:	200001e6 	.word	0x200001e6
    2d2c:	20000c20 	.word	0x20000c20
    2d30:	00002915 	.word	0x00002915

00002d34 <socketInit>:

Date
		4 June 2012
*********************************************************************/
void socketInit(void)
{
    2d34:	b510      	push	{r4, lr}
	if(gbSocketInit == 0)
    2d36:	4b0a      	ldr	r3, [pc, #40]	; (2d60 <socketInit+0x2c>)
    2d38:	781b      	ldrb	r3, [r3, #0]
    2d3a:	2b00      	cmp	r3, #0
    2d3c:	d000      	beq.n	2d40 <socketInit+0xc>
		m2m_memset((uint8*)gastrSockets, 0, MAX_SOCKET * sizeof(tstrSocket));
		hif_register_cb(M2M_REQ_GROUP_IP,m2m_ip_cb);
		gbSocketInit	= 1;
		gu16SessionID	= 0;
	}
}
    2d3e:	bd10      	pop	{r4, pc}
		m2m_memset((uint8*)gastrSockets, 0, MAX_SOCKET * sizeof(tstrSocket));
    2d40:	22b0      	movs	r2, #176	; 0xb0
    2d42:	2100      	movs	r1, #0
    2d44:	4807      	ldr	r0, [pc, #28]	; (2d64 <socketInit+0x30>)
    2d46:	4b08      	ldr	r3, [pc, #32]	; (2d68 <socketInit+0x34>)
    2d48:	4798      	blx	r3
		hif_register_cb(M2M_REQ_GROUP_IP,m2m_ip_cb);
    2d4a:	4908      	ldr	r1, [pc, #32]	; (2d6c <socketInit+0x38>)
    2d4c:	2002      	movs	r0, #2
    2d4e:	4b08      	ldr	r3, [pc, #32]	; (2d70 <socketInit+0x3c>)
    2d50:	4798      	blx	r3
		gbSocketInit	= 1;
    2d52:	2201      	movs	r2, #1
    2d54:	4b02      	ldr	r3, [pc, #8]	; (2d60 <socketInit+0x2c>)
    2d56:	701a      	strb	r2, [r3, #0]
		gu16SessionID	= 0;
    2d58:	2200      	movs	r2, #0
    2d5a:	4b06      	ldr	r3, [pc, #24]	; (2d74 <socketInit+0x40>)
    2d5c:	801a      	strh	r2, [r3, #0]
}
    2d5e:	e7ee      	b.n	2d3e <socketInit+0xa>
    2d60:	200001e5 	.word	0x200001e5
    2d64:	20000b68 	.word	0x20000b68
    2d68:	00000591 	.word	0x00000591
    2d6c:	00002a29 	.word	0x00002a29
    2d70:	00000d9d 	.word	0x00000d9d
    2d74:	200001e6 	.word	0x200001e6

00002d78 <registerSocketCallback>:
Date
		4 June 2012
*********************************************************************/
void registerSocketCallback(tpfAppSocketCb pfAppSocketCb, tpfAppResolveCb pfAppResolveCb)
{
	gpfAppSocketCb = pfAppSocketCb;
    2d78:	4b02      	ldr	r3, [pc, #8]	; (2d84 <registerSocketCallback+0xc>)
    2d7a:	6018      	str	r0, [r3, #0]
	gpfAppResolveCb = pfAppResolveCb;
    2d7c:	4b02      	ldr	r3, [pc, #8]	; (2d88 <registerSocketCallback+0x10>)
    2d7e:	6019      	str	r1, [r3, #0]
}
    2d80:	4770      	bx	lr
    2d82:	46c0      	nop			; (mov r8, r8)
    2d84:	20000c18 	.word	0x20000c18
    2d88:	20000c20 	.word	0x20000c20

00002d8c <socket>:

Date
		4 June 2012
*********************************************************************/
SOCKET socket(uint16 u16Domain, uint8 u8Type, uint8 u8Flags)
{
    2d8c:	b5f0      	push	{r4, r5, r6, r7, lr}
    2d8e:	46d6      	mov	lr, sl
    2d90:	464f      	mov	r7, r9
    2d92:	b580      	push	{r7, lr}
    2d94:	b089      	sub	sp, #36	; 0x24
    2d96:	9205      	str	r2, [sp, #20]
	volatile tstrSocket		*pstrSock;
	static volatile uint8	u8NextTcpSock	= 0;
	static volatile uint8	u8NextUdpSock	= 0;

	/* The only supported family is the AF_INET for UDP and TCP transport layer protocols. */
	if(u16Domain == AF_INET)
    2d98:	2802      	cmp	r0, #2
    2d9a:	d000      	beq.n	2d9e <socket+0x12>
    2d9c:	e090      	b.n	2ec0 <socket+0x134>
	{
		if(u8Type == SOCK_STREAM)
    2d9e:	2901      	cmp	r1, #1
    2da0:	d009      	beq.n	2db6 <socket+0x2a>
					sock = (SOCKET)u8SockID;
					break;
				}
			}
		}
		else if(u8Type == SOCK_DGRAM)
    2da2:	2902      	cmp	r1, #2
    2da4:	d065      	beq.n	2e72 <socket+0xe6>
	SOCKET					sock = -1;
    2da6:	2501      	movs	r5, #1
    2da8:	426d      	negs	r5, r5
				SOCKET_REQUEST(SOCKET_CMD_SSL_CREATE, (uint8*)&strSSLCreate, sizeof(tstrSSLSocketCreateCmd), 0, 0, 0);
			}
		}
	}
	return sock;
}
    2daa:	0028      	movs	r0, r5
    2dac:	b009      	add	sp, #36	; 0x24
    2dae:	bc0c      	pop	{r2, r3}
    2db0:	4691      	mov	r9, r2
    2db2:	469a      	mov	sl, r3
    2db4:	bdf0      	pop	{r4, r5, r6, r7, pc}
				u8SockID	= u8NextTcpSock;
    2db6:	4f44      	ldr	r7, [pc, #272]	; (2ec8 <socket+0x13c>)
    2db8:	783d      	ldrb	r5, [r7, #0]
    2dba:	b2ed      	uxtb	r5, r5
				pstrSock	= &gastrSockets[u8NextTcpSock];
    2dbc:	783c      	ldrb	r4, [r7, #0]
    2dbe:	b2e4      	uxtb	r4, r4
				u8NextTcpSock = (u8NextTcpSock + 1) % TCP_SOCK_MAX;
    2dc0:	7838      	ldrb	r0, [r7, #0]
    2dc2:	3001      	adds	r0, #1
    2dc4:	3106      	adds	r1, #6
    2dc6:	4b41      	ldr	r3, [pc, #260]	; (2ecc <socket+0x140>)
    2dc8:	4798      	blx	r3
    2dca:	b2c9      	uxtb	r1, r1
    2dcc:	7039      	strb	r1, [r7, #0]
				if(!pstrSock->bIsUsed)
    2dce:	0122      	lsls	r2, r4, #4
    2dd0:	4b3f      	ldr	r3, [pc, #252]	; (2ed0 <socket+0x144>)
    2dd2:	189b      	adds	r3, r3, r2
    2dd4:	7a9b      	ldrb	r3, [r3, #10]
    2dd6:	2706      	movs	r7, #6
    2dd8:	2b00      	cmp	r3, #0
    2dda:	d018      	beq.n	2e0e <socket+0x82>
				u8SockID	= u8NextTcpSock;
    2ddc:	4e3a      	ldr	r6, [pc, #232]	; (2ec8 <socket+0x13c>)
				u8NextTcpSock = (u8NextTcpSock + 1) % TCP_SOCK_MAX;
    2dde:	4b3b      	ldr	r3, [pc, #236]	; (2ecc <socket+0x140>)
    2de0:	469a      	mov	sl, r3
				if(!pstrSock->bIsUsed)
    2de2:	4b3b      	ldr	r3, [pc, #236]	; (2ed0 <socket+0x144>)
    2de4:	4699      	mov	r9, r3
				u8SockID	= u8NextTcpSock;
    2de6:	7835      	ldrb	r5, [r6, #0]
    2de8:	b2ed      	uxtb	r5, r5
				pstrSock	= &gastrSockets[u8NextTcpSock];
    2dea:	7834      	ldrb	r4, [r6, #0]
    2dec:	b2e4      	uxtb	r4, r4
				u8NextTcpSock = (u8NextTcpSock + 1) % TCP_SOCK_MAX;
    2dee:	7830      	ldrb	r0, [r6, #0]
    2df0:	3001      	adds	r0, #1
    2df2:	2107      	movs	r1, #7
    2df4:	47d0      	blx	sl
    2df6:	b2c9      	uxtb	r1, r1
    2df8:	7031      	strb	r1, [r6, #0]
				if(!pstrSock->bIsUsed)
    2dfa:	0123      	lsls	r3, r4, #4
    2dfc:	444b      	add	r3, r9
    2dfe:	7a9b      	ldrb	r3, [r3, #10]
    2e00:	2b00      	cmp	r3, #0
    2e02:	d007      	beq.n	2e14 <socket+0x88>
    2e04:	3f01      	subs	r7, #1
    2e06:	b2ff      	uxtb	r7, r7
			for(u8Count = 0; u8Count < TCP_SOCK_MAX; u8Count ++)
    2e08:	2f00      	cmp	r7, #0
    2e0a:	d1ec      	bne.n	2de6 <socket+0x5a>
    2e0c:	e7cb      	b.n	2da6 <socket+0x1a>
				pstrSock	= &gastrSockets[u8NextTcpSock];
    2e0e:	4b30      	ldr	r3, [pc, #192]	; (2ed0 <socket+0x144>)
    2e10:	18d4      	adds	r4, r2, r3
    2e12:	e002      	b.n	2e1a <socket+0x8e>
    2e14:	0124      	lsls	r4, r4, #4
    2e16:	4b2e      	ldr	r3, [pc, #184]	; (2ed0 <socket+0x144>)
    2e18:	18e4      	adds	r4, r4, r3
					sock = (SOCKET)u8SockID;
    2e1a:	b26d      	sxtb	r5, r5
		if(sock >= 0)
    2e1c:	2d00      	cmp	r5, #0
    2e1e:	dbc4      	blt.n	2daa <socket+0x1e>
			m2m_memset((uint8*)pstrSock, 0, sizeof(tstrSocket));
    2e20:	2210      	movs	r2, #16
    2e22:	2100      	movs	r1, #0
    2e24:	0020      	movs	r0, r4
    2e26:	4b2b      	ldr	r3, [pc, #172]	; (2ed4 <socket+0x148>)
    2e28:	4798      	blx	r3
			pstrSock->bIsUsed = 1;
    2e2a:	2301      	movs	r3, #1
    2e2c:	72a3      	strb	r3, [r4, #10]
			++gu16SessionID;
    2e2e:	4a2a      	ldr	r2, [pc, #168]	; (2ed8 <socket+0x14c>)
    2e30:	8813      	ldrh	r3, [r2, #0]
    2e32:	3301      	adds	r3, #1
    2e34:	b29b      	uxth	r3, r3
    2e36:	8013      	strh	r3, [r2, #0]
			if(gu16SessionID == 0)
    2e38:	8813      	ldrh	r3, [r2, #0]
    2e3a:	b29b      	uxth	r3, r3
    2e3c:	2b00      	cmp	r3, #0
    2e3e:	d103      	bne.n	2e48 <socket+0xbc>
				++gu16SessionID;
    2e40:	8813      	ldrh	r3, [r2, #0]
    2e42:	3301      	adds	r3, #1
    2e44:	b29b      	uxth	r3, r3
    2e46:	8013      	strh	r3, [r2, #0]
			pstrSock->u16SessionID = gu16SessionID;
    2e48:	4b23      	ldr	r3, [pc, #140]	; (2ed8 <socket+0x14c>)
    2e4a:	881b      	ldrh	r3, [r3, #0]
    2e4c:	b29b      	uxth	r3, r3
    2e4e:	80e3      	strh	r3, [r4, #6]
			if(u8Flags & SOCKET_FLAGS_SSL)
    2e50:	9b05      	ldr	r3, [sp, #20]
    2e52:	07db      	lsls	r3, r3, #31
    2e54:	d5a9      	bpl.n	2daa <socket+0x1e>
				strSSLCreate.sslSock = sock;
    2e56:	aa07      	add	r2, sp, #28
    2e58:	7015      	strb	r5, [r2, #0]
				pstrSock->u8SSLFlags = SSL_FLAGS_ACTIVE | SSL_FLAGS_NO_TX_COPY;
    2e5a:	2321      	movs	r3, #33	; 0x21
    2e5c:	72e3      	strb	r3, [r4, #11]
				SOCKET_REQUEST(SOCKET_CMD_SSL_CREATE, (uint8*)&strSSLCreate, sizeof(tstrSSLSocketCreateCmd), 0, 0, 0);
    2e5e:	2300      	movs	r3, #0
    2e60:	9302      	str	r3, [sp, #8]
    2e62:	9301      	str	r3, [sp, #4]
    2e64:	9300      	str	r3, [sp, #0]
    2e66:	3304      	adds	r3, #4
    2e68:	2150      	movs	r1, #80	; 0x50
    2e6a:	2002      	movs	r0, #2
    2e6c:	4c1b      	ldr	r4, [pc, #108]	; (2edc <socket+0x150>)
    2e6e:	47a0      	blx	r4
    2e70:	e79b      	b.n	2daa <socket+0x1e>
				u8SockID		= u8NextUdpSock;
    2e72:	4b1b      	ldr	r3, [pc, #108]	; (2ee0 <socket+0x154>)
    2e74:	781d      	ldrb	r5, [r3, #0]
    2e76:	b2ed      	uxtb	r5, r5
				pstrSock		= &pastrUDPSockets[u8NextUdpSock];
    2e78:	781c      	ldrb	r4, [r3, #0]
    2e7a:	0124      	lsls	r4, r4, #4
    2e7c:	4a19      	ldr	r2, [pc, #100]	; (2ee4 <socket+0x158>)
    2e7e:	18a4      	adds	r4, r4, r2
				u8NextUdpSock	= (u8NextUdpSock + 1) % UDP_SOCK_MAX;
    2e80:	7819      	ldrb	r1, [r3, #0]
    2e82:	3101      	adds	r1, #1
    2e84:	2203      	movs	r2, #3
    2e86:	400a      	ands	r2, r1
    2e88:	701a      	strb	r2, [r3, #0]
				if(!pstrSock->bIsUsed)
    2e8a:	7aa3      	ldrb	r3, [r4, #10]
    2e8c:	2b00      	cmp	r3, #0
    2e8e:	d014      	beq.n	2eba <socket+0x12e>
    2e90:	2203      	movs	r2, #3
				u8SockID		= u8NextUdpSock;
    2e92:	4913      	ldr	r1, [pc, #76]	; (2ee0 <socket+0x154>)
				pstrSock		= &pastrUDPSockets[u8NextUdpSock];
    2e94:	4f13      	ldr	r7, [pc, #76]	; (2ee4 <socket+0x158>)
				u8NextUdpSock	= (u8NextUdpSock + 1) % UDP_SOCK_MAX;
    2e96:	2003      	movs	r0, #3
				u8SockID		= u8NextUdpSock;
    2e98:	780d      	ldrb	r5, [r1, #0]
    2e9a:	b2ed      	uxtb	r5, r5
				pstrSock		= &pastrUDPSockets[u8NextUdpSock];
    2e9c:	780c      	ldrb	r4, [r1, #0]
    2e9e:	0124      	lsls	r4, r4, #4
    2ea0:	19e4      	adds	r4, r4, r7
				u8NextUdpSock	= (u8NextUdpSock + 1) % UDP_SOCK_MAX;
    2ea2:	780b      	ldrb	r3, [r1, #0]
    2ea4:	3301      	adds	r3, #1
    2ea6:	4003      	ands	r3, r0
    2ea8:	700b      	strb	r3, [r1, #0]
				if(!pstrSock->bIsUsed)
    2eaa:	7aa3      	ldrb	r3, [r4, #10]
    2eac:	2b00      	cmp	r3, #0
    2eae:	d004      	beq.n	2eba <socket+0x12e>
    2eb0:	3a01      	subs	r2, #1
    2eb2:	b2d2      	uxtb	r2, r2
			for(u8Count = 0; u8Count < UDP_SOCK_MAX; u8Count ++)
    2eb4:	2a00      	cmp	r2, #0
    2eb6:	d1ef      	bne.n	2e98 <socket+0x10c>
    2eb8:	e775      	b.n	2da6 <socket+0x1a>
					sock = (SOCKET)(u8SockID + TCP_SOCK_MAX);
    2eba:	3507      	adds	r5, #7
    2ebc:	b26d      	sxtb	r5, r5
					break;
    2ebe:	e7ad      	b.n	2e1c <socket+0x90>
	SOCKET					sock = -1;
    2ec0:	2501      	movs	r5, #1
    2ec2:	426d      	negs	r5, r5
    2ec4:	e771      	b.n	2daa <socket+0x1e>
    2ec6:	46c0      	nop			; (mov r8, r8)
    2ec8:	200001e8 	.word	0x200001e8
    2ecc:	0000d059 	.word	0x0000d059
    2ed0:	20000b68 	.word	0x20000b68
    2ed4:	00000591 	.word	0x00000591
    2ed8:	200001e6 	.word	0x200001e6
    2edc:	000006a5 	.word	0x000006a5
    2ee0:	200001e9 	.word	0x200001e9
    2ee4:	20000bd8 	.word	0x20000bd8

00002ee8 <bind>:

Date
		5 June 2012
*********************************************************************/
sint8 bind(SOCKET sock, struct sockaddr *pstrAddr, uint8 u8AddrLen)
{
    2ee8:	b570      	push	{r4, r5, r6, lr}
    2eea:	b088      	sub	sp, #32
    2eec:	0004      	movs	r4, r0
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	if((pstrAddr != NULL) && (sock >= 0) && (gastrSockets[sock].bIsUsed == 1) && (u8AddrLen != 0))
    2eee:	2900      	cmp	r1, #0
    2ef0:	d02b      	beq.n	2f4a <bind+0x62>
    2ef2:	2800      	cmp	r0, #0
    2ef4:	db2c      	blt.n	2f50 <bind+0x68>
    2ef6:	0100      	lsls	r0, r0, #4
    2ef8:	4b1a      	ldr	r3, [pc, #104]	; (2f64 <bind+0x7c>)
    2efa:	181b      	adds	r3, r3, r0
    2efc:	7a9b      	ldrb	r3, [r3, #10]
    2efe:	2b01      	cmp	r3, #1
    2f00:	d129      	bne.n	2f56 <bind+0x6e>
    2f02:	2a00      	cmp	r2, #0
    2f04:	d02a      	beq.n	2f5c <bind+0x74>
	{
		tstrBindCmd			strBind;
		uint8				u8CMD = SOCKET_CMD_BIND;
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    2f06:	4b17      	ldr	r3, [pc, #92]	; (2f64 <bind+0x7c>)
    2f08:	181b      	adds	r3, r3, r0
    2f0a:	7adb      	ldrb	r3, [r3, #11]
		uint8				u8CMD = SOCKET_CMD_BIND;
    2f0c:	2641      	movs	r6, #65	; 0x41
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    2f0e:	07db      	lsls	r3, r3, #31
    2f10:	d500      	bpl.n	2f14 <bind+0x2c>
		{
			u8CMD = SOCKET_CMD_SSL_BIND;
    2f12:	3613      	adds	r6, #19
		}

		/* Build the bind request. */
		strBind.sock = sock;
    2f14:	ad05      	add	r5, sp, #20
    2f16:	722c      	strb	r4, [r5, #8]
		m2m_memcpy((uint8 *)&strBind.strAddr, (uint8 *)pstrAddr, sizeof(tstrSockAddr));
    2f18:	2208      	movs	r2, #8
    2f1a:	0028      	movs	r0, r5
    2f1c:	4b12      	ldr	r3, [pc, #72]	; (2f68 <bind+0x80>)
    2f1e:	4798      	blx	r3
		strBind.u16SessionID		= gastrSockets[sock].u16SessionID;
    2f20:	0124      	lsls	r4, r4, #4
    2f22:	4b10      	ldr	r3, [pc, #64]	; (2f64 <bind+0x7c>)
    2f24:	191c      	adds	r4, r3, r4
    2f26:	88e3      	ldrh	r3, [r4, #6]
    2f28:	816b      	strh	r3, [r5, #10]
		
		/* Send the request. */
		s8Ret = SOCKET_REQUEST(u8CMD, (uint8*)&strBind,sizeof(tstrBindCmd) , NULL , 0, 0);
    2f2a:	2300      	movs	r3, #0
    2f2c:	9302      	str	r3, [sp, #8]
    2f2e:	9301      	str	r3, [sp, #4]
    2f30:	9300      	str	r3, [sp, #0]
    2f32:	330c      	adds	r3, #12
    2f34:	002a      	movs	r2, r5
    2f36:	0031      	movs	r1, r6
    2f38:	2002      	movs	r0, #2
    2f3a:	4c0c      	ldr	r4, [pc, #48]	; (2f6c <bind+0x84>)
    2f3c:	47a0      	blx	r4
		if(s8Ret != SOCK_ERR_NO_ERROR)
    2f3e:	2800      	cmp	r0, #0
    2f40:	d001      	beq.n	2f46 <bind+0x5e>
		{
			s8Ret = SOCK_ERR_INVALID;
    2f42:	2009      	movs	r0, #9
    2f44:	4240      	negs	r0, r0
		}
	}
	return s8Ret;
}
    2f46:	b008      	add	sp, #32
    2f48:	bd70      	pop	{r4, r5, r6, pc}
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    2f4a:	2006      	movs	r0, #6
    2f4c:	4240      	negs	r0, r0
    2f4e:	e7fa      	b.n	2f46 <bind+0x5e>
    2f50:	2006      	movs	r0, #6
    2f52:	4240      	negs	r0, r0
    2f54:	e7f7      	b.n	2f46 <bind+0x5e>
    2f56:	2006      	movs	r0, #6
    2f58:	4240      	negs	r0, r0
    2f5a:	e7f4      	b.n	2f46 <bind+0x5e>
    2f5c:	2006      	movs	r0, #6
    2f5e:	4240      	negs	r0, r0
    2f60:	e7f1      	b.n	2f46 <bind+0x5e>
    2f62:	46c0      	nop			; (mov r8, r8)
    2f64:	20000b68 	.word	0x20000b68
    2f68:	0000057d 	.word	0x0000057d
    2f6c:	000006a5 	.word	0x000006a5

00002f70 <listen>:

Date
		5 June 2012
*********************************************************************/
sint8 listen(SOCKET sock, uint8 backlog)
{
    2f70:	b510      	push	{r4, lr}
    2f72:	b086      	sub	sp, #24
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	
	if(sock >= 0 && (gastrSockets[sock].bIsUsed == 1))
    2f74:	2800      	cmp	r0, #0
    2f76:	db1c      	blt.n	2fb2 <listen+0x42>
    2f78:	0102      	lsls	r2, r0, #4
    2f7a:	4b11      	ldr	r3, [pc, #68]	; (2fc0 <listen+0x50>)
    2f7c:	189b      	adds	r3, r3, r2
    2f7e:	7a9b      	ldrb	r3, [r3, #10]
    2f80:	2b01      	cmp	r3, #1
    2f82:	d119      	bne.n	2fb8 <listen+0x48>
	{
		tstrListenCmd		strListen;

		strListen.sock = sock;
    2f84:	aa05      	add	r2, sp, #20
    2f86:	7010      	strb	r0, [r2, #0]
		strListen.u8BackLog = backlog;
    2f88:	7051      	strb	r1, [r2, #1]
		strListen.u16SessionID		= gastrSockets[sock].u16SessionID;
    2f8a:	0100      	lsls	r0, r0, #4
    2f8c:	4b0c      	ldr	r3, [pc, #48]	; (2fc0 <listen+0x50>)
    2f8e:	1818      	adds	r0, r3, r0
    2f90:	88c3      	ldrh	r3, [r0, #6]
    2f92:	8053      	strh	r3, [r2, #2]

		s8Ret = SOCKET_REQUEST(SOCKET_CMD_LISTEN, (uint8*)&strListen, sizeof(tstrListenCmd), NULL, 0, 0);
    2f94:	2300      	movs	r3, #0
    2f96:	9302      	str	r3, [sp, #8]
    2f98:	9301      	str	r3, [sp, #4]
    2f9a:	9300      	str	r3, [sp, #0]
    2f9c:	3304      	adds	r3, #4
    2f9e:	2142      	movs	r1, #66	; 0x42
    2fa0:	2002      	movs	r0, #2
    2fa2:	4c08      	ldr	r4, [pc, #32]	; (2fc4 <listen+0x54>)
    2fa4:	47a0      	blx	r4
		if(s8Ret != SOCK_ERR_NO_ERROR)
    2fa6:	2800      	cmp	r0, #0
    2fa8:	d001      	beq.n	2fae <listen+0x3e>
		{
			s8Ret = SOCK_ERR_INVALID;
    2faa:	2009      	movs	r0, #9
    2fac:	4240      	negs	r0, r0
		}
	}
	return s8Ret;
}
    2fae:	b006      	add	sp, #24
    2fb0:	bd10      	pop	{r4, pc}
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    2fb2:	2006      	movs	r0, #6
    2fb4:	4240      	negs	r0, r0
    2fb6:	e7fa      	b.n	2fae <listen+0x3e>
    2fb8:	2006      	movs	r0, #6
    2fba:	4240      	negs	r0, r0
    2fbc:	e7f7      	b.n	2fae <listen+0x3e>
    2fbe:	46c0      	nop			; (mov r8, r8)
    2fc0:	20000b68 	.word	0x20000b68
    2fc4:	000006a5 	.word	0x000006a5

00002fc8 <accept>:
*********************************************************************/
sint8 accept(SOCKET sock, struct sockaddr *addr, uint8 *addrlen)
{
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	
	if(sock >= 0 && (gastrSockets[sock].bIsUsed == 1) )
    2fc8:	2800      	cmp	r0, #0
    2fca:	db07      	blt.n	2fdc <accept+0x14>
    2fcc:	0100      	lsls	r0, r0, #4
    2fce:	4b06      	ldr	r3, [pc, #24]	; (2fe8 <accept+0x20>)
    2fd0:	1818      	adds	r0, r3, r0
    2fd2:	7a83      	ldrb	r3, [r0, #10]
    2fd4:	2b01      	cmp	r3, #1
    2fd6:	d104      	bne.n	2fe2 <accept+0x1a>
	{
		s8Ret = SOCK_ERR_NO_ERROR;
    2fd8:	2000      	movs	r0, #0
	}
	return s8Ret;
}
    2fda:	4770      	bx	lr
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    2fdc:	2006      	movs	r0, #6
    2fde:	4240      	negs	r0, r0
    2fe0:	e7fb      	b.n	2fda <accept+0x12>
    2fe2:	2006      	movs	r0, #6
    2fe4:	4240      	negs	r0, r0
    2fe6:	e7f8      	b.n	2fda <accept+0x12>
    2fe8:	20000b68 	.word	0x20000b68

00002fec <connect>:

Date
		5 June 2012
*********************************************************************/
sint8 connect(SOCKET sock, struct sockaddr *pstrAddr, uint8 u8AddrLen)
{
    2fec:	b570      	push	{r4, r5, r6, lr}
    2fee:	b088      	sub	sp, #32
    2ff0:	1e04      	subs	r4, r0, #0
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	if((sock >= 0) && (pstrAddr != NULL) && (gastrSockets[sock].bIsUsed == 1) && (u8AddrLen != 0))
    2ff2:	db30      	blt.n	3056 <connect+0x6a>
    2ff4:	2900      	cmp	r1, #0
    2ff6:	d031      	beq.n	305c <connect+0x70>
    2ff8:	0100      	lsls	r0, r0, #4
    2ffa:	4b1d      	ldr	r3, [pc, #116]	; (3070 <connect+0x84>)
    2ffc:	181b      	adds	r3, r3, r0
    2ffe:	7a9b      	ldrb	r3, [r3, #10]
    3000:	2b01      	cmp	r3, #1
    3002:	d12e      	bne.n	3062 <connect+0x76>
    3004:	2a00      	cmp	r2, #0
    3006:	d02f      	beq.n	3068 <connect+0x7c>
	{
		tstrConnectCmd	strConnect;
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
		if((gastrSockets[sock].u8SSLFlags) & SSL_FLAGS_ACTIVE)
    3008:	4b19      	ldr	r3, [pc, #100]	; (3070 <connect+0x84>)
    300a:	181b      	adds	r3, r3, r0
    300c:	7adb      	ldrb	r3, [r3, #11]
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
    300e:	2644      	movs	r6, #68	; 0x44
		if((gastrSockets[sock].u8SSLFlags) & SSL_FLAGS_ACTIVE)
    3010:	07db      	lsls	r3, r3, #31
    3012:	d505      	bpl.n	3020 <connect+0x34>
		{
			u8Cmd = SOCKET_CMD_SSL_CONNECT;
			strConnect.u8SslFlags = gastrSockets[sock].u8SSLFlags;
    3014:	4b16      	ldr	r3, [pc, #88]	; (3070 <connect+0x84>)
    3016:	181b      	adds	r3, r3, r0
    3018:	7ada      	ldrb	r2, [r3, #11]
    301a:	ab05      	add	r3, sp, #20
    301c:	725a      	strb	r2, [r3, #9]
			u8Cmd = SOCKET_CMD_SSL_CONNECT;
    301e:	3607      	adds	r6, #7
		}
		strConnect.sock = sock;
    3020:	ad05      	add	r5, sp, #20
    3022:	722c      	strb	r4, [r5, #8]
		m2m_memcpy((uint8 *)&strConnect.strAddr, (uint8 *)pstrAddr, sizeof(tstrSockAddr));
    3024:	2208      	movs	r2, #8
    3026:	0028      	movs	r0, r5
    3028:	4b12      	ldr	r3, [pc, #72]	; (3074 <connect+0x88>)
    302a:	4798      	blx	r3

		strConnect.u16SessionID		= gastrSockets[sock].u16SessionID;
    302c:	0124      	lsls	r4, r4, #4
    302e:	4b10      	ldr	r3, [pc, #64]	; (3070 <connect+0x84>)
    3030:	191c      	adds	r4, r3, r4
    3032:	88e3      	ldrh	r3, [r4, #6]
    3034:	816b      	strh	r3, [r5, #10]
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strConnect,sizeof(tstrConnectCmd), NULL, 0, 0);
    3036:	2300      	movs	r3, #0
    3038:	9302      	str	r3, [sp, #8]
    303a:	9301      	str	r3, [sp, #4]
    303c:	9300      	str	r3, [sp, #0]
    303e:	330c      	adds	r3, #12
    3040:	002a      	movs	r2, r5
    3042:	0031      	movs	r1, r6
    3044:	2002      	movs	r0, #2
    3046:	4c0c      	ldr	r4, [pc, #48]	; (3078 <connect+0x8c>)
    3048:	47a0      	blx	r4
		if(s8Ret != SOCK_ERR_NO_ERROR)
    304a:	2800      	cmp	r0, #0
    304c:	d001      	beq.n	3052 <connect+0x66>
		{
			s8Ret = SOCK_ERR_INVALID;
    304e:	2009      	movs	r0, #9
    3050:	4240      	negs	r0, r0
		}
	}
	return s8Ret;
}
    3052:	b008      	add	sp, #32
    3054:	bd70      	pop	{r4, r5, r6, pc}
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    3056:	2006      	movs	r0, #6
    3058:	4240      	negs	r0, r0
    305a:	e7fa      	b.n	3052 <connect+0x66>
    305c:	2006      	movs	r0, #6
    305e:	4240      	negs	r0, r0
    3060:	e7f7      	b.n	3052 <connect+0x66>
    3062:	2006      	movs	r0, #6
    3064:	4240      	negs	r0, r0
    3066:	e7f4      	b.n	3052 <connect+0x66>
    3068:	2006      	movs	r0, #6
    306a:	4240      	negs	r0, r0
    306c:	e7f1      	b.n	3052 <connect+0x66>
    306e:	46c0      	nop			; (mov r8, r8)
    3070:	20000b68 	.word	0x20000b68
    3074:	0000057d 	.word	0x0000057d
    3078:	000006a5 	.word	0x000006a5

0000307c <send>:

Date
		5 June 2012
*********************************************************************/
sint16 send(SOCKET sock, void *pvSendBuffer, uint16 u16SendLength, uint16 flags)
{
    307c:	b530      	push	{r4, r5, lr}
    307e:	b089      	sub	sp, #36	; 0x24
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
	
	if((sock >= 0) && (pvSendBuffer != NULL) && (u16SendLength <= SOCKET_BUFFER_MAX_LENGTH) && (gastrSockets[sock].bIsUsed == 1))
    3080:	2800      	cmp	r0, #0
    3082:	db36      	blt.n	30f2 <send+0x76>
    3084:	2900      	cmp	r1, #0
    3086:	d037      	beq.n	30f8 <send+0x7c>
    3088:	23af      	movs	r3, #175	; 0xaf
    308a:	00db      	lsls	r3, r3, #3
    308c:	429a      	cmp	r2, r3
    308e:	d836      	bhi.n	30fe <send+0x82>
    3090:	0104      	lsls	r4, r0, #4
    3092:	4b1e      	ldr	r3, [pc, #120]	; (310c <send+0x90>)
    3094:	191b      	adds	r3, r3, r4
    3096:	7a9b      	ldrb	r3, [r3, #10]
    3098:	2b01      	cmp	r3, #1
    309a:	d133      	bne.n	3104 <send+0x88>
		uint8			u8Cmd;

		u8Cmd			= SOCKET_CMD_SEND;
		u16DataOffset	= TCP_TX_PACKET_OFFSET;

		strSend.sock			= sock;
    309c:	ab04      	add	r3, sp, #16
    309e:	7018      	strb	r0, [r3, #0]
		strSend.u16DataSize		= NM_BSP_B_L_16(u16SendLength);
    30a0:	805a      	strh	r2, [r3, #2]
		strSend.u16SessionID	= gastrSockets[sock].u16SessionID;
    30a2:	0025      	movs	r5, r4
    30a4:	4c19      	ldr	r4, [pc, #100]	; (310c <send+0x90>)
    30a6:	1964      	adds	r4, r4, r5
    30a8:	88e4      	ldrh	r4, [r4, #6]
    30aa:	819c      	strh	r4, [r3, #12]
		u16DataOffset	= TCP_TX_PACKET_OFFSET;
    30ac:	2550      	movs	r5, #80	; 0x50

		if(sock >= TCP_SOCK_MAX)
    30ae:	2806      	cmp	r0, #6
    30b0:	dd00      	ble.n	30b4 <send+0x38>
		{
			u16DataOffset = UDP_TX_PACKET_OFFSET;
    30b2:	3d0c      	subs	r5, #12
		}
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    30b4:	0104      	lsls	r4, r0, #4
    30b6:	4b15      	ldr	r3, [pc, #84]	; (310c <send+0x90>)
    30b8:	191b      	adds	r3, r3, r4
    30ba:	7adc      	ldrb	r4, [r3, #11]
		u8Cmd			= SOCKET_CMD_SEND;
    30bc:	2345      	movs	r3, #69	; 0x45
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    30be:	07e4      	lsls	r4, r4, #31
    30c0:	d505      	bpl.n	30ce <send+0x52>
		{
			u8Cmd			= SOCKET_CMD_SSL_SEND;
			u16DataOffset	= gastrSockets[sock].u16DataOffset;
    30c2:	0100      	lsls	r0, r0, #4
    30c4:	4b11      	ldr	r3, [pc, #68]	; (310c <send+0x90>)
    30c6:	1818      	adds	r0, r3, r0
    30c8:	8905      	ldrh	r5, [r0, #8]
    30ca:	b2ad      	uxth	r5, r5
			u8Cmd			= SOCKET_CMD_SSL_SEND;
    30cc:	234c      	movs	r3, #76	; 0x4c
		}

		s16Ret =  SOCKET_REQUEST(u8Cmd|M2M_REQ_DATA_PKT, (uint8*)&strSend, sizeof(tstrSendCmd), pvSendBuffer, u16SendLength, u16DataOffset);
    30ce:	2080      	movs	r0, #128	; 0x80
    30d0:	4318      	orrs	r0, r3
    30d2:	9502      	str	r5, [sp, #8]
    30d4:	9201      	str	r2, [sp, #4]
    30d6:	9100      	str	r1, [sp, #0]
    30d8:	2310      	movs	r3, #16
    30da:	aa04      	add	r2, sp, #16
    30dc:	0001      	movs	r1, r0
    30de:	2002      	movs	r0, #2
    30e0:	4c0b      	ldr	r4, [pc, #44]	; (3110 <send+0x94>)
    30e2:	47a0      	blx	r4
    30e4:	2300      	movs	r3, #0
		if(s16Ret != SOCK_ERR_NO_ERROR)
    30e6:	2800      	cmp	r0, #0
    30e8:	d000      	beq.n	30ec <send+0x70>
		{
			s16Ret = SOCK_ERR_BUFFER_FULL;
    30ea:	3b0e      	subs	r3, #14
		}
	}
	return s16Ret;
}
    30ec:	0018      	movs	r0, r3
    30ee:	b009      	add	sp, #36	; 0x24
    30f0:	bd30      	pop	{r4, r5, pc}
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
    30f2:	2306      	movs	r3, #6
    30f4:	425b      	negs	r3, r3
    30f6:	e7f9      	b.n	30ec <send+0x70>
    30f8:	2306      	movs	r3, #6
    30fa:	425b      	negs	r3, r3
    30fc:	e7f6      	b.n	30ec <send+0x70>
    30fe:	2306      	movs	r3, #6
    3100:	425b      	negs	r3, r3
    3102:	e7f3      	b.n	30ec <send+0x70>
    3104:	2306      	movs	r3, #6
    3106:	425b      	negs	r3, r3
    3108:	e7f0      	b.n	30ec <send+0x70>
    310a:	46c0      	nop			; (mov r8, r8)
    310c:	20000b68 	.word	0x20000b68
    3110:	000006a5 	.word	0x000006a5

00003114 <recv>:

Date
		5 June 2012
*********************************************************************/
sint16 recv(SOCKET sock, void *pvRecvBuf, uint16 u16BufLen, uint32 u32Timeoutmsec)
{
    3114:	b530      	push	{r4, r5, lr}
    3116:	b087      	sub	sp, #28
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
	
	if((sock >= 0) && (pvRecvBuf != NULL) && (u16BufLen != 0) && (gastrSockets[sock].bIsUsed == 1))
    3118:	2800      	cmp	r0, #0
    311a:	db34      	blt.n	3186 <recv+0x72>
    311c:	2900      	cmp	r1, #0
    311e:	d035      	beq.n	318c <recv+0x78>
    3120:	2a00      	cmp	r2, #0
    3122:	d036      	beq.n	3192 <recv+0x7e>
    3124:	0105      	lsls	r5, r0, #4
    3126:	4c1e      	ldr	r4, [pc, #120]	; (31a0 <recv+0x8c>)
    3128:	1964      	adds	r4, r4, r5
    312a:	7aa4      	ldrb	r4, [r4, #10]
    312c:	2c01      	cmp	r4, #1
    312e:	d133      	bne.n	3198 <recv+0x84>
	{
		s16Ret = SOCK_ERR_NO_ERROR;
		gastrSockets[sock].pu8UserBuffer 		= (uint8*)pvRecvBuf;
    3130:	4c1b      	ldr	r4, [pc, #108]	; (31a0 <recv+0x8c>)
    3132:	5129      	str	r1, [r5, r4]
		gastrSockets[sock].u16UserBufferSize 	= u16BufLen;
    3134:	1964      	adds	r4, r4, r5
    3136:	80a2      	strh	r2, [r4, #4]

		if(!gastrSockets[sock].bIsRecvPending)
    3138:	7b21      	ldrb	r1, [r4, #12]
		s16Ret = SOCK_ERR_NO_ERROR;
    313a:	2200      	movs	r2, #0
		if(!gastrSockets[sock].bIsRecvPending)
    313c:	2900      	cmp	r1, #0
    313e:	d11d      	bne.n	317c <recv+0x68>
		{
			tstrRecvCmd	strRecv;
			uint8		u8Cmd = SOCKET_CMD_RECV;

			gastrSockets[sock].bIsRecvPending = 1;
    3140:	2101      	movs	r1, #1
    3142:	7321      	strb	r1, [r4, #12]
			if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    3144:	7ae2      	ldrb	r2, [r4, #11]
			uint8		u8Cmd = SOCKET_CMD_RECV;
    3146:	3145      	adds	r1, #69	; 0x45
			if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    3148:	07d2      	lsls	r2, r2, #31
    314a:	d500      	bpl.n	314e <recv+0x3a>
			{
				u8Cmd = SOCKET_CMD_SSL_RECV;
    314c:	3107      	adds	r1, #7
			}

			/* Check the timeout value. */
			if(u32Timeoutmsec == 0)
    314e:	2b00      	cmp	r3, #0
    3150:	d117      	bne.n	3182 <recv+0x6e>
				strRecv.u32Timeoutmsec = 0xFFFFFFFF;
    3152:	3b01      	subs	r3, #1
    3154:	9304      	str	r3, [sp, #16]
			else
				strRecv.u32Timeoutmsec = NM_BSP_B_L_32(u32Timeoutmsec);
			strRecv.sock = sock;
    3156:	aa04      	add	r2, sp, #16
    3158:	7110      	strb	r0, [r2, #4]
			strRecv.u16SessionID		= gastrSockets[sock].u16SessionID;
    315a:	0100      	lsls	r0, r0, #4
    315c:	4b10      	ldr	r3, [pc, #64]	; (31a0 <recv+0x8c>)
    315e:	1818      	adds	r0, r3, r0
    3160:	88c3      	ldrh	r3, [r0, #6]
    3162:	80d3      	strh	r3, [r2, #6]
		
			s16Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strRecv, sizeof(tstrRecvCmd), NULL , 0, 0);
    3164:	2300      	movs	r3, #0
    3166:	9302      	str	r3, [sp, #8]
    3168:	9301      	str	r3, [sp, #4]
    316a:	9300      	str	r3, [sp, #0]
    316c:	3308      	adds	r3, #8
    316e:	2002      	movs	r0, #2
    3170:	4c0c      	ldr	r4, [pc, #48]	; (31a4 <recv+0x90>)
    3172:	47a0      	blx	r4
    3174:	2200      	movs	r2, #0
			if(s16Ret != SOCK_ERR_NO_ERROR)
    3176:	2800      	cmp	r0, #0
    3178:	d000      	beq.n	317c <recv+0x68>
			{
				s16Ret = SOCK_ERR_BUFFER_FULL;
    317a:	3a0e      	subs	r2, #14
			}
		}
	}
	return s16Ret;
}
    317c:	0010      	movs	r0, r2
    317e:	b007      	add	sp, #28
    3180:	bd30      	pop	{r4, r5, pc}
				strRecv.u32Timeoutmsec = NM_BSP_B_L_32(u32Timeoutmsec);
    3182:	9304      	str	r3, [sp, #16]
    3184:	e7e7      	b.n	3156 <recv+0x42>
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
    3186:	2206      	movs	r2, #6
    3188:	4252      	negs	r2, r2
    318a:	e7f7      	b.n	317c <recv+0x68>
    318c:	2206      	movs	r2, #6
    318e:	4252      	negs	r2, r2
    3190:	e7f4      	b.n	317c <recv+0x68>
    3192:	2206      	movs	r2, #6
    3194:	4252      	negs	r2, r2
    3196:	e7f1      	b.n	317c <recv+0x68>
    3198:	2206      	movs	r2, #6
    319a:	4252      	negs	r2, r2
    319c:	e7ee      	b.n	317c <recv+0x68>
    319e:	46c0      	nop			; (mov r8, r8)
    31a0:	20000b68 	.word	0x20000b68
    31a4:	000006a5 	.word	0x000006a5

000031a8 <close>:

Date
		4 June 2012
*********************************************************************/
sint8 close(SOCKET sock)
{
    31a8:	b530      	push	{r4, r5, lr}
    31aa:	b087      	sub	sp, #28
    31ac:	1e04      	subs	r4, r0, #0
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    //M2M_INFO("Sock to delete <%d>\n", sock);
	if(sock >= 0 && (gastrSockets[sock].bIsUsed == 1))
    31ae:	db2a      	blt.n	3206 <close+0x5e>
    31b0:	0102      	lsls	r2, r0, #4
    31b2:	4b18      	ldr	r3, [pc, #96]	; (3214 <close+0x6c>)
    31b4:	189b      	adds	r3, r3, r2
    31b6:	7a9b      	ldrb	r3, [r3, #10]
    31b8:	2b01      	cmp	r3, #1
    31ba:	d127      	bne.n	320c <close+0x64>
	{
		uint8	u8Cmd = SOCKET_CMD_CLOSE;
		tstrCloseCmd strclose;
		strclose.sock = sock; 
    31bc:	a905      	add	r1, sp, #20
    31be:	7008      	strb	r0, [r1, #0]
		strclose.u16SessionID		= gastrSockets[sock].u16SessionID;
    31c0:	4b14      	ldr	r3, [pc, #80]	; (3214 <close+0x6c>)
    31c2:	189b      	adds	r3, r3, r2
    31c4:	88da      	ldrh	r2, [r3, #6]
    31c6:	804a      	strh	r2, [r1, #2]
		
		gastrSockets[sock].bIsUsed = 0;
    31c8:	2200      	movs	r2, #0
    31ca:	729a      	strb	r2, [r3, #10]
		gastrSockets[sock].u16SessionID =0;
    31cc:	80da      	strh	r2, [r3, #6]
		
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    31ce:	7adb      	ldrb	r3, [r3, #11]
		uint8	u8Cmd = SOCKET_CMD_CLOSE;
    31d0:	2149      	movs	r1, #73	; 0x49
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    31d2:	07db      	lsls	r3, r3, #31
    31d4:	d500      	bpl.n	31d8 <close+0x30>
		{
			u8Cmd = SOCKET_CMD_SSL_CLOSE;
    31d6:	3105      	adds	r1, #5
		}
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strclose, sizeof(tstrCloseCmd), NULL,0, 0);
    31d8:	2300      	movs	r3, #0
    31da:	9302      	str	r3, [sp, #8]
    31dc:	9301      	str	r3, [sp, #4]
    31de:	9300      	str	r3, [sp, #0]
    31e0:	3304      	adds	r3, #4
    31e2:	aa05      	add	r2, sp, #20
    31e4:	2002      	movs	r0, #2
    31e6:	4d0c      	ldr	r5, [pc, #48]	; (3218 <close+0x70>)
    31e8:	47a8      	blx	r5
    31ea:	1e05      	subs	r5, r0, #0
		if(s8Ret != SOCK_ERR_NO_ERROR)
    31ec:	d001      	beq.n	31f2 <close+0x4a>
		{
			s8Ret = SOCK_ERR_INVALID;
    31ee:	2509      	movs	r5, #9
    31f0:	426d      	negs	r5, r5
		}
		m2m_memset((uint8*)&gastrSockets[sock], 0, sizeof(tstrSocket));
    31f2:	0124      	lsls	r4, r4, #4
    31f4:	4807      	ldr	r0, [pc, #28]	; (3214 <close+0x6c>)
    31f6:	1820      	adds	r0, r4, r0
    31f8:	2210      	movs	r2, #16
    31fa:	2100      	movs	r1, #0
    31fc:	4b07      	ldr	r3, [pc, #28]	; (321c <close+0x74>)
    31fe:	4798      	blx	r3
	}
	return s8Ret;
}
    3200:	0028      	movs	r0, r5
    3202:	b007      	add	sp, #28
    3204:	bd30      	pop	{r4, r5, pc}
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    3206:	2506      	movs	r5, #6
    3208:	426d      	negs	r5, r5
    320a:	e7f9      	b.n	3200 <close+0x58>
    320c:	2506      	movs	r5, #6
    320e:	426d      	negs	r5, r5
    3210:	e7f6      	b.n	3200 <close+0x58>
    3212:	46c0      	nop			; (mov r8, r8)
    3214:	20000b68 	.word	0x20000b68
    3218:	000006a5 	.word	0x000006a5
    321c:	00000591 	.word	0x00000591

00003220 <spi_flash_enable>:
 *	@brief	Enable spi flash operations
 *	@author	M. Abdelmawla
 *	@version	1.0
 */
sint8 spi_flash_enable(uint8 enable)
{
    3220:	b570      	push	{r4, r5, r6, lr}
    3222:	b082      	sub	sp, #8
    3224:	0004      	movs	r4, r0
	sint8 s8Ret = M2M_SUCCESS;
	if(REV(nmi_get_chipid()) >= REV_3A0) {		
    3226:	4b2a      	ldr	r3, [pc, #168]	; (32d0 <spi_flash_enable+0xb0>)
    3228:	4798      	blx	r3
    322a:	0500      	lsls	r0, r0, #20
    322c:	0d00      	lsrs	r0, r0, #20
    322e:	4b29      	ldr	r3, [pc, #164]	; (32d4 <spi_flash_enable+0xb4>)
	sint8 s8Ret = M2M_SUCCESS;
    3230:	2500      	movs	r5, #0
	if(REV(nmi_get_chipid()) >= REV_3A0) {		
    3232:	4298      	cmp	r0, r3
    3234:	d802      	bhi.n	323c <spi_flash_enable+0x1c>
		u32Val |= ((0x0010ul) << 12);
		nm_write_reg(0x1410, u32Val);
	}
ERR1:
	return s8Ret;
}
    3236:	0028      	movs	r0, r5
    3238:	b002      	add	sp, #8
    323a:	bd70      	pop	{r4, r5, r6, pc}
		s8Ret = nm_read_reg_with_ret(0x1410, &u32Val);
    323c:	a901      	add	r1, sp, #4
    323e:	4826      	ldr	r0, [pc, #152]	; (32d8 <spi_flash_enable+0xb8>)
    3240:	4b26      	ldr	r3, [pc, #152]	; (32dc <spi_flash_enable+0xbc>)
    3242:	4798      	blx	r3
    3244:	1e05      	subs	r5, r0, #0
		if(s8Ret != M2M_SUCCESS) {
    3246:	d1f6      	bne.n	3236 <spi_flash_enable+0x16>
		u32Val &= ~((0x7777ul) << 12);
    3248:	4b25      	ldr	r3, [pc, #148]	; (32e0 <spi_flash_enable+0xc0>)
    324a:	9a01      	ldr	r2, [sp, #4]
    324c:	4013      	ands	r3, r2
		u32Val |= ((0x1111ul) << 12);
    324e:	4925      	ldr	r1, [pc, #148]	; (32e4 <spi_flash_enable+0xc4>)
    3250:	4319      	orrs	r1, r3
    3252:	9101      	str	r1, [sp, #4]
		nm_write_reg(0x1410, u32Val);
    3254:	4820      	ldr	r0, [pc, #128]	; (32d8 <spi_flash_enable+0xb8>)
    3256:	4b24      	ldr	r3, [pc, #144]	; (32e8 <spi_flash_enable+0xc8>)
    3258:	4798      	blx	r3
		if(enable) {
    325a:	2c00      	cmp	r4, #0
    325c:	d020      	beq.n	32a0 <spi_flash_enable+0x80>
	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
    325e:	2100      	movs	r1, #0
    3260:	4822      	ldr	r0, [pc, #136]	; (32ec <spi_flash_enable+0xcc>)
    3262:	4c21      	ldr	r4, [pc, #132]	; (32e8 <spi_flash_enable+0xc8>)
    3264:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
    3266:	21ab      	movs	r1, #171	; 0xab
    3268:	4821      	ldr	r0, [pc, #132]	; (32f0 <spi_flash_enable+0xd0>)
    326a:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
    326c:	2101      	movs	r1, #1
    326e:	4821      	ldr	r0, [pc, #132]	; (32f4 <spi_flash_enable+0xd4>)
    3270:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
    3272:	2100      	movs	r1, #0
    3274:	4820      	ldr	r0, [pc, #128]	; (32f8 <spi_flash_enable+0xd8>)
    3276:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_CMD_CNT,  1 | (1 << 7));
    3278:	2181      	movs	r1, #129	; 0x81
    327a:	4820      	ldr	r0, [pc, #128]	; (32fc <spi_flash_enable+0xdc>)
    327c:	47a0      	blx	r4
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
    327e:	4e20      	ldr	r6, [pc, #128]	; (3300 <spi_flash_enable+0xe0>)
    3280:	4c20      	ldr	r4, [pc, #128]	; (3304 <spi_flash_enable+0xe4>)
    3282:	0030      	movs	r0, r6
    3284:	47a0      	blx	r4
    3286:	2801      	cmp	r0, #1
    3288:	d1fb      	bne.n	3282 <spi_flash_enable+0x62>
		u32Val &= ~((0x7777ul) << 12);
    328a:	4b15      	ldr	r3, [pc, #84]	; (32e0 <spi_flash_enable+0xc0>)
    328c:	9a01      	ldr	r2, [sp, #4]
    328e:	4013      	ands	r3, r2
		u32Val |= ((0x0010ul) << 12);
    3290:	2180      	movs	r1, #128	; 0x80
    3292:	0249      	lsls	r1, r1, #9
    3294:	4319      	orrs	r1, r3
    3296:	9101      	str	r1, [sp, #4]
		nm_write_reg(0x1410, u32Val);
    3298:	480f      	ldr	r0, [pc, #60]	; (32d8 <spi_flash_enable+0xb8>)
    329a:	4b13      	ldr	r3, [pc, #76]	; (32e8 <spi_flash_enable+0xc8>)
    329c:	4798      	blx	r3
    329e:	e7ca      	b.n	3236 <spi_flash_enable+0x16>
	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
    32a0:	2100      	movs	r1, #0
    32a2:	4812      	ldr	r0, [pc, #72]	; (32ec <spi_flash_enable+0xcc>)
    32a4:	4c10      	ldr	r4, [pc, #64]	; (32e8 <spi_flash_enable+0xc8>)
    32a6:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
    32a8:	21b9      	movs	r1, #185	; 0xb9
    32aa:	4811      	ldr	r0, [pc, #68]	; (32f0 <spi_flash_enable+0xd0>)
    32ac:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
    32ae:	2101      	movs	r1, #1
    32b0:	4810      	ldr	r0, [pc, #64]	; (32f4 <spi_flash_enable+0xd4>)
    32b2:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
    32b4:	2100      	movs	r1, #0
    32b6:	4810      	ldr	r0, [pc, #64]	; (32f8 <spi_flash_enable+0xd8>)
    32b8:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_CMD_CNT, 1 | (1 << 7));
    32ba:	2181      	movs	r1, #129	; 0x81
    32bc:	480f      	ldr	r0, [pc, #60]	; (32fc <spi_flash_enable+0xdc>)
    32be:	47a0      	blx	r4
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
    32c0:	4e0f      	ldr	r6, [pc, #60]	; (3300 <spi_flash_enable+0xe0>)
    32c2:	4c10      	ldr	r4, [pc, #64]	; (3304 <spi_flash_enable+0xe4>)
    32c4:	0030      	movs	r0, r6
    32c6:	47a0      	blx	r4
    32c8:	2801      	cmp	r0, #1
    32ca:	d1fb      	bne.n	32c4 <spi_flash_enable+0xa4>
    32cc:	e7dd      	b.n	328a <spi_flash_enable+0x6a>
    32ce:	46c0      	nop			; (mov r8, r8)
    32d0:	0000158d 	.word	0x0000158d
    32d4:	0000039f 	.word	0x0000039f
    32d8:	00001410 	.word	0x00001410
    32dc:	000019dd 	.word	0x000019dd
    32e0:	f8888fff 	.word	0xf8888fff
    32e4:	01111000 	.word	0x01111000
    32e8:	000019e9 	.word	0x000019e9
    32ec:	00010208 	.word	0x00010208
    32f0:	0001020c 	.word	0x0001020c
    32f4:	00010214 	.word	0x00010214
    32f8:	0001021c 	.word	0x0001021c
    32fc:	00010204 	.word	0x00010204
    3300:	00010218 	.word	0x00010218
    3304:	000019d1 	.word	0x000019d1

00003308 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    3308:	4b0c      	ldr	r3, [pc, #48]	; (333c <cpu_irq_enter_critical+0x34>)
    330a:	681b      	ldr	r3, [r3, #0]
    330c:	2b00      	cmp	r3, #0
    330e:	d106      	bne.n	331e <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    3310:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    3314:	2b00      	cmp	r3, #0
    3316:	d007      	beq.n	3328 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    3318:	2200      	movs	r2, #0
    331a:	4b09      	ldr	r3, [pc, #36]	; (3340 <cpu_irq_enter_critical+0x38>)
    331c:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    331e:	4a07      	ldr	r2, [pc, #28]	; (333c <cpu_irq_enter_critical+0x34>)
    3320:	6813      	ldr	r3, [r2, #0]
    3322:	3301      	adds	r3, #1
    3324:	6013      	str	r3, [r2, #0]
}
    3326:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
    3328:	b672      	cpsid	i
    332a:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    332e:	2200      	movs	r2, #0
    3330:	4b04      	ldr	r3, [pc, #16]	; (3344 <cpu_irq_enter_critical+0x3c>)
    3332:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    3334:	3201      	adds	r2, #1
    3336:	4b02      	ldr	r3, [pc, #8]	; (3340 <cpu_irq_enter_critical+0x38>)
    3338:	701a      	strb	r2, [r3, #0]
    333a:	e7f0      	b.n	331e <cpu_irq_enter_critical+0x16>
    333c:	200001ec 	.word	0x200001ec
    3340:	200001f0 	.word	0x200001f0
    3344:	2000000a 	.word	0x2000000a

00003348 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    3348:	4b08      	ldr	r3, [pc, #32]	; (336c <cpu_irq_leave_critical+0x24>)
    334a:	681a      	ldr	r2, [r3, #0]
    334c:	3a01      	subs	r2, #1
    334e:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    3350:	681b      	ldr	r3, [r3, #0]
    3352:	2b00      	cmp	r3, #0
    3354:	d109      	bne.n	336a <cpu_irq_leave_critical+0x22>
    3356:	4b06      	ldr	r3, [pc, #24]	; (3370 <cpu_irq_leave_critical+0x28>)
    3358:	781b      	ldrb	r3, [r3, #0]
    335a:	2b00      	cmp	r3, #0
    335c:	d005      	beq.n	336a <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    335e:	2201      	movs	r2, #1
    3360:	4b04      	ldr	r3, [pc, #16]	; (3374 <cpu_irq_leave_critical+0x2c>)
    3362:	701a      	strb	r2, [r3, #0]
    3364:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    3368:	b662      	cpsie	i
	}
}
    336a:	4770      	bx	lr
    336c:	200001ec 	.word	0x200001ec
    3370:	200001f0 	.word	0x200001f0
    3374:	2000000a 	.word	0x2000000a

00003378 <system_board_init>:




void system_board_init(void)
{
    3378:	b5f0      	push	{r4, r5, r6, r7, lr}
    337a:	46c6      	mov	lr, r8
    337c:	b500      	push	{lr}
    337e:	b082      	sub	sp, #8
	config->input_pull = PORT_PIN_PULL_UP;
    3380:	ac01      	add	r4, sp, #4
    3382:	2601      	movs	r6, #1
    3384:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
    3386:	2700      	movs	r7, #0
    3388:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    338a:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    338c:	0021      	movs	r1, r4
    338e:	2013      	movs	r0, #19
    3390:	4d27      	ldr	r5, [pc, #156]	; (3430 <system_board_init+0xb8>)
    3392:	47a8      	blx	r5
		port_base->OUTSET.reg = pin_mask;
    3394:	4b27      	ldr	r3, [pc, #156]	; (3434 <system_board_init+0xbc>)
    3396:	4698      	mov	r8, r3
    3398:	2380      	movs	r3, #128	; 0x80
    339a:	031b      	lsls	r3, r3, #12
    339c:	4642      	mov	r2, r8
    339e:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    33a0:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
    33a2:	7066      	strb	r6, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    33a4:	0021      	movs	r1, r4
    33a6:	201c      	movs	r0, #28
    33a8:	47a8      	blx	r5
	config->input_pull = PORT_PIN_PULL_UP;
    33aa:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
    33ac:	70a7      	strb	r7, [r4, #2]
	
#ifdef CONF_BOARD_AT86RFX	

	port_get_config_defaults(&pin_conf);
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    33ae:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_SCK, &pin_conf);
    33b0:	0021      	movs	r1, r4
    33b2:	2052      	movs	r0, #82	; 0x52
    33b4:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_MOSI, &pin_conf);
    33b6:	0021      	movs	r1, r4
    33b8:	203e      	movs	r0, #62	; 0x3e
    33ba:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_CS, &pin_conf);
    33bc:	0021      	movs	r1, r4
    33be:	203f      	movs	r0, #63	; 0x3f
    33c0:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_RST_PIN, &pin_conf);
    33c2:	0021      	movs	r1, r4
    33c4:	202f      	movs	r0, #47	; 0x2f
    33c6:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SLP_PIN, &pin_conf);
    33c8:	0021      	movs	r1, r4
    33ca:	2014      	movs	r0, #20
    33cc:	47a8      	blx	r5
		port_base->OUTSET.reg = pin_mask;
    33ce:	2280      	movs	r2, #128	; 0x80
    33d0:	02d2      	lsls	r2, r2, #11
    33d2:	4b19      	ldr	r3, [pc, #100]	; (3438 <system_board_init+0xc0>)
    33d4:	619a      	str	r2, [r3, #24]
    33d6:	4b19      	ldr	r3, [pc, #100]	; (343c <system_board_init+0xc4>)
    33d8:	2280      	movs	r2, #128	; 0x80
    33da:	05d2      	lsls	r2, r2, #23
    33dc:	619a      	str	r2, [r3, #24]
    33de:	2280      	movs	r2, #128	; 0x80
    33e0:	0612      	lsls	r2, r2, #24
    33e2:	619a      	str	r2, [r3, #24]
    33e4:	2280      	movs	r2, #128	; 0x80
    33e6:	0212      	lsls	r2, r2, #8
    33e8:	619a      	str	r2, [r3, #24]
    33ea:	2380      	movs	r3, #128	; 0x80
    33ec:	035b      	lsls	r3, r3, #13
    33ee:	4642      	mov	r2, r8
    33f0:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(AT86RFX_SPI_MOSI, true);
	port_pin_set_output_level(AT86RFX_SPI_CS, true);
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);

	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    33f2:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
    33f4:	0021      	movs	r1, r4
    33f6:	2053      	movs	r0, #83	; 0x53
    33f8:	47a8      	blx	r5
	
	/* SAMR21 Antenna Diversity Configuration */

	PM->APBCMASK.reg |= (1<<PM_APBCMASK_RFCTRL_Pos);
    33fa:	4a11      	ldr	r2, [pc, #68]	; (3440 <system_board_init+0xc8>)
    33fc:	6a11      	ldr	r1, [r2, #32]
    33fe:	2380      	movs	r3, #128	; 0x80
    3400:	039b      	lsls	r3, r3, #14
    3402:	430b      	orrs	r3, r1
    3404:	6213      	str	r3, [r2, #32]
		
	/*Pins  PA12/RFCTRL2 and PA09/RFCTRL1 are used as DIG1 and DIG2 pins respectively in SAMR21 Xplained Pro*/	
	
	/* FECTRL register is Written with value 4 => F2CFG = 00 and F1CFG = 01 */	
	REG_RFCTRL_FECFG = RFCTRL_CFG_ANT_DIV;
    3406:	2204      	movs	r2, #4
    3408:	4b0e      	ldr	r3, [pc, #56]	; (3444 <system_board_init+0xcc>)
    340a:	801a      	strh	r2, [r3, #0]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    340c:	466b      	mov	r3, sp
    340e:	709e      	strb	r6, [r3, #2]
	config->powersave    = false;
    3410:	70df      	strb	r7, [r3, #3]
	struct system_pinmux_config config_pinmux;
	system_pinmux_get_config_defaults(&config_pinmux);
	
	/*MUX Position is 'F' i.e 5 for FECTRL Function and is same for all  FECTRL supported pins
	 * as provided in the data sheet */
	config_pinmux.mux_position = MUX_PA09F_RFCTRL_FECTRL1 ;
    3412:	2305      	movs	r3, #5
    3414:	466a      	mov	r2, sp
    3416:	7013      	strb	r3, [r2, #0]
	
	config_pinmux.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT;	
    3418:	7056      	strb	r6, [r2, #1]
	system_pinmux_pin_set_config(PIN_RFCTRL1, &config_pinmux);
    341a:	4669      	mov	r1, sp
    341c:	2009      	movs	r0, #9
    341e:	4c0a      	ldr	r4, [pc, #40]	; (3448 <system_board_init+0xd0>)
    3420:	47a0      	blx	r4
	system_pinmux_pin_set_config(PIN_RFCTRL2, &config_pinmux);
    3422:	4669      	mov	r1, sp
    3424:	200c      	movs	r0, #12
    3426:	47a0      	blx	r4
#endif

}
    3428:	b002      	add	sp, #8
    342a:	bc04      	pop	{r2}
    342c:	4690      	mov	r8, r2
    342e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3430:	0000361d 	.word	0x0000361d
    3434:	41004400 	.word	0x41004400
    3438:	41004500 	.word	0x41004500
    343c:	41004480 	.word	0x41004480
    3440:	40000400 	.word	0x40000400
    3444:	42005400 	.word	0x42005400
    3448:	000052c9 	.word	0x000052c9

0000344c <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    344c:	2317      	movs	r3, #23
	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
    344e:	2a00      	cmp	r2, #0
    3450:	d001      	beq.n	3456 <extint_register_callback+0xa>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
    3452:	0018      	movs	r0, r3
    3454:	4770      	bx	lr
	if (_extint_dev.callbacks[channel] == NULL) {
    3456:	008b      	lsls	r3, r1, #2
    3458:	4a06      	ldr	r2, [pc, #24]	; (3474 <extint_register_callback+0x28>)
    345a:	589b      	ldr	r3, [r3, r2]
    345c:	2b00      	cmp	r3, #0
    345e:	d003      	beq.n	3468 <extint_register_callback+0x1c>
	} else if (_extint_dev.callbacks[channel] == callback) {
    3460:	4283      	cmp	r3, r0
    3462:	d005      	beq.n	3470 <extint_register_callback+0x24>
	return STATUS_ERR_ALREADY_INITIALIZED;
    3464:	231d      	movs	r3, #29
    3466:	e7f4      	b.n	3452 <extint_register_callback+0x6>
		_extint_dev.callbacks[channel] = callback;
    3468:	0089      	lsls	r1, r1, #2
    346a:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
    346c:	2300      	movs	r3, #0
    346e:	e7f0      	b.n	3452 <extint_register_callback+0x6>
		return STATUS_OK;
    3470:	2300      	movs	r3, #0
    3472:	e7ee      	b.n	3452 <extint_register_callback+0x6>
    3474:	20000c28 	.word	0x20000c28

00003478 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    3478:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    347a:	2900      	cmp	r1, #0
    347c:	d001      	beq.n	3482 <extint_chan_enable_callback+0xa>
	}

	return STATUS_OK;
}
    347e:	0018      	movs	r0, r3
    3480:	4770      	bx	lr
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    3482:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
    3484:	281f      	cmp	r0, #31
    3486:	d800      	bhi.n	348a <extint_chan_enable_callback+0x12>
		return eics[eic_index];
    3488:	4a02      	ldr	r2, [pc, #8]	; (3494 <extint_chan_enable_callback+0x1c>)
		eic->INTENSET.reg = (1UL << channel);
    348a:	2301      	movs	r3, #1
    348c:	4083      	lsls	r3, r0
    348e:	60d3      	str	r3, [r2, #12]
	return STATUS_OK;
    3490:	2300      	movs	r3, #0
    3492:	e7f4      	b.n	347e <extint_chan_enable_callback+0x6>
    3494:	40001800 	.word	0x40001800

00003498 <extint_chan_disable_callback>:

		eic->INTENCLR.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    3498:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    349a:	2900      	cmp	r1, #0
    349c:	d001      	beq.n	34a2 <extint_chan_disable_callback+0xa>
	}

	return STATUS_OK;
}
    349e:	0018      	movs	r0, r3
    34a0:	4770      	bx	lr
		return NULL;
    34a2:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
    34a4:	281f      	cmp	r0, #31
    34a6:	d800      	bhi.n	34aa <extint_chan_disable_callback+0x12>
		return eics[eic_index];
    34a8:	4a02      	ldr	r2, [pc, #8]	; (34b4 <extint_chan_disable_callback+0x1c>)
		eic->INTENCLR.reg = (1UL << channel);
    34aa:	2301      	movs	r3, #1
    34ac:	4083      	lsls	r3, r0
    34ae:	6093      	str	r3, [r2, #8]
	return STATUS_OK;
    34b0:	2300      	movs	r3, #0
    34b2:	e7f4      	b.n	349e <extint_chan_disable_callback+0x6>
    34b4:	40001800 	.word	0x40001800

000034b8 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    34b8:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    34ba:	2200      	movs	r2, #0
    34bc:	4b10      	ldr	r3, [pc, #64]	; (3500 <EIC_Handler+0x48>)
    34be:	701a      	strb	r2, [r3, #0]
    34c0:	2300      	movs	r3, #0
    34c2:	4910      	ldr	r1, [pc, #64]	; (3504 <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    34c4:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    34c6:	4e10      	ldr	r6, [pc, #64]	; (3508 <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    34c8:	4c0d      	ldr	r4, [pc, #52]	; (3500 <EIC_Handler+0x48>)
    34ca:	e00a      	b.n	34e2 <EIC_Handler+0x2a>
		return eics[eic_index];
    34cc:	490d      	ldr	r1, [pc, #52]	; (3504 <EIC_Handler+0x4c>)
    34ce:	e008      	b.n	34e2 <EIC_Handler+0x2a>
    34d0:	7823      	ldrb	r3, [r4, #0]
    34d2:	3301      	adds	r3, #1
    34d4:	b2db      	uxtb	r3, r3
    34d6:	7023      	strb	r3, [r4, #0]
    34d8:	2b0f      	cmp	r3, #15
    34da:	d810      	bhi.n	34fe <EIC_Handler+0x46>
		return NULL;
    34dc:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
    34de:	2b1f      	cmp	r3, #31
    34e0:	d9f4      	bls.n	34cc <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
    34e2:	0028      	movs	r0, r5
    34e4:	4018      	ands	r0, r3
    34e6:	2201      	movs	r2, #1
    34e8:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
    34ea:	6908      	ldr	r0, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
    34ec:	4210      	tst	r0, r2
    34ee:	d0ef      	beq.n	34d0 <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    34f0:	610a      	str	r2, [r1, #16]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    34f2:	009b      	lsls	r3, r3, #2
    34f4:	599b      	ldr	r3, [r3, r6]
    34f6:	2b00      	cmp	r3, #0
    34f8:	d0ea      	beq.n	34d0 <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    34fa:	4798      	blx	r3
    34fc:	e7e8      	b.n	34d0 <EIC_Handler+0x18>
			}
		}
	}
}
    34fe:	bd70      	pop	{r4, r5, r6, pc}
    3500:	20000c24 	.word	0x20000c24
    3504:	40001800 	.word	0x40001800
    3508:	20000c28 	.word	0x20000c28

0000350c <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
    350c:	4a04      	ldr	r2, [pc, #16]	; (3520 <_extint_enable+0x14>)
    350e:	7813      	ldrb	r3, [r2, #0]
    3510:	2102      	movs	r1, #2
    3512:	430b      	orrs	r3, r1
    3514:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    3516:	7853      	ldrb	r3, [r2, #1]
    3518:	b25b      	sxtb	r3, r3
    351a:	2b00      	cmp	r3, #0
    351c:	dbfb      	blt.n	3516 <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    351e:	4770      	bx	lr
    3520:	40001800 	.word	0x40001800

00003524 <_system_extint_init>:
{
    3524:	b500      	push	{lr}
    3526:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    3528:	4a12      	ldr	r2, [pc, #72]	; (3574 <_system_extint_init+0x50>)
    352a:	6993      	ldr	r3, [r2, #24]
    352c:	2140      	movs	r1, #64	; 0x40
    352e:	430b      	orrs	r3, r1
    3530:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    3532:	a901      	add	r1, sp, #4
    3534:	2300      	movs	r3, #0
    3536:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
    3538:	2005      	movs	r0, #5
    353a:	4b0f      	ldr	r3, [pc, #60]	; (3578 <_system_extint_init+0x54>)
    353c:	4798      	blx	r3
	system_gclk_chan_enable(EIC_GCLK_ID);
    353e:	2005      	movs	r0, #5
    3540:	4b0e      	ldr	r3, [pc, #56]	; (357c <_system_extint_init+0x58>)
    3542:	4798      	blx	r3
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
    3544:	4a0e      	ldr	r2, [pc, #56]	; (3580 <_system_extint_init+0x5c>)
    3546:	7813      	ldrb	r3, [r2, #0]
    3548:	2101      	movs	r1, #1
    354a:	430b      	orrs	r3, r1
    354c:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    354e:	7853      	ldrb	r3, [r2, #1]
    3550:	b25b      	sxtb	r3, r3
    3552:	2b00      	cmp	r3, #0
    3554:	dbfb      	blt.n	354e <_system_extint_init+0x2a>
    3556:	4b0b      	ldr	r3, [pc, #44]	; (3584 <_system_extint_init+0x60>)
    3558:	0019      	movs	r1, r3
    355a:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
    355c:	2200      	movs	r2, #0
    355e:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    3560:	4299      	cmp	r1, r3
    3562:	d1fc      	bne.n	355e <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    3564:	2210      	movs	r2, #16
    3566:	4b08      	ldr	r3, [pc, #32]	; (3588 <_system_extint_init+0x64>)
    3568:	601a      	str	r2, [r3, #0]
	_extint_enable();
    356a:	4b08      	ldr	r3, [pc, #32]	; (358c <_system_extint_init+0x68>)
    356c:	4798      	blx	r3
}
    356e:	b003      	add	sp, #12
    3570:	bd00      	pop	{pc}
    3572:	46c0      	nop			; (mov r8, r8)
    3574:	40000400 	.word	0x40000400
    3578:	000051d1 	.word	0x000051d1
    357c:	00005145 	.word	0x00005145
    3580:	40001800 	.word	0x40001800
    3584:	20000c28 	.word	0x20000c28
    3588:	e000e100 	.word	0xe000e100
    358c:	0000350d 	.word	0x0000350d

00003590 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
    3590:	2300      	movs	r3, #0
    3592:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
    3594:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
    3596:	2201      	movs	r2, #1
    3598:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
    359a:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
    359c:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
    359e:	3302      	adds	r3, #2
    35a0:	72c3      	strb	r3, [r0, #11]
}
    35a2:	4770      	bx	lr

000035a4 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
    35a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    35a6:	b083      	sub	sp, #12
    35a8:	0005      	movs	r5, r0
    35aa:	000c      	movs	r4, r1
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    35ac:	a901      	add	r1, sp, #4
    35ae:	2300      	movs	r3, #0
    35b0:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
    35b2:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
    35b4:	7923      	ldrb	r3, [r4, #4]
    35b6:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
    35b8:	7a23      	ldrb	r3, [r4, #8]
    35ba:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
    35bc:	7820      	ldrb	r0, [r4, #0]
    35be:	4b15      	ldr	r3, [pc, #84]	; (3614 <extint_chan_set_config+0x70>)
    35c0:	4798      	blx	r3
		return NULL;
    35c2:	2000      	movs	r0, #0
	if (eic_index < EIC_INST_NUM) {
    35c4:	2d1f      	cmp	r5, #31
    35c6:	d800      	bhi.n	35ca <extint_chan_set_config+0x26>
		return eics[eic_index];
    35c8:	4813      	ldr	r0, [pc, #76]	; (3618 <extint_chan_set_config+0x74>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
    35ca:	2207      	movs	r2, #7
    35cc:	402a      	ands	r2, r5
    35ce:	0092      	lsls	r2, r2, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
    35d0:	7ae7      	ldrb	r7, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
    35d2:	7aa3      	ldrb	r3, [r4, #10]
    35d4:	2b00      	cmp	r3, #0
    35d6:	d001      	beq.n	35dc <extint_chan_set_config+0x38>
    35d8:	2308      	movs	r3, #8
    35da:	431f      	orrs	r7, r3
    35dc:	08eb      	lsrs	r3, r5, #3
    35de:	009b      	lsls	r3, r3, #2
    35e0:	18c3      	adds	r3, r0, r3
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    35e2:	6999      	ldr	r1, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    35e4:	260f      	movs	r6, #15
    35e6:	4096      	lsls	r6, r2
		= (EIC_module->CONFIG[channel / 8].reg &
    35e8:	43b1      	bics	r1, r6
			(new_config << config_pos);
    35ea:	4097      	lsls	r7, r2
    35ec:	003a      	movs	r2, r7
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    35ee:	430a      	orrs	r2, r1
		= (EIC_module->CONFIG[channel / 8].reg &
    35f0:	619a      	str	r2, [r3, #24]

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
    35f2:	7a63      	ldrb	r3, [r4, #9]
    35f4:	2b00      	cmp	r3, #0
    35f6:	d106      	bne.n	3606 <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
    35f8:	6943      	ldr	r3, [r0, #20]
    35fa:	2201      	movs	r2, #1
    35fc:	40aa      	lsls	r2, r5
    35fe:	4393      	bics	r3, r2
    3600:	6143      	str	r3, [r0, #20]
	}
}
    3602:	b003      	add	sp, #12
    3604:	bdf0      	pop	{r4, r5, r6, r7, pc}
		EIC_module->WAKEUP.reg |=  (1UL << channel);
    3606:	6942      	ldr	r2, [r0, #20]
    3608:	2301      	movs	r3, #1
    360a:	40ab      	lsls	r3, r5
    360c:	4313      	orrs	r3, r2
    360e:	6143      	str	r3, [r0, #20]
    3610:	e7f7      	b.n	3602 <extint_chan_set_config+0x5e>
    3612:	46c0      	nop			; (mov r8, r8)
    3614:	000052c9 	.word	0x000052c9
    3618:	40001800 	.word	0x40001800

0000361c <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    361c:	b500      	push	{lr}
    361e:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
    3620:	ab01      	add	r3, sp, #4
    3622:	2280      	movs	r2, #128	; 0x80
    3624:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    3626:	780a      	ldrb	r2, [r1, #0]
    3628:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    362a:	784a      	ldrb	r2, [r1, #1]
    362c:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    362e:	788a      	ldrb	r2, [r1, #2]
    3630:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    3632:	0019      	movs	r1, r3
    3634:	4b01      	ldr	r3, [pc, #4]	; (363c <port_pin_set_config+0x20>)
    3636:	4798      	blx	r3
}
    3638:	b003      	add	sp, #12
    363a:	bd00      	pop	{pc}
    363c:	000052c9 	.word	0x000052c9

00003640 <rtc_count_is_syncing>:
{
 	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    3640:	6803      	ldr	r3, [r0, #0]

        if (rtc_module->MODE0.STATUS.reg & RTC_STATUS_SYNCBUSY) {
    3642:	7a98      	ldrb	r0, [r3, #10]
    3644:	09c0      	lsrs	r0, r0, #7
                return true;
        }

        return false;
}
    3646:	4770      	bx	lr

00003648 <rtc_count_enable>:
 * module configuration parameters cannot be altered while the module is enabled.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_enable(struct rtc_module *const module)
{
    3648:	b570      	push	{r4, r5, r6, lr}
    364a:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    364c:	6806      	ldr	r6, [r0, #0]

#if RTC_COUNT_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_count_is_syncing(module)) {
    364e:	4d05      	ldr	r5, [pc, #20]	; (3664 <rtc_count_enable+0x1c>)
    3650:	0020      	movs	r0, r4
    3652:	47a8      	blx	r5
    3654:	2800      	cmp	r0, #0
    3656:	d1fb      	bne.n	3650 <rtc_count_enable+0x8>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_ENABLE;
    3658:	8833      	ldrh	r3, [r6, #0]
    365a:	2202      	movs	r2, #2
    365c:	4313      	orrs	r3, r2
    365e:	8033      	strh	r3, [r6, #0]
}
    3660:	bd70      	pop	{r4, r5, r6, pc}
    3662:	46c0      	nop			; (mov r8, r8)
    3664:	00003641 	.word	0x00003641

00003668 <rtc_count_disable>:
 * Disables the RTC module.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_disable(struct rtc_module *const module)
{
    3668:	b570      	push	{r4, r5, r6, lr}
    366a:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    366c:	6806      	ldr	r6, [r0, #0]

#if RTC_COUNT_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_count_is_syncing(module)) {
    366e:	4d06      	ldr	r5, [pc, #24]	; (3688 <rtc_count_disable+0x20>)
    3670:	0020      	movs	r0, r4
    3672:	47a8      	blx	r5
    3674:	2800      	cmp	r0, #0
    3676:	d1fb      	bne.n	3670 <rtc_count_disable+0x8>
		/* Wait for synchronization */
	}

	/* Disbale interrupt */
	rtc_module->MODE0.INTENCLR.reg = RTC_MODE0_INTENCLR_MASK;
    3678:	23c1      	movs	r3, #193	; 0xc1
    367a:	71b3      	strb	r3, [r6, #6]
	/* Clear interrupt flag */
	rtc_module->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_MASK;
    367c:	7233      	strb	r3, [r6, #8]

	/* Disable RTC module. */
	rtc_module->MODE0.CTRL.reg &= ~RTC_MODE0_CTRL_ENABLE;
    367e:	8833      	ldrh	r3, [r6, #0]
    3680:	2202      	movs	r2, #2
    3682:	4393      	bics	r3, r2
    3684:	8033      	strh	r3, [r6, #0]
}
    3686:	bd70      	pop	{r4, r5, r6, pc}
    3688:	00003641 	.word	0x00003641

0000368c <rtc_count_reset>:
 * Resets the RTC to hardware defaults.
 *
 * \param[in,out]  module  Pointer to the software instance struct
 */
void rtc_count_reset(struct rtc_module *const module)
{
    368c:	b570      	push	{r4, r5, r6, lr}
    368e:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    3690:	6806      	ldr	r6, [r0, #0]

	/* Disable module before reset. */
	rtc_count_disable(module);
    3692:	4b06      	ldr	r3, [pc, #24]	; (36ac <rtc_count_reset+0x20>)
    3694:	4798      	blx	r3
#if RTC_COUNT_ASYNC == true
	module->registered_callback = 0;
	module->enabled_callback    = 0;
#endif

	while (rtc_count_is_syncing(module)) {
    3696:	4d06      	ldr	r5, [pc, #24]	; (36b0 <rtc_count_reset+0x24>)
    3698:	0020      	movs	r0, r4
    369a:	47a8      	blx	r5
    369c:	2800      	cmp	r0, #0
    369e:	d1fb      	bne.n	3698 <rtc_count_reset+0xc>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_SWRST;
    36a0:	8833      	ldrh	r3, [r6, #0]
    36a2:	2201      	movs	r2, #1
    36a4:	4313      	orrs	r3, r2
    36a6:	8033      	strh	r3, [r6, #0]
}
    36a8:	bd70      	pop	{r4, r5, r6, pc}
    36aa:	46c0      	nop			; (mov r8, r8)
    36ac:	00003669 	.word	0x00003669
    36b0:	00003641 	.word	0x00003641

000036b4 <rtc_count_get_count>:
 * Returns the current count value.
 *
 * \return The current counter value as a 32-bit unsigned integer.
 */
uint32_t rtc_count_get_count(struct rtc_module *const module)
{
    36b4:	b570      	push	{r4, r5, r6, lr}
    36b6:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    36b8:	6806      	ldr	r6, [r0, #0]
	/* Initialize return value. */
	uint32_t ret_val;

	/* Change of read method based on value of continuously_update value in
	 * the configuration structure. */
	if(!(module->continuously_update)) {
    36ba:	7943      	ldrb	r3, [r0, #5]
    36bc:	2b00      	cmp	r3, #0
    36be:	d10e      	bne.n	36de <rtc_count_get_count+0x2a>
		/* Request read on count register. */
		rtc_module->MODE0.READREQ.reg = RTC_READREQ_RREQ;
    36c0:	4b0f      	ldr	r3, [pc, #60]	; (3700 <rtc_count_get_count+0x4c>)
    36c2:	8073      	strh	r3, [r6, #2]

		while (rtc_count_is_syncing(module)) {
    36c4:	4d0f      	ldr	r5, [pc, #60]	; (3704 <rtc_count_get_count+0x50>)
    36c6:	0020      	movs	r0, r4
    36c8:	47a8      	blx	r5
    36ca:	2800      	cmp	r0, #0
    36cc:	d1fb      	bne.n	36c6 <rtc_count_get_count+0x12>
			/* Wait for synchronization */
		}
	}

	/* Read value based on mode. */
	switch (module->mode) {
    36ce:	7923      	ldrb	r3, [r4, #4]
    36d0:	2b00      	cmp	r3, #0
    36d2:	d012      	beq.n	36fa <rtc_count_get_count+0x46>
			break;

		default:
			Assert(false);
			/* Counter not initialized. Assume counter value 0.*/
			ret_val = 0;
    36d4:	2000      	movs	r0, #0
	switch (module->mode) {
    36d6:	2b01      	cmp	r3, #1
    36d8:	d100      	bne.n	36dc <rtc_count_get_count+0x28>
			ret_val = rtc_module->MODE0.COUNT.reg;
    36da:	6930      	ldr	r0, [r6, #16]
			break;
	}

	return ret_val;
}
    36dc:	bd70      	pop	{r4, r5, r6, pc}
	} else if (!(rtc_module->MODE0.READREQ.reg & RTC_READREQ_RCONT)){
    36de:	8873      	ldrh	r3, [r6, #2]
    36e0:	045b      	lsls	r3, r3, #17
    36e2:	d4f4      	bmi.n	36ce <rtc_count_get_count+0x1a>
		rtc_module->MODE0.READREQ.reg |= RTC_READREQ_RCONT | RTC_READREQ_RREQ;
    36e4:	8873      	ldrh	r3, [r6, #2]
    36e6:	22c0      	movs	r2, #192	; 0xc0
    36e8:	0212      	lsls	r2, r2, #8
    36ea:	4313      	orrs	r3, r2
    36ec:	8073      	strh	r3, [r6, #2]
		while (rtc_count_is_syncing(module)) {
    36ee:	4d05      	ldr	r5, [pc, #20]	; (3704 <rtc_count_get_count+0x50>)
    36f0:	0020      	movs	r0, r4
    36f2:	47a8      	blx	r5
    36f4:	2800      	cmp	r0, #0
    36f6:	d1fb      	bne.n	36f0 <rtc_count_get_count+0x3c>
    36f8:	e7e9      	b.n	36ce <rtc_count_get_count+0x1a>
			ret_val = (uint32_t)rtc_module->MODE1.COUNT.reg;
    36fa:	8a30      	ldrh	r0, [r6, #16]
    36fc:	b280      	uxth	r0, r0
			break;
    36fe:	e7ed      	b.n	36dc <rtc_count_get_count+0x28>
    3700:	ffff8000 	.word	0xffff8000
    3704:	00003641 	.word	0x00003641

00003708 <rtc_count_set_compare>:
 */
enum status_code rtc_count_set_compare(
		struct rtc_module *const module,
		const uint32_t comp_value,
		const enum rtc_count_compare comp_index)
{
    3708:	b5f0      	push	{r4, r5, r6, r7, lr}
    370a:	b083      	sub	sp, #12
    370c:	0004      	movs	r4, r0
    370e:	9101      	str	r1, [sp, #4]
    3710:	0015      	movs	r5, r2
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    3712:	6806      	ldr	r6, [r0, #0]

	while (rtc_count_is_syncing(module)) {
    3714:	4f11      	ldr	r7, [pc, #68]	; (375c <rtc_count_set_compare+0x54>)
    3716:	0020      	movs	r0, r4
    3718:	47b8      	blx	r7
    371a:	2800      	cmp	r0, #0
    371c:	d1fb      	bne.n	3716 <rtc_count_set_compare+0xe>
		/* Wait for synchronization */
	}

	/* Set compare values based on operation mode. */
	switch (module->mode) {
    371e:	7923      	ldrb	r3, [r4, #4]
    3720:	2b00      	cmp	r3, #0
    3722:	d00a      	beq.n	373a <rtc_count_set_compare+0x32>
    3724:	2b01      	cmp	r3, #1
    3726:	d116      	bne.n	3756 <rtc_count_set_compare+0x4e>
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP32) {
				return STATUS_ERR_INVALID_ARG;
    3728:	3017      	adds	r0, #23
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP32) {
    372a:	2d01      	cmp	r5, #1
    372c:	d814      	bhi.n	3758 <rtc_count_set_compare+0x50>
			}

			/* Set compare value for COMP. */
			rtc_module->MODE0.COMP[comp_index].reg = comp_value;
    372e:	3506      	adds	r5, #6
    3730:	00ad      	lsls	r5, r5, #2
    3732:	9b01      	ldr	r3, [sp, #4]
    3734:	51ab      	str	r3, [r5, r6]
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
	}

	/* Return status if everything is OK. */
	return STATUS_OK;
    3736:	2000      	movs	r0, #0
			break;
    3738:	e00e      	b.n	3758 <rtc_count_set_compare+0x50>
				return STATUS_ERR_INVALID_ARG;
    373a:	2017      	movs	r0, #23
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP16) {
    373c:	2d02      	cmp	r5, #2
    373e:	d80b      	bhi.n	3758 <rtc_count_set_compare+0x50>
			if (comp_value > 0xffff) {
    3740:	4b07      	ldr	r3, [pc, #28]	; (3760 <rtc_count_set_compare+0x58>)
    3742:	9a01      	ldr	r2, [sp, #4]
    3744:	429a      	cmp	r2, r3
    3746:	d807      	bhi.n	3758 <rtc_count_set_compare+0x50>
			rtc_module->MODE1.COMP[comp_index].reg = comp_value & 0xffff;
    3748:	466b      	mov	r3, sp
    374a:	889b      	ldrh	r3, [r3, #4]
    374c:	350c      	adds	r5, #12
    374e:	006d      	lsls	r5, r5, #1
    3750:	53ab      	strh	r3, [r5, r6]
	return STATUS_OK;
    3752:	2000      	movs	r0, #0
			break;
    3754:	e000      	b.n	3758 <rtc_count_set_compare+0x50>
			return STATUS_ERR_BAD_FORMAT;
    3756:	201a      	movs	r0, #26
}
    3758:	b003      	add	sp, #12
    375a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    375c:	00003641 	.word	0x00003641
    3760:	0000ffff 	.word	0x0000ffff

00003764 <rtc_count_init>:
{
    3764:	b5f0      	push	{r4, r5, r6, r7, lr}
    3766:	b083      	sub	sp, #12
    3768:	0004      	movs	r4, r0
    376a:	0016      	movs	r6, r2
	module->hw = hw;
    376c:	6001      	str	r1, [r0, #0]
    376e:	4a2e      	ldr	r2, [pc, #184]	; (3828 <rtc_count_init+0xc4>)
    3770:	6993      	ldr	r3, [r2, #24]
    3772:	2120      	movs	r1, #32
    3774:	430b      	orrs	r3, r1
    3776:	6193      	str	r3, [r2, #24]
	gclk_chan_conf.source_generator = GCLK_GENERATOR_2;
    3778:	a901      	add	r1, sp, #4
    377a:	2302      	movs	r3, #2
    377c:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(RTC_GCLK_ID, &gclk_chan_conf);
    377e:	2004      	movs	r0, #4
    3780:	4b2a      	ldr	r3, [pc, #168]	; (382c <rtc_count_init+0xc8>)
    3782:	4798      	blx	r3
	system_gclk_chan_enable(RTC_GCLK_ID);
    3784:	2004      	movs	r0, #4
    3786:	4b2a      	ldr	r3, [pc, #168]	; (3830 <rtc_count_init+0xcc>)
    3788:	4798      	blx	r3
	rtc_count_reset(module);
    378a:	0020      	movs	r0, r4
    378c:	4b29      	ldr	r3, [pc, #164]	; (3834 <rtc_count_init+0xd0>)
    378e:	4798      	blx	r3
	module->mode                = config->mode;
    3790:	78b3      	ldrb	r3, [r6, #2]
    3792:	7123      	strb	r3, [r4, #4]
	module->continuously_update = config->continuously_update;
    3794:	7933      	ldrb	r3, [r6, #4]
    3796:	7163      	strb	r3, [r4, #5]
	_rtc_instance[0] = module;
    3798:	4b27      	ldr	r3, [pc, #156]	; (3838 <rtc_count_init+0xd4>)
    379a:	601c      	str	r4, [r3, #0]
	Rtc *const rtc_module = module->hw;
    379c:	6827      	ldr	r7, [r4, #0]
	rtc_module->MODE0.CTRL.reg = RTC_MODE0_CTRL_MODE(0) | config->prescaler;
    379e:	8833      	ldrh	r3, [r6, #0]
    37a0:	803b      	strh	r3, [r7, #0]
	switch (config->mode) {
    37a2:	78b3      	ldrb	r3, [r6, #2]
    37a4:	2b00      	cmp	r3, #0
    37a6:	d021      	beq.n	37ec <rtc_count_init+0x88>
			return STATUS_ERR_INVALID_ARG;
    37a8:	2017      	movs	r0, #23
	switch (config->mode) {
    37aa:	2b01      	cmp	r3, #1
    37ac:	d11c      	bne.n	37e8 <rtc_count_init+0x84>
			rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MODE(0);
    37ae:	883b      	ldrh	r3, [r7, #0]
    37b0:	b29b      	uxth	r3, r3
    37b2:	803b      	strh	r3, [r7, #0]
			if (config->clear_on_match) {
    37b4:	78f3      	ldrb	r3, [r6, #3]
    37b6:	2b00      	cmp	r3, #0
    37b8:	d003      	beq.n	37c2 <rtc_count_init+0x5e>
				rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MATCHCLR;
    37ba:	883b      	ldrh	r3, [r7, #0]
    37bc:	2280      	movs	r2, #128	; 0x80
    37be:	4313      	orrs	r3, r2
    37c0:	803b      	strh	r3, [r7, #0]
				while (rtc_count_is_syncing(module)) {
    37c2:	4d1e      	ldr	r5, [pc, #120]	; (383c <rtc_count_init+0xd8>)
    37c4:	0020      	movs	r0, r4
    37c6:	47a8      	blx	r5
    37c8:	2800      	cmp	r0, #0
    37ca:	d1fb      	bne.n	37c4 <rtc_count_init+0x60>
				rtc_count_set_compare(module, config->compare_values[i],
    37cc:	2200      	movs	r2, #0
    37ce:	68b1      	ldr	r1, [r6, #8]
    37d0:	0020      	movs	r0, r4
    37d2:	4b1b      	ldr	r3, [pc, #108]	; (3840 <rtc_count_init+0xdc>)
    37d4:	4798      	blx	r3
	if (config->continuously_update) {
    37d6:	7933      	ldrb	r3, [r6, #4]
	return STATUS_OK;
    37d8:	2000      	movs	r0, #0
	if (config->continuously_update) {
    37da:	2b00      	cmp	r3, #0
    37dc:	d004      	beq.n	37e8 <rtc_count_init+0x84>
		rtc_module->MODE0.READREQ.reg |= RTC_READREQ_RCONT;
    37de:	887b      	ldrh	r3, [r7, #2]
    37e0:	2280      	movs	r2, #128	; 0x80
    37e2:	01d2      	lsls	r2, r2, #7
    37e4:	4313      	orrs	r3, r2
    37e6:	807b      	strh	r3, [r7, #2]
}
    37e8:	b003      	add	sp, #12
    37ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
			rtc_module->MODE1.CTRL.reg |= RTC_MODE1_CTRL_MODE(1);
    37ec:	883b      	ldrh	r3, [r7, #0]
    37ee:	2204      	movs	r2, #4
    37f0:	4313      	orrs	r3, r2
    37f2:	803b      	strh	r3, [r7, #0]
			if (config->clear_on_match) {
    37f4:	78f3      	ldrb	r3, [r6, #3]
				return STATUS_ERR_INVALID_ARG;
    37f6:	2017      	movs	r0, #23
			if (config->clear_on_match) {
    37f8:	2b00      	cmp	r3, #0
    37fa:	d1f5      	bne.n	37e8 <rtc_count_init+0x84>
				while (rtc_count_is_syncing(module)) {
    37fc:	4d0f      	ldr	r5, [pc, #60]	; (383c <rtc_count_init+0xd8>)
    37fe:	0020      	movs	r0, r4
    3800:	47a8      	blx	r5
    3802:	2800      	cmp	r0, #0
    3804:	d1fb      	bne.n	37fe <rtc_count_init+0x9a>
				rtc_count_set_compare(module, config->compare_values[i],
    3806:	2200      	movs	r2, #0
    3808:	68b1      	ldr	r1, [r6, #8]
    380a:	0020      	movs	r0, r4
    380c:	4b0c      	ldr	r3, [pc, #48]	; (3840 <rtc_count_init+0xdc>)
    380e:	4798      	blx	r3
				while (rtc_count_is_syncing(module)) {
    3810:	4d0a      	ldr	r5, [pc, #40]	; (383c <rtc_count_init+0xd8>)
    3812:	0020      	movs	r0, r4
    3814:	47a8      	blx	r5
    3816:	2800      	cmp	r0, #0
    3818:	d1fb      	bne.n	3812 <rtc_count_init+0xae>
				rtc_count_set_compare(module, config->compare_values[i],
    381a:	2201      	movs	r2, #1
    381c:	68f1      	ldr	r1, [r6, #12]
    381e:	0020      	movs	r0, r4
    3820:	4b07      	ldr	r3, [pc, #28]	; (3840 <rtc_count_init+0xdc>)
    3822:	4798      	blx	r3
    3824:	e7d7      	b.n	37d6 <rtc_count_init+0x72>
    3826:	46c0      	nop			; (mov r8, r8)
    3828:	40000400 	.word	0x40000400
    382c:	000051d1 	.word	0x000051d1
    3830:	00005145 	.word	0x00005145
    3834:	0000368d 	.word	0x0000368d
    3838:	20000c68 	.word	0x20000c68
    383c:	00003641 	.word	0x00003641
    3840:	00003709 	.word	0x00003709

00003844 <_i2c_master_wait_for_sync>:
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    3844:	6801      	ldr	r1, [r0, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    3846:	2207      	movs	r2, #7
    3848:	69cb      	ldr	r3, [r1, #28]
	while (i2c_master_is_syncing(module)) {
    384a:	421a      	tst	r2, r3
    384c:	d1fc      	bne.n	3848 <_i2c_master_wait_for_sync+0x4>
}
    384e:	4770      	bx	lr

00003850 <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
    3850:	b5f0      	push	{r4, r5, r6, r7, lr}
    3852:	46d6      	mov	lr, sl
    3854:	464f      	mov	r7, r9
    3856:	4646      	mov	r6, r8
    3858:	b5c0      	push	{r6, r7, lr}
    385a:	b08a      	sub	sp, #40	; 0x28
    385c:	0006      	movs	r6, r0
    385e:	000f      	movs	r7, r1
    3860:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
    3862:	6031      	str	r1, [r6, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    3864:	0008      	movs	r0, r1
    3866:	4b97      	ldr	r3, [pc, #604]	; (3ac4 <i2c_master_init+0x274>)
    3868:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    386a:	4a97      	ldr	r2, [pc, #604]	; (3ac8 <i2c_master_init+0x278>)
    386c:	6a11      	ldr	r1, [r2, #32]
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    386e:	1c85      	adds	r5, r0, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    3870:	2301      	movs	r3, #1
    3872:	40ab      	lsls	r3, r5
    3874:	430b      	orrs	r3, r1
    3876:	6213      	str	r3, [r2, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    3878:	a909      	add	r1, sp, #36	; 0x24
    387a:	7b23      	ldrb	r3, [r4, #12]
    387c:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    387e:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    3880:	b2c5      	uxtb	r5, r0
    3882:	0028      	movs	r0, r5
    3884:	4b91      	ldr	r3, [pc, #580]	; (3acc <i2c_master_init+0x27c>)
    3886:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    3888:	0028      	movs	r0, r5
    388a:	4b91      	ldr	r3, [pc, #580]	; (3ad0 <i2c_master_init+0x280>)
    388c:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    388e:	7b20      	ldrb	r0, [r4, #12]
    3890:	2100      	movs	r1, #0
    3892:	4b90      	ldr	r3, [pc, #576]	; (3ad4 <i2c_master_init+0x284>)
    3894:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
    3896:	683b      	ldr	r3, [r7, #0]
		return STATUS_ERR_DENIED;
    3898:	201c      	movs	r0, #28
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
    389a:	079b      	lsls	r3, r3, #30
    389c:	d505      	bpl.n	38aa <i2c_master_init+0x5a>
	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
}
    389e:	b00a      	add	sp, #40	; 0x28
    38a0:	bc1c      	pop	{r2, r3, r4}
    38a2:	4690      	mov	r8, r2
    38a4:	4699      	mov	r9, r3
    38a6:	46a2      	mov	sl, r4
    38a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
    38aa:	683b      	ldr	r3, [r7, #0]
		return STATUS_BUSY;
    38ac:	3817      	subs	r0, #23
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
    38ae:	07db      	lsls	r3, r3, #31
    38b0:	d4f5      	bmi.n	389e <i2c_master_init+0x4e>
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
    38b2:	2314      	movs	r3, #20
    38b4:	603b      	str	r3, [r7, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    38b6:	6833      	ldr	r3, [r6, #0]
    38b8:	4698      	mov	r8, r3
	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
    38ba:	0018      	movs	r0, r3
    38bc:	4b81      	ldr	r3, [pc, #516]	; (3ac4 <i2c_master_init+0x274>)
    38be:	4798      	blx	r3
    38c0:	0005      	movs	r5, r0
    38c2:	2380      	movs	r3, #128	; 0x80
    38c4:	aa08      	add	r2, sp, #32
    38c6:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    38c8:	2300      	movs	r3, #0
    38ca:	7053      	strb	r3, [r2, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    38cc:	2201      	movs	r2, #1
    38ce:	a908      	add	r1, sp, #32
    38d0:	708a      	strb	r2, [r1, #2]
	config->powersave    = false;
    38d2:	70cb      	strb	r3, [r1, #3]
	uint32_t pad0 = config->pinmux_pad0;
    38d4:	69e0      	ldr	r0, [r4, #28]
	uint32_t pad1 = config->pinmux_pad1;
    38d6:	6a27      	ldr	r7, [r4, #32]
	if (pad0 == PINMUX_DEFAULT) {
    38d8:	2800      	cmp	r0, #0
    38da:	d100      	bne.n	38de <i2c_master_init+0x8e>
    38dc:	e0af      	b.n	3a3e <i2c_master_init+0x1ee>
	pin_conf.mux_position = pad0 & 0xFFFF;
    38de:	ab08      	add	r3, sp, #32
    38e0:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    38e2:	2302      	movs	r3, #2
    38e4:	aa08      	add	r2, sp, #32
    38e6:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
    38e8:	0c00      	lsrs	r0, r0, #16
    38ea:	b2c0      	uxtb	r0, r0
    38ec:	0011      	movs	r1, r2
    38ee:	4b7a      	ldr	r3, [pc, #488]	; (3ad8 <i2c_master_init+0x288>)
    38f0:	4798      	blx	r3
	if (pad1 == PINMUX_DEFAULT) {
    38f2:	2f00      	cmp	r7, #0
    38f4:	d100      	bne.n	38f8 <i2c_master_init+0xa8>
    38f6:	e0a7      	b.n	3a48 <i2c_master_init+0x1f8>
	pin_conf.mux_position = pad1 & 0xFFFF;
    38f8:	ab08      	add	r3, sp, #32
    38fa:	701f      	strb	r7, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    38fc:	2302      	movs	r3, #2
    38fe:	aa08      	add	r2, sp, #32
    3900:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
    3902:	0c3f      	lsrs	r7, r7, #16
    3904:	b2f8      	uxtb	r0, r7
    3906:	0011      	movs	r1, r2
    3908:	4b73      	ldr	r3, [pc, #460]	; (3ad8 <i2c_master_init+0x288>)
    390a:	4798      	blx	r3
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
    390c:	8aa3      	ldrh	r3, [r4, #20]
    390e:	80f3      	strh	r3, [r6, #6]
	module->buffer_timeout = config->buffer_timeout;
    3910:	8ae3      	ldrh	r3, [r4, #22]
    3912:	8133      	strh	r3, [r6, #8]
	if (config->run_in_standby || system_is_debugger_present()) {
    3914:	7e23      	ldrb	r3, [r4, #24]
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
    3916:	2280      	movs	r2, #128	; 0x80
	if (config->run_in_standby || system_is_debugger_present()) {
    3918:	2b00      	cmp	r3, #0
    391a:	d104      	bne.n	3926 <i2c_master_init+0xd6>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    391c:	4b6f      	ldr	r3, [pc, #444]	; (3adc <i2c_master_init+0x28c>)
    391e:	789b      	ldrb	r3, [r3, #2]
    3920:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
    3922:	0fdb      	lsrs	r3, r3, #31
    3924:	01da      	lsls	r2, r3, #7
	tmp_ctrla |= config->transfer_speed;
    3926:	68a1      	ldr	r1, [r4, #8]
    3928:	6923      	ldr	r3, [r4, #16]
    392a:	430b      	orrs	r3, r1
    392c:	4313      	orrs	r3, r2
	if (config->scl_low_timeout) {
    392e:	2224      	movs	r2, #36	; 0x24
    3930:	5ca2      	ldrb	r2, [r4, r2]
    3932:	2a00      	cmp	r2, #0
    3934:	d002      	beq.n	393c <i2c_master_init+0xec>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
    3936:	2280      	movs	r2, #128	; 0x80
    3938:	05d2      	lsls	r2, r2, #23
    393a:	4313      	orrs	r3, r2
		tmp_ctrla |= config->inactive_timeout;
    393c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    393e:	4313      	orrs	r3, r2
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
    3940:	222c      	movs	r2, #44	; 0x2c
    3942:	5ca2      	ldrb	r2, [r4, r2]
    3944:	2a00      	cmp	r2, #0
    3946:	d103      	bne.n	3950 <i2c_master_init+0x100>
    3948:	2280      	movs	r2, #128	; 0x80
    394a:	0492      	lsls	r2, r2, #18
    394c:	4291      	cmp	r1, r2
    394e:	d102      	bne.n	3956 <i2c_master_init+0x106>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
    3950:	2280      	movs	r2, #128	; 0x80
    3952:	0512      	lsls	r2, r2, #20
    3954:	4313      	orrs	r3, r2
	if (config->slave_scl_low_extend_timeout) {
    3956:	222d      	movs	r2, #45	; 0x2d
    3958:	5ca2      	ldrb	r2, [r4, r2]
    395a:	2a00      	cmp	r2, #0
    395c:	d002      	beq.n	3964 <i2c_master_init+0x114>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
    395e:	2280      	movs	r2, #128	; 0x80
    3960:	0412      	lsls	r2, r2, #16
    3962:	4313      	orrs	r3, r2
	if (config->master_scl_low_extend_timeout) {
    3964:	222e      	movs	r2, #46	; 0x2e
    3966:	5ca2      	ldrb	r2, [r4, r2]
    3968:	2a00      	cmp	r2, #0
    396a:	d002      	beq.n	3972 <i2c_master_init+0x122>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
    396c:	2280      	movs	r2, #128	; 0x80
    396e:	03d2      	lsls	r2, r2, #15
    3970:	4313      	orrs	r3, r2
	i2c_module->CTRLA.reg |= tmp_ctrla;
    3972:	4642      	mov	r2, r8
    3974:	6812      	ldr	r2, [r2, #0]
    3976:	4313      	orrs	r3, r2
    3978:	4642      	mov	r2, r8
    397a:	6013      	str	r3, [r2, #0]
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
    397c:	2380      	movs	r3, #128	; 0x80
    397e:	005b      	lsls	r3, r3, #1
    3980:	6053      	str	r3, [r2, #4]
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
    3982:	0028      	movs	r0, r5
    3984:	3014      	adds	r0, #20
    3986:	b2c0      	uxtb	r0, r0
    3988:	4b55      	ldr	r3, [pc, #340]	; (3ae0 <i2c_master_init+0x290>)
    398a:	4798      	blx	r3
    398c:	9007      	str	r0, [sp, #28]
	uint32_t fscl        = 1000 * config->baud_rate;
    398e:	23fa      	movs	r3, #250	; 0xfa
    3990:	009b      	lsls	r3, r3, #2
    3992:	6822      	ldr	r2, [r4, #0]
    3994:	435a      	muls	r2, r3
    3996:	4691      	mov	r9, r2
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
    3998:	6863      	ldr	r3, [r4, #4]
    399a:	469a      	mov	sl, r3
	tmp_baud = (int32_t)(div_ceil(
    399c:	4d51      	ldr	r5, [pc, #324]	; (3ae4 <i2c_master_init+0x294>)
    399e:	47a8      	blx	r5
    39a0:	9000      	str	r0, [sp, #0]
    39a2:	9101      	str	r1, [sp, #4]
    39a4:	464b      	mov	r3, r9
    39a6:	0058      	lsls	r0, r3, #1
    39a8:	47a8      	blx	r5
    39aa:	9002      	str	r0, [sp, #8]
    39ac:	9103      	str	r1, [sp, #12]
    39ae:	8e20      	ldrh	r0, [r4, #48]	; 0x30
    39b0:	47a8      	blx	r5
    39b2:	9004      	str	r0, [sp, #16]
    39b4:	9105      	str	r1, [sp, #20]
    39b6:	4f4c      	ldr	r7, [pc, #304]	; (3ae8 <i2c_master_init+0x298>)
    39b8:	4a4c      	ldr	r2, [pc, #304]	; (3aec <i2c_master_init+0x29c>)
    39ba:	4b4d      	ldr	r3, [pc, #308]	; (3af0 <i2c_master_init+0x2a0>)
    39bc:	9800      	ldr	r0, [sp, #0]
    39be:	9901      	ldr	r1, [sp, #4]
    39c0:	47b8      	blx	r7
    39c2:	0002      	movs	r2, r0
    39c4:	000b      	movs	r3, r1
    39c6:	9804      	ldr	r0, [sp, #16]
    39c8:	9905      	ldr	r1, [sp, #20]
    39ca:	47b8      	blx	r7
    39cc:	4e49      	ldr	r6, [pc, #292]	; (3af4 <i2c_master_init+0x2a4>)
    39ce:	2200      	movs	r2, #0
    39d0:	4b49      	ldr	r3, [pc, #292]	; (3af8 <i2c_master_init+0x2a8>)
    39d2:	47b0      	blx	r6
    39d4:	9004      	str	r0, [sp, #16]
    39d6:	9105      	str	r1, [sp, #20]
    39d8:	4648      	mov	r0, r9
    39da:	47a8      	blx	r5
    39dc:	0002      	movs	r2, r0
    39de:	000b      	movs	r3, r1
    39e0:	9804      	ldr	r0, [sp, #16]
    39e2:	9905      	ldr	r1, [sp, #20]
    39e4:	47b8      	blx	r7
    39e6:	0002      	movs	r2, r0
    39e8:	000b      	movs	r3, r1
    39ea:	4d44      	ldr	r5, [pc, #272]	; (3afc <i2c_master_init+0x2ac>)
    39ec:	9800      	ldr	r0, [sp, #0]
    39ee:	9901      	ldr	r1, [sp, #4]
    39f0:	47a8      	blx	r5
    39f2:	9a02      	ldr	r2, [sp, #8]
    39f4:	9b03      	ldr	r3, [sp, #12]
    39f6:	47b0      	blx	r6
    39f8:	2200      	movs	r2, #0
    39fa:	4b41      	ldr	r3, [pc, #260]	; (3b00 <i2c_master_init+0x2b0>)
    39fc:	47a8      	blx	r5
    39fe:	9a02      	ldr	r2, [sp, #8]
    3a00:	9b03      	ldr	r3, [sp, #12]
    3a02:	4d40      	ldr	r5, [pc, #256]	; (3b04 <i2c_master_init+0x2b4>)
    3a04:	47a8      	blx	r5
    3a06:	4b40      	ldr	r3, [pc, #256]	; (3b08 <i2c_master_init+0x2b8>)
    3a08:	4798      	blx	r3
    3a0a:	0005      	movs	r5, r0
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
    3a0c:	2380      	movs	r3, #128	; 0x80
    3a0e:	049b      	lsls	r3, r3, #18
    3a10:	68a2      	ldr	r2, [r4, #8]
    3a12:	429a      	cmp	r2, r3
    3a14:	d01e      	beq.n	3a54 <i2c_master_init+0x204>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
    3a16:	0003      	movs	r3, r0
    3a18:	2040      	movs	r0, #64	; 0x40
    3a1a:	2dff      	cmp	r5, #255	; 0xff
    3a1c:	d900      	bls.n	3a20 <i2c_master_init+0x1d0>
    3a1e:	e73e      	b.n	389e <i2c_master_init+0x4e>
	int32_t tmp_baudlow_hs = 0;
    3a20:	2400      	movs	r4, #0
	int32_t tmp_baud_hs = 0;
    3a22:	2000      	movs	r0, #0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    3a24:	25ff      	movs	r5, #255	; 0xff
    3a26:	401d      	ands	r5, r3
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
    3a28:	0624      	lsls	r4, r4, #24
    3a2a:	4325      	orrs	r5, r4
    3a2c:	0400      	lsls	r0, r0, #16
    3a2e:	23ff      	movs	r3, #255	; 0xff
    3a30:	041b      	lsls	r3, r3, #16
    3a32:	4018      	ands	r0, r3
    3a34:	4305      	orrs	r5, r0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    3a36:	4643      	mov	r3, r8
    3a38:	60dd      	str	r5, [r3, #12]
	enum status_code tmp_status_code = STATUS_OK;
    3a3a:	2000      	movs	r0, #0
    3a3c:	e72f      	b.n	389e <i2c_master_init+0x4e>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
    3a3e:	2100      	movs	r1, #0
    3a40:	4640      	mov	r0, r8
    3a42:	4b32      	ldr	r3, [pc, #200]	; (3b0c <i2c_master_init+0x2bc>)
    3a44:	4798      	blx	r3
    3a46:	e74a      	b.n	38de <i2c_master_init+0x8e>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
    3a48:	2101      	movs	r1, #1
    3a4a:	4640      	mov	r0, r8
    3a4c:	4b2f      	ldr	r3, [pc, #188]	; (3b0c <i2c_master_init+0x2bc>)
    3a4e:	4798      	blx	r3
    3a50:	0007      	movs	r7, r0
    3a52:	e751      	b.n	38f8 <i2c_master_init+0xa8>
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
    3a54:	26fa      	movs	r6, #250	; 0xfa
    3a56:	00b6      	lsls	r6, r6, #2
    3a58:	4653      	mov	r3, sl
    3a5a:	435e      	muls	r6, r3
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
    3a5c:	9800      	ldr	r0, [sp, #0]
    3a5e:	9901      	ldr	r1, [sp, #4]
    3a60:	0002      	movs	r2, r0
    3a62:	000b      	movs	r3, r1
    3a64:	4c23      	ldr	r4, [pc, #140]	; (3af4 <i2c_master_init+0x2a4>)
    3a66:	47a0      	blx	r4
    3a68:	9000      	str	r0, [sp, #0]
    3a6a:	9101      	str	r1, [sp, #4]
    3a6c:	0030      	movs	r0, r6
    3a6e:	4b1d      	ldr	r3, [pc, #116]	; (3ae4 <i2c_master_init+0x294>)
    3a70:	4798      	blx	r3
    3a72:	2200      	movs	r2, #0
    3a74:	4b26      	ldr	r3, [pc, #152]	; (3b10 <i2c_master_init+0x2c0>)
    3a76:	47b8      	blx	r7
    3a78:	0002      	movs	r2, r0
    3a7a:	000b      	movs	r3, r1
    3a7c:	9800      	ldr	r0, [sp, #0]
    3a7e:	9901      	ldr	r1, [sp, #4]
    3a80:	4c20      	ldr	r4, [pc, #128]	; (3b04 <i2c_master_init+0x2b4>)
    3a82:	47a0      	blx	r4
    3a84:	2200      	movs	r2, #0
    3a86:	4b1e      	ldr	r3, [pc, #120]	; (3b00 <i2c_master_init+0x2b0>)
    3a88:	4c1c      	ldr	r4, [pc, #112]	; (3afc <i2c_master_init+0x2ac>)
    3a8a:	47a0      	blx	r4
    3a8c:	4b1e      	ldr	r3, [pc, #120]	; (3b08 <i2c_master_init+0x2b8>)
    3a8e:	4798      	blx	r3
    3a90:	1e04      	subs	r4, r0, #0
		if (tmp_baudlow_hs) {
    3a92:	d00c      	beq.n	3aae <i2c_master_init+0x25e>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
    3a94:	0031      	movs	r1, r6
    3a96:	9807      	ldr	r0, [sp, #28]
    3a98:	4b1e      	ldr	r3, [pc, #120]	; (3b14 <i2c_master_init+0x2c4>)
    3a9a:	4798      	blx	r3
    3a9c:	3802      	subs	r0, #2
    3a9e:	1b00      	subs	r0, r0, r4
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
    3aa0:	002b      	movs	r3, r5
    3aa2:	2dff      	cmp	r5, #255	; 0xff
    3aa4:	d80c      	bhi.n	3ac0 <i2c_master_init+0x270>
    3aa6:	28ff      	cmp	r0, #255	; 0xff
    3aa8:	d9bc      	bls.n	3a24 <i2c_master_init+0x1d4>
    3aaa:	2040      	movs	r0, #64	; 0x40
    3aac:	e6f7      	b.n	389e <i2c_master_init+0x4e>
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
    3aae:	0071      	lsls	r1, r6, #1
    3ab0:	1e48      	subs	r0, r1, #1
    3ab2:	9b07      	ldr	r3, [sp, #28]
    3ab4:	469c      	mov	ip, r3
    3ab6:	4460      	add	r0, ip
    3ab8:	4b16      	ldr	r3, [pc, #88]	; (3b14 <i2c_master_init+0x2c4>)
    3aba:	4798      	blx	r3
    3abc:	3801      	subs	r0, #1
    3abe:	e7ef      	b.n	3aa0 <i2c_master_init+0x250>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
    3ac0:	2040      	movs	r0, #64	; 0x40
    3ac2:	e6ec      	b.n	389e <i2c_master_init+0x4e>
    3ac4:	00004011 	.word	0x00004011
    3ac8:	40000400 	.word	0x40000400
    3acc:	000051d1 	.word	0x000051d1
    3ad0:	00005145 	.word	0x00005145
    3ad4:	00003e4d 	.word	0x00003e4d
    3ad8:	000052c9 	.word	0x000052c9
    3adc:	41002000 	.word	0x41002000
    3ae0:	000051ed 	.word	0x000051ed
    3ae4:	0000e8d5 	.word	0x0000e8d5
    3ae8:	0000dd41 	.word	0x0000dd41
    3aec:	e826d695 	.word	0xe826d695
    3af0:	3e112e0b 	.word	0x3e112e0b
    3af4:	0000d0b9 	.word	0x0000d0b9
    3af8:	40240000 	.word	0x40240000
    3afc:	0000e241 	.word	0x0000e241
    3b00:	3ff00000 	.word	0x3ff00000
    3b04:	0000d6d9 	.word	0x0000d6d9
    3b08:	0000e86d 	.word	0x0000e86d
    3b0c:	00003e99 	.word	0x00003e99
    3b10:	40080000 	.word	0x40080000
    3b14:	0000cd79 	.word	0x0000cd79

00003b18 <_i2c_master_address_response>:
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    3b18:	6803      	ldr	r3, [r0, #0]

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
    3b1a:	7e1a      	ldrb	r2, [r3, #24]
    3b1c:	0792      	lsls	r2, r2, #30
    3b1e:	d507      	bpl.n	3b30 <_i2c_master_address_response+0x18>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    3b20:	2202      	movs	r2, #2
    3b22:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    3b24:	8b5b      	ldrh	r3, [r3, #26]
    3b26:	079b      	lsls	r3, r3, #30
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
    3b28:	2041      	movs	r0, #65	; 0x41

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
	}

	return STATUS_OK;
    3b2a:	17db      	asrs	r3, r3, #31
    3b2c:	4018      	ands	r0, r3
}
    3b2e:	4770      	bx	lr
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    3b30:	8b5a      	ldrh	r2, [r3, #26]
    3b32:	0752      	lsls	r2, r2, #29
    3b34:	d506      	bpl.n	3b44 <_i2c_master_address_response+0x2c>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    3b36:	6859      	ldr	r1, [r3, #4]
    3b38:	22c0      	movs	r2, #192	; 0xc0
    3b3a:	0292      	lsls	r2, r2, #10
    3b3c:	430a      	orrs	r2, r1
    3b3e:	605a      	str	r2, [r3, #4]
		return STATUS_ERR_BAD_ADDRESS;
    3b40:	2018      	movs	r0, #24
    3b42:	e7f4      	b.n	3b2e <_i2c_master_address_response+0x16>
	return STATUS_OK;
    3b44:	2000      	movs	r0, #0
    3b46:	e7f2      	b.n	3b2e <_i2c_master_address_response+0x16>

00003b48 <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
    3b48:	b530      	push	{r4, r5, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    3b4a:	6802      	ldr	r2, [r0, #0]

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
    3b4c:	2300      	movs	r3, #0
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    3b4e:	2401      	movs	r4, #1
    3b50:	2502      	movs	r5, #2
    3b52:	7e11      	ldrb	r1, [r2, #24]
    3b54:	4221      	tst	r1, r4
    3b56:	d10b      	bne.n	3b70 <_i2c_master_wait_for_bus+0x28>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
    3b58:	7e11      	ldrb	r1, [r2, #24]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    3b5a:	4229      	tst	r1, r5
    3b5c:	d106      	bne.n	3b6c <_i2c_master_wait_for_bus+0x24>

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
    3b5e:	3301      	adds	r3, #1
    3b60:	b29b      	uxth	r3, r3
    3b62:	8901      	ldrh	r1, [r0, #8]
    3b64:	4299      	cmp	r1, r3
    3b66:	d8f4      	bhi.n	3b52 <_i2c_master_wait_for_bus+0xa>
			return STATUS_ERR_TIMEOUT;
    3b68:	2012      	movs	r0, #18
    3b6a:	e002      	b.n	3b72 <_i2c_master_wait_for_bus+0x2a>
		}
	}
	return STATUS_OK;
    3b6c:	2000      	movs	r0, #0
    3b6e:	e000      	b.n	3b72 <_i2c_master_wait_for_bus+0x2a>
    3b70:	2000      	movs	r0, #0
}
    3b72:	bd30      	pop	{r4, r5, pc}

00003b74 <_i2c_master_send_hs_master_code>:
 * \retval STATUS_OK           No error happen
 */
enum status_code _i2c_master_send_hs_master_code(
		struct i2c_master_module *const module,
		uint8_t hs_master_code)
{
    3b74:	b510      	push	{r4, lr}
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    3b76:	6804      	ldr	r4, [r0, #0]
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    3b78:	6862      	ldr	r2, [r4, #4]
    3b7a:	2380      	movs	r3, #128	; 0x80
    3b7c:	02db      	lsls	r3, r3, #11
    3b7e:	4313      	orrs	r3, r2
    3b80:	6063      	str	r3, [r4, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
    3b82:	6261      	str	r1, [r4, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    3b84:	4b02      	ldr	r3, [pc, #8]	; (3b90 <_i2c_master_send_hs_master_code+0x1c>)
    3b86:	4798      	blx	r3
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
    3b88:	2301      	movs	r3, #1
    3b8a:	7623      	strb	r3, [r4, #24]

	return tmp_status;
}
    3b8c:	bd10      	pop	{r4, pc}
    3b8e:	46c0      	nop			; (mov r8, r8)
    3b90:	00003b49 	.word	0x00003b49

00003b94 <_i2c_master_write_packet>:
 *                                      acknowledged the address
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    3b94:	b5f0      	push	{r4, r5, r6, r7, lr}
    3b96:	46de      	mov	lr, fp
    3b98:	4657      	mov	r7, sl
    3b9a:	464e      	mov	r6, r9
    3b9c:	4645      	mov	r5, r8
    3b9e:	b5e0      	push	{r5, r6, r7, lr}
    3ba0:	b083      	sub	sp, #12
    3ba2:	0006      	movs	r6, r0
    3ba4:	000f      	movs	r7, r1
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    3ba6:	6805      	ldr	r5, [r0, #0]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
    3ba8:	884c      	ldrh	r4, [r1, #2]

	_i2c_master_wait_for_sync(module);
    3baa:	4b32      	ldr	r3, [pc, #200]	; (3c74 <_i2c_master_write_packet+0xe0>)
    3bac:	4798      	blx	r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
    3bae:	7a7b      	ldrb	r3, [r7, #9]
    3bb0:	2b00      	cmp	r3, #0
    3bb2:	d11d      	bne.n	3bf0 <_i2c_master_write_packet+0x5c>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    3bb4:	686b      	ldr	r3, [r5, #4]
    3bb6:	4a30      	ldr	r2, [pc, #192]	; (3c78 <_i2c_master_write_packet+0xe4>)
    3bb8:	4013      	ands	r3, r2
    3bba:	606b      	str	r3, [r5, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
    3bbc:	7a3b      	ldrb	r3, [r7, #8]
    3bbe:	2b00      	cmp	r3, #0
    3bc0:	d01b      	beq.n	3bfa <_i2c_master_write_packet+0x66>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    3bc2:	883b      	ldrh	r3, [r7, #0]
    3bc4:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    3bc6:	7a7a      	ldrb	r2, [r7, #9]
    3bc8:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    3bca:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    3bcc:	2280      	movs	r2, #128	; 0x80
    3bce:	0212      	lsls	r2, r2, #8
    3bd0:	4313      	orrs	r3, r2
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    3bd2:	626b      	str	r3, [r5, #36]	; 0x24
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
	}
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    3bd4:	0030      	movs	r0, r6
    3bd6:	4b29      	ldr	r3, [pc, #164]	; (3c7c <_i2c_master_write_packet+0xe8>)
    3bd8:	4798      	blx	r3
    3bda:	9001      	str	r0, [sp, #4]

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
    3bdc:	2800      	cmp	r0, #0
    3bde:	d013      	beq.n	3c08 <_i2c_master_write_packet+0x74>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
		}
	}

	return tmp_status;
}
    3be0:	9801      	ldr	r0, [sp, #4]
    3be2:	b003      	add	sp, #12
    3be4:	bc3c      	pop	{r2, r3, r4, r5}
    3be6:	4690      	mov	r8, r2
    3be8:	4699      	mov	r9, r3
    3bea:	46a2      	mov	sl, r4
    3bec:	46ab      	mov	fp, r5
    3bee:	bdf0      	pop	{r4, r5, r6, r7, pc}
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
    3bf0:	7ab9      	ldrb	r1, [r7, #10]
    3bf2:	0030      	movs	r0, r6
    3bf4:	4b22      	ldr	r3, [pc, #136]	; (3c80 <_i2c_master_write_packet+0xec>)
    3bf6:	4798      	blx	r3
    3bf8:	e7dc      	b.n	3bb4 <_i2c_master_write_packet+0x20>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    3bfa:	883b      	ldrh	r3, [r7, #0]
    3bfc:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
    3bfe:	7a7a      	ldrb	r2, [r7, #9]
    3c00:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    3c02:	4313      	orrs	r3, r2
    3c04:	626b      	str	r3, [r5, #36]	; 0x24
    3c06:	e7e5      	b.n	3bd4 <_i2c_master_write_packet+0x40>
		tmp_status = _i2c_master_address_response(module);
    3c08:	0030      	movs	r0, r6
    3c0a:	4b1e      	ldr	r3, [pc, #120]	; (3c84 <_i2c_master_write_packet+0xf0>)
    3c0c:	4798      	blx	r3
    3c0e:	1e03      	subs	r3, r0, #0
    3c10:	9001      	str	r0, [sp, #4]
	if (tmp_status == STATUS_OK) {
    3c12:	d1e5      	bne.n	3be0 <_i2c_master_write_packet+0x4c>
    3c14:	46a0      	mov	r8, r4
    3c16:	2400      	movs	r4, #0
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    3c18:	3320      	adds	r3, #32
    3c1a:	4699      	mov	r9, r3
			_i2c_master_wait_for_sync(module);
    3c1c:	4b15      	ldr	r3, [pc, #84]	; (3c74 <_i2c_master_write_packet+0xe0>)
    3c1e:	469b      	mov	fp, r3
			tmp_status = _i2c_master_wait_for_bus(module);
    3c20:	4b16      	ldr	r3, [pc, #88]	; (3c7c <_i2c_master_write_packet+0xe8>)
    3c22:	469a      	mov	sl, r3
		while (tmp_data_length--) {
    3c24:	4544      	cmp	r4, r8
    3c26:	d015      	beq.n	3c54 <_i2c_master_write_packet+0xc0>
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    3c28:	8b6b      	ldrh	r3, [r5, #26]
    3c2a:	464a      	mov	r2, r9
    3c2c:	4213      	tst	r3, r2
    3c2e:	d01d      	beq.n	3c6c <_i2c_master_write_packet+0xd8>
			_i2c_master_wait_for_sync(module);
    3c30:	0030      	movs	r0, r6
    3c32:	47d8      	blx	fp
			i2c_module->DATA.reg = packet->data[buffer_counter++];
    3c34:	687b      	ldr	r3, [r7, #4]
    3c36:	5d1a      	ldrb	r2, [r3, r4]
    3c38:	2328      	movs	r3, #40	; 0x28
    3c3a:	54ea      	strb	r2, [r5, r3]
			tmp_status = _i2c_master_wait_for_bus(module);
    3c3c:	0030      	movs	r0, r6
    3c3e:	47d0      	blx	sl
			if (tmp_status != STATUS_OK) {
    3c40:	2800      	cmp	r0, #0
    3c42:	d106      	bne.n	3c52 <_i2c_master_write_packet+0xbe>
			if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    3c44:	8b6b      	ldrh	r3, [r5, #26]
    3c46:	3401      	adds	r4, #1
    3c48:	075b      	lsls	r3, r3, #29
    3c4a:	d5eb      	bpl.n	3c24 <_i2c_master_write_packet+0x90>
				tmp_status = STATUS_ERR_OVERFLOW;
    3c4c:	231e      	movs	r3, #30
    3c4e:	9301      	str	r3, [sp, #4]
    3c50:	e000      	b.n	3c54 <_i2c_master_write_packet+0xc0>
			tmp_status = _i2c_master_wait_for_bus(module);
    3c52:	9001      	str	r0, [sp, #4]
		if (module->send_stop) {
    3c54:	7ab3      	ldrb	r3, [r6, #10]
    3c56:	2b00      	cmp	r3, #0
    3c58:	d0c2      	beq.n	3be0 <_i2c_master_write_packet+0x4c>
			_i2c_master_wait_for_sync(module);
    3c5a:	0030      	movs	r0, r6
    3c5c:	4b05      	ldr	r3, [pc, #20]	; (3c74 <_i2c_master_write_packet+0xe0>)
    3c5e:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    3c60:	686a      	ldr	r2, [r5, #4]
    3c62:	23c0      	movs	r3, #192	; 0xc0
    3c64:	029b      	lsls	r3, r3, #10
    3c66:	4313      	orrs	r3, r2
    3c68:	606b      	str	r3, [r5, #4]
    3c6a:	e7b9      	b.n	3be0 <_i2c_master_write_packet+0x4c>
				return STATUS_ERR_PACKET_COLLISION;
    3c6c:	2341      	movs	r3, #65	; 0x41
    3c6e:	9301      	str	r3, [sp, #4]
    3c70:	e7b6      	b.n	3be0 <_i2c_master_write_packet+0x4c>
    3c72:	46c0      	nop			; (mov r8, r8)
    3c74:	00003845 	.word	0x00003845
    3c78:	fffbffff 	.word	0xfffbffff
    3c7c:	00003b49 	.word	0x00003b49
    3c80:	00003b75 	.word	0x00003b75
    3c84:	00003b19 	.word	0x00003b19

00003c88 <i2c_master_write_packet_wait_no_stop>:
 *                                      more data
 */
enum status_code i2c_master_write_packet_wait_no_stop(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    3c88:	b510      	push	{r4, lr}
	if (module->buffer_remaining > 0) {
		return STATUS_BUSY;
	}
#endif

	module->send_stop = false;
    3c8a:	2300      	movs	r3, #0
    3c8c:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
    3c8e:	3301      	adds	r3, #1
    3c90:	72c3      	strb	r3, [r0, #11]

	return _i2c_master_write_packet(module, packet);
    3c92:	4b01      	ldr	r3, [pc, #4]	; (3c98 <i2c_master_write_packet_wait_no_stop+0x10>)
    3c94:	4798      	blx	r3
}
    3c96:	bd10      	pop	{r4, pc}
    3c98:	00003b95 	.word	0x00003b95

00003c9c <i2c_master_send_stop>:
 *       function must be used.
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
void i2c_master_send_stop(struct i2c_master_module *const module)
{
    3c9c:	b510      	push	{r4, lr}
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    3c9e:	6804      	ldr	r4, [r0, #0]

	/* Send stop command */
	_i2c_master_wait_for_sync(module);
    3ca0:	4b03      	ldr	r3, [pc, #12]	; (3cb0 <i2c_master_send_stop+0x14>)
    3ca2:	4798      	blx	r3
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    3ca4:	6862      	ldr	r2, [r4, #4]
    3ca6:	23c0      	movs	r3, #192	; 0xc0
    3ca8:	029b      	lsls	r3, r3, #10
    3caa:	4313      	orrs	r3, r2
    3cac:	6063      	str	r3, [r4, #4]
}
    3cae:	bd10      	pop	{r4, pc}
    3cb0:	00003845 	.word	0x00003845

00003cb4 <i2c_master_write_byte>:
 *                                      acknowledged the address
 */
enum status_code i2c_master_write_byte(
		struct i2c_master_module *const module,
		uint8_t byte)
{
    3cb4:	b570      	push	{r4, r5, r6, lr}
    3cb6:	0004      	movs	r4, r0
    3cb8:	000e      	movs	r6, r1
  	enum status_code tmp_status;
  	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    3cba:	6805      	ldr	r5, [r0, #0]

	/* Write byte to slave. */
	_i2c_master_wait_for_sync(module);
    3cbc:	4b03      	ldr	r3, [pc, #12]	; (3ccc <i2c_master_write_byte+0x18>)
    3cbe:	4798      	blx	r3
	i2c_module->DATA.reg = byte;
    3cc0:	2328      	movs	r3, #40	; 0x28
    3cc2:	54ee      	strb	r6, [r5, r3]
	/* Wait for response. */
	tmp_status = _i2c_master_wait_for_bus(module);
    3cc4:	0020      	movs	r0, r4
    3cc6:	4b02      	ldr	r3, [pc, #8]	; (3cd0 <i2c_master_write_byte+0x1c>)
    3cc8:	4798      	blx	r3
	return tmp_status;
}
    3cca:	bd70      	pop	{r4, r5, r6, pc}
    3ccc:	00003845 	.word	0x00003845
    3cd0:	00003b49 	.word	0x00003b49

00003cd4 <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
    3cd4:	b5f0      	push	{r4, r5, r6, r7, lr}
    3cd6:	46de      	mov	lr, fp
    3cd8:	4657      	mov	r7, sl
    3cda:	464e      	mov	r6, r9
    3cdc:	4645      	mov	r5, r8
    3cde:	b5e0      	push	{r5, r6, r7, lr}
    3ce0:	b087      	sub	sp, #28
    3ce2:	4680      	mov	r8, r0
    3ce4:	9104      	str	r1, [sp, #16]
    3ce6:	0016      	movs	r6, r2
    3ce8:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    3cea:	2200      	movs	r2, #0
    3cec:	2300      	movs	r3, #0
    3cee:	2100      	movs	r1, #0
    3cf0:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
    3cf2:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    3cf4:	2001      	movs	r0, #1
    3cf6:	0021      	movs	r1, r4
    3cf8:	9600      	str	r6, [sp, #0]
    3cfa:	9701      	str	r7, [sp, #4]
    3cfc:	465c      	mov	r4, fp
    3cfe:	9403      	str	r4, [sp, #12]
    3d00:	4644      	mov	r4, r8
    3d02:	9405      	str	r4, [sp, #20]
    3d04:	e013      	b.n	3d2e <long_division+0x5a>
    3d06:	2420      	movs	r4, #32
    3d08:	1a64      	subs	r4, r4, r1
    3d0a:	0005      	movs	r5, r0
    3d0c:	40e5      	lsrs	r5, r4
    3d0e:	46a8      	mov	r8, r5
    3d10:	e014      	b.n	3d3c <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
    3d12:	9c00      	ldr	r4, [sp, #0]
    3d14:	9d01      	ldr	r5, [sp, #4]
    3d16:	1b12      	subs	r2, r2, r4
    3d18:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    3d1a:	465c      	mov	r4, fp
    3d1c:	464d      	mov	r5, r9
    3d1e:	432c      	orrs	r4, r5
    3d20:	46a3      	mov	fp, r4
    3d22:	9c03      	ldr	r4, [sp, #12]
    3d24:	4645      	mov	r5, r8
    3d26:	432c      	orrs	r4, r5
    3d28:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
    3d2a:	3901      	subs	r1, #1
    3d2c:	d325      	bcc.n	3d7a <long_division+0xa6>
		bit_shift = (uint64_t)1 << i;
    3d2e:	2420      	movs	r4, #32
    3d30:	4264      	negs	r4, r4
    3d32:	190c      	adds	r4, r1, r4
    3d34:	d4e7      	bmi.n	3d06 <long_division+0x32>
    3d36:	0005      	movs	r5, r0
    3d38:	40a5      	lsls	r5, r4
    3d3a:	46a8      	mov	r8, r5
    3d3c:	0004      	movs	r4, r0
    3d3e:	408c      	lsls	r4, r1
    3d40:	46a1      	mov	r9, r4
		r = r << 1;
    3d42:	1892      	adds	r2, r2, r2
    3d44:	415b      	adcs	r3, r3
    3d46:	0014      	movs	r4, r2
    3d48:	001d      	movs	r5, r3
		if (n & bit_shift) {
    3d4a:	9e05      	ldr	r6, [sp, #20]
    3d4c:	464f      	mov	r7, r9
    3d4e:	403e      	ands	r6, r7
    3d50:	46b4      	mov	ip, r6
    3d52:	9e04      	ldr	r6, [sp, #16]
    3d54:	4647      	mov	r7, r8
    3d56:	403e      	ands	r6, r7
    3d58:	46b2      	mov	sl, r6
    3d5a:	4666      	mov	r6, ip
    3d5c:	4657      	mov	r7, sl
    3d5e:	433e      	orrs	r6, r7
    3d60:	d003      	beq.n	3d6a <long_division+0x96>
			r |= 0x01;
    3d62:	0006      	movs	r6, r0
    3d64:	4326      	orrs	r6, r4
    3d66:	0032      	movs	r2, r6
    3d68:	002b      	movs	r3, r5
		if (r >= d) {
    3d6a:	9c00      	ldr	r4, [sp, #0]
    3d6c:	9d01      	ldr	r5, [sp, #4]
    3d6e:	429d      	cmp	r5, r3
    3d70:	d8db      	bhi.n	3d2a <long_division+0x56>
    3d72:	d1ce      	bne.n	3d12 <long_division+0x3e>
    3d74:	4294      	cmp	r4, r2
    3d76:	d8d8      	bhi.n	3d2a <long_division+0x56>
    3d78:	e7cb      	b.n	3d12 <long_division+0x3e>
    3d7a:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
    3d7c:	4658      	mov	r0, fp
    3d7e:	0019      	movs	r1, r3
    3d80:	b007      	add	sp, #28
    3d82:	bc3c      	pop	{r2, r3, r4, r5}
    3d84:	4690      	mov	r8, r2
    3d86:	4699      	mov	r9, r3
    3d88:	46a2      	mov	sl, r4
    3d8a:	46ab      	mov	fp, r5
    3d8c:	bdf0      	pop	{r4, r5, r6, r7, pc}

00003d8e <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    3d8e:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    3d90:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    3d92:	2340      	movs	r3, #64	; 0x40
    3d94:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
    3d96:	4281      	cmp	r1, r0
    3d98:	d202      	bcs.n	3da0 <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
    3d9a:	0018      	movs	r0, r3
    3d9c:	bd10      	pop	{r4, pc}
		baud_calculated++;
    3d9e:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
    3da0:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    3da2:	1c63      	adds	r3, r4, #1
    3da4:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
    3da6:	4288      	cmp	r0, r1
    3da8:	d9f9      	bls.n	3d9e <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    3daa:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
    3dac:	2cff      	cmp	r4, #255	; 0xff
    3dae:	d8f4      	bhi.n	3d9a <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
    3db0:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    3db2:	2300      	movs	r3, #0
    3db4:	e7f1      	b.n	3d9a <_sercom_get_sync_baud_val+0xc>
	...

00003db8 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    3db8:	b5f0      	push	{r4, r5, r6, r7, lr}
    3dba:	b083      	sub	sp, #12
    3dbc:	000f      	movs	r7, r1
    3dbe:	0016      	movs	r6, r2
    3dc0:	aa08      	add	r2, sp, #32
    3dc2:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    3dc4:	0004      	movs	r4, r0
    3dc6:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    3dc8:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
    3dca:	42bc      	cmp	r4, r7
    3dcc:	d902      	bls.n	3dd4 <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
    3dce:	0010      	movs	r0, r2
    3dd0:	b003      	add	sp, #12
    3dd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    3dd4:	2b00      	cmp	r3, #0
    3dd6:	d114      	bne.n	3e02 <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    3dd8:	0002      	movs	r2, r0
    3dda:	0008      	movs	r0, r1
    3ddc:	2100      	movs	r1, #0
    3dde:	4c19      	ldr	r4, [pc, #100]	; (3e44 <_sercom_get_async_baud_val+0x8c>)
    3de0:	47a0      	blx	r4
    3de2:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
    3de4:	003a      	movs	r2, r7
    3de6:	2300      	movs	r3, #0
    3de8:	2000      	movs	r0, #0
    3dea:	4c17      	ldr	r4, [pc, #92]	; (3e48 <_sercom_get_async_baud_val+0x90>)
    3dec:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
    3dee:	2200      	movs	r2, #0
    3df0:	2301      	movs	r3, #1
    3df2:	1a12      	subs	r2, r2, r0
    3df4:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
    3df6:	0c12      	lsrs	r2, r2, #16
    3df8:	041b      	lsls	r3, r3, #16
    3dfa:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
    3dfc:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
    3dfe:	2200      	movs	r2, #0
    3e00:	e7e5      	b.n	3dce <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
    3e02:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    3e04:	2b01      	cmp	r3, #1
    3e06:	d1f9      	bne.n	3dfc <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
    3e08:	000a      	movs	r2, r1
    3e0a:	2300      	movs	r3, #0
    3e0c:	2100      	movs	r1, #0
    3e0e:	4c0d      	ldr	r4, [pc, #52]	; (3e44 <_sercom_get_async_baud_val+0x8c>)
    3e10:	47a0      	blx	r4
    3e12:	0002      	movs	r2, r0
    3e14:	000b      	movs	r3, r1
    3e16:	9200      	str	r2, [sp, #0]
    3e18:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
    3e1a:	0038      	movs	r0, r7
    3e1c:	2100      	movs	r1, #0
    3e1e:	4c0a      	ldr	r4, [pc, #40]	; (3e48 <_sercom_get_async_baud_val+0x90>)
    3e20:	47a0      	blx	r4
    3e22:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
    3e24:	2380      	movs	r3, #128	; 0x80
    3e26:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    3e28:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
    3e2a:	4298      	cmp	r0, r3
    3e2c:	d8cf      	bhi.n	3dce <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
    3e2e:	0f79      	lsrs	r1, r7, #29
    3e30:	00f8      	lsls	r0, r7, #3
    3e32:	9a00      	ldr	r2, [sp, #0]
    3e34:	9b01      	ldr	r3, [sp, #4]
    3e36:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
    3e38:	00ea      	lsls	r2, r5, #3
    3e3a:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
    3e3c:	b2d2      	uxtb	r2, r2
    3e3e:	0352      	lsls	r2, r2, #13
    3e40:	432a      	orrs	r2, r5
    3e42:	e7db      	b.n	3dfc <_sercom_get_async_baud_val+0x44>
    3e44:	0000d065 	.word	0x0000d065
    3e48:	00003cd5 	.word	0x00003cd5

00003e4c <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    3e4c:	b510      	push	{r4, lr}
    3e4e:	b082      	sub	sp, #8
    3e50:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    3e52:	4b0e      	ldr	r3, [pc, #56]	; (3e8c <sercom_set_gclk_generator+0x40>)
    3e54:	781b      	ldrb	r3, [r3, #0]
    3e56:	2b00      	cmp	r3, #0
    3e58:	d007      	beq.n	3e6a <sercom_set_gclk_generator+0x1e>
    3e5a:	2900      	cmp	r1, #0
    3e5c:	d105      	bne.n	3e6a <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
    3e5e:	4b0b      	ldr	r3, [pc, #44]	; (3e8c <sercom_set_gclk_generator+0x40>)
    3e60:	785b      	ldrb	r3, [r3, #1]
    3e62:	4283      	cmp	r3, r0
    3e64:	d010      	beq.n	3e88 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    3e66:	201d      	movs	r0, #29
    3e68:	e00c      	b.n	3e84 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
    3e6a:	a901      	add	r1, sp, #4
    3e6c:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    3e6e:	2013      	movs	r0, #19
    3e70:	4b07      	ldr	r3, [pc, #28]	; (3e90 <sercom_set_gclk_generator+0x44>)
    3e72:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    3e74:	2013      	movs	r0, #19
    3e76:	4b07      	ldr	r3, [pc, #28]	; (3e94 <sercom_set_gclk_generator+0x48>)
    3e78:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
    3e7a:	4b04      	ldr	r3, [pc, #16]	; (3e8c <sercom_set_gclk_generator+0x40>)
    3e7c:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    3e7e:	2201      	movs	r2, #1
    3e80:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
    3e82:	2000      	movs	r0, #0
}
    3e84:	b002      	add	sp, #8
    3e86:	bd10      	pop	{r4, pc}
		return STATUS_OK;
    3e88:	2000      	movs	r0, #0
    3e8a:	e7fb      	b.n	3e84 <sercom_set_gclk_generator+0x38>
    3e8c:	200001f4 	.word	0x200001f4
    3e90:	000051d1 	.word	0x000051d1
    3e94:	00005145 	.word	0x00005145

00003e98 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    3e98:	4b40      	ldr	r3, [pc, #256]	; (3f9c <_sercom_get_default_pad+0x104>)
    3e9a:	4298      	cmp	r0, r3
    3e9c:	d031      	beq.n	3f02 <_sercom_get_default_pad+0x6a>
    3e9e:	d90a      	bls.n	3eb6 <_sercom_get_default_pad+0x1e>
    3ea0:	4b3f      	ldr	r3, [pc, #252]	; (3fa0 <_sercom_get_default_pad+0x108>)
    3ea2:	4298      	cmp	r0, r3
    3ea4:	d04d      	beq.n	3f42 <_sercom_get_default_pad+0xaa>
    3ea6:	4b3f      	ldr	r3, [pc, #252]	; (3fa4 <_sercom_get_default_pad+0x10c>)
    3ea8:	4298      	cmp	r0, r3
    3eaa:	d05a      	beq.n	3f62 <_sercom_get_default_pad+0xca>
    3eac:	4b3e      	ldr	r3, [pc, #248]	; (3fa8 <_sercom_get_default_pad+0x110>)
    3eae:	4298      	cmp	r0, r3
    3eb0:	d037      	beq.n	3f22 <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
    3eb2:	2000      	movs	r0, #0
}
    3eb4:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
    3eb6:	4b3d      	ldr	r3, [pc, #244]	; (3fac <_sercom_get_default_pad+0x114>)
    3eb8:	4298      	cmp	r0, r3
    3eba:	d00c      	beq.n	3ed6 <_sercom_get_default_pad+0x3e>
    3ebc:	4b3c      	ldr	r3, [pc, #240]	; (3fb0 <_sercom_get_default_pad+0x118>)
    3ebe:	4298      	cmp	r0, r3
    3ec0:	d1f7      	bne.n	3eb2 <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    3ec2:	2901      	cmp	r1, #1
    3ec4:	d017      	beq.n	3ef6 <_sercom_get_default_pad+0x5e>
    3ec6:	2900      	cmp	r1, #0
    3ec8:	d05d      	beq.n	3f86 <_sercom_get_default_pad+0xee>
    3eca:	2902      	cmp	r1, #2
    3ecc:	d015      	beq.n	3efa <_sercom_get_default_pad+0x62>
    3ece:	2903      	cmp	r1, #3
    3ed0:	d015      	beq.n	3efe <_sercom_get_default_pad+0x66>
	return 0;
    3ed2:	2000      	movs	r0, #0
    3ed4:	e7ee      	b.n	3eb4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    3ed6:	2901      	cmp	r1, #1
    3ed8:	d007      	beq.n	3eea <_sercom_get_default_pad+0x52>
    3eda:	2900      	cmp	r1, #0
    3edc:	d051      	beq.n	3f82 <_sercom_get_default_pad+0xea>
    3ede:	2902      	cmp	r1, #2
    3ee0:	d005      	beq.n	3eee <_sercom_get_default_pad+0x56>
    3ee2:	2903      	cmp	r1, #3
    3ee4:	d005      	beq.n	3ef2 <_sercom_get_default_pad+0x5a>
	return 0;
    3ee6:	2000      	movs	r0, #0
    3ee8:	e7e4      	b.n	3eb4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    3eea:	4832      	ldr	r0, [pc, #200]	; (3fb4 <_sercom_get_default_pad+0x11c>)
    3eec:	e7e2      	b.n	3eb4 <_sercom_get_default_pad+0x1c>
    3eee:	4832      	ldr	r0, [pc, #200]	; (3fb8 <_sercom_get_default_pad+0x120>)
    3ef0:	e7e0      	b.n	3eb4 <_sercom_get_default_pad+0x1c>
    3ef2:	4832      	ldr	r0, [pc, #200]	; (3fbc <_sercom_get_default_pad+0x124>)
    3ef4:	e7de      	b.n	3eb4 <_sercom_get_default_pad+0x1c>
    3ef6:	4832      	ldr	r0, [pc, #200]	; (3fc0 <_sercom_get_default_pad+0x128>)
    3ef8:	e7dc      	b.n	3eb4 <_sercom_get_default_pad+0x1c>
    3efa:	4832      	ldr	r0, [pc, #200]	; (3fc4 <_sercom_get_default_pad+0x12c>)
    3efc:	e7da      	b.n	3eb4 <_sercom_get_default_pad+0x1c>
    3efe:	4832      	ldr	r0, [pc, #200]	; (3fc8 <_sercom_get_default_pad+0x130>)
    3f00:	e7d8      	b.n	3eb4 <_sercom_get_default_pad+0x1c>
    3f02:	2901      	cmp	r1, #1
    3f04:	d007      	beq.n	3f16 <_sercom_get_default_pad+0x7e>
    3f06:	2900      	cmp	r1, #0
    3f08:	d03f      	beq.n	3f8a <_sercom_get_default_pad+0xf2>
    3f0a:	2902      	cmp	r1, #2
    3f0c:	d005      	beq.n	3f1a <_sercom_get_default_pad+0x82>
    3f0e:	2903      	cmp	r1, #3
    3f10:	d005      	beq.n	3f1e <_sercom_get_default_pad+0x86>
	return 0;
    3f12:	2000      	movs	r0, #0
    3f14:	e7ce      	b.n	3eb4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    3f16:	482d      	ldr	r0, [pc, #180]	; (3fcc <_sercom_get_default_pad+0x134>)
    3f18:	e7cc      	b.n	3eb4 <_sercom_get_default_pad+0x1c>
    3f1a:	482d      	ldr	r0, [pc, #180]	; (3fd0 <_sercom_get_default_pad+0x138>)
    3f1c:	e7ca      	b.n	3eb4 <_sercom_get_default_pad+0x1c>
    3f1e:	482d      	ldr	r0, [pc, #180]	; (3fd4 <_sercom_get_default_pad+0x13c>)
    3f20:	e7c8      	b.n	3eb4 <_sercom_get_default_pad+0x1c>
    3f22:	2901      	cmp	r1, #1
    3f24:	d007      	beq.n	3f36 <_sercom_get_default_pad+0x9e>
    3f26:	2900      	cmp	r1, #0
    3f28:	d031      	beq.n	3f8e <_sercom_get_default_pad+0xf6>
    3f2a:	2902      	cmp	r1, #2
    3f2c:	d005      	beq.n	3f3a <_sercom_get_default_pad+0xa2>
    3f2e:	2903      	cmp	r1, #3
    3f30:	d005      	beq.n	3f3e <_sercom_get_default_pad+0xa6>
	return 0;
    3f32:	2000      	movs	r0, #0
    3f34:	e7be      	b.n	3eb4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    3f36:	4828      	ldr	r0, [pc, #160]	; (3fd8 <_sercom_get_default_pad+0x140>)
    3f38:	e7bc      	b.n	3eb4 <_sercom_get_default_pad+0x1c>
    3f3a:	4828      	ldr	r0, [pc, #160]	; (3fdc <_sercom_get_default_pad+0x144>)
    3f3c:	e7ba      	b.n	3eb4 <_sercom_get_default_pad+0x1c>
    3f3e:	4828      	ldr	r0, [pc, #160]	; (3fe0 <_sercom_get_default_pad+0x148>)
    3f40:	e7b8      	b.n	3eb4 <_sercom_get_default_pad+0x1c>
    3f42:	2901      	cmp	r1, #1
    3f44:	d007      	beq.n	3f56 <_sercom_get_default_pad+0xbe>
    3f46:	2900      	cmp	r1, #0
    3f48:	d023      	beq.n	3f92 <_sercom_get_default_pad+0xfa>
    3f4a:	2902      	cmp	r1, #2
    3f4c:	d005      	beq.n	3f5a <_sercom_get_default_pad+0xc2>
    3f4e:	2903      	cmp	r1, #3
    3f50:	d005      	beq.n	3f5e <_sercom_get_default_pad+0xc6>
	return 0;
    3f52:	2000      	movs	r0, #0
    3f54:	e7ae      	b.n	3eb4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    3f56:	4823      	ldr	r0, [pc, #140]	; (3fe4 <_sercom_get_default_pad+0x14c>)
    3f58:	e7ac      	b.n	3eb4 <_sercom_get_default_pad+0x1c>
    3f5a:	4823      	ldr	r0, [pc, #140]	; (3fe8 <_sercom_get_default_pad+0x150>)
    3f5c:	e7aa      	b.n	3eb4 <_sercom_get_default_pad+0x1c>
    3f5e:	4823      	ldr	r0, [pc, #140]	; (3fec <_sercom_get_default_pad+0x154>)
    3f60:	e7a8      	b.n	3eb4 <_sercom_get_default_pad+0x1c>
    3f62:	2901      	cmp	r1, #1
    3f64:	d007      	beq.n	3f76 <_sercom_get_default_pad+0xde>
    3f66:	2900      	cmp	r1, #0
    3f68:	d015      	beq.n	3f96 <_sercom_get_default_pad+0xfe>
    3f6a:	2902      	cmp	r1, #2
    3f6c:	d005      	beq.n	3f7a <_sercom_get_default_pad+0xe2>
    3f6e:	2903      	cmp	r1, #3
    3f70:	d005      	beq.n	3f7e <_sercom_get_default_pad+0xe6>
	return 0;
    3f72:	2000      	movs	r0, #0
    3f74:	e79e      	b.n	3eb4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    3f76:	481e      	ldr	r0, [pc, #120]	; (3ff0 <_sercom_get_default_pad+0x158>)
    3f78:	e79c      	b.n	3eb4 <_sercom_get_default_pad+0x1c>
    3f7a:	481e      	ldr	r0, [pc, #120]	; (3ff4 <_sercom_get_default_pad+0x15c>)
    3f7c:	e79a      	b.n	3eb4 <_sercom_get_default_pad+0x1c>
    3f7e:	481e      	ldr	r0, [pc, #120]	; (3ff8 <_sercom_get_default_pad+0x160>)
    3f80:	e798      	b.n	3eb4 <_sercom_get_default_pad+0x1c>
    3f82:	481e      	ldr	r0, [pc, #120]	; (3ffc <_sercom_get_default_pad+0x164>)
    3f84:	e796      	b.n	3eb4 <_sercom_get_default_pad+0x1c>
    3f86:	2003      	movs	r0, #3
    3f88:	e794      	b.n	3eb4 <_sercom_get_default_pad+0x1c>
    3f8a:	481d      	ldr	r0, [pc, #116]	; (4000 <_sercom_get_default_pad+0x168>)
    3f8c:	e792      	b.n	3eb4 <_sercom_get_default_pad+0x1c>
    3f8e:	481d      	ldr	r0, [pc, #116]	; (4004 <_sercom_get_default_pad+0x16c>)
    3f90:	e790      	b.n	3eb4 <_sercom_get_default_pad+0x1c>
    3f92:	481d      	ldr	r0, [pc, #116]	; (4008 <_sercom_get_default_pad+0x170>)
    3f94:	e78e      	b.n	3eb4 <_sercom_get_default_pad+0x1c>
    3f96:	481d      	ldr	r0, [pc, #116]	; (400c <_sercom_get_default_pad+0x174>)
    3f98:	e78c      	b.n	3eb4 <_sercom_get_default_pad+0x1c>
    3f9a:	46c0      	nop			; (mov r8, r8)
    3f9c:	42001000 	.word	0x42001000
    3fa0:	42001800 	.word	0x42001800
    3fa4:	42001c00 	.word	0x42001c00
    3fa8:	42001400 	.word	0x42001400
    3fac:	42000800 	.word	0x42000800
    3fb0:	42000c00 	.word	0x42000c00
    3fb4:	00050003 	.word	0x00050003
    3fb8:	00060003 	.word	0x00060003
    3fbc:	00070003 	.word	0x00070003
    3fc0:	00010003 	.word	0x00010003
    3fc4:	001e0003 	.word	0x001e0003
    3fc8:	001f0003 	.word	0x001f0003
    3fcc:	000d0002 	.word	0x000d0002
    3fd0:	000e0002 	.word	0x000e0002
    3fd4:	000f0002 	.word	0x000f0002
    3fd8:	00110003 	.word	0x00110003
    3fdc:	00120003 	.word	0x00120003
    3fe0:	00130003 	.word	0x00130003
    3fe4:	003f0005 	.word	0x003f0005
    3fe8:	003e0005 	.word	0x003e0005
    3fec:	00520005 	.word	0x00520005
    3ff0:	00170003 	.word	0x00170003
    3ff4:	00180003 	.word	0x00180003
    3ff8:	00190003 	.word	0x00190003
    3ffc:	00040003 	.word	0x00040003
    4000:	000c0002 	.word	0x000c0002
    4004:	00100003 	.word	0x00100003
    4008:	00530005 	.word	0x00530005
    400c:	00160003 	.word	0x00160003

00004010 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    4010:	b530      	push	{r4, r5, lr}
    4012:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    4014:	4b0b      	ldr	r3, [pc, #44]	; (4044 <_sercom_get_sercom_inst_index+0x34>)
    4016:	466a      	mov	r2, sp
    4018:	cb32      	ldmia	r3!, {r1, r4, r5}
    401a:	c232      	stmia	r2!, {r1, r4, r5}
    401c:	cb32      	ldmia	r3!, {r1, r4, r5}
    401e:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    4020:	9b00      	ldr	r3, [sp, #0]
    4022:	4283      	cmp	r3, r0
    4024:	d00b      	beq.n	403e <_sercom_get_sercom_inst_index+0x2e>
    4026:	2301      	movs	r3, #1
    4028:	009a      	lsls	r2, r3, #2
    402a:	4669      	mov	r1, sp
    402c:	5852      	ldr	r2, [r2, r1]
    402e:	4282      	cmp	r2, r0
    4030:	d006      	beq.n	4040 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    4032:	3301      	adds	r3, #1
    4034:	2b06      	cmp	r3, #6
    4036:	d1f7      	bne.n	4028 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    4038:	2000      	movs	r0, #0
}
    403a:	b007      	add	sp, #28
    403c:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    403e:	2300      	movs	r3, #0
			return i;
    4040:	b2d8      	uxtb	r0, r3
    4042:	e7fa      	b.n	403a <_sercom_get_sercom_inst_index+0x2a>
    4044:	00010d14 	.word	0x00010d14

00004048 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    4048:	4770      	bx	lr
	...

0000404c <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    404c:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    404e:	4b0a      	ldr	r3, [pc, #40]	; (4078 <_sercom_set_handler+0x2c>)
    4050:	781b      	ldrb	r3, [r3, #0]
    4052:	2b00      	cmp	r3, #0
    4054:	d10c      	bne.n	4070 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    4056:	4f09      	ldr	r7, [pc, #36]	; (407c <_sercom_set_handler+0x30>)
    4058:	4e09      	ldr	r6, [pc, #36]	; (4080 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    405a:	4d0a      	ldr	r5, [pc, #40]	; (4084 <_sercom_set_handler+0x38>)
    405c:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    405e:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    4060:	195a      	adds	r2, r3, r5
    4062:	6014      	str	r4, [r2, #0]
    4064:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    4066:	2b18      	cmp	r3, #24
    4068:	d1f9      	bne.n	405e <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
    406a:	2201      	movs	r2, #1
    406c:	4b02      	ldr	r3, [pc, #8]	; (4078 <_sercom_set_handler+0x2c>)
    406e:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    4070:	0080      	lsls	r0, r0, #2
    4072:	4b02      	ldr	r3, [pc, #8]	; (407c <_sercom_set_handler+0x30>)
    4074:	50c1      	str	r1, [r0, r3]
}
    4076:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4078:	200001f6 	.word	0x200001f6
    407c:	200001f8 	.word	0x200001f8
    4080:	00004049 	.word	0x00004049
    4084:	20000c6c 	.word	0x20000c6c

00004088 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    4088:	b500      	push	{lr}
    408a:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    408c:	2309      	movs	r3, #9
    408e:	466a      	mov	r2, sp
    4090:	7013      	strb	r3, [r2, #0]
    4092:	3301      	adds	r3, #1
    4094:	7053      	strb	r3, [r2, #1]
    4096:	3301      	adds	r3, #1
    4098:	7093      	strb	r3, [r2, #2]
    409a:	3301      	adds	r3, #1
    409c:	70d3      	strb	r3, [r2, #3]
    409e:	3301      	adds	r3, #1
    40a0:	7113      	strb	r3, [r2, #4]
    40a2:	3301      	adds	r3, #1
    40a4:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    40a6:	4b03      	ldr	r3, [pc, #12]	; (40b4 <_sercom_get_interrupt_vector+0x2c>)
    40a8:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    40aa:	466b      	mov	r3, sp
    40ac:	5618      	ldrsb	r0, [r3, r0]
}
    40ae:	b003      	add	sp, #12
    40b0:	bd00      	pop	{pc}
    40b2:	46c0      	nop			; (mov r8, r8)
    40b4:	00004011 	.word	0x00004011

000040b8 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    40b8:	b510      	push	{r4, lr}
    40ba:	4b02      	ldr	r3, [pc, #8]	; (40c4 <SERCOM0_Handler+0xc>)
    40bc:	681b      	ldr	r3, [r3, #0]
    40be:	2000      	movs	r0, #0
    40c0:	4798      	blx	r3
    40c2:	bd10      	pop	{r4, pc}
    40c4:	200001f8 	.word	0x200001f8

000040c8 <SERCOM1_Handler>:
    40c8:	b510      	push	{r4, lr}
    40ca:	4b02      	ldr	r3, [pc, #8]	; (40d4 <SERCOM1_Handler+0xc>)
    40cc:	685b      	ldr	r3, [r3, #4]
    40ce:	2001      	movs	r0, #1
    40d0:	4798      	blx	r3
    40d2:	bd10      	pop	{r4, pc}
    40d4:	200001f8 	.word	0x200001f8

000040d8 <SERCOM2_Handler>:
    40d8:	b510      	push	{r4, lr}
    40da:	4b02      	ldr	r3, [pc, #8]	; (40e4 <SERCOM2_Handler+0xc>)
    40dc:	689b      	ldr	r3, [r3, #8]
    40de:	2002      	movs	r0, #2
    40e0:	4798      	blx	r3
    40e2:	bd10      	pop	{r4, pc}
    40e4:	200001f8 	.word	0x200001f8

000040e8 <SERCOM3_Handler>:
    40e8:	b510      	push	{r4, lr}
    40ea:	4b02      	ldr	r3, [pc, #8]	; (40f4 <SERCOM3_Handler+0xc>)
    40ec:	68db      	ldr	r3, [r3, #12]
    40ee:	2003      	movs	r0, #3
    40f0:	4798      	blx	r3
    40f2:	bd10      	pop	{r4, pc}
    40f4:	200001f8 	.word	0x200001f8

000040f8 <SERCOM4_Handler>:
    40f8:	b510      	push	{r4, lr}
    40fa:	4b02      	ldr	r3, [pc, #8]	; (4104 <SERCOM4_Handler+0xc>)
    40fc:	691b      	ldr	r3, [r3, #16]
    40fe:	2004      	movs	r0, #4
    4100:	4798      	blx	r3
    4102:	bd10      	pop	{r4, pc}
    4104:	200001f8 	.word	0x200001f8

00004108 <SERCOM5_Handler>:
    4108:	b510      	push	{r4, lr}
    410a:	4b02      	ldr	r3, [pc, #8]	; (4114 <SERCOM5_Handler+0xc>)
    410c:	695b      	ldr	r3, [r3, #20]
    410e:	2005      	movs	r0, #5
    4110:	4798      	blx	r3
    4112:	bd10      	pop	{r4, pc}
    4114:	200001f8 	.word	0x200001f8

00004118 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    4118:	b5f0      	push	{r4, r5, r6, r7, lr}
    411a:	46d6      	mov	lr, sl
    411c:	464f      	mov	r7, r9
    411e:	b580      	push	{r7, lr}
    4120:	b08b      	sub	sp, #44	; 0x2c
    4122:	4681      	mov	r9, r0
    4124:	000f      	movs	r7, r1
    4126:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    4128:	0003      	movs	r3, r0
    412a:	6019      	str	r1, [r3, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    412c:	680b      	ldr	r3, [r1, #0]
    412e:	079b      	lsls	r3, r3, #30
    4130:	d409      	bmi.n	4146 <spi_init+0x2e>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    4132:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    4134:	2005      	movs	r0, #5
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    4136:	07db      	lsls	r3, r3, #31
    4138:	d400      	bmi.n	413c <spi_init+0x24>
    413a:	e098      	b.n	426e <spi_init+0x156>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    413c:	b00b      	add	sp, #44	; 0x2c
    413e:	bc0c      	pop	{r2, r3}
    4140:	4691      	mov	r9, r2
    4142:	469a      	mov	sl, r3
    4144:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32_t pad_pinmuxes[] = {
    4146:	6a93      	ldr	r3, [r2, #40]	; 0x28
    4148:	9305      	str	r3, [sp, #20]
    414a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    414c:	9306      	str	r3, [sp, #24]
    414e:	6b13      	ldr	r3, [r2, #48]	; 0x30
    4150:	9307      	str	r3, [sp, #28]
    4152:	6b53      	ldr	r3, [r2, #52]	; 0x34
    4154:	9308      	str	r3, [sp, #32]
    4156:	2600      	movs	r6, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    4158:	ab05      	add	r3, sp, #20
    415a:	9301      	str	r3, [sp, #4]
    415c:	e00a      	b.n	4174 <spi_init+0x5c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    415e:	0038      	movs	r0, r7
    4160:	4b93      	ldr	r3, [pc, #588]	; (43b0 <spi_init+0x298>)
    4162:	4798      	blx	r3
    4164:	e00c      	b.n	4180 <spi_init+0x68>

	if (pin_index & 1) {
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
    4166:	230f      	movs	r3, #15
    4168:	4018      	ands	r0, r3
		if ((current_pinmux & 0xFFFF) !=
    416a:	4281      	cmp	r1, r0
    416c:	d12d      	bne.n	41ca <spi_init+0xb2>
    416e:	3601      	adds	r6, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    4170:	2e04      	cmp	r6, #4
    4172:	d02f      	beq.n	41d4 <spi_init+0xbc>
    4174:	b2f1      	uxtb	r1, r6
		uint32_t current_pinmux = pad_pinmuxes[pad];
    4176:	00b3      	lsls	r3, r6, #2
    4178:	9a01      	ldr	r2, [sp, #4]
    417a:	5898      	ldr	r0, [r3, r2]
		if (current_pinmux == PINMUX_DEFAULT) {
    417c:	2800      	cmp	r0, #0
    417e:	d0ee      	beq.n	415e <spi_init+0x46>
		if (current_pinmux == PINMUX_UNUSED) {
    4180:	1c43      	adds	r3, r0, #1
    4182:	d0f4      	beq.n	416e <spi_init+0x56>
		if ((current_pinmux & 0xFFFF) !=
    4184:	0401      	lsls	r1, r0, #16
    4186:	0c09      	lsrs	r1, r1, #16
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
    4188:	0c00      	lsrs	r0, r0, #16
	if (port_index < PORT_INST_NUM) {
    418a:	b2c3      	uxtb	r3, r0
    418c:	469c      	mov	ip, r3
		return NULL;
    418e:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    4190:	0602      	lsls	r2, r0, #24
    4192:	d405      	bmi.n	41a0 <spi_init+0x88>
		return &(ports[port_index]->Group[group_index]);
    4194:	4663      	mov	r3, ip
    4196:	095b      	lsrs	r3, r3, #5
    4198:	01db      	lsls	r3, r3, #7
    419a:	4a86      	ldr	r2, [pc, #536]	; (43b4 <spi_init+0x29c>)
    419c:	4692      	mov	sl, r2
    419e:	4453      	add	r3, sl
	uint32_t pin_index = (gpio_pin % 32);
    41a0:	221f      	movs	r2, #31
    41a2:	4660      	mov	r0, ip
    41a4:	4002      	ands	r2, r0
	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    41a6:	1898      	adds	r0, r3, r2
    41a8:	3040      	adds	r0, #64	; 0x40
    41aa:	7800      	ldrb	r0, [r0, #0]
    41ac:	4682      	mov	sl, r0
		return SYSTEM_PINMUX_GPIO;
    41ae:	2080      	movs	r0, #128	; 0x80
	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    41b0:	4655      	mov	r5, sl
    41b2:	07ed      	lsls	r5, r5, #31
    41b4:	d5d9      	bpl.n	416a <spi_init+0x52>
	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
    41b6:	0852      	lsrs	r2, r2, #1
    41b8:	189b      	adds	r3, r3, r2
    41ba:	3330      	adds	r3, #48	; 0x30
    41bc:	7818      	ldrb	r0, [r3, #0]
    41be:	b2c0      	uxtb	r0, r0
	if (pin_index & 1) {
    41c0:	4663      	mov	r3, ip
    41c2:	07db      	lsls	r3, r3, #31
    41c4:	d5cf      	bpl.n	4166 <spi_init+0x4e>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
    41c6:	0900      	lsrs	r0, r0, #4
    41c8:	e7cf      	b.n	416a <spi_init+0x52>
			module->hw = NULL;
    41ca:	2300      	movs	r3, #0
    41cc:	464a      	mov	r2, r9
    41ce:	6013      	str	r3, [r2, #0]
			return STATUS_ERR_DENIED;
    41d0:	201c      	movs	r0, #28
    41d2:	e7b3      	b.n	413c <spi_init+0x24>
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
    41d4:	2013      	movs	r0, #19
    41d6:	4b78      	ldr	r3, [pc, #480]	; (43b8 <spi_init+0x2a0>)
    41d8:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    41da:	7822      	ldrb	r2, [r4, #0]
	uint32_t ctrla = 0;
    41dc:	2500      	movs	r5, #0
	if (config->mode == SPI_MODE_MASTER) {
    41de:	2a01      	cmp	r2, #1
    41e0:	d027      	beq.n	4232 <spi_init+0x11a>
	ctrla |= config->mux_setting;
    41e2:	6863      	ldr	r3, [r4, #4]
    41e4:	68a2      	ldr	r2, [r4, #8]
    41e6:	4313      	orrs	r3, r2
    41e8:	68e2      	ldr	r2, [r4, #12]
    41ea:	4313      	orrs	r3, r2
    41ec:	432b      	orrs	r3, r5
	ctrlb |= config->character_size;
    41ee:	7c22      	ldrb	r2, [r4, #16]
	if (config->run_in_standby) {
    41f0:	7c61      	ldrb	r1, [r4, #17]
    41f2:	2900      	cmp	r1, #0
    41f4:	d001      	beq.n	41fa <spi_init+0xe2>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    41f6:	2180      	movs	r1, #128	; 0x80
    41f8:	430b      	orrs	r3, r1
	if (config->receiver_enable) {
    41fa:	7ca1      	ldrb	r1, [r4, #18]
    41fc:	2900      	cmp	r1, #0
    41fe:	d002      	beq.n	4206 <spi_init+0xee>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    4200:	2180      	movs	r1, #128	; 0x80
    4202:	0289      	lsls	r1, r1, #10
    4204:	430a      	orrs	r2, r1
	if (config->select_slave_low_detect_enable) {
    4206:	7ce1      	ldrb	r1, [r4, #19]
    4208:	2900      	cmp	r1, #0
    420a:	d002      	beq.n	4212 <spi_init+0xfa>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    420c:	2180      	movs	r1, #128	; 0x80
    420e:	0089      	lsls	r1, r1, #2
    4210:	430a      	orrs	r2, r1
	if (config->master_slave_select_enable) {
    4212:	7d21      	ldrb	r1, [r4, #20]
    4214:	2900      	cmp	r1, #0
    4216:	d002      	beq.n	421e <spi_init+0x106>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    4218:	2180      	movs	r1, #128	; 0x80
    421a:	0189      	lsls	r1, r1, #6
    421c:	430a      	orrs	r2, r1
	if (spi_module->CTRLA.reg == ctrla &&
    421e:	6839      	ldr	r1, [r7, #0]
	ctrla |= SERCOM_SPI_CTRLA_ENABLE;
    4220:	2002      	movs	r0, #2
    4222:	4303      	orrs	r3, r0
	if (spi_module->CTRLA.reg == ctrla &&
    4224:	428b      	cmp	r3, r1
    4226:	d018      	beq.n	425a <spi_init+0x142>
	module->hw = NULL;
    4228:	2300      	movs	r3, #0
    422a:	464a      	mov	r2, r9
    422c:	6013      	str	r3, [r2, #0]
	return STATUS_ERR_DENIED;
    422e:	201c      	movs	r0, #28
    4230:	e784      	b.n	413c <spi_init+0x24>
		enum status_code error_code = _sercom_get_sync_baud_val(
    4232:	aa04      	add	r2, sp, #16
    4234:	0001      	movs	r1, r0
    4236:	69a0      	ldr	r0, [r4, #24]
    4238:	4b60      	ldr	r3, [pc, #384]	; (43bc <spi_init+0x2a4>)
    423a:	4798      	blx	r3
    423c:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    423e:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    4240:	2b00      	cmp	r3, #0
    4242:	d000      	beq.n	4246 <spi_init+0x12e>
    4244:	e77a      	b.n	413c <spi_init+0x24>
		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    4246:	7b3b      	ldrb	r3, [r7, #12]
    4248:	b2db      	uxtb	r3, r3
    424a:	aa04      	add	r2, sp, #16
    424c:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
    424e:	3005      	adds	r0, #5
		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    4250:	429a      	cmp	r2, r3
    4252:	d000      	beq.n	4256 <spi_init+0x13e>
    4254:	e772      	b.n	413c <spi_init+0x24>
		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
    4256:	350c      	adds	r5, #12
    4258:	e7c3      	b.n	41e2 <spi_init+0xca>
			spi_module->CTRLB.reg == ctrlb) {
    425a:	687b      	ldr	r3, [r7, #4]
	if (spi_module->CTRLA.reg == ctrla &&
    425c:	4293      	cmp	r3, r2
    425e:	d1e3      	bne.n	4228 <spi_init+0x110>
		module->mode           = config->mode;
    4260:	7823      	ldrb	r3, [r4, #0]
    4262:	464a      	mov	r2, r9
    4264:	7153      	strb	r3, [r2, #5]
		module->character_size = config->character_size;
    4266:	7c23      	ldrb	r3, [r4, #16]
    4268:	7193      	strb	r3, [r2, #6]
		return STATUS_OK;
    426a:	2000      	movs	r0, #0
    426c:	e766      	b.n	413c <spi_init+0x24>
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    426e:	0008      	movs	r0, r1
    4270:	4b53      	ldr	r3, [pc, #332]	; (43c0 <spi_init+0x2a8>)
    4272:	4798      	blx	r3
    4274:	4a53      	ldr	r2, [pc, #332]	; (43c4 <spi_init+0x2ac>)
    4276:	6a11      	ldr	r1, [r2, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    4278:	1c85      	adds	r5, r0, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    427a:	2301      	movs	r3, #1
    427c:	40ab      	lsls	r3, r5
    427e:	430b      	orrs	r3, r1
    4280:	6213      	str	r3, [r2, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    4282:	a909      	add	r1, sp, #36	; 0x24
    4284:	2624      	movs	r6, #36	; 0x24
    4286:	5da3      	ldrb	r3, [r4, r6]
    4288:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    428a:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    428c:	b2c5      	uxtb	r5, r0
    428e:	0028      	movs	r0, r5
    4290:	4b4d      	ldr	r3, [pc, #308]	; (43c8 <spi_init+0x2b0>)
    4292:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    4294:	0028      	movs	r0, r5
    4296:	4b4d      	ldr	r3, [pc, #308]	; (43cc <spi_init+0x2b4>)
    4298:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    429a:	5da0      	ldrb	r0, [r4, r6]
    429c:	2100      	movs	r1, #0
    429e:	4b4c      	ldr	r3, [pc, #304]	; (43d0 <spi_init+0x2b8>)
    42a0:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    42a2:	7823      	ldrb	r3, [r4, #0]
    42a4:	2b01      	cmp	r3, #1
    42a6:	d019      	beq.n	42dc <spi_init+0x1c4>
	SercomSpi *const spi_module = &(module->hw->SPI);
    42a8:	464b      	mov	r3, r9
    42aa:	681e      	ldr	r6, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    42ac:	ab04      	add	r3, sp, #16
    42ae:	2280      	movs	r2, #128	; 0x80
    42b0:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    42b2:	2200      	movs	r2, #0
    42b4:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    42b6:	2101      	movs	r1, #1
    42b8:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
    42ba:	70da      	strb	r2, [r3, #3]
	if(config->mode == SPI_MODE_SLAVE) {
    42bc:	7823      	ldrb	r3, [r4, #0]
    42be:	2b00      	cmp	r3, #0
    42c0:	d101      	bne.n	42c6 <spi_init+0x1ae>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    42c2:	ab04      	add	r3, sp, #16
    42c4:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    42c6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    42c8:	9305      	str	r3, [sp, #20]
    42ca:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    42cc:	9306      	str	r3, [sp, #24]
    42ce:	6b23      	ldr	r3, [r4, #48]	; 0x30
    42d0:	9307      	str	r3, [sp, #28]
    42d2:	6b63      	ldr	r3, [r4, #52]	; 0x34
    42d4:	9308      	str	r3, [sp, #32]
    42d6:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    42d8:	ad05      	add	r5, sp, #20
    42da:	e011      	b.n	4300 <spi_init+0x1e8>
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    42dc:	683b      	ldr	r3, [r7, #0]
    42de:	220c      	movs	r2, #12
    42e0:	4313      	orrs	r3, r2
    42e2:	603b      	str	r3, [r7, #0]
    42e4:	e7e0      	b.n	42a8 <spi_init+0x190>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    42e6:	0030      	movs	r0, r6
    42e8:	4b31      	ldr	r3, [pc, #196]	; (43b0 <spi_init+0x298>)
    42ea:	4798      	blx	r3
    42ec:	e00d      	b.n	430a <spi_init+0x1f2>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    42ee:	a904      	add	r1, sp, #16
    42f0:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    42f2:	0c00      	lsrs	r0, r0, #16
    42f4:	b2c0      	uxtb	r0, r0
    42f6:	4b37      	ldr	r3, [pc, #220]	; (43d4 <spi_init+0x2bc>)
    42f8:	4798      	blx	r3
    42fa:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    42fc:	2f04      	cmp	r7, #4
    42fe:	d007      	beq.n	4310 <spi_init+0x1f8>
    4300:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    4302:	00bb      	lsls	r3, r7, #2
    4304:	5958      	ldr	r0, [r3, r5]
		if (current_pinmux == PINMUX_DEFAULT) {
    4306:	2800      	cmp	r0, #0
    4308:	d0ed      	beq.n	42e6 <spi_init+0x1ce>
		if (current_pinmux != PINMUX_UNUSED) {
    430a:	1c43      	adds	r3, r0, #1
    430c:	d1ef      	bne.n	42ee <spi_init+0x1d6>
    430e:	e7f4      	b.n	42fa <spi_init+0x1e2>
	module->mode             = config->mode;
    4310:	7823      	ldrb	r3, [r4, #0]
    4312:	464a      	mov	r2, r9
    4314:	7153      	strb	r3, [r2, #5]
	module->character_size   = config->character_size;
    4316:	7c23      	ldrb	r3, [r4, #16]
    4318:	7193      	strb	r3, [r2, #6]
	module->receiver_enabled = config->receiver_enable;
    431a:	7ca3      	ldrb	r3, [r4, #18]
    431c:	71d3      	strb	r3, [r2, #7]
	module->master_slave_select_enable = config->master_slave_select_enable;
    431e:	7d23      	ldrb	r3, [r4, #20]
    4320:	7213      	strb	r3, [r2, #8]
	uint16_t baud = 0;
    4322:	2200      	movs	r2, #0
    4324:	ab02      	add	r3, sp, #8
    4326:	80da      	strh	r2, [r3, #6]
	if (config->mode == SPI_MODE_MASTER) {
    4328:	7823      	ldrb	r3, [r4, #0]
    432a:	2b01      	cmp	r3, #1
    432c:	d028      	beq.n	4380 <spi_init+0x268>
	ctrla |= config->transfer_mode;
    432e:	6863      	ldr	r3, [r4, #4]
    4330:	68a2      	ldr	r2, [r4, #8]
    4332:	4313      	orrs	r3, r2
	ctrla |= config->mux_setting;
    4334:	68e2      	ldr	r2, [r4, #12]
    4336:	4313      	orrs	r3, r2
	ctrlb |= config->character_size;
    4338:	7c21      	ldrb	r1, [r4, #16]
	if (config->run_in_standby || system_is_debugger_present()) {
    433a:	7c62      	ldrb	r2, [r4, #17]
    433c:	2a00      	cmp	r2, #0
    433e:	d103      	bne.n	4348 <spi_init+0x230>
    4340:	4a25      	ldr	r2, [pc, #148]	; (43d8 <spi_init+0x2c0>)
    4342:	7892      	ldrb	r2, [r2, #2]
    4344:	0792      	lsls	r2, r2, #30
    4346:	d501      	bpl.n	434c <spi_init+0x234>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    4348:	2280      	movs	r2, #128	; 0x80
    434a:	4313      	orrs	r3, r2
	if (config->receiver_enable) {
    434c:	7ca2      	ldrb	r2, [r4, #18]
    434e:	2a00      	cmp	r2, #0
    4350:	d002      	beq.n	4358 <spi_init+0x240>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    4352:	2280      	movs	r2, #128	; 0x80
    4354:	0292      	lsls	r2, r2, #10
    4356:	4311      	orrs	r1, r2
	if (config->select_slave_low_detect_enable) {
    4358:	7ce2      	ldrb	r2, [r4, #19]
    435a:	2a00      	cmp	r2, #0
    435c:	d002      	beq.n	4364 <spi_init+0x24c>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    435e:	2280      	movs	r2, #128	; 0x80
    4360:	0092      	lsls	r2, r2, #2
    4362:	4311      	orrs	r1, r2
	if (config->master_slave_select_enable) {
    4364:	7d22      	ldrb	r2, [r4, #20]
    4366:	2a00      	cmp	r2, #0
    4368:	d002      	beq.n	4370 <spi_init+0x258>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    436a:	2280      	movs	r2, #128	; 0x80
    436c:	0192      	lsls	r2, r2, #6
    436e:	4311      	orrs	r1, r2
	spi_module->CTRLA.reg |= ctrla;
    4370:	6832      	ldr	r2, [r6, #0]
    4372:	4313      	orrs	r3, r2
    4374:	6033      	str	r3, [r6, #0]
	spi_module->CTRLB.reg |= ctrlb;
    4376:	6873      	ldr	r3, [r6, #4]
    4378:	430b      	orrs	r3, r1
    437a:	6073      	str	r3, [r6, #4]
	return STATUS_OK;
    437c:	2000      	movs	r0, #0
    437e:	e6dd      	b.n	413c <spi_init+0x24>
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    4380:	464b      	mov	r3, r9
    4382:	6818      	ldr	r0, [r3, #0]
    4384:	4b0e      	ldr	r3, [pc, #56]	; (43c0 <spi_init+0x2a8>)
    4386:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    4388:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    438a:	b2c0      	uxtb	r0, r0
    438c:	4b0a      	ldr	r3, [pc, #40]	; (43b8 <spi_init+0x2a0>)
    438e:	4798      	blx	r3
    4390:	0001      	movs	r1, r0
		enum status_code error_code = _sercom_get_sync_baud_val(
    4392:	ab02      	add	r3, sp, #8
    4394:	1d9a      	adds	r2, r3, #6
    4396:	69a0      	ldr	r0, [r4, #24]
    4398:	4b08      	ldr	r3, [pc, #32]	; (43bc <spi_init+0x2a4>)
    439a:	4798      	blx	r3
    439c:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    439e:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    43a0:	2b00      	cmp	r3, #0
    43a2:	d000      	beq.n	43a6 <spi_init+0x28e>
    43a4:	e6ca      	b.n	413c <spi_init+0x24>
		spi_module->BAUD.reg = (uint8_t)baud;
    43a6:	ab02      	add	r3, sp, #8
    43a8:	3306      	adds	r3, #6
    43aa:	781b      	ldrb	r3, [r3, #0]
    43ac:	7333      	strb	r3, [r6, #12]
    43ae:	e7be      	b.n	432e <spi_init+0x216>
    43b0:	00003e99 	.word	0x00003e99
    43b4:	41004400 	.word	0x41004400
    43b8:	000051ed 	.word	0x000051ed
    43bc:	00003d8f 	.word	0x00003d8f
    43c0:	00004011 	.word	0x00004011
    43c4:	40000400 	.word	0x40000400
    43c8:	000051d1 	.word	0x000051d1
    43cc:	00005145 	.word	0x00005145
    43d0:	00003e4d 	.word	0x00003e4d
    43d4:	000052c9 	.word	0x000052c9
    43d8:	41002000 	.word	0x41002000

000043dc <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    43dc:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    43de:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    43e0:	2315      	movs	r3, #21
	if (module->mode != SPI_MODE_MASTER) {
    43e2:	2c01      	cmp	r4, #1
    43e4:	d001      	beq.n	43ea <spi_select_slave+0xe>
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
}
    43e6:	0018      	movs	r0, r3
    43e8:	bd10      	pop	{r4, pc}
	if(!(module->master_slave_select_enable))
    43ea:	7a04      	ldrb	r4, [r0, #8]
	return STATUS_OK;
    43ec:	2300      	movs	r3, #0
	if(!(module->master_slave_select_enable))
    43ee:	2c00      	cmp	r4, #0
    43f0:	d1f9      	bne.n	43e6 <spi_select_slave+0xa>
		if (select) {
    43f2:	2a00      	cmp	r2, #0
    43f4:	d058      	beq.n	44a8 <spi_select_slave+0xcc>
			if (slave->address_enabled) {
    43f6:	784b      	ldrb	r3, [r1, #1]
    43f8:	2b00      	cmp	r3, #0
    43fa:	d044      	beq.n	4486 <spi_select_slave+0xaa>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    43fc:	6803      	ldr	r3, [r0, #0]
    43fe:	7e1b      	ldrb	r3, [r3, #24]
				if (!spi_is_ready_to_write(module)) {
    4400:	07db      	lsls	r3, r3, #31
    4402:	d410      	bmi.n	4426 <spi_select_slave+0x4a>
					port_pin_set_output_level(slave->ss_pin, true);
    4404:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    4406:	09d1      	lsrs	r1, r2, #7
		return NULL;
    4408:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    440a:	2900      	cmp	r1, #0
    440c:	d104      	bne.n	4418 <spi_select_slave+0x3c>
		return &(ports[port_index]->Group[group_index]);
    440e:	0953      	lsrs	r3, r2, #5
    4410:	01db      	lsls	r3, r3, #7
    4412:	492e      	ldr	r1, [pc, #184]	; (44cc <spi_select_slave+0xf0>)
    4414:	468c      	mov	ip, r1
    4416:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    4418:	211f      	movs	r1, #31
    441a:	4011      	ands	r1, r2
    441c:	2201      	movs	r2, #1
    441e:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    4420:	619a      	str	r2, [r3, #24]
					return STATUS_BUSY;
    4422:	2305      	movs	r3, #5
    4424:	e7df      	b.n	43e6 <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    4426:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    4428:	09d4      	lsrs	r4, r2, #7
		return NULL;
    442a:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    442c:	2c00      	cmp	r4, #0
    442e:	d104      	bne.n	443a <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
    4430:	0953      	lsrs	r3, r2, #5
    4432:	01db      	lsls	r3, r3, #7
    4434:	4c25      	ldr	r4, [pc, #148]	; (44cc <spi_select_slave+0xf0>)
    4436:	46a4      	mov	ip, r4
    4438:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    443a:	241f      	movs	r4, #31
    443c:	4014      	ands	r4, r2
    443e:	2201      	movs	r2, #1
    4440:	40a2      	lsls	r2, r4
		port_base->OUTCLR.reg = pin_mask;
    4442:	615a      	str	r2, [r3, #20]
	SercomSpi *const spi_module = &(module->hw->SPI);
    4444:	6803      	ldr	r3, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4446:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4448:	07d2      	lsls	r2, r2, #31
    444a:	d501      	bpl.n	4450 <spi_select_slave+0x74>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    444c:	788a      	ldrb	r2, [r1, #2]
    444e:	629a      	str	r2, [r3, #40]	; 0x28
				if (!(module->receiver_enabled)) {
    4450:	79c2      	ldrb	r2, [r0, #7]
	return STATUS_OK;
    4452:	2300      	movs	r3, #0
				if (!(module->receiver_enabled)) {
    4454:	2a00      	cmp	r2, #0
    4456:	d1c6      	bne.n	43e6 <spi_select_slave+0xa>
	SercomSpi *const spi_module = &(module->hw->SPI);
    4458:	6802      	ldr	r2, [r0, #0]
					while (!spi_is_ready_to_read(module)) {
    445a:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    445c:	7e13      	ldrb	r3, [r2, #24]
    445e:	420b      	tst	r3, r1
    4460:	d0fc      	beq.n	445c <spi_select_slave+0x80>
    4462:	7e11      	ldrb	r1, [r2, #24]
	return STATUS_OK;
    4464:	2300      	movs	r3, #0
	if (!spi_is_ready_to_read(module)) {
    4466:	0749      	lsls	r1, r1, #29
    4468:	d5bd      	bpl.n	43e6 <spi_select_slave+0xa>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    446a:	8b53      	ldrh	r3, [r2, #26]
    446c:	075b      	lsls	r3, r3, #29
    446e:	d501      	bpl.n	4474 <spi_select_slave+0x98>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4470:	2304      	movs	r3, #4
    4472:	8353      	strh	r3, [r2, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4474:	7983      	ldrb	r3, [r0, #6]
    4476:	2b01      	cmp	r3, #1
    4478:	d002      	beq.n	4480 <spi_select_slave+0xa4>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    447a:	6a93      	ldr	r3, [r2, #40]	; 0x28
    447c:	2300      	movs	r3, #0
    447e:	e7b2      	b.n	43e6 <spi_select_slave+0xa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4480:	6a93      	ldr	r3, [r2, #40]	; 0x28
    4482:	2300      	movs	r3, #0
    4484:	e7af      	b.n	43e6 <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    4486:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    4488:	09d1      	lsrs	r1, r2, #7
		return NULL;
    448a:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    448c:	2900      	cmp	r1, #0
    448e:	d104      	bne.n	449a <spi_select_slave+0xbe>
		return &(ports[port_index]->Group[group_index]);
    4490:	0953      	lsrs	r3, r2, #5
    4492:	01db      	lsls	r3, r3, #7
    4494:	490d      	ldr	r1, [pc, #52]	; (44cc <spi_select_slave+0xf0>)
    4496:	468c      	mov	ip, r1
    4498:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    449a:	211f      	movs	r1, #31
    449c:	4011      	ands	r1, r2
    449e:	2201      	movs	r2, #1
    44a0:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
    44a2:	615a      	str	r2, [r3, #20]
	return STATUS_OK;
    44a4:	2300      	movs	r3, #0
    44a6:	e79e      	b.n	43e6 <spi_select_slave+0xa>
			port_pin_set_output_level(slave->ss_pin, true);
    44a8:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    44aa:	09d1      	lsrs	r1, r2, #7
		return NULL;
    44ac:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    44ae:	2900      	cmp	r1, #0
    44b0:	d104      	bne.n	44bc <spi_select_slave+0xe0>
		return &(ports[port_index]->Group[group_index]);
    44b2:	0953      	lsrs	r3, r2, #5
    44b4:	01db      	lsls	r3, r3, #7
    44b6:	4905      	ldr	r1, [pc, #20]	; (44cc <spi_select_slave+0xf0>)
    44b8:	468c      	mov	ip, r1
    44ba:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    44bc:	211f      	movs	r1, #31
    44be:	4011      	ands	r1, r2
    44c0:	2201      	movs	r2, #1
    44c2:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    44c4:	619a      	str	r2, [r3, #24]
	return STATUS_OK;
    44c6:	2300      	movs	r3, #0
    44c8:	e78d      	b.n	43e6 <spi_select_slave+0xa>
    44ca:	46c0      	nop			; (mov r8, r8)
    44cc:	41004400 	.word	0x41004400

000044d0 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    44d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    44d2:	46de      	mov	lr, fp
    44d4:	4657      	mov	r7, sl
    44d6:	464e      	mov	r6, r9
    44d8:	4645      	mov	r5, r8
    44da:	b5e0      	push	{r5, r6, r7, lr}
    44dc:	b091      	sub	sp, #68	; 0x44
    44de:	0005      	movs	r5, r0
    44e0:	000c      	movs	r4, r1
    44e2:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    44e4:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    44e6:	0008      	movs	r0, r1
    44e8:	4bbc      	ldr	r3, [pc, #752]	; (47dc <usart_init+0x30c>)
    44ea:	4798      	blx	r3
    44ec:	0002      	movs	r2, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    44ee:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    44f0:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    44f2:	07db      	lsls	r3, r3, #31
    44f4:	d506      	bpl.n	4504 <usart_init+0x34>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    44f6:	b011      	add	sp, #68	; 0x44
    44f8:	bc3c      	pop	{r2, r3, r4, r5}
    44fa:	4690      	mov	r8, r2
    44fc:	4699      	mov	r9, r3
    44fe:	46a2      	mov	sl, r4
    4500:	46ab      	mov	fp, r5
    4502:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    4504:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
    4506:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    4508:	079b      	lsls	r3, r3, #30
    450a:	d4f4      	bmi.n	44f6 <usart_init+0x26>
    450c:	49b4      	ldr	r1, [pc, #720]	; (47e0 <usart_init+0x310>)
    450e:	6a08      	ldr	r0, [r1, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    4510:	1c97      	adds	r7, r2, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    4512:	2301      	movs	r3, #1
    4514:	40bb      	lsls	r3, r7
    4516:	4303      	orrs	r3, r0
    4518:	620b      	str	r3, [r1, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    451a:	a90f      	add	r1, sp, #60	; 0x3c
    451c:	272d      	movs	r7, #45	; 0x2d
    451e:	5df3      	ldrb	r3, [r6, r7]
    4520:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    4522:	3214      	adds	r2, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    4524:	b2d3      	uxtb	r3, r2
    4526:	9302      	str	r3, [sp, #8]
    4528:	0018      	movs	r0, r3
    452a:	4bae      	ldr	r3, [pc, #696]	; (47e4 <usart_init+0x314>)
    452c:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    452e:	9802      	ldr	r0, [sp, #8]
    4530:	4bad      	ldr	r3, [pc, #692]	; (47e8 <usart_init+0x318>)
    4532:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    4534:	5df0      	ldrb	r0, [r6, r7]
    4536:	2100      	movs	r1, #0
    4538:	4bac      	ldr	r3, [pc, #688]	; (47ec <usart_init+0x31c>)
    453a:	4798      	blx	r3
	module->character_size = config->character_size;
    453c:	7af3      	ldrb	r3, [r6, #11]
    453e:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
    4540:	2324      	movs	r3, #36	; 0x24
    4542:	5cf3      	ldrb	r3, [r6, r3]
    4544:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    4546:	2325      	movs	r3, #37	; 0x25
    4548:	5cf3      	ldrb	r3, [r6, r3]
    454a:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
    454c:	7ef3      	ldrb	r3, [r6, #27]
    454e:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    4550:	7f33      	ldrb	r3, [r6, #28]
    4552:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
    4554:	682b      	ldr	r3, [r5, #0]
    4556:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    4558:	0018      	movs	r0, r3
    455a:	4ba0      	ldr	r3, [pc, #640]	; (47dc <usart_init+0x30c>)
    455c:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    455e:	3014      	adds	r0, #20
	uint16_t baud  = 0;
    4560:	2200      	movs	r2, #0
    4562:	230e      	movs	r3, #14
    4564:	a906      	add	r1, sp, #24
    4566:	468c      	mov	ip, r1
    4568:	4463      	add	r3, ip
    456a:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
    456c:	8a32      	ldrh	r2, [r6, #16]
    456e:	9202      	str	r2, [sp, #8]
    4570:	2380      	movs	r3, #128	; 0x80
    4572:	01db      	lsls	r3, r3, #7
    4574:	429a      	cmp	r2, r3
    4576:	d100      	bne.n	457a <usart_init+0xaa>
    4578:	e09e      	b.n	46b8 <usart_init+0x1e8>
    457a:	d90f      	bls.n	459c <usart_init+0xcc>
    457c:	23c0      	movs	r3, #192	; 0xc0
    457e:	01db      	lsls	r3, r3, #7
    4580:	9a02      	ldr	r2, [sp, #8]
    4582:	429a      	cmp	r2, r3
    4584:	d100      	bne.n	4588 <usart_init+0xb8>
    4586:	e092      	b.n	46ae <usart_init+0x1de>
    4588:	2380      	movs	r3, #128	; 0x80
    458a:	021b      	lsls	r3, r3, #8
    458c:	429a      	cmp	r2, r3
    458e:	d000      	beq.n	4592 <usart_init+0xc2>
    4590:	e11f      	b.n	47d2 <usart_init+0x302>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    4592:	2303      	movs	r3, #3
    4594:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    4596:	2300      	movs	r3, #0
    4598:	9307      	str	r3, [sp, #28]
    459a:	e008      	b.n	45ae <usart_init+0xde>
	switch (config->sample_rate) {
    459c:	2380      	movs	r3, #128	; 0x80
    459e:	019b      	lsls	r3, r3, #6
    45a0:	429a      	cmp	r2, r3
    45a2:	d000      	beq.n	45a6 <usart_init+0xd6>
    45a4:	e115      	b.n	47d2 <usart_init+0x302>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    45a6:	2310      	movs	r3, #16
    45a8:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    45aa:	3b0f      	subs	r3, #15
    45ac:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
    45ae:	6833      	ldr	r3, [r6, #0]
    45b0:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    45b2:	68f3      	ldr	r3, [r6, #12]
    45b4:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
    45b6:	6973      	ldr	r3, [r6, #20]
    45b8:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    45ba:	7e33      	ldrb	r3, [r6, #24]
    45bc:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    45be:	2326      	movs	r3, #38	; 0x26
    45c0:	5cf3      	ldrb	r3, [r6, r3]
    45c2:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    45c4:	6873      	ldr	r3, [r6, #4]
    45c6:	4699      	mov	r9, r3
	switch (transfer_mode)
    45c8:	2b00      	cmp	r3, #0
    45ca:	d100      	bne.n	45ce <usart_init+0xfe>
    45cc:	e0a0      	b.n	4710 <usart_init+0x240>
    45ce:	2380      	movs	r3, #128	; 0x80
    45d0:	055b      	lsls	r3, r3, #21
    45d2:	4599      	cmp	r9, r3
    45d4:	d100      	bne.n	45d8 <usart_init+0x108>
    45d6:	e084      	b.n	46e2 <usart_init+0x212>
	if(config->encoding_format_enable) {
    45d8:	7e73      	ldrb	r3, [r6, #25]
    45da:	2b00      	cmp	r3, #0
    45dc:	d002      	beq.n	45e4 <usart_init+0x114>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    45de:	7eb3      	ldrb	r3, [r6, #26]
    45e0:	4642      	mov	r2, r8
    45e2:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    45e4:	682a      	ldr	r2, [r5, #0]
    45e6:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    45e8:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    45ea:	2b00      	cmp	r3, #0
    45ec:	d1fc      	bne.n	45e8 <usart_init+0x118>
	usart_hw->BAUD.reg = baud;
    45ee:	330e      	adds	r3, #14
    45f0:	aa06      	add	r2, sp, #24
    45f2:	4694      	mov	ip, r2
    45f4:	4463      	add	r3, ip
    45f6:	881b      	ldrh	r3, [r3, #0]
    45f8:	4642      	mov	r2, r8
    45fa:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
    45fc:	9b05      	ldr	r3, [sp, #20]
    45fe:	9a03      	ldr	r2, [sp, #12]
    4600:	4313      	orrs	r3, r2
    4602:	9a04      	ldr	r2, [sp, #16]
    4604:	4313      	orrs	r3, r2
    4606:	464a      	mov	r2, r9
    4608:	4313      	orrs	r3, r2
    460a:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    460c:	465b      	mov	r3, fp
    460e:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
    4610:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    4612:	4653      	mov	r3, sl
    4614:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
    4616:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
    4618:	2327      	movs	r3, #39	; 0x27
    461a:	5cf3      	ldrb	r3, [r6, r3]
    461c:	2b00      	cmp	r3, #0
    461e:	d101      	bne.n	4624 <usart_init+0x154>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    4620:	3304      	adds	r3, #4
    4622:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    4624:	7e73      	ldrb	r3, [r6, #25]
    4626:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    4628:	7f32      	ldrb	r2, [r6, #28]
    462a:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    462c:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    462e:	7f72      	ldrb	r2, [r6, #29]
    4630:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    4632:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    4634:	2224      	movs	r2, #36	; 0x24
    4636:	5cb2      	ldrb	r2, [r6, r2]
    4638:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    463a:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    463c:	2225      	movs	r2, #37	; 0x25
    463e:	5cb2      	ldrb	r2, [r6, r2]
    4640:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    4642:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
    4644:	7ab1      	ldrb	r1, [r6, #10]
    4646:	7af2      	ldrb	r2, [r6, #11]
    4648:	4311      	orrs	r1, r2
    464a:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
    464c:	8933      	ldrh	r3, [r6, #8]
    464e:	2bff      	cmp	r3, #255	; 0xff
    4650:	d100      	bne.n	4654 <usart_init+0x184>
    4652:	e081      	b.n	4758 <usart_init+0x288>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    4654:	2280      	movs	r2, #128	; 0x80
    4656:	0452      	lsls	r2, r2, #17
    4658:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    465a:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
    465c:	232c      	movs	r3, #44	; 0x2c
    465e:	5cf3      	ldrb	r3, [r6, r3]
    4660:	2b00      	cmp	r3, #0
    4662:	d103      	bne.n	466c <usart_init+0x19c>
    4664:	4b62      	ldr	r3, [pc, #392]	; (47f0 <usart_init+0x320>)
    4666:	789b      	ldrb	r3, [r3, #2]
    4668:	079b      	lsls	r3, r3, #30
    466a:	d501      	bpl.n	4670 <usart_init+0x1a0>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    466c:	2380      	movs	r3, #128	; 0x80
    466e:	431f      	orrs	r7, r3
	SercomUsart *const usart_hw = &(module->hw->USART);
    4670:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    4672:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    4674:	2b00      	cmp	r3, #0
    4676:	d1fc      	bne.n	4672 <usart_init+0x1a2>
	usart_hw->CTRLB.reg = ctrlb;
    4678:	4643      	mov	r3, r8
    467a:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    467c:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    467e:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    4680:	2b00      	cmp	r3, #0
    4682:	d1fc      	bne.n	467e <usart_init+0x1ae>
	usart_hw->CTRLA.reg = ctrla;
    4684:	4643      	mov	r3, r8
    4686:	601f      	str	r7, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    4688:	ab0e      	add	r3, sp, #56	; 0x38
    468a:	2280      	movs	r2, #128	; 0x80
    468c:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    468e:	2200      	movs	r2, #0
    4690:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
    4692:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    4694:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    4696:	6b33      	ldr	r3, [r6, #48]	; 0x30
    4698:	930a      	str	r3, [sp, #40]	; 0x28
    469a:	6b73      	ldr	r3, [r6, #52]	; 0x34
    469c:	930b      	str	r3, [sp, #44]	; 0x2c
    469e:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    46a0:	930c      	str	r3, [sp, #48]	; 0x30
    46a2:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    46a4:	9302      	str	r3, [sp, #8]
    46a6:	930d      	str	r3, [sp, #52]	; 0x34
    46a8:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    46aa:	ae0a      	add	r6, sp, #40	; 0x28
    46ac:	e063      	b.n	4776 <usart_init+0x2a6>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    46ae:	2308      	movs	r3, #8
    46b0:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    46b2:	3b07      	subs	r3, #7
    46b4:	9307      	str	r3, [sp, #28]
    46b6:	e77a      	b.n	45ae <usart_init+0xde>
	ctrla = (uint32_t)config->data_order |
    46b8:	6833      	ldr	r3, [r6, #0]
    46ba:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    46bc:	68f3      	ldr	r3, [r6, #12]
    46be:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
    46c0:	6973      	ldr	r3, [r6, #20]
    46c2:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    46c4:	7e33      	ldrb	r3, [r6, #24]
    46c6:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    46c8:	2326      	movs	r3, #38	; 0x26
    46ca:	5cf3      	ldrb	r3, [r6, r3]
    46cc:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    46ce:	6873      	ldr	r3, [r6, #4]
    46d0:	4699      	mov	r9, r3
	switch (transfer_mode)
    46d2:	2b00      	cmp	r3, #0
    46d4:	d018      	beq.n	4708 <usart_init+0x238>
    46d6:	2380      	movs	r3, #128	; 0x80
    46d8:	055b      	lsls	r3, r3, #21
    46da:	4599      	cmp	r9, r3
    46dc:	d001      	beq.n	46e2 <usart_init+0x212>
	enum status_code status_code = STATUS_OK;
    46de:	2000      	movs	r0, #0
    46e0:	e025      	b.n	472e <usart_init+0x25e>
			if (!config->use_external_clock) {
    46e2:	2327      	movs	r3, #39	; 0x27
    46e4:	5cf3      	ldrb	r3, [r6, r3]
    46e6:	2b00      	cmp	r3, #0
    46e8:	d000      	beq.n	46ec <usart_init+0x21c>
    46ea:	e775      	b.n	45d8 <usart_init+0x108>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    46ec:	6a33      	ldr	r3, [r6, #32]
    46ee:	001f      	movs	r7, r3
    46f0:	b2c0      	uxtb	r0, r0
    46f2:	4b40      	ldr	r3, [pc, #256]	; (47f4 <usart_init+0x324>)
    46f4:	4798      	blx	r3
    46f6:	0001      	movs	r1, r0
    46f8:	220e      	movs	r2, #14
    46fa:	ab06      	add	r3, sp, #24
    46fc:	469c      	mov	ip, r3
    46fe:	4462      	add	r2, ip
    4700:	0038      	movs	r0, r7
    4702:	4b3d      	ldr	r3, [pc, #244]	; (47f8 <usart_init+0x328>)
    4704:	4798      	blx	r3
    4706:	e012      	b.n	472e <usart_init+0x25e>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    4708:	2308      	movs	r3, #8
    470a:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    470c:	2300      	movs	r3, #0
    470e:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
    4710:	2327      	movs	r3, #39	; 0x27
    4712:	5cf3      	ldrb	r3, [r6, r3]
    4714:	2b00      	cmp	r3, #0
    4716:	d00e      	beq.n	4736 <usart_init+0x266>
				status_code =
    4718:	9b06      	ldr	r3, [sp, #24]
    471a:	9300      	str	r3, [sp, #0]
    471c:	9b07      	ldr	r3, [sp, #28]
    471e:	220e      	movs	r2, #14
    4720:	a906      	add	r1, sp, #24
    4722:	468c      	mov	ip, r1
    4724:	4462      	add	r2, ip
    4726:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    4728:	6a30      	ldr	r0, [r6, #32]
    472a:	4f34      	ldr	r7, [pc, #208]	; (47fc <usart_init+0x32c>)
    472c:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
    472e:	2800      	cmp	r0, #0
    4730:	d000      	beq.n	4734 <usart_init+0x264>
    4732:	e6e0      	b.n	44f6 <usart_init+0x26>
    4734:	e750      	b.n	45d8 <usart_init+0x108>
						_sercom_get_async_baud_val(config->baudrate,
    4736:	6a33      	ldr	r3, [r6, #32]
    4738:	001f      	movs	r7, r3
    473a:	b2c0      	uxtb	r0, r0
    473c:	4b2d      	ldr	r3, [pc, #180]	; (47f4 <usart_init+0x324>)
    473e:	4798      	blx	r3
    4740:	0001      	movs	r1, r0
				status_code =
    4742:	9b06      	ldr	r3, [sp, #24]
    4744:	9300      	str	r3, [sp, #0]
    4746:	9b07      	ldr	r3, [sp, #28]
    4748:	220e      	movs	r2, #14
    474a:	a806      	add	r0, sp, #24
    474c:	4684      	mov	ip, r0
    474e:	4462      	add	r2, ip
    4750:	0038      	movs	r0, r7
    4752:	4f2a      	ldr	r7, [pc, #168]	; (47fc <usart_init+0x32c>)
    4754:	47b8      	blx	r7
    4756:	e7ea      	b.n	472e <usart_init+0x25e>
		if(config->lin_slave_enable) {
    4758:	7ef3      	ldrb	r3, [r6, #27]
    475a:	2b00      	cmp	r3, #0
    475c:	d100      	bne.n	4760 <usart_init+0x290>
    475e:	e77d      	b.n	465c <usart_init+0x18c>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    4760:	2380      	movs	r3, #128	; 0x80
    4762:	04db      	lsls	r3, r3, #19
    4764:	431f      	orrs	r7, r3
    4766:	e779      	b.n	465c <usart_init+0x18c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    4768:	0020      	movs	r0, r4
    476a:	4b25      	ldr	r3, [pc, #148]	; (4800 <usart_init+0x330>)
    476c:	4798      	blx	r3
    476e:	e007      	b.n	4780 <usart_init+0x2b0>
    4770:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    4772:	2f04      	cmp	r7, #4
    4774:	d00d      	beq.n	4792 <usart_init+0x2c2>
    4776:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    4778:	00bb      	lsls	r3, r7, #2
    477a:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
    477c:	2800      	cmp	r0, #0
    477e:	d0f3      	beq.n	4768 <usart_init+0x298>
		if (current_pinmux != PINMUX_UNUSED) {
    4780:	1c43      	adds	r3, r0, #1
    4782:	d0f5      	beq.n	4770 <usart_init+0x2a0>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    4784:	a90e      	add	r1, sp, #56	; 0x38
    4786:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    4788:	0c00      	lsrs	r0, r0, #16
    478a:	b2c0      	uxtb	r0, r0
    478c:	4b1d      	ldr	r3, [pc, #116]	; (4804 <usart_init+0x334>)
    478e:	4798      	blx	r3
    4790:	e7ee      	b.n	4770 <usart_init+0x2a0>
		module->callback[i]            = NULL;
    4792:	2300      	movs	r3, #0
    4794:	60eb      	str	r3, [r5, #12]
    4796:	612b      	str	r3, [r5, #16]
    4798:	616b      	str	r3, [r5, #20]
    479a:	61ab      	str	r3, [r5, #24]
    479c:	61eb      	str	r3, [r5, #28]
    479e:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
    47a0:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    47a2:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    47a4:	2200      	movs	r2, #0
    47a6:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    47a8:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    47aa:	3330      	adds	r3, #48	; 0x30
    47ac:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    47ae:	3301      	adds	r3, #1
    47b0:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    47b2:	3301      	adds	r3, #1
    47b4:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    47b6:	3301      	adds	r3, #1
    47b8:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    47ba:	6828      	ldr	r0, [r5, #0]
    47bc:	4b07      	ldr	r3, [pc, #28]	; (47dc <usart_init+0x30c>)
    47be:	4798      	blx	r3
    47c0:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    47c2:	4911      	ldr	r1, [pc, #68]	; (4808 <usart_init+0x338>)
    47c4:	4b11      	ldr	r3, [pc, #68]	; (480c <usart_init+0x33c>)
    47c6:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    47c8:	00a4      	lsls	r4, r4, #2
    47ca:	4b11      	ldr	r3, [pc, #68]	; (4810 <usart_init+0x340>)
    47cc:	50e5      	str	r5, [r4, r3]
	return status_code;
    47ce:	2000      	movs	r0, #0
    47d0:	e691      	b.n	44f6 <usart_init+0x26>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    47d2:	2310      	movs	r3, #16
    47d4:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    47d6:	2300      	movs	r3, #0
    47d8:	9307      	str	r3, [sp, #28]
    47da:	e6e8      	b.n	45ae <usart_init+0xde>
    47dc:	00004011 	.word	0x00004011
    47e0:	40000400 	.word	0x40000400
    47e4:	000051d1 	.word	0x000051d1
    47e8:	00005145 	.word	0x00005145
    47ec:	00003e4d 	.word	0x00003e4d
    47f0:	41002000 	.word	0x41002000
    47f4:	000051ed 	.word	0x000051ed
    47f8:	00003d8f 	.word	0x00003d8f
    47fc:	00003db9 	.word	0x00003db9
    4800:	00003e99 	.word	0x00003e99
    4804:	000052c9 	.word	0x000052c9
    4808:	00004a09 	.word	0x00004a09
    480c:	0000404d 	.word	0x0000404d
    4810:	20000c6c 	.word	0x20000c6c

00004814 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    4814:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    4816:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
    4818:	2a00      	cmp	r2, #0
    481a:	d101      	bne.n	4820 <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
    481c:	0018      	movs	r0, r3
    481e:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
    4820:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    4822:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    4824:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
    4826:	2a00      	cmp	r2, #0
    4828:	d1f8      	bne.n	481c <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    482a:	6803      	ldr	r3, [r0, #0]
	return (usart_hw->SYNCBUSY.reg);
    482c:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    482e:	2a00      	cmp	r2, #0
    4830:	d1fc      	bne.n	482c <usart_write_wait+0x18>
	usart_hw->DATA.reg = tx_data;
    4832:	8519      	strh	r1, [r3, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    4834:	2102      	movs	r1, #2
    4836:	7e1a      	ldrb	r2, [r3, #24]
    4838:	420a      	tst	r2, r1
    483a:	d0fc      	beq.n	4836 <usart_write_wait+0x22>
	return STATUS_OK;
    483c:	2300      	movs	r3, #0
    483e:	e7ed      	b.n	481c <usart_write_wait+0x8>

00004840 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    4840:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    4842:	231c      	movs	r3, #28
	if (!(module->receiver_enabled)) {
    4844:	2a00      	cmp	r2, #0
    4846:	d101      	bne.n	484c <usart_read_wait+0xc>

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;

	return STATUS_OK;
}
    4848:	0018      	movs	r0, r3
    484a:	4770      	bx	lr
	if (module->remaining_rx_buffer_length > 0) {
    484c:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    484e:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    4850:	3b17      	subs	r3, #23
	if (module->remaining_rx_buffer_length > 0) {
    4852:	2a00      	cmp	r2, #0
    4854:	d1f8      	bne.n	4848 <usart_read_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    4856:	6802      	ldr	r2, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    4858:	7e10      	ldrb	r0, [r2, #24]
    485a:	0740      	lsls	r0, r0, #29
    485c:	d5f4      	bpl.n	4848 <usart_read_wait+0x8>
	return (usart_hw->SYNCBUSY.reg);
    485e:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    4860:	2b00      	cmp	r3, #0
    4862:	d1fc      	bne.n	485e <usart_read_wait+0x1e>
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    4864:	8b53      	ldrh	r3, [r2, #26]
    4866:	b2db      	uxtb	r3, r3
	if (error_code) {
    4868:	0698      	lsls	r0, r3, #26
    486a:	d01d      	beq.n	48a8 <usart_read_wait+0x68>
		if (error_code & SERCOM_USART_STATUS_FERR) {
    486c:	0798      	lsls	r0, r3, #30
    486e:	d503      	bpl.n	4878 <usart_read_wait+0x38>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    4870:	2302      	movs	r3, #2
    4872:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_FORMAT;
    4874:	3318      	adds	r3, #24
    4876:	e7e7      	b.n	4848 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    4878:	0758      	lsls	r0, r3, #29
    487a:	d503      	bpl.n	4884 <usart_read_wait+0x44>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    487c:	2304      	movs	r3, #4
    487e:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_OVERFLOW;
    4880:	331a      	adds	r3, #26
    4882:	e7e1      	b.n	4848 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    4884:	07d8      	lsls	r0, r3, #31
    4886:	d503      	bpl.n	4890 <usart_read_wait+0x50>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    4888:	2301      	movs	r3, #1
    488a:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_DATA;
    488c:	3312      	adds	r3, #18
    488e:	e7db      	b.n	4848 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    4890:	06d8      	lsls	r0, r3, #27
    4892:	d503      	bpl.n	489c <usart_read_wait+0x5c>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    4894:	2310      	movs	r3, #16
    4896:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PROTOCOL;
    4898:	3332      	adds	r3, #50	; 0x32
    489a:	e7d5      	b.n	4848 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    489c:	069b      	lsls	r3, r3, #26
    489e:	d503      	bpl.n	48a8 <usart_read_wait+0x68>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    48a0:	2320      	movs	r3, #32
    48a2:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PACKET_COLLISION;
    48a4:	3321      	adds	r3, #33	; 0x21
    48a6:	e7cf      	b.n	4848 <usart_read_wait+0x8>
	*rx_data = usart_hw->DATA.reg;
    48a8:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    48aa:	800b      	strh	r3, [r1, #0]
	return STATUS_OK;
    48ac:	2300      	movs	r3, #0
    48ae:	e7cb      	b.n	4848 <usart_read_wait+0x8>

000048b0 <usart_write_buffer_wait>:
 */
enum status_code usart_write_buffer_wait(
		struct usart_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    48b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    48b2:	46ce      	mov	lr, r9
    48b4:	4647      	mov	r7, r8
    48b6:	b580      	push	{r7, lr}
    48b8:	b083      	sub	sp, #12
    48ba:	0005      	movs	r5, r0
    48bc:	9101      	str	r1, [sp, #4]
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    48be:	2017      	movs	r0, #23
	if (length == 0) {
    48c0:	2a00      	cmp	r2, #0
    48c2:	d104      	bne.n	48ce <usart_write_buffer_wait+0x1e>
			return STATUS_ERR_TIMEOUT;
		}
	}

	return STATUS_OK;
}
    48c4:	b003      	add	sp, #12
    48c6:	bc0c      	pop	{r2, r3}
    48c8:	4690      	mov	r8, r2
    48ca:	4699      	mov	r9, r3
    48cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!(module->transmitter_enabled)) {
    48ce:	79eb      	ldrb	r3, [r5, #7]
		return STATUS_ERR_DENIED;
    48d0:	3005      	adds	r0, #5
	if (!(module->transmitter_enabled)) {
    48d2:	2b00      	cmp	r3, #0
    48d4:	d0f6      	beq.n	48c4 <usart_write_buffer_wait+0x14>
	SercomUsart *const usart_hw = &(module->hw->USART);
    48d6:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    48d8:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    48da:	2b00      	cmp	r3, #0
    48dc:	d1fc      	bne.n	48d8 <usart_write_buffer_wait+0x28>
	while (length--) {
    48de:	3a01      	subs	r2, #1
    48e0:	b293      	uxth	r3, r2
    48e2:	4699      	mov	r9, r3
    48e4:	2600      	movs	r6, #0
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
    48e6:	2701      	movs	r7, #1
	while (length--) {
    48e8:	4b1f      	ldr	r3, [pc, #124]	; (4968 <usart_write_buffer_wait+0xb8>)
    48ea:	4698      	mov	r8, r3
    48ec:	e011      	b.n	4912 <usart_write_buffer_wait+0x62>
		uint16_t data_to_send = tx_data[tx_pos++];
    48ee:	1c73      	adds	r3, r6, #1
    48f0:	b29b      	uxth	r3, r3
    48f2:	9a01      	ldr	r2, [sp, #4]
    48f4:	5d91      	ldrb	r1, [r2, r6]
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    48f6:	796a      	ldrb	r2, [r5, #5]
    48f8:	2a01      	cmp	r2, #1
    48fa:	d017      	beq.n	492c <usart_write_buffer_wait+0x7c>
		uint16_t data_to_send = tx_data[tx_pos++];
    48fc:	b289      	uxth	r1, r1
    48fe:	001e      	movs	r6, r3
		usart_write_wait(module, data_to_send);
    4900:	0028      	movs	r0, r5
    4902:	4b1a      	ldr	r3, [pc, #104]	; (496c <usart_write_buffer_wait+0xbc>)
    4904:	4798      	blx	r3
	while (length--) {
    4906:	464b      	mov	r3, r9
    4908:	3b01      	subs	r3, #1
    490a:	b29b      	uxth	r3, r3
    490c:	4699      	mov	r9, r3
    490e:	4543      	cmp	r3, r8
    4910:	d013      	beq.n	493a <usart_write_buffer_wait+0x8a>
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
    4912:	7e23      	ldrb	r3, [r4, #24]
    4914:	423b      	tst	r3, r7
    4916:	d1ea      	bne.n	48ee <usart_write_buffer_wait+0x3e>
    4918:	4b13      	ldr	r3, [pc, #76]	; (4968 <usart_write_buffer_wait+0xb8>)
    491a:	7e22      	ldrb	r2, [r4, #24]
    491c:	423a      	tst	r2, r7
    491e:	d1e6      	bne.n	48ee <usart_write_buffer_wait+0x3e>
			} else if (i == USART_TIMEOUT) {
    4920:	2b01      	cmp	r3, #1
    4922:	d019      	beq.n	4958 <usart_write_buffer_wait+0xa8>
    4924:	3b01      	subs	r3, #1
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    4926:	2b00      	cmp	r3, #0
    4928:	d1f7      	bne.n	491a <usart_write_buffer_wait+0x6a>
    492a:	e7e0      	b.n	48ee <usart_write_buffer_wait+0x3e>
			data_to_send |= (tx_data[tx_pos++] << 8);
    492c:	3602      	adds	r6, #2
    492e:	b2b6      	uxth	r6, r6
    4930:	9a01      	ldr	r2, [sp, #4]
    4932:	5cd3      	ldrb	r3, [r2, r3]
    4934:	021b      	lsls	r3, r3, #8
    4936:	4319      	orrs	r1, r3
    4938:	e7e2      	b.n	4900 <usart_write_buffer_wait+0x50>
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
    493a:	7e23      	ldrb	r3, [r4, #24]
    493c:	079b      	lsls	r3, r3, #30
    493e:	d40d      	bmi.n	495c <usart_write_buffer_wait+0xac>
    4940:	4b09      	ldr	r3, [pc, #36]	; (4968 <usart_write_buffer_wait+0xb8>)
    4942:	2102      	movs	r1, #2
    4944:	7e22      	ldrb	r2, [r4, #24]
    4946:	420a      	tst	r2, r1
    4948:	d10a      	bne.n	4960 <usart_write_buffer_wait+0xb0>
		} else if (i == USART_TIMEOUT) {
    494a:	2b01      	cmp	r3, #1
    494c:	d00a      	beq.n	4964 <usart_write_buffer_wait+0xb4>
    494e:	3b01      	subs	r3, #1
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    4950:	2b00      	cmp	r3, #0
    4952:	d1f7      	bne.n	4944 <usart_write_buffer_wait+0x94>
	return STATUS_OK;
    4954:	2000      	movs	r0, #0
    4956:	e7b5      	b.n	48c4 <usart_write_buffer_wait+0x14>
				return STATUS_ERR_TIMEOUT;
    4958:	2012      	movs	r0, #18
    495a:	e7b3      	b.n	48c4 <usart_write_buffer_wait+0x14>
	return STATUS_OK;
    495c:	2000      	movs	r0, #0
    495e:	e7b1      	b.n	48c4 <usart_write_buffer_wait+0x14>
    4960:	2000      	movs	r0, #0
    4962:	e7af      	b.n	48c4 <usart_write_buffer_wait+0x14>
			return STATUS_ERR_TIMEOUT;
    4964:	2012      	movs	r0, #18
    4966:	e7ad      	b.n	48c4 <usart_write_buffer_wait+0x14>
    4968:	0000ffff 	.word	0x0000ffff
    496c:	00004815 	.word	0x00004815

00004970 <usart_read_buffer_wait>:
 */
enum status_code usart_read_buffer_wait(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    4970:	b5f0      	push	{r4, r5, r6, r7, lr}
    4972:	46d6      	mov	lr, sl
    4974:	b500      	push	{lr}
    4976:	b084      	sub	sp, #16
    4978:	0004      	movs	r4, r0
    497a:	9101      	str	r1, [sp, #4]
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    497c:	2017      	movs	r0, #23
	if (length == 0) {
    497e:	2a00      	cmp	r2, #0
    4980:	d103      	bne.n	498a <usart_read_buffer_wait+0x1a>
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
}
    4982:	b004      	add	sp, #16
    4984:	bc04      	pop	{r2}
    4986:	4692      	mov	sl, r2
    4988:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!(module->receiver_enabled)) {
    498a:	79a3      	ldrb	r3, [r4, #6]
		return STATUS_ERR_DENIED;
    498c:	3005      	adds	r0, #5
	if (!(module->receiver_enabled)) {
    498e:	2b00      	cmp	r3, #0
    4990:	d0f7      	beq.n	4982 <usart_read_buffer_wait+0x12>
	SercomUsart *const usart_hw = &(module->hw->USART);
    4992:	6826      	ldr	r6, [r4, #0]
	while (length--) {
    4994:	3a01      	subs	r2, #1
    4996:	b293      	uxth	r3, r2
    4998:	469a      	mov	sl, r3
    499a:	2500      	movs	r5, #0
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
    499c:	2704      	movs	r7, #4
    499e:	e019      	b.n	49d4 <usart_read_buffer_wait+0x64>
		uint16_t received_data = 0;
    49a0:	2300      	movs	r3, #0
    49a2:	aa02      	add	r2, sp, #8
    49a4:	80d3      	strh	r3, [r2, #6]
		retval = usart_read_wait(module, &received_data);
    49a6:	1d91      	adds	r1, r2, #6
    49a8:	0020      	movs	r0, r4
    49aa:	4b15      	ldr	r3, [pc, #84]	; (4a00 <usart_read_buffer_wait+0x90>)
    49ac:	4798      	blx	r3
		if (retval != STATUS_OK) {
    49ae:	2800      	cmp	r0, #0
    49b0:	d1e7      	bne.n	4982 <usart_read_buffer_wait+0x12>
		rx_data[rx_pos++] = received_data;
    49b2:	1c69      	adds	r1, r5, #1
    49b4:	b289      	uxth	r1, r1
    49b6:	ab02      	add	r3, sp, #8
    49b8:	88db      	ldrh	r3, [r3, #6]
    49ba:	9a01      	ldr	r2, [sp, #4]
    49bc:	5553      	strb	r3, [r2, r5]
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    49be:	7962      	ldrb	r2, [r4, #5]
    49c0:	2a01      	cmp	r2, #1
    49c2:	d014      	beq.n	49ee <usart_read_buffer_wait+0x7e>
		rx_data[rx_pos++] = received_data;
    49c4:	000d      	movs	r5, r1
	while (length--) {
    49c6:	4653      	mov	r3, sl
    49c8:	3b01      	subs	r3, #1
    49ca:	b29b      	uxth	r3, r3
    49cc:	469a      	mov	sl, r3
    49ce:	4b0d      	ldr	r3, [pc, #52]	; (4a04 <usart_read_buffer_wait+0x94>)
    49d0:	459a      	cmp	sl, r3
    49d2:	d0d6      	beq.n	4982 <usart_read_buffer_wait+0x12>
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
    49d4:	7e33      	ldrb	r3, [r6, #24]
    49d6:	423b      	tst	r3, r7
    49d8:	d1e2      	bne.n	49a0 <usart_read_buffer_wait+0x30>
    49da:	4b0a      	ldr	r3, [pc, #40]	; (4a04 <usart_read_buffer_wait+0x94>)
    49dc:	7e32      	ldrb	r2, [r6, #24]
    49de:	423a      	tst	r2, r7
    49e0:	d1de      	bne.n	49a0 <usart_read_buffer_wait+0x30>
			} else if (i == USART_TIMEOUT) {
    49e2:	2b01      	cmp	r3, #1
    49e4:	d009      	beq.n	49fa <usart_read_buffer_wait+0x8a>
    49e6:	3b01      	subs	r3, #1
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    49e8:	2b00      	cmp	r3, #0
    49ea:	d1f7      	bne.n	49dc <usart_read_buffer_wait+0x6c>
    49ec:	e7d8      	b.n	49a0 <usart_read_buffer_wait+0x30>
			rx_data[rx_pos++] = (received_data >> 8);
    49ee:	3502      	adds	r5, #2
    49f0:	b2ad      	uxth	r5, r5
    49f2:	0a1b      	lsrs	r3, r3, #8
    49f4:	9a01      	ldr	r2, [sp, #4]
    49f6:	5453      	strb	r3, [r2, r1]
    49f8:	e7e5      	b.n	49c6 <usart_read_buffer_wait+0x56>
				return STATUS_ERR_TIMEOUT;
    49fa:	2012      	movs	r0, #18
    49fc:	e7c1      	b.n	4982 <usart_read_buffer_wait+0x12>
    49fe:	46c0      	nop			; (mov r8, r8)
    4a00:	00004841 	.word	0x00004841
    4a04:	0000ffff 	.word	0x0000ffff

00004a08 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    4a08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    4a0a:	0080      	lsls	r0, r0, #2
    4a0c:	4b62      	ldr	r3, [pc, #392]	; (4b98 <_usart_interrupt_handler+0x190>)
    4a0e:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    4a10:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    4a12:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    4a14:	2b00      	cmp	r3, #0
    4a16:	d1fc      	bne.n	4a12 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    4a18:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    4a1a:	7da6      	ldrb	r6, [r4, #22]
    4a1c:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    4a1e:	2330      	movs	r3, #48	; 0x30
    4a20:	5ceb      	ldrb	r3, [r5, r3]
    4a22:	2231      	movs	r2, #49	; 0x31
    4a24:	5caf      	ldrb	r7, [r5, r2]
    4a26:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    4a28:	07f3      	lsls	r3, r6, #31
    4a2a:	d522      	bpl.n	4a72 <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    4a2c:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    4a2e:	b29b      	uxth	r3, r3
    4a30:	2b00      	cmp	r3, #0
    4a32:	d01c      	beq.n	4a6e <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    4a34:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    4a36:	7813      	ldrb	r3, [r2, #0]
    4a38:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    4a3a:	1c51      	adds	r1, r2, #1
    4a3c:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    4a3e:	7969      	ldrb	r1, [r5, #5]
    4a40:	2901      	cmp	r1, #1
    4a42:	d00e      	beq.n	4a62 <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    4a44:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    4a46:	05db      	lsls	r3, r3, #23
    4a48:	0ddb      	lsrs	r3, r3, #23
    4a4a:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    4a4c:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    4a4e:	3b01      	subs	r3, #1
    4a50:	b29b      	uxth	r3, r3
    4a52:	85eb      	strh	r3, [r5, #46]	; 0x2e
    4a54:	2b00      	cmp	r3, #0
    4a56:	d10c      	bne.n	4a72 <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    4a58:	3301      	adds	r3, #1
    4a5a:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    4a5c:	3301      	adds	r3, #1
    4a5e:	75a3      	strb	r3, [r4, #22]
    4a60:	e007      	b.n	4a72 <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    4a62:	7851      	ldrb	r1, [r2, #1]
    4a64:	0209      	lsls	r1, r1, #8
    4a66:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
    4a68:	3202      	adds	r2, #2
    4a6a:	62aa      	str	r2, [r5, #40]	; 0x28
    4a6c:	e7eb      	b.n	4a46 <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    4a6e:	2301      	movs	r3, #1
    4a70:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    4a72:	07b3      	lsls	r3, r6, #30
    4a74:	d506      	bpl.n	4a84 <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    4a76:	2302      	movs	r3, #2
    4a78:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    4a7a:	2200      	movs	r2, #0
    4a7c:	3331      	adds	r3, #49	; 0x31
    4a7e:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    4a80:	07fb      	lsls	r3, r7, #31
    4a82:	d41a      	bmi.n	4aba <_usart_interrupt_handler+0xb2>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    4a84:	0773      	lsls	r3, r6, #29
    4a86:	d565      	bpl.n	4b54 <_usart_interrupt_handler+0x14c>

		if (module->remaining_rx_buffer_length) {
    4a88:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    4a8a:	b29b      	uxth	r3, r3
    4a8c:	2b00      	cmp	r3, #0
    4a8e:	d05f      	beq.n	4b50 <_usart_interrupt_handler+0x148>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    4a90:	8b63      	ldrh	r3, [r4, #26]
    4a92:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    4a94:	071a      	lsls	r2, r3, #28
    4a96:	d414      	bmi.n	4ac2 <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    4a98:	223f      	movs	r2, #63	; 0x3f
    4a9a:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    4a9c:	2b00      	cmp	r3, #0
    4a9e:	d034      	beq.n	4b0a <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    4aa0:	079a      	lsls	r2, r3, #30
    4aa2:	d511      	bpl.n	4ac8 <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    4aa4:	221a      	movs	r2, #26
    4aa6:	2332      	movs	r3, #50	; 0x32
    4aa8:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    4aaa:	3b30      	subs	r3, #48	; 0x30
    4aac:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    4aae:	077b      	lsls	r3, r7, #29
    4ab0:	d550      	bpl.n	4b54 <_usart_interrupt_handler+0x14c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    4ab2:	0028      	movs	r0, r5
    4ab4:	696b      	ldr	r3, [r5, #20]
    4ab6:	4798      	blx	r3
    4ab8:	e04c      	b.n	4b54 <_usart_interrupt_handler+0x14c>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    4aba:	0028      	movs	r0, r5
    4abc:	68eb      	ldr	r3, [r5, #12]
    4abe:	4798      	blx	r3
    4ac0:	e7e0      	b.n	4a84 <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    4ac2:	2237      	movs	r2, #55	; 0x37
    4ac4:	4013      	ands	r3, r2
    4ac6:	e7e9      	b.n	4a9c <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    4ac8:	075a      	lsls	r2, r3, #29
    4aca:	d505      	bpl.n	4ad8 <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
    4acc:	221e      	movs	r2, #30
    4ace:	2332      	movs	r3, #50	; 0x32
    4ad0:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    4ad2:	3b2e      	subs	r3, #46	; 0x2e
    4ad4:	8363      	strh	r3, [r4, #26]
    4ad6:	e7ea      	b.n	4aae <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    4ad8:	07da      	lsls	r2, r3, #31
    4ada:	d505      	bpl.n	4ae8 <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
    4adc:	2213      	movs	r2, #19
    4ade:	2332      	movs	r3, #50	; 0x32
    4ae0:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    4ae2:	3b31      	subs	r3, #49	; 0x31
    4ae4:	8363      	strh	r3, [r4, #26]
    4ae6:	e7e2      	b.n	4aae <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    4ae8:	06da      	lsls	r2, r3, #27
    4aea:	d505      	bpl.n	4af8 <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
    4aec:	2242      	movs	r2, #66	; 0x42
    4aee:	2332      	movs	r3, #50	; 0x32
    4af0:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    4af2:	3b22      	subs	r3, #34	; 0x22
    4af4:	8363      	strh	r3, [r4, #26]
    4af6:	e7da      	b.n	4aae <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    4af8:	2220      	movs	r2, #32
    4afa:	421a      	tst	r2, r3
    4afc:	d0d7      	beq.n	4aae <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    4afe:	3221      	adds	r2, #33	; 0x21
    4b00:	2332      	movs	r3, #50	; 0x32
    4b02:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    4b04:	3b12      	subs	r3, #18
    4b06:	8363      	strh	r3, [r4, #26]
    4b08:	e7d1      	b.n	4aae <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    4b0a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    4b0c:	05db      	lsls	r3, r3, #23
    4b0e:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    4b10:	b2da      	uxtb	r2, r3
    4b12:	6a69      	ldr	r1, [r5, #36]	; 0x24
    4b14:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    4b16:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    4b18:	1c51      	adds	r1, r2, #1
    4b1a:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    4b1c:	7969      	ldrb	r1, [r5, #5]
    4b1e:	2901      	cmp	r1, #1
    4b20:	d010      	beq.n	4b44 <_usart_interrupt_handler+0x13c>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    4b22:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    4b24:	3b01      	subs	r3, #1
    4b26:	b29b      	uxth	r3, r3
    4b28:	85ab      	strh	r3, [r5, #44]	; 0x2c
    4b2a:	2b00      	cmp	r3, #0
    4b2c:	d112      	bne.n	4b54 <_usart_interrupt_handler+0x14c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    4b2e:	3304      	adds	r3, #4
    4b30:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    4b32:	2200      	movs	r2, #0
    4b34:	332e      	adds	r3, #46	; 0x2e
    4b36:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    4b38:	07bb      	lsls	r3, r7, #30
    4b3a:	d50b      	bpl.n	4b54 <_usart_interrupt_handler+0x14c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    4b3c:	0028      	movs	r0, r5
    4b3e:	692b      	ldr	r3, [r5, #16]
    4b40:	4798      	blx	r3
    4b42:	e007      	b.n	4b54 <_usart_interrupt_handler+0x14c>
					*(module->rx_buffer_ptr) = (received_data >> 8);
    4b44:	0a1b      	lsrs	r3, r3, #8
    4b46:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
    4b48:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    4b4a:	3301      	adds	r3, #1
    4b4c:	626b      	str	r3, [r5, #36]	; 0x24
    4b4e:	e7e8      	b.n	4b22 <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    4b50:	2304      	movs	r3, #4
    4b52:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    4b54:	06f3      	lsls	r3, r6, #27
    4b56:	d504      	bpl.n	4b62 <_usart_interrupt_handler+0x15a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    4b58:	2310      	movs	r3, #16
    4b5a:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    4b5c:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    4b5e:	06fb      	lsls	r3, r7, #27
    4b60:	d40e      	bmi.n	4b80 <_usart_interrupt_handler+0x178>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    4b62:	06b3      	lsls	r3, r6, #26
    4b64:	d504      	bpl.n	4b70 <_usart_interrupt_handler+0x168>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    4b66:	2320      	movs	r3, #32
    4b68:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    4b6a:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    4b6c:	073b      	lsls	r3, r7, #28
    4b6e:	d40b      	bmi.n	4b88 <_usart_interrupt_handler+0x180>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    4b70:	0733      	lsls	r3, r6, #28
    4b72:	d504      	bpl.n	4b7e <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    4b74:	2308      	movs	r3, #8
    4b76:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    4b78:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    4b7a:	06bb      	lsls	r3, r7, #26
    4b7c:	d408      	bmi.n	4b90 <_usart_interrupt_handler+0x188>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
    4b7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    4b80:	0028      	movs	r0, r5
    4b82:	69eb      	ldr	r3, [r5, #28]
    4b84:	4798      	blx	r3
    4b86:	e7ec      	b.n	4b62 <_usart_interrupt_handler+0x15a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    4b88:	0028      	movs	r0, r5
    4b8a:	69ab      	ldr	r3, [r5, #24]
    4b8c:	4798      	blx	r3
    4b8e:	e7ef      	b.n	4b70 <_usart_interrupt_handler+0x168>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    4b90:	6a2b      	ldr	r3, [r5, #32]
    4b92:	0028      	movs	r0, r5
    4b94:	4798      	blx	r3
}
    4b96:	e7f2      	b.n	4b7e <_usart_interrupt_handler+0x176>
    4b98:	20000c6c 	.word	0x20000c6c

00004b9c <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    4b9c:	b510      	push	{r4, lr}
	switch (clock_source) {
    4b9e:	2808      	cmp	r0, #8
    4ba0:	d803      	bhi.n	4baa <system_clock_source_get_hz+0xe>
    4ba2:	0080      	lsls	r0, r0, #2
    4ba4:	4b1c      	ldr	r3, [pc, #112]	; (4c18 <system_clock_source_get_hz+0x7c>)
    4ba6:	581b      	ldr	r3, [r3, r0]
    4ba8:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    4baa:	2000      	movs	r0, #0
    4bac:	e032      	b.n	4c14 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc.frequency;
    4bae:	4b1b      	ldr	r3, [pc, #108]	; (4c1c <system_clock_source_get_hz+0x80>)
    4bb0:	6918      	ldr	r0, [r3, #16]
    4bb2:	e02f      	b.n	4c14 <system_clock_source_get_hz+0x78>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    4bb4:	4b1a      	ldr	r3, [pc, #104]	; (4c20 <system_clock_source_get_hz+0x84>)
    4bb6:	6a1b      	ldr	r3, [r3, #32]
    4bb8:	059b      	lsls	r3, r3, #22
    4bba:	0f9b      	lsrs	r3, r3, #30
    4bbc:	4819      	ldr	r0, [pc, #100]	; (4c24 <system_clock_source_get_hz+0x88>)
    4bbe:	40d8      	lsrs	r0, r3
    4bc0:	e028      	b.n	4c14 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc32k.frequency;
    4bc2:	4b16      	ldr	r3, [pc, #88]	; (4c1c <system_clock_source_get_hz+0x80>)
    4bc4:	6958      	ldr	r0, [r3, #20]
    4bc6:	e025      	b.n	4c14 <system_clock_source_get_hz+0x78>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    4bc8:	4b14      	ldr	r3, [pc, #80]	; (4c1c <system_clock_source_get_hz+0x80>)
    4bca:	681b      	ldr	r3, [r3, #0]
			return 0;
    4bcc:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    4bce:	079b      	lsls	r3, r3, #30
    4bd0:	d520      	bpl.n	4c14 <system_clock_source_get_hz+0x78>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    4bd2:	4913      	ldr	r1, [pc, #76]	; (4c20 <system_clock_source_get_hz+0x84>)
    4bd4:	2210      	movs	r2, #16
    4bd6:	68cb      	ldr	r3, [r1, #12]
    4bd8:	421a      	tst	r2, r3
    4bda:	d0fc      	beq.n	4bd6 <system_clock_source_get_hz+0x3a>
		switch(_system_clock_inst.dfll.control &
    4bdc:	4b0f      	ldr	r3, [pc, #60]	; (4c1c <system_clock_source_get_hz+0x80>)
    4bde:	681a      	ldr	r2, [r3, #0]
    4be0:	2324      	movs	r3, #36	; 0x24
    4be2:	4013      	ands	r3, r2
    4be4:	2b04      	cmp	r3, #4
    4be6:	d001      	beq.n	4bec <system_clock_source_get_hz+0x50>
			return 48000000UL;
    4be8:	480f      	ldr	r0, [pc, #60]	; (4c28 <system_clock_source_get_hz+0x8c>)
    4bea:	e013      	b.n	4c14 <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    4bec:	2000      	movs	r0, #0
    4bee:	4b0f      	ldr	r3, [pc, #60]	; (4c2c <system_clock_source_get_hz+0x90>)
    4bf0:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    4bf2:	4b0a      	ldr	r3, [pc, #40]	; (4c1c <system_clock_source_get_hz+0x80>)
    4bf4:	689b      	ldr	r3, [r3, #8]
    4bf6:	041b      	lsls	r3, r3, #16
    4bf8:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    4bfa:	4358      	muls	r0, r3
    4bfc:	e00a      	b.n	4c14 <system_clock_source_get_hz+0x78>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    4bfe:	2350      	movs	r3, #80	; 0x50
    4c00:	4a07      	ldr	r2, [pc, #28]	; (4c20 <system_clock_source_get_hz+0x84>)
    4c02:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    4c04:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    4c06:	075b      	lsls	r3, r3, #29
    4c08:	d504      	bpl.n	4c14 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.dpll.frequency;
    4c0a:	4b04      	ldr	r3, [pc, #16]	; (4c1c <system_clock_source_get_hz+0x80>)
    4c0c:	68d8      	ldr	r0, [r3, #12]
    4c0e:	e001      	b.n	4c14 <system_clock_source_get_hz+0x78>
		return 32768UL;
    4c10:	2080      	movs	r0, #128	; 0x80
    4c12:	0200      	lsls	r0, r0, #8
	}
}
    4c14:	bd10      	pop	{r4, pc}
    4c16:	46c0      	nop			; (mov r8, r8)
    4c18:	00010d2c 	.word	0x00010d2c
    4c1c:	20000210 	.word	0x20000210
    4c20:	40000800 	.word	0x40000800
    4c24:	007a1200 	.word	0x007a1200
    4c28:	02dc6c00 	.word	0x02dc6c00
    4c2c:	000051ed 	.word	0x000051ed

00004c30 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    4c30:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    4c32:	490c      	ldr	r1, [pc, #48]	; (4c64 <system_clock_source_osc8m_set_config+0x34>)
    4c34:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    4c36:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    4c38:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    4c3a:	7840      	ldrb	r0, [r0, #1]
    4c3c:	2201      	movs	r2, #1
    4c3e:	4010      	ands	r0, r2
    4c40:	0180      	lsls	r0, r0, #6
    4c42:	2640      	movs	r6, #64	; 0x40
    4c44:	43b3      	bics	r3, r6
    4c46:	4303      	orrs	r3, r0
    4c48:	402a      	ands	r2, r5
    4c4a:	01d2      	lsls	r2, r2, #7
    4c4c:	2080      	movs	r0, #128	; 0x80
    4c4e:	4383      	bics	r3, r0
    4c50:	4313      	orrs	r3, r2
    4c52:	2203      	movs	r2, #3
    4c54:	4022      	ands	r2, r4
    4c56:	0212      	lsls	r2, r2, #8
    4c58:	4803      	ldr	r0, [pc, #12]	; (4c68 <system_clock_source_osc8m_set_config+0x38>)
    4c5a:	4003      	ands	r3, r0
    4c5c:	4313      	orrs	r3, r2
    4c5e:	620b      	str	r3, [r1, #32]
}
    4c60:	bd70      	pop	{r4, r5, r6, pc}
    4c62:	46c0      	nop			; (mov r8, r8)
    4c64:	40000800 	.word	0x40000800
    4c68:	fffffcff 	.word	0xfffffcff

00004c6c <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    4c6c:	b5f0      	push	{r4, r5, r6, r7, lr}
    4c6e:	46ce      	mov	lr, r9
    4c70:	4647      	mov	r7, r8
    4c72:	b580      	push	{r7, lr}
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    4c74:	4b19      	ldr	r3, [pc, #100]	; (4cdc <system_clock_source_osc32k_set_config+0x70>)
    4c76:	4699      	mov	r9, r3
    4c78:	699b      	ldr	r3, [r3, #24]

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    4c7a:	7841      	ldrb	r1, [r0, #1]
    4c7c:	468c      	mov	ip, r1
	temp.bit.EN32K    = config->enable_32khz_output;
	temp.bit.STARTUP  = config->startup_time;
    4c7e:	7805      	ldrb	r5, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    4c80:	7906      	ldrb	r6, [r0, #4]
	temp.bit.RUNSTDBY = config->run_in_standby;
    4c82:	78c7      	ldrb	r7, [r0, #3]
	temp.bit.WRTLOCK  = config->write_once;
    4c84:	7944      	ldrb	r4, [r0, #5]

	SYSCTRL->OSC32K  = temp;
    4c86:	7880      	ldrb	r0, [r0, #2]
    4c88:	2101      	movs	r1, #1
    4c8a:	4008      	ands	r0, r1
    4c8c:	0080      	lsls	r0, r0, #2
    4c8e:	2204      	movs	r2, #4
    4c90:	4393      	bics	r3, r2
    4c92:	4303      	orrs	r3, r0
    4c94:	4660      	mov	r0, ip
    4c96:	4008      	ands	r0, r1
    4c98:	00c0      	lsls	r0, r0, #3
    4c9a:	3204      	adds	r2, #4
    4c9c:	4393      	bics	r3, r2
    4c9e:	4303      	orrs	r3, r0
    4ca0:	0038      	movs	r0, r7
    4ca2:	4008      	ands	r0, r1
    4ca4:	0180      	lsls	r0, r0, #6
    4ca6:	2740      	movs	r7, #64	; 0x40
    4ca8:	43bb      	bics	r3, r7
    4caa:	4303      	orrs	r3, r0
    4cac:	0030      	movs	r0, r6
    4cae:	4008      	ands	r0, r1
    4cb0:	01c0      	lsls	r0, r0, #7
    4cb2:	2680      	movs	r6, #128	; 0x80
    4cb4:	43b3      	bics	r3, r6
    4cb6:	4303      	orrs	r3, r0
    4cb8:	2007      	movs	r0, #7
    4cba:	4005      	ands	r5, r0
    4cbc:	022d      	lsls	r5, r5, #8
    4cbe:	4808      	ldr	r0, [pc, #32]	; (4ce0 <system_clock_source_osc32k_set_config+0x74>)
    4cc0:	4003      	ands	r3, r0
    4cc2:	432b      	orrs	r3, r5
    4cc4:	4021      	ands	r1, r4
    4cc6:	0309      	lsls	r1, r1, #12
    4cc8:	4806      	ldr	r0, [pc, #24]	; (4ce4 <system_clock_source_osc32k_set_config+0x78>)
    4cca:	4003      	ands	r3, r0
    4ccc:	430b      	orrs	r3, r1
    4cce:	464a      	mov	r2, r9
    4cd0:	6193      	str	r3, [r2, #24]
}
    4cd2:	bc0c      	pop	{r2, r3}
    4cd4:	4690      	mov	r8, r2
    4cd6:	4699      	mov	r9, r3
    4cd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4cda:	46c0      	nop			; (mov r8, r8)
    4cdc:	40000800 	.word	0x40000800
    4ce0:	fffff8ff 	.word	0xfffff8ff
    4ce4:	ffffefff 	.word	0xffffefff

00004ce8 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    4ce8:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    4cea:	7a03      	ldrb	r3, [r0, #8]
    4cec:	069b      	lsls	r3, r3, #26
    4cee:	0c1b      	lsrs	r3, r3, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    4cf0:	8942      	ldrh	r2, [r0, #10]
    4cf2:	0592      	lsls	r2, r2, #22
    4cf4:	0d92      	lsrs	r2, r2, #22
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    4cf6:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.val =
    4cf8:	4918      	ldr	r1, [pc, #96]	; (4d5c <system_clock_source_dfll_set_config+0x74>)
    4cfa:	604b      	str	r3, [r1, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    4cfc:	7983      	ldrb	r3, [r0, #6]
    4cfe:	79c2      	ldrb	r2, [r0, #7]
    4d00:	4313      	orrs	r3, r2
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    4d02:	8842      	ldrh	r2, [r0, #2]
    4d04:	8884      	ldrh	r4, [r0, #4]
    4d06:	4322      	orrs	r2, r4
    4d08:	4313      	orrs	r3, r2
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    4d0a:	7842      	ldrb	r2, [r0, #1]
    4d0c:	01d2      	lsls	r2, r2, #7
			(uint32_t)config->chill_cycle     |
    4d0e:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.control =
    4d10:	600b      	str	r3, [r1, #0]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    4d12:	7803      	ldrb	r3, [r0, #0]
    4d14:	2b04      	cmp	r3, #4
    4d16:	d011      	beq.n	4d3c <system_clock_source_dfll_set_config+0x54>
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    4d18:	2b20      	cmp	r3, #32
    4d1a:	d10e      	bne.n	4d3a <system_clock_source_dfll_set_config+0x52>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    4d1c:	7b03      	ldrb	r3, [r0, #12]
    4d1e:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    4d20:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    4d22:	4313      	orrs	r3, r2
    4d24:	89c2      	ldrh	r2, [r0, #14]
    4d26:	0412      	lsls	r2, r2, #16
    4d28:	490d      	ldr	r1, [pc, #52]	; (4d60 <system_clock_source_dfll_set_config+0x78>)
    4d2a:	400a      	ands	r2, r1
    4d2c:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    4d2e:	4a0b      	ldr	r2, [pc, #44]	; (4d5c <system_clock_source_dfll_set_config+0x74>)
    4d30:	6093      	str	r3, [r2, #8]

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    4d32:	6811      	ldr	r1, [r2, #0]
    4d34:	4b0b      	ldr	r3, [pc, #44]	; (4d64 <system_clock_source_dfll_set_config+0x7c>)
    4d36:	430b      	orrs	r3, r1
    4d38:	6013      	str	r3, [r2, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    4d3a:	bd10      	pop	{r4, pc}
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    4d3c:	7b03      	ldrb	r3, [r0, #12]
    4d3e:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    4d40:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    4d42:	4313      	orrs	r3, r2
    4d44:	89c2      	ldrh	r2, [r0, #14]
    4d46:	0412      	lsls	r2, r2, #16
    4d48:	4905      	ldr	r1, [pc, #20]	; (4d60 <system_clock_source_dfll_set_config+0x78>)
    4d4a:	400a      	ands	r2, r1
    4d4c:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    4d4e:	4a03      	ldr	r2, [pc, #12]	; (4d5c <system_clock_source_dfll_set_config+0x74>)
    4d50:	6093      	str	r3, [r2, #8]
		_system_clock_inst.dfll.control |= config->loop_mode;
    4d52:	6813      	ldr	r3, [r2, #0]
    4d54:	2104      	movs	r1, #4
    4d56:	430b      	orrs	r3, r1
    4d58:	6013      	str	r3, [r2, #0]
    4d5a:	e7ee      	b.n	4d3a <system_clock_source_dfll_set_config+0x52>
    4d5c:	20000210 	.word	0x20000210
    4d60:	03ff0000 	.word	0x03ff0000
    4d64:	00000424 	.word	0x00000424

00004d68 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    4d68:	2808      	cmp	r0, #8
    4d6a:	d803      	bhi.n	4d74 <system_clock_source_enable+0xc>
    4d6c:	0080      	lsls	r0, r0, #2
    4d6e:	4b25      	ldr	r3, [pc, #148]	; (4e04 <system_clock_source_enable+0x9c>)
    4d70:	581b      	ldr	r3, [r3, r0]
    4d72:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    4d74:	2017      	movs	r0, #23
    4d76:	e044      	b.n	4e02 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    4d78:	4a23      	ldr	r2, [pc, #140]	; (4e08 <system_clock_source_enable+0xa0>)
    4d7a:	6a13      	ldr	r3, [r2, #32]
    4d7c:	2102      	movs	r1, #2
    4d7e:	430b      	orrs	r3, r1
    4d80:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    4d82:	2000      	movs	r0, #0
    4d84:	e03d      	b.n	4e02 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    4d86:	4a20      	ldr	r2, [pc, #128]	; (4e08 <system_clock_source_enable+0xa0>)
    4d88:	6993      	ldr	r3, [r2, #24]
    4d8a:	2102      	movs	r1, #2
    4d8c:	430b      	orrs	r3, r1
    4d8e:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    4d90:	2000      	movs	r0, #0
		break;
    4d92:	e036      	b.n	4e02 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    4d94:	4a1c      	ldr	r2, [pc, #112]	; (4e08 <system_clock_source_enable+0xa0>)
    4d96:	8a13      	ldrh	r3, [r2, #16]
    4d98:	2102      	movs	r1, #2
    4d9a:	430b      	orrs	r3, r1
    4d9c:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    4d9e:	2000      	movs	r0, #0
		break;
    4da0:	e02f      	b.n	4e02 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    4da2:	4a19      	ldr	r2, [pc, #100]	; (4e08 <system_clock_source_enable+0xa0>)
    4da4:	8a93      	ldrh	r3, [r2, #20]
    4da6:	2102      	movs	r1, #2
    4da8:	430b      	orrs	r3, r1
    4daa:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    4dac:	2000      	movs	r0, #0
		break;
    4dae:	e028      	b.n	4e02 <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    4db0:	4916      	ldr	r1, [pc, #88]	; (4e0c <system_clock_source_enable+0xa4>)
    4db2:	680b      	ldr	r3, [r1, #0]
    4db4:	2202      	movs	r2, #2
    4db6:	4313      	orrs	r3, r2
    4db8:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    4dba:	4b13      	ldr	r3, [pc, #76]	; (4e08 <system_clock_source_enable+0xa0>)
    4dbc:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    4dbe:	0019      	movs	r1, r3
    4dc0:	320e      	adds	r2, #14
    4dc2:	68cb      	ldr	r3, [r1, #12]
    4dc4:	421a      	tst	r2, r3
    4dc6:	d0fc      	beq.n	4dc2 <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    4dc8:	4a10      	ldr	r2, [pc, #64]	; (4e0c <system_clock_source_enable+0xa4>)
    4dca:	6891      	ldr	r1, [r2, #8]
    4dcc:	4b0e      	ldr	r3, [pc, #56]	; (4e08 <system_clock_source_enable+0xa0>)
    4dce:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    4dd0:	6852      	ldr	r2, [r2, #4]
    4dd2:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    4dd4:	2200      	movs	r2, #0
    4dd6:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    4dd8:	0019      	movs	r1, r3
    4dda:	3210      	adds	r2, #16
    4ddc:	68cb      	ldr	r3, [r1, #12]
    4dde:	421a      	tst	r2, r3
    4de0:	d0fc      	beq.n	4ddc <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    4de2:	4b0a      	ldr	r3, [pc, #40]	; (4e0c <system_clock_source_enable+0xa4>)
    4de4:	681b      	ldr	r3, [r3, #0]
    4de6:	b29b      	uxth	r3, r3
    4de8:	4a07      	ldr	r2, [pc, #28]	; (4e08 <system_clock_source_enable+0xa0>)
    4dea:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    4dec:	2000      	movs	r0, #0
    4dee:	e008      	b.n	4e02 <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    4df0:	4905      	ldr	r1, [pc, #20]	; (4e08 <system_clock_source_enable+0xa0>)
    4df2:	2244      	movs	r2, #68	; 0x44
    4df4:	5c8b      	ldrb	r3, [r1, r2]
    4df6:	2002      	movs	r0, #2
    4df8:	4303      	orrs	r3, r0
    4dfa:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    4dfc:	2000      	movs	r0, #0
		break;
    4dfe:	e000      	b.n	4e02 <system_clock_source_enable+0x9a>
		return STATUS_OK;
    4e00:	2000      	movs	r0, #0
}
    4e02:	4770      	bx	lr
    4e04:	00010d50 	.word	0x00010d50
    4e08:	40000800 	.word	0x40000800
    4e0c:	20000210 	.word	0x20000210

00004e10 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    4e10:	b5f0      	push	{r4, r5, r6, r7, lr}
    4e12:	46ce      	mov	lr, r9
    4e14:	4647      	mov	r7, r8
    4e16:	b580      	push	{r7, lr}
    4e18:	b08d      	sub	sp, #52	; 0x34
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    4e1a:	22c2      	movs	r2, #194	; 0xc2
    4e1c:	00d2      	lsls	r2, r2, #3
    4e1e:	4b50      	ldr	r3, [pc, #320]	; (4f60 <system_clock_init+0x150>)
    4e20:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    4e22:	4a50      	ldr	r2, [pc, #320]	; (4f64 <system_clock_init+0x154>)
    4e24:	6853      	ldr	r3, [r2, #4]
    4e26:	211e      	movs	r1, #30
    4e28:	438b      	bics	r3, r1
    4e2a:	391a      	subs	r1, #26
    4e2c:	430b      	orrs	r3, r1
    4e2e:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_3;
    4e30:	2203      	movs	r2, #3
    4e32:	ab01      	add	r3, sp, #4
    4e34:	701a      	strb	r2, [r3, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    4e36:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    4e38:	4d4b      	ldr	r5, [pc, #300]	; (4f68 <system_clock_init+0x158>)
    4e3a:	b2e0      	uxtb	r0, r4
    4e3c:	a901      	add	r1, sp, #4
    4e3e:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    4e40:	3401      	adds	r4, #1
    4e42:	2c25      	cmp	r4, #37	; 0x25
    4e44:	d1f9      	bne.n	4e3a <system_clock_init+0x2a>


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
			((*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >>
    4e46:	4d49      	ldr	r5, [pc, #292]	; (4f6c <system_clock_init+0x15c>)
			SYSCTRL_FUSES_OSC32K_Pos) & 0x7Ful);
    4e48:	682b      	ldr	r3, [r5, #0]
    4e4a:	04db      	lsls	r3, r3, #19
	SYSCTRL->OSC32K.bit.CALIB =
    4e4c:	4944      	ldr	r1, [pc, #272]	; (4f60 <system_clock_init+0x150>)
    4e4e:	698a      	ldr	r2, [r1, #24]
    4e50:	0e5b      	lsrs	r3, r3, #25
    4e52:	041b      	lsls	r3, r3, #16
    4e54:	4846      	ldr	r0, [pc, #280]	; (4f70 <system_clock_init+0x160>)
    4e56:	4002      	ands	r2, r0
    4e58:	4313      	orrs	r3, r2
    4e5a:	618b      	str	r3, [r1, #24]
	config->enable_32khz_output = true;
    4e5c:	a80a      	add	r0, sp, #40	; 0x28
    4e5e:	2301      	movs	r3, #1
    4e60:	7083      	strb	r3, [r0, #2]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    4e62:	2207      	movs	r2, #7
    4e64:	7002      	strb	r2, [r0, #0]
	config->write_once          = false;
    4e66:	2400      	movs	r4, #0
    4e68:	7144      	strb	r4, [r0, #5]

	struct system_clock_source_osc32k_config osc32k_conf;
	system_clock_source_osc32k_get_config_defaults(&osc32k_conf);

	osc32k_conf.startup_time        = CONF_CLOCK_OSC32K_STARTUP_TIME;
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
    4e6a:	7044      	strb	r4, [r0, #1]
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
    4e6c:	7104      	strb	r4, [r0, #4]
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;
    4e6e:	70c3      	strb	r3, [r0, #3]

	system_clock_source_osc32k_set_config(&osc32k_conf);
    4e70:	4b40      	ldr	r3, [pc, #256]	; (4f74 <system_clock_init+0x164>)
    4e72:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    4e74:	2004      	movs	r0, #4
    4e76:	4b40      	ldr	r3, [pc, #256]	; (4f78 <system_clock_init+0x168>)
    4e78:	4798      	blx	r3
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    4e7a:	ab05      	add	r3, sp, #20
    4e7c:	2200      	movs	r2, #0
    4e7e:	805c      	strh	r4, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    4e80:	809c      	strh	r4, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    4e82:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    4e84:	71da      	strb	r2, [r3, #7]
	config->fine_value      = 0xff / 4; /* Midpoint */
    4e86:	213f      	movs	r1, #63	; 0x3f
    4e88:	8159      	strh	r1, [r3, #10]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    4e8a:	393b      	subs	r1, #59	; 0x3b
    4e8c:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
    4e8e:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    4e90:	682b      	ldr	r3, [r5, #0]
    4e92:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    4e94:	2b3f      	cmp	r3, #63	; 0x3f
    4e96:	d060      	beq.n	4f5a <system_clock_init+0x14a>
		coarse = 0x1f;
	}
	dfll_conf.coarse_value = coarse;
    4e98:	a805      	add	r0, sp, #20
    4e9a:	7203      	strb	r3, [r0, #8]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    4e9c:	2304      	movs	r3, #4
    4e9e:	8203      	strh	r3, [r0, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    4ea0:	3303      	adds	r3, #3
    4ea2:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    4ea4:	3338      	adds	r3, #56	; 0x38
    4ea6:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    4ea8:	4b34      	ldr	r3, [pc, #208]	; (4f7c <system_clock_init+0x16c>)
    4eaa:	4798      	blx	r3
	config->run_in_standby  = false;
    4eac:	a804      	add	r0, sp, #16
    4eae:	2500      	movs	r5, #0
    4eb0:	7045      	strb	r5, [r0, #1]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    4eb2:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    4eb4:	7085      	strb	r5, [r0, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    4eb6:	4b32      	ldr	r3, [pc, #200]	; (4f80 <system_clock_init+0x170>)
    4eb8:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    4eba:	2006      	movs	r0, #6
    4ebc:	4f2e      	ldr	r7, [pc, #184]	; (4f78 <system_clock_init+0x168>)
    4ebe:	47b8      	blx	r7


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    4ec0:	4b30      	ldr	r3, [pc, #192]	; (4f84 <system_clock_init+0x174>)
    4ec2:	4798      	blx	r3
	config->division_factor    = 1;
    4ec4:	ac01      	add	r4, sp, #4
    4ec6:	2601      	movs	r6, #1
    4ec8:	9602      	str	r6, [sp, #8]
	config->high_when_disabled = false;
    4eca:	7065      	strb	r5, [r4, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    4ecc:	2306      	movs	r3, #6
    4ece:	7023      	strb	r3, [r4, #0]
	config->run_in_standby     = false;
    4ed0:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    4ed2:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    4ed4:	0021      	movs	r1, r4
    4ed6:	2001      	movs	r0, #1
    4ed8:	4b2b      	ldr	r3, [pc, #172]	; (4f88 <system_clock_init+0x178>)
    4eda:	4699      	mov	r9, r3
    4edc:	4798      	blx	r3
    4ede:	2001      	movs	r0, #1
    4ee0:	4b2a      	ldr	r3, [pc, #168]	; (4f8c <system_clock_init+0x17c>)
    4ee2:	4698      	mov	r8, r3
    4ee4:	4798      	blx	r3
	config->high_when_disabled = false;
    4ee6:	7065      	strb	r5, [r4, #1]
	config->output_enable      = false;
    4ee8:	7265      	strb	r5, [r4, #9]
    4eea:	2304      	movs	r3, #4
    4eec:	7023      	strb	r3, [r4, #0]
    4eee:	2320      	movs	r3, #32
    4ef0:	6063      	str	r3, [r4, #4]
    4ef2:	7226      	strb	r6, [r4, #8]
    4ef4:	0021      	movs	r1, r4
    4ef6:	2002      	movs	r0, #2
    4ef8:	47c8      	blx	r9
    4efa:	2002      	movs	r0, #2
    4efc:	47c0      	blx	r8
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    4efe:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    4f00:	0021      	movs	r1, r4
    4f02:	2000      	movs	r0, #0
    4f04:	4b18      	ldr	r3, [pc, #96]	; (4f68 <system_clock_init+0x158>)
    4f06:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
    4f08:	2000      	movs	r0, #0
    4f0a:	4b21      	ldr	r3, [pc, #132]	; (4f90 <system_clock_init+0x180>)
    4f0c:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    4f0e:	2007      	movs	r0, #7
    4f10:	47b8      	blx	r7
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    4f12:	4913      	ldr	r1, [pc, #76]	; (4f60 <system_clock_init+0x150>)
    4f14:	22d0      	movs	r2, #208	; 0xd0
    4f16:	68cb      	ldr	r3, [r1, #12]
    4f18:	4013      	ands	r3, r2
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    4f1a:	2bd0      	cmp	r3, #208	; 0xd0
    4f1c:	d1fb      	bne.n	4f16 <system_clock_init+0x106>
	if (CONF_CLOCK_DFLL_ON_DEMAND) {
		SYSCTRL->DFLLCTRL.bit.ONDEMAND = 1;
    4f1e:	4a10      	ldr	r2, [pc, #64]	; (4f60 <system_clock_init+0x150>)
    4f20:	8c93      	ldrh	r3, [r2, #36]	; 0x24
    4f22:	2180      	movs	r1, #128	; 0x80
    4f24:	430b      	orrs	r3, r1
    4f26:	8493      	strh	r3, [r2, #36]	; 0x24
	PM->CPUSEL.reg = (uint32_t)divider;
    4f28:	4a1a      	ldr	r2, [pc, #104]	; (4f94 <system_clock_init+0x184>)
    4f2a:	2300      	movs	r3, #0
    4f2c:	7213      	strb	r3, [r2, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    4f2e:	7253      	strb	r3, [r2, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    4f30:	7293      	strb	r3, [r2, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    4f32:	72d3      	strb	r3, [r2, #11]
	config->division_factor    = 1;
    4f34:	a901      	add	r1, sp, #4
    4f36:	2201      	movs	r2, #1
    4f38:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    4f3a:	704b      	strb	r3, [r1, #1]
	config->run_in_standby     = false;
    4f3c:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    4f3e:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    4f40:	3307      	adds	r3, #7
    4f42:	700b      	strb	r3, [r1, #0]
    4f44:	2000      	movs	r0, #0
    4f46:	4b10      	ldr	r3, [pc, #64]	; (4f88 <system_clock_init+0x178>)
    4f48:	4798      	blx	r3
    4f4a:	2000      	movs	r0, #0
    4f4c:	4b0f      	ldr	r3, [pc, #60]	; (4f8c <system_clock_init+0x17c>)
    4f4e:	4798      	blx	r3
#endif
}
    4f50:	b00d      	add	sp, #52	; 0x34
    4f52:	bc0c      	pop	{r2, r3}
    4f54:	4690      	mov	r8, r2
    4f56:	4699      	mov	r9, r3
    4f58:	bdf0      	pop	{r4, r5, r6, r7, pc}
		coarse = 0x1f;
    4f5a:	3b20      	subs	r3, #32
    4f5c:	e79c      	b.n	4e98 <system_clock_init+0x88>
    4f5e:	46c0      	nop			; (mov r8, r8)
    4f60:	40000800 	.word	0x40000800
    4f64:	41004000 	.word	0x41004000
    4f68:	000051d1 	.word	0x000051d1
    4f6c:	00806024 	.word	0x00806024
    4f70:	ff80ffff 	.word	0xff80ffff
    4f74:	00004c6d 	.word	0x00004c6d
    4f78:	00004d69 	.word	0x00004d69
    4f7c:	00004ce9 	.word	0x00004ce9
    4f80:	00004c31 	.word	0x00004c31
    4f84:	00004f99 	.word	0x00004f99
    4f88:	00004fbd 	.word	0x00004fbd
    4f8c:	00005075 	.word	0x00005075
    4f90:	00005145 	.word	0x00005145
    4f94:	40000400 	.word	0x40000400

00004f98 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    4f98:	4a06      	ldr	r2, [pc, #24]	; (4fb4 <system_gclk_init+0x1c>)
    4f9a:	6993      	ldr	r3, [r2, #24]
    4f9c:	2108      	movs	r1, #8
    4f9e:	430b      	orrs	r3, r1
    4fa0:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    4fa2:	2201      	movs	r2, #1
    4fa4:	4b04      	ldr	r3, [pc, #16]	; (4fb8 <system_gclk_init+0x20>)
    4fa6:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    4fa8:	0019      	movs	r1, r3
    4faa:	780b      	ldrb	r3, [r1, #0]
    4fac:	4213      	tst	r3, r2
    4fae:	d1fc      	bne.n	4faa <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    4fb0:	4770      	bx	lr
    4fb2:	46c0      	nop			; (mov r8, r8)
    4fb4:	40000400 	.word	0x40000400
    4fb8:	40000c00 	.word	0x40000c00

00004fbc <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    4fbc:	b570      	push	{r4, r5, r6, lr}
    4fbe:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    4fc0:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    4fc2:	780d      	ldrb	r5, [r1, #0]
    4fc4:	022d      	lsls	r5, r5, #8
    4fc6:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    4fc8:	784b      	ldrb	r3, [r1, #1]
    4fca:	2b00      	cmp	r3, #0
    4fcc:	d002      	beq.n	4fd4 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    4fce:	2380      	movs	r3, #128	; 0x80
    4fd0:	02db      	lsls	r3, r3, #11
    4fd2:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    4fd4:	7a4b      	ldrb	r3, [r1, #9]
    4fd6:	2b00      	cmp	r3, #0
    4fd8:	d002      	beq.n	4fe0 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    4fda:	2380      	movs	r3, #128	; 0x80
    4fdc:	031b      	lsls	r3, r3, #12
    4fde:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    4fe0:	6848      	ldr	r0, [r1, #4]
    4fe2:	2801      	cmp	r0, #1
    4fe4:	d910      	bls.n	5008 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    4fe6:	1e43      	subs	r3, r0, #1
    4fe8:	4218      	tst	r0, r3
    4fea:	d134      	bne.n	5056 <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    4fec:	2802      	cmp	r0, #2
    4fee:	d930      	bls.n	5052 <system_gclk_gen_set_config+0x96>
    4ff0:	2302      	movs	r3, #2
    4ff2:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    4ff4:	3201      	adds	r2, #1
						mask <<= 1) {
    4ff6:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    4ff8:	4298      	cmp	r0, r3
    4ffa:	d8fb      	bhi.n	4ff4 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    4ffc:	0212      	lsls	r2, r2, #8
    4ffe:	4332      	orrs	r2, r6
    5000:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    5002:	2380      	movs	r3, #128	; 0x80
    5004:	035b      	lsls	r3, r3, #13
    5006:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    5008:	7a0b      	ldrb	r3, [r1, #8]
    500a:	2b00      	cmp	r3, #0
    500c:	d002      	beq.n	5014 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    500e:	2380      	movs	r3, #128	; 0x80
    5010:	039b      	lsls	r3, r3, #14
    5012:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    5014:	4a13      	ldr	r2, [pc, #76]	; (5064 <system_gclk_gen_set_config+0xa8>)
    5016:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    5018:	b25b      	sxtb	r3, r3
    501a:	2b00      	cmp	r3, #0
    501c:	dbfb      	blt.n	5016 <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    501e:	4b12      	ldr	r3, [pc, #72]	; (5068 <system_gclk_gen_set_config+0xac>)
    5020:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    5022:	4b12      	ldr	r3, [pc, #72]	; (506c <system_gclk_gen_set_config+0xb0>)
    5024:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    5026:	4a0f      	ldr	r2, [pc, #60]	; (5064 <system_gclk_gen_set_config+0xa8>)
    5028:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    502a:	b25b      	sxtb	r3, r3
    502c:	2b00      	cmp	r3, #0
    502e:	dbfb      	blt.n	5028 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    5030:	4b0c      	ldr	r3, [pc, #48]	; (5064 <system_gclk_gen_set_config+0xa8>)
    5032:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    5034:	001a      	movs	r2, r3
    5036:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    5038:	b25b      	sxtb	r3, r3
    503a:	2b00      	cmp	r3, #0
    503c:	dbfb      	blt.n	5036 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    503e:	4a09      	ldr	r2, [pc, #36]	; (5064 <system_gclk_gen_set_config+0xa8>)
    5040:	6853      	ldr	r3, [r2, #4]
    5042:	2180      	movs	r1, #128	; 0x80
    5044:	0249      	lsls	r1, r1, #9
    5046:	400b      	ands	r3, r1
    5048:	431d      	orrs	r5, r3
    504a:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    504c:	4b08      	ldr	r3, [pc, #32]	; (5070 <system_gclk_gen_set_config+0xb4>)
    504e:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    5050:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    5052:	2200      	movs	r2, #0
    5054:	e7d2      	b.n	4ffc <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    5056:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    5058:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    505a:	2380      	movs	r3, #128	; 0x80
    505c:	029b      	lsls	r3, r3, #10
    505e:	431d      	orrs	r5, r3
    5060:	e7d2      	b.n	5008 <system_gclk_gen_set_config+0x4c>
    5062:	46c0      	nop			; (mov r8, r8)
    5064:	40000c00 	.word	0x40000c00
    5068:	00003309 	.word	0x00003309
    506c:	40000c08 	.word	0x40000c08
    5070:	00003349 	.word	0x00003349

00005074 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    5074:	b510      	push	{r4, lr}
    5076:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    5078:	4a0b      	ldr	r2, [pc, #44]	; (50a8 <system_gclk_gen_enable+0x34>)
    507a:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    507c:	b25b      	sxtb	r3, r3
    507e:	2b00      	cmp	r3, #0
    5080:	dbfb      	blt.n	507a <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    5082:	4b0a      	ldr	r3, [pc, #40]	; (50ac <system_gclk_gen_enable+0x38>)
    5084:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    5086:	4b0a      	ldr	r3, [pc, #40]	; (50b0 <system_gclk_gen_enable+0x3c>)
    5088:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    508a:	4a07      	ldr	r2, [pc, #28]	; (50a8 <system_gclk_gen_enable+0x34>)
    508c:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    508e:	b25b      	sxtb	r3, r3
    5090:	2b00      	cmp	r3, #0
    5092:	dbfb      	blt.n	508c <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    5094:	4a04      	ldr	r2, [pc, #16]	; (50a8 <system_gclk_gen_enable+0x34>)
    5096:	6851      	ldr	r1, [r2, #4]
    5098:	2380      	movs	r3, #128	; 0x80
    509a:	025b      	lsls	r3, r3, #9
    509c:	430b      	orrs	r3, r1
    509e:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    50a0:	4b04      	ldr	r3, [pc, #16]	; (50b4 <system_gclk_gen_enable+0x40>)
    50a2:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    50a4:	bd10      	pop	{r4, pc}
    50a6:	46c0      	nop			; (mov r8, r8)
    50a8:	40000c00 	.word	0x40000c00
    50ac:	00003309 	.word	0x00003309
    50b0:	40000c04 	.word	0x40000c04
    50b4:	00003349 	.word	0x00003349

000050b8 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    50b8:	b570      	push	{r4, r5, r6, lr}
    50ba:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    50bc:	4a1a      	ldr	r2, [pc, #104]	; (5128 <system_gclk_gen_get_hz+0x70>)
    50be:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    50c0:	b25b      	sxtb	r3, r3
    50c2:	2b00      	cmp	r3, #0
    50c4:	dbfb      	blt.n	50be <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    50c6:	4b19      	ldr	r3, [pc, #100]	; (512c <system_gclk_gen_get_hz+0x74>)
    50c8:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    50ca:	4b19      	ldr	r3, [pc, #100]	; (5130 <system_gclk_gen_get_hz+0x78>)
    50cc:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    50ce:	4a16      	ldr	r2, [pc, #88]	; (5128 <system_gclk_gen_get_hz+0x70>)
    50d0:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    50d2:	b25b      	sxtb	r3, r3
    50d4:	2b00      	cmp	r3, #0
    50d6:	dbfb      	blt.n	50d0 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    50d8:	4e13      	ldr	r6, [pc, #76]	; (5128 <system_gclk_gen_get_hz+0x70>)
    50da:	6870      	ldr	r0, [r6, #4]
    50dc:	04c0      	lsls	r0, r0, #19
    50de:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    50e0:	4b14      	ldr	r3, [pc, #80]	; (5134 <system_gclk_gen_get_hz+0x7c>)
    50e2:	4798      	blx	r3
    50e4:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    50e6:	4b12      	ldr	r3, [pc, #72]	; (5130 <system_gclk_gen_get_hz+0x78>)
    50e8:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    50ea:	6876      	ldr	r6, [r6, #4]
    50ec:	02f6      	lsls	r6, r6, #11
    50ee:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    50f0:	4b11      	ldr	r3, [pc, #68]	; (5138 <system_gclk_gen_get_hz+0x80>)
    50f2:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    50f4:	4a0c      	ldr	r2, [pc, #48]	; (5128 <system_gclk_gen_get_hz+0x70>)
    50f6:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    50f8:	b25b      	sxtb	r3, r3
    50fa:	2b00      	cmp	r3, #0
    50fc:	dbfb      	blt.n	50f6 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    50fe:	4b0a      	ldr	r3, [pc, #40]	; (5128 <system_gclk_gen_get_hz+0x70>)
    5100:	689c      	ldr	r4, [r3, #8]
    5102:	0224      	lsls	r4, r4, #8
    5104:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    5106:	4b0d      	ldr	r3, [pc, #52]	; (513c <system_gclk_gen_get_hz+0x84>)
    5108:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    510a:	2e00      	cmp	r6, #0
    510c:	d107      	bne.n	511e <system_gclk_gen_get_hz+0x66>
    510e:	2c01      	cmp	r4, #1
    5110:	d907      	bls.n	5122 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    5112:	0021      	movs	r1, r4
    5114:	0028      	movs	r0, r5
    5116:	4b0a      	ldr	r3, [pc, #40]	; (5140 <system_gclk_gen_get_hz+0x88>)
    5118:	4798      	blx	r3
    511a:	0005      	movs	r5, r0
    511c:	e001      	b.n	5122 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    511e:	3401      	adds	r4, #1
    5120:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    5122:	0028      	movs	r0, r5
    5124:	bd70      	pop	{r4, r5, r6, pc}
    5126:	46c0      	nop			; (mov r8, r8)
    5128:	40000c00 	.word	0x40000c00
    512c:	00003309 	.word	0x00003309
    5130:	40000c04 	.word	0x40000c04
    5134:	00004b9d 	.word	0x00004b9d
    5138:	40000c08 	.word	0x40000c08
    513c:	00003349 	.word	0x00003349
    5140:	0000cd79 	.word	0x0000cd79

00005144 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    5144:	b510      	push	{r4, lr}
    5146:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    5148:	4b06      	ldr	r3, [pc, #24]	; (5164 <system_gclk_chan_enable+0x20>)
    514a:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    514c:	4b06      	ldr	r3, [pc, #24]	; (5168 <system_gclk_chan_enable+0x24>)
    514e:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    5150:	4a06      	ldr	r2, [pc, #24]	; (516c <system_gclk_chan_enable+0x28>)
    5152:	8853      	ldrh	r3, [r2, #2]
    5154:	2180      	movs	r1, #128	; 0x80
    5156:	01c9      	lsls	r1, r1, #7
    5158:	430b      	orrs	r3, r1
    515a:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    515c:	4b04      	ldr	r3, [pc, #16]	; (5170 <system_gclk_chan_enable+0x2c>)
    515e:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    5160:	bd10      	pop	{r4, pc}
    5162:	46c0      	nop			; (mov r8, r8)
    5164:	00003309 	.word	0x00003309
    5168:	40000c02 	.word	0x40000c02
    516c:	40000c00 	.word	0x40000c00
    5170:	00003349 	.word	0x00003349

00005174 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    5174:	b510      	push	{r4, lr}
    5176:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    5178:	4b0f      	ldr	r3, [pc, #60]	; (51b8 <system_gclk_chan_disable+0x44>)
    517a:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    517c:	4b0f      	ldr	r3, [pc, #60]	; (51bc <system_gclk_chan_disable+0x48>)
    517e:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    5180:	4a0f      	ldr	r2, [pc, #60]	; (51c0 <system_gclk_chan_disable+0x4c>)
    5182:	8853      	ldrh	r3, [r2, #2]
    5184:	051b      	lsls	r3, r3, #20
    5186:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    5188:	8853      	ldrh	r3, [r2, #2]
    518a:	490e      	ldr	r1, [pc, #56]	; (51c4 <system_gclk_chan_disable+0x50>)
    518c:	400b      	ands	r3, r1
    518e:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    5190:	8853      	ldrh	r3, [r2, #2]
    5192:	490d      	ldr	r1, [pc, #52]	; (51c8 <system_gclk_chan_disable+0x54>)
    5194:	400b      	ands	r3, r1
    5196:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    5198:	0011      	movs	r1, r2
    519a:	2280      	movs	r2, #128	; 0x80
    519c:	01d2      	lsls	r2, r2, #7
    519e:	884b      	ldrh	r3, [r1, #2]
    51a0:	4213      	tst	r3, r2
    51a2:	d1fc      	bne.n	519e <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    51a4:	4906      	ldr	r1, [pc, #24]	; (51c0 <system_gclk_chan_disable+0x4c>)
    51a6:	884a      	ldrh	r2, [r1, #2]
    51a8:	0203      	lsls	r3, r0, #8
    51aa:	4806      	ldr	r0, [pc, #24]	; (51c4 <system_gclk_chan_disable+0x50>)
    51ac:	4002      	ands	r2, r0
    51ae:	4313      	orrs	r3, r2
    51b0:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    51b2:	4b06      	ldr	r3, [pc, #24]	; (51cc <system_gclk_chan_disable+0x58>)
    51b4:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    51b6:	bd10      	pop	{r4, pc}
    51b8:	00003309 	.word	0x00003309
    51bc:	40000c02 	.word	0x40000c02
    51c0:	40000c00 	.word	0x40000c00
    51c4:	fffff0ff 	.word	0xfffff0ff
    51c8:	ffffbfff 	.word	0xffffbfff
    51cc:	00003349 	.word	0x00003349

000051d0 <system_gclk_chan_set_config>:
{
    51d0:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    51d2:	780c      	ldrb	r4, [r1, #0]
    51d4:	0224      	lsls	r4, r4, #8
    51d6:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    51d8:	4b02      	ldr	r3, [pc, #8]	; (51e4 <system_gclk_chan_set_config+0x14>)
    51da:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    51dc:	b2a4      	uxth	r4, r4
    51de:	4b02      	ldr	r3, [pc, #8]	; (51e8 <system_gclk_chan_set_config+0x18>)
    51e0:	805c      	strh	r4, [r3, #2]
}
    51e2:	bd10      	pop	{r4, pc}
    51e4:	00005175 	.word	0x00005175
    51e8:	40000c00 	.word	0x40000c00

000051ec <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    51ec:	b510      	push	{r4, lr}
    51ee:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    51f0:	4b06      	ldr	r3, [pc, #24]	; (520c <system_gclk_chan_get_hz+0x20>)
    51f2:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    51f4:	4b06      	ldr	r3, [pc, #24]	; (5210 <system_gclk_chan_get_hz+0x24>)
    51f6:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    51f8:	4b06      	ldr	r3, [pc, #24]	; (5214 <system_gclk_chan_get_hz+0x28>)
    51fa:	885c      	ldrh	r4, [r3, #2]
    51fc:	0524      	lsls	r4, r4, #20
    51fe:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    5200:	4b05      	ldr	r3, [pc, #20]	; (5218 <system_gclk_chan_get_hz+0x2c>)
    5202:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    5204:	0020      	movs	r0, r4
    5206:	4b05      	ldr	r3, [pc, #20]	; (521c <system_gclk_chan_get_hz+0x30>)
    5208:	4798      	blx	r3
}
    520a:	bd10      	pop	{r4, pc}
    520c:	00003309 	.word	0x00003309
    5210:	40000c02 	.word	0x40000c02
    5214:	40000c00 	.word	0x40000c00
    5218:	00003349 	.word	0x00003349
    521c:	000050b9 	.word	0x000050b9

00005220 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    5220:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    5222:	78d3      	ldrb	r3, [r2, #3]
    5224:	2b00      	cmp	r3, #0
    5226:	d135      	bne.n	5294 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    5228:	7813      	ldrb	r3, [r2, #0]
    522a:	2b80      	cmp	r3, #128	; 0x80
    522c:	d029      	beq.n	5282 <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    522e:	061b      	lsls	r3, r3, #24
    5230:	2480      	movs	r4, #128	; 0x80
    5232:	0264      	lsls	r4, r4, #9
    5234:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    5236:	7854      	ldrb	r4, [r2, #1]
    5238:	2502      	movs	r5, #2
    523a:	43ac      	bics	r4, r5
    523c:	d106      	bne.n	524c <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    523e:	7894      	ldrb	r4, [r2, #2]
    5240:	2c00      	cmp	r4, #0
    5242:	d120      	bne.n	5286 <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    5244:	2480      	movs	r4, #128	; 0x80
    5246:	02a4      	lsls	r4, r4, #10
    5248:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    524a:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    524c:	7854      	ldrb	r4, [r2, #1]
    524e:	3c01      	subs	r4, #1
    5250:	2c01      	cmp	r4, #1
    5252:	d91c      	bls.n	528e <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    5254:	040d      	lsls	r5, r1, #16
    5256:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    5258:	24a0      	movs	r4, #160	; 0xa0
    525a:	05e4      	lsls	r4, r4, #23
    525c:	432c      	orrs	r4, r5
    525e:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    5260:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    5262:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    5264:	24d0      	movs	r4, #208	; 0xd0
    5266:	0624      	lsls	r4, r4, #24
    5268:	432c      	orrs	r4, r5
    526a:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    526c:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    526e:	78d4      	ldrb	r4, [r2, #3]
    5270:	2c00      	cmp	r4, #0
    5272:	d122      	bne.n	52ba <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    5274:	035b      	lsls	r3, r3, #13
    5276:	d51c      	bpl.n	52b2 <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    5278:	7893      	ldrb	r3, [r2, #2]
    527a:	2b01      	cmp	r3, #1
    527c:	d01e      	beq.n	52bc <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    527e:	6141      	str	r1, [r0, #20]
    5280:	e017      	b.n	52b2 <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    5282:	2300      	movs	r3, #0
    5284:	e7d7      	b.n	5236 <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    5286:	24c0      	movs	r4, #192	; 0xc0
    5288:	02e4      	lsls	r4, r4, #11
    528a:	4323      	orrs	r3, r4
    528c:	e7dd      	b.n	524a <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    528e:	4c0d      	ldr	r4, [pc, #52]	; (52c4 <_system_pinmux_config+0xa4>)
    5290:	4023      	ands	r3, r4
    5292:	e7df      	b.n	5254 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    5294:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    5296:	040c      	lsls	r4, r1, #16
    5298:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    529a:	23a0      	movs	r3, #160	; 0xa0
    529c:	05db      	lsls	r3, r3, #23
    529e:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    52a0:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    52a2:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    52a4:	23d0      	movs	r3, #208	; 0xd0
    52a6:	061b      	lsls	r3, r3, #24
    52a8:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    52aa:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    52ac:	78d3      	ldrb	r3, [r2, #3]
    52ae:	2b00      	cmp	r3, #0
    52b0:	d103      	bne.n	52ba <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    52b2:	7853      	ldrb	r3, [r2, #1]
    52b4:	3b01      	subs	r3, #1
    52b6:	2b01      	cmp	r3, #1
    52b8:	d902      	bls.n	52c0 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    52ba:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    52bc:	6181      	str	r1, [r0, #24]
    52be:	e7f8      	b.n	52b2 <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    52c0:	6081      	str	r1, [r0, #8]
}
    52c2:	e7fa      	b.n	52ba <_system_pinmux_config+0x9a>
    52c4:	fffbffff 	.word	0xfffbffff

000052c8 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    52c8:	b510      	push	{r4, lr}
    52ca:	000a      	movs	r2, r1
	if (port_index < PORT_INST_NUM) {
    52cc:	09c1      	lsrs	r1, r0, #7
		return NULL;
    52ce:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    52d0:	2900      	cmp	r1, #0
    52d2:	d104      	bne.n	52de <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    52d4:	0943      	lsrs	r3, r0, #5
    52d6:	01db      	lsls	r3, r3, #7
    52d8:	4905      	ldr	r1, [pc, #20]	; (52f0 <system_pinmux_pin_set_config+0x28>)
    52da:	468c      	mov	ip, r1
    52dc:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    52de:	241f      	movs	r4, #31
    52e0:	4020      	ands	r0, r4
    52e2:	2101      	movs	r1, #1
    52e4:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    52e6:	0018      	movs	r0, r3
    52e8:	4b02      	ldr	r3, [pc, #8]	; (52f4 <system_pinmux_pin_set_config+0x2c>)
    52ea:	4798      	blx	r3
}
    52ec:	bd10      	pop	{r4, pc}
    52ee:	46c0      	nop			; (mov r8, r8)
    52f0:	41004400 	.word	0x41004400
    52f4:	00005221 	.word	0x00005221

000052f8 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    52f8:	4770      	bx	lr
	...

000052fc <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    52fc:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    52fe:	4b05      	ldr	r3, [pc, #20]	; (5314 <system_init+0x18>)
    5300:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    5302:	4b05      	ldr	r3, [pc, #20]	; (5318 <system_init+0x1c>)
    5304:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    5306:	4b05      	ldr	r3, [pc, #20]	; (531c <system_init+0x20>)
    5308:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    530a:	4b05      	ldr	r3, [pc, #20]	; (5320 <system_init+0x24>)
    530c:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    530e:	4b05      	ldr	r3, [pc, #20]	; (5324 <system_init+0x28>)
    5310:	4798      	blx	r3
}
    5312:	bd10      	pop	{r4, pc}
    5314:	00004e11 	.word	0x00004e11
    5318:	00003379 	.word	0x00003379
    531c:	000052f9 	.word	0x000052f9
    5320:	00003525 	.word	0x00003525
    5324:	000052f9 	.word	0x000052f9

00005328 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    5328:	1c93      	adds	r3, r2, #2
    532a:	009b      	lsls	r3, r3, #2
    532c:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    532e:	2a02      	cmp	r2, #2
    5330:	d009      	beq.n	5346 <tc_register_callback+0x1e>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    5332:	2a03      	cmp	r2, #3
    5334:	d00c      	beq.n	5350 <tc_register_callback+0x28>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    5336:	2301      	movs	r3, #1
    5338:	4093      	lsls	r3, r2
    533a:	001a      	movs	r2, r3
    533c:	7e03      	ldrb	r3, [r0, #24]
    533e:	4313      	orrs	r3, r2
    5340:	7603      	strb	r3, [r0, #24]
	}
	return STATUS_OK;
}
    5342:	2000      	movs	r0, #0
    5344:	4770      	bx	lr
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    5346:	7e03      	ldrb	r3, [r0, #24]
    5348:	2210      	movs	r2, #16
    534a:	4313      	orrs	r3, r2
    534c:	7603      	strb	r3, [r0, #24]
    534e:	e7f8      	b.n	5342 <tc_register_callback+0x1a>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    5350:	7e03      	ldrb	r3, [r0, #24]
    5352:	2220      	movs	r2, #32
    5354:	4313      	orrs	r3, r2
    5356:	7603      	strb	r3, [r0, #24]
    5358:	e7f3      	b.n	5342 <tc_register_callback+0x1a>
	...

0000535c <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    535c:	b570      	push	{r4, r5, r6, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    535e:	0080      	lsls	r0, r0, #2
    5360:	4b16      	ldr	r3, [pc, #88]	; (53bc <_tc_interrupt_handler+0x60>)
    5362:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    5364:	6823      	ldr	r3, [r4, #0]
    5366:	7b9d      	ldrb	r5, [r3, #14]
    5368:	7e22      	ldrb	r2, [r4, #24]
    536a:	7e63      	ldrb	r3, [r4, #25]
    536c:	4013      	ands	r3, r2
    536e:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    5370:	07eb      	lsls	r3, r5, #31
    5372:	d406      	bmi.n	5382 <_tc_interrupt_handler+0x26>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    5374:	07ab      	lsls	r3, r5, #30
    5376:	d40b      	bmi.n	5390 <_tc_interrupt_handler+0x34>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    5378:	06eb      	lsls	r3, r5, #27
    537a:	d410      	bmi.n	539e <_tc_interrupt_handler+0x42>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    537c:	06ab      	lsls	r3, r5, #26
    537e:	d415      	bmi.n	53ac <_tc_interrupt_handler+0x50>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
	}
}
    5380:	bd70      	pop	{r4, r5, r6, pc}
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    5382:	0020      	movs	r0, r4
    5384:	68a3      	ldr	r3, [r4, #8]
    5386:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    5388:	2301      	movs	r3, #1
    538a:	6822      	ldr	r2, [r4, #0]
    538c:	7393      	strb	r3, [r2, #14]
    538e:	e7f1      	b.n	5374 <_tc_interrupt_handler+0x18>
		(module->callback[TC_CALLBACK_ERROR])(module);
    5390:	0020      	movs	r0, r4
    5392:	68e3      	ldr	r3, [r4, #12]
    5394:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    5396:	2302      	movs	r3, #2
    5398:	6822      	ldr	r2, [r4, #0]
    539a:	7393      	strb	r3, [r2, #14]
    539c:	e7ec      	b.n	5378 <_tc_interrupt_handler+0x1c>
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    539e:	0020      	movs	r0, r4
    53a0:	6923      	ldr	r3, [r4, #16]
    53a2:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    53a4:	2310      	movs	r3, #16
    53a6:	6822      	ldr	r2, [r4, #0]
    53a8:	7393      	strb	r3, [r2, #14]
    53aa:	e7e7      	b.n	537c <_tc_interrupt_handler+0x20>
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    53ac:	0020      	movs	r0, r4
    53ae:	6963      	ldr	r3, [r4, #20]
    53b0:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    53b2:	6823      	ldr	r3, [r4, #0]
    53b4:	2220      	movs	r2, #32
    53b6:	739a      	strb	r2, [r3, #14]
}
    53b8:	e7e2      	b.n	5380 <_tc_interrupt_handler+0x24>
    53ba:	46c0      	nop			; (mov r8, r8)
    53bc:	20000c84 	.word	0x20000c84

000053c0 <TC3_Handler>:
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    53c0:	b510      	push	{r4, lr}
    53c2:	2000      	movs	r0, #0
    53c4:	4b01      	ldr	r3, [pc, #4]	; (53cc <TC3_Handler+0xc>)
    53c6:	4798      	blx	r3
    53c8:	bd10      	pop	{r4, pc}
    53ca:	46c0      	nop			; (mov r8, r8)
    53cc:	0000535d 	.word	0x0000535d

000053d0 <TC4_Handler>:
    53d0:	b510      	push	{r4, lr}
    53d2:	2001      	movs	r0, #1
    53d4:	4b01      	ldr	r3, [pc, #4]	; (53dc <TC4_Handler+0xc>)
    53d6:	4798      	blx	r3
    53d8:	bd10      	pop	{r4, pc}
    53da:	46c0      	nop			; (mov r8, r8)
    53dc:	0000535d 	.word	0x0000535d

000053e0 <TC5_Handler>:
    53e0:	b510      	push	{r4, lr}
    53e2:	2002      	movs	r0, #2
    53e4:	4b01      	ldr	r3, [pc, #4]	; (53ec <TC5_Handler+0xc>)
    53e6:	4798      	blx	r3
    53e8:	bd10      	pop	{r4, pc}
    53ea:	46c0      	nop			; (mov r8, r8)
    53ec:	0000535d 	.word	0x0000535d

000053f0 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    53f0:	b530      	push	{r4, r5, lr}
    53f2:	b085      	sub	sp, #20
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    53f4:	aa01      	add	r2, sp, #4
    53f6:	4b0b      	ldr	r3, [pc, #44]	; (5424 <_tc_get_inst_index+0x34>)
    53f8:	cb32      	ldmia	r3!, {r1, r4, r5}
    53fa:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    53fc:	9b01      	ldr	r3, [sp, #4]
    53fe:	4298      	cmp	r0, r3
    5400:	d00d      	beq.n	541e <_tc_get_inst_index+0x2e>
    5402:	9b02      	ldr	r3, [sp, #8]
    5404:	4298      	cmp	r0, r3
    5406:	d008      	beq.n	541a <_tc_get_inst_index+0x2a>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    5408:	2300      	movs	r3, #0
		if (hw == tc_modules[i]) {
    540a:	9a03      	ldr	r2, [sp, #12]
    540c:	4282      	cmp	r2, r0
    540e:	d002      	beq.n	5416 <_tc_get_inst_index+0x26>
}
    5410:	0018      	movs	r0, r3
    5412:	b005      	add	sp, #20
    5414:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    5416:	3302      	adds	r3, #2
    5418:	e002      	b.n	5420 <_tc_get_inst_index+0x30>
    541a:	2301      	movs	r3, #1
    541c:	e000      	b.n	5420 <_tc_get_inst_index+0x30>
    541e:	2300      	movs	r3, #0
			return i;
    5420:	b2db      	uxtb	r3, r3
    5422:	e7f5      	b.n	5410 <_tc_get_inst_index+0x20>
    5424:	00010d74 	.word	0x00010d74

00005428 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    5428:	b5f0      	push	{r4, r5, r6, r7, lr}
    542a:	b087      	sub	sp, #28
    542c:	0004      	movs	r4, r0
    542e:	000d      	movs	r5, r1
    5430:	0016      	movs	r6, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    5432:	0008      	movs	r0, r1
    5434:	4b85      	ldr	r3, [pc, #532]	; (564c <tc_init+0x224>)
    5436:	4798      	blx	r3
    5438:	0007      	movs	r7, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    543a:	ab05      	add	r3, sp, #20
    543c:	221b      	movs	r2, #27
    543e:	701a      	strb	r2, [r3, #0]
    5440:	3201      	adds	r2, #1
    5442:	705a      	strb	r2, [r3, #1]
    5444:	709a      	strb	r2, [r3, #2]
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    5446:	ab03      	add	r3, sp, #12
    5448:	2280      	movs	r2, #128	; 0x80
    544a:	0112      	lsls	r2, r2, #4
    544c:	801a      	strh	r2, [r3, #0]
    544e:	2280      	movs	r2, #128	; 0x80
    5450:	0152      	lsls	r2, r2, #5
    5452:	805a      	strh	r2, [r3, #2]
    5454:	2280      	movs	r2, #128	; 0x80
    5456:	0192      	lsls	r2, r2, #6
    5458:	809a      	strh	r2, [r3, #4]
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    545a:	2300      	movs	r3, #0
    545c:	60a3      	str	r3, [r4, #8]
    545e:	60e3      	str	r3, [r4, #12]
    5460:	6123      	str	r3, [r4, #16]
    5462:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    5464:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    5466:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    5468:	0082      	lsls	r2, r0, #2
    546a:	4b79      	ldr	r3, [pc, #484]	; (5650 <tc_init+0x228>)
    546c:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    546e:	6025      	str	r5, [r4, #0]
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    5470:	78b3      	ldrb	r3, [r6, #2]
    5472:	2b08      	cmp	r3, #8
    5474:	d006      	beq.n	5484 <tc_init+0x5c>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    5476:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    5478:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    547a:	2005      	movs	r0, #5
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    547c:	07db      	lsls	r3, r3, #31
    547e:	d505      	bpl.n	548c <tc_init+0x64>
			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    5480:	b007      	add	sp, #28
    5482:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return STATUS_ERR_INVALID_ARG;
    5484:	2017      	movs	r0, #23
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    5486:	07fa      	lsls	r2, r7, #31
    5488:	d5fa      	bpl.n	5480 <tc_init+0x58>
    548a:	e7f4      	b.n	5476 <tc_init+0x4e>
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    548c:	7beb      	ldrb	r3, [r5, #15]
		return STATUS_ERR_DENIED;
    548e:	3017      	adds	r0, #23
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    5490:	06db      	lsls	r3, r3, #27
    5492:	d4f5      	bmi.n	5480 <tc_init+0x58>
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    5494:	882b      	ldrh	r3, [r5, #0]
    5496:	079b      	lsls	r3, r3, #30
    5498:	d4f2      	bmi.n	5480 <tc_init+0x58>
	if (config->pwm_channel[0].enabled) {
    549a:	7c33      	ldrb	r3, [r6, #16]
    549c:	2b00      	cmp	r3, #0
    549e:	d179      	bne.n	5594 <tc_init+0x16c>
	if (config->pwm_channel[1].enabled) {
    54a0:	7f33      	ldrb	r3, [r6, #28]
    54a2:	2b00      	cmp	r3, #0
    54a4:	d000      	beq.n	54a8 <tc_init+0x80>
    54a6:	e081      	b.n	55ac <tc_init+0x184>
			PM->APBCMASK.reg |= mask;
    54a8:	496a      	ldr	r1, [pc, #424]	; (5654 <tc_init+0x22c>)
    54aa:	6a08      	ldr	r0, [r1, #32]
			inst_pm_apbmask[instance]);
    54ac:	007a      	lsls	r2, r7, #1
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    54ae:	ab03      	add	r3, sp, #12
    54b0:	5ad3      	ldrh	r3, [r2, r3]
    54b2:	4303      	orrs	r3, r0
    54b4:	620b      	str	r3, [r1, #32]
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    54b6:	78b3      	ldrb	r3, [r6, #2]
    54b8:	2b08      	cmp	r3, #8
    54ba:	d100      	bne.n	54be <tc_init+0x96>
    54bc:	e086      	b.n	55cc <tc_init+0x1a4>
	gclk_chan_config.source_generator = config->clock_source;
    54be:	a901      	add	r1, sp, #4
    54c0:	7833      	ldrb	r3, [r6, #0]
    54c2:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    54c4:	ab05      	add	r3, sp, #20
    54c6:	5ddf      	ldrb	r7, [r3, r7]
    54c8:	0038      	movs	r0, r7
    54ca:	4b63      	ldr	r3, [pc, #396]	; (5658 <tc_init+0x230>)
    54cc:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    54ce:	0038      	movs	r0, r7
    54d0:	4b62      	ldr	r3, [pc, #392]	; (565c <tc_init+0x234>)
    54d2:	4798      	blx	r3
	ctrla_tmp =
    54d4:	8931      	ldrh	r1, [r6, #8]
    54d6:	88b3      	ldrh	r3, [r6, #4]
    54d8:	430b      	orrs	r3, r1
			(uint32_t)config->wave_generation |
    54da:	78b1      	ldrb	r1, [r6, #2]
    54dc:	79b2      	ldrb	r2, [r6, #6]
    54de:	4311      	orrs	r1, r2
	ctrla_tmp =
    54e0:	4319      	orrs	r1, r3
	if (config->run_in_standby) {
    54e2:	7873      	ldrb	r3, [r6, #1]
    54e4:	2b00      	cmp	r3, #0
    54e6:	d002      	beq.n	54ee <tc_init+0xc6>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    54e8:	2380      	movs	r3, #128	; 0x80
    54ea:	011b      	lsls	r3, r3, #4
    54ec:	4319      	orrs	r1, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    54ee:	6822      	ldr	r2, [r4, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    54f0:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    54f2:	b25b      	sxtb	r3, r3
    54f4:	2b00      	cmp	r3, #0
    54f6:	dbfb      	blt.n	54f0 <tc_init+0xc8>
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    54f8:	8029      	strh	r1, [r5, #0]
	if (config->oneshot) {
    54fa:	7b71      	ldrb	r1, [r6, #13]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    54fc:	1e4b      	subs	r3, r1, #1
    54fe:	4199      	sbcs	r1, r3
    5500:	0089      	lsls	r1, r1, #2
	if (config->count_direction) {
    5502:	7bb3      	ldrb	r3, [r6, #14]
    5504:	2b00      	cmp	r3, #0
    5506:	d001      	beq.n	550c <tc_init+0xe4>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    5508:	2301      	movs	r3, #1
    550a:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    550c:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    550e:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    5510:	b25b      	sxtb	r3, r3
    5512:	2b00      	cmp	r3, #0
    5514:	dbfb      	blt.n	550e <tc_init+0xe6>
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    5516:	23ff      	movs	r3, #255	; 0xff
    5518:	712b      	strb	r3, [r5, #4]
	if (ctrlbset_tmp) {
    551a:	2900      	cmp	r1, #0
    551c:	d005      	beq.n	552a <tc_init+0x102>
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    551e:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    5520:	7bd3      	ldrb	r3, [r2, #15]
		while (tc_is_syncing(module_inst)) {
    5522:	b25b      	sxtb	r3, r3
    5524:	2b00      	cmp	r3, #0
    5526:	dbfb      	blt.n	5520 <tc_init+0xf8>
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    5528:	7169      	strb	r1, [r5, #5]
	ctrlc_tmp = config->waveform_invert_output;
    552a:	7ab1      	ldrb	r1, [r6, #10]
		if (config->enable_capture_on_channel[i] == true) {
    552c:	7af3      	ldrb	r3, [r6, #11]
    552e:	2b00      	cmp	r3, #0
    5530:	d001      	beq.n	5536 <tc_init+0x10e>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    5532:	2310      	movs	r3, #16
    5534:	4319      	orrs	r1, r3
		if (config->enable_capture_on_channel[i] == true) {
    5536:	7b33      	ldrb	r3, [r6, #12]
    5538:	2b00      	cmp	r3, #0
    553a:	d001      	beq.n	5540 <tc_init+0x118>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    553c:	2320      	movs	r3, #32
    553e:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    5540:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    5542:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    5544:	b25b      	sxtb	r3, r3
    5546:	2b00      	cmp	r3, #0
    5548:	dbfb      	blt.n	5542 <tc_init+0x11a>
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    554a:	71a9      	strb	r1, [r5, #6]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    554c:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    554e:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    5550:	b25b      	sxtb	r3, r3
    5552:	2b00      	cmp	r3, #0
    5554:	dbfb      	blt.n	554e <tc_init+0x126>
	switch (module_inst->counter_size) {
    5556:	7923      	ldrb	r3, [r4, #4]
    5558:	2b04      	cmp	r3, #4
    555a:	d03f      	beq.n	55dc <tc_init+0x1b4>
    555c:	2b08      	cmp	r3, #8
    555e:	d05e      	beq.n	561e <tc_init+0x1f6>
	return STATUS_ERR_INVALID_ARG;
    5560:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    5562:	2b00      	cmp	r3, #0
    5564:	d000      	beq.n	5568 <tc_init+0x140>
    5566:	e78b      	b.n	5480 <tc_init+0x58>
    5568:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    556a:	b25b      	sxtb	r3, r3
    556c:	2b00      	cmp	r3, #0
    556e:	dbfb      	blt.n	5568 <tc_init+0x140>
				= config->counter_16_bit.value;
    5570:	8d33      	ldrh	r3, [r6, #40]	; 0x28
    5572:	822b      	strh	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    5574:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    5576:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    5578:	b25b      	sxtb	r3, r3
    557a:	2b00      	cmp	r3, #0
    557c:	dbfb      	blt.n	5576 <tc_init+0x14e>
					config->counter_16_bit.compare_capture_channel[0];
    557e:	8d73      	ldrh	r3, [r6, #42]	; 0x2a
			hw->COUNT16.CC[0].reg =
    5580:	832b      	strh	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    5582:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    5584:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    5586:	b25b      	sxtb	r3, r3
    5588:	2b00      	cmp	r3, #0
    558a:	dbfb      	blt.n	5584 <tc_init+0x15c>
					config->counter_16_bit.compare_capture_channel[1];
    558c:	8db3      	ldrh	r3, [r6, #44]	; 0x2c
			hw->COUNT16.CC[1].reg =
    558e:	836b      	strh	r3, [r5, #26]
			return STATUS_OK;
    5590:	2000      	movs	r0, #0
    5592:	e775      	b.n	5480 <tc_init+0x58>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    5594:	a902      	add	r1, sp, #8
    5596:	2301      	movs	r3, #1
    5598:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    559a:	2200      	movs	r2, #0
    559c:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    559e:	7e32      	ldrb	r2, [r6, #24]
    55a0:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    55a2:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    55a4:	7d30      	ldrb	r0, [r6, #20]
    55a6:	4b2e      	ldr	r3, [pc, #184]	; (5660 <tc_init+0x238>)
    55a8:	4798      	blx	r3
    55aa:	e779      	b.n	54a0 <tc_init+0x78>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    55ac:	a902      	add	r1, sp, #8
    55ae:	2301      	movs	r3, #1
    55b0:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    55b2:	2200      	movs	r2, #0
    55b4:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    55b6:	3224      	adds	r2, #36	; 0x24
    55b8:	18b2      	adds	r2, r6, r2
    55ba:	7812      	ldrb	r2, [r2, #0]
    55bc:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    55be:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    55c0:	331f      	adds	r3, #31
    55c2:	18f3      	adds	r3, r6, r3
    55c4:	7818      	ldrb	r0, [r3, #0]
    55c6:	4b26      	ldr	r3, [pc, #152]	; (5660 <tc_init+0x238>)
    55c8:	4798      	blx	r3
    55ca:	e76d      	b.n	54a8 <tc_init+0x80>
    55cc:	6a08      	ldr	r0, [r1, #32]
				inst_pm_apbmask[instance + 1]);
    55ce:	1c7a      	adds	r2, r7, #1
    55d0:	0052      	lsls	r2, r2, #1
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    55d2:	ab03      	add	r3, sp, #12
    55d4:	5ad3      	ldrh	r3, [r2, r3]
    55d6:	4303      	orrs	r3, r0
    55d8:	620b      	str	r3, [r1, #32]
    55da:	e770      	b.n	54be <tc_init+0x96>
    55dc:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    55de:	b25b      	sxtb	r3, r3
    55e0:	2b00      	cmp	r3, #0
    55e2:	dbfb      	blt.n	55dc <tc_init+0x1b4>
					config->counter_8_bit.value;
    55e4:	2328      	movs	r3, #40	; 0x28
    55e6:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.COUNT.reg =
    55e8:	742b      	strb	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    55ea:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    55ec:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    55ee:	b25b      	sxtb	r3, r3
    55f0:	2b00      	cmp	r3, #0
    55f2:	dbfb      	blt.n	55ec <tc_init+0x1c4>
					config->counter_8_bit.period;
    55f4:	2329      	movs	r3, #41	; 0x29
    55f6:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.PER.reg =
    55f8:	752b      	strb	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    55fa:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    55fc:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    55fe:	b25b      	sxtb	r3, r3
    5600:	2b00      	cmp	r3, #0
    5602:	dbfb      	blt.n	55fc <tc_init+0x1d4>
					config->counter_8_bit.compare_capture_channel[0];
    5604:	232a      	movs	r3, #42	; 0x2a
    5606:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[0].reg =
    5608:	762b      	strb	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    560a:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    560c:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    560e:	b25b      	sxtb	r3, r3
    5610:	2b00      	cmp	r3, #0
    5612:	dbfb      	blt.n	560c <tc_init+0x1e4>
					config->counter_8_bit.compare_capture_channel[1];
    5614:	232b      	movs	r3, #43	; 0x2b
    5616:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[1].reg =
    5618:	766b      	strb	r3, [r5, #25]
			return STATUS_OK;
    561a:	2000      	movs	r0, #0
    561c:	e730      	b.n	5480 <tc_init+0x58>
    561e:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    5620:	b25b      	sxtb	r3, r3
    5622:	2b00      	cmp	r3, #0
    5624:	dbfb      	blt.n	561e <tc_init+0x1f6>
				= config->counter_32_bit.value;
    5626:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    5628:	612b      	str	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    562a:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    562c:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    562e:	b25b      	sxtb	r3, r3
    5630:	2b00      	cmp	r3, #0
    5632:	dbfb      	blt.n	562c <tc_init+0x204>
			hw->COUNT32.CC[0].reg =
    5634:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    5636:	61ab      	str	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    5638:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    563a:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    563c:	b25b      	sxtb	r3, r3
    563e:	2b00      	cmp	r3, #0
    5640:	dbfb      	blt.n	563a <tc_init+0x212>
					config->counter_32_bit.compare_capture_channel[1];
    5642:	6b33      	ldr	r3, [r6, #48]	; 0x30
			hw->COUNT32.CC[1].reg =
    5644:	61eb      	str	r3, [r5, #28]
			return STATUS_OK;
    5646:	2000      	movs	r0, #0
    5648:	e71a      	b.n	5480 <tc_init+0x58>
    564a:	46c0      	nop			; (mov r8, r8)
    564c:	000053f1 	.word	0x000053f1
    5650:	20000c84 	.word	0x20000c84
    5654:	40000400 	.word	0x40000400
    5658:	000051d1 	.word	0x000051d1
    565c:	00005145 	.word	0x00005145
    5660:	000052c9 	.word	0x000052c9

00005664 <tc_get_count_value>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    5664:	6802      	ldr	r2, [r0, #0]
    5666:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
    5668:	b25b      	sxtb	r3, r3
    566a:	2b00      	cmp	r3, #0
    566c:	dbfb      	blt.n	5666 <tc_get_count_value+0x2>
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    566e:	7903      	ldrb	r3, [r0, #4]
    5670:	2b04      	cmp	r3, #4
    5672:	d005      	beq.n	5680 <tc_get_count_value+0x1c>
    5674:	2b08      	cmp	r3, #8
    5676:	d009      	beq.n	568c <tc_get_count_value+0x28>
		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
	}

	Assert(false);
	return 0;
    5678:	2000      	movs	r0, #0
	switch (module_inst->counter_size) {
    567a:	2b00      	cmp	r3, #0
    567c:	d003      	beq.n	5686 <tc_get_count_value+0x22>
}
    567e:	4770      	bx	lr
			return (uint32_t)tc_module->COUNT8.COUNT.reg;
    5680:	7c10      	ldrb	r0, [r2, #16]
    5682:	b2c0      	uxtb	r0, r0
    5684:	e7fb      	b.n	567e <tc_get_count_value+0x1a>
			return (uint32_t)tc_module->COUNT16.COUNT.reg;
    5686:	8a10      	ldrh	r0, [r2, #16]
    5688:	b280      	uxth	r0, r0
    568a:	e7f8      	b.n	567e <tc_get_count_value+0x1a>
			return tc_module->COUNT32.COUNT.reg;
    568c:	6910      	ldr	r0, [r2, #16]
    568e:	e7f6      	b.n	567e <tc_get_count_value+0x1a>

00005690 <tc_set_compare_value>:
 */
enum status_code tc_set_compare_value(
		const struct tc_module *const module_inst,
		const enum tc_compare_capture_channel channel_index,
		const uint32_t compare)
{
    5690:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    5692:	6804      	ldr	r4, [r0, #0]
    5694:	7be3      	ldrb	r3, [r4, #15]

	while (tc_is_syncing(module_inst)) {
    5696:	b25b      	sxtb	r3, r3
    5698:	2b00      	cmp	r3, #0
    569a:	dbfb      	blt.n	5694 <tc_set_compare_value+0x4>
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    569c:	7903      	ldrb	r3, [r0, #4]
    569e:	2b04      	cmp	r3, #4
    56a0:	d005      	beq.n	56ae <tc_set_compare_value+0x1e>
    56a2:	2b08      	cmp	r3, #8
    56a4:	d014      	beq.n	56d0 <tc_set_compare_value+0x40>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    56a6:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    56a8:	2b00      	cmp	r3, #0
    56aa:	d008      	beq.n	56be <tc_set_compare_value+0x2e>
}
    56ac:	bd10      	pop	{r4, pc}
	return STATUS_ERR_INVALID_ARG;
    56ae:	2017      	movs	r0, #23
			if (channel_index <
    56b0:	2901      	cmp	r1, #1
    56b2:	d8fb      	bhi.n	56ac <tc_set_compare_value+0x1c>
						(uint8_t)compare;
    56b4:	b2d2      	uxtb	r2, r2
				tc_module->COUNT8.CC[channel_index].reg  =
    56b6:	1861      	adds	r1, r4, r1
    56b8:	760a      	strb	r2, [r1, #24]
				return STATUS_OK;
    56ba:	2000      	movs	r0, #0
    56bc:	e7f6      	b.n	56ac <tc_set_compare_value+0x1c>
	return STATUS_ERR_INVALID_ARG;
    56be:	2017      	movs	r0, #23
			if (channel_index <
    56c0:	2901      	cmp	r1, #1
    56c2:	d8f3      	bhi.n	56ac <tc_set_compare_value+0x1c>
						(uint16_t)compare;
    56c4:	b292      	uxth	r2, r2
				tc_module->COUNT16.CC[channel_index].reg =
    56c6:	310c      	adds	r1, #12
    56c8:	0049      	lsls	r1, r1, #1
    56ca:	530a      	strh	r2, [r1, r4]
				return STATUS_OK;
    56cc:	2000      	movs	r0, #0
    56ce:	e7ed      	b.n	56ac <tc_set_compare_value+0x1c>
	return STATUS_ERR_INVALID_ARG;
    56d0:	2017      	movs	r0, #23
			if (channel_index <
    56d2:	2901      	cmp	r1, #1
    56d4:	d8ea      	bhi.n	56ac <tc_set_compare_value+0x1c>
				tc_module->COUNT32.CC[channel_index].reg =
    56d6:	3106      	adds	r1, #6
    56d8:	0089      	lsls	r1, r1, #2
    56da:	510a      	str	r2, [r1, r4]
				return STATUS_OK;
    56dc:	2000      	movs	r0, #0
    56de:	e7e5      	b.n	56ac <tc_set_compare_value+0x1c>

000056e0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    56e0:	e7fe      	b.n	56e0 <Dummy_Handler>
	...

000056e4 <Reset_Handler>:
{
    56e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    56e6:	4a2a      	ldr	r2, [pc, #168]	; (5790 <Reset_Handler+0xac>)
    56e8:	4b2a      	ldr	r3, [pc, #168]	; (5794 <Reset_Handler+0xb0>)
    56ea:	429a      	cmp	r2, r3
    56ec:	d011      	beq.n	5712 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    56ee:	001a      	movs	r2, r3
    56f0:	4b29      	ldr	r3, [pc, #164]	; (5798 <Reset_Handler+0xb4>)
    56f2:	429a      	cmp	r2, r3
    56f4:	d20d      	bcs.n	5712 <Reset_Handler+0x2e>
    56f6:	4a29      	ldr	r2, [pc, #164]	; (579c <Reset_Handler+0xb8>)
    56f8:	3303      	adds	r3, #3
    56fa:	1a9b      	subs	r3, r3, r2
    56fc:	089b      	lsrs	r3, r3, #2
    56fe:	3301      	adds	r3, #1
    5700:	009b      	lsls	r3, r3, #2
    5702:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    5704:	4823      	ldr	r0, [pc, #140]	; (5794 <Reset_Handler+0xb0>)
    5706:	4922      	ldr	r1, [pc, #136]	; (5790 <Reset_Handler+0xac>)
    5708:	588c      	ldr	r4, [r1, r2]
    570a:	5084      	str	r4, [r0, r2]
    570c:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    570e:	429a      	cmp	r2, r3
    5710:	d1fa      	bne.n	5708 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    5712:	4a23      	ldr	r2, [pc, #140]	; (57a0 <Reset_Handler+0xbc>)
    5714:	4b23      	ldr	r3, [pc, #140]	; (57a4 <Reset_Handler+0xc0>)
    5716:	429a      	cmp	r2, r3
    5718:	d20a      	bcs.n	5730 <Reset_Handler+0x4c>
    571a:	43d3      	mvns	r3, r2
    571c:	4921      	ldr	r1, [pc, #132]	; (57a4 <Reset_Handler+0xc0>)
    571e:	185b      	adds	r3, r3, r1
    5720:	2103      	movs	r1, #3
    5722:	438b      	bics	r3, r1
    5724:	3304      	adds	r3, #4
    5726:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    5728:	2100      	movs	r1, #0
    572a:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    572c:	4293      	cmp	r3, r2
    572e:	d1fc      	bne.n	572a <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    5730:	4a1d      	ldr	r2, [pc, #116]	; (57a8 <Reset_Handler+0xc4>)
    5732:	21ff      	movs	r1, #255	; 0xff
    5734:	4b1d      	ldr	r3, [pc, #116]	; (57ac <Reset_Handler+0xc8>)
    5736:	438b      	bics	r3, r1
    5738:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    573a:	39fd      	subs	r1, #253	; 0xfd
    573c:	2390      	movs	r3, #144	; 0x90
    573e:	005b      	lsls	r3, r3, #1
    5740:	4a1b      	ldr	r2, [pc, #108]	; (57b0 <Reset_Handler+0xcc>)
    5742:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    5744:	4a1b      	ldr	r2, [pc, #108]	; (57b4 <Reset_Handler+0xd0>)
    5746:	78d3      	ldrb	r3, [r2, #3]
    5748:	2503      	movs	r5, #3
    574a:	43ab      	bics	r3, r5
    574c:	2402      	movs	r4, #2
    574e:	4323      	orrs	r3, r4
    5750:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    5752:	78d3      	ldrb	r3, [r2, #3]
    5754:	270c      	movs	r7, #12
    5756:	43bb      	bics	r3, r7
    5758:	2608      	movs	r6, #8
    575a:	4333      	orrs	r3, r6
    575c:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    575e:	4b16      	ldr	r3, [pc, #88]	; (57b8 <Reset_Handler+0xd4>)
    5760:	7b98      	ldrb	r0, [r3, #14]
    5762:	2230      	movs	r2, #48	; 0x30
    5764:	4390      	bics	r0, r2
    5766:	2220      	movs	r2, #32
    5768:	4310      	orrs	r0, r2
    576a:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    576c:	7b99      	ldrb	r1, [r3, #14]
    576e:	43b9      	bics	r1, r7
    5770:	4331      	orrs	r1, r6
    5772:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    5774:	7b9a      	ldrb	r2, [r3, #14]
    5776:	43aa      	bics	r2, r5
    5778:	4322      	orrs	r2, r4
    577a:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    577c:	4a0f      	ldr	r2, [pc, #60]	; (57bc <Reset_Handler+0xd8>)
    577e:	6853      	ldr	r3, [r2, #4]
    5780:	2180      	movs	r1, #128	; 0x80
    5782:	430b      	orrs	r3, r1
    5784:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    5786:	4b0e      	ldr	r3, [pc, #56]	; (57c0 <Reset_Handler+0xdc>)
    5788:	4798      	blx	r3
        main();
    578a:	4b0e      	ldr	r3, [pc, #56]	; (57c4 <Reset_Handler+0xe0>)
    578c:	4798      	blx	r3
    578e:	e7fe      	b.n	578e <Reset_Handler+0xaa>
    5790:	0001235c 	.word	0x0001235c
    5794:	20000000 	.word	0x20000000
    5798:	200001b8 	.word	0x200001b8
    579c:	20000004 	.word	0x20000004
    57a0:	200001b8 	.word	0x200001b8
    57a4:	20003790 	.word	0x20003790
    57a8:	e000ed00 	.word	0xe000ed00
    57ac:	00000000 	.word	0x00000000
    57b0:	41007000 	.word	0x41007000
    57b4:	41005000 	.word	0x41005000
    57b8:	41004800 	.word	0x41004800
    57bc:	41004000 	.word	0x41004000
    57c0:	0000e981 	.word	0x0000e981
    57c4:	00008525 	.word	0x00008525

000057c8 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    57c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    57ca:	46c6      	mov	lr, r8
    57cc:	b500      	push	{lr}
    57ce:	000c      	movs	r4, r1
    57d0:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    57d2:	2800      	cmp	r0, #0
    57d4:	d10f      	bne.n	57f6 <_read+0x2e>
		return -1;
	}

	for (; len > 0; --len) {
    57d6:	2a00      	cmp	r2, #0
    57d8:	dd11      	ble.n	57fe <_read+0x36>
    57da:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    57dc:	4e09      	ldr	r6, [pc, #36]	; (5804 <_read+0x3c>)
    57de:	4d0a      	ldr	r5, [pc, #40]	; (5808 <_read+0x40>)
    57e0:	6830      	ldr	r0, [r6, #0]
    57e2:	0021      	movs	r1, r4
    57e4:	682b      	ldr	r3, [r5, #0]
    57e6:	4798      	blx	r3
		ptr++;
    57e8:	3401      	adds	r4, #1
	for (; len > 0; --len) {
    57ea:	42bc      	cmp	r4, r7
    57ec:	d1f8      	bne.n	57e0 <_read+0x18>
		nChars++;
	}
	return nChars;
}
    57ee:	4640      	mov	r0, r8
    57f0:	bc04      	pop	{r2}
    57f2:	4690      	mov	r8, r2
    57f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -1;
    57f6:	2301      	movs	r3, #1
    57f8:	425b      	negs	r3, r3
    57fa:	4698      	mov	r8, r3
    57fc:	e7f7      	b.n	57ee <_read+0x26>
	for (; len > 0; --len) {
    57fe:	4680      	mov	r8, r0
    5800:	e7f5      	b.n	57ee <_read+0x26>
    5802:	46c0      	nop			; (mov r8, r8)
    5804:	20000c98 	.word	0x20000c98
    5808:	20000c90 	.word	0x20000c90

0000580c <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    580c:	b5f0      	push	{r4, r5, r6, r7, lr}
    580e:	46c6      	mov	lr, r8
    5810:	b500      	push	{lr}
    5812:	000e      	movs	r6, r1
    5814:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    5816:	3801      	subs	r0, #1
    5818:	2802      	cmp	r0, #2
    581a:	d810      	bhi.n	583e <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    581c:	2a00      	cmp	r2, #0
    581e:	d011      	beq.n	5844 <_write+0x38>
    5820:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    5822:	4b0c      	ldr	r3, [pc, #48]	; (5854 <_write+0x48>)
    5824:	4698      	mov	r8, r3
    5826:	4f0c      	ldr	r7, [pc, #48]	; (5858 <_write+0x4c>)
    5828:	4643      	mov	r3, r8
    582a:	6818      	ldr	r0, [r3, #0]
    582c:	5d31      	ldrb	r1, [r6, r4]
    582e:	683b      	ldr	r3, [r7, #0]
    5830:	4798      	blx	r3
    5832:	2800      	cmp	r0, #0
    5834:	db08      	blt.n	5848 <_write+0x3c>
			return -1;
		}
		++nChars;
    5836:	3401      	adds	r4, #1
	for (; len != 0; --len) {
    5838:	42a5      	cmp	r5, r4
    583a:	d1f5      	bne.n	5828 <_write+0x1c>
    583c:	e006      	b.n	584c <_write+0x40>
		return -1;
    583e:	2401      	movs	r4, #1
    5840:	4264      	negs	r4, r4
    5842:	e003      	b.n	584c <_write+0x40>
	for (; len != 0; --len) {
    5844:	0014      	movs	r4, r2
    5846:	e001      	b.n	584c <_write+0x40>
			return -1;
    5848:	2401      	movs	r4, #1
    584a:	4264      	negs	r4, r4
	}
	return nChars;
}
    584c:	0020      	movs	r0, r4
    584e:	bc04      	pop	{r2}
    5850:	4690      	mov	r8, r2
    5852:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5854:	20000c98 	.word	0x20000c98
    5858:	20000c94 	.word	0x20000c94

0000585c <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    585c:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    585e:	4a06      	ldr	r2, [pc, #24]	; (5878 <_sbrk+0x1c>)
    5860:	6812      	ldr	r2, [r2, #0]
    5862:	2a00      	cmp	r2, #0
    5864:	d004      	beq.n	5870 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    5866:	4a04      	ldr	r2, [pc, #16]	; (5878 <_sbrk+0x1c>)
    5868:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    586a:	18c3      	adds	r3, r0, r3
    586c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    586e:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    5870:	4902      	ldr	r1, [pc, #8]	; (587c <_sbrk+0x20>)
    5872:	4a01      	ldr	r2, [pc, #4]	; (5878 <_sbrk+0x1c>)
    5874:	6011      	str	r1, [r2, #0]
    5876:	e7f6      	b.n	5866 <_sbrk+0xa>
    5878:	20000228 	.word	0x20000228
    587c:	20005790 	.word	0x20005790

00005880 <_close>:
}

extern int _close(int file)
{
	return -1;
}
    5880:	2001      	movs	r0, #1
    5882:	4240      	negs	r0, r0
    5884:	4770      	bx	lr

00005886 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    5886:	2380      	movs	r3, #128	; 0x80
    5888:	019b      	lsls	r3, r3, #6
    588a:	604b      	str	r3, [r1, #4]

	return 0;
}
    588c:	2000      	movs	r0, #0
    588e:	4770      	bx	lr

00005890 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    5890:	2001      	movs	r0, #1
    5892:	4770      	bx	lr

00005894 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    5894:	2000      	movs	r0, #0
    5896:	4770      	bx	lr

00005898 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    5898:	b570      	push	{r4, r5, r6, lr}
    589a:	b082      	sub	sp, #8
    589c:	0005      	movs	r5, r0
    589e:	000e      	movs	r6, r1
	uint16_t temp = 0;
    58a0:	2200      	movs	r2, #0
    58a2:	466b      	mov	r3, sp
    58a4:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    58a6:	4c06      	ldr	r4, [pc, #24]	; (58c0 <usart_serial_getchar+0x28>)
    58a8:	466b      	mov	r3, sp
    58aa:	1d99      	adds	r1, r3, #6
    58ac:	0028      	movs	r0, r5
    58ae:	47a0      	blx	r4
    58b0:	2800      	cmp	r0, #0
    58b2:	d1f9      	bne.n	58a8 <usart_serial_getchar+0x10>

	*c = temp;
    58b4:	466b      	mov	r3, sp
    58b6:	3306      	adds	r3, #6
    58b8:	881b      	ldrh	r3, [r3, #0]
    58ba:	7033      	strb	r3, [r6, #0]
}
    58bc:	b002      	add	sp, #8
    58be:	bd70      	pop	{r4, r5, r6, pc}
    58c0:	00004841 	.word	0x00004841

000058c4 <usart_serial_putchar>:
{
    58c4:	b570      	push	{r4, r5, r6, lr}
    58c6:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
    58c8:	b28c      	uxth	r4, r1
    58ca:	4e03      	ldr	r6, [pc, #12]	; (58d8 <usart_serial_putchar+0x14>)
    58cc:	0021      	movs	r1, r4
    58ce:	0028      	movs	r0, r5
    58d0:	47b0      	blx	r6
    58d2:	2800      	cmp	r0, #0
    58d4:	d1fa      	bne.n	58cc <usart_serial_putchar+0x8>
}
    58d6:	bd70      	pop	{r4, r5, r6, pc}
    58d8:	00004815 	.word	0x00004815

000058dc <USART_HOST_ISR_VECT>:
#if SAMD || SAMR21 || SAML21 || SAMR30
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
    58dc:	b510      	push	{r4, lr}
    58de:	b082      	sub	sp, #8
static inline enum status_code usart_serial_read_packet(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
	return usart_read_buffer_wait(module, rx_data, length);
    58e0:	466b      	mov	r3, sp
    58e2:	1ddc      	adds	r4, r3, #7
    58e4:	2201      	movs	r2, #1
    58e6:	0021      	movs	r1, r4
    58e8:	480f      	ldr	r0, [pc, #60]	; (5928 <USART_HOST_ISR_VECT+0x4c>)
    58ea:	4b10      	ldr	r3, [pc, #64]	; (592c <USART_HOST_ISR_VECT+0x50>)
    58ec:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
    58ee:	b672      	cpsid	i
    58f0:	f3bf 8f5f 	dmb	sy
#else
    usart_serial_read_packet(USART_HOST, &temp, 1);
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
    58f4:	2200      	movs	r2, #0
    58f6:	4b0e      	ldr	r3, [pc, #56]	; (5930 <USART_HOST_ISR_VECT+0x54>)
    58f8:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */

	serial_rx_buf[serial_rx_buf_tail] = temp;
    58fa:	4b0e      	ldr	r3, [pc, #56]	; (5934 <USART_HOST_ISR_VECT+0x58>)
    58fc:	781b      	ldrb	r3, [r3, #0]
    58fe:	7821      	ldrb	r1, [r4, #0]
    5900:	4a0d      	ldr	r2, [pc, #52]	; (5938 <USART_HOST_ISR_VECT+0x5c>)
    5902:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
    5904:	2b9b      	cmp	r3, #155	; 0x9b
    5906:	d00a      	beq.n	591e <USART_HOST_ISR_VECT+0x42>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
	} else {
		serial_rx_buf_tail++;
    5908:	3301      	adds	r3, #1
    590a:	4a0a      	ldr	r2, [pc, #40]	; (5934 <USART_HOST_ISR_VECT+0x58>)
    590c:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
    590e:	2201      	movs	r2, #1
    5910:	4b07      	ldr	r3, [pc, #28]	; (5930 <USART_HOST_ISR_VECT+0x54>)
    5912:	701a      	strb	r2, [r3, #0]
    5914:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    5918:	b662      	cpsie	i
}
    591a:	b002      	add	sp, #8
    591c:	bd10      	pop	{r4, pc}
		serial_rx_buf_tail = 0x00;
    591e:	2200      	movs	r2, #0
    5920:	4b04      	ldr	r3, [pc, #16]	; (5934 <USART_HOST_ISR_VECT+0x58>)
    5922:	701a      	strb	r2, [r3, #0]
    5924:	e7f3      	b.n	590e <USART_HOST_ISR_VECT+0x32>
    5926:	46c0      	nop			; (mov r8, r8)
    5928:	2000022c 	.word	0x2000022c
    592c:	00004971 	.word	0x00004971
    5930:	2000000a 	.word	0x2000000a
    5934:	200002fd 	.word	0x200002fd
    5938:	20000260 	.word	0x20000260

0000593c <sio2host_init>:
{
    593c:	b5f0      	push	{r4, r5, r6, r7, lr}
    593e:	b091      	sub	sp, #68	; 0x44
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    5940:	2380      	movs	r3, #128	; 0x80
    5942:	05db      	lsls	r3, r3, #23
    5944:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    5946:	2300      	movs	r3, #0
    5948:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    594a:	22ff      	movs	r2, #255	; 0xff
    594c:	4669      	mov	r1, sp
    594e:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    5950:	2200      	movs	r2, #0
    5952:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    5954:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    5956:	2401      	movs	r4, #1
    5958:	2124      	movs	r1, #36	; 0x24
    595a:	4668      	mov	r0, sp
    595c:	5444      	strb	r4, [r0, r1]
	config->transmitter_enable = true;
    595e:	3101      	adds	r1, #1
    5960:	5444      	strb	r4, [r0, r1]
	config->clock_polarity_inverted = false;
    5962:	3101      	adds	r1, #1
    5964:	5443      	strb	r3, [r0, r1]
	config->use_external_clock = false;
    5966:	3101      	adds	r1, #1
    5968:	5443      	strb	r3, [r0, r1]
	config->ext_clock_freq   = 0;
    596a:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    596c:	3105      	adds	r1, #5
    596e:	5443      	strb	r3, [r0, r1]
	config->generator_source = GCLK_GENERATOR_0;
    5970:	3101      	adds	r1, #1
    5972:	5443      	strb	r3, [r0, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    5974:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    5976:	8203      	strh	r3, [r0, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    5978:	76c3      	strb	r3, [r0, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    597a:	7602      	strb	r2, [r0, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    597c:	7702      	strb	r2, [r0, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    597e:	7642      	strb	r2, [r0, #25]
	config->receive_pulse_length                    = 19;
    5980:	2313      	movs	r3, #19
    5982:	7683      	strb	r3, [r0, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    5984:	7742      	strb	r2, [r0, #29]
	host_uart_config.mux_setting = HOST_SERCOM_MUX_SETTING;
    5986:	2380      	movs	r3, #128	; 0x80
    5988:	035b      	lsls	r3, r3, #13
    598a:	9303      	str	r3, [sp, #12]
	host_uart_config.pinmux_pad0 = HOST_SERCOM_PINMUX_PAD0;
    598c:	4b2f      	ldr	r3, [pc, #188]	; (5a4c <sio2host_init+0x110>)
    598e:	930c      	str	r3, [sp, #48]	; 0x30
	host_uart_config.pinmux_pad1 = HOST_SERCOM_PINMUX_PAD1;
    5990:	4b2f      	ldr	r3, [pc, #188]	; (5a50 <sio2host_init+0x114>)
    5992:	930d      	str	r3, [sp, #52]	; 0x34
	host_uart_config.pinmux_pad2 = HOST_SERCOM_PINMUX_PAD2;
    5994:	2301      	movs	r3, #1
    5996:	425b      	negs	r3, r3
    5998:	930e      	str	r3, [sp, #56]	; 0x38
	host_uart_config.pinmux_pad3 = HOST_SERCOM_PINMUX_PAD3;
    599a:	930f      	str	r3, [sp, #60]	; 0x3c
	host_uart_config.baudrate    = USART_HOST_BAUDRATE;
    599c:	23e1      	movs	r3, #225	; 0xe1
    599e:	025b      	lsls	r3, r3, #9
    59a0:	9308      	str	r3, [sp, #32]
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    59a2:	4d2c      	ldr	r5, [pc, #176]	; (5a54 <sio2host_init+0x118>)
    59a4:	4b2c      	ldr	r3, [pc, #176]	; (5a58 <sio2host_init+0x11c>)
    59a6:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    59a8:	4a2c      	ldr	r2, [pc, #176]	; (5a5c <sio2host_init+0x120>)
    59aa:	4b2d      	ldr	r3, [pc, #180]	; (5a60 <sio2host_init+0x124>)
    59ac:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    59ae:	4a2d      	ldr	r2, [pc, #180]	; (5a64 <sio2host_init+0x128>)
    59b0:	4b2d      	ldr	r3, [pc, #180]	; (5a68 <sio2host_init+0x12c>)
    59b2:	601a      	str	r2, [r3, #0]
	if (usart_init(module, hw, config) == STATUS_OK) {
    59b4:	466a      	mov	r2, sp
    59b6:	492d      	ldr	r1, [pc, #180]	; (5a6c <sio2host_init+0x130>)
    59b8:	0028      	movs	r0, r5
    59ba:	4b2d      	ldr	r3, [pc, #180]	; (5a70 <sio2host_init+0x134>)
    59bc:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    59be:	4f2d      	ldr	r7, [pc, #180]	; (5a74 <sio2host_init+0x138>)
    59c0:	683b      	ldr	r3, [r7, #0]
    59c2:	6898      	ldr	r0, [r3, #8]
    59c4:	2100      	movs	r1, #0
    59c6:	4e2c      	ldr	r6, [pc, #176]	; (5a78 <sio2host_init+0x13c>)
    59c8:	47b0      	blx	r6
	setbuf(stdin, NULL);
    59ca:	683b      	ldr	r3, [r7, #0]
    59cc:	6858      	ldr	r0, [r3, #4]
    59ce:	2100      	movs	r1, #0
    59d0:	47b0      	blx	r6
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    59d2:	682e      	ldr	r6, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    59d4:	0030      	movs	r0, r6
    59d6:	4b29      	ldr	r3, [pc, #164]	; (5a7c <sio2host_init+0x140>)
    59d8:	4798      	blx	r3
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    59da:	231f      	movs	r3, #31
    59dc:	4018      	ands	r0, r3
    59de:	4084      	lsls	r4, r0
    59e0:	4b27      	ldr	r3, [pc, #156]	; (5a80 <sio2host_init+0x144>)
    59e2:	601c      	str	r4, [r3, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    59e4:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    59e6:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    59e8:	2b00      	cmp	r3, #0
    59ea:	d1fc      	bne.n	59e6 <sio2host_init+0xaa>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    59ec:	6833      	ldr	r3, [r6, #0]
    59ee:	2202      	movs	r2, #2
    59f0:	4313      	orrs	r3, r2
    59f2:	6033      	str	r3, [r6, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    59f4:	4b17      	ldr	r3, [pc, #92]	; (5a54 <sio2host_init+0x118>)
    59f6:	681b      	ldr	r3, [r3, #0]
	return (usart_hw->SYNCBUSY.reg);
    59f8:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    59fa:	2a00      	cmp	r2, #0
    59fc:	d1fc      	bne.n	59f8 <sio2host_init+0xbc>
			module->receiver_enabled = true;
			break;

		case USART_TRANSCEIVER_TX:
			/* Enable TX */
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_TXEN;
    59fe:	6859      	ldr	r1, [r3, #4]
    5a00:	2280      	movs	r2, #128	; 0x80
    5a02:	0252      	lsls	r2, r2, #9
    5a04:	430a      	orrs	r2, r1
    5a06:	605a      	str	r2, [r3, #4]
			module->transmitter_enabled = true;
    5a08:	2101      	movs	r1, #1
    5a0a:	4a12      	ldr	r2, [pc, #72]	; (5a54 <sio2host_init+0x118>)
    5a0c:	71d1      	strb	r1, [r2, #7]
	return (usart_hw->SYNCBUSY.reg);
    5a0e:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    5a10:	2a00      	cmp	r2, #0
    5a12:	d1fc      	bne.n	5a0e <sio2host_init+0xd2>
	return (usart_hw->SYNCBUSY.reg);
    5a14:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    5a16:	2a00      	cmp	r2, #0
    5a18:	d1fc      	bne.n	5a14 <sio2host_init+0xd8>
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_RXEN;
    5a1a:	6859      	ldr	r1, [r3, #4]
    5a1c:	2280      	movs	r2, #128	; 0x80
    5a1e:	0292      	lsls	r2, r2, #10
    5a20:	430a      	orrs	r2, r1
    5a22:	605a      	str	r2, [r3, #4]
			module->receiver_enabled = true;
    5a24:	2101      	movs	r1, #1
    5a26:	4a0b      	ldr	r2, [pc, #44]	; (5a54 <sio2host_init+0x118>)
    5a28:	7191      	strb	r1, [r2, #6]
	return (usart_hw->SYNCBUSY.reg);
    5a2a:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    5a2c:	2a00      	cmp	r2, #0
    5a2e:	d1fc      	bne.n	5a2a <sio2host_init+0xee>
	USART_HOST_RX_ISR_ENABLE();
    5a30:	4914      	ldr	r1, [pc, #80]	; (5a84 <sio2host_init+0x148>)
    5a32:	2000      	movs	r0, #0
    5a34:	4b14      	ldr	r3, [pc, #80]	; (5a88 <sio2host_init+0x14c>)
    5a36:	4798      	blx	r3
    5a38:	2204      	movs	r2, #4
    5a3a:	4b0c      	ldr	r3, [pc, #48]	; (5a6c <sio2host_init+0x130>)
    5a3c:	759a      	strb	r2, [r3, #22]
    5a3e:	32fd      	adds	r2, #253	; 0xfd
    5a40:	32ff      	adds	r2, #255	; 0xff
    5a42:	4b0f      	ldr	r3, [pc, #60]	; (5a80 <sio2host_init+0x144>)
    5a44:	601a      	str	r2, [r3, #0]
}
    5a46:	b011      	add	sp, #68	; 0x44
    5a48:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5a4a:	46c0      	nop			; (mov r8, r8)
    5a4c:	00040003 	.word	0x00040003
    5a50:	00050003 	.word	0x00050003
    5a54:	2000022c 	.word	0x2000022c
    5a58:	20000c98 	.word	0x20000c98
    5a5c:	000058c5 	.word	0x000058c5
    5a60:	20000c94 	.word	0x20000c94
    5a64:	00005899 	.word	0x00005899
    5a68:	20000c90 	.word	0x20000c90
    5a6c:	42000800 	.word	0x42000800
    5a70:	000044d1 	.word	0x000044d1
    5a74:	20000154 	.word	0x20000154
    5a78:	0000ebb1 	.word	0x0000ebb1
    5a7c:	00004089 	.word	0x00004089
    5a80:	e000e100 	.word	0xe000e100
    5a84:	000058dd 	.word	0x000058dd
    5a88:	0000404d 	.word	0x0000404d

00005a8c <sio2host_tx>:
{
    5a8c:	b5f0      	push	{r4, r5, r6, r7, lr}
    5a8e:	b083      	sub	sp, #12
    5a90:	0006      	movs	r6, r0
    5a92:	9101      	str	r1, [sp, #4]
	return usart_write_buffer_wait(module, tx_data, length);
    5a94:	466b      	mov	r3, sp
    5a96:	889d      	ldrh	r5, [r3, #4]
    5a98:	4c05      	ldr	r4, [pc, #20]	; (5ab0 <sio2host_tx+0x24>)
    5a9a:	4f06      	ldr	r7, [pc, #24]	; (5ab4 <sio2host_tx+0x28>)
    5a9c:	002a      	movs	r2, r5
    5a9e:	0031      	movs	r1, r6
    5aa0:	0020      	movs	r0, r4
    5aa2:	47b8      	blx	r7
	} while (status != STATUS_OK);
    5aa4:	2800      	cmp	r0, #0
    5aa6:	d1f9      	bne.n	5a9c <sio2host_tx+0x10>
}
    5aa8:	9801      	ldr	r0, [sp, #4]
    5aaa:	b003      	add	sp, #12
    5aac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5aae:	46c0      	nop			; (mov r8, r8)
    5ab0:	2000022c 	.word	0x2000022c
    5ab4:	000048b1 	.word	0x000048b1

00005ab8 <sio2host_rx>:
{
    5ab8:	b570      	push	{r4, r5, r6, lr}
    5aba:	0002      	movs	r2, r0
	if(serial_rx_buf_tail >= serial_rx_buf_head)
    5abc:	4b1f      	ldr	r3, [pc, #124]	; (5b3c <sio2host_rx+0x84>)
    5abe:	781c      	ldrb	r4, [r3, #0]
    5ac0:	4b1f      	ldr	r3, [pc, #124]	; (5b40 <sio2host_rx+0x88>)
    5ac2:	781b      	ldrb	r3, [r3, #0]
    5ac4:	429c      	cmp	r4, r3
    5ac6:	d31e      	bcc.n	5b06 <sio2host_rx+0x4e>
		serial_rx_count = serial_rx_buf_tail - serial_rx_buf_head;
    5ac8:	1ae3      	subs	r3, r4, r3
    5aca:	481e      	ldr	r0, [pc, #120]	; (5b44 <sio2host_rx+0x8c>)
    5acc:	7003      	strb	r3, [r0, #0]
	if (0 == serial_rx_count) {
    5ace:	4b1d      	ldr	r3, [pc, #116]	; (5b44 <sio2host_rx+0x8c>)
    5ad0:	7818      	ldrb	r0, [r3, #0]
    5ad2:	2800      	cmp	r0, #0
    5ad4:	d030      	beq.n	5b38 <sio2host_rx+0x80>
	if (SERIAL_RX_BUF_SIZE_HOST <= serial_rx_count) {
    5ad6:	289b      	cmp	r0, #155	; 0x9b
    5ad8:	d91b      	bls.n	5b12 <sio2host_rx+0x5a>
		serial_rx_buf_head = serial_rx_buf_tail;
    5ada:	4b19      	ldr	r3, [pc, #100]	; (5b40 <sio2host_rx+0x88>)
    5adc:	701c      	strb	r4, [r3, #0]
		serial_rx_count = SERIAL_RX_BUF_SIZE_HOST;
    5ade:	209c      	movs	r0, #156	; 0x9c
    5ae0:	4b18      	ldr	r3, [pc, #96]	; (5b44 <sio2host_rx+0x8c>)
    5ae2:	7018      	strb	r0, [r3, #0]
    5ae4:	1c08      	adds	r0, r1, #0
    5ae6:	299c      	cmp	r1, #156	; 0x9c
    5ae8:	d901      	bls.n	5aee <sio2host_rx+0x36>
    5aea:	4b17      	ldr	r3, [pc, #92]	; (5b48 <sio2host_rx+0x90>)
    5aec:	7818      	ldrb	r0, [r3, #0]
    5aee:	b2c0      	uxtb	r0, r0
	while (max_length > 0) {
    5af0:	2800      	cmp	r0, #0
    5af2:	d021      	beq.n	5b38 <sio2host_rx+0x80>
    5af4:	4b12      	ldr	r3, [pc, #72]	; (5b40 <sio2host_rx+0x88>)
    5af6:	781b      	ldrb	r3, [r3, #0]
    5af8:	1e44      	subs	r4, r0, #1
    5afa:	b2e4      	uxtb	r4, r4
    5afc:	3401      	adds	r4, #1
    5afe:	1914      	adds	r4, r2, r4
		*data = serial_rx_buf[serial_rx_buf_head];
    5b00:	4d12      	ldr	r5, [pc, #72]	; (5b4c <sio2host_rx+0x94>)
			serial_rx_buf_head = 0;
    5b02:	2600      	movs	r6, #0
    5b04:	e00e      	b.n	5b24 <sio2host_rx+0x6c>
		serial_rx_count = serial_rx_buf_tail + (SERIAL_RX_BUF_SIZE_HOST - serial_rx_buf_head);
    5b06:	0020      	movs	r0, r4
    5b08:	3864      	subs	r0, #100	; 0x64
    5b0a:	1ac3      	subs	r3, r0, r3
    5b0c:	480d      	ldr	r0, [pc, #52]	; (5b44 <sio2host_rx+0x8c>)
    5b0e:	7003      	strb	r3, [r0, #0]
    5b10:	e7dd      	b.n	5ace <sio2host_rx+0x16>
    5b12:	1c03      	adds	r3, r0, #0
    5b14:	4288      	cmp	r0, r1
    5b16:	d900      	bls.n	5b1a <sio2host_rx+0x62>
    5b18:	1c0b      	adds	r3, r1, #0
    5b1a:	b2d8      	uxtb	r0, r3
    5b1c:	e7e8      	b.n	5af0 <sio2host_rx+0x38>
			serial_rx_buf_head = 0;
    5b1e:	0033      	movs	r3, r6
	while (max_length > 0) {
    5b20:	4294      	cmp	r4, r2
    5b22:	d007      	beq.n	5b34 <sio2host_rx+0x7c>
		*data = serial_rx_buf[serial_rx_buf_head];
    5b24:	5ce9      	ldrb	r1, [r5, r3]
    5b26:	7011      	strb	r1, [r2, #0]
		data++;
    5b28:	3201      	adds	r2, #1
		if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_head) {
    5b2a:	2b9b      	cmp	r3, #155	; 0x9b
    5b2c:	d0f7      	beq.n	5b1e <sio2host_rx+0x66>
			serial_rx_buf_head++;
    5b2e:	3301      	adds	r3, #1
    5b30:	b2db      	uxtb	r3, r3
    5b32:	e7f5      	b.n	5b20 <sio2host_rx+0x68>
    5b34:	4a02      	ldr	r2, [pc, #8]	; (5b40 <sio2host_rx+0x88>)
    5b36:	7013      	strb	r3, [r2, #0]
}
    5b38:	bd70      	pop	{r4, r5, r6, pc}
    5b3a:	46c0      	nop			; (mov r8, r8)
    5b3c:	200002fd 	.word	0x200002fd
    5b40:	200002fc 	.word	0x200002fc
    5b44:	200002fe 	.word	0x200002fe
    5b48:	00010d80 	.word	0x00010d80
    5b4c:	20000260 	.word	0x20000260

00005b50 <sio2host_putchar>:
{
    5b50:	b500      	push	{lr}
    5b52:	b083      	sub	sp, #12
    5b54:	466b      	mov	r3, sp
    5b56:	71d8      	strb	r0, [r3, #7]
    5b58:	3307      	adds	r3, #7
	sio2host_tx(&ch, 1);
    5b5a:	2101      	movs	r1, #1
    5b5c:	0018      	movs	r0, r3
    5b5e:	4b02      	ldr	r3, [pc, #8]	; (5b68 <sio2host_putchar+0x18>)
    5b60:	4798      	blx	r3
}
    5b62:	b003      	add	sp, #12
    5b64:	bd00      	pop	{pc}
    5b66:	46c0      	nop			; (mov r8, r8)
    5b68:	00005a8d 	.word	0x00005a8d

00005b6c <MiMAC_SetAltAddress>:
 *      None
 *
 *****************************************************************************************/

bool MiMAC_SetAltAddress( uint8_t *Address,  uint8_t *PanId)
{
    5b6c:	b510      	push	{r4, lr}
	myNetworkAddress.v[0] = Address[0];
    5b6e:	7802      	ldrb	r2, [r0, #0]
    5b70:	4b08      	ldr	r3, [pc, #32]	; (5b94 <MiMAC_SetAltAddress+0x28>)
    5b72:	701a      	strb	r2, [r3, #0]
	myNetworkAddress.v[1] = Address[1];
    5b74:	7842      	ldrb	r2, [r0, #1]
    5b76:	705a      	strb	r2, [r3, #1]
	MAC_PANID.v[0] = PanId[0];
    5b78:	780a      	ldrb	r2, [r1, #0]
    5b7a:	4c07      	ldr	r4, [pc, #28]	; (5b98 <MiMAC_SetAltAddress+0x2c>)
    5b7c:	7022      	strb	r2, [r4, #0]
	MAC_PANID.v[1] = PanId[1];
    5b7e:	784a      	ldrb	r2, [r1, #1]
    5b80:	7062      	strb	r2, [r4, #1]
	PHY_SetShortAddr(myNetworkAddress.Val);
    5b82:	8818      	ldrh	r0, [r3, #0]
    5b84:	4b05      	ldr	r3, [pc, #20]	; (5b9c <MiMAC_SetAltAddress+0x30>)
    5b86:	4798      	blx	r3
	PHY_SetPanId(MAC_PANID.Val);
    5b88:	8820      	ldrh	r0, [r4, #0]
    5b8a:	4b05      	ldr	r3, [pc, #20]	; (5ba0 <MiMAC_SetAltAddress+0x34>)
    5b8c:	4798      	blx	r3
	return true;
}
    5b8e:	2001      	movs	r0, #1
    5b90:	bd10      	pop	{r4, pc}
    5b92:	46c0      	nop			; (mov r8, r8)
    5b94:	20000ca0 	.word	0x20000ca0
    5b98:	20000cb8 	.word	0x20000cb8
    5b9c:	0000648d 	.word	0x0000648d
    5ba0:	0000646d 	.word	0x0000646d

00005ba4 <MiMAC_Set>:
     * Remarks:
     *      None
     *
     *****************************************************************************************/
bool MiMAC_Set(mac_set_params_t id, uint8_t *value)
{
    5ba4:	b510      	push	{r4, lr}
    switch(id)
    5ba6:	2800      	cmp	r0, #0
    5ba8:	d109      	bne.n	5bbe <MiMAC_Set+0x1a>
    {
      case MAC_CHANNEL:
      {
         if(*value > 26) //TODO: this check is necessary here? as we may connect a sub-gig or a 2.4gig?
    5baa:	780b      	ldrb	r3, [r1, #0]
    5bac:	2b1a      	cmp	r3, #26
    5bae:	d807      	bhi.n	5bc0 <MiMAC_Set+0x1c>
         {
           return false;
         }
          MACCurrentChannel = *value;
    5bb0:	4a04      	ldr	r2, [pc, #16]	; (5bc4 <MiMAC_Set+0x20>)
    5bb2:	7013      	strb	r3, [r2, #0]
          PHY_SetChannel(MACCurrentChannel);
    5bb4:	0018      	movs	r0, r3
    5bb6:	4b04      	ldr	r3, [pc, #16]	; (5bc8 <MiMAC_Set+0x24>)
    5bb8:	4798      	blx	r3
          return true;
    5bba:	2001      	movs	r0, #1
    5bbc:	e000      	b.n	5bc0 <MiMAC_Set+0x1c>
      break;

     default:
     break;
    }
    return false;
    5bbe:	2000      	movs	r0, #0
}
    5bc0:	bd10      	pop	{r4, pc}
    5bc2:	46c0      	nop			; (mov r8, r8)
    5bc4:	20000cba 	.word	0x20000cba
    5bc8:	00006449 	.word	0x00006449

00005bcc <MiMAC_Init>:
 * Remarks:
 *      None
 *
 *****************************************************************************************/
bool MiMAC_Init(MACINIT_PARAM initValue)
{
    5bcc:	b530      	push	{r4, r5, lr}
    5bce:	b083      	sub	sp, #12
    5bd0:	466c      	mov	r4, sp
    5bd2:	9000      	str	r0, [sp, #0]
    5bd4:	9101      	str	r1, [sp, #4]
	uint8_t i;

	PHY_Init();
    5bd6:	4b10      	ldr	r3, [pc, #64]	; (5c18 <MiMAC_Init+0x4c>)
    5bd8:	4798      	blx	r3
	MACInitParams = initValue;
    5bda:	4d10      	ldr	r5, [pc, #64]	; (5c1c <MiMAC_Init+0x50>)
    5bdc:	002b      	movs	r3, r5
    5bde:	cc06      	ldmia	r4!, {r1, r2}
    5be0:	c306      	stmia	r3!, {r1, r2}
	uint16_t x =  PHY_RandomReq();
    5be2:	4b0f      	ldr	r3, [pc, #60]	; (5c20 <MiMAC_Init+0x54>)
    5be4:	4798      	blx	r3
    5be6:	0004      	movs	r4, r0
	// Set RF mode
	PHY_SetRxState(true);
    5be8:	2001      	movs	r0, #1
    5bea:	4b0e      	ldr	r3, [pc, #56]	; (5c24 <MiMAC_Init+0x58>)
    5bec:	4798      	blx	r3
	IEEESeqNum =   x & 0xff;
    5bee:	4b0e      	ldr	r3, [pc, #56]	; (5c28 <MiMAC_Init+0x5c>)
    5bf0:	701c      	strb	r4, [r3, #0]

	MACCurrentChannel = 11;
    5bf2:	220b      	movs	r2, #11
    5bf4:	4b0d      	ldr	r3, [pc, #52]	; (5c2c <MiMAC_Init+0x60>)
    5bf6:	701a      	strb	r2, [r3, #0]

	// Set Node Address
	PHY_SetIEEEAddr(MACInitParams.PAddress);
    5bf8:	6868      	ldr	r0, [r5, #4]
    5bfa:	4b0d      	ldr	r3, [pc, #52]	; (5c30 <MiMAC_Init+0x64>)
    5bfc:	4798      	blx	r3

	for (i = 0; i < BANK_SIZE; i++)
	{
		RxBuffer[i].PayloadLen = 0;
    5bfe:	4b0d      	ldr	r3, [pc, #52]	; (5c34 <MiMAC_Init+0x68>)
    5c00:	2200      	movs	r2, #0
    5c02:	701a      	strb	r2, [r3, #0]
    5c04:	217f      	movs	r1, #127	; 0x7f
    5c06:	545a      	strb	r2, [r3, r1]
    5c08:	317f      	adds	r1, #127	; 0x7f
    5c0a:	545a      	strb	r2, [r3, r1]
    5c0c:	217e      	movs	r1, #126	; 0x7e
    5c0e:	31ff      	adds	r1, #255	; 0xff
    5c10:	545a      	strb	r2, [r3, r1]
			OutgoingFrameCounter.Val = 1;
		#endif
	#endif

	return true;
}
    5c12:	2001      	movs	r0, #1
    5c14:	b003      	add	sp, #12
    5c16:	bd30      	pop	{r4, r5, pc}
    5c18:	000063e9 	.word	0x000063e9
    5c1c:	20000ca8 	.word	0x20000ca8
    5c20:	00006399 	.word	0x00006399
    5c24:	00006435 	.word	0x00006435
    5c28:	20000c9c 	.word	0x20000c9c
    5c2c:	20000cba 	.word	0x20000cba
    5c30:	0000653d 	.word	0x0000653d
    5c34:	20000cbc 	.word	0x20000cbc

00005c38 <MiMAC_SendPacket>:

bool MiMAC_SendPacket( MAC_TRANS_PARAM transParam,
         uint8_t *MACPayload,
         uint8_t MACPayloadLen, uint8_t msghandle,
         DataConf_callback_t ConfCallback)
{
    5c38:	b5f0      	push	{r4, r5, r6, r7, lr}
    5c3a:	46de      	mov	lr, fp
    5c3c:	4657      	mov	r7, sl
    5c3e:	464e      	mov	r6, r9
    5c40:	4645      	mov	r5, r8
    5c42:	b5e0      	push	{r5, r6, r7, lr}
    5c44:	b0a5      	sub	sp, #148	; 0x94
    5c46:	9001      	str	r0, [sp, #4]
    5c48:	000e      	movs	r6, r1
    5c4a:	9102      	str	r1, [sp, #8]
    5c4c:	1c11      	adds	r1, r2, #0
    5c4e:	0014      	movs	r4, r2
    5c50:	0a24      	lsrs	r4, r4, #8
    5c52:	9203      	str	r2, [sp, #12]
    5c54:	9300      	str	r3, [sp, #0]
    5c56:	aa2e      	add	r2, sp, #184	; 0xb8
    5c58:	7815      	ldrb	r5, [r2, #0]
    5c5a:	aa2f      	add	r2, sp, #188	; 0xbc
    5c5c:	7813      	ldrb	r3, [r2, #0]
    5c5e:	469b      	mov	fp, r3
    5c60:	b2c7      	uxtb	r7, r0
    5c62:	06b8      	lsls	r0, r7, #26
    5c64:	0fc3      	lsrs	r3, r0, #31
    5c66:	4699      	mov	r9, r3
    5c68:	b2c9      	uxtb	r1, r1
    5c6a:	b2e2      	uxtb	r2, r4
	uint8_t frameControl = 0;
	#ifndef TARGET_SMALL
		bool IntraPAN;
	#endif

    if (transParam.flags.bits.broadcast)
    5c6c:	077b      	lsls	r3, r7, #29
    5c6e:	d500      	bpl.n	5c72 <MiMAC_SendPacket+0x3a>
    {
        transParam.altDestAddr = true;
    5c70:	2101      	movs	r1, #1
        transParam.altSrcAddr = false;
    }
   #endif

    // set the frame control in variable i
    if (transParam.flags.bits.packetType == PACKET_TYPE_COMMAND)
    5c72:	2303      	movs	r3, #3
    5c74:	403b      	ands	r3, r7
    5c76:	2b01      	cmp	r3, #1
    5c78:	d03b      	beq.n	5cf2 <MiMAC_SendPacket+0xba>
    {
        frameControl = 0x03;
    } else if (transParam.flags.bits.packetType == PACKET_TYPE_DATA)
    5c7a:	425c      	negs	r4, r3
    5c7c:	415c      	adcs	r4, r3
        frameControl = 0x03;
    5c7e:	b2e0      	uxtb	r0, r4
    5c80:	4682      	mov	sl, r0
        frameControl = 0x01;
    }

    // decide the header length for different addressing mode
#ifndef TARGET_SMALL
    if ((transParam.DestPANID.Val == MAC_PANID.Val) && (MAC_PANID.Val != 0xFFFF)) // this is intraPAN
    5c82:	ac01      	add	r4, sp, #4
    5c84:	8964      	ldrh	r4, [r4, #10]
    5c86:	487b      	ldr	r0, [pc, #492]	; (5e74 <MiMAC_SendPacket+0x23c>)
    5c88:	8800      	ldrh	r0, [r0, #0]
    5c8a:	42a0      	cmp	r0, r4
    5c8c:	d034      	beq.n	5cf8 <MiMAC_SendPacket+0xc0>
    }
#ifndef TARGET_SMALL
    else
    {
        headerLength = 7;
        IntraPAN = false;
    5c8e:	2400      	movs	r4, #0
        headerLength = 7;
    5c90:	2007      	movs	r0, #7
    5c92:	4684      	mov	ip, r0
    }
#endif

    if (transParam.altDestAddr)
    5c94:	4688      	mov	r8, r1
    {
        headerLength += 2;
    } else
    {
        headerLength += 8;
    5c96:	4661      	mov	r1, ip
    5c98:	3108      	adds	r1, #8
    if (transParam.altDestAddr)
    5c9a:	4640      	mov	r0, r8
    5c9c:	2800      	cmp	r0, #0
    5c9e:	d000      	beq.n	5ca2 <MiMAC_SendPacket+0x6a>
        headerLength += 2;
    5ca0:	3906      	subs	r1, #6
    }

    if (transParam.altSrcAddr)
    5ca2:	2a00      	cmp	r2, #0
    5ca4:	d037      	beq.n	5d16 <MiMAC_SendPacket+0xde>
    {
        headerLength += 2;
    5ca6:	3102      	adds	r1, #2
    5ca8:	b2c9      	uxtb	r1, r1
    5caa:	468c      	mov	ip, r1
    } else
    {
        headerLength += 8;
    }

    if (transParam.flags.bits.ackReq && transParam.flags.bits.broadcast == false)
    5cac:	2124      	movs	r1, #36	; 0x24
    5cae:	4039      	ands	r1, r7
    5cb0:	2920      	cmp	r1, #32
    5cb2:	d034      	beq.n	5d1e <MiMAC_SendPacket+0xe6>
    {
        frameControl |= 0x20;
    }

    // use PACKET_TYPE_RESERVE to represent beacon. Fixed format for beacon packet
    if (transParam.flags.bits.packetType == PACKET_TYPE_RESERVE)
    5cb4:	2b03      	cmp	r3, #3
    5cb6:	d036      	beq.n	5d26 <MiMAC_SendPacket+0xee>
		// 4 byte mic and 5 byte outgoing frame counter
		packet[loc++] = MACPayloadLen+headerLength+9;
    } else
#endif
    {
		packet[loc++] = MACPayloadLen+headerLength;
    5cb8:	a904      	add	r1, sp, #16
    5cba:	44ac      	add	ip, r5
    5cbc:	4663      	mov	r3, ip
    5cbe:	700b      	strb	r3, [r1, #0]
    }

    // set frame control LSB
	packet[loc++] = frameControl;
    5cc0:	4653      	mov	r3, sl
    5cc2:	704b      	strb	r3, [r1, #1]

    // set frame control MSB
    if (transParam.flags.bits.packetType == PACKET_TYPE_RESERVE)
    5cc4:	a901      	add	r1, sp, #4
    5cc6:	464b      	mov	r3, r9
    5cc8:	015b      	lsls	r3, r3, #5
    5cca:	469c      	mov	ip, r3
    5ccc:	7808      	ldrb	r0, [r1, #0]
    5cce:	2320      	movs	r3, #32
    5cd0:	4398      	bics	r0, r3
    5cd2:	4663      	mov	r3, ip
    5cd4:	4318      	orrs	r0, r3
    5cd6:	7008      	strb	r0, [r1, #0]
    5cd8:	4684      	mov	ip, r0
    5cda:	43c1      	mvns	r1, r0
    5cdc:	078b      	lsls	r3, r1, #30
    5cde:	d02a      	beq.n	5d36 <MiMAC_SendPacket+0xfe>
		packet[loc++] = 0x80;
        // sequence number
		packet[loc++] = IEEESeqNum++;
    } else
    {
        if (transParam.altDestAddr && transParam.altSrcAddr)
    5ce0:	4643      	mov	r3, r8
    5ce2:	2b00      	cmp	r3, #0
    5ce4:	d049      	beq.n	5d7a <MiMAC_SendPacket+0x142>
    5ce6:	2a00      	cmp	r2, #0
    5ce8:	d02f      	beq.n	5d4a <MiMAC_SendPacket+0x112>
        {
			packet[loc++] = 0x88;
    5cea:	2088      	movs	r0, #136	; 0x88
    5cec:	a904      	add	r1, sp, #16
    5cee:	7088      	strb	r0, [r1, #2]
    5cf0:	e02e      	b.n	5d50 <MiMAC_SendPacket+0x118>
        frameControl = 0x03;
    5cf2:	2003      	movs	r0, #3
    5cf4:	4682      	mov	sl, r0
    5cf6:	e7c4      	b.n	5c82 <MiMAC_SendPacket+0x4a>
    if ((transParam.DestPANID.Val == MAC_PANID.Val) && (MAC_PANID.Val != 0xFFFF)) // this is intraPAN
    5cf8:	485f      	ldr	r0, [pc, #380]	; (5e78 <MiMAC_SendPacket+0x240>)
    5cfa:	4284      	cmp	r4, r0
    5cfc:	d007      	beq.n	5d0e <MiMAC_SendPacket+0xd6>
        frameControl |= 0x40;
    5cfe:	2440      	movs	r4, #64	; 0x40
    5d00:	4650      	mov	r0, sl
    5d02:	4320      	orrs	r0, r4
    5d04:	4682      	mov	sl, r0
        IntraPAN = true;
    5d06:	3c3f      	subs	r4, #63	; 0x3f
        headerLength = 5;
    5d08:	2005      	movs	r0, #5
    5d0a:	4684      	mov	ip, r0
        IntraPAN = true;
    5d0c:	e7c2      	b.n	5c94 <MiMAC_SendPacket+0x5c>
        IntraPAN = false;
    5d0e:	2400      	movs	r4, #0
        headerLength = 7;
    5d10:	2007      	movs	r0, #7
    5d12:	4684      	mov	ip, r0
    5d14:	e7be      	b.n	5c94 <MiMAC_SendPacket+0x5c>
        headerLength += 8;
    5d16:	3108      	adds	r1, #8
    5d18:	b2c9      	uxtb	r1, r1
    5d1a:	468c      	mov	ip, r1
    5d1c:	e7c6      	b.n	5cac <MiMAC_SendPacket+0x74>
        frameControl |= 0x20;
    5d1e:	4650      	mov	r0, sl
    5d20:	4308      	orrs	r0, r1
    5d22:	4682      	mov	sl, r0
    5d24:	e7c6      	b.n	5cb4 <MiMAC_SendPacket+0x7c>
        transParam.altSrcAddr = true;
    5d26:	2201      	movs	r2, #1
        transParam.flags.bits.ackReq = false;
    5d28:	2300      	movs	r3, #0
    5d2a:	4699      	mov	r9, r3
        IntraPAN = false;
    5d2c:	2400      	movs	r4, #0
        frameControl = 0x00;
    5d2e:	469a      	mov	sl, r3
        headerLength = 7;
    5d30:	3307      	adds	r3, #7
    5d32:	469c      	mov	ip, r3
    5d34:	e7c0      	b.n	5cb8 <MiMAC_SendPacket+0x80>
		packet[loc++] = 0x80;
    5d36:	a904      	add	r1, sp, #16
    5d38:	2080      	movs	r0, #128	; 0x80
    5d3a:	7088      	strb	r0, [r1, #2]
		packet[loc++] = IEEESeqNum++;
    5d3c:	4e4f      	ldr	r6, [pc, #316]	; (5e7c <MiMAC_SendPacket+0x244>)
    5d3e:	7830      	ldrb	r0, [r6, #0]
    5d40:	1c43      	adds	r3, r0, #1
    5d42:	7033      	strb	r3, [r6, #0]
    5d44:	70c8      	strb	r0, [r1, #3]
    5d46:	2104      	movs	r1, #4
    5d48:	e02e      	b.n	5da8 <MiMAC_SendPacket+0x170>

        } else if (transParam.altDestAddr && transParam.altSrcAddr == 0)
        {
			packet[loc++] = 0xC8;
    5d4a:	20c8      	movs	r0, #200	; 0xc8
    5d4c:	a904      	add	r1, sp, #16
    5d4e:	7088      	strb	r0, [r1, #2]
        {
			packet[loc++] = 0xCC;
        }

        // sequence number
		packet[loc++] = IEEESeqNum++;
    5d50:	494a      	ldr	r1, [pc, #296]	; (5e7c <MiMAC_SendPacket+0x244>)
    5d52:	7808      	ldrb	r0, [r1, #0]
    5d54:	1c43      	adds	r3, r0, #1
    5d56:	700b      	strb	r3, [r1, #0]
    5d58:	a904      	add	r1, sp, #16
    5d5a:	70c8      	strb	r0, [r1, #3]

        // destination PANID
		packet[loc++] = transParam.DestPANID.v[0];
    5d5c:	a801      	add	r0, sp, #4
    5d5e:	7a83      	ldrb	r3, [r0, #10]
    5d60:	710b      	strb	r3, [r1, #4]
		packet[loc++] = transParam.DestPANID.v[1];
    5d62:	7ac0      	ldrb	r0, [r0, #11]
    5d64:	7148      	strb	r0, [r1, #5]

        // destination address
        if (transParam.flags.bits.broadcast)
    5d66:	4663      	mov	r3, ip
    5d68:	075b      	lsls	r3, r3, #29
    5d6a:	d418      	bmi.n	5d9e <MiMAC_SendPacket+0x166>
			packet[loc++] = 0xFF;
        } else
        {
            if (transParam.altDestAddr)
            {
				packet[loc++] = transParam.DestAddress[0];
    5d6c:	a904      	add	r1, sp, #16
    5d6e:	7830      	ldrb	r0, [r6, #0]
    5d70:	7188      	strb	r0, [r1, #6]
				packet[loc++] = transParam.DestAddress[1];
    5d72:	7870      	ldrb	r0, [r6, #1]
    5d74:	71c8      	strb	r0, [r1, #7]
    5d76:	2108      	movs	r1, #8
    5d78:	e016      	b.n	5da8 <MiMAC_SendPacket+0x170>
        } else if (transParam.altDestAddr == 0 && transParam.altSrcAddr == 1)
    5d7a:	2a00      	cmp	r2, #0
    5d7c:	d05c      	beq.n	5e38 <MiMAC_SendPacket+0x200>
			packet[loc++] = 0x8C;
    5d7e:	a904      	add	r1, sp, #16
    5d80:	208c      	movs	r0, #140	; 0x8c
    5d82:	7088      	strb	r0, [r1, #2]
		packet[loc++] = IEEESeqNum++;
    5d84:	4b3d      	ldr	r3, [pc, #244]	; (5e7c <MiMAC_SendPacket+0x244>)
    5d86:	7818      	ldrb	r0, [r3, #0]
    5d88:	1c47      	adds	r7, r0, #1
    5d8a:	701f      	strb	r7, [r3, #0]
    5d8c:	70c8      	strb	r0, [r1, #3]
		packet[loc++] = transParam.DestPANID.v[0];
    5d8e:	ab01      	add	r3, sp, #4
    5d90:	7a98      	ldrb	r0, [r3, #10]
    5d92:	7108      	strb	r0, [r1, #4]
		packet[loc++] = transParam.DestPANID.v[1];
    5d94:	7ad8      	ldrb	r0, [r3, #11]
    5d96:	7148      	strb	r0, [r1, #5]
        if (transParam.flags.bits.broadcast)
    5d98:	4663      	mov	r3, ip
    5d9a:	075b      	lsls	r3, r3, #29
    5d9c:	d560      	bpl.n	5e60 <MiMAC_SendPacket+0x228>
			packet[loc++] = 0xFF;
    5d9e:	a904      	add	r1, sp, #16
    5da0:	20ff      	movs	r0, #255	; 0xff
    5da2:	7188      	strb	r0, [r1, #6]
			packet[loc++] = 0xFF;
    5da4:	71c8      	strb	r0, [r1, #7]
    5da6:	2108      	movs	r1, #8
        }
    }

#ifndef TARGET_SMALL
    // source PANID if necessary
    if (IntraPAN == false)
    5da8:	2c00      	cmp	r4, #0
    5daa:	d109      	bne.n	5dc0 <MiMAC_SendPacket+0x188>
    {
		packet[loc++] = MAC_PANID.v[0];
    5dac:	1c48      	adds	r0, r1, #1
    5dae:	b2c0      	uxtb	r0, r0
    5db0:	ac04      	add	r4, sp, #16
    5db2:	4e30      	ldr	r6, [pc, #192]	; (5e74 <MiMAC_SendPacket+0x23c>)
    5db4:	7833      	ldrb	r3, [r6, #0]
    5db6:	5463      	strb	r3, [r4, r1]
		packet[loc++] = MAC_PANID.v[1];
    5db8:	3102      	adds	r1, #2
    5dba:	b2c9      	uxtb	r1, r1
    5dbc:	7876      	ldrb	r6, [r6, #1]
    5dbe:	5426      	strb	r6, [r4, r0]
    }
#endif

    // source address
    if (transParam.altSrcAddr)
    5dc0:	2a00      	cmp	r2, #0
    5dc2:	d02a      	beq.n	5e1a <MiMAC_SendPacket+0x1e2>
    {
		packet[loc++] = myNetworkAddress.v[0];
    5dc4:	a804      	add	r0, sp, #16
    5dc6:	4c2e      	ldr	r4, [pc, #184]	; (5e80 <MiMAC_SendPacket+0x248>)
    5dc8:	7822      	ldrb	r2, [r4, #0]
    5dca:	5442      	strb	r2, [r0, r1]
		packet[loc++] = myNetworkAddress.v[1];
    5dcc:	1c8a      	adds	r2, r1, #2
    5dce:	b2d2      	uxtb	r2, r2
		packet[loc++] = myNetworkAddress.v[0];
    5dd0:	3101      	adds	r1, #1
		packet[loc++] = myNetworkAddress.v[1];
    5dd2:	b2c9      	uxtb	r1, r1
    5dd4:	7864      	ldrb	r4, [r4, #1]
    5dd6:	5444      	strb	r4, [r0, r1]
#endif


#ifndef ENABLE_SECURITY
    // write the payload
    for (i = 0; i < MACPayloadLen; i++)
    5dd8:	2d00      	cmp	r5, #0
    5dda:	d00a      	beq.n	5df2 <MiMAC_SendPacket+0x1ba>
    5ddc:	9900      	ldr	r1, [sp, #0]
    5dde:	1955      	adds	r5, r2, r5
    5de0:	b2ed      	uxtb	r5, r5
    {
		packet[loc++] = MACPayload[i];
    5de2:	ae04      	add	r6, sp, #16
    5de4:	1c50      	adds	r0, r2, #1
    5de6:	780c      	ldrb	r4, [r1, #0]
    5de8:	54b4      	strb	r4, [r6, r2]
    5dea:	3101      	adds	r1, #1
    5dec:	b2c2      	uxtb	r2, r0
    for (i = 0; i < MACPayloadLen; i++)
    5dee:	4295      	cmp	r5, r2
    5df0:	d1f8      	bne.n	5de4 <MiMAC_SendPacket+0x1ac>
    } else
    {
        i = 0x01;
    }

    dataPointer = MACPayload;
    5df2:	4a24      	ldr	r2, [pc, #144]	; (5e84 <MiMAC_SendPacket+0x24c>)
    5df4:	9b00      	ldr	r3, [sp, #0]
    5df6:	6013      	str	r3, [r2, #0]
	dataConfCallback = ConfCallback;
    5df8:	4b23      	ldr	r3, [pc, #140]	; (5e88 <MiMAC_SendPacket+0x250>)
    5dfa:	9a30      	ldr	r2, [sp, #192]	; 0xc0
    5dfc:	601a      	str	r2, [r3, #0]
    dataHandle = msghandle;
    5dfe:	4b23      	ldr	r3, [pc, #140]	; (5e8c <MiMAC_SendPacket+0x254>)
    5e00:	465a      	mov	r2, fp
    5e02:	701a      	strb	r2, [r3, #0]

    // Now Trigger the Transmission of packet
    PHY_DataReq(packet);
    5e04:	a804      	add	r0, sp, #16
    5e06:	4b22      	ldr	r3, [pc, #136]	; (5e90 <MiMAC_SendPacket+0x258>)
    5e08:	4798      	blx	r3
    return true;
}
    5e0a:	2001      	movs	r0, #1
    5e0c:	b025      	add	sp, #148	; 0x94
    5e0e:	bc3c      	pop	{r2, r3, r4, r5}
    5e10:	4690      	mov	r8, r2
    5e12:	4699      	mov	r9, r3
    5e14:	46a2      	mov	sl, r4
    5e16:	46ab      	mov	fp, r5
    5e18:	bdf0      	pop	{r4, r5, r6, r7, pc}
			packet[loc++] = MACInitParams.PAddress[i];
    5e1a:	4a1e      	ldr	r2, [pc, #120]	; (5e94 <MiMAC_SendPacket+0x25c>)
    5e1c:	6850      	ldr	r0, [r2, #4]
    5e1e:	000b      	movs	r3, r1
    5e20:	3308      	adds	r3, #8
    5e22:	b2db      	uxtb	r3, r3
    5e24:	ae04      	add	r6, sp, #16
    5e26:	1c4a      	adds	r2, r1, #1
    5e28:	b2d2      	uxtb	r2, r2
    5e2a:	7804      	ldrb	r4, [r0, #0]
    5e2c:	5474      	strb	r4, [r6, r1]
    5e2e:	3001      	adds	r0, #1
    5e30:	0011      	movs	r1, r2
        for (i = 0; i < 8; i++)
    5e32:	429a      	cmp	r2, r3
    5e34:	d1f7      	bne.n	5e26 <MiMAC_SendPacket+0x1ee>
    5e36:	e7cf      	b.n	5dd8 <MiMAC_SendPacket+0x1a0>
			packet[loc++] = 0xCC;
    5e38:	a904      	add	r1, sp, #16
    5e3a:	20cc      	movs	r0, #204	; 0xcc
    5e3c:	7088      	strb	r0, [r1, #2]
		packet[loc++] = IEEESeqNum++;
    5e3e:	4b0f      	ldr	r3, [pc, #60]	; (5e7c <MiMAC_SendPacket+0x244>)
    5e40:	4698      	mov	r8, r3
    5e42:	7818      	ldrb	r0, [r3, #0]
    5e44:	1c43      	adds	r3, r0, #1
    5e46:	4699      	mov	r9, r3
    5e48:	4643      	mov	r3, r8
    5e4a:	464f      	mov	r7, r9
    5e4c:	701f      	strb	r7, [r3, #0]
    5e4e:	70c8      	strb	r0, [r1, #3]
		packet[loc++] = transParam.DestPANID.v[0];
    5e50:	a801      	add	r0, sp, #4
    5e52:	7a83      	ldrb	r3, [r0, #10]
    5e54:	710b      	strb	r3, [r1, #4]
		packet[loc++] = transParam.DestPANID.v[1];
    5e56:	7ac0      	ldrb	r0, [r0, #11]
    5e58:	7148      	strb	r0, [r1, #5]
        if (transParam.flags.bits.broadcast)
    5e5a:	4663      	mov	r3, ip
    5e5c:	075b      	lsls	r3, r3, #29
    5e5e:	d49e      	bmi.n	5d9e <MiMAC_SendPacket+0x166>
        headerLength = 7;
    5e60:	2000      	movs	r0, #0
					packet[loc++] = transParam.DestAddress[i];
    5e62:	ab04      	add	r3, sp, #16
    5e64:	1819      	adds	r1, r3, r0
    5e66:	5c33      	ldrb	r3, [r6, r0]
    5e68:	718b      	strb	r3, [r1, #6]
    5e6a:	3001      	adds	r0, #1
                for (i = 0; i < 8; i++)
    5e6c:	2808      	cmp	r0, #8
    5e6e:	d1f8      	bne.n	5e62 <MiMAC_SendPacket+0x22a>
					packet[loc++] = transParam.DestAddress[i];
    5e70:	210e      	movs	r1, #14
    5e72:	e799      	b.n	5da8 <MiMAC_SendPacket+0x170>
    5e74:	20000cb8 	.word	0x20000cb8
    5e78:	0000ffff 	.word	0x0000ffff
    5e7c:	20000c9c 	.word	0x20000c9c
    5e80:	20000ca0 	.word	0x20000ca0
    5e84:	20000308 	.word	0x20000308
    5e88:	20000300 	.word	0x20000300
    5e8c:	20000304 	.word	0x20000304
    5e90:	0000634d 	.word	0x0000634d
    5e94:	20000ca8 	.word	0x20000ca8

00005e98 <MiMAC_DiscardPacket>:
 *
 *****************************************************************************************/
void MiMAC_DiscardPacket(void)
{
	//re-enable buffer for next packets
	if (BankIndex < BANK_SIZE)
    5e98:	4b04      	ldr	r3, [pc, #16]	; (5eac <MiMAC_DiscardPacket+0x14>)
    5e9a:	781b      	ldrb	r3, [r3, #0]
    5e9c:	2b03      	cmp	r3, #3
    5e9e:	d804      	bhi.n	5eaa <MiMAC_DiscardPacket+0x12>
	{
		RxBuffer[BankIndex].PayloadLen = 0;
    5ea0:	01da      	lsls	r2, r3, #7
    5ea2:	1ad3      	subs	r3, r2, r3
    5ea4:	2100      	movs	r1, #0
    5ea6:	4a02      	ldr	r2, [pc, #8]	; (5eb0 <MiMAC_DiscardPacket+0x18>)
    5ea8:	5499      	strb	r1, [r3, r2]
	}
}
    5eaa:	4770      	bx	lr
    5eac:	2000000b 	.word	0x2000000b
    5eb0:	20000cbc 	.word	0x20000cbc

00005eb4 <MiMAC_ReceivedPacket>:
 * Remarks:
 *      None
 *
 *****************************************************************************************/
bool MiMAC_ReceivedPacket(void)
{
    5eb4:	b570      	push	{r4, r5, r6, lr}
	uint8_t i;

	BankIndex = 0xFF;
    5eb6:	22ff      	movs	r2, #255	; 0xff
    5eb8:	4bcd      	ldr	r3, [pc, #820]	; (61f0 <MiMAC_ReceivedPacket+0x33c>)
    5eba:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < BANK_SIZE; i++)
	{
		if (RxBuffer[i].PayloadLen > 0)
    5ebc:	4bcd      	ldr	r3, [pc, #820]	; (61f4 <MiMAC_ReceivedPacket+0x340>)
    5ebe:	781b      	ldrb	r3, [r3, #0]
    5ec0:	2b00      	cmp	r3, #0
    5ec2:	d000      	beq.n	5ec6 <MiMAC_ReceivedPacket+0x12>
    5ec4:	e1bd      	b.n	6242 <MiMAC_ReceivedPacket+0x38e>
    5ec6:	337f      	adds	r3, #127	; 0x7f
    5ec8:	4aca      	ldr	r2, [pc, #808]	; (61f4 <MiMAC_ReceivedPacket+0x340>)
    5eca:	5cd3      	ldrb	r3, [r2, r3]
    5ecc:	2b00      	cmp	r3, #0
    5ece:	d10b      	bne.n	5ee8 <MiMAC_ReceivedPacket+0x34>
    5ed0:	33fe      	adds	r3, #254	; 0xfe
    5ed2:	5cd3      	ldrb	r3, [r2, r3]
    5ed4:	2b00      	cmp	r3, #0
    5ed6:	d12e      	bne.n	5f36 <MiMAC_ReceivedPacket+0x82>
    5ed8:	237e      	movs	r3, #126	; 0x7e
    5eda:	33ff      	adds	r3, #255	; 0xff
    5edc:	5cd3      	ldrb	r3, [r2, r3]
		MACRxPacket.RSSIValue = RxBuffer[BankIndex].Payload[RxBuffer[BankIndex].PayloadLen - 1];
		#endif

		return true;
	}
	return false;
    5ede:	2000      	movs	r0, #0
	for (i = 0; i < BANK_SIZE; i++)
    5ee0:	2203      	movs	r2, #3
		if (RxBuffer[i].PayloadLen > 0)
    5ee2:	2b00      	cmp	r3, #0
    5ee4:	d101      	bne.n	5eea <MiMAC_ReceivedPacket+0x36>
}
    5ee6:	bd70      	pop	{r4, r5, r6, pc}
	for (i = 0; i < BANK_SIZE; i++)
    5ee8:	2201      	movs	r2, #1
			BankIndex = i;
    5eea:	4bc1      	ldr	r3, [pc, #772]	; (61f0 <MiMAC_ReceivedPacket+0x33c>)
    5eec:	701a      	strb	r2, [r3, #0]
	return false;
    5eee:	2000      	movs	r0, #0
	if (BankIndex < BANK_SIZE)
    5ef0:	2a03      	cmp	r2, #3
    5ef2:	d8f8      	bhi.n	5ee6 <MiMAC_ReceivedPacket+0x32>
		if ((RxBuffer[BankIndex].Payload[0] & 0x40) == 0)
    5ef4:	0010      	movs	r0, r2
    5ef6:	01d1      	lsls	r1, r2, #7
    5ef8:	1a89      	subs	r1, r1, r2
    5efa:	4bbe      	ldr	r3, [pc, #760]	; (61f4 <MiMAC_ReceivedPacket+0x340>)
    5efc:	185b      	adds	r3, r3, r1
    5efe:	785d      	ldrb	r5, [r3, #1]
    5f00:	2440      	movs	r4, #64	; 0x40
    5f02:	4025      	ands	r5, r4
		MACRxPacket.flags.Val = 0;
    5f04:	49bc      	ldr	r1, [pc, #752]	; (61f8 <MiMAC_ReceivedPacket+0x344>)
    5f06:	2400      	movs	r4, #0
    5f08:	700c      	strb	r4, [r1, #0]
		MACRxPacket.altSourceAddress = false;
    5f0a:	73cc      	strb	r4, [r1, #15]
		addrMode = RxBuffer[BankIndex].Payload[1] & 0xCC;
    5f0c:	789b      	ldrb	r3, [r3, #2]
    5f0e:	2133      	movs	r1, #51	; 0x33
    5f10:	438b      	bics	r3, r1
		switch (addrMode)
    5f12:	b2d9      	uxtb	r1, r3
    5f14:	2988      	cmp	r1, #136	; 0x88
    5f16:	d100      	bne.n	5f1a <MiMAC_ReceivedPacket+0x66>
    5f18:	e0c4      	b.n	60a4 <MiMAC_ReceivedPacket+0x1f0>
    5f1a:	d90e      	bls.n	5f3a <MiMAC_ReceivedPacket+0x86>
    5f1c:	b2d9      	uxtb	r1, r3
    5f1e:	29c8      	cmp	r1, #200	; 0xc8
    5f20:	d046      	beq.n	5fb0 <MiMAC_ReceivedPacket+0xfc>
    5f22:	29cc      	cmp	r1, #204	; 0xcc
    5f24:	d100      	bne.n	5f28 <MiMAC_ReceivedPacket+0x74>
    5f26:	e08a      	b.n	603e <MiMAC_ReceivedPacket+0x18a>
    5f28:	298c      	cmp	r1, #140	; 0x8c
    5f2a:	d100      	bne.n	5f2e <MiMAC_ReceivedPacket+0x7a>
    5f2c:	e104      	b.n	6138 <MiMAC_ReceivedPacket+0x284>
			MiMAC_DiscardPacket();
    5f2e:	4bb3      	ldr	r3, [pc, #716]	; (61fc <MiMAC_ReceivedPacket+0x348>)
    5f30:	4798      	blx	r3
			return false;
    5f32:	2000      	movs	r0, #0
    5f34:	e7d7      	b.n	5ee6 <MiMAC_ReceivedPacket+0x32>
	for (i = 0; i < BANK_SIZE; i++)
    5f36:	2202      	movs	r2, #2
    5f38:	e7d7      	b.n	5eea <MiMAC_ReceivedPacket+0x36>
		switch (addrMode)
    5f3a:	2b08      	cmp	r3, #8
    5f3c:	d100      	bne.n	5f40 <MiMAC_ReceivedPacket+0x8c>
    5f3e:	e131      	b.n	61a4 <MiMAC_ReceivedPacket+0x2f0>
    5f40:	2980      	cmp	r1, #128	; 0x80
    5f42:	d1f4      	bne.n	5f2e <MiMAC_ReceivedPacket+0x7a>
				MACRxPacket.flags.bits.broadcast = 1;
    5f44:	4bac      	ldr	r3, [pc, #688]	; (61f8 <MiMAC_ReceivedPacket+0x344>)
    5f46:	7819      	ldrb	r1, [r3, #0]
    5f48:	2404      	movs	r4, #4
    5f4a:	4321      	orrs	r1, r4
				MACRxPacket.flags.bits.sourcePrsnt = 1;
    5f4c:	2480      	movs	r4, #128	; 0x80
    5f4e:	4264      	negs	r4, r4
    5f50:	4321      	orrs	r1, r4
    5f52:	7019      	strb	r1, [r3, #0]
				MACRxPacket.altSourceAddress = true;
    5f54:	2101      	movs	r1, #1
    5f56:	73d9      	strb	r1, [r3, #15]
				MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[3];
    5f58:	4ca6      	ldr	r4, [pc, #664]	; (61f4 <MiMAC_ReceivedPacket+0x340>)
    5f5a:	01d1      	lsls	r1, r2, #7
    5f5c:	1a88      	subs	r0, r1, r2
    5f5e:	1821      	adds	r1, r4, r0
    5f60:	790d      	ldrb	r5, [r1, #4]
    5f62:	741d      	strb	r5, [r3, #16]
				MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[4];
    5f64:	7949      	ldrb	r1, [r1, #5]
    5f66:	7459      	strb	r1, [r3, #17]
    5f68:	01d1      	lsls	r1, r2, #7
    5f6a:	1a8a      	subs	r2, r1, r2
				MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[5]);
    5f6c:	1d91      	adds	r1, r2, #6
    5f6e:	1909      	adds	r1, r1, r4
    5f70:	6059      	str	r1, [r3, #4]
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 11;
    5f72:	5d01      	ldrb	r1, [r0, r4]
    5f74:	390b      	subs	r1, #11
    5f76:	7319      	strb	r1, [r3, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[7]);
    5f78:	3208      	adds	r2, #8
    5f7a:	1912      	adds	r2, r2, r4
    5f7c:	609a      	str	r2, [r3, #8]
		if (RxBuffer[BankIndex].Payload[0] & 0x08)
    5f7e:	4b9c      	ldr	r3, [pc, #624]	; (61f0 <MiMAC_ReceivedPacket+0x33c>)
    5f80:	781b      	ldrb	r3, [r3, #0]
    5f82:	01d9      	lsls	r1, r3, #7
    5f84:	1ac9      	subs	r1, r1, r3
    5f86:	4a9b      	ldr	r2, [pc, #620]	; (61f4 <MiMAC_ReceivedPacket+0x340>)
    5f88:	1852      	adds	r2, r2, r1
    5f8a:	7851      	ldrb	r1, [r2, #1]
    5f8c:	070a      	lsls	r2, r1, #28
    5f8e:	d500      	bpl.n	5f92 <MiMAC_ReceivedPacket+0xde>
    5f90:	e129      	b.n	61e6 <MiMAC_ReceivedPacket+0x332>
		switch (RxBuffer[BankIndex].Payload[0] & 0x07) // check frame type
    5f92:	2207      	movs	r2, #7
    5f94:	400a      	ands	r2, r1
    5f96:	2a01      	cmp	r2, #1
    5f98:	d100      	bne.n	5f9c <MiMAC_ReceivedPacket+0xe8>
    5f9a:	e131      	b.n	6200 <MiMAC_ReceivedPacket+0x34c>
    5f9c:	2a00      	cmp	r2, #0
    5f9e:	d100      	bne.n	5fa2 <MiMAC_ReceivedPacket+0xee>
    5fa0:	e149      	b.n	6236 <MiMAC_ReceivedPacket+0x382>
    5fa2:	2a03      	cmp	r2, #3
    5fa4:	d100      	bne.n	5fa8 <MiMAC_ReceivedPacket+0xf4>
    5fa6:	e13e      	b.n	6226 <MiMAC_ReceivedPacket+0x372>
			MiMAC_DiscardPacket();
    5fa8:	4b94      	ldr	r3, [pc, #592]	; (61fc <MiMAC_ReceivedPacket+0x348>)
    5faa:	4798      	blx	r3
			return false;
    5fac:	2000      	movs	r0, #0
    5fae:	e79a      	b.n	5ee6 <MiMAC_ReceivedPacket+0x32>
			if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    5fb0:	01d1      	lsls	r1, r2, #7
    5fb2:	1a89      	subs	r1, r1, r2
    5fb4:	4b8f      	ldr	r3, [pc, #572]	; (61f4 <MiMAC_ReceivedPacket+0x340>)
    5fb6:	185b      	adds	r3, r3, r1
    5fb8:	799b      	ldrb	r3, [r3, #6]
    5fba:	2bff      	cmp	r3, #255	; 0xff
    5fbc:	d01c      	beq.n	5ff8 <MiMAC_ReceivedPacket+0x144>
			MACRxPacket.flags.bits.sourcePrsnt = 1;
    5fbe:	498e      	ldr	r1, [pc, #568]	; (61f8 <MiMAC_ReceivedPacket+0x344>)
    5fc0:	780c      	ldrb	r4, [r1, #0]
    5fc2:	2380      	movs	r3, #128	; 0x80
    5fc4:	425b      	negs	r3, r3
    5fc6:	4323      	orrs	r3, r4
    5fc8:	700b      	strb	r3, [r1, #0]
			if (bIntraPAN) // check if it is intraPAN
    5fca:	2d00      	cmp	r5, #0
    5fcc:	d021      	beq.n	6012 <MiMAC_ReceivedPacket+0x15e>
				MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[3];
    5fce:	4c89      	ldr	r4, [pc, #548]	; (61f4 <MiMAC_ReceivedPacket+0x340>)
    5fd0:	01c3      	lsls	r3, r0, #7
    5fd2:	1a18      	subs	r0, r3, r0
    5fd4:	1823      	adds	r3, r4, r0
    5fd6:	791d      	ldrb	r5, [r3, #4]
    5fd8:	740d      	strb	r5, [r1, #16]
				MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[4];
    5fda:	795b      	ldrb	r3, [r3, #5]
    5fdc:	744b      	strb	r3, [r1, #17]
    5fde:	01d3      	lsls	r3, r2, #7
    5fe0:	1a9a      	subs	r2, r3, r2
				MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[7]);
    5fe2:	0013      	movs	r3, r2
    5fe4:	3308      	adds	r3, #8
    5fe6:	191b      	adds	r3, r3, r4
    5fe8:	604b      	str	r3, [r1, #4]
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 19;
    5fea:	5d03      	ldrb	r3, [r0, r4]
    5fec:	3b13      	subs	r3, #19
    5fee:	730b      	strb	r3, [r1, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[15]);
    5ff0:	3210      	adds	r2, #16
    5ff2:	1912      	adds	r2, r2, r4
    5ff4:	608a      	str	r2, [r1, #8]
    5ff6:	e7c2      	b.n	5f7e <MiMAC_ReceivedPacket+0xca>
			if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    5ff8:	01d1      	lsls	r1, r2, #7
    5ffa:	1a89      	subs	r1, r1, r2
    5ffc:	4b7d      	ldr	r3, [pc, #500]	; (61f4 <MiMAC_ReceivedPacket+0x340>)
    5ffe:	185b      	adds	r3, r3, r1
    6000:	79db      	ldrb	r3, [r3, #7]
    6002:	2bff      	cmp	r3, #255	; 0xff
    6004:	d1db      	bne.n	5fbe <MiMAC_ReceivedPacket+0x10a>
				MACRxPacket.flags.bits.broadcast = 1;
    6006:	497c      	ldr	r1, [pc, #496]	; (61f8 <MiMAC_ReceivedPacket+0x344>)
    6008:	780b      	ldrb	r3, [r1, #0]
    600a:	2404      	movs	r4, #4
    600c:	4323      	orrs	r3, r4
    600e:	700b      	strb	r3, [r1, #0]
    6010:	e7d5      	b.n	5fbe <MiMAC_ReceivedPacket+0x10a>
				MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[7];
    6012:	4979      	ldr	r1, [pc, #484]	; (61f8 <MiMAC_ReceivedPacket+0x344>)
    6014:	4c77      	ldr	r4, [pc, #476]	; (61f4 <MiMAC_ReceivedPacket+0x340>)
    6016:	01c3      	lsls	r3, r0, #7
    6018:	1a18      	subs	r0, r3, r0
    601a:	1823      	adds	r3, r4, r0
    601c:	7a1d      	ldrb	r5, [r3, #8]
    601e:	740d      	strb	r5, [r1, #16]
				MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[8];
    6020:	7a5b      	ldrb	r3, [r3, #9]
    6022:	744b      	strb	r3, [r1, #17]
    6024:	01d3      	lsls	r3, r2, #7
    6026:	1a9a      	subs	r2, r3, r2
				MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[9]);
    6028:	0013      	movs	r3, r2
    602a:	330a      	adds	r3, #10
    602c:	191b      	adds	r3, r3, r4
    602e:	604b      	str	r3, [r1, #4]
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 21;
    6030:	5d03      	ldrb	r3, [r0, r4]
    6032:	3b15      	subs	r3, #21
    6034:	730b      	strb	r3, [r1, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[17]);
    6036:	3212      	adds	r2, #18
    6038:	1912      	adds	r2, r2, r4
    603a:	608a      	str	r2, [r1, #8]
    603c:	e79f      	b.n	5f7e <MiMAC_ReceivedPacket+0xca>
			MACRxPacket.flags.bits.sourcePrsnt = 1;
    603e:	496e      	ldr	r1, [pc, #440]	; (61f8 <MiMAC_ReceivedPacket+0x344>)
    6040:	780c      	ldrb	r4, [r1, #0]
    6042:	2380      	movs	r3, #128	; 0x80
    6044:	425b      	negs	r3, r3
    6046:	4323      	orrs	r3, r4
    6048:	700b      	strb	r3, [r1, #0]
			if (bIntraPAN) // check if it is intraPAN
    604a:	2d00      	cmp	r5, #0
    604c:	d014      	beq.n	6078 <MiMAC_ReceivedPacket+0x1c4>
				MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[3];
    604e:	4c69      	ldr	r4, [pc, #420]	; (61f4 <MiMAC_ReceivedPacket+0x340>)
    6050:	01d3      	lsls	r3, r2, #7
    6052:	1a98      	subs	r0, r3, r2
    6054:	1823      	adds	r3, r4, r0
    6056:	791d      	ldrb	r5, [r3, #4]
    6058:	740d      	strb	r5, [r1, #16]
				MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[4];
    605a:	795b      	ldrb	r3, [r3, #5]
    605c:	744b      	strb	r3, [r1, #17]
    605e:	01d3      	lsls	r3, r2, #7
    6060:	1a9a      	subs	r2, r3, r2
				MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[13]);
    6062:	0013      	movs	r3, r2
    6064:	330e      	adds	r3, #14
    6066:	191b      	adds	r3, r3, r4
    6068:	604b      	str	r3, [r1, #4]
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 25;
    606a:	5d03      	ldrb	r3, [r0, r4]
    606c:	3b19      	subs	r3, #25
    606e:	730b      	strb	r3, [r1, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[21]);
    6070:	3216      	adds	r2, #22
    6072:	1912      	adds	r2, r2, r4
    6074:	608a      	str	r2, [r1, #8]
    6076:	e782      	b.n	5f7e <MiMAC_ReceivedPacket+0xca>
				MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[13];
    6078:	495f      	ldr	r1, [pc, #380]	; (61f8 <MiMAC_ReceivedPacket+0x344>)
    607a:	4c5e      	ldr	r4, [pc, #376]	; (61f4 <MiMAC_ReceivedPacket+0x340>)
    607c:	01d3      	lsls	r3, r2, #7
    607e:	1a98      	subs	r0, r3, r2
    6080:	1823      	adds	r3, r4, r0
    6082:	7b9d      	ldrb	r5, [r3, #14]
    6084:	740d      	strb	r5, [r1, #16]
				MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[14];
    6086:	7bdb      	ldrb	r3, [r3, #15]
    6088:	744b      	strb	r3, [r1, #17]
    608a:	01d3      	lsls	r3, r2, #7
    608c:	1a9a      	subs	r2, r3, r2
				MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[15]);
    608e:	0013      	movs	r3, r2
    6090:	3310      	adds	r3, #16
    6092:	191b      	adds	r3, r3, r4
    6094:	604b      	str	r3, [r1, #4]
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 27;
    6096:	5d03      	ldrb	r3, [r0, r4]
    6098:	3b1b      	subs	r3, #27
    609a:	730b      	strb	r3, [r1, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[23]);
    609c:	3218      	adds	r2, #24
    609e:	1912      	adds	r2, r2, r4
    60a0:	608a      	str	r2, [r1, #8]
    60a2:	e76c      	b.n	5f7e <MiMAC_ReceivedPacket+0xca>
				if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    60a4:	01d1      	lsls	r1, r2, #7
    60a6:	1a89      	subs	r1, r1, r2
    60a8:	4b52      	ldr	r3, [pc, #328]	; (61f4 <MiMAC_ReceivedPacket+0x340>)
    60aa:	185b      	adds	r3, r3, r1
    60ac:	799b      	ldrb	r3, [r3, #6]
    60ae:	2bff      	cmp	r3, #255	; 0xff
    60b0:	d01f      	beq.n	60f2 <MiMAC_ReceivedPacket+0x23e>
				MACRxPacket.flags.bits.sourcePrsnt = 1;
    60b2:	4b51      	ldr	r3, [pc, #324]	; (61f8 <MiMAC_ReceivedPacket+0x344>)
    60b4:	781c      	ldrb	r4, [r3, #0]
    60b6:	2180      	movs	r1, #128	; 0x80
    60b8:	4249      	negs	r1, r1
    60ba:	4321      	orrs	r1, r4
    60bc:	7019      	strb	r1, [r3, #0]
				MACRxPacket.altSourceAddress = true;
    60be:	2101      	movs	r1, #1
    60c0:	73d9      	strb	r1, [r3, #15]
				if (bIntraPAN == false)
    60c2:	2d00      	cmp	r5, #0
    60c4:	d122      	bne.n	610c <MiMAC_ReceivedPacket+0x258>
					MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[7];
    60c6:	0019      	movs	r1, r3
    60c8:	4c4a      	ldr	r4, [pc, #296]	; (61f4 <MiMAC_ReceivedPacket+0x340>)
    60ca:	01c3      	lsls	r3, r0, #7
    60cc:	1a18      	subs	r0, r3, r0
    60ce:	1823      	adds	r3, r4, r0
    60d0:	7a1d      	ldrb	r5, [r3, #8]
    60d2:	740d      	strb	r5, [r1, #16]
					MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[8];
    60d4:	7a5b      	ldrb	r3, [r3, #9]
    60d6:	744b      	strb	r3, [r1, #17]
    60d8:	01d3      	lsls	r3, r2, #7
    60da:	1a9a      	subs	r2, r3, r2
					MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[9]);
    60dc:	0013      	movs	r3, r2
    60de:	330a      	adds	r3, #10
    60e0:	191b      	adds	r3, r3, r4
    60e2:	604b      	str	r3, [r1, #4]
					MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 15;
    60e4:	5d03      	ldrb	r3, [r0, r4]
    60e6:	3b0f      	subs	r3, #15
    60e8:	730b      	strb	r3, [r1, #12]
					MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[11]);
    60ea:	320c      	adds	r2, #12
    60ec:	1912      	adds	r2, r2, r4
    60ee:	608a      	str	r2, [r1, #8]
    60f0:	e745      	b.n	5f7e <MiMAC_ReceivedPacket+0xca>
				if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    60f2:	01d1      	lsls	r1, r2, #7
    60f4:	1a89      	subs	r1, r1, r2
    60f6:	4b3f      	ldr	r3, [pc, #252]	; (61f4 <MiMAC_ReceivedPacket+0x340>)
    60f8:	185b      	adds	r3, r3, r1
    60fa:	79db      	ldrb	r3, [r3, #7]
    60fc:	2bff      	cmp	r3, #255	; 0xff
    60fe:	d1d8      	bne.n	60b2 <MiMAC_ReceivedPacket+0x1fe>
					MACRxPacket.flags.bits.broadcast = 1;
    6100:	493d      	ldr	r1, [pc, #244]	; (61f8 <MiMAC_ReceivedPacket+0x344>)
    6102:	780b      	ldrb	r3, [r1, #0]
    6104:	2404      	movs	r4, #4
    6106:	4323      	orrs	r3, r4
    6108:	700b      	strb	r3, [r1, #0]
    610a:	e7d2      	b.n	60b2 <MiMAC_ReceivedPacket+0x1fe>
					MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[3];
    610c:	493a      	ldr	r1, [pc, #232]	; (61f8 <MiMAC_ReceivedPacket+0x344>)
    610e:	4c39      	ldr	r4, [pc, #228]	; (61f4 <MiMAC_ReceivedPacket+0x340>)
    6110:	01c3      	lsls	r3, r0, #7
    6112:	1a18      	subs	r0, r3, r0
    6114:	1823      	adds	r3, r4, r0
    6116:	791d      	ldrb	r5, [r3, #4]
    6118:	740d      	strb	r5, [r1, #16]
					MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[4];
    611a:	795b      	ldrb	r3, [r3, #5]
    611c:	744b      	strb	r3, [r1, #17]
    611e:	01d3      	lsls	r3, r2, #7
    6120:	1a9a      	subs	r2, r3, r2
					MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[7]);
    6122:	0013      	movs	r3, r2
    6124:	3308      	adds	r3, #8
    6126:	191b      	adds	r3, r3, r4
    6128:	604b      	str	r3, [r1, #4]
					MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 13;
    612a:	5d03      	ldrb	r3, [r0, r4]
    612c:	3b0d      	subs	r3, #13
    612e:	730b      	strb	r3, [r1, #12]
					MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[9]);
    6130:	320a      	adds	r2, #10
    6132:	1912      	adds	r2, r2, r4
    6134:	608a      	str	r2, [r1, #8]
    6136:	e722      	b.n	5f7e <MiMAC_ReceivedPacket+0xca>
				MACRxPacket.flags.bits.sourcePrsnt = 1;
    6138:	4b2f      	ldr	r3, [pc, #188]	; (61f8 <MiMAC_ReceivedPacket+0x344>)
    613a:	781c      	ldrb	r4, [r3, #0]
    613c:	2180      	movs	r1, #128	; 0x80
    613e:	4249      	negs	r1, r1
    6140:	4321      	orrs	r1, r4
    6142:	7019      	strb	r1, [r3, #0]
				MACRxPacket.altSourceAddress = true;
    6144:	2101      	movs	r1, #1
    6146:	73d9      	strb	r1, [r3, #15]
				if (bIntraPAN) // check if it is intraPAN
    6148:	2d00      	cmp	r5, #0
    614a:	d015      	beq.n	6178 <MiMAC_ReceivedPacket+0x2c4>
					MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[3];
    614c:	0019      	movs	r1, r3
    614e:	4c29      	ldr	r4, [pc, #164]	; (61f4 <MiMAC_ReceivedPacket+0x340>)
    6150:	01d3      	lsls	r3, r2, #7
    6152:	1a98      	subs	r0, r3, r2
    6154:	1823      	adds	r3, r4, r0
    6156:	791d      	ldrb	r5, [r3, #4]
    6158:	740d      	strb	r5, [r1, #16]
					MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[4];
    615a:	795b      	ldrb	r3, [r3, #5]
    615c:	744b      	strb	r3, [r1, #17]
    615e:	01d3      	lsls	r3, r2, #7
    6160:	1a9a      	subs	r2, r3, r2
					MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[13]);
    6162:	0013      	movs	r3, r2
    6164:	330e      	adds	r3, #14
    6166:	191b      	adds	r3, r3, r4
    6168:	604b      	str	r3, [r1, #4]
					MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 19;
    616a:	5d03      	ldrb	r3, [r0, r4]
    616c:	3b13      	subs	r3, #19
    616e:	730b      	strb	r3, [r1, #12]
					MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[15]);
    6170:	3210      	adds	r2, #16
    6172:	1912      	adds	r2, r2, r4
    6174:	608a      	str	r2, [r1, #8]
    6176:	e702      	b.n	5f7e <MiMAC_ReceivedPacket+0xca>
					MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[12];
    6178:	491f      	ldr	r1, [pc, #124]	; (61f8 <MiMAC_ReceivedPacket+0x344>)
    617a:	4c1e      	ldr	r4, [pc, #120]	; (61f4 <MiMAC_ReceivedPacket+0x340>)
    617c:	01d3      	lsls	r3, r2, #7
    617e:	1a98      	subs	r0, r3, r2
    6180:	1823      	adds	r3, r4, r0
    6182:	7b5d      	ldrb	r5, [r3, #13]
    6184:	740d      	strb	r5, [r1, #16]
					MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[13];
    6186:	7b9b      	ldrb	r3, [r3, #14]
    6188:	744b      	strb	r3, [r1, #17]
    618a:	01d3      	lsls	r3, r2, #7
    618c:	1a9a      	subs	r2, r3, r2
					MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[14]);
    618e:	0013      	movs	r3, r2
    6190:	330f      	adds	r3, #15
    6192:	191b      	adds	r3, r3, r4
    6194:	604b      	str	r3, [r1, #4]
					MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 21;
    6196:	5d03      	ldrb	r3, [r0, r4]
    6198:	3b15      	subs	r3, #21
    619a:	730b      	strb	r3, [r1, #12]
					MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[17]);
    619c:	3212      	adds	r2, #18
    619e:	1912      	adds	r2, r2, r4
    61a0:	608a      	str	r2, [r1, #8]
    61a2:	e6ec      	b.n	5f7e <MiMAC_ReceivedPacket+0xca>
				if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    61a4:	01d1      	lsls	r1, r2, #7
    61a6:	1a89      	subs	r1, r1, r2
    61a8:	4b12      	ldr	r3, [pc, #72]	; (61f4 <MiMAC_ReceivedPacket+0x340>)
    61aa:	185b      	adds	r3, r3, r1
    61ac:	799b      	ldrb	r3, [r3, #6]
    61ae:	2bff      	cmp	r3, #255	; 0xff
    61b0:	d00c      	beq.n	61cc <MiMAC_ReceivedPacket+0x318>
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 10;
    61b2:	4911      	ldr	r1, [pc, #68]	; (61f8 <MiMAC_ReceivedPacket+0x344>)
    61b4:	4c0f      	ldr	r4, [pc, #60]	; (61f4 <MiMAC_ReceivedPacket+0x340>)
    61b6:	01c3      	lsls	r3, r0, #7
    61b8:	1a18      	subs	r0, r3, r0
    61ba:	5d03      	ldrb	r3, [r0, r4]
    61bc:	3b0a      	subs	r3, #10
    61be:	730b      	strb	r3, [r1, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[7]);
    61c0:	01d3      	lsls	r3, r2, #7
    61c2:	1a9a      	subs	r2, r3, r2
    61c4:	3208      	adds	r2, #8
    61c6:	1912      	adds	r2, r2, r4
    61c8:	608a      	str	r2, [r1, #8]
			break;
    61ca:	e6d8      	b.n	5f7e <MiMAC_ReceivedPacket+0xca>
				if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    61cc:	01d1      	lsls	r1, r2, #7
    61ce:	1a89      	subs	r1, r1, r2
    61d0:	4b08      	ldr	r3, [pc, #32]	; (61f4 <MiMAC_ReceivedPacket+0x340>)
    61d2:	185b      	adds	r3, r3, r1
    61d4:	79db      	ldrb	r3, [r3, #7]
    61d6:	2bff      	cmp	r3, #255	; 0xff
    61d8:	d1eb      	bne.n	61b2 <MiMAC_ReceivedPacket+0x2fe>
					MACRxPacket.flags.bits.broadcast = 1;
    61da:	4907      	ldr	r1, [pc, #28]	; (61f8 <MiMAC_ReceivedPacket+0x344>)
    61dc:	780b      	ldrb	r3, [r1, #0]
    61de:	2404      	movs	r4, #4
    61e0:	4323      	orrs	r3, r4
    61e2:	700b      	strb	r3, [r1, #0]
    61e4:	e7e5      	b.n	61b2 <MiMAC_ReceivedPacket+0x2fe>
			MiMAC_DiscardPacket();
    61e6:	4b05      	ldr	r3, [pc, #20]	; (61fc <MiMAC_ReceivedPacket+0x348>)
    61e8:	4798      	blx	r3
			return false;
    61ea:	2000      	movs	r0, #0
    61ec:	e67b      	b.n	5ee6 <MiMAC_ReceivedPacket+0x32>
    61ee:	46c0      	nop			; (mov r8, r8)
    61f0:	2000000b 	.word	0x2000000b
    61f4:	20000cbc 	.word	0x20000cbc
    61f8:	20003718 	.word	0x20003718
    61fc:	00005e99 	.word	0x00005e99
			MACRxPacket.flags.bits.packetType = PACKET_TYPE_DATA;
    6200:	4912      	ldr	r1, [pc, #72]	; (624c <MiMAC_ReceivedPacket+0x398>)
    6202:	780a      	ldrb	r2, [r1, #0]
    6204:	2003      	movs	r0, #3
    6206:	4382      	bics	r2, r0
    6208:	700a      	strb	r2, [r1, #0]
		MACRxPacket.LQIValue = RxBuffer[BankIndex].Payload[RxBuffer[BankIndex].PayloadLen - 2];
    620a:	4a11      	ldr	r2, [pc, #68]	; (6250 <MiMAC_ReceivedPacket+0x39c>)
    620c:	01d9      	lsls	r1, r3, #7
    620e:	1acb      	subs	r3, r1, r3
    6210:	5c98      	ldrb	r0, [r3, r2]
    6212:	490e      	ldr	r1, [pc, #56]	; (624c <MiMAC_ReceivedPacket+0x398>)
    6214:	18d3      	adds	r3, r2, r3
    6216:	181a      	adds	r2, r3, r0
    6218:	3a01      	subs	r2, #1
    621a:	7812      	ldrb	r2, [r2, #0]
    621c:	738a      	strb	r2, [r1, #14]
		MACRxPacket.RSSIValue = RxBuffer[BankIndex].Payload[RxBuffer[BankIndex].PayloadLen - 1];
    621e:	5c1b      	ldrb	r3, [r3, r0]
    6220:	734b      	strb	r3, [r1, #13]
		return true;
    6222:	2001      	movs	r0, #1
    6224:	e65f      	b.n	5ee6 <MiMAC_ReceivedPacket+0x32>
			MACRxPacket.flags.bits.packetType = PACKET_TYPE_COMMAND;
    6226:	4909      	ldr	r1, [pc, #36]	; (624c <MiMAC_ReceivedPacket+0x398>)
    6228:	780a      	ldrb	r2, [r1, #0]
    622a:	2003      	movs	r0, #3
    622c:	4382      	bics	r2, r0
    622e:	2001      	movs	r0, #1
    6230:	4302      	orrs	r2, r0
    6232:	700a      	strb	r2, [r1, #0]
			break;
    6234:	e7e9      	b.n	620a <MiMAC_ReceivedPacket+0x356>
			MACRxPacket.flags.bits.packetType = PACKET_TYPE_RESERVE;
    6236:	4905      	ldr	r1, [pc, #20]	; (624c <MiMAC_ReceivedPacket+0x398>)
    6238:	780a      	ldrb	r2, [r1, #0]
    623a:	2003      	movs	r0, #3
    623c:	4302      	orrs	r2, r0
    623e:	700a      	strb	r2, [r1, #0]
			break;
    6240:	e7e3      	b.n	620a <MiMAC_ReceivedPacket+0x356>
			BankIndex = i;
    6242:	2200      	movs	r2, #0
    6244:	4b03      	ldr	r3, [pc, #12]	; (6254 <MiMAC_ReceivedPacket+0x3a0>)
    6246:	701a      	strb	r2, [r3, #0]
    6248:	e654      	b.n	5ef4 <MiMAC_ReceivedPacket+0x40>
    624a:	46c0      	nop			; (mov r8, r8)
    624c:	20003718 	.word	0x20003718
    6250:	20000cbc 	.word	0x20000cbc
    6254:	2000000b 	.word	0x2000000b

00006258 <MiMAC_ChannelAssessment>:
     * Remarks:
     *      None
     *
     *****************************************************************************************/
uint8_t MiMAC_ChannelAssessment(uint8_t AssessmentMode)
{
    6258:	b510      	push	{r4, lr}
		uint8_t ed;
		ed = PHY_EdReq();
		//printf(" %u ", ed);
		return ed;
	}
	return 0;
    625a:	2300      	movs	r3, #0
	if( AssessmentMode == CHANNEL_ASSESSMENT_ENERGY_DETECT)
    625c:	2801      	cmp	r0, #1
    625e:	d001      	beq.n	6264 <MiMAC_ChannelAssessment+0xc>
}
    6260:	0018      	movs	r0, r3
    6262:	bd10      	pop	{r4, pc}
		ed = PHY_EdReq();
    6264:	4b01      	ldr	r3, [pc, #4]	; (626c <MiMAC_ChannelAssessment+0x14>)
    6266:	4798      	blx	r3
    6268:	0003      	movs	r3, r0
		return ed;
    626a:	e7f9      	b.n	6260 <MiMAC_ChannelAssessment+0x8>
    626c:	000064dd 	.word	0x000064dd

00006270 <MiMAC_SymbolToTicks>:
* Returns:
*      converted value in uint32.
*****************************************************************************************/
uint32_t MiMAC_SymbolToTicks(uint32_t symbols)
{
	return SYMBOLS_TO_TICKS(symbols);
    6270:	0100      	lsls	r0, r0, #4
}
    6272:	4770      	bx	lr

00006274 <MiMAC_GetPHYChannelInfo>:
*****************************************************************************************/
uint32_t MiMAC_GetPHYChannelInfo(void)
{
	uint32_t channelMap = FULL_CHANNEL_MAP;
	return channelMap;
}
    6274:	4800      	ldr	r0, [pc, #0]	; (6278 <MiMAC_GetPHYChannelInfo+0x4>)
    6276:	4770      	bx	lr
    6278:	07fff800 	.word	0x07fff800

0000627c <PHY_DataConf>:
 *      None
 *
 *****************************************************************************************/
void PHY_DataConf(uint8_t status)
{
	dataStatus = (miwi_status_t)status;
    627c:	4b02      	ldr	r3, [pc, #8]	; (6288 <PHY_DataConf+0xc>)
    627e:	7018      	strb	r0, [r3, #0]
	dataConfAvailable = true;
    6280:	2201      	movs	r2, #1
    6282:	4b02      	ldr	r3, [pc, #8]	; (628c <PHY_DataConf+0x10>)
    6284:	701a      	strb	r2, [r3, #0]
}
    6286:	4770      	bx	lr
    6288:	20000cb0 	.word	0x20000cb0
    628c:	200002ff 	.word	0x200002ff

00006290 <MiMAC_Task>:

void MiMAC_Task(void)
{
    6290:	b510      	push	{r4, lr}
  PHY_TaskHandler();
    6292:	4b0b      	ldr	r3, [pc, #44]	; (62c0 <MiMAC_Task+0x30>)
    6294:	4798      	blx	r3
  if(dataConfCallback && dataConfAvailable)
    6296:	4b0b      	ldr	r3, [pc, #44]	; (62c4 <MiMAC_Task+0x34>)
    6298:	681b      	ldr	r3, [r3, #0]
    629a:	2b00      	cmp	r3, #0
    629c:	d003      	beq.n	62a6 <MiMAC_Task+0x16>
    629e:	4a0a      	ldr	r2, [pc, #40]	; (62c8 <MiMAC_Task+0x38>)
    62a0:	7812      	ldrb	r2, [r2, #0]
    62a2:	2a00      	cmp	r2, #0
    62a4:	d100      	bne.n	62a8 <MiMAC_Task+0x18>
  {
	  dataConfCallback(dataHandle, dataStatus, dataPointer);
	  dataConfAvailable = false;
  }
}
    62a6:	bd10      	pop	{r4, pc}
	  dataConfCallback(dataHandle, dataStatus, dataPointer);
    62a8:	4a08      	ldr	r2, [pc, #32]	; (62cc <MiMAC_Task+0x3c>)
    62aa:	6812      	ldr	r2, [r2, #0]
    62ac:	4908      	ldr	r1, [pc, #32]	; (62d0 <MiMAC_Task+0x40>)
    62ae:	7809      	ldrb	r1, [r1, #0]
    62b0:	4808      	ldr	r0, [pc, #32]	; (62d4 <MiMAC_Task+0x44>)
    62b2:	7800      	ldrb	r0, [r0, #0]
    62b4:	4798      	blx	r3
	  dataConfAvailable = false;
    62b6:	2200      	movs	r2, #0
    62b8:	4b03      	ldr	r3, [pc, #12]	; (62c8 <MiMAC_Task+0x38>)
    62ba:	701a      	strb	r2, [r3, #0]
}
    62bc:	e7f3      	b.n	62a6 <MiMAC_Task+0x16>
    62be:	46c0      	nop			; (mov r8, r8)
    62c0:	0000655d 	.word	0x0000655d
    62c4:	20000300 	.word	0x20000300
    62c8:	200002ff 	.word	0x200002ff
    62cc:	20000308 	.word	0x20000308
    62d0:	20000cb0 	.word	0x20000cb0
    62d4:	20000304 	.word	0x20000304

000062d8 <phyTrxSetState>:
}

/*************************************************************************//**
*****************************************************************************/
static void phyTrxSetState(uint8_t state)
{
    62d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    62da:	0004      	movs	r4, r0
	trx_reg_write(reg, value);
    62dc:	4f0b      	ldr	r7, [pc, #44]	; (630c <phyTrxSetState+0x34>)
	value = trx_reg_read(reg);
    62de:	4e0c      	ldr	r6, [pc, #48]	; (6310 <phyTrxSetState+0x38>)
	do { phyWriteRegister(TRX_STATE_REG, TRX_CMD_FORCE_TRX_OFF);
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    62e0:	251f      	movs	r5, #31
	trx_reg_write(reg, value);
    62e2:	2103      	movs	r1, #3
    62e4:	2002      	movs	r0, #2
    62e6:	47b8      	blx	r7
	value = trx_reg_read(reg);
    62e8:	2001      	movs	r0, #1
    62ea:	47b0      	blx	r6
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    62ec:	4028      	ands	r0, r5
    62ee:	2808      	cmp	r0, #8
    62f0:	d1f7      	bne.n	62e2 <phyTrxSetState+0xa>
	trx_reg_write(reg, value);
    62f2:	4f06      	ldr	r7, [pc, #24]	; (630c <phyTrxSetState+0x34>)
	value = trx_reg_read(reg);
    62f4:	4e06      	ldr	r6, [pc, #24]	; (6310 <phyTrxSetState+0x38>)

	do { phyWriteRegister(TRX_STATE_REG,
			     state); } while (state !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    62f6:	251f      	movs	r5, #31
	trx_reg_write(reg, value);
    62f8:	0021      	movs	r1, r4
    62fa:	2002      	movs	r0, #2
    62fc:	47b8      	blx	r7
	value = trx_reg_read(reg);
    62fe:	2001      	movs	r0, #1
    6300:	47b0      	blx	r6
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    6302:	4028      	ands	r0, r5
    6304:	4284      	cmp	r4, r0
    6306:	d1f7      	bne.n	62f8 <phyTrxSetState+0x20>
}
    6308:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    630a:	46c0      	nop			; (mov r8, r8)
    630c:	000073f5 	.word	0x000073f5
    6310:	000072f9 	.word	0x000072f9

00006314 <phySetRxState>:
{
    6314:	b510      	push	{r4, lr}
	phyTrxSetState(TRX_CMD_TRX_OFF);
    6316:	2008      	movs	r0, #8
    6318:	4b08      	ldr	r3, [pc, #32]	; (633c <phySetRxState+0x28>)
    631a:	4798      	blx	r3
	value = trx_reg_read(reg);
    631c:	200f      	movs	r0, #15
    631e:	4b08      	ldr	r3, [pc, #32]	; (6340 <phySetRxState+0x2c>)
    6320:	4798      	blx	r3
	if (phyRxState) {
    6322:	4b08      	ldr	r3, [pc, #32]	; (6344 <phySetRxState+0x30>)
    6324:	781b      	ldrb	r3, [r3, #0]
    6326:	2b00      	cmp	r3, #0
    6328:	d100      	bne.n	632c <phySetRxState+0x18>
}
    632a:	bd10      	pop	{r4, pc}
		phyTrxSetState(TRX_CMD_RX_AACK_ON);
    632c:	2016      	movs	r0, #22
    632e:	4b03      	ldr	r3, [pc, #12]	; (633c <phySetRxState+0x28>)
    6330:	4798      	blx	r3
		phyState = PHY_STATE_IDLE;
    6332:	2201      	movs	r2, #1
    6334:	4b04      	ldr	r3, [pc, #16]	; (6348 <phySetRxState+0x34>)
    6336:	701a      	strb	r2, [r3, #0]
}
    6338:	e7f7      	b.n	632a <phySetRxState+0x16>
    633a:	46c0      	nop			; (mov r8, r8)
    633c:	000062d9 	.word	0x000062d9
    6340:	000072f9 	.word	0x000072f9
    6344:	2000038c 	.word	0x2000038c
    6348:	2000038d 	.word	0x2000038d

0000634c <PHY_DataReq>:
{
    634c:	b510      	push	{r4, lr}
    634e:	0004      	movs	r4, r0
	phyTrxSetState(TRX_CMD_TX_ARET_ON);
    6350:	2019      	movs	r0, #25
    6352:	4b0c      	ldr	r3, [pc, #48]	; (6384 <PHY_DataReq+0x38>)
    6354:	4798      	blx	r3
	value = trx_reg_read(reg);
    6356:	200f      	movs	r0, #15
    6358:	4b0b      	ldr	r3, [pc, #44]	; (6388 <PHY_DataReq+0x3c>)
    635a:	4798      	blx	r3
	data[0] += 2;// 2
    635c:	7821      	ldrb	r1, [r4, #0]
    635e:	1c8b      	adds	r3, r1, #2
    6360:	7023      	strb	r3, [r4, #0]
	trx_frame_write(&data[0], (data[0]-1 ) /* length value*/);
    6362:	3101      	adds	r1, #1
    6364:	b2c9      	uxtb	r1, r1
    6366:	0020      	movs	r0, r4
    6368:	4b08      	ldr	r3, [pc, #32]	; (638c <PHY_DataReq+0x40>)
    636a:	4798      	blx	r3
	phyState = PHY_STATE_TX_WAIT_END;
    636c:	2203      	movs	r2, #3
    636e:	4b08      	ldr	r3, [pc, #32]	; (6390 <PHY_DataReq+0x44>)
    6370:	701a      	strb	r2, [r3, #0]
    6372:	4b08      	ldr	r3, [pc, #32]	; (6394 <PHY_DataReq+0x48>)
    6374:	2280      	movs	r2, #128	; 0x80
    6376:	0352      	lsls	r2, r2, #13
    6378:	619a      	str	r2, [r3, #24]
  __ASM volatile ("nop");
    637a:	46c0      	nop			; (mov r8, r8)
    637c:	46c0      	nop			; (mov r8, r8)
		port_base->OUTCLR.reg = pin_mask;
    637e:	615a      	str	r2, [r3, #20]
}
    6380:	bd10      	pop	{r4, pc}
    6382:	46c0      	nop			; (mov r8, r8)
    6384:	000062d9 	.word	0x000062d9
    6388:	000072f9 	.word	0x000072f9
    638c:	00007625 	.word	0x00007625
    6390:	2000038d 	.word	0x2000038d
    6394:	41004400 	.word	0x41004400

00006398 <PHY_RandomReq>:
{
    6398:	b5f0      	push	{r4, r5, r6, r7, lr}
    639a:	46c6      	mov	lr, r8
    639c:	b500      	push	{lr}
	phyTrxSetState(TRX_CMD_RX_ON);
    639e:	2006      	movs	r0, #6
    63a0:	4b0d      	ldr	r3, [pc, #52]	; (63d8 <PHY_RandomReq+0x40>)
    63a2:	4798      	blx	r3
    63a4:	2400      	movs	r4, #0
	uint16_t rnd = 0;
    63a6:	2500      	movs	r5, #0
		delay_cycles_us(1);
    63a8:	4f0c      	ldr	r7, [pc, #48]	; (63dc <PHY_RandomReq+0x44>)
	value = trx_reg_read(reg);
    63aa:	4e0d      	ldr	r6, [pc, #52]	; (63e0 <PHY_RandomReq+0x48>)
		rndValue = (phyReadRegister(PHY_RSSI_REG) >> RND_VALUE) & 3;
    63ac:	2303      	movs	r3, #3
    63ae:	4698      	mov	r8, r3
		delay_cycles_us(1);
    63b0:	2001      	movs	r0, #1
    63b2:	47b8      	blx	r7
	value = trx_reg_read(reg);
    63b4:	2006      	movs	r0, #6
    63b6:	47b0      	blx	r6
		rndValue = (phyReadRegister(PHY_RSSI_REG) >> RND_VALUE) & 3;
    63b8:	0940      	lsrs	r0, r0, #5
		rnd |= rndValue << i;
    63ba:	4643      	mov	r3, r8
    63bc:	4018      	ands	r0, r3
    63be:	40a0      	lsls	r0, r4
    63c0:	4305      	orrs	r5, r0
    63c2:	b2ad      	uxth	r5, r5
    63c4:	3402      	adds	r4, #2
	for (uint8_t i = 0; i < 16; i += 2) {
    63c6:	2c10      	cmp	r4, #16
    63c8:	d1f2      	bne.n	63b0 <PHY_RandomReq+0x18>
	phySetRxState();
    63ca:	4b06      	ldr	r3, [pc, #24]	; (63e4 <PHY_RandomReq+0x4c>)
    63cc:	4798      	blx	r3
}
    63ce:	0028      	movs	r0, r5
    63d0:	bc04      	pop	{r2}
    63d2:	4690      	mov	r8, r2
    63d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    63d6:	46c0      	nop			; (mov r8, r8)
    63d8:	000062d9 	.word	0x000062d9
    63dc:	00000155 	.word	0x00000155
    63e0:	000072f9 	.word	0x000072f9
    63e4:	00006315 	.word	0x00006315

000063e8 <PHY_Init>:
{
    63e8:	b570      	push	{r4, r5, r6, lr}
	trx_spi_init();
    63ea:	4b0d      	ldr	r3, [pc, #52]	; (6420 <PHY_Init+0x38>)
    63ec:	4798      	blx	r3
	PhyReset();
    63ee:	4b0d      	ldr	r3, [pc, #52]	; (6424 <PHY_Init+0x3c>)
    63f0:	4798      	blx	r3
	phyRxState = false;
    63f2:	2200      	movs	r2, #0
    63f4:	4b0c      	ldr	r3, [pc, #48]	; (6428 <PHY_Init+0x40>)
    63f6:	701a      	strb	r2, [r3, #0]
	trx_reg_write(reg, value);
    63f8:	4e0c      	ldr	r6, [pc, #48]	; (642c <PHY_Init+0x44>)
	value = trx_reg_read(reg);
    63fa:	4d0d      	ldr	r5, [pc, #52]	; (6430 <PHY_Init+0x48>)
	(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    63fc:	241f      	movs	r4, #31
	trx_reg_write(reg, value);
    63fe:	2108      	movs	r1, #8
    6400:	2002      	movs	r0, #2
    6402:	47b0      	blx	r6
	value = trx_reg_read(reg);
    6404:	2001      	movs	r0, #1
    6406:	47a8      	blx	r5
	(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    6408:	4020      	ands	r0, r4
    640a:	2808      	cmp	r0, #8
    640c:	d1f7      	bne.n	63fe <PHY_Init+0x16>
	trx_reg_write(reg, value);
    640e:	212e      	movs	r1, #46	; 0x2e
    6410:	3804      	subs	r0, #4
    6412:	4c06      	ldr	r4, [pc, #24]	; (642c <PHY_Init+0x44>)
    6414:	47a0      	blx	r4
    6416:	21a0      	movs	r1, #160	; 0xa0
    6418:	200c      	movs	r0, #12
    641a:	47a0      	blx	r4
}
    641c:	bd70      	pop	{r4, r5, r6, pc}
    641e:	46c0      	nop			; (mov r8, r8)
    6420:	000071ad 	.word	0x000071ad
    6424:	000072c9 	.word	0x000072c9
    6428:	2000038c 	.word	0x2000038c
    642c:	000073f5 	.word	0x000073f5
    6430:	000072f9 	.word	0x000072f9

00006434 <PHY_SetRxState>:
{
    6434:	b510      	push	{r4, lr}
	phyRxState = rx;
    6436:	4b02      	ldr	r3, [pc, #8]	; (6440 <PHY_SetRxState+0xc>)
    6438:	7018      	strb	r0, [r3, #0]
	phySetRxState();
    643a:	4b02      	ldr	r3, [pc, #8]	; (6444 <PHY_SetRxState+0x10>)
    643c:	4798      	blx	r3
}
    643e:	bd10      	pop	{r4, pc}
    6440:	2000038c 	.word	0x2000038c
    6444:	00006315 	.word	0x00006315

00006448 <PHY_SetChannel>:
{
    6448:	b510      	push	{r4, lr}
    644a:	0004      	movs	r4, r0
	value = trx_reg_read(reg);
    644c:	2008      	movs	r0, #8
    644e:	4b05      	ldr	r3, [pc, #20]	; (6464 <PHY_SetChannel+0x1c>)
    6450:	4798      	blx	r3
	reg = phyReadRegister(PHY_CC_CCA_REG) & ~0x1f;
    6452:	231f      	movs	r3, #31
    6454:	0001      	movs	r1, r0
    6456:	4399      	bics	r1, r3
	phyWriteRegister(PHY_CC_CCA_REG, reg | channel);
    6458:	4321      	orrs	r1, r4
	trx_reg_write(reg, value);
    645a:	b2c9      	uxtb	r1, r1
    645c:	2008      	movs	r0, #8
    645e:	4b02      	ldr	r3, [pc, #8]	; (6468 <PHY_SetChannel+0x20>)
    6460:	4798      	blx	r3
}
    6462:	bd10      	pop	{r4, pc}
    6464:	000072f9 	.word	0x000072f9
    6468:	000073f5 	.word	0x000073f5

0000646c <PHY_SetPanId>:
{
    646c:	b530      	push	{r4, r5, lr}
    646e:	b083      	sub	sp, #12
    6470:	466b      	mov	r3, sp
    6472:	1d9d      	adds	r5, r3, #6
    6474:	80d8      	strh	r0, [r3, #6]
	trx_reg_write(reg, value);
    6476:	b2c1      	uxtb	r1, r0
    6478:	2022      	movs	r0, #34	; 0x22
    647a:	4c03      	ldr	r4, [pc, #12]	; (6488 <PHY_SetPanId+0x1c>)
    647c:	47a0      	blx	r4
    647e:	7869      	ldrb	r1, [r5, #1]
    6480:	2023      	movs	r0, #35	; 0x23
    6482:	47a0      	blx	r4
}
    6484:	b003      	add	sp, #12
    6486:	bd30      	pop	{r4, r5, pc}
    6488:	000073f5 	.word	0x000073f5

0000648c <PHY_SetShortAddr>:
{
    648c:	b570      	push	{r4, r5, r6, lr}
    648e:	b082      	sub	sp, #8
    6490:	466b      	mov	r3, sp
    6492:	1d9e      	adds	r6, r3, #6
    6494:	80d8      	strh	r0, [r3, #6]
	phyWriteRegister(SHORT_ADDR_0_REG, d[0]);
    6496:	b2c4      	uxtb	r4, r0
	trx_reg_write(reg, value);
    6498:	0021      	movs	r1, r4
    649a:	2020      	movs	r0, #32
    649c:	4d05      	ldr	r5, [pc, #20]	; (64b4 <PHY_SetShortAddr+0x28>)
    649e:	47a8      	blx	r5
	phyWriteRegister(SHORT_ADDR_1_REG, d[1]);
    64a0:	7876      	ldrb	r6, [r6, #1]
	trx_reg_write(reg, value);
    64a2:	0031      	movs	r1, r6
    64a4:	2021      	movs	r0, #33	; 0x21
    64a6:	47a8      	blx	r5
	phyWriteRegister(CSMA_SEED_0_REG, d[0] + d[1]);
    64a8:	19a4      	adds	r4, r4, r6
	trx_reg_write(reg, value);
    64aa:	b2e1      	uxtb	r1, r4
    64ac:	202d      	movs	r0, #45	; 0x2d
    64ae:	47a8      	blx	r5
}
    64b0:	b002      	add	sp, #8
    64b2:	bd70      	pop	{r4, r5, r6, pc}
    64b4:	000073f5 	.word	0x000073f5

000064b8 <PHY_Sleep>:
{
    64b8:	b510      	push	{r4, lr}
	phyTrxSetState(TRX_CMD_TRX_OFF);
    64ba:	2008      	movs	r0, #8
    64bc:	4b04      	ldr	r3, [pc, #16]	; (64d0 <PHY_Sleep+0x18>)
    64be:	4798      	blx	r3
		port_base->OUTSET.reg = pin_mask;
    64c0:	2280      	movs	r2, #128	; 0x80
    64c2:	0352      	lsls	r2, r2, #13
    64c4:	4b03      	ldr	r3, [pc, #12]	; (64d4 <PHY_Sleep+0x1c>)
    64c6:	619a      	str	r2, [r3, #24]
	phyState = PHY_STATE_SLEEP;
    64c8:	2202      	movs	r2, #2
    64ca:	4b03      	ldr	r3, [pc, #12]	; (64d8 <PHY_Sleep+0x20>)
    64cc:	701a      	strb	r2, [r3, #0]
}
    64ce:	bd10      	pop	{r4, pc}
    64d0:	000062d9 	.word	0x000062d9
    64d4:	41004400 	.word	0x41004400
    64d8:	2000038d 	.word	0x2000038d

000064dc <PHY_EdReq>:
{
    64dc:	b570      	push	{r4, r5, r6, lr}
	phyTrxSetState(TRX_CMD_PLL_ON);
    64de:	2009      	movs	r0, #9
    64e0:	4d12      	ldr	r5, [pc, #72]	; (652c <PHY_EdReq+0x50>)
    64e2:	47a8      	blx	r5
	value = trx_reg_read(reg);
    64e4:	200f      	movs	r0, #15
    64e6:	4c12      	ldr	r4, [pc, #72]	; (6530 <PHY_EdReq+0x54>)
    64e8:	47a0      	blx	r4
    64ea:	2015      	movs	r0, #21
    64ec:	47a0      	blx	r4
    64ee:	0006      	movs	r6, r0
	phyWriteRegister(RX_SYN_REG, (prev_rx_pdt_dis | (1<<7)));
    64f0:	2180      	movs	r1, #128	; 0x80
    64f2:	4249      	negs	r1, r1
    64f4:	4301      	orrs	r1, r0
	trx_reg_write(reg, value);
    64f6:	b2c9      	uxtb	r1, r1
    64f8:	2015      	movs	r0, #21
    64fa:	4c0e      	ldr	r4, [pc, #56]	; (6534 <PHY_EdReq+0x58>)
    64fc:	47a0      	blx	r4
	phyTrxSetState(TRX_CMD_RX_ON);
    64fe:	2006      	movs	r0, #6
    6500:	47a8      	blx	r5
	trx_reg_write(reg, value);
    6502:	21ff      	movs	r1, #255	; 0xff
    6504:	2007      	movs	r0, #7
    6506:	47a0      	blx	r4
	value = trx_reg_read(reg);
    6508:	4d09      	ldr	r5, [pc, #36]	; (6530 <PHY_EdReq+0x54>)
	while (0 == (phyReadRegister(IRQ_STATUS_REG) & (1 << CCA_ED_DONE))) {
    650a:	2410      	movs	r4, #16
	value = trx_reg_read(reg);
    650c:	200f      	movs	r0, #15
    650e:	47a8      	blx	r5
	while (0 == (phyReadRegister(IRQ_STATUS_REG) & (1 << CCA_ED_DONE))) {
    6510:	4204      	tst	r4, r0
    6512:	d0fb      	beq.n	650c <PHY_EdReq+0x30>
	value = trx_reg_read(reg);
    6514:	2007      	movs	r0, #7
    6516:	4b06      	ldr	r3, [pc, #24]	; (6530 <PHY_EdReq+0x54>)
    6518:	4798      	blx	r3
    651a:	0004      	movs	r4, r0
	phySetRxState();
    651c:	4b06      	ldr	r3, [pc, #24]	; (6538 <PHY_EdReq+0x5c>)
    651e:	4798      	blx	r3
	trx_reg_write(reg, value);
    6520:	0031      	movs	r1, r6
    6522:	2015      	movs	r0, #21
    6524:	4b03      	ldr	r3, [pc, #12]	; (6534 <PHY_EdReq+0x58>)
    6526:	4798      	blx	r3
}
    6528:	0020      	movs	r0, r4
    652a:	bd70      	pop	{r4, r5, r6, pc}
    652c:	000062d9 	.word	0x000062d9
    6530:	000072f9 	.word	0x000072f9
    6534:	000073f5 	.word	0x000073f5
    6538:	00006315 	.word	0x00006315

0000653c <PHY_SetIEEEAddr>:

/*************************************************************************//**
*****************************************************************************/
// Setting the IEEE address
void PHY_SetIEEEAddr(uint8_t *ieee_addr)
{
    653c:	b570      	push	{r4, r5, r6, lr}
    653e:	0005      	movs	r5, r0
    6540:	2424      	movs	r4, #36	; 0x24
	uint8_t *ptr_to_reg = ieee_addr;
	for (uint8_t i = 0; i < 8; i++) {
		trx_reg_write((IEEE_ADDR_0_REG + i), *ptr_to_reg);
    6542:	4e05      	ldr	r6, [pc, #20]	; (6558 <PHY_SetIEEEAddr+0x1c>)
    6544:	7829      	ldrb	r1, [r5, #0]
    6546:	0020      	movs	r0, r4
    6548:	47b0      	blx	r6
		ptr_to_reg++;
    654a:	3501      	adds	r5, #1
    654c:	3401      	adds	r4, #1
    654e:	b2e4      	uxtb	r4, r4
	for (uint8_t i = 0; i < 8; i++) {
    6550:	2c2c      	cmp	r4, #44	; 0x2c
    6552:	d1f7      	bne.n	6544 <PHY_SetIEEEAddr+0x8>
	}
}
    6554:	bd70      	pop	{r4, r5, r6, pc}
    6556:	46c0      	nop			; (mov r8, r8)
    6558:	000073f5 	.word	0x000073f5

0000655c <PHY_TaskHandler>:

/*************************************************************************//**
*****************************************************************************/
// Handle Packet Received
void PHY_TaskHandler(void)
{
    655c:	b570      	push	{r4, r5, r6, lr}
    655e:	b082      	sub	sp, #8
	if (PHY_STATE_SLEEP == phyState)
    6560:	4b36      	ldr	r3, [pc, #216]	; (663c <PHY_TaskHandler+0xe0>)
    6562:	781b      	ldrb	r3, [r3, #0]
    6564:	2b02      	cmp	r3, #2
    6566:	d00a      	beq.n	657e <PHY_TaskHandler+0x22>
	value = trx_reg_read(reg);
    6568:	200f      	movs	r0, #15
    656a:	4b35      	ldr	r3, [pc, #212]	; (6640 <PHY_TaskHandler+0xe4>)
    656c:	4798      	blx	r3
	{
		return;
	}

	if (phyReadRegister(IRQ_STATUS_REG) & (1 << TRX_END))
    656e:	0703      	lsls	r3, r0, #28
    6570:	d505      	bpl.n	657e <PHY_TaskHandler+0x22>
	{
		if (PHY_STATE_IDLE == phyState)
    6572:	4b32      	ldr	r3, [pc, #200]	; (663c <PHY_TaskHandler+0xe0>)
    6574:	781b      	ldrb	r3, [r3, #0]
    6576:	2b01      	cmp	r3, #1
    6578:	d003      	beq.n	6582 <PHY_TaskHandler+0x26>
					}
			    }
				phyWaitState(TRX_STATUS_RX_AACK_ON);
			}
		}
		else if (PHY_STATE_TX_WAIT_END == phyState)
    657a:	2b03      	cmp	r3, #3
    657c:	d045      	beq.n	660a <PHY_TaskHandler+0xae>
			phySetRxState();
			phyState = PHY_STATE_IDLE;
			PHY_DataConf(status);
		}
	}
}
    657e:	b002      	add	sp, #8
    6580:	bd70      	pop	{r4, r5, r6, pc}
				if (RxBuffer[i].PayloadLen == 0)
    6582:	4b30      	ldr	r3, [pc, #192]	; (6644 <PHY_TaskHandler+0xe8>)
    6584:	781c      	ldrb	r4, [r3, #0]
    6586:	2c00      	cmp	r4, #0
    6588:	d010      	beq.n	65ac <PHY_TaskHandler+0x50>
    658a:	237f      	movs	r3, #127	; 0x7f
    658c:	4a2d      	ldr	r2, [pc, #180]	; (6644 <PHY_TaskHandler+0xe8>)
    658e:	5cd3      	ldrb	r3, [r2, r3]
    6590:	2b00      	cmp	r3, #0
    6592:	d00a      	beq.n	65aa <PHY_TaskHandler+0x4e>
    6594:	23fe      	movs	r3, #254	; 0xfe
    6596:	5cd3      	ldrb	r3, [r2, r3]
    6598:	2b00      	cmp	r3, #0
    659a:	d024      	beq.n	65e6 <PHY_TaskHandler+0x8a>
    659c:	237e      	movs	r3, #126	; 0x7e
    659e:	33ff      	adds	r3, #255	; 0xff
    65a0:	5cd3      	ldrb	r3, [r2, r3]
			for (i = 0; i < BANK_SIZE; i++)
    65a2:	2403      	movs	r4, #3
				if (RxBuffer[i].PayloadLen == 0)
    65a4:	2b00      	cmp	r3, #0
    65a6:	d1ea      	bne.n	657e <PHY_TaskHandler+0x22>
    65a8:	e000      	b.n	65ac <PHY_TaskHandler+0x50>
			for (i = 0; i < BANK_SIZE; i++)
    65aa:	2401      	movs	r4, #1
				trx_frame_read(&size, 1);
    65ac:	466b      	mov	r3, sp
    65ae:	1ddd      	adds	r5, r3, #7
    65b0:	2101      	movs	r1, #1
    65b2:	0028      	movs	r0, r5
    65b4:	4e24      	ldr	r6, [pc, #144]	; (6648 <PHY_TaskHandler+0xec>)
    65b6:	47b0      	blx	r6
			 	trx_frame_read(phyRxBuffer, size + 2);
    65b8:	7829      	ldrb	r1, [r5, #0]
    65ba:	3102      	adds	r1, #2
    65bc:	b2c9      	uxtb	r1, r1
    65be:	4823      	ldr	r0, [pc, #140]	; (664c <PHY_TaskHandler+0xf0>)
    65c0:	47b0      	blx	r6
				RxBuffer[RxBank].PayloadLen = size+2;
    65c2:	0021      	movs	r1, r4
    65c4:	7828      	ldrb	r0, [r5, #0]
    65c6:	1c83      	adds	r3, r0, #2
    65c8:	b2db      	uxtb	r3, r3
    65ca:	01e2      	lsls	r2, r4, #7
    65cc:	1b14      	subs	r4, r2, r4
    65ce:	4a1d      	ldr	r2, [pc, #116]	; (6644 <PHY_TaskHandler+0xe8>)
    65d0:	54a3      	strb	r3, [r4, r2]
				if (RxBuffer[RxBank].PayloadLen < RX_PACKET_SIZE)
    65d2:	2b7d      	cmp	r3, #125	; 0x7d
    65d4:	d909      	bls.n	65ea <PHY_TaskHandler+0x8e>
	value = trx_reg_read(reg);
    65d6:	4d1a      	ldr	r5, [pc, #104]	; (6640 <PHY_TaskHandler+0xe4>)
	while (state != (phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK)) {
    65d8:	241f      	movs	r4, #31
	value = trx_reg_read(reg);
    65da:	2001      	movs	r0, #1
    65dc:	47a8      	blx	r5
	while (state != (phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK)) {
    65de:	4020      	ands	r0, r4
    65e0:	2816      	cmp	r0, #22
    65e2:	d1fa      	bne.n	65da <PHY_TaskHandler+0x7e>
    65e4:	e7cb      	b.n	657e <PHY_TaskHandler+0x22>
			for (i = 0; i < BANK_SIZE; i++)
    65e6:	2402      	movs	r4, #2
    65e8:	e7e0      	b.n	65ac <PHY_TaskHandler+0x50>
					for (i = 1; i <= size+2; i++)
    65ea:	3002      	adds	r0, #2
    65ec:	2201      	movs	r2, #1
    65ee:	2301      	movs	r3, #1
						RxBuffer[RxBank].Payload[i-1] = phyRxBuffer[i];
    65f0:	01cc      	lsls	r4, r1, #7
    65f2:	1a61      	subs	r1, r4, r1
    65f4:	4c13      	ldr	r4, [pc, #76]	; (6644 <PHY_TaskHandler+0xe8>)
    65f6:	1864      	adds	r4, r4, r1
    65f8:	4d14      	ldr	r5, [pc, #80]	; (664c <PHY_TaskHandler+0xf0>)
    65fa:	5ca9      	ldrb	r1, [r5, r2]
    65fc:	54a1      	strb	r1, [r4, r2]
					for (i = 1; i <= size+2; i++)
    65fe:	3301      	adds	r3, #1
    6600:	b2db      	uxtb	r3, r3
    6602:	001a      	movs	r2, r3
    6604:	4283      	cmp	r3, r0
    6606:	ddf8      	ble.n	65fa <PHY_TaskHandler+0x9e>
    6608:	e7e5      	b.n	65d6 <PHY_TaskHandler+0x7a>
	value = trx_reg_read(reg);
    660a:	2002      	movs	r0, #2
    660c:	4b0c      	ldr	r3, [pc, #48]	; (6640 <PHY_TaskHandler+0xe4>)
    660e:	4798      	blx	r3
			uint8_t status = (phyReadRegister(TRX_STATE_REG) >>  TRAC_STATUS) & 7;
    6610:	0940      	lsrs	r0, r0, #5
    6612:	b2c4      	uxtb	r4, r0
   			if (TRAC_STATUS_SUCCESS == status)
    6614:	2c00      	cmp	r4, #0
    6616:	d004      	beq.n	6622 <PHY_TaskHandler+0xc6>
			else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE == status)
    6618:	2c03      	cmp	r4, #3
    661a:	d00b      	beq.n	6634 <PHY_TaskHandler+0xd8>
			else if (TRAC_STATUS_NO_ACK == status)
    661c:	2c05      	cmp	r4, #5
    661e:	d00b      	beq.n	6638 <PHY_TaskHandler+0xdc>
				status = PHY_STATUS_ERROR;
    6620:	2401      	movs	r4, #1
			phySetRxState();
    6622:	4b0b      	ldr	r3, [pc, #44]	; (6650 <PHY_TaskHandler+0xf4>)
    6624:	4798      	blx	r3
			phyState = PHY_STATE_IDLE;
    6626:	2201      	movs	r2, #1
    6628:	4b04      	ldr	r3, [pc, #16]	; (663c <PHY_TaskHandler+0xe0>)
    662a:	701a      	strb	r2, [r3, #0]
			PHY_DataConf(status);
    662c:	0020      	movs	r0, r4
    662e:	4b09      	ldr	r3, [pc, #36]	; (6654 <PHY_TaskHandler+0xf8>)
    6630:	4798      	blx	r3
    6632:	e7a4      	b.n	657e <PHY_TaskHandler+0x22>
				status = PHY_STATUS_CHANNEL_ACCESS_FAILURE;
    6634:	2402      	movs	r4, #2
    6636:	e7f4      	b.n	6622 <PHY_TaskHandler+0xc6>
				status = PHY_STATUS_NO_ACK;
    6638:	2403      	movs	r4, #3
    663a:	e7f2      	b.n	6622 <PHY_TaskHandler+0xc6>
    663c:	2000038d 	.word	0x2000038d
    6640:	000072f9 	.word	0x000072f9
    6644:	20000cbc 	.word	0x20000cbc
    6648:	000074f5 	.word	0x000074f5
    664c:	2000030c 	.word	0x2000030c
    6650:	00006315 	.word	0x00006315
    6654:	0000627d 	.word	0x0000627d

00006658 <stb_init>:
 * @brief STB Initialization
 *
 * This function initializes the STB.
 */
void stb_init(void)
{
    6658:	b510      	push	{r4, lr}
	sal_init();
    665a:	4b01      	ldr	r3, [pc, #4]	; (6660 <stb_init+0x8>)
    665c:	4798      	blx	r3
}
    665e:	bd10      	pop	{r4, pc}
    6660:	00006f81 	.word	0x00006f81

00006664 <stb_ccm_secure>:
		uint8_t *key,
		uint8_t hdr_len,
		uint8_t pld_len,
		uint8_t sec_level,
		uint8_t aes_dir)
{
    6664:	b5f0      	push	{r4, r5, r6, r7, lr}
    6666:	46de      	mov	lr, fp
    6668:	4657      	mov	r7, sl
    666a:	464e      	mov	r6, r9
    666c:	4645      	mov	r5, r8
    666e:	b5e0      	push	{r5, r6, r7, lr}
    6670:	b08b      	sub	sp, #44	; 0x2c
    6672:	9003      	str	r0, [sp, #12]
    6674:	000d      	movs	r5, r1
    6676:	0014      	movs	r4, r2
    6678:	9304      	str	r3, [sp, #16]
    667a:	ab14      	add	r3, sp, #80	; 0x50
    667c:	781e      	ldrb	r6, [r3, #0]
    667e:	ab15      	add	r3, sp, #84	; 0x54
    6680:	781f      	ldrb	r7, [r3, #0]
    6682:	ab16      	add	r3, sp, #88	; 0x58
    6684:	781b      	ldrb	r3, [r3, #0]
    6686:	469a      	mov	sl, r3
	uint8_t nonce_0; /* nonce[0] for MIC computation. */
	uint8_t mic_len = 0;
	uint8_t enc_flag = ENCRYPTION_NOT_REQD;

	if (stb_restart_required) {
    6688:	4b77      	ldr	r3, [pc, #476]	; (6868 <stb_ccm_secure+0x204>)
    668a:	781b      	ldrb	r3, [r3, #0]
    668c:	2b00      	cmp	r3, #0
    668e:	d007      	beq.n	66a0 <stb_ccm_secure+0x3c>
#if (SAL_TYPE != ATXMEGA_SAL)
		prev_trx_status = tal_trx_status;
    6690:	2202      	movs	r2, #2
    6692:	4b76      	ldr	r3, [pc, #472]	; (686c <stb_ccm_secure+0x208>)
    6694:	701a      	strb	r2, [r3, #0]
		if (tal_trx_status == TRX_SLEEP) {
			PHY_Wakeup();
		}
#endif
		sal_aes_restart();
    6696:	4b76      	ldr	r3, [pc, #472]	; (6870 <stb_ccm_secure+0x20c>)
    6698:	4798      	blx	r3
		stb_restart_required = false;
    669a:	2200      	movs	r2, #0
    669c:	4b72      	ldr	r3, [pc, #456]	; (6868 <stb_ccm_secure+0x204>)
    669e:	701a      	strb	r2, [r3, #0]
	}

	switch (sec_level) {
    66a0:	2f07      	cmp	r7, #7
    66a2:	d817      	bhi.n	66d4 <stb_ccm_secure+0x70>
    66a4:	00bb      	lsls	r3, r7, #2
    66a6:	4a73      	ldr	r2, [pc, #460]	; (6874 <stb_ccm_secure+0x210>)
    66a8:	58d3      	ldr	r3, [r2, r3]
    66aa:	469f      	mov	pc, r3
	uint8_t enc_flag = ENCRYPTION_NOT_REQD;
    66ac:	2300      	movs	r3, #0
    66ae:	4698      	mov	r8, r3
		mic_len = LEN_MIC_32;
		break;

	case SECURITY_02_LEVEL:
		/* MIC-64 & No Encryption at Security Level -2 */
		mic_len = LEN_MIC_64;
    66b0:	2708      	movs	r7, #8
    66b2:	e0bb      	b.n	682c <stb_ccm_secure+0x1c8>
		break;

	case SECURITY_04_LEVEL:
		/* No MIC & Encryption at Security Level -4 */
		mic_len = LEN_MIC_00;
		enc_flag = ENCRYPTION_REQD;
    66b4:	2301      	movs	r3, #1
    66b6:	4698      	mov	r8, r3
		mic_len = LEN_MIC_00;
    66b8:	2700      	movs	r7, #0
		break;
    66ba:	e0b7      	b.n	682c <stb_ccm_secure+0x1c8>

	case SECURITY_05_LEVEL:
		/* MIC-32 & Encryption at Security Level -5 */
		mic_len = LEN_MIC_32;
		enc_flag = ENCRYPTION_REQD;
    66bc:	2301      	movs	r3, #1
    66be:	4698      	mov	r8, r3
		mic_len = LEN_MIC_32;
    66c0:	2704      	movs	r7, #4
		break;
    66c2:	e0b3      	b.n	682c <stb_ccm_secure+0x1c8>

	case SECURITY_06_LEVEL:
		/* MIC-64 & Encryption at Security Level -6 */
		mic_len = LEN_MIC_64;
		enc_flag = ENCRYPTION_REQD;
    66c4:	2301      	movs	r3, #1
    66c6:	4698      	mov	r8, r3
		mic_len = LEN_MIC_64;
    66c8:	2708      	movs	r7, #8
		break;
    66ca:	e0af      	b.n	682c <stb_ccm_secure+0x1c8>

	case SECURITY_07_LEVEL:
		/* MIC-128 & Encryption at Security Level -7 */
		mic_len = LEN_MIC_128;
		enc_flag = ENCRYPTION_REQD;
    66cc:	2301      	movs	r3, #1
    66ce:	4698      	mov	r8, r3
		mic_len = LEN_MIC_128;
    66d0:	2710      	movs	r7, #16
		break;
    66d2:	e0ab      	b.n	682c <stb_ccm_secure+0x1c8>
		break;
	}

	/* Test on correct parameters. */

	if ((sec_level & ~0x7) ||
    66d4:	2307      	movs	r3, #7
    66d6:	439f      	bics	r7, r3
    66d8:	d000      	beq.n	66dc <stb_ccm_secure+0x78>
    66da:	e0b5      	b.n	6848 <stb_ccm_secure+0x1e4>
	uint8_t enc_flag = ENCRYPTION_NOT_REQD;
    66dc:	46b8      	mov	r8, r7
    66de:	e0a5      	b.n	682c <stb_ccm_secure+0x1c8>
			(nonce == NULL) ||
			((uint16_t)pld_len + (uint16_t)hdr_len +
			(uint16_t)mic_len > 127)
			) {
#if (SAL_TYPE != ATXMEGA_SAL)
		TRX_SLEEP();
    66e0:	4b65      	ldr	r3, [pc, #404]	; (6878 <stb_ccm_secure+0x214>)
    66e2:	4798      	blx	r3
    66e4:	e0b5      	b.n	6852 <stb_ccm_secure+0x1ee>
		sal_aes_clean_up();
#endif
		return (STB_CCM_ILLPARM);
	}

	if (key_change && (key == NULL)) {
    66e6:	4b65      	ldr	r3, [pc, #404]	; (687c <stb_ccm_secure+0x218>)
    66e8:	781b      	ldrb	r3, [r3, #0]
    66ea:	2b00      	cmp	r3, #0
    66ec:	d01a      	beq.n	6724 <stb_ccm_secure+0xc0>
    66ee:	2c00      	cmp	r4, #0
    66f0:	d00d      	beq.n	670e <stb_ccm_secure+0xaa>
	if (key_change) {
		/*
		 * Key must be non-NULL because of test above, and
		 * ECB encryption is always the initial encryption mode.
		 */
		sal_aes_setup(key, AES_MODE_ECB, AES_DIR_ENCRYPT);
    66f2:	2200      	movs	r2, #0
    66f4:	2100      	movs	r1, #0
    66f6:	0020      	movs	r0, r4
    66f8:	4b61      	ldr	r3, [pc, #388]	; (6880 <stb_ccm_secure+0x21c>)
    66fa:	4798      	blx	r3
		memcpy(last_key, key, AES_KEYSIZE);
    66fc:	2210      	movs	r2, #16
    66fe:	0021      	movs	r1, r4
    6700:	4860      	ldr	r0, [pc, #384]	; (6884 <stb_ccm_secure+0x220>)
    6702:	4b61      	ldr	r3, [pc, #388]	; (6888 <stb_ccm_secure+0x224>)
    6704:	4798      	blx	r3
		key_change = false;
    6706:	2200      	movs	r2, #0
    6708:	4b5c      	ldr	r3, [pc, #368]	; (687c <stb_ccm_secure+0x218>)
    670a:	701a      	strb	r2, [r3, #0]
    670c:	e01e      	b.n	674c <stb_ccm_secure+0xe8>
		TRX_SLEEP();
    670e:	4b57      	ldr	r3, [pc, #348]	; (686c <stb_ccm_secure+0x208>)
    6710:	781b      	ldrb	r3, [r3, #0]
    6712:	2b01      	cmp	r3, #1
    6714:	d003      	beq.n	671e <stb_ccm_secure+0xba>
		sal_aes_clean_up();
    6716:	4b5d      	ldr	r3, [pc, #372]	; (688c <stb_ccm_secure+0x228>)
    6718:	4798      	blx	r3
		return (STB_CCM_KEYMISS);
    671a:	2002      	movs	r0, #2
    671c:	e09c      	b.n	6858 <stb_ccm_secure+0x1f4>
		TRX_SLEEP();
    671e:	4b56      	ldr	r3, [pc, #344]	; (6878 <stb_ccm_secure+0x214>)
    6720:	4798      	blx	r3
    6722:	e7f8      	b.n	6716 <stb_ccm_secure+0xb2>
	if (!key_change && key != NULL) { /* There was some previous key. */
    6724:	2c00      	cmp	r4, #0
    6726:	d011      	beq.n	674c <stb_ccm_secure+0xe8>
    6728:	220f      	movs	r2, #15
			key_change |= (last_key[i] ^ key[i]);
    672a:	4956      	ldr	r1, [pc, #344]	; (6884 <stb_ccm_secure+0x220>)
    672c:	0018      	movs	r0, r3
    672e:	46ac      	mov	ip, r5
    6730:	5c53      	ldrb	r3, [r2, r1]
    6732:	5ca5      	ldrb	r5, [r4, r2]
    6734:	406b      	eors	r3, r5
    6736:	4303      	orrs	r3, r0
    6738:	1e58      	subs	r0, r3, #1
    673a:	4183      	sbcs	r3, r0
    673c:	b2d8      	uxtb	r0, r3
		for (i = AES_BLOCKSIZE; i--; /* */) {
    673e:	3a01      	subs	r2, #1
    6740:	d2f6      	bcs.n	6730 <stb_ccm_secure+0xcc>
    6742:	4665      	mov	r5, ip
    6744:	4a4d      	ldr	r2, [pc, #308]	; (687c <stb_ccm_secure+0x218>)
    6746:	7010      	strb	r0, [r2, #0]
	if (key_change) {
    6748:	2800      	cmp	r0, #0
    674a:	d1d2      	bne.n	66f2 <stb_ccm_secure+0x8e>
	}

	/* Prepare nonce. */
	nonce[0] = LEN_FIELD; /* Always 2 bytes for length field. */

	if (mic_len > 0) {
    674c:	2f00      	cmp	r7, #0
    674e:	d129      	bne.n	67a4 <stb_ccm_secure+0x140>
	nonce[0] = LEN_FIELD; /* Always 2 bytes for length field. */
    6750:	2301      	movs	r3, #1
    6752:	702b      	strb	r3, [r5, #0]
		nonce[0] |= (uint8_t)(((mic_len - 2) >> 1) << 3);
	}

	if (hdr_len) {
    6754:	9b04      	ldr	r3, [sp, #16]
    6756:	2b00      	cmp	r3, #0
    6758:	d003      	beq.n	6762 <stb_ccm_secure+0xfe>
		nonce[0] |= ADATA;
    675a:	782b      	ldrb	r3, [r5, #0]
    675c:	2240      	movs	r2, #64	; 0x40
    675e:	4313      	orrs	r3, r2
    6760:	702b      	strb	r3, [r5, #0]
	}

	nonce_0 = nonce[0];
    6762:	782b      	ldrb	r3, [r5, #0]
    6764:	4699      	mov	r9, r3
	nonce[AES_BLOCKSIZE - 2] = 0;
    6766:	2300      	movs	r3, #0
    6768:	73ab      	strb	r3, [r5, #14]

	if (aes_dir == AES_DIR_ENCRYPT) {
    676a:	4653      	mov	r3, sl
    676c:	2b00      	cmp	r3, #0
    676e:	d12a      	bne.n	67c6 <stb_ccm_secure+0x162>
		/* Authenticate. */
		if (mic_len > 0) {
    6770:	2f00      	cmp	r7, #0
    6772:	d003      	beq.n	677c <stb_ccm_secure+0x118>
			nonce[AES_BLOCKSIZE - 1] = pld_len;
    6774:	73ee      	strb	r6, [r5, #15]

			if (ENCRYPTION_REQD == enc_flag) {
    6776:	4643      	mov	r3, r8
    6778:	2b01      	cmp	r3, #1
    677a:	d01a      	beq.n	67b2 <stb_ccm_secure+0x14e>
						hdr_len,
						pld_len);
			}
		}

		nonce[0] = PLAINTEXT_FLAG;
    677c:	2301      	movs	r3, #1
    677e:	702b      	strb	r3, [r5, #0]
		encrypt_pldmic(buffer + hdr_len, nonce, mic_len,
    6780:	9b03      	ldr	r3, [sp, #12]
    6782:	9a04      	ldr	r2, [sp, #16]
    6784:	4694      	mov	ip, r2
    6786:	4463      	add	r3, ip
    6788:	0018      	movs	r0, r3
    678a:	0033      	movs	r3, r6
    678c:	003a      	movs	r2, r7
    678e:	0029      	movs	r1, r5
    6790:	4c3f      	ldr	r4, [pc, #252]	; (6890 <stb_ccm_secure+0x22c>)
    6792:	47a0      	blx	r4
			}
		}
	}

#if (SAL_TYPE != ATXMEGA_SAL)
	TRX_SLEEP();
    6794:	4b35      	ldr	r3, [pc, #212]	; (686c <stb_ccm_secure+0x208>)
    6796:	781b      	ldrb	r3, [r3, #0]
    6798:	2b01      	cmp	r3, #1
    679a:	d03d      	beq.n	6818 <stb_ccm_secure+0x1b4>
	sal_aes_clean_up();
    679c:	4b3b      	ldr	r3, [pc, #236]	; (688c <stb_ccm_secure+0x228>)
    679e:	4798      	blx	r3
#endif
	return (STB_CCM_OK);
    67a0:	2000      	movs	r0, #0
    67a2:	e059      	b.n	6858 <stb_ccm_secure+0x1f4>
		nonce[0] |= (uint8_t)(((mic_len - 2) >> 1) << 3);
    67a4:	9b05      	ldr	r3, [sp, #20]
    67a6:	3b02      	subs	r3, #2
    67a8:	009b      	lsls	r3, r3, #2
    67aa:	2201      	movs	r2, #1
    67ac:	4313      	orrs	r3, r2
    67ae:	702b      	strb	r3, [r5, #0]
    67b0:	e7d0      	b.n	6754 <stb_ccm_secure+0xf0>
						buffer + hdr_len + pld_len,
    67b2:	9b04      	ldr	r3, [sp, #16]
    67b4:	1999      	adds	r1, r3, r6
				compute_mic(buffer,
    67b6:	9803      	ldr	r0, [sp, #12]
    67b8:	4684      	mov	ip, r0
    67ba:	4461      	add	r1, ip
    67bc:	9600      	str	r6, [sp, #0]
    67be:	002a      	movs	r2, r5
    67c0:	4c34      	ldr	r4, [pc, #208]	; (6894 <stb_ccm_secure+0x230>)
    67c2:	47a0      	blx	r4
    67c4:	e7da      	b.n	677c <stb_ccm_secure+0x118>
		if (enc_flag == ENCRYPTION_REQD) {
    67c6:	4643      	mov	r3, r8
    67c8:	2b01      	cmp	r3, #1
    67ca:	d00d      	beq.n	67e8 <stb_ccm_secure+0x184>
		if (mic_len > 0) {
    67cc:	2f00      	cmp	r7, #0
    67ce:	d0e1      	beq.n	6794 <stb_ccm_secure+0x130>
			nonce[AES_BLOCKSIZE - 1] = pld_len;
    67d0:	73ee      	strb	r6, [r5, #15]
			buffer += hdr_len + pld_len;
    67d2:	9b03      	ldr	r3, [sp, #12]
    67d4:	445b      	add	r3, fp
    67d6:	0018      	movs	r0, r3
			if (memcmp(buffer, rcvd_mic, mic_len)) {
    67d8:	003a      	movs	r2, r7
    67da:	a906      	add	r1, sp, #24
    67dc:	4b2e      	ldr	r3, [pc, #184]	; (6898 <stb_ccm_secure+0x234>)
    67de:	4798      	blx	r3
    67e0:	2800      	cmp	r0, #0
    67e2:	d0d7      	beq.n	6794 <stb_ccm_secure+0x130>
				return STB_CCM_MICERR;
    67e4:	2003      	movs	r0, #3
    67e6:	e037      	b.n	6858 <stb_ccm_secure+0x1f4>
			nonce[0] = PLAINTEXT_FLAG;
    67e8:	702b      	strb	r3, [r5, #0]
			encrypt_pldmic(buffer + hdr_len, nonce, mic_len,
    67ea:	9b03      	ldr	r3, [sp, #12]
    67ec:	9a04      	ldr	r2, [sp, #16]
    67ee:	4694      	mov	ip, r2
    67f0:	4463      	add	r3, ip
    67f2:	0018      	movs	r0, r3
    67f4:	0033      	movs	r3, r6
    67f6:	003a      	movs	r2, r7
    67f8:	0029      	movs	r1, r5
    67fa:	4c25      	ldr	r4, [pc, #148]	; (6890 <stb_ccm_secure+0x22c>)
    67fc:	47a0      	blx	r4
		if (mic_len > 0) {
    67fe:	2f00      	cmp	r7, #0
    6800:	d0c8      	beq.n	6794 <stb_ccm_secure+0x130>
			nonce[0] = nonce_0;
    6802:	464b      	mov	r3, r9
    6804:	702b      	strb	r3, [r5, #0]
			nonce[AES_BLOCKSIZE - 1] = pld_len;
    6806:	73ee      	strb	r6, [r5, #15]
				compute_mic(buffer,
    6808:	9600      	str	r6, [sp, #0]
    680a:	9b04      	ldr	r3, [sp, #16]
    680c:	002a      	movs	r2, r5
    680e:	a906      	add	r1, sp, #24
    6810:	9803      	ldr	r0, [sp, #12]
    6812:	4c20      	ldr	r4, [pc, #128]	; (6894 <stb_ccm_secure+0x230>)
    6814:	47a0      	blx	r4
    6816:	e7dc      	b.n	67d2 <stb_ccm_secure+0x16e>
	TRX_SLEEP();
    6818:	4b17      	ldr	r3, [pc, #92]	; (6878 <stb_ccm_secure+0x214>)
    681a:	4798      	blx	r3
    681c:	e7be      	b.n	679c <stb_ccm_secure+0x138>
	uint8_t enc_flag = ENCRYPTION_NOT_REQD;
    681e:	2300      	movs	r3, #0
    6820:	4698      	mov	r8, r3
		mic_len = LEN_MIC_32;
    6822:	2704      	movs	r7, #4
    6824:	e002      	b.n	682c <stb_ccm_secure+0x1c8>
	uint8_t enc_flag = ENCRYPTION_NOT_REQD;
    6826:	2300      	movs	r3, #0
    6828:	4698      	mov	r8, r3
		mic_len = LEN_MIC_128;
    682a:	2710      	movs	r7, #16
	if ((sec_level & ~0x7) ||
    682c:	9b03      	ldr	r3, [sp, #12]
    682e:	2b00      	cmp	r3, #0
    6830:	d00a      	beq.n	6848 <stb_ccm_secure+0x1e4>
			(buffer == NULL) ||
    6832:	2d00      	cmp	r5, #0
    6834:	d008      	beq.n	6848 <stb_ccm_secure+0x1e4>
			((uint16_t)pld_len + (uint16_t)hdr_len +
    6836:	9b04      	ldr	r3, [sp, #16]
    6838:	469b      	mov	fp, r3
    683a:	44b3      	add	fp, r6
			(uint16_t)mic_len > 127)
    683c:	9705      	str	r7, [sp, #20]
			((uint16_t)pld_len + (uint16_t)hdr_len +
    683e:	465b      	mov	r3, fp
    6840:	19db      	adds	r3, r3, r7
			(nonce == NULL) ||
    6842:	2b7f      	cmp	r3, #127	; 0x7f
    6844:	dc00      	bgt.n	6848 <stb_ccm_secure+0x1e4>
    6846:	e74e      	b.n	66e6 <stb_ccm_secure+0x82>
		TRX_SLEEP();
    6848:	4b08      	ldr	r3, [pc, #32]	; (686c <stb_ccm_secure+0x208>)
    684a:	781b      	ldrb	r3, [r3, #0]
    684c:	2b01      	cmp	r3, #1
    684e:	d100      	bne.n	6852 <stb_ccm_secure+0x1ee>
    6850:	e746      	b.n	66e0 <stb_ccm_secure+0x7c>
		sal_aes_clean_up();
    6852:	4b0e      	ldr	r3, [pc, #56]	; (688c <stb_ccm_secure+0x228>)
    6854:	4798      	blx	r3
		return (STB_CCM_ILLPARM);
    6856:	2001      	movs	r0, #1
}
    6858:	b00b      	add	sp, #44	; 0x2c
    685a:	bc3c      	pop	{r2, r3, r4, r5}
    685c:	4690      	mov	r8, r2
    685e:	4699      	mov	r9, r3
    6860:	46a2      	mov	sl, r4
    6862:	46ab      	mov	fp, r5
    6864:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6866:	46c0      	nop			; (mov r8, r8)
    6868:	200003a1 	.word	0x200003a1
    686c:	200003a0 	.word	0x200003a0
    6870:	00006f85 	.word	0x00006f85
    6874:	00010d84 	.word	0x00010d84
    6878:	000064b9 	.word	0x000064b9
    687c:	2000006c 	.word	0x2000006c
    6880:	00007045 	.word	0x00007045
    6884:	20000390 	.word	0x20000390
    6888:	0000e9e7 	.word	0x0000e9e7
    688c:	00006fd5 	.word	0x00006fd5
    6890:	0000698d 	.word	0x0000698d
    6894:	00006901 	.word	0x00006901
    6898:	0000e9c9 	.word	0x0000e9c9

0000689c <encrypt_with_padding>:
 *
 * @param start Pointer to start address
 * @param buflen Number of bytes to be encrypted; if 0, nothing happens
 */
void encrypt_with_padding(uint8_t *start, uint8_t buflen)
{
    689c:	b5f0      	push	{r4, r5, r6, r7, lr}
    689e:	b085      	sub	sp, #20
    68a0:	0004      	movs	r4, r0
    68a2:	000e      	movs	r6, r1
	/* Encrypt the "full blocks". */
	while (buflen >= AES_BLOCKSIZE) {
    68a4:	290f      	cmp	r1, #15
    68a6:	d90f      	bls.n	68c8 <encrypt_with_padding+0x2c>
    68a8:	000d      	movs	r5, r1
    68aa:	3d10      	subs	r5, #16
    68ac:	b2ed      	uxtb	r5, r5
    68ae:	092d      	lsrs	r5, r5, #4
    68b0:	3501      	adds	r5, #1
    68b2:	012d      	lsls	r5, r5, #4
    68b4:	1945      	adds	r5, r0, r5
#if (SAL_TYPE == AT86RF2xx)
		sal_aes_wrrd(start, NULL);
    68b6:	4f0f      	ldr	r7, [pc, #60]	; (68f4 <encrypt_with_padding+0x58>)
    68b8:	2100      	movs	r1, #0
    68ba:	0020      	movs	r0, r4
    68bc:	47b8      	blx	r7
#else
		sal_aes_exec(start);
#endif
		start += AES_BLOCKSIZE;
    68be:	3410      	adds	r4, #16
	while (buflen >= AES_BLOCKSIZE) {
    68c0:	42ac      	cmp	r4, r5
    68c2:	d1f9      	bne.n	68b8 <encrypt_with_padding+0x1c>
    68c4:	230f      	movs	r3, #15
    68c6:	401e      	ands	r6, r3
		buflen -= AES_BLOCKSIZE;
	}

	/* Pad the possible rest and encrypt it. */
	if (buflen) {
    68c8:	2e00      	cmp	r6, #0
    68ca:	d101      	bne.n	68d0 <encrypt_with_padding+0x34>
		sal_aes_wrrd(locbuf, NULL);
#else
		sal_aes_exec(locbuf);
#endif
	}
}
    68cc:	b005      	add	sp, #20
    68ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
		memcpy(locbuf, start, buflen);
    68d0:	0032      	movs	r2, r6
    68d2:	0021      	movs	r1, r4
    68d4:	4668      	mov	r0, sp
    68d6:	4b08      	ldr	r3, [pc, #32]	; (68f8 <encrypt_with_padding+0x5c>)
    68d8:	4798      	blx	r3
		memset(locbuf + buflen, 0, AES_BLOCKSIZE - buflen);
    68da:	2210      	movs	r2, #16
    68dc:	1b92      	subs	r2, r2, r6
    68de:	0030      	movs	r0, r6
    68e0:	4468      	add	r0, sp
    68e2:	2100      	movs	r1, #0
    68e4:	4b05      	ldr	r3, [pc, #20]	; (68fc <encrypt_with_padding+0x60>)
    68e6:	4798      	blx	r3
		sal_aes_wrrd(locbuf, NULL);
    68e8:	2100      	movs	r1, #0
    68ea:	4668      	mov	r0, sp
    68ec:	4b01      	ldr	r3, [pc, #4]	; (68f4 <encrypt_with_padding+0x58>)
    68ee:	4798      	blx	r3
}
    68f0:	e7ec      	b.n	68cc <encrypt_with_padding+0x30>
    68f2:	46c0      	nop			; (mov r8, r8)
    68f4:	00006fd9 	.word	0x00006fd9
    68f8:	0000e9e7 	.word	0x0000e9e7
    68fc:	0000e9f9 	.word	0x0000e9f9

00006900 <compute_mic>:
void compute_mic(uint8_t *buffer,
		uint8_t *mic,
		uint8_t *nonce,
		uint8_t hdr_len,
		uint8_t pld_len)
{
    6900:	b5f0      	push	{r4, r5, r6, r7, lr}
    6902:	b087      	sub	sp, #28
    6904:	0005      	movs	r5, r0
    6906:	9100      	str	r1, [sp, #0]
    6908:	9201      	str	r2, [sp, #4]
    690a:	001c      	movs	r4, r3
    690c:	ab0c      	add	r3, sp, #48	; 0x30
    690e:	781e      	ldrb	r6, [r3, #0]
	sal_aes_setup(NULL, AES_MODE_ECB, AES_DIR_ENCRYPT);
    6910:	2200      	movs	r2, #0
    6912:	2100      	movs	r1, #0
    6914:	2000      	movs	r0, #0
    6916:	4f18      	ldr	r7, [pc, #96]	; (6978 <compute_mic+0x78>)
    6918:	47b8      	blx	r7
#if (SAL_TYPE == AT86RF2xx)
	sal_aes_wrrd(nonce, NULL);
    691a:	2100      	movs	r1, #0
    691c:	9801      	ldr	r0, [sp, #4]
    691e:	4b17      	ldr	r3, [pc, #92]	; (697c <compute_mic+0x7c>)
    6920:	4798      	blx	r3
#else
	sal_aes_exec(nonce);
#endif
	sal_aes_setup(NULL, AES_MODE_CBC, AES_DIR_ENCRYPT);
    6922:	2200      	movs	r2, #0
    6924:	2102      	movs	r1, #2
    6926:	2000      	movs	r0, #0
    6928:	47b8      	blx	r7

	if (hdr_len) {
    692a:	2c00      	cmp	r4, #0
    692c:	d108      	bne.n	6940 <compute_mic+0x40>
			encrypt_with_padding(buffer + firstlen,
					hdr_len - firstlen);
		}
	}

	encrypt_with_padding(buffer + hdr_len, pld_len);
    692e:	1928      	adds	r0, r5, r4
    6930:	0031      	movs	r1, r6
    6932:	4b13      	ldr	r3, [pc, #76]	; (6980 <compute_mic+0x80>)
    6934:	4798      	blx	r3

	sal_aes_read(mic);
    6936:	9800      	ldr	r0, [sp, #0]
    6938:	4b12      	ldr	r3, [pc, #72]	; (6984 <compute_mic+0x84>)
    693a:	4798      	blx	r3
}
    693c:	b007      	add	sp, #28
    693e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		firstlen = MIN(AES_BLOCKSIZE - 2, hdr_len);
    6940:	1c27      	adds	r7, r4, #0
    6942:	2c0e      	cmp	r4, #14
    6944:	d900      	bls.n	6948 <compute_mic+0x48>
    6946:	270e      	movs	r7, #14
    6948:	b2ff      	uxtb	r7, r7
		locbuf[0] = 0;
    694a:	2300      	movs	r3, #0
    694c:	aa02      	add	r2, sp, #8
    694e:	7013      	strb	r3, [r2, #0]
		locbuf[1] = hdr_len;
    6950:	0013      	movs	r3, r2
    6952:	7054      	strb	r4, [r2, #1]
		memcpy(locbuf + 2, buffer, firstlen);
    6954:	003a      	movs	r2, r7
    6956:	0029      	movs	r1, r5
    6958:	1c98      	adds	r0, r3, #2
    695a:	4b0b      	ldr	r3, [pc, #44]	; (6988 <compute_mic+0x88>)
    695c:	4798      	blx	r3
		encrypt_with_padding(locbuf, firstlen + 2);
    695e:	1cb9      	adds	r1, r7, #2
    6960:	b2c9      	uxtb	r1, r1
    6962:	a802      	add	r0, sp, #8
    6964:	4b06      	ldr	r3, [pc, #24]	; (6980 <compute_mic+0x80>)
    6966:	4798      	blx	r3
		if (firstlen < hdr_len) {
    6968:	42bc      	cmp	r4, r7
    696a:	d9e0      	bls.n	692e <compute_mic+0x2e>
			encrypt_with_padding(buffer + firstlen,
    696c:	1be1      	subs	r1, r4, r7
    696e:	b2c9      	uxtb	r1, r1
    6970:	19e8      	adds	r0, r5, r7
    6972:	4b03      	ldr	r3, [pc, #12]	; (6980 <compute_mic+0x80>)
    6974:	4798      	blx	r3
    6976:	e7da      	b.n	692e <compute_mic+0x2e>
    6978:	00007045 	.word	0x00007045
    697c:	00006fd9 	.word	0x00006fd9
    6980:	0000689d 	.word	0x0000689d
    6984:	0000717d 	.word	0x0000717d
    6988:	0000e9e7 	.word	0x0000e9e7

0000698c <encrypt_pldmic>:
 */
void encrypt_pldmic(uint8_t *buffer,
		uint8_t *nonce,
		uint8_t mic_len,
		uint8_t pld_len)
{
    698c:	b5f0      	push	{r4, r5, r6, r7, lr}
    698e:	46d6      	mov	lr, sl
    6990:	464f      	mov	r7, r9
    6992:	4646      	mov	r6, r8
    6994:	b5c0      	push	{r6, r7, lr}
    6996:	b084      	sub	sp, #16
    6998:	0004      	movs	r4, r0
    699a:	000f      	movs	r7, r1
    699c:	0016      	movs	r6, r2
    699e:	001d      	movs	r5, r3
	uint8_t ctr;
	uint8_t i;
	uint8_t keystream[AES_BLOCKSIZE];
	uint8_t *keystreamptr;

	sal_aes_setup(NULL, AES_MODE_ECB, AES_DIR_ENCRYPT);
    69a0:	2200      	movs	r2, #0
    69a2:	2100      	movs	r1, #0
    69a4:	2000      	movs	r0, #0
    69a6:	4b31      	ldr	r3, [pc, #196]	; (6a6c <encrypt_pldmic+0xe0>)
    69a8:	4798      	blx	r3

	/* Init first keystream block. */
	nonce[AES_BLOCKSIZE - 1] = ctr = 1;
    69aa:	2301      	movs	r3, #1
    69ac:	73fb      	strb	r3, [r7, #15]

	if (pld_len > 0) {
    69ae:	2d00      	cmp	r5, #0
    69b0:	d106      	bne.n	69c0 <encrypt_pldmic+0x34>
{
    69b2:	2301      	movs	r3, #1
    69b4:	469a      	mov	sl, r3
				/* Prepare the keystream for MIC. */
				nonce[AES_BLOCKSIZE - 1] = 0;

				sal_aes_wrrd(nonce, keystream);
			} else {
				sal_aes_read(keystream);
    69b6:	4b2e      	ldr	r3, [pc, #184]	; (6a70 <encrypt_pldmic+0xe4>)
    69b8:	4699      	mov	r9, r3
				sal_aes_wrrd(nonce, keystream);
    69ba:	4b2e      	ldr	r3, [pc, #184]	; (6a74 <encrypt_pldmic+0xe8>)
    69bc:	4698      	mov	r8, r3
    69be:	e02e      	b.n	6a1e <encrypt_pldmic+0x92>
		sal_aes_wrrd(nonce, NULL);
    69c0:	2100      	movs	r1, #0
    69c2:	0038      	movs	r0, r7
    69c4:	4b2b      	ldr	r3, [pc, #172]	; (6a74 <encrypt_pldmic+0xe8>)
    69c6:	4798      	blx	r3
    69c8:	e7f3      	b.n	69b2 <encrypt_pldmic+0x26>
				sal_aes_read(keystream);
    69ca:	4668      	mov	r0, sp
    69cc:	47c8      	blx	r9
    69ce:	e02f      	b.n	6a30 <encrypt_pldmic+0xa4>
			}
		} else {
			/* Prepare the next keystream block. */
			nonce[AES_BLOCKSIZE - 1] = ++ctr;
    69d0:	4653      	mov	r3, sl
    69d2:	3301      	adds	r3, #1
    69d4:	b2db      	uxtb	r3, r3
    69d6:	469a      	mov	sl, r3
    69d8:	73fb      	strb	r3, [r7, #15]

			sal_aes_wrrd(nonce, keystream);
    69da:	4669      	mov	r1, sp
    69dc:	0038      	movs	r0, r7
    69de:	4b25      	ldr	r3, [pc, #148]	; (6a74 <encrypt_pldmic+0xe8>)
    69e0:	4798      	blx	r3
		}

		/* En/decrypt payload. */

		for (i = MIN(pld_len, AES_BLOCKSIZE), keystreamptr = keystream;
    69e2:	1c2b      	adds	r3, r5, #0
    69e4:	2d10      	cmp	r5, #16
    69e6:	d900      	bls.n	69ea <encrypt_pldmic+0x5e>
    69e8:	2310      	movs	r3, #16
    69ea:	b2db      	uxtb	r3, r3
				i--;
    69ec:	1e58      	subs	r0, r3, #1
    69ee:	b2c0      	uxtb	r0, r0
		for (i = MIN(pld_len, AES_BLOCKSIZE), keystreamptr = keystream;
    69f0:	2b00      	cmp	r3, #0
    69f2:	d105      	bne.n	6a00 <encrypt_pldmic+0x74>
    69f4:	e011      	b.n	6a1a <encrypt_pldmic+0x8e>
    69f6:	b2db      	uxtb	r3, r3
				i--;
    69f8:	1e58      	subs	r0, r3, #1
    69fa:	b2c0      	uxtb	r0, r0
		for (i = MIN(pld_len, AES_BLOCKSIZE), keystreamptr = keystream;
    69fc:	2b00      	cmp	r3, #0
    69fe:	d01c      	beq.n	6a3a <encrypt_pldmic+0xae>
    6a00:	3001      	adds	r0, #1
{
    6a02:	2300      	movs	r3, #0
		                /* */) {
			*buffer++ ^= *keystreamptr++;
    6a04:	466a      	mov	r2, sp
    6a06:	5c9a      	ldrb	r2, [r3, r2]
    6a08:	5ce1      	ldrb	r1, [r4, r3]
    6a0a:	404a      	eors	r2, r1
    6a0c:	54e2      	strb	r2, [r4, r3]
    6a0e:	3301      	adds	r3, #1
		for (i = MIN(pld_len, AES_BLOCKSIZE), keystreamptr = keystream;
    6a10:	4298      	cmp	r0, r3
    6a12:	d1f7      	bne.n	6a04 <encrypt_pldmic+0x78>
    6a14:	18e4      	adds	r4, r4, r3
		}

		if (pld_len <= AES_BLOCKSIZE) {
    6a16:	2d10      	cmp	r5, #16
    6a18:	d90f      	bls.n	6a3a <encrypt_pldmic+0xae>
			break;
		}

		pld_len -= AES_BLOCKSIZE;
    6a1a:	3d10      	subs	r5, #16
    6a1c:	b2ed      	uxtb	r5, r5
		if (pld_len <= AES_BLOCKSIZE) { /* Last block */
    6a1e:	2d10      	cmp	r5, #16
    6a20:	d8d6      	bhi.n	69d0 <encrypt_pldmic+0x44>
			if (mic_len) {
    6a22:	2e00      	cmp	r6, #0
    6a24:	d0d1      	beq.n	69ca <encrypt_pldmic+0x3e>
				nonce[AES_BLOCKSIZE - 1] = 0;
    6a26:	2300      	movs	r3, #0
    6a28:	73fb      	strb	r3, [r7, #15]
				sal_aes_wrrd(nonce, keystream);
    6a2a:	4669      	mov	r1, sp
    6a2c:	0038      	movs	r0, r7
    6a2e:	47c0      	blx	r8
		for (i = MIN(pld_len, AES_BLOCKSIZE), keystreamptr = keystream;
    6a30:	1c2b      	adds	r3, r5, #0
    6a32:	2d10      	cmp	r5, #16
    6a34:	d9df      	bls.n	69f6 <encrypt_pldmic+0x6a>
    6a36:	2310      	movs	r3, #16
    6a38:	e7dd      	b.n	69f6 <encrypt_pldmic+0x6a>
	}

	/* En/decrypt MIC. */

	if (mic_len) {
    6a3a:	2e00      	cmp	r6, #0
    6a3c:	d105      	bne.n	6a4a <encrypt_pldmic+0xbe>

		for (i = mic_len, keystreamptr = keystream; i--; /* */) {
			*buffer++ ^= *keystreamptr++;
		}
	}
}
    6a3e:	b004      	add	sp, #16
    6a40:	bc1c      	pop	{r2, r3, r4}
    6a42:	4690      	mov	r8, r2
    6a44:	4699      	mov	r9, r3
    6a46:	46a2      	mov	sl, r4
    6a48:	bdf0      	pop	{r4, r5, r6, r7, pc}
		sal_aes_read(keystream);
    6a4a:	4668      	mov	r0, sp
    6a4c:	4b08      	ldr	r3, [pc, #32]	; (6a70 <encrypt_pldmic+0xe4>)
    6a4e:	4798      	blx	r3
		for (i = mic_len, keystreamptr = keystream; i--; /* */) {
    6a50:	3e01      	subs	r6, #1
    6a52:	b2f2      	uxtb	r2, r6
    6a54:	3201      	adds	r2, #1
    6a56:	2300      	movs	r3, #0
			*buffer++ ^= *keystreamptr++;
    6a58:	4669      	mov	r1, sp
    6a5a:	5c59      	ldrb	r1, [r3, r1]
    6a5c:	5ce0      	ldrb	r0, [r4, r3]
    6a5e:	4041      	eors	r1, r0
    6a60:	54e1      	strb	r1, [r4, r3]
    6a62:	3301      	adds	r3, #1
		for (i = mic_len, keystreamptr = keystream; i--; /* */) {
    6a64:	4293      	cmp	r3, r2
    6a66:	d1f7      	bne.n	6a58 <encrypt_pldmic+0xcc>
    6a68:	e7e9      	b.n	6a3e <encrypt_pldmic+0xb2>
    6a6a:	46c0      	nop			; (mov r8, r8)
    6a6c:	00007045 	.word	0x00007045
    6a70:	0000717d 	.word	0x0000717d
    6a74:	00006fd9 	.word	0x00006fd9

00006a78 <MiMem_Alloc>:
*  or returns NULL if no memory available
*
* Note:			    none
********************************************************************/
uint8_t* MiMem_Alloc(uint8_t size)
{
    6a78:	b510      	push	{r4, lr}
    uint8_t loopIndex = 0;

    if (size <= MIMEM_BUFFER_SIZE)
    6a7a:	28a0      	cmp	r0, #160	; 0xa0
    6a7c:	d81c      	bhi.n	6ab8 <MiMem_Alloc+0x40>
    {
        for (loopIndex = 0; loopIndex < NUMBER_OF_MIMEM_BUFFERS; loopIndex++)
        {
            if (mimemBuffers[loopIndex].bufferFlag == false)
    6a7e:	23a4      	movs	r3, #164	; 0xa4
    6a80:	4a0e      	ldr	r2, [pc, #56]	; (6abc <MiMem_Alloc+0x44>)
    6a82:	5cd3      	ldrb	r3, [r2, r3]
    6a84:	2b00      	cmp	r3, #0
    6a86:	d00d      	beq.n	6aa4 <MiMem_Alloc+0x2c>
    6a88:	4b0d      	ldr	r3, [pc, #52]	; (6ac0 <MiMem_Alloc+0x48>)
    6a8a:	4a0e      	ldr	r2, [pc, #56]	; (6ac4 <MiMem_Alloc+0x4c>)
    6a8c:	189c      	adds	r4, r3, r2
    6a8e:	2201      	movs	r2, #1
    6a90:	0010      	movs	r0, r2
    6a92:	7819      	ldrb	r1, [r3, #0]
    6a94:	2900      	cmp	r1, #0
    6a96:	d006      	beq.n	6aa6 <MiMem_Alloc+0x2e>
    6a98:	3201      	adds	r2, #1
    6a9a:	33a8      	adds	r3, #168	; 0xa8
        for (loopIndex = 0; loopIndex < NUMBER_OF_MIMEM_BUFFERS; loopIndex++)
    6a9c:	42a3      	cmp	r3, r4
    6a9e:	d1f7      	bne.n	6a90 <MiMem_Alloc+0x18>
                return ((uint8_t *)mimemBuffers[loopIndex].MiMemBuffer);
            }
        }
    }
    //printf("\r\n MiMem Buffer Full/unavailable for given size");
    return NULL;
    6aa0:	2000      	movs	r0, #0
    6aa2:	e008      	b.n	6ab6 <MiMem_Alloc+0x3e>
            if (mimemBuffers[loopIndex].bufferFlag == false)
    6aa4:	2000      	movs	r0, #0
                mimemBuffers[loopIndex].bufferFlag = true;
    6aa6:	23a8      	movs	r3, #168	; 0xa8
    6aa8:	4343      	muls	r3, r0
    6aaa:	4804      	ldr	r0, [pc, #16]	; (6abc <MiMem_Alloc+0x44>)
    6aac:	18c0      	adds	r0, r0, r3
    6aae:	0003      	movs	r3, r0
    6ab0:	33a4      	adds	r3, #164	; 0xa4
    6ab2:	2201      	movs	r2, #1
    6ab4:	701a      	strb	r2, [r3, #0]
}
    6ab6:	bd10      	pop	{r4, pc}
    return NULL;
    6ab8:	2000      	movs	r0, #0
    6aba:	e7fc      	b.n	6ab6 <MiMem_Alloc+0x3e>
    6abc:	20001d48 	.word	0x20001d48
    6ac0:	20001e94 	.word	0x20001e94
    6ac4:	00001308 	.word	0x00001308

00006ac8 <MiMem_Free>:
* the given memory else returns error
*
* Note:			    none
********************************************************************/
uint8_t MiMem_Free(uint8_t* buffPtr)
{
    6ac8:	b530      	push	{r4, r5, lr}
    6aca:	4b0d      	ldr	r3, [pc, #52]	; (6b00 <MiMem_Free+0x38>)
    6acc:	2200      	movs	r2, #0
    6ace:	e003      	b.n	6ad8 <MiMem_Free+0x10>
    6ad0:	3201      	adds	r2, #1
    6ad2:	33a8      	adds	r3, #168	; 0xa8
	uint8_t loopIndex = 0;
	for (loopIndex = 0; loopIndex < NUMBER_OF_MIMEM_BUFFERS; loopIndex++)
    6ad4:	2a1e      	cmp	r2, #30
    6ad6:	d010      	beq.n	6afa <MiMem_Free+0x32>
	{
		if ((mimemBuffers[loopIndex].bufferFlag == true) &&
    6ad8:	0015      	movs	r5, r2
    6ada:	0019      	movs	r1, r3
    6adc:	31a4      	adds	r1, #164	; 0xa4
    6ade:	7809      	ldrb	r1, [r1, #0]
    6ae0:	2900      	cmp	r1, #0
    6ae2:	d0f5      	beq.n	6ad0 <MiMem_Free+0x8>
    6ae4:	4298      	cmp	r0, r3
    6ae6:	d1f3      	bne.n	6ad0 <MiMem_Free+0x8>
		   ((uint8_t *)mimemBuffers[loopIndex].MiMemBuffer == buffPtr))
		{
			//printf("\r\n MiMem Buffer Free: %d", loopIndex);
			mimemBuffers[loopIndex].bufferFlag = false;
    6ae8:	23a8      	movs	r3, #168	; 0xa8
    6aea:	435d      	muls	r5, r3
    6aec:	4b04      	ldr	r3, [pc, #16]	; (6b00 <MiMem_Free+0x38>)
    6aee:	195d      	adds	r5, r3, r5
    6af0:	35a4      	adds	r5, #164	; 0xa4
    6af2:	2200      	movs	r2, #0
    6af4:	702a      	strb	r2, [r5, #0]
			return 0;
    6af6:	2000      	movs	r0, #0
    6af8:	e000      	b.n	6afc <MiMem_Free+0x34>
		}
	}
	//printf("\r\n MiMem Buffer Already Free");
	return 0xff;
    6afa:	20ff      	movs	r0, #255	; 0xff
}
    6afc:	bd30      	pop	{r4, r5, pc}
    6afe:	46c0      	nop			; (mov r8, r8)
    6b00:	20001d48 	.word	0x20001d48

00006b04 <MiMem_PercentageOfFreeBuffers>:


uint8_t MiMem_PercentageOfFreeBuffers(void)
{
    6b04:	b510      	push	{r4, lr}
    6b06:	4b0b      	ldr	r3, [pc, #44]	; (6b34 <MiMem_PercentageOfFreeBuffers+0x30>)
    6b08:	4a0b      	ldr	r2, [pc, #44]	; (6b38 <MiMem_PercentageOfFreeBuffers+0x34>)
    6b0a:	1899      	adds	r1, r3, r2
	uint8_t loopIndex = 0;
	uint8_t numUsedBuffers = 0;
    6b0c:	2000      	movs	r0, #0
    6b0e:	e002      	b.n	6b16 <MiMem_PercentageOfFreeBuffers+0x12>
    6b10:	33a8      	adds	r3, #168	; 0xa8
	for (loopIndex = 0; loopIndex < NUMBER_OF_MIMEM_BUFFERS; loopIndex++)
    6b12:	428b      	cmp	r3, r1
    6b14:	d005      	beq.n	6b22 <MiMem_PercentageOfFreeBuffers+0x1e>
	{
		if (mimemBuffers[loopIndex].bufferFlag == true)
    6b16:	781a      	ldrb	r2, [r3, #0]
    6b18:	2a00      	cmp	r2, #0
    6b1a:	d0f9      	beq.n	6b10 <MiMem_PercentageOfFreeBuffers+0xc>
		{
			numUsedBuffers++;
    6b1c:	3001      	adds	r0, #1
    6b1e:	b2c0      	uxtb	r0, r0
    6b20:	e7f6      	b.n	6b10 <MiMem_PercentageOfFreeBuffers+0xc>
		}
	}
	return ((NUMBER_OF_MIMEM_BUFFERS - numUsedBuffers) * 100) / NUMBER_OF_MIMEM_BUFFERS;
    6b22:	231e      	movs	r3, #30
    6b24:	1a1b      	subs	r3, r3, r0
    6b26:	2064      	movs	r0, #100	; 0x64
    6b28:	4358      	muls	r0, r3
    6b2a:	211e      	movs	r1, #30
    6b2c:	4b03      	ldr	r3, [pc, #12]	; (6b3c <MiMem_PercentageOfFreeBuffers+0x38>)
    6b2e:	4798      	blx	r3
    6b30:	b2c0      	uxtb	r0, r0
    6b32:	bd10      	pop	{r4, pc}
    6b34:	20001dec 	.word	0x20001dec
    6b38:	000013b0 	.word	0x000013b0
    6b3c:	0000ce8d 	.word	0x0000ce8d

00006b40 <miQueueReadOrRemove>:
 *         removed or read, otherwise NULL is returned.
 * \ingroup group_qmm
 */
static miQueueBuffer_t *miQueueReadOrRemove(MiQueue_t *q,
						buffer_mode_t mode,search_t *search)
{
    6b40:	b5f0      	push	{r4, r5, r6, r7, lr}
    6b42:	46c6      	mov	lr, r8
    6b44:	b500      	push	{lr}
    6b46:	0007      	movs	r7, r0
    6b48:	4688      	mov	r8, r1
    6b4a:	0015      	movs	r5, r2
  __ASM volatile ("cpsid i" : : : "memory");
    6b4c:	b672      	cpsid	i
  __ASM volatile ("dmb");
    6b4e:	f3bf 8f5f 	dmb	sy
	miQueueBuffer_t *buffer_current = NULL;
	miQueueBuffer_t *buffer_previous;

	cpu_irq_disable();
    6b52:	2200      	movs	r2, #0
    6b54:	4b1f      	ldr	r3, [pc, #124]	; (6bd4 <miQueueReadOrRemove+0x94>)
    6b56:	701a      	strb	r2, [r3, #0]
	/* Check whether queue is empty */
	if (q->size != 0) {
    6b58:	7a03      	ldrb	r3, [r0, #8]
    6b5a:	2b00      	cmp	r3, #0
    6b5c:	d037      	beq.n	6bce <miQueueReadOrRemove+0x8e>
		buffer_current = q->head;
    6b5e:	6804      	ldr	r4, [r0, #0]
		buffer_previous = q->head;

		/* First get buffer matching with criteria */
		if (NULL != search) {
    6b60:	2d00      	cmp	r5, #0
    6b62:	d019      	beq.n	6b98 <miQueueReadOrRemove+0x58>
			uint8_t match;
			/* Search for all buffers in the queue */
			while (NULL != buffer_current) {
    6b64:	2c00      	cmp	r4, #0
    6b66:	d00c      	beq.n	6b82 <miQueueReadOrRemove+0x42>
    6b68:	0026      	movs	r6, r4
    6b6a:	e000      	b.n	6b6e <miQueueReadOrRemove+0x2e>
					/* Break, if search criteria matches */
					break;
				}

				buffer_previous = buffer_current;
				buffer_current = buffer_current->nextItem;
    6b6c:	001c      	movs	r4, r3
				match = search->criteria_func(
    6b6e:	6869      	ldr	r1, [r5, #4]
    6b70:	6860      	ldr	r0, [r4, #4]
    6b72:	682b      	ldr	r3, [r5, #0]
    6b74:	4798      	blx	r3
				if (match) {
    6b76:	2800      	cmp	r0, #0
    6b78:	d10f      	bne.n	6b9a <miQueueReadOrRemove+0x5a>
				buffer_current = buffer_current->nextItem;
    6b7a:	6823      	ldr	r3, [r4, #0]
    6b7c:	0026      	movs	r6, r4
			while (NULL != buffer_current) {
    6b7e:	2b00      	cmp	r3, #0
    6b80:	d1f4      	bne.n	6b6c <miQueueReadOrRemove+0x2c>
	miQueueBuffer_t *buffer_current = NULL;
    6b82:	2400      	movs	r4, #0
				**/
			}
		}
	} /* q->size != 0 */

	cpu_irq_enable();
    6b84:	2201      	movs	r2, #1
    6b86:	4b13      	ldr	r3, [pc, #76]	; (6bd4 <miQueueReadOrRemove+0x94>)
    6b88:	701a      	strb	r2, [r3, #0]
    6b8a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    6b8e:	b662      	cpsie	i

	/* Return the buffer. note that pointer to header of buffer is returned
	**/
	return (buffer_current);
} /* queue_read_or_remove */
    6b90:	0020      	movs	r0, r4
    6b92:	bc04      	pop	{r2}
    6b94:	4690      	mov	r8, r2
    6b96:	bdf0      	pop	{r4, r5, r6, r7, pc}
		buffer_previous = q->head;
    6b98:	0026      	movs	r6, r4
		if (NULL != buffer_current) {
    6b9a:	2c00      	cmp	r4, #0
    6b9c:	d0f2      	beq.n	6b84 <miQueueReadOrRemove+0x44>
			if (REMOVE_MODE == mode) {
    6b9e:	4643      	mov	r3, r8
    6ba0:	2b00      	cmp	r3, #0
    6ba2:	d1ef      	bne.n	6b84 <miQueueReadOrRemove+0x44>
				if (buffer_current == q->head) {
    6ba4:	683b      	ldr	r3, [r7, #0]
    6ba6:	429c      	cmp	r4, r3
    6ba8:	d00c      	beq.n	6bc4 <miQueueReadOrRemove+0x84>
						= buffer_current->nextItem;
    6baa:	6823      	ldr	r3, [r4, #0]
    6bac:	6033      	str	r3, [r6, #0]
				if (buffer_current == q->tail) {
    6bae:	687b      	ldr	r3, [r7, #4]
    6bb0:	429c      	cmp	r4, r3
    6bb2:	d00a      	beq.n	6bca <miQueueReadOrRemove+0x8a>
				q->size--;
    6bb4:	7a3b      	ldrb	r3, [r7, #8]
    6bb6:	3b01      	subs	r3, #1
    6bb8:	723b      	strb	r3, [r7, #8]
				if (NULL == q->head) {
    6bba:	683b      	ldr	r3, [r7, #0]
    6bbc:	2b00      	cmp	r3, #0
    6bbe:	d1e1      	bne.n	6b84 <miQueueReadOrRemove+0x44>
					q->tail = NULL;
    6bc0:	607b      	str	r3, [r7, #4]
    6bc2:	e7df      	b.n	6b84 <miQueueReadOrRemove+0x44>
					q->head = buffer_current->nextItem;
    6bc4:	6823      	ldr	r3, [r4, #0]
    6bc6:	603b      	str	r3, [r7, #0]
    6bc8:	e7f1      	b.n	6bae <miQueueReadOrRemove+0x6e>
					q->tail = buffer_previous;
    6bca:	607e      	str	r6, [r7, #4]
    6bcc:	e7f2      	b.n	6bb4 <miQueueReadOrRemove+0x74>
	miQueueBuffer_t *buffer_current = NULL;
    6bce:	2400      	movs	r4, #0
    6bd0:	e7d8      	b.n	6b84 <miQueueReadOrRemove+0x44>
    6bd2:	46c0      	nop			; (mov r8, r8)
    6bd4:	2000000a 	.word	0x2000000a

00006bd8 <miQueueInit>:
	q->head = NULL;
    6bd8:	2300      	movs	r3, #0
    6bda:	6003      	str	r3, [r0, #0]
	q->tail = NULL;
    6bdc:	6043      	str	r3, [r0, #4]
	q->size = 0;
    6bde:	7203      	strb	r3, [r0, #8]
}
    6be0:	4770      	bx	lr
	...

00006be4 <miQueueAppend>:
  __ASM volatile ("cpsid i" : : : "memory");
    6be4:	b672      	cpsid	i
    6be6:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    6bea:	2200      	movs	r2, #0
    6bec:	4b0a      	ldr	r3, [pc, #40]	; (6c18 <miQueueAppend+0x34>)
    6bee:	701a      	strb	r2, [r3, #0]
		if (q->size == 0) {
    6bf0:	7a03      	ldrb	r3, [r0, #8]
    6bf2:	2b00      	cmp	r3, #0
    6bf4:	d00e      	beq.n	6c14 <miQueueAppend+0x30>
			q->tail->nextItem = buf;
    6bf6:	6843      	ldr	r3, [r0, #4]
    6bf8:	6019      	str	r1, [r3, #0]
		q->tail = buf;
    6bfa:	6041      	str	r1, [r0, #4]
		buf->nextItem = NULL;
    6bfc:	2300      	movs	r3, #0
    6bfe:	600b      	str	r3, [r1, #0]
		q->size++;
    6c00:	7a03      	ldrb	r3, [r0, #8]
    6c02:	3301      	adds	r3, #1
    6c04:	7203      	strb	r3, [r0, #8]
	cpu_irq_enable();
    6c06:	2201      	movs	r2, #1
    6c08:	4b03      	ldr	r3, [pc, #12]	; (6c18 <miQueueAppend+0x34>)
    6c0a:	701a      	strb	r2, [r3, #0]
    6c0c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    6c10:	b662      	cpsie	i
} /* miQueueAppend */
    6c12:	4770      	bx	lr
			q->head = buf;
    6c14:	6001      	str	r1, [r0, #0]
    6c16:	e7f0      	b.n	6bfa <miQueueAppend+0x16>
    6c18:	2000000a 	.word	0x2000000a

00006c1c <miQueueRemove>:
 *
 * @return Pointer to the buffer header, if the buffer is
 * successfully removed, NULL otherwise.
 */
miQueueBuffer_t *miQueueRemove(MiQueue_t *q, search_t *search)
{
    6c1c:	b510      	push	{r4, lr}
    6c1e:	000a      	movs	r2, r1
	return (miQueueReadOrRemove(q, REMOVE_MODE, search));
    6c20:	2100      	movs	r1, #0
    6c22:	4b01      	ldr	r3, [pc, #4]	; (6c28 <miQueueRemove+0xc>)
    6c24:	4798      	blx	r3
}
    6c26:	bd10      	pop	{r4, pc}
    6c28:	00006b41 	.word	0x00006b41

00006c2c <placeTimer>:
}

/*************************************************************************//**
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
    6c2c:	b530      	push	{r4, r5, lr}
	if (timers) {
    6c2e:	4b14      	ldr	r3, [pc, #80]	; (6c80 <placeTimer+0x54>)
    6c30:	681d      	ldr	r5, [r3, #0]
    6c32:	2d00      	cmp	r5, #0
    6c34:	d01c      	beq.n	6c70 <placeTimer+0x44>
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;
    6c36:	6882      	ldr	r2, [r0, #8]

		for (SYS_Timer_t *t = timers; t; t = t->next) {
			if (timeout < t->timeout) {
    6c38:	6869      	ldr	r1, [r5, #4]
    6c3a:	428a      	cmp	r2, r1
    6c3c:	d309      	bcc.n	6c52 <placeTimer+0x26>
    6c3e:	002c      	movs	r4, r5
				t->timeout -= timeout;
				break;
			} else {
				timeout -= t->timeout;
    6c40:	1a52      	subs	r2, r2, r1
		for (SYS_Timer_t *t = timers; t; t = t->next) {
    6c42:	6823      	ldr	r3, [r4, #0]
    6c44:	2b00      	cmp	r3, #0
    6c46:	d008      	beq.n	6c5a <placeTimer+0x2e>
			if (timeout < t->timeout) {
    6c48:	6859      	ldr	r1, [r3, #4]
    6c4a:	4291      	cmp	r1, r2
    6c4c:	d803      	bhi.n	6c56 <placeTimer+0x2a>
		for (SYS_Timer_t *t = timers; t; t = t->next) {
    6c4e:	001c      	movs	r4, r3
    6c50:	e7f6      	b.n	6c40 <placeTimer+0x14>
    6c52:	002b      	movs	r3, r5
		SYS_Timer_t *prev = NULL;
    6c54:	2400      	movs	r4, #0
				t->timeout -= timeout;
    6c56:	1a89      	subs	r1, r1, r2
    6c58:	6059      	str	r1, [r3, #4]
			}

			prev = t;
		}

		timer->timeout = timeout;
    6c5a:	6042      	str	r2, [r0, #4]

		if (prev) {
    6c5c:	2c00      	cmp	r4, #0
    6c5e:	d003      	beq.n	6c68 <placeTimer+0x3c>
			timer->next = prev->next;
    6c60:	6823      	ldr	r3, [r4, #0]
    6c62:	6003      	str	r3, [r0, #0]
			prev->next = timer;
    6c64:	6020      	str	r0, [r4, #0]
	} else {
		timer->next = NULL;
		timer->timeout = timer->interval;
		timers = timer;
	}
}
    6c66:	bd30      	pop	{r4, r5, pc}
			timer->next = timers;
    6c68:	6005      	str	r5, [r0, #0]
			timers = timer;
    6c6a:	4b05      	ldr	r3, [pc, #20]	; (6c80 <placeTimer+0x54>)
    6c6c:	6018      	str	r0, [r3, #0]
    6c6e:	e7fa      	b.n	6c66 <placeTimer+0x3a>
		timer->next = NULL;
    6c70:	2300      	movs	r3, #0
    6c72:	6003      	str	r3, [r0, #0]
		timer->timeout = timer->interval;
    6c74:	6883      	ldr	r3, [r0, #8]
    6c76:	6043      	str	r3, [r0, #4]
		timers = timer;
    6c78:	4b01      	ldr	r3, [pc, #4]	; (6c80 <placeTimer+0x54>)
    6c7a:	6018      	str	r0, [r3, #0]
}
    6c7c:	e7f3      	b.n	6c66 <placeTimer+0x3a>
    6c7e:	46c0      	nop			; (mov r8, r8)
    6c80:	200003a4 	.word	0x200003a4

00006c84 <SYS_HwExpiry_Cb>:

/*****************************************************************************
*****************************************************************************/
void SYS_HwExpiry_Cb(void)
{
    6c84:	b510      	push	{r4, lr}
	SysTimerIrqCount++;
    6c86:	4a04      	ldr	r2, [pc, #16]	; (6c98 <SYS_HwExpiry_Cb+0x14>)
    6c88:	7813      	ldrb	r3, [r2, #0]
    6c8a:	3301      	adds	r3, #1
    6c8c:	b2db      	uxtb	r3, r3
    6c8e:	7013      	strb	r3, [r2, #0]
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    6c90:	4802      	ldr	r0, [pc, #8]	; (6c9c <SYS_HwExpiry_Cb+0x18>)
    6c92:	4b03      	ldr	r3, [pc, #12]	; (6ca0 <SYS_HwExpiry_Cb+0x1c>)
    6c94:	4798      	blx	r3
}
    6c96:	bd10      	pop	{r4, pc}
    6c98:	200030f8 	.word	0x200030f8
    6c9c:	00002710 	.word	0x00002710
    6ca0:	00008b65 	.word	0x00008b65

00006ca4 <SYS_TimerInit>:
{
    6ca4:	b510      	push	{r4, lr}
	SysTimerIrqCount = 0;
    6ca6:	2400      	movs	r4, #0
    6ca8:	4b06      	ldr	r3, [pc, #24]	; (6cc4 <SYS_TimerInit+0x20>)
    6caa:	701c      	strb	r4, [r3, #0]
	set_common_tc_expiry_callback(SYS_HwExpiry_Cb);
    6cac:	4806      	ldr	r0, [pc, #24]	; (6cc8 <SYS_TimerInit+0x24>)
    6cae:	4b07      	ldr	r3, [pc, #28]	; (6ccc <SYS_TimerInit+0x28>)
    6cb0:	4798      	blx	r3
	common_tc_init();
    6cb2:	4b07      	ldr	r3, [pc, #28]	; (6cd0 <SYS_TimerInit+0x2c>)
    6cb4:	4798      	blx	r3
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    6cb6:	4807      	ldr	r0, [pc, #28]	; (6cd4 <SYS_TimerInit+0x30>)
    6cb8:	4b07      	ldr	r3, [pc, #28]	; (6cd8 <SYS_TimerInit+0x34>)
    6cba:	4798      	blx	r3
	timers = NULL;
    6cbc:	4b07      	ldr	r3, [pc, #28]	; (6cdc <SYS_TimerInit+0x38>)
    6cbe:	601c      	str	r4, [r3, #0]
}
    6cc0:	bd10      	pop	{r4, pc}
    6cc2:	46c0      	nop			; (mov r8, r8)
    6cc4:	200030f8 	.word	0x200030f8
    6cc8:	00006c85 	.word	0x00006c85
    6ccc:	00008c55 	.word	0x00008c55
    6cd0:	00008bd1 	.word	0x00008bd1
    6cd4:	00002710 	.word	0x00002710
    6cd8:	00008b65 	.word	0x00008b65
    6cdc:	200003a4 	.word	0x200003a4

00006ce0 <SYS_TimerStop>:
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    6ce0:	4b0e      	ldr	r3, [pc, #56]	; (6d1c <SYS_TimerStop+0x3c>)
    6ce2:	681a      	ldr	r2, [r3, #0]
    6ce4:	2a00      	cmp	r2, #0
    6ce6:	d014      	beq.n	6d12 <SYS_TimerStop+0x32>
		if (t == timer) {
    6ce8:	4282      	cmp	r2, r0
    6cea:	d013      	beq.n	6d14 <SYS_TimerStop+0x34>
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    6cec:	6813      	ldr	r3, [r2, #0]
    6cee:	2b00      	cmp	r3, #0
    6cf0:	d00f      	beq.n	6d12 <SYS_TimerStop+0x32>
		if (t == timer) {
    6cf2:	4298      	cmp	r0, r3
    6cf4:	d001      	beq.n	6cfa <SYS_TimerStop+0x1a>
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    6cf6:	001a      	movs	r2, r3
    6cf8:	e7f8      	b.n	6cec <SYS_TimerStop+0xc>
			if (prev) {
    6cfa:	2a00      	cmp	r2, #0
    6cfc:	d00a      	beq.n	6d14 <SYS_TimerStop+0x34>
				prev->next = t->next;
    6cfe:	6803      	ldr	r3, [r0, #0]
    6d00:	6013      	str	r3, [r2, #0]
			if (t->next) {
    6d02:	6803      	ldr	r3, [r0, #0]
    6d04:	2b00      	cmp	r3, #0
    6d06:	d004      	beq.n	6d12 <SYS_TimerStop+0x32>
				t->next->timeout += timer->timeout;
    6d08:	6842      	ldr	r2, [r0, #4]
    6d0a:	6859      	ldr	r1, [r3, #4]
    6d0c:	468c      	mov	ip, r1
    6d0e:	4462      	add	r2, ip
    6d10:	605a      	str	r2, [r3, #4]
}
    6d12:	4770      	bx	lr
				timers = t->next;
    6d14:	4b01      	ldr	r3, [pc, #4]	; (6d1c <SYS_TimerStop+0x3c>)
    6d16:	6802      	ldr	r2, [r0, #0]
    6d18:	601a      	str	r2, [r3, #0]
    6d1a:	e7f2      	b.n	6d02 <SYS_TimerStop+0x22>
    6d1c:	200003a4 	.word	0x200003a4

00006d20 <SYS_TimerStarted>:
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    6d20:	4b09      	ldr	r3, [pc, #36]	; (6d48 <SYS_TimerStarted+0x28>)
    6d22:	681b      	ldr	r3, [r3, #0]
    6d24:	2b00      	cmp	r3, #0
    6d26:	d00a      	beq.n	6d3e <SYS_TimerStarted+0x1e>
		if (t == timer) {
    6d28:	4283      	cmp	r3, r0
    6d2a:	d00a      	beq.n	6d42 <SYS_TimerStarted+0x22>
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    6d2c:	681b      	ldr	r3, [r3, #0]
    6d2e:	2b00      	cmp	r3, #0
    6d30:	d003      	beq.n	6d3a <SYS_TimerStarted+0x1a>
		if (t == timer) {
    6d32:	4298      	cmp	r0, r3
    6d34:	d1fa      	bne.n	6d2c <SYS_TimerStarted+0xc>
			return true;
    6d36:	2001      	movs	r0, #1
    6d38:	e000      	b.n	6d3c <SYS_TimerStarted+0x1c>
	return false;
    6d3a:	2000      	movs	r0, #0
}
    6d3c:	4770      	bx	lr
	return false;
    6d3e:	2000      	movs	r0, #0
    6d40:	e7fc      	b.n	6d3c <SYS_TimerStarted+0x1c>
			return true;
    6d42:	2001      	movs	r0, #1
    6d44:	e7fa      	b.n	6d3c <SYS_TimerStarted+0x1c>
    6d46:	46c0      	nop			; (mov r8, r8)
    6d48:	200003a4 	.word	0x200003a4

00006d4c <SYS_TimerStart>:
{
    6d4c:	b510      	push	{r4, lr}
    6d4e:	0004      	movs	r4, r0
	if (!SYS_TimerStarted(timer)) {
    6d50:	4b04      	ldr	r3, [pc, #16]	; (6d64 <SYS_TimerStart+0x18>)
    6d52:	4798      	blx	r3
    6d54:	2800      	cmp	r0, #0
    6d56:	d000      	beq.n	6d5a <SYS_TimerStart+0xe>
}
    6d58:	bd10      	pop	{r4, pc}
		placeTimer(timer);
    6d5a:	0020      	movs	r0, r4
    6d5c:	4b02      	ldr	r3, [pc, #8]	; (6d68 <SYS_TimerStart+0x1c>)
    6d5e:	4798      	blx	r3
}
    6d60:	e7fa      	b.n	6d58 <SYS_TimerStart+0xc>
    6d62:	46c0      	nop			; (mov r8, r8)
    6d64:	00006d21 	.word	0x00006d21
    6d68:	00006c2d 	.word	0x00006c2d

00006d6c <SYS_TimerTaskHandler>:
{
    6d6c:	b5f0      	push	{r4, r5, r6, r7, lr}
    6d6e:	b083      	sub	sp, #12
	if (0 == SysTimerIrqCount) {
    6d70:	4b1d      	ldr	r3, [pc, #116]	; (6de8 <SYS_TimerTaskHandler+0x7c>)
    6d72:	781b      	ldrb	r3, [r3, #0]
    6d74:	2b00      	cmp	r3, #0
    6d76:	d035      	beq.n	6de4 <SYS_TimerTaskHandler+0x78>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    6d78:	f3ef 8210 	mrs	r2, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    6d7c:	4253      	negs	r3, r2
    6d7e:	4153      	adcs	r3, r2
    6d80:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    6d82:	b672      	cpsid	i
    6d84:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    6d88:	2100      	movs	r1, #0
    6d8a:	4b18      	ldr	r3, [pc, #96]	; (6dec <SYS_TimerTaskHandler+0x80>)
    6d8c:	7019      	strb	r1, [r3, #0]
	return flags;
    6d8e:	9801      	ldr	r0, [sp, #4]
	cnt = SysTimerIrqCount;
    6d90:	4a15      	ldr	r2, [pc, #84]	; (6de8 <SYS_TimerTaskHandler+0x7c>)
    6d92:	7813      	ldrb	r3, [r2, #0]
    6d94:	b2db      	uxtb	r3, r3
	SysTimerIrqCount = 0;
    6d96:	7011      	strb	r1, [r2, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    6d98:	2800      	cmp	r0, #0
    6d9a:	d005      	beq.n	6da8 <SYS_TimerTaskHandler+0x3c>
		cpu_irq_enable();
    6d9c:	3101      	adds	r1, #1
    6d9e:	4a13      	ldr	r2, [pc, #76]	; (6dec <SYS_TimerTaskHandler+0x80>)
    6da0:	7011      	strb	r1, [r2, #0]
    6da2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    6da6:	b662      	cpsie	i
	elapsed = cnt * SYS_TIMER_INTERVAL;
    6da8:	009d      	lsls	r5, r3, #2
    6daa:	18ed      	adds	r5, r5, r3
    6dac:	006d      	lsls	r5, r5, #1
	while (timers && (timers->timeout <= elapsed)) {
    6dae:	4e10      	ldr	r6, [pc, #64]	; (6df0 <SYS_TimerTaskHandler+0x84>)
		timers = timers->next;
    6db0:	0037      	movs	r7, r6
	while (timers && (timers->timeout <= elapsed)) {
    6db2:	e005      	b.n	6dc0 <SYS_TimerTaskHandler+0x54>
			placeTimer(timer);
    6db4:	0020      	movs	r0, r4
    6db6:	4b0f      	ldr	r3, [pc, #60]	; (6df4 <SYS_TimerTaskHandler+0x88>)
    6db8:	4798      	blx	r3
    6dba:	e00d      	b.n	6dd8 <SYS_TimerTaskHandler+0x6c>
			timer->handler(timer);
    6dbc:	0020      	movs	r0, r4
    6dbe:	4798      	blx	r3
	while (timers && (timers->timeout <= elapsed)) {
    6dc0:	6834      	ldr	r4, [r6, #0]
    6dc2:	2c00      	cmp	r4, #0
    6dc4:	d00e      	beq.n	6de4 <SYS_TimerTaskHandler+0x78>
    6dc6:	6863      	ldr	r3, [r4, #4]
    6dc8:	429d      	cmp	r5, r3
    6dca:	d309      	bcc.n	6de0 <SYS_TimerTaskHandler+0x74>
		elapsed -= timers->timeout;
    6dcc:	1aed      	subs	r5, r5, r3
		timers = timers->next;
    6dce:	6823      	ldr	r3, [r4, #0]
    6dd0:	603b      	str	r3, [r7, #0]
		if (SYS_TIMER_PERIODIC_MODE == timer->mode) {
    6dd2:	7b23      	ldrb	r3, [r4, #12]
    6dd4:	2b01      	cmp	r3, #1
    6dd6:	d0ed      	beq.n	6db4 <SYS_TimerTaskHandler+0x48>
		if (timer->handler) {
    6dd8:	6923      	ldr	r3, [r4, #16]
    6dda:	2b00      	cmp	r3, #0
    6ddc:	d1ee      	bne.n	6dbc <SYS_TimerTaskHandler+0x50>
    6dde:	e7ef      	b.n	6dc0 <SYS_TimerTaskHandler+0x54>
		timers->timeout -= elapsed;
    6de0:	1b5d      	subs	r5, r3, r5
    6de2:	6065      	str	r5, [r4, #4]
}
    6de4:	b003      	add	sp, #12
    6de6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6de8:	200030f8 	.word	0x200030f8
    6dec:	2000000a 	.word	0x2000000a
    6df0:	200003a4 	.word	0x200003a4
    6df4:	00006c2d 	.word	0x00006c2d

00006df8 <tc_cca_callback>:
}

/*! \brief  hw timer compare callback
 */
static void tc_cca_callback(struct tc_module *const module_instance)
{
    6df8:	b510      	push	{r4, lr}
	tmr_cca_callback();
    6dfa:	4b01      	ldr	r3, [pc, #4]	; (6e00 <tc_cca_callback+0x8>)
    6dfc:	4798      	blx	r3
}
    6dfe:	bd10      	pop	{r4, pc}
    6e00:	00008c39 	.word	0x00008c39

00006e04 <tc_ovf_callback>:
{
    6e04:	b510      	push	{r4, lr}
	tmr_ovf_callback();
    6e06:	4b01      	ldr	r3, [pc, #4]	; (6e0c <tc_ovf_callback+0x8>)
    6e08:	4798      	blx	r3
}
    6e0a:	bd10      	pop	{r4, pc}
    6e0c:	00008bf1 	.word	0x00008bf1

00006e10 <tmr_read_count>:
{
    6e10:	b510      	push	{r4, lr}
	return ((uint16_t)tc_get_count_value(&module_inst));
    6e12:	4802      	ldr	r0, [pc, #8]	; (6e1c <tmr_read_count+0xc>)
    6e14:	4b02      	ldr	r3, [pc, #8]	; (6e20 <tmr_read_count+0x10>)
    6e16:	4798      	blx	r3
    6e18:	b280      	uxth	r0, r0
}
    6e1a:	bd10      	pop	{r4, pc}
    6e1c:	20003130 	.word	0x20003130
    6e20:	00005665 	.word	0x00005665

00006e24 <tmr_disable_cc_interrupt>:
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(1);
    6e24:	4b03      	ldr	r3, [pc, #12]	; (6e34 <tmr_disable_cc_interrupt+0x10>)
    6e26:	2110      	movs	r1, #16
    6e28:	681a      	ldr	r2, [r3, #0]
    6e2a:	7311      	strb	r1, [r2, #12]
		module->enable_callback_mask &= ~TC_INTFLAG_MC(1);
    6e2c:	7e5a      	ldrb	r2, [r3, #25]
    6e2e:	438a      	bics	r2, r1
    6e30:	765a      	strb	r2, [r3, #25]
}
    6e32:	4770      	bx	lr
    6e34:	20003130 	.word	0x20003130

00006e38 <tmr_enable_cc_interrupt>:
{
    6e38:	b510      	push	{r4, lr}
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    6e3a:	4c0a      	ldr	r4, [pc, #40]	; (6e64 <tmr_enable_cc_interrupt+0x2c>)
    6e3c:	6820      	ldr	r0, [r4, #0]
    6e3e:	4b0a      	ldr	r3, [pc, #40]	; (6e68 <tmr_enable_cc_interrupt+0x30>)
    6e40:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    6e42:	4b0a      	ldr	r3, [pc, #40]	; (6e6c <tmr_enable_cc_interrupt+0x34>)
    6e44:	5c1b      	ldrb	r3, [r3, r0]
    6e46:	221f      	movs	r2, #31
    6e48:	401a      	ands	r2, r3
    6e4a:	2301      	movs	r3, #1
    6e4c:	4093      	lsls	r3, r2
    6e4e:	4a08      	ldr	r2, [pc, #32]	; (6e70 <tmr_enable_cc_interrupt+0x38>)
    6e50:	6013      	str	r3, [r2, #0]
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    6e52:	7e63      	ldrb	r3, [r4, #25]
    6e54:	2210      	movs	r2, #16
    6e56:	4313      	orrs	r3, r2
    6e58:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    6e5a:	6823      	ldr	r3, [r4, #0]
    6e5c:	2210      	movs	r2, #16
    6e5e:	735a      	strb	r2, [r3, #13]
}
    6e60:	bd10      	pop	{r4, pc}
    6e62:	46c0      	nop			; (mov r8, r8)
    6e64:	20003130 	.word	0x20003130
    6e68:	000053f1 	.word	0x000053f1
    6e6c:	00010da4 	.word	0x00010da4
    6e70:	e000e100 	.word	0xe000e100

00006e74 <tmr_write_cmpreg>:
{
    6e74:	b510      	push	{r4, lr}
    6e76:	0002      	movs	r2, r0
	tc_set_compare_value(&module_inst, TC_COMPARE_CAPTURE_CHANNEL_0,
    6e78:	2100      	movs	r1, #0
    6e7a:	4802      	ldr	r0, [pc, #8]	; (6e84 <tmr_write_cmpreg+0x10>)
    6e7c:	4b02      	ldr	r3, [pc, #8]	; (6e88 <tmr_write_cmpreg+0x14>)
    6e7e:	4798      	blx	r3
}
    6e80:	bd10      	pop	{r4, pc}
    6e82:	46c0      	nop			; (mov r8, r8)
    6e84:	20003130 	.word	0x20003130
    6e88:	00005691 	.word	0x00005691

00006e8c <tmr_init>:

/*! \brief  to initialize hw timer
 */
uint8_t tmr_init(void)
{
    6e8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6e8e:	46ce      	mov	lr, r9
    6e90:	4647      	mov	r7, r8
    6e92:	b580      	push	{r7, lr}
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    6e94:	4a2d      	ldr	r2, [pc, #180]	; (6f4c <tmr_init+0xc0>)
    6e96:	2300      	movs	r3, #0
    6e98:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    6e9a:	7093      	strb	r3, [r2, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    6e9c:	2100      	movs	r1, #0
    6e9e:	8093      	strh	r3, [r2, #4]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    6ea0:	7191      	strb	r1, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    6ea2:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    6ea4:	7051      	strb	r1, [r2, #1]
#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    6ea6:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    6ea8:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    6eaa:	7311      	strb	r1, [r2, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    6eac:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    6eae:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    6eb0:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    6eb2:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    6eb4:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    6eb6:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    6eb8:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    6eba:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    6ebc:	8513      	strh	r3, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    6ebe:	8593      	strh	r3, [r2, #44]	; 0x2c
		timer_config.clock_source = GCLK_GENERATOR_1;
		timer_config.clock_prescaler = TC_CLOCK_PRESCALER_DIV2;
		timer_config.run_in_standby = true;
	}
	#endif
	timer_config.counter_16_bit.compare_capture_channel[0] = TIMER_PERIOD;
    6ec0:	3b01      	subs	r3, #1
    6ec2:	8553      	strh	r3, [r2, #42]	; 0x2a
	tc_init(&module_inst, TIMER, &timer_config);
    6ec4:	4c22      	ldr	r4, [pc, #136]	; (6f50 <tmr_init+0xc4>)
    6ec6:	4923      	ldr	r1, [pc, #140]	; (6f54 <tmr_init+0xc8>)
    6ec8:	0020      	movs	r0, r4
    6eca:	4b23      	ldr	r3, [pc, #140]	; (6f58 <tmr_init+0xcc>)
    6ecc:	4798      	blx	r3
	tc_register_callback(&module_inst, tc_ovf_callback,
    6ece:	2200      	movs	r2, #0
    6ed0:	4922      	ldr	r1, [pc, #136]	; (6f5c <tmr_init+0xd0>)
    6ed2:	0020      	movs	r0, r4
    6ed4:	4d22      	ldr	r5, [pc, #136]	; (6f60 <tmr_init+0xd4>)
    6ed6:	47a8      	blx	r5
			TC_CALLBACK_OVERFLOW);
	tc_register_callback(&module_inst, tc_cca_callback,
    6ed8:	2202      	movs	r2, #2
    6eda:	4922      	ldr	r1, [pc, #136]	; (6f64 <tmr_init+0xd8>)
    6edc:	0020      	movs	r0, r4
    6ede:	47a8      	blx	r5
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    6ee0:	6820      	ldr	r0, [r4, #0]
    6ee2:	4b21      	ldr	r3, [pc, #132]	; (6f68 <tmr_init+0xdc>)
    6ee4:	4699      	mov	r9, r3
    6ee6:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    6ee8:	4b20      	ldr	r3, [pc, #128]	; (6f6c <tmr_init+0xe0>)
    6eea:	4698      	mov	r8, r3
    6eec:	5c1b      	ldrb	r3, [r3, r0]
    6eee:	261f      	movs	r6, #31
    6ef0:	4033      	ands	r3, r6
    6ef2:	2501      	movs	r5, #1
    6ef4:	002a      	movs	r2, r5
    6ef6:	409a      	lsls	r2, r3
    6ef8:	4f1d      	ldr	r7, [pc, #116]	; (6f70 <tmr_init+0xe4>)
    6efa:	603a      	str	r2, [r7, #0]
		module->enable_callback_mask |= (1 << callback_type);
    6efc:	7e63      	ldrb	r3, [r4, #25]
    6efe:	2201      	movs	r2, #1
    6f00:	4313      	orrs	r3, r2
    6f02:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    6f04:	6823      	ldr	r3, [r4, #0]
    6f06:	735d      	strb	r5, [r3, #13]
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    6f08:	0018      	movs	r0, r3
    6f0a:	47c8      	blx	r9
    6f0c:	4643      	mov	r3, r8
    6f0e:	5c1b      	ldrb	r3, [r3, r0]
    6f10:	401e      	ands	r6, r3
    6f12:	40b5      	lsls	r5, r6
    6f14:	603d      	str	r5, [r7, #0]
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    6f16:	7e63      	ldrb	r3, [r4, #25]
    6f18:	2210      	movs	r2, #16
    6f1a:	4313      	orrs	r3, r2
    6f1c:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    6f1e:	6822      	ldr	r2, [r4, #0]
    6f20:	2310      	movs	r3, #16
    6f22:	7353      	strb	r3, [r2, #13]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    6f24:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    6f26:	b25b      	sxtb	r3, r3
    6f28:	2b00      	cmp	r3, #0
    6f2a:	dbfb      	blt.n	6f24 <tmr_init+0x98>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    6f2c:	8813      	ldrh	r3, [r2, #0]
    6f2e:	2102      	movs	r1, #2
    6f30:	430b      	orrs	r3, r1
    6f32:	8013      	strh	r3, [r2, #0]
	} else {
		timer_multiplier = system_gclk_gen_get_hz(0) / DEF_1MHZ;
	}

    #else
	timer_multiplier = system_gclk_gen_get_hz(0) / DEF_1MHZ;
    6f34:	2000      	movs	r0, #0
    6f36:	4b0f      	ldr	r3, [pc, #60]	; (6f74 <tmr_init+0xe8>)
    6f38:	4798      	blx	r3
    6f3a:	490f      	ldr	r1, [pc, #60]	; (6f78 <tmr_init+0xec>)
    6f3c:	4b0f      	ldr	r3, [pc, #60]	; (6f7c <tmr_init+0xf0>)
    6f3e:	4798      	blx	r3
	#endif
	return timer_multiplier;
    6f40:	b2c0      	uxtb	r0, r0
}
    6f42:	bc0c      	pop	{r2, r3}
    6f44:	4690      	mov	r8, r2
    6f46:	4699      	mov	r9, r3
    6f48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6f4a:	46c0      	nop			; (mov r8, r8)
    6f4c:	200030fc 	.word	0x200030fc
    6f50:	20003130 	.word	0x20003130
    6f54:	42002c00 	.word	0x42002c00
    6f58:	00005429 	.word	0x00005429
    6f5c:	00006e05 	.word	0x00006e05
    6f60:	00005329 	.word	0x00005329
    6f64:	00006df9 	.word	0x00006df9
    6f68:	000053f1 	.word	0x000053f1
    6f6c:	00010da4 	.word	0x00010da4
    6f70:	e000e100 	.word	0xe000e100
    6f74:	000050b9 	.word	0x000050b9
    6f78:	000f4240 	.word	0x000f4240
    6f7c:	0000cd79 	.word	0x0000cd79

00006f80 <sal_init>:
 *
 * This functions initializes the SAL.
 */
void sal_init(void)
{
}
    6f80:	4770      	bx	lr
	...

00006f84 <sal_aes_restart>:
 * When using sal_aes_wrrd(), call sal_aes_read() to get the result
 * of the last AES operation BEFORE you put the transceiver unit to
 * sleep state!
 */
void sal_aes_restart(void)
{
    6f84:	b570      	push	{r4, r5, r6, lr}
	 * This is not required anymore for SPI transceivers beyond
	 * these two mentioned transceivers.
	 */
	uint8_t *keyp;
	uint8_t save_cmd;
	if (last_dir == AES_DIR_ENCRYPT) {
    6f86:	4b0c      	ldr	r3, [pc, #48]	; (6fb8 <sal_aes_restart+0x34>)
    6f88:	781b      	ldrb	r3, [r3, #0]
    6f8a:	2b00      	cmp	r3, #0
    6f8c:	d012      	beq.n	6fb4 <sal_aes_restart+0x30>
		keyp = enc_key;
	} else {
		keyp = dec_key;
    6f8e:	490b      	ldr	r1, [pc, #44]	; (6fbc <sal_aes_restart+0x38>)
	}

	save_cmd = aes_buf[0];
    6f90:	4c0b      	ldr	r4, [pc, #44]	; (6fc0 <sal_aes_restart+0x3c>)
    6f92:	7825      	ldrb	r5, [r4, #0]
	aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    6f94:	2310      	movs	r3, #16
    6f96:	7023      	strb	r3, [r4, #0]

	/* Fill in key. */
	memcpy(aes_buf + 1, keyp, AES_KEYSIZE);
    6f98:	1c60      	adds	r0, r4, #1
    6f9a:	2210      	movs	r2, #16
    6f9c:	4b09      	ldr	r3, [pc, #36]	; (6fc4 <sal_aes_restart+0x40>)
    6f9e:	4798      	blx	r3

	/* Write to SRAM in one step. */
	trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    6fa0:	2211      	movs	r2, #17
    6fa2:	0021      	movs	r1, r4
    6fa4:	2083      	movs	r0, #131	; 0x83
    6fa6:	4b08      	ldr	r3, [pc, #32]	; (6fc8 <sal_aes_restart+0x44>)
    6fa8:	4798      	blx	r3
			AES_BLOCKSIZE + 1);

	aes_buf[0] = save_cmd;
    6faa:	7025      	strb	r5, [r4, #0]
	setup_flag = true;
    6fac:	2201      	movs	r2, #1
    6fae:	4b07      	ldr	r3, [pc, #28]	; (6fcc <sal_aes_restart+0x48>)
    6fb0:	701a      	strb	r2, [r3, #0]
}
    6fb2:	bd70      	pop	{r4, r5, r6, pc}
		keyp = enc_key;
    6fb4:	4906      	ldr	r1, [pc, #24]	; (6fd0 <sal_aes_restart+0x4c>)
    6fb6:	e7eb      	b.n	6f90 <sal_aes_restart+0xc>
    6fb8:	2000006d 	.word	0x2000006d
    6fbc:	200003bc 	.word	0x200003bc
    6fc0:	200003a8 	.word	0x200003a8
    6fc4:	0000e9e7 	.word	0x0000e9e7
    6fc8:	00007741 	.word	0x00007741
    6fcc:	200003dc 	.word	0x200003dc
    6fd0:	200003cc 	.word	0x200003cc

00006fd4 <_sal_aes_clean_up>:
/**
 * @brief Cleans up the SAL/AES after STB has been finished
 */
void _sal_aes_clean_up(void)
{
}
    6fd4:	4770      	bx	lr
	...

00006fd8 <sal_aes_wrrd>:
 * @param[in]  idata  AES block to be en/decrypted
 * @param[out] odata  Result of previous operation
 *                    (odata may be NULL or equal to idata)
 */
void sal_aes_wrrd(uint8_t *idata, uint8_t *odata)
{
    6fd8:	b570      	push	{r4, r5, r6, lr}
    6fda:	0003      	movs	r3, r0
    6fdc:	000d      	movs	r5, r1
	 * Write data and start the operation.
	 * AES_MODE in aes_buf[0] and aes_buf[AES_BLOCKSIZE+1] as well as
	 * AES_REQUEST in aes_buf[AES_BLOCKSIZE+1]
	 * were set before in sal_aes_setup()
	 */
	memcpy(aes_buf + 1, idata, AES_BLOCKSIZE);
    6fde:	4c14      	ldr	r4, [pc, #80]	; (7030 <sal_aes_wrrd+0x58>)
    6fe0:	1c60      	adds	r0, r4, #1
    6fe2:	2210      	movs	r2, #16
    6fe4:	0019      	movs	r1, r3
    6fe6:	4b13      	ldr	r3, [pc, #76]	; (7034 <sal_aes_wrrd+0x5c>)
    6fe8:	4798      	blx	r3

	/* trx_aes_wrrd() overwrites aes_buf, the last byte must be saved.
	**/
	save_cmd = aes_buf[AES_BLOCKSIZE + 1];
    6fea:	7c64      	ldrb	r4, [r4, #17]

	if (setup_flag) {
    6fec:	4b12      	ldr	r3, [pc, #72]	; (7038 <sal_aes_wrrd+0x60>)
    6fee:	781b      	ldrb	r3, [r3, #0]
    6ff0:	2b00      	cmp	r3, #0
    6ff2:	d015      	beq.n	7020 <sal_aes_wrrd+0x48>
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    6ff4:	2212      	movs	r2, #18
    6ff6:	490e      	ldr	r1, [pc, #56]	; (7030 <sal_aes_wrrd+0x58>)
    6ff8:	2083      	movs	r0, #131	; 0x83
    6ffa:	4b10      	ldr	r3, [pc, #64]	; (703c <sal_aes_wrrd+0x64>)
    6ffc:	4798      	blx	r3
				AES_BLOCKSIZE + 2);

		setup_flag = false;
    6ffe:	2200      	movs	r2, #0
    7000:	4b0d      	ldr	r3, [pc, #52]	; (7038 <sal_aes_wrrd+0x60>)
    7002:	701a      	strb	r2, [r3, #0]
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_STATE_KEY_0),
				aes_buf + 1, AES_BLOCKSIZE + 1);
	}

	/* Restore the result. */
	if (odata != NULL) {
    7004:	2d00      	cmp	r5, #0
    7006:	d005      	beq.n	7014 <sal_aes_wrrd+0x3c>
		memcpy(odata, aes_buf + 1, AES_BLOCKSIZE);
    7008:	2210      	movs	r2, #16
    700a:	4909      	ldr	r1, [pc, #36]	; (7030 <sal_aes_wrrd+0x58>)
    700c:	3101      	adds	r1, #1
    700e:	0028      	movs	r0, r5
    7010:	4b08      	ldr	r3, [pc, #32]	; (7034 <sal_aes_wrrd+0x5c>)
    7012:	4798      	blx	r3
	}

	aes_buf[AES_BLOCKSIZE + 1] = save_cmd;
    7014:	4b06      	ldr	r3, [pc, #24]	; (7030 <sal_aes_wrrd+0x58>)
    7016:	745c      	strb	r4, [r3, #17]

	/* Wait for the operation to finish for 24 us. */
	delay_us(24);
    7018:	2018      	movs	r0, #24
    701a:	4b09      	ldr	r3, [pc, #36]	; (7040 <sal_aes_wrrd+0x68>)
    701c:	4798      	blx	r3
}
    701e:	bd70      	pop	{r4, r5, r6, pc}
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_STATE_KEY_0),
    7020:	2211      	movs	r2, #17
    7022:	4903      	ldr	r1, [pc, #12]	; (7030 <sal_aes_wrrd+0x58>)
    7024:	3101      	adds	r1, #1
    7026:	2084      	movs	r0, #132	; 0x84
    7028:	4b04      	ldr	r3, [pc, #16]	; (703c <sal_aes_wrrd+0x64>)
    702a:	4798      	blx	r3
    702c:	e7ea      	b.n	7004 <sal_aes_wrrd+0x2c>
    702e:	46c0      	nop			; (mov r8, r8)
    7030:	200003a8 	.word	0x200003a8
    7034:	0000e9e7 	.word	0x0000e9e7
    7038:	200003dc 	.word	0x200003dc
    703c:	00007a35 	.word	0x00007a35
    7040:	00000155 	.word	0x00000155

00007044 <sal_aes_setup>:
{
    7044:	b5f0      	push	{r4, r5, r6, r7, lr}
    7046:	46c6      	mov	lr, r8
    7048:	b500      	push	{lr}
    704a:	b084      	sub	sp, #16
    704c:	0005      	movs	r5, r0
    704e:	000e      	movs	r6, r1
    7050:	0014      	movs	r4, r2
	if (key != NULL) {
    7052:	2800      	cmp	r0, #0
    7054:	d017      	beq.n	7086 <sal_aes_setup+0x42>
		dec_initialized = false;
    7056:	2200      	movs	r2, #0
    7058:	4b3e      	ldr	r3, [pc, #248]	; (7154 <sal_aes_setup+0x110>)
    705a:	701a      	strb	r2, [r3, #0]
		last_dir = AES_DIR_VOID;
    705c:	3202      	adds	r2, #2
    705e:	4b3e      	ldr	r3, [pc, #248]	; (7158 <sal_aes_setup+0x114>)
    7060:	701a      	strb	r2, [r3, #0]
		memcpy(enc_key, key, AES_KEYSIZE);
    7062:	320e      	adds	r2, #14
    7064:	0001      	movs	r1, r0
    7066:	483d      	ldr	r0, [pc, #244]	; (715c <sal_aes_setup+0x118>)
    7068:	4b3d      	ldr	r3, [pc, #244]	; (7160 <sal_aes_setup+0x11c>)
    706a:	4698      	mov	r8, r3
    706c:	4798      	blx	r3
		aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    706e:	4f3d      	ldr	r7, [pc, #244]	; (7164 <sal_aes_setup+0x120>)
    7070:	2310      	movs	r3, #16
    7072:	703b      	strb	r3, [r7, #0]
		memcpy(aes_buf + 1, key, AES_KEYSIZE);
    7074:	1c78      	adds	r0, r7, #1
    7076:	2210      	movs	r2, #16
    7078:	0029      	movs	r1, r5
    707a:	47c0      	blx	r8
		trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    707c:	2211      	movs	r2, #17
    707e:	0039      	movs	r1, r7
    7080:	2083      	movs	r0, #131	; 0x83
    7082:	4b39      	ldr	r3, [pc, #228]	; (7168 <sal_aes_setup+0x124>)
    7084:	4798      	blx	r3
	switch (dir) {
    7086:	2c00      	cmp	r4, #0
    7088:	d003      	beq.n	7092 <sal_aes_setup+0x4e>
    708a:	2c01      	cmp	r4, #1
    708c:	d02f      	beq.n	70ee <sal_aes_setup+0xaa>
		return false;
    708e:	2000      	movs	r0, #0
    7090:	e01b      	b.n	70ca <sal_aes_setup+0x86>
		if (last_dir == AES_DIR_DECRYPT) {
    7092:	4b31      	ldr	r3, [pc, #196]	; (7158 <sal_aes_setup+0x114>)
    7094:	781b      	ldrb	r3, [r3, #0]
    7096:	2b01      	cmp	r3, #1
    7098:	d01b      	beq.n	70d2 <sal_aes_setup+0x8e>
	last_dir = dir;
    709a:	4b2f      	ldr	r3, [pc, #188]	; (7158 <sal_aes_setup+0x114>)
    709c:	701c      	strb	r4, [r3, #0]
	switch (enc_mode) {
    709e:	2e00      	cmp	r6, #0
    70a0:	d002      	beq.n	70a8 <sal_aes_setup+0x64>
		return (false);
    70a2:	2000      	movs	r0, #0
	switch (enc_mode) {
    70a4:	2e02      	cmp	r6, #2
    70a6:	d110      	bne.n	70ca <sal_aes_setup+0x86>
		aes_buf[0] = SR_MASK(SR_AES_MODE, enc_mode) |
    70a8:	0136      	lsls	r6, r6, #4
    70aa:	2370      	movs	r3, #112	; 0x70
    70ac:	401e      	ands	r6, r3
				SR_MASK(SR_AES_DIR, dir);
    70ae:	00e4      	lsls	r4, r4, #3
    70b0:	3b68      	subs	r3, #104	; 0x68
    70b2:	401c      	ands	r4, r3
		aes_buf[0] = SR_MASK(SR_AES_MODE, enc_mode) |
    70b4:	4334      	orrs	r4, r6
    70b6:	4b2b      	ldr	r3, [pc, #172]	; (7164 <sal_aes_setup+0x120>)
    70b8:	701c      	strb	r4, [r3, #0]
				SR_MASK(SR_AES_DIR, dir) |
    70ba:	2680      	movs	r6, #128	; 0x80
    70bc:	4276      	negs	r6, r6
    70be:	4334      	orrs	r4, r6
		aes_buf[AES_BLOCKSIZE + 1] = SR_MASK(SR_AES_MODE, enc_mode) |
    70c0:	745c      	strb	r4, [r3, #17]
	setup_flag = true;
    70c2:	2201      	movs	r2, #1
    70c4:	4b29      	ldr	r3, [pc, #164]	; (716c <sal_aes_setup+0x128>)
    70c6:	701a      	strb	r2, [r3, #0]
	return (true);
    70c8:	2001      	movs	r0, #1
}
    70ca:	b004      	add	sp, #16
    70cc:	bc04      	pop	{r2}
    70ce:	4690      	mov	r8, r2
    70d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
			aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    70d2:	4d24      	ldr	r5, [pc, #144]	; (7164 <sal_aes_setup+0x120>)
    70d4:	330f      	adds	r3, #15
    70d6:	702b      	strb	r3, [r5, #0]
			memcpy(aes_buf + 1, enc_key, AES_KEYSIZE);
    70d8:	1c68      	adds	r0, r5, #1
    70da:	2210      	movs	r2, #16
    70dc:	491f      	ldr	r1, [pc, #124]	; (715c <sal_aes_setup+0x118>)
    70de:	4b20      	ldr	r3, [pc, #128]	; (7160 <sal_aes_setup+0x11c>)
    70e0:	4798      	blx	r3
			trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL),
    70e2:	2211      	movs	r2, #17
    70e4:	0029      	movs	r1, r5
    70e6:	2083      	movs	r0, #131	; 0x83
    70e8:	4b1f      	ldr	r3, [pc, #124]	; (7168 <sal_aes_setup+0x124>)
    70ea:	4798      	blx	r3
    70ec:	e7d5      	b.n	709a <sal_aes_setup+0x56>
		if (last_dir != AES_DIR_DECRYPT) {
    70ee:	4b1a      	ldr	r3, [pc, #104]	; (7158 <sal_aes_setup+0x114>)
    70f0:	781b      	ldrb	r3, [r3, #0]
    70f2:	2b01      	cmp	r3, #1
    70f4:	d0d1      	beq.n	709a <sal_aes_setup+0x56>
			aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    70f6:	2210      	movs	r2, #16
    70f8:	4b1a      	ldr	r3, [pc, #104]	; (7164 <sal_aes_setup+0x120>)
    70fa:	701a      	strb	r2, [r3, #0]
			if (!dec_initialized) {
    70fc:	4b15      	ldr	r3, [pc, #84]	; (7154 <sal_aes_setup+0x110>)
    70fe:	781b      	ldrb	r3, [r3, #0]
    7100:	2b00      	cmp	r3, #0
    7102:	d00e      	beq.n	7122 <sal_aes_setup+0xde>
			memcpy(aes_buf + 1, dec_key, AES_KEYSIZE);
    7104:	4d17      	ldr	r5, [pc, #92]	; (7164 <sal_aes_setup+0x120>)
    7106:	1c68      	adds	r0, r5, #1
    7108:	2210      	movs	r2, #16
    710a:	4919      	ldr	r1, [pc, #100]	; (7170 <sal_aes_setup+0x12c>)
    710c:	4b14      	ldr	r3, [pc, #80]	; (7160 <sal_aes_setup+0x11c>)
    710e:	4798      	blx	r3
			trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL),
    7110:	2211      	movs	r2, #17
    7112:	0029      	movs	r1, r5
    7114:	2083      	movs	r0, #131	; 0x83
    7116:	4b14      	ldr	r3, [pc, #80]	; (7168 <sal_aes_setup+0x124>)
    7118:	4798      	blx	r3
			dec_initialized = true;
    711a:	4b0e      	ldr	r3, [pc, #56]	; (7154 <sal_aes_setup+0x110>)
    711c:	2201      	movs	r2, #1
    711e:	701a      	strb	r2, [r3, #0]
    7120:	e7bb      	b.n	709a <sal_aes_setup+0x56>
				aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_ECB);
    7122:	4d10      	ldr	r5, [pc, #64]	; (7164 <sal_aes_setup+0x120>)
    7124:	702b      	strb	r3, [r5, #0]
				aes_buf[AES_BLOCKSIZE + 1] = SR_MASK(
    7126:	3380      	adds	r3, #128	; 0x80
    7128:	746b      	strb	r3, [r5, #17]
				setup_flag = true; /* Needed in sal_aes_wrrd().
    712a:	3a0f      	subs	r2, #15
    712c:	4b0f      	ldr	r3, [pc, #60]	; (716c <sal_aes_setup+0x128>)
    712e:	701a      	strb	r2, [r3, #0]
				sal_aes_wrrd(dummy, NULL);
    7130:	2100      	movs	r1, #0
    7132:	4668      	mov	r0, sp
    7134:	4b0f      	ldr	r3, [pc, #60]	; (7174 <sal_aes_setup+0x130>)
    7136:	4798      	blx	r3
				aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    7138:	2310      	movs	r3, #16
    713a:	702b      	strb	r3, [r5, #0]
				trx_sram_write(
    713c:	2201      	movs	r2, #1
    713e:	0029      	movs	r1, r5
    7140:	2083      	movs	r0, #131	; 0x83
    7142:	4b09      	ldr	r3, [pc, #36]	; (7168 <sal_aes_setup+0x124>)
    7144:	4798      	blx	r3
				trx_sram_read((AES_BASE_ADDR +
    7146:	2210      	movs	r2, #16
    7148:	4909      	ldr	r1, [pc, #36]	; (7170 <sal_aes_setup+0x12c>)
    714a:	2084      	movs	r0, #132	; 0x84
    714c:	4b0a      	ldr	r3, [pc, #40]	; (7178 <sal_aes_setup+0x134>)
    714e:	4798      	blx	r3
    7150:	e7d8      	b.n	7104 <sal_aes_setup+0xc0>
    7152:	46c0      	nop			; (mov r8, r8)
    7154:	200003ba 	.word	0x200003ba
    7158:	2000006d 	.word	0x2000006d
    715c:	200003cc 	.word	0x200003cc
    7160:	0000e9e7 	.word	0x0000e9e7
    7164:	200003a8 	.word	0x200003a8
    7168:	00007741 	.word	0x00007741
    716c:	200003dc 	.word	0x200003dc
    7170:	200003bc 	.word	0x200003bc
    7174:	00006fd9 	.word	0x00006fd9
    7178:	000078ad 	.word	0x000078ad

0000717c <sal_aes_read>:
 * of a series of sal_aes_wrrd() calls.
 *
 * @param[out] data     - result of previous operation
 */
void sal_aes_read(uint8_t *data)
{
    717c:	b510      	push	{r4, lr}
    717e:	0001      	movs	r1, r0
	trx_sram_read((AES_BASE_ADDR + RG_AES_STATE_KEY_0), data,
    7180:	2210      	movs	r2, #16
    7182:	2084      	movs	r0, #132	; 0x84
    7184:	4b01      	ldr	r3, [pc, #4]	; (718c <sal_aes_read+0x10>)
    7186:	4798      	blx	r3
			AES_BLOCKSIZE);
}
    7188:	bd10      	pop	{r4, pc}
    718a:	46c0      	nop			; (mov r8, r8)
    718c:	000078ad 	.word	0x000078ad

00007190 <AT86RFX_ISR>:
void AT86RFX_ISR(void)
#else
AT86RFX_ISR()
#endif

{
    7190:	b510      	push	{r4, lr}
	eic_module->INTFLAG.reg = eic_mask;
    7192:	2201      	movs	r2, #1
    7194:	4b03      	ldr	r3, [pc, #12]	; (71a4 <AT86RFX_ISR+0x14>)
    7196:	611a      	str	r2, [r3, #16]
	/*Clearing the RF interrupt*/
	trx_irq_flag_clr();
  	/*Calling the interrupt routines*/
	if (irq_hdl_trx) {
    7198:	4b03      	ldr	r3, [pc, #12]	; (71a8 <AT86RFX_ISR+0x18>)
    719a:	681b      	ldr	r3, [r3, #0]
    719c:	2b00      	cmp	r3, #0
    719e:	d000      	beq.n	71a2 <AT86RFX_ISR+0x12>
		irq_hdl_trx();
    71a0:	4798      	blx	r3
	}
}
    71a2:	bd10      	pop	{r4, pc}
    71a4:	40001800 	.word	0x40001800
    71a8:	200003e0 	.word	0x200003e0

000071ac <trx_spi_init>:

void trx_spi_init(void)
{
    71ac:	b530      	push	{r4, r5, lr}
    71ae:	b085      	sub	sp, #20
	config->address_enabled = false;
    71b0:	4a34      	ldr	r2, [pc, #208]	; (7284 <trx_spi_init+0xd8>)
    71b2:	2300      	movs	r3, #0
    71b4:	7053      	strb	r3, [r2, #1]
	config->address         = 0;
    71b6:	7093      	strb	r3, [r2, #2]
	/* Initialize SPI in master mode to access the transceiver */
#if SAMD || SAMR21 || SAML21 || SAMR30
	spi_slave_inst_get_config_defaults(&slave_dev_config);
	slave_dev_config.ss_pin = AT86RFX_SPI_CS;
    71b8:	213f      	movs	r1, #63	; 0x3f
    71ba:	7011      	strb	r1, [r2, #0]
	slave->ss_pin          = config->ss_pin;
    71bc:	4c32      	ldr	r4, [pc, #200]	; (7288 <trx_spi_init+0xdc>)
    71be:	7021      	strb	r1, [r4, #0]
	slave->address_enabled = config->address_enabled;
    71c0:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    71c2:	70a3      	strb	r3, [r4, #2]
	config->input_pull = PORT_PIN_PULL_UP;
    71c4:	2201      	movs	r2, #1
    71c6:	4669      	mov	r1, sp
    71c8:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    71ca:	708b      	strb	r3, [r1, #2]
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    71cc:	700a      	strb	r2, [r1, #0]
	port_pin_set_config(slave->ss_pin, &pin_conf);
    71ce:	203f      	movs	r0, #63	; 0x3f
    71d0:	4b2e      	ldr	r3, [pc, #184]	; (728c <trx_spi_init+0xe0>)
    71d2:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    71d4:	7822      	ldrb	r2, [r4, #0]
	if (port_index < PORT_INST_NUM) {
    71d6:	09d1      	lsrs	r1, r2, #7
		return NULL;
    71d8:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    71da:	2900      	cmp	r1, #0
    71dc:	d104      	bne.n	71e8 <trx_spi_init+0x3c>
		return &(ports[port_index]->Group[group_index]);
    71de:	0953      	lsrs	r3, r2, #5
    71e0:	01db      	lsls	r3, r3, #7
    71e2:	492b      	ldr	r1, [pc, #172]	; (7290 <trx_spi_init+0xe4>)
    71e4:	468c      	mov	ip, r1
    71e6:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    71e8:	211f      	movs	r1, #31
    71ea:	4011      	ands	r1, r2
    71ec:	2201      	movs	r2, #1
    71ee:	0010      	movs	r0, r2
    71f0:	4088      	lsls	r0, r1
		port_base->OUTSET.reg = pin_mask;
    71f2:	6198      	str	r0, [r3, #24]
	config->mode             = SPI_MODE_MASTER;
    71f4:	4c27      	ldr	r4, [pc, #156]	; (7294 <trx_spi_init+0xe8>)
    71f6:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    71f8:	2300      	movs	r3, #0
    71fa:	6063      	str	r3, [r4, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    71fc:	60a3      	str	r3, [r4, #8]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    71fe:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
    7200:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
    7202:	74a2      	strb	r2, [r4, #18]
	config->select_slave_low_detect_enable= true;
    7204:	74e2      	strb	r2, [r4, #19]
	config->master_slave_select_enable= false;
    7206:	7523      	strb	r3, [r4, #20]
	config->generator_source = GCLK_GENERATOR_0;
    7208:	3223      	adds	r2, #35	; 0x23
    720a:	54a3      	strb	r3, [r4, r2]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    720c:	0020      	movs	r0, r4
    720e:	3018      	adds	r0, #24
    7210:	3a18      	subs	r2, #24
    7212:	2100      	movs	r1, #0
    7214:	4b20      	ldr	r3, [pc, #128]	; (7298 <trx_spi_init+0xec>)
    7216:	4798      	blx	r3
	spi_attach_slave(&slave, &slave_dev_config);
	spi_get_config_defaults(&config);
	config.mux_setting = AT86RFX_SPI_SERCOM_MUX_SETTING;
    7218:	2380      	movs	r3, #128	; 0x80
    721a:	025b      	lsls	r3, r3, #9
    721c:	60e3      	str	r3, [r4, #12]
	config.mode_specific.master.baudrate = AT86RFX_SPI_BAUDRATE;
    721e:	4b1f      	ldr	r3, [pc, #124]	; (729c <trx_spi_init+0xf0>)
    7220:	61a3      	str	r3, [r4, #24]
	config.pinmux_pad0 = AT86RFX_SPI_SERCOM_PINMUX_PAD0;
    7222:	4b1f      	ldr	r3, [pc, #124]	; (72a0 <trx_spi_init+0xf4>)
    7224:	62a3      	str	r3, [r4, #40]	; 0x28
	config.pinmux_pad1 = AT86RFX_SPI_SERCOM_PINMUX_PAD1;
    7226:	2301      	movs	r3, #1
    7228:	425b      	negs	r3, r3
    722a:	62e3      	str	r3, [r4, #44]	; 0x2c
	config.pinmux_pad2 = AT86RFX_SPI_SERCOM_PINMUX_PAD2;
    722c:	4b1d      	ldr	r3, [pc, #116]	; (72a4 <trx_spi_init+0xf8>)
    722e:	6323      	str	r3, [r4, #48]	; 0x30
	config.pinmux_pad3 = AT86RFX_SPI_SERCOM_PINMUX_PAD3;
    7230:	4b1d      	ldr	r3, [pc, #116]	; (72a8 <trx_spi_init+0xfc>)
    7232:	6363      	str	r3, [r4, #52]	; 0x34
	spi_init(&master, AT86RFX_SPI, &config);
    7234:	4d1d      	ldr	r5, [pc, #116]	; (72ac <trx_spi_init+0x100>)
    7236:	0022      	movs	r2, r4
    7238:	491d      	ldr	r1, [pc, #116]	; (72b0 <trx_spi_init+0x104>)
    723a:	0028      	movs	r0, r5
    723c:	4b1d      	ldr	r3, [pc, #116]	; (72b4 <trx_spi_init+0x108>)
    723e:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    7240:	682a      	ldr	r2, [r5, #0]
	return (spi_module->SYNCBUSY.reg);
    7242:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
    7244:	2b00      	cmp	r3, #0
    7246:	d1fc      	bne.n	7242 <trx_spi_init+0x96>
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    7248:	6813      	ldr	r3, [r2, #0]
    724a:	2502      	movs	r5, #2
    724c:	432b      	orrs	r3, r5
    724e:	6013      	str	r3, [r2, #0]
	spi_enable(&master);

	struct extint_chan_conf eint_chan_conf;
	extint_chan_get_config_defaults(&eint_chan_conf);
    7250:	ac01      	add	r4, sp, #4
    7252:	0020      	movs	r0, r4
    7254:	4b18      	ldr	r3, [pc, #96]	; (72b8 <trx_spi_init+0x10c>)
    7256:	4798      	blx	r3
	eint_chan_conf.gpio_pin = AT86RFX_IRQ_PIN;
    7258:	2320      	movs	r3, #32
    725a:	9301      	str	r3, [sp, #4]
	eint_chan_conf.gpio_pin_mux = AT86RFX_IRQ_PINMUX;
    725c:	2380      	movs	r3, #128	; 0x80
    725e:	039b      	lsls	r3, r3, #14
    7260:	6063      	str	r3, [r4, #4]
	eint_chan_conf.gpio_pin_pull      = EXTINT_PULL_DOWN;
    7262:	7225      	strb	r5, [r4, #8]
	#if (SAML21 || SAMR30)
	eint_chan_conf.enable_async_edge_detection = false;
	#else
	eint_chan_conf.wake_if_sleeping    = true;
    7264:	2301      	movs	r3, #1
    7266:	7263      	strb	r3, [r4, #9]
	#endif
	eint_chan_conf.filter_input_signal = false;
    7268:	2200      	movs	r2, #0
    726a:	72a2      	strb	r2, [r4, #10]
	eint_chan_conf.detection_criteria  = EXTINT_DETECT_RISING;
    726c:	72e3      	strb	r3, [r4, #11]
	extint_chan_set_config(AT86RFX_IRQ_CHAN, &eint_chan_conf);
    726e:	0021      	movs	r1, r4
    7270:	2000      	movs	r0, #0
    7272:	4b12      	ldr	r3, [pc, #72]	; (72bc <trx_spi_init+0x110>)
    7274:	4798      	blx	r3
	extint_register_callback(AT86RFX_ISR, AT86RFX_IRQ_CHAN,
    7276:	2200      	movs	r2, #0
    7278:	2100      	movs	r1, #0
    727a:	4811      	ldr	r0, [pc, #68]	; (72c0 <trx_spi_init+0x114>)
    727c:	4b11      	ldr	r3, [pc, #68]	; (72c4 <trx_spi_init+0x118>)
    727e:	4798      	blx	r3
	spi_master_setup_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE, SPI_MODE_0,
			AT86RFX_SPI_BAUDRATE, 0);
	spi_enable(AT86RFX_SPI);
	AT86RFX_INTC_INIT();
#endif
}
    7280:	b005      	add	sp, #20
    7282:	bd30      	pop	{r4, r5, pc}
    7284:	2000325c 	.word	0x2000325c
    7288:	20003260 	.word	0x20003260
    728c:	0000361d 	.word	0x0000361d
    7290:	41004400 	.word	0x41004400
    7294:	20003264 	.word	0x20003264
    7298:	0000e9f9 	.word	0x0000e9f9
    729c:	003d0900 	.word	0x003d0900
    72a0:	00530005 	.word	0x00530005
    72a4:	003e0005 	.word	0x003e0005
    72a8:	00520005 	.word	0x00520005
    72ac:	2000329c 	.word	0x2000329c
    72b0:	42001800 	.word	0x42001800
    72b4:	00004119 	.word	0x00004119
    72b8:	00003591 	.word	0x00003591
    72bc:	000035a5 	.word	0x000035a5
    72c0:	00007191 	.word	0x00007191
    72c4:	0000344d 	.word	0x0000344d

000072c8 <PhyReset>:

void PhyReset(void)
{
    72c8:	b570      	push	{r4, r5, r6, lr}
    72ca:	4c08      	ldr	r4, [pc, #32]	; (72ec <PhyReset+0x24>)
    72cc:	2580      	movs	r5, #128	; 0x80
    72ce:	022d      	lsls	r5, r5, #8
    72d0:	61a5      	str	r5, [r4, #24]
		port_base->OUTCLR.reg = pin_mask;
    72d2:	2280      	movs	r2, #128	; 0x80
    72d4:	0352      	lsls	r2, r2, #13
    72d6:	4b06      	ldr	r3, [pc, #24]	; (72f0 <PhyReset+0x28>)
    72d8:	615a      	str	r2, [r3, #20]
	/* Ensure control lines have correct levels. */
	RST_HIGH();
	SLP_TR_LOW();

	/* Wait typical time of timer TR1. */
	delay_us(330);
    72da:	20a5      	movs	r0, #165	; 0xa5
    72dc:	0040      	lsls	r0, r0, #1
    72de:	4e05      	ldr	r6, [pc, #20]	; (72f4 <PhyReset+0x2c>)
    72e0:	47b0      	blx	r6
    72e2:	6165      	str	r5, [r4, #20]

	RST_LOW();
	delay_us(10);
    72e4:	200a      	movs	r0, #10
    72e6:	47b0      	blx	r6
		port_base->OUTSET.reg = pin_mask;
    72e8:	61a5      	str	r5, [r4, #24]
	RST_HIGH();
}
    72ea:	bd70      	pop	{r4, r5, r6, pc}
    72ec:	41004480 	.word	0x41004480
    72f0:	41004400 	.word	0x41004400
    72f4:	00000155 	.word	0x00000155

000072f8 <trx_reg_read>:

uint8_t trx_reg_read(uint8_t addr)
{
    72f8:	b570      	push	{r4, r5, r6, lr}
    72fa:	b082      	sub	sp, #8
    72fc:	0005      	movs	r5, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    72fe:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    7302:	425a      	negs	r2, r3
    7304:	4153      	adcs	r3, r2
    7306:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    7308:	b672      	cpsid	i
    730a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    730e:	2200      	movs	r2, #0
    7310:	4b33      	ldr	r3, [pc, #204]	; (73e0 <trx_reg_read+0xe8>)
    7312:	701a      	strb	r2, [r3, #0]
	return flags;
    7314:	9c01      	ldr	r4, [sp, #4]
	/* Prepare the command byte */
	addr |= READ_ACCESS_COMMAND;

#if SAMD || SAMR21 || SAML21 || SAMR30
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    7316:	4e33      	ldr	r6, [pc, #204]	; (73e4 <trx_reg_read+0xec>)
    7318:	3201      	adds	r2, #1
    731a:	4933      	ldr	r1, [pc, #204]	; (73e8 <trx_reg_read+0xf0>)
    731c:	0030      	movs	r0, r6
    731e:	4b33      	ldr	r3, [pc, #204]	; (73ec <trx_reg_read+0xf4>)
    7320:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    7322:	6833      	ldr	r3, [r6, #0]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    7324:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    7326:	7e1a      	ldrb	r2, [r3, #24]
    7328:	420a      	tst	r2, r1
    732a:	d0fc      	beq.n	7326 <trx_reg_read+0x2e>
    732c:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    732e:	07d2      	lsls	r2, r2, #31
    7330:	d502      	bpl.n	7338 <trx_reg_read+0x40>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    7332:	2280      	movs	r2, #128	; 0x80
    7334:	4315      	orrs	r5, r2
    7336:	629d      	str	r5, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    7338:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    733a:	7e1a      	ldrb	r2, [r3, #24]
    733c:	420a      	tst	r2, r1
    733e:	d0fc      	beq.n	733a <trx_reg_read+0x42>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    7340:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    7342:	7e1a      	ldrb	r2, [r3, #24]
    7344:	420a      	tst	r2, r1
    7346:	d0fc      	beq.n	7342 <trx_reg_read+0x4a>
    7348:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    734a:	0752      	lsls	r2, r2, #29
    734c:	d50c      	bpl.n	7368 <trx_reg_read+0x70>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    734e:	8b5a      	ldrh	r2, [r3, #26]
    7350:	0752      	lsls	r2, r2, #29
    7352:	d501      	bpl.n	7358 <trx_reg_read+0x60>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    7354:	2204      	movs	r2, #4
    7356:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    7358:	4a22      	ldr	r2, [pc, #136]	; (73e4 <trx_reg_read+0xec>)
    735a:	7992      	ldrb	r2, [r2, #6]
    735c:	2a01      	cmp	r2, #1
    735e:	d034      	beq.n	73ca <trx_reg_read+0xd2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    7360:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    7362:	b2d2      	uxtb	r2, r2
    7364:	4922      	ldr	r1, [pc, #136]	; (73f0 <trx_reg_read+0xf8>)
    7366:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	while (!spi_is_ready_to_write(&master)) {
    7368:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    736a:	7e1a      	ldrb	r2, [r3, #24]
    736c:	420a      	tst	r2, r1
    736e:	d0fc      	beq.n	736a <trx_reg_read+0x72>
    7370:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    7372:	07d2      	lsls	r2, r2, #31
    7374:	d501      	bpl.n	737a <trx_reg_read+0x82>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    7376:	2200      	movs	r2, #0
    7378:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, 0);
	while (!spi_is_write_complete(&master)) {
    737a:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    737c:	7e1a      	ldrb	r2, [r3, #24]
    737e:	420a      	tst	r2, r1
    7380:	d0fc      	beq.n	737c <trx_reg_read+0x84>
	}
	while (!spi_is_ready_to_read(&master)) {
    7382:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    7384:	7e1a      	ldrb	r2, [r3, #24]
    7386:	420a      	tst	r2, r1
    7388:	d0fc      	beq.n	7384 <trx_reg_read+0x8c>
    738a:	7e1a      	ldrb	r2, [r3, #24]
	uint16_t register_value = 0;
    738c:	2500      	movs	r5, #0
	if (!spi_is_ready_to_read(module)) {
    738e:	0752      	lsls	r2, r2, #29
    7390:	d50a      	bpl.n	73a8 <trx_reg_read+0xb0>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    7392:	8b5a      	ldrh	r2, [r3, #26]
    7394:	0752      	lsls	r2, r2, #29
    7396:	d501      	bpl.n	739c <trx_reg_read+0xa4>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    7398:	2204      	movs	r2, #4
    739a:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    739c:	4a11      	ldr	r2, [pc, #68]	; (73e4 <trx_reg_read+0xec>)
    739e:	7992      	ldrb	r2, [r2, #6]
    73a0:	2a01      	cmp	r2, #1
    73a2:	d018      	beq.n	73d6 <trx_reg_read+0xde>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    73a4:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    73a6:	b2ed      	uxtb	r5, r5
	}
	spi_read(&master, &register_value);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    73a8:	2200      	movs	r2, #0
    73aa:	490f      	ldr	r1, [pc, #60]	; (73e8 <trx_reg_read+0xf0>)
    73ac:	480d      	ldr	r0, [pc, #52]	; (73e4 <trx_reg_read+0xec>)
    73ae:	4b0f      	ldr	r3, [pc, #60]	; (73ec <trx_reg_read+0xf4>)
    73b0:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    73b2:	23ff      	movs	r3, #255	; 0xff
    73b4:	4223      	tst	r3, r4
    73b6:	d005      	beq.n	73c4 <trx_reg_read+0xcc>
		cpu_irq_enable();
    73b8:	2201      	movs	r2, #1
    73ba:	4b09      	ldr	r3, [pc, #36]	; (73e0 <trx_reg_read+0xe8>)
    73bc:	701a      	strb	r2, [r3, #0]
    73be:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    73c2:	b662      	cpsie	i

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();

	return register_value;
    73c4:	b2e8      	uxtb	r0, r5
}
    73c6:	b002      	add	sp, #8
    73c8:	bd70      	pop	{r4, r5, r6, pc}
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    73ca:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    73cc:	05d2      	lsls	r2, r2, #23
    73ce:	0dd2      	lsrs	r2, r2, #23
    73d0:	4907      	ldr	r1, [pc, #28]	; (73f0 <trx_reg_read+0xf8>)
    73d2:	800a      	strh	r2, [r1, #0]
    73d4:	e7c8      	b.n	7368 <trx_reg_read+0x70>
    73d6:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    73d8:	05ed      	lsls	r5, r5, #23
    73da:	0ded      	lsrs	r5, r5, #23
    73dc:	e7e4      	b.n	73a8 <trx_reg_read+0xb0>
    73de:	46c0      	nop			; (mov r8, r8)
    73e0:	2000000a 	.word	0x2000000a
    73e4:	2000329c 	.word	0x2000329c
    73e8:	20003260 	.word	0x20003260
    73ec:	000043dd 	.word	0x000043dd
    73f0:	20003258 	.word	0x20003258

000073f4 <trx_reg_write>:

void trx_reg_write(uint8_t addr, uint8_t data)
{
    73f4:	b5f0      	push	{r4, r5, r6, r7, lr}
    73f6:	b083      	sub	sp, #12
    73f8:	0006      	movs	r6, r0
    73fa:	000c      	movs	r4, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    73fc:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    7400:	425a      	negs	r2, r3
    7402:	4153      	adcs	r3, r2
    7404:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    7406:	b672      	cpsid	i
    7408:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    740c:	2200      	movs	r2, #0
    740e:	4b34      	ldr	r3, [pc, #208]	; (74e0 <trx_reg_write+0xec>)
    7410:	701a      	strb	r2, [r3, #0]
	return flags;
    7412:	9d01      	ldr	r5, [sp, #4]
	/* Prepare the command byte */
	addr |= WRITE_ACCESS_COMMAND;

#if SAMD || SAMR21 || SAML21 || SAMR30
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    7414:	4f33      	ldr	r7, [pc, #204]	; (74e4 <trx_reg_write+0xf0>)
    7416:	3201      	adds	r2, #1
    7418:	4933      	ldr	r1, [pc, #204]	; (74e8 <trx_reg_write+0xf4>)
    741a:	0038      	movs	r0, r7
    741c:	4b33      	ldr	r3, [pc, #204]	; (74ec <trx_reg_write+0xf8>)
    741e:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    7420:	683b      	ldr	r3, [r7, #0]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    7422:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    7424:	7e1a      	ldrb	r2, [r3, #24]
    7426:	420a      	tst	r2, r1
    7428:	d0fc      	beq.n	7424 <trx_reg_write+0x30>
    742a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    742c:	07d2      	lsls	r2, r2, #31
    742e:	d502      	bpl.n	7436 <trx_reg_write+0x42>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    7430:	22c0      	movs	r2, #192	; 0xc0
    7432:	4316      	orrs	r6, r2
    7434:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    7436:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    7438:	7e1a      	ldrb	r2, [r3, #24]
    743a:	420a      	tst	r2, r1
    743c:	d0fc      	beq.n	7438 <trx_reg_write+0x44>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    743e:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    7440:	7e1a      	ldrb	r2, [r3, #24]
    7442:	420a      	tst	r2, r1
    7444:	d0fc      	beq.n	7440 <trx_reg_write+0x4c>
    7446:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    7448:	0752      	lsls	r2, r2, #29
    744a:	d50c      	bpl.n	7466 <trx_reg_write+0x72>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    744c:	8b5a      	ldrh	r2, [r3, #26]
    744e:	0752      	lsls	r2, r2, #29
    7450:	d501      	bpl.n	7456 <trx_reg_write+0x62>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    7452:	2204      	movs	r2, #4
    7454:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    7456:	4a23      	ldr	r2, [pc, #140]	; (74e4 <trx_reg_write+0xf0>)
    7458:	7992      	ldrb	r2, [r2, #6]
    745a:	2a01      	cmp	r2, #1
    745c:	d033      	beq.n	74c6 <trx_reg_write+0xd2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    745e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    7460:	b2d2      	uxtb	r2, r2
    7462:	4923      	ldr	r1, [pc, #140]	; (74f0 <trx_reg_write+0xfc>)
    7464:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Write the byte in the transceiver data register */
	while (!spi_is_ready_to_write(&master)) {
    7466:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    7468:	7e1a      	ldrb	r2, [r3, #24]
    746a:	420a      	tst	r2, r1
    746c:	d0fc      	beq.n	7468 <trx_reg_write+0x74>
    746e:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    7470:	07d2      	lsls	r2, r2, #31
    7472:	d500      	bpl.n	7476 <trx_reg_write+0x82>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    7474:	629c      	str	r4, [r3, #40]	; 0x28
	}
	spi_write(&master, data);
	while (!spi_is_write_complete(&master)) {
    7476:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    7478:	7e1a      	ldrb	r2, [r3, #24]
    747a:	420a      	tst	r2, r1
    747c:	d0fc      	beq.n	7478 <trx_reg_write+0x84>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    747e:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    7480:	7e1a      	ldrb	r2, [r3, #24]
    7482:	420a      	tst	r2, r1
    7484:	d0fc      	beq.n	7480 <trx_reg_write+0x8c>
    7486:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    7488:	0752      	lsls	r2, r2, #29
    748a:	d50c      	bpl.n	74a6 <trx_reg_write+0xb2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    748c:	8b5a      	ldrh	r2, [r3, #26]
    748e:	0752      	lsls	r2, r2, #29
    7490:	d501      	bpl.n	7496 <trx_reg_write+0xa2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    7492:	2204      	movs	r2, #4
    7494:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    7496:	4a13      	ldr	r2, [pc, #76]	; (74e4 <trx_reg_write+0xf0>)
    7498:	7992      	ldrb	r2, [r2, #6]
    749a:	2a01      	cmp	r2, #1
    749c:	d019      	beq.n	74d2 <trx_reg_write+0xde>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    749e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    74a0:	b2db      	uxtb	r3, r3
    74a2:	4a13      	ldr	r2, [pc, #76]	; (74f0 <trx_reg_write+0xfc>)
    74a4:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    74a6:	2200      	movs	r2, #0
    74a8:	490f      	ldr	r1, [pc, #60]	; (74e8 <trx_reg_write+0xf4>)
    74aa:	480e      	ldr	r0, [pc, #56]	; (74e4 <trx_reg_write+0xf0>)
    74ac:	4b0f      	ldr	r3, [pc, #60]	; (74ec <trx_reg_write+0xf8>)
    74ae:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    74b0:	23ff      	movs	r3, #255	; 0xff
    74b2:	422b      	tst	r3, r5
    74b4:	d005      	beq.n	74c2 <trx_reg_write+0xce>
		cpu_irq_enable();
    74b6:	2201      	movs	r2, #1
    74b8:	4b09      	ldr	r3, [pc, #36]	; (74e0 <trx_reg_write+0xec>)
    74ba:	701a      	strb	r2, [r3, #0]
    74bc:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    74c0:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    74c2:	b003      	add	sp, #12
    74c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    74c6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    74c8:	05d2      	lsls	r2, r2, #23
    74ca:	0dd2      	lsrs	r2, r2, #23
    74cc:	4908      	ldr	r1, [pc, #32]	; (74f0 <trx_reg_write+0xfc>)
    74ce:	800a      	strh	r2, [r1, #0]
    74d0:	e7c9      	b.n	7466 <trx_reg_write+0x72>
    74d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    74d4:	05db      	lsls	r3, r3, #23
    74d6:	0ddb      	lsrs	r3, r3, #23
    74d8:	4a05      	ldr	r2, [pc, #20]	; (74f0 <trx_reg_write+0xfc>)
    74da:	8013      	strh	r3, [r2, #0]
    74dc:	e7e3      	b.n	74a6 <trx_reg_write+0xb2>
    74de:	46c0      	nop			; (mov r8, r8)
    74e0:	2000000a 	.word	0x2000000a
    74e4:	2000329c 	.word	0x2000329c
    74e8:	20003260 	.word	0x20003260
    74ec:	000043dd 	.word	0x000043dd
    74f0:	20003258 	.word	0x20003258

000074f4 <trx_frame_read>:
	new_value |= current_reg_value;
	trx_reg_write(reg_addr, new_value);
}

void trx_frame_read(uint8_t *data, uint8_t length)
{
    74f4:	b5f0      	push	{r4, r5, r6, r7, lr}
    74f6:	46d6      	mov	lr, sl
    74f8:	464f      	mov	r7, r9
    74fa:	4646      	mov	r6, r8
    74fc:	b5c0      	push	{r6, r7, lr}
    74fe:	b082      	sub	sp, #8
    7500:	0005      	movs	r5, r0
    7502:	000c      	movs	r4, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    7504:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    7508:	425a      	negs	r2, r3
    750a:	4153      	adcs	r3, r2
    750c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    750e:	b672      	cpsid	i
    7510:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    7514:	2200      	movs	r2, #0
    7516:	4b3e      	ldr	r3, [pc, #248]	; (7610 <trx_frame_read+0x11c>)
    7518:	701a      	strb	r2, [r3, #0]
	return flags;
    751a:	9b01      	ldr	r3, [sp, #4]
    751c:	4698      	mov	r8, r3
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21 || SAMR30
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    751e:	4f3d      	ldr	r7, [pc, #244]	; (7614 <trx_frame_read+0x120>)
    7520:	3201      	adds	r2, #1
    7522:	493d      	ldr	r1, [pc, #244]	; (7618 <trx_frame_read+0x124>)
    7524:	0038      	movs	r0, r7
    7526:	4b3d      	ldr	r3, [pc, #244]	; (761c <trx_frame_read+0x128>)
    7528:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    752a:	683b      	ldr	r3, [r7, #0]

	temp = TRX_CMD_FR;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    752c:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    752e:	7e1a      	ldrb	r2, [r3, #24]
    7530:	420a      	tst	r2, r1
    7532:	d0fc      	beq.n	752e <trx_frame_read+0x3a>
    7534:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    7536:	07d2      	lsls	r2, r2, #31
    7538:	d501      	bpl.n	753e <trx_frame_read+0x4a>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    753a:	2220      	movs	r2, #32
    753c:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    753e:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    7540:	7e1a      	ldrb	r2, [r3, #24]
    7542:	420a      	tst	r2, r1
    7544:	d0fc      	beq.n	7540 <trx_frame_read+0x4c>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    7546:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    7548:	7e1a      	ldrb	r2, [r3, #24]
    754a:	420a      	tst	r2, r1
    754c:	d0fc      	beq.n	7548 <trx_frame_read+0x54>
    754e:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    7550:	0752      	lsls	r2, r2, #29
    7552:	d50c      	bpl.n	756e <trx_frame_read+0x7a>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    7554:	8b5a      	ldrh	r2, [r3, #26]
    7556:	0752      	lsls	r2, r2, #29
    7558:	d501      	bpl.n	755e <trx_frame_read+0x6a>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    755a:	2204      	movs	r2, #4
    755c:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    755e:	4a2d      	ldr	r2, [pc, #180]	; (7614 <trx_frame_read+0x120>)
    7560:	7992      	ldrb	r2, [r2, #6]
    7562:	2a01      	cmp	r2, #1
    7564:	d013      	beq.n	758e <trx_frame_read+0x9a>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    7566:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    7568:	b2db      	uxtb	r3, r3
    756a:	4a2d      	ldr	r2, [pc, #180]	; (7620 <trx_frame_read+0x12c>)
    756c:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	while (length--) {
    756e:	1e63      	subs	r3, r4, #1
    7570:	b2db      	uxtb	r3, r3
    7572:	2c00      	cmp	r4, #0
    7574:	d036      	beq.n	75e4 <trx_frame_read+0xf0>
    7576:	3301      	adds	r3, #1
    7578:	469c      	mov	ip, r3
    757a:	44ac      	add	ip, r5
    757c:	2720      	movs	r7, #32
	SercomSpi *const spi_module = &(module->hw->SPI);
    757e:	4e25      	ldr	r6, [pc, #148]	; (7614 <trx_frame_read+0x120>)
		while (!spi_is_ready_to_write(&master)) {
    7580:	2001      	movs	r0, #1
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    7582:	2300      	movs	r3, #0
    7584:	469a      	mov	sl, r3
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    7586:	2402      	movs	r4, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    7588:	2104      	movs	r1, #4
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    758a:	46b1      	mov	r9, r6
    758c:	e00f      	b.n	75ae <trx_frame_read+0xba>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    758e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    7590:	05db      	lsls	r3, r3, #23
    7592:	0ddb      	lsrs	r3, r3, #23
    7594:	4a22      	ldr	r2, [pc, #136]	; (7620 <trx_frame_read+0x12c>)
    7596:	8013      	strh	r3, [r2, #0]
    7598:	e7e9      	b.n	756e <trx_frame_read+0x7a>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    759a:	464a      	mov	r2, r9
    759c:	7992      	ldrb	r2, [r2, #6]
    759e:	2a01      	cmp	r2, #1
    75a0:	d01c      	beq.n	75dc <trx_frame_read+0xe8>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    75a2:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    75a4:	b2ff      	uxtb	r7, r7
		}
		spi_read(&master, &temp);
		*data = temp;
    75a6:	702f      	strb	r7, [r5, #0]
		data++;
    75a8:	3501      	adds	r5, #1
	while (length--) {
    75aa:	4565      	cmp	r5, ip
    75ac:	d01a      	beq.n	75e4 <trx_frame_read+0xf0>
	SercomSpi *const spi_module = &(module->hw->SPI);
    75ae:	6833      	ldr	r3, [r6, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    75b0:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    75b2:	4202      	tst	r2, r0
    75b4:	d0fc      	beq.n	75b0 <trx_frame_read+0xbc>
    75b6:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    75b8:	4202      	tst	r2, r0
    75ba:	d001      	beq.n	75c0 <trx_frame_read+0xcc>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    75bc:	4652      	mov	r2, sl
    75be:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    75c0:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    75c2:	4222      	tst	r2, r4
    75c4:	d0fc      	beq.n	75c0 <trx_frame_read+0xcc>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    75c6:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    75c8:	420a      	tst	r2, r1
    75ca:	d0fc      	beq.n	75c6 <trx_frame_read+0xd2>
    75cc:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    75ce:	420a      	tst	r2, r1
    75d0:	d0e9      	beq.n	75a6 <trx_frame_read+0xb2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    75d2:	8b5a      	ldrh	r2, [r3, #26]
    75d4:	420a      	tst	r2, r1
    75d6:	d0e0      	beq.n	759a <trx_frame_read+0xa6>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    75d8:	8359      	strh	r1, [r3, #26]
    75da:	e7de      	b.n	759a <trx_frame_read+0xa6>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    75dc:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    75de:	05ff      	lsls	r7, r7, #23
    75e0:	0dff      	lsrs	r7, r7, #23
    75e2:	e7e0      	b.n	75a6 <trx_frame_read+0xb2>
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    75e4:	2200      	movs	r2, #0
    75e6:	490c      	ldr	r1, [pc, #48]	; (7618 <trx_frame_read+0x124>)
    75e8:	480a      	ldr	r0, [pc, #40]	; (7614 <trx_frame_read+0x120>)
    75ea:	4b0c      	ldr	r3, [pc, #48]	; (761c <trx_frame_read+0x128>)
    75ec:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    75ee:	23ff      	movs	r3, #255	; 0xff
    75f0:	4642      	mov	r2, r8
    75f2:	4213      	tst	r3, r2
    75f4:	d005      	beq.n	7602 <trx_frame_read+0x10e>
		cpu_irq_enable();
    75f6:	2201      	movs	r2, #1
    75f8:	4b05      	ldr	r3, [pc, #20]	; (7610 <trx_frame_read+0x11c>)
    75fa:	701a      	strb	r2, [r3, #0]
    75fc:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    7600:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    7602:	b002      	add	sp, #8
    7604:	bc1c      	pop	{r2, r3, r4}
    7606:	4690      	mov	r8, r2
    7608:	4699      	mov	r9, r3
    760a:	46a2      	mov	sl, r4
    760c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    760e:	46c0      	nop			; (mov r8, r8)
    7610:	2000000a 	.word	0x2000000a
    7614:	2000329c 	.word	0x2000329c
    7618:	20003260 	.word	0x20003260
    761c:	000043dd 	.word	0x000043dd
    7620:	20003258 	.word	0x20003258

00007624 <trx_frame_write>:

void trx_frame_write(uint8_t *data, uint8_t length)
{
    7624:	b5f0      	push	{r4, r5, r6, r7, lr}
    7626:	46c6      	mov	lr, r8
    7628:	b500      	push	{lr}
    762a:	b082      	sub	sp, #8
    762c:	0004      	movs	r4, r0
    762e:	000d      	movs	r5, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    7630:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    7634:	425a      	negs	r2, r3
    7636:	4153      	adcs	r3, r2
    7638:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    763a:	b672      	cpsid	i
    763c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    7640:	2200      	movs	r2, #0
    7642:	4b3a      	ldr	r3, [pc, #232]	; (772c <trx_frame_write+0x108>)
    7644:	701a      	strb	r2, [r3, #0]
	return flags;
    7646:	9b01      	ldr	r3, [sp, #4]
    7648:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21 || SAMR30
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    764a:	4f39      	ldr	r7, [pc, #228]	; (7730 <trx_frame_write+0x10c>)
    764c:	3201      	adds	r2, #1
    764e:	4939      	ldr	r1, [pc, #228]	; (7734 <trx_frame_write+0x110>)
    7650:	0038      	movs	r0, r7
    7652:	4b39      	ldr	r3, [pc, #228]	; (7738 <trx_frame_write+0x114>)
    7654:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    7656:	683b      	ldr	r3, [r7, #0]

	temp = TRX_CMD_FW;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    7658:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    765a:	7e1a      	ldrb	r2, [r3, #24]
    765c:	420a      	tst	r2, r1
    765e:	d0fc      	beq.n	765a <trx_frame_write+0x36>
    7660:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    7662:	07d2      	lsls	r2, r2, #31
    7664:	d501      	bpl.n	766a <trx_frame_write+0x46>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    7666:	2260      	movs	r2, #96	; 0x60
    7668:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    766a:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    766c:	7e1a      	ldrb	r2, [r3, #24]
    766e:	420a      	tst	r2, r1
    7670:	d0fc      	beq.n	766c <trx_frame_write+0x48>
	} 
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    7672:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    7674:	7e1a      	ldrb	r2, [r3, #24]
    7676:	420a      	tst	r2, r1
    7678:	d0fc      	beq.n	7674 <trx_frame_write+0x50>
    767a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    767c:	0752      	lsls	r2, r2, #29
    767e:	d50c      	bpl.n	769a <trx_frame_write+0x76>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    7680:	8b5a      	ldrh	r2, [r3, #26]
    7682:	0752      	lsls	r2, r2, #29
    7684:	d501      	bpl.n	768a <trx_frame_write+0x66>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    7686:	2204      	movs	r2, #4
    7688:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    768a:	4a29      	ldr	r2, [pc, #164]	; (7730 <trx_frame_write+0x10c>)
    768c:	7992      	ldrb	r2, [r2, #6]
    768e:	2a01      	cmp	r2, #1
    7690:	d00b      	beq.n	76aa <trx_frame_write+0x86>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    7692:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    7694:	b2d2      	uxtb	r2, r2
    7696:	4929      	ldr	r1, [pc, #164]	; (773c <trx_frame_write+0x118>)
    7698:	800a      	strh	r2, [r1, #0]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    769a:	4a25      	ldr	r2, [pc, #148]	; (7730 <trx_frame_write+0x10c>)
    769c:	7992      	ldrb	r2, [r2, #6]
    769e:	4694      	mov	ip, r2
    76a0:	0021      	movs	r1, r4
	}
	spi_read(&master, &dummy_read);
	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    76a2:	2701      	movs	r7, #1
		}
		spi_write(&master, *data++);
		while (!spi_is_write_complete(&master)) {
    76a4:	2002      	movs	r0, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    76a6:	2404      	movs	r4, #4
    76a8:	e00d      	b.n	76c6 <trx_frame_write+0xa2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    76aa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    76ac:	05d2      	lsls	r2, r2, #23
    76ae:	0dd2      	lsrs	r2, r2, #23
    76b0:	4922      	ldr	r1, [pc, #136]	; (773c <trx_frame_write+0x118>)
    76b2:	800a      	strh	r2, [r1, #0]
    76b4:	e7f1      	b.n	769a <trx_frame_write+0x76>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    76b6:	4662      	mov	r2, ip
    76b8:	2a01      	cmp	r2, #1
    76ba:	d01e      	beq.n	76fa <trx_frame_write+0xd6>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    76bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    76be:	b2d2      	uxtb	r2, r2
    76c0:	4e1e      	ldr	r6, [pc, #120]	; (773c <trx_frame_write+0x118>)
    76c2:	8032      	strh	r2, [r6, #0]
    76c4:	3101      	adds	r1, #1
	while (length--) {
    76c6:	3d01      	subs	r5, #1
    76c8:	b2ed      	uxtb	r5, r5
    76ca:	2dff      	cmp	r5, #255	; 0xff
    76cc:	d01b      	beq.n	7706 <trx_frame_write+0xe2>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    76ce:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    76d0:	423a      	tst	r2, r7
    76d2:	d0fc      	beq.n	76ce <trx_frame_write+0xaa>
    76d4:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    76d6:	423a      	tst	r2, r7
    76d8:	d001      	beq.n	76de <trx_frame_write+0xba>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    76da:	780a      	ldrb	r2, [r1, #0]
    76dc:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    76de:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    76e0:	4202      	tst	r2, r0
    76e2:	d0fc      	beq.n	76de <trx_frame_write+0xba>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    76e4:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    76e6:	4222      	tst	r2, r4
    76e8:	d0fc      	beq.n	76e4 <trx_frame_write+0xc0>
    76ea:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    76ec:	4222      	tst	r2, r4
    76ee:	d0e9      	beq.n	76c4 <trx_frame_write+0xa0>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    76f0:	8b5a      	ldrh	r2, [r3, #26]
    76f2:	4222      	tst	r2, r4
    76f4:	d0df      	beq.n	76b6 <trx_frame_write+0x92>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    76f6:	835c      	strh	r4, [r3, #26]
    76f8:	e7dd      	b.n	76b6 <trx_frame_write+0x92>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    76fa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    76fc:	05d2      	lsls	r2, r2, #23
    76fe:	0dd2      	lsrs	r2, r2, #23
    7700:	4e0e      	ldr	r6, [pc, #56]	; (773c <trx_frame_write+0x118>)
    7702:	8032      	strh	r2, [r6, #0]
    7704:	e7de      	b.n	76c4 <trx_frame_write+0xa0>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    7706:	2200      	movs	r2, #0
    7708:	490a      	ldr	r1, [pc, #40]	; (7734 <trx_frame_write+0x110>)
    770a:	4809      	ldr	r0, [pc, #36]	; (7730 <trx_frame_write+0x10c>)
    770c:	4b0a      	ldr	r3, [pc, #40]	; (7738 <trx_frame_write+0x114>)
    770e:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    7710:	23ff      	movs	r3, #255	; 0xff
    7712:	4642      	mov	r2, r8
    7714:	4213      	tst	r3, r2
    7716:	d005      	beq.n	7724 <trx_frame_write+0x100>
		cpu_irq_enable();
    7718:	2201      	movs	r2, #1
    771a:	4b04      	ldr	r3, [pc, #16]	; (772c <trx_frame_write+0x108>)
    771c:	701a      	strb	r2, [r3, #0]
    771e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    7722:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    7724:	b002      	add	sp, #8
    7726:	bc04      	pop	{r2}
    7728:	4690      	mov	r8, r2
    772a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    772c:	2000000a 	.word	0x2000000a
    7730:	2000329c 	.word	0x2000329c
    7734:	20003260 	.word	0x20003260
    7738:	000043dd 	.word	0x000043dd
    773c:	20003258 	.word	0x20003258

00007740 <trx_sram_write>:
 * @param addr Start address in the SRAM for the write operation
 * @param data Pointer to the data to be written into SRAM
 * @param length Number of bytes to be written into SRAM
 */
void trx_sram_write(uint8_t addr, uint8_t *data, uint8_t length)
{
    7740:	b5f0      	push	{r4, r5, r6, r7, lr}
    7742:	46c6      	mov	lr, r8
    7744:	b500      	push	{lr}
    7746:	b082      	sub	sp, #8
    7748:	0006      	movs	r6, r0
    774a:	000d      	movs	r5, r1
    774c:	0014      	movs	r4, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    774e:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    7752:	425a      	negs	r2, r3
    7754:	4153      	adcs	r3, r2
    7756:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    7758:	b672      	cpsid	i
    775a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    775e:	2200      	movs	r2, #0
    7760:	4b4d      	ldr	r3, [pc, #308]	; (7898 <trx_sram_write+0x158>)
    7762:	701a      	strb	r2, [r3, #0]
	return flags;
    7764:	9b01      	ldr	r3, [sp, #4]
    7766:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21 || SAMR30
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    7768:	4f4c      	ldr	r7, [pc, #304]	; (789c <trx_sram_write+0x15c>)
    776a:	3201      	adds	r2, #1
    776c:	494c      	ldr	r1, [pc, #304]	; (78a0 <trx_sram_write+0x160>)
    776e:	0038      	movs	r0, r7
    7770:	4b4c      	ldr	r3, [pc, #304]	; (78a4 <trx_sram_write+0x164>)
    7772:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    7774:	683b      	ldr	r3, [r7, #0]

	/* Send the command byte */
	temp = TRX_CMD_SW;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    7776:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    7778:	7e1a      	ldrb	r2, [r3, #24]
    777a:	420a      	tst	r2, r1
    777c:	d0fc      	beq.n	7778 <trx_sram_write+0x38>
    777e:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    7780:	07d2      	lsls	r2, r2, #31
    7782:	d501      	bpl.n	7788 <trx_sram_write+0x48>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    7784:	2240      	movs	r2, #64	; 0x40
    7786:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    7788:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    778a:	7e1a      	ldrb	r2, [r3, #24]
    778c:	420a      	tst	r2, r1
    778e:	d0fc      	beq.n	778a <trx_sram_write+0x4a>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    7790:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    7792:	7e1a      	ldrb	r2, [r3, #24]
    7794:	420a      	tst	r2, r1
    7796:	d0fc      	beq.n	7792 <trx_sram_write+0x52>
    7798:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    779a:	0752      	lsls	r2, r2, #29
    779c:	d50c      	bpl.n	77b8 <trx_sram_write+0x78>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    779e:	8b5a      	ldrh	r2, [r3, #26]
    77a0:	0752      	lsls	r2, r2, #29
    77a2:	d501      	bpl.n	77a8 <trx_sram_write+0x68>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    77a4:	2204      	movs	r2, #4
    77a6:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    77a8:	4a3c      	ldr	r2, [pc, #240]	; (789c <trx_sram_write+0x15c>)
    77aa:	7992      	ldrb	r2, [r2, #6]
    77ac:	2a01      	cmp	r2, #1
    77ae:	d02b      	beq.n	7808 <trx_sram_write+0xc8>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    77b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    77b2:	b2d2      	uxtb	r2, r2
    77b4:	493c      	ldr	r1, [pc, #240]	; (78a8 <trx_sram_write+0x168>)
    77b6:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Send the address from which the write operation should start */
	while (!spi_is_ready_to_write(&master)) {
    77b8:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    77ba:	7e1a      	ldrb	r2, [r3, #24]
    77bc:	420a      	tst	r2, r1
    77be:	d0fc      	beq.n	77ba <trx_sram_write+0x7a>
    77c0:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    77c2:	07d2      	lsls	r2, r2, #31
    77c4:	d500      	bpl.n	77c8 <trx_sram_write+0x88>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    77c6:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    77c8:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    77ca:	7e1a      	ldrb	r2, [r3, #24]
    77cc:	420a      	tst	r2, r1
    77ce:	d0fc      	beq.n	77ca <trx_sram_write+0x8a>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    77d0:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    77d2:	7e1a      	ldrb	r2, [r3, #24]
    77d4:	420a      	tst	r2, r1
    77d6:	d0fc      	beq.n	77d2 <trx_sram_write+0x92>
    77d8:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    77da:	0752      	lsls	r2, r2, #29
    77dc:	d50c      	bpl.n	77f8 <trx_sram_write+0xb8>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    77de:	8b5a      	ldrh	r2, [r3, #26]
    77e0:	0752      	lsls	r2, r2, #29
    77e2:	d501      	bpl.n	77e8 <trx_sram_write+0xa8>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    77e4:	2204      	movs	r2, #4
    77e6:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    77e8:	4a2c      	ldr	r2, [pc, #176]	; (789c <trx_sram_write+0x15c>)
    77ea:	7992      	ldrb	r2, [r2, #6]
    77ec:	2a01      	cmp	r2, #1
    77ee:	d011      	beq.n	7814 <trx_sram_write+0xd4>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    77f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    77f2:	b2d2      	uxtb	r2, r2
    77f4:	492c      	ldr	r1, [pc, #176]	; (78a8 <trx_sram_write+0x168>)
    77f6:	800a      	strh	r2, [r1, #0]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    77f8:	4a28      	ldr	r2, [pc, #160]	; (789c <trx_sram_write+0x15c>)
    77fa:	7992      	ldrb	r2, [r2, #6]
    77fc:	4694      	mov	ip, r2
    77fe:	0028      	movs	r0, r5
	}
	spi_read(&master, &dummy_read);

	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    7800:	2601      	movs	r6, #1
		}
		spi_write(&master, *data++);
		while (!spi_is_write_complete(&master)) {
    7802:	2502      	movs	r5, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    7804:	2104      	movs	r1, #4
    7806:	e013      	b.n	7830 <trx_sram_write+0xf0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    7808:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    780a:	05d2      	lsls	r2, r2, #23
    780c:	0dd2      	lsrs	r2, r2, #23
    780e:	4926      	ldr	r1, [pc, #152]	; (78a8 <trx_sram_write+0x168>)
    7810:	800a      	strh	r2, [r1, #0]
    7812:	e7d1      	b.n	77b8 <trx_sram_write+0x78>
    7814:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    7816:	05d2      	lsls	r2, r2, #23
    7818:	0dd2      	lsrs	r2, r2, #23
    781a:	4923      	ldr	r1, [pc, #140]	; (78a8 <trx_sram_write+0x168>)
    781c:	800a      	strh	r2, [r1, #0]
    781e:	e7eb      	b.n	77f8 <trx_sram_write+0xb8>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    7820:	4662      	mov	r2, ip
    7822:	2a01      	cmp	r2, #1
    7824:	d01e      	beq.n	7864 <trx_sram_write+0x124>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    7826:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    7828:	b2d2      	uxtb	r2, r2
    782a:	4f1f      	ldr	r7, [pc, #124]	; (78a8 <trx_sram_write+0x168>)
    782c:	803a      	strh	r2, [r7, #0]
    782e:	3001      	adds	r0, #1
	while (length--) {
    7830:	3c01      	subs	r4, #1
    7832:	b2e4      	uxtb	r4, r4
    7834:	2cff      	cmp	r4, #255	; 0xff
    7836:	d01b      	beq.n	7870 <trx_sram_write+0x130>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    7838:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    783a:	4232      	tst	r2, r6
    783c:	d0fc      	beq.n	7838 <trx_sram_write+0xf8>
    783e:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    7840:	4232      	tst	r2, r6
    7842:	d001      	beq.n	7848 <trx_sram_write+0x108>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    7844:	7802      	ldrb	r2, [r0, #0]
    7846:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    7848:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    784a:	422a      	tst	r2, r5
    784c:	d0fc      	beq.n	7848 <trx_sram_write+0x108>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    784e:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    7850:	420a      	tst	r2, r1
    7852:	d0fc      	beq.n	784e <trx_sram_write+0x10e>
    7854:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    7856:	420a      	tst	r2, r1
    7858:	d0e9      	beq.n	782e <trx_sram_write+0xee>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    785a:	8b5a      	ldrh	r2, [r3, #26]
    785c:	420a      	tst	r2, r1
    785e:	d0df      	beq.n	7820 <trx_sram_write+0xe0>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    7860:	8359      	strh	r1, [r3, #26]
    7862:	e7dd      	b.n	7820 <trx_sram_write+0xe0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    7864:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    7866:	05d2      	lsls	r2, r2, #23
    7868:	0dd2      	lsrs	r2, r2, #23
    786a:	4f0f      	ldr	r7, [pc, #60]	; (78a8 <trx_sram_write+0x168>)
    786c:	803a      	strh	r2, [r7, #0]
    786e:	e7de      	b.n	782e <trx_sram_write+0xee>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    7870:	2200      	movs	r2, #0
    7872:	490b      	ldr	r1, [pc, #44]	; (78a0 <trx_sram_write+0x160>)
    7874:	4809      	ldr	r0, [pc, #36]	; (789c <trx_sram_write+0x15c>)
    7876:	4b0b      	ldr	r3, [pc, #44]	; (78a4 <trx_sram_write+0x164>)
    7878:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    787a:	23ff      	movs	r3, #255	; 0xff
    787c:	4642      	mov	r2, r8
    787e:	4213      	tst	r3, r2
    7880:	d005      	beq.n	788e <trx_sram_write+0x14e>
		cpu_irq_enable();
    7882:	2201      	movs	r2, #1
    7884:	4b04      	ldr	r3, [pc, #16]	; (7898 <trx_sram_write+0x158>)
    7886:	701a      	strb	r2, [r3, #0]
    7888:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    788c:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    788e:	b002      	add	sp, #8
    7890:	bc04      	pop	{r2}
    7892:	4690      	mov	r8, r2
    7894:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7896:	46c0      	nop			; (mov r8, r8)
    7898:	2000000a 	.word	0x2000000a
    789c:	2000329c 	.word	0x2000329c
    78a0:	20003260 	.word	0x20003260
    78a4:	000043dd 	.word	0x000043dd
    78a8:	20003258 	.word	0x20003258

000078ac <trx_sram_read>:
 * @param[in] addr Start address in SRAM for read operation
 * @param[out] data Pointer to the location where data stored
 * @param[in] length Number of bytes to be read from SRAM
 */
void trx_sram_read(uint8_t addr, uint8_t *data, uint8_t length)
{
    78ac:	b5f0      	push	{r4, r5, r6, r7, lr}
    78ae:	46d6      	mov	lr, sl
    78b0:	464f      	mov	r7, r9
    78b2:	4646      	mov	r6, r8
    78b4:	b5c0      	push	{r6, r7, lr}
    78b6:	b082      	sub	sp, #8
    78b8:	0004      	movs	r4, r0
    78ba:	000d      	movs	r5, r1
    78bc:	0017      	movs	r7, r2
	delay_us(1); /* wap_rf4ce */
    78be:	2001      	movs	r0, #1
    78c0:	4b56      	ldr	r3, [pc, #344]	; (7a1c <trx_sram_read+0x170>)
    78c2:	4798      	blx	r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    78c4:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    78c8:	425a      	negs	r2, r3
    78ca:	4153      	adcs	r3, r2
    78cc:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    78ce:	b672      	cpsid	i
    78d0:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    78d4:	2200      	movs	r2, #0
    78d6:	4b52      	ldr	r3, [pc, #328]	; (7a20 <trx_sram_read+0x174>)
    78d8:	701a      	strb	r2, [r3, #0]
	return flags;
    78da:	9b01      	ldr	r3, [sp, #4]
    78dc:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();
#if SAMD || SAMR21 || SAML21 || SAMR30
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    78de:	4e51      	ldr	r6, [pc, #324]	; (7a24 <trx_sram_read+0x178>)
    78e0:	3201      	adds	r2, #1
    78e2:	4951      	ldr	r1, [pc, #324]	; (7a28 <trx_sram_read+0x17c>)
    78e4:	0030      	movs	r0, r6
    78e6:	4b51      	ldr	r3, [pc, #324]	; (7a2c <trx_sram_read+0x180>)
    78e8:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    78ea:	6833      	ldr	r3, [r6, #0]

	temp = TRX_CMD_SR;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    78ec:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    78ee:	7e1a      	ldrb	r2, [r3, #24]
    78f0:	420a      	tst	r2, r1
    78f2:	d0fc      	beq.n	78ee <trx_sram_read+0x42>
    78f4:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    78f6:	07d2      	lsls	r2, r2, #31
    78f8:	d501      	bpl.n	78fe <trx_sram_read+0x52>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    78fa:	2200      	movs	r2, #0
    78fc:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    78fe:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    7900:	7e1a      	ldrb	r2, [r3, #24]
    7902:	420a      	tst	r2, r1
    7904:	d0fc      	beq.n	7900 <trx_sram_read+0x54>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    7906:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    7908:	7e1a      	ldrb	r2, [r3, #24]
    790a:	420a      	tst	r2, r1
    790c:	d0fc      	beq.n	7908 <trx_sram_read+0x5c>
    790e:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    7910:	0752      	lsls	r2, r2, #29
    7912:	d50c      	bpl.n	792e <trx_sram_read+0x82>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    7914:	8b5a      	ldrh	r2, [r3, #26]
    7916:	0752      	lsls	r2, r2, #29
    7918:	d501      	bpl.n	791e <trx_sram_read+0x72>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    791a:	2204      	movs	r2, #4
    791c:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    791e:	4a41      	ldr	r2, [pc, #260]	; (7a24 <trx_sram_read+0x178>)
    7920:	7992      	ldrb	r2, [r2, #6]
    7922:	2a01      	cmp	r2, #1
    7924:	d033      	beq.n	798e <trx_sram_read+0xe2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    7926:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    7928:	b2d2      	uxtb	r2, r2
    792a:	4941      	ldr	r1, [pc, #260]	; (7a30 <trx_sram_read+0x184>)
    792c:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Send the address from which the read operation should start */
	while (!spi_is_ready_to_write(&master)) {
    792e:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    7930:	7e1a      	ldrb	r2, [r3, #24]
    7932:	420a      	tst	r2, r1
    7934:	d0fc      	beq.n	7930 <trx_sram_read+0x84>
    7936:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    7938:	07d2      	lsls	r2, r2, #31
    793a:	d500      	bpl.n	793e <trx_sram_read+0x92>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    793c:	629c      	str	r4, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    793e:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    7940:	7e1a      	ldrb	r2, [r3, #24]
    7942:	420a      	tst	r2, r1
    7944:	d0fc      	beq.n	7940 <trx_sram_read+0x94>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    7946:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    7948:	7e1a      	ldrb	r2, [r3, #24]
    794a:	420a      	tst	r2, r1
    794c:	d0fc      	beq.n	7948 <trx_sram_read+0x9c>
    794e:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    7950:	0752      	lsls	r2, r2, #29
    7952:	d50c      	bpl.n	796e <trx_sram_read+0xc2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    7954:	8b5a      	ldrh	r2, [r3, #26]
    7956:	0752      	lsls	r2, r2, #29
    7958:	d501      	bpl.n	795e <trx_sram_read+0xb2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    795a:	2204      	movs	r2, #4
    795c:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    795e:	4a31      	ldr	r2, [pc, #196]	; (7a24 <trx_sram_read+0x178>)
    7960:	7992      	ldrb	r2, [r2, #6]
    7962:	2a01      	cmp	r2, #1
    7964:	d019      	beq.n	799a <trx_sram_read+0xee>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    7966:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    7968:	b2db      	uxtb	r3, r3
    796a:	4a31      	ldr	r2, [pc, #196]	; (7a30 <trx_sram_read+0x184>)
    796c:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Upload the received byte in the user provided location */
	while (length--) {
    796e:	1e7b      	subs	r3, r7, #1
    7970:	b2db      	uxtb	r3, r3
    7972:	2f00      	cmp	r7, #0
    7974:	d03c      	beq.n	79f0 <trx_sram_read+0x144>
    7976:	3301      	adds	r3, #1
    7978:	469c      	mov	ip, r3
    797a:	44ac      	add	ip, r5
    797c:	2700      	movs	r7, #0
	SercomSpi *const spi_module = &(module->hw->SPI);
    797e:	4e29      	ldr	r6, [pc, #164]	; (7a24 <trx_sram_read+0x178>)
		while (!spi_is_ready_to_write(&master)) {
    7980:	2001      	movs	r0, #1
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    7982:	2300      	movs	r3, #0
    7984:	469a      	mov	sl, r3
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    7986:	2402      	movs	r4, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    7988:	2104      	movs	r1, #4
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    798a:	46b1      	mov	r9, r6
    798c:	e015      	b.n	79ba <trx_sram_read+0x10e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    798e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    7990:	05d2      	lsls	r2, r2, #23
    7992:	0dd2      	lsrs	r2, r2, #23
    7994:	4926      	ldr	r1, [pc, #152]	; (7a30 <trx_sram_read+0x184>)
    7996:	800a      	strh	r2, [r1, #0]
    7998:	e7c9      	b.n	792e <trx_sram_read+0x82>
    799a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    799c:	05db      	lsls	r3, r3, #23
    799e:	0ddb      	lsrs	r3, r3, #23
    79a0:	4a23      	ldr	r2, [pc, #140]	; (7a30 <trx_sram_read+0x184>)
    79a2:	8013      	strh	r3, [r2, #0]
    79a4:	e7e3      	b.n	796e <trx_sram_read+0xc2>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    79a6:	464a      	mov	r2, r9
    79a8:	7992      	ldrb	r2, [r2, #6]
    79aa:	2a01      	cmp	r2, #1
    79ac:	d01c      	beq.n	79e8 <trx_sram_read+0x13c>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    79ae:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    79b0:	b2ff      	uxtb	r7, r7
		}
		spi_read(&master, &temp);
		*data = temp;
    79b2:	702f      	strb	r7, [r5, #0]
		data++;
    79b4:	3501      	adds	r5, #1
	while (length--) {
    79b6:	4565      	cmp	r5, ip
    79b8:	d01a      	beq.n	79f0 <trx_sram_read+0x144>
	SercomSpi *const spi_module = &(module->hw->SPI);
    79ba:	6833      	ldr	r3, [r6, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    79bc:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    79be:	4202      	tst	r2, r0
    79c0:	d0fc      	beq.n	79bc <trx_sram_read+0x110>
    79c2:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    79c4:	4202      	tst	r2, r0
    79c6:	d001      	beq.n	79cc <trx_sram_read+0x120>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    79c8:	4652      	mov	r2, sl
    79ca:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    79cc:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    79ce:	4222      	tst	r2, r4
    79d0:	d0fc      	beq.n	79cc <trx_sram_read+0x120>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    79d2:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    79d4:	420a      	tst	r2, r1
    79d6:	d0fc      	beq.n	79d2 <trx_sram_read+0x126>
    79d8:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    79da:	420a      	tst	r2, r1
    79dc:	d0e9      	beq.n	79b2 <trx_sram_read+0x106>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    79de:	8b5a      	ldrh	r2, [r3, #26]
    79e0:	420a      	tst	r2, r1
    79e2:	d0e0      	beq.n	79a6 <trx_sram_read+0xfa>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    79e4:	8359      	strh	r1, [r3, #26]
    79e6:	e7de      	b.n	79a6 <trx_sram_read+0xfa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    79e8:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    79ea:	05ff      	lsls	r7, r7, #23
    79ec:	0dff      	lsrs	r7, r7, #23
    79ee:	e7e0      	b.n	79b2 <trx_sram_read+0x106>
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    79f0:	2200      	movs	r2, #0
    79f2:	490d      	ldr	r1, [pc, #52]	; (7a28 <trx_sram_read+0x17c>)
    79f4:	480b      	ldr	r0, [pc, #44]	; (7a24 <trx_sram_read+0x178>)
    79f6:	4b0d      	ldr	r3, [pc, #52]	; (7a2c <trx_sram_read+0x180>)
    79f8:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    79fa:	23ff      	movs	r3, #255	; 0xff
    79fc:	4642      	mov	r2, r8
    79fe:	4213      	tst	r3, r2
    7a00:	d005      	beq.n	7a0e <trx_sram_read+0x162>
		cpu_irq_enable();
    7a02:	2201      	movs	r2, #1
    7a04:	4b06      	ldr	r3, [pc, #24]	; (7a20 <trx_sram_read+0x174>)
    7a06:	701a      	strb	r2, [r3, #0]
    7a08:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    7a0c:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    7a0e:	b002      	add	sp, #8
    7a10:	bc1c      	pop	{r2, r3, r4}
    7a12:	4690      	mov	r8, r2
    7a14:	4699      	mov	r9, r3
    7a16:	46a2      	mov	sl, r4
    7a18:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7a1a:	46c0      	nop			; (mov r8, r8)
    7a1c:	00000155 	.word	0x00000155
    7a20:	2000000a 	.word	0x2000000a
    7a24:	2000329c 	.word	0x2000329c
    7a28:	20003260 	.word	0x20003260
    7a2c:	000043dd 	.word	0x000043dd
    7a30:	20003258 	.word	0x20003258

00007a34 <trx_aes_wrrd>:
 * @param addr Start address in the SRAM for the write operation
 * @param idata Pointer to the data written/read into/from SRAM
 * @param length Number of bytes written/read into/from SRAM
 */
void trx_aes_wrrd(uint8_t addr, uint8_t *idata, uint8_t length)
{
    7a34:	b5f0      	push	{r4, r5, r6, r7, lr}
    7a36:	46d6      	mov	lr, sl
    7a38:	464f      	mov	r7, r9
    7a3a:	4646      	mov	r6, r8
    7a3c:	b5c0      	push	{r6, r7, lr}
    7a3e:	0006      	movs	r6, r0
    7a40:	468a      	mov	sl, r1
    7a42:	0014      	movs	r4, r2
#if SAMD || SAMR21 || SAML21 || SAMR30
	uint16_t odata_var = 0;
#endif
	uint8_t temp;

	delay_us(1); /* wap_rf4ce */
    7a44:	2001      	movs	r0, #1
    7a46:	4b76      	ldr	r3, [pc, #472]	; (7c20 <trx_aes_wrrd+0x1ec>)
    7a48:	4798      	blx	r3

	ENTER_TRX_REGION();
    7a4a:	2100      	movs	r1, #0
    7a4c:	2000      	movs	r0, #0
    7a4e:	4b75      	ldr	r3, [pc, #468]	; (7c24 <trx_aes_wrrd+0x1f0>)
    7a50:	4798      	blx	r3
		/* wait until SPI gets available */
	}
#endif
#if SAMD || SAMR21 || SAML21 || SAMR30
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    7a52:	4f75      	ldr	r7, [pc, #468]	; (7c28 <trx_aes_wrrd+0x1f4>)
    7a54:	2201      	movs	r2, #1
    7a56:	4975      	ldr	r1, [pc, #468]	; (7c2c <trx_aes_wrrd+0x1f8>)
    7a58:	0038      	movs	r0, r7
    7a5a:	4b75      	ldr	r3, [pc, #468]	; (7c30 <trx_aes_wrrd+0x1fc>)
    7a5c:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    7a5e:	683b      	ldr	r3, [r7, #0]

	/* Send the command byte */
	temp = TRX_CMD_SW;

	while (!spi_is_ready_to_write(&master)) {
    7a60:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    7a62:	7e1a      	ldrb	r2, [r3, #24]
    7a64:	420a      	tst	r2, r1
    7a66:	d0fc      	beq.n	7a62 <trx_aes_wrrd+0x2e>
    7a68:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    7a6a:	07d2      	lsls	r2, r2, #31
    7a6c:	d501      	bpl.n	7a72 <trx_aes_wrrd+0x3e>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    7a6e:	2240      	movs	r2, #64	; 0x40
    7a70:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    7a72:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    7a74:	7e1a      	ldrb	r2, [r3, #24]
    7a76:	420a      	tst	r2, r1
    7a78:	d0fc      	beq.n	7a74 <trx_aes_wrrd+0x40>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    7a7a:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    7a7c:	7e1a      	ldrb	r2, [r3, #24]
    7a7e:	420a      	tst	r2, r1
    7a80:	d0fc      	beq.n	7a7c <trx_aes_wrrd+0x48>
    7a82:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    7a84:	0752      	lsls	r2, r2, #29
    7a86:	d50c      	bpl.n	7aa2 <trx_aes_wrrd+0x6e>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    7a88:	8b5a      	ldrh	r2, [r3, #26]
    7a8a:	0752      	lsls	r2, r2, #29
    7a8c:	d501      	bpl.n	7a92 <trx_aes_wrrd+0x5e>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    7a8e:	2204      	movs	r2, #4
    7a90:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    7a92:	4a65      	ldr	r2, [pc, #404]	; (7c28 <trx_aes_wrrd+0x1f4>)
    7a94:	7992      	ldrb	r2, [r2, #6]
    7a96:	2a01      	cmp	r2, #1
    7a98:	d055      	beq.n	7b46 <trx_aes_wrrd+0x112>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    7a9a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    7a9c:	b2d2      	uxtb	r2, r2
    7a9e:	4965      	ldr	r1, [pc, #404]	; (7c34 <trx_aes_wrrd+0x200>)
    7aa0:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* write SRAM start address */
	while (!spi_is_ready_to_write(&master)) {
    7aa2:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    7aa4:	7e1a      	ldrb	r2, [r3, #24]
    7aa6:	420a      	tst	r2, r1
    7aa8:	d0fc      	beq.n	7aa4 <trx_aes_wrrd+0x70>
    7aaa:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    7aac:	07d2      	lsls	r2, r2, #31
    7aae:	d500      	bpl.n	7ab2 <trx_aes_wrrd+0x7e>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    7ab0:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    7ab2:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    7ab4:	7e1a      	ldrb	r2, [r3, #24]
    7ab6:	420a      	tst	r2, r1
    7ab8:	d0fc      	beq.n	7ab4 <trx_aes_wrrd+0x80>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    7aba:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    7abc:	7e1a      	ldrb	r2, [r3, #24]
    7abe:	420a      	tst	r2, r1
    7ac0:	d0fc      	beq.n	7abc <trx_aes_wrrd+0x88>
    7ac2:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    7ac4:	0752      	lsls	r2, r2, #29
    7ac6:	d50c      	bpl.n	7ae2 <trx_aes_wrrd+0xae>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    7ac8:	8b5a      	ldrh	r2, [r3, #26]
    7aca:	0752      	lsls	r2, r2, #29
    7acc:	d501      	bpl.n	7ad2 <trx_aes_wrrd+0x9e>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    7ace:	2204      	movs	r2, #4
    7ad0:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    7ad2:	4a55      	ldr	r2, [pc, #340]	; (7c28 <trx_aes_wrrd+0x1f4>)
    7ad4:	7992      	ldrb	r2, [r2, #6]
    7ad6:	2a01      	cmp	r2, #1
    7ad8:	d03b      	beq.n	7b52 <trx_aes_wrrd+0x11e>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    7ada:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    7adc:	b2d2      	uxtb	r2, r2
    7ade:	4955      	ldr	r1, [pc, #340]	; (7c34 <trx_aes_wrrd+0x200>)
    7ae0:	800a      	strh	r2, [r1, #0]

	/* now transfer data */
	odata = idata;

	/* write data byte 0 - the obtained value in SPDR is meaningless */
	while (!spi_is_ready_to_write(&master)) {
    7ae2:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    7ae4:	7e1a      	ldrb	r2, [r3, #24]
    7ae6:	420a      	tst	r2, r1
    7ae8:	d0fc      	beq.n	7ae4 <trx_aes_wrrd+0xb0>
    7aea:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    7aec:	07d2      	lsls	r2, r2, #31
    7aee:	d502      	bpl.n	7af6 <trx_aes_wrrd+0xc2>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    7af0:	4652      	mov	r2, sl
    7af2:	7812      	ldrb	r2, [r2, #0]
    7af4:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, *idata++);
	while (!spi_is_write_complete(&master)) {
    7af6:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    7af8:	7e1a      	ldrb	r2, [r3, #24]
    7afa:	420a      	tst	r2, r1
    7afc:	d0fc      	beq.n	7af8 <trx_aes_wrrd+0xc4>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    7afe:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    7b00:	7e1a      	ldrb	r2, [r3, #24]
    7b02:	420a      	tst	r2, r1
    7b04:	d0fc      	beq.n	7b00 <trx_aes_wrrd+0xcc>
    7b06:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    7b08:	0752      	lsls	r2, r2, #29
    7b0a:	d50c      	bpl.n	7b26 <trx_aes_wrrd+0xf2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    7b0c:	8b5a      	ldrh	r2, [r3, #26]
    7b0e:	0752      	lsls	r2, r2, #29
    7b10:	d501      	bpl.n	7b16 <trx_aes_wrrd+0xe2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    7b12:	2204      	movs	r2, #4
    7b14:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    7b16:	4a44      	ldr	r2, [pc, #272]	; (7c28 <trx_aes_wrrd+0x1f4>)
    7b18:	7992      	ldrb	r2, [r2, #6]
    7b1a:	2a01      	cmp	r2, #1
    7b1c:	d01f      	beq.n	7b5e <trx_aes_wrrd+0x12a>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    7b1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    7b20:	b2db      	uxtb	r3, r3
    7b22:	4a44      	ldr	r2, [pc, #272]	; (7c34 <trx_aes_wrrd+0x200>)
    7b24:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Reading Spi Data for the length specified */
	while (length > 0) {
    7b26:	2700      	movs	r7, #0
    7b28:	2c00      	cmp	r4, #0
    7b2a:	d043      	beq.n	7bb4 <trx_aes_wrrd+0x180>
    7b2c:	4656      	mov	r6, sl
    7b2e:	3c01      	subs	r4, #1
    7b30:	b2e4      	uxtb	r4, r4
    7b32:	3401      	adds	r4, #1
    7b34:	44a2      	add	sl, r4
    7b36:	46d0      	mov	r8, sl
    7b38:	2700      	movs	r7, #0
	SercomSpi *const spi_module = &(module->hw->SPI);
    7b3a:	4d3b      	ldr	r5, [pc, #236]	; (7c28 <trx_aes_wrrd+0x1f4>)
		while (!spi_is_ready_to_write(&master)) {
    7b3c:	2001      	movs	r0, #1
		}
		spi_write(&master, *idata++);
		while (!spi_is_write_complete(&master)) {
    7b3e:	2402      	movs	r4, #2
		}
		while (!spi_is_ready_to_read(&master)) {
    7b40:	2104      	movs	r1, #4
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    7b42:	46a9      	mov	r9, r5
    7b44:	e01b      	b.n	7b7e <trx_aes_wrrd+0x14a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    7b46:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    7b48:	05d2      	lsls	r2, r2, #23
    7b4a:	0dd2      	lsrs	r2, r2, #23
    7b4c:	4939      	ldr	r1, [pc, #228]	; (7c34 <trx_aes_wrrd+0x200>)
    7b4e:	800a      	strh	r2, [r1, #0]
    7b50:	e7a7      	b.n	7aa2 <trx_aes_wrrd+0x6e>
    7b52:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    7b54:	05d2      	lsls	r2, r2, #23
    7b56:	0dd2      	lsrs	r2, r2, #23
    7b58:	4936      	ldr	r1, [pc, #216]	; (7c34 <trx_aes_wrrd+0x200>)
    7b5a:	800a      	strh	r2, [r1, #0]
    7b5c:	e7c1      	b.n	7ae2 <trx_aes_wrrd+0xae>
    7b5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    7b60:	05db      	lsls	r3, r3, #23
    7b62:	0ddb      	lsrs	r3, r3, #23
    7b64:	4a33      	ldr	r2, [pc, #204]	; (7c34 <trx_aes_wrrd+0x200>)
    7b66:	8013      	strh	r3, [r2, #0]
    7b68:	e7dd      	b.n	7b26 <trx_aes_wrrd+0xf2>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    7b6a:	464a      	mov	r2, r9
    7b6c:	7992      	ldrb	r2, [r2, #6]
    7b6e:	2a01      	cmp	r2, #1
    7b70:	d01c      	beq.n	7bac <trx_aes_wrrd+0x178>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    7b72:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    7b74:	b2ff      	uxtb	r7, r7
		}

#if SAMD || SAMR21 || SAML21 || SAMR30
		spi_read(&master, &odata_var);
		*odata++ = (uint8_t)odata_var;
    7b76:	7037      	strb	r7, [r6, #0]
    7b78:	3601      	adds	r6, #1
	while (length > 0) {
    7b7a:	45b0      	cmp	r8, r6
    7b7c:	d01a      	beq.n	7bb4 <trx_aes_wrrd+0x180>
	SercomSpi *const spi_module = &(module->hw->SPI);
    7b7e:	682b      	ldr	r3, [r5, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    7b80:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    7b82:	4202      	tst	r2, r0
    7b84:	d0fc      	beq.n	7b80 <trx_aes_wrrd+0x14c>
    7b86:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    7b88:	4202      	tst	r2, r0
    7b8a:	d001      	beq.n	7b90 <trx_aes_wrrd+0x15c>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    7b8c:	7872      	ldrb	r2, [r6, #1]
    7b8e:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    7b90:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    7b92:	4222      	tst	r2, r4
    7b94:	d0fc      	beq.n	7b90 <trx_aes_wrrd+0x15c>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    7b96:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    7b98:	420a      	tst	r2, r1
    7b9a:	d0fc      	beq.n	7b96 <trx_aes_wrrd+0x162>
    7b9c:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    7b9e:	420a      	tst	r2, r1
    7ba0:	d0e9      	beq.n	7b76 <trx_aes_wrrd+0x142>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    7ba2:	8b5a      	ldrh	r2, [r3, #26]
    7ba4:	420a      	tst	r2, r1
    7ba6:	d0e0      	beq.n	7b6a <trx_aes_wrrd+0x136>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    7ba8:	8359      	strh	r1, [r3, #26]
    7baa:	e7de      	b.n	7b6a <trx_aes_wrrd+0x136>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    7bac:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    7bae:	05ff      	lsls	r7, r7, #23
    7bb0:	0dff      	lsrs	r7, r7, #23
    7bb2:	e7e0      	b.n	7b76 <trx_aes_wrrd+0x142>
	SercomSpi *const spi_module = &(module->hw->SPI);
    7bb4:	4b1c      	ldr	r3, [pc, #112]	; (7c28 <trx_aes_wrrd+0x1f4>)
    7bb6:	681b      	ldr	r3, [r3, #0]
#endif
		length--;
	}

	/* To get the last data byte, write some dummy byte */
	while (!spi_is_ready_to_write(&master)) {
    7bb8:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    7bba:	7e1a      	ldrb	r2, [r3, #24]
    7bbc:	420a      	tst	r2, r1
    7bbe:	d0fc      	beq.n	7bba <trx_aes_wrrd+0x186>
    7bc0:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    7bc2:	07d2      	lsls	r2, r2, #31
    7bc4:	d501      	bpl.n	7bca <trx_aes_wrrd+0x196>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    7bc6:	2200      	movs	r2, #0
    7bc8:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, 0);
	while (!spi_is_write_complete(&master)) {
    7bca:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    7bcc:	7e1a      	ldrb	r2, [r3, #24]
    7bce:	420a      	tst	r2, r1
    7bd0:	d0fc      	beq.n	7bcc <trx_aes_wrrd+0x198>
	}
	while (!spi_is_ready_to_read(&master)) {
    7bd2:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    7bd4:	7e1a      	ldrb	r2, [r3, #24]
    7bd6:	420a      	tst	r2, r1
    7bd8:	d0fc      	beq.n	7bd4 <trx_aes_wrrd+0x1a0>
    7bda:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    7bdc:	0752      	lsls	r2, r2, #29
    7bde:	d50a      	bpl.n	7bf6 <trx_aes_wrrd+0x1c2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    7be0:	8b5a      	ldrh	r2, [r3, #26]
    7be2:	0752      	lsls	r2, r2, #29
    7be4:	d501      	bpl.n	7bea <trx_aes_wrrd+0x1b6>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    7be6:	2204      	movs	r2, #4
    7be8:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    7bea:	4a0f      	ldr	r2, [pc, #60]	; (7c28 <trx_aes_wrrd+0x1f4>)
    7bec:	7992      	ldrb	r2, [r2, #6]
    7bee:	2a01      	cmp	r2, #1
    7bf0:	d011      	beq.n	7c16 <trx_aes_wrrd+0x1e2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    7bf2:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    7bf4:	b2ff      	uxtb	r7, r7
	}
#if SAMD || SAMR21 || SAML21 || SAMR30
	spi_read(&master, &odata_var);
	*odata = (uint8_t)odata_var;
    7bf6:	4653      	mov	r3, sl
    7bf8:	701f      	strb	r7, [r3, #0]
#else
	spi_read(&master, (uint16_t *)odata);
#endif

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    7bfa:	2200      	movs	r2, #0
    7bfc:	490b      	ldr	r1, [pc, #44]	; (7c2c <trx_aes_wrrd+0x1f8>)
    7bfe:	480a      	ldr	r0, [pc, #40]	; (7c28 <trx_aes_wrrd+0x1f4>)
    7c00:	4b0b      	ldr	r3, [pc, #44]	; (7c30 <trx_aes_wrrd+0x1fc>)
    7c02:	4798      	blx	r3
	spi_read_packet(AT86RFX_SPI, odata, 1);

	/* Stop the SPI transaction by setting SEL high */
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif
	LEAVE_TRX_REGION();
    7c04:	2100      	movs	r1, #0
    7c06:	2000      	movs	r0, #0
    7c08:	4b0b      	ldr	r3, [pc, #44]	; (7c38 <trx_aes_wrrd+0x204>)
    7c0a:	4798      	blx	r3
}
    7c0c:	bc1c      	pop	{r2, r3, r4}
    7c0e:	4690      	mov	r8, r2
    7c10:	4699      	mov	r9, r3
    7c12:	46a2      	mov	sl, r4
    7c14:	bdf0      	pop	{r4, r5, r6, r7, pc}
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    7c16:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    7c18:	05ff      	lsls	r7, r7, #23
    7c1a:	0dff      	lsrs	r7, r7, #23
    7c1c:	e7eb      	b.n	7bf6 <trx_aes_wrrd+0x1c2>
    7c1e:	46c0      	nop			; (mov r8, r8)
    7c20:	00000155 	.word	0x00000155
    7c24:	00003499 	.word	0x00003499
    7c28:	2000329c 	.word	0x2000329c
    7c2c:	20003260 	.word	0x20003260
    7c30:	000043dd 	.word	0x000043dd
    7c34:	20003258 	.word	0x20003258
    7c38:	00003479 	.word	0x00003479

00007c3c <appCmdDataConf>:

/*************************************************************************//**
*****************************************************************************/
static void appCmdDataConf(uint8_t msgConfHandle, miwi_status_t status, uint8_t* msgPointer)
{
}
    7c3c:	4770      	bx	lr
	...

00007c40 <appCmdIdentifyPeriodTimerHandler>:
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    7c40:	2280      	movs	r2, #128	; 0x80
    7c42:	0312      	lsls	r2, r2, #12
    7c44:	4b01      	ldr	r3, [pc, #4]	; (7c4c <appCmdIdentifyPeriodTimerHandler+0xc>)
    7c46:	61da      	str	r2, [r3, #28]
{
#if (LED_COUNT > 0)
	LED_Toggle(LED_IDENTIFY);
#endif
	(void)timer;
}
    7c48:	4770      	bx	lr
    7c4a:	46c0      	nop			; (mov r8, r8)
    7c4c:	41004400 	.word	0x41004400

00007c50 <appCmdIdentifyDurationTimerHandler>:
{
    7c50:	b510      	push	{r4, lr}
		port_base->OUTSET.reg = pin_mask;
    7c52:	2280      	movs	r2, #128	; 0x80
    7c54:	0312      	lsls	r2, r2, #12
    7c56:	4b03      	ldr	r3, [pc, #12]	; (7c64 <appCmdIdentifyDurationTimerHandler+0x14>)
    7c58:	619a      	str	r2, [r3, #24]
	SYS_TimerStop(&appCmdIdentifyPeriodTimer);
    7c5a:	4803      	ldr	r0, [pc, #12]	; (7c68 <appCmdIdentifyDurationTimerHandler+0x18>)
    7c5c:	4b03      	ldr	r3, [pc, #12]	; (7c6c <appCmdIdentifyDurationTimerHandler+0x1c>)
    7c5e:	4798      	blx	r3
}
    7c60:	bd10      	pop	{r4, pc}
    7c62:	46c0      	nop			; (mov r8, r8)
    7c64:	41004400 	.word	0x41004400
    7c68:	200003f8 	.word	0x200003f8
    7c6c:	00006ce1 	.word	0x00006ce1

00007c70 <appCmdHandle>:
{
    7c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7c72:	0004      	movs	r4, r0
		return false;
    7c74:	2000      	movs	r0, #0
	if (size < sizeof(AppCmdHeader_t)) {
    7c76:	2900      	cmp	r1, #0
    7c78:	d002      	beq.n	7c80 <appCmdHandle+0x10>
	if (APP_COMMAND_ID_IDENTIFY == header->id) {
    7c7a:	7823      	ldrb	r3, [r4, #0]
    7c7c:	2b10      	cmp	r3, #16
    7c7e:	d000      	beq.n	7c82 <appCmdHandle+0x12>
}
    7c80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (sizeof(AppCmdIdentify_t) != size) {
    7c82:	2905      	cmp	r1, #5
    7c84:	d1fc      	bne.n	7c80 <appCmdHandle+0x10>
		SYS_TimerStop(&appCmdIdentifyDurationTimer);
    7c86:	4e12      	ldr	r6, [pc, #72]	; (7cd0 <appCmdHandle+0x60>)
    7c88:	0030      	movs	r0, r6
    7c8a:	4f12      	ldr	r7, [pc, #72]	; (7cd4 <appCmdHandle+0x64>)
    7c8c:	47b8      	blx	r7
		SYS_TimerStop(&appCmdIdentifyPeriodTimer);
    7c8e:	4d12      	ldr	r5, [pc, #72]	; (7cd8 <appCmdHandle+0x68>)
    7c90:	0028      	movs	r0, r5
    7c92:	47b8      	blx	r7
		appCmdIdentifyDurationTimer.interval = req->duration;
    7c94:	7862      	ldrb	r2, [r4, #1]
    7c96:	78a3      	ldrb	r3, [r4, #2]
    7c98:	021b      	lsls	r3, r3, #8
    7c9a:	4313      	orrs	r3, r2
    7c9c:	60b3      	str	r3, [r6, #8]
		appCmdIdentifyDurationTimer.mode = SYS_TIMER_INTERVAL_MODE;
    7c9e:	2300      	movs	r3, #0
    7ca0:	7333      	strb	r3, [r6, #12]
			= appCmdIdentifyDurationTimerHandler;
    7ca2:	4b0e      	ldr	r3, [pc, #56]	; (7cdc <appCmdHandle+0x6c>)
    7ca4:	6133      	str	r3, [r6, #16]
		SYS_TimerStart(&appCmdIdentifyDurationTimer);
    7ca6:	0030      	movs	r0, r6
    7ca8:	4e0d      	ldr	r6, [pc, #52]	; (7ce0 <appCmdHandle+0x70>)
    7caa:	47b0      	blx	r6
		appCmdIdentifyPeriodTimer.interval = req->period;
    7cac:	78e2      	ldrb	r2, [r4, #3]
    7cae:	7923      	ldrb	r3, [r4, #4]
    7cb0:	021b      	lsls	r3, r3, #8
    7cb2:	4313      	orrs	r3, r2
    7cb4:	60ab      	str	r3, [r5, #8]
		appCmdIdentifyPeriodTimer.mode = SYS_TIMER_PERIODIC_MODE;
    7cb6:	2301      	movs	r3, #1
    7cb8:	732b      	strb	r3, [r5, #12]
			= appCmdIdentifyPeriodTimerHandler;
    7cba:	4b0a      	ldr	r3, [pc, #40]	; (7ce4 <appCmdHandle+0x74>)
    7cbc:	612b      	str	r3, [r5, #16]
		SYS_TimerStart(&appCmdIdentifyPeriodTimer);
    7cbe:	0028      	movs	r0, r5
    7cc0:	47b0      	blx	r6
		port_base->OUTCLR.reg = pin_mask;
    7cc2:	2280      	movs	r2, #128	; 0x80
    7cc4:	0312      	lsls	r2, r2, #12
    7cc6:	4b08      	ldr	r3, [pc, #32]	; (7ce8 <appCmdHandle+0x78>)
    7cc8:	615a      	str	r2, [r3, #20]
		return true;
    7cca:	2001      	movs	r0, #1
    7ccc:	e7d8      	b.n	7c80 <appCmdHandle+0x10>
    7cce:	46c0      	nop			; (mov r8, r8)
    7cd0:	200003e4 	.word	0x200003e4
    7cd4:	00006ce1 	.word	0x00006ce1
    7cd8:	200003f8 	.word	0x200003f8
    7cdc:	00007c51 	.word	0x00007c51
    7ce0:	00006d4d 	.word	0x00006d4d
    7ce4:	00007c41 	.word	0x00007c41
    7ce8:	41004400 	.word	0x41004400

00007cec <APP_CommandsInit>:
	appCmdIdentifyDurationTimer.mode = SYS_TIMER_INTERVAL_MODE;
    7cec:	4b05      	ldr	r3, [pc, #20]	; (7d04 <APP_CommandsInit+0x18>)
    7cee:	2200      	movs	r2, #0
    7cf0:	731a      	strb	r2, [r3, #12]
	appCmdIdentifyDurationTimer.handler = appCmdIdentifyDurationTimerHandler;
    7cf2:	4a05      	ldr	r2, [pc, #20]	; (7d08 <APP_CommandsInit+0x1c>)
    7cf4:	611a      	str	r2, [r3, #16]
	appCmdIdentifyPeriodTimer.mode = SYS_TIMER_PERIODIC_MODE;
    7cf6:	4b05      	ldr	r3, [pc, #20]	; (7d0c <APP_CommandsInit+0x20>)
    7cf8:	2201      	movs	r2, #1
    7cfa:	731a      	strb	r2, [r3, #12]
	appCmdIdentifyPeriodTimer.handler = appCmdIdentifyPeriodTimerHandler;
    7cfc:	4a04      	ldr	r2, [pc, #16]	; (7d10 <APP_CommandsInit+0x24>)
    7cfe:	611a      	str	r2, [r3, #16]
}
    7d00:	4770      	bx	lr
    7d02:	46c0      	nop			; (mov r8, r8)
    7d04:	200003e4 	.word	0x200003e4
    7d08:	00007c51 	.word	0x00007c51
    7d0c:	200003f8 	.word	0x200003f8
    7d10:	00007c41 	.word	0x00007c41

00007d14 <APP_CommandsByteReceived>:
{
    7d14:	b510      	push	{r4, lr}
    7d16:	b088      	sub	sp, #32
	switch (appCmdUartState) {
    7d18:	4b4b      	ldr	r3, [pc, #300]	; (7e48 <APP_CommandsByteReceived+0x134>)
    7d1a:	781a      	ldrb	r2, [r3, #0]
    7d1c:	2a04      	cmp	r2, #4
    7d1e:	d85d      	bhi.n	7ddc <APP_CommandsByteReceived+0xc8>
    7d20:	0093      	lsls	r3, r2, #2
    7d22:	4a4a      	ldr	r2, [pc, #296]	; (7e4c <APP_CommandsByteReceived+0x138>)
    7d24:	58d3      	ldr	r3, [r2, r3]
    7d26:	469f      	mov	pc, r3
		if (0x10 == byte) {
    7d28:	2810      	cmp	r0, #16
    7d2a:	d157      	bne.n	7ddc <APP_CommandsByteReceived+0xc8>
			appCmdUartPtr = 0;
    7d2c:	2200      	movs	r2, #0
    7d2e:	4b48      	ldr	r3, [pc, #288]	; (7e50 <APP_CommandsByteReceived+0x13c>)
    7d30:	701a      	strb	r2, [r3, #0]
			appCmdUartCsum = byte;
    7d32:	3210      	adds	r2, #16
    7d34:	4b47      	ldr	r3, [pc, #284]	; (7e54 <APP_CommandsByteReceived+0x140>)
    7d36:	701a      	strb	r2, [r3, #0]
			appCmdUartState = APP_CMD_UART_STATE_SYNC;
    7d38:	3a0f      	subs	r2, #15
    7d3a:	4b43      	ldr	r3, [pc, #268]	; (7e48 <APP_CommandsByteReceived+0x134>)
    7d3c:	701a      	strb	r2, [r3, #0]
    7d3e:	e04d      	b.n	7ddc <APP_CommandsByteReceived+0xc8>
		appCmdUartCsum += byte;
    7d40:	4a44      	ldr	r2, [pc, #272]	; (7e54 <APP_CommandsByteReceived+0x140>)
    7d42:	7813      	ldrb	r3, [r2, #0]
    7d44:	18c3      	adds	r3, r0, r3
    7d46:	7013      	strb	r3, [r2, #0]
		if (0x02 == byte) {
    7d48:	2802      	cmp	r0, #2
    7d4a:	d003      	beq.n	7d54 <APP_CommandsByteReceived+0x40>
			appCmdUartState = APP_CMD_UART_STATE_IDLE;
    7d4c:	2200      	movs	r2, #0
    7d4e:	4b3e      	ldr	r3, [pc, #248]	; (7e48 <APP_CommandsByteReceived+0x134>)
    7d50:	701a      	strb	r2, [r3, #0]
    7d52:	e043      	b.n	7ddc <APP_CommandsByteReceived+0xc8>
			appCmdUartState = APP_CMD_UART_STATE_DATA;
    7d54:	2202      	movs	r2, #2
    7d56:	4b3c      	ldr	r3, [pc, #240]	; (7e48 <APP_CommandsByteReceived+0x134>)
    7d58:	701a      	strb	r2, [r3, #0]
    7d5a:	e03f      	b.n	7ddc <APP_CommandsByteReceived+0xc8>
		appCmdUartCsum += byte;
    7d5c:	4a3d      	ldr	r2, [pc, #244]	; (7e54 <APP_CommandsByteReceived+0x140>)
    7d5e:	7813      	ldrb	r3, [r2, #0]
    7d60:	18c3      	adds	r3, r0, r3
    7d62:	7013      	strb	r3, [r2, #0]
		if (0x10 == byte) {
    7d64:	2810      	cmp	r0, #16
    7d66:	d00d      	beq.n	7d84 <APP_CommandsByteReceived+0x70>
			appCmdUartBuf[appCmdUartPtr++] = byte;
    7d68:	4a39      	ldr	r2, [pc, #228]	; (7e50 <APP_CommandsByteReceived+0x13c>)
    7d6a:	7813      	ldrb	r3, [r2, #0]
    7d6c:	1c59      	adds	r1, r3, #1
    7d6e:	7011      	strb	r1, [r2, #0]
    7d70:	4a39      	ldr	r2, [pc, #228]	; (7e58 <APP_CommandsByteReceived+0x144>)
    7d72:	54d0      	strb	r0, [r2, r3]
		if (appCmdUartPtr == APP_CMD_UART_BUFFER_SIZE) {
    7d74:	4b36      	ldr	r3, [pc, #216]	; (7e50 <APP_CommandsByteReceived+0x13c>)
    7d76:	781b      	ldrb	r3, [r3, #0]
    7d78:	2b10      	cmp	r3, #16
    7d7a:	d12f      	bne.n	7ddc <APP_CommandsByteReceived+0xc8>
			appCmdUartState = APP_CMD_UART_STATE_IDLE;
    7d7c:	2200      	movs	r2, #0
    7d7e:	4b32      	ldr	r3, [pc, #200]	; (7e48 <APP_CommandsByteReceived+0x134>)
    7d80:	701a      	strb	r2, [r3, #0]
    7d82:	e02b      	b.n	7ddc <APP_CommandsByteReceived+0xc8>
			appCmdUartState = APP_CMD_UART_STATE_MARK;
    7d84:	2203      	movs	r2, #3
    7d86:	4b30      	ldr	r3, [pc, #192]	; (7e48 <APP_CommandsByteReceived+0x134>)
    7d88:	701a      	strb	r2, [r3, #0]
    7d8a:	e7f3      	b.n	7d74 <APP_CommandsByteReceived+0x60>
		appCmdUartCsum += byte;
    7d8c:	4a31      	ldr	r2, [pc, #196]	; (7e54 <APP_CommandsByteReceived+0x140>)
    7d8e:	7813      	ldrb	r3, [r2, #0]
    7d90:	18c3      	adds	r3, r0, r3
    7d92:	7013      	strb	r3, [r2, #0]
		if (0x10 == byte) {
    7d94:	2810      	cmp	r0, #16
    7d96:	d005      	beq.n	7da4 <APP_CommandsByteReceived+0x90>
		} else if (0x03 == byte) {
    7d98:	2803      	cmp	r0, #3
    7d9a:	d014      	beq.n	7dc6 <APP_CommandsByteReceived+0xb2>
			appCmdUartState = APP_CMD_UART_STATE_IDLE;
    7d9c:	2200      	movs	r2, #0
    7d9e:	4b2a      	ldr	r3, [pc, #168]	; (7e48 <APP_CommandsByteReceived+0x134>)
    7da0:	701a      	strb	r2, [r3, #0]
    7da2:	e01b      	b.n	7ddc <APP_CommandsByteReceived+0xc8>
			appCmdUartBuf[appCmdUartPtr++] = byte;
    7da4:	492a      	ldr	r1, [pc, #168]	; (7e50 <APP_CommandsByteReceived+0x13c>)
    7da6:	780a      	ldrb	r2, [r1, #0]
    7da8:	1c53      	adds	r3, r2, #1
    7daa:	b2db      	uxtb	r3, r3
    7dac:	700b      	strb	r3, [r1, #0]
    7dae:	492a      	ldr	r1, [pc, #168]	; (7e58 <APP_CommandsByteReceived+0x144>)
    7db0:	5488      	strb	r0, [r1, r2]
			if (appCmdUartPtr == APP_CMD_UART_BUFFER_SIZE) {
    7db2:	2b10      	cmp	r3, #16
    7db4:	d003      	beq.n	7dbe <APP_CommandsByteReceived+0xaa>
				appCmdUartState = APP_CMD_UART_STATE_DATA;
    7db6:	2202      	movs	r2, #2
    7db8:	4b23      	ldr	r3, [pc, #140]	; (7e48 <APP_CommandsByteReceived+0x134>)
    7dba:	701a      	strb	r2, [r3, #0]
    7dbc:	e00e      	b.n	7ddc <APP_CommandsByteReceived+0xc8>
				appCmdUartState = APP_CMD_UART_STATE_IDLE;
    7dbe:	2200      	movs	r2, #0
    7dc0:	4b21      	ldr	r3, [pc, #132]	; (7e48 <APP_CommandsByteReceived+0x134>)
    7dc2:	701a      	strb	r2, [r3, #0]
    7dc4:	e00a      	b.n	7ddc <APP_CommandsByteReceived+0xc8>
			appCmdUartState = APP_CMD_UART_STATE_CSUM;
    7dc6:	2204      	movs	r2, #4
    7dc8:	4b1f      	ldr	r3, [pc, #124]	; (7e48 <APP_CommandsByteReceived+0x134>)
    7dca:	701a      	strb	r2, [r3, #0]
    7dcc:	e006      	b.n	7ddc <APP_CommandsByteReceived+0xc8>
		if (byte == appCmdUartCsum) {
    7dce:	4b21      	ldr	r3, [pc, #132]	; (7e54 <APP_CommandsByteReceived+0x140>)
    7dd0:	781b      	ldrb	r3, [r3, #0]
    7dd2:	4283      	cmp	r3, r0
    7dd4:	d004      	beq.n	7de0 <APP_CommandsByteReceived+0xcc>
		appCmdUartState = APP_CMD_UART_STATE_IDLE;
    7dd6:	2200      	movs	r2, #0
    7dd8:	4b1b      	ldr	r3, [pc, #108]	; (7e48 <APP_CommandsByteReceived+0x134>)
    7dda:	701a      	strb	r2, [r3, #0]
}
    7ddc:	b008      	add	sp, #32
    7dde:	bd10      	pop	{r4, pc}
			appCmdUartProcess(appCmdUartBuf, appCmdUartPtr);
    7de0:	4b1b      	ldr	r3, [pc, #108]	; (7e50 <APP_CommandsByteReceived+0x13c>)
	if (size < sizeof(AppCmdUartHeader_t)) {
    7de2:	781b      	ldrb	r3, [r3, #0]
    7de4:	2b08      	cmp	r3, #8
    7de6:	d9f6      	bls.n	7dd6 <APP_CommandsByteReceived+0xc2>
	if (APP_COMMAND_ID_IDENTIFY == header->commandId) {
    7de8:	4b1b      	ldr	r3, [pc, #108]	; (7e58 <APP_CommandsByteReceived+0x144>)
    7dea:	781b      	ldrb	r3, [r3, #0]
    7dec:	2b10      	cmp	r3, #16
    7dee:	d1f2      	bne.n	7dd6 <APP_CommandsByteReceived+0xc2>
		cmd.id = APP_COMMAND_ID_IDENTIFY;
    7df0:	2210      	movs	r2, #16
    7df2:	ab06      	add	r3, sp, #24
    7df4:	701a      	strb	r2, [r3, #0]
		cmd.duration = uartCmd->duration;
    7df6:	4a18      	ldr	r2, [pc, #96]	; (7e58 <APP_CommandsByteReceived+0x144>)
    7df8:	6893      	ldr	r3, [r2, #8]
    7dfa:	021b      	lsls	r3, r3, #8
    7dfc:	2119      	movs	r1, #25
    7dfe:	4469      	add	r1, sp
    7e00:	0c1b      	lsrs	r3, r3, #16
    7e02:	700b      	strb	r3, [r1, #0]
    7e04:	0a1b      	lsrs	r3, r3, #8
    7e06:	704b      	strb	r3, [r1, #1]
		cmd.period = uartCmd->period;
    7e08:	7ad0      	ldrb	r0, [r2, #11]
    7e0a:	7b11      	ldrb	r1, [r2, #12]
    7e0c:	231b      	movs	r3, #27
    7e0e:	446b      	add	r3, sp
    7e10:	7018      	strb	r0, [r3, #0]
    7e12:	7059      	strb	r1, [r3, #1]
		appCmdBuffer(header->dstAddr, (uint8_t *)&cmd,
    7e14:	6813      	ldr	r3, [r2, #0]
    7e16:	0a1b      	lsrs	r3, r3, #8
    7e18:	b29b      	uxth	r3, r3
	if (0 == addr)
    7e1a:	2b00      	cmp	r3, #0
    7e1c:	d00f      	beq.n	7e3e <APP_CommandsByteReceived+0x12a>
    7e1e:	2116      	movs	r1, #22
    7e20:	4469      	add	r1, sp
    7e22:	800b      	strh	r3, [r1, #0]
	MiApp_SendData(SHORT_ADDR_LEN, (uint8_t*)&addr, size, payload, wsnmsghandle, true, appCmdDataConf);
    7e24:	4b0d      	ldr	r3, [pc, #52]	; (7e5c <APP_CommandsByteReceived+0x148>)
    7e26:	9302      	str	r3, [sp, #8]
    7e28:	2301      	movs	r3, #1
    7e2a:	9301      	str	r3, [sp, #4]
    7e2c:	4b0c      	ldr	r3, [pc, #48]	; (7e60 <APP_CommandsByteReceived+0x14c>)
    7e2e:	781b      	ldrb	r3, [r3, #0]
    7e30:	9300      	str	r3, [sp, #0]
    7e32:	ab06      	add	r3, sp, #24
    7e34:	2205      	movs	r2, #5
    7e36:	2002      	movs	r0, #2
    7e38:	4c0a      	ldr	r4, [pc, #40]	; (7e64 <APP_CommandsByteReceived+0x150>)
    7e3a:	47a0      	blx	r4
    7e3c:	e7cb      	b.n	7dd6 <APP_CommandsByteReceived+0xc2>
		appCmdHandle(data, size);
    7e3e:	2105      	movs	r1, #5
    7e40:	a806      	add	r0, sp, #24
    7e42:	4b09      	ldr	r3, [pc, #36]	; (7e68 <APP_CommandsByteReceived+0x154>)
    7e44:	4798      	blx	r3
    7e46:	e7c6      	b.n	7dd6 <APP_CommandsByteReceived+0xc2>
    7e48:	2000041e 	.word	0x2000041e
    7e4c:	00010da8 	.word	0x00010da8
    7e50:	2000041d 	.word	0x2000041d
    7e54:	2000041c 	.word	0x2000041c
    7e58:	2000040c 	.word	0x2000040c
    7e5c:	00007c3d 	.word	0x00007c3d
    7e60:	200032a8 	.word	0x200032a8
    7e64:	00009189 	.word	0x00009189
    7e68:	00007c71 	.word	0x00007c71

00007e6c <_i2c_master_wait_for_sync>:
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    7e6c:	6801      	ldr	r1, [r0, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    7e6e:	2207      	movs	r2, #7
    7e70:	69cb      	ldr	r3, [r1, #28]
	while (i2c_master_is_syncing(module)) {
    7e72:	421a      	tst	r2, r3
    7e74:	d1fc      	bne.n	7e70 <_i2c_master_wait_for_sync+0x4>
}
    7e76:	4770      	bx	lr

00007e78 <gLcdPageCmd1>:
	i2c_master_send_stop(module);
	return tmp_status;
}

static enum status_code gLcdPageCmd1( struct i2c_master_module *const module, struct i2c_master_packet *const packet,uint8_t pageByte )
{
    7e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7e7a:	0004      	movs	r4, r0
    7e7c:	000d      	movs	r5, r1
    7e7e:	0016      	movs	r6, r2
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    7e80:	6807      	ldr	r7, [r0, #0]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;

	_i2c_master_wait_for_sync(module);
    7e82:	4b1f      	ldr	r3, [pc, #124]	; (7f00 <gLcdPageCmd1+0x88>)
    7e84:	4798      	blx	r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
    7e86:	7a6b      	ldrb	r3, [r5, #9]
    7e88:	2b00      	cmp	r3, #0
    7e8a:	d119      	bne.n	7ec0 <gLcdPageCmd1+0x48>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    7e8c:	687b      	ldr	r3, [r7, #4]
    7e8e:	4a1d      	ldr	r2, [pc, #116]	; (7f04 <gLcdPageCmd1+0x8c>)
    7e90:	4013      	ands	r3, r2
    7e92:	607b      	str	r3, [r7, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
    7e94:	7a2b      	ldrb	r3, [r5, #8]
    7e96:	2b00      	cmp	r3, #0
    7e98:	d017      	beq.n	7eca <gLcdPageCmd1+0x52>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    7e9a:	882b      	ldrh	r3, [r5, #0]
    7e9c:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    7e9e:	7a6a      	ldrb	r2, [r5, #9]
    7ea0:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    7ea2:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    7ea4:	2280      	movs	r2, #128	; 0x80
    7ea6:	0212      	lsls	r2, r2, #8
    7ea8:	4313      	orrs	r3, r2
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    7eaa:	627b      	str	r3, [r7, #36]	; 0x24
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE | (packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
//		i2c_module->ADDR.reg = (packet-> address) | I2C_TRANSFER_WRITE |	(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
	}
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    7eac:	0020      	movs	r0, r4
    7eae:	4b16      	ldr	r3, [pc, #88]	; (7f08 <gLcdPageCmd1+0x90>)
    7eb0:	4798      	blx	r3
    7eb2:	1e05      	subs	r5, r0, #0

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
    7eb4:	d010      	beq.n	7ed8 <gLcdPageCmd1+0x60>
		i2c_master_write_byte ( module, 0x00);
		i2c_master_write_byte ( module, pageByte);
		i2c_master_write_byte ( module, 0x10);
		i2c_master_write_byte ( module, 0x01);
	}
	i2c_master_send_stop(module);
    7eb6:	0020      	movs	r0, r4
    7eb8:	4b14      	ldr	r3, [pc, #80]	; (7f0c <gLcdPageCmd1+0x94>)
    7eba:	4798      	blx	r3
	return tmp_status;
}
    7ebc:	0028      	movs	r0, r5
    7ebe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
    7ec0:	7aa9      	ldrb	r1, [r5, #10]
    7ec2:	0020      	movs	r0, r4
    7ec4:	4b12      	ldr	r3, [pc, #72]	; (7f10 <gLcdPageCmd1+0x98>)
    7ec6:	4798      	blx	r3
    7ec8:	e7e0      	b.n	7e8c <gLcdPageCmd1+0x14>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE | (packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
    7eca:	882b      	ldrh	r3, [r5, #0]
    7ecc:	005b      	lsls	r3, r3, #1
    7ece:	7a6a      	ldrb	r2, [r5, #9]
    7ed0:	0392      	lsls	r2, r2, #14
    7ed2:	4313      	orrs	r3, r2
    7ed4:	627b      	str	r3, [r7, #36]	; 0x24
    7ed6:	e7e9      	b.n	7eac <gLcdPageCmd1+0x34>
		tmp_status = _i2c_master_address_response(module);
    7ed8:	0020      	movs	r0, r4
    7eda:	4b0e      	ldr	r3, [pc, #56]	; (7f14 <gLcdPageCmd1+0x9c>)
    7edc:	4798      	blx	r3
    7ede:	1e05      	subs	r5, r0, #0
	if (tmp_status == STATUS_OK) {
    7ee0:	d1e9      	bne.n	7eb6 <gLcdPageCmd1+0x3e>
		i2c_master_write_byte ( module, 0x00);
    7ee2:	2100      	movs	r1, #0
    7ee4:	0020      	movs	r0, r4
    7ee6:	4f0c      	ldr	r7, [pc, #48]	; (7f18 <gLcdPageCmd1+0xa0>)
    7ee8:	47b8      	blx	r7
		i2c_master_write_byte ( module, pageByte);
    7eea:	0031      	movs	r1, r6
    7eec:	0020      	movs	r0, r4
    7eee:	47b8      	blx	r7
		i2c_master_write_byte ( module, 0x10);
    7ef0:	2110      	movs	r1, #16
    7ef2:	0020      	movs	r0, r4
    7ef4:	47b8      	blx	r7
		i2c_master_write_byte ( module, 0x01);
    7ef6:	2101      	movs	r1, #1
    7ef8:	0020      	movs	r0, r4
    7efa:	47b8      	blx	r7
    7efc:	e7db      	b.n	7eb6 <gLcdPageCmd1+0x3e>
    7efe:	46c0      	nop			; (mov r8, r8)
    7f00:	00007e6d 	.word	0x00007e6d
    7f04:	fffbffff 	.word	0xfffbffff
    7f08:	00003b49 	.word	0x00003b49
    7f0c:	00003c9d 	.word	0x00003c9d
    7f10:	00003b75 	.word	0x00003b75
    7f14:	00003b19 	.word	0x00003b19
    7f18:	00003cb5 	.word	0x00003cb5

00007f1c <gLcdDataSend>:
{
    7f1c:	b5f0      	push	{r4, r5, r6, r7, lr}
    7f1e:	46c6      	mov	lr, r8
    7f20:	b500      	push	{lr}
    7f22:	b082      	sub	sp, #8
    7f24:	0005      	movs	r5, r0
    7f26:	000c      	movs	r4, r1
    7f28:	0017      	movs	r7, r2
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    7f2a:	6806      	ldr	r6, [r0, #0]
	_i2c_master_wait_for_sync(module);
    7f2c:	4b28      	ldr	r3, [pc, #160]	; (7fd0 <gLcdDataSend+0xb4>)
    7f2e:	4798      	blx	r3
	if (packet->high_speed) {
    7f30:	7a63      	ldrb	r3, [r4, #9]
    7f32:	2b00      	cmp	r3, #0
    7f34:	d11d      	bne.n	7f72 <gLcdDataSend+0x56>
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    7f36:	6873      	ldr	r3, [r6, #4]
    7f38:	4a26      	ldr	r2, [pc, #152]	; (7fd4 <gLcdDataSend+0xb8>)
    7f3a:	4013      	ands	r3, r2
    7f3c:	6073      	str	r3, [r6, #4]
	if (packet->ten_bit_address) {
    7f3e:	7a23      	ldrb	r3, [r4, #8]
    7f40:	2b00      	cmp	r3, #0
    7f42:	d01b      	beq.n	7f7c <gLcdDataSend+0x60>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    7f44:	8823      	ldrh	r3, [r4, #0]
    7f46:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    7f48:	7a62      	ldrb	r2, [r4, #9]
    7f4a:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    7f4c:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    7f4e:	2280      	movs	r2, #128	; 0x80
    7f50:	0212      	lsls	r2, r2, #8
    7f52:	4313      	orrs	r3, r2
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    7f54:	6273      	str	r3, [r6, #36]	; 0x24
	tmp_status = _i2c_master_wait_for_bus(module);
    7f56:	0028      	movs	r0, r5
    7f58:	4b1f      	ldr	r3, [pc, #124]	; (7fd8 <gLcdDataSend+0xbc>)
    7f5a:	4798      	blx	r3
    7f5c:	9001      	str	r0, [sp, #4]
	if (tmp_status == STATUS_OK) {
    7f5e:	2800      	cmp	r0, #0
    7f60:	d013      	beq.n	7f8a <gLcdDataSend+0x6e>
	i2c_master_send_stop(module);
    7f62:	0028      	movs	r0, r5
    7f64:	4b1d      	ldr	r3, [pc, #116]	; (7fdc <gLcdDataSend+0xc0>)
    7f66:	4798      	blx	r3
}
    7f68:	9801      	ldr	r0, [sp, #4]
    7f6a:	b002      	add	sp, #8
    7f6c:	bc04      	pop	{r2}
    7f6e:	4690      	mov	r8, r2
    7f70:	bdf0      	pop	{r4, r5, r6, r7, pc}
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
    7f72:	7aa1      	ldrb	r1, [r4, #10]
    7f74:	0028      	movs	r0, r5
    7f76:	4b1a      	ldr	r3, [pc, #104]	; (7fe0 <gLcdDataSend+0xc4>)
    7f78:	4798      	blx	r3
    7f7a:	e7dc      	b.n	7f36 <gLcdDataSend+0x1a>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE | (packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
    7f7c:	8823      	ldrh	r3, [r4, #0]
    7f7e:	005b      	lsls	r3, r3, #1
    7f80:	7a62      	ldrb	r2, [r4, #9]
    7f82:	0392      	lsls	r2, r2, #14
    7f84:	4313      	orrs	r3, r2
    7f86:	6273      	str	r3, [r6, #36]	; 0x24
    7f88:	e7e5      	b.n	7f56 <gLcdDataSend+0x3a>
		tmp_status = _i2c_master_address_response(module);
    7f8a:	0028      	movs	r0, r5
    7f8c:	4b15      	ldr	r3, [pc, #84]	; (7fe4 <gLcdDataSend+0xc8>)
    7f8e:	4798      	blx	r3
    7f90:	9001      	str	r0, [sp, #4]
	if (tmp_status == STATUS_OK) {
    7f92:	2800      	cmp	r0, #0
    7f94:	d1e5      	bne.n	7f62 <gLcdDataSend+0x46>
		i2c_master_write_byte ( module, 0x40);   // DataSend
    7f96:	2140      	movs	r1, #64	; 0x40
    7f98:	0028      	movs	r0, r5
    7f9a:	4b13      	ldr	r3, [pc, #76]	; (7fe8 <gLcdDataSend+0xcc>)
    7f9c:	4798      	blx	r3
    7f9e:	003c      	movs	r4, r7
    7fa0:	349f      	adds	r4, #159	; 0x9f
    7fa2:	1e7b      	subs	r3, r7, #1
    7fa4:	4698      	mov	r8, r3
			i2c_master_write_byte ( module, * ( pageData + 159 -n ));
    7fa6:	4e10      	ldr	r6, [pc, #64]	; (7fe8 <gLcdDataSend+0xcc>)
			delay_us(50);
    7fa8:	4f10      	ldr	r7, [pc, #64]	; (7fec <gLcdDataSend+0xd0>)
			i2c_master_write_byte ( module, * ( pageData + 159 -n ));
    7faa:	7821      	ldrb	r1, [r4, #0]
    7fac:	0028      	movs	r0, r5
    7fae:	47b0      	blx	r6
			i2c_master_write_byte ( module, * ( pageData + 159 -n ));
    7fb0:	7821      	ldrb	r1, [r4, #0]
    7fb2:	0028      	movs	r0, r5
    7fb4:	47b0      	blx	r6
			i2c_master_write_byte ( module, * ( pageData + 159- n ));
    7fb6:	7821      	ldrb	r1, [r4, #0]
    7fb8:	0028      	movs	r0, r5
    7fba:	47b0      	blx	r6
			i2c_master_write_byte ( module, * ( pageData + 159 -n ));			
    7fbc:	7821      	ldrb	r1, [r4, #0]
    7fbe:	0028      	movs	r0, r5
    7fc0:	47b0      	blx	r6
			delay_us(50);
    7fc2:	2032      	movs	r0, #50	; 0x32
    7fc4:	47b8      	blx	r7
    7fc6:	3c01      	subs	r4, #1
		for(n = 0 ; n < 160 ; n++){
    7fc8:	4544      	cmp	r4, r8
    7fca:	d1ee      	bne.n	7faa <gLcdDataSend+0x8e>
    7fcc:	e7c9      	b.n	7f62 <gLcdDataSend+0x46>
    7fce:	46c0      	nop			; (mov r8, r8)
    7fd0:	00007e6d 	.word	0x00007e6d
    7fd4:	fffbffff 	.word	0xfffbffff
    7fd8:	00003b49 	.word	0x00003b49
    7fdc:	00003c9d 	.word	0x00003c9d
    7fe0:	00003b75 	.word	0x00003b75
    7fe4:	00003b19 	.word	0x00003b19
    7fe8:	00003cb5 	.word	0x00003cb5
    7fec:	00000155 	.word	0x00000155

00007ff0 <config_i2c_GLCD_Select>:
void config_i2c_GLCD_Select(void){
    7ff0:	b500      	push	{lr}
    7ff2:	b083      	sub	sp, #12
	config->input_pull = PORT_PIN_PULL_UP;
    7ff4:	a901      	add	r1, sp, #4
    7ff6:	2301      	movs	r3, #1
    7ff8:	704b      	strb	r3, [r1, #1]
	config->powersave  = false;
    7ffa:	2200      	movs	r2, #0
    7ffc:	708a      	strb	r2, [r1, #2]
	pin_config.direction  = PORT_PIN_DIR_OUTPUT;
    7ffe:	700b      	strb	r3, [r1, #0]
	port_pin_set_config(PIN_PA23, &pin_config);
    8000:	2017      	movs	r0, #23
    8002:	4b04      	ldr	r3, [pc, #16]	; (8014 <config_i2c_GLCD_Select+0x24>)
    8004:	4798      	blx	r3
		port_base->OUTSET.reg = pin_mask;
    8006:	2280      	movs	r2, #128	; 0x80
    8008:	0412      	lsls	r2, r2, #16
    800a:	4b03      	ldr	r3, [pc, #12]	; (8018 <config_i2c_GLCD_Select+0x28>)
    800c:	619a      	str	r2, [r3, #24]
}
    800e:	b003      	add	sp, #12
    8010:	bd00      	pop	{pc}
    8012:	46c0      	nop			; (mov r8, r8)
    8014:	0000361d 	.word	0x0000361d
    8018:	41004400 	.word	0x41004400

0000801c <configure_i2c_master>:
void configure_i2c_master(void){
    801c:	b530      	push	{r4, r5, lr}
    801e:	b08f      	sub	sp, #60	; 0x3c
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
    8020:	aa01      	add	r2, sp, #4
    8022:	2364      	movs	r3, #100	; 0x64
    8024:	9301      	str	r3, [sp, #4]
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
    8026:	4b1b      	ldr	r3, [pc, #108]	; (8094 <configure_i2c_master+0x78>)
    8028:	6053      	str	r3, [r2, #4]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
    802a:	2300      	movs	r3, #0
    802c:	6093      	str	r3, [r2, #8]
	config->generator_source = GCLK_GENERATOR_0;
    802e:	7313      	strb	r3, [r2, #12]
	config->run_in_standby   = false;
    8030:	7613      	strb	r3, [r2, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
    8032:	2180      	movs	r1, #128	; 0x80
    8034:	0389      	lsls	r1, r1, #14
    8036:	6111      	str	r1, [r2, #16]
	config->unknown_bus_state_timeout = 65535;
    8038:	2101      	movs	r1, #1
    803a:	4249      	negs	r1, r1
    803c:	8291      	strh	r1, [r2, #20]
	config->scl_low_timeout  = false;
    803e:	3125      	adds	r1, #37	; 0x25
    8040:	5453      	strb	r3, [r2, r1]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
    8042:	6293      	str	r3, [r2, #40]	; 0x28
	config->scl_stretch_only_after_ack_bit = false;
    8044:	3108      	adds	r1, #8
    8046:	5453      	strb	r3, [r2, r1]
	config->slave_scl_low_extend_timeout   = false;
    8048:	3101      	adds	r1, #1
    804a:	5453      	strb	r3, [r2, r1]
	config->master_scl_low_extend_timeout  = false;
    804c:	3101      	adds	r1, #1
    804e:	5453      	strb	r3, [r2, r1]
	config->sda_scl_rise_time_ns = 215;
    8050:	33d7      	adds	r3, #215	; 0xd7
    8052:	8613      	strh	r3, [r2, #48]	; 0x30
	config_i2c_master.buffer_timeout = 10000;
    8054:	4b10      	ldr	r3, [pc, #64]	; (8098 <configure_i2c_master+0x7c>)
    8056:	82d3      	strh	r3, [r2, #22]
	config_i2c_master.pinmux_pad0 = PINMUX_PA08D_SERCOM2_PAD0;
    8058:	4b10      	ldr	r3, [pc, #64]	; (809c <configure_i2c_master+0x80>)
    805a:	61d3      	str	r3, [r2, #28]
	config_i2c_master.pinmux_pad1 = PINMUX_PA09D_SERCOM2_PAD1;
    805c:	4b10      	ldr	r3, [pc, #64]	; (80a0 <configure_i2c_master+0x84>)
    805e:	6213      	str	r3, [r2, #32]
	i2c_master_init(&i2c_master_instance, SERCOM2, &config_i2c_master);
    8060:	4d10      	ldr	r5, [pc, #64]	; (80a4 <configure_i2c_master+0x88>)
    8062:	4911      	ldr	r1, [pc, #68]	; (80a8 <configure_i2c_master+0x8c>)
    8064:	0028      	movs	r0, r5
    8066:	4b11      	ldr	r3, [pc, #68]	; (80ac <configure_i2c_master+0x90>)
    8068:	4798      	blx	r3
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    806a:	682c      	ldr	r4, [r5, #0]
	_i2c_master_wait_for_sync(module);
    806c:	0028      	movs	r0, r5
    806e:	4b10      	ldr	r3, [pc, #64]	; (80b0 <configure_i2c_master+0x94>)
    8070:	4798      	blx	r3
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    8072:	6823      	ldr	r3, [r4, #0]
    8074:	2202      	movs	r2, #2
    8076:	4313      	orrs	r3, r2
    8078:	6023      	str	r3, [r4, #0]
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    807a:	88e8      	ldrh	r0, [r5, #6]
	uint32_t timeout_counter = 0;
    807c:	2300      	movs	r3, #0
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    807e:	2110      	movs	r1, #16
    8080:	8b62      	ldrh	r2, [r4, #26]
    8082:	420a      	tst	r2, r1
    8084:	d104      	bne.n	8090 <configure_i2c_master+0x74>
		timeout_counter++;
    8086:	3301      	adds	r3, #1
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    8088:	4283      	cmp	r3, r0
    808a:	d3f9      	bcc.n	8080 <configure_i2c_master+0x64>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
    808c:	2310      	movs	r3, #16
    808e:	8363      	strh	r3, [r4, #26]
}
    8090:	b00f      	add	sp, #60	; 0x3c
    8092:	bd30      	pop	{r4, r5, pc}
    8094:	00000d48 	.word	0x00000d48
    8098:	00002710 	.word	0x00002710
    809c:	00080003 	.word	0x00080003
    80a0:	00090003 	.word	0x00090003
    80a4:	2000324c 	.word	0x2000324c
    80a8:	42001000 	.word	0x42001000
    80ac:	00003851 	.word	0x00003851
    80b0:	00007e6d 	.word	0x00007e6d

000080b4 <gLcdInit>:
{
    80b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	i2c_packet.hs_master_code	= 0x0;
    80b6:	4b19      	ldr	r3, [pc, #100]	; (811c <gLcdInit+0x68>)
    80b8:	2200      	movs	r2, #0
    80ba:	729a      	strb	r2, [r3, #10]
	i2c_packet.address			= ADDR_GLCD ;
    80bc:	323f      	adds	r2, #63	; 0x3f
    80be:	801a      	strh	r2, [r3, #0]
	i2c_packet.data_length		= 13;
    80c0:	3a32      	subs	r2, #50	; 0x32
    80c2:	805a      	strh	r2, [r3, #2]
	i2c_packet.data				= gLcdInitBytes1;
    80c4:	4a16      	ldr	r2, [pc, #88]	; (8120 <gLcdInit+0x6c>)
    80c6:	605a      	str	r2, [r3, #4]
	while(i2c_master_write_packet_wait_no_stop(&i2c_master_instance,&i2c_packet) != STATUS_OK ) {
    80c8:	001e      	movs	r6, r3
    80ca:	4d16      	ldr	r5, [pc, #88]	; (8124 <gLcdInit+0x70>)
    80cc:	4c16      	ldr	r4, [pc, #88]	; (8128 <gLcdInit+0x74>)
    80ce:	0031      	movs	r1, r6
    80d0:	0028      	movs	r0, r5
    80d2:	47a0      	blx	r4
    80d4:	2800      	cmp	r0, #0
    80d6:	d1fa      	bne.n	80ce <gLcdInit+0x1a>
	delay_us(50);
    80d8:	3032      	adds	r0, #50	; 0x32
    80da:	4c14      	ldr	r4, [pc, #80]	; (812c <gLcdInit+0x78>)
    80dc:	47a0      	blx	r4
	i2c_master_write_byte( &i2c_master_instance, 0x2C );
    80de:	4e11      	ldr	r6, [pc, #68]	; (8124 <gLcdInit+0x70>)
    80e0:	212c      	movs	r1, #44	; 0x2c
    80e2:	0030      	movs	r0, r6
    80e4:	4d12      	ldr	r5, [pc, #72]	; (8130 <gLcdInit+0x7c>)
    80e6:	47a8      	blx	r5
	i2c_master_write_byte( &i2c_master_instance, 0x66 );
    80e8:	2166      	movs	r1, #102	; 0x66
    80ea:	0030      	movs	r0, r6
    80ec:	47a8      	blx	r5
	delay_us(50);
    80ee:	2032      	movs	r0, #50	; 0x32
    80f0:	47a0      	blx	r4
	i2c_master_write_byte( &i2c_master_instance, 0x2E );
    80f2:	212e      	movs	r1, #46	; 0x2e
    80f4:	0030      	movs	r0, r6
    80f6:	47a8      	blx	r5
	delay_us(50);
    80f8:	2032      	movs	r0, #50	; 0x32
    80fa:	47a0      	blx	r4
    80fc:	4c0d      	ldr	r4, [pc, #52]	; (8134 <gLcdInit+0x80>)
    80fe:	0027      	movs	r7, r4
    8100:	378a      	adds	r7, #138	; 0x8a
		i2c_master_write_byte( &i2c_master_instance, gLcdInitBytes2[i] );
    8102:	4e08      	ldr	r6, [pc, #32]	; (8124 <gLcdInit+0x70>)
    8104:	4d0a      	ldr	r5, [pc, #40]	; (8130 <gLcdInit+0x7c>)
    8106:	7821      	ldrb	r1, [r4, #0]
    8108:	0030      	movs	r0, r6
    810a:	47a8      	blx	r5
    810c:	3401      	adds	r4, #1
	for( i = 0 ; i < 138 ; i ++){
    810e:	42bc      	cmp	r4, r7
    8110:	d1f9      	bne.n	8106 <gLcdInit+0x52>
	i2c_master_send_stop( &i2c_master_instance);
    8112:	4804      	ldr	r0, [pc, #16]	; (8124 <gLcdInit+0x70>)
    8114:	4b08      	ldr	r3, [pc, #32]	; (8138 <gLcdInit+0x84>)
    8116:	4798      	blx	r3
}
    8118:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    811a:	46c0      	nop			; (mov r8, r8)
    811c:	20003328 	.word	0x20003328
    8120:	20000070 	.word	0x20000070
    8124:	2000324c 	.word	0x2000324c
    8128:	00003c89 	.word	0x00003c89
    812c:	00000155 	.word	0x00000155
    8130:	00003cb5 	.word	0x00003cb5
    8134:	20000080 	.word	0x20000080
    8138:	00003c9d 	.word	0x00003c9d

0000813c <gLcdShow2>:
		gLcdDataSend( &i2c_master_instance, &i2c_packet, &picData[i*160]);
		gLcdPageStart++;
	}
}

void gLcdShow2( uint8_t * picture){
    813c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint8_t gLcdPageStart = 0xB0;
	uint8_t i, j;	

	uint8_t * picData = picture;
	 	
	i2c_packet.hs_master_code	= 0x0;
    813e:	4b0f      	ldr	r3, [pc, #60]	; (817c <gLcdShow2+0x40>)
    8140:	2200      	movs	r2, #0
    8142:	729a      	strb	r2, [r3, #10]
	i2c_packet.address			= ADDR_GLCD ;
    8144:	323f      	adds	r2, #63	; 0x3f
    8146:	801a      	strh	r2, [r3, #0]
	i2c_packet.data_length		= 13;
    8148:	3a32      	subs	r2, #50	; 0x32
    814a:	805a      	strh	r2, [r3, #2]
	i2c_packet.data				= gLcdInitBytes1;
    814c:	4a0c      	ldr	r2, [pc, #48]	; (8180 <gLcdShow2+0x44>)
    814e:	605a      	str	r2, [r3, #4]
    8150:	23f0      	movs	r3, #240	; 0xf0
    8152:	00db      	lsls	r3, r3, #3
    8154:	18c7      	adds	r7, r0, r3
	uint8_t gLcdPageStart = 0xB0;
    8156:	24b0      	movs	r4, #176	; 0xb0
	
	for( i = 13 ; i > 0 ; i--){
		gLcdPageCmd1( &i2c_master_instance, &i2c_packet, gLcdPageStart );
    8158:	4e08      	ldr	r6, [pc, #32]	; (817c <gLcdShow2+0x40>)
    815a:	4d0a      	ldr	r5, [pc, #40]	; (8184 <gLcdShow2+0x48>)
    815c:	0022      	movs	r2, r4
    815e:	0031      	movs	r1, r6
    8160:	4809      	ldr	r0, [pc, #36]	; (8188 <gLcdShow2+0x4c>)
    8162:	47a8      	blx	r5
		gLcdDataSend( &i2c_master_instance, &i2c_packet, &picData[(i-1)*160]);
    8164:	003a      	movs	r2, r7
    8166:	0031      	movs	r1, r6
    8168:	4807      	ldr	r0, [pc, #28]	; (8188 <gLcdShow2+0x4c>)
    816a:	4b08      	ldr	r3, [pc, #32]	; (818c <gLcdShow2+0x50>)
    816c:	4798      	blx	r3
		gLcdPageStart++;
    816e:	3401      	adds	r4, #1
    8170:	b2e4      	uxtb	r4, r4
    8172:	3fa0      	subs	r7, #160	; 0xa0
	for( i = 13 ; i > 0 ; i--){
    8174:	2cbd      	cmp	r4, #189	; 0xbd
    8176:	d1f1      	bne.n	815c <gLcdShow2+0x20>
	}
}
    8178:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    817a:	46c0      	nop			; (mov r8, r8)
    817c:	20003328 	.word	0x20003328
    8180:	20000070 	.word	0x20000070
    8184:	00007e79 	.word	0x00007e79
    8188:	2000324c 	.word	0x2000324c
    818c:	00007f1d 	.word	0x00007f1d

00008190 <wifi_cb>:
		default:break;	
	}	
}

void wifi_cb(uint8_t u8MsgType, void *pvMsg)
{
    8190:	b510      	push	{r4, lr}
    8192:	b082      	sub	sp, #8
	switch(u8MsgType){
    8194:	282c      	cmp	r0, #44	; 0x2c
    8196:	d003      	beq.n	81a0 <wifi_cb+0x10>
    8198:	2832      	cmp	r0, #50	; 0x32
    819a:	d015      	beq.n	81c8 <wifi_cb+0x38>
		wifi_connected = 1;
		break;
	default:
		break;
	}
}
    819c:	b002      	add	sp, #8
    819e:	bd10      	pop	{r4, pc}
		if(pstrWifiState->u8CurrState == M2M_WIFI_CONNECTED) {
    81a0:	780b      	ldrb	r3, [r1, #0]
    81a2:	2b01      	cmp	r3, #1
    81a4:	d00d      	beq.n	81c2 <wifi_cb+0x32>
		} else if(pstrWifiState->u8CurrState == M2M_WIFI_DISCONNECTED) {
    81a6:	2b00      	cmp	r3, #0
    81a8:	d1f8      	bne.n	819c <wifi_cb+0xc>
			wifi_connected = 0;
    81aa:	2200      	movs	r2, #0
    81ac:	4b08      	ldr	r3, [pc, #32]	; (81d0 <wifi_cb+0x40>)
    81ae:	701a      	strb	r2, [r3, #0]
			m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID), 
    81b0:	23ff      	movs	r3, #255	; 0xff
    81b2:	9300      	str	r3, [sp, #0]
    81b4:	4b07      	ldr	r3, [pc, #28]	; (81d4 <wifi_cb+0x44>)
    81b6:	3202      	adds	r2, #2
    81b8:	210e      	movs	r1, #14
    81ba:	4807      	ldr	r0, [pc, #28]	; (81d8 <wifi_cb+0x48>)
    81bc:	4c07      	ldr	r4, [pc, #28]	; (81dc <wifi_cb+0x4c>)
    81be:	47a0      	blx	r4
    81c0:	e7ec      	b.n	819c <wifi_cb+0xc>
			m2m_wifi_request_dhcp_client();
    81c2:	4b07      	ldr	r3, [pc, #28]	; (81e0 <wifi_cb+0x50>)
    81c4:	4798      	blx	r3
    81c6:	e7e9      	b.n	819c <wifi_cb+0xc>
		wifi_connected = 1;
    81c8:	2201      	movs	r2, #1
    81ca:	4b01      	ldr	r3, [pc, #4]	; (81d0 <wifi_cb+0x40>)
    81cc:	701a      	strb	r2, [r3, #0]
}
    81ce:	e7e5      	b.n	819c <wifi_cb+0xc>
    81d0:	200009de 	.word	0x200009de
    81d4:	000121f0 	.word	0x000121f0
    81d8:	000121fc 	.word	0x000121fc
    81dc:	000014d9 	.word	0x000014d9
    81e0:	000014f5 	.word	0x000014f5

000081e4 <configure_rtc_count>:
{
    81e4:	b510      	push	{r4, lr}
    81e6:	b084      	sub	sp, #16
	/* Sanity check argument */
	Assert(config);

	/* Set default into configuration structure */
	config->prescaler           = RTC_COUNT_PRESCALER_DIV_1024;
	config->mode                = RTC_COUNT_MODE_32BIT;
    81e8:	2201      	movs	r2, #1
    81ea:	466b      	mov	r3, sp
    81ec:	709a      	strb	r2, [r3, #2]
	config->clear_on_match      = false;
    81ee:	2300      	movs	r3, #0
    81f0:	4669      	mov	r1, sp
    81f2:	70cb      	strb	r3, [r1, #3]
#if (SAML21XXXB) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	config->enable_read_sync    = true;
#endif

	for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
		config->compare_values[i] = 0;
    81f4:	9302      	str	r3, [sp, #8]
    81f6:	9303      	str	r3, [sp, #12]
	config_rtc_count.prescaler           = RTC_COUNT_PRESCALER_DIV_1;
    81f8:	800b      	strh	r3, [r1, #0]
	config_rtc_count.continuously_update = true;
    81fa:	710a      	strb	r2, [r1, #4]
	rtc_count_init(&rtc_instance, RTC, &config_rtc_count);
    81fc:	4c05      	ldr	r4, [pc, #20]	; (8214 <configure_rtc_count+0x30>)
    81fe:	466a      	mov	r2, sp
    8200:	4905      	ldr	r1, [pc, #20]	; (8218 <configure_rtc_count+0x34>)
    8202:	0020      	movs	r0, r4
    8204:	4b05      	ldr	r3, [pc, #20]	; (821c <configure_rtc_count+0x38>)
    8206:	4798      	blx	r3
	rtc_count_enable(&rtc_instance);
    8208:	0020      	movs	r0, r4
    820a:	4b05      	ldr	r3, [pc, #20]	; (8220 <configure_rtc_count+0x3c>)
    820c:	4798      	blx	r3
}
    820e:	b004      	add	sp, #16
    8210:	bd10      	pop	{r4, pc}
    8212:	46c0      	nop			; (mov r8, r8)
    8214:	200032bc 	.word	0x200032bc
    8218:	40001400 	.word	0x40001400
    821c:	00003765 	.word	0x00003765
    8220:	00003649 	.word	0x00003649

00008224 <configure_usart>:
{
    8224:	b530      	push	{r4, r5, lr}
    8226:	b091      	sub	sp, #68	; 0x44
	config->data_order       = USART_DATAORDER_LSB;
    8228:	2380      	movs	r3, #128	; 0x80
    822a:	05db      	lsls	r3, r3, #23
    822c:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    822e:	2300      	movs	r3, #0
    8230:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    8232:	22ff      	movs	r2, #255	; 0xff
    8234:	4669      	mov	r1, sp
    8236:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    8238:	2200      	movs	r2, #0
    823a:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    823c:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
    823e:	2196      	movs	r1, #150	; 0x96
    8240:	0189      	lsls	r1, r1, #6
    8242:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
    8244:	2101      	movs	r1, #1
    8246:	2024      	movs	r0, #36	; 0x24
    8248:	466c      	mov	r4, sp
    824a:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    824c:	3001      	adds	r0, #1
    824e:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    8250:	3125      	adds	r1, #37	; 0x25
    8252:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    8254:	3101      	adds	r1, #1
    8256:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    8258:	930a      	str	r3, [sp, #40]	; 0x28
	config->run_in_standby   = false;
    825a:	3105      	adds	r1, #5
    825c:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    825e:	3101      	adds	r1, #1
    8260:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
    8262:	930c      	str	r3, [sp, #48]	; 0x30
	config->pinmux_pad1      = PINMUX_DEFAULT;
    8264:	930d      	str	r3, [sp, #52]	; 0x34
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    8266:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    8268:	8223      	strh	r3, [r4, #16]
	config->lin_slave_enable      = false;
    826a:	76e3      	strb	r3, [r4, #27]
	config->immediate_buffer_overflow_notification  = false;
    826c:	7622      	strb	r2, [r4, #24]
	config->start_frame_detection_enable            = false;
    826e:	7722      	strb	r2, [r4, #28]
	config->encoding_format_enable                  = false;
    8270:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
    8272:	2313      	movs	r3, #19
    8274:	76a3      	strb	r3, [r4, #26]
	config->collision_detection_enable              = false;
    8276:	7762      	strb	r2, [r4, #29]
	config_usart.mux_setting = USART_RX_3_TX_2_XCK_3;
    8278:	23c4      	movs	r3, #196	; 0xc4
    827a:	039b      	lsls	r3, r3, #14
    827c:	9303      	str	r3, [sp, #12]
	config_usart.pinmux_pad2 = PINMUX_PB22D_SERCOM5_PAD2;		// Tx
    827e:	4b10      	ldr	r3, [pc, #64]	; (82c0 <configure_usart+0x9c>)
    8280:	930e      	str	r3, [sp, #56]	; 0x38
	config_usart.pinmux_pad3 = PINMUX_PB23D_SERCOM5_PAD3;		// Rx
    8282:	4b10      	ldr	r3, [pc, #64]	; (82c4 <configure_usart+0xa0>)
    8284:	930f      	str	r3, [sp, #60]	; 0x3c
	while (usart_init(&usart_instance, SERCOM5, &config_usart) != STATUS_OK) {
    8286:	4d10      	ldr	r5, [pc, #64]	; (82c8 <configure_usart+0xa4>)
    8288:	4c10      	ldr	r4, [pc, #64]	; (82cc <configure_usart+0xa8>)
    828a:	466a      	mov	r2, sp
    828c:	4910      	ldr	r1, [pc, #64]	; (82d0 <configure_usart+0xac>)
    828e:	0028      	movs	r0, r5
    8290:	47a0      	blx	r4
    8292:	2800      	cmp	r0, #0
    8294:	d1f9      	bne.n	828a <configure_usart+0x66>
	SercomUsart *const usart_hw = &(module->hw->USART);
    8296:	4d0c      	ldr	r5, [pc, #48]	; (82c8 <configure_usart+0xa4>)
    8298:	682c      	ldr	r4, [r5, #0]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    829a:	0020      	movs	r0, r4
    829c:	4b0d      	ldr	r3, [pc, #52]	; (82d4 <configure_usart+0xb0>)
    829e:	4798      	blx	r3
    82a0:	231f      	movs	r3, #31
    82a2:	4018      	ands	r0, r3
    82a4:	3b1e      	subs	r3, #30
    82a6:	4083      	lsls	r3, r0
    82a8:	4a0b      	ldr	r2, [pc, #44]	; (82d8 <configure_usart+0xb4>)
    82aa:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    82ac:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    82ae:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    82b0:	2b00      	cmp	r3, #0
    82b2:	d1fc      	bne.n	82ae <configure_usart+0x8a>
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    82b4:	6823      	ldr	r3, [r4, #0]
    82b6:	2202      	movs	r2, #2
    82b8:	4313      	orrs	r3, r2
    82ba:	6023      	str	r3, [r4, #0]
}
    82bc:	b011      	add	sp, #68	; 0x44
    82be:	bd30      	pop	{r4, r5, pc}
    82c0:	00360003 	.word	0x00360003
    82c4:	00370003 	.word	0x00370003
    82c8:	20003334 	.word	0x20003334
    82cc:	000044d1 	.word	0x000044d1
    82d0:	42001c00 	.word	0x42001c00
    82d4:	00004089 	.word	0x00004089
    82d8:	e000e100 	.word	0xe000e100

000082dc <getElapRtc>:
uint32_t getElapRtc( uint32_t rtc_tag){
    82dc:	b510      	push	{r4, lr}
    82de:	0004      	movs	r4, r0
	temp32 = rtc_count_get_count( & rtc_instance);
    82e0:	4805      	ldr	r0, [pc, #20]	; (82f8 <getElapRtc+0x1c>)
    82e2:	4b06      	ldr	r3, [pc, #24]	; (82fc <getElapRtc+0x20>)
    82e4:	4798      	blx	r3
    82e6:	0003      	movs	r3, r0
		ret32 = temp32 - rtc_tag;
    82e8:	1b00      	subs	r0, r0, r4
	if( temp32 < rtc_tag){
    82ea:	42a3      	cmp	r3, r4
    82ec:	d300      	bcc.n	82f0 <getElapRtc+0x14>
}
    82ee:	bd10      	pop	{r4, pc}
		ret32 = (uint32_t)(0xFFFFFFFF) - rtc_tag + temp32;
    82f0:	43e0      	mvns	r0, r4
    82f2:	18c0      	adds	r0, r0, r3
    82f4:	e7fb      	b.n	82ee <getElapRtc+0x12>
    82f6:	46c0      	nop			; (mov r8, r8)
    82f8:	200032bc 	.word	0x200032bc
    82fc:	000036b5 	.word	0x000036b5

00008300 <socket_cb>:
{
    8300:	b570      	push	{r4, r5, r6, lr}
    8302:	0014      	movs	r4, r2
	switch(u8Msg) 
    8304:	2907      	cmp	r1, #7
    8306:	d85e      	bhi.n	83c6 <socket_cb+0xc6>
    8308:	0089      	lsls	r1, r1, #2
    830a:	4b56      	ldr	r3, [pc, #344]	; (8464 <socket_cb+0x164>)
    830c:	585b      	ldr	r3, [r3, r1]
    830e:	469f      	mov	pc, r3
			if(pstrBind && pstrBind->status == 0) {
    8310:	2a00      	cmp	r2, #0
    8312:	d003      	beq.n	831c <socket_cb+0x1c>
    8314:	2300      	movs	r3, #0
    8316:	56d3      	ldrsb	r3, [r2, r3]
    8318:	2b00      	cmp	r3, #0
    831a:	d007      	beq.n	832c <socket_cb+0x2c>
				close(tcp_server_socket);
    831c:	4c52      	ldr	r4, [pc, #328]	; (8468 <socket_cb+0x168>)
    831e:	2000      	movs	r0, #0
    8320:	5620      	ldrsb	r0, [r4, r0]
    8322:	4b52      	ldr	r3, [pc, #328]	; (846c <socket_cb+0x16c>)
    8324:	4798      	blx	r3
				tcp_server_socket = -1;
    8326:	23ff      	movs	r3, #255	; 0xff
    8328:	7023      	strb	r3, [r4, #0]
    832a:	e04c      	b.n	83c6 <socket_cb+0xc6>
				listen(tcp_server_socket, 0);				
    832c:	4b4e      	ldr	r3, [pc, #312]	; (8468 <socket_cb+0x168>)
    832e:	2000      	movs	r0, #0
    8330:	5618      	ldrsb	r0, [r3, r0]
    8332:	2100      	movs	r1, #0
    8334:	4b4e      	ldr	r3, [pc, #312]	; (8470 <socket_cb+0x170>)
    8336:	4798      	blx	r3
    8338:	e045      	b.n	83c6 <socket_cb+0xc6>
			if(pstrListen && pstrListen->status == 0){
    833a:	2a00      	cmp	r2, #0
    833c:	d003      	beq.n	8346 <socket_cb+0x46>
    833e:	2300      	movs	r3, #0
    8340:	56d3      	ldrsb	r3, [r2, r3]
    8342:	2b00      	cmp	r3, #0
    8344:	d007      	beq.n	8356 <socket_cb+0x56>
				close(tcp_server_socket);
    8346:	4c48      	ldr	r4, [pc, #288]	; (8468 <socket_cb+0x168>)
    8348:	2000      	movs	r0, #0
    834a:	5620      	ldrsb	r0, [r4, r0]
    834c:	4b47      	ldr	r3, [pc, #284]	; (846c <socket_cb+0x16c>)
    834e:	4798      	blx	r3
				tcp_server_socket = -1;
    8350:	23ff      	movs	r3, #255	; 0xff
    8352:	7023      	strb	r3, [r4, #0]
    8354:	e037      	b.n	83c6 <socket_cb+0xc6>
				accept(tcp_server_socket, NULL, NULL);
    8356:	4b44      	ldr	r3, [pc, #272]	; (8468 <socket_cb+0x168>)
    8358:	2000      	movs	r0, #0
    835a:	5618      	ldrsb	r0, [r3, r0]
    835c:	2200      	movs	r2, #0
    835e:	2100      	movs	r1, #0
    8360:	4b44      	ldr	r3, [pc, #272]	; (8474 <socket_cb+0x174>)
    8362:	4798      	blx	r3
    8364:	e02f      	b.n	83c6 <socket_cb+0xc6>
			if(pstrAccept) {
    8366:	2a00      	cmp	r2, #0
    8368:	d011      	beq.n	838e <socket_cb+0x8e>
				accept(tcp_server_socket, NULL, NULL);
    836a:	4b3f      	ldr	r3, [pc, #252]	; (8468 <socket_cb+0x168>)
    836c:	2000      	movs	r0, #0
    836e:	5618      	ldrsb	r0, [r3, r0]
    8370:	2200      	movs	r2, #0
    8372:	2100      	movs	r1, #0
    8374:	4b3f      	ldr	r3, [pc, #252]	; (8474 <socket_cb+0x174>)
    8376:	4798      	blx	r3
				tcp_client_socket = pstrAccept->sock;
    8378:	2000      	movs	r0, #0
    837a:	5620      	ldrsb	r0, [r4, r0]
    837c:	4b3e      	ldr	r3, [pc, #248]	; (8478 <socket_cb+0x178>)
    837e:	7018      	strb	r0, [r3, #0]
				recv(tcp_client_socket, gau8SocketTestBuffer, sizeof(gau8SocketTestBuffer), 1000);		
    8380:	23fa      	movs	r3, #250	; 0xfa
    8382:	009b      	lsls	r3, r3, #2
    8384:	4a3d      	ldr	r2, [pc, #244]	; (847c <socket_cb+0x17c>)
    8386:	493e      	ldr	r1, [pc, #248]	; (8480 <socket_cb+0x180>)
    8388:	4d3e      	ldr	r5, [pc, #248]	; (8484 <socket_cb+0x184>)
    838a:	47a8      	blx	r5
    838c:	e010      	b.n	83b0 <socket_cb+0xb0>
				close(tcp_server_socket);
    838e:	4c36      	ldr	r4, [pc, #216]	; (8468 <socket_cb+0x168>)
    8390:	2000      	movs	r0, #0
    8392:	5620      	ldrsb	r0, [r4, r0]
    8394:	4b35      	ldr	r3, [pc, #212]	; (846c <socket_cb+0x16c>)
    8396:	4798      	blx	r3
				tcp_server_socket = -1;				
    8398:	23ff      	movs	r3, #255	; 0xff
    839a:	7023      	strb	r3, [r4, #0]
				close(tcp_client_socket);
    839c:	4c36      	ldr	r4, [pc, #216]	; (8478 <socket_cb+0x178>)
    839e:	2000      	movs	r0, #0
    83a0:	5620      	ldrsb	r0, [r4, r0]
    83a2:	4b32      	ldr	r3, [pc, #200]	; (846c <socket_cb+0x16c>)
    83a4:	4798      	blx	r3
				tcp_client_socket = -1;
    83a6:	23ff      	movs	r3, #255	; 0xff
    83a8:	7023      	strb	r3, [r4, #0]
    83aa:	e00c      	b.n	83c6 <socket_cb+0xc6>
			if(pstrConnect && pstrConnect->s8Error >= 0){
    83ac:	2a00      	cmp	r2, #0
    83ae:	d0f5      	beq.n	839c <socket_cb+0x9c>
    83b0:	7863      	ldrb	r3, [r4, #1]
    83b2:	2b7f      	cmp	r3, #127	; 0x7f
    83b4:	d8f2      	bhi.n	839c <socket_cb+0x9c>
				send(tcp_client_socket, &slaveDef, sizeof(slaveDef), 0);
    83b6:	4b30      	ldr	r3, [pc, #192]	; (8478 <socket_cb+0x178>)
    83b8:	2000      	movs	r0, #0
    83ba:	5618      	ldrsb	r0, [r3, r0]
    83bc:	2300      	movs	r3, #0
    83be:	220c      	movs	r2, #12
    83c0:	4931      	ldr	r1, [pc, #196]	; (8488 <socket_cb+0x188>)
    83c2:	4c32      	ldr	r4, [pc, #200]	; (848c <socket_cb+0x18c>)
    83c4:	47a0      	blx	r4
}
    83c6:	bd70      	pop	{r4, r5, r6, pc}
			recv(tcp_client_socket, gau8SocketTestBuffer, sizeof(gau8SocketTestBuffer), 0);
    83c8:	4b2b      	ldr	r3, [pc, #172]	; (8478 <socket_cb+0x178>)
    83ca:	2000      	movs	r0, #0
    83cc:	5618      	ldrsb	r0, [r3, r0]
    83ce:	2300      	movs	r3, #0
    83d0:	4a2a      	ldr	r2, [pc, #168]	; (847c <socket_cb+0x17c>)
    83d2:	492b      	ldr	r1, [pc, #172]	; (8480 <socket_cb+0x180>)
    83d4:	4c2b      	ldr	r4, [pc, #172]	; (8484 <socket_cb+0x184>)
    83d6:	47a0      	blx	r4
			break;
    83d8:	e7f5      	b.n	83c6 <socket_cb+0xc6>
			if(pstrRecv && pstrRecv->s16BufferSize > 0)
    83da:	2a00      	cmp	r2, #0
    83dc:	d039      	beq.n	8452 <socket_cb+0x152>
    83de:	2204      	movs	r2, #4
    83e0:	5ea3      	ldrsh	r3, [r4, r2]
    83e2:	2b00      	cmp	r3, #0
    83e4:	dd35      	ble.n	8452 <socket_cb+0x152>
				switch(pstrRecv->pu8Buffer[7]) { // read coil
    83e6:	6823      	ldr	r3, [r4, #0]
    83e8:	79db      	ldrb	r3, [r3, #7]
    83ea:	2b01      	cmp	r3, #1
    83ec:	d1eb      	bne.n	83c6 <socket_cb+0xc6>
    83ee:	4a28      	ldr	r2, [pc, #160]	; (8490 <socket_cb+0x190>)
    83f0:	2109      	movs	r1, #9
						bufDout[ 3+i*2 ] = pstrRecv->pu8Buffer[9+i] & 0x0F ;
    83f2:	250f      	movs	r5, #15
    83f4:	e008      	b.n	8408 <socket_cb+0x108>
						(bufDout[3+i*2 ] > 9) ? ( bufDout[3+i*2 + 1 ] += 'A') : (bufDout[3+i*2] += '0');
    83f6:	3330      	adds	r3, #48	; 0x30
    83f8:	70d3      	strb	r3, [r2, #3]
    83fa:	e00f      	b.n	841c <socket_cb+0x11c>
						(bufDout[3+i*2+1] > 9) ? ( bufDout[3+i*2] += 'A') : (bufDout[3+i*2+1] += '0');						
    83fc:	3330      	adds	r3, #48	; 0x30
    83fe:	7103      	strb	r3, [r0, #4]
    8400:	3101      	adds	r1, #1
    8402:	3202      	adds	r2, #2
					for( i = 0 ; i < 4 ; i++){	
    8404:	290d      	cmp	r1, #13
    8406:	d013      	beq.n	8430 <socket_cb+0x130>
						bufDout[ 3+i*2 ] = pstrRecv->pu8Buffer[9+i] & 0x0F ;
    8408:	6823      	ldr	r3, [r4, #0]
    840a:	5c5b      	ldrb	r3, [r3, r1]
    840c:	402b      	ands	r3, r5
    840e:	0010      	movs	r0, r2
    8410:	70d3      	strb	r3, [r2, #3]
						(bufDout[3+i*2 ] > 9) ? ( bufDout[3+i*2 + 1 ] += 'A') : (bufDout[3+i*2] += '0');
    8412:	2b09      	cmp	r3, #9
    8414:	d9ef      	bls.n	83f6 <socket_cb+0xf6>
    8416:	7913      	ldrb	r3, [r2, #4]
    8418:	3341      	adds	r3, #65	; 0x41
    841a:	7113      	strb	r3, [r2, #4]
						bufDout[3+i*2+1] = (( pstrRecv->pu8Buffer[9+i] >> 4 ) & 0x0F );
    841c:	6823      	ldr	r3, [r4, #0]
    841e:	5c5b      	ldrb	r3, [r3, r1]
    8420:	091b      	lsrs	r3, r3, #4
    8422:	7103      	strb	r3, [r0, #4]
						(bufDout[3+i*2+1] > 9) ? ( bufDout[3+i*2] += 'A') : (bufDout[3+i*2+1] += '0');						
    8424:	2b09      	cmp	r3, #9
    8426:	d9e9      	bls.n	83fc <socket_cb+0xfc>
    8428:	78c3      	ldrb	r3, [r0, #3]
    842a:	3341      	adds	r3, #65	; 0x41
    842c:	70c3      	strb	r3, [r0, #3]
    842e:	e7e7      	b.n	8400 <socket_cb+0x100>
					rtcCount = getElapRtc(rtcCountTag);
    8430:	4b18      	ldr	r3, [pc, #96]	; (8494 <socket_cb+0x194>)
    8432:	6818      	ldr	r0, [r3, #0]
    8434:	4b18      	ldr	r3, [pc, #96]	; (8498 <socket_cb+0x198>)
    8436:	4798      	blx	r3
    8438:	4b18      	ldr	r3, [pc, #96]	; (849c <socket_cb+0x19c>)
    843a:	6018      	str	r0, [r3, #0]
					txd_en;	usart_write_buffer_wait(&usart_instance, bufDout, sizeof(bufDout));	rxd_en;
    843c:	4c18      	ldr	r4, [pc, #96]	; (84a0 <socket_cb+0x1a0>)
    843e:	2580      	movs	r5, #128	; 0x80
    8440:	052d      	lsls	r5, r5, #20
    8442:	61a5      	str	r5, [r4, #24]
    8444:	220d      	movs	r2, #13
    8446:	4912      	ldr	r1, [pc, #72]	; (8490 <socket_cb+0x190>)
    8448:	4816      	ldr	r0, [pc, #88]	; (84a4 <socket_cb+0x1a4>)
    844a:	4b17      	ldr	r3, [pc, #92]	; (84a8 <socket_cb+0x1a8>)
    844c:	4798      	blx	r3
    844e:	6165      	str	r5, [r4, #20]
					break;	
    8450:	e7b9      	b.n	83c6 <socket_cb+0xc6>
				close(tcp_client_socket);
    8452:	4c09      	ldr	r4, [pc, #36]	; (8478 <socket_cb+0x178>)
    8454:	2000      	movs	r0, #0
    8456:	5620      	ldrsb	r0, [r4, r0]
    8458:	4b04      	ldr	r3, [pc, #16]	; (846c <socket_cb+0x16c>)
    845a:	4798      	blx	r3
				tcp_client_socket = -1;
    845c:	23ff      	movs	r3, #255	; 0xff
    845e:	7023      	strb	r3, [r4, #0]
}
    8460:	e7b1      	b.n	83c6 <socket_cb+0xc6>
    8462:	46c0      	nop			; (mov r8, r8)
    8464:	000121bc 	.word	0x000121bc
    8468:	20000129 	.word	0x20000129
    846c:	000031a9 	.word	0x000031a9
    8470:	00002f71 	.word	0x00002f71
    8474:	00002fc9 	.word	0x00002fc9
    8478:	20000128 	.word	0x20000128
    847c:	000005b4 	.word	0x000005b4
    8480:	20000420 	.word	0x20000420
    8484:	00003115 	.word	0x00003115
    8488:	2000011c 	.word	0x2000011c
    848c:	0000307d 	.word	0x0000307d
    8490:	2000010c 	.word	0x2000010c
    8494:	200036a8 	.word	0x200036a8
    8498:	000082dd 	.word	0x000082dd
    849c:	200036a0 	.word	0x200036a0
    84a0:	41004400 	.word	0x41004400
    84a4:	20003334 	.word	0x20003334
    84a8:	000048b1 	.word	0x000048b1

000084ac <readMacAddress>:
	myLongAddress[0] = 16;
    84ac:	4b08      	ldr	r3, [pc, #32]	; (84d0 <readMacAddress+0x24>)
    84ae:	2210      	movs	r2, #16
    84b0:	701a      	strb	r2, [r3, #0]
	myLongAddress[1] = 53;
    84b2:	3225      	adds	r2, #37	; 0x25
    84b4:	705a      	strb	r2, [r3, #1]
	myLongAddress[2] = 0;
    84b6:	2200      	movs	r2, #0
    84b8:	709a      	strb	r2, [r3, #2]
	myLongAddress[3] = 32;
    84ba:	3220      	adds	r2, #32
    84bc:	70da      	strb	r2, [r3, #3]
	myLongAddress[4] = 89;
    84be:	3239      	adds	r2, #57	; 0x39
    84c0:	711a      	strb	r2, [r3, #4]
	myLongAddress[5] = 37;
    84c2:	3a34      	subs	r2, #52	; 0x34
    84c4:	715a      	strb	r2, [r3, #5]
	myLongAddress[6] = 128;
    84c6:	325b      	adds	r2, #91	; 0x5b
    84c8:	719a      	strb	r2, [r3, #6]
	myLongAddress[7] = 255;
    84ca:	327f      	adds	r2, #127	; 0x7f
    84cc:	71da      	strb	r2, [r3, #7]
}
    84ce:	4770      	bx	lr
    84d0:	2000014c 	.word	0x2000014c

000084d4 <configure_tc>:
	config->clock_source               = GCLK_GENERATOR_0;
    84d4:	4b11      	ldr	r3, [pc, #68]	; (851c <configure_tc+0x48>)
    84d6:	2200      	movs	r2, #0
    84d8:	701a      	strb	r2, [r3, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    84da:	709a      	strb	r2, [r3, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    84dc:	2100      	movs	r1, #0
    84de:	809a      	strh	r2, [r3, #4]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    84e0:	811a      	strh	r2, [r3, #8]
	config->run_in_standby             = false;
    84e2:	7059      	strb	r1, [r3, #1]
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    84e4:	7299      	strb	r1, [r3, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    84e6:	72d9      	strb	r1, [r3, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    84e8:	7319      	strb	r1, [r3, #12]
	config->count_direction            = TC_COUNT_DIRECTION_UP;
    84ea:	7399      	strb	r1, [r3, #14]
	config->oneshot                    = false;
    84ec:	7359      	strb	r1, [r3, #13]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    84ee:	7419      	strb	r1, [r3, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    84f0:	615a      	str	r2, [r3, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    84f2:	619a      	str	r2, [r3, #24]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    84f4:	7719      	strb	r1, [r3, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    84f6:	621a      	str	r2, [r3, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    84f8:	625a      	str	r2, [r3, #36]	; 0x24
	config->counter_16_bit.value                   = 0x0000;
    84fa:	851a      	strh	r2, [r3, #40]	; 0x28
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    84fc:	859a      	strh	r2, [r3, #44]	; 0x2c

void configure_tc(void)
{	
	tc_get_config_defaults(&config_tc);
	config_tc.counter_size    = TC_COUNTER_SIZE_16BIT;
	config_tc.wave_generation = TC_WAVE_GENERATION_NORMAL_PWM;
    84fe:	3240      	adds	r2, #64	; 0x40
    8500:	719a      	strb	r2, [r3, #6]
	config_tc.counter_16_bit.compare_capture_channel[0] = 0xFFFF;
    8502:	3a41      	subs	r2, #65	; 0x41
    8504:	855a      	strh	r2, [r3, #42]	; 0x2a
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    8506:	4b06      	ldr	r3, [pc, #24]	; (8520 <configure_tc+0x4c>)
    8508:	681a      	ldr	r2, [r3, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    850a:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    850c:	b25b      	sxtb	r3, r3
    850e:	2b00      	cmp	r3, #0
    8510:	dbfb      	blt.n	850a <configure_tc+0x36>
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    8512:	8813      	ldrh	r3, [r2, #0]
    8514:	2102      	movs	r1, #2
    8516:	430b      	orrs	r3, r1
    8518:	8013      	strh	r3, [r2, #0]
	// tc_init(&tc_instance, PWM_MODULE, &config_tc);
	tc_enable(&tc_instance);	
}
    851a:	4770      	bx	lr
    851c:	2000366c 	.word	0x2000366c
    8520:	200036ac 	.word	0x200036ac

00008524 <main>:
{	
    8524:	b5f0      	push	{r4, r5, r6, r7, lr}
    8526:	b08d      	sub	sp, #52	; 0x34
	system_init();
    8528:	4b62      	ldr	r3, [pc, #392]	; (86b4 <main+0x190>)
    852a:	4798      	blx	r3
	delay_init();
    852c:	4b62      	ldr	r3, [pc, #392]	; (86b8 <main+0x194>)
    852e:	4798      	blx	r3
	PORT->Group[0].DIRSET.bit.DIRSET=PORT_PA27;	// RS3485 ENABLE PIN CONTROL PORT
    8530:	4d62      	ldr	r5, [pc, #392]	; (86bc <main+0x198>)
    8532:	2380      	movs	r3, #128	; 0x80
    8534:	051b      	lsls	r3, r3, #20
    8536:	60ab      	str	r3, [r5, #8]
	configure_tc();
    8538:	4b61      	ldr	r3, [pc, #388]	; (86c0 <main+0x19c>)
    853a:	4798      	blx	r3
	configure_rtc_count( );
    853c:	4b61      	ldr	r3, [pc, #388]	; (86c4 <main+0x1a0>)
    853e:	4798      	blx	r3
	config_i2c_GLCD_Select();
    8540:	4b61      	ldr	r3, [pc, #388]	; (86c8 <main+0x1a4>)
    8542:	4798      	blx	r3
	configure_i2c_master();
    8544:	4b61      	ldr	r3, [pc, #388]	; (86cc <main+0x1a8>)
    8546:	4798      	blx	r3
	sio2host_init();
    8548:	4c61      	ldr	r4, [pc, #388]	; (86d0 <main+0x1ac>)
    854a:	47a0      	blx	r4
		port_base->OUTCLR.reg = pin_mask;
    854c:	2380      	movs	r3, #128	; 0x80
    854e:	041b      	lsls	r3, r3, #16
    8550:	616b      	str	r3, [r5, #20]
	delay_us(10);
    8552:	200a      	movs	r0, #10
    8554:	4b5f      	ldr	r3, [pc, #380]	; (86d4 <main+0x1b0>)
    8556:	4798      	blx	r3
	gLcdInit();
    8558:	4b5f      	ldr	r3, [pc, #380]	; (86d8 <main+0x1b4>)
    855a:	4798      	blx	r3
	gLcdShow2(gLcdRunPic);
    855c:	485f      	ldr	r0, [pc, #380]	; (86dc <main+0x1b8>)
    855e:	4f60      	ldr	r7, [pc, #384]	; (86e0 <main+0x1bc>)
    8560:	47b8      	blx	r7
	delay_ms(1000);
    8562:	26fa      	movs	r6, #250	; 0xfa
    8564:	00b6      	lsls	r6, r6, #2
    8566:	0030      	movs	r0, r6
    8568:	4d5e      	ldr	r5, [pc, #376]	; (86e4 <main+0x1c0>)
    856a:	47a8      	blx	r5
	gLcdShow2(gLcdStopPic);
    856c:	485e      	ldr	r0, [pc, #376]	; (86e8 <main+0x1c4>)
    856e:	47b8      	blx	r7
	delay_ms(1000);
    8570:	0030      	movs	r0, r6
    8572:	47a8      	blx	r5
	sio2host_init();
    8574:	47a0      	blx	r4
	printf("sio2host_init Ok");
    8576:	485d      	ldr	r0, [pc, #372]	; (86ec <main+0x1c8>)
    8578:	4b5d      	ldr	r3, [pc, #372]	; (86f0 <main+0x1cc>)
    857a:	4798      	blx	r3
	nm_bsp_init();		// WINC1500    
    857c:	4b5d      	ldr	r3, [pc, #372]	; (86f4 <main+0x1d0>)
    857e:	4798      	blx	r3
	addr.sin_family = AF_INET;
    8580:	ab02      	add	r3, sp, #8
    8582:	2202      	movs	r2, #2
    8584:	801a      	strh	r2, [r3, #0]
	addr.sin_port = _htons(MAIN_WIFI_M2M_SERVER_PORT);
    8586:	4a5c      	ldr	r2, [pc, #368]	; (86f8 <main+0x1d4>)
    8588:	805a      	strh	r2, [r3, #2]
	addr.sin_addr.s_addr = _htonl(MAIN_WIFI_M2M_SERVER_IP); // IP
    858a:	4a5c      	ldr	r2, [pc, #368]	; (86fc <main+0x1d8>)
    858c:	9203      	str	r2, [sp, #12]
	memset((uint8_t *)&param, 0, sizeof(tstrWifiInitParam));	// param 
    858e:	2218      	movs	r2, #24
    8590:	2100      	movs	r1, #0
    8592:	a806      	add	r0, sp, #24
    8594:	4b5a      	ldr	r3, [pc, #360]	; (8700 <main+0x1dc>)
    8596:	4798      	blx	r3
	param.pfAppWifiCb = wifi_cb;	
    8598:	4b5a      	ldr	r3, [pc, #360]	; (8704 <main+0x1e0>)
    859a:	9306      	str	r3, [sp, #24]
	ret = m2m_wifi_init(&param);	
    859c:	a806      	add	r0, sp, #24
    859e:	4b5a      	ldr	r3, [pc, #360]	; (8708 <main+0x1e4>)
    85a0:	4798      	blx	r3
	if(M2M_SUCCESS != ret){
    85a2:	2800      	cmp	r0, #0
    85a4:	d000      	beq.n	85a8 <main+0x84>
    85a6:	e7fe      	b.n	85a6 <main+0x82>
	socketInit();
    85a8:	4b58      	ldr	r3, [pc, #352]	; (870c <main+0x1e8>)
    85aa:	4798      	blx	r3
	registerSocketCallback(socket_cb, NULL);
    85ac:	2100      	movs	r1, #0
    85ae:	4858      	ldr	r0, [pc, #352]	; (8710 <main+0x1ec>)
    85b0:	4b58      	ldr	r3, [pc, #352]	; (8714 <main+0x1f0>)
    85b2:	4798      	blx	r3
	m2m_wifi_connect((char *)MAIN_WLAN_SSID,sizeof(MAIN_WLAN_SSID),
    85b4:	23ff      	movs	r3, #255	; 0xff
    85b6:	9300      	str	r3, [sp, #0]
    85b8:	4b57      	ldr	r3, [pc, #348]	; (8718 <main+0x1f4>)
    85ba:	2202      	movs	r2, #2
    85bc:	210e      	movs	r1, #14
    85be:	4857      	ldr	r0, [pc, #348]	; (871c <main+0x1f8>)
    85c0:	4c57      	ldr	r4, [pc, #348]	; (8720 <main+0x1fc>)
    85c2:	47a0      	blx	r4
	cpu_irq_enable();
    85c4:	2201      	movs	r2, #1
    85c6:	4b57      	ldr	r3, [pc, #348]	; (8724 <main+0x200>)
    85c8:	701a      	strb	r2, [r3, #0]
    85ca:	f3bf 8f5f 	dmb	sy
    85ce:	b662      	cpsie	i
	readMacAddress();
    85d0:	4b55      	ldr	r3, [pc, #340]	; (8728 <main+0x204>)
    85d2:	4798      	blx	r3
	wsndemo_init();
    85d4:	4b55      	ldr	r3, [pc, #340]	; (872c <main+0x208>)
    85d6:	4798      	blx	r3
	configure_usart();
    85d8:	4b55      	ldr	r3, [pc, #340]	; (8730 <main+0x20c>)
    85da:	4798      	blx	r3
		wsndemo_task();
    85dc:	4e55      	ldr	r6, [pc, #340]	; (8734 <main+0x210>)
		m2m_wifi_handle_events(NULL);	// Handle pending events from network controller. //
    85de:	4d56      	ldr	r5, [pc, #344]	; (8738 <main+0x214>)
		if(wifi_connected == M2M_WIFI_CONNECTED){
    85e0:	4c56      	ldr	r4, [pc, #344]	; (873c <main+0x218>)
    85e2:	e012      	b.n	860a <main+0xe6>
				if((tcp_client_socket = socket(AF_INET, SOCK_STREAM, 0)) < 0){
    85e4:	2200      	movs	r2, #0
    85e6:	2101      	movs	r1, #1
    85e8:	2002      	movs	r0, #2
    85ea:	4b55      	ldr	r3, [pc, #340]	; (8740 <main+0x21c>)
    85ec:	4798      	blx	r3
    85ee:	4b55      	ldr	r3, [pc, #340]	; (8744 <main+0x220>)
    85f0:	7018      	strb	r0, [r3, #0]
    85f2:	2800      	cmp	r0, #0
    85f4:	db09      	blt.n	860a <main+0xe6>
				ret = connect(tcp_client_socket, (struct sockaddr *)&addr, sizeof(struct sockaddr_in));
    85f6:	2210      	movs	r2, #16
    85f8:	a902      	add	r1, sp, #8
    85fa:	4b53      	ldr	r3, [pc, #332]	; (8748 <main+0x224>)
    85fc:	4798      	blx	r3
				if(ret < 0) {
    85fe:	2800      	cmp	r0, #0
    8600:	db35      	blt.n	866e <main+0x14a>
			if(tcp_server_socket < 0) {
    8602:	4b52      	ldr	r3, [pc, #328]	; (874c <main+0x228>)
    8604:	781b      	ldrb	r3, [r3, #0]
    8606:	2b7f      	cmp	r3, #127	; 0x7f
    8608:	d845      	bhi.n	8696 <main+0x172>
		wsndemo_task();
    860a:	47b0      	blx	r6
		m2m_wifi_handle_events(NULL);	// Handle pending events from network controller. //
    860c:	2000      	movs	r0, #0
    860e:	47a8      	blx	r5
		if(wifi_connected == M2M_WIFI_CONNECTED){
    8610:	7823      	ldrb	r3, [r4, #0]
    8612:	2b01      	cmp	r3, #1
    8614:	d1f9      	bne.n	860a <main+0xe6>
			if(tcp_client_socket < 0){
    8616:	4b4b      	ldr	r3, [pc, #300]	; (8744 <main+0x220>)
    8618:	781b      	ldrb	r3, [r3, #0]
    861a:	2b7f      	cmp	r3, #127	; 0x7f
    861c:	d8e2      	bhi.n	85e4 <main+0xc0>
				rtcCount = getElapRtc(rtcCountTag);
    861e:	4b4c      	ldr	r3, [pc, #304]	; (8750 <main+0x22c>)
    8620:	6818      	ldr	r0, [r3, #0]
    8622:	4b4c      	ldr	r3, [pc, #304]	; (8754 <main+0x230>)
    8624:	4798      	blx	r3
    8626:	4b4c      	ldr	r3, [pc, #304]	; (8758 <main+0x234>)
    8628:	6018      	str	r0, [r3, #0]
				if( rtcCount > 500 ){
    862a:	23fa      	movs	r3, #250	; 0xfa
    862c:	005b      	lsls	r3, r3, #1
    862e:	4298      	cmp	r0, r3
    8630:	d9e7      	bls.n	8602 <main+0xde>
					rtcCountTag = rtc_count_get_count( & rtc_instance);
    8632:	484a      	ldr	r0, [pc, #296]	; (875c <main+0x238>)
    8634:	4b4a      	ldr	r3, [pc, #296]	; (8760 <main+0x23c>)
    8636:	4798      	blx	r3
    8638:	4b45      	ldr	r3, [pc, #276]	; (8750 <main+0x22c>)
    863a:	6018      	str	r0, [r3, #0]
					if(test_flag){
    863c:	4b49      	ldr	r3, [pc, #292]	; (8764 <main+0x240>)
    863e:	781b      	ldrb	r3, [r3, #0]
    8640:	2b00      	cmp	r3, #0
    8642:	d11c      	bne.n	867e <main+0x15a>
						for( i = 0 ; i < 4 ; i++ )	write_plc[13 + i] = sensStateTable[i];
    8644:	4948      	ldr	r1, [pc, #288]	; (8768 <main+0x244>)
    8646:	4b49      	ldr	r3, [pc, #292]	; (876c <main+0x248>)
    8648:	781a      	ldrb	r2, [r3, #0]
    864a:	734a      	strb	r2, [r1, #13]
    864c:	785a      	ldrb	r2, [r3, #1]
    864e:	738a      	strb	r2, [r1, #14]
    8650:	789a      	ldrb	r2, [r3, #2]
    8652:	73ca      	strb	r2, [r1, #15]
    8654:	78db      	ldrb	r3, [r3, #3]
    8656:	740b      	strb	r3, [r1, #16]
						send(tcp_client_socket, &write_plc, sizeof(write_plc), 0);
    8658:	4b3a      	ldr	r3, [pc, #232]	; (8744 <main+0x220>)
    865a:	2000      	movs	r0, #0
    865c:	5618      	ldrsb	r0, [r3, r0]
    865e:	2300      	movs	r3, #0
    8660:	2211      	movs	r2, #17
    8662:	4f43      	ldr	r7, [pc, #268]	; (8770 <main+0x24c>)
    8664:	47b8      	blx	r7
						test_flag=true;
    8666:	2201      	movs	r2, #1
    8668:	4b3e      	ldr	r3, [pc, #248]	; (8764 <main+0x240>)
    866a:	701a      	strb	r2, [r3, #0]
    866c:	e7c9      	b.n	8602 <main+0xde>
					close(tcp_client_socket); tcp_client_socket = -1;
    866e:	4f35      	ldr	r7, [pc, #212]	; (8744 <main+0x220>)
    8670:	2000      	movs	r0, #0
    8672:	5638      	ldrsb	r0, [r7, r0]
    8674:	4b3f      	ldr	r3, [pc, #252]	; (8774 <main+0x250>)
    8676:	4798      	blx	r3
    8678:	23ff      	movs	r3, #255	; 0xff
    867a:	703b      	strb	r3, [r7, #0]
    867c:	e7c1      	b.n	8602 <main+0xde>
						send(tcp_client_socket, &slaveDef, sizeof(slaveDef), 0);	// origin
    867e:	4b31      	ldr	r3, [pc, #196]	; (8744 <main+0x220>)
    8680:	2000      	movs	r0, #0
    8682:	5618      	ldrsb	r0, [r3, r0]
    8684:	2300      	movs	r3, #0
    8686:	220c      	movs	r2, #12
    8688:	493b      	ldr	r1, [pc, #236]	; (8778 <main+0x254>)
    868a:	4f39      	ldr	r7, [pc, #228]	; (8770 <main+0x24c>)
    868c:	47b8      	blx	r7
						test_flag=false;
    868e:	2200      	movs	r2, #0
    8690:	4b34      	ldr	r3, [pc, #208]	; (8764 <main+0x240>)
    8692:	701a      	strb	r2, [r3, #0]
    8694:	e7b5      	b.n	8602 <main+0xde>
				if((tcp_server_socket = socket(AF_INET, SOCK_STREAM, 0)) < 0){
    8696:	2200      	movs	r2, #0
    8698:	2101      	movs	r1, #1
    869a:	2002      	movs	r0, #2
    869c:	4b28      	ldr	r3, [pc, #160]	; (8740 <main+0x21c>)
    869e:	4798      	blx	r3
    86a0:	4b2a      	ldr	r3, [pc, #168]	; (874c <main+0x228>)
    86a2:	7018      	strb	r0, [r3, #0]
    86a4:	2800      	cmp	r0, #0
    86a6:	dbb0      	blt.n	860a <main+0xe6>
				bind(tcp_server_socket, (struct sockaddr *)&addr, sizeof(struct sockaddr_in));
    86a8:	2210      	movs	r2, #16
    86aa:	a902      	add	r1, sp, #8
    86ac:	4b33      	ldr	r3, [pc, #204]	; (877c <main+0x258>)
    86ae:	4798      	blx	r3
    86b0:	e7ab      	b.n	860a <main+0xe6>
    86b2:	46c0      	nop			; (mov r8, r8)
    86b4:	000052fd 	.word	0x000052fd
    86b8:	00000115 	.word	0x00000115
    86bc:	41004400 	.word	0x41004400
    86c0:	000084d5 	.word	0x000084d5
    86c4:	000081e5 	.word	0x000081e5
    86c8:	00007ff1 	.word	0x00007ff1
    86cc:	0000801d 	.word	0x0000801d
    86d0:	0000593d 	.word	0x0000593d
    86d4:	00000155 	.word	0x00000155
    86d8:	000080b5 	.word	0x000080b5
    86dc:	00010dbc 	.word	0x00010dbc
    86e0:	0000813d 	.word	0x0000813d
    86e4:	00000181 	.word	0x00000181
    86e8:	000117bc 	.word	0x000117bc
    86ec:	000121dc 	.word	0x000121dc
    86f0:	0000ea09 	.word	0x0000ea09
    86f4:	00000201 	.word	0x00000201
    86f8:	fffff601 	.word	0xfffff601
    86fc:	3200a8c0 	.word	0x3200a8c0
    8700:	0000e9f9 	.word	0x0000e9f9
    8704:	00008191 	.word	0x00008191
    8708:	00001105 	.word	0x00001105
    870c:	00002d35 	.word	0x00002d35
    8710:	00008301 	.word	0x00008301
    8714:	00002d79 	.word	0x00002d79
    8718:	000121f0 	.word	0x000121f0
    871c:	000121fc 	.word	0x000121fc
    8720:	000014d9 	.word	0x000014d9
    8724:	2000000a 	.word	0x2000000a
    8728:	000084ad 	.word	0x000084ad
    872c:	000088d5 	.word	0x000088d5
    8730:	00008225 	.word	0x00008225
    8734:	000088f5 	.word	0x000088f5
    8738:	00001239 	.word	0x00001239
    873c:	200009de 	.word	0x200009de
    8740:	00002d8d 	.word	0x00002d8d
    8744:	20000128 	.word	0x20000128
    8748:	00002fed 	.word	0x00002fed
    874c:	20000129 	.word	0x20000129
    8750:	200036a8 	.word	0x200036a8
    8754:	000082dd 	.word	0x000082dd
    8758:	200036a0 	.word	0x200036a0
    875c:	200032bc 	.word	0x200032bc
    8760:	000036b5 	.word	0x000036b5
    8764:	2000012a 	.word	0x2000012a
    8768:	2000012c 	.word	0x2000012c
    876c:	200009d4 	.word	0x200009d4
    8770:	0000307d 	.word	0x0000307d
    8774:	000031a9 	.word	0x000031a9
    8778:	2000011c 	.word	0x2000011c
    877c:	00002ee9 	.word	0x00002ee9

00008780 <Connection_Confirm>:
/**
 * Connection confirmation
 */
static void Connection_Confirm(miwi_status_t status)
{
	if (SUCCESS == status)
    8780:	2800      	cmp	r0, #0
    8782:	d003      	beq.n	878c <Connection_Confirm+0xc>
        appState = APP_STATE_SEND;
	}
	else
	{
#if defined(PAN_COORDINATOR)
		appState = APP_STATE_START_NETWORK;
    8784:	2201      	movs	r2, #1
    8786:	4b03      	ldr	r3, [pc, #12]	; (8794 <Connection_Confirm+0x14>)
    8788:	701a      	strb	r2, [r3, #0]
#else
        appState = APP_STATE_CONNECT_NETWORK;
#endif
	}
}
    878a:	4770      	bx	lr
        appState = APP_STATE_SEND;
    878c:	2205      	movs	r2, #5
    878e:	4b01      	ldr	r3, [pc, #4]	; (8794 <Connection_Confirm+0x14>)
    8790:	701a      	strb	r2, [r3, #0]
    8792:	e7fa      	b.n	878a <Connection_Confirm+0xa>
    8794:	20000a21 	.word	0x20000a21

00008798 <appBroadcastDataConf>:

#if defined(PAN_COORDINATOR) && defined(MIWI_MESH_TOPOLOGY_SIMULATION_MODE)
static void appBroadcastDataConf(uint8_t msgConfHandle, miwi_status_t status, uint8_t* msgPointer)
{
		
}
    8798:	4770      	bx	lr
	...

0000879c <appUartSendMessage>:
{
    879c:	b5f0      	push	{r4, r5, r6, r7, lr}
    879e:	46c6      	mov	lr, r8
    87a0:	b500      	push	{lr}
    87a2:	0006      	movs	r6, r0
    87a4:	000d      	movs	r5, r1
	sio2host_putchar(0x10);
    87a6:	2010      	movs	r0, #16
    87a8:	4c15      	ldr	r4, [pc, #84]	; (8800 <appUartSendMessage+0x64>)
    87aa:	47a0      	blx	r4
	sio2host_putchar(0x02);
    87ac:	2002      	movs	r0, #2
    87ae:	47a0      	blx	r4
	for (uint8_t i = 0; i < size; i++) {
    87b0:	2d00      	cmp	r5, #0
    87b2:	d01a      	beq.n	87ea <appUartSendMessage+0x4e>
    87b4:	0034      	movs	r4, r6
    87b6:	3d01      	subs	r5, #1
    87b8:	b2ef      	uxtb	r7, r5
    87ba:	3701      	adds	r7, #1
    87bc:	19f7      	adds	r7, r6, r7
    87be:	2500      	movs	r5, #0
		sio2host_putchar(data[i]);
    87c0:	4b0f      	ldr	r3, [pc, #60]	; (8800 <appUartSendMessage+0x64>)
    87c2:	4698      	mov	r8, r3
    87c4:	e007      	b.n	87d6 <appUartSendMessage+0x3a>
    87c6:	7830      	ldrb	r0, [r6, #0]
    87c8:	47c0      	blx	r8
		cs += data[i];
    87ca:	7831      	ldrb	r1, [r6, #0]
    87cc:	186d      	adds	r5, r5, r1
    87ce:	b2ed      	uxtb	r5, r5
    87d0:	3401      	adds	r4, #1
	for (uint8_t i = 0; i < size; i++) {
    87d2:	42bc      	cmp	r4, r7
    87d4:	d009      	beq.n	87ea <appUartSendMessage+0x4e>
    87d6:	0026      	movs	r6, r4
		if (data[i] == 0x10) {
    87d8:	7823      	ldrb	r3, [r4, #0]
    87da:	2b10      	cmp	r3, #16
    87dc:	d1f3      	bne.n	87c6 <appUartSendMessage+0x2a>
			sio2host_putchar(0x10);
    87de:	2010      	movs	r0, #16
    87e0:	4b07      	ldr	r3, [pc, #28]	; (8800 <appUartSendMessage+0x64>)
    87e2:	4798      	blx	r3
			cs += 0x10;
    87e4:	3510      	adds	r5, #16
    87e6:	b2ed      	uxtb	r5, r5
    87e8:	e7ed      	b.n	87c6 <appUartSendMessage+0x2a>
	sio2host_putchar(0x10);
    87ea:	2010      	movs	r0, #16
    87ec:	4c04      	ldr	r4, [pc, #16]	; (8800 <appUartSendMessage+0x64>)
    87ee:	47a0      	blx	r4
	sio2host_putchar(0x03);
    87f0:	2003      	movs	r0, #3
    87f2:	47a0      	blx	r4
	cs += 0x10 + 0x02 + 0x10 + 0x03;
    87f4:	3525      	adds	r5, #37	; 0x25
	sio2host_putchar(cs);
    87f6:	b2e8      	uxtb	r0, r5
    87f8:	47a0      	blx	r4
}
    87fa:	bc04      	pop	{r2}
    87fc:	4690      	mov	r8, r2
    87fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8800:	00005b51 	.word	0x00005b51

00008804 <appDataInd>:
{	
    8804:	b510      	push	{r4, lr}
	AppMessage_t *msg = (AppMessage_t *)ind->payload;
    8806:	6843      	ldr	r3, [r0, #4]
	port_base->OUTTGL.reg = pin_mask;
    8808:	2180      	movs	r1, #128	; 0x80
    880a:	0309      	lsls	r1, r1, #12
    880c:	4a1a      	ldr	r2, [pc, #104]	; (8878 <appDataInd+0x74>)
    880e:	61d1      	str	r1, [r2, #28]
	msg->lqi = ind->packetLQI;
    8810:	7a82      	ldrb	r2, [r0, #10]
    8812:	765a      	strb	r2, [r3, #25]
	msg->rssi = ind->packetRSSI;
    8814:	7a42      	ldrb	r2, [r0, #9]
    8816:	769a      	strb	r2, [r3, #26]
	if(*(chTemp +43) =='S'){
    8818:	222b      	movs	r2, #43	; 0x2b
    881a:	5c9a      	ldrb	r2, [r3, r2]
    881c:	2a53      	cmp	r2, #83	; 0x53
    881e:	d004      	beq.n	882a <appDataInd+0x26>
	appUartSendMessage(ind->payload, ind->payloadSize); //jsk
    8820:	7a01      	ldrb	r1, [r0, #8]
    8822:	6840      	ldr	r0, [r0, #4]
    8824:	4b15      	ldr	r3, [pc, #84]	; (887c <appDataInd+0x78>)
    8826:	4798      	blx	r3
}
    8828:	bd10      	pop	{r4, pc}
		addrId = (*(chTemp+47)-'0') * 10 + (*(chTemp+48)-'0');
    882a:	3a24      	subs	r2, #36	; 0x24
    882c:	5c99      	ldrb	r1, [r3, r2]
    882e:	3930      	subs	r1, #48	; 0x30
    8830:	008a      	lsls	r2, r1, #2
    8832:	1852      	adds	r2, r2, r1
    8834:	0052      	lsls	r2, r2, #1
    8836:	2130      	movs	r1, #48	; 0x30
    8838:	5c5b      	ldrb	r3, [r3, r1]
    883a:	3b30      	subs	r3, #48	; 0x30
    883c:	18d3      	adds	r3, r2, r3
		if( (addrId > 0) && (addrId < 81)){ 
    883e:	1e5a      	subs	r2, r3, #1
    8840:	2a4f      	cmp	r2, #79	; 0x4f
    8842:	d8ed      	bhi.n	8820 <appDataInd+0x1c>
			byteNo = (addrId-1) / 8;
    8844:	0013      	movs	r3, r2
    8846:	17d4      	asrs	r4, r2, #31
    8848:	3929      	subs	r1, #41	; 0x29
    884a:	000a      	movs	r2, r1
    884c:	4022      	ands	r2, r4
    884e:	18d2      	adds	r2, r2, r3
    8850:	10d2      	asrs	r2, r2, #3
			bitNo = (addrId-1) % 8;
    8852:	0f64      	lsrs	r4, r4, #29
    8854:	191b      	adds	r3, r3, r4
    8856:	400b      	ands	r3, r1
    8858:	1b1b      	subs	r3, r3, r4
			setValue = bitFlag[bitNo];
    885a:	4909      	ldr	r1, [pc, #36]	; (8880 <appDataInd+0x7c>)
    885c:	5cc9      	ldrb	r1, [r1, r3]
			if( sensStateTable[byteNo] & setValue){
    885e:	4b09      	ldr	r3, [pc, #36]	; (8884 <appDataInd+0x80>)
    8860:	5c9b      	ldrb	r3, [r3, r2]
    8862:	420b      	tst	r3, r1
    8864:	d103      	bne.n	886e <appDataInd+0x6a>
				sensStateTable[byteNo] = (sensStateTable[byteNo] | setValue);				
    8866:	430b      	orrs	r3, r1
    8868:	4906      	ldr	r1, [pc, #24]	; (8884 <appDataInd+0x80>)
    886a:	548b      	strb	r3, [r1, r2]
    886c:	e7d8      	b.n	8820 <appDataInd+0x1c>
				sensStateTable[byteNo] = (sensStateTable[byteNo] & (~setValue));
    886e:	438b      	bics	r3, r1
    8870:	4904      	ldr	r1, [pc, #16]	; (8884 <appDataInd+0x80>)
    8872:	548b      	strb	r3, [r1, r2]
    8874:	e7d4      	b.n	8820 <appDataInd+0x1c>
    8876:	46c0      	nop			; (mov r8, r8)
    8878:	41004400 	.word	0x41004400
    887c:	0000879d 	.word	0x0000879d
    8880:	20000140 	.word	0x20000140
    8884:	200009d4 	.word	0x200009d4

00008888 <appDataSendingTimerHandler>:
{
    8888:	b510      	push	{r4, lr}
	if (APP_STATE_WAIT_SEND_TIMER == appState) {
    888a:	4b06      	ldr	r3, [pc, #24]	; (88a4 <appDataSendingTimerHandler+0x1c>)
    888c:	781b      	ldrb	r3, [r3, #0]
    888e:	2b08      	cmp	r3, #8
    8890:	d003      	beq.n	889a <appDataSendingTimerHandler+0x12>
		SYS_TimerStart(&appDataSendingTimer);
    8892:	4805      	ldr	r0, [pc, #20]	; (88a8 <appDataSendingTimerHandler+0x20>)
    8894:	4b05      	ldr	r3, [pc, #20]	; (88ac <appDataSendingTimerHandler+0x24>)
    8896:	4798      	blx	r3
}
    8898:	bd10      	pop	{r4, pc}
		appState = APP_STATE_SEND;
    889a:	2205      	movs	r2, #5
    889c:	4b01      	ldr	r3, [pc, #4]	; (88a4 <appDataSendingTimerHandler+0x1c>)
    889e:	701a      	strb	r2, [r3, #0]
    88a0:	e7fa      	b.n	8898 <appDataSendingTimerHandler+0x10>
    88a2:	46c0      	nop			; (mov r8, r8)
    88a4:	20000a21 	.word	0x20000a21
    88a8:	200036c8 	.word	0x200036c8
    88ac:	00006d4d 	.word	0x00006d4d

000088b0 <UartBytesReceived>:
{
    88b0:	b570      	push	{r4, r5, r6, lr}
	for (uint16_t i = 0; i < bytes; i++) {
    88b2:	2800      	cmp	r0, #0
    88b4:	d00a      	beq.n	88cc <UartBytesReceived+0x1c>
    88b6:	000c      	movs	r4, r1
    88b8:	3801      	subs	r0, #1
    88ba:	b285      	uxth	r5, r0
    88bc:	3501      	adds	r5, #1
    88be:	194d      	adds	r5, r1, r5
		APP_CommandsByteReceived(byte[i]);
    88c0:	4e03      	ldr	r6, [pc, #12]	; (88d0 <UartBytesReceived+0x20>)
    88c2:	7820      	ldrb	r0, [r4, #0]
    88c4:	47b0      	blx	r6
    88c6:	3401      	adds	r4, #1
	for (uint16_t i = 0; i < bytes; i++) {
    88c8:	42ac      	cmp	r4, r5
    88ca:	d1fa      	bne.n	88c2 <UartBytesReceived+0x12>
}
    88cc:	bd70      	pop	{r4, r5, r6, pc}
    88ce:	46c0      	nop			; (mov r8, r8)
    88d0:	00007d15 	.word	0x00007d15

000088d4 <wsndemo_init>:
{
    88d4:	b510      	push	{r4, lr}
	MiApp_ProtocolInit(&defaultParamsRomOrRam, &defaultParamsRamOnly);
    88d6:	4903      	ldr	r1, [pc, #12]	; (88e4 <wsndemo_init+0x10>)
    88d8:	4803      	ldr	r0, [pc, #12]	; (88e8 <wsndemo_init+0x14>)
    88da:	4b04      	ldr	r3, [pc, #16]	; (88ec <wsndemo_init+0x18>)
    88dc:	4798      	blx	r3
	sio2host_init();
    88de:	4b04      	ldr	r3, [pc, #16]	; (88f0 <wsndemo_init+0x1c>)
    88e0:	4798      	blx	r3
}
    88e2:	bd10      	pop	{r4, pc}
    88e4:	2000000c 	.word	0x2000000c
    88e8:	20000030 	.word	0x20000030
    88ec:	00008f71 	.word	0x00008f71
    88f0:	0000593d 	.word	0x0000593d

000088f4 <wsndemo_task>:
{
    88f4:	b5f0      	push	{r4, r5, r6, r7, lr}
    88f6:	b087      	sub	sp, #28
	MeshTasks();
    88f8:	4b80      	ldr	r3, [pc, #512]	; (8afc <wsndemo_task+0x208>)
    88fa:	4798      	blx	r3
	switch (appState) {
    88fc:	4b80      	ldr	r3, [pc, #512]	; (8b00 <wsndemo_task+0x20c>)
    88fe:	781b      	ldrb	r3, [r3, #0]
    8900:	2b01      	cmp	r3, #1
    8902:	d05c      	beq.n	89be <wsndemo_task+0xca>
    8904:	2b00      	cmp	r3, #0
    8906:	d013      	beq.n	8930 <wsndemo_task+0x3c>
    8908:	2b05      	cmp	r3, #5
    890a:	d063      	beq.n	89d4 <wsndemo_task+0xe0>
    890c:	2b07      	cmp	r3, #7
    890e:	d100      	bne.n	8912 <wsndemo_task+0x1e>
    8910:	e0af      	b.n	8a72 <wsndemo_task+0x17e>
	if ((bytes = sio2host_rx(rx_data, APP_RX_BUF_SIZE)) > 0) {
    8912:	21c8      	movs	r1, #200	; 0xc8
    8914:	487b      	ldr	r0, [pc, #492]	; (8b04 <wsndemo_task+0x210>)
    8916:	4b7c      	ldr	r3, [pc, #496]	; (8b08 <wsndemo_task+0x214>)
    8918:	4798      	blx	r3
    891a:	b280      	uxth	r0, r0
    891c:	2800      	cmp	r0, #0
    891e:	d000      	beq.n	8922 <wsndemo_task+0x2e>
    8920:	e0ae      	b.n	8a80 <wsndemo_task+0x18c>
	return (port_base->IN.reg & pin_mask);
    8922:	4b7a      	ldr	r3, [pc, #488]	; (8b0c <wsndemo_task+0x218>)
    8924:	6a1b      	ldr	r3, [r3, #32]
	if (port_pin_get_input_level(BUTTON_0_PIN) == BUTTON_0_ACTIVE)
    8926:	00db      	lsls	r3, r3, #3
    8928:	d400      	bmi.n	892c <wsndemo_task+0x38>
    892a:	e0ad      	b.n	8a88 <wsndemo_task+0x194>
}
    892c:	b007      	add	sp, #28
    892e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	appMsg.commandId            = APP_COMMAND_ID_NETWORK_INFO;
    8930:	4877      	ldr	r0, [pc, #476]	; (8b10 <wsndemo_task+0x21c>)
    8932:	2401      	movs	r4, #1
    8934:	7004      	strb	r4, [r0, #0]
	appMsg.nodeType             = APP_NODE_TYPE;
    8936:	2200      	movs	r2, #0
    8938:	7042      	strb	r2, [r0, #1]
	appMsg.extAddr              = 0;
    893a:	2500      	movs	r5, #0
    893c:	2100      	movs	r1, #0
    893e:	8041      	strh	r1, [r0, #2]
    8940:	8081      	strh	r1, [r0, #4]
    8942:	80c1      	strh	r1, [r0, #6]
    8944:	8101      	strh	r1, [r0, #8]
	appMsg.shortAddr            = 0;
    8946:	8142      	strh	r2, [r0, #10]
	appMsg.softVersion          = 0x01100000;
    8948:	2388      	movs	r3, #136	; 0x88
    894a:	045b      	lsls	r3, r3, #17
    894c:	60c3      	str	r3, [r0, #12]
	appMsg.channelMask          = CHANNEL_MAP;
    894e:	2380      	movs	r3, #128	; 0x80
    8950:	049b      	lsls	r3, r3, #18
    8952:	6103      	str	r3, [r0, #16]
	appMsg.nextHopAddr          = 0;
    8954:	75c2      	strb	r2, [r0, #23]
    8956:	7602      	strb	r2, [r0, #24]
	appMsg.lqi                  = 0;
    8958:	7645      	strb	r5, [r0, #25]
	appMsg.rssi                 = 0;
    895a:	7685      	strb	r5, [r0, #26]
	appMsg.sensors.type        = 1;
    895c:	76c4      	strb	r4, [r0, #27]
	appMsg.sensors.size        = sizeof(int32_t) * 3;
    895e:	230c      	movs	r3, #12
    8960:	7703      	strb	r3, [r0, #28]
	appMsg.sensors.battery     = 0;
    8962:	0003      	movs	r3, r0
    8964:	7742      	strb	r2, [r0, #29]
    8966:	7782      	strb	r2, [r0, #30]
    8968:	77c2      	strb	r2, [r0, #31]
    896a:	331d      	adds	r3, #29
    896c:	70da      	strb	r2, [r3, #3]
	appMsg.sensors.temperature = 0;
    896e:	0003      	movs	r3, r0
    8970:	3321      	adds	r3, #33	; 0x21
    8972:	701a      	strb	r2, [r3, #0]
    8974:	705a      	strb	r2, [r3, #1]
    8976:	709a      	strb	r2, [r3, #2]
    8978:	70da      	strb	r2, [r3, #3]
	appMsg.sensors.light       = 0;
    897a:	0003      	movs	r3, r0
    897c:	3325      	adds	r3, #37	; 0x25
    897e:	701a      	strb	r2, [r3, #0]
    8980:	705a      	strb	r2, [r3, #1]
    8982:	709a      	strb	r2, [r3, #2]
    8984:	70da      	strb	r2, [r3, #3]
	appMsg.caption.type         = 32;
    8986:	3220      	adds	r2, #32
    8988:	2329      	movs	r3, #41	; 0x29
    898a:	54c2      	strb	r2, [r0, r3]
	appMsg.caption.size         = APP_CAPTION_SIZE;
    898c:	3a0a      	subs	r2, #10
    898e:	3301      	adds	r3, #1
    8990:	54c2      	strb	r2, [r0, r3]
	memcpy(appMsg.caption.text, APP_CAPTION, APP_CAPTION_SIZE);
    8992:	302b      	adds	r0, #43	; 0x2b
    8994:	495f      	ldr	r1, [pc, #380]	; (8b14 <wsndemo_task+0x220>)
    8996:	4b60      	ldr	r3, [pc, #384]	; (8b18 <wsndemo_task+0x224>)
    8998:	4798      	blx	r3
	appDataSendingTimer.interval = APP_SENDING_INTERVAL;
    899a:	4b60      	ldr	r3, [pc, #384]	; (8b1c <wsndemo_task+0x228>)
    899c:	4a60      	ldr	r2, [pc, #384]	; (8b20 <wsndemo_task+0x22c>)
    899e:	609a      	str	r2, [r3, #8]
	appDataSendingTimer.mode = SYS_TIMER_INTERVAL_MODE;
    89a0:	731d      	strb	r5, [r3, #12]
	appDataSendingTimer.handler = appDataSendingTimerHandler;
    89a2:	4a60      	ldr	r2, [pc, #384]	; (8b24 <wsndemo_task+0x230>)
    89a4:	611a      	str	r2, [r3, #16]
		port_base->OUTCLR.reg = pin_mask;
    89a6:	2280      	movs	r2, #128	; 0x80
    89a8:	0312      	lsls	r2, r2, #12
    89aa:	4b58      	ldr	r3, [pc, #352]	; (8b0c <wsndemo_task+0x218>)
    89ac:	615a      	str	r2, [r3, #20]
	APP_CommandsInit();
    89ae:	4b5e      	ldr	r3, [pc, #376]	; (8b28 <wsndemo_task+0x234>)
    89b0:	4798      	blx	r3
	MiApp_SubscribeDataIndicationCallback(appDataInd);
    89b2:	485e      	ldr	r0, [pc, #376]	; (8b2c <wsndemo_task+0x238>)
    89b4:	4b5e      	ldr	r3, [pc, #376]	; (8b30 <wsndemo_task+0x23c>)
    89b6:	4798      	blx	r3
    appState = APP_STATE_START_NETWORK;
    89b8:	4b51      	ldr	r3, [pc, #324]	; (8b00 <wsndemo_task+0x20c>)
    89ba:	701c      	strb	r4, [r3, #0]
    89bc:	e7a9      	b.n	8912 <wsndemo_task+0x1e>
		MiApp_StartConnection(START_CONN_DIRECT, APP_SCAN_DURATION, CHANNEL_MAP, Connection_Confirm);
    89be:	4b5d      	ldr	r3, [pc, #372]	; (8b34 <wsndemo_task+0x240>)
    89c0:	2280      	movs	r2, #128	; 0x80
    89c2:	0492      	lsls	r2, r2, #18
    89c4:	210a      	movs	r1, #10
    89c6:	2000      	movs	r0, #0
    89c8:	4c5b      	ldr	r4, [pc, #364]	; (8b38 <wsndemo_task+0x244>)
    89ca:	47a0      	blx	r4
		appState = APP_STATE_SEND;
    89cc:	2205      	movs	r2, #5
    89ce:	4b4c      	ldr	r3, [pc, #304]	; (8b00 <wsndemo_task+0x20c>)
    89d0:	701a      	strb	r2, [r3, #0]
    89d2:	e79e      	b.n	8912 <wsndemo_task+0x1e>
    uint16_t shortAddressLocal = 0xFFFF;
    89d4:	ad05      	add	r5, sp, #20
    89d6:	2301      	movs	r3, #1
    89d8:	425b      	negs	r3, r3
    89da:	802b      	strh	r3, [r5, #0]
    uint16_t shortAddressPanId = 0xFFFF;
    89dc:	2616      	movs	r6, #22
    89de:	446e      	add	r6, sp
    89e0:	8033      	strh	r3, [r6, #0]
	appMsg.sensors.battery     = rand() & 0xffff;
    89e2:	4f56      	ldr	r7, [pc, #344]	; (8b3c <wsndemo_task+0x248>)
    89e4:	47b8      	blx	r7
    89e6:	4c4a      	ldr	r4, [pc, #296]	; (8b10 <wsndemo_task+0x21c>)
    89e8:	0023      	movs	r3, r4
    89ea:	7760      	strb	r0, [r4, #29]
    89ec:	0a00      	lsrs	r0, r0, #8
    89ee:	77a0      	strb	r0, [r4, #30]
    89f0:	2200      	movs	r2, #0
    89f2:	77e2      	strb	r2, [r4, #31]
    89f4:	331d      	adds	r3, #29
    89f6:	70da      	strb	r2, [r3, #3]
	appMsg.sensors.temperature = rand() & 0x7f;
    89f8:	47b8      	blx	r7
    89fa:	237f      	movs	r3, #127	; 0x7f
    89fc:	4018      	ands	r0, r3
    89fe:	0023      	movs	r3, r4
    8a00:	3321      	adds	r3, #33	; 0x21
    8a02:	7018      	strb	r0, [r3, #0]
    8a04:	2200      	movs	r2, #0
    8a06:	705a      	strb	r2, [r3, #1]
    8a08:	709a      	strb	r2, [r3, #2]
    8a0a:	0e00      	lsrs	r0, r0, #24
    8a0c:	70d8      	strb	r0, [r3, #3]
	appMsg.sensors.light       = rand() & 0xff;
    8a0e:	47b8      	blx	r7
    8a10:	23ff      	movs	r3, #255	; 0xff
    8a12:	4018      	ands	r0, r3
    8a14:	0023      	movs	r3, r4
    8a16:	3325      	adds	r3, #37	; 0x25
    8a18:	7018      	strb	r0, [r3, #0]
    8a1a:	0a02      	lsrs	r2, r0, #8
    8a1c:	705a      	strb	r2, [r3, #1]
    8a1e:	0c02      	lsrs	r2, r0, #16
    8a20:	709a      	strb	r2, [r3, #2]
    8a22:	0e00      	lsrs	r0, r0, #24
    8a24:	70d8      	strb	r0, [r3, #3]
	MiApp_Get(SHORT_ADDRESS, (uint8_t *)&shortAddressLocal);
    8a26:	0029      	movs	r1, r5
    8a28:	2002      	movs	r0, #2
    8a2a:	4f45      	ldr	r7, [pc, #276]	; (8b40 <wsndemo_task+0x24c>)
    8a2c:	47b8      	blx	r7
        appMsg.shortAddr = shortAddressLocal;
    8a2e:	882b      	ldrh	r3, [r5, #0]
    8a30:	8163      	strh	r3, [r4, #10]
	appMsg.extAddr   = appMsg.shortAddr;
    8a32:	8063      	strh	r3, [r4, #2]
    8a34:	0c1b      	lsrs	r3, r3, #16
    8a36:	80a3      	strh	r3, [r4, #4]
    8a38:	2300      	movs	r3, #0
    8a3a:	80e3      	strh	r3, [r4, #6]
    8a3c:	8123      	strh	r3, [r4, #8]
	MiApp_Get(CHANNEL, (uint8_t *)&appMsg.workingChannel);
    8a3e:	0021      	movs	r1, r4
    8a40:	3116      	adds	r1, #22
    8a42:	2000      	movs	r0, #0
    8a44:	47b8      	blx	r7
	MiApp_Get(PANID, (uint8_t *)&shortAddressPanId);
    8a46:	0031      	movs	r1, r6
    8a48:	2001      	movs	r0, #1
    8a4a:	47b8      	blx	r7
        appMsg.panId = shortAddressPanId;
    8a4c:	8833      	ldrh	r3, [r6, #0]
    8a4e:	82a3      	strh	r3, [r4, #20]
	sprintf(&(appMsg.caption.text[APP_CAPTION_SIZE - SHORT_ADDRESS_CAPTION_SIZE]), "-0x%04X", shortAddressLocal);
    8a50:	882a      	ldrh	r2, [r5, #0]
    8a52:	0020      	movs	r0, r4
    8a54:	303a      	adds	r0, #58	; 0x3a
    8a56:	493b      	ldr	r1, [pc, #236]	; (8b44 <wsndemo_task+0x250>)
    8a58:	4b3b      	ldr	r3, [pc, #236]	; (8b48 <wsndemo_task+0x254>)
    8a5a:	4798      	blx	r3
	appUartSendMessage((uint8_t *)&appMsg, sizeof(appMsg));		// debug jsk
    8a5c:	2141      	movs	r1, #65	; 0x41
    8a5e:	0020      	movs	r0, r4
    8a60:	4b3a      	ldr	r3, [pc, #232]	; (8b4c <wsndemo_task+0x258>)
    8a62:	4798      	blx	r3
	SYS_TimerStart(&appDataSendingTimer);
    8a64:	482d      	ldr	r0, [pc, #180]	; (8b1c <wsndemo_task+0x228>)
    8a66:	4b3a      	ldr	r3, [pc, #232]	; (8b50 <wsndemo_task+0x25c>)
    8a68:	4798      	blx	r3
	appState = APP_STATE_WAIT_SEND_TIMER;
    8a6a:	2208      	movs	r2, #8
    8a6c:	4b24      	ldr	r3, [pc, #144]	; (8b00 <wsndemo_task+0x20c>)
    8a6e:	701a      	strb	r2, [r3, #0]
    8a70:	e74f      	b.n	8912 <wsndemo_task+0x1e>
		SYS_TimerStart(&appDataSendingTimer);
    8a72:	482a      	ldr	r0, [pc, #168]	; (8b1c <wsndemo_task+0x228>)
    8a74:	4b36      	ldr	r3, [pc, #216]	; (8b50 <wsndemo_task+0x25c>)
    8a76:	4798      	blx	r3
		appState = APP_STATE_WAIT_SEND_TIMER;
    8a78:	2208      	movs	r2, #8
    8a7a:	4b21      	ldr	r3, [pc, #132]	; (8b00 <wsndemo_task+0x20c>)
    8a7c:	701a      	strb	r2, [r3, #0]
    8a7e:	e748      	b.n	8912 <wsndemo_task+0x1e>
		UartBytesReceived(bytes, (uint8_t *)&rx_data);
    8a80:	4920      	ldr	r1, [pc, #128]	; (8b04 <wsndemo_task+0x210>)
    8a82:	4b34      	ldr	r3, [pc, #208]	; (8b54 <wsndemo_task+0x260>)
    8a84:	4798      	blx	r3
    8a86:	e74c      	b.n	8922 <wsndemo_task+0x2e>
		uint16_t dstAddr = MESH_BROADCAST_TO_COORDINATORS;
    8a88:	2203      	movs	r2, #3
    8a8a:	4252      	negs	r2, r2
    8a8c:	2316      	movs	r3, #22
    8a8e:	446b      	add	r3, sp
    8a90:	801a      	strh	r2, [r3, #0]
		delay_ms(50);
    8a92:	2032      	movs	r0, #50	; 0x32
    8a94:	4b30      	ldr	r3, [pc, #192]	; (8b58 <wsndemo_task+0x264>)
    8a96:	4798      	blx	r3
	return (port_base->IN.reg & pin_mask);
    8a98:	4b1c      	ldr	r3, [pc, #112]	; (8b0c <wsndemo_task+0x218>)
    8a9a:	6a1b      	ldr	r3, [r3, #32]
		while(port_pin_get_input_level(BUTTON_0_PIN) == BUTTON_0_ACTIVE)
    8a9c:	00db      	lsls	r3, r3, #3
    8a9e:	d41c      	bmi.n	8ada <wsndemo_task+0x1e6>
    8aa0:	2400      	movs	r4, #0
			delay_ms(500);
    8aa2:	25fa      	movs	r5, #250	; 0xfa
    8aa4:	006d      	lsls	r5, r5, #1
    8aa6:	4f2c      	ldr	r7, [pc, #176]	; (8b58 <wsndemo_task+0x264>)
    8aa8:	4e18      	ldr	r6, [pc, #96]	; (8b0c <wsndemo_task+0x218>)
    8aaa:	0028      	movs	r0, r5
    8aac:	47b8      	blx	r7
			count += 1;
    8aae:	3401      	adds	r4, #1
    8ab0:	b2e4      	uxtb	r4, r4
    8ab2:	6a33      	ldr	r3, [r6, #32]
		while(port_pin_get_input_level(BUTTON_0_PIN) == BUTTON_0_ACTIVE)
    8ab4:	00db      	lsls	r3, r3, #3
    8ab6:	d5f8      	bpl.n	8aaa <wsndemo_task+0x1b6>
		if (count > 5)
    8ab8:	2c05      	cmp	r4, #5
    8aba:	d90e      	bls.n	8ada <wsndemo_task+0x1e6>
			commandId = APP_COMMAND_ID_TOPOLOGY_SIMULATION_RESET;
    8abc:	ab05      	add	r3, sp, #20
    8abe:	2220      	movs	r2, #32
    8ac0:	701a      	strb	r2, [r3, #0]
			MiApp_SendData(2, (uint8_t *)&dstAddr, 1, &commandId, 1, false, appBroadcastDataConf);
    8ac2:	4a26      	ldr	r2, [pc, #152]	; (8b5c <wsndemo_task+0x268>)
    8ac4:	9202      	str	r2, [sp, #8]
    8ac6:	2200      	movs	r2, #0
    8ac8:	9201      	str	r2, [sp, #4]
    8aca:	3201      	adds	r2, #1
    8acc:	9200      	str	r2, [sp, #0]
    8ace:	2116      	movs	r1, #22
    8ad0:	4469      	add	r1, sp
    8ad2:	2002      	movs	r0, #2
    8ad4:	4c22      	ldr	r4, [pc, #136]	; (8b60 <wsndemo_task+0x26c>)
    8ad6:	47a0      	blx	r4
    8ad8:	e728      	b.n	892c <wsndemo_task+0x38>
			commandId = APP_COMMAND_ID_SIMULATE_LINE_TOPOLOGY;
    8ada:	ab05      	add	r3, sp, #20
    8adc:	2221      	movs	r2, #33	; 0x21
    8ade:	701a      	strb	r2, [r3, #0]
			MiApp_SendData(2, (uint8_t *)&dstAddr, 1, &commandId, 2, false, appBroadcastDataConf);
    8ae0:	4a1e      	ldr	r2, [pc, #120]	; (8b5c <wsndemo_task+0x268>)
    8ae2:	9202      	str	r2, [sp, #8]
    8ae4:	2200      	movs	r2, #0
    8ae6:	9201      	str	r2, [sp, #4]
    8ae8:	3202      	adds	r2, #2
    8aea:	9200      	str	r2, [sp, #0]
    8aec:	3a01      	subs	r2, #1
    8aee:	2116      	movs	r1, #22
    8af0:	4469      	add	r1, sp
    8af2:	2002      	movs	r0, #2
    8af4:	4c1a      	ldr	r4, [pc, #104]	; (8b60 <wsndemo_task+0x26c>)
    8af6:	47a0      	blx	r4
}
    8af8:	e718      	b.n	892c <wsndemo_task+0x38>
    8afa:	46c0      	nop			; (mov r8, r8)
    8afc:	000090f5 	.word	0x000090f5
    8b00:	20000a21 	.word	0x20000a21
    8b04:	20000a24 	.word	0x20000a24
    8b08:	00005ab9 	.word	0x00005ab9
    8b0c:	41004400 	.word	0x41004400
    8b10:	200009e0 	.word	0x200009e0
    8b14:	0001220c 	.word	0x0001220c
    8b18:	0000e9e7 	.word	0x0000e9e7
    8b1c:	200036c8 	.word	0x200036c8
    8b20:	00002710 	.word	0x00002710
    8b24:	00008889 	.word	0x00008889
    8b28:	00007ced 	.word	0x00007ced
    8b2c:	00008805 	.word	0x00008805
    8b30:	0000a471 	.word	0x0000a471
    8b34:	00008781 	.word	0x00008781
    8b38:	0000b97d 	.word	0x0000b97d
    8b3c:	0000eb39 	.word	0x0000eb39
    8b40:	0000939d 	.word	0x0000939d
    8b44:	0001221c 	.word	0x0001221c
    8b48:	0000ed1d 	.word	0x0000ed1d
    8b4c:	0000879d 	.word	0x0000879d
    8b50:	00006d4d 	.word	0x00006d4d
    8b54:	000088b1 	.word	0x000088b1
    8b58:	00000181 	.word	0x00000181
    8b5c:	00008799 	.word	0x00008799
    8b60:	00009189 	.word	0x00009189

00008b64 <common_tc_delay>:
    8b64:	b510      	push	{r4, lr}
    8b66:	1c04      	adds	r4, r0, #0
    8b68:	4b13      	ldr	r3, [pc, #76]	; (8bb8 <common_tc_delay+0x54>)
    8b6a:	4798      	blx	r3
    8b6c:	4b13      	ldr	r3, [pc, #76]	; (8bbc <common_tc_delay+0x58>)
    8b6e:	781a      	ldrb	r2, [r3, #0]
    8b70:	4362      	muls	r2, r4
    8b72:	1881      	adds	r1, r0, r2
    8b74:	4b12      	ldr	r3, [pc, #72]	; (8bc0 <common_tc_delay+0x5c>)
    8b76:	6059      	str	r1, [r3, #4]
    8b78:	6859      	ldr	r1, [r3, #4]
    8b7a:	0c09      	lsrs	r1, r1, #16
    8b7c:	6059      	str	r1, [r3, #4]
    8b7e:	685b      	ldr	r3, [r3, #4]
    8b80:	2b00      	cmp	r3, #0
    8b82:	d007      	beq.n	8b94 <common_tc_delay+0x30>
    8b84:	4b0e      	ldr	r3, [pc, #56]	; (8bc0 <common_tc_delay+0x5c>)
    8b86:	6859      	ldr	r1, [r3, #4]
    8b88:	3201      	adds	r2, #1
    8b8a:	1880      	adds	r0, r0, r2
    8b8c:	8118      	strh	r0, [r3, #8]
    8b8e:	4b0d      	ldr	r3, [pc, #52]	; (8bc4 <common_tc_delay+0x60>)
    8b90:	4798      	blx	r3
    8b92:	e004      	b.n	8b9e <common_tc_delay+0x3a>
    8b94:	1882      	adds	r2, r0, r2
    8b96:	4b0a      	ldr	r3, [pc, #40]	; (8bc0 <common_tc_delay+0x5c>)
    8b98:	811a      	strh	r2, [r3, #8]
    8b9a:	4b0b      	ldr	r3, [pc, #44]	; (8bc8 <common_tc_delay+0x64>)
    8b9c:	4798      	blx	r3
    8b9e:	4b08      	ldr	r3, [pc, #32]	; (8bc0 <common_tc_delay+0x5c>)
    8ba0:	891b      	ldrh	r3, [r3, #8]
    8ba2:	2b63      	cmp	r3, #99	; 0x63
    8ba4:	d802      	bhi.n	8bac <common_tc_delay+0x48>
    8ba6:	3364      	adds	r3, #100	; 0x64
    8ba8:	4a05      	ldr	r2, [pc, #20]	; (8bc0 <common_tc_delay+0x5c>)
    8baa:	8113      	strh	r3, [r2, #8]
    8bac:	4b04      	ldr	r3, [pc, #16]	; (8bc0 <common_tc_delay+0x5c>)
    8bae:	8918      	ldrh	r0, [r3, #8]
    8bb0:	4b06      	ldr	r3, [pc, #24]	; (8bcc <common_tc_delay+0x68>)
    8bb2:	4798      	blx	r3
    8bb4:	bd10      	pop	{r4, pc}
    8bb6:	46c0      	nop			; (mov r8, r8)
    8bb8:	00006e11 	.word	0x00006e11
    8bbc:	200036dc 	.word	0x200036dc
    8bc0:	20000aec 	.word	0x20000aec
    8bc4:	00006e25 	.word	0x00006e25
    8bc8:	00006e39 	.word	0x00006e39
    8bcc:	00006e75 	.word	0x00006e75

00008bd0 <common_tc_init>:
    8bd0:	b508      	push	{r3, lr}
    8bd2:	2200      	movs	r2, #0
    8bd4:	4b03      	ldr	r3, [pc, #12]	; (8be4 <common_tc_init+0x14>)
    8bd6:	701a      	strb	r2, [r3, #0]
    8bd8:	4b03      	ldr	r3, [pc, #12]	; (8be8 <common_tc_init+0x18>)
    8bda:	4798      	blx	r3
    8bdc:	4b03      	ldr	r3, [pc, #12]	; (8bec <common_tc_init+0x1c>)
    8bde:	7018      	strb	r0, [r3, #0]
    8be0:	bd08      	pop	{r3, pc}
    8be2:	46c0      	nop			; (mov r8, r8)
    8be4:	20000aec 	.word	0x20000aec
    8be8:	00006e8d 	.word	0x00006e8d
    8bec:	200036dc 	.word	0x200036dc

00008bf0 <tmr_ovf_callback>:
    8bf0:	b508      	push	{r3, lr}
    8bf2:	4b0e      	ldr	r3, [pc, #56]	; (8c2c <tmr_ovf_callback+0x3c>)
    8bf4:	685b      	ldr	r3, [r3, #4]
    8bf6:	2b00      	cmp	r3, #0
    8bf8:	d007      	beq.n	8c0a <tmr_ovf_callback+0x1a>
    8bfa:	4a0c      	ldr	r2, [pc, #48]	; (8c2c <tmr_ovf_callback+0x3c>)
    8bfc:	6853      	ldr	r3, [r2, #4]
    8bfe:	3b01      	subs	r3, #1
    8c00:	6053      	str	r3, [r2, #4]
    8c02:	2b00      	cmp	r3, #0
    8c04:	d101      	bne.n	8c0a <tmr_ovf_callback+0x1a>
    8c06:	4b0a      	ldr	r3, [pc, #40]	; (8c30 <tmr_ovf_callback+0x40>)
    8c08:	4798      	blx	r3
    8c0a:	4a08      	ldr	r2, [pc, #32]	; (8c2c <tmr_ovf_callback+0x3c>)
    8c0c:	7813      	ldrb	r3, [r2, #0]
    8c0e:	3301      	adds	r3, #1
    8c10:	b2db      	uxtb	r3, r3
    8c12:	7013      	strb	r3, [r2, #0]
    8c14:	4a07      	ldr	r2, [pc, #28]	; (8c34 <tmr_ovf_callback+0x44>)
    8c16:	7812      	ldrb	r2, [r2, #0]
    8c18:	429a      	cmp	r2, r3
    8c1a:	d806      	bhi.n	8c2a <tmr_ovf_callback+0x3a>
    8c1c:	4b03      	ldr	r3, [pc, #12]	; (8c2c <tmr_ovf_callback+0x3c>)
    8c1e:	2200      	movs	r2, #0
    8c20:	701a      	strb	r2, [r3, #0]
    8c22:	68db      	ldr	r3, [r3, #12]
    8c24:	2b00      	cmp	r3, #0
    8c26:	d000      	beq.n	8c2a <tmr_ovf_callback+0x3a>
    8c28:	4798      	blx	r3
    8c2a:	bd08      	pop	{r3, pc}
    8c2c:	20000aec 	.word	0x20000aec
    8c30:	00006e39 	.word	0x00006e39
    8c34:	200036dc 	.word	0x200036dc

00008c38 <tmr_cca_callback>:
    8c38:	b508      	push	{r3, lr}
    8c3a:	4b04      	ldr	r3, [pc, #16]	; (8c4c <tmr_cca_callback+0x14>)
    8c3c:	4798      	blx	r3
    8c3e:	4b04      	ldr	r3, [pc, #16]	; (8c50 <tmr_cca_callback+0x18>)
    8c40:	691b      	ldr	r3, [r3, #16]
    8c42:	2b00      	cmp	r3, #0
    8c44:	d000      	beq.n	8c48 <tmr_cca_callback+0x10>
    8c46:	4798      	blx	r3
    8c48:	bd08      	pop	{r3, pc}
    8c4a:	46c0      	nop			; (mov r8, r8)
    8c4c:	00006e25 	.word	0x00006e25
    8c50:	20000aec 	.word	0x20000aec

00008c54 <set_common_tc_expiry_callback>:
    8c54:	4b01      	ldr	r3, [pc, #4]	; (8c5c <set_common_tc_expiry_callback+0x8>)
    8c56:	6118      	str	r0, [r3, #16]
    8c58:	4770      	bx	lr
    8c5a:	46c0      	nop			; (mov r8, r8)
    8c5c:	20000aec 	.word	0x20000aec

00008c60 <frameTxCallback>:
    8c60:	b570      	push	{r4, r5, r6, lr}
    8c62:	2401      	movs	r4, #1
    8c64:	4b07      	ldr	r3, [pc, #28]	; (8c84 <frameTxCallback+0x24>)
    8c66:	701c      	strb	r4, [r3, #0]
    8c68:	4c07      	ldr	r4, [pc, #28]	; (8c88 <frameTxCallback+0x28>)
    8c6a:	6823      	ldr	r3, [r4, #0]
    8c6c:	691b      	ldr	r3, [r3, #16]
    8c6e:	2b00      	cmp	r3, #0
    8c70:	d004      	beq.n	8c7c <frameTxCallback+0x1c>
    8c72:	4798      	blx	r3
    8c74:	4d05      	ldr	r5, [pc, #20]	; (8c8c <frameTxCallback+0x2c>)
    8c76:	6820      	ldr	r0, [r4, #0]
    8c78:	47a8      	blx	r5
    8c7a:	bd70      	pop	{r4, r5, r6, pc}
    8c7c:	0010      	movs	r0, r2
    8c7e:	4d03      	ldr	r5, [pc, #12]	; (8c8c <frameTxCallback+0x2c>)
    8c80:	47a8      	blx	r5
    8c82:	e7f8      	b.n	8c76 <frameTxCallback+0x16>
    8c84:	20000148 	.word	0x20000148
    8c88:	20003710 	.word	0x20003710
    8c8c:	00006ac9 	.word	0x00006ac9

00008c90 <nonAckDataCallback>:
    8c90:	b5f0      	push	{r4, r5, r6, r7, lr}
    8c92:	46c6      	mov	lr, r8
    8c94:	0007      	movs	r7, r0
    8c96:	b500      	push	{lr}
    8c98:	0010      	movs	r0, r2
    8c9a:	4e0f      	ldr	r6, [pc, #60]	; (8cd8 <nonAckDataCallback+0x48>)
    8c9c:	4688      	mov	r8, r1
    8c9e:	0015      	movs	r5, r2
    8ca0:	47b0      	blx	r6
    8ca2:	2100      	movs	r1, #0
    8ca4:	480d      	ldr	r0, [pc, #52]	; (8cdc <nonAckDataCallback+0x4c>)
    8ca6:	4b0e      	ldr	r3, [pc, #56]	; (8ce0 <nonAckDataCallback+0x50>)
    8ca8:	4798      	blx	r3
    8caa:	1e04      	subs	r4, r0, #0
    8cac:	d00e      	beq.n	8ccc <nonAckDataCallback+0x3c>
    8cae:	68a3      	ldr	r3, [r4, #8]
    8cb0:	2b00      	cmp	r3, #0
    8cb2:	d003      	beq.n	8cbc <nonAckDataCallback+0x2c>
    8cb4:	002a      	movs	r2, r5
    8cb6:	4641      	mov	r1, r8
    8cb8:	0038      	movs	r0, r7
    8cba:	4798      	blx	r3
    8cbc:	7d23      	ldrb	r3, [r4, #20]
    8cbe:	2b00      	cmp	r3, #0
    8cc0:	d101      	bne.n	8cc6 <nonAckDataCallback+0x36>
    8cc2:	0020      	movs	r0, r4
    8cc4:	47b0      	blx	r6
    8cc6:	bc04      	pop	{r2}
    8cc8:	4690      	mov	r8, r2
    8cca:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8ccc:	4b05      	ldr	r3, [pc, #20]	; (8ce4 <nonAckDataCallback+0x54>)
    8cce:	781b      	ldrb	r3, [r3, #0]
    8cd0:	2b08      	cmp	r3, #8
    8cd2:	d1f8      	bne.n	8cc6 <nonAckDataCallback+0x36>
    8cd4:	e7eb      	b.n	8cae <nonAckDataCallback+0x1e>
    8cd6:	46c0      	nop			; (mov r8, r8)
    8cd8:	00006ac9 	.word	0x00006ac9
    8cdc:	200036e0 	.word	0x200036e0
    8ce0:	00006c1d 	.word	0x00006c1d
    8ce4:	20000b00 	.word	0x20000b00

00008ce8 <dataTimerHandler>:
    8ce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8cea:	464e      	mov	r6, r9
    8cec:	46de      	mov	lr, fp
    8cee:	4657      	mov	r7, sl
    8cf0:	4645      	mov	r5, r8
    8cf2:	b5e0      	push	{r5, r6, r7, lr}
    8cf4:	4e40      	ldr	r6, [pc, #256]	; (8df8 <dataTimerHandler+0x110>)
    8cf6:	7a33      	ldrb	r3, [r6, #8]
    8cf8:	2b00      	cmp	r3, #0
    8cfa:	d049      	beq.n	8d90 <dataTimerHandler+0xa8>
    8cfc:	4b3f      	ldr	r3, [pc, #252]	; (8dfc <dataTimerHandler+0x114>)
    8cfe:	2500      	movs	r5, #0
    8d00:	4698      	mov	r8, r3
    8d02:	4b3f      	ldr	r3, [pc, #252]	; (8e00 <dataTimerHandler+0x118>)
    8d04:	46c1      	mov	r9, r8
    8d06:	469a      	mov	sl, r3
    8d08:	4f3e      	ldr	r7, [pc, #248]	; (8e04 <dataTimerHandler+0x11c>)
    8d0a:	2100      	movs	r1, #0
    8d0c:	0030      	movs	r0, r6
    8d0e:	47b8      	blx	r7
    8d10:	1e04      	subs	r4, r0, #0
    8d12:	d03d      	beq.n	8d90 <dataTimerHandler+0xa8>
    8d14:	7c03      	ldrb	r3, [r0, #16]
    8d16:	2b00      	cmp	r3, #0
    8d18:	d046      	beq.n	8da8 <dataTimerHandler+0xc0>
    8d1a:	3b01      	subs	r3, #1
    8d1c:	b2db      	uxtb	r3, r3
    8d1e:	7403      	strb	r3, [r0, #16]
    8d20:	2b00      	cmp	r3, #0
    8d22:	d141      	bne.n	8da8 <dataTimerHandler+0xc0>
    8d24:	7c43      	ldrb	r3, [r0, #17]
    8d26:	2b00      	cmp	r3, #0
    8d28:	d047      	beq.n	8dba <dataTimerHandler+0xd2>
    8d2a:	3b01      	subs	r3, #1
    8d2c:	b2db      	uxtb	r3, r3
    8d2e:	7443      	strb	r3, [r0, #17]
    8d30:	2b00      	cmp	r3, #0
    8d32:	d142      	bne.n	8dba <dataTimerHandler+0xd2>
    8d34:	6883      	ldr	r3, [r0, #8]
    8d36:	2b00      	cmp	r3, #0
    8d38:	d003      	beq.n	8d42 <dataTimerHandler+0x5a>
    8d3a:	7c80      	ldrb	r0, [r0, #18]
    8d3c:	0022      	movs	r2, r4
    8d3e:	2103      	movs	r1, #3
    8d40:	4798      	blx	r3
    8d42:	4b31      	ldr	r3, [pc, #196]	; (8e08 <dataTimerHandler+0x120>)
    8d44:	0020      	movs	r0, r4
    8d46:	4798      	blx	r3
    8d48:	23ff      	movs	r3, #255	; 0xff
    8d4a:	8ba0      	ldrh	r0, [r4, #28]
    8d4c:	4398      	bics	r0, r3
    8d4e:	4b2f      	ldr	r3, [pc, #188]	; (8e0c <dataTimerHandler+0x124>)
    8d50:	881b      	ldrh	r3, [r3, #0]
    8d52:	4298      	cmp	r0, r3
    8d54:	d017      	beq.n	8d86 <dataTimerHandler+0x9e>
    8d56:	4b2a      	ldr	r3, [pc, #168]	; (8e00 <dataTimerHandler+0x118>)
    8d58:	0a02      	lsrs	r2, r0, #8
    8d5a:	681b      	ldr	r3, [r3, #0]
    8d5c:	0052      	lsls	r2, r2, #1
    8d5e:	691b      	ldr	r3, [r3, #16]
    8d60:	189a      	adds	r2, r3, r2
    8d62:	7854      	ldrb	r4, [r2, #1]
    8d64:	230f      	movs	r3, #15
    8d66:	0021      	movs	r1, r4
    8d68:	469b      	mov	fp, r3
    8d6a:	4399      	bics	r1, r3
    8d6c:	d00b      	beq.n	8d86 <dataTimerHandler+0x9e>
    8d6e:	0921      	lsrs	r1, r4, #4
    8d70:	310f      	adds	r1, #15
    8d72:	4019      	ands	r1, r3
    8d74:	010b      	lsls	r3, r1, #4
    8d76:	469c      	mov	ip, r3
    8d78:	465b      	mov	r3, fp
    8d7a:	4023      	ands	r3, r4
    8d7c:	4664      	mov	r4, ip
    8d7e:	4323      	orrs	r3, r4
    8d80:	7053      	strb	r3, [r2, #1]
    8d82:	2900      	cmp	r1, #0
    8d84:	d028      	beq.n	8dd8 <dataTimerHandler+0xf0>
    8d86:	3501      	adds	r5, #1
    8d88:	7a33      	ldrb	r3, [r6, #8]
    8d8a:	b2ed      	uxtb	r5, r5
    8d8c:	42ab      	cmp	r3, r5
    8d8e:	d8bc      	bhi.n	8d0a <dataTimerHandler+0x22>
    8d90:	4b1f      	ldr	r3, [pc, #124]	; (8e10 <dataTimerHandler+0x128>)
    8d92:	781b      	ldrb	r3, [r3, #0]
    8d94:	2b06      	cmp	r3, #6
    8d96:	d028      	beq.n	8dea <dataTimerHandler+0x102>
    8d98:	4b1e      	ldr	r3, [pc, #120]	; (8e14 <dataTimerHandler+0x12c>)
    8d9a:	4798      	blx	r3
    8d9c:	bc3c      	pop	{r2, r3, r4, r5}
    8d9e:	4690      	mov	r8, r2
    8da0:	4699      	mov	r9, r3
    8da2:	46a2      	mov	sl, r4
    8da4:	46ab      	mov	fp, r5
    8da6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8da8:	0021      	movs	r1, r4
    8daa:	0030      	movs	r0, r6
    8dac:	47c0      	blx	r8
    8dae:	3501      	adds	r5, #1
    8db0:	7a33      	ldrb	r3, [r6, #8]
    8db2:	b2ed      	uxtb	r5, r5
    8db4:	42ab      	cmp	r3, r5
    8db6:	d8a8      	bhi.n	8d0a <dataTimerHandler+0x22>
    8db8:	e7ea      	b.n	8d90 <dataTimerHandler+0xa8>
    8dba:	4652      	mov	r2, sl
    8dbc:	2337      	movs	r3, #55	; 0x37
    8dbe:	6812      	ldr	r2, [r2, #0]
    8dc0:	0021      	movs	r1, r4
    8dc2:	5cd3      	ldrb	r3, [r2, r3]
    8dc4:	0030      	movs	r0, r6
    8dc6:	3301      	adds	r3, #1
    8dc8:	7423      	strb	r3, [r4, #16]
    8dca:	47c8      	blx	r9
    8dcc:	3501      	adds	r5, #1
    8dce:	7a33      	ldrb	r3, [r6, #8]
    8dd0:	b2ed      	uxtb	r5, r5
    8dd2:	42ab      	cmp	r3, r5
    8dd4:	d899      	bhi.n	8d0a <dataTimerHandler+0x22>
    8dd6:	e7db      	b.n	8d90 <dataTimerHandler+0xa8>
    8dd8:	4b0f      	ldr	r3, [pc, #60]	; (8e18 <dataTimerHandler+0x130>)
    8dda:	4798      	blx	r3
    8ddc:	3501      	adds	r5, #1
    8dde:	7a33      	ldrb	r3, [r6, #8]
    8de0:	b2ed      	uxtb	r5, r5
    8de2:	42ab      	cmp	r3, r5
    8de4:	d900      	bls.n	8de8 <dataTimerHandler+0x100>
    8de6:	e790      	b.n	8d0a <dataTimerHandler+0x22>
    8de8:	e7d2      	b.n	8d90 <dataTimerHandler+0xa8>
    8dea:	4b0c      	ldr	r3, [pc, #48]	; (8e1c <dataTimerHandler+0x134>)
    8dec:	4798      	blx	r3
    8dee:	4b0c      	ldr	r3, [pc, #48]	; (8e20 <dataTimerHandler+0x138>)
    8df0:	4798      	blx	r3
    8df2:	4b0c      	ldr	r3, [pc, #48]	; (8e24 <dataTimerHandler+0x13c>)
    8df4:	4798      	blx	r3
    8df6:	e7cf      	b.n	8d98 <dataTimerHandler+0xb0>
    8df8:	20003700 	.word	0x20003700
    8dfc:	00006be5 	.word	0x00006be5
    8e00:	200036f8 	.word	0x200036f8
    8e04:	00006c1d 	.word	0x00006c1d
    8e08:	00006ac9 	.word	0x00006ac9
    8e0c:	20003740 	.word	0x20003740
    8e10:	20000b00 	.word	0x20000b00
    8e14:	0000c1e5 	.word	0x0000c1e5
    8e18:	0000c885 	.word	0x0000c885
    8e1c:	0000c909 	.word	0x0000c909
    8e20:	0000aaa1 	.word	0x0000aaa1
    8e24:	0000b54d 	.word	0x0000b54d

00008e28 <ackReqDataConfcb>:
    8e28:	b5f0      	push	{r4, r5, r6, r7, lr}
    8e2a:	46de      	mov	lr, fp
    8e2c:	464e      	mov	r6, r9
    8e2e:	4645      	mov	r5, r8
    8e30:	4657      	mov	r7, sl
    8e32:	0013      	movs	r3, r2
    8e34:	b5e0      	push	{r5, r6, r7, lr}
    8e36:	b085      	sub	sp, #20
    8e38:	9202      	str	r2, [sp, #8]
    8e3a:	7892      	ldrb	r2, [r2, #2]
    8e3c:	4683      	mov	fp, r0
    8e3e:	0018      	movs	r0, r3
    8e40:	4b41      	ldr	r3, [pc, #260]	; (8f48 <ackReqDataConfcb+0x120>)
    8e42:	9101      	str	r1, [sp, #4]
    8e44:	4690      	mov	r8, r2
    8e46:	4798      	blx	r3
    8e48:	4e40      	ldr	r6, [pc, #256]	; (8f4c <ackReqDataConfcb+0x124>)
    8e4a:	7a33      	ldrb	r3, [r6, #8]
    8e4c:	2b00      	cmp	r3, #0
    8e4e:	d035      	beq.n	8ebc <ackReqDataConfcb+0x94>
    8e50:	4b3f      	ldr	r3, [pc, #252]	; (8f50 <ackReqDataConfcb+0x128>)
    8e52:	2400      	movs	r4, #0
    8e54:	4f3f      	ldr	r7, [pc, #252]	; (8f54 <ackReqDataConfcb+0x12c>)
    8e56:	4699      	mov	r9, r3
    8e58:	e007      	b.n	8e6a <ackReqDataConfcb+0x42>
    8e5a:	0029      	movs	r1, r5
    8e5c:	0030      	movs	r0, r6
    8e5e:	47c8      	blx	r9
    8e60:	3401      	adds	r4, #1
    8e62:	7a33      	ldrb	r3, [r6, #8]
    8e64:	b2e4      	uxtb	r4, r4
    8e66:	42a3      	cmp	r3, r4
    8e68:	d928      	bls.n	8ebc <ackReqDataConfcb+0x94>
    8e6a:	2100      	movs	r1, #0
    8e6c:	0030      	movs	r0, r6
    8e6e:	47b8      	blx	r7
    8e70:	1e05      	subs	r5, r0, #0
    8e72:	d023      	beq.n	8ebc <ackReqDataConfcb+0x94>
    8e74:	2320      	movs	r3, #32
    8e76:	5cc3      	ldrb	r3, [r0, r3]
    8e78:	4543      	cmp	r3, r8
    8e7a:	d1ee      	bne.n	8e5a <ackReqDataConfcb+0x32>
    8e7c:	7c83      	ldrb	r3, [r0, #18]
    8e7e:	469a      	mov	sl, r3
    8e80:	455b      	cmp	r3, fp
    8e82:	d1ea      	bne.n	8e5a <ackReqDataConfcb+0x32>
    8e84:	9b01      	ldr	r3, [sp, #4]
    8e86:	2b00      	cmp	r3, #0
    8e88:	d02d      	beq.n	8ee6 <ackReqDataConfcb+0xbe>
    8e8a:	2b03      	cmp	r3, #3
    8e8c:	d039      	beq.n	8f02 <ackReqDataConfcb+0xda>
    8e8e:	7c6b      	ldrb	r3, [r5, #17]
    8e90:	2b00      	cmp	r3, #0
    8e92:	d01a      	beq.n	8eca <ackReqDataConfcb+0xa2>
    8e94:	3b01      	subs	r3, #1
    8e96:	b2db      	uxtb	r3, r3
    8e98:	746b      	strb	r3, [r5, #17]
    8e9a:	2b00      	cmp	r3, #0
    8e9c:	d115      	bne.n	8eca <ackReqDataConfcb+0xa2>
    8e9e:	68ab      	ldr	r3, [r5, #8]
    8ea0:	2b00      	cmp	r3, #0
    8ea2:	d003      	beq.n	8eac <ackReqDataConfcb+0x84>
    8ea4:	9a02      	ldr	r2, [sp, #8]
    8ea6:	9901      	ldr	r1, [sp, #4]
    8ea8:	4650      	mov	r0, sl
    8eaa:	4798      	blx	r3
    8eac:	4b26      	ldr	r3, [pc, #152]	; (8f48 <ackReqDataConfcb+0x120>)
    8eae:	0028      	movs	r0, r5
    8eb0:	4798      	blx	r3
    8eb2:	3401      	adds	r4, #1
    8eb4:	7a33      	ldrb	r3, [r6, #8]
    8eb6:	b2e4      	uxtb	r4, r4
    8eb8:	42a3      	cmp	r3, r4
    8eba:	d8d6      	bhi.n	8e6a <ackReqDataConfcb+0x42>
    8ebc:	b005      	add	sp, #20
    8ebe:	bc3c      	pop	{r2, r3, r4, r5}
    8ec0:	4690      	mov	r8, r2
    8ec2:	4699      	mov	r9, r3
    8ec4:	46a2      	mov	sl, r4
    8ec6:	46ab      	mov	fp, r5
    8ec8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8eca:	4b23      	ldr	r3, [pc, #140]	; (8f58 <ackReqDataConfcb+0x130>)
    8ecc:	781b      	ldrb	r3, [r3, #0]
    8ece:	2b08      	cmp	r3, #8
    8ed0:	d0e5      	beq.n	8e9e <ackReqDataConfcb+0x76>
    8ed2:	0029      	movs	r1, r5
    8ed4:	0030      	movs	r0, r6
    8ed6:	4b1e      	ldr	r3, [pc, #120]	; (8f50 <ackReqDataConfcb+0x128>)
    8ed8:	4798      	blx	r3
    8eda:	89a9      	ldrh	r1, [r5, #12]
    8edc:	4a1f      	ldr	r2, [pc, #124]	; (8f5c <ackReqDataConfcb+0x134>)
    8ede:	0028      	movs	r0, r5
    8ee0:	4b1f      	ldr	r3, [pc, #124]	; (8f60 <ackReqDataConfcb+0x138>)
    8ee2:	4798      	blx	r3
    8ee4:	e7bc      	b.n	8e60 <ackReqDataConfcb+0x38>
    8ee6:	4b1f      	ldr	r3, [pc, #124]	; (8f64 <ackReqDataConfcb+0x13c>)
    8ee8:	0001      	movs	r1, r0
    8eea:	681a      	ldr	r2, [r3, #0]
    8eec:	2337      	movs	r3, #55	; 0x37
    8eee:	5cd3      	ldrb	r3, [r2, r3]
    8ef0:	3301      	adds	r3, #1
    8ef2:	7403      	strb	r3, [r0, #16]
    8ef4:	2338      	movs	r3, #56	; 0x38
    8ef6:	5cd3      	ldrb	r3, [r2, r3]
    8ef8:	7443      	strb	r3, [r0, #17]
    8efa:	0030      	movs	r0, r6
    8efc:	4b14      	ldr	r3, [pc, #80]	; (8f50 <ackReqDataConfcb+0x128>)
    8efe:	4798      	blx	r3
    8f00:	e7ae      	b.n	8e60 <ackReqDataConfcb+0x38>
    8f02:	8b80      	ldrh	r0, [r0, #28]
    8f04:	33fc      	adds	r3, #252	; 0xfc
    8f06:	4398      	bics	r0, r3
    8f08:	4b17      	ldr	r3, [pc, #92]	; (8f68 <ackReqDataConfcb+0x140>)
    8f0a:	4684      	mov	ip, r0
    8f0c:	881b      	ldrh	r3, [r3, #0]
    8f0e:	4298      	cmp	r0, r3
    8f10:	d0bd      	beq.n	8e8e <ackReqDataConfcb+0x66>
    8f12:	4b14      	ldr	r3, [pc, #80]	; (8f64 <ackReqDataConfcb+0x13c>)
    8f14:	0a02      	lsrs	r2, r0, #8
    8f16:	681b      	ldr	r3, [r3, #0]
    8f18:	0052      	lsls	r2, r2, #1
    8f1a:	691b      	ldr	r3, [r3, #16]
    8f1c:	189a      	adds	r2, r3, r2
    8f1e:	7850      	ldrb	r0, [r2, #1]
    8f20:	230f      	movs	r3, #15
    8f22:	0001      	movs	r1, r0
    8f24:	9203      	str	r2, [sp, #12]
    8f26:	4399      	bics	r1, r3
    8f28:	d0b1      	beq.n	8e8e <ackReqDataConfcb+0x66>
    8f2a:	0901      	lsrs	r1, r0, #4
    8f2c:	310f      	adds	r1, #15
    8f2e:	4019      	ands	r1, r3
    8f30:	010a      	lsls	r2, r1, #4
    8f32:	4003      	ands	r3, r0
    8f34:	4313      	orrs	r3, r2
    8f36:	9a03      	ldr	r2, [sp, #12]
    8f38:	7053      	strb	r3, [r2, #1]
    8f3a:	2900      	cmp	r1, #0
    8f3c:	d1a7      	bne.n	8e8e <ackReqDataConfcb+0x66>
    8f3e:	4660      	mov	r0, ip
    8f40:	4b0a      	ldr	r3, [pc, #40]	; (8f6c <ackReqDataConfcb+0x144>)
    8f42:	4798      	blx	r3
    8f44:	e7a3      	b.n	8e8e <ackReqDataConfcb+0x66>
    8f46:	46c0      	nop			; (mov r8, r8)
    8f48:	00006ac9 	.word	0x00006ac9
    8f4c:	20003700 	.word	0x20003700
    8f50:	00006be5 	.word	0x00006be5
    8f54:	00006c1d 	.word	0x00006c1d
    8f58:	20000b00 	.word	0x20000b00
    8f5c:	00008e29 	.word	0x00008e29
    8f60:	0000a6a1 	.word	0x0000a6a1
    8f64:	200036f8 	.word	0x200036f8
    8f68:	20003740 	.word	0x20003740
    8f6c:	0000c885 	.word	0x0000c885

00008f70 <MiApp_ProtocolInit>:
    8f70:	b570      	push	{r4, r5, r6, lr}
    8f72:	4b25      	ldr	r3, [pc, #148]	; (9008 <MiApp_ProtocolInit+0x98>)
    8f74:	b084      	sub	sp, #16
    8f76:	6018      	str	r0, [r3, #0]
    8f78:	4b24      	ldr	r3, [pc, #144]	; (900c <MiApp_ProtocolInit+0x9c>)
    8f7a:	2501      	movs	r5, #1
    8f7c:	6019      	str	r1, [r3, #0]
    8f7e:	4b24      	ldr	r3, [pc, #144]	; (9010 <MiApp_ProtocolInit+0xa0>)
    8f80:	4798      	blx	r3
    8f82:	2102      	movs	r1, #2
    8f84:	4c23      	ldr	r4, [pc, #140]	; (9014 <MiApp_ProtocolInit+0xa4>)
    8f86:	4b24      	ldr	r3, [pc, #144]	; (9018 <MiApp_ProtocolInit+0xa8>)
    8f88:	aa02      	add	r2, sp, #8
    8f8a:	8023      	strh	r3, [r4, #0]
    8f8c:	7813      	ldrb	r3, [r2, #0]
    8f8e:	2601      	movs	r6, #1
    8f90:	430b      	orrs	r3, r1
    8f92:	2187      	movs	r1, #135	; 0x87
    8f94:	400b      	ands	r3, r1
    8f96:	2140      	movs	r1, #64	; 0x40
    8f98:	430b      	orrs	r3, r1
    8f9a:	21c3      	movs	r1, #195	; 0xc3
    8f9c:	400b      	ands	r3, r1
    8f9e:	43ab      	bics	r3, r5
    8fa0:	7013      	strb	r3, [r2, #0]
    8fa2:	491e      	ldr	r1, [pc, #120]	; (901c <MiApp_ProtocolInit+0xac>)
    8fa4:	9802      	ldr	r0, [sp, #8]
    8fa6:	4b1e      	ldr	r3, [pc, #120]	; (9020 <MiApp_ProtocolInit+0xb0>)
    8fa8:	4798      	blx	r3
    8faa:	4b1e      	ldr	r3, [pc, #120]	; (9024 <MiApp_ProtocolInit+0xb4>)
    8fac:	4798      	blx	r3
    8fae:	466b      	mov	r3, sp
    8fb0:	4276      	negs	r6, r6
    8fb2:	1d98      	adds	r0, r3, #6
    8fb4:	0021      	movs	r1, r4
    8fb6:	4b1c      	ldr	r3, [pc, #112]	; (9028 <MiApp_ProtocolInit+0xb8>)
    8fb8:	8006      	strh	r6, [r0, #0]
    8fba:	4798      	blx	r3
    8fbc:	491b      	ldr	r1, [pc, #108]	; (902c <MiApp_ProtocolInit+0xbc>)
    8fbe:	4b1c      	ldr	r3, [pc, #112]	; (9030 <MiApp_ProtocolInit+0xc0>)
    8fc0:	2000      	movs	r0, #0
    8fc2:	4798      	blx	r3
    8fc4:	4b1b      	ldr	r3, [pc, #108]	; (9034 <MiApp_ProtocolInit+0xc4>)
    8fc6:	4798      	blx	r3
    8fc8:	4b1b      	ldr	r3, [pc, #108]	; (9038 <MiApp_ProtocolInit+0xc8>)
    8fca:	4798      	blx	r3
    8fcc:	4b1b      	ldr	r3, [pc, #108]	; (903c <MiApp_ProtocolInit+0xcc>)
    8fce:	4798      	blx	r3
    8fd0:	4b1b      	ldr	r3, [pc, #108]	; (9040 <MiApp_ProtocolInit+0xd0>)
    8fd2:	4798      	blx	r3
    8fd4:	4b1b      	ldr	r3, [pc, #108]	; (9044 <MiApp_ProtocolInit+0xd4>)
    8fd6:	4c1c      	ldr	r4, [pc, #112]	; (9048 <MiApp_ProtocolInit+0xd8>)
    8fd8:	701d      	strb	r5, [r3, #0]
    8fda:	4b1c      	ldr	r3, [pc, #112]	; (904c <MiApp_ProtocolInit+0xdc>)
    8fdc:	481c      	ldr	r0, [pc, #112]	; (9050 <MiApp_ProtocolInit+0xe0>)
    8fde:	801e      	strh	r6, [r3, #0]
    8fe0:	47a0      	blx	r4
    8fe2:	481c      	ldr	r0, [pc, #112]	; (9054 <MiApp_ProtocolInit+0xe4>)
    8fe4:	47a0      	blx	r4
    8fe6:	481c      	ldr	r0, [pc, #112]	; (9058 <MiApp_ProtocolInit+0xe8>)
    8fe8:	47a0      	blx	r4
    8fea:	481c      	ldr	r0, [pc, #112]	; (905c <MiApp_ProtocolInit+0xec>)
    8fec:	47a0      	blx	r4
    8fee:	23fa      	movs	r3, #250	; 0xfa
    8ff0:	481b      	ldr	r0, [pc, #108]	; (9060 <MiApp_ProtocolInit+0xf0>)
    8ff2:	009b      	lsls	r3, r3, #2
    8ff4:	6083      	str	r3, [r0, #8]
    8ff6:	4b1b      	ldr	r3, [pc, #108]	; (9064 <MiApp_ProtocolInit+0xf4>)
    8ff8:	7305      	strb	r5, [r0, #12]
    8ffa:	6103      	str	r3, [r0, #16]
    8ffc:	4b1a      	ldr	r3, [pc, #104]	; (9068 <MiApp_ProtocolInit+0xf8>)
    8ffe:	4798      	blx	r3
    9000:	2001      	movs	r0, #1
    9002:	b004      	add	sp, #16
    9004:	bd70      	pop	{r4, r5, r6, pc}
    9006:	46c0      	nop			; (mov r8, r8)
    9008:	200036f8 	.word	0x200036f8
    900c:	200036fc 	.word	0x200036fc
    9010:	00006ca5 	.word	0x00006ca5
    9014:	2000372c 	.word	0x2000372c
    9018:	00001234 	.word	0x00001234
    901c:	2000014c 	.word	0x2000014c
    9020:	00005bcd 	.word	0x00005bcd
    9024:	00006659 	.word	0x00006659
    9028:	00005b6d 	.word	0x00005b6d
    902c:	2000370c 	.word	0x2000370c
    9030:	00005ba5 	.word	0x00005ba5
    9034:	0000c031 	.word	0x0000c031
    9038:	0000c405 	.word	0x0000c405
    903c:	0000c091 	.word	0x0000c091
    9040:	0000aa71 	.word	0x0000aa71
    9044:	20000b00 	.word	0x20000b00
    9048:	00006bd9 	.word	0x00006bd9
    904c:	20003740 	.word	0x20003740
    9050:	20003700 	.word	0x20003700
    9054:	200036e0 	.word	0x200036e0
    9058:	200036ec 	.word	0x200036ec
    905c:	20003734 	.word	0x20003734
    9060:	20000b04 	.word	0x20000b04
    9064:	00008ce9 	.word	0x00008ce9
    9068:	00006d4d 	.word	0x00006d4d

0000906c <MiApp_Set>:
    906c:	b530      	push	{r4, r5, lr}
    906e:	000c      	movs	r4, r1
    9070:	b083      	sub	sp, #12
    9072:	2802      	cmp	r0, #2
    9074:	d020      	beq.n	90b8 <MiApp_Set+0x4c>
    9076:	d912      	bls.n	909e <MiApp_Set+0x32>
    9078:	2880      	cmp	r0, #128	; 0x80
    907a:	d009      	beq.n	9090 <MiApp_Set+0x24>
    907c:	2881      	cmp	r0, #129	; 0x81
    907e:	d119      	bne.n	90b4 <MiApp_Set+0x48>
    9080:	780b      	ldrb	r3, [r1, #0]
    9082:	2001      	movs	r0, #1
    9084:	1e5a      	subs	r2, r3, #1
    9086:	4193      	sbcs	r3, r2
    9088:	4a13      	ldr	r2, [pc, #76]	; (90d8 <MiApp_Set+0x6c>)
    908a:	7013      	strb	r3, [r2, #0]
    908c:	b003      	add	sp, #12
    908e:	bd30      	pop	{r4, r5, pc}
    9090:	780b      	ldrb	r3, [r1, #0]
    9092:	2001      	movs	r0, #1
    9094:	1e5a      	subs	r2, r3, #1
    9096:	4193      	sbcs	r3, r2
    9098:	4a10      	ldr	r2, [pc, #64]	; (90dc <MiApp_Set+0x70>)
    909a:	7013      	strb	r3, [r2, #0]
    909c:	e7f6      	b.n	908c <MiApp_Set+0x20>
    909e:	2800      	cmp	r0, #0
    90a0:	d108      	bne.n	90b4 <MiApp_Set+0x48>
    90a2:	2000      	movs	r0, #0
    90a4:	4b0e      	ldr	r3, [pc, #56]	; (90e0 <MiApp_Set+0x74>)
    90a6:	4798      	blx	r3
    90a8:	2800      	cmp	r0, #0
    90aa:	d0ef      	beq.n	908c <MiApp_Set+0x20>
    90ac:	7822      	ldrb	r2, [r4, #0]
    90ae:	4b0d      	ldr	r3, [pc, #52]	; (90e4 <MiApp_Set+0x78>)
    90b0:	701a      	strb	r2, [r3, #0]
    90b2:	e7eb      	b.n	908c <MiApp_Set+0x20>
    90b4:	2000      	movs	r0, #0
    90b6:	e7e9      	b.n	908c <MiApp_Set+0x20>
    90b8:	780b      	ldrb	r3, [r1, #0]
    90ba:	ad01      	add	r5, sp, #4
    90bc:	702b      	strb	r3, [r5, #0]
    90be:	784b      	ldrb	r3, [r1, #1]
    90c0:	0028      	movs	r0, r5
    90c2:	706b      	strb	r3, [r5, #1]
    90c4:	4908      	ldr	r1, [pc, #32]	; (90e8 <MiApp_Set+0x7c>)
    90c6:	4b09      	ldr	r3, [pc, #36]	; (90ec <MiApp_Set+0x80>)
    90c8:	4798      	blx	r3
    90ca:	2800      	cmp	r0, #0
    90cc:	d0de      	beq.n	908c <MiApp_Set+0x20>
    90ce:	882a      	ldrh	r2, [r5, #0]
    90d0:	4b07      	ldr	r3, [pc, #28]	; (90f0 <MiApp_Set+0x84>)
    90d2:	801a      	strh	r2, [r3, #0]
    90d4:	e7da      	b.n	908c <MiApp_Set+0x20>
    90d6:	46c0      	nop			; (mov r8, r8)
    90d8:	20000b20 	.word	0x20000b20
    90dc:	20000149 	.word	0x20000149
    90e0:	00005ba5 	.word	0x00005ba5
    90e4:	2000370c 	.word	0x2000370c
    90e8:	2000372c 	.word	0x2000372c
    90ec:	00005b6d 	.word	0x00005b6d
    90f0:	20003740 	.word	0x20003740

000090f4 <MeshTasks>:
    90f4:	b530      	push	{r4, r5, lr}
    90f6:	4b18      	ldr	r3, [pc, #96]	; (9158 <MeshTasks+0x64>)
    90f8:	b085      	sub	sp, #20
    90fa:	4798      	blx	r3
    90fc:	4817      	ldr	r0, [pc, #92]	; (915c <MeshTasks+0x68>)
    90fe:	7a03      	ldrb	r3, [r0, #8]
    9100:	2b00      	cmp	r3, #0
    9102:	d003      	beq.n	910c <MeshTasks+0x18>
    9104:	4c16      	ldr	r4, [pc, #88]	; (9160 <MeshTasks+0x6c>)
    9106:	7823      	ldrb	r3, [r4, #0]
    9108:	2b00      	cmp	r3, #0
    910a:	d10c      	bne.n	9126 <MeshTasks+0x32>
    910c:	4b15      	ldr	r3, [pc, #84]	; (9164 <MeshTasks+0x70>)
    910e:	4798      	blx	r3
    9110:	2800      	cmp	r0, #0
    9112:	d004      	beq.n	911e <MeshTasks+0x2a>
    9114:	4b14      	ldr	r3, [pc, #80]	; (9168 <MeshTasks+0x74>)
    9116:	4815      	ldr	r0, [pc, #84]	; (916c <MeshTasks+0x78>)
    9118:	4798      	blx	r3
    911a:	4b15      	ldr	r3, [pc, #84]	; (9170 <MeshTasks+0x7c>)
    911c:	4798      	blx	r3
    911e:	4b15      	ldr	r3, [pc, #84]	; (9174 <MeshTasks+0x80>)
    9120:	4798      	blx	r3
    9122:	b005      	add	sp, #20
    9124:	bd30      	pop	{r4, r5, pc}
    9126:	2100      	movs	r1, #0
    9128:	4b13      	ldr	r3, [pc, #76]	; (9178 <MeshTasks+0x84>)
    912a:	4798      	blx	r3
    912c:	1e02      	subs	r2, r0, #0
    912e:	d0ed      	beq.n	910c <MeshTasks+0x18>
    9130:	4b12      	ldr	r3, [pc, #72]	; (917c <MeshTasks+0x88>)
    9132:	4913      	ldr	r1, [pc, #76]	; (9180 <MeshTasks+0x8c>)
    9134:	6018      	str	r0, [r3, #0]
    9136:	6943      	ldr	r3, [r0, #20]
    9138:	9102      	str	r1, [sp, #8]
    913a:	2125      	movs	r1, #37	; 0x25
    913c:	5c41      	ldrb	r1, [r0, r1]
    913e:	4d11      	ldr	r5, [pc, #68]	; (9184 <MeshTasks+0x90>)
    9140:	9101      	str	r1, [sp, #4]
    9142:	2124      	movs	r1, #36	; 0x24
    9144:	5c41      	ldrb	r1, [r0, r1]
    9146:	9100      	str	r1, [sp, #0]
    9148:	69d1      	ldr	r1, [r2, #28]
    914a:	6980      	ldr	r0, [r0, #24]
    914c:	6a12      	ldr	r2, [r2, #32]
    914e:	47a8      	blx	r5
    9150:	2300      	movs	r3, #0
    9152:	7023      	strb	r3, [r4, #0]
    9154:	e7da      	b.n	910c <MeshTasks+0x18>
    9156:	46c0      	nop			; (mov r8, r8)
    9158:	00006291 	.word	0x00006291
    915c:	20003734 	.word	0x20003734
    9160:	20000148 	.word	0x20000148
    9164:	00005eb5 	.word	0x00005eb5
    9168:	0000acd9 	.word	0x0000acd9
    916c:	20003718 	.word	0x20003718
    9170:	00005e99 	.word	0x00005e99
    9174:	00006d6d 	.word	0x00006d6d
    9178:	00006c1d 	.word	0x00006c1d
    917c:	20003710 	.word	0x20003710
    9180:	00008c61 	.word	0x00008c61
    9184:	00005c39 	.word	0x00005c39

00009188 <MiApp_SendData>:
    9188:	b5f0      	push	{r4, r5, r6, r7, lr}
    918a:	4657      	mov	r7, sl
    918c:	464e      	mov	r6, r9
    918e:	4645      	mov	r5, r8
    9190:	46de      	mov	lr, fp
    9192:	b5e0      	push	{r5, r6, r7, lr}
    9194:	b083      	sub	sp, #12
    9196:	001e      	movs	r6, r3
    9198:	ab0c      	add	r3, sp, #48	; 0x30
    919a:	781f      	ldrb	r7, [r3, #0]
    919c:	ab0d      	add	r3, sp, #52	; 0x34
    919e:	781c      	ldrb	r4, [r3, #0]
    91a0:	4b6b      	ldr	r3, [pc, #428]	; (9350 <MiApp_SendData+0x1c8>)
    91a2:	0015      	movs	r5, r2
    91a4:	781b      	ldrb	r3, [r3, #0]
    91a6:	3b06      	subs	r3, #6
    91a8:	2b01      	cmp	r3, #1
    91aa:	d907      	bls.n	91bc <MiApp_SendData+0x34>
    91ac:	2000      	movs	r0, #0
    91ae:	b003      	add	sp, #12
    91b0:	bc3c      	pop	{r2, r3, r4, r5}
    91b2:	4690      	mov	r8, r2
    91b4:	4699      	mov	r9, r3
    91b6:	46a2      	mov	sl, r4
    91b8:	46ab      	mov	fp, r5
    91ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
    91bc:	2802      	cmp	r0, #2
    91be:	d1f5      	bne.n	91ac <MiApp_SendData+0x24>
    91c0:	23ff      	movs	r3, #255	; 0xff
    91c2:	469a      	mov	sl, r3
    91c4:	784b      	ldrb	r3, [r1, #1]
    91c6:	780a      	ldrb	r2, [r1, #0]
    91c8:	021b      	lsls	r3, r3, #8
    91ca:	431a      	orrs	r2, r3
    91cc:	4b61      	ldr	r3, [pc, #388]	; (9354 <MiApp_SendData+0x1cc>)
    91ce:	308e      	adds	r0, #142	; 0x8e
    91d0:	4691      	mov	r9, r2
    91d2:	469b      	mov	fp, r3
    91d4:	4798      	blx	r3
    91d6:	4680      	mov	r8, r0
    91d8:	2800      	cmp	r0, #0
    91da:	d0e7      	beq.n	91ac <MiApp_SendData+0x24>
    91dc:	2203      	movs	r2, #3
    91de:	7e43      	ldrb	r3, [r0, #25]
    91e0:	2110      	movs	r1, #16
    91e2:	4393      	bics	r3, r2
    91e4:	7643      	strb	r3, [r0, #25]
    91e6:	466a      	mov	r2, sp
    91e8:	464b      	mov	r3, r9
    91ea:	80d3      	strh	r3, [r2, #6]
    91ec:	88d3      	ldrh	r3, [r2, #6]
    91ee:	4699      	mov	r9, r3
    91f0:	464a      	mov	r2, r9
    91f2:	8382      	strh	r2, [r0, #28]
    91f4:	2201      	movs	r2, #1
    91f6:	4b58      	ldr	r3, [pc, #352]	; (9358 <MiApp_SendData+0x1d0>)
    91f8:	4022      	ands	r2, r4
    91fa:	881b      	ldrh	r3, [r3, #0]
    91fc:	0112      	lsls	r2, r2, #4
    91fe:	83c3      	strh	r3, [r0, #30]
    9200:	7e43      	ldrb	r3, [r0, #25]
    9202:	438b      	bics	r3, r1
    9204:	4313      	orrs	r3, r2
    9206:	2238      	movs	r2, #56	; 0x38
    9208:	7643      	strb	r3, [r0, #25]
    920a:	5485      	strb	r5, [r0, r2]
    920c:	7487      	strb	r7, [r0, #18]
    920e:	2700      	movs	r7, #0
    9210:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    9212:	74c7      	strb	r7, [r0, #19]
    9214:	6082      	str	r2, [r0, #8]
    9216:	7507      	strb	r7, [r0, #20]
    9218:	002a      	movs	r2, r5
    921a:	0031      	movs	r1, r6
    921c:	3039      	adds	r0, #57	; 0x39
    921e:	4d4f      	ldr	r5, [pc, #316]	; (935c <MiApp_SendData+0x1d4>)
    9220:	47a8      	blx	r5
    9222:	4b4f      	ldr	r3, [pc, #316]	; (9360 <MiApp_SendData+0x1d8>)
    9224:	4599      	cmp	r9, r3
    9226:	d821      	bhi.n	926c <MiApp_SendData+0xe4>
    9228:	4653      	mov	r3, sl
    922a:	464a      	mov	r2, r9
    922c:	4213      	tst	r3, r2
    922e:	d031      	beq.n	9294 <MiApp_SendData+0x10c>
    9230:	4648      	mov	r0, r9
    9232:	4652      	mov	r2, sl
    9234:	4b48      	ldr	r3, [pc, #288]	; (9358 <MiApp_SendData+0x1d0>)
    9236:	4390      	bics	r0, r2
    9238:	881b      	ldrh	r3, [r3, #0]
    923a:	4298      	cmp	r0, r3
    923c:	d043      	beq.n	92c6 <MiApp_SendData+0x13e>
    923e:	4b49      	ldr	r3, [pc, #292]	; (9364 <MiApp_SendData+0x1dc>)
    9240:	4798      	blx	r3
    9242:	4643      	mov	r3, r8
    9244:	8198      	strh	r0, [r3, #12]
    9246:	4b48      	ldr	r3, [pc, #288]	; (9368 <MiApp_SendData+0x1e0>)
    9248:	4298      	cmp	r0, r3
    924a:	d070      	beq.n	932e <MiApp_SendData+0x1a6>
    924c:	2c00      	cmp	r4, #0
    924e:	d125      	bne.n	929c <MiApp_SendData+0x114>
    9250:	4643      	mov	r3, r8
    9252:	4641      	mov	r1, r8
    9254:	745c      	strb	r4, [r3, #17]
    9256:	4845      	ldr	r0, [pc, #276]	; (936c <MiApp_SendData+0x1e4>)
    9258:	4b45      	ldr	r3, [pc, #276]	; (9370 <MiApp_SendData+0x1e8>)
    925a:	4798      	blx	r3
    925c:	4643      	mov	r3, r8
    925e:	4a45      	ldr	r2, [pc, #276]	; (9374 <MiApp_SendData+0x1ec>)
    9260:	8999      	ldrh	r1, [r3, #12]
    9262:	4640      	mov	r0, r8
    9264:	4b44      	ldr	r3, [pc, #272]	; (9378 <MiApp_SendData+0x1f0>)
    9266:	4798      	blx	r3
    9268:	2001      	movs	r0, #1
    926a:	e7a0      	b.n	91ae <MiApp_SendData+0x26>
    926c:	4643      	mov	r3, r8
    926e:	2210      	movs	r2, #16
    9270:	7e5b      	ldrb	r3, [r3, #25]
    9272:	4641      	mov	r1, r8
    9274:	4393      	bics	r3, r2
    9276:	4642      	mov	r2, r8
    9278:	483c      	ldr	r0, [pc, #240]	; (936c <MiApp_SendData+0x1e4>)
    927a:	7653      	strb	r3, [r2, #25]
    927c:	4c3c      	ldr	r4, [pc, #240]	; (9370 <MiApp_SendData+0x1e8>)
    927e:	47a0      	blx	r4
    9280:	4b39      	ldr	r3, [pc, #228]	; (9368 <MiApp_SendData+0x1e0>)
    9282:	4599      	cmp	r9, r3
    9284:	d034      	beq.n	92f0 <MiApp_SendData+0x168>
    9286:	4a3b      	ldr	r2, [pc, #236]	; (9374 <MiApp_SendData+0x1ec>)
    9288:	4937      	ldr	r1, [pc, #220]	; (9368 <MiApp_SendData+0x1e0>)
    928a:	4640      	mov	r0, r8
    928c:	4b3a      	ldr	r3, [pc, #232]	; (9378 <MiApp_SendData+0x1f0>)
    928e:	4798      	blx	r3
    9290:	2001      	movs	r0, #1
    9292:	e78c      	b.n	91ae <MiApp_SendData+0x26>
    9294:	4648      	mov	r0, r9
    9296:	4653      	mov	r3, sl
    9298:	4398      	bics	r0, r3
    929a:	e7d0      	b.n	923e <MiApp_SendData+0xb6>
    929c:	4b37      	ldr	r3, [pc, #220]	; (937c <MiApp_SendData+0x1f4>)
    929e:	4641      	mov	r1, r8
    92a0:	681a      	ldr	r2, [r3, #0]
    92a2:	2337      	movs	r3, #55	; 0x37
    92a4:	5cd3      	ldrb	r3, [r2, r3]
    92a6:	4836      	ldr	r0, [pc, #216]	; (9380 <MiApp_SendData+0x1f8>)
    92a8:	3301      	adds	r3, #1
    92aa:	740b      	strb	r3, [r1, #16]
    92ac:	2338      	movs	r3, #56	; 0x38
    92ae:	5cd3      	ldrb	r3, [r2, r3]
    92b0:	744b      	strb	r3, [r1, #17]
    92b2:	4b2f      	ldr	r3, [pc, #188]	; (9370 <MiApp_SendData+0x1e8>)
    92b4:	4798      	blx	r3
    92b6:	4643      	mov	r3, r8
    92b8:	4a32      	ldr	r2, [pc, #200]	; (9384 <MiApp_SendData+0x1fc>)
    92ba:	8999      	ldrh	r1, [r3, #12]
    92bc:	4640      	mov	r0, r8
    92be:	4b2e      	ldr	r3, [pc, #184]	; (9378 <MiApp_SendData+0x1f0>)
    92c0:	4798      	blx	r3
    92c2:	0020      	movs	r0, r4
    92c4:	e773      	b.n	91ae <MiApp_SendData+0x26>
    92c6:	4643      	mov	r3, r8
    92c8:	464a      	mov	r2, r9
    92ca:	819a      	strh	r2, [r3, #12]
    92cc:	464b      	mov	r3, r9
    92ce:	061b      	lsls	r3, r3, #24
    92d0:	d4bc      	bmi.n	924c <MiApp_SendData+0xc4>
    92d2:	4b2a      	ldr	r3, [pc, #168]	; (937c <MiApp_SendData+0x1f4>)
    92d4:	4641      	mov	r1, r8
    92d6:	681a      	ldr	r2, [r3, #0]
    92d8:	2327      	movs	r3, #39	; 0x27
    92da:	5cd3      	ldrb	r3, [r2, r3]
    92dc:	482a      	ldr	r0, [pc, #168]	; (9388 <MiApp_SendData+0x200>)
    92de:	3301      	adds	r3, #1
    92e0:	740b      	strb	r3, [r1, #16]
    92e2:	2338      	movs	r3, #56	; 0x38
    92e4:	5cd3      	ldrb	r3, [r2, r3]
    92e6:	744b      	strb	r3, [r1, #17]
    92e8:	4b21      	ldr	r3, [pc, #132]	; (9370 <MiApp_SendData+0x1e8>)
    92ea:	4798      	blx	r3
    92ec:	2001      	movs	r0, #1
    92ee:	e75e      	b.n	91ae <MiApp_SendData+0x26>
    92f0:	4b26      	ldr	r3, [pc, #152]	; (938c <MiApp_SendData+0x204>)
    92f2:	4798      	blx	r3
    92f4:	2800      	cmp	r0, #0
    92f6:	d0c6      	beq.n	9286 <MiApp_SendData+0xfe>
    92f8:	4b25      	ldr	r3, [pc, #148]	; (9390 <MiApp_SendData+0x208>)
    92fa:	4798      	blx	r3
    92fc:	2832      	cmp	r0, #50	; 0x32
    92fe:	d9c2      	bls.n	9286 <MiApp_SendData+0xfe>
    9300:	2090      	movs	r0, #144	; 0x90
    9302:	47d8      	blx	fp
    9304:	0006      	movs	r6, r0
    9306:	42b8      	cmp	r0, r7
    9308:	d0bd      	beq.n	9286 <MiApp_SendData+0xfe>
    930a:	4641      	mov	r1, r8
    930c:	2290      	movs	r2, #144	; 0x90
    930e:	47a8      	blx	r5
    9310:	4b1a      	ldr	r3, [pc, #104]	; (937c <MiApp_SendData+0x1f4>)
    9312:	0031      	movs	r1, r6
    9314:	681a      	ldr	r2, [r3, #0]
    9316:	2327      	movs	r3, #39	; 0x27
    9318:	5cd3      	ldrb	r3, [r2, r3]
    931a:	2201      	movs	r2, #1
    931c:	3301      	adds	r3, #1
    931e:	7433      	strb	r3, [r6, #16]
    9320:	4643      	mov	r3, r8
    9322:	7477      	strb	r7, [r6, #17]
    9324:	4818      	ldr	r0, [pc, #96]	; (9388 <MiApp_SendData+0x200>)
    9326:	751a      	strb	r2, [r3, #20]
    9328:	60b7      	str	r7, [r6, #8]
    932a:	47a0      	blx	r4
    932c:	e7ab      	b.n	9286 <MiApp_SendData+0xfe>
    932e:	4b19      	ldr	r3, [pc, #100]	; (9394 <MiApp_SendData+0x20c>)
    9330:	4648      	mov	r0, r9
    9332:	4798      	blx	r3
    9334:	4b11      	ldr	r3, [pc, #68]	; (937c <MiApp_SendData+0x1f4>)
    9336:	4818      	ldr	r0, [pc, #96]	; (9398 <MiApp_SendData+0x210>)
    9338:	681a      	ldr	r2, [r3, #0]
    933a:	2326      	movs	r3, #38	; 0x26
    933c:	5cd3      	ldrb	r3, [r2, r3]
    933e:	4642      	mov	r2, r8
    9340:	3301      	adds	r3, #1
    9342:	7413      	strb	r3, [r2, #16]
    9344:	4641      	mov	r1, r8
    9346:	4b0a      	ldr	r3, [pc, #40]	; (9370 <MiApp_SendData+0x1e8>)
    9348:	4798      	blx	r3
    934a:	2001      	movs	r0, #1
    934c:	e72f      	b.n	91ae <MiApp_SendData+0x26>
    934e:	46c0      	nop			; (mov r8, r8)
    9350:	20000b00 	.word	0x20000b00
    9354:	00006a79 	.word	0x00006a79
    9358:	20003740 	.word	0x20003740
    935c:	0000e9e7 	.word	0x0000e9e7
    9360:	0000fffc 	.word	0x0000fffc
    9364:	0000c8e1 	.word	0x0000c8e1
    9368:	0000ffff 	.word	0x0000ffff
    936c:	200036e0 	.word	0x200036e0
    9370:	00006be5 	.word	0x00006be5
    9374:	00008c91 	.word	0x00008c91
    9378:	0000a6a1 	.word	0x0000a6a1
    937c:	200036f8 	.word	0x200036f8
    9380:	20003700 	.word	0x20003700
    9384:	00008e29 	.word	0x00008e29
    9388:	200036ec 	.word	0x200036ec
    938c:	0000c355 	.word	0x0000c355
    9390:	00006b05 	.word	0x00006b05
    9394:	0000cae9 	.word	0x0000cae9
    9398:	2000377c 	.word	0x2000377c

0000939c <MiApp_Get>:
    939c:	2801      	cmp	r0, #1
    939e:	d012      	beq.n	93c6 <MiApp_Get+0x2a>
    93a0:	2800      	cmp	r0, #0
    93a2:	d00b      	beq.n	93bc <MiApp_Get+0x20>
    93a4:	2802      	cmp	r0, #2
    93a6:	d107      	bne.n	93b8 <MiApp_Get+0x1c>
    93a8:	4b08      	ldr	r3, [pc, #32]	; (93cc <MiApp_Get+0x30>)
    93aa:	881a      	ldrh	r2, [r3, #0]
    93ac:	2001      	movs	r0, #1
    93ae:	700a      	strb	r2, [r1, #0]
    93b0:	881b      	ldrh	r3, [r3, #0]
    93b2:	0a1b      	lsrs	r3, r3, #8
    93b4:	704b      	strb	r3, [r1, #1]
    93b6:	e000      	b.n	93ba <MiApp_Get+0x1e>
    93b8:	2000      	movs	r0, #0
    93ba:	4770      	bx	lr
    93bc:	4b04      	ldr	r3, [pc, #16]	; (93d0 <MiApp_Get+0x34>)
    93be:	2001      	movs	r0, #1
    93c0:	781b      	ldrb	r3, [r3, #0]
    93c2:	700b      	strb	r3, [r1, #0]
    93c4:	e7f9      	b.n	93ba <MiApp_Get+0x1e>
    93c6:	4b03      	ldr	r3, [pc, #12]	; (93d4 <MiApp_Get+0x38>)
    93c8:	e7ef      	b.n	93aa <MiApp_Get+0xe>
    93ca:	46c0      	nop			; (mov r8, r8)
    93cc:	20003740 	.word	0x20003740
    93d0:	2000370c 	.word	0x2000370c
    93d4:	2000372c 	.word	0x2000372c

000093d8 <bloomFilterAddressCheck>:
    93d8:	b5f0      	push	{r4, r5, r6, r7, lr}
    93da:	464e      	mov	r6, r9
    93dc:	46de      	mov	lr, fp
    93de:	4657      	mov	r7, sl
    93e0:	4645      	mov	r5, r8
    93e2:	b5e0      	push	{r5, r6, r7, lr}
    93e4:	4bf5      	ldr	r3, [pc, #980]	; (97bc <bloomFilterAddressCheck+0x3e4>)
    93e6:	b087      	sub	sp, #28
    93e8:	781b      	ldrb	r3, [r3, #0]
    93ea:	9003      	str	r0, [sp, #12]
    93ec:	000e      	movs	r6, r1
    93ee:	9300      	str	r3, [sp, #0]
    93f0:	2b00      	cmp	r3, #0
    93f2:	d001      	beq.n	93f8 <bloomFilterAddressCheck+0x20>
    93f4:	f000 fe65 	bl	a0c2 <bloomFilterAddressCheck+0xcea>
    93f8:	7811      	ldrb	r1, [r2, #0]
    93fa:	020b      	lsls	r3, r1, #8
    93fc:	0249      	lsls	r1, r1, #9
    93fe:	b209      	sxth	r1, r1
    9400:	b218      	sxth	r0, r3
    9402:	468c      	mov	ip, r1
    9404:	4680      	mov	r8, r0
    9406:	4660      	mov	r0, ip
    9408:	4644      	mov	r4, r8
    940a:	49ed      	ldr	r1, [pc, #948]	; (97c0 <bloomFilterAddressCheck+0x3e8>)
    940c:	005b      	lsls	r3, r3, #1
    940e:	4041      	eors	r1, r0
    9410:	b29b      	uxth	r3, r3
    9412:	b289      	uxth	r1, r1
    9414:	9304      	str	r3, [sp, #16]
    9416:	1c18      	adds	r0, r3, #0
    9418:	2c00      	cmp	r4, #0
    941a:	da01      	bge.n	9420 <bloomFilterAddressCheck+0x48>
    941c:	f000 fe5b 	bl	a0d6 <bloomFilterAddressCheck+0xcfe>
    9420:	b284      	uxth	r4, r0
    9422:	49e7      	ldr	r1, [pc, #924]	; (97c0 <bloomFilterAddressCheck+0x3e8>)
    9424:	0064      	lsls	r4, r4, #1
    9426:	4061      	eors	r1, r4
    9428:	b209      	sxth	r1, r1
    942a:	b289      	uxth	r1, r1
    942c:	0044      	lsls	r4, r0, #1
    942e:	0403      	lsls	r3, r0, #16
    9430:	d501      	bpl.n	9436 <bloomFilterAddressCheck+0x5e>
    9432:	f000 fe53 	bl	a0dc <bloomFilterAddressCheck+0xd04>
    9436:	b2a0      	uxth	r0, r4
    9438:	49e1      	ldr	r1, [pc, #900]	; (97c0 <bloomFilterAddressCheck+0x3e8>)
    943a:	0040      	lsls	r0, r0, #1
    943c:	4041      	eors	r1, r0
    943e:	b289      	uxth	r1, r1
    9440:	0060      	lsls	r0, r4, #1
    9442:	0423      	lsls	r3, r4, #16
    9444:	d501      	bpl.n	944a <bloomFilterAddressCheck+0x72>
    9446:	f000 fe54 	bl	a0f2 <bloomFilterAddressCheck+0xd1a>
    944a:	b284      	uxth	r4, r0
    944c:	49dc      	ldr	r1, [pc, #880]	; (97c0 <bloomFilterAddressCheck+0x3e8>)
    944e:	0064      	lsls	r4, r4, #1
    9450:	4061      	eors	r1, r4
    9452:	b289      	uxth	r1, r1
    9454:	0044      	lsls	r4, r0, #1
    9456:	0403      	lsls	r3, r0, #16
    9458:	d501      	bpl.n	945e <bloomFilterAddressCheck+0x86>
    945a:	f000 fe55 	bl	a108 <bloomFilterAddressCheck+0xd30>
    945e:	b2a0      	uxth	r0, r4
    9460:	49d7      	ldr	r1, [pc, #860]	; (97c0 <bloomFilterAddressCheck+0x3e8>)
    9462:	0040      	lsls	r0, r0, #1
    9464:	4041      	eors	r1, r0
    9466:	b289      	uxth	r1, r1
    9468:	0060      	lsls	r0, r4, #1
    946a:	0423      	lsls	r3, r4, #16
    946c:	d501      	bpl.n	9472 <bloomFilterAddressCheck+0x9a>
    946e:	f000 fe56 	bl	a11e <bloomFilterAddressCheck+0xd46>
    9472:	b284      	uxth	r4, r0
    9474:	49d2      	ldr	r1, [pc, #840]	; (97c0 <bloomFilterAddressCheck+0x3e8>)
    9476:	0064      	lsls	r4, r4, #1
    9478:	4061      	eors	r1, r4
    947a:	b289      	uxth	r1, r1
    947c:	0044      	lsls	r4, r0, #1
    947e:	0403      	lsls	r3, r0, #16
    9480:	d501      	bpl.n	9486 <bloomFilterAddressCheck+0xae>
    9482:	f000 fe57 	bl	a134 <bloomFilterAddressCheck+0xd5c>
    9486:	b2a0      	uxth	r0, r4
    9488:	49cd      	ldr	r1, [pc, #820]	; (97c0 <bloomFilterAddressCheck+0x3e8>)
    948a:	0040      	lsls	r0, r0, #1
    948c:	4041      	eors	r1, r0
    948e:	b289      	uxth	r1, r1
    9490:	0060      	lsls	r0, r4, #1
    9492:	0423      	lsls	r3, r4, #16
    9494:	d501      	bpl.n	949a <bloomFilterAddressCheck+0xc2>
    9496:	f000 fe58 	bl	a14a <bloomFilterAddressCheck+0xd72>
    949a:	b284      	uxth	r4, r0
    949c:	49c8      	ldr	r1, [pc, #800]	; (97c0 <bloomFilterAddressCheck+0x3e8>)
    949e:	0064      	lsls	r4, r4, #1
    94a0:	4061      	eors	r1, r4
    94a2:	2401      	movs	r4, #1
    94a4:	5714      	ldrsb	r4, [r2, r4]
    94a6:	b289      	uxth	r1, r1
    94a8:	0224      	lsls	r4, r4, #8
    94aa:	0045      	lsls	r5, r0, #1
    94ac:	0403      	lsls	r3, r0, #16
    94ae:	d501      	bpl.n	94b4 <bloomFilterAddressCheck+0xdc>
    94b0:	f000 fe4e 	bl	a150 <bloomFilterAddressCheck+0xd78>
    94b4:	4065      	eors	r5, r4
    94b6:	b22d      	sxth	r5, r5
    94b8:	b2a9      	uxth	r1, r5
    94ba:	48c1      	ldr	r0, [pc, #772]	; (97c0 <bloomFilterAddressCheck+0x3e8>)
    94bc:	0049      	lsls	r1, r1, #1
    94be:	4048      	eors	r0, r1
    94c0:	b280      	uxth	r0, r0
    94c2:	2d00      	cmp	r5, #0
    94c4:	da01      	bge.n	94ca <bloomFilterAddressCheck+0xf2>
    94c6:	f000 fe46 	bl	a156 <bloomFilterAddressCheck+0xd7e>
    94ca:	48bd      	ldr	r0, [pc, #756]	; (97c0 <bloomFilterAddressCheck+0x3e8>)
    94cc:	b28d      	uxth	r5, r1
    94ce:	006d      	lsls	r5, r5, #1
    94d0:	4045      	eors	r5, r0
    94d2:	b2ad      	uxth	r5, r5
    94d4:	0048      	lsls	r0, r1, #1
    94d6:	040b      	lsls	r3, r1, #16
    94d8:	d501      	bpl.n	94de <bloomFilterAddressCheck+0x106>
    94da:	f000 fe47 	bl	a16c <bloomFilterAddressCheck+0xd94>
    94de:	b285      	uxth	r5, r0
    94e0:	49b7      	ldr	r1, [pc, #732]	; (97c0 <bloomFilterAddressCheck+0x3e8>)
    94e2:	006d      	lsls	r5, r5, #1
    94e4:	4069      	eors	r1, r5
    94e6:	b289      	uxth	r1, r1
    94e8:	0045      	lsls	r5, r0, #1
    94ea:	0403      	lsls	r3, r0, #16
    94ec:	d501      	bpl.n	94f2 <bloomFilterAddressCheck+0x11a>
    94ee:	f000 fe48 	bl	a182 <bloomFilterAddressCheck+0xdaa>
    94f2:	b2a8      	uxth	r0, r5
    94f4:	49b2      	ldr	r1, [pc, #712]	; (97c0 <bloomFilterAddressCheck+0x3e8>)
    94f6:	0040      	lsls	r0, r0, #1
    94f8:	4041      	eors	r1, r0
    94fa:	b289      	uxth	r1, r1
    94fc:	0068      	lsls	r0, r5, #1
    94fe:	042b      	lsls	r3, r5, #16
    9500:	d501      	bpl.n	9506 <bloomFilterAddressCheck+0x12e>
    9502:	f000 fe49 	bl	a198 <bloomFilterAddressCheck+0xdc0>
    9506:	b285      	uxth	r5, r0
    9508:	49ad      	ldr	r1, [pc, #692]	; (97c0 <bloomFilterAddressCheck+0x3e8>)
    950a:	006d      	lsls	r5, r5, #1
    950c:	4069      	eors	r1, r5
    950e:	b289      	uxth	r1, r1
    9510:	0045      	lsls	r5, r0, #1
    9512:	0403      	lsls	r3, r0, #16
    9514:	d501      	bpl.n	951a <bloomFilterAddressCheck+0x142>
    9516:	f000 fe4a 	bl	a1ae <bloomFilterAddressCheck+0xdd6>
    951a:	b2a8      	uxth	r0, r5
    951c:	49a8      	ldr	r1, [pc, #672]	; (97c0 <bloomFilterAddressCheck+0x3e8>)
    951e:	0040      	lsls	r0, r0, #1
    9520:	4041      	eors	r1, r0
    9522:	b289      	uxth	r1, r1
    9524:	0068      	lsls	r0, r5, #1
    9526:	042b      	lsls	r3, r5, #16
    9528:	d501      	bpl.n	952e <bloomFilterAddressCheck+0x156>
    952a:	f000 fe4b 	bl	a1c4 <bloomFilterAddressCheck+0xdec>
    952e:	b285      	uxth	r5, r0
    9530:	49a3      	ldr	r1, [pc, #652]	; (97c0 <bloomFilterAddressCheck+0x3e8>)
    9532:	006d      	lsls	r5, r5, #1
    9534:	4069      	eors	r1, r5
    9536:	b289      	uxth	r1, r1
    9538:	0045      	lsls	r5, r0, #1
    953a:	0403      	lsls	r3, r0, #16
    953c:	d501      	bpl.n	9542 <bloomFilterAddressCheck+0x16a>
    953e:	f000 fe4c 	bl	a1da <bloomFilterAddressCheck+0xe02>
    9542:	b2a8      	uxth	r0, r5
    9544:	499e      	ldr	r1, [pc, #632]	; (97c0 <bloomFilterAddressCheck+0x3e8>)
    9546:	0040      	lsls	r0, r0, #1
    9548:	4041      	eors	r1, r0
    954a:	2002      	movs	r0, #2
    954c:	5610      	ldrsb	r0, [r2, r0]
    954e:	006f      	lsls	r7, r5, #1
    9550:	b289      	uxth	r1, r1
    9552:	0200      	lsls	r0, r0, #8
    9554:	46b9      	mov	r9, r7
    9556:	042b      	lsls	r3, r5, #16
    9558:	d501      	bpl.n	955e <bloomFilterAddressCheck+0x186>
    955a:	f000 fe41 	bl	a1e0 <bloomFilterAddressCheck+0xe08>
    955e:	464d      	mov	r5, r9
    9560:	4045      	eors	r5, r0
    9562:	b22d      	sxth	r5, r5
    9564:	b2a9      	uxth	r1, r5
    9566:	0049      	lsls	r1, r1, #1
    9568:	4689      	mov	r9, r1
    956a:	464f      	mov	r7, r9
    956c:	4994      	ldr	r1, [pc, #592]	; (97c0 <bloomFilterAddressCheck+0x3e8>)
    956e:	4079      	eors	r1, r7
    9570:	b289      	uxth	r1, r1
    9572:	468a      	mov	sl, r1
    9574:	4649      	mov	r1, r9
    9576:	2d00      	cmp	r5, #0
    9578:	da01      	bge.n	957e <bloomFilterAddressCheck+0x1a6>
    957a:	f000 fe34 	bl	a1e6 <bloomFilterAddressCheck+0xe0e>
    957e:	b28d      	uxth	r5, r1
    9580:	006d      	lsls	r5, r5, #1
    9582:	46a9      	mov	r9, r5
    9584:	464f      	mov	r7, r9
    9586:	4d8e      	ldr	r5, [pc, #568]	; (97c0 <bloomFilterAddressCheck+0x3e8>)
    9588:	407d      	eors	r5, r7
    958a:	b2ad      	uxth	r5, r5
    958c:	46a9      	mov	r9, r5
    958e:	004d      	lsls	r5, r1, #1
    9590:	040b      	lsls	r3, r1, #16
    9592:	d501      	bpl.n	9598 <bloomFilterAddressCheck+0x1c0>
    9594:	f000 fe2a 	bl	a1ec <bloomFilterAddressCheck+0xe14>
    9598:	b2a9      	uxth	r1, r5
    959a:	0049      	lsls	r1, r1, #1
    959c:	4689      	mov	r9, r1
    959e:	464f      	mov	r7, r9
    95a0:	4987      	ldr	r1, [pc, #540]	; (97c0 <bloomFilterAddressCheck+0x3e8>)
    95a2:	4079      	eors	r1, r7
    95a4:	006f      	lsls	r7, r5, #1
    95a6:	b289      	uxth	r1, r1
    95a8:	46b9      	mov	r9, r7
    95aa:	042b      	lsls	r3, r5, #16
    95ac:	d501      	bpl.n	95b2 <bloomFilterAddressCheck+0x1da>
    95ae:	f000 fe20 	bl	a1f2 <bloomFilterAddressCheck+0xe1a>
    95b2:	4649      	mov	r1, r9
    95b4:	466b      	mov	r3, sp
    95b6:	b28d      	uxth	r5, r1
    95b8:	8099      	strh	r1, [r3, #4]
    95ba:	4981      	ldr	r1, [pc, #516]	; (97c0 <bloomFilterAddressCheck+0x3e8>)
    95bc:	006d      	lsls	r5, r5, #1
    95be:	4069      	eors	r1, r5
    95c0:	464f      	mov	r7, r9
    95c2:	464d      	mov	r5, r9
    95c4:	b289      	uxth	r1, r1
    95c6:	006d      	lsls	r5, r5, #1
    95c8:	043b      	lsls	r3, r7, #16
    95ca:	d501      	bpl.n	95d0 <bloomFilterAddressCheck+0x1f8>
    95cc:	f000 fe14 	bl	a1f8 <bloomFilterAddressCheck+0xe20>
    95d0:	b2a9      	uxth	r1, r5
    95d2:	0049      	lsls	r1, r1, #1
    95d4:	4689      	mov	r9, r1
    95d6:	464f      	mov	r7, r9
    95d8:	4979      	ldr	r1, [pc, #484]	; (97c0 <bloomFilterAddressCheck+0x3e8>)
    95da:	4079      	eors	r1, r7
    95dc:	006f      	lsls	r7, r5, #1
    95de:	b289      	uxth	r1, r1
    95e0:	46b9      	mov	r9, r7
    95e2:	042b      	lsls	r3, r5, #16
    95e4:	d501      	bpl.n	95ea <bloomFilterAddressCheck+0x212>
    95e6:	f000 fe0a 	bl	a1fe <bloomFilterAddressCheck+0xe26>
    95ea:	4649      	mov	r1, r9
    95ec:	466b      	mov	r3, sp
    95ee:	b28d      	uxth	r5, r1
    95f0:	8099      	strh	r1, [r3, #4]
    95f2:	4973      	ldr	r1, [pc, #460]	; (97c0 <bloomFilterAddressCheck+0x3e8>)
    95f4:	006d      	lsls	r5, r5, #1
    95f6:	4069      	eors	r1, r5
    95f8:	464f      	mov	r7, r9
    95fa:	464d      	mov	r5, r9
    95fc:	b289      	uxth	r1, r1
    95fe:	006d      	lsls	r5, r5, #1
    9600:	043b      	lsls	r3, r7, #16
    9602:	d501      	bpl.n	9608 <bloomFilterAddressCheck+0x230>
    9604:	f000 fdfe 	bl	a204 <bloomFilterAddressCheck+0xe2c>
    9608:	b2a9      	uxth	r1, r5
    960a:	0049      	lsls	r1, r1, #1
    960c:	4689      	mov	r9, r1
    960e:	464f      	mov	r7, r9
    9610:	496b      	ldr	r1, [pc, #428]	; (97c0 <bloomFilterAddressCheck+0x3e8>)
    9612:	4079      	eors	r1, r7
    9614:	006f      	lsls	r7, r5, #1
    9616:	b289      	uxth	r1, r1
    9618:	46ba      	mov	sl, r7
    961a:	042b      	lsls	r3, r5, #16
    961c:	d501      	bpl.n	9622 <bloomFilterAddressCheck+0x24a>
    961e:	f000 fdf4 	bl	a20a <bloomFilterAddressCheck+0xe32>
    9622:	4651      	mov	r1, sl
    9624:	466b      	mov	r3, sp
    9626:	b28d      	uxth	r5, r1
    9628:	8099      	strh	r1, [r3, #4]
    962a:	4965      	ldr	r1, [pc, #404]	; (97c0 <bloomFilterAddressCheck+0x3e8>)
    962c:	006d      	lsls	r5, r5, #1
    962e:	4069      	eors	r1, r5
    9630:	b289      	uxth	r1, r1
    9632:	4689      	mov	r9, r1
    9634:	2103      	movs	r1, #3
    9636:	4655      	mov	r5, sl
    9638:	4657      	mov	r7, sl
    963a:	5651      	ldrsb	r1, [r2, r1]
    963c:	006d      	lsls	r5, r5, #1
    963e:	0209      	lsls	r1, r1, #8
    9640:	043b      	lsls	r3, r7, #16
    9642:	d501      	bpl.n	9648 <bloomFilterAddressCheck+0x270>
    9644:	f000 fde4 	bl	a210 <bloomFilterAddressCheck+0xe38>
    9648:	404d      	eors	r5, r1
    964a:	b22d      	sxth	r5, r5
    964c:	466b      	mov	r3, sp
    964e:	46a9      	mov	r9, r5
    9650:	4f5b      	ldr	r7, [pc, #364]	; (97c0 <bloomFilterAddressCheck+0x3e8>)
    9652:	b2ad      	uxth	r5, r5
    9654:	006d      	lsls	r5, r5, #1
    9656:	406f      	eors	r7, r5
    9658:	809f      	strh	r7, [r3, #4]
    965a:	b2bf      	uxth	r7, r7
    965c:	46ba      	mov	sl, r7
    965e:	464f      	mov	r7, r9
    9660:	2f00      	cmp	r7, #0
    9662:	da01      	bge.n	9668 <bloomFilterAddressCheck+0x290>
    9664:	f000 fdd7 	bl	a216 <bloomFilterAddressCheck+0xe3e>
    9668:	b2af      	uxth	r7, r5
    966a:	007f      	lsls	r7, r7, #1
    966c:	46ba      	mov	sl, r7
    966e:	4f54      	ldr	r7, [pc, #336]	; (97c0 <bloomFilterAddressCheck+0x3e8>)
    9670:	46b9      	mov	r9, r7
    9672:	4657      	mov	r7, sl
    9674:	464b      	mov	r3, r9
    9676:	405f      	eors	r7, r3
    9678:	1c3b      	adds	r3, r7, #0
    967a:	466f      	mov	r7, sp
    967c:	80bb      	strh	r3, [r7, #4]
    967e:	88bb      	ldrh	r3, [r7, #4]
    9680:	469a      	mov	sl, r3
    9682:	006b      	lsls	r3, r5, #1
    9684:	4699      	mov	r9, r3
    9686:	042b      	lsls	r3, r5, #16
    9688:	d501      	bpl.n	968e <bloomFilterAddressCheck+0x2b6>
    968a:	f000 fdc7 	bl	a21c <bloomFilterAddressCheck+0xe44>
    968e:	464b      	mov	r3, r9
    9690:	466d      	mov	r5, sp
    9692:	80ab      	strh	r3, [r5, #4]
    9694:	88ad      	ldrh	r5, [r5, #4]
    9696:	006b      	lsls	r3, r5, #1
    9698:	4d49      	ldr	r5, [pc, #292]	; (97c0 <bloomFilterAddressCheck+0x3e8>)
    969a:	405d      	eors	r5, r3
    969c:	464b      	mov	r3, r9
    969e:	005b      	lsls	r3, r3, #1
    96a0:	469a      	mov	sl, r3
    96a2:	464b      	mov	r3, r9
    96a4:	b2ad      	uxth	r5, r5
    96a6:	041b      	lsls	r3, r3, #16
    96a8:	d501      	bpl.n	96ae <bloomFilterAddressCheck+0x2d6>
    96aa:	f000 fdba 	bl	a222 <bloomFilterAddressCheck+0xe4a>
    96ae:	4653      	mov	r3, sl
    96b0:	466d      	mov	r5, sp
    96b2:	80ab      	strh	r3, [r5, #4]
    96b4:	88ad      	ldrh	r5, [r5, #4]
    96b6:	006b      	lsls	r3, r5, #1
    96b8:	4d41      	ldr	r5, [pc, #260]	; (97c0 <bloomFilterAddressCheck+0x3e8>)
    96ba:	405d      	eors	r5, r3
    96bc:	4653      	mov	r3, sl
    96be:	005b      	lsls	r3, r3, #1
    96c0:	4699      	mov	r9, r3
    96c2:	4653      	mov	r3, sl
    96c4:	b2ad      	uxth	r5, r5
    96c6:	041b      	lsls	r3, r3, #16
    96c8:	d501      	bpl.n	96ce <bloomFilterAddressCheck+0x2f6>
    96ca:	f000 fdad 	bl	a228 <bloomFilterAddressCheck+0xe50>
    96ce:	464b      	mov	r3, r9
    96d0:	466d      	mov	r5, sp
    96d2:	80ab      	strh	r3, [r5, #4]
    96d4:	88ad      	ldrh	r5, [r5, #4]
    96d6:	006b      	lsls	r3, r5, #1
    96d8:	4d39      	ldr	r5, [pc, #228]	; (97c0 <bloomFilterAddressCheck+0x3e8>)
    96da:	405d      	eors	r5, r3
    96dc:	464b      	mov	r3, r9
    96de:	005b      	lsls	r3, r3, #1
    96e0:	469a      	mov	sl, r3
    96e2:	464b      	mov	r3, r9
    96e4:	b2ad      	uxth	r5, r5
    96e6:	041b      	lsls	r3, r3, #16
    96e8:	d501      	bpl.n	96ee <bloomFilterAddressCheck+0x316>
    96ea:	f000 fda0 	bl	a22e <bloomFilterAddressCheck+0xe56>
    96ee:	4653      	mov	r3, sl
    96f0:	466d      	mov	r5, sp
    96f2:	80ab      	strh	r3, [r5, #4]
    96f4:	88ad      	ldrh	r5, [r5, #4]
    96f6:	006b      	lsls	r3, r5, #1
    96f8:	4d31      	ldr	r5, [pc, #196]	; (97c0 <bloomFilterAddressCheck+0x3e8>)
    96fa:	405d      	eors	r5, r3
    96fc:	4653      	mov	r3, sl
    96fe:	005b      	lsls	r3, r3, #1
    9700:	4699      	mov	r9, r3
    9702:	4653      	mov	r3, sl
    9704:	b2ad      	uxth	r5, r5
    9706:	041b      	lsls	r3, r3, #16
    9708:	d501      	bpl.n	970e <bloomFilterAddressCheck+0x336>
    970a:	f000 fd93 	bl	a234 <bloomFilterAddressCheck+0xe5c>
    970e:	464b      	mov	r3, r9
    9710:	466d      	mov	r5, sp
    9712:	80ab      	strh	r3, [r5, #4]
    9714:	88ad      	ldrh	r5, [r5, #4]
    9716:	006b      	lsls	r3, r5, #1
    9718:	4d29      	ldr	r5, [pc, #164]	; (97c0 <bloomFilterAddressCheck+0x3e8>)
    971a:	405d      	eors	r5, r3
    971c:	464b      	mov	r3, r9
    971e:	005b      	lsls	r3, r3, #1
    9720:	469a      	mov	sl, r3
    9722:	464b      	mov	r3, r9
    9724:	b2ad      	uxth	r5, r5
    9726:	041b      	lsls	r3, r3, #16
    9728:	d501      	bpl.n	972e <bloomFilterAddressCheck+0x356>
    972a:	f000 fd86 	bl	a23a <bloomFilterAddressCheck+0xe62>
    972e:	4653      	mov	r3, sl
    9730:	466d      	mov	r5, sp
    9732:	80ab      	strh	r3, [r5, #4]
    9734:	88ad      	ldrh	r5, [r5, #4]
    9736:	006b      	lsls	r3, r5, #1
    9738:	4d21      	ldr	r5, [pc, #132]	; (97c0 <bloomFilterAddressCheck+0x3e8>)
    973a:	405d      	eors	r5, r3
    973c:	b2ab      	uxth	r3, r5
    973e:	2504      	movs	r5, #4
    9740:	5755      	ldrsb	r5, [r2, r5]
    9742:	4699      	mov	r9, r3
    9744:	022b      	lsls	r3, r5, #8
    9746:	469b      	mov	fp, r3
    9748:	4653      	mov	r3, sl
    974a:	005d      	lsls	r5, r3, #1
    974c:	041b      	lsls	r3, r3, #16
    974e:	d501      	bpl.n	9754 <bloomFilterAddressCheck+0x37c>
    9750:	f000 fd76 	bl	a240 <bloomFilterAddressCheck+0xe68>
    9754:	465b      	mov	r3, fp
    9756:	405d      	eors	r5, r3
    9758:	b22b      	sxth	r3, r5
    975a:	466d      	mov	r5, sp
    975c:	4699      	mov	r9, r3
    975e:	80ab      	strh	r3, [r5, #4]
    9760:	4b17      	ldr	r3, [pc, #92]	; (97c0 <bloomFilterAddressCheck+0x3e8>)
    9762:	88ad      	ldrh	r5, [r5, #4]
    9764:	001f      	movs	r7, r3
    9766:	006d      	lsls	r5, r5, #1
    9768:	406f      	eors	r7, r5
    976a:	1c3b      	adds	r3, r7, #0
    976c:	466f      	mov	r7, sp
    976e:	80bb      	strh	r3, [r7, #4]
    9770:	88bb      	ldrh	r3, [r7, #4]
    9772:	469a      	mov	sl, r3
    9774:	464b      	mov	r3, r9
    9776:	2b00      	cmp	r3, #0
    9778:	da01      	bge.n	977e <bloomFilterAddressCheck+0x3a6>
    977a:	f000 fd64 	bl	a246 <bloomFilterAddressCheck+0xe6e>
    977e:	b2ab      	uxth	r3, r5
    9780:	005b      	lsls	r3, r3, #1
    9782:	469a      	mov	sl, r3
    9784:	4657      	mov	r7, sl
    9786:	4b0e      	ldr	r3, [pc, #56]	; (97c0 <bloomFilterAddressCheck+0x3e8>)
    9788:	405f      	eors	r7, r3
    978a:	1c3b      	adds	r3, r7, #0
    978c:	466f      	mov	r7, sp
    978e:	80bb      	strh	r3, [r7, #4]
    9790:	88bb      	ldrh	r3, [r7, #4]
    9792:	469a      	mov	sl, r3
    9794:	006b      	lsls	r3, r5, #1
    9796:	4699      	mov	r9, r3
    9798:	042b      	lsls	r3, r5, #16
    979a:	d501      	bpl.n	97a0 <bloomFilterAddressCheck+0x3c8>
    979c:	f000 fd56 	bl	a24c <bloomFilterAddressCheck+0xe74>
    97a0:	464b      	mov	r3, r9
    97a2:	466d      	mov	r5, sp
    97a4:	80ab      	strh	r3, [r5, #4]
    97a6:	88ad      	ldrh	r5, [r5, #4]
    97a8:	006b      	lsls	r3, r5, #1
    97aa:	4d05      	ldr	r5, [pc, #20]	; (97c0 <bloomFilterAddressCheck+0x3e8>)
    97ac:	405d      	eors	r5, r3
    97ae:	464b      	mov	r3, r9
    97b0:	005b      	lsls	r3, r3, #1
    97b2:	469a      	mov	sl, r3
    97b4:	464b      	mov	r3, r9
    97b6:	b2ad      	uxth	r5, r5
    97b8:	e004      	b.n	97c4 <bloomFilterAddressCheck+0x3ec>
    97ba:	46c0      	nop			; (mov r8, r8)
    97bc:	20000149 	.word	0x20000149
    97c0:	00001021 	.word	0x00001021
    97c4:	041b      	lsls	r3, r3, #16
    97c6:	d501      	bpl.n	97cc <bloomFilterAddressCheck+0x3f4>
    97c8:	f000 fd43 	bl	a252 <bloomFilterAddressCheck+0xe7a>
    97cc:	4653      	mov	r3, sl
    97ce:	466d      	mov	r5, sp
    97d0:	80ab      	strh	r3, [r5, #4]
    97d2:	88ad      	ldrh	r5, [r5, #4]
    97d4:	006b      	lsls	r3, r5, #1
    97d6:	4de9      	ldr	r5, [pc, #932]	; (9b7c <bloomFilterAddressCheck+0x7a4>)
    97d8:	405d      	eors	r5, r3
    97da:	4653      	mov	r3, sl
    97dc:	005b      	lsls	r3, r3, #1
    97de:	4699      	mov	r9, r3
    97e0:	4653      	mov	r3, sl
    97e2:	b2ad      	uxth	r5, r5
    97e4:	041b      	lsls	r3, r3, #16
    97e6:	d501      	bpl.n	97ec <bloomFilterAddressCheck+0x414>
    97e8:	f000 fd36 	bl	a258 <bloomFilterAddressCheck+0xe80>
    97ec:	464b      	mov	r3, r9
    97ee:	466d      	mov	r5, sp
    97f0:	80ab      	strh	r3, [r5, #4]
    97f2:	88ad      	ldrh	r5, [r5, #4]
    97f4:	006b      	lsls	r3, r5, #1
    97f6:	4de1      	ldr	r5, [pc, #900]	; (9b7c <bloomFilterAddressCheck+0x7a4>)
    97f8:	405d      	eors	r5, r3
    97fa:	464b      	mov	r3, r9
    97fc:	005b      	lsls	r3, r3, #1
    97fe:	469a      	mov	sl, r3
    9800:	464b      	mov	r3, r9
    9802:	b2ad      	uxth	r5, r5
    9804:	041b      	lsls	r3, r3, #16
    9806:	d501      	bpl.n	980c <bloomFilterAddressCheck+0x434>
    9808:	f000 fd29 	bl	a25e <bloomFilterAddressCheck+0xe86>
    980c:	4653      	mov	r3, sl
    980e:	466d      	mov	r5, sp
    9810:	80ab      	strh	r3, [r5, #4]
    9812:	88ad      	ldrh	r5, [r5, #4]
    9814:	006b      	lsls	r3, r5, #1
    9816:	4dd9      	ldr	r5, [pc, #868]	; (9b7c <bloomFilterAddressCheck+0x7a4>)
    9818:	405d      	eors	r5, r3
    981a:	4653      	mov	r3, sl
    981c:	005b      	lsls	r3, r3, #1
    981e:	4699      	mov	r9, r3
    9820:	4653      	mov	r3, sl
    9822:	b2ad      	uxth	r5, r5
    9824:	041b      	lsls	r3, r3, #16
    9826:	d501      	bpl.n	982c <bloomFilterAddressCheck+0x454>
    9828:	f000 fd1c 	bl	a264 <bloomFilterAddressCheck+0xe8c>
    982c:	464b      	mov	r3, r9
    982e:	466d      	mov	r5, sp
    9830:	80ab      	strh	r3, [r5, #4]
    9832:	88ad      	ldrh	r5, [r5, #4]
    9834:	006b      	lsls	r3, r5, #1
    9836:	4dd1      	ldr	r5, [pc, #836]	; (9b7c <bloomFilterAddressCheck+0x7a4>)
    9838:	405d      	eors	r5, r3
    983a:	464b      	mov	r3, r9
    983c:	005b      	lsls	r3, r3, #1
    983e:	469a      	mov	sl, r3
    9840:	464b      	mov	r3, r9
    9842:	b2ad      	uxth	r5, r5
    9844:	041b      	lsls	r3, r3, #16
    9846:	d501      	bpl.n	984c <bloomFilterAddressCheck+0x474>
    9848:	f000 fd0f 	bl	a26a <bloomFilterAddressCheck+0xe92>
    984c:	4653      	mov	r3, sl
    984e:	466d      	mov	r5, sp
    9850:	80ab      	strh	r3, [r5, #4]
    9852:	88ad      	ldrh	r5, [r5, #4]
    9854:	006b      	lsls	r3, r5, #1
    9856:	4dc9      	ldr	r5, [pc, #804]	; (9b7c <bloomFilterAddressCheck+0x7a4>)
    9858:	405d      	eors	r5, r3
    985a:	b2ab      	uxth	r3, r5
    985c:	2505      	movs	r5, #5
    985e:	5755      	ldrsb	r5, [r2, r5]
    9860:	4699      	mov	r9, r3
    9862:	022b      	lsls	r3, r5, #8
    9864:	9301      	str	r3, [sp, #4]
    9866:	4653      	mov	r3, sl
    9868:	005d      	lsls	r5, r3, #1
    986a:	041b      	lsls	r3, r3, #16
    986c:	d501      	bpl.n	9872 <bloomFilterAddressCheck+0x49a>
    986e:	f000 fcff 	bl	a270 <bloomFilterAddressCheck+0xe98>
    9872:	9b01      	ldr	r3, [sp, #4]
    9874:	405d      	eors	r5, r3
    9876:	b22b      	sxth	r3, r5
    9878:	466d      	mov	r5, sp
    987a:	4699      	mov	r9, r3
    987c:	812b      	strh	r3, [r5, #8]
    987e:	4bbf      	ldr	r3, [pc, #764]	; (9b7c <bloomFilterAddressCheck+0x7a4>)
    9880:	892d      	ldrh	r5, [r5, #8]
    9882:	001f      	movs	r7, r3
    9884:	006d      	lsls	r5, r5, #1
    9886:	406f      	eors	r7, r5
    9888:	1c3b      	adds	r3, r7, #0
    988a:	466f      	mov	r7, sp
    988c:	813b      	strh	r3, [r7, #8]
    988e:	893b      	ldrh	r3, [r7, #8]
    9890:	469a      	mov	sl, r3
    9892:	464b      	mov	r3, r9
    9894:	2b00      	cmp	r3, #0
    9896:	da01      	bge.n	989c <bloomFilterAddressCheck+0x4c4>
    9898:	f000 fced 	bl	a276 <bloomFilterAddressCheck+0xe9e>
    989c:	b2ab      	uxth	r3, r5
    989e:	005b      	lsls	r3, r3, #1
    98a0:	469a      	mov	sl, r3
    98a2:	4657      	mov	r7, sl
    98a4:	4bb5      	ldr	r3, [pc, #724]	; (9b7c <bloomFilterAddressCheck+0x7a4>)
    98a6:	405f      	eors	r7, r3
    98a8:	1c3b      	adds	r3, r7, #0
    98aa:	466f      	mov	r7, sp
    98ac:	813b      	strh	r3, [r7, #8]
    98ae:	893b      	ldrh	r3, [r7, #8]
    98b0:	469a      	mov	sl, r3
    98b2:	006b      	lsls	r3, r5, #1
    98b4:	4699      	mov	r9, r3
    98b6:	042b      	lsls	r3, r5, #16
    98b8:	d501      	bpl.n	98be <bloomFilterAddressCheck+0x4e6>
    98ba:	f000 fcdf 	bl	a27c <bloomFilterAddressCheck+0xea4>
    98be:	464b      	mov	r3, r9
    98c0:	466d      	mov	r5, sp
    98c2:	812b      	strh	r3, [r5, #8]
    98c4:	892d      	ldrh	r5, [r5, #8]
    98c6:	006b      	lsls	r3, r5, #1
    98c8:	4dac      	ldr	r5, [pc, #688]	; (9b7c <bloomFilterAddressCheck+0x7a4>)
    98ca:	405d      	eors	r5, r3
    98cc:	464b      	mov	r3, r9
    98ce:	005b      	lsls	r3, r3, #1
    98d0:	469a      	mov	sl, r3
    98d2:	464b      	mov	r3, r9
    98d4:	b2ad      	uxth	r5, r5
    98d6:	041b      	lsls	r3, r3, #16
    98d8:	d501      	bpl.n	98de <bloomFilterAddressCheck+0x506>
    98da:	f000 fcd2 	bl	a282 <bloomFilterAddressCheck+0xeaa>
    98de:	4653      	mov	r3, sl
    98e0:	466d      	mov	r5, sp
    98e2:	812b      	strh	r3, [r5, #8]
    98e4:	892d      	ldrh	r5, [r5, #8]
    98e6:	006b      	lsls	r3, r5, #1
    98e8:	4da4      	ldr	r5, [pc, #656]	; (9b7c <bloomFilterAddressCheck+0x7a4>)
    98ea:	405d      	eors	r5, r3
    98ec:	4653      	mov	r3, sl
    98ee:	005b      	lsls	r3, r3, #1
    98f0:	4699      	mov	r9, r3
    98f2:	4653      	mov	r3, sl
    98f4:	b2ad      	uxth	r5, r5
    98f6:	041b      	lsls	r3, r3, #16
    98f8:	d501      	bpl.n	98fe <bloomFilterAddressCheck+0x526>
    98fa:	f000 fcc5 	bl	a288 <bloomFilterAddressCheck+0xeb0>
    98fe:	464b      	mov	r3, r9
    9900:	466d      	mov	r5, sp
    9902:	812b      	strh	r3, [r5, #8]
    9904:	892d      	ldrh	r5, [r5, #8]
    9906:	006b      	lsls	r3, r5, #1
    9908:	4d9c      	ldr	r5, [pc, #624]	; (9b7c <bloomFilterAddressCheck+0x7a4>)
    990a:	405d      	eors	r5, r3
    990c:	464b      	mov	r3, r9
    990e:	005b      	lsls	r3, r3, #1
    9910:	469a      	mov	sl, r3
    9912:	464b      	mov	r3, r9
    9914:	b2ad      	uxth	r5, r5
    9916:	041b      	lsls	r3, r3, #16
    9918:	d501      	bpl.n	991e <bloomFilterAddressCheck+0x546>
    991a:	f000 fcb8 	bl	a28e <bloomFilterAddressCheck+0xeb6>
    991e:	4653      	mov	r3, sl
    9920:	466d      	mov	r5, sp
    9922:	812b      	strh	r3, [r5, #8]
    9924:	892d      	ldrh	r5, [r5, #8]
    9926:	006b      	lsls	r3, r5, #1
    9928:	4d94      	ldr	r5, [pc, #592]	; (9b7c <bloomFilterAddressCheck+0x7a4>)
    992a:	405d      	eors	r5, r3
    992c:	4653      	mov	r3, sl
    992e:	005b      	lsls	r3, r3, #1
    9930:	4699      	mov	r9, r3
    9932:	4653      	mov	r3, sl
    9934:	b2ad      	uxth	r5, r5
    9936:	041b      	lsls	r3, r3, #16
    9938:	d501      	bpl.n	993e <bloomFilterAddressCheck+0x566>
    993a:	f000 fcab 	bl	a294 <bloomFilterAddressCheck+0xebc>
    993e:	464b      	mov	r3, r9
    9940:	466d      	mov	r5, sp
    9942:	812b      	strh	r3, [r5, #8]
    9944:	892d      	ldrh	r5, [r5, #8]
    9946:	006b      	lsls	r3, r5, #1
    9948:	4d8c      	ldr	r5, [pc, #560]	; (9b7c <bloomFilterAddressCheck+0x7a4>)
    994a:	405d      	eors	r5, r3
    994c:	464b      	mov	r3, r9
    994e:	005b      	lsls	r3, r3, #1
    9950:	469a      	mov	sl, r3
    9952:	464b      	mov	r3, r9
    9954:	b2ad      	uxth	r5, r5
    9956:	041b      	lsls	r3, r3, #16
    9958:	d501      	bpl.n	995e <bloomFilterAddressCheck+0x586>
    995a:	f000 fc9e 	bl	a29a <bloomFilterAddressCheck+0xec2>
    995e:	4653      	mov	r3, sl
    9960:	466d      	mov	r5, sp
    9962:	812b      	strh	r3, [r5, #8]
    9964:	892d      	ldrh	r5, [r5, #8]
    9966:	006b      	lsls	r3, r5, #1
    9968:	4d84      	ldr	r5, [pc, #528]	; (9b7c <bloomFilterAddressCheck+0x7a4>)
    996a:	405d      	eors	r5, r3
    996c:	b2ab      	uxth	r3, r5
    996e:	2506      	movs	r5, #6
    9970:	5755      	ldrsb	r5, [r2, r5]
    9972:	4699      	mov	r9, r3
    9974:	022b      	lsls	r3, r5, #8
    9976:	9302      	str	r3, [sp, #8]
    9978:	4653      	mov	r3, sl
    997a:	005d      	lsls	r5, r3, #1
    997c:	041b      	lsls	r3, r3, #16
    997e:	d501      	bpl.n	9984 <bloomFilterAddressCheck+0x5ac>
    9980:	f000 fc8e 	bl	a2a0 <bloomFilterAddressCheck+0xec8>
    9984:	9b02      	ldr	r3, [sp, #8]
    9986:	405d      	eors	r5, r3
    9988:	b22b      	sxth	r3, r5
    998a:	466d      	mov	r5, sp
    998c:	4699      	mov	r9, r3
    998e:	82ab      	strh	r3, [r5, #20]
    9990:	4b7a      	ldr	r3, [pc, #488]	; (9b7c <bloomFilterAddressCheck+0x7a4>)
    9992:	8aad      	ldrh	r5, [r5, #20]
    9994:	001f      	movs	r7, r3
    9996:	006d      	lsls	r5, r5, #1
    9998:	406f      	eors	r7, r5
    999a:	1c3b      	adds	r3, r7, #0
    999c:	466f      	mov	r7, sp
    999e:	82bb      	strh	r3, [r7, #20]
    99a0:	8abb      	ldrh	r3, [r7, #20]
    99a2:	469a      	mov	sl, r3
    99a4:	464b      	mov	r3, r9
    99a6:	2b00      	cmp	r3, #0
    99a8:	da01      	bge.n	99ae <bloomFilterAddressCheck+0x5d6>
    99aa:	f000 fc7c 	bl	a2a6 <bloomFilterAddressCheck+0xece>
    99ae:	b2ab      	uxth	r3, r5
    99b0:	005b      	lsls	r3, r3, #1
    99b2:	469a      	mov	sl, r3
    99b4:	4657      	mov	r7, sl
    99b6:	4b71      	ldr	r3, [pc, #452]	; (9b7c <bloomFilterAddressCheck+0x7a4>)
    99b8:	405f      	eors	r7, r3
    99ba:	1c3b      	adds	r3, r7, #0
    99bc:	466f      	mov	r7, sp
    99be:	82bb      	strh	r3, [r7, #20]
    99c0:	8abb      	ldrh	r3, [r7, #20]
    99c2:	4699      	mov	r9, r3
    99c4:	006b      	lsls	r3, r5, #1
    99c6:	469a      	mov	sl, r3
    99c8:	042b      	lsls	r3, r5, #16
    99ca:	d501      	bpl.n	99d0 <bloomFilterAddressCheck+0x5f8>
    99cc:	f000 fc6e 	bl	a2ac <bloomFilterAddressCheck+0xed4>
    99d0:	4653      	mov	r3, sl
    99d2:	466d      	mov	r5, sp
    99d4:	82ab      	strh	r3, [r5, #20]
    99d6:	8aad      	ldrh	r5, [r5, #20]
    99d8:	006b      	lsls	r3, r5, #1
    99da:	4d68      	ldr	r5, [pc, #416]	; (9b7c <bloomFilterAddressCheck+0x7a4>)
    99dc:	405d      	eors	r5, r3
    99de:	4653      	mov	r3, sl
    99e0:	005b      	lsls	r3, r3, #1
    99e2:	4699      	mov	r9, r3
    99e4:	4653      	mov	r3, sl
    99e6:	b2ad      	uxth	r5, r5
    99e8:	041b      	lsls	r3, r3, #16
    99ea:	d501      	bpl.n	99f0 <bloomFilterAddressCheck+0x618>
    99ec:	f000 fc61 	bl	a2b2 <bloomFilterAddressCheck+0xeda>
    99f0:	464b      	mov	r3, r9
    99f2:	466d      	mov	r5, sp
    99f4:	82ab      	strh	r3, [r5, #20]
    99f6:	8aad      	ldrh	r5, [r5, #20]
    99f8:	006b      	lsls	r3, r5, #1
    99fa:	4d60      	ldr	r5, [pc, #384]	; (9b7c <bloomFilterAddressCheck+0x7a4>)
    99fc:	405d      	eors	r5, r3
    99fe:	464b      	mov	r3, r9
    9a00:	005b      	lsls	r3, r3, #1
    9a02:	469a      	mov	sl, r3
    9a04:	464b      	mov	r3, r9
    9a06:	b2ad      	uxth	r5, r5
    9a08:	041b      	lsls	r3, r3, #16
    9a0a:	d501      	bpl.n	9a10 <bloomFilterAddressCheck+0x638>
    9a0c:	f000 fc54 	bl	a2b8 <bloomFilterAddressCheck+0xee0>
    9a10:	4653      	mov	r3, sl
    9a12:	466d      	mov	r5, sp
    9a14:	82ab      	strh	r3, [r5, #20]
    9a16:	8aad      	ldrh	r5, [r5, #20]
    9a18:	006b      	lsls	r3, r5, #1
    9a1a:	4d58      	ldr	r5, [pc, #352]	; (9b7c <bloomFilterAddressCheck+0x7a4>)
    9a1c:	405d      	eors	r5, r3
    9a1e:	4653      	mov	r3, sl
    9a20:	005b      	lsls	r3, r3, #1
    9a22:	4699      	mov	r9, r3
    9a24:	4653      	mov	r3, sl
    9a26:	b2ad      	uxth	r5, r5
    9a28:	041b      	lsls	r3, r3, #16
    9a2a:	d501      	bpl.n	9a30 <bloomFilterAddressCheck+0x658>
    9a2c:	f000 fc47 	bl	a2be <bloomFilterAddressCheck+0xee6>
    9a30:	464b      	mov	r3, r9
    9a32:	466d      	mov	r5, sp
    9a34:	82ab      	strh	r3, [r5, #20]
    9a36:	8aad      	ldrh	r5, [r5, #20]
    9a38:	006b      	lsls	r3, r5, #1
    9a3a:	4d50      	ldr	r5, [pc, #320]	; (9b7c <bloomFilterAddressCheck+0x7a4>)
    9a3c:	405d      	eors	r5, r3
    9a3e:	464b      	mov	r3, r9
    9a40:	005b      	lsls	r3, r3, #1
    9a42:	469a      	mov	sl, r3
    9a44:	464b      	mov	r3, r9
    9a46:	b2ad      	uxth	r5, r5
    9a48:	041b      	lsls	r3, r3, #16
    9a4a:	d501      	bpl.n	9a50 <bloomFilterAddressCheck+0x678>
    9a4c:	f000 fc3a 	bl	a2c4 <bloomFilterAddressCheck+0xeec>
    9a50:	4653      	mov	r3, sl
    9a52:	466d      	mov	r5, sp
    9a54:	82ab      	strh	r3, [r5, #20]
    9a56:	8aad      	ldrh	r5, [r5, #20]
    9a58:	006b      	lsls	r3, r5, #1
    9a5a:	4d48      	ldr	r5, [pc, #288]	; (9b7c <bloomFilterAddressCheck+0x7a4>)
    9a5c:	405d      	eors	r5, r3
    9a5e:	4653      	mov	r3, sl
    9a60:	005b      	lsls	r3, r3, #1
    9a62:	4699      	mov	r9, r3
    9a64:	4653      	mov	r3, sl
    9a66:	b2ad      	uxth	r5, r5
    9a68:	041b      	lsls	r3, r3, #16
    9a6a:	d501      	bpl.n	9a70 <bloomFilterAddressCheck+0x698>
    9a6c:	f000 fc2d 	bl	a2ca <bloomFilterAddressCheck+0xef2>
    9a70:	464b      	mov	r3, r9
    9a72:	466d      	mov	r5, sp
    9a74:	82ab      	strh	r3, [r5, #20]
    9a76:	8aad      	ldrh	r5, [r5, #20]
    9a78:	79d2      	ldrb	r2, [r2, #7]
    9a7a:	006b      	lsls	r3, r5, #1
    9a7c:	4d3f      	ldr	r5, [pc, #252]	; (9b7c <bloomFilterAddressCheck+0x7a4>)
    9a7e:	b252      	sxtb	r2, r2
    9a80:	405d      	eors	r5, r3
    9a82:	0213      	lsls	r3, r2, #8
    9a84:	469a      	mov	sl, r3
    9a86:	464b      	mov	r3, r9
    9a88:	b2ad      	uxth	r5, r5
    9a8a:	005a      	lsls	r2, r3, #1
    9a8c:	041b      	lsls	r3, r3, #16
    9a8e:	d501      	bpl.n	9a94 <bloomFilterAddressCheck+0x6bc>
    9a90:	f000 fc1e 	bl	a2d0 <bloomFilterAddressCheck+0xef8>
    9a94:	4653      	mov	r3, sl
    9a96:	405a      	eors	r2, r3
    9a98:	4b38      	ldr	r3, [pc, #224]	; (9b7c <bloomFilterAddressCheck+0x7a4>)
    9a9a:	b212      	sxth	r2, r2
    9a9c:	001f      	movs	r7, r3
    9a9e:	b295      	uxth	r5, r2
    9aa0:	006d      	lsls	r5, r5, #1
    9aa2:	406f      	eors	r7, r5
    9aa4:	1c3b      	adds	r3, r7, #0
    9aa6:	466f      	mov	r7, sp
    9aa8:	82bb      	strh	r3, [r7, #20]
    9aaa:	8abb      	ldrh	r3, [r7, #20]
    9aac:	b2ad      	uxth	r5, r5
    9aae:	2a00      	cmp	r2, #0
    9ab0:	da00      	bge.n	9ab4 <bloomFilterAddressCheck+0x6dc>
    9ab2:	e30e      	b.n	a0d2 <bloomFilterAddressCheck+0xcfa>
    9ab4:	1c2a      	adds	r2, r5, #0
    9ab6:	466f      	mov	r7, sp
    9ab8:	b295      	uxth	r5, r2
    9aba:	006b      	lsls	r3, r5, #1
    9abc:	4d2f      	ldr	r5, [pc, #188]	; (9b7c <bloomFilterAddressCheck+0x7a4>)
    9abe:	405d      	eors	r5, r3
    9ac0:	0053      	lsls	r3, r2, #1
    9ac2:	82bb      	strh	r3, [r7, #20]
    9ac4:	8abb      	ldrh	r3, [r7, #20]
    9ac6:	b2ad      	uxth	r5, r5
    9ac8:	4699      	mov	r9, r3
    9aca:	0413      	lsls	r3, r2, #16
    9acc:	d501      	bpl.n	9ad2 <bloomFilterAddressCheck+0x6fa>
    9ace:	f000 fcb4 	bl	a43a <bloomFilterAddressCheck+0x1062>
    9ad2:	464a      	mov	r2, r9
    9ad4:	466f      	mov	r7, sp
    9ad6:	b295      	uxth	r5, r2
    9ad8:	006b      	lsls	r3, r5, #1
    9ada:	4d28      	ldr	r5, [pc, #160]	; (9b7c <bloomFilterAddressCheck+0x7a4>)
    9adc:	405d      	eors	r5, r3
    9ade:	0053      	lsls	r3, r2, #1
    9ae0:	82bb      	strh	r3, [r7, #20]
    9ae2:	8abb      	ldrh	r3, [r7, #20]
    9ae4:	b2ad      	uxth	r5, r5
    9ae6:	4699      	mov	r9, r3
    9ae8:	0413      	lsls	r3, r2, #16
    9aea:	d400      	bmi.n	9aee <bloomFilterAddressCheck+0x716>
    9aec:	464d      	mov	r5, r9
    9aee:	466f      	mov	r7, sp
    9af0:	b2aa      	uxth	r2, r5
    9af2:	0053      	lsls	r3, r2, #1
    9af4:	4a21      	ldr	r2, [pc, #132]	; (9b7c <bloomFilterAddressCheck+0x7a4>)
    9af6:	405a      	eors	r2, r3
    9af8:	006b      	lsls	r3, r5, #1
    9afa:	82bb      	strh	r3, [r7, #20]
    9afc:	8abb      	ldrh	r3, [r7, #20]
    9afe:	b292      	uxth	r2, r2
    9b00:	4699      	mov	r9, r3
    9b02:	042b      	lsls	r3, r5, #16
    9b04:	d400      	bmi.n	9b08 <bloomFilterAddressCheck+0x730>
    9b06:	464a      	mov	r2, r9
    9b08:	466f      	mov	r7, sp
    9b0a:	b295      	uxth	r5, r2
    9b0c:	006b      	lsls	r3, r5, #1
    9b0e:	4d1b      	ldr	r5, [pc, #108]	; (9b7c <bloomFilterAddressCheck+0x7a4>)
    9b10:	405d      	eors	r5, r3
    9b12:	0053      	lsls	r3, r2, #1
    9b14:	82bb      	strh	r3, [r7, #20]
    9b16:	8abb      	ldrh	r3, [r7, #20]
    9b18:	b2ad      	uxth	r5, r5
    9b1a:	4699      	mov	r9, r3
    9b1c:	0413      	lsls	r3, r2, #16
    9b1e:	d400      	bmi.n	9b22 <bloomFilterAddressCheck+0x74a>
    9b20:	464d      	mov	r5, r9
    9b22:	466f      	mov	r7, sp
    9b24:	b2aa      	uxth	r2, r5
    9b26:	0053      	lsls	r3, r2, #1
    9b28:	4a14      	ldr	r2, [pc, #80]	; (9b7c <bloomFilterAddressCheck+0x7a4>)
    9b2a:	405a      	eors	r2, r3
    9b2c:	006b      	lsls	r3, r5, #1
    9b2e:	82bb      	strh	r3, [r7, #20]
    9b30:	8abb      	ldrh	r3, [r7, #20]
    9b32:	b292      	uxth	r2, r2
    9b34:	4699      	mov	r9, r3
    9b36:	042b      	lsls	r3, r5, #16
    9b38:	d400      	bmi.n	9b3c <bloomFilterAddressCheck+0x764>
    9b3a:	464a      	mov	r2, r9
    9b3c:	b295      	uxth	r5, r2
    9b3e:	006b      	lsls	r3, r5, #1
    9b40:	4d0e      	ldr	r5, [pc, #56]	; (9b7c <bloomFilterAddressCheck+0x7a4>)
    9b42:	405d      	eors	r5, r3
    9b44:	b2ab      	uxth	r3, r5
    9b46:	0055      	lsls	r5, r2, #1
    9b48:	4699      	mov	r9, r3
    9b4a:	b2ad      	uxth	r5, r5
    9b4c:	0413      	lsls	r3, r2, #16
    9b4e:	d501      	bpl.n	9b54 <bloomFilterAddressCheck+0x77c>
    9b50:	f000 fc70 	bl	a434 <bloomFilterAddressCheck+0x105c>
    9b54:	1c2a      	adds	r2, r5, #0
    9b56:	b295      	uxth	r5, r2
    9b58:	b213      	sxth	r3, r2
    9b5a:	001f      	movs	r7, r3
    9b5c:	006b      	lsls	r3, r5, #1
    9b5e:	4d07      	ldr	r5, [pc, #28]	; (9b7c <bloomFilterAddressCheck+0x7a4>)
    9b60:	0052      	lsls	r2, r2, #1
    9b62:	405d      	eors	r5, r3
    9b64:	b2ab      	uxth	r3, r5
    9b66:	9305      	str	r3, [sp, #20]
    9b68:	b293      	uxth	r3, r2
    9b6a:	4699      	mov	r9, r3
    9b6c:	4663      	mov	r3, ip
    9b6e:	4a04      	ldr	r2, [pc, #16]	; (9b80 <bloomFilterAddressCheck+0x7a8>)
    9b70:	4645      	mov	r5, r8
    9b72:	405a      	eors	r2, r3
    9b74:	466b      	mov	r3, sp
    9b76:	b292      	uxth	r2, r2
    9b78:	8a1b      	ldrh	r3, [r3, #16]
    9b7a:	e003      	b.n	9b84 <bloomFilterAddressCheck+0x7ac>
    9b7c:	00001021 	.word	0x00001021
    9b80:	ffff8005 	.word	0xffff8005
    9b84:	2d00      	cmp	r5, #0
    9b86:	da01      	bge.n	9b8c <bloomFilterAddressCheck+0x7b4>
    9b88:	f000 fc51 	bl	a42e <bloomFilterAddressCheck+0x1056>
    9b8c:	b29d      	uxth	r5, r3
    9b8e:	4ae9      	ldr	r2, [pc, #932]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9b90:	006d      	lsls	r5, r5, #1
    9b92:	406a      	eors	r2, r5
    9b94:	b212      	sxth	r2, r2
    9b96:	b295      	uxth	r5, r2
    9b98:	005a      	lsls	r2, r3, #1
    9b9a:	b292      	uxth	r2, r2
    9b9c:	041b      	lsls	r3, r3, #16
    9b9e:	d501      	bpl.n	9ba4 <bloomFilterAddressCheck+0x7cc>
    9ba0:	f000 fc42 	bl	a428 <bloomFilterAddressCheck+0x1050>
    9ba4:	4be3      	ldr	r3, [pc, #908]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9ba6:	b295      	uxth	r5, r2
    9ba8:	006d      	lsls	r5, r5, #1
    9baa:	405d      	eors	r5, r3
    9bac:	0053      	lsls	r3, r2, #1
    9bae:	b2ad      	uxth	r5, r5
    9bb0:	b29b      	uxth	r3, r3
    9bb2:	0412      	lsls	r2, r2, #16
    9bb4:	d501      	bpl.n	9bba <bloomFilterAddressCheck+0x7e2>
    9bb6:	f000 fc34 	bl	a422 <bloomFilterAddressCheck+0x104a>
    9bba:	4ade      	ldr	r2, [pc, #888]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9bbc:	b29d      	uxth	r5, r3
    9bbe:	006d      	lsls	r5, r5, #1
    9bc0:	4055      	eors	r5, r2
    9bc2:	005a      	lsls	r2, r3, #1
    9bc4:	b2ad      	uxth	r5, r5
    9bc6:	b292      	uxth	r2, r2
    9bc8:	041b      	lsls	r3, r3, #16
    9bca:	d501      	bpl.n	9bd0 <bloomFilterAddressCheck+0x7f8>
    9bcc:	f000 fc26 	bl	a41c <bloomFilterAddressCheck+0x1044>
    9bd0:	4bd8      	ldr	r3, [pc, #864]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9bd2:	b295      	uxth	r5, r2
    9bd4:	006d      	lsls	r5, r5, #1
    9bd6:	405d      	eors	r5, r3
    9bd8:	0053      	lsls	r3, r2, #1
    9bda:	b2ad      	uxth	r5, r5
    9bdc:	b29b      	uxth	r3, r3
    9bde:	0412      	lsls	r2, r2, #16
    9be0:	d501      	bpl.n	9be6 <bloomFilterAddressCheck+0x80e>
    9be2:	f000 fc18 	bl	a416 <bloomFilterAddressCheck+0x103e>
    9be6:	4ad3      	ldr	r2, [pc, #844]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9be8:	b29d      	uxth	r5, r3
    9bea:	006d      	lsls	r5, r5, #1
    9bec:	4055      	eors	r5, r2
    9bee:	005a      	lsls	r2, r3, #1
    9bf0:	b2ad      	uxth	r5, r5
    9bf2:	b292      	uxth	r2, r2
    9bf4:	041b      	lsls	r3, r3, #16
    9bf6:	d501      	bpl.n	9bfc <bloomFilterAddressCheck+0x824>
    9bf8:	f000 fc0a 	bl	a410 <bloomFilterAddressCheck+0x1038>
    9bfc:	4bcd      	ldr	r3, [pc, #820]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9bfe:	b295      	uxth	r5, r2
    9c00:	006d      	lsls	r5, r5, #1
    9c02:	405d      	eors	r5, r3
    9c04:	0053      	lsls	r3, r2, #1
    9c06:	b2ad      	uxth	r5, r5
    9c08:	b29b      	uxth	r3, r3
    9c0a:	0412      	lsls	r2, r2, #16
    9c0c:	d500      	bpl.n	9c10 <bloomFilterAddressCheck+0x838>
    9c0e:	e3c1      	b.n	a394 <bloomFilterAddressCheck+0xfbc>
    9c10:	b29a      	uxth	r2, r3
    9c12:	4dc8      	ldr	r5, [pc, #800]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9c14:	0052      	lsls	r2, r2, #1
    9c16:	4055      	eors	r5, r2
    9c18:	005a      	lsls	r2, r3, #1
    9c1a:	b2ad      	uxth	r5, r5
    9c1c:	b292      	uxth	r2, r2
    9c1e:	041b      	lsls	r3, r3, #16
    9c20:	d500      	bpl.n	9c24 <bloomFilterAddressCheck+0x84c>
    9c22:	e3b5      	b.n	a390 <bloomFilterAddressCheck+0xfb8>
    9c24:	4054      	eors	r4, r2
    9c26:	b224      	sxth	r4, r4
    9c28:	b2a2      	uxth	r2, r4
    9c2a:	4bc2      	ldr	r3, [pc, #776]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9c2c:	0052      	lsls	r2, r2, #1
    9c2e:	4053      	eors	r3, r2
    9c30:	b29d      	uxth	r5, r3
    9c32:	b293      	uxth	r3, r2
    9c34:	2c00      	cmp	r4, #0
    9c36:	da00      	bge.n	9c3a <bloomFilterAddressCheck+0x862>
    9c38:	e3a8      	b.n	a38c <bloomFilterAddressCheck+0xfb4>
    9c3a:	4abe      	ldr	r2, [pc, #760]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9c3c:	b29c      	uxth	r4, r3
    9c3e:	0064      	lsls	r4, r4, #1
    9c40:	4054      	eors	r4, r2
    9c42:	005a      	lsls	r2, r3, #1
    9c44:	b2a4      	uxth	r4, r4
    9c46:	b292      	uxth	r2, r2
    9c48:	041b      	lsls	r3, r3, #16
    9c4a:	d500      	bpl.n	9c4e <bloomFilterAddressCheck+0x876>
    9c4c:	e39c      	b.n	a388 <bloomFilterAddressCheck+0xfb0>
    9c4e:	4bb9      	ldr	r3, [pc, #740]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9c50:	b294      	uxth	r4, r2
    9c52:	0064      	lsls	r4, r4, #1
    9c54:	405c      	eors	r4, r3
    9c56:	0053      	lsls	r3, r2, #1
    9c58:	b2a4      	uxth	r4, r4
    9c5a:	b29b      	uxth	r3, r3
    9c5c:	0412      	lsls	r2, r2, #16
    9c5e:	d500      	bpl.n	9c62 <bloomFilterAddressCheck+0x88a>
    9c60:	e390      	b.n	a384 <bloomFilterAddressCheck+0xfac>
    9c62:	4ab4      	ldr	r2, [pc, #720]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9c64:	b29c      	uxth	r4, r3
    9c66:	0064      	lsls	r4, r4, #1
    9c68:	4054      	eors	r4, r2
    9c6a:	005a      	lsls	r2, r3, #1
    9c6c:	b2a4      	uxth	r4, r4
    9c6e:	b292      	uxth	r2, r2
    9c70:	041b      	lsls	r3, r3, #16
    9c72:	d500      	bpl.n	9c76 <bloomFilterAddressCheck+0x89e>
    9c74:	e384      	b.n	a380 <bloomFilterAddressCheck+0xfa8>
    9c76:	4baf      	ldr	r3, [pc, #700]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9c78:	b294      	uxth	r4, r2
    9c7a:	0064      	lsls	r4, r4, #1
    9c7c:	405c      	eors	r4, r3
    9c7e:	0053      	lsls	r3, r2, #1
    9c80:	b2a4      	uxth	r4, r4
    9c82:	b29b      	uxth	r3, r3
    9c84:	0412      	lsls	r2, r2, #16
    9c86:	d500      	bpl.n	9c8a <bloomFilterAddressCheck+0x8b2>
    9c88:	e378      	b.n	a37c <bloomFilterAddressCheck+0xfa4>
    9c8a:	4aaa      	ldr	r2, [pc, #680]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9c8c:	b29c      	uxth	r4, r3
    9c8e:	0064      	lsls	r4, r4, #1
    9c90:	4054      	eors	r4, r2
    9c92:	005a      	lsls	r2, r3, #1
    9c94:	b2a4      	uxth	r4, r4
    9c96:	b292      	uxth	r2, r2
    9c98:	041b      	lsls	r3, r3, #16
    9c9a:	d500      	bpl.n	9c9e <bloomFilterAddressCheck+0x8c6>
    9c9c:	e36c      	b.n	a378 <bloomFilterAddressCheck+0xfa0>
    9c9e:	4ba5      	ldr	r3, [pc, #660]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9ca0:	b294      	uxth	r4, r2
    9ca2:	0064      	lsls	r4, r4, #1
    9ca4:	405c      	eors	r4, r3
    9ca6:	0053      	lsls	r3, r2, #1
    9ca8:	b2a4      	uxth	r4, r4
    9caa:	b29b      	uxth	r3, r3
    9cac:	0412      	lsls	r2, r2, #16
    9cae:	d500      	bpl.n	9cb2 <bloomFilterAddressCheck+0x8da>
    9cb0:	e360      	b.n	a374 <bloomFilterAddressCheck+0xf9c>
    9cb2:	b29a      	uxth	r2, r3
    9cb4:	4c9f      	ldr	r4, [pc, #636]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9cb6:	0052      	lsls	r2, r2, #1
    9cb8:	4054      	eors	r4, r2
    9cba:	005a      	lsls	r2, r3, #1
    9cbc:	b2a4      	uxth	r4, r4
    9cbe:	b292      	uxth	r2, r2
    9cc0:	041b      	lsls	r3, r3, #16
    9cc2:	d500      	bpl.n	9cc6 <bloomFilterAddressCheck+0x8ee>
    9cc4:	e354      	b.n	a370 <bloomFilterAddressCheck+0xf98>
    9cc6:	4050      	eors	r0, r2
    9cc8:	b200      	sxth	r0, r0
    9cca:	b282      	uxth	r2, r0
    9ccc:	4b99      	ldr	r3, [pc, #612]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9cce:	0052      	lsls	r2, r2, #1
    9cd0:	4053      	eors	r3, r2
    9cd2:	b29c      	uxth	r4, r3
    9cd4:	b293      	uxth	r3, r2
    9cd6:	2800      	cmp	r0, #0
    9cd8:	da00      	bge.n	9cdc <bloomFilterAddressCheck+0x904>
    9cda:	e347      	b.n	a36c <bloomFilterAddressCheck+0xf94>
    9cdc:	4a95      	ldr	r2, [pc, #596]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9cde:	b298      	uxth	r0, r3
    9ce0:	0040      	lsls	r0, r0, #1
    9ce2:	4050      	eors	r0, r2
    9ce4:	005a      	lsls	r2, r3, #1
    9ce6:	b280      	uxth	r0, r0
    9ce8:	b292      	uxth	r2, r2
    9cea:	041b      	lsls	r3, r3, #16
    9cec:	d500      	bpl.n	9cf0 <bloomFilterAddressCheck+0x918>
    9cee:	e33b      	b.n	a368 <bloomFilterAddressCheck+0xf90>
    9cf0:	4b90      	ldr	r3, [pc, #576]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9cf2:	b290      	uxth	r0, r2
    9cf4:	0040      	lsls	r0, r0, #1
    9cf6:	4058      	eors	r0, r3
    9cf8:	0053      	lsls	r3, r2, #1
    9cfa:	b280      	uxth	r0, r0
    9cfc:	b29b      	uxth	r3, r3
    9cfe:	0412      	lsls	r2, r2, #16
    9d00:	d500      	bpl.n	9d04 <bloomFilterAddressCheck+0x92c>
    9d02:	e32f      	b.n	a364 <bloomFilterAddressCheck+0xf8c>
    9d04:	4a8b      	ldr	r2, [pc, #556]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9d06:	b298      	uxth	r0, r3
    9d08:	0040      	lsls	r0, r0, #1
    9d0a:	4050      	eors	r0, r2
    9d0c:	005a      	lsls	r2, r3, #1
    9d0e:	b280      	uxth	r0, r0
    9d10:	b292      	uxth	r2, r2
    9d12:	041b      	lsls	r3, r3, #16
    9d14:	d500      	bpl.n	9d18 <bloomFilterAddressCheck+0x940>
    9d16:	e323      	b.n	a360 <bloomFilterAddressCheck+0xf88>
    9d18:	4b86      	ldr	r3, [pc, #536]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9d1a:	b290      	uxth	r0, r2
    9d1c:	0040      	lsls	r0, r0, #1
    9d1e:	4058      	eors	r0, r3
    9d20:	0053      	lsls	r3, r2, #1
    9d22:	b280      	uxth	r0, r0
    9d24:	b29b      	uxth	r3, r3
    9d26:	0412      	lsls	r2, r2, #16
    9d28:	d500      	bpl.n	9d2c <bloomFilterAddressCheck+0x954>
    9d2a:	e317      	b.n	a35c <bloomFilterAddressCheck+0xf84>
    9d2c:	4a81      	ldr	r2, [pc, #516]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9d2e:	b298      	uxth	r0, r3
    9d30:	0040      	lsls	r0, r0, #1
    9d32:	4050      	eors	r0, r2
    9d34:	005a      	lsls	r2, r3, #1
    9d36:	b280      	uxth	r0, r0
    9d38:	b292      	uxth	r2, r2
    9d3a:	041b      	lsls	r3, r3, #16
    9d3c:	d500      	bpl.n	9d40 <bloomFilterAddressCheck+0x968>
    9d3e:	e30b      	b.n	a358 <bloomFilterAddressCheck+0xf80>
    9d40:	4b7c      	ldr	r3, [pc, #496]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9d42:	b290      	uxth	r0, r2
    9d44:	0040      	lsls	r0, r0, #1
    9d46:	4058      	eors	r0, r3
    9d48:	0053      	lsls	r3, r2, #1
    9d4a:	b280      	uxth	r0, r0
    9d4c:	b29b      	uxth	r3, r3
    9d4e:	0412      	lsls	r2, r2, #16
    9d50:	d500      	bpl.n	9d54 <bloomFilterAddressCheck+0x97c>
    9d52:	e2ff      	b.n	a354 <bloomFilterAddressCheck+0xf7c>
    9d54:	b29a      	uxth	r2, r3
    9d56:	4877      	ldr	r0, [pc, #476]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9d58:	0052      	lsls	r2, r2, #1
    9d5a:	4050      	eors	r0, r2
    9d5c:	005a      	lsls	r2, r3, #1
    9d5e:	b280      	uxth	r0, r0
    9d60:	b292      	uxth	r2, r2
    9d62:	041b      	lsls	r3, r3, #16
    9d64:	d500      	bpl.n	9d68 <bloomFilterAddressCheck+0x990>
    9d66:	e2f3      	b.n	a350 <bloomFilterAddressCheck+0xf78>
    9d68:	4051      	eors	r1, r2
    9d6a:	b209      	sxth	r1, r1
    9d6c:	b28b      	uxth	r3, r1
    9d6e:	4a71      	ldr	r2, [pc, #452]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9d70:	005b      	lsls	r3, r3, #1
    9d72:	405a      	eors	r2, r3
    9d74:	b292      	uxth	r2, r2
    9d76:	2900      	cmp	r1, #0
    9d78:	da00      	bge.n	9d7c <bloomFilterAddressCheck+0x9a4>
    9d7a:	e2e7      	b.n	a34c <bloomFilterAddressCheck+0xf74>
    9d7c:	4a6d      	ldr	r2, [pc, #436]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9d7e:	b299      	uxth	r1, r3
    9d80:	0049      	lsls	r1, r1, #1
    9d82:	4051      	eors	r1, r2
    9d84:	b289      	uxth	r1, r1
    9d86:	005a      	lsls	r2, r3, #1
    9d88:	041b      	lsls	r3, r3, #16
    9d8a:	d500      	bpl.n	9d8e <bloomFilterAddressCheck+0x9b6>
    9d8c:	e2dc      	b.n	a348 <bloomFilterAddressCheck+0xf70>
    9d8e:	b291      	uxth	r1, r2
    9d90:	4b68      	ldr	r3, [pc, #416]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9d92:	0049      	lsls	r1, r1, #1
    9d94:	404b      	eors	r3, r1
    9d96:	b29b      	uxth	r3, r3
    9d98:	0051      	lsls	r1, r2, #1
    9d9a:	0412      	lsls	r2, r2, #16
    9d9c:	d500      	bpl.n	9da0 <bloomFilterAddressCheck+0x9c8>
    9d9e:	e2d1      	b.n	a344 <bloomFilterAddressCheck+0xf6c>
    9da0:	b28a      	uxth	r2, r1
    9da2:	4b64      	ldr	r3, [pc, #400]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9da4:	0052      	lsls	r2, r2, #1
    9da6:	4053      	eors	r3, r2
    9da8:	b29b      	uxth	r3, r3
    9daa:	004a      	lsls	r2, r1, #1
    9dac:	0409      	lsls	r1, r1, #16
    9dae:	d500      	bpl.n	9db2 <bloomFilterAddressCheck+0x9da>
    9db0:	e2c6      	b.n	a340 <bloomFilterAddressCheck+0xf68>
    9db2:	b291      	uxth	r1, r2
    9db4:	4b5f      	ldr	r3, [pc, #380]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9db6:	0049      	lsls	r1, r1, #1
    9db8:	404b      	eors	r3, r1
    9dba:	b29b      	uxth	r3, r3
    9dbc:	0051      	lsls	r1, r2, #1
    9dbe:	0412      	lsls	r2, r2, #16
    9dc0:	d500      	bpl.n	9dc4 <bloomFilterAddressCheck+0x9ec>
    9dc2:	e2bb      	b.n	a33c <bloomFilterAddressCheck+0xf64>
    9dc4:	b28a      	uxth	r2, r1
    9dc6:	4b5b      	ldr	r3, [pc, #364]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9dc8:	0052      	lsls	r2, r2, #1
    9dca:	4053      	eors	r3, r2
    9dcc:	b29b      	uxth	r3, r3
    9dce:	004a      	lsls	r2, r1, #1
    9dd0:	0409      	lsls	r1, r1, #16
    9dd2:	d500      	bpl.n	9dd6 <bloomFilterAddressCheck+0x9fe>
    9dd4:	e2b0      	b.n	a338 <bloomFilterAddressCheck+0xf60>
    9dd6:	b291      	uxth	r1, r2
    9dd8:	4b56      	ldr	r3, [pc, #344]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9dda:	0049      	lsls	r1, r1, #1
    9ddc:	404b      	eors	r3, r1
    9dde:	b29b      	uxth	r3, r3
    9de0:	0051      	lsls	r1, r2, #1
    9de2:	0412      	lsls	r2, r2, #16
    9de4:	d500      	bpl.n	9de8 <bloomFilterAddressCheck+0xa10>
    9de6:	e2a5      	b.n	a334 <bloomFilterAddressCheck+0xf5c>
    9de8:	b28a      	uxth	r2, r1
    9dea:	4b52      	ldr	r3, [pc, #328]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9dec:	0052      	lsls	r2, r2, #1
    9dee:	4053      	eors	r3, r2
    9df0:	b29b      	uxth	r3, r3
    9df2:	004a      	lsls	r2, r1, #1
    9df4:	0409      	lsls	r1, r1, #16
    9df6:	d500      	bpl.n	9dfa <bloomFilterAddressCheck+0xa22>
    9df8:	e29a      	b.n	a330 <bloomFilterAddressCheck+0xf58>
    9dfa:	465b      	mov	r3, fp
    9dfc:	4053      	eors	r3, r2
    9dfe:	b21a      	sxth	r2, r3
    9e00:	b293      	uxth	r3, r2
    9e02:	494c      	ldr	r1, [pc, #304]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9e04:	005b      	lsls	r3, r3, #1
    9e06:	4059      	eors	r1, r3
    9e08:	b289      	uxth	r1, r1
    9e0a:	2a00      	cmp	r2, #0
    9e0c:	da00      	bge.n	9e10 <bloomFilterAddressCheck+0xa38>
    9e0e:	e28d      	b.n	a32c <bloomFilterAddressCheck+0xf54>
    9e10:	b299      	uxth	r1, r3
    9e12:	4a48      	ldr	r2, [pc, #288]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9e14:	0049      	lsls	r1, r1, #1
    9e16:	404a      	eors	r2, r1
    9e18:	b292      	uxth	r2, r2
    9e1a:	0059      	lsls	r1, r3, #1
    9e1c:	041b      	lsls	r3, r3, #16
    9e1e:	d500      	bpl.n	9e22 <bloomFilterAddressCheck+0xa4a>
    9e20:	e282      	b.n	a328 <bloomFilterAddressCheck+0xf50>
    9e22:	b28a      	uxth	r2, r1
    9e24:	4b43      	ldr	r3, [pc, #268]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9e26:	0052      	lsls	r2, r2, #1
    9e28:	4053      	eors	r3, r2
    9e2a:	b29b      	uxth	r3, r3
    9e2c:	004a      	lsls	r2, r1, #1
    9e2e:	0409      	lsls	r1, r1, #16
    9e30:	d500      	bpl.n	9e34 <bloomFilterAddressCheck+0xa5c>
    9e32:	e277      	b.n	a324 <bloomFilterAddressCheck+0xf4c>
    9e34:	b291      	uxth	r1, r2
    9e36:	4b3f      	ldr	r3, [pc, #252]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9e38:	0049      	lsls	r1, r1, #1
    9e3a:	404b      	eors	r3, r1
    9e3c:	b29b      	uxth	r3, r3
    9e3e:	0051      	lsls	r1, r2, #1
    9e40:	0412      	lsls	r2, r2, #16
    9e42:	d500      	bpl.n	9e46 <bloomFilterAddressCheck+0xa6e>
    9e44:	e26c      	b.n	a320 <bloomFilterAddressCheck+0xf48>
    9e46:	b28a      	uxth	r2, r1
    9e48:	4b3a      	ldr	r3, [pc, #232]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9e4a:	0052      	lsls	r2, r2, #1
    9e4c:	4053      	eors	r3, r2
    9e4e:	b29b      	uxth	r3, r3
    9e50:	004a      	lsls	r2, r1, #1
    9e52:	0409      	lsls	r1, r1, #16
    9e54:	d500      	bpl.n	9e58 <bloomFilterAddressCheck+0xa80>
    9e56:	e261      	b.n	a31c <bloomFilterAddressCheck+0xf44>
    9e58:	b291      	uxth	r1, r2
    9e5a:	4b36      	ldr	r3, [pc, #216]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9e5c:	0049      	lsls	r1, r1, #1
    9e5e:	404b      	eors	r3, r1
    9e60:	b29b      	uxth	r3, r3
    9e62:	0051      	lsls	r1, r2, #1
    9e64:	0412      	lsls	r2, r2, #16
    9e66:	d500      	bpl.n	9e6a <bloomFilterAddressCheck+0xa92>
    9e68:	e242      	b.n	a2f0 <bloomFilterAddressCheck+0xf18>
    9e6a:	b28a      	uxth	r2, r1
    9e6c:	4b31      	ldr	r3, [pc, #196]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9e6e:	0052      	lsls	r2, r2, #1
    9e70:	4053      	eors	r3, r2
    9e72:	b29b      	uxth	r3, r3
    9e74:	004a      	lsls	r2, r1, #1
    9e76:	0409      	lsls	r1, r1, #16
    9e78:	d500      	bpl.n	9e7c <bloomFilterAddressCheck+0xaa4>
    9e7a:	e243      	b.n	a304 <bloomFilterAddressCheck+0xf2c>
    9e7c:	b291      	uxth	r1, r2
    9e7e:	4b2d      	ldr	r3, [pc, #180]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9e80:	0049      	lsls	r1, r1, #1
    9e82:	404b      	eors	r3, r1
    9e84:	b29b      	uxth	r3, r3
    9e86:	0055      	lsls	r5, r2, #1
    9e88:	0412      	lsls	r2, r2, #16
    9e8a:	d500      	bpl.n	9e8e <bloomFilterAddressCheck+0xab6>
    9e8c:	e244      	b.n	a318 <bloomFilterAddressCheck+0xf40>
    9e8e:	9b01      	ldr	r3, [sp, #4]
    9e90:	4a28      	ldr	r2, [pc, #160]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9e92:	406b      	eors	r3, r5
    9e94:	b21d      	sxth	r5, r3
    9e96:	b2ab      	uxth	r3, r5
    9e98:	005b      	lsls	r3, r3, #1
    9e9a:	405a      	eors	r2, r3
    9e9c:	b292      	uxth	r2, r2
    9e9e:	2d00      	cmp	r5, #0
    9ea0:	da00      	bge.n	9ea4 <bloomFilterAddressCheck+0xacc>
    9ea2:	e2a7      	b.n	a3f4 <bloomFilterAddressCheck+0x101c>
    9ea4:	b299      	uxth	r1, r3
    9ea6:	4a23      	ldr	r2, [pc, #140]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9ea8:	0049      	lsls	r1, r1, #1
    9eaa:	404a      	eors	r2, r1
    9eac:	b292      	uxth	r2, r2
    9eae:	0059      	lsls	r1, r3, #1
    9eb0:	041b      	lsls	r3, r3, #16
    9eb2:	d500      	bpl.n	9eb6 <bloomFilterAddressCheck+0xade>
    9eb4:	e29c      	b.n	a3f0 <bloomFilterAddressCheck+0x1018>
    9eb6:	b28a      	uxth	r2, r1
    9eb8:	4b1e      	ldr	r3, [pc, #120]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9eba:	0052      	lsls	r2, r2, #1
    9ebc:	4053      	eors	r3, r2
    9ebe:	b29b      	uxth	r3, r3
    9ec0:	004a      	lsls	r2, r1, #1
    9ec2:	0409      	lsls	r1, r1, #16
    9ec4:	d500      	bpl.n	9ec8 <bloomFilterAddressCheck+0xaf0>
    9ec6:	e291      	b.n	a3ec <bloomFilterAddressCheck+0x1014>
    9ec8:	b291      	uxth	r1, r2
    9eca:	4b1a      	ldr	r3, [pc, #104]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9ecc:	0049      	lsls	r1, r1, #1
    9ece:	404b      	eors	r3, r1
    9ed0:	b29b      	uxth	r3, r3
    9ed2:	0051      	lsls	r1, r2, #1
    9ed4:	0412      	lsls	r2, r2, #16
    9ed6:	d500      	bpl.n	9eda <bloomFilterAddressCheck+0xb02>
    9ed8:	e286      	b.n	a3e8 <bloomFilterAddressCheck+0x1010>
    9eda:	b28a      	uxth	r2, r1
    9edc:	4b15      	ldr	r3, [pc, #84]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9ede:	0052      	lsls	r2, r2, #1
    9ee0:	4053      	eors	r3, r2
    9ee2:	b29b      	uxth	r3, r3
    9ee4:	004a      	lsls	r2, r1, #1
    9ee6:	0409      	lsls	r1, r1, #16
    9ee8:	d500      	bpl.n	9eec <bloomFilterAddressCheck+0xb14>
    9eea:	e27b      	b.n	a3e4 <bloomFilterAddressCheck+0x100c>
    9eec:	b291      	uxth	r1, r2
    9eee:	4b11      	ldr	r3, [pc, #68]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9ef0:	0049      	lsls	r1, r1, #1
    9ef2:	404b      	eors	r3, r1
    9ef4:	b29b      	uxth	r3, r3
    9ef6:	0051      	lsls	r1, r2, #1
    9ef8:	0412      	lsls	r2, r2, #16
    9efa:	d500      	bpl.n	9efe <bloomFilterAddressCheck+0xb26>
    9efc:	e270      	b.n	a3e0 <bloomFilterAddressCheck+0x1008>
    9efe:	b28a      	uxth	r2, r1
    9f00:	4b0c      	ldr	r3, [pc, #48]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9f02:	0052      	lsls	r2, r2, #1
    9f04:	4053      	eors	r3, r2
    9f06:	b29b      	uxth	r3, r3
    9f08:	004a      	lsls	r2, r1, #1
    9f0a:	0409      	lsls	r1, r1, #16
    9f0c:	d500      	bpl.n	9f10 <bloomFilterAddressCheck+0xb38>
    9f0e:	e265      	b.n	a3dc <bloomFilterAddressCheck+0x1004>
    9f10:	b291      	uxth	r1, r2
    9f12:	4b08      	ldr	r3, [pc, #32]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9f14:	0049      	lsls	r1, r1, #1
    9f16:	404b      	eors	r3, r1
    9f18:	b29b      	uxth	r3, r3
    9f1a:	0055      	lsls	r5, r2, #1
    9f1c:	0412      	lsls	r2, r2, #16
    9f1e:	d500      	bpl.n	9f22 <bloomFilterAddressCheck+0xb4a>
    9f20:	e25a      	b.n	a3d8 <bloomFilterAddressCheck+0x1000>
    9f22:	9b02      	ldr	r3, [sp, #8]
    9f24:	4a03      	ldr	r2, [pc, #12]	; (9f34 <bloomFilterAddressCheck+0xb5c>)
    9f26:	406b      	eors	r3, r5
    9f28:	b21d      	sxth	r5, r3
    9f2a:	b2ab      	uxth	r3, r5
    9f2c:	005b      	lsls	r3, r3, #1
    9f2e:	405a      	eors	r2, r3
    9f30:	b292      	uxth	r2, r2
    9f32:	e001      	b.n	9f38 <bloomFilterAddressCheck+0xb60>
    9f34:	ffff8005 	.word	0xffff8005
    9f38:	2d00      	cmp	r5, #0
    9f3a:	da00      	bge.n	9f3e <bloomFilterAddressCheck+0xb66>
    9f3c:	e24a      	b.n	a3d4 <bloomFilterAddressCheck+0xffc>
    9f3e:	b299      	uxth	r1, r3
    9f40:	4ae8      	ldr	r2, [pc, #928]	; (a2e4 <bloomFilterAddressCheck+0xf0c>)
    9f42:	0049      	lsls	r1, r1, #1
    9f44:	404a      	eors	r2, r1
    9f46:	b292      	uxth	r2, r2
    9f48:	0059      	lsls	r1, r3, #1
    9f4a:	041b      	lsls	r3, r3, #16
    9f4c:	d500      	bpl.n	9f50 <bloomFilterAddressCheck+0xb78>
    9f4e:	e23f      	b.n	a3d0 <bloomFilterAddressCheck+0xff8>
    9f50:	b28a      	uxth	r2, r1
    9f52:	4be4      	ldr	r3, [pc, #912]	; (a2e4 <bloomFilterAddressCheck+0xf0c>)
    9f54:	0052      	lsls	r2, r2, #1
    9f56:	4053      	eors	r3, r2
    9f58:	b29b      	uxth	r3, r3
    9f5a:	004a      	lsls	r2, r1, #1
    9f5c:	0409      	lsls	r1, r1, #16
    9f5e:	d500      	bpl.n	9f62 <bloomFilterAddressCheck+0xb8a>
    9f60:	e234      	b.n	a3cc <bloomFilterAddressCheck+0xff4>
    9f62:	b291      	uxth	r1, r2
    9f64:	4bdf      	ldr	r3, [pc, #892]	; (a2e4 <bloomFilterAddressCheck+0xf0c>)
    9f66:	0049      	lsls	r1, r1, #1
    9f68:	404b      	eors	r3, r1
    9f6a:	b29b      	uxth	r3, r3
    9f6c:	0051      	lsls	r1, r2, #1
    9f6e:	0412      	lsls	r2, r2, #16
    9f70:	d500      	bpl.n	9f74 <bloomFilterAddressCheck+0xb9c>
    9f72:	e229      	b.n	a3c8 <bloomFilterAddressCheck+0xff0>
    9f74:	b28a      	uxth	r2, r1
    9f76:	4bdb      	ldr	r3, [pc, #876]	; (a2e4 <bloomFilterAddressCheck+0xf0c>)
    9f78:	0052      	lsls	r2, r2, #1
    9f7a:	4053      	eors	r3, r2
    9f7c:	b29b      	uxth	r3, r3
    9f7e:	004a      	lsls	r2, r1, #1
    9f80:	0409      	lsls	r1, r1, #16
    9f82:	d500      	bpl.n	9f86 <bloomFilterAddressCheck+0xbae>
    9f84:	e21e      	b.n	a3c4 <bloomFilterAddressCheck+0xfec>
    9f86:	b291      	uxth	r1, r2
    9f88:	4bd6      	ldr	r3, [pc, #856]	; (a2e4 <bloomFilterAddressCheck+0xf0c>)
    9f8a:	0049      	lsls	r1, r1, #1
    9f8c:	404b      	eors	r3, r1
    9f8e:	b29b      	uxth	r3, r3
    9f90:	0051      	lsls	r1, r2, #1
    9f92:	0412      	lsls	r2, r2, #16
    9f94:	d500      	bpl.n	9f98 <bloomFilterAddressCheck+0xbc0>
    9f96:	e1ff      	b.n	a398 <bloomFilterAddressCheck+0xfc0>
    9f98:	b28a      	uxth	r2, r1
    9f9a:	4bd2      	ldr	r3, [pc, #840]	; (a2e4 <bloomFilterAddressCheck+0xf0c>)
    9f9c:	0052      	lsls	r2, r2, #1
    9f9e:	4053      	eors	r3, r2
    9fa0:	b29b      	uxth	r3, r3
    9fa2:	0048      	lsls	r0, r1, #1
    9fa4:	040a      	lsls	r2, r1, #16
    9fa6:	d500      	bpl.n	9faa <bloomFilterAddressCheck+0xbd2>
    9fa8:	e200      	b.n	a3ac <bloomFilterAddressCheck+0xfd4>
    9faa:	b282      	uxth	r2, r0
    9fac:	4bcd      	ldr	r3, [pc, #820]	; (a2e4 <bloomFilterAddressCheck+0xf0c>)
    9fae:	0052      	lsls	r2, r2, #1
    9fb0:	4053      	eors	r3, r2
    9fb2:	b29b      	uxth	r3, r3
    9fb4:	0042      	lsls	r2, r0, #1
    9fb6:	0401      	lsls	r1, r0, #16
    9fb8:	d500      	bpl.n	9fbc <bloomFilterAddressCheck+0xbe4>
    9fba:	e201      	b.n	a3c0 <bloomFilterAddressCheck+0xfe8>
    9fbc:	4653      	mov	r3, sl
    9fbe:	4053      	eors	r3, r2
    9fc0:	b21a      	sxth	r2, r3
    9fc2:	b291      	uxth	r1, r2
    9fc4:	4bc7      	ldr	r3, [pc, #796]	; (a2e4 <bloomFilterAddressCheck+0xf0c>)
    9fc6:	0049      	lsls	r1, r1, #1
    9fc8:	404b      	eors	r3, r1
    9fca:	b298      	uxth	r0, r3
    9fcc:	b28b      	uxth	r3, r1
    9fce:	2a00      	cmp	r2, #0
    9fd0:	da00      	bge.n	9fd4 <bloomFilterAddressCheck+0xbfc>
    9fd2:	e21b      	b.n	a40c <bloomFilterAddressCheck+0x1034>
    9fd4:	4ac3      	ldr	r2, [pc, #780]	; (a2e4 <bloomFilterAddressCheck+0xf0c>)
    9fd6:	b299      	uxth	r1, r3
    9fd8:	0049      	lsls	r1, r1, #1
    9fda:	4051      	eors	r1, r2
    9fdc:	005a      	lsls	r2, r3, #1
    9fde:	b289      	uxth	r1, r1
    9fe0:	b292      	uxth	r2, r2
    9fe2:	041b      	lsls	r3, r3, #16
    9fe4:	d500      	bpl.n	9fe8 <bloomFilterAddressCheck+0xc10>
    9fe6:	e20f      	b.n	a408 <bloomFilterAddressCheck+0x1030>
    9fe8:	4bbe      	ldr	r3, [pc, #760]	; (a2e4 <bloomFilterAddressCheck+0xf0c>)
    9fea:	b291      	uxth	r1, r2
    9fec:	0049      	lsls	r1, r1, #1
    9fee:	4059      	eors	r1, r3
    9ff0:	0053      	lsls	r3, r2, #1
    9ff2:	b289      	uxth	r1, r1
    9ff4:	b29b      	uxth	r3, r3
    9ff6:	0412      	lsls	r2, r2, #16
    9ff8:	d500      	bpl.n	9ffc <bloomFilterAddressCheck+0xc24>
    9ffa:	e203      	b.n	a404 <bloomFilterAddressCheck+0x102c>
    9ffc:	4ab9      	ldr	r2, [pc, #740]	; (a2e4 <bloomFilterAddressCheck+0xf0c>)
    9ffe:	b299      	uxth	r1, r3
    a000:	0049      	lsls	r1, r1, #1
    a002:	4051      	eors	r1, r2
    a004:	005a      	lsls	r2, r3, #1
    a006:	b289      	uxth	r1, r1
    a008:	b292      	uxth	r2, r2
    a00a:	041b      	lsls	r3, r3, #16
    a00c:	d500      	bpl.n	a010 <bloomFilterAddressCheck+0xc38>
    a00e:	e1f7      	b.n	a400 <bloomFilterAddressCheck+0x1028>
    a010:	4bb4      	ldr	r3, [pc, #720]	; (a2e4 <bloomFilterAddressCheck+0xf0c>)
    a012:	b291      	uxth	r1, r2
    a014:	0049      	lsls	r1, r1, #1
    a016:	4059      	eors	r1, r3
    a018:	0053      	lsls	r3, r2, #1
    a01a:	b289      	uxth	r1, r1
    a01c:	b29b      	uxth	r3, r3
    a01e:	0412      	lsls	r2, r2, #16
    a020:	d500      	bpl.n	a024 <bloomFilterAddressCheck+0xc4c>
    a022:	e1eb      	b.n	a3fc <bloomFilterAddressCheck+0x1024>
    a024:	4aaf      	ldr	r2, [pc, #700]	; (a2e4 <bloomFilterAddressCheck+0xf0c>)
    a026:	b299      	uxth	r1, r3
    a028:	0049      	lsls	r1, r1, #1
    a02a:	4051      	eors	r1, r2
    a02c:	005a      	lsls	r2, r3, #1
    a02e:	b289      	uxth	r1, r1
    a030:	b292      	uxth	r2, r2
    a032:	041b      	lsls	r3, r3, #16
    a034:	d500      	bpl.n	a038 <bloomFilterAddressCheck+0xc60>
    a036:	e1df      	b.n	a3f8 <bloomFilterAddressCheck+0x1020>
    a038:	b293      	uxth	r3, r2
    a03a:	4caa      	ldr	r4, [pc, #680]	; (a2e4 <bloomFilterAddressCheck+0xf0c>)
    a03c:	005b      	lsls	r3, r3, #1
    a03e:	405c      	eors	r4, r3
    a040:	b2a1      	uxth	r1, r4
    a042:	0054      	lsls	r4, r2, #1
    a044:	b2a4      	uxth	r4, r4
    a046:	0413      	lsls	r3, r2, #16
    a048:	d500      	bpl.n	a04c <bloomFilterAddressCheck+0xc74>
    a04a:	e149      	b.n	a2e0 <bloomFilterAddressCheck+0xf08>
    a04c:	b223      	sxth	r3, r4
    a04e:	b2a2      	uxth	r2, r4
    a050:	469b      	mov	fp, r3
    a052:	4ba4      	ldr	r3, [pc, #656]	; (a2e4 <bloomFilterAddressCheck+0xf0c>)
    a054:	0052      	lsls	r2, r2, #1
    a056:	4053      	eors	r3, r2
    a058:	00f5      	lsls	r5, r6, #3
    a05a:	b29b      	uxth	r3, r3
    a05c:	0064      	lsls	r4, r4, #1
    a05e:	3d01      	subs	r5, #1
    a060:	4698      	mov	r8, r3
    a062:	b2a4      	uxth	r4, r4
    a064:	b2ed      	uxtb	r5, r5
    a066:	2f00      	cmp	r7, #0
    a068:	da00      	bge.n	a06c <bloomFilterAddressCheck+0xc94>
    a06a:	e136      	b.n	a2da <bloomFilterAddressCheck+0xf02>
    a06c:	4648      	mov	r0, r9
    a06e:	4b9e      	ldr	r3, [pc, #632]	; (a2e8 <bloomFilterAddressCheck+0xf10>)
    a070:	b280      	uxth	r0, r0
    a072:	0029      	movs	r1, r5
    a074:	469a      	mov	sl, r3
    a076:	4798      	blx	r3
    a078:	465b      	mov	r3, fp
    a07a:	4689      	mov	r9, r1
    a07c:	2b00      	cmp	r3, #0
    a07e:	da00      	bge.n	a082 <bloomFilterAddressCheck+0xcaa>
    a080:	e129      	b.n	a2d6 <bloomFilterAddressCheck+0xefe>
    a082:	b2a0      	uxth	r0, r4
    a084:	0029      	movs	r1, r5
    a086:	47d0      	blx	sl
    a088:	b2cb      	uxtb	r3, r1
    a08a:	08db      	lsrs	r3, r3, #3
    a08c:	9f03      	ldr	r7, [sp, #12]
    a08e:	3301      	adds	r3, #1
    a090:	1af3      	subs	r3, r6, r3
    a092:	466a      	mov	r2, sp
    a094:	5cf8      	ldrb	r0, [r7, r3]
    a096:	464b      	mov	r3, r9
    a098:	7113      	strb	r3, [r2, #4]
    a09a:	7913      	ldrb	r3, [r2, #4]
    a09c:	2201      	movs	r2, #1
    a09e:	08db      	lsrs	r3, r3, #3
    a0a0:	3301      	adds	r3, #1
    a0a2:	1af6      	subs	r6, r6, r3
    a0a4:	2407      	movs	r4, #7
    a0a6:	464b      	mov	r3, r9
    a0a8:	0015      	movs	r5, r2
    a0aa:	4023      	ands	r3, r4
    a0ac:	409d      	lsls	r5, r3
    a0ae:	5dbb      	ldrb	r3, [r7, r6]
    a0b0:	421d      	tst	r5, r3
    a0b2:	d006      	beq.n	a0c2 <bloomFilterAddressCheck+0xcea>
    a0b4:	4021      	ands	r1, r4
    a0b6:	408a      	lsls	r2, r1
    a0b8:	4002      	ands	r2, r0
    a0ba:	1e50      	subs	r0, r2, #1
    a0bc:	4182      	sbcs	r2, r0
    a0be:	b2d3      	uxtb	r3, r2
    a0c0:	9300      	str	r3, [sp, #0]
    a0c2:	9800      	ldr	r0, [sp, #0]
    a0c4:	b007      	add	sp, #28
    a0c6:	bc3c      	pop	{r2, r3, r4, r5}
    a0c8:	4690      	mov	r8, r2
    a0ca:	4699      	mov	r9, r3
    a0cc:	46a2      	mov	sl, r4
    a0ce:	46ab      	mov	fp, r5
    a0d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a0d2:	1c1a      	adds	r2, r3, #0
    a0d4:	e4ef      	b.n	9ab6 <bloomFilterAddressCheck+0x6de>
    a0d6:	1c08      	adds	r0, r1, #0
    a0d8:	f7ff f9a2 	bl	9420 <bloomFilterAddressCheck+0x48>
    a0dc:	1c0c      	adds	r4, r1, #0
    a0de:	b2a0      	uxth	r0, r4
    a0e0:	4982      	ldr	r1, [pc, #520]	; (a2ec <bloomFilterAddressCheck+0xf14>)
    a0e2:	0040      	lsls	r0, r0, #1
    a0e4:	4041      	eors	r1, r0
    a0e6:	b289      	uxth	r1, r1
    a0e8:	0060      	lsls	r0, r4, #1
    a0ea:	0423      	lsls	r3, r4, #16
    a0ec:	d401      	bmi.n	a0f2 <bloomFilterAddressCheck+0xd1a>
    a0ee:	f7ff f9ac 	bl	944a <bloomFilterAddressCheck+0x72>
    a0f2:	1c08      	adds	r0, r1, #0
    a0f4:	b284      	uxth	r4, r0
    a0f6:	497d      	ldr	r1, [pc, #500]	; (a2ec <bloomFilterAddressCheck+0xf14>)
    a0f8:	0064      	lsls	r4, r4, #1
    a0fa:	4061      	eors	r1, r4
    a0fc:	b289      	uxth	r1, r1
    a0fe:	0044      	lsls	r4, r0, #1
    a100:	0403      	lsls	r3, r0, #16
    a102:	d401      	bmi.n	a108 <bloomFilterAddressCheck+0xd30>
    a104:	f7ff f9ab 	bl	945e <bloomFilterAddressCheck+0x86>
    a108:	1c0c      	adds	r4, r1, #0
    a10a:	b2a0      	uxth	r0, r4
    a10c:	4977      	ldr	r1, [pc, #476]	; (a2ec <bloomFilterAddressCheck+0xf14>)
    a10e:	0040      	lsls	r0, r0, #1
    a110:	4041      	eors	r1, r0
    a112:	b289      	uxth	r1, r1
    a114:	0060      	lsls	r0, r4, #1
    a116:	0423      	lsls	r3, r4, #16
    a118:	d401      	bmi.n	a11e <bloomFilterAddressCheck+0xd46>
    a11a:	f7ff f9aa 	bl	9472 <bloomFilterAddressCheck+0x9a>
    a11e:	1c08      	adds	r0, r1, #0
    a120:	b284      	uxth	r4, r0
    a122:	4972      	ldr	r1, [pc, #456]	; (a2ec <bloomFilterAddressCheck+0xf14>)
    a124:	0064      	lsls	r4, r4, #1
    a126:	4061      	eors	r1, r4
    a128:	b289      	uxth	r1, r1
    a12a:	0044      	lsls	r4, r0, #1
    a12c:	0403      	lsls	r3, r0, #16
    a12e:	d401      	bmi.n	a134 <bloomFilterAddressCheck+0xd5c>
    a130:	f7ff f9a9 	bl	9486 <bloomFilterAddressCheck+0xae>
    a134:	1c0c      	adds	r4, r1, #0
    a136:	b2a0      	uxth	r0, r4
    a138:	496c      	ldr	r1, [pc, #432]	; (a2ec <bloomFilterAddressCheck+0xf14>)
    a13a:	0040      	lsls	r0, r0, #1
    a13c:	4041      	eors	r1, r0
    a13e:	b289      	uxth	r1, r1
    a140:	0060      	lsls	r0, r4, #1
    a142:	0423      	lsls	r3, r4, #16
    a144:	d401      	bmi.n	a14a <bloomFilterAddressCheck+0xd72>
    a146:	f7ff f9a8 	bl	949a <bloomFilterAddressCheck+0xc2>
    a14a:	1c08      	adds	r0, r1, #0
    a14c:	f7ff f9a5 	bl	949a <bloomFilterAddressCheck+0xc2>
    a150:	1c0d      	adds	r5, r1, #0
    a152:	f7ff f9af 	bl	94b4 <bloomFilterAddressCheck+0xdc>
    a156:	1c01      	adds	r1, r0, #0
    a158:	b28d      	uxth	r5, r1
    a15a:	4864      	ldr	r0, [pc, #400]	; (a2ec <bloomFilterAddressCheck+0xf14>)
    a15c:	006d      	lsls	r5, r5, #1
    a15e:	4045      	eors	r5, r0
    a160:	b2ad      	uxth	r5, r5
    a162:	0048      	lsls	r0, r1, #1
    a164:	040b      	lsls	r3, r1, #16
    a166:	d401      	bmi.n	a16c <bloomFilterAddressCheck+0xd94>
    a168:	f7ff f9b9 	bl	94de <bloomFilterAddressCheck+0x106>
    a16c:	1c28      	adds	r0, r5, #0
    a16e:	b285      	uxth	r5, r0
    a170:	495e      	ldr	r1, [pc, #376]	; (a2ec <bloomFilterAddressCheck+0xf14>)
    a172:	006d      	lsls	r5, r5, #1
    a174:	4069      	eors	r1, r5
    a176:	b289      	uxth	r1, r1
    a178:	0045      	lsls	r5, r0, #1
    a17a:	0403      	lsls	r3, r0, #16
    a17c:	d401      	bmi.n	a182 <bloomFilterAddressCheck+0xdaa>
    a17e:	f7ff f9b8 	bl	94f2 <bloomFilterAddressCheck+0x11a>
    a182:	1c0d      	adds	r5, r1, #0
    a184:	b2a8      	uxth	r0, r5
    a186:	4959      	ldr	r1, [pc, #356]	; (a2ec <bloomFilterAddressCheck+0xf14>)
    a188:	0040      	lsls	r0, r0, #1
    a18a:	4041      	eors	r1, r0
    a18c:	b289      	uxth	r1, r1
    a18e:	0068      	lsls	r0, r5, #1
    a190:	042b      	lsls	r3, r5, #16
    a192:	d401      	bmi.n	a198 <bloomFilterAddressCheck+0xdc0>
    a194:	f7ff f9b7 	bl	9506 <bloomFilterAddressCheck+0x12e>
    a198:	1c08      	adds	r0, r1, #0
    a19a:	b285      	uxth	r5, r0
    a19c:	4953      	ldr	r1, [pc, #332]	; (a2ec <bloomFilterAddressCheck+0xf14>)
    a19e:	006d      	lsls	r5, r5, #1
    a1a0:	4069      	eors	r1, r5
    a1a2:	b289      	uxth	r1, r1
    a1a4:	0045      	lsls	r5, r0, #1
    a1a6:	0403      	lsls	r3, r0, #16
    a1a8:	d401      	bmi.n	a1ae <bloomFilterAddressCheck+0xdd6>
    a1aa:	f7ff f9b6 	bl	951a <bloomFilterAddressCheck+0x142>
    a1ae:	1c0d      	adds	r5, r1, #0
    a1b0:	b2a8      	uxth	r0, r5
    a1b2:	494e      	ldr	r1, [pc, #312]	; (a2ec <bloomFilterAddressCheck+0xf14>)
    a1b4:	0040      	lsls	r0, r0, #1
    a1b6:	4041      	eors	r1, r0
    a1b8:	b289      	uxth	r1, r1
    a1ba:	0068      	lsls	r0, r5, #1
    a1bc:	042b      	lsls	r3, r5, #16
    a1be:	d401      	bmi.n	a1c4 <bloomFilterAddressCheck+0xdec>
    a1c0:	f7ff f9b5 	bl	952e <bloomFilterAddressCheck+0x156>
    a1c4:	1c08      	adds	r0, r1, #0
    a1c6:	b285      	uxth	r5, r0
    a1c8:	4948      	ldr	r1, [pc, #288]	; (a2ec <bloomFilterAddressCheck+0xf14>)
    a1ca:	006d      	lsls	r5, r5, #1
    a1cc:	4069      	eors	r1, r5
    a1ce:	b289      	uxth	r1, r1
    a1d0:	0045      	lsls	r5, r0, #1
    a1d2:	0403      	lsls	r3, r0, #16
    a1d4:	d401      	bmi.n	a1da <bloomFilterAddressCheck+0xe02>
    a1d6:	f7ff f9b4 	bl	9542 <bloomFilterAddressCheck+0x16a>
    a1da:	1c0d      	adds	r5, r1, #0
    a1dc:	f7ff f9b1 	bl	9542 <bloomFilterAddressCheck+0x16a>
    a1e0:	4689      	mov	r9, r1
    a1e2:	f7ff f9bc 	bl	955e <bloomFilterAddressCheck+0x186>
    a1e6:	4651      	mov	r1, sl
    a1e8:	f7ff f9c9 	bl	957e <bloomFilterAddressCheck+0x1a6>
    a1ec:	464d      	mov	r5, r9
    a1ee:	f7ff f9d3 	bl	9598 <bloomFilterAddressCheck+0x1c0>
    a1f2:	4689      	mov	r9, r1
    a1f4:	f7ff f9dd 	bl	95b2 <bloomFilterAddressCheck+0x1da>
    a1f8:	1c0d      	adds	r5, r1, #0
    a1fa:	f7ff f9e9 	bl	95d0 <bloomFilterAddressCheck+0x1f8>
    a1fe:	4689      	mov	r9, r1
    a200:	f7ff f9f3 	bl	95ea <bloomFilterAddressCheck+0x212>
    a204:	1c0d      	adds	r5, r1, #0
    a206:	f7ff f9ff 	bl	9608 <bloomFilterAddressCheck+0x230>
    a20a:	468a      	mov	sl, r1
    a20c:	f7ff fa09 	bl	9622 <bloomFilterAddressCheck+0x24a>
    a210:	464d      	mov	r5, r9
    a212:	f7ff fa19 	bl	9648 <bloomFilterAddressCheck+0x270>
    a216:	4655      	mov	r5, sl
    a218:	f7ff fa26 	bl	9668 <bloomFilterAddressCheck+0x290>
    a21c:	46d1      	mov	r9, sl
    a21e:	f7ff fa36 	bl	968e <bloomFilterAddressCheck+0x2b6>
    a222:	46aa      	mov	sl, r5
    a224:	f7ff fa43 	bl	96ae <bloomFilterAddressCheck+0x2d6>
    a228:	46a9      	mov	r9, r5
    a22a:	f7ff fa50 	bl	96ce <bloomFilterAddressCheck+0x2f6>
    a22e:	46aa      	mov	sl, r5
    a230:	f7ff fa5d 	bl	96ee <bloomFilterAddressCheck+0x316>
    a234:	46a9      	mov	r9, r5
    a236:	f7ff fa6a 	bl	970e <bloomFilterAddressCheck+0x336>
    a23a:	46aa      	mov	sl, r5
    a23c:	f7ff fa77 	bl	972e <bloomFilterAddressCheck+0x356>
    a240:	464d      	mov	r5, r9
    a242:	f7ff fa87 	bl	9754 <bloomFilterAddressCheck+0x37c>
    a246:	4655      	mov	r5, sl
    a248:	f7ff fa99 	bl	977e <bloomFilterAddressCheck+0x3a6>
    a24c:	46d1      	mov	r9, sl
    a24e:	f7ff faa7 	bl	97a0 <bloomFilterAddressCheck+0x3c8>
    a252:	46aa      	mov	sl, r5
    a254:	f7ff faba 	bl	97cc <bloomFilterAddressCheck+0x3f4>
    a258:	46a9      	mov	r9, r5
    a25a:	f7ff fac7 	bl	97ec <bloomFilterAddressCheck+0x414>
    a25e:	46aa      	mov	sl, r5
    a260:	f7ff fad4 	bl	980c <bloomFilterAddressCheck+0x434>
    a264:	46a9      	mov	r9, r5
    a266:	f7ff fae1 	bl	982c <bloomFilterAddressCheck+0x454>
    a26a:	46aa      	mov	sl, r5
    a26c:	f7ff faee 	bl	984c <bloomFilterAddressCheck+0x474>
    a270:	464d      	mov	r5, r9
    a272:	f7ff fafe 	bl	9872 <bloomFilterAddressCheck+0x49a>
    a276:	4655      	mov	r5, sl
    a278:	f7ff fb10 	bl	989c <bloomFilterAddressCheck+0x4c4>
    a27c:	46d1      	mov	r9, sl
    a27e:	f7ff fb1e 	bl	98be <bloomFilterAddressCheck+0x4e6>
    a282:	46aa      	mov	sl, r5
    a284:	f7ff fb2b 	bl	98de <bloomFilterAddressCheck+0x506>
    a288:	46a9      	mov	r9, r5
    a28a:	f7ff fb38 	bl	98fe <bloomFilterAddressCheck+0x526>
    a28e:	46aa      	mov	sl, r5
    a290:	f7ff fb45 	bl	991e <bloomFilterAddressCheck+0x546>
    a294:	46a9      	mov	r9, r5
    a296:	f7ff fb52 	bl	993e <bloomFilterAddressCheck+0x566>
    a29a:	46aa      	mov	sl, r5
    a29c:	f7ff fb5f 	bl	995e <bloomFilterAddressCheck+0x586>
    a2a0:	464d      	mov	r5, r9
    a2a2:	f7ff fb6f 	bl	9984 <bloomFilterAddressCheck+0x5ac>
    a2a6:	4655      	mov	r5, sl
    a2a8:	f7ff fb81 	bl	99ae <bloomFilterAddressCheck+0x5d6>
    a2ac:	46ca      	mov	sl, r9
    a2ae:	f7ff fb8f 	bl	99d0 <bloomFilterAddressCheck+0x5f8>
    a2b2:	46a9      	mov	r9, r5
    a2b4:	f7ff fb9c 	bl	99f0 <bloomFilterAddressCheck+0x618>
    a2b8:	46aa      	mov	sl, r5
    a2ba:	f7ff fba9 	bl	9a10 <bloomFilterAddressCheck+0x638>
    a2be:	46a9      	mov	r9, r5
    a2c0:	f7ff fbb6 	bl	9a30 <bloomFilterAddressCheck+0x658>
    a2c4:	46aa      	mov	sl, r5
    a2c6:	f7ff fbc3 	bl	9a50 <bloomFilterAddressCheck+0x678>
    a2ca:	46a9      	mov	r9, r5
    a2cc:	f7ff fbd0 	bl	9a70 <bloomFilterAddressCheck+0x698>
    a2d0:	1c2a      	adds	r2, r5, #0
    a2d2:	f7ff fbdf 	bl	9a94 <bloomFilterAddressCheck+0x6bc>
    a2d6:	4644      	mov	r4, r8
    a2d8:	e6d3      	b.n	a082 <bloomFilterAddressCheck+0xcaa>
    a2da:	466b      	mov	r3, sp
    a2dc:	8a98      	ldrh	r0, [r3, #20]
    a2de:	e6c6      	b.n	a06e <bloomFilterAddressCheck+0xc96>
    a2e0:	1c0c      	adds	r4, r1, #0
    a2e2:	e6b3      	b.n	a04c <bloomFilterAddressCheck+0xc74>
    a2e4:	ffff8005 	.word	0xffff8005
    a2e8:	0000d059 	.word	0x0000d059
    a2ec:	00001021 	.word	0x00001021
    a2f0:	1c19      	adds	r1, r3, #0
    a2f2:	b28a      	uxth	r2, r1
    a2f4:	4b52      	ldr	r3, [pc, #328]	; (a440 <bloomFilterAddressCheck+0x1068>)
    a2f6:	0052      	lsls	r2, r2, #1
    a2f8:	4053      	eors	r3, r2
    a2fa:	b29b      	uxth	r3, r3
    a2fc:	004a      	lsls	r2, r1, #1
    a2fe:	0409      	lsls	r1, r1, #16
    a300:	d400      	bmi.n	a304 <bloomFilterAddressCheck+0xf2c>
    a302:	e5bb      	b.n	9e7c <bloomFilterAddressCheck+0xaa4>
    a304:	1c1a      	adds	r2, r3, #0
    a306:	b291      	uxth	r1, r2
    a308:	4b4d      	ldr	r3, [pc, #308]	; (a440 <bloomFilterAddressCheck+0x1068>)
    a30a:	0049      	lsls	r1, r1, #1
    a30c:	404b      	eors	r3, r1
    a30e:	b29b      	uxth	r3, r3
    a310:	0055      	lsls	r5, r2, #1
    a312:	0412      	lsls	r2, r2, #16
    a314:	d400      	bmi.n	a318 <bloomFilterAddressCheck+0xf40>
    a316:	e5ba      	b.n	9e8e <bloomFilterAddressCheck+0xab6>
    a318:	1c1d      	adds	r5, r3, #0
    a31a:	e5b8      	b.n	9e8e <bloomFilterAddressCheck+0xab6>
    a31c:	1c1a      	adds	r2, r3, #0
    a31e:	e59b      	b.n	9e58 <bloomFilterAddressCheck+0xa80>
    a320:	1c19      	adds	r1, r3, #0
    a322:	e590      	b.n	9e46 <bloomFilterAddressCheck+0xa6e>
    a324:	1c1a      	adds	r2, r3, #0
    a326:	e585      	b.n	9e34 <bloomFilterAddressCheck+0xa5c>
    a328:	1c11      	adds	r1, r2, #0
    a32a:	e57a      	b.n	9e22 <bloomFilterAddressCheck+0xa4a>
    a32c:	1c0b      	adds	r3, r1, #0
    a32e:	e56f      	b.n	9e10 <bloomFilterAddressCheck+0xa38>
    a330:	1c1a      	adds	r2, r3, #0
    a332:	e562      	b.n	9dfa <bloomFilterAddressCheck+0xa22>
    a334:	1c19      	adds	r1, r3, #0
    a336:	e557      	b.n	9de8 <bloomFilterAddressCheck+0xa10>
    a338:	1c1a      	adds	r2, r3, #0
    a33a:	e54c      	b.n	9dd6 <bloomFilterAddressCheck+0x9fe>
    a33c:	1c19      	adds	r1, r3, #0
    a33e:	e541      	b.n	9dc4 <bloomFilterAddressCheck+0x9ec>
    a340:	1c1a      	adds	r2, r3, #0
    a342:	e536      	b.n	9db2 <bloomFilterAddressCheck+0x9da>
    a344:	1c19      	adds	r1, r3, #0
    a346:	e52b      	b.n	9da0 <bloomFilterAddressCheck+0x9c8>
    a348:	1c0a      	adds	r2, r1, #0
    a34a:	e520      	b.n	9d8e <bloomFilterAddressCheck+0x9b6>
    a34c:	1c13      	adds	r3, r2, #0
    a34e:	e515      	b.n	9d7c <bloomFilterAddressCheck+0x9a4>
    a350:	1c02      	adds	r2, r0, #0
    a352:	e509      	b.n	9d68 <bloomFilterAddressCheck+0x990>
    a354:	1c03      	adds	r3, r0, #0
    a356:	e4fd      	b.n	9d54 <bloomFilterAddressCheck+0x97c>
    a358:	1c02      	adds	r2, r0, #0
    a35a:	e4f1      	b.n	9d40 <bloomFilterAddressCheck+0x968>
    a35c:	1c03      	adds	r3, r0, #0
    a35e:	e4e5      	b.n	9d2c <bloomFilterAddressCheck+0x954>
    a360:	1c02      	adds	r2, r0, #0
    a362:	e4d9      	b.n	9d18 <bloomFilterAddressCheck+0x940>
    a364:	1c03      	adds	r3, r0, #0
    a366:	e4cd      	b.n	9d04 <bloomFilterAddressCheck+0x92c>
    a368:	1c02      	adds	r2, r0, #0
    a36a:	e4c1      	b.n	9cf0 <bloomFilterAddressCheck+0x918>
    a36c:	1c23      	adds	r3, r4, #0
    a36e:	e4b5      	b.n	9cdc <bloomFilterAddressCheck+0x904>
    a370:	1c22      	adds	r2, r4, #0
    a372:	e4a8      	b.n	9cc6 <bloomFilterAddressCheck+0x8ee>
    a374:	1c23      	adds	r3, r4, #0
    a376:	e49c      	b.n	9cb2 <bloomFilterAddressCheck+0x8da>
    a378:	1c22      	adds	r2, r4, #0
    a37a:	e490      	b.n	9c9e <bloomFilterAddressCheck+0x8c6>
    a37c:	1c23      	adds	r3, r4, #0
    a37e:	e484      	b.n	9c8a <bloomFilterAddressCheck+0x8b2>
    a380:	1c22      	adds	r2, r4, #0
    a382:	e478      	b.n	9c76 <bloomFilterAddressCheck+0x89e>
    a384:	1c23      	adds	r3, r4, #0
    a386:	e46c      	b.n	9c62 <bloomFilterAddressCheck+0x88a>
    a388:	1c22      	adds	r2, r4, #0
    a38a:	e460      	b.n	9c4e <bloomFilterAddressCheck+0x876>
    a38c:	1c2b      	adds	r3, r5, #0
    a38e:	e454      	b.n	9c3a <bloomFilterAddressCheck+0x862>
    a390:	1c2a      	adds	r2, r5, #0
    a392:	e447      	b.n	9c24 <bloomFilterAddressCheck+0x84c>
    a394:	1c2b      	adds	r3, r5, #0
    a396:	e43b      	b.n	9c10 <bloomFilterAddressCheck+0x838>
    a398:	1c19      	adds	r1, r3, #0
    a39a:	b28a      	uxth	r2, r1
    a39c:	4b28      	ldr	r3, [pc, #160]	; (a440 <bloomFilterAddressCheck+0x1068>)
    a39e:	0052      	lsls	r2, r2, #1
    a3a0:	4053      	eors	r3, r2
    a3a2:	b29b      	uxth	r3, r3
    a3a4:	0048      	lsls	r0, r1, #1
    a3a6:	040a      	lsls	r2, r1, #16
    a3a8:	d400      	bmi.n	a3ac <bloomFilterAddressCheck+0xfd4>
    a3aa:	e5fe      	b.n	9faa <bloomFilterAddressCheck+0xbd2>
    a3ac:	1c18      	adds	r0, r3, #0
    a3ae:	b282      	uxth	r2, r0
    a3b0:	4b23      	ldr	r3, [pc, #140]	; (a440 <bloomFilterAddressCheck+0x1068>)
    a3b2:	0052      	lsls	r2, r2, #1
    a3b4:	4053      	eors	r3, r2
    a3b6:	b29b      	uxth	r3, r3
    a3b8:	0042      	lsls	r2, r0, #1
    a3ba:	0401      	lsls	r1, r0, #16
    a3bc:	d400      	bmi.n	a3c0 <bloomFilterAddressCheck+0xfe8>
    a3be:	e5fd      	b.n	9fbc <bloomFilterAddressCheck+0xbe4>
    a3c0:	1c1a      	adds	r2, r3, #0
    a3c2:	e5fb      	b.n	9fbc <bloomFilterAddressCheck+0xbe4>
    a3c4:	1c1a      	adds	r2, r3, #0
    a3c6:	e5de      	b.n	9f86 <bloomFilterAddressCheck+0xbae>
    a3c8:	1c19      	adds	r1, r3, #0
    a3ca:	e5d3      	b.n	9f74 <bloomFilterAddressCheck+0xb9c>
    a3cc:	1c1a      	adds	r2, r3, #0
    a3ce:	e5c8      	b.n	9f62 <bloomFilterAddressCheck+0xb8a>
    a3d0:	1c11      	adds	r1, r2, #0
    a3d2:	e5bd      	b.n	9f50 <bloomFilterAddressCheck+0xb78>
    a3d4:	1c13      	adds	r3, r2, #0
    a3d6:	e5b2      	b.n	9f3e <bloomFilterAddressCheck+0xb66>
    a3d8:	1c1d      	adds	r5, r3, #0
    a3da:	e5a2      	b.n	9f22 <bloomFilterAddressCheck+0xb4a>
    a3dc:	1c1a      	adds	r2, r3, #0
    a3de:	e597      	b.n	9f10 <bloomFilterAddressCheck+0xb38>
    a3e0:	1c19      	adds	r1, r3, #0
    a3e2:	e58c      	b.n	9efe <bloomFilterAddressCheck+0xb26>
    a3e4:	1c1a      	adds	r2, r3, #0
    a3e6:	e581      	b.n	9eec <bloomFilterAddressCheck+0xb14>
    a3e8:	1c19      	adds	r1, r3, #0
    a3ea:	e576      	b.n	9eda <bloomFilterAddressCheck+0xb02>
    a3ec:	1c1a      	adds	r2, r3, #0
    a3ee:	e56b      	b.n	9ec8 <bloomFilterAddressCheck+0xaf0>
    a3f0:	1c11      	adds	r1, r2, #0
    a3f2:	e560      	b.n	9eb6 <bloomFilterAddressCheck+0xade>
    a3f4:	1c13      	adds	r3, r2, #0
    a3f6:	e555      	b.n	9ea4 <bloomFilterAddressCheck+0xacc>
    a3f8:	1c0a      	adds	r2, r1, #0
    a3fa:	e61d      	b.n	a038 <bloomFilterAddressCheck+0xc60>
    a3fc:	1c0b      	adds	r3, r1, #0
    a3fe:	e611      	b.n	a024 <bloomFilterAddressCheck+0xc4c>
    a400:	1c0a      	adds	r2, r1, #0
    a402:	e605      	b.n	a010 <bloomFilterAddressCheck+0xc38>
    a404:	1c0b      	adds	r3, r1, #0
    a406:	e5f9      	b.n	9ffc <bloomFilterAddressCheck+0xc24>
    a408:	1c0a      	adds	r2, r1, #0
    a40a:	e5ed      	b.n	9fe8 <bloomFilterAddressCheck+0xc10>
    a40c:	1c03      	adds	r3, r0, #0
    a40e:	e5e1      	b.n	9fd4 <bloomFilterAddressCheck+0xbfc>
    a410:	1c2a      	adds	r2, r5, #0
    a412:	f7ff fbf3 	bl	9bfc <bloomFilterAddressCheck+0x824>
    a416:	1c2b      	adds	r3, r5, #0
    a418:	f7ff fbe5 	bl	9be6 <bloomFilterAddressCheck+0x80e>
    a41c:	1c2a      	adds	r2, r5, #0
    a41e:	f7ff fbd7 	bl	9bd0 <bloomFilterAddressCheck+0x7f8>
    a422:	1c2b      	adds	r3, r5, #0
    a424:	f7ff fbc9 	bl	9bba <bloomFilterAddressCheck+0x7e2>
    a428:	1c2a      	adds	r2, r5, #0
    a42a:	f7ff fbbb 	bl	9ba4 <bloomFilterAddressCheck+0x7cc>
    a42e:	1c13      	adds	r3, r2, #0
    a430:	f7ff fbac 	bl	9b8c <bloomFilterAddressCheck+0x7b4>
    a434:	464a      	mov	r2, r9
    a436:	f7ff fb8e 	bl	9b56 <bloomFilterAddressCheck+0x77e>
    a43a:	1c2a      	adds	r2, r5, #0
    a43c:	f7ff fb4a 	bl	9ad4 <bloomFilterAddressCheck+0x6fc>
    a440:	ffff8005 	.word	0xffff8005

0000a444 <handleCommissiongMessage>:
    a444:	b510      	push	{r4, lr}
    a446:	780b      	ldrb	r3, [r1, #0]
    a448:	2b21      	cmp	r3, #33	; 0x21
    a44a:	d105      	bne.n	a458 <handleCommissiongMessage+0x14>
    a44c:	88c3      	ldrh	r3, [r0, #6]
    a44e:	2b00      	cmp	r3, #0
    a450:	d102      	bne.n	a458 <handleCommissiongMessage+0x14>
    a452:	784b      	ldrb	r3, [r1, #1]
    a454:	2b08      	cmp	r3, #8
    a456:	d000      	beq.n	a45a <handleCommissiongMessage+0x16>
    a458:	bd10      	pop	{r4, pc}
    a45a:	3102      	adds	r1, #2
    a45c:	2208      	movs	r2, #8
    a45e:	4b02      	ldr	r3, [pc, #8]	; (a468 <handleCommissiongMessage+0x24>)
    a460:	4802      	ldr	r0, [pc, #8]	; (a46c <handleCommissiongMessage+0x28>)
    a462:	4798      	blx	r3
    a464:	e7f8      	b.n	a458 <handleCommissiongMessage+0x14>
    a466:	46c0      	nop			; (mov r8, r8)
    a468:	0000e9e7 	.word	0x0000e9e7
    a46c:	20003770 	.word	0x20003770

0000a470 <MiApp_SubscribeDataIndicationCallback>:
    a470:	2800      	cmp	r0, #0
    a472:	d003      	beq.n	a47c <MiApp_SubscribeDataIndicationCallback+0xc>
    a474:	4b02      	ldr	r3, [pc, #8]	; (a480 <MiApp_SubscribeDataIndicationCallback+0x10>)
    a476:	6018      	str	r0, [r3, #0]
    a478:	2001      	movs	r0, #1
    a47a:	4770      	bx	lr
    a47c:	2000      	movs	r0, #0
    a47e:	e7fc      	b.n	a47a <MiApp_SubscribeDataIndicationCallback+0xa>
    a480:	20000b18 	.word	0x20000b18

0000a484 <prepareGenericHeader>:
    a484:	b510      	push	{r4, lr}
    a486:	2403      	movs	r4, #3
    a488:	7018      	strb	r0, [r3, #0]
    a48a:	7858      	ldrb	r0, [r3, #1]
    a48c:	809a      	strh	r2, [r3, #4]
    a48e:	43a0      	bics	r0, r4
    a490:	2401      	movs	r4, #1
    a492:	4304      	orrs	r4, r0
    a494:	20f7      	movs	r0, #247	; 0xf7
    a496:	4020      	ands	r0, r4
    a498:	2404      	movs	r4, #4
    a49a:	4320      	orrs	r0, r4
    a49c:	2447      	movs	r4, #71	; 0x47
    a49e:	4020      	ands	r0, r4
    a4a0:	7058      	strb	r0, [r3, #1]
    a4a2:	4802      	ldr	r0, [pc, #8]	; (a4ac <prepareGenericHeader+0x28>)
    a4a4:	80d9      	strh	r1, [r3, #6]
    a4a6:	8800      	ldrh	r0, [r0, #0]
    a4a8:	8058      	strh	r0, [r3, #2]
    a4aa:	bd10      	pop	{r4, pc}
    a4ac:	2000372c 	.word	0x2000372c

0000a4b0 <generalFrameConstruct>:
    a4b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a4b2:	000c      	movs	r4, r1
    a4b4:	7802      	ldrb	r2, [r0, #0]
    a4b6:	0003      	movs	r3, r0
    a4b8:	700a      	strb	r2, [r1, #0]
    a4ba:	7842      	ldrb	r2, [r0, #1]
    a4bc:	704a      	strb	r2, [r1, #1]
    a4be:	491d      	ldr	r1, [pc, #116]	; (a534 <generalFrameConstruct+0x84>)
    a4c0:	780a      	ldrb	r2, [r1, #0]
    a4c2:	3201      	adds	r2, #1
    a4c4:	b2d2      	uxtb	r2, r2
    a4c6:	70a2      	strb	r2, [r4, #2]
    a4c8:	700a      	strb	r2, [r1, #0]
    a4ca:	7842      	ldrb	r2, [r0, #1]
    a4cc:	0691      	lsls	r1, r2, #26
    a4ce:	d42b      	bmi.n	a528 <generalFrameConstruct+0x78>
    a4d0:	8842      	ldrh	r2, [r0, #2]
    a4d2:	2516      	movs	r5, #22
    a4d4:	70e2      	strb	r2, [r4, #3]
    a4d6:	8842      	ldrh	r2, [r0, #2]
    a4d8:	260e      	movs	r6, #14
    a4da:	0a12      	lsrs	r2, r2, #8
    a4dc:	7122      	strb	r2, [r4, #4]
    a4de:	8882      	ldrh	r2, [r0, #4]
    a4e0:	210a      	movs	r1, #10
    a4e2:	7162      	strb	r2, [r4, #5]
    a4e4:	8882      	ldrh	r2, [r0, #4]
    a4e6:	2709      	movs	r7, #9
    a4e8:	0a12      	lsrs	r2, r2, #8
    a4ea:	71a2      	strb	r2, [r4, #6]
    a4ec:	88c2      	ldrh	r2, [r0, #6]
    a4ee:	71e2      	strb	r2, [r4, #7]
    a4f0:	88c2      	ldrh	r2, [r0, #6]
    a4f2:	0a12      	lsrs	r2, r2, #8
    a4f4:	7222      	strb	r2, [r4, #8]
    a4f6:	7842      	ldrb	r2, [r0, #1]
    a4f8:	2009      	movs	r0, #9
    a4fa:	0752      	lsls	r2, r2, #29
    a4fc:	d513      	bpl.n	a526 <generalFrameConstruct+0x76>
    a4fe:	4a0e      	ldr	r2, [pc, #56]	; (a538 <generalFrameConstruct+0x88>)
    a500:	6810      	ldr	r0, [r2, #0]
    a502:	2220      	movs	r2, #32
    a504:	5c82      	ldrb	r2, [r0, r2]
    a506:	480d      	ldr	r0, [pc, #52]	; (a53c <generalFrameConstruct+0x8c>)
    a508:	741a      	strb	r2, [r3, #16]
    a50a:	6800      	ldr	r0, [r0, #0]
    a50c:	3314      	adds	r3, #20
    a50e:	6018      	str	r0, [r3, #0]
    a510:	55e2      	strb	r2, [r4, r7]
    a512:	1860      	adds	r0, r4, r1
    a514:	2204      	movs	r2, #4
    a516:	0019      	movs	r1, r3
    a518:	4f09      	ldr	r7, [pc, #36]	; (a540 <generalFrameConstruct+0x90>)
    a51a:	47b8      	blx	r7
    a51c:	19a0      	adds	r0, r4, r6
    a51e:	2208      	movs	r2, #8
    a520:	4908      	ldr	r1, [pc, #32]	; (a544 <generalFrameConstruct+0x94>)
    a522:	47b8      	blx	r7
    a524:	0028      	movs	r0, r5
    a526:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    a528:	2510      	movs	r5, #16
    a52a:	2608      	movs	r6, #8
    a52c:	2104      	movs	r1, #4
    a52e:	2703      	movs	r7, #3
    a530:	2003      	movs	r0, #3
    a532:	e7e2      	b.n	a4fa <generalFrameConstruct+0x4a>
    a534:	20003714 	.word	0x20003714
    a538:	200036fc 	.word	0x200036fc
    a53c:	20003788 	.word	0x20003788
    a540:	0000e9e7 	.word	0x0000e9e7
    a544:	2000014c 	.word	0x2000014c

0000a548 <frameTransmit>:
    a548:	b5f0      	push	{r4, r5, r6, r7, lr}
    a54a:	4657      	mov	r7, sl
    a54c:	464e      	mov	r6, r9
    a54e:	46de      	mov	lr, fp
    a550:	4645      	mov	r5, r8
    a552:	b5e0      	push	{r5, r6, r7, lr}
    a554:	b085      	sub	sp, #20
    a556:	4699      	mov	r9, r3
    a558:	ab0e      	add	r3, sp, #56	; 0x38
    a55a:	781e      	ldrb	r6, [r3, #0]
    a55c:	ab10      	add	r3, sp, #64	; 0x40
    a55e:	781b      	ldrb	r3, [r3, #0]
    a560:	0007      	movs	r7, r0
    a562:	469a      	mov	sl, r3
    a564:	2028      	movs	r0, #40	; 0x28
    a566:	4b45      	ldr	r3, [pc, #276]	; (a67c <frameTransmit+0x134>)
    a568:	4688      	mov	r8, r1
    a56a:	9203      	str	r2, [sp, #12]
    a56c:	4798      	blx	r3
    a56e:	1e04      	subs	r4, r0, #0
    a570:	d100      	bne.n	a574 <frameTransmit+0x2c>
    a572:	e081      	b.n	a678 <frameTransmit+0x130>
    a574:	2300      	movs	r3, #0
    a576:	7603      	strb	r3, [r0, #24]
    a578:	787b      	ldrb	r3, [r7, #1]
    a57a:	075b      	lsls	r3, r3, #29
    a57c:	d45b      	bmi.n	a636 <frameTransmit+0xee>
    a57e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    a580:	781a      	ldrb	r2, [r3, #0]
    a582:	785b      	ldrb	r3, [r3, #1]
    a584:	2e02      	cmp	r6, #2
    a586:	d06b      	beq.n	a660 <frameTransmit+0x118>
    a588:	2101      	movs	r1, #1
    a58a:	2200      	movs	r2, #0
    a58c:	2020      	movs	r0, #32
    a58e:	7e23      	ldrb	r3, [r4, #24]
    a590:	0149      	lsls	r1, r1, #5
    a592:	4383      	bics	r3, r0
    a594:	430b      	orrs	r3, r1
    a596:	2104      	movs	r1, #4
    a598:	0092      	lsls	r2, r2, #2
    a59a:	438b      	bics	r3, r1
    a59c:	4313      	orrs	r3, r2
    a59e:	2208      	movs	r2, #8
    a5a0:	4393      	bics	r3, r2
    a5a2:	7623      	strb	r3, [r4, #24]
    a5a4:	4b36      	ldr	r3, [pc, #216]	; (a680 <frameTransmit+0x138>)
    a5a6:	881a      	ldrh	r2, [r3, #0]
    a5a8:	4b36      	ldr	r3, [pc, #216]	; (a684 <frameTransmit+0x13c>)
    a5aa:	429a      	cmp	r2, r3
    a5ac:	d062      	beq.n	a674 <frameTransmit+0x12c>
    a5ae:	787a      	ldrb	r2, [r7, #1]
    a5b0:	2301      	movs	r3, #1
    a5b2:	4211      	tst	r1, r2
    a5b4:	d136      	bne.n	a624 <frameTransmit+0xdc>
    a5b6:	2221      	movs	r2, #33	; 0x21
    a5b8:	54a3      	strb	r3, [r4, r2]
    a5ba:	1eb3      	subs	r3, r6, #2
    a5bc:	425a      	negs	r2, r3
    a5be:	4153      	adcs	r3, r2
    a5c0:	2220      	movs	r2, #32
    a5c2:	2101      	movs	r1, #1
    a5c4:	54a3      	strb	r3, [r4, r2]
    a5c6:	7e23      	ldrb	r3, [r4, #24]
    a5c8:	089a      	lsrs	r2, r3, #2
    a5ca:	4051      	eors	r1, r2
    a5cc:	2201      	movs	r2, #1
    a5ce:	400a      	ands	r2, r1
    a5d0:	2140      	movs	r1, #64	; 0x40
    a5d2:	0192      	lsls	r2, r2, #6
    a5d4:	438b      	bics	r3, r1
    a5d6:	4313      	orrs	r3, r2
    a5d8:	2280      	movs	r2, #128	; 0x80
    a5da:	4252      	negs	r2, r2
    a5dc:	4313      	orrs	r3, r2
    a5de:	7623      	strb	r3, [r4, #24]
    a5e0:	887b      	ldrh	r3, [r7, #2]
    a5e2:	0027      	movs	r7, r4
    a5e4:	8463      	strh	r3, [r4, #34]	; 0x22
    a5e6:	464b      	mov	r3, r9
    a5e8:	3708      	adds	r7, #8
    a5ea:	6163      	str	r3, [r4, #20]
    a5ec:	0032      	movs	r2, r6
    a5ee:	990f      	ldr	r1, [sp, #60]	; 0x3c
    a5f0:	4b25      	ldr	r3, [pc, #148]	; (a688 <frameTransmit+0x140>)
    a5f2:	0038      	movs	r0, r7
    a5f4:	4798      	blx	r3
    a5f6:	9b11      	ldr	r3, [sp, #68]	; 0x44
    a5f8:	4652      	mov	r2, sl
    a5fa:	6123      	str	r3, [r4, #16]
    a5fc:	2325      	movs	r3, #37	; 0x25
    a5fe:	61e7      	str	r7, [r4, #28]
    a600:	54e2      	strb	r2, [r4, r3]
    a602:	9b03      	ldr	r3, [sp, #12]
    a604:	4821      	ldr	r0, [pc, #132]	; (a68c <frameTransmit+0x144>)
    a606:	4443      	add	r3, r8
    a608:	001d      	movs	r5, r3
    a60a:	2324      	movs	r3, #36	; 0x24
    a60c:	0021      	movs	r1, r4
    a60e:	54e5      	strb	r5, [r4, r3]
    a610:	4b1f      	ldr	r3, [pc, #124]	; (a690 <frameTransmit+0x148>)
    a612:	4798      	blx	r3
    a614:	2001      	movs	r0, #1
    a616:	b005      	add	sp, #20
    a618:	bc3c      	pop	{r2, r3, r4, r5}
    a61a:	4690      	mov	r8, r2
    a61c:	4699      	mov	r9, r3
    a61e:	46a2      	mov	sl, r4
    a620:	46ab      	mov	fp, r5
    a622:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a624:	2100      	movs	r1, #0
    a626:	4a1b      	ldr	r2, [pc, #108]	; (a694 <frameTransmit+0x14c>)
    a628:	7812      	ldrb	r2, [r2, #0]
    a62a:	3a06      	subs	r2, #6
    a62c:	b2d2      	uxtb	r2, r2
    a62e:	4293      	cmp	r3, r2
    a630:	4149      	adcs	r1, r1
    a632:	b2cb      	uxtb	r3, r1
    a634:	e7bf      	b.n	a5b6 <frameTransmit+0x6e>
    a636:	4b18      	ldr	r3, [pc, #96]	; (a698 <frameTransmit+0x150>)
    a638:	0030      	movs	r0, r6
    a63a:	4798      	blx	r3
    a63c:	464b      	mov	r3, r9
    a63e:	9000      	str	r0, [sp, #0]
    a640:	9a03      	ldr	r2, [sp, #12]
    a642:	4641      	mov	r1, r8
    a644:	0038      	movs	r0, r7
    a646:	4d15      	ldr	r5, [pc, #84]	; (a69c <frameTransmit+0x154>)
    a648:	47a8      	blx	r5
    a64a:	28ff      	cmp	r0, #255	; 0xff
    a64c:	d014      	beq.n	a678 <frameTransmit+0x130>
    a64e:	9b03      	ldr	r3, [sp, #12]
    a650:	181d      	adds	r5, r3, r0
    a652:	b2eb      	uxtb	r3, r5
    a654:	9303      	str	r3, [sp, #12]
    a656:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    a658:	781a      	ldrb	r2, [r3, #0]
    a65a:	785b      	ldrb	r3, [r3, #1]
    a65c:	2e02      	cmp	r6, #2
    a65e:	d193      	bne.n	a588 <frameTransmit+0x40>
    a660:	021b      	lsls	r3, r3, #8
    a662:	189b      	adds	r3, r3, r2
    a664:	4a07      	ldr	r2, [pc, #28]	; (a684 <frameTransmit+0x13c>)
    a666:	b29b      	uxth	r3, r3
    a668:	4293      	cmp	r3, r2
    a66a:	d000      	beq.n	a66e <frameTransmit+0x126>
    a66c:	e78c      	b.n	a588 <frameTransmit+0x40>
    a66e:	2100      	movs	r1, #0
    a670:	2201      	movs	r2, #1
    a672:	e78b      	b.n	a58c <frameTransmit+0x44>
    a674:	2300      	movs	r3, #0
    a676:	e79e      	b.n	a5b6 <frameTransmit+0x6e>
    a678:	2000      	movs	r0, #0
    a67a:	e7cc      	b.n	a616 <frameTransmit+0xce>
    a67c:	00006a79 	.word	0x00006a79
    a680:	20003740 	.word	0x20003740
    a684:	0000ffff 	.word	0x0000ffff
    a688:	0000e9e7 	.word	0x0000e9e7
    a68c:	20003734 	.word	0x20003734
    a690:	00006be5 	.word	0x00006be5
    a694:	20000b00 	.word	0x20000b00
    a698:	0000cb95 	.word	0x0000cb95
    a69c:	0000cbb9 	.word	0x0000cbb9

0000a6a0 <sendDataFrame>:
    a6a0:	b5f0      	push	{r4, r5, r6, r7, lr}
    a6a2:	464e      	mov	r6, r9
    a6a4:	4657      	mov	r7, sl
    a6a6:	4645      	mov	r5, r8
    a6a8:	46de      	mov	lr, fp
    a6aa:	b5e0      	push	{r5, r6, r7, lr}
    a6ac:	b091      	sub	sp, #68	; 0x44
    a6ae:	ab04      	add	r3, sp, #16
    a6b0:	469c      	mov	ip, r3
    a6b2:	270e      	movs	r7, #14
    a6b4:	4bc3      	ldr	r3, [pc, #780]	; (a9c4 <sendDataFrame+0x324>)
    a6b6:	4467      	add	r7, ip
    a6b8:	4699      	mov	r9, r3
    a6ba:	881b      	ldrh	r3, [r3, #0]
    a6bc:	b28d      	uxth	r5, r1
    a6be:	0006      	movs	r6, r0
    a6c0:	9202      	str	r2, [sp, #8]
    a6c2:	9703      	str	r7, [sp, #12]
    a6c4:	8039      	strh	r1, [r7, #0]
    a6c6:	42ab      	cmp	r3, r5
    a6c8:	d100      	bne.n	a6cc <sendDataFrame+0x2c>
    a6ca:	e119      	b.n	a900 <sendDataFrame+0x260>
    a6cc:	2800      	cmp	r0, #0
    a6ce:	d100      	bne.n	a6d2 <sendDataFrame+0x32>
    a6d0:	e114      	b.n	a8fc <sendDataFrame+0x25c>
    a6d2:	2078      	movs	r0, #120	; 0x78
    a6d4:	4bbc      	ldr	r3, [pc, #752]	; (a9c8 <sendDataFrame+0x328>)
    a6d6:	4798      	blx	r3
    a6d8:	4680      	mov	r8, r0
    a6da:	2800      	cmp	r0, #0
    a6dc:	d100      	bne.n	a6e0 <sendDataFrame+0x40>
    a6de:	e108      	b.n	a8f2 <sendDataFrame+0x252>
    a6e0:	2108      	movs	r1, #8
    a6e2:	8bb2      	ldrh	r2, [r6, #28]
    a6e4:	ac08      	add	r4, sp, #32
    a6e6:	4694      	mov	ip, r2
    a6e8:	7862      	ldrb	r2, [r4, #1]
    a6ea:	8bf3      	ldrh	r3, [r6, #30]
    a6ec:	438a      	bics	r2, r1
    a6ee:	2104      	movs	r1, #4
    a6f0:	430a      	orrs	r2, r1
    a6f2:	49b6      	ldr	r1, [pc, #728]	; (a9cc <sendDataFrame+0x32c>)
    a6f4:	80e3      	strh	r3, [r4, #6]
    a6f6:	8809      	ldrh	r1, [r1, #0]
    a6f8:	7e73      	ldrb	r3, [r6, #25]
    a6fa:	8061      	strh	r1, [r4, #2]
    a6fc:	4661      	mov	r1, ip
    a6fe:	469c      	mov	ip, r3
    a700:	2303      	movs	r3, #3
    a702:	469a      	mov	sl, r3
    a704:	80a1      	strh	r1, [r4, #4]
    a706:	4663      	mov	r3, ip
    a708:	4651      	mov	r1, sl
    a70a:	2720      	movs	r7, #32
    a70c:	400b      	ands	r3, r1
    a70e:	469b      	mov	fp, r3
    a710:	237f      	movs	r3, #127	; 0x7f
    a712:	b2d2      	uxtb	r2, r2
    a714:	43ba      	bics	r2, r7
    a716:	4013      	ands	r3, r2
    a718:	4652      	mov	r2, sl
    a71a:	438b      	bics	r3, r1
    a71c:	4661      	mov	r1, ip
    a71e:	320d      	adds	r2, #13
    a720:	400a      	ands	r2, r1
    a722:	4659      	mov	r1, fp
    a724:	430b      	orrs	r3, r1
    a726:	2110      	movs	r1, #16
    a728:	438b      	bics	r3, r1
    a72a:	431a      	orrs	r2, r3
    a72c:	20ff      	movs	r0, #255	; 0xff
    a72e:	4643      	mov	r3, r8
    a730:	7062      	strb	r2, [r4, #1]
    a732:	4642      	mov	r2, r8
    a734:	7020      	strb	r0, [r4, #0]
    a736:	7018      	strb	r0, [r3, #0]
    a738:	7863      	ldrb	r3, [r4, #1]
    a73a:	7053      	strb	r3, [r2, #1]
    a73c:	4ba4      	ldr	r3, [pc, #656]	; (a9d0 <sendDataFrame+0x330>)
    a73e:	469a      	mov	sl, r3
    a740:	4652      	mov	r2, sl
    a742:	781b      	ldrb	r3, [r3, #0]
    a744:	3301      	adds	r3, #1
    a746:	b2db      	uxtb	r3, r3
    a748:	7013      	strb	r3, [r2, #0]
    a74a:	4642      	mov	r2, r8
    a74c:	7093      	strb	r3, [r2, #2]
    a74e:	7863      	ldrb	r3, [r4, #1]
    a750:	421f      	tst	r7, r3
    a752:	d100      	bne.n	a756 <sendDataFrame+0xb6>
    a754:	e08e      	b.n	a874 <sendDataFrame+0x1d4>
    a756:	2210      	movs	r2, #16
    a758:	2103      	movs	r1, #3
    a75a:	0017      	movs	r7, r2
    a75c:	9206      	str	r2, [sp, #24]
    a75e:	3a08      	subs	r2, #8
    a760:	4693      	mov	fp, r2
    a762:	2003      	movs	r0, #3
    a764:	3a04      	subs	r2, #4
    a766:	9105      	str	r1, [sp, #20]
    a768:	075b      	lsls	r3, r3, #29
    a76a:	d500      	bpl.n	a76e <sendDataFrame+0xce>
    a76c:	e09e      	b.n	a8ac <sendDataFrame+0x20c>
    a76e:	4b99      	ldr	r3, [pc, #612]	; (a9d4 <sendDataFrame+0x334>)
    a770:	9304      	str	r3, [sp, #16]
    a772:	7cf3      	ldrb	r3, [r6, #19]
    a774:	2b00      	cmp	r3, #0
    a776:	d100      	bne.n	a77a <sendDataFrame+0xda>
    a778:	e0b6      	b.n	a8e8 <sendDataFrame+0x248>
    a77a:	2320      	movs	r3, #32
    a77c:	4642      	mov	r2, r8
    a77e:	5cf3      	ldrb	r3, [r6, r3]
    a780:	7093      	strb	r3, [r2, #2]
    a782:	4653      	mov	r3, sl
    a784:	4652      	mov	r2, sl
    a786:	781b      	ldrb	r3, [r3, #0]
    a788:	3b01      	subs	r3, #1
    a78a:	7013      	strb	r3, [r2, #0]
    a78c:	2338      	movs	r3, #56	; 0x38
    a78e:	0031      	movs	r1, r6
    a790:	469a      	mov	sl, r3
    a792:	5cf2      	ldrb	r2, [r6, r3]
    a794:	4440      	add	r0, r8
    a796:	9b04      	ldr	r3, [sp, #16]
    a798:	3139      	adds	r1, #57	; 0x39
    a79a:	4798      	blx	r3
    a79c:	4653      	mov	r3, sl
    a79e:	5cf3      	ldrb	r3, [r6, r3]
    a7a0:	469b      	mov	fp, r3
    a7a2:	4b8d      	ldr	r3, [pc, #564]	; (a9d8 <sendDataFrame+0x338>)
    a7a4:	429d      	cmp	r5, r3
    a7a6:	d100      	bne.n	a7aa <sendDataFrame+0x10a>
    a7a8:	e0d1      	b.n	a94e <sendDataFrame+0x2ae>
    a7aa:	7cb3      	ldrb	r3, [r6, #18]
    a7ac:	2028      	movs	r0, #40	; 0x28
    a7ae:	469a      	mov	sl, r3
    a7b0:	4b85      	ldr	r3, [pc, #532]	; (a9c8 <sendDataFrame+0x328>)
    a7b2:	4798      	blx	r3
    a7b4:	1e05      	subs	r5, r0, #0
    a7b6:	d100      	bne.n	a7ba <sendDataFrame+0x11a>
    a7b8:	e09b      	b.n	a8f2 <sendDataFrame+0x252>
    a7ba:	2300      	movs	r3, #0
    a7bc:	7603      	strb	r3, [r0, #24]
    a7be:	7863      	ldrb	r3, [r4, #1]
    a7c0:	075b      	lsls	r3, r3, #29
    a7c2:	d500      	bpl.n	a7c6 <sendDataFrame+0x126>
    a7c4:	e0ae      	b.n	a924 <sendDataFrame+0x284>
    a7c6:	9b03      	ldr	r3, [sp, #12]
    a7c8:	785a      	ldrb	r2, [r3, #1]
    a7ca:	781b      	ldrb	r3, [r3, #0]
    a7cc:	0212      	lsls	r2, r2, #8
    a7ce:	189b      	adds	r3, r3, r2
    a7d0:	4a81      	ldr	r2, [pc, #516]	; (a9d8 <sendDataFrame+0x338>)
    a7d2:	b29b      	uxth	r3, r3
    a7d4:	4293      	cmp	r3, r2
    a7d6:	d100      	bne.n	a7da <sendDataFrame+0x13a>
    a7d8:	e0b4      	b.n	a944 <sendDataFrame+0x2a4>
    a7da:	2201      	movs	r2, #1
    a7dc:	2100      	movs	r1, #0
    a7de:	2020      	movs	r0, #32
    a7e0:	7e2b      	ldrb	r3, [r5, #24]
    a7e2:	0152      	lsls	r2, r2, #5
    a7e4:	4383      	bics	r3, r0
    a7e6:	4313      	orrs	r3, r2
    a7e8:	2204      	movs	r2, #4
    a7ea:	0089      	lsls	r1, r1, #2
    a7ec:	4393      	bics	r3, r2
    a7ee:	430b      	orrs	r3, r1
    a7f0:	2108      	movs	r1, #8
    a7f2:	438b      	bics	r3, r1
    a7f4:	762b      	strb	r3, [r5, #24]
    a7f6:	464b      	mov	r3, r9
    a7f8:	8819      	ldrh	r1, [r3, #0]
    a7fa:	4b77      	ldr	r3, [pc, #476]	; (a9d8 <sendDataFrame+0x338>)
    a7fc:	4299      	cmp	r1, r3
    a7fe:	d100      	bne.n	a802 <sendDataFrame+0x162>
    a800:	e0a3      	b.n	a94a <sendDataFrame+0x2aa>
    a802:	7861      	ldrb	r1, [r4, #1]
    a804:	2301      	movs	r3, #1
    a806:	420a      	tst	r2, r1
    a808:	d000      	beq.n	a80c <sendDataFrame+0x16c>
    a80a:	e082      	b.n	a912 <sendDataFrame+0x272>
    a80c:	2221      	movs	r2, #33	; 0x21
    a80e:	54ab      	strb	r3, [r5, r2]
    a810:	2320      	movs	r3, #32
    a812:	2001      	movs	r0, #1
    a814:	3a20      	subs	r2, #32
    a816:	54ea      	strb	r2, [r5, r3]
    a818:	7e2b      	ldrb	r3, [r5, #24]
    a81a:	0899      	lsrs	r1, r3, #2
    a81c:	4041      	eors	r1, r0
    a81e:	400a      	ands	r2, r1
    a820:	2140      	movs	r1, #64	; 0x40
    a822:	0192      	lsls	r2, r2, #6
    a824:	438b      	bics	r3, r1
    a826:	4313      	orrs	r3, r2
    a828:	2280      	movs	r2, #128	; 0x80
    a82a:	4252      	negs	r2, r2
    a82c:	4313      	orrs	r3, r2
    a82e:	762b      	strb	r3, [r5, #24]
    a830:	8863      	ldrh	r3, [r4, #2]
    a832:	002c      	movs	r4, r5
    a834:	846b      	strh	r3, [r5, #34]	; 0x22
    a836:	4643      	mov	r3, r8
    a838:	3408      	adds	r4, #8
    a83a:	616b      	str	r3, [r5, #20]
    a83c:	3282      	adds	r2, #130	; 0x82
    a83e:	9903      	ldr	r1, [sp, #12]
    a840:	9b04      	ldr	r3, [sp, #16]
    a842:	0020      	movs	r0, r4
    a844:	4798      	blx	r3
    a846:	9b02      	ldr	r3, [sp, #8]
    a848:	4652      	mov	r2, sl
    a84a:	612b      	str	r3, [r5, #16]
    a84c:	2325      	movs	r3, #37	; 0x25
    a84e:	61ec      	str	r4, [r5, #28]
    a850:	54ea      	strb	r2, [r5, r3]
    a852:	9b05      	ldr	r3, [sp, #20]
    a854:	0029      	movs	r1, r5
    a856:	445b      	add	r3, fp
    a858:	0018      	movs	r0, r3
    a85a:	2324      	movs	r3, #36	; 0x24
    a85c:	54e8      	strb	r0, [r5, r3]
    a85e:	485f      	ldr	r0, [pc, #380]	; (a9dc <sendDataFrame+0x33c>)
    a860:	4b5f      	ldr	r3, [pc, #380]	; (a9e0 <sendDataFrame+0x340>)
    a862:	4798      	blx	r3
    a864:	2001      	movs	r0, #1
    a866:	b011      	add	sp, #68	; 0x44
    a868:	bc3c      	pop	{r2, r3, r4, r5}
    a86a:	4690      	mov	r8, r2
    a86c:	4699      	mov	r9, r3
    a86e:	46a2      	mov	sl, r4
    a870:	46ab      	mov	fp, r5
    a872:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a874:	4641      	mov	r1, r8
    a876:	8862      	ldrh	r2, [r4, #2]
    a878:	38f6      	subs	r0, #246	; 0xf6
    a87a:	70ca      	strb	r2, [r1, #3]
    a87c:	8862      	ldrh	r2, [r4, #2]
    a87e:	0a12      	lsrs	r2, r2, #8
    a880:	710a      	strb	r2, [r1, #4]
    a882:	88a2      	ldrh	r2, [r4, #4]
    a884:	714a      	strb	r2, [r1, #5]
    a886:	88a2      	ldrh	r2, [r4, #4]
    a888:	0a12      	lsrs	r2, r2, #8
    a88a:	718a      	strb	r2, [r1, #6]
    a88c:	88e2      	ldrh	r2, [r4, #6]
    a88e:	71ca      	strb	r2, [r1, #7]
    a890:	88e2      	ldrh	r2, [r4, #6]
    a892:	0a12      	lsrs	r2, r2, #8
    a894:	720a      	strb	r2, [r1, #8]
    a896:	2216      	movs	r2, #22
    a898:	2109      	movs	r1, #9
    a89a:	0017      	movs	r7, r2
    a89c:	9206      	str	r2, [sp, #24]
    a89e:	3a08      	subs	r2, #8
    a8a0:	4693      	mov	fp, r2
    a8a2:	9105      	str	r1, [sp, #20]
    a8a4:	3a04      	subs	r2, #4
    a8a6:	075b      	lsls	r3, r3, #29
    a8a8:	d400      	bmi.n	a8ac <sendDataFrame+0x20c>
    a8aa:	e760      	b.n	a76e <sendDataFrame+0xce>
    a8ac:	4b4d      	ldr	r3, [pc, #308]	; (a9e4 <sendDataFrame+0x344>)
    a8ae:	4442      	add	r2, r8
    a8b0:	6819      	ldr	r1, [r3, #0]
    a8b2:	2320      	movs	r3, #32
    a8b4:	5ccb      	ldrb	r3, [r1, r3]
    a8b6:	494c      	ldr	r1, [pc, #304]	; (a9e8 <sendDataFrame+0x348>)
    a8b8:	7423      	strb	r3, [r4, #16]
    a8ba:	6809      	ldr	r1, [r1, #0]
    a8bc:	6161      	str	r1, [r4, #20]
    a8be:	4641      	mov	r1, r8
    a8c0:	540b      	strb	r3, [r1, r0]
    a8c2:	4b44      	ldr	r3, [pc, #272]	; (a9d4 <sendDataFrame+0x334>)
    a8c4:	0010      	movs	r0, r2
    a8c6:	a90d      	add	r1, sp, #52	; 0x34
    a8c8:	2204      	movs	r2, #4
    a8ca:	9304      	str	r3, [sp, #16]
    a8cc:	4798      	blx	r3
    a8ce:	4658      	mov	r0, fp
    a8d0:	9b04      	ldr	r3, [sp, #16]
    a8d2:	4440      	add	r0, r8
    a8d4:	2208      	movs	r2, #8
    a8d6:	4945      	ldr	r1, [pc, #276]	; (a9ec <sendDataFrame+0x34c>)
    a8d8:	4798      	blx	r3
    a8da:	9b06      	ldr	r3, [sp, #24]
    a8dc:	0038      	movs	r0, r7
    a8de:	9305      	str	r3, [sp, #20]
    a8e0:	7cf3      	ldrb	r3, [r6, #19]
    a8e2:	2b00      	cmp	r3, #0
    a8e4:	d000      	beq.n	a8e8 <sendDataFrame+0x248>
    a8e6:	e748      	b.n	a77a <sendDataFrame+0xda>
    a8e8:	4643      	mov	r3, r8
    a8ea:	789a      	ldrb	r2, [r3, #2]
    a8ec:	2320      	movs	r3, #32
    a8ee:	54f2      	strb	r2, [r6, r3]
    a8f0:	e74c      	b.n	a78c <sendDataFrame+0xec>
    a8f2:	7cb0      	ldrb	r0, [r6, #18]
    a8f4:	0032      	movs	r2, r6
    a8f6:	2101      	movs	r1, #1
    a8f8:	9b02      	ldr	r3, [sp, #8]
    a8fa:	4798      	blx	r3
    a8fc:	2000      	movs	r0, #0
    a8fe:	e7b2      	b.n	a866 <sendDataFrame+0x1c6>
    a900:	9b02      	ldr	r3, [sp, #8]
    a902:	2b00      	cmp	r3, #0
    a904:	d0fa      	beq.n	a8fc <sendDataFrame+0x25c>
    a906:	7c80      	ldrb	r0, [r0, #18]
    a908:	0032      	movs	r2, r6
    a90a:	2101      	movs	r1, #1
    a90c:	4798      	blx	r3
    a90e:	2000      	movs	r0, #0
    a910:	e7a9      	b.n	a866 <sendDataFrame+0x1c6>
    a912:	2100      	movs	r1, #0
    a914:	4a36      	ldr	r2, [pc, #216]	; (a9f0 <sendDataFrame+0x350>)
    a916:	7812      	ldrb	r2, [r2, #0]
    a918:	3a06      	subs	r2, #6
    a91a:	b2d2      	uxtb	r2, r2
    a91c:	4293      	cmp	r3, r2
    a91e:	4149      	adcs	r1, r1
    a920:	b2cb      	uxtb	r3, r1
    a922:	e773      	b.n	a80c <sendDataFrame+0x16c>
    a924:	4b33      	ldr	r3, [pc, #204]	; (a9f4 <sendDataFrame+0x354>)
    a926:	2002      	movs	r0, #2
    a928:	4798      	blx	r3
    a92a:	4643      	mov	r3, r8
    a92c:	9000      	str	r0, [sp, #0]
    a92e:	465a      	mov	r2, fp
    a930:	9905      	ldr	r1, [sp, #20]
    a932:	0020      	movs	r0, r4
    a934:	4f30      	ldr	r7, [pc, #192]	; (a9f8 <sendDataFrame+0x358>)
    a936:	47b8      	blx	r7
    a938:	28ff      	cmp	r0, #255	; 0xff
    a93a:	d0da      	beq.n	a8f2 <sendDataFrame+0x252>
    a93c:	4458      	add	r0, fp
    a93e:	b2c3      	uxtb	r3, r0
    a940:	469b      	mov	fp, r3
    a942:	e740      	b.n	a7c6 <sendDataFrame+0x126>
    a944:	2200      	movs	r2, #0
    a946:	2101      	movs	r1, #1
    a948:	e749      	b.n	a7de <sendDataFrame+0x13e>
    a94a:	2300      	movs	r3, #0
    a94c:	e75e      	b.n	a80c <sendDataFrame+0x16c>
    a94e:	464b      	mov	r3, r9
    a950:	2228      	movs	r2, #40	; 0x28
    a952:	881b      	ldrh	r3, [r3, #0]
    a954:	b29b      	uxth	r3, r3
    a956:	001f      	movs	r7, r3
    a958:	4b28      	ldr	r3, [pc, #160]	; (a9fc <sendDataFrame+0x35c>)
    a95a:	681b      	ldr	r3, [r3, #0]
    a95c:	5c9a      	ldrb	r2, [r3, r2]
    a95e:	2a00      	cmp	r2, #0
    a960:	d100      	bne.n	a964 <sendDataFrame+0x2c4>
    a962:	e722      	b.n	a7aa <sendDataFrame+0x10a>
    a964:	6998      	ldr	r0, [r3, #24]
    a966:	8803      	ldrh	r3, [r0, #0]
    a968:	42ab      	cmp	r3, r5
    a96a:	d028      	beq.n	a9be <sendDataFrame+0x31e>
    a96c:	3a01      	subs	r2, #1
    a96e:	b2d2      	uxtb	r2, r2
    a970:	3201      	adds	r2, #1
    a972:	0092      	lsls	r2, r2, #2
    a974:	1d03      	adds	r3, r0, #4
    a976:	1882      	adds	r2, r0, r2
    a978:	46ac      	mov	ip, r5
    a97a:	46b2      	mov	sl, r6
    a97c:	e006      	b.n	a98c <sendDataFrame+0x2ec>
    a97e:	1a1e      	subs	r6, r3, r0
    a980:	001d      	movs	r5, r3
    a982:	3304      	adds	r3, #4
    a984:	1f19      	subs	r1, r3, #4
    a986:	8809      	ldrh	r1, [r1, #0]
    a988:	4561      	cmp	r1, ip
    a98a:	d003      	beq.n	a994 <sendDataFrame+0x2f4>
    a98c:	429a      	cmp	r2, r3
    a98e:	d1f6      	bne.n	a97e <sendDataFrame+0x2de>
    a990:	4656      	mov	r6, sl
    a992:	e70a      	b.n	a7aa <sendDataFrame+0x10a>
    a994:	4653      	mov	r3, sl
    a996:	46aa      	mov	sl, r5
    a998:	0035      	movs	r5, r6
    a99a:	001e      	movs	r6, r3
    a99c:	4652      	mov	r2, sl
    a99e:	4643      	mov	r3, r8
    a9a0:	789b      	ldrb	r3, [r3, #2]
    a9a2:	8017      	strh	r7, [r2, #0]
    a9a4:	4a15      	ldr	r2, [pc, #84]	; (a9fc <sendDataFrame+0x35c>)
    a9a6:	6812      	ldr	r2, [r2, #0]
    a9a8:	6992      	ldr	r2, [r2, #24]
    a9aa:	1952      	adds	r2, r2, r5
    a9ac:	7093      	strb	r3, [r2, #2]
    a9ae:	2229      	movs	r2, #41	; 0x29
    a9b0:	4b12      	ldr	r3, [pc, #72]	; (a9fc <sendDataFrame+0x35c>)
    a9b2:	681b      	ldr	r3, [r3, #0]
    a9b4:	5c9a      	ldrb	r2, [r3, r2]
    a9b6:	699b      	ldr	r3, [r3, #24]
    a9b8:	195d      	adds	r5, r3, r5
    a9ba:	70ea      	strb	r2, [r5, #3]
    a9bc:	e6f5      	b.n	a7aa <sendDataFrame+0x10a>
    a9be:	4682      	mov	sl, r0
    a9c0:	2500      	movs	r5, #0
    a9c2:	e7eb      	b.n	a99c <sendDataFrame+0x2fc>
    a9c4:	20003740 	.word	0x20003740
    a9c8:	00006a79 	.word	0x00006a79
    a9cc:	2000372c 	.word	0x2000372c
    a9d0:	20003714 	.word	0x20003714
    a9d4:	0000e9e7 	.word	0x0000e9e7
    a9d8:	0000ffff 	.word	0x0000ffff
    a9dc:	20003734 	.word	0x20003734
    a9e0:	00006be5 	.word	0x00006be5
    a9e4:	200036fc 	.word	0x200036fc
    a9e8:	20003788 	.word	0x20003788
    a9ec:	2000014c 	.word	0x2000014c
    a9f0:	20000b00 	.word	0x20000b00
    a9f4:	0000cb95 	.word	0x0000cb95
    a9f8:	0000cbb9 	.word	0x0000cbb9
    a9fc:	200036f8 	.word	0x200036f8

0000aa00 <addRebroadcastTableEntry>:
    aa00:	b5f0      	push	{r4, r5, r6, r7, lr}
    aa02:	46c6      	mov	lr, r8
    aa04:	2228      	movs	r2, #40	; 0x28
    aa06:	b500      	push	{lr}
    aa08:	4e17      	ldr	r6, [pc, #92]	; (aa68 <addRebroadcastTableEntry+0x68>)
    aa0a:	4684      	mov	ip, r0
    aa0c:	6833      	ldr	r3, [r6, #0]
    aa0e:	4688      	mov	r8, r1
    aa10:	5c9a      	ldrb	r2, [r3, r2]
    aa12:	2a00      	cmp	r2, #0
    aa14:	d014      	beq.n	aa40 <addRebroadcastTableEntry+0x40>
    aa16:	699d      	ldr	r5, [r3, #24]
    aa18:	4f14      	ldr	r7, [pc, #80]	; (aa6c <addRebroadcastTableEntry+0x6c>)
    aa1a:	882b      	ldrh	r3, [r5, #0]
    aa1c:	42bb      	cmp	r3, r7
    aa1e:	d012      	beq.n	aa46 <addRebroadcastTableEntry+0x46>
    aa20:	3a01      	subs	r2, #1
    aa22:	b2d2      	uxtb	r2, r2
    aa24:	3201      	adds	r2, #1
    aa26:	0092      	lsls	r2, r2, #2
    aa28:	1d2b      	adds	r3, r5, #4
    aa2a:	18aa      	adds	r2, r5, r2
    aa2c:	e006      	b.n	aa3c <addRebroadcastTableEntry+0x3c>
    aa2e:	1b59      	subs	r1, r3, r5
    aa30:	0018      	movs	r0, r3
    aa32:	3304      	adds	r3, #4
    aa34:	1f1c      	subs	r4, r3, #4
    aa36:	8824      	ldrh	r4, [r4, #0]
    aa38:	42bc      	cmp	r4, r7
    aa3a:	d006      	beq.n	aa4a <addRebroadcastTableEntry+0x4a>
    aa3c:	4293      	cmp	r3, r2
    aa3e:	d1f6      	bne.n	aa2e <addRebroadcastTableEntry+0x2e>
    aa40:	bc04      	pop	{r2}
    aa42:	4690      	mov	r8, r2
    aa44:	bdf0      	pop	{r4, r5, r6, r7, pc}
    aa46:	0028      	movs	r0, r5
    aa48:	2100      	movs	r1, #0
    aa4a:	4663      	mov	r3, ip
    aa4c:	4642      	mov	r2, r8
    aa4e:	8003      	strh	r3, [r0, #0]
    aa50:	6833      	ldr	r3, [r6, #0]
    aa52:	699b      	ldr	r3, [r3, #24]
    aa54:	185b      	adds	r3, r3, r1
    aa56:	709a      	strb	r2, [r3, #2]
    aa58:	2229      	movs	r2, #41	; 0x29
    aa5a:	6833      	ldr	r3, [r6, #0]
    aa5c:	5c9a      	ldrb	r2, [r3, r2]
    aa5e:	699b      	ldr	r3, [r3, #24]
    aa60:	185b      	adds	r3, r3, r1
    aa62:	70da      	strb	r2, [r3, #3]
    aa64:	e7ec      	b.n	aa40 <addRebroadcastTableEntry+0x40>
    aa66:	46c0      	nop			; (mov r8, r8)
    aa68:	200036f8 	.word	0x200036f8
    aa6c:	0000ffff 	.word	0x0000ffff

0000aa70 <initRebroadcastTable>:
    aa70:	2328      	movs	r3, #40	; 0x28
    aa72:	b530      	push	{r4, r5, lr}
    aa74:	4809      	ldr	r0, [pc, #36]	; (aa9c <initRebroadcastTable+0x2c>)
    aa76:	6802      	ldr	r2, [r0, #0]
    aa78:	5cd1      	ldrb	r1, [r2, r3]
    aa7a:	2300      	movs	r3, #0
    aa7c:	2900      	cmp	r1, #0
    aa7e:	d00b      	beq.n	aa98 <initRebroadcastTable+0x28>
    aa80:	2501      	movs	r5, #1
    aa82:	2428      	movs	r4, #40	; 0x28
    aa84:	426d      	negs	r5, r5
    aa86:	6992      	ldr	r2, [r2, #24]
    aa88:	0099      	lsls	r1, r3, #2
    aa8a:	528d      	strh	r5, [r1, r2]
    aa8c:	6802      	ldr	r2, [r0, #0]
    aa8e:	3301      	adds	r3, #1
    aa90:	5d11      	ldrb	r1, [r2, r4]
    aa92:	b2db      	uxtb	r3, r3
    aa94:	4299      	cmp	r1, r3
    aa96:	d8f6      	bhi.n	aa86 <initRebroadcastTable+0x16>
    aa98:	bd30      	pop	{r4, r5, pc}
    aa9a:	46c0      	nop			; (mov r8, r8)
    aa9c:	200036f8 	.word	0x200036f8

0000aaa0 <rebroadcastTimerHandler>:
    aaa0:	b5f0      	push	{r4, r5, r6, r7, lr}
    aaa2:	46c6      	mov	lr, r8
    aaa4:	2328      	movs	r3, #40	; 0x28
    aaa6:	b500      	push	{lr}
    aaa8:	4e13      	ldr	r6, [pc, #76]	; (aaf8 <rebroadcastTimerHandler+0x58>)
    aaaa:	6834      	ldr	r4, [r6, #0]
    aaac:	5ce7      	ldrb	r7, [r4, r3]
    aaae:	2300      	movs	r3, #0
    aab0:	2f00      	cmp	r7, #0
    aab2:	d01e      	beq.n	aaf2 <rebroadcastTimerHandler+0x52>
    aab4:	2201      	movs	r2, #1
    aab6:	4252      	negs	r2, r2
    aab8:	4694      	mov	ip, r2
    aaba:	3229      	adds	r2, #41	; 0x29
    aabc:	4690      	mov	r8, r2
    aabe:	4d0f      	ldr	r5, [pc, #60]	; (aafc <rebroadcastTimerHandler+0x5c>)
    aac0:	69a2      	ldr	r2, [r4, #24]
    aac2:	0098      	lsls	r0, r3, #2
    aac4:	1812      	adds	r2, r2, r0
    aac6:	8811      	ldrh	r1, [r2, #0]
    aac8:	42a9      	cmp	r1, r5
    aaca:	d00e      	beq.n	aaea <rebroadcastTimerHandler+0x4a>
    aacc:	78d1      	ldrb	r1, [r2, #3]
    aace:	2900      	cmp	r1, #0
    aad0:	d00b      	beq.n	aaea <rebroadcastTimerHandler+0x4a>
    aad2:	3901      	subs	r1, #1
    aad4:	b2c9      	uxtb	r1, r1
    aad6:	70d1      	strb	r1, [r2, #3]
    aad8:	2900      	cmp	r1, #0
    aada:	d103      	bne.n	aae4 <rebroadcastTimerHandler+0x44>
    aadc:	4661      	mov	r1, ip
    aade:	6832      	ldr	r2, [r6, #0]
    aae0:	6992      	ldr	r2, [r2, #24]
    aae2:	5211      	strh	r1, [r2, r0]
    aae4:	4642      	mov	r2, r8
    aae6:	6834      	ldr	r4, [r6, #0]
    aae8:	5ca7      	ldrb	r7, [r4, r2]
    aaea:	3301      	adds	r3, #1
    aaec:	b2db      	uxtb	r3, r3
    aaee:	42bb      	cmp	r3, r7
    aaf0:	d3e6      	bcc.n	aac0 <rebroadcastTimerHandler+0x20>
    aaf2:	bc04      	pop	{r2}
    aaf4:	4690      	mov	r8, r2
    aaf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    aaf8:	200036f8 	.word	0x200036f8
    aafc:	0000ffff 	.word	0x0000ffff

0000ab00 <handleDataMessage>:
    ab00:	b5f0      	push	{r4, r5, r6, r7, lr}
    ab02:	46de      	mov	lr, fp
    ab04:	4657      	mov	r7, sl
    ab06:	464e      	mov	r6, r9
    ab08:	4645      	mov	r5, r8
    ab0a:	b5e0      	push	{r5, r6, r7, lr}
    ab0c:	780b      	ldrb	r3, [r1, #0]
    ab0e:	b083      	sub	sp, #12
    ab10:	0004      	movs	r4, r0
    ab12:	2b31      	cmp	r3, #49	; 0x31
    ab14:	d04d      	beq.n	abb2 <handleDataMessage+0xb2>
    ab16:	2b32      	cmp	r3, #50	; 0x32
    ab18:	d144      	bne.n	aba4 <handleDataMessage+0xa4>
    ab1a:	4d61      	ldr	r5, [pc, #388]	; (aca0 <handleDataMessage+0x1a0>)
    ab1c:	7a2b      	ldrb	r3, [r5, #8]
    ab1e:	2b00      	cmp	r3, #0
    ab20:	d040      	beq.n	aba4 <handleDataMessage+0xa4>
    ab22:	4a60      	ldr	r2, [pc, #384]	; (aca4 <handleDataMessage+0x1a4>)
    ab24:	4b60      	ldr	r3, [pc, #384]	; (aca8 <handleDataMessage+0x1a8>)
    ab26:	4691      	mov	r9, r2
    ab28:	4a60      	ldr	r2, [pc, #384]	; (acac <handleDataMessage+0x1ac>)
    ab2a:	2600      	movs	r6, #0
    ab2c:	4693      	mov	fp, r2
    ab2e:	4a60      	ldr	r2, [pc, #384]	; (acb0 <handleDataMessage+0x1b0>)
    ab30:	4698      	mov	r8, r3
    ab32:	4692      	mov	sl, r2
    ab34:	e007      	b.n	ab46 <handleDataMessage+0x46>
    ab36:	0039      	movs	r1, r7
    ab38:	0028      	movs	r0, r5
    ab3a:	47c8      	blx	r9
    ab3c:	3601      	adds	r6, #1
    ab3e:	7a2b      	ldrb	r3, [r5, #8]
    ab40:	b2f6      	uxtb	r6, r6
    ab42:	42b3      	cmp	r3, r6
    ab44:	d92e      	bls.n	aba4 <handleDataMessage+0xa4>
    ab46:	2100      	movs	r1, #0
    ab48:	0028      	movs	r0, r5
    ab4a:	47c0      	blx	r8
    ab4c:	1e07      	subs	r7, r0, #0
    ab4e:	d029      	beq.n	aba4 <handleDataMessage+0xa4>
    ab50:	2320      	movs	r3, #32
    ab52:	7a22      	ldrb	r2, [r4, #8]
    ab54:	5cc3      	ldrb	r3, [r0, r3]
    ab56:	429a      	cmp	r2, r3
    ab58:	d1ed      	bne.n	ab36 <handleDataMessage+0x36>
    ab5a:	88e2      	ldrh	r2, [r4, #6]
    ab5c:	8b83      	ldrh	r3, [r0, #28]
    ab5e:	429a      	cmp	r2, r3
    ab60:	d1e9      	bne.n	ab36 <handleDataMessage+0x36>
    ab62:	6883      	ldr	r3, [r0, #8]
    ab64:	2b00      	cmp	r3, #0
    ab66:	d003      	beq.n	ab70 <handleDataMessage+0x70>
    ab68:	7c80      	ldrb	r0, [r0, #18]
    ab6a:	003a      	movs	r2, r7
    ab6c:	2100      	movs	r1, #0
    ab6e:	4798      	blx	r3
    ab70:	0038      	movs	r0, r7
    ab72:	47d8      	blx	fp
    ab74:	22ff      	movs	r2, #255	; 0xff
    ab76:	8bbb      	ldrh	r3, [r7, #28]
    ab78:	4393      	bics	r3, r2
    ab7a:	4652      	mov	r2, sl
    ab7c:	8812      	ldrh	r2, [r2, #0]
    ab7e:	4293      	cmp	r3, r2
    ab80:	d0dc      	beq.n	ab3c <handleDataMessage+0x3c>
    ab82:	4a4c      	ldr	r2, [pc, #304]	; (acb4 <handleDataMessage+0x1b4>)
    ab84:	0a1b      	lsrs	r3, r3, #8
    ab86:	6812      	ldr	r2, [r2, #0]
    ab88:	005b      	lsls	r3, r3, #1
    ab8a:	6912      	ldr	r2, [r2, #16]
    ab8c:	3601      	adds	r6, #1
    ab8e:	18d3      	adds	r3, r2, r3
    ab90:	220f      	movs	r2, #15
    ab92:	7859      	ldrb	r1, [r3, #1]
    ab94:	b2f6      	uxtb	r6, r6
    ab96:	400a      	ands	r2, r1
    ab98:	2130      	movs	r1, #48	; 0x30
    ab9a:	430a      	orrs	r2, r1
    ab9c:	705a      	strb	r2, [r3, #1]
    ab9e:	7a2b      	ldrb	r3, [r5, #8]
    aba0:	42b3      	cmp	r3, r6
    aba2:	d8d0      	bhi.n	ab46 <handleDataMessage+0x46>
    aba4:	b003      	add	sp, #12
    aba6:	bc3c      	pop	{r2, r3, r4, r5}
    aba8:	4690      	mov	r8, r2
    abaa:	4699      	mov	r9, r3
    abac:	46a2      	mov	sl, r4
    abae:	46ab      	mov	fp, r5
    abb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    abb2:	7983      	ldrb	r3, [r0, #6]
    abb4:	009d      	lsls	r5, r3, #2
    abb6:	18ed      	adds	r5, r5, r3
    abb8:	4b3e      	ldr	r3, [pc, #248]	; (acb4 <handleDataMessage+0x1b4>)
    abba:	00ad      	lsls	r5, r5, #2
    abbc:	4699      	mov	r9, r3
    abbe:	681b      	ldr	r3, [r3, #0]
    abc0:	68d8      	ldr	r0, [r3, #12]
    abc2:	4b3d      	ldr	r3, [pc, #244]	; (acb8 <handleDataMessage+0x1b8>)
    abc4:	1940      	adds	r0, r0, r5
    abc6:	4798      	blx	r3
    abc8:	2800      	cmp	r0, #0
    abca:	d065      	beq.n	ac98 <handleDataMessage+0x198>
    abcc:	464b      	mov	r3, r9
    abce:	681b      	ldr	r3, [r3, #0]
    abd0:	68db      	ldr	r3, [r3, #12]
    abd2:	195d      	adds	r5, r3, r5
    abd4:	68ab      	ldr	r3, [r5, #8]
    abd6:	60eb      	str	r3, [r5, #12]
    abd8:	4d38      	ldr	r5, [pc, #224]	; (acbc <handleDataMessage+0x1bc>)
    abda:	7a2b      	ldrb	r3, [r5, #8]
    abdc:	2b00      	cmp	r3, #0
    abde:	d0e1      	beq.n	aba4 <handleDataMessage+0xa4>
    abe0:	21ff      	movs	r1, #255	; 0xff
    abe2:	4b33      	ldr	r3, [pc, #204]	; (acb0 <handleDataMessage+0x1b0>)
    abe4:	881a      	ldrh	r2, [r3, #0]
    abe6:	88e3      	ldrh	r3, [r4, #6]
    abe8:	438b      	bics	r3, r1
    abea:	429a      	cmp	r2, r3
    abec:	d1da      	bne.n	aba4 <handleDataMessage+0xa4>
    abee:	4b2e      	ldr	r3, [pc, #184]	; (aca8 <handleDataMessage+0x1a8>)
    abf0:	2700      	movs	r7, #0
    abf2:	9301      	str	r3, [sp, #4]
    abf4:	4b2b      	ldr	r3, [pc, #172]	; (aca4 <handleDataMessage+0x1a4>)
    abf6:	469a      	mov	sl, r3
    abf8:	4b31      	ldr	r3, [pc, #196]	; (acc0 <handleDataMessage+0x1c0>)
    abfa:	46d0      	mov	r8, sl
    abfc:	469b      	mov	fp, r3
    abfe:	e00a      	b.n	ac16 <handleDataMessage+0x116>
    ac00:	4a30      	ldr	r2, [pc, #192]	; (acc4 <handleDataMessage+0x1c4>)
    ac02:	4293      	cmp	r3, r2
    ac04:	d02a      	beq.n	ac5c <handleDataMessage+0x15c>
    ac06:	0001      	movs	r1, r0
    ac08:	0028      	movs	r0, r5
    ac0a:	47d0      	blx	sl
    ac0c:	3701      	adds	r7, #1
    ac0e:	7a2b      	ldrb	r3, [r5, #8]
    ac10:	b2ff      	uxtb	r7, r7
    ac12:	42bb      	cmp	r3, r7
    ac14:	d9c6      	bls.n	aba4 <handleDataMessage+0xa4>
    ac16:	2100      	movs	r1, #0
    ac18:	0028      	movs	r0, r5
    ac1a:	9b01      	ldr	r3, [sp, #4]
    ac1c:	4798      	blx	r3
    ac1e:	1e06      	subs	r6, r0, #0
    ac20:	d0c0      	beq.n	aba4 <handleDataMessage+0xa4>
    ac22:	8b83      	ldrh	r3, [r0, #28]
    ac24:	88e2      	ldrh	r2, [r4, #6]
    ac26:	429a      	cmp	r2, r3
    ac28:	d1ea      	bne.n	ac00 <handleDataMessage+0x100>
    ac2a:	2310      	movs	r3, #16
    ac2c:	7e42      	ldrb	r2, [r0, #25]
    ac2e:	4013      	ands	r3, r2
    ac30:	d025      	beq.n	ac7e <handleDataMessage+0x17e>
    ac32:	464b      	mov	r3, r9
    ac34:	681a      	ldr	r2, [r3, #0]
    ac36:	2337      	movs	r3, #55	; 0x37
    ac38:	5cd3      	ldrb	r3, [r2, r3]
    ac3a:	0001      	movs	r1, r0
    ac3c:	3301      	adds	r3, #1
    ac3e:	7403      	strb	r3, [r0, #16]
    ac40:	2338      	movs	r3, #56	; 0x38
    ac42:	5cd3      	ldrb	r3, [r2, r3]
    ac44:	7443      	strb	r3, [r0, #17]
    ac46:	2300      	movs	r3, #0
    ac48:	6083      	str	r3, [r0, #8]
    ac4a:	4815      	ldr	r0, [pc, #84]	; (aca0 <handleDataMessage+0x1a0>)
    ac4c:	4b15      	ldr	r3, [pc, #84]	; (aca4 <handleDataMessage+0x1a4>)
    ac4e:	4798      	blx	r3
    ac50:	8bb1      	ldrh	r1, [r6, #28]
    ac52:	4a1d      	ldr	r2, [pc, #116]	; (acc8 <handleDataMessage+0x1c8>)
    ac54:	0030      	movs	r0, r6
    ac56:	4b1d      	ldr	r3, [pc, #116]	; (accc <handleDataMessage+0x1cc>)
    ac58:	4798      	blx	r3
    ac5a:	e7d7      	b.n	ac0c <handleDataMessage+0x10c>
    ac5c:	2300      	movs	r3, #0
    ac5e:	2201      	movs	r2, #1
    ac60:	7443      	strb	r3, [r0, #17]
    ac62:	7502      	strb	r2, [r0, #20]
    ac64:	6083      	str	r3, [r0, #8]
    ac66:	0001      	movs	r1, r0
    ac68:	4658      	mov	r0, fp
    ac6a:	47c0      	blx	r8
    ac6c:	88e1      	ldrh	r1, [r4, #6]
    ac6e:	4a18      	ldr	r2, [pc, #96]	; (acd0 <handleDataMessage+0x1d0>)
    ac70:	0030      	movs	r0, r6
    ac72:	4b16      	ldr	r3, [pc, #88]	; (accc <handleDataMessage+0x1cc>)
    ac74:	4798      	blx	r3
    ac76:	0031      	movs	r1, r6
    ac78:	0028      	movs	r0, r5
    ac7a:	47c0      	blx	r8
    ac7c:	e7c6      	b.n	ac0c <handleDataMessage+0x10c>
    ac7e:	7443      	strb	r3, [r0, #17]
    ac80:	7503      	strb	r3, [r0, #20]
    ac82:	6083      	str	r3, [r0, #8]
    ac84:	0001      	movs	r1, r0
    ac86:	4b07      	ldr	r3, [pc, #28]	; (aca4 <handleDataMessage+0x1a4>)
    ac88:	480d      	ldr	r0, [pc, #52]	; (acc0 <handleDataMessage+0x1c0>)
    ac8a:	4798      	blx	r3
    ac8c:	8bb1      	ldrh	r1, [r6, #28]
    ac8e:	4a10      	ldr	r2, [pc, #64]	; (acd0 <handleDataMessage+0x1d0>)
    ac90:	0030      	movs	r0, r6
    ac92:	4b0e      	ldr	r3, [pc, #56]	; (accc <handleDataMessage+0x1cc>)
    ac94:	4798      	blx	r3
    ac96:	e7b9      	b.n	ac0c <handleDataMessage+0x10c>
    ac98:	88e0      	ldrh	r0, [r4, #6]
    ac9a:	4b0e      	ldr	r3, [pc, #56]	; (acd4 <handleDataMessage+0x1d4>)
    ac9c:	4798      	blx	r3
    ac9e:	e781      	b.n	aba4 <handleDataMessage+0xa4>
    aca0:	20003700 	.word	0x20003700
    aca4:	00006be5 	.word	0x00006be5
    aca8:	00006c1d 	.word	0x00006c1d
    acac:	00006ac9 	.word	0x00006ac9
    acb0:	20003740 	.word	0x20003740
    acb4:	200036f8 	.word	0x200036f8
    acb8:	0000c1a9 	.word	0x0000c1a9
    acbc:	200036ec 	.word	0x200036ec
    acc0:	200036e0 	.word	0x200036e0
    acc4:	0000ffff 	.word	0x0000ffff
    acc8:	00008e29 	.word	0x00008e29
    accc:	0000a6a1 	.word	0x0000a6a1
    acd0:	00008c91 	.word	0x00008c91
    acd4:	0000c141 	.word	0x0000c141

0000acd8 <frameParse>:
    acd8:	b5f0      	push	{r4, r5, r6, r7, lr}
    acda:	464e      	mov	r6, r9
    acdc:	4645      	mov	r5, r8
    acde:	46de      	mov	lr, fp
    ace0:	4657      	mov	r7, sl
    ace2:	b5e0      	push	{r5, r6, r7, lr}
    ace4:	6885      	ldr	r5, [r0, #8]
    ace6:	b09f      	sub	sp, #124	; 0x7c
    ace8:	782b      	ldrb	r3, [r5, #0]
    acea:	ac0e      	add	r4, sp, #56	; 0x38
    acec:	7023      	strb	r3, [r4, #0]
    acee:	786b      	ldrb	r3, [r5, #1]
    acf0:	0006      	movs	r6, r0
    acf2:	7063      	strb	r3, [r4, #1]
    acf4:	78ab      	ldrb	r3, [r5, #2]
    acf6:	7223      	strb	r3, [r4, #8]
    acf8:	7bc3      	ldrb	r3, [r0, #15]
    acfa:	2b00      	cmp	r3, #0
    acfc:	d015      	beq.n	ad2a <frameParse+0x52>
    acfe:	7863      	ldrb	r3, [r4, #1]
    ad00:	069a      	lsls	r2, r3, #26
    ad02:	d400      	bmi.n	ad06 <frameParse+0x2e>
    ad04:	e094      	b.n	ae30 <frameParse+0x158>
    ad06:	6873      	ldr	r3, [r6, #4]
    ad08:	4698      	mov	r8, r3
    ad0a:	8a33      	ldrh	r3, [r6, #16]
    ad0c:	8063      	strh	r3, [r4, #2]
    ad0e:	4643      	mov	r3, r8
    ad10:	785a      	ldrb	r2, [r3, #1]
    ad12:	781b      	ldrb	r3, [r3, #0]
    ad14:	0212      	lsls	r2, r2, #8
    ad16:	4313      	orrs	r3, r2
    ad18:	80e3      	strh	r3, [r4, #6]
    ad1a:	2302      	movs	r3, #2
    ad1c:	4699      	mov	r9, r3
    ad1e:	7833      	ldrb	r3, [r6, #0]
    ad20:	075b      	lsls	r3, r3, #29
    ad22:	d40e      	bmi.n	ad42 <frameParse+0x6a>
    ad24:	4bcb      	ldr	r3, [pc, #812]	; (b054 <frameParse+0x37c>)
    ad26:	881b      	ldrh	r3, [r3, #0]
    ad28:	e00d      	b.n	ad46 <frameParse+0x6e>
    ad2a:	7863      	ldrb	r3, [r4, #1]
    ad2c:	069a      	lsls	r2, r3, #26
    ad2e:	d55c      	bpl.n	adea <frameParse+0x112>
    ad30:	6873      	ldr	r3, [r6, #4]
    ad32:	4698      	mov	r8, r3
    ad34:	8a33      	ldrh	r3, [r6, #16]
    ad36:	8063      	strh	r3, [r4, #2]
    ad38:	2308      	movs	r3, #8
    ad3a:	4699      	mov	r9, r3
    ad3c:	7833      	ldrb	r3, [r6, #0]
    ad3e:	075b      	lsls	r3, r3, #29
    ad40:	d5f0      	bpl.n	ad24 <frameParse+0x4c>
    ad42:	2301      	movs	r3, #1
    ad44:	425b      	negs	r3, r3
    ad46:	2210      	movs	r2, #16
    ad48:	80a3      	strh	r3, [r4, #4]
    ad4a:	7863      	ldrb	r3, [r4, #1]
    ad4c:	9205      	str	r2, [sp, #20]
    ad4e:	4692      	mov	sl, r2
    ad50:	4693      	mov	fp, r2
    ad52:	2708      	movs	r7, #8
    ad54:	2104      	movs	r1, #4
    ad56:	3a0d      	subs	r2, #13
    ad58:	075b      	lsls	r3, r3, #29
    ad5a:	d562      	bpl.n	ae22 <frameParse+0x14a>
    ad5c:	5cab      	ldrb	r3, [r5, r2]
    ad5e:	1869      	adds	r1, r5, r1
    ad60:	7423      	strb	r3, [r4, #16]
    ad62:	2204      	movs	r2, #4
    ad64:	4bbc      	ldr	r3, [pc, #752]	; (b058 <frameParse+0x380>)
    ad66:	a813      	add	r0, sp, #76	; 0x4c
    ad68:	4798      	blx	r3
    ad6a:	19e9      	adds	r1, r5, r7
    ad6c:	2208      	movs	r2, #8
    ad6e:	4bba      	ldr	r3, [pc, #744]	; (b058 <frameParse+0x380>)
    ad70:	a814      	add	r0, sp, #80	; 0x50
    ad72:	4798      	blx	r3
    ad74:	465b      	mov	r3, fp
    ad76:	7b37      	ldrb	r7, [r6, #12]
    ad78:	4648      	mov	r0, r9
    ad7a:	1aff      	subs	r7, r7, r3
    ad7c:	b2fb      	uxtb	r3, r7
    ad7e:	001f      	movs	r7, r3
    ad80:	4bb6      	ldr	r3, [pc, #728]	; (b05c <frameParse+0x384>)
    ad82:	4798      	blx	r3
    ad84:	9001      	str	r0, [sp, #4]
    ad86:	68b3      	ldr	r3, [r6, #8]
    ad88:	9706      	str	r7, [sp, #24]
    ad8a:	9300      	str	r3, [sp, #0]
    ad8c:	465a      	mov	r2, fp
    ad8e:	003b      	movs	r3, r7
    ad90:	a914      	add	r1, sp, #80	; 0x50
    ad92:	0020      	movs	r0, r4
    ad94:	4fb2      	ldr	r7, [pc, #712]	; (b060 <frameParse+0x388>)
    ad96:	47b8      	blx	r7
    ad98:	28ff      	cmp	r0, #255	; 0xff
    ad9a:	d042      	beq.n	ae22 <frameParse+0x14a>
    ad9c:	002b      	movs	r3, r5
    ad9e:	9f06      	ldr	r7, [sp, #24]
    ada0:	4453      	add	r3, sl
    ada2:	1a3f      	subs	r7, r7, r0
    ada4:	9307      	str	r3, [sp, #28]
    ada6:	b2fb      	uxtb	r3, r7
    ada8:	9306      	str	r3, [sp, #24]
    adaa:	88a0      	ldrh	r0, [r4, #4]
    adac:	4bad      	ldr	r3, [pc, #692]	; (b064 <frameParse+0x38c>)
    adae:	4298      	cmp	r0, r3
    adb0:	d941      	bls.n	ae36 <frameParse+0x15e>
    adb2:	2228      	movs	r2, #40	; 0x28
    adb4:	4bac      	ldr	r3, [pc, #688]	; (b068 <frameParse+0x390>)
    adb6:	88e5      	ldrh	r5, [r4, #6]
    adb8:	469a      	mov	sl, r3
    adba:	681b      	ldr	r3, [r3, #0]
    adbc:	7a27      	ldrb	r7, [r4, #8]
    adbe:	5c9a      	ldrb	r2, [r3, r2]
    adc0:	2a00      	cmp	r2, #0
    adc2:	d100      	bne.n	adc6 <frameParse+0xee>
    adc4:	e07c      	b.n	aec0 <frameParse+0x1e8>
    adc6:	3a01      	subs	r2, #1
    adc8:	b2d1      	uxtb	r1, r2
    adca:	699b      	ldr	r3, [r3, #24]
    adcc:	3101      	adds	r1, #1
    adce:	0089      	lsls	r1, r1, #2
    add0:	1859      	adds	r1, r3, r1
    add2:	e003      	b.n	addc <frameParse+0x104>
    add4:	3304      	adds	r3, #4
    add6:	4299      	cmp	r1, r3
    add8:	d100      	bne.n	addc <frameParse+0x104>
    adda:	e071      	b.n	aec0 <frameParse+0x1e8>
    addc:	881a      	ldrh	r2, [r3, #0]
    adde:	42aa      	cmp	r2, r5
    ade0:	d1f8      	bne.n	add4 <frameParse+0xfc>
    ade2:	789a      	ldrb	r2, [r3, #2]
    ade4:	42ba      	cmp	r2, r7
    ade6:	d1f5      	bne.n	add4 <frameParse+0xfc>
    ade8:	e01b      	b.n	ae22 <frameParse+0x14a>
    adea:	2208      	movs	r2, #8
    adec:	4691      	mov	r9, r2
    adee:	6872      	ldr	r2, [r6, #4]
    adf0:	7929      	ldrb	r1, [r5, #4]
    adf2:	4690      	mov	r8, r2
    adf4:	78ea      	ldrb	r2, [r5, #3]
    adf6:	0209      	lsls	r1, r1, #8
    adf8:	430a      	orrs	r2, r1
    adfa:	79a9      	ldrb	r1, [r5, #6]
    adfc:	8062      	strh	r2, [r4, #2]
    adfe:	796a      	ldrb	r2, [r5, #5]
    ae00:	0209      	lsls	r1, r1, #8
    ae02:	430a      	orrs	r2, r1
    ae04:	7a29      	ldrb	r1, [r5, #8]
    ae06:	80a2      	strh	r2, [r4, #4]
    ae08:	79ea      	ldrb	r2, [r5, #7]
    ae0a:	0209      	lsls	r1, r1, #8
    ae0c:	430a      	orrs	r2, r1
    ae0e:	80e2      	strh	r2, [r4, #6]
    ae10:	2216      	movs	r2, #22
    ae12:	270e      	movs	r7, #14
    ae14:	9205      	str	r2, [sp, #20]
    ae16:	4692      	mov	sl, r2
    ae18:	4693      	mov	fp, r2
    ae1a:	210a      	movs	r1, #10
    ae1c:	3a0d      	subs	r2, #13
    ae1e:	075b      	lsls	r3, r3, #29
    ae20:	d49c      	bmi.n	ad5c <frameParse+0x84>
    ae22:	b01f      	add	sp, #124	; 0x7c
    ae24:	bc3c      	pop	{r2, r3, r4, r5}
    ae26:	4690      	mov	r8, r2
    ae28:	4699      	mov	r9, r3
    ae2a:	46a2      	mov	sl, r4
    ae2c:	46ab      	mov	fp, r5
    ae2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ae30:	2202      	movs	r2, #2
    ae32:	4691      	mov	r9, r2
    ae34:	e7db      	b.n	adee <frameParse+0x116>
    ae36:	4b87      	ldr	r3, [pc, #540]	; (b054 <frameParse+0x37c>)
    ae38:	881a      	ldrh	r2, [r3, #0]
    ae3a:	4290      	cmp	r0, r2
    ae3c:	d100      	bne.n	ae40 <frameParse+0x168>
    ae3e:	e12d      	b.n	b09c <frameParse+0x3c4>
    ae40:	21ff      	movs	r1, #255	; 0xff
    ae42:	0005      	movs	r5, r0
    ae44:	881a      	ldrh	r2, [r3, #0]
    ae46:	438d      	bics	r5, r1
    ae48:	4295      	cmp	r5, r2
    ae4a:	d100      	bne.n	ae4e <frameParse+0x176>
    ae4c:	e129      	b.n	b0a2 <frameParse+0x3ca>
    ae4e:	881b      	ldrh	r3, [r3, #0]
    ae50:	4298      	cmp	r0, r3
    ae52:	d0e6      	beq.n	ae22 <frameParse+0x14a>
    ae54:	7823      	ldrb	r3, [r4, #0]
    ae56:	2b00      	cmp	r3, #0
    ae58:	d0e3      	beq.n	ae22 <frameParse+0x14a>
    ae5a:	4a84      	ldr	r2, [pc, #528]	; (b06c <frameParse+0x394>)
    ae5c:	7812      	ldrb	r2, [r2, #0]
    ae5e:	2a06      	cmp	r2, #6
    ae60:	d1df      	bne.n	ae22 <frameParse+0x14a>
    ae62:	3b01      	subs	r3, #1
    ae64:	7023      	strb	r3, [r4, #0]
    ae66:	4b82      	ldr	r3, [pc, #520]	; (b070 <frameParse+0x398>)
    ae68:	4798      	blx	r3
    ae6a:	ab0a      	add	r3, sp, #40	; 0x28
    ae6c:	8618      	strh	r0, [r3, #48]	; 0x30
    ae6e:	4b81      	ldr	r3, [pc, #516]	; (b074 <frameParse+0x39c>)
    ae70:	4298      	cmp	r0, r3
    ae72:	d100      	bne.n	ae76 <frameParse+0x19e>
    ae74:	e32e      	b.n	b4d4 <frameParse+0x7fc>
    ae76:	2078      	movs	r0, #120	; 0x78
    ae78:	4b7f      	ldr	r3, [pc, #508]	; (b078 <frameParse+0x3a0>)
    ae7a:	4798      	blx	r3
    ae7c:	1e05      	subs	r5, r0, #0
    ae7e:	d0d0      	beq.n	ae22 <frameParse+0x14a>
    ae80:	0001      	movs	r1, r0
    ae82:	4b7e      	ldr	r3, [pc, #504]	; (b07c <frameParse+0x3a4>)
    ae84:	0020      	movs	r0, r4
    ae86:	4798      	blx	r3
    ae88:	7a23      	ldrb	r3, [r4, #8]
    ae8a:	9f06      	ldr	r7, [sp, #24]
    ae8c:	0006      	movs	r6, r0
    ae8e:	70ab      	strb	r3, [r5, #2]
    ae90:	003a      	movs	r2, r7
    ae92:	9907      	ldr	r1, [sp, #28]
    ae94:	4b70      	ldr	r3, [pc, #448]	; (b058 <frameParse+0x380>)
    ae96:	1828      	adds	r0, r5, r0
    ae98:	4798      	blx	r3
    ae9a:	2300      	movs	r3, #0
    ae9c:	9303      	str	r3, [sp, #12]
    ae9e:	9302      	str	r3, [sp, #8]
    aea0:	ab16      	add	r3, sp, #88	; 0x58
    aea2:	9301      	str	r3, [sp, #4]
    aea4:	2302      	movs	r3, #2
    aea6:	0020      	movs	r0, r4
    aea8:	9300      	str	r3, [sp, #0]
    aeaa:	003a      	movs	r2, r7
    aeac:	002b      	movs	r3, r5
    aeae:	0031      	movs	r1, r6
    aeb0:	4c73      	ldr	r4, [pc, #460]	; (b080 <frameParse+0x3a8>)
    aeb2:	47a0      	blx	r4
    aeb4:	2800      	cmp	r0, #0
    aeb6:	d1b4      	bne.n	ae22 <frameParse+0x14a>
    aeb8:	0028      	movs	r0, r5
    aeba:	4b72      	ldr	r3, [pc, #456]	; (b084 <frameParse+0x3ac>)
    aebc:	4798      	blx	r3
    aebe:	e7b0      	b.n	ae22 <frameParse+0x14a>
    aec0:	4b6c      	ldr	r3, [pc, #432]	; (b074 <frameParse+0x39c>)
    aec2:	4298      	cmp	r0, r3
    aec4:	d100      	bne.n	aec8 <frameParse+0x1f0>
    aec6:	e0b6      	b.n	b036 <frameParse+0x35e>
    aec8:	2701      	movs	r7, #1
    aeca:	7863      	ldrb	r3, [r4, #1]
    aecc:	2510      	movs	r5, #16
    aece:	421d      	tst	r5, r3
    aed0:	d006      	beq.n	aee0 <frameParse+0x208>
    aed2:	4a60      	ldr	r2, [pc, #384]	; (b054 <frameParse+0x37c>)
    aed4:	88a1      	ldrh	r1, [r4, #4]
    aed6:	4692      	mov	sl, r2
    aed8:	8812      	ldrh	r2, [r2, #0]
    aeda:	4291      	cmp	r1, r2
    aedc:	d100      	bne.n	aee0 <frameParse+0x208>
    aede:	e1c7      	b.n	b270 <frameParse+0x598>
    aee0:	2503      	movs	r5, #3
    aee2:	402b      	ands	r3, r5
    aee4:	2b01      	cmp	r3, #1
    aee6:	d100      	bne.n	aeea <frameParse+0x212>
    aee8:	e160      	b.n	b1ac <frameParse+0x4d4>
    aeea:	2b00      	cmp	r3, #0
    aeec:	d105      	bne.n	aefa <frameParse+0x222>
    aeee:	4b5f      	ldr	r3, [pc, #380]	; (b06c <frameParse+0x394>)
    aef0:	781b      	ldrb	r3, [r3, #0]
    aef2:	3b06      	subs	r3, #6
    aef4:	2b01      	cmp	r3, #1
    aef6:	d800      	bhi.n	aefa <frameParse+0x222>
    aef8:	e16d      	b.n	b1d6 <frameParse+0x4fe>
    aefa:	2f00      	cmp	r7, #0
    aefc:	d100      	bne.n	af00 <frameParse+0x228>
    aefe:	e790      	b.n	ae22 <frameParse+0x14a>
    af00:	7823      	ldrb	r3, [r4, #0]
    af02:	2b00      	cmp	r3, #0
    af04:	d100      	bne.n	af08 <frameParse+0x230>
    af06:	e78c      	b.n	ae22 <frameParse+0x14a>
    af08:	4b58      	ldr	r3, [pc, #352]	; (b06c <frameParse+0x394>)
    af0a:	781b      	ldrb	r3, [r3, #0]
    af0c:	2b06      	cmp	r3, #6
    af0e:	d000      	beq.n	af12 <frameParse+0x23a>
    af10:	e787      	b.n	ae22 <frameParse+0x14a>
    af12:	ab16      	add	r3, sp, #88	; 0x58
    af14:	001a      	movs	r2, r3
    af16:	9308      	str	r3, [sp, #32]
    af18:	2301      	movs	r3, #1
    af1a:	425b      	negs	r3, r3
    af1c:	8013      	strh	r3, [r2, #0]
    af1e:	2078      	movs	r0, #120	; 0x78
    af20:	4b55      	ldr	r3, [pc, #340]	; (b078 <frameParse+0x3a0>)
    af22:	4798      	blx	r3
    af24:	4680      	mov	r8, r0
    af26:	2800      	cmp	r0, #0
    af28:	d100      	bne.n	af2c <frameParse+0x254>
    af2a:	e77a      	b.n	ae22 <frameParse+0x14a>
    af2c:	7823      	ldrb	r3, [r4, #0]
    af2e:	4a56      	ldr	r2, [pc, #344]	; (b088 <frameParse+0x3b0>)
    af30:	3b01      	subs	r3, #1
    af32:	b2db      	uxtb	r3, r3
    af34:	7023      	strb	r3, [r4, #0]
    af36:	7003      	strb	r3, [r0, #0]
    af38:	7863      	ldrb	r3, [r4, #1]
    af3a:	7043      	strb	r3, [r0, #1]
    af3c:	7813      	ldrb	r3, [r2, #0]
    af3e:	3301      	adds	r3, #1
    af40:	b2db      	uxtb	r3, r3
    af42:	7083      	strb	r3, [r0, #2]
    af44:	7013      	strb	r3, [r2, #0]
    af46:	7863      	ldrb	r3, [r4, #1]
    af48:	069a      	lsls	r2, r3, #26
    af4a:	d500      	bpl.n	af4e <frameParse+0x276>
    af4c:	e172      	b.n	b234 <frameParse+0x55c>
    af4e:	8862      	ldrh	r2, [r4, #2]
    af50:	2716      	movs	r7, #22
    af52:	70c2      	strb	r2, [r0, #3]
    af54:	8862      	ldrh	r2, [r4, #2]
    af56:	250e      	movs	r5, #14
    af58:	0a12      	lsrs	r2, r2, #8
    af5a:	7102      	strb	r2, [r0, #4]
    af5c:	88a2      	ldrh	r2, [r4, #4]
    af5e:	7142      	strb	r2, [r0, #5]
    af60:	88a2      	ldrh	r2, [r4, #4]
    af62:	0a12      	lsrs	r2, r2, #8
    af64:	7182      	strb	r2, [r0, #6]
    af66:	88e2      	ldrh	r2, [r4, #6]
    af68:	71c2      	strb	r2, [r0, #7]
    af6a:	88e2      	ldrh	r2, [r4, #6]
    af6c:	0a12      	lsrs	r2, r2, #8
    af6e:	7202      	strb	r2, [r0, #8]
    af70:	2216      	movs	r2, #22
    af72:	4692      	mov	sl, r2
    af74:	3a0d      	subs	r2, #13
    af76:	200a      	movs	r0, #10
    af78:	4691      	mov	r9, r2
    af7a:	9206      	str	r2, [sp, #24]
    af7c:	075b      	lsls	r3, r3, #29
    af7e:	d518      	bpl.n	afb2 <frameParse+0x2da>
    af80:	4b42      	ldr	r3, [pc, #264]	; (b08c <frameParse+0x3b4>)
    af82:	4649      	mov	r1, r9
    af84:	681a      	ldr	r2, [r3, #0]
    af86:	2320      	movs	r3, #32
    af88:	5cd3      	ldrb	r3, [r2, r3]
    af8a:	4a41      	ldr	r2, [pc, #260]	; (b090 <frameParse+0x3b8>)
    af8c:	7423      	strb	r3, [r4, #16]
    af8e:	6812      	ldr	r2, [r2, #0]
    af90:	4440      	add	r0, r8
    af92:	6162      	str	r2, [r4, #20]
    af94:	4642      	mov	r2, r8
    af96:	5453      	strb	r3, [r2, r1]
    af98:	2204      	movs	r2, #4
    af9a:	a913      	add	r1, sp, #76	; 0x4c
    af9c:	4b2e      	ldr	r3, [pc, #184]	; (b058 <frameParse+0x380>)
    af9e:	4798      	blx	r3
    afa0:	0028      	movs	r0, r5
    afa2:	4b2d      	ldr	r3, [pc, #180]	; (b058 <frameParse+0x380>)
    afa4:	4440      	add	r0, r8
    afa6:	2208      	movs	r2, #8
    afa8:	493a      	ldr	r1, [pc, #232]	; (b094 <frameParse+0x3bc>)
    afaa:	4798      	blx	r3
    afac:	4653      	mov	r3, sl
    afae:	46b9      	mov	r9, r7
    afb0:	9306      	str	r3, [sp, #24]
    afb2:	4642      	mov	r2, r8
    afb4:	7a23      	ldrb	r3, [r4, #8]
    afb6:	7093      	strb	r3, [r2, #2]
    afb8:	2228      	movs	r2, #40	; 0x28
    afba:	4b2b      	ldr	r3, [pc, #172]	; (b068 <frameParse+0x390>)
    afbc:	469a      	mov	sl, r3
    afbe:	681b      	ldr	r3, [r3, #0]
    afc0:	5c9a      	ldrb	r2, [r3, r2]
    afc2:	2a00      	cmp	r2, #0
    afc4:	d018      	beq.n	aff8 <frameParse+0x320>
    afc6:	6998      	ldr	r0, [r3, #24]
    afc8:	4d2a      	ldr	r5, [pc, #168]	; (b074 <frameParse+0x39c>)
    afca:	8803      	ldrh	r3, [r0, #0]
    afcc:	42ab      	cmp	r3, r5
    afce:	d100      	bne.n	afd2 <frameParse+0x2fa>
    afd0:	e2a8      	b.n	b524 <frameParse+0x84c>
    afd2:	3a01      	subs	r2, #1
    afd4:	b2d2      	uxtb	r2, r2
    afd6:	3201      	adds	r2, #1
    afd8:	0092      	lsls	r2, r2, #2
    afda:	1d03      	adds	r3, r0, #4
    afdc:	1882      	adds	r2, r0, r2
    afde:	46b4      	mov	ip, r6
    afe0:	e007      	b.n	aff2 <frameParse+0x31a>
    afe2:	1a1e      	subs	r6, r3, r0
    afe4:	001f      	movs	r7, r3
    afe6:	3304      	adds	r3, #4
    afe8:	1f19      	subs	r1, r3, #4
    afea:	8809      	ldrh	r1, [r1, #0]
    afec:	42a9      	cmp	r1, r5
    afee:	d100      	bne.n	aff2 <frameParse+0x31a>
    aff0:	e129      	b.n	b246 <frameParse+0x56e>
    aff2:	429a      	cmp	r2, r3
    aff4:	d1f5      	bne.n	afe2 <frameParse+0x30a>
    aff6:	4666      	mov	r6, ip
    aff8:	4648      	mov	r0, r9
    affa:	9b05      	ldr	r3, [sp, #20]
    affc:	7b32      	ldrb	r2, [r6, #12]
    affe:	9907      	ldr	r1, [sp, #28]
    b000:	1ad2      	subs	r2, r2, r3
    b002:	4440      	add	r0, r8
    b004:	4b14      	ldr	r3, [pc, #80]	; (b058 <frameParse+0x380>)
    b006:	4798      	blx	r3
    b008:	465b      	mov	r3, fp
    b00a:	7b32      	ldrb	r2, [r6, #12]
    b00c:	0020      	movs	r0, r4
    b00e:	1ad2      	subs	r2, r2, r3
    b010:	2300      	movs	r3, #0
    b012:	9303      	str	r3, [sp, #12]
    b014:	9302      	str	r3, [sp, #8]
    b016:	9b08      	ldr	r3, [sp, #32]
    b018:	b2d2      	uxtb	r2, r2
    b01a:	9301      	str	r3, [sp, #4]
    b01c:	2302      	movs	r3, #2
    b01e:	9906      	ldr	r1, [sp, #24]
    b020:	9300      	str	r3, [sp, #0]
    b022:	4c17      	ldr	r4, [pc, #92]	; (b080 <frameParse+0x3a8>)
    b024:	4643      	mov	r3, r8
    b026:	47a0      	blx	r4
    b028:	2800      	cmp	r0, #0
    b02a:	d000      	beq.n	b02e <frameParse+0x356>
    b02c:	e6f9      	b.n	ae22 <frameParse+0x14a>
    b02e:	4640      	mov	r0, r8
    b030:	4b14      	ldr	r3, [pc, #80]	; (b084 <frameParse+0x3ac>)
    b032:	4798      	blx	r3
    b034:	e6f5      	b.n	ae22 <frameParse+0x14a>
    b036:	2503      	movs	r5, #3
    b038:	7863      	ldrb	r3, [r4, #1]
    b03a:	2701      	movs	r7, #1
    b03c:	401d      	ands	r5, r3
    b03e:	d000      	beq.n	b042 <frameParse+0x36a>
    b040:	e744      	b.n	aecc <frameParse+0x1f4>
    b042:	4b15      	ldr	r3, [pc, #84]	; (b098 <frameParse+0x3c0>)
    b044:	4798      	blx	r3
    b046:	1e07      	subs	r7, r0, #0
    b048:	d000      	beq.n	b04c <frameParse+0x374>
    b04a:	e214      	b.n	b476 <frameParse+0x79e>
    b04c:	7863      	ldrb	r3, [r4, #1]
    b04e:	3701      	adds	r7, #1
    b050:	e73c      	b.n	aecc <frameParse+0x1f4>
    b052:	46c0      	nop			; (mov r8, r8)
    b054:	20003740 	.word	0x20003740
    b058:	0000e9e7 	.word	0x0000e9e7
    b05c:	0000cb95 	.word	0x0000cb95
    b060:	0000ccc1 	.word	0x0000ccc1
    b064:	0000fffc 	.word	0x0000fffc
    b068:	200036f8 	.word	0x200036f8
    b06c:	20000b00 	.word	0x20000b00
    b070:	0000c8e1 	.word	0x0000c8e1
    b074:	0000ffff 	.word	0x0000ffff
    b078:	00006a79 	.word	0x00006a79
    b07c:	0000a4b1 	.word	0x0000a4b1
    b080:	0000a549 	.word	0x0000a549
    b084:	00006ac9 	.word	0x00006ac9
    b088:	20003714 	.word	0x20003714
    b08c:	200036fc 	.word	0x200036fc
    b090:	20003788 	.word	0x20003788
    b094:	2000014c 	.word	0x2000014c
    b098:	0000c355 	.word	0x0000c355
    b09c:	7863      	ldrb	r3, [r4, #1]
    b09e:	2700      	movs	r7, #0
    b0a0:	e714      	b.n	aecc <frameParse+0x1f4>
    b0a2:	4ada      	ldr	r2, [pc, #872]	; (b40c <frameParse+0x734>)
    b0a4:	7812      	ldrb	r2, [r2, #0]
    b0a6:	2a06      	cmp	r2, #6
    b0a8:	d000      	beq.n	b0ac <frameParse+0x3d4>
    b0aa:	e6d0      	b.n	ae4e <frameParse+0x176>
    b0ac:	2580      	movs	r5, #128	; 0x80
    b0ae:	4005      	ands	r5, r0
    b0b0:	d100      	bne.n	b0b4 <frameParse+0x3dc>
    b0b2:	e18a      	b.n	b3ca <frameParse+0x6f2>
    b0b4:	2078      	movs	r0, #120	; 0x78
    b0b6:	4bd6      	ldr	r3, [pc, #856]	; (b410 <frameParse+0x738>)
    b0b8:	4798      	blx	r3
    b0ba:	1e05      	subs	r5, r0, #0
    b0bc:	d100      	bne.n	b0c0 <frameParse+0x3e8>
    b0be:	e6b0      	b.n	ae22 <frameParse+0x14a>
    b0c0:	2203      	movs	r2, #3
    b0c2:	7821      	ldrb	r1, [r4, #0]
    b0c4:	ab16      	add	r3, sp, #88	; 0x58
    b0c6:	88e0      	ldrh	r0, [r4, #6]
    b0c8:	88a7      	ldrh	r7, [r4, #4]
    b0ca:	7019      	strb	r1, [r3, #0]
    b0cc:	9308      	str	r3, [sp, #32]
    b0ce:	785b      	ldrb	r3, [r3, #1]
    b0d0:	4393      	bics	r3, r2
    b0d2:	2201      	movs	r2, #1
    b0d4:	4313      	orrs	r3, r2
    b0d6:	2208      	movs	r2, #8
    b0d8:	b2db      	uxtb	r3, r3
    b0da:	4393      	bics	r3, r2
    b0dc:	2204      	movs	r2, #4
    b0de:	4313      	orrs	r3, r2
    b0e0:	2220      	movs	r2, #32
    b0e2:	4690      	mov	r8, r2
    b0e4:	b2db      	uxtb	r3, r3
    b0e6:	4393      	bics	r3, r2
    b0e8:	324f      	adds	r2, #79	; 0x4f
    b0ea:	4013      	ands	r3, r2
    b0ec:	9a08      	ldr	r2, [sp, #32]
    b0ee:	7053      	strb	r3, [r2, #1]
    b0f0:	4bc8      	ldr	r3, [pc, #800]	; (b414 <frameParse+0x73c>)
    b0f2:	8097      	strh	r7, [r2, #4]
    b0f4:	881b      	ldrh	r3, [r3, #0]
    b0f6:	80d0      	strh	r0, [r2, #6]
    b0f8:	8053      	strh	r3, [r2, #2]
    b0fa:	7029      	strb	r1, [r5, #0]
    b0fc:	7853      	ldrb	r3, [r2, #1]
    b0fe:	49c6      	ldr	r1, [pc, #792]	; (b418 <frameParse+0x740>)
    b100:	706b      	strb	r3, [r5, #1]
    b102:	780b      	ldrb	r3, [r1, #0]
    b104:	3301      	adds	r3, #1
    b106:	b2db      	uxtb	r3, r3
    b108:	700b      	strb	r3, [r1, #0]
    b10a:	70ab      	strb	r3, [r5, #2]
    b10c:	4643      	mov	r3, r8
    b10e:	7851      	ldrb	r1, [r2, #1]
    b110:	420b      	tst	r3, r1
    b112:	d000      	beq.n	b116 <frameParse+0x43e>
    b114:	e1db      	b.n	b4ce <frameParse+0x7f6>
    b116:	2009      	movs	r0, #9
    b118:	2709      	movs	r7, #9
    b11a:	8853      	ldrh	r3, [r2, #2]
    b11c:	70eb      	strb	r3, [r5, #3]
    b11e:	8853      	ldrh	r3, [r2, #2]
    b120:	0a1b      	lsrs	r3, r3, #8
    b122:	712b      	strb	r3, [r5, #4]
    b124:	8893      	ldrh	r3, [r2, #4]
    b126:	716b      	strb	r3, [r5, #5]
    b128:	8893      	ldrh	r3, [r2, #4]
    b12a:	0a1b      	lsrs	r3, r3, #8
    b12c:	71ab      	strb	r3, [r5, #6]
    b12e:	88d3      	ldrh	r3, [r2, #6]
    b130:	71eb      	strb	r3, [r5, #7]
    b132:	88d3      	ldrh	r3, [r2, #6]
    b134:	0a1b      	lsrs	r3, r3, #8
    b136:	722b      	strb	r3, [r5, #8]
    b138:	074b      	lsls	r3, r1, #29
    b13a:	d51d      	bpl.n	b178 <frameParse+0x4a0>
    b13c:	4bb7      	ldr	r3, [pc, #732]	; (b41c <frameParse+0x744>)
    b13e:	9908      	ldr	r1, [sp, #32]
    b140:	681a      	ldr	r2, [r3, #0]
    b142:	2320      	movs	r3, #32
    b144:	5cd3      	ldrb	r3, [r2, r3]
    b146:	4ab6      	ldr	r2, [pc, #728]	; (b420 <frameParse+0x748>)
    b148:	740b      	strb	r3, [r1, #16]
    b14a:	6812      	ldr	r2, [r2, #0]
    b14c:	9206      	str	r2, [sp, #24]
    b14e:	000a      	movs	r2, r1
    b150:	9906      	ldr	r1, [sp, #24]
    b152:	6151      	str	r1, [r2, #20]
    b154:	542b      	strb	r3, [r5, r0]
    b156:	1c78      	adds	r0, r7, #1
    b158:	b2c0      	uxtb	r0, r0
    b15a:	2204      	movs	r2, #4
    b15c:	a91b      	add	r1, sp, #108	; 0x6c
    b15e:	4bb1      	ldr	r3, [pc, #708]	; (b424 <frameParse+0x74c>)
    b160:	1828      	adds	r0, r5, r0
    b162:	4798      	blx	r3
    b164:	1d78      	adds	r0, r7, #5
    b166:	b2c0      	uxtb	r0, r0
    b168:	370d      	adds	r7, #13
    b16a:	1828      	adds	r0, r5, r0
    b16c:	2208      	movs	r2, #8
    b16e:	49ae      	ldr	r1, [pc, #696]	; (b428 <frameParse+0x750>)
    b170:	4bac      	ldr	r3, [pc, #688]	; (b424 <frameParse+0x74c>)
    b172:	b2ff      	uxtb	r7, r7
    b174:	4798      	blx	r3
    b176:	0038      	movs	r0, r7
    b178:	7a23      	ldrb	r3, [r4, #8]
    b17a:	9907      	ldr	r1, [sp, #28]
    b17c:	70ab      	strb	r3, [r5, #2]
    b17e:	7b32      	ldrb	r2, [r6, #12]
    b180:	9b05      	ldr	r3, [sp, #20]
    b182:	1828      	adds	r0, r5, r0
    b184:	1ad2      	subs	r2, r2, r3
    b186:	4ba7      	ldr	r3, [pc, #668]	; (b424 <frameParse+0x74c>)
    b188:	4798      	blx	r3
    b18a:	465b      	mov	r3, fp
    b18c:	7b32      	ldrb	r2, [r6, #12]
    b18e:	0039      	movs	r1, r7
    b190:	1ad2      	subs	r2, r2, r3
    b192:	2300      	movs	r3, #0
    b194:	9303      	str	r3, [sp, #12]
    b196:	9302      	str	r3, [sp, #8]
    b198:	ab0f      	add	r3, sp, #60	; 0x3c
    b19a:	9301      	str	r3, [sp, #4]
    b19c:	2302      	movs	r3, #2
    b19e:	b2d2      	uxtb	r2, r2
    b1a0:	9300      	str	r3, [sp, #0]
    b1a2:	9808      	ldr	r0, [sp, #32]
    b1a4:	002b      	movs	r3, r5
    b1a6:	4ca1      	ldr	r4, [pc, #644]	; (b42c <frameParse+0x754>)
    b1a8:	47a0      	blx	r4
    b1aa:	e63a      	b.n	ae22 <frameParse+0x14a>
    b1ac:	220f      	movs	r2, #15
    b1ae:	9b07      	ldr	r3, [sp, #28]
    b1b0:	781b      	ldrb	r3, [r3, #0]
    b1b2:	4393      	bics	r3, r2
    b1b4:	2b10      	cmp	r3, #16
    b1b6:	d100      	bne.n	b1ba <frameParse+0x4e2>
    b1b8:	e0ed      	b.n	b396 <frameParse+0x6be>
    b1ba:	d92f      	bls.n	b21c <frameParse+0x544>
    b1bc:	2b20      	cmp	r3, #32
    b1be:	d100      	bne.n	b1c2 <frameParse+0x4ea>
    b1c0:	e0e2      	b.n	b388 <frameParse+0x6b0>
    b1c2:	2b30      	cmp	r3, #48	; 0x30
    b1c4:	d000      	beq.n	b1c8 <frameParse+0x4f0>
    b1c6:	e698      	b.n	aefa <frameParse+0x222>
    b1c8:	4b99      	ldr	r3, [pc, #612]	; (b430 <frameParse+0x758>)
    b1ca:	9907      	ldr	r1, [sp, #28]
    b1cc:	0020      	movs	r0, r4
    b1ce:	4798      	blx	r3
    b1d0:	7863      	ldrb	r3, [r4, #1]
    b1d2:	402b      	ands	r3, r5
    b1d4:	e689      	b.n	aeea <frameParse+0x212>
    b1d6:	88a2      	ldrh	r2, [r4, #4]
    b1d8:	4b96      	ldr	r3, [pc, #600]	; (b434 <frameParse+0x75c>)
    b1da:	429a      	cmp	r2, r3
    b1dc:	d90e      	bls.n	b1fc <frameParse+0x524>
    b1de:	20ff      	movs	r0, #255	; 0xff
    b1e0:	4b95      	ldr	r3, [pc, #596]	; (b438 <frameParse+0x760>)
    b1e2:	8819      	ldrh	r1, [r3, #0]
    b1e4:	4208      	tst	r0, r1
    b1e6:	d100      	bne.n	b1ea <frameParse+0x512>
    b1e8:	e0e6      	b.n	b3b8 <frameParse+0x6e0>
    b1ea:	8819      	ldrh	r1, [r3, #0]
    b1ec:	0609      	lsls	r1, r1, #24
    b1ee:	d500      	bpl.n	b1f2 <frameParse+0x51a>
    b1f0:	e0e2      	b.n	b3b8 <frameParse+0x6e0>
    b1f2:	4992      	ldr	r1, [pc, #584]	; (b43c <frameParse+0x764>)
    b1f4:	428a      	cmp	r2, r1
    b1f6:	d000      	beq.n	b1fa <frameParse+0x522>
    b1f8:	e67f      	b.n	aefa <frameParse+0x222>
    b1fa:	881b      	ldrh	r3, [r3, #0]
    b1fc:	88e3      	ldrh	r3, [r4, #6]
    b1fe:	a816      	add	r0, sp, #88	; 0x58
    b200:	8003      	strh	r3, [r0, #0]
    b202:	466b      	mov	r3, sp
    b204:	7e1b      	ldrb	r3, [r3, #24]
    b206:	7203      	strb	r3, [r0, #8]
    b208:	9b07      	ldr	r3, [sp, #28]
    b20a:	6043      	str	r3, [r0, #4]
    b20c:	7bb3      	ldrb	r3, [r6, #14]
    b20e:	7283      	strb	r3, [r0, #10]
    b210:	7b73      	ldrb	r3, [r6, #13]
    b212:	7243      	strb	r3, [r0, #9]
    b214:	4b8a      	ldr	r3, [pc, #552]	; (b440 <frameParse+0x768>)
    b216:	681b      	ldr	r3, [r3, #0]
    b218:	4798      	blx	r3
    b21a:	e66e      	b.n	aefa <frameParse+0x222>
    b21c:	2b00      	cmp	r3, #0
    b21e:	d000      	beq.n	b222 <frameParse+0x54a>
    b220:	e66b      	b.n	aefa <frameParse+0x222>
    b222:	7bb3      	ldrb	r3, [r6, #14]
    b224:	0020      	movs	r0, r4
    b226:	9300      	str	r3, [sp, #0]
    b228:	4642      	mov	r2, r8
    b22a:	9b07      	ldr	r3, [sp, #28]
    b22c:	4649      	mov	r1, r9
    b22e:	4c85      	ldr	r4, [pc, #532]	; (b444 <frameParse+0x76c>)
    b230:	47a0      	blx	r4
    b232:	e5f6      	b.n	ae22 <frameParse+0x14a>
    b234:	2210      	movs	r2, #16
    b236:	4692      	mov	sl, r2
    b238:	3a0d      	subs	r2, #13
    b23a:	2710      	movs	r7, #16
    b23c:	2508      	movs	r5, #8
    b23e:	2004      	movs	r0, #4
    b240:	4691      	mov	r9, r2
    b242:	9206      	str	r2, [sp, #24]
    b244:	e69a      	b.n	af7c <frameParse+0x2a4>
    b246:	4663      	mov	r3, ip
    b248:	46bc      	mov	ip, r7
    b24a:	0037      	movs	r7, r6
    b24c:	001e      	movs	r6, r3
    b24e:	4661      	mov	r1, ip
    b250:	88e3      	ldrh	r3, [r4, #6]
    b252:	7a22      	ldrb	r2, [r4, #8]
    b254:	800b      	strh	r3, [r1, #0]
    b256:	4653      	mov	r3, sl
    b258:	681b      	ldr	r3, [r3, #0]
    b25a:	699b      	ldr	r3, [r3, #24]
    b25c:	19db      	adds	r3, r3, r7
    b25e:	709a      	strb	r2, [r3, #2]
    b260:	4653      	mov	r3, sl
    b262:	2229      	movs	r2, #41	; 0x29
    b264:	681b      	ldr	r3, [r3, #0]
    b266:	5c9a      	ldrb	r2, [r3, r2]
    b268:	699b      	ldr	r3, [r3, #24]
    b26a:	19df      	adds	r7, r3, r7
    b26c:	70fa      	strb	r2, [r7, #3]
    b26e:	e6c3      	b.n	aff8 <frameParse+0x320>
    b270:	88e3      	ldrh	r3, [r4, #6]
    b272:	2078      	movs	r0, #120	; 0x78
    b274:	930a      	str	r3, [sp, #40]	; 0x28
    b276:	7a23      	ldrb	r3, [r4, #8]
    b278:	930b      	str	r3, [sp, #44]	; 0x2c
    b27a:	4b65      	ldr	r3, [pc, #404]	; (b410 <frameParse+0x738>)
    b27c:	4798      	blx	r3
    b27e:	9009      	str	r0, [sp, #36]	; 0x24
    b280:	2800      	cmp	r0, #0
    b282:	d100      	bne.n	b286 <frameParse+0x5ae>
    b284:	e079      	b.n	b37a <frameParse+0x6a2>
    b286:	4652      	mov	r2, sl
    b288:	8811      	ldrh	r1, [r2, #0]
    b28a:	22ff      	movs	r2, #255	; 0xff
    b28c:	2003      	movs	r0, #3
    b28e:	ab16      	add	r3, sp, #88	; 0x58
    b290:	701a      	strb	r2, [r3, #0]
    b292:	9308      	str	r3, [sp, #32]
    b294:	785b      	ldrb	r3, [r3, #1]
    b296:	4692      	mov	sl, r2
    b298:	4383      	bics	r3, r0
    b29a:	2001      	movs	r0, #1
    b29c:	4318      	orrs	r0, r3
    b29e:	23f7      	movs	r3, #247	; 0xf7
    b2a0:	4003      	ands	r3, r0
    b2a2:	2004      	movs	r0, #4
    b2a4:	4303      	orrs	r3, r0
    b2a6:	2020      	movs	r0, #32
    b2a8:	227f      	movs	r2, #127	; 0x7f
    b2aa:	b2db      	uxtb	r3, r3
    b2ac:	4383      	bics	r3, r0
    b2ae:	4013      	ands	r3, r2
    b2b0:	43ab      	bics	r3, r5
    b2b2:	9d08      	ldr	r5, [sp, #32]
    b2b4:	466a      	mov	r2, sp
    b2b6:	706b      	strb	r3, [r5, #1]
    b2b8:	4b56      	ldr	r3, [pc, #344]	; (b414 <frameParse+0x73c>)
    b2ba:	80e9      	strh	r1, [r5, #6]
    b2bc:	881b      	ldrh	r3, [r3, #0]
    b2be:	9909      	ldr	r1, [sp, #36]	; 0x24
    b2c0:	806b      	strh	r3, [r5, #2]
    b2c2:	4653      	mov	r3, sl
    b2c4:	8d12      	ldrh	r2, [r2, #40]	; 0x28
    b2c6:	80aa      	strh	r2, [r5, #4]
    b2c8:	700b      	strb	r3, [r1, #0]
    b2ca:	786b      	ldrb	r3, [r5, #1]
    b2cc:	4a52      	ldr	r2, [pc, #328]	; (b418 <frameParse+0x740>)
    b2ce:	704b      	strb	r3, [r1, #1]
    b2d0:	7813      	ldrb	r3, [r2, #0]
    b2d2:	3301      	adds	r3, #1
    b2d4:	b2db      	uxtb	r3, r3
    b2d6:	708b      	strb	r3, [r1, #2]
    b2d8:	7013      	strb	r3, [r2, #0]
    b2da:	786a      	ldrb	r2, [r5, #1]
    b2dc:	4210      	tst	r0, r2
    b2de:	d000      	beq.n	b2e2 <frameParse+0x60a>
    b2e0:	e0c0      	b.n	b464 <frameParse+0x78c>
    b2e2:	0008      	movs	r0, r1
    b2e4:	886b      	ldrh	r3, [r5, #2]
    b2e6:	70cb      	strb	r3, [r1, #3]
    b2e8:	886b      	ldrh	r3, [r5, #2]
    b2ea:	0a1b      	lsrs	r3, r3, #8
    b2ec:	710b      	strb	r3, [r1, #4]
    b2ee:	88ab      	ldrh	r3, [r5, #4]
    b2f0:	714b      	strb	r3, [r1, #5]
    b2f2:	88ab      	ldrh	r3, [r5, #4]
    b2f4:	2109      	movs	r1, #9
    b2f6:	0a1b      	lsrs	r3, r3, #8
    b2f8:	7183      	strb	r3, [r0, #6]
    b2fa:	88eb      	ldrh	r3, [r5, #6]
    b2fc:	71c3      	strb	r3, [r0, #7]
    b2fe:	88eb      	ldrh	r3, [r5, #6]
    b300:	0a1b      	lsrs	r3, r3, #8
    b302:	7203      	strb	r3, [r0, #8]
    b304:	2316      	movs	r3, #22
    b306:	200a      	movs	r0, #10
    b308:	469a      	mov	sl, r3
    b30a:	930c      	str	r3, [sp, #48]	; 0x30
    b30c:	3b08      	subs	r3, #8
    b30e:	930a      	str	r3, [sp, #40]	; 0x28
    b310:	3b05      	subs	r3, #5
    b312:	0752      	lsls	r2, r2, #29
    b314:	d51b      	bpl.n	b34e <frameParse+0x676>
    b316:	4a41      	ldr	r2, [pc, #260]	; (b41c <frameParse+0x744>)
    b318:	9d08      	ldr	r5, [sp, #32]
    b31a:	6811      	ldr	r1, [r2, #0]
    b31c:	2220      	movs	r2, #32
    b31e:	5c8a      	ldrb	r2, [r1, r2]
    b320:	493f      	ldr	r1, [pc, #252]	; (b420 <frameParse+0x748>)
    b322:	742a      	strb	r2, [r5, #16]
    b324:	6809      	ldr	r1, [r1, #0]
    b326:	910d      	str	r1, [sp, #52]	; 0x34
    b328:	0029      	movs	r1, r5
    b32a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    b32c:	614d      	str	r5, [r1, #20]
    b32e:	9d09      	ldr	r5, [sp, #36]	; 0x24
    b330:	a91b      	add	r1, sp, #108	; 0x6c
    b332:	46ac      	mov	ip, r5
    b334:	54ea      	strb	r2, [r5, r3]
    b336:	4460      	add	r0, ip
    b338:	2204      	movs	r2, #4
    b33a:	4b3a      	ldr	r3, [pc, #232]	; (b424 <frameParse+0x74c>)
    b33c:	4798      	blx	r3
    b33e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b340:	4939      	ldr	r1, [pc, #228]	; (b428 <frameParse+0x750>)
    b342:	18e8      	adds	r0, r5, r3
    b344:	2208      	movs	r2, #8
    b346:	4b37      	ldr	r3, [pc, #220]	; (b424 <frameParse+0x74c>)
    b348:	4798      	blx	r3
    b34a:	4653      	mov	r3, sl
    b34c:	990c      	ldr	r1, [sp, #48]	; 0x30
    b34e:	222c      	movs	r2, #44	; 0x2c
    b350:	466d      	mov	r5, sp
    b352:	18ad      	adds	r5, r5, r2
    b354:	782d      	ldrb	r5, [r5, #0]
    b356:	9809      	ldr	r0, [sp, #36]	; 0x24
    b358:	3206      	adds	r2, #6
    b35a:	7085      	strb	r5, [r0, #2]
    b35c:	54c2      	strb	r2, [r0, r3]
    b35e:	2300      	movs	r3, #0
    b360:	9303      	str	r3, [sp, #12]
    b362:	9302      	str	r3, [sp, #8]
    b364:	4643      	mov	r3, r8
    b366:	9301      	str	r3, [sp, #4]
    b368:	464b      	mov	r3, r9
    b36a:	3a31      	subs	r2, #49	; 0x31
    b36c:	9300      	str	r3, [sp, #0]
    b36e:	4d2f      	ldr	r5, [pc, #188]	; (b42c <frameParse+0x754>)
    b370:	0003      	movs	r3, r0
    b372:	9808      	ldr	r0, [sp, #32]
    b374:	47a8      	blx	r5
    b376:	2800      	cmp	r0, #0
    b378:	d001      	beq.n	b37e <frameParse+0x6a6>
    b37a:	7863      	ldrb	r3, [r4, #1]
    b37c:	e5b0      	b.n	aee0 <frameParse+0x208>
    b37e:	4b32      	ldr	r3, [pc, #200]	; (b448 <frameParse+0x770>)
    b380:	9809      	ldr	r0, [sp, #36]	; 0x24
    b382:	4798      	blx	r3
    b384:	7863      	ldrb	r3, [r4, #1]
    b386:	e5ab      	b.n	aee0 <frameParse+0x208>
    b388:	4b30      	ldr	r3, [pc, #192]	; (b44c <frameParse+0x774>)
    b38a:	9907      	ldr	r1, [sp, #28]
    b38c:	0020      	movs	r0, r4
    b38e:	4798      	blx	r3
    b390:	7863      	ldrb	r3, [r4, #1]
    b392:	402b      	ands	r3, r5
    b394:	e5a9      	b.n	aeea <frameParse+0x212>
    b396:	4b1d      	ldr	r3, [pc, #116]	; (b40c <frameParse+0x734>)
    b398:	781b      	ldrb	r3, [r3, #0]
    b39a:	2b06      	cmp	r3, #6
    b39c:	d000      	beq.n	b3a0 <frameParse+0x6c8>
    b39e:	e5ac      	b.n	aefa <frameParse+0x222>
    b3a0:	7bb3      	ldrb	r3, [r6, #14]
    b3a2:	4f2b      	ldr	r7, [pc, #172]	; (b450 <frameParse+0x778>)
    b3a4:	9300      	str	r3, [sp, #0]
    b3a6:	4642      	mov	r2, r8
    b3a8:	9b07      	ldr	r3, [sp, #28]
    b3aa:	4649      	mov	r1, r9
    b3ac:	0020      	movs	r0, r4
    b3ae:	47b8      	blx	r7
    b3b0:	7863      	ldrb	r3, [r4, #1]
    b3b2:	0007      	movs	r7, r0
    b3b4:	402b      	ands	r3, r5
    b3b6:	e598      	b.n	aeea <frameParse+0x212>
    b3b8:	881b      	ldrh	r3, [r3, #0]
    b3ba:	061b      	lsls	r3, r3, #24
    b3bc:	d400      	bmi.n	b3c0 <frameParse+0x6e8>
    b3be:	e71d      	b.n	b1fc <frameParse+0x524>
    b3c0:	4b24      	ldr	r3, [pc, #144]	; (b454 <frameParse+0x77c>)
    b3c2:	429a      	cmp	r2, r3
    b3c4:	d000      	beq.n	b3c8 <frameParse+0x6f0>
    b3c6:	e719      	b.n	b1fc <frameParse+0x524>
    b3c8:	e597      	b.n	aefa <frameParse+0x222>
    b3ca:	2090      	movs	r0, #144	; 0x90
    b3cc:	4b10      	ldr	r3, [pc, #64]	; (b410 <frameParse+0x738>)
    b3ce:	4798      	blx	r3
    b3d0:	1e06      	subs	r6, r0, #0
    b3d2:	d100      	bne.n	b3d6 <frameParse+0x6fe>
    b3d4:	e525      	b.n	ae22 <frameParse+0x14a>
    b3d6:	0021      	movs	r1, r4
    b3d8:	2220      	movs	r2, #32
    b3da:	4b12      	ldr	r3, [pc, #72]	; (b424 <frameParse+0x74c>)
    b3dc:	3018      	adds	r0, #24
    b3de:	4798      	blx	r3
    b3e0:	2338      	movs	r3, #56	; 0x38
    b3e2:	0030      	movs	r0, r6
    b3e4:	9a06      	ldr	r2, [sp, #24]
    b3e6:	9907      	ldr	r1, [sp, #28]
    b3e8:	54f2      	strb	r2, [r6, r3]
    b3ea:	3039      	adds	r0, #57	; 0x39
    b3ec:	60b5      	str	r5, [r6, #8]
    b3ee:	4b0d      	ldr	r3, [pc, #52]	; (b424 <frameParse+0x74c>)
    b3f0:	4798      	blx	r3
    b3f2:	2301      	movs	r3, #1
    b3f4:	74f3      	strb	r3, [r6, #19]
    b3f6:	4b18      	ldr	r3, [pc, #96]	; (b458 <frameParse+0x780>)
    b3f8:	0031      	movs	r1, r6
    b3fa:	681a      	ldr	r2, [r3, #0]
    b3fc:	2327      	movs	r3, #39	; 0x27
    b3fe:	5cd3      	ldrb	r3, [r2, r3]
    b400:	4816      	ldr	r0, [pc, #88]	; (b45c <frameParse+0x784>)
    b402:	3301      	adds	r3, #1
    b404:	7433      	strb	r3, [r6, #16]
    b406:	4b16      	ldr	r3, [pc, #88]	; (b460 <frameParse+0x788>)
    b408:	4798      	blx	r3
    b40a:	e50a      	b.n	ae22 <frameParse+0x14a>
    b40c:	20000b00 	.word	0x20000b00
    b410:	00006a79 	.word	0x00006a79
    b414:	2000372c 	.word	0x2000372c
    b418:	20003714 	.word	0x20003714
    b41c:	200036fc 	.word	0x200036fc
    b420:	20003788 	.word	0x20003788
    b424:	0000e9e7 	.word	0x0000e9e7
    b428:	2000014c 	.word	0x2000014c
    b42c:	0000a549 	.word	0x0000a549
    b430:	0000ab01 	.word	0x0000ab01
    b434:	0000fffc 	.word	0x0000fffc
    b438:	20003740 	.word	0x20003740
    b43c:	0000ffff 	.word	0x0000ffff
    b440:	20000b18 	.word	0x20000b18
    b444:	0000bbd5 	.word	0x0000bbd5
    b448:	00006ac9 	.word	0x00006ac9
    b44c:	0000a445 	.word	0x0000a445
    b450:	0000c539 	.word	0x0000c539
    b454:	0000fffd 	.word	0x0000fffd
    b458:	200036f8 	.word	0x200036f8
    b45c:	200036ec 	.word	0x200036ec
    b460:	00006be5 	.word	0x00006be5
    b464:	2310      	movs	r3, #16
    b466:	469a      	mov	sl, r3
    b468:	930c      	str	r3, [sp, #48]	; 0x30
    b46a:	3b08      	subs	r3, #8
    b46c:	930a      	str	r3, [sp, #40]	; 0x28
    b46e:	2004      	movs	r0, #4
    b470:	3b05      	subs	r3, #5
    b472:	2103      	movs	r1, #3
    b474:	e74d      	b.n	b312 <frameParse+0x63a>
    b476:	4b2d      	ldr	r3, [pc, #180]	; (b52c <frameParse+0x854>)
    b478:	4798      	blx	r3
    b47a:	2832      	cmp	r0, #50	; 0x32
    b47c:	d801      	bhi.n	b482 <frameParse+0x7aa>
    b47e:	7863      	ldrb	r3, [r4, #1]
    b480:	e524      	b.n	aecc <frameParse+0x1f4>
    b482:	2090      	movs	r0, #144	; 0x90
    b484:	4b2a      	ldr	r3, [pc, #168]	; (b530 <frameParse+0x858>)
    b486:	4798      	blx	r3
    b488:	2800      	cmp	r0, #0
    b48a:	d100      	bne.n	b48e <frameParse+0x7b6>
    b48c:	e4c9      	b.n	ae22 <frameParse+0x14a>
    b48e:	9008      	str	r0, [sp, #32]
    b490:	2220      	movs	r2, #32
    b492:	0021      	movs	r1, r4
    b494:	4b27      	ldr	r3, [pc, #156]	; (b534 <frameParse+0x85c>)
    b496:	3018      	adds	r0, #24
    b498:	4798      	blx	r3
    b49a:	2338      	movs	r3, #56	; 0x38
    b49c:	9808      	ldr	r0, [sp, #32]
    b49e:	9a06      	ldr	r2, [sp, #24]
    b4a0:	9907      	ldr	r1, [sp, #28]
    b4a2:	54c2      	strb	r2, [r0, r3]
    b4a4:	6085      	str	r5, [r0, #8]
    b4a6:	4b23      	ldr	r3, [pc, #140]	; (b534 <frameParse+0x85c>)
    b4a8:	3039      	adds	r0, #57	; 0x39
    b4aa:	4798      	blx	r3
    b4ac:	4653      	mov	r3, sl
    b4ae:	2201      	movs	r2, #1
    b4b0:	6819      	ldr	r1, [r3, #0]
    b4b2:	2327      	movs	r3, #39	; 0x27
    b4b4:	9808      	ldr	r0, [sp, #32]
    b4b6:	74c2      	strb	r2, [r0, #19]
    b4b8:	5ccb      	ldrb	r3, [r1, r3]
    b4ba:	7445      	strb	r5, [r0, #17]
    b4bc:	189b      	adds	r3, r3, r2
    b4be:	7403      	strb	r3, [r0, #16]
    b4c0:	7502      	strb	r2, [r0, #20]
    b4c2:	0001      	movs	r1, r0
    b4c4:	4b1c      	ldr	r3, [pc, #112]	; (b538 <frameParse+0x860>)
    b4c6:	481d      	ldr	r0, [pc, #116]	; (b53c <frameParse+0x864>)
    b4c8:	4798      	blx	r3
    b4ca:	7863      	ldrb	r3, [r4, #1]
    b4cc:	e4fe      	b.n	aecc <frameParse+0x1f4>
    b4ce:	2003      	movs	r0, #3
    b4d0:	2703      	movs	r7, #3
    b4d2:	e631      	b.n	b138 <frameParse+0x460>
    b4d4:	2090      	movs	r0, #144	; 0x90
    b4d6:	4b16      	ldr	r3, [pc, #88]	; (b530 <frameParse+0x858>)
    b4d8:	4798      	blx	r3
    b4da:	1e05      	subs	r5, r0, #0
    b4dc:	d100      	bne.n	b4e0 <frameParse+0x808>
    b4de:	e4a0      	b.n	ae22 <frameParse+0x14a>
    b4e0:	2220      	movs	r2, #32
    b4e2:	0021      	movs	r1, r4
    b4e4:	4b13      	ldr	r3, [pc, #76]	; (b534 <frameParse+0x85c>)
    b4e6:	3018      	adds	r0, #24
    b4e8:	4798      	blx	r3
    b4ea:	2338      	movs	r3, #56	; 0x38
    b4ec:	9a06      	ldr	r2, [sp, #24]
    b4ee:	0028      	movs	r0, r5
    b4f0:	54ea      	strb	r2, [r5, r3]
    b4f2:	2300      	movs	r3, #0
    b4f4:	9907      	ldr	r1, [sp, #28]
    b4f6:	60ab      	str	r3, [r5, #8]
    b4f8:	3039      	adds	r0, #57	; 0x39
    b4fa:	4b0e      	ldr	r3, [pc, #56]	; (b534 <frameParse+0x85c>)
    b4fc:	4798      	blx	r3
    b4fe:	2301      	movs	r3, #1
    b500:	74eb      	strb	r3, [r5, #19]
    b502:	88a0      	ldrh	r0, [r4, #4]
    b504:	4b0e      	ldr	r3, [pc, #56]	; (b540 <frameParse+0x868>)
    b506:	4798      	blx	r3
    b508:	2800      	cmp	r0, #0
    b50a:	d100      	bne.n	b50e <frameParse+0x836>
    b50c:	e4d4      	b.n	aeb8 <frameParse+0x1e0>
    b50e:	4b0d      	ldr	r3, [pc, #52]	; (b544 <frameParse+0x86c>)
    b510:	0029      	movs	r1, r5
    b512:	681a      	ldr	r2, [r3, #0]
    b514:	2326      	movs	r3, #38	; 0x26
    b516:	5cd3      	ldrb	r3, [r2, r3]
    b518:	480b      	ldr	r0, [pc, #44]	; (b548 <frameParse+0x870>)
    b51a:	3301      	adds	r3, #1
    b51c:	742b      	strb	r3, [r5, #16]
    b51e:	4b06      	ldr	r3, [pc, #24]	; (b538 <frameParse+0x860>)
    b520:	4798      	blx	r3
    b522:	e47e      	b.n	ae22 <frameParse+0x14a>
    b524:	4684      	mov	ip, r0
    b526:	2700      	movs	r7, #0
    b528:	e691      	b.n	b24e <frameParse+0x576>
    b52a:	46c0      	nop			; (mov r8, r8)
    b52c:	00006b05 	.word	0x00006b05
    b530:	00006a79 	.word	0x00006a79
    b534:	0000e9e7 	.word	0x0000e9e7
    b538:	00006be5 	.word	0x00006be5
    b53c:	200036ec 	.word	0x200036ec
    b540:	0000cae9 	.word	0x0000cae9
    b544:	200036f8 	.word	0x200036f8
    b548:	2000377c 	.word	0x2000377c

0000b54c <indirectDataTimerHandler>:
    b54c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b54e:	46ce      	mov	lr, r9
    b550:	4647      	mov	r7, r8
    b552:	b580      	push	{r7, lr}
    b554:	4e18      	ldr	r6, [pc, #96]	; (b5b8 <indirectDataTimerHandler+0x6c>)
    b556:	7a33      	ldrb	r3, [r6, #8]
    b558:	2b00      	cmp	r3, #0
    b55a:	d029      	beq.n	b5b0 <indirectDataTimerHandler+0x64>
    b55c:	4b17      	ldr	r3, [pc, #92]	; (b5bc <indirectDataTimerHandler+0x70>)
    b55e:	2500      	movs	r5, #0
    b560:	4698      	mov	r8, r3
    b562:	4b17      	ldr	r3, [pc, #92]	; (b5c0 <indirectDataTimerHandler+0x74>)
    b564:	4f17      	ldr	r7, [pc, #92]	; (b5c4 <indirectDataTimerHandler+0x78>)
    b566:	4699      	mov	r9, r3
    b568:	e00d      	b.n	b586 <indirectDataTimerHandler+0x3a>
    b56a:	6883      	ldr	r3, [r0, #8]
    b56c:	2b00      	cmp	r3, #0
    b56e:	d003      	beq.n	b578 <indirectDataTimerHandler+0x2c>
    b570:	7c80      	ldrb	r0, [r0, #18]
    b572:	0022      	movs	r2, r4
    b574:	2105      	movs	r1, #5
    b576:	4798      	blx	r3
    b578:	0020      	movs	r0, r4
    b57a:	47c8      	blx	r9
    b57c:	3501      	adds	r5, #1
    b57e:	7a33      	ldrb	r3, [r6, #8]
    b580:	b2ed      	uxtb	r5, r5
    b582:	42ab      	cmp	r3, r5
    b584:	d914      	bls.n	b5b0 <indirectDataTimerHandler+0x64>
    b586:	2100      	movs	r1, #0
    b588:	0030      	movs	r0, r6
    b58a:	47b8      	blx	r7
    b58c:	1e04      	subs	r4, r0, #0
    b58e:	d00f      	beq.n	b5b0 <indirectDataTimerHandler+0x64>
    b590:	7c03      	ldrb	r3, [r0, #16]
    b592:	2b00      	cmp	r3, #0
    b594:	d004      	beq.n	b5a0 <indirectDataTimerHandler+0x54>
    b596:	3b01      	subs	r3, #1
    b598:	b2db      	uxtb	r3, r3
    b59a:	7403      	strb	r3, [r0, #16]
    b59c:	2b00      	cmp	r3, #0
    b59e:	d0e4      	beq.n	b56a <indirectDataTimerHandler+0x1e>
    b5a0:	0021      	movs	r1, r4
    b5a2:	0030      	movs	r0, r6
    b5a4:	47c0      	blx	r8
    b5a6:	3501      	adds	r5, #1
    b5a8:	7a33      	ldrb	r3, [r6, #8]
    b5aa:	b2ed      	uxtb	r5, r5
    b5ac:	42ab      	cmp	r3, r5
    b5ae:	d8ea      	bhi.n	b586 <indirectDataTimerHandler+0x3a>
    b5b0:	bc0c      	pop	{r2, r3}
    b5b2:	4690      	mov	r8, r2
    b5b4:	4699      	mov	r9, r3
    b5b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    b5b8:	200036ec 	.word	0x200036ec
    b5bc:	00006be5 	.word	0x00006be5
    b5c0:	00006ac9 	.word	0x00006ac9
    b5c4:	00006c1d 	.word	0x00006c1d

0000b5c8 <edScanDurationExpired>:
    b5c8:	2200      	movs	r2, #0
    b5ca:	4b01      	ldr	r3, [pc, #4]	; (b5d0 <edScanDurationExpired+0x8>)
    b5cc:	701a      	strb	r2, [r3, #0]
    b5ce:	4770      	bx	lr
    b5d0:	20000b1f 	.word	0x20000b1f

0000b5d4 <assignAddress>:
    b5d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    b5d6:	4645      	mov	r5, r8
    b5d8:	46de      	mov	lr, fp
    b5da:	4657      	mov	r7, sl
    b5dc:	464e      	mov	r6, r9
    b5de:	b5e0      	push	{r5, r6, r7, lr}
    b5e0:	b087      	sub	sp, #28
    b5e2:	9303      	str	r3, [sp, #12]
    b5e4:	b2cb      	uxtb	r3, r1
    b5e6:	4698      	mov	r8, r3
    b5e8:	0005      	movs	r5, r0
    b5ea:	2306      	movs	r3, #6
    b5ec:	4668      	mov	r0, sp
    b5ee:	4641      	mov	r1, r8
    b5f0:	7002      	strb	r2, [r0, #0]
    b5f2:	420b      	tst	r3, r1
    b5f4:	d003      	beq.n	b5fe <assignAddress+0x2a>
    b5f6:	4013      	ands	r3, r2
    b5f8:	2b04      	cmp	r3, #4
    b5fa:	d100      	bne.n	b5fe <assignAddress+0x2a>
    b5fc:	e0ae      	b.n	b75c <assignAddress+0x188>
    b5fe:	4643      	mov	r3, r8
    b600:	079b      	lsls	r3, r3, #30
    b602:	d107      	bne.n	b614 <assignAddress+0x40>
    b604:	488e      	ldr	r0, [pc, #568]	; (b840 <assignAddress+0x26c>)
    b606:	b007      	add	sp, #28
    b608:	bc3c      	pop	{r2, r3, r4, r5}
    b60a:	4690      	mov	r8, r2
    b60c:	4699      	mov	r9, r3
    b60e:	46a2      	mov	sl, r4
    b610:	46ab      	mov	fp, r5
    b612:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b614:	9b00      	ldr	r3, [sp, #0]
    b616:	07db      	lsls	r3, r3, #31
    b618:	d550      	bpl.n	b6bc <assignAddress+0xe8>
    b61a:	4b8a      	ldr	r3, [pc, #552]	; (b844 <assignAddress+0x270>)
    b61c:	4699      	mov	r9, r3
    b61e:	681b      	ldr	r3, [r3, #0]
    b620:	001a      	movs	r2, r3
    b622:	9303      	str	r3, [sp, #12]
    b624:	2323      	movs	r3, #35	; 0x23
    b626:	5cd3      	ldrb	r3, [r2, r3]
    b628:	469b      	mov	fp, r3
    b62a:	2b00      	cmp	r3, #0
    b62c:	d0ea      	beq.n	b604 <assignAddress+0x30>
    b62e:	6893      	ldr	r3, [r2, #8]
    b630:	4f85      	ldr	r7, [pc, #532]	; (b848 <assignAddress+0x274>)
    b632:	469a      	mov	sl, r3
    b634:	001c      	movs	r4, r3
    b636:	003b      	movs	r3, r7
    b638:	2600      	movs	r6, #0
    b63a:	4657      	mov	r7, sl
    b63c:	469a      	mov	sl, r3
    b63e:	1be3      	subs	r3, r4, r7
    b640:	2208      	movs	r2, #8
    b642:	0029      	movs	r1, r5
    b644:	0020      	movs	r0, r4
    b646:	4698      	mov	r8, r3
    b648:	47d0      	blx	sl
    b64a:	2800      	cmp	r0, #0
    b64c:	d100      	bne.n	b650 <assignAddress+0x7c>
    b64e:	e0e9      	b.n	b824 <assignAddress+0x250>
    b650:	7823      	ldrb	r3, [r4, #0]
    b652:	2bff      	cmp	r3, #255	; 0xff
    b654:	d000      	beq.n	b658 <assignAddress+0x84>
    b656:	e0c2      	b.n	b7de <assignAddress+0x20a>
    b658:	7863      	ldrb	r3, [r4, #1]
    b65a:	2bff      	cmp	r3, #255	; 0xff
    b65c:	d000      	beq.n	b660 <assignAddress+0x8c>
    b65e:	e0be      	b.n	b7de <assignAddress+0x20a>
    b660:	78a3      	ldrb	r3, [r4, #2]
    b662:	2bff      	cmp	r3, #255	; 0xff
    b664:	d000      	beq.n	b668 <assignAddress+0x94>
    b666:	e0ba      	b.n	b7de <assignAddress+0x20a>
    b668:	78e3      	ldrb	r3, [r4, #3]
    b66a:	2bff      	cmp	r3, #255	; 0xff
    b66c:	d000      	beq.n	b670 <assignAddress+0x9c>
    b66e:	e0b6      	b.n	b7de <assignAddress+0x20a>
    b670:	7923      	ldrb	r3, [r4, #4]
    b672:	2bff      	cmp	r3, #255	; 0xff
    b674:	d000      	beq.n	b678 <assignAddress+0xa4>
    b676:	e0b2      	b.n	b7de <assignAddress+0x20a>
    b678:	7963      	ldrb	r3, [r4, #5]
    b67a:	2bff      	cmp	r3, #255	; 0xff
    b67c:	d000      	beq.n	b680 <assignAddress+0xac>
    b67e:	e0ae      	b.n	b7de <assignAddress+0x20a>
    b680:	79a3      	ldrb	r3, [r4, #6]
    b682:	2bff      	cmp	r3, #255	; 0xff
    b684:	d000      	beq.n	b688 <assignAddress+0xb4>
    b686:	e0aa      	b.n	b7de <assignAddress+0x20a>
    b688:	79e3      	ldrb	r3, [r4, #7]
    b68a:	2bff      	cmp	r3, #255	; 0xff
    b68c:	d000      	beq.n	b690 <assignAddress+0xbc>
    b68e:	e0a6      	b.n	b7de <assignAddress+0x20a>
    b690:	2208      	movs	r2, #8
    b692:	0029      	movs	r1, r5
    b694:	4b6d      	ldr	r3, [pc, #436]	; (b84c <assignAddress+0x278>)
    b696:	0020      	movs	r0, r4
    b698:	4798      	blx	r3
    b69a:	464b      	mov	r3, r9
    b69c:	4669      	mov	r1, sp
    b69e:	681a      	ldr	r2, [r3, #0]
    b6a0:	7809      	ldrb	r1, [r1, #0]
    b6a2:	6893      	ldr	r3, [r2, #8]
    b6a4:	4443      	add	r3, r8
    b6a6:	7319      	strb	r1, [r3, #12]
    b6a8:	6893      	ldr	r3, [r2, #8]
    b6aa:	4443      	add	r3, r8
    b6ac:	8e52      	ldrh	r2, [r2, #50]	; 0x32
    b6ae:	609a      	str	r2, [r3, #8]
    b6b0:	4b67      	ldr	r3, [pc, #412]	; (b850 <assignAddress+0x27c>)
    b6b2:	8818      	ldrh	r0, [r3, #0]
    b6b4:	3080      	adds	r0, #128	; 0x80
    b6b6:	1980      	adds	r0, r0, r6
    b6b8:	b280      	uxth	r0, r0
    b6ba:	e7a4      	b.n	b606 <assignAddress+0x32>
    b6bc:	4b61      	ldr	r3, [pc, #388]	; (b844 <assignAddress+0x270>)
    b6be:	4699      	mov	r9, r3
    b6c0:	681b      	ldr	r3, [r3, #0]
    b6c2:	001a      	movs	r2, r3
    b6c4:	9304      	str	r3, [sp, #16]
    b6c6:	2324      	movs	r3, #36	; 0x24
    b6c8:	5cd3      	ldrb	r3, [r2, r3]
    b6ca:	469b      	mov	fp, r3
    b6cc:	2b01      	cmp	r3, #1
    b6ce:	d999      	bls.n	b604 <assignAddress+0x30>
    b6d0:	68d3      	ldr	r3, [r2, #12]
    b6d2:	4f5d      	ldr	r7, [pc, #372]	; (b848 <assignAddress+0x274>)
    b6d4:	469a      	mov	sl, r3
    b6d6:	001c      	movs	r4, r3
    b6d8:	003b      	movs	r3, r7
    b6da:	2601      	movs	r6, #1
    b6dc:	4657      	mov	r7, sl
    b6de:	469a      	mov	sl, r3
    b6e0:	3414      	adds	r4, #20
    b6e2:	1be3      	subs	r3, r4, r7
    b6e4:	2208      	movs	r2, #8
    b6e6:	0029      	movs	r1, r5
    b6e8:	0020      	movs	r0, r4
    b6ea:	4698      	mov	r8, r3
    b6ec:	47d0      	blx	sl
    b6ee:	2800      	cmp	r0, #0
    b6f0:	d100      	bne.n	b6f4 <assignAddress+0x120>
    b6f2:	e08a      	b.n	b80a <assignAddress+0x236>
    b6f4:	7823      	ldrb	r3, [r4, #0]
    b6f6:	2bff      	cmp	r3, #255	; 0xff
    b6f8:	d178      	bne.n	b7ec <assignAddress+0x218>
    b6fa:	7863      	ldrb	r3, [r4, #1]
    b6fc:	2bff      	cmp	r3, #255	; 0xff
    b6fe:	d175      	bne.n	b7ec <assignAddress+0x218>
    b700:	78a3      	ldrb	r3, [r4, #2]
    b702:	2bff      	cmp	r3, #255	; 0xff
    b704:	d172      	bne.n	b7ec <assignAddress+0x218>
    b706:	78e3      	ldrb	r3, [r4, #3]
    b708:	2bff      	cmp	r3, #255	; 0xff
    b70a:	d16f      	bne.n	b7ec <assignAddress+0x218>
    b70c:	7923      	ldrb	r3, [r4, #4]
    b70e:	2bff      	cmp	r3, #255	; 0xff
    b710:	d16c      	bne.n	b7ec <assignAddress+0x218>
    b712:	7963      	ldrb	r3, [r4, #5]
    b714:	2bff      	cmp	r3, #255	; 0xff
    b716:	d169      	bne.n	b7ec <assignAddress+0x218>
    b718:	79a3      	ldrb	r3, [r4, #6]
    b71a:	2bff      	cmp	r3, #255	; 0xff
    b71c:	d166      	bne.n	b7ec <assignAddress+0x218>
    b71e:	79e3      	ldrb	r3, [r4, #7]
    b720:	2bff      	cmp	r3, #255	; 0xff
    b722:	d163      	bne.n	b7ec <assignAddress+0x218>
    b724:	0029      	movs	r1, r5
    b726:	2208      	movs	r2, #8
    b728:	0020      	movs	r0, r4
    b72a:	4c48      	ldr	r4, [pc, #288]	; (b84c <assignAddress+0x278>)
    b72c:	47a0      	blx	r4
    b72e:	464b      	mov	r3, r9
    b730:	466a      	mov	r2, sp
    b732:	681d      	ldr	r5, [r3, #0]
    b734:	7812      	ldrb	r2, [r2, #0]
    b736:	68eb      	ldr	r3, [r5, #12]
    b738:	9903      	ldr	r1, [sp, #12]
    b73a:	4443      	add	r3, r8
    b73c:	741a      	strb	r2, [r3, #16]
    b73e:	68eb      	ldr	r3, [r5, #12]
    b740:	2204      	movs	r2, #4
    b742:	4443      	add	r3, r8
    b744:	0018      	movs	r0, r3
    b746:	3008      	adds	r0, #8
    b748:	47a0      	blx	r4
    b74a:	68eb      	ldr	r3, [r5, #12]
    b74c:	4443      	add	r3, r8
    b74e:	689a      	ldr	r2, [r3, #8]
    b750:	60da      	str	r2, [r3, #12]
    b752:	4b3f      	ldr	r3, [pc, #252]	; (b850 <assignAddress+0x27c>)
    b754:	8818      	ldrh	r0, [r3, #0]
    b756:	1980      	adds	r0, r0, r6
    b758:	b280      	uxth	r0, r0
    b75a:	e754      	b.n	b606 <assignAddress+0x32>
    b75c:	4b39      	ldr	r3, [pc, #228]	; (b844 <assignAddress+0x270>)
    b75e:	4699      	mov	r9, r3
    b760:	681b      	ldr	r3, [r3, #0]
    b762:	001a      	movs	r2, r3
    b764:	9304      	str	r3, [sp, #16]
    b766:	2320      	movs	r3, #32
    b768:	5cd3      	ldrb	r3, [r2, r3]
    b76a:	2b01      	cmp	r3, #1
    b76c:	d800      	bhi.n	b770 <assignAddress+0x19c>
    b76e:	e746      	b.n	b5fe <assignAddress+0x2a>
    b770:	6812      	ldr	r2, [r2, #0]
    b772:	4f35      	ldr	r7, [pc, #212]	; (b848 <assignAddress+0x274>)
    b774:	4693      	mov	fp, r2
    b776:	0014      	movs	r4, r2
    b778:	46b8      	mov	r8, r7
    b77a:	2601      	movs	r6, #1
    b77c:	465f      	mov	r7, fp
    b77e:	469b      	mov	fp, r3
    b780:	340c      	adds	r4, #12
    b782:	9105      	str	r1, [sp, #20]
    b784:	1be3      	subs	r3, r4, r7
    b786:	2208      	movs	r2, #8
    b788:	0029      	movs	r1, r5
    b78a:	0020      	movs	r0, r4
    b78c:	469a      	mov	sl, r3
    b78e:	47c0      	blx	r8
    b790:	2800      	cmp	r0, #0
    b792:	d04d      	beq.n	b830 <assignAddress+0x25c>
    b794:	7823      	ldrb	r3, [r4, #0]
    b796:	2bff      	cmp	r3, #255	; 0xff
    b798:	d12f      	bne.n	b7fa <assignAddress+0x226>
    b79a:	7863      	ldrb	r3, [r4, #1]
    b79c:	2bff      	cmp	r3, #255	; 0xff
    b79e:	d12c      	bne.n	b7fa <assignAddress+0x226>
    b7a0:	78a3      	ldrb	r3, [r4, #2]
    b7a2:	2bff      	cmp	r3, #255	; 0xff
    b7a4:	d129      	bne.n	b7fa <assignAddress+0x226>
    b7a6:	78e3      	ldrb	r3, [r4, #3]
    b7a8:	2bff      	cmp	r3, #255	; 0xff
    b7aa:	d126      	bne.n	b7fa <assignAddress+0x226>
    b7ac:	7923      	ldrb	r3, [r4, #4]
    b7ae:	2bff      	cmp	r3, #255	; 0xff
    b7b0:	d123      	bne.n	b7fa <assignAddress+0x226>
    b7b2:	7963      	ldrb	r3, [r4, #5]
    b7b4:	2bff      	cmp	r3, #255	; 0xff
    b7b6:	d120      	bne.n	b7fa <assignAddress+0x226>
    b7b8:	79a3      	ldrb	r3, [r4, #6]
    b7ba:	2bff      	cmp	r3, #255	; 0xff
    b7bc:	d11d      	bne.n	b7fa <assignAddress+0x226>
    b7be:	79e3      	ldrb	r3, [r4, #7]
    b7c0:	2bff      	cmp	r3, #255	; 0xff
    b7c2:	d11a      	bne.n	b7fa <assignAddress+0x226>
    b7c4:	2208      	movs	r2, #8
    b7c6:	4b21      	ldr	r3, [pc, #132]	; (b84c <assignAddress+0x278>)
    b7c8:	0029      	movs	r1, r5
    b7ca:	0020      	movs	r0, r4
    b7cc:	4798      	blx	r3
    b7ce:	464b      	mov	r3, r9
    b7d0:	681a      	ldr	r2, [r3, #0]
    b7d2:	0230      	lsls	r0, r6, #8
    b7d4:	6813      	ldr	r3, [r2, #0]
    b7d6:	8bd2      	ldrh	r2, [r2, #30]
    b7d8:	4453      	add	r3, sl
    b7da:	609a      	str	r2, [r3, #8]
    b7dc:	e713      	b.n	b606 <assignAddress+0x32>
    b7de:	3601      	adds	r6, #1
    b7e0:	b2f6      	uxtb	r6, r6
    b7e2:	3410      	adds	r4, #16
    b7e4:	455e      	cmp	r6, fp
    b7e6:	d000      	beq.n	b7ea <assignAddress+0x216>
    b7e8:	e729      	b.n	b63e <assignAddress+0x6a>
    b7ea:	e70b      	b.n	b604 <assignAddress+0x30>
    b7ec:	3601      	adds	r6, #1
    b7ee:	b2f6      	uxtb	r6, r6
    b7f0:	3414      	adds	r4, #20
    b7f2:	455e      	cmp	r6, fp
    b7f4:	d000      	beq.n	b7f8 <assignAddress+0x224>
    b7f6:	e774      	b.n	b6e2 <assignAddress+0x10e>
    b7f8:	e704      	b.n	b604 <assignAddress+0x30>
    b7fa:	3601      	adds	r6, #1
    b7fc:	b2f6      	uxtb	r6, r6
    b7fe:	340c      	adds	r4, #12
    b800:	455e      	cmp	r6, fp
    b802:	d1bf      	bne.n	b784 <assignAddress+0x1b0>
    b804:	9b05      	ldr	r3, [sp, #20]
    b806:	4698      	mov	r8, r3
    b808:	e6f9      	b.n	b5fe <assignAddress+0x2a>
    b80a:	46ba      	mov	sl, r7
    b80c:	4811      	ldr	r0, [pc, #68]	; (b854 <assignAddress+0x280>)
    b80e:	2204      	movs	r2, #4
    b810:	4b0e      	ldr	r3, [pc, #56]	; (b84c <assignAddress+0x278>)
    b812:	4450      	add	r0, sl
    b814:	9903      	ldr	r1, [sp, #12]
    b816:	4798      	blx	r3
    b818:	4a0f      	ldr	r2, [pc, #60]	; (b858 <assignAddress+0x284>)
    b81a:	9b04      	ldr	r3, [sp, #16]
    b81c:	4694      	mov	ip, r2
    b81e:	68db      	ldr	r3, [r3, #12]
    b820:	4463      	add	r3, ip
    b822:	e794      	b.n	b74e <assignAddress+0x17a>
    b824:	23ff      	movs	r3, #255	; 0xff
    b826:	46ba      	mov	sl, r7
    b828:	011b      	lsls	r3, r3, #4
    b82a:	4453      	add	r3, sl
    b82c:	9a03      	ldr	r2, [sp, #12]
    b82e:	e73d      	b.n	b6ac <assignAddress+0xd8>
    b830:	46bb      	mov	fp, r7
    b832:	9a04      	ldr	r2, [sp, #16]
    b834:	4b09      	ldr	r3, [pc, #36]	; (b85c <assignAddress+0x288>)
    b836:	8bd2      	ldrh	r2, [r2, #30]
    b838:	445b      	add	r3, fp
    b83a:	609a      	str	r2, [r3, #8]
    b83c:	0230      	lsls	r0, r6, #8
    b83e:	e6e2      	b.n	b606 <assignAddress+0x32>
    b840:	0000ffff 	.word	0x0000ffff
    b844:	200036f8 	.word	0x200036f8
    b848:	0000e9c9 	.word	0x0000e9c9
    b84c:	0000e9e7 	.word	0x0000e9e7
    b850:	20003740 	.word	0x20003740
    b854:	000013f4 	.word	0x000013f4
    b858:	000013ec 	.word	0x000013ec
    b85c:	00000bf4 	.word	0x00000bf4

0000b860 <commandConfcb>:
    b860:	b510      	push	{r4, lr}
    b862:	0010      	movs	r0, r2
    b864:	4b01      	ldr	r3, [pc, #4]	; (b86c <commandConfcb+0xc>)
    b866:	4798      	blx	r3
    b868:	bd10      	pop	{r4, pc}
    b86a:	46c0      	nop			; (mov r8, r8)
    b86c:	00006ac9 	.word	0x00006ac9

0000b870 <MiApp_NoiseDetection.part.0>:
    b870:	b5f0      	push	{r4, r5, r6, r7, lr}
    b872:	4645      	mov	r5, r8
    b874:	464e      	mov	r6, r9
    b876:	46de      	mov	lr, fp
    b878:	4657      	mov	r7, sl
    b87a:	b5e0      	push	{r5, r6, r7, lr}
    b87c:	b087      	sub	sp, #28
    b87e:	ab04      	add	r3, sp, #16
    b880:	1ddd      	adds	r5, r3, #7
    b882:	2300      	movs	r3, #0
    b884:	702b      	strb	r3, [r5, #0]
    b886:	3301      	adds	r3, #1
    b888:	408b      	lsls	r3, r1
    b88a:	3301      	adds	r3, #1
    b88c:	9203      	str	r2, [sp, #12]
    b88e:	011a      	lsls	r2, r3, #4
    b890:	1ad3      	subs	r3, r2, r3
    b892:	019b      	lsls	r3, r3, #6
    b894:	9300      	str	r3, [sp, #0]
    b896:	23ff      	movs	r3, #255	; 0xff
    b898:	9302      	str	r3, [sp, #8]
    b89a:	9301      	str	r3, [sp, #4]
    b89c:	4b2d      	ldr	r3, [pc, #180]	; (b954 <MiApp_NoiseDetection.part.0+0xe4>)
    b89e:	4681      	mov	r9, r0
    b8a0:	4698      	mov	r8, r3
    b8a2:	4c2d      	ldr	r4, [pc, #180]	; (b958 <MiApp_NoiseDetection.part.0+0xe8>)
    b8a4:	e004      	b.n	b8b0 <MiApp_NoiseDetection.part.0+0x40>
    b8a6:	3301      	adds	r3, #1
    b8a8:	b2db      	uxtb	r3, r3
    b8aa:	702b      	strb	r3, [r5, #0]
    b8ac:	2b1f      	cmp	r3, #31
    b8ae:	d83e      	bhi.n	b92e <MiApp_NoiseDetection.part.0+0xbe>
    b8b0:	2601      	movs	r6, #1
    b8b2:	47c0      	blx	r8
    b8b4:	0032      	movs	r2, r6
    b8b6:	782b      	ldrb	r3, [r5, #0]
    b8b8:	4649      	mov	r1, r9
    b8ba:	409a      	lsls	r2, r3
    b8bc:	400a      	ands	r2, r1
    b8be:	4210      	tst	r0, r2
    b8c0:	d0f1      	beq.n	b8a6 <MiApp_NoiseDetection.part.0+0x36>
    b8c2:	0029      	movs	r1, r5
    b8c4:	4b25      	ldr	r3, [pc, #148]	; (b95c <MiApp_NoiseDetection.part.0+0xec>)
    b8c6:	2000      	movs	r0, #0
    b8c8:	4798      	blx	r3
    b8ca:	4f25      	ldr	r7, [pc, #148]	; (b960 <MiApp_NoiseDetection.part.0+0xf0>)
    b8cc:	4b25      	ldr	r3, [pc, #148]	; (b964 <MiApp_NoiseDetection.part.0+0xf4>)
    b8ce:	9800      	ldr	r0, [sp, #0]
    b8d0:	613b      	str	r3, [r7, #16]
    b8d2:	4b25      	ldr	r3, [pc, #148]	; (b968 <MiApp_NoiseDetection.part.0+0xf8>)
    b8d4:	469b      	mov	fp, r3
    b8d6:	4798      	blx	r3
    b8d8:	21fa      	movs	r1, #250	; 0xfa
    b8da:	4b24      	ldr	r3, [pc, #144]	; (b96c <MiApp_NoiseDetection.part.0+0xfc>)
    b8dc:	0089      	lsls	r1, r1, #2
    b8de:	469a      	mov	sl, r3
    b8e0:	4798      	blx	r3
    b8e2:	6078      	str	r0, [r7, #4]
    b8e4:	9800      	ldr	r0, [sp, #0]
    b8e6:	47d8      	blx	fp
    b8e8:	21fa      	movs	r1, #250	; 0xfa
    b8ea:	0089      	lsls	r1, r1, #2
    b8ec:	47d0      	blx	sl
    b8ee:	2300      	movs	r3, #0
    b8f0:	60b8      	str	r0, [r7, #8]
    b8f2:	733b      	strb	r3, [r7, #12]
    b8f4:	0038      	movs	r0, r7
    b8f6:	4b1e      	ldr	r3, [pc, #120]	; (b970 <MiApp_NoiseDetection.part.0+0x100>)
    b8f8:	4798      	blx	r3
    b8fa:	4f1e      	ldr	r7, [pc, #120]	; (b974 <MiApp_NoiseDetection.part.0+0x104>)
    b8fc:	4b1e      	ldr	r3, [pc, #120]	; (b978 <MiApp_NoiseDetection.part.0+0x108>)
    b8fe:	703e      	strb	r6, [r7, #0]
    b900:	469a      	mov	sl, r3
    b902:	2600      	movs	r6, #0
    b904:	e000      	b.n	b908 <MiApp_NoiseDetection.part.0+0x98>
    b906:	47a0      	blx	r4
    b908:	2001      	movs	r0, #1
    b90a:	47d0      	blx	sl
    b90c:	1c03      	adds	r3, r0, #0
    b90e:	42b0      	cmp	r0, r6
    b910:	d200      	bcs.n	b914 <MiApp_NoiseDetection.part.0+0xa4>
    b912:	1c33      	adds	r3, r6, #0
    b914:	b2de      	uxtb	r6, r3
    b916:	783b      	ldrb	r3, [r7, #0]
    b918:	2b00      	cmp	r3, #0
    b91a:	d1f4      	bne.n	b906 <MiApp_NoiseDetection.part.0+0x96>
    b91c:	9b01      	ldr	r3, [sp, #4]
    b91e:	429e      	cmp	r6, r3
    b920:	d30d      	bcc.n	b93e <MiApp_NoiseDetection.part.0+0xce>
    b922:	782b      	ldrb	r3, [r5, #0]
    b924:	3301      	adds	r3, #1
    b926:	b2db      	uxtb	r3, r3
    b928:	702b      	strb	r3, [r5, #0]
    b92a:	2b1f      	cmp	r3, #31
    b92c:	d9c0      	bls.n	b8b0 <MiApp_NoiseDetection.part.0+0x40>
    b92e:	9802      	ldr	r0, [sp, #8]
    b930:	b007      	add	sp, #28
    b932:	bc3c      	pop	{r2, r3, r4, r5}
    b934:	4690      	mov	r8, r2
    b936:	4699      	mov	r9, r3
    b938:	46a2      	mov	sl, r4
    b93a:	46ab      	mov	fp, r5
    b93c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b93e:	782b      	ldrb	r3, [r5, #0]
    b940:	9a03      	ldr	r2, [sp, #12]
    b942:	9302      	str	r3, [sp, #8]
    b944:	2a00      	cmp	r2, #0
    b946:	d002      	beq.n	b94e <MiApp_NoiseDetection.part.0+0xde>
    b948:	7016      	strb	r6, [r2, #0]
    b94a:	9601      	str	r6, [sp, #4]
    b94c:	e7ab      	b.n	b8a6 <MiApp_NoiseDetection.part.0+0x36>
    b94e:	9601      	str	r6, [sp, #4]
    b950:	e7a9      	b.n	b8a6 <MiApp_NoiseDetection.part.0+0x36>
    b952:	46c0      	nop			; (mov r8, r8)
    b954:	00006275 	.word	0x00006275
    b958:	00006d6d 	.word	0x00006d6d
    b95c:	0000906d 	.word	0x0000906d
    b960:	2000375c 	.word	0x2000375c
    b964:	0000b5c9 	.word	0x0000b5c9
    b968:	00006271 	.word	0x00006271
    b96c:	0000cd79 	.word	0x0000cd79
    b970:	00006d4d 	.word	0x00006d4d
    b974:	20000b1f 	.word	0x20000b1f
    b978:	00006259 	.word	0x00006259

0000b97c <MiApp_StartConnection>:
    b97c:	b5f0      	push	{r4, r5, r6, r7, lr}
    b97e:	4647      	mov	r7, r8
    b980:	46ce      	mov	lr, r9
    b982:	b580      	push	{r7, lr}
    b984:	000d      	movs	r5, r1
    b986:	b083      	sub	sp, #12
    b988:	0017      	movs	r7, r2
    b98a:	001e      	movs	r6, r3
    b98c:	2400      	movs	r4, #0
    b98e:	290e      	cmp	r1, #14
    b990:	d807      	bhi.n	b9a2 <MiApp_StartConnection+0x26>
    b992:	2b00      	cmp	r3, #0
    b994:	d005      	beq.n	b9a2 <MiApp_StartConnection+0x26>
    b996:	4b2a      	ldr	r3, [pc, #168]	; (ba40 <MiApp_StartConnection+0xc4>)
    b998:	4698      	mov	r8, r3
    b99a:	781b      	ldrb	r3, [r3, #0]
    b99c:	4699      	mov	r9, r3
    b99e:	2b01      	cmp	r3, #1
    b9a0:	d005      	beq.n	b9ae <MiApp_StartConnection+0x32>
    b9a2:	0020      	movs	r0, r4
    b9a4:	b003      	add	sp, #12
    b9a6:	bc0c      	pop	{r2, r3}
    b9a8:	4690      	mov	r8, r2
    b9aa:	4699      	mov	r9, r3
    b9ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b9ae:	4642      	mov	r2, r8
    b9b0:	3301      	adds	r3, #1
    b9b2:	7013      	strb	r3, [r2, #0]
    b9b4:	2801      	cmp	r0, #1
    b9b6:	d007      	beq.n	b9c8 <MiApp_StartConnection+0x4c>
    b9b8:	2800      	cmp	r0, #0
    b9ba:	d022      	beq.n	ba02 <MiApp_StartConnection+0x86>
    b9bc:	2001      	movs	r0, #1
    b9be:	47b0      	blx	r6
    b9c0:	4643      	mov	r3, r8
    b9c2:	464a      	mov	r2, r9
    b9c4:	701a      	strb	r2, [r3, #0]
    b9c6:	e7ec      	b.n	b9a2 <MiApp_StartConnection+0x26>
    b9c8:	491e      	ldr	r1, [pc, #120]	; (ba44 <MiApp_StartConnection+0xc8>)
    b9ca:	4b1f      	ldr	r3, [pc, #124]	; (ba48 <MiApp_StartConnection+0xcc>)
    b9cc:	481f      	ldr	r0, [pc, #124]	; (ba4c <MiApp_StartConnection+0xd0>)
    b9ce:	800b      	strh	r3, [r1, #0]
    b9d0:	4b1f      	ldr	r3, [pc, #124]	; (ba50 <MiApp_StartConnection+0xd4>)
    b9d2:	8004      	strh	r4, [r0, #0]
    b9d4:	4798      	blx	r3
    b9d6:	2200      	movs	r2, #0
    b9d8:	4b1e      	ldr	r3, [pc, #120]	; (ba54 <MiApp_StartConnection+0xd8>)
    b9da:	0029      	movs	r1, r5
    b9dc:	701a      	strb	r2, [r3, #0]
    b9de:	466b      	mov	r3, sp
    b9e0:	0038      	movs	r0, r7
    b9e2:	1dda      	adds	r2, r3, #7
    b9e4:	4b1c      	ldr	r3, [pc, #112]	; (ba58 <MiApp_StartConnection+0xdc>)
    b9e6:	4798      	blx	r3
    b9e8:	466b      	mov	r3, sp
    b9ea:	1d99      	adds	r1, r3, #6
    b9ec:	7008      	strb	r0, [r1, #0]
    b9ee:	4b1b      	ldr	r3, [pc, #108]	; (ba5c <MiApp_StartConnection+0xe0>)
    b9f0:	2000      	movs	r0, #0
    b9f2:	4798      	blx	r3
    b9f4:	2000      	movs	r0, #0
    b9f6:	47b0      	blx	r6
    b9f8:	2306      	movs	r3, #6
    b9fa:	4642      	mov	r2, r8
    b9fc:	2401      	movs	r4, #1
    b9fe:	7013      	strb	r3, [r2, #0]
    ba00:	e7cf      	b.n	b9a2 <MiApp_StartConnection+0x26>
    ba02:	466b      	mov	r3, sp
    ba04:	4c0f      	ldr	r4, [pc, #60]	; (ba44 <MiApp_StartConnection+0xc8>)
    ba06:	71d8      	strb	r0, [r3, #7]
    ba08:	4b0f      	ldr	r3, [pc, #60]	; (ba48 <MiApp_StartConnection+0xcc>)
    ba0a:	2101      	movs	r1, #1
    ba0c:	8023      	strh	r3, [r4, #0]
    ba0e:	464b      	mov	r3, r9
    ba10:	2201      	movs	r2, #1
    ba12:	423b      	tst	r3, r7
    ba14:	d00c      	beq.n	ba30 <MiApp_StartConnection+0xb4>
    ba16:	466b      	mov	r3, sp
    ba18:	2000      	movs	r0, #0
    ba1a:	1dd9      	adds	r1, r3, #7
    ba1c:	4b0f      	ldr	r3, [pc, #60]	; (ba5c <MiApp_StartConnection+0xe0>)
    ba1e:	4798      	blx	r3
    ba20:	2300      	movs	r3, #0
    ba22:	480a      	ldr	r0, [pc, #40]	; (ba4c <MiApp_StartConnection+0xd0>)
    ba24:	0021      	movs	r1, r4
    ba26:	8003      	strh	r3, [r0, #0]
    ba28:	4b09      	ldr	r3, [pc, #36]	; (ba50 <MiApp_StartConnection+0xd4>)
    ba2a:	4798      	blx	r3
    ba2c:	e7e2      	b.n	b9f4 <MiApp_StartConnection+0x78>
    ba2e:	0019      	movs	r1, r3
    ba30:	1c4b      	adds	r3, r1, #1
    ba32:	0052      	lsls	r2, r2, #1
    ba34:	b2db      	uxtb	r3, r3
    ba36:	423a      	tst	r2, r7
    ba38:	d0f9      	beq.n	ba2e <MiApp_StartConnection+0xb2>
    ba3a:	466b      	mov	r3, sp
    ba3c:	71d9      	strb	r1, [r3, #7]
    ba3e:	e7ea      	b.n	ba16 <MiApp_StartConnection+0x9a>
    ba40:	20000b00 	.word	0x20000b00
    ba44:	2000372c 	.word	0x2000372c
    ba48:	00001234 	.word	0x00001234
    ba4c:	20003740 	.word	0x20003740
    ba50:	00005b6d 	.word	0x00005b6d
    ba54:	20000b1f 	.word	0x20000b1f
    ba58:	0000b871 	.word	0x0000b871
    ba5c:	0000906d 	.word	0x0000906d

0000ba60 <calculatePermitCapacity>:
    ba60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ba62:	46de      	mov	lr, fp
    ba64:	4657      	mov	r7, sl
    ba66:	4645      	mov	r5, r8
    ba68:	464e      	mov	r6, r9
    ba6a:	2320      	movs	r3, #32
    ba6c:	b5e0      	push	{r5, r6, r7, lr}
    ba6e:	4d57      	ldr	r5, [pc, #348]	; (bbcc <calculatePermitCapacity+0x16c>)
    ba70:	468a      	mov	sl, r1
    ba72:	6829      	ldr	r1, [r5, #0]
    ba74:	4683      	mov	fp, r0
    ba76:	5cca      	ldrb	r2, [r1, r3]
    ba78:	2a01      	cmp	r2, #1
    ba7a:	d800      	bhi.n	ba7e <calculatePermitCapacity+0x1e>
    ba7c:	e09d      	b.n	bbba <calculatePermitCapacity+0x15a>
    ba7e:	6808      	ldr	r0, [r1, #0]
    ba80:	3a02      	subs	r2, #2
    ba82:	b2d2      	uxtb	r2, r2
    ba84:	0003      	movs	r3, r0
    ba86:	0054      	lsls	r4, r2, #1
    ba88:	18a2      	adds	r2, r4, r2
    ba8a:	2400      	movs	r4, #0
    ba8c:	0092      	lsls	r2, r2, #2
    ba8e:	3218      	adds	r2, #24
    ba90:	330c      	adds	r3, #12
    ba92:	1880      	adds	r0, r0, r2
    ba94:	781a      	ldrb	r2, [r3, #0]
    ba96:	2aff      	cmp	r2, #255	; 0xff
    ba98:	d115      	bne.n	bac6 <calculatePermitCapacity+0x66>
    ba9a:	785a      	ldrb	r2, [r3, #1]
    ba9c:	2aff      	cmp	r2, #255	; 0xff
    ba9e:	d112      	bne.n	bac6 <calculatePermitCapacity+0x66>
    baa0:	789a      	ldrb	r2, [r3, #2]
    baa2:	2aff      	cmp	r2, #255	; 0xff
    baa4:	d10f      	bne.n	bac6 <calculatePermitCapacity+0x66>
    baa6:	78da      	ldrb	r2, [r3, #3]
    baa8:	2aff      	cmp	r2, #255	; 0xff
    baaa:	d10c      	bne.n	bac6 <calculatePermitCapacity+0x66>
    baac:	791a      	ldrb	r2, [r3, #4]
    baae:	2aff      	cmp	r2, #255	; 0xff
    bab0:	d109      	bne.n	bac6 <calculatePermitCapacity+0x66>
    bab2:	795a      	ldrb	r2, [r3, #5]
    bab4:	2aff      	cmp	r2, #255	; 0xff
    bab6:	d106      	bne.n	bac6 <calculatePermitCapacity+0x66>
    bab8:	799a      	ldrb	r2, [r3, #6]
    baba:	2aff      	cmp	r2, #255	; 0xff
    babc:	d103      	bne.n	bac6 <calculatePermitCapacity+0x66>
    babe:	79da      	ldrb	r2, [r3, #7]
    bac0:	2aff      	cmp	r2, #255	; 0xff
    bac2:	d100      	bne.n	bac6 <calculatePermitCapacity+0x66>
    bac4:	2401      	movs	r4, #1
    bac6:	330c      	adds	r3, #12
    bac8:	4298      	cmp	r0, r3
    baca:	d1e3      	bne.n	ba94 <calculatePermitCapacity+0x34>
    bacc:	2323      	movs	r3, #35	; 0x23
    bace:	5cce      	ldrb	r6, [r1, r3]
    bad0:	2e00      	cmp	r6, #0
    bad2:	d100      	bne.n	bad6 <calculatePermitCapacity+0x76>
    bad4:	e073      	b.n	bbbe <calculatePermitCapacity+0x15e>
    bad6:	1e72      	subs	r2, r6, #1
    bad8:	b2d2      	uxtb	r2, r2
    bada:	688b      	ldr	r3, [r1, #8]
    badc:	3201      	adds	r2, #1
    bade:	0112      	lsls	r2, r2, #4
    bae0:	189f      	adds	r7, r3, r2
    bae2:	2200      	movs	r2, #0
    bae4:	7818      	ldrb	r0, [r3, #0]
    bae6:	28ff      	cmp	r0, #255	; 0xff
    bae8:	d164      	bne.n	bbb4 <calculatePermitCapacity+0x154>
    baea:	7858      	ldrb	r0, [r3, #1]
    baec:	28ff      	cmp	r0, #255	; 0xff
    baee:	d161      	bne.n	bbb4 <calculatePermitCapacity+0x154>
    baf0:	7898      	ldrb	r0, [r3, #2]
    baf2:	28ff      	cmp	r0, #255	; 0xff
    baf4:	d15e      	bne.n	bbb4 <calculatePermitCapacity+0x154>
    baf6:	78d8      	ldrb	r0, [r3, #3]
    baf8:	28ff      	cmp	r0, #255	; 0xff
    bafa:	d15b      	bne.n	bbb4 <calculatePermitCapacity+0x154>
    bafc:	7918      	ldrb	r0, [r3, #4]
    bafe:	28ff      	cmp	r0, #255	; 0xff
    bb00:	d158      	bne.n	bbb4 <calculatePermitCapacity+0x154>
    bb02:	7958      	ldrb	r0, [r3, #5]
    bb04:	28ff      	cmp	r0, #255	; 0xff
    bb06:	d155      	bne.n	bbb4 <calculatePermitCapacity+0x154>
    bb08:	7998      	ldrb	r0, [r3, #6]
    bb0a:	28ff      	cmp	r0, #255	; 0xff
    bb0c:	d152      	bne.n	bbb4 <calculatePermitCapacity+0x154>
    bb0e:	79d8      	ldrb	r0, [r3, #7]
    bb10:	28ff      	cmp	r0, #255	; 0xff
    bb12:	d14f      	bne.n	bbb4 <calculatePermitCapacity+0x154>
    bb14:	2401      	movs	r4, #1
    bb16:	3310      	adds	r3, #16
    bb18:	42bb      	cmp	r3, r7
    bb1a:	d1e3      	bne.n	bae4 <calculatePermitCapacity+0x84>
    bb1c:	2364      	movs	r3, #100	; 0x64
    bb1e:	1ab2      	subs	r2, r6, r2
    bb20:	4353      	muls	r3, r2
    bb22:	0030      	movs	r0, r6
    bb24:	469c      	mov	ip, r3
    bb26:	2324      	movs	r3, #36	; 0x24
    bb28:	5cca      	ldrb	r2, [r1, r3]
    bb2a:	2a01      	cmp	r2, #1
    bb2c:	d94b      	bls.n	bbc6 <calculatePermitCapacity+0x166>
    bb2e:	3a02      	subs	r2, #2
    bb30:	b2d2      	uxtb	r2, r2
    bb32:	0096      	lsls	r6, r2, #2
    bb34:	68c9      	ldr	r1, [r1, #12]
    bb36:	18b2      	adds	r2, r6, r2
    bb38:	0092      	lsls	r2, r2, #2
    bb3a:	3228      	adds	r2, #40	; 0x28
    bb3c:	000b      	movs	r3, r1
    bb3e:	188e      	adds	r6, r1, r2
    bb40:	2200      	movs	r2, #0
    bb42:	3314      	adds	r3, #20
    bb44:	7819      	ldrb	r1, [r3, #0]
    bb46:	29ff      	cmp	r1, #255	; 0xff
    bb48:	d131      	bne.n	bbae <calculatePermitCapacity+0x14e>
    bb4a:	7859      	ldrb	r1, [r3, #1]
    bb4c:	29ff      	cmp	r1, #255	; 0xff
    bb4e:	d12e      	bne.n	bbae <calculatePermitCapacity+0x14e>
    bb50:	7899      	ldrb	r1, [r3, #2]
    bb52:	29ff      	cmp	r1, #255	; 0xff
    bb54:	d12b      	bne.n	bbae <calculatePermitCapacity+0x14e>
    bb56:	78d9      	ldrb	r1, [r3, #3]
    bb58:	29ff      	cmp	r1, #255	; 0xff
    bb5a:	d128      	bne.n	bbae <calculatePermitCapacity+0x14e>
    bb5c:	7919      	ldrb	r1, [r3, #4]
    bb5e:	29ff      	cmp	r1, #255	; 0xff
    bb60:	d125      	bne.n	bbae <calculatePermitCapacity+0x14e>
    bb62:	7959      	ldrb	r1, [r3, #5]
    bb64:	29ff      	cmp	r1, #255	; 0xff
    bb66:	d122      	bne.n	bbae <calculatePermitCapacity+0x14e>
    bb68:	7999      	ldrb	r1, [r3, #6]
    bb6a:	29ff      	cmp	r1, #255	; 0xff
    bb6c:	d11f      	bne.n	bbae <calculatePermitCapacity+0x14e>
    bb6e:	79d9      	ldrb	r1, [r3, #7]
    bb70:	29ff      	cmp	r1, #255	; 0xff
    bb72:	d11c      	bne.n	bbae <calculatePermitCapacity+0x14e>
    bb74:	2401      	movs	r4, #1
    bb76:	3314      	adds	r3, #20
    bb78:	429e      	cmp	r6, r3
    bb7a:	d1e3      	bne.n	bb44 <calculatePermitCapacity+0xe4>
    bb7c:	4691      	mov	r9, r2
    bb7e:	4b14      	ldr	r3, [pc, #80]	; (bbd0 <calculatePermitCapacity+0x170>)
    bb80:	0001      	movs	r1, r0
    bb82:	4660      	mov	r0, ip
    bb84:	4698      	mov	r8, r3
    bb86:	4798      	blx	r3
    bb88:	465b      	mov	r3, fp
    bb8a:	7018      	strb	r0, [r3, #0]
    bb8c:	2324      	movs	r3, #36	; 0x24
    bb8e:	682a      	ldr	r2, [r5, #0]
    bb90:	2064      	movs	r0, #100	; 0x64
    bb92:	5cd1      	ldrb	r1, [r2, r3]
    bb94:	464b      	mov	r3, r9
    bb96:	1aca      	subs	r2, r1, r3
    bb98:	4350      	muls	r0, r2
    bb9a:	47c0      	blx	r8
    bb9c:	4653      	mov	r3, sl
    bb9e:	7018      	strb	r0, [r3, #0]
    bba0:	0020      	movs	r0, r4
    bba2:	bc3c      	pop	{r2, r3, r4, r5}
    bba4:	4690      	mov	r8, r2
    bba6:	4699      	mov	r9, r3
    bba8:	46a2      	mov	sl, r4
    bbaa:	46ab      	mov	fp, r5
    bbac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    bbae:	3201      	adds	r2, #1
    bbb0:	b2d2      	uxtb	r2, r2
    bbb2:	e7e0      	b.n	bb76 <calculatePermitCapacity+0x116>
    bbb4:	3201      	adds	r2, #1
    bbb6:	b2d2      	uxtb	r2, r2
    bbb8:	e7ad      	b.n	bb16 <calculatePermitCapacity+0xb6>
    bbba:	2400      	movs	r4, #0
    bbbc:	e786      	b.n	bacc <calculatePermitCapacity+0x6c>
    bbbe:	2300      	movs	r3, #0
    bbc0:	2000      	movs	r0, #0
    bbc2:	469c      	mov	ip, r3
    bbc4:	e7af      	b.n	bb26 <calculatePermitCapacity+0xc6>
    bbc6:	2300      	movs	r3, #0
    bbc8:	4699      	mov	r9, r3
    bbca:	e7d8      	b.n	bb7e <calculatePermitCapacity+0x11e>
    bbcc:	200036f8 	.word	0x200036f8
    bbd0:	0000ce8d 	.word	0x0000ce8d

0000bbd4 <handleJoinMessage>:
    bbd4:	b5f0      	push	{r4, r5, r6, r7, lr}
    bbd6:	4645      	mov	r5, r8
    bbd8:	4657      	mov	r7, sl
    bbda:	464e      	mov	r6, r9
    bbdc:	46de      	mov	lr, fp
    bbde:	b5e0      	push	{r5, r6, r7, lr}
    bbe0:	001d      	movs	r5, r3
    bbe2:	b091      	sub	sp, #68	; 0x44
    bbe4:	ab1a      	add	r3, sp, #104	; 0x68
    bbe6:	781b      	ldrb	r3, [r3, #0]
    bbe8:	0006      	movs	r6, r0
    bbea:	4698      	mov	r8, r3
    bbec:	782b      	ldrb	r3, [r5, #0]
    bbee:	000f      	movs	r7, r1
    bbf0:	0014      	movs	r4, r2
    bbf2:	2b03      	cmp	r3, #3
    bbf4:	d100      	bne.n	bbf8 <handleJoinMessage+0x24>
    bbf6:	e0b6      	b.n	bd66 <handleJoinMessage+0x192>
    bbf8:	d957      	bls.n	bcaa <handleJoinMessage+0xd6>
    bbfa:	2b05      	cmp	r3, #5
    bbfc:	d00d      	beq.n	bc1a <handleJoinMessage+0x46>
    bbfe:	2b07      	cmp	r3, #7
    bc00:	d104      	bne.n	bc0c <handleJoinMessage+0x38>
    bc02:	4bd4      	ldr	r3, [pc, #848]	; (bf54 <handleJoinMessage+0x380>)
    bc04:	781b      	ldrb	r3, [r3, #0]
    bc06:	2b06      	cmp	r3, #6
    bc08:	d100      	bne.n	bc0c <handleJoinMessage+0x38>
    bc0a:	e10d      	b.n	be28 <handleJoinMessage+0x254>
    bc0c:	b011      	add	sp, #68	; 0x44
    bc0e:	bc3c      	pop	{r2, r3, r4, r5}
    bc10:	4690      	mov	r8, r2
    bc12:	4699      	mov	r9, r3
    bc14:	46a2      	mov	sl, r4
    bc16:	46ab      	mov	fp, r5
    bc18:	bdf0      	pop	{r4, r5, r6, r7, pc}
    bc1a:	2400      	movs	r4, #0
    bc1c:	ab02      	add	r3, sp, #8
    bc1e:	82dc      	strh	r4, [r3, #22]
    bc20:	4bcc      	ldr	r3, [pc, #816]	; (bf54 <handleJoinMessage+0x380>)
    bc22:	781f      	ldrb	r7, [r3, #0]
    bc24:	2f06      	cmp	r7, #6
    bc26:	d1f1      	bne.n	bc0c <handleJoinMessage+0x38>
    bc28:	1c68      	adds	r0, r5, #1
    bc2a:	2300      	movs	r3, #0
    bc2c:	4dca      	ldr	r5, [pc, #808]	; (bf58 <handleJoinMessage+0x384>)
    bc2e:	2205      	movs	r2, #5
    bc30:	2102      	movs	r1, #2
    bc32:	47a8      	blx	r5
    bc34:	4bc9      	ldr	r3, [pc, #804]	; (bf5c <handleJoinMessage+0x388>)
    bc36:	0005      	movs	r5, r0
    bc38:	4298      	cmp	r0, r3
    bc3a:	d0e7      	beq.n	bc0c <handleJoinMessage+0x38>
    bc3c:	2078      	movs	r0, #120	; 0x78
    bc3e:	4bc8      	ldr	r3, [pc, #800]	; (bf60 <handleJoinMessage+0x38c>)
    bc40:	4798      	blx	r3
    bc42:	4680      	mov	r8, r0
    bc44:	2800      	cmp	r0, #0
    bc46:	d0e1      	beq.n	bc0c <handleJoinMessage+0x38>
    bc48:	4bc6      	ldr	r3, [pc, #792]	; (bf64 <handleJoinMessage+0x390>)
    bc4a:	88f2      	ldrh	r2, [r6, #6]
    bc4c:	8819      	ldrh	r1, [r3, #0]
    bc4e:	ab08      	add	r3, sp, #32
    bc50:	4699      	mov	r9, r3
    bc52:	b289      	uxth	r1, r1
    bc54:	20ff      	movs	r0, #255	; 0xff
    bc56:	4ec4      	ldr	r6, [pc, #784]	; (bf68 <handleJoinMessage+0x394>)
    bc58:	47b0      	blx	r6
    bc5a:	4641      	mov	r1, r8
    bc5c:	4648      	mov	r0, r9
    bc5e:	4bc3      	ldr	r3, [pc, #780]	; (bf6c <handleJoinMessage+0x398>)
    bc60:	4798      	blx	r3
    bc62:	4643      	mov	r3, r8
    bc64:	4642      	mov	r2, r8
    bc66:	541f      	strb	r7, [r3, r0]
    bc68:	1c43      	adds	r3, r0, #1
    bc6a:	b2db      	uxtb	r3, r3
    bc6c:	54d5      	strb	r5, [r2, r3]
    bc6e:	1c83      	adds	r3, r0, #2
    bc70:	b2db      	uxtb	r3, r3
    bc72:	0a2d      	lsrs	r5, r5, #8
    bc74:	54d5      	strb	r5, [r2, r3]
    bc76:	464b      	mov	r3, r9
    bc78:	0006      	movs	r6, r0
    bc7a:	8898      	ldrh	r0, [r3, #4]
    bc7c:	23ff      	movs	r3, #255	; 0xff
    bc7e:	4398      	bics	r0, r3
    bc80:	4bbb      	ldr	r3, [pc, #748]	; (bf70 <handleJoinMessage+0x39c>)
    bc82:	4798      	blx	r3
    bc84:	ab02      	add	r3, sp, #8
    bc86:	82d8      	strh	r0, [r3, #22]
    bc88:	4bba      	ldr	r3, [pc, #744]	; (bf74 <handleJoinMessage+0x3a0>)
    bc8a:	aa02      	add	r2, sp, #8
    bc8c:	4694      	mov	ip, r2
    bc8e:	9303      	str	r3, [sp, #12]
    bc90:	2316      	movs	r3, #22
    bc92:	4463      	add	r3, ip
    bc94:	9301      	str	r3, [sp, #4]
    bc96:	2302      	movs	r3, #2
    bc98:	9402      	str	r4, [sp, #8]
    bc9a:	9300      	str	r3, [sp, #0]
    bc9c:	2203      	movs	r2, #3
    bc9e:	4643      	mov	r3, r8
    bca0:	0031      	movs	r1, r6
    bca2:	4648      	mov	r0, r9
    bca4:	4cb4      	ldr	r4, [pc, #720]	; (bf78 <handleJoinMessage+0x3a4>)
    bca6:	47a0      	blx	r4
    bca8:	e7b0      	b.n	bc0c <handleJoinMessage+0x38>
    bcaa:	2b01      	cmp	r3, #1
    bcac:	d1ae      	bne.n	bc0c <handleJoinMessage+0x38>
    bcae:	4ba9      	ldr	r3, [pc, #676]	; (bf54 <handleJoinMessage+0x380>)
    bcb0:	781b      	ldrb	r3, [r3, #0]
    bcb2:	2b06      	cmp	r3, #6
    bcb4:	d1aa      	bne.n	bc0c <handleJoinMessage+0x38>
    bcb6:	4bb1      	ldr	r3, [pc, #708]	; (bf7c <handleJoinMessage+0x3a8>)
    bcb8:	2108      	movs	r1, #8
    bcba:	4699      	mov	r9, r3
    bcbc:	0018      	movs	r0, r3
    bcbe:	4bb0      	ldr	r3, [pc, #704]	; (bf80 <handleJoinMessage+0x3ac>)
    bcc0:	4798      	blx	r3
    bcc2:	2800      	cmp	r0, #0
    bcc4:	d0a2      	beq.n	bc0c <handleJoinMessage+0x38>
    bcc6:	2078      	movs	r0, #120	; 0x78
    bcc8:	4ba5      	ldr	r3, [pc, #660]	; (bf60 <handleJoinMessage+0x38c>)
    bcca:	4798      	blx	r3
    bccc:	1e05      	subs	r5, r0, #0
    bcce:	d09d      	beq.n	bc0c <handleJoinMessage+0x38>
    bcd0:	4ba4      	ldr	r3, [pc, #656]	; (bf64 <handleJoinMessage+0x390>)
    bcd2:	aa08      	add	r2, sp, #32
    bcd4:	8819      	ldrh	r1, [r3, #0]
    bcd6:	9205      	str	r2, [sp, #20]
    bcd8:	0013      	movs	r3, r2
    bcda:	b289      	uxth	r1, r1
    bcdc:	2200      	movs	r2, #0
    bcde:	2001      	movs	r0, #1
    bce0:	4ea1      	ldr	r6, [pc, #644]	; (bf68 <handleJoinMessage+0x394>)
    bce2:	47b0      	blx	r6
    bce4:	2220      	movs	r2, #32
    bce6:	9e05      	ldr	r6, [sp, #20]
    bce8:	0029      	movs	r1, r5
    bcea:	7873      	ldrb	r3, [r6, #1]
    bcec:	0030      	movs	r0, r6
    bcee:	4313      	orrs	r3, r2
    bcf0:	7073      	strb	r3, [r6, #1]
    bcf2:	4b9e      	ldr	r3, [pc, #632]	; (bf6c <handleJoinMessage+0x398>)
    bcf4:	4798      	blx	r3
    bcf6:	2302      	movs	r3, #2
    bcf8:	542b      	strb	r3, [r5, r0]
    bcfa:	4ba2      	ldr	r3, [pc, #648]	; (bf84 <handleJoinMessage+0x3b0>)
    bcfc:	4680      	mov	r8, r0
    bcfe:	781a      	ldrb	r2, [r3, #0]
    bd00:	0003      	movs	r3, r0
    bd02:	3301      	adds	r3, #1
    bd04:	b2db      	uxtb	r3, r3
    bd06:	54ea      	strb	r2, [r5, r3]
    bd08:	4b9f      	ldr	r3, [pc, #636]	; (bf88 <handleJoinMessage+0x3b4>)
    bd0a:	469a      	mov	sl, r3
    bd0c:	4b9f      	ldr	r3, [pc, #636]	; (bf8c <handleJoinMessage+0x3b8>)
    bd0e:	4651      	mov	r1, sl
    bd10:	469b      	mov	fp, r3
    bd12:	0018      	movs	r0, r3
    bd14:	4b9e      	ldr	r3, [pc, #632]	; (bf90 <handleJoinMessage+0x3bc>)
    bd16:	4798      	blx	r3
    bd18:	4b9e      	ldr	r3, [pc, #632]	; (bf94 <handleJoinMessage+0x3c0>)
    bd1a:	4649      	mov	r1, r9
    bd1c:	7018      	strb	r0, [r3, #0]
    bd1e:	4643      	mov	r3, r8
    bd20:	3302      	adds	r3, #2
    bd22:	b2db      	uxtb	r3, r3
    bd24:	54e8      	strb	r0, [r5, r3]
    bd26:	465b      	mov	r3, fp
    bd28:	781a      	ldrb	r2, [r3, #0]
    bd2a:	4643      	mov	r3, r8
    bd2c:	3303      	adds	r3, #3
    bd2e:	b2db      	uxtb	r3, r3
    bd30:	54ea      	strb	r2, [r5, r3]
    bd32:	4653      	mov	r3, sl
    bd34:	781a      	ldrb	r2, [r3, #0]
    bd36:	4643      	mov	r3, r8
    bd38:	3304      	adds	r3, #4
    bd3a:	b2db      	uxtb	r3, r3
    bd3c:	54ea      	strb	r2, [r5, r3]
    bd3e:	4643      	mov	r3, r8
    bd40:	1d58      	adds	r0, r3, #5
    bd42:	b2c0      	uxtb	r0, r0
    bd44:	1828      	adds	r0, r5, r0
    bd46:	2208      	movs	r2, #8
    bd48:	4b93      	ldr	r3, [pc, #588]	; (bf98 <handleJoinMessage+0x3c4>)
    bd4a:	4798      	blx	r3
    bd4c:	4b89      	ldr	r3, [pc, #548]	; (bf74 <handleJoinMessage+0x3a0>)
    bd4e:	9401      	str	r4, [sp, #4]
    bd50:	9303      	str	r3, [sp, #12]
    bd52:	2300      	movs	r3, #0
    bd54:	9700      	str	r7, [sp, #0]
    bd56:	9302      	str	r3, [sp, #8]
    bd58:	220d      	movs	r2, #13
    bd5a:	002b      	movs	r3, r5
    bd5c:	4641      	mov	r1, r8
    bd5e:	0030      	movs	r0, r6
    bd60:	4c85      	ldr	r4, [pc, #532]	; (bf78 <handleJoinMessage+0x3a4>)
    bd62:	47a0      	blx	r4
    bd64:	e752      	b.n	bc0c <handleJoinMessage+0x38>
    bd66:	78ab      	ldrb	r3, [r5, #2]
    bd68:	786e      	ldrb	r6, [r5, #1]
    bd6a:	469a      	mov	sl, r3
    bd6c:	4b79      	ldr	r3, [pc, #484]	; (bf54 <handleJoinMessage+0x380>)
    bd6e:	781b      	ldrb	r3, [r3, #0]
    bd70:	2b06      	cmp	r3, #6
    bd72:	d000      	beq.n	bd76 <handleJoinMessage+0x1a2>
    bd74:	e74a      	b.n	bc0c <handleJoinMessage+0x38>
    bd76:	2078      	movs	r0, #120	; 0x78
    bd78:	4b79      	ldr	r3, [pc, #484]	; (bf60 <handleJoinMessage+0x38c>)
    bd7a:	4798      	blx	r3
    bd7c:	4681      	mov	r9, r0
    bd7e:	2800      	cmp	r0, #0
    bd80:	d100      	bne.n	bd84 <handleJoinMessage+0x1b0>
    bd82:	e743      	b.n	bc0c <handleJoinMessage+0x38>
    bd84:	1ceb      	adds	r3, r5, #3
    bd86:	4652      	mov	r2, sl
    bd88:	1c31      	adds	r1, r6, #0
    bd8a:	4d73      	ldr	r5, [pc, #460]	; (bf58 <handleJoinMessage+0x384>)
    bd8c:	0020      	movs	r0, r4
    bd8e:	47a8      	blx	r5
    bd90:	4b74      	ldr	r3, [pc, #464]	; (bf64 <handleJoinMessage+0x390>)
    bd92:	ad08      	add	r5, sp, #32
    bd94:	8819      	ldrh	r1, [r3, #0]
    bd96:	2201      	movs	r2, #1
    bd98:	b289      	uxth	r1, r1
    bd9a:	002b      	movs	r3, r5
    bd9c:	4683      	mov	fp, r0
    bd9e:	4e72      	ldr	r6, [pc, #456]	; (bf68 <handleJoinMessage+0x394>)
    bda0:	2001      	movs	r0, #1
    bda2:	47b0      	blx	r6
    bda4:	2220      	movs	r2, #32
    bda6:	786b      	ldrb	r3, [r5, #1]
    bda8:	4649      	mov	r1, r9
    bdaa:	4313      	orrs	r3, r2
    bdac:	706b      	strb	r3, [r5, #1]
    bdae:	0028      	movs	r0, r5
    bdb0:	4b6e      	ldr	r3, [pc, #440]	; (bf6c <handleJoinMessage+0x398>)
    bdb2:	4798      	blx	r3
    bdb4:	2204      	movs	r2, #4
    bdb6:	4649      	mov	r1, r9
    bdb8:	0003      	movs	r3, r0
    bdba:	540a      	strb	r2, [r1, r0]
    bdbc:	4a67      	ldr	r2, [pc, #412]	; (bf5c <handleJoinMessage+0x388>)
    bdbe:	3301      	adds	r3, #1
    bdc0:	4682      	mov	sl, r0
    bdc2:	b2db      	uxtb	r3, r3
    bdc4:	4593      	cmp	fp, r2
    bdc6:	d100      	bne.n	bdca <handleJoinMessage+0x1f6>
    bdc8:	e11e      	b.n	c008 <handleJoinMessage+0x434>
    bdca:	1c86      	adds	r6, r0, #2
    bdcc:	b2f2      	uxtb	r2, r6
    bdce:	9205      	str	r2, [sp, #20]
    bdd0:	2200      	movs	r2, #0
    bdd2:	4658      	mov	r0, fp
    bdd4:	54ca      	strb	r2, [r1, r3]
    bdd6:	4e71      	ldr	r6, [pc, #452]	; (bf9c <handleJoinMessage+0x3c8>)
    bdd8:	4643      	mov	r3, r8
    bdda:	3201      	adds	r2, #1
    bddc:	4659      	mov	r1, fp
    bdde:	47b0      	blx	r6
    bde0:	464b      	mov	r3, r9
    bde2:	465a      	mov	r2, fp
    bde4:	9e05      	ldr	r6, [sp, #20]
    bde6:	4649      	mov	r1, r9
    bde8:	559a      	strb	r2, [r3, r6]
    bdea:	0032      	movs	r2, r6
    bdec:	465b      	mov	r3, fp
    bdee:	3201      	adds	r2, #1
    bdf0:	b2d2      	uxtb	r2, r2
    bdf2:	0a1b      	lsrs	r3, r3, #8
    bdf4:	548b      	strb	r3, [r1, r2]
    bdf6:	4b6a      	ldr	r3, [pc, #424]	; (bfa0 <handleJoinMessage+0x3cc>)
    bdf8:	1cb0      	adds	r0, r6, #2
    bdfa:	6819      	ldr	r1, [r3, #0]
    bdfc:	b2c0      	uxtb	r0, r0
    bdfe:	4448      	add	r0, r9
    be00:	3110      	adds	r1, #16
    be02:	2210      	movs	r2, #16
    be04:	4b64      	ldr	r3, [pc, #400]	; (bf98 <handleJoinMessage+0x3c4>)
    be06:	4798      	blx	r3
    be08:	4653      	mov	r3, sl
    be0a:	1af2      	subs	r2, r6, r3
    be0c:	4b59      	ldr	r3, [pc, #356]	; (bf74 <handleJoinMessage+0x3a0>)
    be0e:	3212      	adds	r2, #18
    be10:	9303      	str	r3, [sp, #12]
    be12:	2300      	movs	r3, #0
    be14:	9401      	str	r4, [sp, #4]
    be16:	9302      	str	r3, [sp, #8]
    be18:	b2d2      	uxtb	r2, r2
    be1a:	9700      	str	r7, [sp, #0]
    be1c:	464b      	mov	r3, r9
    be1e:	4651      	mov	r1, sl
    be20:	0028      	movs	r0, r5
    be22:	4c55      	ldr	r4, [pc, #340]	; (bf78 <handleJoinMessage+0x3a4>)
    be24:	47a0      	blx	r4
    be26:	e6f1      	b.n	bc0c <handleJoinMessage+0x38>
    be28:	88c3      	ldrh	r3, [r0, #6]
    be2a:	4698      	mov	r8, r3
    be2c:	23ff      	movs	r3, #255	; 0xff
    be2e:	4642      	mov	r2, r8
    be30:	4213      	tst	r3, r2
    be32:	d131      	bne.n	be98 <handleJoinMessage+0x2c4>
    be34:	439a      	bics	r2, r3
    be36:	d02f      	beq.n	be98 <handleJoinMessage+0x2c4>
    be38:	4b5a      	ldr	r3, [pc, #360]	; (bfa4 <handleJoinMessage+0x3d0>)
    be3a:	4699      	mov	r9, r3
    be3c:	681b      	ldr	r3, [r3, #0]
    be3e:	469b      	mov	fp, r3
    be40:	2320      	movs	r3, #32
    be42:	465a      	mov	r2, fp
    be44:	5cd2      	ldrb	r2, [r2, r3]
    be46:	2a01      	cmp	r2, #1
    be48:	d926      	bls.n	be98 <handleJoinMessage+0x2c4>
    be4a:	4b57      	ldr	r3, [pc, #348]	; (bfa8 <handleJoinMessage+0x3d4>)
    be4c:	4644      	mov	r4, r8
    be4e:	2701      	movs	r7, #1
    be50:	46a8      	mov	r8, r5
    be52:	469a      	mov	sl, r3
    be54:	465d      	mov	r5, fp
    be56:	e003      	b.n	be60 <handleJoinMessage+0x28c>
    be58:	3701      	adds	r7, #1
    be5a:	b2ff      	uxtb	r7, r7
    be5c:	4297      	cmp	r7, r2
    be5e:	d219      	bcs.n	be94 <handleJoinMessage+0x2c0>
    be60:	0a23      	lsrs	r3, r4, #8
    be62:	429f      	cmp	r7, r3
    be64:	d1f8      	bne.n	be58 <handleJoinMessage+0x284>
    be66:	682b      	ldr	r3, [r5, #0]
    be68:	0078      	lsls	r0, r7, #1
    be6a:	469b      	mov	fp, r3
    be6c:	4643      	mov	r3, r8
    be6e:	19c0      	adds	r0, r0, r7
    be70:	0080      	lsls	r0, r0, #2
    be72:	4483      	add	fp, r0
    be74:	1c59      	adds	r1, r3, #1
    be76:	2208      	movs	r2, #8
    be78:	4658      	mov	r0, fp
    be7a:	47d0      	blx	sl
    be7c:	2800      	cmp	r0, #0
    be7e:	d000      	beq.n	be82 <handleJoinMessage+0x2ae>
    be80:	e094      	b.n	bfac <handleJoinMessage+0x3d8>
    be82:	465a      	mov	r2, fp
    be84:	8beb      	ldrh	r3, [r5, #30]
    be86:	6093      	str	r3, [r2, #8]
    be88:	464b      	mov	r3, r9
    be8a:	681d      	ldr	r5, [r3, #0]
    be8c:	2320      	movs	r3, #32
    be8e:	88f4      	ldrh	r4, [r6, #6]
    be90:	5cea      	ldrb	r2, [r5, r3]
    be92:	e7e1      	b.n	be58 <handleJoinMessage+0x284>
    be94:	4645      	mov	r5, r8
    be96:	46a0      	mov	r8, r4
    be98:	4643      	mov	r3, r8
    be9a:	061b      	lsls	r3, r3, #24
    be9c:	d400      	bmi.n	bea0 <handleJoinMessage+0x2cc>
    be9e:	e6b5      	b.n	bc0c <handleJoinMessage+0x38>
    bea0:	4b40      	ldr	r3, [pc, #256]	; (bfa4 <handleJoinMessage+0x3d0>)
    bea2:	4699      	mov	r9, r3
    bea4:	681b      	ldr	r3, [r3, #0]
    bea6:	469b      	mov	fp, r3
    bea8:	2323      	movs	r3, #35	; 0x23
    beaa:	465a      	mov	r2, fp
    beac:	5cd2      	ldrb	r2, [r2, r3]
    beae:	2a00      	cmp	r2, #0
    beb0:	d100      	bne.n	beb4 <handleJoinMessage+0x2e0>
    beb2:	e6ab      	b.n	bc0c <handleJoinMessage+0x38>
    beb4:	4b3c      	ldr	r3, [pc, #240]	; (bfa8 <handleJoinMessage+0x3d4>)
    beb6:	4647      	mov	r7, r8
    beb8:	2400      	movs	r4, #0
    beba:	46a8      	mov	r8, r5
    bebc:	469a      	mov	sl, r3
    bebe:	465d      	mov	r5, fp
    bec0:	e005      	b.n	bece <handleJoinMessage+0x2fa>
    bec2:	3401      	adds	r4, #1
    bec4:	b2e4      	uxtb	r4, r4
    bec6:	4294      	cmp	r4, r2
    bec8:	d300      	bcc.n	becc <handleJoinMessage+0x2f8>
    beca:	e69f      	b.n	bc0c <handleJoinMessage+0x38>
    becc:	88f7      	ldrh	r7, [r6, #6]
    bece:	2380      	movs	r3, #128	; 0x80
    bed0:	403b      	ands	r3, r7
    bed2:	429c      	cmp	r4, r3
    bed4:	d1f5      	bne.n	bec2 <handleJoinMessage+0x2ee>
    bed6:	68aa      	ldr	r2, [r5, #8]
    bed8:	0123      	lsls	r3, r4, #4
    beda:	4693      	mov	fp, r2
    bedc:	449b      	add	fp, r3
    bede:	4643      	mov	r3, r8
    bee0:	2208      	movs	r2, #8
    bee2:	1c59      	adds	r1, r3, #1
    bee4:	4658      	mov	r0, fp
    bee6:	47d0      	blx	sl
    bee8:	2800      	cmp	r0, #0
    beea:	d107      	bne.n	befc <handleJoinMessage+0x328>
    beec:	465a      	mov	r2, fp
    beee:	8e6b      	ldrh	r3, [r5, #50]	; 0x32
    bef0:	6093      	str	r3, [r2, #8]
    bef2:	464b      	mov	r3, r9
    bef4:	681d      	ldr	r5, [r3, #0]
    bef6:	2323      	movs	r3, #35	; 0x23
    bef8:	5cea      	ldrb	r2, [r5, r3]
    befa:	e7e2      	b.n	bec2 <handleJoinMessage+0x2ee>
    befc:	ab02      	add	r3, sp, #8
    befe:	469c      	mov	ip, r3
    bf00:	2516      	movs	r5, #22
    bf02:	2078      	movs	r0, #120	; 0x78
    bf04:	4465      	add	r5, ip
    bf06:	4b16      	ldr	r3, [pc, #88]	; (bf60 <handleJoinMessage+0x38c>)
    bf08:	802f      	strh	r7, [r5, #0]
    bf0a:	4798      	blx	r3
    bf0c:	1e07      	subs	r7, r0, #0
    bf0e:	d076      	beq.n	bffe <handleJoinMessage+0x42a>
    bf10:	4b14      	ldr	r3, [pc, #80]	; (bf64 <handleJoinMessage+0x390>)
    bf12:	882a      	ldrh	r2, [r5, #0]
    bf14:	8819      	ldrh	r1, [r3, #0]
    bf16:	9505      	str	r5, [sp, #20]
    bf18:	b289      	uxth	r1, r1
    bf1a:	ab08      	add	r3, sp, #32
    bf1c:	20ff      	movs	r0, #255	; 0xff
    bf1e:	4d12      	ldr	r5, [pc, #72]	; (bf68 <handleJoinMessage+0x394>)
    bf20:	47a8      	blx	r5
    bf22:	0039      	movs	r1, r7
    bf24:	4b11      	ldr	r3, [pc, #68]	; (bf6c <handleJoinMessage+0x398>)
    bf26:	a808      	add	r0, sp, #32
    bf28:	4798      	blx	r3
    bf2a:	2308      	movs	r3, #8
    bf2c:	543b      	strb	r3, [r7, r0]
    bf2e:	4b11      	ldr	r3, [pc, #68]	; (bf74 <handleJoinMessage+0x3a0>)
    bf30:	0001      	movs	r1, r0
    bf32:	9303      	str	r3, [sp, #12]
    bf34:	2300      	movs	r3, #0
    bf36:	9302      	str	r3, [sp, #8]
    bf38:	9b05      	ldr	r3, [sp, #20]
    bf3a:	2201      	movs	r2, #1
    bf3c:	9301      	str	r3, [sp, #4]
    bf3e:	2302      	movs	r3, #2
    bf40:	4d0d      	ldr	r5, [pc, #52]	; (bf78 <handleJoinMessage+0x3a4>)
    bf42:	9300      	str	r3, [sp, #0]
    bf44:	a808      	add	r0, sp, #32
    bf46:	003b      	movs	r3, r7
    bf48:	47a8      	blx	r5
    bf4a:	464b      	mov	r3, r9
    bf4c:	681d      	ldr	r5, [r3, #0]
    bf4e:	2323      	movs	r3, #35	; 0x23
    bf50:	5cea      	ldrb	r2, [r5, r3]
    bf52:	e7b6      	b.n	bec2 <handleJoinMessage+0x2ee>
    bf54:	20000b00 	.word	0x20000b00
    bf58:	0000b5d5 	.word	0x0000b5d5
    bf5c:	0000ffff 	.word	0x0000ffff
    bf60:	00006a79 	.word	0x00006a79
    bf64:	20003740 	.word	0x20003740
    bf68:	0000a485 	.word	0x0000a485
    bf6c:	0000a4b1 	.word	0x0000a4b1
    bf70:	0000c8e1 	.word	0x0000c8e1
    bf74:	0000b861 	.word	0x0000b861
    bf78:	0000a549 	.word	0x0000a549
    bf7c:	20003770 	.word	0x20003770
    bf80:	000093d9 	.word	0x000093d9
    bf84:	20003742 	.word	0x20003742
    bf88:	20000b1c 	.word	0x20000b1c
    bf8c:	20000b1e 	.word	0x20000b1e
    bf90:	0000ba61 	.word	0x0000ba61
    bf94:	20000b1d 	.word	0x20000b1d
    bf98:	0000e9e7 	.word	0x0000e9e7
    bf9c:	0000c475 	.word	0x0000c475
    bfa0:	200036fc 	.word	0x200036fc
    bfa4:	200036f8 	.word	0x200036f8
    bfa8:	0000e9c9 	.word	0x0000e9c9
    bfac:	ab02      	add	r3, sp, #8
    bfae:	469c      	mov	ip, r3
    bfb0:	2516      	movs	r5, #22
    bfb2:	2078      	movs	r0, #120	; 0x78
    bfb4:	4465      	add	r5, ip
    bfb6:	4b18      	ldr	r3, [pc, #96]	; (c018 <handleJoinMessage+0x444>)
    bfb8:	802c      	strh	r4, [r5, #0]
    bfba:	4798      	blx	r3
    bfbc:	1e04      	subs	r4, r0, #0
    bfbe:	d100      	bne.n	bfc2 <handleJoinMessage+0x3ee>
    bfc0:	e762      	b.n	be88 <handleJoinMessage+0x2b4>
    bfc2:	4b16      	ldr	r3, [pc, #88]	; (c01c <handleJoinMessage+0x448>)
    bfc4:	882a      	ldrh	r2, [r5, #0]
    bfc6:	8819      	ldrh	r1, [r3, #0]
    bfc8:	9505      	str	r5, [sp, #20]
    bfca:	ab08      	add	r3, sp, #32
    bfcc:	b289      	uxth	r1, r1
    bfce:	20ff      	movs	r0, #255	; 0xff
    bfd0:	4d13      	ldr	r5, [pc, #76]	; (c020 <handleJoinMessage+0x44c>)
    bfd2:	47a8      	blx	r5
    bfd4:	0021      	movs	r1, r4
    bfd6:	a808      	add	r0, sp, #32
    bfd8:	4b12      	ldr	r3, [pc, #72]	; (c024 <handleJoinMessage+0x450>)
    bfda:	4798      	blx	r3
    bfdc:	2308      	movs	r3, #8
    bfde:	5423      	strb	r3, [r4, r0]
    bfe0:	4b11      	ldr	r3, [pc, #68]	; (c028 <handleJoinMessage+0x454>)
    bfe2:	0001      	movs	r1, r0
    bfe4:	9303      	str	r3, [sp, #12]
    bfe6:	2300      	movs	r3, #0
    bfe8:	9302      	str	r3, [sp, #8]
    bfea:	9b05      	ldr	r3, [sp, #20]
    bfec:	2201      	movs	r2, #1
    bfee:	9301      	str	r3, [sp, #4]
    bff0:	2302      	movs	r3, #2
    bff2:	a808      	add	r0, sp, #32
    bff4:	9300      	str	r3, [sp, #0]
    bff6:	0023      	movs	r3, r4
    bff8:	4c0c      	ldr	r4, [pc, #48]	; (c02c <handleJoinMessage+0x458>)
    bffa:	47a0      	blx	r4
    bffc:	e744      	b.n	be88 <handleJoinMessage+0x2b4>
    bffe:	464b      	mov	r3, r9
    c000:	681d      	ldr	r5, [r3, #0]
    c002:	2323      	movs	r3, #35	; 0x23
    c004:	5cea      	ldrb	r2, [r5, r3]
    c006:	e75c      	b.n	bec2 <handleJoinMessage+0x2ee>
    c008:	1c86      	adds	r6, r0, #2
    c00a:	b2f2      	uxtb	r2, r6
    c00c:	9205      	str	r2, [sp, #20]
    c00e:	4649      	mov	r1, r9
    c010:	2201      	movs	r2, #1
    c012:	54ca      	strb	r2, [r1, r3]
    c014:	e6e4      	b.n	bde0 <handleJoinMessage+0x20c>
    c016:	46c0      	nop			; (mov r8, r8)
    c018:	00006a79 	.word	0x00006a79
    c01c:	20003740 	.word	0x20003740
    c020:	0000a485 	.word	0x0000a485
    c024:	0000a4b1 	.word	0x0000a4b1
    c028:	0000b861 	.word	0x0000b861
    c02c:	0000a549 	.word	0x0000a549

0000c030 <coordinatorTableInit>:
    c030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c032:	4647      	mov	r7, r8
    c034:	46ce      	mov	lr, r9
    c036:	b580      	push	{r7, lr}
    c038:	4b13      	ldr	r3, [pc, #76]	; (c088 <coordinatorTableInit+0x58>)
    c03a:	681e      	ldr	r6, [r3, #0]
    c03c:	4698      	mov	r8, r3
    c03e:	2320      	movs	r3, #32
    c040:	5cf3      	ldrb	r3, [r6, r3]
    c042:	2b00      	cmp	r3, #0
    c044:	d01b      	beq.n	c07e <coordinatorTableInit+0x4e>
    c046:	2320      	movs	r3, #32
    c048:	2400      	movs	r4, #0
    c04a:	4699      	mov	r9, r3
    c04c:	4f0f      	ldr	r7, [pc, #60]	; (c08c <coordinatorTableInit+0x5c>)
    c04e:	0065      	lsls	r5, r4, #1
    c050:	6830      	ldr	r0, [r6, #0]
    c052:	192d      	adds	r5, r5, r4
    c054:	00ad      	lsls	r5, r5, #2
    c056:	1940      	adds	r0, r0, r5
    c058:	2208      	movs	r2, #8
    c05a:	21ff      	movs	r1, #255	; 0xff
    c05c:	47b8      	blx	r7
    c05e:	4643      	mov	r3, r8
    c060:	681e      	ldr	r6, [r3, #0]
    c062:	2204      	movs	r2, #4
    c064:	6833      	ldr	r3, [r6, #0]
    c066:	21ff      	movs	r1, #255	; 0xff
    c068:	469c      	mov	ip, r3
    c06a:	4465      	add	r5, ip
    c06c:	0028      	movs	r0, r5
    c06e:	3008      	adds	r0, #8
    c070:	47b8      	blx	r7
    c072:	464b      	mov	r3, r9
    c074:	3401      	adds	r4, #1
    c076:	5cf3      	ldrb	r3, [r6, r3]
    c078:	b2e4      	uxtb	r4, r4
    c07a:	42a3      	cmp	r3, r4
    c07c:	d8e7      	bhi.n	c04e <coordinatorTableInit+0x1e>
    c07e:	bc0c      	pop	{r2, r3}
    c080:	4690      	mov	r8, r2
    c082:	4699      	mov	r9, r3
    c084:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c086:	46c0      	nop			; (mov r8, r8)
    c088:	200036f8 	.word	0x200036f8
    c08c:	0000e9f9 	.word	0x0000e9f9

0000c090 <deviceTableInit>:
    c090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c092:	4647      	mov	r7, r8
    c094:	46ce      	mov	lr, r9
    c096:	b580      	push	{r7, lr}
    c098:	4b27      	ldr	r3, [pc, #156]	; (c138 <deviceTableInit+0xa8>)
    c09a:	681c      	ldr	r4, [r3, #0]
    c09c:	4698      	mov	r8, r3
    c09e:	2323      	movs	r3, #35	; 0x23
    c0a0:	5ce3      	ldrb	r3, [r4, r3]
    c0a2:	2b00      	cmp	r3, #0
    c0a4:	d01b      	beq.n	c0de <deviceTableInit+0x4e>
    c0a6:	2323      	movs	r3, #35	; 0x23
    c0a8:	2500      	movs	r5, #0
    c0aa:	4699      	mov	r9, r3
    c0ac:	4f23      	ldr	r7, [pc, #140]	; (c13c <deviceTableInit+0xac>)
    c0ae:	68a0      	ldr	r0, [r4, #8]
    c0b0:	012e      	lsls	r6, r5, #4
    c0b2:	2208      	movs	r2, #8
    c0b4:	21ff      	movs	r1, #255	; 0xff
    c0b6:	1980      	adds	r0, r0, r6
    c0b8:	47b8      	blx	r7
    c0ba:	4643      	mov	r3, r8
    c0bc:	681c      	ldr	r4, [r3, #0]
    c0be:	2204      	movs	r2, #4
    c0c0:	68a3      	ldr	r3, [r4, #8]
    c0c2:	21ff      	movs	r1, #255	; 0xff
    c0c4:	1998      	adds	r0, r3, r6
    c0c6:	3008      	adds	r0, #8
    c0c8:	47b8      	blx	r7
    c0ca:	22ff      	movs	r2, #255	; 0xff
    c0cc:	68a3      	ldr	r3, [r4, #8]
    c0ce:	3501      	adds	r5, #1
    c0d0:	199b      	adds	r3, r3, r6
    c0d2:	731a      	strb	r2, [r3, #12]
    c0d4:	464b      	mov	r3, r9
    c0d6:	5ce3      	ldrb	r3, [r4, r3]
    c0d8:	b2ed      	uxtb	r5, r5
    c0da:	42ab      	cmp	r3, r5
    c0dc:	d8e7      	bhi.n	c0ae <deviceTableInit+0x1e>
    c0de:	2324      	movs	r3, #36	; 0x24
    c0e0:	5ce3      	ldrb	r3, [r4, r3]
    c0e2:	2b00      	cmp	r3, #0
    c0e4:	d024      	beq.n	c130 <deviceTableInit+0xa0>
    c0e6:	2324      	movs	r3, #36	; 0x24
    c0e8:	2600      	movs	r6, #0
    c0ea:	4699      	mov	r9, r3
    c0ec:	4f13      	ldr	r7, [pc, #76]	; (c13c <deviceTableInit+0xac>)
    c0ee:	00b5      	lsls	r5, r6, #2
    c0f0:	68e0      	ldr	r0, [r4, #12]
    c0f2:	19ad      	adds	r5, r5, r6
    c0f4:	00ad      	lsls	r5, r5, #2
    c0f6:	1940      	adds	r0, r0, r5
    c0f8:	2208      	movs	r2, #8
    c0fa:	21ff      	movs	r1, #255	; 0xff
    c0fc:	47b8      	blx	r7
    c0fe:	4643      	mov	r3, r8
    c100:	681c      	ldr	r4, [r3, #0]
    c102:	2204      	movs	r2, #4
    c104:	68e3      	ldr	r3, [r4, #12]
    c106:	21ff      	movs	r1, #255	; 0xff
    c108:	1958      	adds	r0, r3, r5
    c10a:	3008      	adds	r0, #8
    c10c:	47b8      	blx	r7
    c10e:	68e3      	ldr	r3, [r4, #12]
    c110:	2204      	movs	r2, #4
    c112:	1958      	adds	r0, r3, r5
    c114:	300c      	adds	r0, #12
    c116:	21ff      	movs	r1, #255	; 0xff
    c118:	47b8      	blx	r7
    c11a:	68e3      	ldr	r3, [r4, #12]
    c11c:	3601      	adds	r6, #1
    c11e:	469c      	mov	ip, r3
    c120:	23ff      	movs	r3, #255	; 0xff
    c122:	4465      	add	r5, ip
    c124:	742b      	strb	r3, [r5, #16]
    c126:	464b      	mov	r3, r9
    c128:	5ce3      	ldrb	r3, [r4, r3]
    c12a:	b2f6      	uxtb	r6, r6
    c12c:	42b3      	cmp	r3, r6
    c12e:	d8de      	bhi.n	c0ee <deviceTableInit+0x5e>
    c130:	bc0c      	pop	{r2, r3}
    c132:	4690      	mov	r8, r2
    c134:	4699      	mov	r9, r3
    c136:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c138:	200036f8 	.word	0x200036f8
    c13c:	0000e9f9 	.word	0x0000e9f9

0000c140 <sendForceLeaveNetwork>:
    c140:	b570      	push	{r4, r5, r6, lr}
    c142:	2516      	movs	r5, #22
    c144:	b08e      	sub	sp, #56	; 0x38
    c146:	446d      	add	r5, sp
    c148:	8028      	strh	r0, [r5, #0]
    c14a:	4b11      	ldr	r3, [pc, #68]	; (c190 <sendForceLeaveNetwork+0x50>)
    c14c:	2078      	movs	r0, #120	; 0x78
    c14e:	4798      	blx	r3
    c150:	1e04      	subs	r4, r0, #0
    c152:	d01a      	beq.n	c18a <sendForceLeaveNetwork+0x4a>
    c154:	4b0f      	ldr	r3, [pc, #60]	; (c194 <sendForceLeaveNetwork+0x54>)
    c156:	882a      	ldrh	r2, [r5, #0]
    c158:	8819      	ldrh	r1, [r3, #0]
    c15a:	20ff      	movs	r0, #255	; 0xff
    c15c:	b289      	uxth	r1, r1
    c15e:	ab06      	add	r3, sp, #24
    c160:	4e0d      	ldr	r6, [pc, #52]	; (c198 <sendForceLeaveNetwork+0x58>)
    c162:	47b0      	blx	r6
    c164:	0021      	movs	r1, r4
    c166:	4b0d      	ldr	r3, [pc, #52]	; (c19c <sendForceLeaveNetwork+0x5c>)
    c168:	a806      	add	r0, sp, #24
    c16a:	4798      	blx	r3
    c16c:	2308      	movs	r3, #8
    c16e:	5423      	strb	r3, [r4, r0]
    c170:	4b0b      	ldr	r3, [pc, #44]	; (c1a0 <sendForceLeaveNetwork+0x60>)
    c172:	0001      	movs	r1, r0
    c174:	9303      	str	r3, [sp, #12]
    c176:	2300      	movs	r3, #0
    c178:	9302      	str	r3, [sp, #8]
    c17a:	3302      	adds	r3, #2
    c17c:	9300      	str	r3, [sp, #0]
    c17e:	9501      	str	r5, [sp, #4]
    c180:	0023      	movs	r3, r4
    c182:	2201      	movs	r2, #1
    c184:	a806      	add	r0, sp, #24
    c186:	4c07      	ldr	r4, [pc, #28]	; (c1a4 <sendForceLeaveNetwork+0x64>)
    c188:	47a0      	blx	r4
    c18a:	b00e      	add	sp, #56	; 0x38
    c18c:	bd70      	pop	{r4, r5, r6, pc}
    c18e:	46c0      	nop			; (mov r8, r8)
    c190:	00006a79 	.word	0x00006a79
    c194:	20003740 	.word	0x20003740
    c198:	0000a485 	.word	0x0000a485
    c19c:	0000a4b1 	.word	0x0000a4b1
    c1a0:	0000b861 	.word	0x0000b861
    c1a4:	0000a549 	.word	0x0000a549

0000c1a8 <isCorrectIeeeAddr>:
    c1a8:	7803      	ldrb	r3, [r0, #0]
    c1aa:	2bff      	cmp	r3, #255	; 0xff
    c1ac:	d117      	bne.n	c1de <isCorrectIeeeAddr+0x36>
    c1ae:	7843      	ldrb	r3, [r0, #1]
    c1b0:	2bff      	cmp	r3, #255	; 0xff
    c1b2:	d114      	bne.n	c1de <isCorrectIeeeAddr+0x36>
    c1b4:	7883      	ldrb	r3, [r0, #2]
    c1b6:	2bff      	cmp	r3, #255	; 0xff
    c1b8:	d111      	bne.n	c1de <isCorrectIeeeAddr+0x36>
    c1ba:	78c3      	ldrb	r3, [r0, #3]
    c1bc:	2bff      	cmp	r3, #255	; 0xff
    c1be:	d10e      	bne.n	c1de <isCorrectIeeeAddr+0x36>
    c1c0:	7903      	ldrb	r3, [r0, #4]
    c1c2:	2bff      	cmp	r3, #255	; 0xff
    c1c4:	d10b      	bne.n	c1de <isCorrectIeeeAddr+0x36>
    c1c6:	7943      	ldrb	r3, [r0, #5]
    c1c8:	2bff      	cmp	r3, #255	; 0xff
    c1ca:	d108      	bne.n	c1de <isCorrectIeeeAddr+0x36>
    c1cc:	7983      	ldrb	r3, [r0, #6]
    c1ce:	2bff      	cmp	r3, #255	; 0xff
    c1d0:	d105      	bne.n	c1de <isCorrectIeeeAddr+0x36>
    c1d2:	79c0      	ldrb	r0, [r0, #7]
    c1d4:	38ff      	subs	r0, #255	; 0xff
    c1d6:	1e43      	subs	r3, r0, #1
    c1d8:	4198      	sbcs	r0, r3
    c1da:	b2c0      	uxtb	r0, r0
    c1dc:	4770      	bx	lr
    c1de:	2001      	movs	r0, #1
    c1e0:	e7fc      	b.n	c1dc <isCorrectIeeeAddr+0x34>
    c1e2:	46c0      	nop			; (mov r8, r8)

0000c1e4 <keepAliveTimerHandler>:
    c1e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    c1e6:	46c6      	mov	lr, r8
    c1e8:	2320      	movs	r3, #32
    c1ea:	b500      	push	{lr}
    c1ec:	4d57      	ldr	r5, [pc, #348]	; (c34c <keepAliveTimerHandler+0x168>)
    c1ee:	682a      	ldr	r2, [r5, #0]
    c1f0:	5cd7      	ldrb	r7, [r2, r3]
    c1f2:	2f00      	cmp	r7, #0
    c1f4:	d027      	beq.n	c246 <keepAliveTimerHandler+0x62>
    c1f6:	4b56      	ldr	r3, [pc, #344]	; (c350 <keepAliveTimerHandler+0x16c>)
    c1f8:	2400      	movs	r4, #0
    c1fa:	4698      	mov	r8, r3
    c1fc:	2620      	movs	r6, #32
    c1fe:	0060      	lsls	r0, r4, #1
    c200:	1900      	adds	r0, r0, r4
    c202:	6813      	ldr	r3, [r2, #0]
    c204:	0080      	lsls	r0, r0, #2
    c206:	181b      	adds	r3, r3, r0
    c208:	7819      	ldrb	r1, [r3, #0]
    c20a:	29ff      	cmp	r1, #255	; 0xff
    c20c:	d000      	beq.n	c210 <keepAliveTimerHandler+0x2c>
    c20e:	e077      	b.n	c300 <keepAliveTimerHandler+0x11c>
    c210:	7859      	ldrb	r1, [r3, #1]
    c212:	29ff      	cmp	r1, #255	; 0xff
    c214:	d000      	beq.n	c218 <keepAliveTimerHandler+0x34>
    c216:	e073      	b.n	c300 <keepAliveTimerHandler+0x11c>
    c218:	7899      	ldrb	r1, [r3, #2]
    c21a:	29ff      	cmp	r1, #255	; 0xff
    c21c:	d000      	beq.n	c220 <keepAliveTimerHandler+0x3c>
    c21e:	e06f      	b.n	c300 <keepAliveTimerHandler+0x11c>
    c220:	78d9      	ldrb	r1, [r3, #3]
    c222:	29ff      	cmp	r1, #255	; 0xff
    c224:	d16c      	bne.n	c300 <keepAliveTimerHandler+0x11c>
    c226:	7919      	ldrb	r1, [r3, #4]
    c228:	29ff      	cmp	r1, #255	; 0xff
    c22a:	d169      	bne.n	c300 <keepAliveTimerHandler+0x11c>
    c22c:	7959      	ldrb	r1, [r3, #5]
    c22e:	29ff      	cmp	r1, #255	; 0xff
    c230:	d166      	bne.n	c300 <keepAliveTimerHandler+0x11c>
    c232:	7999      	ldrb	r1, [r3, #6]
    c234:	29ff      	cmp	r1, #255	; 0xff
    c236:	d163      	bne.n	c300 <keepAliveTimerHandler+0x11c>
    c238:	79d9      	ldrb	r1, [r3, #7]
    c23a:	29ff      	cmp	r1, #255	; 0xff
    c23c:	d160      	bne.n	c300 <keepAliveTimerHandler+0x11c>
    c23e:	3401      	adds	r4, #1
    c240:	b2e4      	uxtb	r4, r4
    c242:	42bc      	cmp	r4, r7
    c244:	d3db      	bcc.n	c1fe <keepAliveTimerHandler+0x1a>
    c246:	2323      	movs	r3, #35	; 0x23
    c248:	5cd7      	ldrb	r7, [r2, r3]
    c24a:	2f00      	cmp	r7, #0
    c24c:	d022      	beq.n	c294 <keepAliveTimerHandler+0xb0>
    c24e:	4b40      	ldr	r3, [pc, #256]	; (c350 <keepAliveTimerHandler+0x16c>)
    c250:	2400      	movs	r4, #0
    c252:	4698      	mov	r8, r3
    c254:	2623      	movs	r6, #35	; 0x23
    c256:	6893      	ldr	r3, [r2, #8]
    c258:	0120      	lsls	r0, r4, #4
    c25a:	181b      	adds	r3, r3, r0
    c25c:	7819      	ldrb	r1, [r3, #0]
    c25e:	29ff      	cmp	r1, #255	; 0xff
    c260:	d158      	bne.n	c314 <keepAliveTimerHandler+0x130>
    c262:	7859      	ldrb	r1, [r3, #1]
    c264:	29ff      	cmp	r1, #255	; 0xff
    c266:	d155      	bne.n	c314 <keepAliveTimerHandler+0x130>
    c268:	7899      	ldrb	r1, [r3, #2]
    c26a:	29ff      	cmp	r1, #255	; 0xff
    c26c:	d152      	bne.n	c314 <keepAliveTimerHandler+0x130>
    c26e:	78d9      	ldrb	r1, [r3, #3]
    c270:	29ff      	cmp	r1, #255	; 0xff
    c272:	d14f      	bne.n	c314 <keepAliveTimerHandler+0x130>
    c274:	7919      	ldrb	r1, [r3, #4]
    c276:	29ff      	cmp	r1, #255	; 0xff
    c278:	d14c      	bne.n	c314 <keepAliveTimerHandler+0x130>
    c27a:	7959      	ldrb	r1, [r3, #5]
    c27c:	29ff      	cmp	r1, #255	; 0xff
    c27e:	d149      	bne.n	c314 <keepAliveTimerHandler+0x130>
    c280:	7999      	ldrb	r1, [r3, #6]
    c282:	29ff      	cmp	r1, #255	; 0xff
    c284:	d146      	bne.n	c314 <keepAliveTimerHandler+0x130>
    c286:	79d9      	ldrb	r1, [r3, #7]
    c288:	29ff      	cmp	r1, #255	; 0xff
    c28a:	d143      	bne.n	c314 <keepAliveTimerHandler+0x130>
    c28c:	3401      	adds	r4, #1
    c28e:	b2e4      	uxtb	r4, r4
    c290:	42bc      	cmp	r4, r7
    c292:	d3e0      	bcc.n	c256 <keepAliveTimerHandler+0x72>
    c294:	2324      	movs	r3, #36	; 0x24
    c296:	5cd7      	ldrb	r7, [r2, r3]
    c298:	2401      	movs	r4, #1
    c29a:	2f01      	cmp	r7, #1
    c29c:	d923      	bls.n	c2e6 <keepAliveTimerHandler+0x102>
    c29e:	4b2c      	ldr	r3, [pc, #176]	; (c350 <keepAliveTimerHandler+0x16c>)
    c2a0:	2624      	movs	r6, #36	; 0x24
    c2a2:	4698      	mov	r8, r3
    c2a4:	00a0      	lsls	r0, r4, #2
    c2a6:	1900      	adds	r0, r0, r4
    c2a8:	68d3      	ldr	r3, [r2, #12]
    c2aa:	0080      	lsls	r0, r0, #2
    c2ac:	181b      	adds	r3, r3, r0
    c2ae:	7819      	ldrb	r1, [r3, #0]
    c2b0:	29ff      	cmp	r1, #255	; 0xff
    c2b2:	d11b      	bne.n	c2ec <keepAliveTimerHandler+0x108>
    c2b4:	7859      	ldrb	r1, [r3, #1]
    c2b6:	29ff      	cmp	r1, #255	; 0xff
    c2b8:	d118      	bne.n	c2ec <keepAliveTimerHandler+0x108>
    c2ba:	7899      	ldrb	r1, [r3, #2]
    c2bc:	29ff      	cmp	r1, #255	; 0xff
    c2be:	d115      	bne.n	c2ec <keepAliveTimerHandler+0x108>
    c2c0:	78d9      	ldrb	r1, [r3, #3]
    c2c2:	29ff      	cmp	r1, #255	; 0xff
    c2c4:	d112      	bne.n	c2ec <keepAliveTimerHandler+0x108>
    c2c6:	7919      	ldrb	r1, [r3, #4]
    c2c8:	29ff      	cmp	r1, #255	; 0xff
    c2ca:	d10f      	bne.n	c2ec <keepAliveTimerHandler+0x108>
    c2cc:	7959      	ldrb	r1, [r3, #5]
    c2ce:	29ff      	cmp	r1, #255	; 0xff
    c2d0:	d10c      	bne.n	c2ec <keepAliveTimerHandler+0x108>
    c2d2:	7999      	ldrb	r1, [r3, #6]
    c2d4:	29ff      	cmp	r1, #255	; 0xff
    c2d6:	d109      	bne.n	c2ec <keepAliveTimerHandler+0x108>
    c2d8:	79d9      	ldrb	r1, [r3, #7]
    c2da:	29ff      	cmp	r1, #255	; 0xff
    c2dc:	d106      	bne.n	c2ec <keepAliveTimerHandler+0x108>
    c2de:	3401      	adds	r4, #1
    c2e0:	b2e4      	uxtb	r4, r4
    c2e2:	42bc      	cmp	r4, r7
    c2e4:	d3de      	bcc.n	c2a4 <keepAliveTimerHandler+0xc0>
    c2e6:	bc04      	pop	{r2}
    c2e8:	4690      	mov	r8, r2
    c2ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c2ec:	68d9      	ldr	r1, [r3, #12]
    c2ee:	2900      	cmp	r1, #0
    c2f0:	d0f5      	beq.n	c2de <keepAliveTimerHandler+0xfa>
    c2f2:	3901      	subs	r1, #1
    c2f4:	60d9      	str	r1, [r3, #12]
    c2f6:	2900      	cmp	r1, #0
    c2f8:	d016      	beq.n	c328 <keepAliveTimerHandler+0x144>
    c2fa:	682a      	ldr	r2, [r5, #0]
    c2fc:	5d97      	ldrb	r7, [r2, r6]
    c2fe:	e7ee      	b.n	c2de <keepAliveTimerHandler+0xfa>
    c300:	6899      	ldr	r1, [r3, #8]
    c302:	2900      	cmp	r1, #0
    c304:	d09b      	beq.n	c23e <keepAliveTimerHandler+0x5a>
    c306:	3901      	subs	r1, #1
    c308:	6099      	str	r1, [r3, #8]
    c30a:	2900      	cmp	r1, #0
    c30c:	d012      	beq.n	c334 <keepAliveTimerHandler+0x150>
    c30e:	682a      	ldr	r2, [r5, #0]
    c310:	5d97      	ldrb	r7, [r2, r6]
    c312:	e794      	b.n	c23e <keepAliveTimerHandler+0x5a>
    c314:	6899      	ldr	r1, [r3, #8]
    c316:	2900      	cmp	r1, #0
    c318:	d0b8      	beq.n	c28c <keepAliveTimerHandler+0xa8>
    c31a:	3901      	subs	r1, #1
    c31c:	6099      	str	r1, [r3, #8]
    c31e:	2900      	cmp	r1, #0
    c320:	d00e      	beq.n	c340 <keepAliveTimerHandler+0x15c>
    c322:	682a      	ldr	r2, [r5, #0]
    c324:	5d97      	ldrb	r7, [r2, r6]
    c326:	e7b1      	b.n	c28c <keepAliveTimerHandler+0xa8>
    c328:	68d3      	ldr	r3, [r2, #12]
    c32a:	21ff      	movs	r1, #255	; 0xff
    c32c:	1818      	adds	r0, r3, r0
    c32e:	2208      	movs	r2, #8
    c330:	47c0      	blx	r8
    c332:	e7e2      	b.n	c2fa <keepAliveTimerHandler+0x116>
    c334:	6813      	ldr	r3, [r2, #0]
    c336:	21ff      	movs	r1, #255	; 0xff
    c338:	1818      	adds	r0, r3, r0
    c33a:	2208      	movs	r2, #8
    c33c:	47c0      	blx	r8
    c33e:	e7e6      	b.n	c30e <keepAliveTimerHandler+0x12a>
    c340:	6893      	ldr	r3, [r2, #8]
    c342:	21ff      	movs	r1, #255	; 0xff
    c344:	1818      	adds	r0, r3, r0
    c346:	2208      	movs	r2, #8
    c348:	47c0      	blx	r8
    c34a:	e7ea      	b.n	c322 <keepAliveTimerHandler+0x13e>
    c34c:	200036f8 	.word	0x200036f8
    c350:	0000e9f9 	.word	0x0000e9f9

0000c354 <isRxOffEdAvailable>:
    c354:	2224      	movs	r2, #36	; 0x24
    c356:	4b1e      	ldr	r3, [pc, #120]	; (c3d0 <isRxOffEdAvailable+0x7c>)
    c358:	681b      	ldr	r3, [r3, #0]
    c35a:	5c9a      	ldrb	r2, [r3, r2]
    c35c:	2a01      	cmp	r2, #1
    c35e:	d932      	bls.n	c3c6 <isRxOffEdAvailable+0x72>
    c360:	68d9      	ldr	r1, [r3, #12]
    c362:	7d0b      	ldrb	r3, [r1, #20]
    c364:	2bff      	cmp	r3, #255	; 0xff
    c366:	d130      	bne.n	c3ca <isRxOffEdAvailable+0x76>
    c368:	7d4b      	ldrb	r3, [r1, #21]
    c36a:	2bff      	cmp	r3, #255	; 0xff
    c36c:	d12d      	bne.n	c3ca <isRxOffEdAvailable+0x76>
    c36e:	7d8b      	ldrb	r3, [r1, #22]
    c370:	2bff      	cmp	r3, #255	; 0xff
    c372:	d12a      	bne.n	c3ca <isRxOffEdAvailable+0x76>
    c374:	7dcb      	ldrb	r3, [r1, #23]
    c376:	2bff      	cmp	r3, #255	; 0xff
    c378:	d127      	bne.n	c3ca <isRxOffEdAvailable+0x76>
    c37a:	000b      	movs	r3, r1
    c37c:	3a02      	subs	r2, #2
    c37e:	b2d2      	uxtb	r2, r2
    c380:	0090      	lsls	r0, r2, #2
    c382:	1882      	adds	r2, r0, r2
    c384:	0092      	lsls	r2, r2, #2
    c386:	3218      	adds	r2, #24
    c388:	3318      	adds	r3, #24
    c38a:	1889      	adds	r1, r1, r2
    c38c:	e00d      	b.n	c3aa <isRxOffEdAvailable+0x56>
    c38e:	7c1a      	ldrb	r2, [r3, #16]
    c390:	2aff      	cmp	r2, #255	; 0xff
    c392:	d11a      	bne.n	c3ca <isRxOffEdAvailable+0x76>
    c394:	7c5a      	ldrb	r2, [r3, #17]
    c396:	2aff      	cmp	r2, #255	; 0xff
    c398:	d117      	bne.n	c3ca <isRxOffEdAvailable+0x76>
    c39a:	7c9a      	ldrb	r2, [r3, #18]
    c39c:	2aff      	cmp	r2, #255	; 0xff
    c39e:	d114      	bne.n	c3ca <isRxOffEdAvailable+0x76>
    c3a0:	3314      	adds	r3, #20
    c3a2:	1e5a      	subs	r2, r3, #1
    c3a4:	7812      	ldrb	r2, [r2, #0]
    c3a6:	2aff      	cmp	r2, #255	; 0xff
    c3a8:	d10f      	bne.n	c3ca <isRxOffEdAvailable+0x76>
    c3aa:	781a      	ldrb	r2, [r3, #0]
    c3ac:	2aff      	cmp	r2, #255	; 0xff
    c3ae:	d10c      	bne.n	c3ca <isRxOffEdAvailable+0x76>
    c3b0:	785a      	ldrb	r2, [r3, #1]
    c3b2:	2aff      	cmp	r2, #255	; 0xff
    c3b4:	d109      	bne.n	c3ca <isRxOffEdAvailable+0x76>
    c3b6:	789a      	ldrb	r2, [r3, #2]
    c3b8:	2aff      	cmp	r2, #255	; 0xff
    c3ba:	d106      	bne.n	c3ca <isRxOffEdAvailable+0x76>
    c3bc:	78da      	ldrb	r2, [r3, #3]
    c3be:	2aff      	cmp	r2, #255	; 0xff
    c3c0:	d103      	bne.n	c3ca <isRxOffEdAvailable+0x76>
    c3c2:	4299      	cmp	r1, r3
    c3c4:	d1e3      	bne.n	c38e <isRxOffEdAvailable+0x3a>
    c3c6:	2000      	movs	r0, #0
    c3c8:	4770      	bx	lr
    c3ca:	2001      	movs	r0, #1
    c3cc:	e7fc      	b.n	c3c8 <isRxOffEdAvailable+0x74>
    c3ce:	46c0      	nop			; (mov r8, r8)
    c3d0:	200036f8 	.word	0x200036f8

0000c3d4 <routeReplyConfcb>:
    c3d4:	b510      	push	{r4, lr}
    c3d6:	0010      	movs	r0, r2
    c3d8:	4b01      	ldr	r3, [pc, #4]	; (c3e0 <routeReplyConfcb+0xc>)
    c3da:	4798      	blx	r3
    c3dc:	bd10      	pop	{r4, pc}
    c3de:	46c0      	nop			; (mov r8, r8)
    c3e0:	00006ac9 	.word	0x00006ac9

0000c3e4 <routeUpdateConfcb>:
    c3e4:	b510      	push	{r4, lr}
    c3e6:	0010      	movs	r0, r2
    c3e8:	4b01      	ldr	r3, [pc, #4]	; (c3f0 <routeUpdateConfcb+0xc>)
    c3ea:	4798      	blx	r3
    c3ec:	bd10      	pop	{r4, pc}
    c3ee:	46c0      	nop			; (mov r8, r8)
    c3f0:	00006ac9 	.word	0x00006ac9

0000c3f4 <routeReqConfcb>:
    c3f4:	b510      	push	{r4, lr}
    c3f6:	0010      	movs	r0, r2
    c3f8:	4b01      	ldr	r3, [pc, #4]	; (c400 <routeReqConfcb+0xc>)
    c3fa:	4798      	blx	r3
    c3fc:	bd10      	pop	{r4, pc}
    c3fe:	46c0      	nop			; (mov r8, r8)
    c400:	00006ac9 	.word	0x00006ac9

0000c404 <initRouteTable>:
    c404:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c406:	2320      	movs	r3, #32
    c408:	4c15      	ldr	r4, [pc, #84]	; (c460 <initRouteTable+0x5c>)
    c40a:	6822      	ldr	r2, [r4, #0]
    c40c:	5cd3      	ldrb	r3, [r2, r3]
    c40e:	2b00      	cmp	r3, #0
    c410:	d018      	beq.n	c444 <initRouteTable+0x40>
    c412:	2300      	movs	r3, #0
    c414:	27ff      	movs	r7, #255	; 0xff
    c416:	250f      	movs	r5, #15
    c418:	2620      	movs	r6, #32
    c41a:	6912      	ldr	r2, [r2, #16]
    c41c:	0058      	lsls	r0, r3, #1
    c41e:	5417      	strb	r7, [r2, r0]
    c420:	6822      	ldr	r2, [r4, #0]
    c422:	3301      	adds	r3, #1
    c424:	6911      	ldr	r1, [r2, #16]
    c426:	b2db      	uxtb	r3, r3
    c428:	1809      	adds	r1, r1, r0
    c42a:	784a      	ldrb	r2, [r1, #1]
    c42c:	43aa      	bics	r2, r5
    c42e:	704a      	strb	r2, [r1, #1]
    c430:	6822      	ldr	r2, [r4, #0]
    c432:	6912      	ldr	r2, [r2, #16]
    c434:	1812      	adds	r2, r2, r0
    c436:	7851      	ldrb	r1, [r2, #1]
    c438:	4029      	ands	r1, r5
    c43a:	7051      	strb	r1, [r2, #1]
    c43c:	6822      	ldr	r2, [r4, #0]
    c43e:	5d91      	ldrb	r1, [r2, r6]
    c440:	4299      	cmp	r1, r3
    c442:	d8ea      	bhi.n	c41a <initRouteTable+0x16>
    c444:	2100      	movs	r1, #0
    c446:	6950      	ldr	r0, [r2, #20]
    c448:	4b06      	ldr	r3, [pc, #24]	; (c464 <initRouteTable+0x60>)
    c44a:	2220      	movs	r2, #32
    c44c:	4798      	blx	r3
    c44e:	4806      	ldr	r0, [pc, #24]	; (c468 <initRouteTable+0x64>)
    c450:	4b06      	ldr	r3, [pc, #24]	; (c46c <initRouteTable+0x68>)
    c452:	4798      	blx	r3
    c454:	2325      	movs	r3, #37	; 0x25
    c456:	6822      	ldr	r2, [r4, #0]
    c458:	5cd2      	ldrb	r2, [r2, r3]
    c45a:	4b05      	ldr	r3, [pc, #20]	; (c470 <initRouteTable+0x6c>)
    c45c:	701a      	strb	r2, [r3, #0]
    c45e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c460:	200036f8 	.word	0x200036f8
    c464:	0000e9f9 	.word	0x0000e9f9
    c468:	2000377c 	.word	0x2000377c
    c46c:	00006bd9 	.word	0x00006bd9
    c470:	20003778 	.word	0x20003778

0000c474 <addRoute>:
    c474:	b5f0      	push	{r4, r5, r6, r7, lr}
    c476:	46c6      	mov	lr, r8
    c478:	0a04      	lsrs	r4, r0, #8
    c47a:	2020      	movs	r0, #32
    c47c:	b500      	push	{lr}
    c47e:	4f2d      	ldr	r7, [pc, #180]	; (c534 <addRoute+0xc0>)
    c480:	683d      	ldr	r5, [r7, #0]
    c482:	5c2e      	ldrb	r6, [r5, r0]
    c484:	2000      	movs	r0, #0
    c486:	42b4      	cmp	r4, r6
    c488:	d237      	bcs.n	c4fa <addRoute+0x86>
    c48a:	0a09      	lsrs	r1, r1, #8
    c48c:	42b1      	cmp	r1, r6
    c48e:	d234      	bcs.n	c4fa <addRoute+0x86>
    c490:	1c10      	adds	r0, r2, #0
    c492:	2a0f      	cmp	r2, #15
    c494:	d834      	bhi.n	c500 <addRoute+0x8c>
    c496:	b2c2      	uxtb	r2, r0
    c498:	2001      	movs	r0, #1
    c49a:	4020      	ands	r0, r4
    c49c:	4684      	mov	ip, r0
    c49e:	d135      	bne.n	c50c <addRoute+0x98>
    c4a0:	0860      	lsrs	r0, r4, #1
    c4a2:	4680      	mov	r8, r0
    c4a4:	4646      	mov	r6, r8
    c4a6:	6968      	ldr	r0, [r5, #20]
    c4a8:	5d86      	ldrb	r6, [r0, r6]
    c4aa:	0936      	lsrs	r6, r6, #4
    c4ac:	2e00      	cmp	r6, #0
    c4ae:	d002      	beq.n	c4b6 <addRoute+0x42>
    c4b0:	2000      	movs	r0, #0
    c4b2:	42b2      	cmp	r2, r6
    c4b4:	d221      	bcs.n	c4fa <addRoute+0x86>
    c4b6:	0060      	lsls	r0, r4, #1
    c4b8:	692c      	ldr	r4, [r5, #16]
    c4ba:	5421      	strb	r1, [r4, r0]
    c4bc:	4661      	mov	r1, ip
    c4be:	2900      	cmp	r1, #0
    c4c0:	d12c      	bne.n	c51c <addRoute+0xa8>
    c4c2:	0114      	lsls	r4, r2, #4
    c4c4:	4642      	mov	r2, r8
    c4c6:	6839      	ldr	r1, [r7, #0]
    c4c8:	6949      	ldr	r1, [r1, #20]
    c4ca:	5c8d      	ldrb	r5, [r1, r2]
    c4cc:	220f      	movs	r2, #15
    c4ce:	402a      	ands	r2, r5
    c4d0:	4322      	orrs	r2, r4
    c4d2:	4644      	mov	r4, r8
    c4d4:	550a      	strb	r2, [r1, r4]
    c4d6:	683a      	ldr	r2, [r7, #0]
    c4d8:	091c      	lsrs	r4, r3, #4
    c4da:	6911      	ldr	r1, [r2, #16]
    c4dc:	220f      	movs	r2, #15
    c4de:	1809      	adds	r1, r1, r0
    c4e0:	784b      	ldrb	r3, [r1, #1]
    c4e2:	4393      	bics	r3, r2
    c4e4:	4323      	orrs	r3, r4
    c4e6:	704b      	strb	r3, [r1, #1]
    c4e8:	683b      	ldr	r3, [r7, #0]
    c4ea:	691c      	ldr	r4, [r3, #16]
    c4ec:	1824      	adds	r4, r4, r0
    c4ee:	7863      	ldrb	r3, [r4, #1]
    c4f0:	2001      	movs	r0, #1
    c4f2:	401a      	ands	r2, r3
    c4f4:	2330      	movs	r3, #48	; 0x30
    c4f6:	431a      	orrs	r2, r3
    c4f8:	7062      	strb	r2, [r4, #1]
    c4fa:	bc04      	pop	{r2}
    c4fc:	4690      	mov	r8, r2
    c4fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c500:	200f      	movs	r0, #15
    c502:	b2c2      	uxtb	r2, r0
    c504:	2001      	movs	r0, #1
    c506:	4020      	ands	r0, r4
    c508:	4684      	mov	ip, r0
    c50a:	d0c9      	beq.n	c4a0 <addRoute+0x2c>
    c50c:	0860      	lsrs	r0, r4, #1
    c50e:	4680      	mov	r8, r0
    c510:	4646      	mov	r6, r8
    c512:	6968      	ldr	r0, [r5, #20]
    c514:	5d86      	ldrb	r6, [r0, r6]
    c516:	0736      	lsls	r6, r6, #28
    c518:	0f36      	lsrs	r6, r6, #28
    c51a:	e7c7      	b.n	c4ac <addRoute+0x38>
    c51c:	240f      	movs	r4, #15
    c51e:	4022      	ands	r2, r4
    c520:	0015      	movs	r5, r2
    c522:	4642      	mov	r2, r8
    c524:	6839      	ldr	r1, [r7, #0]
    c526:	6949      	ldr	r1, [r1, #20]
    c528:	5c8a      	ldrb	r2, [r1, r2]
    c52a:	43a2      	bics	r2, r4
    c52c:	4644      	mov	r4, r8
    c52e:	432a      	orrs	r2, r5
    c530:	550a      	strb	r2, [r1, r4]
    c532:	e7d0      	b.n	c4d6 <addRoute+0x62>
    c534:	200036f8 	.word	0x200036f8

0000c538 <handleRouteMessage>:
    c538:	b5f0      	push	{r4, r5, r6, r7, lr}
    c53a:	4657      	mov	r7, sl
    c53c:	46de      	mov	lr, fp
    c53e:	464e      	mov	r6, r9
    c540:	4645      	mov	r5, r8
    c542:	b5e0      	push	{r5, r6, r7, lr}
    c544:	0004      	movs	r4, r0
    c546:	b093      	sub	sp, #76	; 0x4c
    c548:	7850      	ldrb	r0, [r2, #1]
    c54a:	a91c      	add	r1, sp, #112	; 0x70
    c54c:	7812      	ldrb	r2, [r2, #0]
    c54e:	780f      	ldrb	r7, [r1, #0]
    c550:	0201      	lsls	r1, r0, #8
    c552:	4311      	orrs	r1, r2
    c554:	781a      	ldrb	r2, [r3, #0]
    c556:	2a12      	cmp	r2, #18
    c558:	d100      	bne.n	c55c <handleRouteMessage+0x24>
    c55a:	e150      	b.n	c7fe <handleRouteMessage+0x2c6>
    c55c:	2a13      	cmp	r2, #19
    c55e:	d100      	bne.n	c562 <handleRouteMessage+0x2a>
    c560:	e07f      	b.n	c662 <handleRouteMessage+0x12a>
    c562:	2a11      	cmp	r2, #17
    c564:	d009      	beq.n	c57a <handleRouteMessage+0x42>
    c566:	2300      	movs	r3, #0
    c568:	4698      	mov	r8, r3
    c56a:	4640      	mov	r0, r8
    c56c:	b013      	add	sp, #76	; 0x4c
    c56e:	bc3c      	pop	{r2, r3, r4, r5}
    c570:	4690      	mov	r8, r2
    c572:	4699      	mov	r9, r3
    c574:	46a2      	mov	sl, r4
    c576:	46ab      	mov	fp, r5
    c578:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c57a:	789d      	ldrb	r5, [r3, #2]
    c57c:	785a      	ldrb	r2, [r3, #1]
    c57e:	022b      	lsls	r3, r5, #8
    c580:	431a      	orrs	r2, r3
    c582:	4691      	mov	r9, r2
    c584:	7822      	ldrb	r2, [r4, #0]
    c586:	b289      	uxth	r1, r1
    c588:	4252      	negs	r2, r2
    c58a:	b2d2      	uxtb	r2, r2
    c58c:	003b      	movs	r3, r7
    c58e:	4eb3      	ldr	r6, [pc, #716]	; (c85c <handleRouteMessage+0x324>)
    c590:	88e0      	ldrh	r0, [r4, #6]
    c592:	47b0      	blx	r6
    c594:	2220      	movs	r2, #32
    c596:	2101      	movs	r1, #1
    c598:	4eb1      	ldr	r6, [pc, #708]	; (c860 <handleRouteMessage+0x328>)
    c59a:	4688      	mov	r8, r1
    c59c:	6833      	ldr	r3, [r6, #0]
    c59e:	5c9a      	ldrb	r2, [r3, r2]
    c5a0:	42aa      	cmp	r2, r5
    c5a2:	d9e2      	bls.n	c56a <handleRouteMessage+0x32>
    c5a4:	4229      	tst	r1, r5
    c5a6:	d000      	beq.n	c5aa <handleRouteMessage+0x72>
    c5a8:	e147      	b.n	c83a <handleRouteMessage+0x302>
    c5aa:	695b      	ldr	r3, [r3, #20]
    c5ac:	086a      	lsrs	r2, r5, #1
    c5ae:	5c9f      	ldrb	r7, [r3, r2]
    c5b0:	093b      	lsrs	r3, r7, #4
    c5b2:	469b      	mov	fp, r3
    c5b4:	4bab      	ldr	r3, [pc, #684]	; (c864 <handleRouteMessage+0x32c>)
    c5b6:	469a      	mov	sl, r3
    c5b8:	881b      	ldrh	r3, [r3, #0]
    c5ba:	4599      	cmp	r9, r3
    c5bc:	d004      	beq.n	c5c8 <handleRouteMessage+0x90>
    c5be:	2301      	movs	r3, #1
    c5c0:	4698      	mov	r8, r3
    c5c2:	465b      	mov	r3, fp
    c5c4:	2b00      	cmp	r3, #0
    c5c6:	d0d0      	beq.n	c56a <handleRouteMessage+0x32>
    c5c8:	88e3      	ldrh	r3, [r4, #6]
    c5ca:	2078      	movs	r0, #120	; 0x78
    c5cc:	4699      	mov	r9, r3
    c5ce:	4ba6      	ldr	r3, [pc, #664]	; (c868 <handleRouteMessage+0x330>)
    c5d0:	4798      	blx	r3
    c5d2:	4680      	mov	r8, r0
    c5d4:	2800      	cmp	r0, #0
    c5d6:	d0c6      	beq.n	c566 <handleRouteMessage+0x2e>
    c5d8:	4653      	mov	r3, sl
    c5da:	8819      	ldrh	r1, [r3, #0]
    c5dc:	ac0a      	add	r4, sp, #40	; 0x28
    c5de:	b289      	uxth	r1, r1
    c5e0:	0023      	movs	r3, r4
    c5e2:	464a      	mov	r2, r9
    c5e4:	20ff      	movs	r0, #255	; 0xff
    c5e6:	4fa1      	ldr	r7, [pc, #644]	; (c86c <handleRouteMessage+0x334>)
    c5e8:	47b8      	blx	r7
    c5ea:	2210      	movs	r2, #16
    c5ec:	7863      	ldrb	r3, [r4, #1]
    c5ee:	4641      	mov	r1, r8
    c5f0:	4393      	bics	r3, r2
    c5f2:	7063      	strb	r3, [r4, #1]
    c5f4:	0020      	movs	r0, r4
    c5f6:	4b9e      	ldr	r3, [pc, #632]	; (c870 <handleRouteMessage+0x338>)
    c5f8:	4798      	blx	r3
    c5fa:	2312      	movs	r3, #18
    c5fc:	4642      	mov	r2, r8
    c5fe:	0001      	movs	r1, r0
    c600:	5413      	strb	r3, [r2, r0]
    c602:	1c43      	adds	r3, r0, #1
    c604:	2200      	movs	r2, #0
    c606:	4640      	mov	r0, r8
    c608:	b2db      	uxtb	r3, r3
    c60a:	54c2      	strb	r2, [r0, r3]
    c60c:	1c8b      	adds	r3, r1, #2
    c60e:	b2db      	uxtb	r3, r3
    c610:	54c5      	strb	r5, [r0, r3]
    c612:	4642      	mov	r2, r8
    c614:	4658      	mov	r0, fp
    c616:	1ccb      	adds	r3, r1, #3
    c618:	b2db      	uxtb	r3, r3
    c61a:	54d0      	strb	r0, [r2, r3]
    c61c:	2020      	movs	r0, #32
    c61e:	464b      	mov	r3, r9
    c620:	6832      	ldr	r2, [r6, #0]
    c622:	0a1b      	lsrs	r3, r3, #8
    c624:	5c10      	ldrb	r0, [r2, r0]
    c626:	4298      	cmp	r0, r3
    c628:	d800      	bhi.n	c62c <handleRouteMessage+0xf4>
    c62a:	e10d      	b.n	c848 <handleRouteMessage+0x310>
    c62c:	6912      	ldr	r2, [r2, #16]
    c62e:	005b      	lsls	r3, r3, #1
    c630:	5c9b      	ldrb	r3, [r3, r2]
    c632:	2bff      	cmp	r3, #255	; 0xff
    c634:	d100      	bne.n	c638 <handleRouteMessage+0x100>
    c636:	e107      	b.n	c848 <handleRouteMessage+0x310>
    c638:	021b      	lsls	r3, r3, #8
    c63a:	a804      	add	r0, sp, #16
    c63c:	4684      	mov	ip, r0
    c63e:	2216      	movs	r2, #22
    c640:	4462      	add	r2, ip
    c642:	8013      	strh	r3, [r2, #0]
    c644:	4b8b      	ldr	r3, [pc, #556]	; (c874 <handleRouteMessage+0x33c>)
    c646:	9201      	str	r2, [sp, #4]
    c648:	9303      	str	r3, [sp, #12]
    c64a:	2300      	movs	r3, #0
    c64c:	9302      	str	r3, [sp, #8]
    c64e:	3302      	adds	r3, #2
    c650:	9300      	str	r3, [sp, #0]
    c652:	0020      	movs	r0, r4
    c654:	4643      	mov	r3, r8
    c656:	2204      	movs	r2, #4
    c658:	4c87      	ldr	r4, [pc, #540]	; (c878 <handleRouteMessage+0x340>)
    c65a:	47a0      	blx	r4
    c65c:	2300      	movs	r3, #0
    c65e:	4698      	mov	r8, r3
    c660:	e783      	b.n	c56a <handleRouteMessage+0x32>
    c662:	4a86      	ldr	r2, [pc, #536]	; (c87c <handleRouteMessage+0x344>)
    c664:	7812      	ldrb	r2, [r2, #0]
    c666:	4690      	mov	r8, r2
    c668:	2a00      	cmp	r2, #0
    c66a:	d000      	beq.n	c66e <handleRouteMessage+0x136>
    c66c:	e77b      	b.n	c566 <handleRouteMessage+0x2e>
    c66e:	785a      	ldrb	r2, [r3, #1]
    c670:	1c9d      	adds	r5, r3, #2
    c672:	4693      	mov	fp, r2
    c674:	2a00      	cmp	r2, #0
    c676:	d100      	bne.n	c67a <handleRouteMessage+0x142>
    c678:	e0e8      	b.n	c84c <handleRouteMessage+0x314>
    c67a:	4e79      	ldr	r6, [pc, #484]	; (c860 <handleRouteMessage+0x328>)
    c67c:	240f      	movs	r4, #15
    c67e:	6833      	ldr	r3, [r6, #0]
    c680:	4641      	mov	r1, r8
    c682:	695b      	ldr	r3, [r3, #20]
    c684:	9107      	str	r1, [sp, #28]
    c686:	469c      	mov	ip, r3
    c688:	093b      	lsrs	r3, r7, #4
    c68a:	001a      	movs	r2, r3
    c68c:	4022      	ands	r2, r4
    c68e:	9205      	str	r2, [sp, #20]
    c690:	4662      	mov	r2, ip
    c692:	2702      	movs	r7, #2
    c694:	9306      	str	r3, [sp, #24]
    c696:	4684      	mov	ip, r0
    c698:	2300      	movs	r3, #0
    c69a:	0010      	movs	r0, r2
    c69c:	9704      	str	r7, [sp, #16]
    c69e:	782a      	ldrb	r2, [r5, #0]
    c6a0:	0011      	movs	r1, r2
    c6a2:	43a1      	bics	r1, r4
    c6a4:	d02d      	beq.n	c702 <handleRouteMessage+0x1ca>
    c6a6:	0911      	lsrs	r1, r2, #4
    c6a8:	3101      	adds	r1, #1
    c6aa:	2910      	cmp	r1, #16
    c6ac:	d100      	bne.n	c6b0 <handleRouteMessage+0x178>
    c6ae:	3901      	subs	r1, #1
    c6b0:	18c7      	adds	r7, r0, r3
    c6b2:	46b8      	mov	r8, r7
    c6b4:	783f      	ldrb	r7, [r7, #0]
    c6b6:	46b9      	mov	r9, r7
    c6b8:	43a7      	bics	r7, r4
    c6ba:	d003      	beq.n	c6c4 <handleRouteMessage+0x18c>
    c6bc:	464f      	mov	r7, r9
    c6be:	093f      	lsrs	r7, r7, #4
    c6c0:	42b9      	cmp	r1, r7
    c6c2:	da1e      	bge.n	c702 <handleRouteMessage+0x1ca>
    c6c4:	4642      	mov	r2, r8
    c6c6:	7812      	ldrb	r2, [r2, #0]
    c6c8:	0109      	lsls	r1, r1, #4
    c6ca:	4022      	ands	r2, r4
    c6cc:	4311      	orrs	r1, r2
    c6ce:	4642      	mov	r2, r8
    c6d0:	4660      	mov	r0, ip
    c6d2:	7011      	strb	r1, [r2, #0]
    c6d4:	6831      	ldr	r1, [r6, #0]
    c6d6:	009a      	lsls	r2, r3, #2
    c6d8:	6909      	ldr	r1, [r1, #16]
    c6da:	9f05      	ldr	r7, [sp, #20]
    c6dc:	5488      	strb	r0, [r1, r2]
    c6de:	6831      	ldr	r1, [r6, #0]
    c6e0:	6908      	ldr	r0, [r1, #16]
    c6e2:	1880      	adds	r0, r0, r2
    c6e4:	7841      	ldrb	r1, [r0, #1]
    c6e6:	43a1      	bics	r1, r4
    c6e8:	4339      	orrs	r1, r7
    c6ea:	7041      	strb	r1, [r0, #1]
    c6ec:	2030      	movs	r0, #48	; 0x30
    c6ee:	6831      	ldr	r1, [r6, #0]
    c6f0:	6909      	ldr	r1, [r1, #16]
    c6f2:	188a      	adds	r2, r1, r2
    c6f4:	7851      	ldrb	r1, [r2, #1]
    c6f6:	4021      	ands	r1, r4
    c6f8:	4301      	orrs	r1, r0
    c6fa:	7051      	strb	r1, [r2, #1]
    c6fc:	6831      	ldr	r1, [r6, #0]
    c6fe:	782a      	ldrb	r2, [r5, #0]
    c700:	6948      	ldr	r0, [r1, #20]
    c702:	4214      	tst	r4, r2
    c704:	d02a      	beq.n	c75c <handleRouteMessage+0x224>
    c706:	0712      	lsls	r2, r2, #28
    c708:	0f12      	lsrs	r2, r2, #28
    c70a:	3201      	adds	r2, #1
    c70c:	2a10      	cmp	r2, #16
    c70e:	d100      	bne.n	c712 <handleRouteMessage+0x1da>
    c710:	3a01      	subs	r2, #1
    c712:	18c1      	adds	r1, r0, r3
    c714:	780f      	ldrb	r7, [r1, #0]
    c716:	423c      	tst	r4, r7
    c718:	d003      	beq.n	c722 <handleRouteMessage+0x1ea>
    c71a:	073f      	lsls	r7, r7, #28
    c71c:	0f3f      	lsrs	r7, r7, #28
    c71e:	42ba      	cmp	r2, r7
    c720:	da1c      	bge.n	c75c <handleRouteMessage+0x224>
    c722:	7808      	ldrb	r0, [r1, #0]
    c724:	4022      	ands	r2, r4
    c726:	43a0      	bics	r0, r4
    c728:	4302      	orrs	r2, r0
    c72a:	700a      	strb	r2, [r1, #0]
    c72c:	4661      	mov	r1, ip
    c72e:	9f04      	ldr	r7, [sp, #16]
    c730:	6832      	ldr	r2, [r6, #0]
    c732:	46b8      	mov	r8, r7
    c734:	6912      	ldr	r2, [r2, #16]
    c736:	9805      	ldr	r0, [sp, #20]
    c738:	55d1      	strb	r1, [r2, r7]
    c73a:	6832      	ldr	r2, [r6, #0]
    c73c:	6911      	ldr	r1, [r2, #16]
    c73e:	4441      	add	r1, r8
    c740:	784a      	ldrb	r2, [r1, #1]
    c742:	43a2      	bics	r2, r4
    c744:	4302      	orrs	r2, r0
    c746:	2030      	movs	r0, #48	; 0x30
    c748:	704a      	strb	r2, [r1, #1]
    c74a:	6832      	ldr	r2, [r6, #0]
    c74c:	6911      	ldr	r1, [r2, #16]
    c74e:	4441      	add	r1, r8
    c750:	784a      	ldrb	r2, [r1, #1]
    c752:	4022      	ands	r2, r4
    c754:	4302      	orrs	r2, r0
    c756:	704a      	strb	r2, [r1, #1]
    c758:	6832      	ldr	r2, [r6, #0]
    c75a:	6950      	ldr	r0, [r2, #20]
    c75c:	9a04      	ldr	r2, [sp, #16]
    c75e:	3301      	adds	r3, #1
    c760:	3204      	adds	r2, #4
    c762:	9204      	str	r2, [sp, #16]
    c764:	b2da      	uxtb	r2, r3
    c766:	3501      	adds	r5, #1
    c768:	4593      	cmp	fp, r2
    c76a:	d898      	bhi.n	c69e <handleRouteMessage+0x166>
    c76c:	0002      	movs	r2, r0
    c76e:	9b07      	ldr	r3, [sp, #28]
    c770:	4660      	mov	r0, ip
    c772:	4698      	mov	r8, r3
    c774:	4694      	mov	ip, r2
    c776:	0842      	lsrs	r2, r0, #1
    c778:	07c3      	lsls	r3, r0, #31
    c77a:	d54f      	bpl.n	c81c <handleRouteMessage+0x2e4>
    c77c:	4663      	mov	r3, ip
    c77e:	210f      	movs	r1, #15
    c780:	5c9b      	ldrb	r3, [r3, r2]
    c782:	438b      	bics	r3, r1
    c784:	2101      	movs	r1, #1
    c786:	430b      	orrs	r3, r1
    c788:	4661      	mov	r1, ip
    c78a:	548b      	strb	r3, [r1, r2]
    c78c:	210f      	movs	r1, #15
    c78e:	6833      	ldr	r3, [r6, #0]
    c790:	0044      	lsls	r4, r0, #1
    c792:	691b      	ldr	r3, [r3, #16]
    c794:	9a06      	ldr	r2, [sp, #24]
    c796:	5518      	strb	r0, [r3, r4]
    c798:	6833      	ldr	r3, [r6, #0]
    c79a:	6918      	ldr	r0, [r3, #16]
    c79c:	1900      	adds	r0, r0, r4
    c79e:	7843      	ldrb	r3, [r0, #1]
    c7a0:	438b      	bics	r3, r1
    c7a2:	4313      	orrs	r3, r2
    c7a4:	7043      	strb	r3, [r0, #1]
    c7a6:	2030      	movs	r0, #48	; 0x30
    c7a8:	6833      	ldr	r3, [r6, #0]
    c7aa:	691a      	ldr	r2, [r3, #16]
    c7ac:	1912      	adds	r2, r2, r4
    c7ae:	7853      	ldrb	r3, [r2, #1]
    c7b0:	400b      	ands	r3, r1
    c7b2:	4303      	orrs	r3, r0
    c7b4:	7053      	strb	r3, [r2, #1]
    c7b6:	4b2b      	ldr	r3, [pc, #172]	; (c864 <handleRouteMessage+0x32c>)
    c7b8:	6830      	ldr	r0, [r6, #0]
    c7ba:	881b      	ldrh	r3, [r3, #0]
    c7bc:	6904      	ldr	r4, [r0, #16]
    c7be:	0a1b      	lsrs	r3, r3, #8
    c7c0:	b2da      	uxtb	r2, r3
    c7c2:	005b      	lsls	r3, r3, #1
    c7c4:	5ce4      	ldrb	r4, [r4, r3]
    c7c6:	2cff      	cmp	r4, #255	; 0xff
    c7c8:	d100      	bne.n	c7cc <handleRouteMessage+0x294>
    c7ca:	e6cc      	b.n	c566 <handleRouteMessage+0x2e>
    c7cc:	07d4      	lsls	r4, r2, #31
    c7ce:	d52e      	bpl.n	c82e <handleRouteMessage+0x2f6>
    c7d0:	6944      	ldr	r4, [r0, #20]
    c7d2:	0852      	lsrs	r2, r2, #1
    c7d4:	5ca0      	ldrb	r0, [r4, r2]
    c7d6:	4388      	bics	r0, r1
    c7d8:	54a0      	strb	r0, [r4, r2]
    c7da:	21ff      	movs	r1, #255	; 0xff
    c7dc:	6832      	ldr	r2, [r6, #0]
    c7de:	6912      	ldr	r2, [r2, #16]
    c7e0:	54d1      	strb	r1, [r2, r3]
    c7e2:	6832      	ldr	r2, [r6, #0]
    c7e4:	39f0      	subs	r1, #240	; 0xf0
    c7e6:	6912      	ldr	r2, [r2, #16]
    c7e8:	18d2      	adds	r2, r2, r3
    c7ea:	7850      	ldrb	r0, [r2, #1]
    c7ec:	4388      	bics	r0, r1
    c7ee:	7050      	strb	r0, [r2, #1]
    c7f0:	6832      	ldr	r2, [r6, #0]
    c7f2:	6912      	ldr	r2, [r2, #16]
    c7f4:	18d3      	adds	r3, r2, r3
    c7f6:	785a      	ldrb	r2, [r3, #1]
    c7f8:	4011      	ands	r1, r2
    c7fa:	7059      	strb	r1, [r3, #1]
    c7fc:	e6b5      	b.n	c56a <handleRouteMessage+0x32>
    c7fe:	7858      	ldrb	r0, [r3, #1]
    c800:	789d      	ldrb	r5, [r3, #2]
    c802:	78da      	ldrb	r2, [r3, #3]
    c804:	7823      	ldrb	r3, [r4, #0]
    c806:	022d      	lsls	r5, r5, #8
    c808:	1ad2      	subs	r2, r2, r3
    c80a:	b2d2      	uxtb	r2, r2
    c80c:	003b      	movs	r3, r7
    c80e:	b289      	uxth	r1, r1
    c810:	4328      	orrs	r0, r5
    c812:	4c12      	ldr	r4, [pc, #72]	; (c85c <handleRouteMessage+0x324>)
    c814:	47a0      	blx	r4
    c816:	2300      	movs	r3, #0
    c818:	4698      	mov	r8, r3
    c81a:	e6a6      	b.n	c56a <handleRouteMessage+0x32>
    c81c:	4663      	mov	r3, ip
    c81e:	5c99      	ldrb	r1, [r3, r2]
    c820:	230f      	movs	r3, #15
    c822:	400b      	ands	r3, r1
    c824:	2110      	movs	r1, #16
    c826:	430b      	orrs	r3, r1
    c828:	4661      	mov	r1, ip
    c82a:	548b      	strb	r3, [r1, r2]
    c82c:	e7ae      	b.n	c78c <handleRouteMessage+0x254>
    c82e:	6940      	ldr	r0, [r0, #20]
    c830:	0852      	lsrs	r2, r2, #1
    c832:	5c84      	ldrb	r4, [r0, r2]
    c834:	4021      	ands	r1, r4
    c836:	5481      	strb	r1, [r0, r2]
    c838:	e7cf      	b.n	c7da <handleRouteMessage+0x2a2>
    c83a:	695b      	ldr	r3, [r3, #20]
    c83c:	086a      	lsrs	r2, r5, #1
    c83e:	5c9f      	ldrb	r7, [r3, r2]
    c840:	073f      	lsls	r7, r7, #28
    c842:	0f3b      	lsrs	r3, r7, #28
    c844:	469b      	mov	fp, r3
    c846:	e6b5      	b.n	c5b4 <handleRouteMessage+0x7c>
    c848:	4b0d      	ldr	r3, [pc, #52]	; (c880 <handleRouteMessage+0x348>)
    c84a:	e6f6      	b.n	c63a <handleRouteMessage+0x102>
    c84c:	4e04      	ldr	r6, [pc, #16]	; (c860 <handleRouteMessage+0x328>)
    c84e:	093b      	lsrs	r3, r7, #4
    c850:	9306      	str	r3, [sp, #24]
    c852:	6833      	ldr	r3, [r6, #0]
    c854:	695b      	ldr	r3, [r3, #20]
    c856:	469c      	mov	ip, r3
    c858:	e78d      	b.n	c776 <handleRouteMessage+0x23e>
    c85a:	46c0      	nop			; (mov r8, r8)
    c85c:	0000c475 	.word	0x0000c475
    c860:	200036f8 	.word	0x200036f8
    c864:	20003740 	.word	0x20003740
    c868:	00006a79 	.word	0x00006a79
    c86c:	0000a485 	.word	0x0000a485
    c870:	0000a4b1 	.word	0x0000a4b1
    c874:	0000c3d5 	.word	0x0000c3d5
    c878:	0000a549 	.word	0x0000a549
    c87c:	20000b20 	.word	0x20000b20
    c880:	0000ffff 	.word	0x0000ffff

0000c884 <removeRoute>:
    c884:	2120      	movs	r1, #32
    c886:	b530      	push	{r4, r5, lr}
    c888:	4a14      	ldr	r2, [pc, #80]	; (c8dc <removeRoute+0x58>)
    c88a:	0a03      	lsrs	r3, r0, #8
    c88c:	6814      	ldr	r4, [r2, #0]
    c88e:	2000      	movs	r0, #0
    c890:	5c61      	ldrb	r1, [r4, r1]
    c892:	4299      	cmp	r1, r3
    c894:	d919      	bls.n	c8ca <removeRoute+0x46>
    c896:	6920      	ldr	r0, [r4, #16]
    c898:	24ff      	movs	r4, #255	; 0xff
    c89a:	0059      	lsls	r1, r3, #1
    c89c:	5444      	strb	r4, [r0, r1]
    c89e:	6810      	ldr	r0, [r2, #0]
    c8a0:	3cf0      	subs	r4, #240	; 0xf0
    c8a2:	6900      	ldr	r0, [r0, #16]
    c8a4:	1840      	adds	r0, r0, r1
    c8a6:	7845      	ldrb	r5, [r0, #1]
    c8a8:	43a5      	bics	r5, r4
    c8aa:	7045      	strb	r5, [r0, #1]
    c8ac:	6810      	ldr	r0, [r2, #0]
    c8ae:	6900      	ldr	r0, [r0, #16]
    c8b0:	1841      	adds	r1, r0, r1
    c8b2:	7848      	ldrb	r0, [r1, #1]
    c8b4:	4020      	ands	r0, r4
    c8b6:	7048      	strb	r0, [r1, #1]
    c8b8:	6812      	ldr	r2, [r2, #0]
    c8ba:	07d9      	lsls	r1, r3, #31
    c8bc:	d406      	bmi.n	c8cc <removeRoute+0x48>
    c8be:	2001      	movs	r0, #1
    c8c0:	6952      	ldr	r2, [r2, #20]
    c8c2:	085b      	lsrs	r3, r3, #1
    c8c4:	5cd1      	ldrb	r1, [r2, r3]
    c8c6:	400c      	ands	r4, r1
    c8c8:	54d4      	strb	r4, [r2, r3]
    c8ca:	bd30      	pop	{r4, r5, pc}
    c8cc:	6951      	ldr	r1, [r2, #20]
    c8ce:	085b      	lsrs	r3, r3, #1
    c8d0:	5cca      	ldrb	r2, [r1, r3]
    c8d2:	2001      	movs	r0, #1
    c8d4:	43a2      	bics	r2, r4
    c8d6:	54ca      	strb	r2, [r1, r3]
    c8d8:	e7f7      	b.n	c8ca <removeRoute+0x46>
    c8da:	46c0      	nop			; (mov r8, r8)
    c8dc:	200036f8 	.word	0x200036f8

0000c8e0 <getNextHopAddr>:
    c8e0:	2220      	movs	r2, #32
    c8e2:	4b07      	ldr	r3, [pc, #28]	; (c900 <getNextHopAddr+0x20>)
    c8e4:	0a00      	lsrs	r0, r0, #8
    c8e6:	681b      	ldr	r3, [r3, #0]
    c8e8:	5c9a      	ldrb	r2, [r3, r2]
    c8ea:	4282      	cmp	r2, r0
    c8ec:	d801      	bhi.n	c8f2 <getNextHopAddr+0x12>
    c8ee:	4805      	ldr	r0, [pc, #20]	; (c904 <getNextHopAddr+0x24>)
    c8f0:	4770      	bx	lr
    c8f2:	691b      	ldr	r3, [r3, #16]
    c8f4:	0040      	lsls	r0, r0, #1
    c8f6:	5cc0      	ldrb	r0, [r0, r3]
    c8f8:	28ff      	cmp	r0, #255	; 0xff
    c8fa:	d0f8      	beq.n	c8ee <getNextHopAddr+0xe>
    c8fc:	0200      	lsls	r0, r0, #8
    c8fe:	e7f7      	b.n	c8f0 <getNextHopAddr+0x10>
    c900:	200036f8 	.word	0x200036f8
    c904:	0000ffff 	.word	0x0000ffff

0000c908 <routeTimerHandler>:
    c908:	b5f0      	push	{r4, r5, r6, r7, lr}
    c90a:	464e      	mov	r6, r9
    c90c:	46de      	mov	lr, fp
    c90e:	4657      	mov	r7, sl
    c910:	4645      	mov	r5, r8
    c912:	b5e0      	push	{r5, r6, r7, lr}
    c914:	4e64      	ldr	r6, [pc, #400]	; (caa8 <routeTimerHandler+0x1a0>)
    c916:	b08f      	sub	sp, #60	; 0x3c
    c918:	7a33      	ldrb	r3, [r6, #8]
    c91a:	2b00      	cmp	r3, #0
    c91c:	d045      	beq.n	c9aa <routeTimerHandler+0xa2>
    c91e:	4b63      	ldr	r3, [pc, #396]	; (caac <routeTimerHandler+0x1a4>)
    c920:	2500      	movs	r5, #0
    c922:	4698      	mov	r8, r3
    c924:	4b62      	ldr	r3, [pc, #392]	; (cab0 <routeTimerHandler+0x1a8>)
    c926:	4f63      	ldr	r7, [pc, #396]	; (cab4 <routeTimerHandler+0x1ac>)
    c928:	4699      	mov	r9, r3
    c92a:	4b63      	ldr	r3, [pc, #396]	; (cab8 <routeTimerHandler+0x1b0>)
    c92c:	469a      	mov	sl, r3
    c92e:	e027      	b.n	c980 <routeTimerHandler+0x78>
    c930:	464b      	mov	r3, r9
    c932:	2120      	movs	r1, #32
    c934:	681a      	ldr	r2, [r3, #0]
    c936:	8b83      	ldrh	r3, [r0, #28]
    c938:	5c51      	ldrb	r1, [r2, r1]
    c93a:	0a1b      	lsrs	r3, r3, #8
    c93c:	4299      	cmp	r1, r3
    c93e:	d944      	bls.n	c9ca <routeTimerHandler+0xc2>
    c940:	6911      	ldr	r1, [r2, #16]
    c942:	005b      	lsls	r3, r3, #1
    c944:	5c5b      	ldrb	r3, [r3, r1]
    c946:	2bff      	cmp	r3, #255	; 0xff
    c948:	d03f      	beq.n	c9ca <routeTimerHandler+0xc2>
    c94a:	021b      	lsls	r3, r3, #8
    c94c:	469b      	mov	fp, r3
    c94e:	2310      	movs	r3, #16
    c950:	7e41      	ldrb	r1, [r0, #25]
    c952:	400b      	ands	r3, r1
    c954:	d041      	beq.n	c9da <routeTimerHandler+0xd2>
    c956:	2337      	movs	r3, #55	; 0x37
    c958:	5cd3      	ldrb	r3, [r2, r3]
    c95a:	0001      	movs	r1, r0
    c95c:	3301      	adds	r3, #1
    c95e:	7403      	strb	r3, [r0, #16]
    c960:	2338      	movs	r3, #56	; 0x38
    c962:	5cd3      	ldrb	r3, [r2, r3]
    c964:	7443      	strb	r3, [r0, #17]
    c966:	4855      	ldr	r0, [pc, #340]	; (cabc <routeTimerHandler+0x1b4>)
    c968:	4b50      	ldr	r3, [pc, #320]	; (caac <routeTimerHandler+0x1a4>)
    c96a:	4798      	blx	r3
    c96c:	4a54      	ldr	r2, [pc, #336]	; (cac0 <routeTimerHandler+0x1b8>)
    c96e:	4659      	mov	r1, fp
    c970:	0020      	movs	r0, r4
    c972:	4b51      	ldr	r3, [pc, #324]	; (cab8 <routeTimerHandler+0x1b0>)
    c974:	4798      	blx	r3
    c976:	3501      	adds	r5, #1
    c978:	7a33      	ldrb	r3, [r6, #8]
    c97a:	b2ed      	uxtb	r5, r5
    c97c:	42ab      	cmp	r3, r5
    c97e:	d914      	bls.n	c9aa <routeTimerHandler+0xa2>
    c980:	2100      	movs	r1, #0
    c982:	0030      	movs	r0, r6
    c984:	47b8      	blx	r7
    c986:	1e04      	subs	r4, r0, #0
    c988:	d018      	beq.n	c9bc <routeTimerHandler+0xb4>
    c98a:	7c03      	ldrb	r3, [r0, #16]
    c98c:	2b00      	cmp	r3, #0
    c98e:	d004      	beq.n	c99a <routeTimerHandler+0x92>
    c990:	3b01      	subs	r3, #1
    c992:	b2db      	uxtb	r3, r3
    c994:	7403      	strb	r3, [r0, #16]
    c996:	2b00      	cmp	r3, #0
    c998:	d0ca      	beq.n	c930 <routeTimerHandler+0x28>
    c99a:	0021      	movs	r1, r4
    c99c:	0030      	movs	r0, r6
    c99e:	47c0      	blx	r8
    c9a0:	3501      	adds	r5, #1
    c9a2:	7a33      	ldrb	r3, [r6, #8]
    c9a4:	b2ed      	uxtb	r5, r5
    c9a6:	42ab      	cmp	r3, r5
    c9a8:	d8ea      	bhi.n	c980 <routeTimerHandler+0x78>
    c9aa:	4b46      	ldr	r3, [pc, #280]	; (cac4 <routeTimerHandler+0x1bc>)
    c9ac:	781a      	ldrb	r2, [r3, #0]
    c9ae:	2a00      	cmp	r2, #0
    c9b0:	d004      	beq.n	c9bc <routeTimerHandler+0xb4>
    c9b2:	3a01      	subs	r2, #1
    c9b4:	b2d2      	uxtb	r2, r2
    c9b6:	701a      	strb	r2, [r3, #0]
    c9b8:	2a00      	cmp	r2, #0
    c9ba:	d016      	beq.n	c9ea <routeTimerHandler+0xe2>
    c9bc:	b00f      	add	sp, #60	; 0x3c
    c9be:	bc3c      	pop	{r2, r3, r4, r5}
    c9c0:	4690      	mov	r8, r2
    c9c2:	4699      	mov	r9, r3
    c9c4:	46a2      	mov	sl, r4
    c9c6:	46ab      	mov	fp, r5
    c9c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c9ca:	68a3      	ldr	r3, [r4, #8]
    c9cc:	2b00      	cmp	r3, #0
    c9ce:	d0d2      	beq.n	c976 <routeTimerHandler+0x6e>
    c9d0:	7ca0      	ldrb	r0, [r4, #18]
    c9d2:	0022      	movs	r2, r4
    c9d4:	2107      	movs	r1, #7
    c9d6:	4798      	blx	r3
    c9d8:	e7cd      	b.n	c976 <routeTimerHandler+0x6e>
    c9da:	7443      	strb	r3, [r0, #17]
    c9dc:	6882      	ldr	r2, [r0, #8]
    c9de:	4659      	mov	r1, fp
    c9e0:	47d0      	blx	sl
    c9e2:	0020      	movs	r0, r4
    c9e4:	4b38      	ldr	r3, [pc, #224]	; (cac8 <routeTimerHandler+0x1c0>)
    c9e6:	4798      	blx	r3
    c9e8:	e7c5      	b.n	c976 <routeTimerHandler+0x6e>
    c9ea:	2025      	movs	r0, #37	; 0x25
    c9ec:	4930      	ldr	r1, [pc, #192]	; (cab0 <routeTimerHandler+0x1a8>)
    c9ee:	4689      	mov	r9, r1
    c9f0:	6809      	ldr	r1, [r1, #0]
    c9f2:	5c08      	ldrb	r0, [r1, r0]
    c9f4:	7018      	strb	r0, [r3, #0]
    c9f6:	2320      	movs	r3, #32
    c9f8:	5cce      	ldrb	r6, [r1, r3]
    c9fa:	2e00      	cmp	r6, #0
    c9fc:	d0de      	beq.n	c9bc <routeTimerHandler+0xb4>
    c9fe:	3601      	adds	r6, #1
    ca00:	6909      	ldr	r1, [r1, #16]
    ca02:	b2f6      	uxtb	r6, r6
    ca04:	3b1f      	subs	r3, #31
    ca06:	e005      	b.n	ca14 <routeTimerHandler+0x10c>
    ca08:	3301      	adds	r3, #1
    ca0a:	b2db      	uxtb	r3, r3
    ca0c:	b2c2      	uxtb	r2, r0
    ca0e:	3102      	adds	r1, #2
    ca10:	429e      	cmp	r6, r3
    ca12:	d00a      	beq.n	ca2a <routeTimerHandler+0x122>
    ca14:	780c      	ldrb	r4, [r1, #0]
    ca16:	1c18      	adds	r0, r3, #0
    ca18:	2cff      	cmp	r4, #255	; 0xff
    ca1a:	d1f5      	bne.n	ca08 <routeTimerHandler+0x100>
    ca1c:	3301      	adds	r3, #1
    ca1e:	1c10      	adds	r0, r2, #0
    ca20:	b2db      	uxtb	r3, r3
    ca22:	b2c2      	uxtb	r2, r0
    ca24:	3102      	adds	r1, #2
    ca26:	429e      	cmp	r6, r3
    ca28:	d1f4      	bne.n	ca14 <routeTimerHandler+0x10c>
    ca2a:	2a00      	cmp	r2, #0
    ca2c:	d0c6      	beq.n	c9bc <routeTimerHandler+0xb4>
    ca2e:	0854      	lsrs	r4, r2, #1
    ca30:	07d3      	lsls	r3, r2, #31
    ca32:	d501      	bpl.n	ca38 <routeTimerHandler+0x130>
    ca34:	0852      	lsrs	r2, r2, #1
    ca36:	1c54      	adds	r4, r2, #1
    ca38:	2616      	movs	r6, #22
    ca3a:	2303      	movs	r3, #3
    ca3c:	446e      	add	r6, sp
    ca3e:	425b      	negs	r3, r3
    ca40:	8033      	strh	r3, [r6, #0]
    ca42:	2078      	movs	r0, #120	; 0x78
    ca44:	4b21      	ldr	r3, [pc, #132]	; (cacc <routeTimerHandler+0x1c4>)
    ca46:	4798      	blx	r3
    ca48:	1e07      	subs	r7, r0, #0
    ca4a:	d0b7      	beq.n	c9bc <routeTimerHandler+0xb4>
    ca4c:	4b20      	ldr	r3, [pc, #128]	; (cad0 <routeTimerHandler+0x1c8>)
    ca4e:	8832      	ldrh	r2, [r6, #0]
    ca50:	8819      	ldrh	r1, [r3, #0]
    ca52:	2001      	movs	r0, #1
    ca54:	ab06      	add	r3, sp, #24
    ca56:	b289      	uxth	r1, r1
    ca58:	4d1e      	ldr	r5, [pc, #120]	; (cad4 <routeTimerHandler+0x1cc>)
    ca5a:	47a8      	blx	r5
    ca5c:	0039      	movs	r1, r7
    ca5e:	a806      	add	r0, sp, #24
    ca60:	4b1d      	ldr	r3, [pc, #116]	; (cad8 <routeTimerHandler+0x1d0>)
    ca62:	4798      	blx	r3
    ca64:	2313      	movs	r3, #19
    ca66:	543b      	strb	r3, [r7, r0]
    ca68:	0003      	movs	r3, r0
    ca6a:	3301      	adds	r3, #1
    ca6c:	b2db      	uxtb	r3, r3
    ca6e:	54fc      	strb	r4, [r7, r3]
    ca70:	464b      	mov	r3, r9
    ca72:	4680      	mov	r8, r0
    ca74:	681b      	ldr	r3, [r3, #0]
    ca76:	3002      	adds	r0, #2
    ca78:	b2c0      	uxtb	r0, r0
    ca7a:	6959      	ldr	r1, [r3, #20]
    ca7c:	0022      	movs	r2, r4
    ca7e:	1838      	adds	r0, r7, r0
    ca80:	4b16      	ldr	r3, [pc, #88]	; (cadc <routeTimerHandler+0x1d4>)
    ca82:	4798      	blx	r3
    ca84:	2301      	movs	r3, #1
    ca86:	425b      	negs	r3, r3
    ca88:	8033      	strh	r3, [r6, #0]
    ca8a:	4b15      	ldr	r3, [pc, #84]	; (cae0 <routeTimerHandler+0x1d8>)
    ca8c:	3402      	adds	r4, #2
    ca8e:	9303      	str	r3, [sp, #12]
    ca90:	2300      	movs	r3, #0
    ca92:	9302      	str	r3, [sp, #8]
    ca94:	3302      	adds	r3, #2
    ca96:	b2e2      	uxtb	r2, r4
    ca98:	9300      	str	r3, [sp, #0]
    ca9a:	9601      	str	r6, [sp, #4]
    ca9c:	003b      	movs	r3, r7
    ca9e:	4641      	mov	r1, r8
    caa0:	a806      	add	r0, sp, #24
    caa2:	4c10      	ldr	r4, [pc, #64]	; (cae4 <routeTimerHandler+0x1dc>)
    caa4:	47a0      	blx	r4
    caa6:	e789      	b.n	c9bc <routeTimerHandler+0xb4>
    caa8:	2000377c 	.word	0x2000377c
    caac:	00006be5 	.word	0x00006be5
    cab0:	200036f8 	.word	0x200036f8
    cab4:	00006c1d 	.word	0x00006c1d
    cab8:	0000a6a1 	.word	0x0000a6a1
    cabc:	20003700 	.word	0x20003700
    cac0:	00008e29 	.word	0x00008e29
    cac4:	20003778 	.word	0x20003778
    cac8:	00006ac9 	.word	0x00006ac9
    cacc:	00006a79 	.word	0x00006a79
    cad0:	20003740 	.word	0x20003740
    cad4:	0000a485 	.word	0x0000a485
    cad8:	0000a4b1 	.word	0x0000a4b1
    cadc:	0000e9e7 	.word	0x0000e9e7
    cae0:	0000c3e5 	.word	0x0000c3e5
    cae4:	0000a549 	.word	0x0000a549

0000cae8 <initiateRouteReq>:
    cae8:	b5f0      	push	{r4, r5, r6, r7, lr}
    caea:	4647      	mov	r7, r8
    caec:	46ce      	mov	lr, r9
    caee:	2301      	movs	r3, #1
    caf0:	b580      	push	{r7, lr}
    caf2:	2716      	movs	r7, #22
    caf4:	b08f      	sub	sp, #60	; 0x3c
    caf6:	425b      	negs	r3, r3
    caf8:	446f      	add	r7, sp
    cafa:	803b      	strh	r3, [r7, #0]
    cafc:	4680      	mov	r8, r0
    cafe:	4b1e      	ldr	r3, [pc, #120]	; (cb78 <initiateRouteReq+0x90>)
    cb00:	2078      	movs	r0, #120	; 0x78
    cb02:	4798      	blx	r3
    cb04:	1e04      	subs	r4, r0, #0
    cb06:	d034      	beq.n	cb72 <initiateRouteReq+0x8a>
    cb08:	4b1c      	ldr	r3, [pc, #112]	; (cb7c <initiateRouteReq+0x94>)
    cb0a:	ad06      	add	r5, sp, #24
    cb0c:	8819      	ldrh	r1, [r3, #0]
    cb0e:	4699      	mov	r9, r3
    cb10:	b289      	uxth	r1, r1
    cb12:	883a      	ldrh	r2, [r7, #0]
    cb14:	002b      	movs	r3, r5
    cb16:	20ff      	movs	r0, #255	; 0xff
    cb18:	4e19      	ldr	r6, [pc, #100]	; (cb80 <initiateRouteReq+0x98>)
    cb1a:	47b0      	blx	r6
    cb1c:	2220      	movs	r2, #32
    cb1e:	786b      	ldrb	r3, [r5, #1]
    cb20:	0021      	movs	r1, r4
    cb22:	4313      	orrs	r3, r2
    cb24:	706b      	strb	r3, [r5, #1]
    cb26:	0028      	movs	r0, r5
    cb28:	4b16      	ldr	r3, [pc, #88]	; (cb84 <initiateRouteReq+0x9c>)
    cb2a:	4798      	blx	r3
    cb2c:	464b      	mov	r3, r9
    cb2e:	0006      	movs	r6, r0
    cb30:	8818      	ldrh	r0, [r3, #0]
    cb32:	78a1      	ldrb	r1, [r4, #2]
    cb34:	b280      	uxth	r0, r0
    cb36:	4b14      	ldr	r3, [pc, #80]	; (cb88 <initiateRouteReq+0xa0>)
    cb38:	4798      	blx	r3
    cb3a:	2311      	movs	r3, #17
    cb3c:	2100      	movs	r1, #0
    cb3e:	55a3      	strb	r3, [r4, r6]
    cb40:	1c73      	adds	r3, r6, #1
    cb42:	b2db      	uxtb	r3, r3
    cb44:	54e1      	strb	r1, [r4, r3]
    cb46:	4643      	mov	r3, r8
    cb48:	1cb2      	adds	r2, r6, #2
    cb4a:	b2d2      	uxtb	r2, r2
    cb4c:	0a1b      	lsrs	r3, r3, #8
    cb4e:	54a3      	strb	r3, [r4, r2]
    cb50:	4b0e      	ldr	r3, [pc, #56]	; (cb8c <initiateRouteReq+0xa4>)
    cb52:	9102      	str	r1, [sp, #8]
    cb54:	9303      	str	r3, [sp, #12]
    cb56:	2302      	movs	r3, #2
    cb58:	9701      	str	r7, [sp, #4]
    cb5a:	9300      	str	r3, [sp, #0]
    cb5c:	2203      	movs	r2, #3
    cb5e:	0023      	movs	r3, r4
    cb60:	0031      	movs	r1, r6
    cb62:	0028      	movs	r0, r5
    cb64:	4c0a      	ldr	r4, [pc, #40]	; (cb90 <initiateRouteReq+0xa8>)
    cb66:	47a0      	blx	r4
    cb68:	b00f      	add	sp, #60	; 0x3c
    cb6a:	bc0c      	pop	{r2, r3}
    cb6c:	4690      	mov	r8, r2
    cb6e:	4699      	mov	r9, r3
    cb70:	bdf0      	pop	{r4, r5, r6, r7, pc}
    cb72:	2000      	movs	r0, #0
    cb74:	e7f8      	b.n	cb68 <initiateRouteReq+0x80>
    cb76:	46c0      	nop			; (mov r8, r8)
    cb78:	00006a79 	.word	0x00006a79
    cb7c:	20003740 	.word	0x20003740
    cb80:	0000a485 	.word	0x0000a485
    cb84:	0000a4b1 	.word	0x0000a4b1
    cb88:	0000aa01 	.word	0x0000aa01
    cb8c:	0000c3f5 	.word	0x0000c3f5
    cb90:	0000a549 	.word	0x0000a549

0000cb94 <keyDetermineProcedure>:
    cb94:	4b06      	ldr	r3, [pc, #24]	; (cbb0 <keyDetermineProcedure+0x1c>)
    cb96:	781b      	ldrb	r3, [r3, #0]
    cb98:	3b06      	subs	r3, #6
    cb9a:	2b01      	cmp	r3, #1
    cb9c:	d902      	bls.n	cba4 <keyDetermineProcedure+0x10>
    cb9e:	4b05      	ldr	r3, [pc, #20]	; (cbb4 <keyDetermineProcedure+0x20>)
    cba0:	6818      	ldr	r0, [r3, #0]
    cba2:	4770      	bx	lr
    cba4:	2808      	cmp	r0, #8
    cba6:	d0fa      	beq.n	cb9e <keyDetermineProcedure+0xa>
    cba8:	4b02      	ldr	r3, [pc, #8]	; (cbb4 <keyDetermineProcedure+0x20>)
    cbaa:	6818      	ldr	r0, [r3, #0]
    cbac:	3010      	adds	r0, #16
    cbae:	e7f8      	b.n	cba2 <keyDetermineProcedure+0xe>
    cbb0:	20000b00 	.word	0x20000b00
    cbb4:	200036fc 	.word	0x200036fc

0000cbb8 <secureFrame>:
    cbb8:	b5f0      	push	{r4, r5, r6, r7, lr}
    cbba:	4657      	mov	r7, sl
    cbbc:	4645      	mov	r5, r8
    cbbe:	46de      	mov	lr, fp
    cbc0:	464e      	mov	r6, r9
    cbc2:	b5e0      	push	{r5, r6, r7, lr}
    cbc4:	0005      	movs	r5, r0
    cbc6:	b0af      	sub	sp, #188	; 0xbc
    cbc8:	ac06      	add	r4, sp, #24
    cbca:	000e      	movs	r6, r1
    cbcc:	4690      	mov	r8, r2
    cbce:	469a      	mov	sl, r3
    cbd0:	2210      	movs	r2, #16
    cbd2:	2100      	movs	r1, #0
    cbd4:	0020      	movs	r0, r4
    cbd6:	4b35      	ldr	r3, [pc, #212]	; (ccac <secureFrame+0xf4>)
    cbd8:	4798      	blx	r3
    cbda:	7c2f      	ldrb	r7, [r5, #16]
    cbdc:	2f07      	cmp	r7, #7
    cbde:	d80e      	bhi.n	cbfe <secureFrame+0x46>
    cbe0:	2301      	movs	r3, #1
    cbe2:	2288      	movs	r2, #136	; 0x88
    cbe4:	40bb      	lsls	r3, r7
    cbe6:	421a      	tst	r2, r3
    cbe8:	d14e      	bne.n	cc88 <secureFrame+0xd0>
    cbea:	3a44      	subs	r2, #68	; 0x44
    cbec:	421a      	tst	r2, r3
    cbee:	d14f      	bne.n	cc90 <secureFrame+0xd8>
    cbf0:	3a22      	subs	r2, #34	; 0x22
    cbf2:	421a      	tst	r2, r3
    cbf4:	d003      	beq.n	cbfe <secureFrame+0x46>
    cbf6:	2304      	movs	r3, #4
    cbf8:	9305      	str	r3, [sp, #20]
    cbfa:	469b      	mov	fp, r3
    cbfc:	e002      	b.n	cc04 <secureFrame+0x4c>
    cbfe:	2300      	movs	r3, #0
    cc00:	469b      	mov	fp, r3
    cc02:	9305      	str	r3, [sp, #20]
    cc04:	4b2a      	ldr	r3, [pc, #168]	; (ccb0 <secureFrame+0xf8>)
    cc06:	4d2b      	ldr	r5, [pc, #172]	; (ccb4 <secureFrame+0xfc>)
    cc08:	79da      	ldrb	r2, [r3, #7]
    cc0a:	4651      	mov	r1, sl
    cc0c:	7062      	strb	r2, [r4, #1]
    cc0e:	799a      	ldrb	r2, [r3, #6]
    cc10:	7367      	strb	r7, [r4, #13]
    cc12:	70a2      	strb	r2, [r4, #2]
    cc14:	795a      	ldrb	r2, [r3, #5]
    cc16:	a80a      	add	r0, sp, #40	; 0x28
    cc18:	70e2      	strb	r2, [r4, #3]
    cc1a:	791a      	ldrb	r2, [r3, #4]
    cc1c:	44b2      	add	sl, r6
    cc1e:	7122      	strb	r2, [r4, #4]
    cc20:	78da      	ldrb	r2, [r3, #3]
    cc22:	7162      	strb	r2, [r4, #5]
    cc24:	789a      	ldrb	r2, [r3, #2]
    cc26:	71a2      	strb	r2, [r4, #6]
    cc28:	785a      	ldrb	r2, [r3, #1]
    cc2a:	781b      	ldrb	r3, [r3, #0]
    cc2c:	71e2      	strb	r2, [r4, #7]
    cc2e:	7223      	strb	r3, [r4, #8]
    cc30:	78eb      	ldrb	r3, [r5, #3]
    cc32:	0032      	movs	r2, r6
    cc34:	7263      	strb	r3, [r4, #9]
    cc36:	78ab      	ldrb	r3, [r5, #2]
    cc38:	72a3      	strb	r3, [r4, #10]
    cc3a:	786b      	ldrb	r3, [r5, #1]
    cc3c:	72e3      	strb	r3, [r4, #11]
    cc3e:	782b      	ldrb	r3, [r5, #0]
    cc40:	7323      	strb	r3, [r4, #12]
    cc42:	4b1d      	ldr	r3, [pc, #116]	; (ccb8 <secureFrame+0x100>)
    cc44:	4699      	mov	r9, r3
    cc46:	4798      	blx	r3
    cc48:	ab0a      	add	r3, sp, #40	; 0x28
    cc4a:	469c      	mov	ip, r3
    cc4c:	44b4      	add	ip, r6
    cc4e:	4663      	mov	r3, ip
    cc50:	4642      	mov	r2, r8
    cc52:	4651      	mov	r1, sl
    cc54:	4660      	mov	r0, ip
    cc56:	9304      	str	r3, [sp, #16]
    cc58:	47c8      	blx	r9
    cc5a:	2300      	movs	r3, #0
    cc5c:	9302      	str	r3, [sp, #8]
    cc5e:	4643      	mov	r3, r8
    cc60:	0021      	movs	r1, r4
    cc62:	9300      	str	r3, [sp, #0]
    cc64:	9701      	str	r7, [sp, #4]
    cc66:	0033      	movs	r3, r6
    cc68:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    cc6a:	a80a      	add	r0, sp, #40	; 0x28
    cc6c:	4c13      	ldr	r4, [pc, #76]	; (ccbc <secureFrame+0x104>)
    cc6e:	47a0      	blx	r4
    cc70:	2800      	cmp	r0, #0
    cc72:	d011      	beq.n	cc98 <secureFrame+0xe0>
    cc74:	23ff      	movs	r3, #255	; 0xff
    cc76:	469b      	mov	fp, r3
    cc78:	4658      	mov	r0, fp
    cc7a:	b02f      	add	sp, #188	; 0xbc
    cc7c:	bc3c      	pop	{r2, r3, r4, r5}
    cc7e:	4690      	mov	r8, r2
    cc80:	4699      	mov	r9, r3
    cc82:	46a2      	mov	sl, r4
    cc84:	46ab      	mov	fp, r5
    cc86:	bdf0      	pop	{r4, r5, r6, r7, pc}
    cc88:	2310      	movs	r3, #16
    cc8a:	9305      	str	r3, [sp, #20]
    cc8c:	469b      	mov	fp, r3
    cc8e:	e7b9      	b.n	cc04 <secureFrame+0x4c>
    cc90:	2308      	movs	r3, #8
    cc92:	9305      	str	r3, [sp, #20]
    cc94:	469b      	mov	fp, r3
    cc96:	e7b5      	b.n	cc04 <secureFrame+0x4c>
    cc98:	682b      	ldr	r3, [r5, #0]
    cc9a:	9904      	ldr	r1, [sp, #16]
    cc9c:	3301      	adds	r3, #1
    cc9e:	602b      	str	r3, [r5, #0]
    cca0:	9b05      	ldr	r3, [sp, #20]
    cca2:	4650      	mov	r0, sl
    cca4:	4443      	add	r3, r8
    cca6:	001a      	movs	r2, r3
    cca8:	47c8      	blx	r9
    ccaa:	e7e5      	b.n	cc78 <secureFrame+0xc0>
    ccac:	0000e9f9 	.word	0x0000e9f9
    ccb0:	2000014c 	.word	0x2000014c
    ccb4:	20003788 	.word	0x20003788
    ccb8:	0000e9e7 	.word	0x0000e9e7
    ccbc:	00006665 	.word	0x00006665

0000ccc0 <unsecureFrame>:
    ccc0:	b5f0      	push	{r4, r5, r6, r7, lr}
    ccc2:	46ce      	mov	lr, r9
    ccc4:	4647      	mov	r7, r8
    ccc6:	b580      	push	{r7, lr}
    ccc8:	b089      	sub	sp, #36	; 0x24
    ccca:	0007      	movs	r7, r0
    cccc:	ac04      	add	r4, sp, #16
    ccce:	000d      	movs	r5, r1
    ccd0:	4691      	mov	r9, r2
    ccd2:	001e      	movs	r6, r3
    ccd4:	2210      	movs	r2, #16
    ccd6:	4b26      	ldr	r3, [pc, #152]	; (cd70 <unsecureFrame+0xb0>)
    ccd8:	2100      	movs	r1, #0
    ccda:	0020      	movs	r0, r4
    ccdc:	4798      	blx	r3
    ccde:	2200      	movs	r2, #0
    cce0:	7c3b      	ldrb	r3, [r7, #16]
    cce2:	4690      	mov	r8, r2
    cce4:	2b07      	cmp	r3, #7
    cce6:	d806      	bhi.n	ccf6 <unsecureFrame+0x36>
    cce8:	3201      	adds	r2, #1
    ccea:	2010      	movs	r0, #16
    ccec:	409a      	lsls	r2, r3
    ccee:	2188      	movs	r1, #136	; 0x88
    ccf0:	4680      	mov	r8, r0
    ccf2:	4211      	tst	r1, r2
    ccf4:	d02f      	beq.n	cd56 <unsecureFrame+0x96>
    ccf6:	79ea      	ldrb	r2, [r5, #7]
    ccf8:	7363      	strb	r3, [r4, #13]
    ccfa:	7062      	strb	r2, [r4, #1]
    ccfc:	79aa      	ldrb	r2, [r5, #6]
    ccfe:	0021      	movs	r1, r4
    cd00:	70a2      	strb	r2, [r4, #2]
    cd02:	796a      	ldrb	r2, [r5, #5]
    cd04:	9810      	ldr	r0, [sp, #64]	; 0x40
    cd06:	70e2      	strb	r2, [r4, #3]
    cd08:	792a      	ldrb	r2, [r5, #4]
    cd0a:	7122      	strb	r2, [r4, #4]
    cd0c:	78ea      	ldrb	r2, [r5, #3]
    cd0e:	7162      	strb	r2, [r4, #5]
    cd10:	78aa      	ldrb	r2, [r5, #2]
    cd12:	71a2      	strb	r2, [r4, #6]
    cd14:	786a      	ldrb	r2, [r5, #1]
    cd16:	71e2      	strb	r2, [r4, #7]
    cd18:	782a      	ldrb	r2, [r5, #0]
    cd1a:	7222      	strb	r2, [r4, #8]
    cd1c:	7dfa      	ldrb	r2, [r7, #23]
    cd1e:	7262      	strb	r2, [r4, #9]
    cd20:	7dba      	ldrb	r2, [r7, #22]
    cd22:	72a2      	strb	r2, [r4, #10]
    cd24:	7d7a      	ldrb	r2, [r7, #21]
    cd26:	72e2      	strb	r2, [r4, #11]
    cd28:	7d3a      	ldrb	r2, [r7, #20]
    cd2a:	7322      	strb	r2, [r4, #12]
    cd2c:	9301      	str	r3, [sp, #4]
    cd2e:	4643      	mov	r3, r8
    cd30:	2201      	movs	r2, #1
    cd32:	1af6      	subs	r6, r6, r3
    cd34:	b2f6      	uxtb	r6, r6
    cd36:	9202      	str	r2, [sp, #8]
    cd38:	9600      	str	r6, [sp, #0]
    cd3a:	464b      	mov	r3, r9
    cd3c:	9a11      	ldr	r2, [sp, #68]	; 0x44
    cd3e:	4c0d      	ldr	r4, [pc, #52]	; (cd74 <unsecureFrame+0xb4>)
    cd40:	47a0      	blx	r4
    cd42:	2800      	cmp	r0, #0
    cd44:	d001      	beq.n	cd4a <unsecureFrame+0x8a>
    cd46:	23ff      	movs	r3, #255	; 0xff
    cd48:	4698      	mov	r8, r3
    cd4a:	4640      	mov	r0, r8
    cd4c:	b009      	add	sp, #36	; 0x24
    cd4e:	bc0c      	pop	{r2, r3}
    cd50:	4690      	mov	r8, r2
    cd52:	4699      	mov	r9, r3
    cd54:	bdf0      	pop	{r4, r5, r6, r7, pc}
    cd56:	3808      	subs	r0, #8
    cd58:	3944      	subs	r1, #68	; 0x44
    cd5a:	4680      	mov	r8, r0
    cd5c:	4211      	tst	r1, r2
    cd5e:	d1ca      	bne.n	ccf6 <unsecureFrame+0x36>
    cd60:	3922      	subs	r1, #34	; 0x22
    cd62:	400a      	ands	r2, r1
    cd64:	1e51      	subs	r1, r2, #1
    cd66:	418a      	sbcs	r2, r1
    cd68:	0092      	lsls	r2, r2, #2
    cd6a:	4690      	mov	r8, r2
    cd6c:	e7c3      	b.n	ccf6 <unsecureFrame+0x36>
    cd6e:	46c0      	nop			; (mov r8, r8)
    cd70:	0000e9f9 	.word	0x0000e9f9
    cd74:	00006665 	.word	0x00006665

0000cd78 <__udivsi3>:
    cd78:	2200      	movs	r2, #0
    cd7a:	0843      	lsrs	r3, r0, #1
    cd7c:	428b      	cmp	r3, r1
    cd7e:	d374      	bcc.n	ce6a <__udivsi3+0xf2>
    cd80:	0903      	lsrs	r3, r0, #4
    cd82:	428b      	cmp	r3, r1
    cd84:	d35f      	bcc.n	ce46 <__udivsi3+0xce>
    cd86:	0a03      	lsrs	r3, r0, #8
    cd88:	428b      	cmp	r3, r1
    cd8a:	d344      	bcc.n	ce16 <__udivsi3+0x9e>
    cd8c:	0b03      	lsrs	r3, r0, #12
    cd8e:	428b      	cmp	r3, r1
    cd90:	d328      	bcc.n	cde4 <__udivsi3+0x6c>
    cd92:	0c03      	lsrs	r3, r0, #16
    cd94:	428b      	cmp	r3, r1
    cd96:	d30d      	bcc.n	cdb4 <__udivsi3+0x3c>
    cd98:	22ff      	movs	r2, #255	; 0xff
    cd9a:	0209      	lsls	r1, r1, #8
    cd9c:	ba12      	rev	r2, r2
    cd9e:	0c03      	lsrs	r3, r0, #16
    cda0:	428b      	cmp	r3, r1
    cda2:	d302      	bcc.n	cdaa <__udivsi3+0x32>
    cda4:	1212      	asrs	r2, r2, #8
    cda6:	0209      	lsls	r1, r1, #8
    cda8:	d065      	beq.n	ce76 <__udivsi3+0xfe>
    cdaa:	0b03      	lsrs	r3, r0, #12
    cdac:	428b      	cmp	r3, r1
    cdae:	d319      	bcc.n	cde4 <__udivsi3+0x6c>
    cdb0:	e000      	b.n	cdb4 <__udivsi3+0x3c>
    cdb2:	0a09      	lsrs	r1, r1, #8
    cdb4:	0bc3      	lsrs	r3, r0, #15
    cdb6:	428b      	cmp	r3, r1
    cdb8:	d301      	bcc.n	cdbe <__udivsi3+0x46>
    cdba:	03cb      	lsls	r3, r1, #15
    cdbc:	1ac0      	subs	r0, r0, r3
    cdbe:	4152      	adcs	r2, r2
    cdc0:	0b83      	lsrs	r3, r0, #14
    cdc2:	428b      	cmp	r3, r1
    cdc4:	d301      	bcc.n	cdca <__udivsi3+0x52>
    cdc6:	038b      	lsls	r3, r1, #14
    cdc8:	1ac0      	subs	r0, r0, r3
    cdca:	4152      	adcs	r2, r2
    cdcc:	0b43      	lsrs	r3, r0, #13
    cdce:	428b      	cmp	r3, r1
    cdd0:	d301      	bcc.n	cdd6 <__udivsi3+0x5e>
    cdd2:	034b      	lsls	r3, r1, #13
    cdd4:	1ac0      	subs	r0, r0, r3
    cdd6:	4152      	adcs	r2, r2
    cdd8:	0b03      	lsrs	r3, r0, #12
    cdda:	428b      	cmp	r3, r1
    cddc:	d301      	bcc.n	cde2 <__udivsi3+0x6a>
    cdde:	030b      	lsls	r3, r1, #12
    cde0:	1ac0      	subs	r0, r0, r3
    cde2:	4152      	adcs	r2, r2
    cde4:	0ac3      	lsrs	r3, r0, #11
    cde6:	428b      	cmp	r3, r1
    cde8:	d301      	bcc.n	cdee <__udivsi3+0x76>
    cdea:	02cb      	lsls	r3, r1, #11
    cdec:	1ac0      	subs	r0, r0, r3
    cdee:	4152      	adcs	r2, r2
    cdf0:	0a83      	lsrs	r3, r0, #10
    cdf2:	428b      	cmp	r3, r1
    cdf4:	d301      	bcc.n	cdfa <__udivsi3+0x82>
    cdf6:	028b      	lsls	r3, r1, #10
    cdf8:	1ac0      	subs	r0, r0, r3
    cdfa:	4152      	adcs	r2, r2
    cdfc:	0a43      	lsrs	r3, r0, #9
    cdfe:	428b      	cmp	r3, r1
    ce00:	d301      	bcc.n	ce06 <__udivsi3+0x8e>
    ce02:	024b      	lsls	r3, r1, #9
    ce04:	1ac0      	subs	r0, r0, r3
    ce06:	4152      	adcs	r2, r2
    ce08:	0a03      	lsrs	r3, r0, #8
    ce0a:	428b      	cmp	r3, r1
    ce0c:	d301      	bcc.n	ce12 <__udivsi3+0x9a>
    ce0e:	020b      	lsls	r3, r1, #8
    ce10:	1ac0      	subs	r0, r0, r3
    ce12:	4152      	adcs	r2, r2
    ce14:	d2cd      	bcs.n	cdb2 <__udivsi3+0x3a>
    ce16:	09c3      	lsrs	r3, r0, #7
    ce18:	428b      	cmp	r3, r1
    ce1a:	d301      	bcc.n	ce20 <__udivsi3+0xa8>
    ce1c:	01cb      	lsls	r3, r1, #7
    ce1e:	1ac0      	subs	r0, r0, r3
    ce20:	4152      	adcs	r2, r2
    ce22:	0983      	lsrs	r3, r0, #6
    ce24:	428b      	cmp	r3, r1
    ce26:	d301      	bcc.n	ce2c <__udivsi3+0xb4>
    ce28:	018b      	lsls	r3, r1, #6
    ce2a:	1ac0      	subs	r0, r0, r3
    ce2c:	4152      	adcs	r2, r2
    ce2e:	0943      	lsrs	r3, r0, #5
    ce30:	428b      	cmp	r3, r1
    ce32:	d301      	bcc.n	ce38 <__udivsi3+0xc0>
    ce34:	014b      	lsls	r3, r1, #5
    ce36:	1ac0      	subs	r0, r0, r3
    ce38:	4152      	adcs	r2, r2
    ce3a:	0903      	lsrs	r3, r0, #4
    ce3c:	428b      	cmp	r3, r1
    ce3e:	d301      	bcc.n	ce44 <__udivsi3+0xcc>
    ce40:	010b      	lsls	r3, r1, #4
    ce42:	1ac0      	subs	r0, r0, r3
    ce44:	4152      	adcs	r2, r2
    ce46:	08c3      	lsrs	r3, r0, #3
    ce48:	428b      	cmp	r3, r1
    ce4a:	d301      	bcc.n	ce50 <__udivsi3+0xd8>
    ce4c:	00cb      	lsls	r3, r1, #3
    ce4e:	1ac0      	subs	r0, r0, r3
    ce50:	4152      	adcs	r2, r2
    ce52:	0883      	lsrs	r3, r0, #2
    ce54:	428b      	cmp	r3, r1
    ce56:	d301      	bcc.n	ce5c <__udivsi3+0xe4>
    ce58:	008b      	lsls	r3, r1, #2
    ce5a:	1ac0      	subs	r0, r0, r3
    ce5c:	4152      	adcs	r2, r2
    ce5e:	0843      	lsrs	r3, r0, #1
    ce60:	428b      	cmp	r3, r1
    ce62:	d301      	bcc.n	ce68 <__udivsi3+0xf0>
    ce64:	004b      	lsls	r3, r1, #1
    ce66:	1ac0      	subs	r0, r0, r3
    ce68:	4152      	adcs	r2, r2
    ce6a:	1a41      	subs	r1, r0, r1
    ce6c:	d200      	bcs.n	ce70 <__udivsi3+0xf8>
    ce6e:	4601      	mov	r1, r0
    ce70:	4152      	adcs	r2, r2
    ce72:	4610      	mov	r0, r2
    ce74:	4770      	bx	lr
    ce76:	e7ff      	b.n	ce78 <__udivsi3+0x100>
    ce78:	b501      	push	{r0, lr}
    ce7a:	2000      	movs	r0, #0
    ce7c:	f000 f8f0 	bl	d060 <__aeabi_idiv0>
    ce80:	bd02      	pop	{r1, pc}
    ce82:	46c0      	nop			; (mov r8, r8)

0000ce84 <__aeabi_uidivmod>:
    ce84:	2900      	cmp	r1, #0
    ce86:	d0f7      	beq.n	ce78 <__udivsi3+0x100>
    ce88:	e776      	b.n	cd78 <__udivsi3>
    ce8a:	4770      	bx	lr

0000ce8c <__divsi3>:
    ce8c:	4603      	mov	r3, r0
    ce8e:	430b      	orrs	r3, r1
    ce90:	d47f      	bmi.n	cf92 <__divsi3+0x106>
    ce92:	2200      	movs	r2, #0
    ce94:	0843      	lsrs	r3, r0, #1
    ce96:	428b      	cmp	r3, r1
    ce98:	d374      	bcc.n	cf84 <__divsi3+0xf8>
    ce9a:	0903      	lsrs	r3, r0, #4
    ce9c:	428b      	cmp	r3, r1
    ce9e:	d35f      	bcc.n	cf60 <__divsi3+0xd4>
    cea0:	0a03      	lsrs	r3, r0, #8
    cea2:	428b      	cmp	r3, r1
    cea4:	d344      	bcc.n	cf30 <__divsi3+0xa4>
    cea6:	0b03      	lsrs	r3, r0, #12
    cea8:	428b      	cmp	r3, r1
    ceaa:	d328      	bcc.n	cefe <__divsi3+0x72>
    ceac:	0c03      	lsrs	r3, r0, #16
    ceae:	428b      	cmp	r3, r1
    ceb0:	d30d      	bcc.n	cece <__divsi3+0x42>
    ceb2:	22ff      	movs	r2, #255	; 0xff
    ceb4:	0209      	lsls	r1, r1, #8
    ceb6:	ba12      	rev	r2, r2
    ceb8:	0c03      	lsrs	r3, r0, #16
    ceba:	428b      	cmp	r3, r1
    cebc:	d302      	bcc.n	cec4 <__divsi3+0x38>
    cebe:	1212      	asrs	r2, r2, #8
    cec0:	0209      	lsls	r1, r1, #8
    cec2:	d065      	beq.n	cf90 <__divsi3+0x104>
    cec4:	0b03      	lsrs	r3, r0, #12
    cec6:	428b      	cmp	r3, r1
    cec8:	d319      	bcc.n	cefe <__divsi3+0x72>
    ceca:	e000      	b.n	cece <__divsi3+0x42>
    cecc:	0a09      	lsrs	r1, r1, #8
    cece:	0bc3      	lsrs	r3, r0, #15
    ced0:	428b      	cmp	r3, r1
    ced2:	d301      	bcc.n	ced8 <__divsi3+0x4c>
    ced4:	03cb      	lsls	r3, r1, #15
    ced6:	1ac0      	subs	r0, r0, r3
    ced8:	4152      	adcs	r2, r2
    ceda:	0b83      	lsrs	r3, r0, #14
    cedc:	428b      	cmp	r3, r1
    cede:	d301      	bcc.n	cee4 <__divsi3+0x58>
    cee0:	038b      	lsls	r3, r1, #14
    cee2:	1ac0      	subs	r0, r0, r3
    cee4:	4152      	adcs	r2, r2
    cee6:	0b43      	lsrs	r3, r0, #13
    cee8:	428b      	cmp	r3, r1
    ceea:	d301      	bcc.n	cef0 <__divsi3+0x64>
    ceec:	034b      	lsls	r3, r1, #13
    ceee:	1ac0      	subs	r0, r0, r3
    cef0:	4152      	adcs	r2, r2
    cef2:	0b03      	lsrs	r3, r0, #12
    cef4:	428b      	cmp	r3, r1
    cef6:	d301      	bcc.n	cefc <__divsi3+0x70>
    cef8:	030b      	lsls	r3, r1, #12
    cefa:	1ac0      	subs	r0, r0, r3
    cefc:	4152      	adcs	r2, r2
    cefe:	0ac3      	lsrs	r3, r0, #11
    cf00:	428b      	cmp	r3, r1
    cf02:	d301      	bcc.n	cf08 <__divsi3+0x7c>
    cf04:	02cb      	lsls	r3, r1, #11
    cf06:	1ac0      	subs	r0, r0, r3
    cf08:	4152      	adcs	r2, r2
    cf0a:	0a83      	lsrs	r3, r0, #10
    cf0c:	428b      	cmp	r3, r1
    cf0e:	d301      	bcc.n	cf14 <__divsi3+0x88>
    cf10:	028b      	lsls	r3, r1, #10
    cf12:	1ac0      	subs	r0, r0, r3
    cf14:	4152      	adcs	r2, r2
    cf16:	0a43      	lsrs	r3, r0, #9
    cf18:	428b      	cmp	r3, r1
    cf1a:	d301      	bcc.n	cf20 <__divsi3+0x94>
    cf1c:	024b      	lsls	r3, r1, #9
    cf1e:	1ac0      	subs	r0, r0, r3
    cf20:	4152      	adcs	r2, r2
    cf22:	0a03      	lsrs	r3, r0, #8
    cf24:	428b      	cmp	r3, r1
    cf26:	d301      	bcc.n	cf2c <__divsi3+0xa0>
    cf28:	020b      	lsls	r3, r1, #8
    cf2a:	1ac0      	subs	r0, r0, r3
    cf2c:	4152      	adcs	r2, r2
    cf2e:	d2cd      	bcs.n	cecc <__divsi3+0x40>
    cf30:	09c3      	lsrs	r3, r0, #7
    cf32:	428b      	cmp	r3, r1
    cf34:	d301      	bcc.n	cf3a <__divsi3+0xae>
    cf36:	01cb      	lsls	r3, r1, #7
    cf38:	1ac0      	subs	r0, r0, r3
    cf3a:	4152      	adcs	r2, r2
    cf3c:	0983      	lsrs	r3, r0, #6
    cf3e:	428b      	cmp	r3, r1
    cf40:	d301      	bcc.n	cf46 <__divsi3+0xba>
    cf42:	018b      	lsls	r3, r1, #6
    cf44:	1ac0      	subs	r0, r0, r3
    cf46:	4152      	adcs	r2, r2
    cf48:	0943      	lsrs	r3, r0, #5
    cf4a:	428b      	cmp	r3, r1
    cf4c:	d301      	bcc.n	cf52 <__divsi3+0xc6>
    cf4e:	014b      	lsls	r3, r1, #5
    cf50:	1ac0      	subs	r0, r0, r3
    cf52:	4152      	adcs	r2, r2
    cf54:	0903      	lsrs	r3, r0, #4
    cf56:	428b      	cmp	r3, r1
    cf58:	d301      	bcc.n	cf5e <__divsi3+0xd2>
    cf5a:	010b      	lsls	r3, r1, #4
    cf5c:	1ac0      	subs	r0, r0, r3
    cf5e:	4152      	adcs	r2, r2
    cf60:	08c3      	lsrs	r3, r0, #3
    cf62:	428b      	cmp	r3, r1
    cf64:	d301      	bcc.n	cf6a <__divsi3+0xde>
    cf66:	00cb      	lsls	r3, r1, #3
    cf68:	1ac0      	subs	r0, r0, r3
    cf6a:	4152      	adcs	r2, r2
    cf6c:	0883      	lsrs	r3, r0, #2
    cf6e:	428b      	cmp	r3, r1
    cf70:	d301      	bcc.n	cf76 <__divsi3+0xea>
    cf72:	008b      	lsls	r3, r1, #2
    cf74:	1ac0      	subs	r0, r0, r3
    cf76:	4152      	adcs	r2, r2
    cf78:	0843      	lsrs	r3, r0, #1
    cf7a:	428b      	cmp	r3, r1
    cf7c:	d301      	bcc.n	cf82 <__divsi3+0xf6>
    cf7e:	004b      	lsls	r3, r1, #1
    cf80:	1ac0      	subs	r0, r0, r3
    cf82:	4152      	adcs	r2, r2
    cf84:	1a41      	subs	r1, r0, r1
    cf86:	d200      	bcs.n	cf8a <__divsi3+0xfe>
    cf88:	4601      	mov	r1, r0
    cf8a:	4152      	adcs	r2, r2
    cf8c:	4610      	mov	r0, r2
    cf8e:	4770      	bx	lr
    cf90:	e05d      	b.n	d04e <__divsi3+0x1c2>
    cf92:	0fca      	lsrs	r2, r1, #31
    cf94:	d000      	beq.n	cf98 <__divsi3+0x10c>
    cf96:	4249      	negs	r1, r1
    cf98:	1003      	asrs	r3, r0, #32
    cf9a:	d300      	bcc.n	cf9e <__divsi3+0x112>
    cf9c:	4240      	negs	r0, r0
    cf9e:	4053      	eors	r3, r2
    cfa0:	2200      	movs	r2, #0
    cfa2:	469c      	mov	ip, r3
    cfa4:	0903      	lsrs	r3, r0, #4
    cfa6:	428b      	cmp	r3, r1
    cfa8:	d32d      	bcc.n	d006 <__divsi3+0x17a>
    cfaa:	0a03      	lsrs	r3, r0, #8
    cfac:	428b      	cmp	r3, r1
    cfae:	d312      	bcc.n	cfd6 <__divsi3+0x14a>
    cfb0:	22fc      	movs	r2, #252	; 0xfc
    cfb2:	0189      	lsls	r1, r1, #6
    cfb4:	ba12      	rev	r2, r2
    cfb6:	0a03      	lsrs	r3, r0, #8
    cfb8:	428b      	cmp	r3, r1
    cfba:	d30c      	bcc.n	cfd6 <__divsi3+0x14a>
    cfbc:	0189      	lsls	r1, r1, #6
    cfbe:	1192      	asrs	r2, r2, #6
    cfc0:	428b      	cmp	r3, r1
    cfc2:	d308      	bcc.n	cfd6 <__divsi3+0x14a>
    cfc4:	0189      	lsls	r1, r1, #6
    cfc6:	1192      	asrs	r2, r2, #6
    cfc8:	428b      	cmp	r3, r1
    cfca:	d304      	bcc.n	cfd6 <__divsi3+0x14a>
    cfcc:	0189      	lsls	r1, r1, #6
    cfce:	d03a      	beq.n	d046 <__divsi3+0x1ba>
    cfd0:	1192      	asrs	r2, r2, #6
    cfd2:	e000      	b.n	cfd6 <__divsi3+0x14a>
    cfd4:	0989      	lsrs	r1, r1, #6
    cfd6:	09c3      	lsrs	r3, r0, #7
    cfd8:	428b      	cmp	r3, r1
    cfda:	d301      	bcc.n	cfe0 <__divsi3+0x154>
    cfdc:	01cb      	lsls	r3, r1, #7
    cfde:	1ac0      	subs	r0, r0, r3
    cfe0:	4152      	adcs	r2, r2
    cfe2:	0983      	lsrs	r3, r0, #6
    cfe4:	428b      	cmp	r3, r1
    cfe6:	d301      	bcc.n	cfec <__divsi3+0x160>
    cfe8:	018b      	lsls	r3, r1, #6
    cfea:	1ac0      	subs	r0, r0, r3
    cfec:	4152      	adcs	r2, r2
    cfee:	0943      	lsrs	r3, r0, #5
    cff0:	428b      	cmp	r3, r1
    cff2:	d301      	bcc.n	cff8 <__divsi3+0x16c>
    cff4:	014b      	lsls	r3, r1, #5
    cff6:	1ac0      	subs	r0, r0, r3
    cff8:	4152      	adcs	r2, r2
    cffa:	0903      	lsrs	r3, r0, #4
    cffc:	428b      	cmp	r3, r1
    cffe:	d301      	bcc.n	d004 <__divsi3+0x178>
    d000:	010b      	lsls	r3, r1, #4
    d002:	1ac0      	subs	r0, r0, r3
    d004:	4152      	adcs	r2, r2
    d006:	08c3      	lsrs	r3, r0, #3
    d008:	428b      	cmp	r3, r1
    d00a:	d301      	bcc.n	d010 <__divsi3+0x184>
    d00c:	00cb      	lsls	r3, r1, #3
    d00e:	1ac0      	subs	r0, r0, r3
    d010:	4152      	adcs	r2, r2
    d012:	0883      	lsrs	r3, r0, #2
    d014:	428b      	cmp	r3, r1
    d016:	d301      	bcc.n	d01c <__divsi3+0x190>
    d018:	008b      	lsls	r3, r1, #2
    d01a:	1ac0      	subs	r0, r0, r3
    d01c:	4152      	adcs	r2, r2
    d01e:	d2d9      	bcs.n	cfd4 <__divsi3+0x148>
    d020:	0843      	lsrs	r3, r0, #1
    d022:	428b      	cmp	r3, r1
    d024:	d301      	bcc.n	d02a <__divsi3+0x19e>
    d026:	004b      	lsls	r3, r1, #1
    d028:	1ac0      	subs	r0, r0, r3
    d02a:	4152      	adcs	r2, r2
    d02c:	1a41      	subs	r1, r0, r1
    d02e:	d200      	bcs.n	d032 <__divsi3+0x1a6>
    d030:	4601      	mov	r1, r0
    d032:	4663      	mov	r3, ip
    d034:	4152      	adcs	r2, r2
    d036:	105b      	asrs	r3, r3, #1
    d038:	4610      	mov	r0, r2
    d03a:	d301      	bcc.n	d040 <__divsi3+0x1b4>
    d03c:	4240      	negs	r0, r0
    d03e:	2b00      	cmp	r3, #0
    d040:	d500      	bpl.n	d044 <__divsi3+0x1b8>
    d042:	4249      	negs	r1, r1
    d044:	4770      	bx	lr
    d046:	4663      	mov	r3, ip
    d048:	105b      	asrs	r3, r3, #1
    d04a:	d300      	bcc.n	d04e <__divsi3+0x1c2>
    d04c:	4240      	negs	r0, r0
    d04e:	b501      	push	{r0, lr}
    d050:	2000      	movs	r0, #0
    d052:	f000 f805 	bl	d060 <__aeabi_idiv0>
    d056:	bd02      	pop	{r1, pc}

0000d058 <__aeabi_idivmod>:
    d058:	2900      	cmp	r1, #0
    d05a:	d0f8      	beq.n	d04e <__divsi3+0x1c2>
    d05c:	e716      	b.n	ce8c <__divsi3>
    d05e:	4770      	bx	lr

0000d060 <__aeabi_idiv0>:
    d060:	4770      	bx	lr
    d062:	46c0      	nop			; (mov r8, r8)

0000d064 <__aeabi_lmul>:
    d064:	b5f0      	push	{r4, r5, r6, r7, lr}
    d066:	46ce      	mov	lr, r9
    d068:	4647      	mov	r7, r8
    d06a:	0415      	lsls	r5, r2, #16
    d06c:	0c2d      	lsrs	r5, r5, #16
    d06e:	002e      	movs	r6, r5
    d070:	b580      	push	{r7, lr}
    d072:	0407      	lsls	r7, r0, #16
    d074:	0c14      	lsrs	r4, r2, #16
    d076:	0c3f      	lsrs	r7, r7, #16
    d078:	4699      	mov	r9, r3
    d07a:	0c03      	lsrs	r3, r0, #16
    d07c:	437e      	muls	r6, r7
    d07e:	435d      	muls	r5, r3
    d080:	4367      	muls	r7, r4
    d082:	4363      	muls	r3, r4
    d084:	197f      	adds	r7, r7, r5
    d086:	0c34      	lsrs	r4, r6, #16
    d088:	19e4      	adds	r4, r4, r7
    d08a:	469c      	mov	ip, r3
    d08c:	42a5      	cmp	r5, r4
    d08e:	d903      	bls.n	d098 <__aeabi_lmul+0x34>
    d090:	2380      	movs	r3, #128	; 0x80
    d092:	025b      	lsls	r3, r3, #9
    d094:	4698      	mov	r8, r3
    d096:	44c4      	add	ip, r8
    d098:	464b      	mov	r3, r9
    d09a:	4351      	muls	r1, r2
    d09c:	4343      	muls	r3, r0
    d09e:	0436      	lsls	r6, r6, #16
    d0a0:	0c36      	lsrs	r6, r6, #16
    d0a2:	0c25      	lsrs	r5, r4, #16
    d0a4:	0424      	lsls	r4, r4, #16
    d0a6:	4465      	add	r5, ip
    d0a8:	19a4      	adds	r4, r4, r6
    d0aa:	1859      	adds	r1, r3, r1
    d0ac:	1949      	adds	r1, r1, r5
    d0ae:	0020      	movs	r0, r4
    d0b0:	bc0c      	pop	{r2, r3}
    d0b2:	4690      	mov	r8, r2
    d0b4:	4699      	mov	r9, r3
    d0b6:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000d0b8 <__aeabi_dadd>:
    d0b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d0ba:	4645      	mov	r5, r8
    d0bc:	46de      	mov	lr, fp
    d0be:	4657      	mov	r7, sl
    d0c0:	464e      	mov	r6, r9
    d0c2:	030c      	lsls	r4, r1, #12
    d0c4:	b5e0      	push	{r5, r6, r7, lr}
    d0c6:	004e      	lsls	r6, r1, #1
    d0c8:	0fc9      	lsrs	r1, r1, #31
    d0ca:	4688      	mov	r8, r1
    d0cc:	000d      	movs	r5, r1
    d0ce:	0a61      	lsrs	r1, r4, #9
    d0d0:	0f44      	lsrs	r4, r0, #29
    d0d2:	430c      	orrs	r4, r1
    d0d4:	00c7      	lsls	r7, r0, #3
    d0d6:	0319      	lsls	r1, r3, #12
    d0d8:	0058      	lsls	r0, r3, #1
    d0da:	0fdb      	lsrs	r3, r3, #31
    d0dc:	469b      	mov	fp, r3
    d0de:	0a4b      	lsrs	r3, r1, #9
    d0e0:	0f51      	lsrs	r1, r2, #29
    d0e2:	430b      	orrs	r3, r1
    d0e4:	0d76      	lsrs	r6, r6, #21
    d0e6:	0d40      	lsrs	r0, r0, #21
    d0e8:	0019      	movs	r1, r3
    d0ea:	00d2      	lsls	r2, r2, #3
    d0ec:	45d8      	cmp	r8, fp
    d0ee:	d100      	bne.n	d0f2 <__aeabi_dadd+0x3a>
    d0f0:	e0ae      	b.n	d250 <__aeabi_dadd+0x198>
    d0f2:	1a35      	subs	r5, r6, r0
    d0f4:	2d00      	cmp	r5, #0
    d0f6:	dc00      	bgt.n	d0fa <__aeabi_dadd+0x42>
    d0f8:	e0f6      	b.n	d2e8 <__aeabi_dadd+0x230>
    d0fa:	2800      	cmp	r0, #0
    d0fc:	d10f      	bne.n	d11e <__aeabi_dadd+0x66>
    d0fe:	4313      	orrs	r3, r2
    d100:	d100      	bne.n	d104 <__aeabi_dadd+0x4c>
    d102:	e0db      	b.n	d2bc <__aeabi_dadd+0x204>
    d104:	1e6b      	subs	r3, r5, #1
    d106:	2b00      	cmp	r3, #0
    d108:	d000      	beq.n	d10c <__aeabi_dadd+0x54>
    d10a:	e137      	b.n	d37c <__aeabi_dadd+0x2c4>
    d10c:	1aba      	subs	r2, r7, r2
    d10e:	4297      	cmp	r7, r2
    d110:	41bf      	sbcs	r7, r7
    d112:	1a64      	subs	r4, r4, r1
    d114:	427f      	negs	r7, r7
    d116:	1be4      	subs	r4, r4, r7
    d118:	2601      	movs	r6, #1
    d11a:	0017      	movs	r7, r2
    d11c:	e024      	b.n	d168 <__aeabi_dadd+0xb0>
    d11e:	4bc6      	ldr	r3, [pc, #792]	; (d438 <__aeabi_dadd+0x380>)
    d120:	429e      	cmp	r6, r3
    d122:	d04d      	beq.n	d1c0 <__aeabi_dadd+0x108>
    d124:	2380      	movs	r3, #128	; 0x80
    d126:	041b      	lsls	r3, r3, #16
    d128:	4319      	orrs	r1, r3
    d12a:	2d38      	cmp	r5, #56	; 0x38
    d12c:	dd00      	ble.n	d130 <__aeabi_dadd+0x78>
    d12e:	e107      	b.n	d340 <__aeabi_dadd+0x288>
    d130:	2d1f      	cmp	r5, #31
    d132:	dd00      	ble.n	d136 <__aeabi_dadd+0x7e>
    d134:	e138      	b.n	d3a8 <__aeabi_dadd+0x2f0>
    d136:	2020      	movs	r0, #32
    d138:	1b43      	subs	r3, r0, r5
    d13a:	469a      	mov	sl, r3
    d13c:	000b      	movs	r3, r1
    d13e:	4650      	mov	r0, sl
    d140:	4083      	lsls	r3, r0
    d142:	4699      	mov	r9, r3
    d144:	0013      	movs	r3, r2
    d146:	4648      	mov	r0, r9
    d148:	40eb      	lsrs	r3, r5
    d14a:	4318      	orrs	r0, r3
    d14c:	0003      	movs	r3, r0
    d14e:	4650      	mov	r0, sl
    d150:	4082      	lsls	r2, r0
    d152:	1e50      	subs	r0, r2, #1
    d154:	4182      	sbcs	r2, r0
    d156:	40e9      	lsrs	r1, r5
    d158:	431a      	orrs	r2, r3
    d15a:	1aba      	subs	r2, r7, r2
    d15c:	1a61      	subs	r1, r4, r1
    d15e:	4297      	cmp	r7, r2
    d160:	41a4      	sbcs	r4, r4
    d162:	0017      	movs	r7, r2
    d164:	4264      	negs	r4, r4
    d166:	1b0c      	subs	r4, r1, r4
    d168:	0223      	lsls	r3, r4, #8
    d16a:	d562      	bpl.n	d232 <__aeabi_dadd+0x17a>
    d16c:	0264      	lsls	r4, r4, #9
    d16e:	0a65      	lsrs	r5, r4, #9
    d170:	2d00      	cmp	r5, #0
    d172:	d100      	bne.n	d176 <__aeabi_dadd+0xbe>
    d174:	e0df      	b.n	d336 <__aeabi_dadd+0x27e>
    d176:	0028      	movs	r0, r5
    d178:	f001 fbe4 	bl	e944 <__clzsi2>
    d17c:	0003      	movs	r3, r0
    d17e:	3b08      	subs	r3, #8
    d180:	2b1f      	cmp	r3, #31
    d182:	dd00      	ble.n	d186 <__aeabi_dadd+0xce>
    d184:	e0d2      	b.n	d32c <__aeabi_dadd+0x274>
    d186:	2220      	movs	r2, #32
    d188:	003c      	movs	r4, r7
    d18a:	1ad2      	subs	r2, r2, r3
    d18c:	409d      	lsls	r5, r3
    d18e:	40d4      	lsrs	r4, r2
    d190:	409f      	lsls	r7, r3
    d192:	4325      	orrs	r5, r4
    d194:	429e      	cmp	r6, r3
    d196:	dd00      	ble.n	d19a <__aeabi_dadd+0xe2>
    d198:	e0c4      	b.n	d324 <__aeabi_dadd+0x26c>
    d19a:	1b9e      	subs	r6, r3, r6
    d19c:	1c73      	adds	r3, r6, #1
    d19e:	2b1f      	cmp	r3, #31
    d1a0:	dd00      	ble.n	d1a4 <__aeabi_dadd+0xec>
    d1a2:	e0f1      	b.n	d388 <__aeabi_dadd+0x2d0>
    d1a4:	2220      	movs	r2, #32
    d1a6:	0038      	movs	r0, r7
    d1a8:	0029      	movs	r1, r5
    d1aa:	1ad2      	subs	r2, r2, r3
    d1ac:	40d8      	lsrs	r0, r3
    d1ae:	4091      	lsls	r1, r2
    d1b0:	4097      	lsls	r7, r2
    d1b2:	002c      	movs	r4, r5
    d1b4:	4301      	orrs	r1, r0
    d1b6:	1e78      	subs	r0, r7, #1
    d1b8:	4187      	sbcs	r7, r0
    d1ba:	40dc      	lsrs	r4, r3
    d1bc:	2600      	movs	r6, #0
    d1be:	430f      	orrs	r7, r1
    d1c0:	077b      	lsls	r3, r7, #29
    d1c2:	d009      	beq.n	d1d8 <__aeabi_dadd+0x120>
    d1c4:	230f      	movs	r3, #15
    d1c6:	403b      	ands	r3, r7
    d1c8:	2b04      	cmp	r3, #4
    d1ca:	d005      	beq.n	d1d8 <__aeabi_dadd+0x120>
    d1cc:	1d3b      	adds	r3, r7, #4
    d1ce:	42bb      	cmp	r3, r7
    d1d0:	41bf      	sbcs	r7, r7
    d1d2:	427f      	negs	r7, r7
    d1d4:	19e4      	adds	r4, r4, r7
    d1d6:	001f      	movs	r7, r3
    d1d8:	0223      	lsls	r3, r4, #8
    d1da:	d52c      	bpl.n	d236 <__aeabi_dadd+0x17e>
    d1dc:	4b96      	ldr	r3, [pc, #600]	; (d438 <__aeabi_dadd+0x380>)
    d1de:	3601      	adds	r6, #1
    d1e0:	429e      	cmp	r6, r3
    d1e2:	d100      	bne.n	d1e6 <__aeabi_dadd+0x12e>
    d1e4:	e09a      	b.n	d31c <__aeabi_dadd+0x264>
    d1e6:	4645      	mov	r5, r8
    d1e8:	4b94      	ldr	r3, [pc, #592]	; (d43c <__aeabi_dadd+0x384>)
    d1ea:	08ff      	lsrs	r7, r7, #3
    d1ec:	401c      	ands	r4, r3
    d1ee:	0760      	lsls	r0, r4, #29
    d1f0:	0576      	lsls	r6, r6, #21
    d1f2:	0264      	lsls	r4, r4, #9
    d1f4:	4307      	orrs	r7, r0
    d1f6:	0b24      	lsrs	r4, r4, #12
    d1f8:	0d76      	lsrs	r6, r6, #21
    d1fa:	2100      	movs	r1, #0
    d1fc:	0324      	lsls	r4, r4, #12
    d1fe:	0b23      	lsrs	r3, r4, #12
    d200:	0d0c      	lsrs	r4, r1, #20
    d202:	4a8f      	ldr	r2, [pc, #572]	; (d440 <__aeabi_dadd+0x388>)
    d204:	0524      	lsls	r4, r4, #20
    d206:	431c      	orrs	r4, r3
    d208:	4014      	ands	r4, r2
    d20a:	0533      	lsls	r3, r6, #20
    d20c:	4323      	orrs	r3, r4
    d20e:	005b      	lsls	r3, r3, #1
    d210:	07ed      	lsls	r5, r5, #31
    d212:	085b      	lsrs	r3, r3, #1
    d214:	432b      	orrs	r3, r5
    d216:	0038      	movs	r0, r7
    d218:	0019      	movs	r1, r3
    d21a:	bc3c      	pop	{r2, r3, r4, r5}
    d21c:	4690      	mov	r8, r2
    d21e:	4699      	mov	r9, r3
    d220:	46a2      	mov	sl, r4
    d222:	46ab      	mov	fp, r5
    d224:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d226:	4664      	mov	r4, ip
    d228:	4304      	orrs	r4, r0
    d22a:	d100      	bne.n	d22e <__aeabi_dadd+0x176>
    d22c:	e211      	b.n	d652 <__aeabi_dadd+0x59a>
    d22e:	0004      	movs	r4, r0
    d230:	4667      	mov	r7, ip
    d232:	077b      	lsls	r3, r7, #29
    d234:	d1c6      	bne.n	d1c4 <__aeabi_dadd+0x10c>
    d236:	4645      	mov	r5, r8
    d238:	0760      	lsls	r0, r4, #29
    d23a:	08ff      	lsrs	r7, r7, #3
    d23c:	4307      	orrs	r7, r0
    d23e:	08e4      	lsrs	r4, r4, #3
    d240:	4b7d      	ldr	r3, [pc, #500]	; (d438 <__aeabi_dadd+0x380>)
    d242:	429e      	cmp	r6, r3
    d244:	d030      	beq.n	d2a8 <__aeabi_dadd+0x1f0>
    d246:	0324      	lsls	r4, r4, #12
    d248:	0576      	lsls	r6, r6, #21
    d24a:	0b24      	lsrs	r4, r4, #12
    d24c:	0d76      	lsrs	r6, r6, #21
    d24e:	e7d4      	b.n	d1fa <__aeabi_dadd+0x142>
    d250:	1a33      	subs	r3, r6, r0
    d252:	469a      	mov	sl, r3
    d254:	2b00      	cmp	r3, #0
    d256:	dd78      	ble.n	d34a <__aeabi_dadd+0x292>
    d258:	2800      	cmp	r0, #0
    d25a:	d031      	beq.n	d2c0 <__aeabi_dadd+0x208>
    d25c:	4876      	ldr	r0, [pc, #472]	; (d438 <__aeabi_dadd+0x380>)
    d25e:	4286      	cmp	r6, r0
    d260:	d0ae      	beq.n	d1c0 <__aeabi_dadd+0x108>
    d262:	2080      	movs	r0, #128	; 0x80
    d264:	0400      	lsls	r0, r0, #16
    d266:	4301      	orrs	r1, r0
    d268:	4653      	mov	r3, sl
    d26a:	2b38      	cmp	r3, #56	; 0x38
    d26c:	dc00      	bgt.n	d270 <__aeabi_dadd+0x1b8>
    d26e:	e0e9      	b.n	d444 <__aeabi_dadd+0x38c>
    d270:	430a      	orrs	r2, r1
    d272:	1e51      	subs	r1, r2, #1
    d274:	418a      	sbcs	r2, r1
    d276:	2100      	movs	r1, #0
    d278:	19d2      	adds	r2, r2, r7
    d27a:	42ba      	cmp	r2, r7
    d27c:	41bf      	sbcs	r7, r7
    d27e:	1909      	adds	r1, r1, r4
    d280:	427c      	negs	r4, r7
    d282:	0017      	movs	r7, r2
    d284:	190c      	adds	r4, r1, r4
    d286:	0223      	lsls	r3, r4, #8
    d288:	d5d3      	bpl.n	d232 <__aeabi_dadd+0x17a>
    d28a:	4b6b      	ldr	r3, [pc, #428]	; (d438 <__aeabi_dadd+0x380>)
    d28c:	3601      	adds	r6, #1
    d28e:	429e      	cmp	r6, r3
    d290:	d100      	bne.n	d294 <__aeabi_dadd+0x1dc>
    d292:	e13a      	b.n	d50a <__aeabi_dadd+0x452>
    d294:	2001      	movs	r0, #1
    d296:	4b69      	ldr	r3, [pc, #420]	; (d43c <__aeabi_dadd+0x384>)
    d298:	401c      	ands	r4, r3
    d29a:	087b      	lsrs	r3, r7, #1
    d29c:	4007      	ands	r7, r0
    d29e:	431f      	orrs	r7, r3
    d2a0:	07e0      	lsls	r0, r4, #31
    d2a2:	4307      	orrs	r7, r0
    d2a4:	0864      	lsrs	r4, r4, #1
    d2a6:	e78b      	b.n	d1c0 <__aeabi_dadd+0x108>
    d2a8:	0023      	movs	r3, r4
    d2aa:	433b      	orrs	r3, r7
    d2ac:	d100      	bne.n	d2b0 <__aeabi_dadd+0x1f8>
    d2ae:	e1cb      	b.n	d648 <__aeabi_dadd+0x590>
    d2b0:	2280      	movs	r2, #128	; 0x80
    d2b2:	0312      	lsls	r2, r2, #12
    d2b4:	4314      	orrs	r4, r2
    d2b6:	0324      	lsls	r4, r4, #12
    d2b8:	0b24      	lsrs	r4, r4, #12
    d2ba:	e79e      	b.n	d1fa <__aeabi_dadd+0x142>
    d2bc:	002e      	movs	r6, r5
    d2be:	e77f      	b.n	d1c0 <__aeabi_dadd+0x108>
    d2c0:	0008      	movs	r0, r1
    d2c2:	4310      	orrs	r0, r2
    d2c4:	d100      	bne.n	d2c8 <__aeabi_dadd+0x210>
    d2c6:	e0b4      	b.n	d432 <__aeabi_dadd+0x37a>
    d2c8:	1e58      	subs	r0, r3, #1
    d2ca:	2800      	cmp	r0, #0
    d2cc:	d000      	beq.n	d2d0 <__aeabi_dadd+0x218>
    d2ce:	e0de      	b.n	d48e <__aeabi_dadd+0x3d6>
    d2d0:	18ba      	adds	r2, r7, r2
    d2d2:	42ba      	cmp	r2, r7
    d2d4:	419b      	sbcs	r3, r3
    d2d6:	1864      	adds	r4, r4, r1
    d2d8:	425b      	negs	r3, r3
    d2da:	18e4      	adds	r4, r4, r3
    d2dc:	0017      	movs	r7, r2
    d2de:	2601      	movs	r6, #1
    d2e0:	0223      	lsls	r3, r4, #8
    d2e2:	d5a6      	bpl.n	d232 <__aeabi_dadd+0x17a>
    d2e4:	2602      	movs	r6, #2
    d2e6:	e7d5      	b.n	d294 <__aeabi_dadd+0x1dc>
    d2e8:	2d00      	cmp	r5, #0
    d2ea:	d16e      	bne.n	d3ca <__aeabi_dadd+0x312>
    d2ec:	1c70      	adds	r0, r6, #1
    d2ee:	0540      	lsls	r0, r0, #21
    d2f0:	0d40      	lsrs	r0, r0, #21
    d2f2:	2801      	cmp	r0, #1
    d2f4:	dc00      	bgt.n	d2f8 <__aeabi_dadd+0x240>
    d2f6:	e0f9      	b.n	d4ec <__aeabi_dadd+0x434>
    d2f8:	1ab8      	subs	r0, r7, r2
    d2fa:	4684      	mov	ip, r0
    d2fc:	4287      	cmp	r7, r0
    d2fe:	4180      	sbcs	r0, r0
    d300:	1ae5      	subs	r5, r4, r3
    d302:	4240      	negs	r0, r0
    d304:	1a2d      	subs	r5, r5, r0
    d306:	0228      	lsls	r0, r5, #8
    d308:	d400      	bmi.n	d30c <__aeabi_dadd+0x254>
    d30a:	e089      	b.n	d420 <__aeabi_dadd+0x368>
    d30c:	1bd7      	subs	r7, r2, r7
    d30e:	42ba      	cmp	r2, r7
    d310:	4192      	sbcs	r2, r2
    d312:	1b1c      	subs	r4, r3, r4
    d314:	4252      	negs	r2, r2
    d316:	1aa5      	subs	r5, r4, r2
    d318:	46d8      	mov	r8, fp
    d31a:	e729      	b.n	d170 <__aeabi_dadd+0xb8>
    d31c:	4645      	mov	r5, r8
    d31e:	2400      	movs	r4, #0
    d320:	2700      	movs	r7, #0
    d322:	e76a      	b.n	d1fa <__aeabi_dadd+0x142>
    d324:	4c45      	ldr	r4, [pc, #276]	; (d43c <__aeabi_dadd+0x384>)
    d326:	1af6      	subs	r6, r6, r3
    d328:	402c      	ands	r4, r5
    d32a:	e749      	b.n	d1c0 <__aeabi_dadd+0x108>
    d32c:	003d      	movs	r5, r7
    d32e:	3828      	subs	r0, #40	; 0x28
    d330:	4085      	lsls	r5, r0
    d332:	2700      	movs	r7, #0
    d334:	e72e      	b.n	d194 <__aeabi_dadd+0xdc>
    d336:	0038      	movs	r0, r7
    d338:	f001 fb04 	bl	e944 <__clzsi2>
    d33c:	3020      	adds	r0, #32
    d33e:	e71d      	b.n	d17c <__aeabi_dadd+0xc4>
    d340:	430a      	orrs	r2, r1
    d342:	1e51      	subs	r1, r2, #1
    d344:	418a      	sbcs	r2, r1
    d346:	2100      	movs	r1, #0
    d348:	e707      	b.n	d15a <__aeabi_dadd+0xa2>
    d34a:	2b00      	cmp	r3, #0
    d34c:	d000      	beq.n	d350 <__aeabi_dadd+0x298>
    d34e:	e0f3      	b.n	d538 <__aeabi_dadd+0x480>
    d350:	1c70      	adds	r0, r6, #1
    d352:	0543      	lsls	r3, r0, #21
    d354:	0d5b      	lsrs	r3, r3, #21
    d356:	2b01      	cmp	r3, #1
    d358:	dc00      	bgt.n	d35c <__aeabi_dadd+0x2a4>
    d35a:	e0ad      	b.n	d4b8 <__aeabi_dadd+0x400>
    d35c:	4b36      	ldr	r3, [pc, #216]	; (d438 <__aeabi_dadd+0x380>)
    d35e:	4298      	cmp	r0, r3
    d360:	d100      	bne.n	d364 <__aeabi_dadd+0x2ac>
    d362:	e0d1      	b.n	d508 <__aeabi_dadd+0x450>
    d364:	18ba      	adds	r2, r7, r2
    d366:	42ba      	cmp	r2, r7
    d368:	41bf      	sbcs	r7, r7
    d36a:	1864      	adds	r4, r4, r1
    d36c:	427f      	negs	r7, r7
    d36e:	19e4      	adds	r4, r4, r7
    d370:	07e7      	lsls	r7, r4, #31
    d372:	0852      	lsrs	r2, r2, #1
    d374:	4317      	orrs	r7, r2
    d376:	0864      	lsrs	r4, r4, #1
    d378:	0006      	movs	r6, r0
    d37a:	e721      	b.n	d1c0 <__aeabi_dadd+0x108>
    d37c:	482e      	ldr	r0, [pc, #184]	; (d438 <__aeabi_dadd+0x380>)
    d37e:	4285      	cmp	r5, r0
    d380:	d100      	bne.n	d384 <__aeabi_dadd+0x2cc>
    d382:	e093      	b.n	d4ac <__aeabi_dadd+0x3f4>
    d384:	001d      	movs	r5, r3
    d386:	e6d0      	b.n	d12a <__aeabi_dadd+0x72>
    d388:	0029      	movs	r1, r5
    d38a:	3e1f      	subs	r6, #31
    d38c:	40f1      	lsrs	r1, r6
    d38e:	2b20      	cmp	r3, #32
    d390:	d100      	bne.n	d394 <__aeabi_dadd+0x2dc>
    d392:	e08d      	b.n	d4b0 <__aeabi_dadd+0x3f8>
    d394:	2240      	movs	r2, #64	; 0x40
    d396:	1ad3      	subs	r3, r2, r3
    d398:	409d      	lsls	r5, r3
    d39a:	432f      	orrs	r7, r5
    d39c:	1e7d      	subs	r5, r7, #1
    d39e:	41af      	sbcs	r7, r5
    d3a0:	2400      	movs	r4, #0
    d3a2:	430f      	orrs	r7, r1
    d3a4:	2600      	movs	r6, #0
    d3a6:	e744      	b.n	d232 <__aeabi_dadd+0x17a>
    d3a8:	002b      	movs	r3, r5
    d3aa:	0008      	movs	r0, r1
    d3ac:	3b20      	subs	r3, #32
    d3ae:	40d8      	lsrs	r0, r3
    d3b0:	0003      	movs	r3, r0
    d3b2:	2d20      	cmp	r5, #32
    d3b4:	d100      	bne.n	d3b8 <__aeabi_dadd+0x300>
    d3b6:	e07d      	b.n	d4b4 <__aeabi_dadd+0x3fc>
    d3b8:	2040      	movs	r0, #64	; 0x40
    d3ba:	1b45      	subs	r5, r0, r5
    d3bc:	40a9      	lsls	r1, r5
    d3be:	430a      	orrs	r2, r1
    d3c0:	1e51      	subs	r1, r2, #1
    d3c2:	418a      	sbcs	r2, r1
    d3c4:	2100      	movs	r1, #0
    d3c6:	431a      	orrs	r2, r3
    d3c8:	e6c7      	b.n	d15a <__aeabi_dadd+0xa2>
    d3ca:	2e00      	cmp	r6, #0
    d3cc:	d050      	beq.n	d470 <__aeabi_dadd+0x3b8>
    d3ce:	4e1a      	ldr	r6, [pc, #104]	; (d438 <__aeabi_dadd+0x380>)
    d3d0:	42b0      	cmp	r0, r6
    d3d2:	d057      	beq.n	d484 <__aeabi_dadd+0x3cc>
    d3d4:	2680      	movs	r6, #128	; 0x80
    d3d6:	426b      	negs	r3, r5
    d3d8:	4699      	mov	r9, r3
    d3da:	0436      	lsls	r6, r6, #16
    d3dc:	4334      	orrs	r4, r6
    d3de:	464b      	mov	r3, r9
    d3e0:	2b38      	cmp	r3, #56	; 0x38
    d3e2:	dd00      	ble.n	d3e6 <__aeabi_dadd+0x32e>
    d3e4:	e0d6      	b.n	d594 <__aeabi_dadd+0x4dc>
    d3e6:	2b1f      	cmp	r3, #31
    d3e8:	dd00      	ble.n	d3ec <__aeabi_dadd+0x334>
    d3ea:	e135      	b.n	d658 <__aeabi_dadd+0x5a0>
    d3ec:	2620      	movs	r6, #32
    d3ee:	1af5      	subs	r5, r6, r3
    d3f0:	0026      	movs	r6, r4
    d3f2:	40ae      	lsls	r6, r5
    d3f4:	46b2      	mov	sl, r6
    d3f6:	003e      	movs	r6, r7
    d3f8:	40de      	lsrs	r6, r3
    d3fa:	46ac      	mov	ip, r5
    d3fc:	0035      	movs	r5, r6
    d3fe:	4656      	mov	r6, sl
    d400:	432e      	orrs	r6, r5
    d402:	4665      	mov	r5, ip
    d404:	40af      	lsls	r7, r5
    d406:	1e7d      	subs	r5, r7, #1
    d408:	41af      	sbcs	r7, r5
    d40a:	40dc      	lsrs	r4, r3
    d40c:	4337      	orrs	r7, r6
    d40e:	1bd7      	subs	r7, r2, r7
    d410:	42ba      	cmp	r2, r7
    d412:	4192      	sbcs	r2, r2
    d414:	1b0c      	subs	r4, r1, r4
    d416:	4252      	negs	r2, r2
    d418:	1aa4      	subs	r4, r4, r2
    d41a:	0006      	movs	r6, r0
    d41c:	46d8      	mov	r8, fp
    d41e:	e6a3      	b.n	d168 <__aeabi_dadd+0xb0>
    d420:	4664      	mov	r4, ip
    d422:	4667      	mov	r7, ip
    d424:	432c      	orrs	r4, r5
    d426:	d000      	beq.n	d42a <__aeabi_dadd+0x372>
    d428:	e6a2      	b.n	d170 <__aeabi_dadd+0xb8>
    d42a:	2500      	movs	r5, #0
    d42c:	2600      	movs	r6, #0
    d42e:	2700      	movs	r7, #0
    d430:	e706      	b.n	d240 <__aeabi_dadd+0x188>
    d432:	001e      	movs	r6, r3
    d434:	e6c4      	b.n	d1c0 <__aeabi_dadd+0x108>
    d436:	46c0      	nop			; (mov r8, r8)
    d438:	000007ff 	.word	0x000007ff
    d43c:	ff7fffff 	.word	0xff7fffff
    d440:	800fffff 	.word	0x800fffff
    d444:	2b1f      	cmp	r3, #31
    d446:	dc63      	bgt.n	d510 <__aeabi_dadd+0x458>
    d448:	2020      	movs	r0, #32
    d44a:	1ac3      	subs	r3, r0, r3
    d44c:	0008      	movs	r0, r1
    d44e:	4098      	lsls	r0, r3
    d450:	469c      	mov	ip, r3
    d452:	4683      	mov	fp, r0
    d454:	4653      	mov	r3, sl
    d456:	0010      	movs	r0, r2
    d458:	40d8      	lsrs	r0, r3
    d45a:	0003      	movs	r3, r0
    d45c:	4658      	mov	r0, fp
    d45e:	4318      	orrs	r0, r3
    d460:	4663      	mov	r3, ip
    d462:	409a      	lsls	r2, r3
    d464:	1e53      	subs	r3, r2, #1
    d466:	419a      	sbcs	r2, r3
    d468:	4653      	mov	r3, sl
    d46a:	4302      	orrs	r2, r0
    d46c:	40d9      	lsrs	r1, r3
    d46e:	e703      	b.n	d278 <__aeabi_dadd+0x1c0>
    d470:	0026      	movs	r6, r4
    d472:	433e      	orrs	r6, r7
    d474:	d006      	beq.n	d484 <__aeabi_dadd+0x3cc>
    d476:	43eb      	mvns	r3, r5
    d478:	4699      	mov	r9, r3
    d47a:	2b00      	cmp	r3, #0
    d47c:	d0c7      	beq.n	d40e <__aeabi_dadd+0x356>
    d47e:	4e94      	ldr	r6, [pc, #592]	; (d6d0 <__aeabi_dadd+0x618>)
    d480:	42b0      	cmp	r0, r6
    d482:	d1ac      	bne.n	d3de <__aeabi_dadd+0x326>
    d484:	000c      	movs	r4, r1
    d486:	0017      	movs	r7, r2
    d488:	0006      	movs	r6, r0
    d48a:	46d8      	mov	r8, fp
    d48c:	e698      	b.n	d1c0 <__aeabi_dadd+0x108>
    d48e:	4b90      	ldr	r3, [pc, #576]	; (d6d0 <__aeabi_dadd+0x618>)
    d490:	459a      	cmp	sl, r3
    d492:	d00b      	beq.n	d4ac <__aeabi_dadd+0x3f4>
    d494:	4682      	mov	sl, r0
    d496:	e6e7      	b.n	d268 <__aeabi_dadd+0x1b0>
    d498:	2800      	cmp	r0, #0
    d49a:	d000      	beq.n	d49e <__aeabi_dadd+0x3e6>
    d49c:	e09e      	b.n	d5dc <__aeabi_dadd+0x524>
    d49e:	0018      	movs	r0, r3
    d4a0:	4310      	orrs	r0, r2
    d4a2:	d100      	bne.n	d4a6 <__aeabi_dadd+0x3ee>
    d4a4:	e0e9      	b.n	d67a <__aeabi_dadd+0x5c2>
    d4a6:	001c      	movs	r4, r3
    d4a8:	0017      	movs	r7, r2
    d4aa:	46d8      	mov	r8, fp
    d4ac:	4e88      	ldr	r6, [pc, #544]	; (d6d0 <__aeabi_dadd+0x618>)
    d4ae:	e687      	b.n	d1c0 <__aeabi_dadd+0x108>
    d4b0:	2500      	movs	r5, #0
    d4b2:	e772      	b.n	d39a <__aeabi_dadd+0x2e2>
    d4b4:	2100      	movs	r1, #0
    d4b6:	e782      	b.n	d3be <__aeabi_dadd+0x306>
    d4b8:	0023      	movs	r3, r4
    d4ba:	433b      	orrs	r3, r7
    d4bc:	2e00      	cmp	r6, #0
    d4be:	d000      	beq.n	d4c2 <__aeabi_dadd+0x40a>
    d4c0:	e0ab      	b.n	d61a <__aeabi_dadd+0x562>
    d4c2:	2b00      	cmp	r3, #0
    d4c4:	d100      	bne.n	d4c8 <__aeabi_dadd+0x410>
    d4c6:	e0e7      	b.n	d698 <__aeabi_dadd+0x5e0>
    d4c8:	000b      	movs	r3, r1
    d4ca:	4313      	orrs	r3, r2
    d4cc:	d100      	bne.n	d4d0 <__aeabi_dadd+0x418>
    d4ce:	e677      	b.n	d1c0 <__aeabi_dadd+0x108>
    d4d0:	18ba      	adds	r2, r7, r2
    d4d2:	42ba      	cmp	r2, r7
    d4d4:	41bf      	sbcs	r7, r7
    d4d6:	1864      	adds	r4, r4, r1
    d4d8:	427f      	negs	r7, r7
    d4da:	19e4      	adds	r4, r4, r7
    d4dc:	0223      	lsls	r3, r4, #8
    d4de:	d400      	bmi.n	d4e2 <__aeabi_dadd+0x42a>
    d4e0:	e0f2      	b.n	d6c8 <__aeabi_dadd+0x610>
    d4e2:	4b7c      	ldr	r3, [pc, #496]	; (d6d4 <__aeabi_dadd+0x61c>)
    d4e4:	0017      	movs	r7, r2
    d4e6:	401c      	ands	r4, r3
    d4e8:	0006      	movs	r6, r0
    d4ea:	e669      	b.n	d1c0 <__aeabi_dadd+0x108>
    d4ec:	0020      	movs	r0, r4
    d4ee:	4338      	orrs	r0, r7
    d4f0:	2e00      	cmp	r6, #0
    d4f2:	d1d1      	bne.n	d498 <__aeabi_dadd+0x3e0>
    d4f4:	2800      	cmp	r0, #0
    d4f6:	d15b      	bne.n	d5b0 <__aeabi_dadd+0x4f8>
    d4f8:	001c      	movs	r4, r3
    d4fa:	4314      	orrs	r4, r2
    d4fc:	d100      	bne.n	d500 <__aeabi_dadd+0x448>
    d4fe:	e0a8      	b.n	d652 <__aeabi_dadd+0x59a>
    d500:	001c      	movs	r4, r3
    d502:	0017      	movs	r7, r2
    d504:	46d8      	mov	r8, fp
    d506:	e65b      	b.n	d1c0 <__aeabi_dadd+0x108>
    d508:	0006      	movs	r6, r0
    d50a:	2400      	movs	r4, #0
    d50c:	2700      	movs	r7, #0
    d50e:	e697      	b.n	d240 <__aeabi_dadd+0x188>
    d510:	4650      	mov	r0, sl
    d512:	000b      	movs	r3, r1
    d514:	3820      	subs	r0, #32
    d516:	40c3      	lsrs	r3, r0
    d518:	4699      	mov	r9, r3
    d51a:	4653      	mov	r3, sl
    d51c:	2b20      	cmp	r3, #32
    d51e:	d100      	bne.n	d522 <__aeabi_dadd+0x46a>
    d520:	e095      	b.n	d64e <__aeabi_dadd+0x596>
    d522:	2340      	movs	r3, #64	; 0x40
    d524:	4650      	mov	r0, sl
    d526:	1a1b      	subs	r3, r3, r0
    d528:	4099      	lsls	r1, r3
    d52a:	430a      	orrs	r2, r1
    d52c:	1e51      	subs	r1, r2, #1
    d52e:	418a      	sbcs	r2, r1
    d530:	464b      	mov	r3, r9
    d532:	2100      	movs	r1, #0
    d534:	431a      	orrs	r2, r3
    d536:	e69f      	b.n	d278 <__aeabi_dadd+0x1c0>
    d538:	2e00      	cmp	r6, #0
    d53a:	d130      	bne.n	d59e <__aeabi_dadd+0x4e6>
    d53c:	0026      	movs	r6, r4
    d53e:	433e      	orrs	r6, r7
    d540:	d067      	beq.n	d612 <__aeabi_dadd+0x55a>
    d542:	43db      	mvns	r3, r3
    d544:	469a      	mov	sl, r3
    d546:	2b00      	cmp	r3, #0
    d548:	d01c      	beq.n	d584 <__aeabi_dadd+0x4cc>
    d54a:	4e61      	ldr	r6, [pc, #388]	; (d6d0 <__aeabi_dadd+0x618>)
    d54c:	42b0      	cmp	r0, r6
    d54e:	d060      	beq.n	d612 <__aeabi_dadd+0x55a>
    d550:	4653      	mov	r3, sl
    d552:	2b38      	cmp	r3, #56	; 0x38
    d554:	dd00      	ble.n	d558 <__aeabi_dadd+0x4a0>
    d556:	e096      	b.n	d686 <__aeabi_dadd+0x5ce>
    d558:	2b1f      	cmp	r3, #31
    d55a:	dd00      	ble.n	d55e <__aeabi_dadd+0x4a6>
    d55c:	e09f      	b.n	d69e <__aeabi_dadd+0x5e6>
    d55e:	2620      	movs	r6, #32
    d560:	1af3      	subs	r3, r6, r3
    d562:	0026      	movs	r6, r4
    d564:	409e      	lsls	r6, r3
    d566:	469c      	mov	ip, r3
    d568:	46b3      	mov	fp, r6
    d56a:	4653      	mov	r3, sl
    d56c:	003e      	movs	r6, r7
    d56e:	40de      	lsrs	r6, r3
    d570:	0033      	movs	r3, r6
    d572:	465e      	mov	r6, fp
    d574:	431e      	orrs	r6, r3
    d576:	4663      	mov	r3, ip
    d578:	409f      	lsls	r7, r3
    d57a:	1e7b      	subs	r3, r7, #1
    d57c:	419f      	sbcs	r7, r3
    d57e:	4653      	mov	r3, sl
    d580:	40dc      	lsrs	r4, r3
    d582:	4337      	orrs	r7, r6
    d584:	18bf      	adds	r7, r7, r2
    d586:	4297      	cmp	r7, r2
    d588:	4192      	sbcs	r2, r2
    d58a:	1864      	adds	r4, r4, r1
    d58c:	4252      	negs	r2, r2
    d58e:	18a4      	adds	r4, r4, r2
    d590:	0006      	movs	r6, r0
    d592:	e678      	b.n	d286 <__aeabi_dadd+0x1ce>
    d594:	4327      	orrs	r7, r4
    d596:	1e7c      	subs	r4, r7, #1
    d598:	41a7      	sbcs	r7, r4
    d59a:	2400      	movs	r4, #0
    d59c:	e737      	b.n	d40e <__aeabi_dadd+0x356>
    d59e:	4e4c      	ldr	r6, [pc, #304]	; (d6d0 <__aeabi_dadd+0x618>)
    d5a0:	42b0      	cmp	r0, r6
    d5a2:	d036      	beq.n	d612 <__aeabi_dadd+0x55a>
    d5a4:	2680      	movs	r6, #128	; 0x80
    d5a6:	425b      	negs	r3, r3
    d5a8:	0436      	lsls	r6, r6, #16
    d5aa:	469a      	mov	sl, r3
    d5ac:	4334      	orrs	r4, r6
    d5ae:	e7cf      	b.n	d550 <__aeabi_dadd+0x498>
    d5b0:	0018      	movs	r0, r3
    d5b2:	4310      	orrs	r0, r2
    d5b4:	d100      	bne.n	d5b8 <__aeabi_dadd+0x500>
    d5b6:	e603      	b.n	d1c0 <__aeabi_dadd+0x108>
    d5b8:	1ab8      	subs	r0, r7, r2
    d5ba:	4684      	mov	ip, r0
    d5bc:	4567      	cmp	r7, ip
    d5be:	41ad      	sbcs	r5, r5
    d5c0:	1ae0      	subs	r0, r4, r3
    d5c2:	426d      	negs	r5, r5
    d5c4:	1b40      	subs	r0, r0, r5
    d5c6:	0205      	lsls	r5, r0, #8
    d5c8:	d400      	bmi.n	d5cc <__aeabi_dadd+0x514>
    d5ca:	e62c      	b.n	d226 <__aeabi_dadd+0x16e>
    d5cc:	1bd7      	subs	r7, r2, r7
    d5ce:	42ba      	cmp	r2, r7
    d5d0:	4192      	sbcs	r2, r2
    d5d2:	1b1c      	subs	r4, r3, r4
    d5d4:	4252      	negs	r2, r2
    d5d6:	1aa4      	subs	r4, r4, r2
    d5d8:	46d8      	mov	r8, fp
    d5da:	e5f1      	b.n	d1c0 <__aeabi_dadd+0x108>
    d5dc:	0018      	movs	r0, r3
    d5de:	4310      	orrs	r0, r2
    d5e0:	d100      	bne.n	d5e4 <__aeabi_dadd+0x52c>
    d5e2:	e763      	b.n	d4ac <__aeabi_dadd+0x3f4>
    d5e4:	08f8      	lsrs	r0, r7, #3
    d5e6:	0767      	lsls	r7, r4, #29
    d5e8:	4307      	orrs	r7, r0
    d5ea:	2080      	movs	r0, #128	; 0x80
    d5ec:	08e4      	lsrs	r4, r4, #3
    d5ee:	0300      	lsls	r0, r0, #12
    d5f0:	4204      	tst	r4, r0
    d5f2:	d008      	beq.n	d606 <__aeabi_dadd+0x54e>
    d5f4:	08dd      	lsrs	r5, r3, #3
    d5f6:	4205      	tst	r5, r0
    d5f8:	d105      	bne.n	d606 <__aeabi_dadd+0x54e>
    d5fa:	08d2      	lsrs	r2, r2, #3
    d5fc:	0759      	lsls	r1, r3, #29
    d5fe:	4311      	orrs	r1, r2
    d600:	000f      	movs	r7, r1
    d602:	002c      	movs	r4, r5
    d604:	46d8      	mov	r8, fp
    d606:	0f7b      	lsrs	r3, r7, #29
    d608:	00e4      	lsls	r4, r4, #3
    d60a:	431c      	orrs	r4, r3
    d60c:	00ff      	lsls	r7, r7, #3
    d60e:	4e30      	ldr	r6, [pc, #192]	; (d6d0 <__aeabi_dadd+0x618>)
    d610:	e5d6      	b.n	d1c0 <__aeabi_dadd+0x108>
    d612:	000c      	movs	r4, r1
    d614:	0017      	movs	r7, r2
    d616:	0006      	movs	r6, r0
    d618:	e5d2      	b.n	d1c0 <__aeabi_dadd+0x108>
    d61a:	2b00      	cmp	r3, #0
    d61c:	d038      	beq.n	d690 <__aeabi_dadd+0x5d8>
    d61e:	000b      	movs	r3, r1
    d620:	4313      	orrs	r3, r2
    d622:	d100      	bne.n	d626 <__aeabi_dadd+0x56e>
    d624:	e742      	b.n	d4ac <__aeabi_dadd+0x3f4>
    d626:	08f8      	lsrs	r0, r7, #3
    d628:	0767      	lsls	r7, r4, #29
    d62a:	4307      	orrs	r7, r0
    d62c:	2080      	movs	r0, #128	; 0x80
    d62e:	08e4      	lsrs	r4, r4, #3
    d630:	0300      	lsls	r0, r0, #12
    d632:	4204      	tst	r4, r0
    d634:	d0e7      	beq.n	d606 <__aeabi_dadd+0x54e>
    d636:	08cb      	lsrs	r3, r1, #3
    d638:	4203      	tst	r3, r0
    d63a:	d1e4      	bne.n	d606 <__aeabi_dadd+0x54e>
    d63c:	08d2      	lsrs	r2, r2, #3
    d63e:	0749      	lsls	r1, r1, #29
    d640:	4311      	orrs	r1, r2
    d642:	000f      	movs	r7, r1
    d644:	001c      	movs	r4, r3
    d646:	e7de      	b.n	d606 <__aeabi_dadd+0x54e>
    d648:	2700      	movs	r7, #0
    d64a:	2400      	movs	r4, #0
    d64c:	e5d5      	b.n	d1fa <__aeabi_dadd+0x142>
    d64e:	2100      	movs	r1, #0
    d650:	e76b      	b.n	d52a <__aeabi_dadd+0x472>
    d652:	2500      	movs	r5, #0
    d654:	2700      	movs	r7, #0
    d656:	e5f3      	b.n	d240 <__aeabi_dadd+0x188>
    d658:	464e      	mov	r6, r9
    d65a:	0025      	movs	r5, r4
    d65c:	3e20      	subs	r6, #32
    d65e:	40f5      	lsrs	r5, r6
    d660:	464b      	mov	r3, r9
    d662:	002e      	movs	r6, r5
    d664:	2b20      	cmp	r3, #32
    d666:	d02d      	beq.n	d6c4 <__aeabi_dadd+0x60c>
    d668:	2540      	movs	r5, #64	; 0x40
    d66a:	1aed      	subs	r5, r5, r3
    d66c:	40ac      	lsls	r4, r5
    d66e:	4327      	orrs	r7, r4
    d670:	1e7c      	subs	r4, r7, #1
    d672:	41a7      	sbcs	r7, r4
    d674:	2400      	movs	r4, #0
    d676:	4337      	orrs	r7, r6
    d678:	e6c9      	b.n	d40e <__aeabi_dadd+0x356>
    d67a:	2480      	movs	r4, #128	; 0x80
    d67c:	2500      	movs	r5, #0
    d67e:	0324      	lsls	r4, r4, #12
    d680:	4e13      	ldr	r6, [pc, #76]	; (d6d0 <__aeabi_dadd+0x618>)
    d682:	2700      	movs	r7, #0
    d684:	e5dc      	b.n	d240 <__aeabi_dadd+0x188>
    d686:	4327      	orrs	r7, r4
    d688:	1e7c      	subs	r4, r7, #1
    d68a:	41a7      	sbcs	r7, r4
    d68c:	2400      	movs	r4, #0
    d68e:	e779      	b.n	d584 <__aeabi_dadd+0x4cc>
    d690:	000c      	movs	r4, r1
    d692:	0017      	movs	r7, r2
    d694:	4e0e      	ldr	r6, [pc, #56]	; (d6d0 <__aeabi_dadd+0x618>)
    d696:	e593      	b.n	d1c0 <__aeabi_dadd+0x108>
    d698:	000c      	movs	r4, r1
    d69a:	0017      	movs	r7, r2
    d69c:	e590      	b.n	d1c0 <__aeabi_dadd+0x108>
    d69e:	4656      	mov	r6, sl
    d6a0:	0023      	movs	r3, r4
    d6a2:	3e20      	subs	r6, #32
    d6a4:	40f3      	lsrs	r3, r6
    d6a6:	4699      	mov	r9, r3
    d6a8:	4653      	mov	r3, sl
    d6aa:	2b20      	cmp	r3, #32
    d6ac:	d00e      	beq.n	d6cc <__aeabi_dadd+0x614>
    d6ae:	2340      	movs	r3, #64	; 0x40
    d6b0:	4656      	mov	r6, sl
    d6b2:	1b9b      	subs	r3, r3, r6
    d6b4:	409c      	lsls	r4, r3
    d6b6:	4327      	orrs	r7, r4
    d6b8:	1e7c      	subs	r4, r7, #1
    d6ba:	41a7      	sbcs	r7, r4
    d6bc:	464b      	mov	r3, r9
    d6be:	2400      	movs	r4, #0
    d6c0:	431f      	orrs	r7, r3
    d6c2:	e75f      	b.n	d584 <__aeabi_dadd+0x4cc>
    d6c4:	2400      	movs	r4, #0
    d6c6:	e7d2      	b.n	d66e <__aeabi_dadd+0x5b6>
    d6c8:	0017      	movs	r7, r2
    d6ca:	e5b2      	b.n	d232 <__aeabi_dadd+0x17a>
    d6cc:	2400      	movs	r4, #0
    d6ce:	e7f2      	b.n	d6b6 <__aeabi_dadd+0x5fe>
    d6d0:	000007ff 	.word	0x000007ff
    d6d4:	ff7fffff 	.word	0xff7fffff

0000d6d8 <__aeabi_ddiv>:
    d6d8:	b5f0      	push	{r4, r5, r6, r7, lr}
    d6da:	4657      	mov	r7, sl
    d6dc:	4645      	mov	r5, r8
    d6de:	46de      	mov	lr, fp
    d6e0:	464e      	mov	r6, r9
    d6e2:	b5e0      	push	{r5, r6, r7, lr}
    d6e4:	004c      	lsls	r4, r1, #1
    d6e6:	030e      	lsls	r6, r1, #12
    d6e8:	b087      	sub	sp, #28
    d6ea:	4683      	mov	fp, r0
    d6ec:	4692      	mov	sl, r2
    d6ee:	001d      	movs	r5, r3
    d6f0:	4680      	mov	r8, r0
    d6f2:	0b36      	lsrs	r6, r6, #12
    d6f4:	0d64      	lsrs	r4, r4, #21
    d6f6:	0fcf      	lsrs	r7, r1, #31
    d6f8:	2c00      	cmp	r4, #0
    d6fa:	d04f      	beq.n	d79c <__aeabi_ddiv+0xc4>
    d6fc:	4b6f      	ldr	r3, [pc, #444]	; (d8bc <__aeabi_ddiv+0x1e4>)
    d6fe:	429c      	cmp	r4, r3
    d700:	d035      	beq.n	d76e <__aeabi_ddiv+0x96>
    d702:	2380      	movs	r3, #128	; 0x80
    d704:	0f42      	lsrs	r2, r0, #29
    d706:	041b      	lsls	r3, r3, #16
    d708:	00f6      	lsls	r6, r6, #3
    d70a:	4313      	orrs	r3, r2
    d70c:	4333      	orrs	r3, r6
    d70e:	4699      	mov	r9, r3
    d710:	00c3      	lsls	r3, r0, #3
    d712:	4698      	mov	r8, r3
    d714:	4b6a      	ldr	r3, [pc, #424]	; (d8c0 <__aeabi_ddiv+0x1e8>)
    d716:	2600      	movs	r6, #0
    d718:	469c      	mov	ip, r3
    d71a:	2300      	movs	r3, #0
    d71c:	4464      	add	r4, ip
    d71e:	9303      	str	r3, [sp, #12]
    d720:	032b      	lsls	r3, r5, #12
    d722:	0b1b      	lsrs	r3, r3, #12
    d724:	469b      	mov	fp, r3
    d726:	006b      	lsls	r3, r5, #1
    d728:	0fed      	lsrs	r5, r5, #31
    d72a:	4650      	mov	r0, sl
    d72c:	0d5b      	lsrs	r3, r3, #21
    d72e:	9501      	str	r5, [sp, #4]
    d730:	d05e      	beq.n	d7f0 <__aeabi_ddiv+0x118>
    d732:	4a62      	ldr	r2, [pc, #392]	; (d8bc <__aeabi_ddiv+0x1e4>)
    d734:	4293      	cmp	r3, r2
    d736:	d053      	beq.n	d7e0 <__aeabi_ddiv+0x108>
    d738:	465a      	mov	r2, fp
    d73a:	00d1      	lsls	r1, r2, #3
    d73c:	2280      	movs	r2, #128	; 0x80
    d73e:	0f40      	lsrs	r0, r0, #29
    d740:	0412      	lsls	r2, r2, #16
    d742:	4302      	orrs	r2, r0
    d744:	430a      	orrs	r2, r1
    d746:	4693      	mov	fp, r2
    d748:	4652      	mov	r2, sl
    d74a:	00d1      	lsls	r1, r2, #3
    d74c:	4a5c      	ldr	r2, [pc, #368]	; (d8c0 <__aeabi_ddiv+0x1e8>)
    d74e:	4694      	mov	ip, r2
    d750:	2200      	movs	r2, #0
    d752:	4463      	add	r3, ip
    d754:	0038      	movs	r0, r7
    d756:	4068      	eors	r0, r5
    d758:	4684      	mov	ip, r0
    d75a:	9002      	str	r0, [sp, #8]
    d75c:	1ae4      	subs	r4, r4, r3
    d75e:	4316      	orrs	r6, r2
    d760:	2e0f      	cmp	r6, #15
    d762:	d900      	bls.n	d766 <__aeabi_ddiv+0x8e>
    d764:	e0b4      	b.n	d8d0 <__aeabi_ddiv+0x1f8>
    d766:	4b57      	ldr	r3, [pc, #348]	; (d8c4 <__aeabi_ddiv+0x1ec>)
    d768:	00b6      	lsls	r6, r6, #2
    d76a:	599b      	ldr	r3, [r3, r6]
    d76c:	469f      	mov	pc, r3
    d76e:	0003      	movs	r3, r0
    d770:	4333      	orrs	r3, r6
    d772:	4699      	mov	r9, r3
    d774:	d16c      	bne.n	d850 <__aeabi_ddiv+0x178>
    d776:	2300      	movs	r3, #0
    d778:	4698      	mov	r8, r3
    d77a:	3302      	adds	r3, #2
    d77c:	2608      	movs	r6, #8
    d77e:	9303      	str	r3, [sp, #12]
    d780:	e7ce      	b.n	d720 <__aeabi_ddiv+0x48>
    d782:	46cb      	mov	fp, r9
    d784:	4641      	mov	r1, r8
    d786:	9a03      	ldr	r2, [sp, #12]
    d788:	9701      	str	r7, [sp, #4]
    d78a:	2a02      	cmp	r2, #2
    d78c:	d165      	bne.n	d85a <__aeabi_ddiv+0x182>
    d78e:	9b01      	ldr	r3, [sp, #4]
    d790:	4c4a      	ldr	r4, [pc, #296]	; (d8bc <__aeabi_ddiv+0x1e4>)
    d792:	469c      	mov	ip, r3
    d794:	2300      	movs	r3, #0
    d796:	2200      	movs	r2, #0
    d798:	4698      	mov	r8, r3
    d79a:	e06b      	b.n	d874 <__aeabi_ddiv+0x19c>
    d79c:	0003      	movs	r3, r0
    d79e:	4333      	orrs	r3, r6
    d7a0:	4699      	mov	r9, r3
    d7a2:	d04e      	beq.n	d842 <__aeabi_ddiv+0x16a>
    d7a4:	2e00      	cmp	r6, #0
    d7a6:	d100      	bne.n	d7aa <__aeabi_ddiv+0xd2>
    d7a8:	e1bc      	b.n	db24 <__aeabi_ddiv+0x44c>
    d7aa:	0030      	movs	r0, r6
    d7ac:	f001 f8ca 	bl	e944 <__clzsi2>
    d7b0:	0003      	movs	r3, r0
    d7b2:	3b0b      	subs	r3, #11
    d7b4:	2b1c      	cmp	r3, #28
    d7b6:	dd00      	ble.n	d7ba <__aeabi_ddiv+0xe2>
    d7b8:	e1ac      	b.n	db14 <__aeabi_ddiv+0x43c>
    d7ba:	221d      	movs	r2, #29
    d7bc:	1ad3      	subs	r3, r2, r3
    d7be:	465a      	mov	r2, fp
    d7c0:	0001      	movs	r1, r0
    d7c2:	40da      	lsrs	r2, r3
    d7c4:	3908      	subs	r1, #8
    d7c6:	408e      	lsls	r6, r1
    d7c8:	0013      	movs	r3, r2
    d7ca:	4333      	orrs	r3, r6
    d7cc:	4699      	mov	r9, r3
    d7ce:	465b      	mov	r3, fp
    d7d0:	408b      	lsls	r3, r1
    d7d2:	4698      	mov	r8, r3
    d7d4:	2300      	movs	r3, #0
    d7d6:	4c3c      	ldr	r4, [pc, #240]	; (d8c8 <__aeabi_ddiv+0x1f0>)
    d7d8:	2600      	movs	r6, #0
    d7da:	1a24      	subs	r4, r4, r0
    d7dc:	9303      	str	r3, [sp, #12]
    d7de:	e79f      	b.n	d720 <__aeabi_ddiv+0x48>
    d7e0:	4651      	mov	r1, sl
    d7e2:	465a      	mov	r2, fp
    d7e4:	4311      	orrs	r1, r2
    d7e6:	d129      	bne.n	d83c <__aeabi_ddiv+0x164>
    d7e8:	2200      	movs	r2, #0
    d7ea:	4693      	mov	fp, r2
    d7ec:	3202      	adds	r2, #2
    d7ee:	e7b1      	b.n	d754 <__aeabi_ddiv+0x7c>
    d7f0:	4659      	mov	r1, fp
    d7f2:	4301      	orrs	r1, r0
    d7f4:	d01e      	beq.n	d834 <__aeabi_ddiv+0x15c>
    d7f6:	465b      	mov	r3, fp
    d7f8:	2b00      	cmp	r3, #0
    d7fa:	d100      	bne.n	d7fe <__aeabi_ddiv+0x126>
    d7fc:	e19e      	b.n	db3c <__aeabi_ddiv+0x464>
    d7fe:	4658      	mov	r0, fp
    d800:	f001 f8a0 	bl	e944 <__clzsi2>
    d804:	0003      	movs	r3, r0
    d806:	3b0b      	subs	r3, #11
    d808:	2b1c      	cmp	r3, #28
    d80a:	dd00      	ble.n	d80e <__aeabi_ddiv+0x136>
    d80c:	e18f      	b.n	db2e <__aeabi_ddiv+0x456>
    d80e:	0002      	movs	r2, r0
    d810:	4659      	mov	r1, fp
    d812:	3a08      	subs	r2, #8
    d814:	4091      	lsls	r1, r2
    d816:	468b      	mov	fp, r1
    d818:	211d      	movs	r1, #29
    d81a:	1acb      	subs	r3, r1, r3
    d81c:	4651      	mov	r1, sl
    d81e:	40d9      	lsrs	r1, r3
    d820:	000b      	movs	r3, r1
    d822:	4659      	mov	r1, fp
    d824:	430b      	orrs	r3, r1
    d826:	4651      	mov	r1, sl
    d828:	469b      	mov	fp, r3
    d82a:	4091      	lsls	r1, r2
    d82c:	4b26      	ldr	r3, [pc, #152]	; (d8c8 <__aeabi_ddiv+0x1f0>)
    d82e:	2200      	movs	r2, #0
    d830:	1a1b      	subs	r3, r3, r0
    d832:	e78f      	b.n	d754 <__aeabi_ddiv+0x7c>
    d834:	2300      	movs	r3, #0
    d836:	2201      	movs	r2, #1
    d838:	469b      	mov	fp, r3
    d83a:	e78b      	b.n	d754 <__aeabi_ddiv+0x7c>
    d83c:	4651      	mov	r1, sl
    d83e:	2203      	movs	r2, #3
    d840:	e788      	b.n	d754 <__aeabi_ddiv+0x7c>
    d842:	2300      	movs	r3, #0
    d844:	4698      	mov	r8, r3
    d846:	3301      	adds	r3, #1
    d848:	2604      	movs	r6, #4
    d84a:	2400      	movs	r4, #0
    d84c:	9303      	str	r3, [sp, #12]
    d84e:	e767      	b.n	d720 <__aeabi_ddiv+0x48>
    d850:	2303      	movs	r3, #3
    d852:	46b1      	mov	r9, r6
    d854:	9303      	str	r3, [sp, #12]
    d856:	260c      	movs	r6, #12
    d858:	e762      	b.n	d720 <__aeabi_ddiv+0x48>
    d85a:	2a03      	cmp	r2, #3
    d85c:	d100      	bne.n	d860 <__aeabi_ddiv+0x188>
    d85e:	e25c      	b.n	dd1a <__aeabi_ddiv+0x642>
    d860:	9b01      	ldr	r3, [sp, #4]
    d862:	2a01      	cmp	r2, #1
    d864:	d000      	beq.n	d868 <__aeabi_ddiv+0x190>
    d866:	e1e4      	b.n	dc32 <__aeabi_ddiv+0x55a>
    d868:	4013      	ands	r3, r2
    d86a:	469c      	mov	ip, r3
    d86c:	2300      	movs	r3, #0
    d86e:	2400      	movs	r4, #0
    d870:	2200      	movs	r2, #0
    d872:	4698      	mov	r8, r3
    d874:	2100      	movs	r1, #0
    d876:	0312      	lsls	r2, r2, #12
    d878:	0b13      	lsrs	r3, r2, #12
    d87a:	0d0a      	lsrs	r2, r1, #20
    d87c:	0512      	lsls	r2, r2, #20
    d87e:	431a      	orrs	r2, r3
    d880:	0523      	lsls	r3, r4, #20
    d882:	4c12      	ldr	r4, [pc, #72]	; (d8cc <__aeabi_ddiv+0x1f4>)
    d884:	4640      	mov	r0, r8
    d886:	4022      	ands	r2, r4
    d888:	4313      	orrs	r3, r2
    d88a:	4662      	mov	r2, ip
    d88c:	005b      	lsls	r3, r3, #1
    d88e:	07d2      	lsls	r2, r2, #31
    d890:	085b      	lsrs	r3, r3, #1
    d892:	4313      	orrs	r3, r2
    d894:	0019      	movs	r1, r3
    d896:	b007      	add	sp, #28
    d898:	bc3c      	pop	{r2, r3, r4, r5}
    d89a:	4690      	mov	r8, r2
    d89c:	4699      	mov	r9, r3
    d89e:	46a2      	mov	sl, r4
    d8a0:	46ab      	mov	fp, r5
    d8a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d8a4:	2300      	movs	r3, #0
    d8a6:	2280      	movs	r2, #128	; 0x80
    d8a8:	469c      	mov	ip, r3
    d8aa:	0312      	lsls	r2, r2, #12
    d8ac:	4698      	mov	r8, r3
    d8ae:	4c03      	ldr	r4, [pc, #12]	; (d8bc <__aeabi_ddiv+0x1e4>)
    d8b0:	e7e0      	b.n	d874 <__aeabi_ddiv+0x19c>
    d8b2:	2300      	movs	r3, #0
    d8b4:	4c01      	ldr	r4, [pc, #4]	; (d8bc <__aeabi_ddiv+0x1e4>)
    d8b6:	2200      	movs	r2, #0
    d8b8:	4698      	mov	r8, r3
    d8ba:	e7db      	b.n	d874 <__aeabi_ddiv+0x19c>
    d8bc:	000007ff 	.word	0x000007ff
    d8c0:	fffffc01 	.word	0xfffffc01
    d8c4:	00012224 	.word	0x00012224
    d8c8:	fffffc0d 	.word	0xfffffc0d
    d8cc:	800fffff 	.word	0x800fffff
    d8d0:	45d9      	cmp	r9, fp
    d8d2:	d900      	bls.n	d8d6 <__aeabi_ddiv+0x1fe>
    d8d4:	e139      	b.n	db4a <__aeabi_ddiv+0x472>
    d8d6:	d100      	bne.n	d8da <__aeabi_ddiv+0x202>
    d8d8:	e134      	b.n	db44 <__aeabi_ddiv+0x46c>
    d8da:	2300      	movs	r3, #0
    d8dc:	4646      	mov	r6, r8
    d8de:	464d      	mov	r5, r9
    d8e0:	469a      	mov	sl, r3
    d8e2:	3c01      	subs	r4, #1
    d8e4:	465b      	mov	r3, fp
    d8e6:	0e0a      	lsrs	r2, r1, #24
    d8e8:	021b      	lsls	r3, r3, #8
    d8ea:	431a      	orrs	r2, r3
    d8ec:	020b      	lsls	r3, r1, #8
    d8ee:	0c17      	lsrs	r7, r2, #16
    d8f0:	9303      	str	r3, [sp, #12]
    d8f2:	0413      	lsls	r3, r2, #16
    d8f4:	0c1b      	lsrs	r3, r3, #16
    d8f6:	0039      	movs	r1, r7
    d8f8:	0028      	movs	r0, r5
    d8fa:	4690      	mov	r8, r2
    d8fc:	9301      	str	r3, [sp, #4]
    d8fe:	f7ff fa3b 	bl	cd78 <__udivsi3>
    d902:	0002      	movs	r2, r0
    d904:	9b01      	ldr	r3, [sp, #4]
    d906:	4683      	mov	fp, r0
    d908:	435a      	muls	r2, r3
    d90a:	0028      	movs	r0, r5
    d90c:	0039      	movs	r1, r7
    d90e:	4691      	mov	r9, r2
    d910:	f7ff fab8 	bl	ce84 <__aeabi_uidivmod>
    d914:	0c35      	lsrs	r5, r6, #16
    d916:	0409      	lsls	r1, r1, #16
    d918:	430d      	orrs	r5, r1
    d91a:	45a9      	cmp	r9, r5
    d91c:	d90d      	bls.n	d93a <__aeabi_ddiv+0x262>
    d91e:	465b      	mov	r3, fp
    d920:	4445      	add	r5, r8
    d922:	3b01      	subs	r3, #1
    d924:	45a8      	cmp	r8, r5
    d926:	d900      	bls.n	d92a <__aeabi_ddiv+0x252>
    d928:	e13a      	b.n	dba0 <__aeabi_ddiv+0x4c8>
    d92a:	45a9      	cmp	r9, r5
    d92c:	d800      	bhi.n	d930 <__aeabi_ddiv+0x258>
    d92e:	e137      	b.n	dba0 <__aeabi_ddiv+0x4c8>
    d930:	2302      	movs	r3, #2
    d932:	425b      	negs	r3, r3
    d934:	469c      	mov	ip, r3
    d936:	4445      	add	r5, r8
    d938:	44e3      	add	fp, ip
    d93a:	464b      	mov	r3, r9
    d93c:	1aeb      	subs	r3, r5, r3
    d93e:	0039      	movs	r1, r7
    d940:	0018      	movs	r0, r3
    d942:	9304      	str	r3, [sp, #16]
    d944:	f7ff fa18 	bl	cd78 <__udivsi3>
    d948:	9b01      	ldr	r3, [sp, #4]
    d94a:	0005      	movs	r5, r0
    d94c:	4343      	muls	r3, r0
    d94e:	0039      	movs	r1, r7
    d950:	9804      	ldr	r0, [sp, #16]
    d952:	4699      	mov	r9, r3
    d954:	f7ff fa96 	bl	ce84 <__aeabi_uidivmod>
    d958:	0433      	lsls	r3, r6, #16
    d95a:	0409      	lsls	r1, r1, #16
    d95c:	0c1b      	lsrs	r3, r3, #16
    d95e:	430b      	orrs	r3, r1
    d960:	4599      	cmp	r9, r3
    d962:	d909      	bls.n	d978 <__aeabi_ddiv+0x2a0>
    d964:	4443      	add	r3, r8
    d966:	1e6a      	subs	r2, r5, #1
    d968:	4598      	cmp	r8, r3
    d96a:	d900      	bls.n	d96e <__aeabi_ddiv+0x296>
    d96c:	e11a      	b.n	dba4 <__aeabi_ddiv+0x4cc>
    d96e:	4599      	cmp	r9, r3
    d970:	d800      	bhi.n	d974 <__aeabi_ddiv+0x29c>
    d972:	e117      	b.n	dba4 <__aeabi_ddiv+0x4cc>
    d974:	3d02      	subs	r5, #2
    d976:	4443      	add	r3, r8
    d978:	464a      	mov	r2, r9
    d97a:	1a9b      	subs	r3, r3, r2
    d97c:	465a      	mov	r2, fp
    d97e:	0412      	lsls	r2, r2, #16
    d980:	432a      	orrs	r2, r5
    d982:	9903      	ldr	r1, [sp, #12]
    d984:	4693      	mov	fp, r2
    d986:	0c10      	lsrs	r0, r2, #16
    d988:	0c0a      	lsrs	r2, r1, #16
    d98a:	4691      	mov	r9, r2
    d98c:	0409      	lsls	r1, r1, #16
    d98e:	465a      	mov	r2, fp
    d990:	0c09      	lsrs	r1, r1, #16
    d992:	464e      	mov	r6, r9
    d994:	000d      	movs	r5, r1
    d996:	0412      	lsls	r2, r2, #16
    d998:	0c12      	lsrs	r2, r2, #16
    d99a:	4345      	muls	r5, r0
    d99c:	9105      	str	r1, [sp, #20]
    d99e:	4351      	muls	r1, r2
    d9a0:	4372      	muls	r2, r6
    d9a2:	4370      	muls	r0, r6
    d9a4:	1952      	adds	r2, r2, r5
    d9a6:	0c0e      	lsrs	r6, r1, #16
    d9a8:	18b2      	adds	r2, r6, r2
    d9aa:	4295      	cmp	r5, r2
    d9ac:	d903      	bls.n	d9b6 <__aeabi_ddiv+0x2de>
    d9ae:	2580      	movs	r5, #128	; 0x80
    d9b0:	026d      	lsls	r5, r5, #9
    d9b2:	46ac      	mov	ip, r5
    d9b4:	4460      	add	r0, ip
    d9b6:	0c15      	lsrs	r5, r2, #16
    d9b8:	0409      	lsls	r1, r1, #16
    d9ba:	0412      	lsls	r2, r2, #16
    d9bc:	0c09      	lsrs	r1, r1, #16
    d9be:	1828      	adds	r0, r5, r0
    d9c0:	1852      	adds	r2, r2, r1
    d9c2:	4283      	cmp	r3, r0
    d9c4:	d200      	bcs.n	d9c8 <__aeabi_ddiv+0x2f0>
    d9c6:	e0ce      	b.n	db66 <__aeabi_ddiv+0x48e>
    d9c8:	d100      	bne.n	d9cc <__aeabi_ddiv+0x2f4>
    d9ca:	e0c8      	b.n	db5e <__aeabi_ddiv+0x486>
    d9cc:	1a1d      	subs	r5, r3, r0
    d9ce:	4653      	mov	r3, sl
    d9d0:	1a9e      	subs	r6, r3, r2
    d9d2:	45b2      	cmp	sl, r6
    d9d4:	4192      	sbcs	r2, r2
    d9d6:	4252      	negs	r2, r2
    d9d8:	1aab      	subs	r3, r5, r2
    d9da:	469a      	mov	sl, r3
    d9dc:	4598      	cmp	r8, r3
    d9de:	d100      	bne.n	d9e2 <__aeabi_ddiv+0x30a>
    d9e0:	e117      	b.n	dc12 <__aeabi_ddiv+0x53a>
    d9e2:	0039      	movs	r1, r7
    d9e4:	0018      	movs	r0, r3
    d9e6:	f7ff f9c7 	bl	cd78 <__udivsi3>
    d9ea:	9b01      	ldr	r3, [sp, #4]
    d9ec:	0005      	movs	r5, r0
    d9ee:	4343      	muls	r3, r0
    d9f0:	0039      	movs	r1, r7
    d9f2:	4650      	mov	r0, sl
    d9f4:	9304      	str	r3, [sp, #16]
    d9f6:	f7ff fa45 	bl	ce84 <__aeabi_uidivmod>
    d9fa:	9804      	ldr	r0, [sp, #16]
    d9fc:	040b      	lsls	r3, r1, #16
    d9fe:	0c31      	lsrs	r1, r6, #16
    da00:	4319      	orrs	r1, r3
    da02:	4288      	cmp	r0, r1
    da04:	d909      	bls.n	da1a <__aeabi_ddiv+0x342>
    da06:	4441      	add	r1, r8
    da08:	1e6b      	subs	r3, r5, #1
    da0a:	4588      	cmp	r8, r1
    da0c:	d900      	bls.n	da10 <__aeabi_ddiv+0x338>
    da0e:	e107      	b.n	dc20 <__aeabi_ddiv+0x548>
    da10:	4288      	cmp	r0, r1
    da12:	d800      	bhi.n	da16 <__aeabi_ddiv+0x33e>
    da14:	e104      	b.n	dc20 <__aeabi_ddiv+0x548>
    da16:	3d02      	subs	r5, #2
    da18:	4441      	add	r1, r8
    da1a:	9b04      	ldr	r3, [sp, #16]
    da1c:	1acb      	subs	r3, r1, r3
    da1e:	0018      	movs	r0, r3
    da20:	0039      	movs	r1, r7
    da22:	9304      	str	r3, [sp, #16]
    da24:	f7ff f9a8 	bl	cd78 <__udivsi3>
    da28:	9b01      	ldr	r3, [sp, #4]
    da2a:	4682      	mov	sl, r0
    da2c:	4343      	muls	r3, r0
    da2e:	0039      	movs	r1, r7
    da30:	9804      	ldr	r0, [sp, #16]
    da32:	9301      	str	r3, [sp, #4]
    da34:	f7ff fa26 	bl	ce84 <__aeabi_uidivmod>
    da38:	9801      	ldr	r0, [sp, #4]
    da3a:	040b      	lsls	r3, r1, #16
    da3c:	0431      	lsls	r1, r6, #16
    da3e:	0c09      	lsrs	r1, r1, #16
    da40:	4319      	orrs	r1, r3
    da42:	4288      	cmp	r0, r1
    da44:	d90d      	bls.n	da62 <__aeabi_ddiv+0x38a>
    da46:	4653      	mov	r3, sl
    da48:	4441      	add	r1, r8
    da4a:	3b01      	subs	r3, #1
    da4c:	4588      	cmp	r8, r1
    da4e:	d900      	bls.n	da52 <__aeabi_ddiv+0x37a>
    da50:	e0e8      	b.n	dc24 <__aeabi_ddiv+0x54c>
    da52:	4288      	cmp	r0, r1
    da54:	d800      	bhi.n	da58 <__aeabi_ddiv+0x380>
    da56:	e0e5      	b.n	dc24 <__aeabi_ddiv+0x54c>
    da58:	2302      	movs	r3, #2
    da5a:	425b      	negs	r3, r3
    da5c:	469c      	mov	ip, r3
    da5e:	4441      	add	r1, r8
    da60:	44e2      	add	sl, ip
    da62:	9b01      	ldr	r3, [sp, #4]
    da64:	042d      	lsls	r5, r5, #16
    da66:	1ace      	subs	r6, r1, r3
    da68:	4651      	mov	r1, sl
    da6a:	4329      	orrs	r1, r5
    da6c:	9d05      	ldr	r5, [sp, #20]
    da6e:	464f      	mov	r7, r9
    da70:	002a      	movs	r2, r5
    da72:	040b      	lsls	r3, r1, #16
    da74:	0c08      	lsrs	r0, r1, #16
    da76:	0c1b      	lsrs	r3, r3, #16
    da78:	435a      	muls	r2, r3
    da7a:	4345      	muls	r5, r0
    da7c:	437b      	muls	r3, r7
    da7e:	4378      	muls	r0, r7
    da80:	195b      	adds	r3, r3, r5
    da82:	0c17      	lsrs	r7, r2, #16
    da84:	18fb      	adds	r3, r7, r3
    da86:	429d      	cmp	r5, r3
    da88:	d903      	bls.n	da92 <__aeabi_ddiv+0x3ba>
    da8a:	2580      	movs	r5, #128	; 0x80
    da8c:	026d      	lsls	r5, r5, #9
    da8e:	46ac      	mov	ip, r5
    da90:	4460      	add	r0, ip
    da92:	0c1d      	lsrs	r5, r3, #16
    da94:	0412      	lsls	r2, r2, #16
    da96:	041b      	lsls	r3, r3, #16
    da98:	0c12      	lsrs	r2, r2, #16
    da9a:	1828      	adds	r0, r5, r0
    da9c:	189b      	adds	r3, r3, r2
    da9e:	4286      	cmp	r6, r0
    daa0:	d200      	bcs.n	daa4 <__aeabi_ddiv+0x3cc>
    daa2:	e093      	b.n	dbcc <__aeabi_ddiv+0x4f4>
    daa4:	d100      	bne.n	daa8 <__aeabi_ddiv+0x3d0>
    daa6:	e08e      	b.n	dbc6 <__aeabi_ddiv+0x4ee>
    daa8:	2301      	movs	r3, #1
    daaa:	4319      	orrs	r1, r3
    daac:	4ba0      	ldr	r3, [pc, #640]	; (dd30 <__aeabi_ddiv+0x658>)
    daae:	18e3      	adds	r3, r4, r3
    dab0:	2b00      	cmp	r3, #0
    dab2:	dc00      	bgt.n	dab6 <__aeabi_ddiv+0x3de>
    dab4:	e099      	b.n	dbea <__aeabi_ddiv+0x512>
    dab6:	074a      	lsls	r2, r1, #29
    dab8:	d000      	beq.n	dabc <__aeabi_ddiv+0x3e4>
    daba:	e09e      	b.n	dbfa <__aeabi_ddiv+0x522>
    dabc:	465a      	mov	r2, fp
    dabe:	01d2      	lsls	r2, r2, #7
    dac0:	d506      	bpl.n	dad0 <__aeabi_ddiv+0x3f8>
    dac2:	465a      	mov	r2, fp
    dac4:	4b9b      	ldr	r3, [pc, #620]	; (dd34 <__aeabi_ddiv+0x65c>)
    dac6:	401a      	ands	r2, r3
    dac8:	2380      	movs	r3, #128	; 0x80
    daca:	4693      	mov	fp, r2
    dacc:	00db      	lsls	r3, r3, #3
    dace:	18e3      	adds	r3, r4, r3
    dad0:	4a99      	ldr	r2, [pc, #612]	; (dd38 <__aeabi_ddiv+0x660>)
    dad2:	4293      	cmp	r3, r2
    dad4:	dd68      	ble.n	dba8 <__aeabi_ddiv+0x4d0>
    dad6:	2301      	movs	r3, #1
    dad8:	9a02      	ldr	r2, [sp, #8]
    dada:	4c98      	ldr	r4, [pc, #608]	; (dd3c <__aeabi_ddiv+0x664>)
    dadc:	401a      	ands	r2, r3
    dade:	2300      	movs	r3, #0
    dae0:	4694      	mov	ip, r2
    dae2:	4698      	mov	r8, r3
    dae4:	2200      	movs	r2, #0
    dae6:	e6c5      	b.n	d874 <__aeabi_ddiv+0x19c>
    dae8:	2280      	movs	r2, #128	; 0x80
    daea:	464b      	mov	r3, r9
    daec:	0312      	lsls	r2, r2, #12
    daee:	4213      	tst	r3, r2
    daf0:	d00a      	beq.n	db08 <__aeabi_ddiv+0x430>
    daf2:	465b      	mov	r3, fp
    daf4:	4213      	tst	r3, r2
    daf6:	d106      	bne.n	db06 <__aeabi_ddiv+0x42e>
    daf8:	431a      	orrs	r2, r3
    dafa:	0312      	lsls	r2, r2, #12
    dafc:	0b12      	lsrs	r2, r2, #12
    dafe:	46ac      	mov	ip, r5
    db00:	4688      	mov	r8, r1
    db02:	4c8e      	ldr	r4, [pc, #568]	; (dd3c <__aeabi_ddiv+0x664>)
    db04:	e6b6      	b.n	d874 <__aeabi_ddiv+0x19c>
    db06:	464b      	mov	r3, r9
    db08:	431a      	orrs	r2, r3
    db0a:	0312      	lsls	r2, r2, #12
    db0c:	0b12      	lsrs	r2, r2, #12
    db0e:	46bc      	mov	ip, r7
    db10:	4c8a      	ldr	r4, [pc, #552]	; (dd3c <__aeabi_ddiv+0x664>)
    db12:	e6af      	b.n	d874 <__aeabi_ddiv+0x19c>
    db14:	0003      	movs	r3, r0
    db16:	465a      	mov	r2, fp
    db18:	3b28      	subs	r3, #40	; 0x28
    db1a:	409a      	lsls	r2, r3
    db1c:	2300      	movs	r3, #0
    db1e:	4691      	mov	r9, r2
    db20:	4698      	mov	r8, r3
    db22:	e657      	b.n	d7d4 <__aeabi_ddiv+0xfc>
    db24:	4658      	mov	r0, fp
    db26:	f000 ff0d 	bl	e944 <__clzsi2>
    db2a:	3020      	adds	r0, #32
    db2c:	e640      	b.n	d7b0 <__aeabi_ddiv+0xd8>
    db2e:	0003      	movs	r3, r0
    db30:	4652      	mov	r2, sl
    db32:	3b28      	subs	r3, #40	; 0x28
    db34:	409a      	lsls	r2, r3
    db36:	2100      	movs	r1, #0
    db38:	4693      	mov	fp, r2
    db3a:	e677      	b.n	d82c <__aeabi_ddiv+0x154>
    db3c:	f000 ff02 	bl	e944 <__clzsi2>
    db40:	3020      	adds	r0, #32
    db42:	e65f      	b.n	d804 <__aeabi_ddiv+0x12c>
    db44:	4588      	cmp	r8, r1
    db46:	d200      	bcs.n	db4a <__aeabi_ddiv+0x472>
    db48:	e6c7      	b.n	d8da <__aeabi_ddiv+0x202>
    db4a:	464b      	mov	r3, r9
    db4c:	07de      	lsls	r6, r3, #31
    db4e:	085d      	lsrs	r5, r3, #1
    db50:	4643      	mov	r3, r8
    db52:	085b      	lsrs	r3, r3, #1
    db54:	431e      	orrs	r6, r3
    db56:	4643      	mov	r3, r8
    db58:	07db      	lsls	r3, r3, #31
    db5a:	469a      	mov	sl, r3
    db5c:	e6c2      	b.n	d8e4 <__aeabi_ddiv+0x20c>
    db5e:	2500      	movs	r5, #0
    db60:	4592      	cmp	sl, r2
    db62:	d300      	bcc.n	db66 <__aeabi_ddiv+0x48e>
    db64:	e733      	b.n	d9ce <__aeabi_ddiv+0x2f6>
    db66:	9e03      	ldr	r6, [sp, #12]
    db68:	4659      	mov	r1, fp
    db6a:	46b4      	mov	ip, r6
    db6c:	44e2      	add	sl, ip
    db6e:	45b2      	cmp	sl, r6
    db70:	41ad      	sbcs	r5, r5
    db72:	426d      	negs	r5, r5
    db74:	4445      	add	r5, r8
    db76:	18eb      	adds	r3, r5, r3
    db78:	3901      	subs	r1, #1
    db7a:	4598      	cmp	r8, r3
    db7c:	d207      	bcs.n	db8e <__aeabi_ddiv+0x4b6>
    db7e:	4298      	cmp	r0, r3
    db80:	d900      	bls.n	db84 <__aeabi_ddiv+0x4ac>
    db82:	e07f      	b.n	dc84 <__aeabi_ddiv+0x5ac>
    db84:	d100      	bne.n	db88 <__aeabi_ddiv+0x4b0>
    db86:	e0bc      	b.n	dd02 <__aeabi_ddiv+0x62a>
    db88:	1a1d      	subs	r5, r3, r0
    db8a:	468b      	mov	fp, r1
    db8c:	e71f      	b.n	d9ce <__aeabi_ddiv+0x2f6>
    db8e:	4598      	cmp	r8, r3
    db90:	d1fa      	bne.n	db88 <__aeabi_ddiv+0x4b0>
    db92:	9d03      	ldr	r5, [sp, #12]
    db94:	4555      	cmp	r5, sl
    db96:	d9f2      	bls.n	db7e <__aeabi_ddiv+0x4a6>
    db98:	4643      	mov	r3, r8
    db9a:	468b      	mov	fp, r1
    db9c:	1a1d      	subs	r5, r3, r0
    db9e:	e716      	b.n	d9ce <__aeabi_ddiv+0x2f6>
    dba0:	469b      	mov	fp, r3
    dba2:	e6ca      	b.n	d93a <__aeabi_ddiv+0x262>
    dba4:	0015      	movs	r5, r2
    dba6:	e6e7      	b.n	d978 <__aeabi_ddiv+0x2a0>
    dba8:	465a      	mov	r2, fp
    dbaa:	08c9      	lsrs	r1, r1, #3
    dbac:	0752      	lsls	r2, r2, #29
    dbae:	430a      	orrs	r2, r1
    dbb0:	055b      	lsls	r3, r3, #21
    dbb2:	4690      	mov	r8, r2
    dbb4:	0d5c      	lsrs	r4, r3, #21
    dbb6:	465a      	mov	r2, fp
    dbb8:	2301      	movs	r3, #1
    dbba:	9902      	ldr	r1, [sp, #8]
    dbbc:	0252      	lsls	r2, r2, #9
    dbbe:	4019      	ands	r1, r3
    dbc0:	0b12      	lsrs	r2, r2, #12
    dbc2:	468c      	mov	ip, r1
    dbc4:	e656      	b.n	d874 <__aeabi_ddiv+0x19c>
    dbc6:	2b00      	cmp	r3, #0
    dbc8:	d100      	bne.n	dbcc <__aeabi_ddiv+0x4f4>
    dbca:	e76f      	b.n	daac <__aeabi_ddiv+0x3d4>
    dbcc:	4446      	add	r6, r8
    dbce:	1e4a      	subs	r2, r1, #1
    dbd0:	45b0      	cmp	r8, r6
    dbd2:	d929      	bls.n	dc28 <__aeabi_ddiv+0x550>
    dbd4:	0011      	movs	r1, r2
    dbd6:	4286      	cmp	r6, r0
    dbd8:	d000      	beq.n	dbdc <__aeabi_ddiv+0x504>
    dbda:	e765      	b.n	daa8 <__aeabi_ddiv+0x3d0>
    dbdc:	9a03      	ldr	r2, [sp, #12]
    dbde:	4293      	cmp	r3, r2
    dbe0:	d000      	beq.n	dbe4 <__aeabi_ddiv+0x50c>
    dbe2:	e761      	b.n	daa8 <__aeabi_ddiv+0x3d0>
    dbe4:	e762      	b.n	daac <__aeabi_ddiv+0x3d4>
    dbe6:	2101      	movs	r1, #1
    dbe8:	4249      	negs	r1, r1
    dbea:	2001      	movs	r0, #1
    dbec:	1ac2      	subs	r2, r0, r3
    dbee:	2a38      	cmp	r2, #56	; 0x38
    dbf0:	dd21      	ble.n	dc36 <__aeabi_ddiv+0x55e>
    dbf2:	9b02      	ldr	r3, [sp, #8]
    dbf4:	4003      	ands	r3, r0
    dbf6:	469c      	mov	ip, r3
    dbf8:	e638      	b.n	d86c <__aeabi_ddiv+0x194>
    dbfa:	220f      	movs	r2, #15
    dbfc:	400a      	ands	r2, r1
    dbfe:	2a04      	cmp	r2, #4
    dc00:	d100      	bne.n	dc04 <__aeabi_ddiv+0x52c>
    dc02:	e75b      	b.n	dabc <__aeabi_ddiv+0x3e4>
    dc04:	000a      	movs	r2, r1
    dc06:	1d11      	adds	r1, r2, #4
    dc08:	4291      	cmp	r1, r2
    dc0a:	4192      	sbcs	r2, r2
    dc0c:	4252      	negs	r2, r2
    dc0e:	4493      	add	fp, r2
    dc10:	e754      	b.n	dabc <__aeabi_ddiv+0x3e4>
    dc12:	4b47      	ldr	r3, [pc, #284]	; (dd30 <__aeabi_ddiv+0x658>)
    dc14:	18e3      	adds	r3, r4, r3
    dc16:	2b00      	cmp	r3, #0
    dc18:	dde5      	ble.n	dbe6 <__aeabi_ddiv+0x50e>
    dc1a:	2201      	movs	r2, #1
    dc1c:	4252      	negs	r2, r2
    dc1e:	e7f2      	b.n	dc06 <__aeabi_ddiv+0x52e>
    dc20:	001d      	movs	r5, r3
    dc22:	e6fa      	b.n	da1a <__aeabi_ddiv+0x342>
    dc24:	469a      	mov	sl, r3
    dc26:	e71c      	b.n	da62 <__aeabi_ddiv+0x38a>
    dc28:	42b0      	cmp	r0, r6
    dc2a:	d839      	bhi.n	dca0 <__aeabi_ddiv+0x5c8>
    dc2c:	d06e      	beq.n	dd0c <__aeabi_ddiv+0x634>
    dc2e:	0011      	movs	r1, r2
    dc30:	e73a      	b.n	daa8 <__aeabi_ddiv+0x3d0>
    dc32:	9302      	str	r3, [sp, #8]
    dc34:	e73a      	b.n	daac <__aeabi_ddiv+0x3d4>
    dc36:	2a1f      	cmp	r2, #31
    dc38:	dc3c      	bgt.n	dcb4 <__aeabi_ddiv+0x5dc>
    dc3a:	2320      	movs	r3, #32
    dc3c:	1a9b      	subs	r3, r3, r2
    dc3e:	000c      	movs	r4, r1
    dc40:	4658      	mov	r0, fp
    dc42:	4099      	lsls	r1, r3
    dc44:	4098      	lsls	r0, r3
    dc46:	1e4b      	subs	r3, r1, #1
    dc48:	4199      	sbcs	r1, r3
    dc4a:	465b      	mov	r3, fp
    dc4c:	40d4      	lsrs	r4, r2
    dc4e:	40d3      	lsrs	r3, r2
    dc50:	4320      	orrs	r0, r4
    dc52:	4308      	orrs	r0, r1
    dc54:	001a      	movs	r2, r3
    dc56:	0743      	lsls	r3, r0, #29
    dc58:	d009      	beq.n	dc6e <__aeabi_ddiv+0x596>
    dc5a:	230f      	movs	r3, #15
    dc5c:	4003      	ands	r3, r0
    dc5e:	2b04      	cmp	r3, #4
    dc60:	d005      	beq.n	dc6e <__aeabi_ddiv+0x596>
    dc62:	0001      	movs	r1, r0
    dc64:	1d08      	adds	r0, r1, #4
    dc66:	4288      	cmp	r0, r1
    dc68:	419b      	sbcs	r3, r3
    dc6a:	425b      	negs	r3, r3
    dc6c:	18d2      	adds	r2, r2, r3
    dc6e:	0213      	lsls	r3, r2, #8
    dc70:	d53a      	bpl.n	dce8 <__aeabi_ddiv+0x610>
    dc72:	2301      	movs	r3, #1
    dc74:	9a02      	ldr	r2, [sp, #8]
    dc76:	2401      	movs	r4, #1
    dc78:	401a      	ands	r2, r3
    dc7a:	2300      	movs	r3, #0
    dc7c:	4694      	mov	ip, r2
    dc7e:	4698      	mov	r8, r3
    dc80:	2200      	movs	r2, #0
    dc82:	e5f7      	b.n	d874 <__aeabi_ddiv+0x19c>
    dc84:	2102      	movs	r1, #2
    dc86:	4249      	negs	r1, r1
    dc88:	468c      	mov	ip, r1
    dc8a:	9d03      	ldr	r5, [sp, #12]
    dc8c:	44e3      	add	fp, ip
    dc8e:	46ac      	mov	ip, r5
    dc90:	44e2      	add	sl, ip
    dc92:	45aa      	cmp	sl, r5
    dc94:	41ad      	sbcs	r5, r5
    dc96:	426d      	negs	r5, r5
    dc98:	4445      	add	r5, r8
    dc9a:	18ed      	adds	r5, r5, r3
    dc9c:	1a2d      	subs	r5, r5, r0
    dc9e:	e696      	b.n	d9ce <__aeabi_ddiv+0x2f6>
    dca0:	1e8a      	subs	r2, r1, #2
    dca2:	9903      	ldr	r1, [sp, #12]
    dca4:	004d      	lsls	r5, r1, #1
    dca6:	428d      	cmp	r5, r1
    dca8:	4189      	sbcs	r1, r1
    dcaa:	4249      	negs	r1, r1
    dcac:	4441      	add	r1, r8
    dcae:	1876      	adds	r6, r6, r1
    dcb0:	9503      	str	r5, [sp, #12]
    dcb2:	e78f      	b.n	dbd4 <__aeabi_ddiv+0x4fc>
    dcb4:	201f      	movs	r0, #31
    dcb6:	4240      	negs	r0, r0
    dcb8:	1ac3      	subs	r3, r0, r3
    dcba:	4658      	mov	r0, fp
    dcbc:	40d8      	lsrs	r0, r3
    dcbe:	0003      	movs	r3, r0
    dcc0:	2a20      	cmp	r2, #32
    dcc2:	d028      	beq.n	dd16 <__aeabi_ddiv+0x63e>
    dcc4:	2040      	movs	r0, #64	; 0x40
    dcc6:	465d      	mov	r5, fp
    dcc8:	1a82      	subs	r2, r0, r2
    dcca:	4095      	lsls	r5, r2
    dccc:	4329      	orrs	r1, r5
    dcce:	1e4a      	subs	r2, r1, #1
    dcd0:	4191      	sbcs	r1, r2
    dcd2:	4319      	orrs	r1, r3
    dcd4:	2307      	movs	r3, #7
    dcd6:	2200      	movs	r2, #0
    dcd8:	400b      	ands	r3, r1
    dcda:	d009      	beq.n	dcf0 <__aeabi_ddiv+0x618>
    dcdc:	230f      	movs	r3, #15
    dcde:	2200      	movs	r2, #0
    dce0:	400b      	ands	r3, r1
    dce2:	0008      	movs	r0, r1
    dce4:	2b04      	cmp	r3, #4
    dce6:	d1bd      	bne.n	dc64 <__aeabi_ddiv+0x58c>
    dce8:	0001      	movs	r1, r0
    dcea:	0753      	lsls	r3, r2, #29
    dcec:	0252      	lsls	r2, r2, #9
    dcee:	0b12      	lsrs	r2, r2, #12
    dcf0:	08c9      	lsrs	r1, r1, #3
    dcf2:	4319      	orrs	r1, r3
    dcf4:	2301      	movs	r3, #1
    dcf6:	4688      	mov	r8, r1
    dcf8:	9902      	ldr	r1, [sp, #8]
    dcfa:	2400      	movs	r4, #0
    dcfc:	4019      	ands	r1, r3
    dcfe:	468c      	mov	ip, r1
    dd00:	e5b8      	b.n	d874 <__aeabi_ddiv+0x19c>
    dd02:	4552      	cmp	r2, sl
    dd04:	d8be      	bhi.n	dc84 <__aeabi_ddiv+0x5ac>
    dd06:	468b      	mov	fp, r1
    dd08:	2500      	movs	r5, #0
    dd0a:	e660      	b.n	d9ce <__aeabi_ddiv+0x2f6>
    dd0c:	9d03      	ldr	r5, [sp, #12]
    dd0e:	429d      	cmp	r5, r3
    dd10:	d3c6      	bcc.n	dca0 <__aeabi_ddiv+0x5c8>
    dd12:	0011      	movs	r1, r2
    dd14:	e762      	b.n	dbdc <__aeabi_ddiv+0x504>
    dd16:	2500      	movs	r5, #0
    dd18:	e7d8      	b.n	dccc <__aeabi_ddiv+0x5f4>
    dd1a:	2280      	movs	r2, #128	; 0x80
    dd1c:	465b      	mov	r3, fp
    dd1e:	0312      	lsls	r2, r2, #12
    dd20:	431a      	orrs	r2, r3
    dd22:	9b01      	ldr	r3, [sp, #4]
    dd24:	0312      	lsls	r2, r2, #12
    dd26:	0b12      	lsrs	r2, r2, #12
    dd28:	469c      	mov	ip, r3
    dd2a:	4688      	mov	r8, r1
    dd2c:	4c03      	ldr	r4, [pc, #12]	; (dd3c <__aeabi_ddiv+0x664>)
    dd2e:	e5a1      	b.n	d874 <__aeabi_ddiv+0x19c>
    dd30:	000003ff 	.word	0x000003ff
    dd34:	feffffff 	.word	0xfeffffff
    dd38:	000007fe 	.word	0x000007fe
    dd3c:	000007ff 	.word	0x000007ff

0000dd40 <__aeabi_dmul>:
    dd40:	b5f0      	push	{r4, r5, r6, r7, lr}
    dd42:	4657      	mov	r7, sl
    dd44:	4645      	mov	r5, r8
    dd46:	46de      	mov	lr, fp
    dd48:	464e      	mov	r6, r9
    dd4a:	b5e0      	push	{r5, r6, r7, lr}
    dd4c:	030c      	lsls	r4, r1, #12
    dd4e:	4698      	mov	r8, r3
    dd50:	004e      	lsls	r6, r1, #1
    dd52:	0b23      	lsrs	r3, r4, #12
    dd54:	b087      	sub	sp, #28
    dd56:	0007      	movs	r7, r0
    dd58:	4692      	mov	sl, r2
    dd5a:	469b      	mov	fp, r3
    dd5c:	0d76      	lsrs	r6, r6, #21
    dd5e:	0fcd      	lsrs	r5, r1, #31
    dd60:	2e00      	cmp	r6, #0
    dd62:	d06b      	beq.n	de3c <__aeabi_dmul+0xfc>
    dd64:	4b6d      	ldr	r3, [pc, #436]	; (df1c <__aeabi_dmul+0x1dc>)
    dd66:	429e      	cmp	r6, r3
    dd68:	d035      	beq.n	ddd6 <__aeabi_dmul+0x96>
    dd6a:	2480      	movs	r4, #128	; 0x80
    dd6c:	465b      	mov	r3, fp
    dd6e:	0f42      	lsrs	r2, r0, #29
    dd70:	0424      	lsls	r4, r4, #16
    dd72:	00db      	lsls	r3, r3, #3
    dd74:	4314      	orrs	r4, r2
    dd76:	431c      	orrs	r4, r3
    dd78:	00c3      	lsls	r3, r0, #3
    dd7a:	4699      	mov	r9, r3
    dd7c:	4b68      	ldr	r3, [pc, #416]	; (df20 <__aeabi_dmul+0x1e0>)
    dd7e:	46a3      	mov	fp, r4
    dd80:	469c      	mov	ip, r3
    dd82:	2300      	movs	r3, #0
    dd84:	2700      	movs	r7, #0
    dd86:	4466      	add	r6, ip
    dd88:	9302      	str	r3, [sp, #8]
    dd8a:	4643      	mov	r3, r8
    dd8c:	031c      	lsls	r4, r3, #12
    dd8e:	005a      	lsls	r2, r3, #1
    dd90:	0fdb      	lsrs	r3, r3, #31
    dd92:	4650      	mov	r0, sl
    dd94:	0b24      	lsrs	r4, r4, #12
    dd96:	0d52      	lsrs	r2, r2, #21
    dd98:	4698      	mov	r8, r3
    dd9a:	d100      	bne.n	dd9e <__aeabi_dmul+0x5e>
    dd9c:	e076      	b.n	de8c <__aeabi_dmul+0x14c>
    dd9e:	4b5f      	ldr	r3, [pc, #380]	; (df1c <__aeabi_dmul+0x1dc>)
    dda0:	429a      	cmp	r2, r3
    dda2:	d06d      	beq.n	de80 <__aeabi_dmul+0x140>
    dda4:	2380      	movs	r3, #128	; 0x80
    dda6:	0f41      	lsrs	r1, r0, #29
    dda8:	041b      	lsls	r3, r3, #16
    ddaa:	430b      	orrs	r3, r1
    ddac:	495c      	ldr	r1, [pc, #368]	; (df20 <__aeabi_dmul+0x1e0>)
    ddae:	00e4      	lsls	r4, r4, #3
    ddb0:	468c      	mov	ip, r1
    ddb2:	431c      	orrs	r4, r3
    ddb4:	00c3      	lsls	r3, r0, #3
    ddb6:	2000      	movs	r0, #0
    ddb8:	4462      	add	r2, ip
    ddba:	4641      	mov	r1, r8
    ddbc:	18b6      	adds	r6, r6, r2
    ddbe:	4069      	eors	r1, r5
    ddc0:	1c72      	adds	r2, r6, #1
    ddc2:	9101      	str	r1, [sp, #4]
    ddc4:	4694      	mov	ip, r2
    ddc6:	4307      	orrs	r7, r0
    ddc8:	2f0f      	cmp	r7, #15
    ddca:	d900      	bls.n	ddce <__aeabi_dmul+0x8e>
    ddcc:	e0b0      	b.n	df30 <__aeabi_dmul+0x1f0>
    ddce:	4a55      	ldr	r2, [pc, #340]	; (df24 <__aeabi_dmul+0x1e4>)
    ddd0:	00bf      	lsls	r7, r7, #2
    ddd2:	59d2      	ldr	r2, [r2, r7]
    ddd4:	4697      	mov	pc, r2
    ddd6:	465b      	mov	r3, fp
    ddd8:	4303      	orrs	r3, r0
    ddda:	4699      	mov	r9, r3
    dddc:	d000      	beq.n	dde0 <__aeabi_dmul+0xa0>
    ddde:	e087      	b.n	def0 <__aeabi_dmul+0x1b0>
    dde0:	2300      	movs	r3, #0
    dde2:	469b      	mov	fp, r3
    dde4:	3302      	adds	r3, #2
    dde6:	2708      	movs	r7, #8
    dde8:	9302      	str	r3, [sp, #8]
    ddea:	e7ce      	b.n	dd8a <__aeabi_dmul+0x4a>
    ddec:	4642      	mov	r2, r8
    ddee:	9201      	str	r2, [sp, #4]
    ddf0:	2802      	cmp	r0, #2
    ddf2:	d067      	beq.n	dec4 <__aeabi_dmul+0x184>
    ddf4:	2803      	cmp	r0, #3
    ddf6:	d100      	bne.n	ddfa <__aeabi_dmul+0xba>
    ddf8:	e20e      	b.n	e218 <__aeabi_dmul+0x4d8>
    ddfa:	2801      	cmp	r0, #1
    ddfc:	d000      	beq.n	de00 <__aeabi_dmul+0xc0>
    ddfe:	e162      	b.n	e0c6 <__aeabi_dmul+0x386>
    de00:	2300      	movs	r3, #0
    de02:	2400      	movs	r4, #0
    de04:	2200      	movs	r2, #0
    de06:	4699      	mov	r9, r3
    de08:	9901      	ldr	r1, [sp, #4]
    de0a:	4001      	ands	r1, r0
    de0c:	b2cd      	uxtb	r5, r1
    de0e:	2100      	movs	r1, #0
    de10:	0312      	lsls	r2, r2, #12
    de12:	0d0b      	lsrs	r3, r1, #20
    de14:	0b12      	lsrs	r2, r2, #12
    de16:	051b      	lsls	r3, r3, #20
    de18:	4313      	orrs	r3, r2
    de1a:	4a43      	ldr	r2, [pc, #268]	; (df28 <__aeabi_dmul+0x1e8>)
    de1c:	0524      	lsls	r4, r4, #20
    de1e:	4013      	ands	r3, r2
    de20:	431c      	orrs	r4, r3
    de22:	0064      	lsls	r4, r4, #1
    de24:	07ed      	lsls	r5, r5, #31
    de26:	0864      	lsrs	r4, r4, #1
    de28:	432c      	orrs	r4, r5
    de2a:	4648      	mov	r0, r9
    de2c:	0021      	movs	r1, r4
    de2e:	b007      	add	sp, #28
    de30:	bc3c      	pop	{r2, r3, r4, r5}
    de32:	4690      	mov	r8, r2
    de34:	4699      	mov	r9, r3
    de36:	46a2      	mov	sl, r4
    de38:	46ab      	mov	fp, r5
    de3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    de3c:	4303      	orrs	r3, r0
    de3e:	4699      	mov	r9, r3
    de40:	d04f      	beq.n	dee2 <__aeabi_dmul+0x1a2>
    de42:	465b      	mov	r3, fp
    de44:	2b00      	cmp	r3, #0
    de46:	d100      	bne.n	de4a <__aeabi_dmul+0x10a>
    de48:	e189      	b.n	e15e <__aeabi_dmul+0x41e>
    de4a:	4658      	mov	r0, fp
    de4c:	f000 fd7a 	bl	e944 <__clzsi2>
    de50:	0003      	movs	r3, r0
    de52:	3b0b      	subs	r3, #11
    de54:	2b1c      	cmp	r3, #28
    de56:	dd00      	ble.n	de5a <__aeabi_dmul+0x11a>
    de58:	e17a      	b.n	e150 <__aeabi_dmul+0x410>
    de5a:	221d      	movs	r2, #29
    de5c:	1ad3      	subs	r3, r2, r3
    de5e:	003a      	movs	r2, r7
    de60:	0001      	movs	r1, r0
    de62:	465c      	mov	r4, fp
    de64:	40da      	lsrs	r2, r3
    de66:	3908      	subs	r1, #8
    de68:	408c      	lsls	r4, r1
    de6a:	0013      	movs	r3, r2
    de6c:	408f      	lsls	r7, r1
    de6e:	4323      	orrs	r3, r4
    de70:	469b      	mov	fp, r3
    de72:	46b9      	mov	r9, r7
    de74:	2300      	movs	r3, #0
    de76:	4e2d      	ldr	r6, [pc, #180]	; (df2c <__aeabi_dmul+0x1ec>)
    de78:	2700      	movs	r7, #0
    de7a:	1a36      	subs	r6, r6, r0
    de7c:	9302      	str	r3, [sp, #8]
    de7e:	e784      	b.n	dd8a <__aeabi_dmul+0x4a>
    de80:	4653      	mov	r3, sl
    de82:	4323      	orrs	r3, r4
    de84:	d12a      	bne.n	dedc <__aeabi_dmul+0x19c>
    de86:	2400      	movs	r4, #0
    de88:	2002      	movs	r0, #2
    de8a:	e796      	b.n	ddba <__aeabi_dmul+0x7a>
    de8c:	4653      	mov	r3, sl
    de8e:	4323      	orrs	r3, r4
    de90:	d020      	beq.n	ded4 <__aeabi_dmul+0x194>
    de92:	2c00      	cmp	r4, #0
    de94:	d100      	bne.n	de98 <__aeabi_dmul+0x158>
    de96:	e157      	b.n	e148 <__aeabi_dmul+0x408>
    de98:	0020      	movs	r0, r4
    de9a:	f000 fd53 	bl	e944 <__clzsi2>
    de9e:	0003      	movs	r3, r0
    dea0:	3b0b      	subs	r3, #11
    dea2:	2b1c      	cmp	r3, #28
    dea4:	dd00      	ble.n	dea8 <__aeabi_dmul+0x168>
    dea6:	e149      	b.n	e13c <__aeabi_dmul+0x3fc>
    dea8:	211d      	movs	r1, #29
    deaa:	1acb      	subs	r3, r1, r3
    deac:	4651      	mov	r1, sl
    deae:	0002      	movs	r2, r0
    deb0:	40d9      	lsrs	r1, r3
    deb2:	4653      	mov	r3, sl
    deb4:	3a08      	subs	r2, #8
    deb6:	4094      	lsls	r4, r2
    deb8:	4093      	lsls	r3, r2
    deba:	430c      	orrs	r4, r1
    debc:	4a1b      	ldr	r2, [pc, #108]	; (df2c <__aeabi_dmul+0x1ec>)
    debe:	1a12      	subs	r2, r2, r0
    dec0:	2000      	movs	r0, #0
    dec2:	e77a      	b.n	ddba <__aeabi_dmul+0x7a>
    dec4:	2501      	movs	r5, #1
    dec6:	9b01      	ldr	r3, [sp, #4]
    dec8:	4c14      	ldr	r4, [pc, #80]	; (df1c <__aeabi_dmul+0x1dc>)
    deca:	401d      	ands	r5, r3
    decc:	2300      	movs	r3, #0
    dece:	2200      	movs	r2, #0
    ded0:	4699      	mov	r9, r3
    ded2:	e79c      	b.n	de0e <__aeabi_dmul+0xce>
    ded4:	2400      	movs	r4, #0
    ded6:	2200      	movs	r2, #0
    ded8:	2001      	movs	r0, #1
    deda:	e76e      	b.n	ddba <__aeabi_dmul+0x7a>
    dedc:	4653      	mov	r3, sl
    dede:	2003      	movs	r0, #3
    dee0:	e76b      	b.n	ddba <__aeabi_dmul+0x7a>
    dee2:	2300      	movs	r3, #0
    dee4:	469b      	mov	fp, r3
    dee6:	3301      	adds	r3, #1
    dee8:	2704      	movs	r7, #4
    deea:	2600      	movs	r6, #0
    deec:	9302      	str	r3, [sp, #8]
    deee:	e74c      	b.n	dd8a <__aeabi_dmul+0x4a>
    def0:	2303      	movs	r3, #3
    def2:	4681      	mov	r9, r0
    def4:	270c      	movs	r7, #12
    def6:	9302      	str	r3, [sp, #8]
    def8:	e747      	b.n	dd8a <__aeabi_dmul+0x4a>
    defa:	2280      	movs	r2, #128	; 0x80
    defc:	2300      	movs	r3, #0
    defe:	2500      	movs	r5, #0
    df00:	0312      	lsls	r2, r2, #12
    df02:	4699      	mov	r9, r3
    df04:	4c05      	ldr	r4, [pc, #20]	; (df1c <__aeabi_dmul+0x1dc>)
    df06:	e782      	b.n	de0e <__aeabi_dmul+0xce>
    df08:	465c      	mov	r4, fp
    df0a:	464b      	mov	r3, r9
    df0c:	9802      	ldr	r0, [sp, #8]
    df0e:	e76f      	b.n	ddf0 <__aeabi_dmul+0xb0>
    df10:	465c      	mov	r4, fp
    df12:	464b      	mov	r3, r9
    df14:	9501      	str	r5, [sp, #4]
    df16:	9802      	ldr	r0, [sp, #8]
    df18:	e76a      	b.n	ddf0 <__aeabi_dmul+0xb0>
    df1a:	46c0      	nop			; (mov r8, r8)
    df1c:	000007ff 	.word	0x000007ff
    df20:	fffffc01 	.word	0xfffffc01
    df24:	00012264 	.word	0x00012264
    df28:	800fffff 	.word	0x800fffff
    df2c:	fffffc0d 	.word	0xfffffc0d
    df30:	464a      	mov	r2, r9
    df32:	4649      	mov	r1, r9
    df34:	0c17      	lsrs	r7, r2, #16
    df36:	0c1a      	lsrs	r2, r3, #16
    df38:	041b      	lsls	r3, r3, #16
    df3a:	0c1b      	lsrs	r3, r3, #16
    df3c:	0408      	lsls	r0, r1, #16
    df3e:	0019      	movs	r1, r3
    df40:	0c00      	lsrs	r0, r0, #16
    df42:	4341      	muls	r1, r0
    df44:	0015      	movs	r5, r2
    df46:	4688      	mov	r8, r1
    df48:	0019      	movs	r1, r3
    df4a:	437d      	muls	r5, r7
    df4c:	4379      	muls	r1, r7
    df4e:	9503      	str	r5, [sp, #12]
    df50:	4689      	mov	r9, r1
    df52:	0029      	movs	r1, r5
    df54:	0015      	movs	r5, r2
    df56:	4345      	muls	r5, r0
    df58:	444d      	add	r5, r9
    df5a:	9502      	str	r5, [sp, #8]
    df5c:	4645      	mov	r5, r8
    df5e:	0c2d      	lsrs	r5, r5, #16
    df60:	46aa      	mov	sl, r5
    df62:	9d02      	ldr	r5, [sp, #8]
    df64:	4455      	add	r5, sl
    df66:	45a9      	cmp	r9, r5
    df68:	d906      	bls.n	df78 <__aeabi_dmul+0x238>
    df6a:	468a      	mov	sl, r1
    df6c:	2180      	movs	r1, #128	; 0x80
    df6e:	0249      	lsls	r1, r1, #9
    df70:	4689      	mov	r9, r1
    df72:	44ca      	add	sl, r9
    df74:	4651      	mov	r1, sl
    df76:	9103      	str	r1, [sp, #12]
    df78:	0c29      	lsrs	r1, r5, #16
    df7a:	9104      	str	r1, [sp, #16]
    df7c:	4641      	mov	r1, r8
    df7e:	0409      	lsls	r1, r1, #16
    df80:	042d      	lsls	r5, r5, #16
    df82:	0c09      	lsrs	r1, r1, #16
    df84:	4688      	mov	r8, r1
    df86:	0029      	movs	r1, r5
    df88:	0c25      	lsrs	r5, r4, #16
    df8a:	0424      	lsls	r4, r4, #16
    df8c:	4441      	add	r1, r8
    df8e:	0c24      	lsrs	r4, r4, #16
    df90:	9105      	str	r1, [sp, #20]
    df92:	0021      	movs	r1, r4
    df94:	4341      	muls	r1, r0
    df96:	4688      	mov	r8, r1
    df98:	0021      	movs	r1, r4
    df9a:	4379      	muls	r1, r7
    df9c:	468a      	mov	sl, r1
    df9e:	4368      	muls	r0, r5
    dfa0:	4641      	mov	r1, r8
    dfa2:	4450      	add	r0, sl
    dfa4:	4681      	mov	r9, r0
    dfa6:	0c08      	lsrs	r0, r1, #16
    dfa8:	4448      	add	r0, r9
    dfaa:	436f      	muls	r7, r5
    dfac:	4582      	cmp	sl, r0
    dfae:	d903      	bls.n	dfb8 <__aeabi_dmul+0x278>
    dfb0:	2180      	movs	r1, #128	; 0x80
    dfb2:	0249      	lsls	r1, r1, #9
    dfb4:	4689      	mov	r9, r1
    dfb6:	444f      	add	r7, r9
    dfb8:	0c01      	lsrs	r1, r0, #16
    dfba:	4689      	mov	r9, r1
    dfbc:	0039      	movs	r1, r7
    dfbe:	4449      	add	r1, r9
    dfc0:	9102      	str	r1, [sp, #8]
    dfc2:	4641      	mov	r1, r8
    dfc4:	040f      	lsls	r7, r1, #16
    dfc6:	9904      	ldr	r1, [sp, #16]
    dfc8:	0c3f      	lsrs	r7, r7, #16
    dfca:	4688      	mov	r8, r1
    dfcc:	0400      	lsls	r0, r0, #16
    dfce:	19c0      	adds	r0, r0, r7
    dfd0:	4480      	add	r8, r0
    dfd2:	4641      	mov	r1, r8
    dfd4:	9104      	str	r1, [sp, #16]
    dfd6:	4659      	mov	r1, fp
    dfd8:	0c0f      	lsrs	r7, r1, #16
    dfda:	0409      	lsls	r1, r1, #16
    dfdc:	0c09      	lsrs	r1, r1, #16
    dfde:	4688      	mov	r8, r1
    dfe0:	4359      	muls	r1, r3
    dfe2:	468a      	mov	sl, r1
    dfe4:	0039      	movs	r1, r7
    dfe6:	4351      	muls	r1, r2
    dfe8:	4689      	mov	r9, r1
    dfea:	4641      	mov	r1, r8
    dfec:	434a      	muls	r2, r1
    dfee:	4651      	mov	r1, sl
    dff0:	0c09      	lsrs	r1, r1, #16
    dff2:	468b      	mov	fp, r1
    dff4:	437b      	muls	r3, r7
    dff6:	18d2      	adds	r2, r2, r3
    dff8:	445a      	add	r2, fp
    dffa:	4293      	cmp	r3, r2
    dffc:	d903      	bls.n	e006 <__aeabi_dmul+0x2c6>
    dffe:	2380      	movs	r3, #128	; 0x80
    e000:	025b      	lsls	r3, r3, #9
    e002:	469b      	mov	fp, r3
    e004:	44d9      	add	r9, fp
    e006:	4651      	mov	r1, sl
    e008:	0409      	lsls	r1, r1, #16
    e00a:	0c09      	lsrs	r1, r1, #16
    e00c:	468a      	mov	sl, r1
    e00e:	4641      	mov	r1, r8
    e010:	4361      	muls	r1, r4
    e012:	437c      	muls	r4, r7
    e014:	0c13      	lsrs	r3, r2, #16
    e016:	0412      	lsls	r2, r2, #16
    e018:	444b      	add	r3, r9
    e01a:	4452      	add	r2, sl
    e01c:	46a1      	mov	r9, r4
    e01e:	468a      	mov	sl, r1
    e020:	003c      	movs	r4, r7
    e022:	4641      	mov	r1, r8
    e024:	436c      	muls	r4, r5
    e026:	434d      	muls	r5, r1
    e028:	4651      	mov	r1, sl
    e02a:	444d      	add	r5, r9
    e02c:	0c0f      	lsrs	r7, r1, #16
    e02e:	197d      	adds	r5, r7, r5
    e030:	45a9      	cmp	r9, r5
    e032:	d903      	bls.n	e03c <__aeabi_dmul+0x2fc>
    e034:	2180      	movs	r1, #128	; 0x80
    e036:	0249      	lsls	r1, r1, #9
    e038:	4688      	mov	r8, r1
    e03a:	4444      	add	r4, r8
    e03c:	9f04      	ldr	r7, [sp, #16]
    e03e:	9903      	ldr	r1, [sp, #12]
    e040:	46b8      	mov	r8, r7
    e042:	4441      	add	r1, r8
    e044:	468b      	mov	fp, r1
    e046:	4583      	cmp	fp, r0
    e048:	4180      	sbcs	r0, r0
    e04a:	4241      	negs	r1, r0
    e04c:	4688      	mov	r8, r1
    e04e:	4651      	mov	r1, sl
    e050:	0408      	lsls	r0, r1, #16
    e052:	042f      	lsls	r7, r5, #16
    e054:	0c00      	lsrs	r0, r0, #16
    e056:	183f      	adds	r7, r7, r0
    e058:	4658      	mov	r0, fp
    e05a:	9902      	ldr	r1, [sp, #8]
    e05c:	1810      	adds	r0, r2, r0
    e05e:	4689      	mov	r9, r1
    e060:	4290      	cmp	r0, r2
    e062:	4192      	sbcs	r2, r2
    e064:	444f      	add	r7, r9
    e066:	46ba      	mov	sl, r7
    e068:	4252      	negs	r2, r2
    e06a:	4699      	mov	r9, r3
    e06c:	4693      	mov	fp, r2
    e06e:	44c2      	add	sl, r8
    e070:	44d1      	add	r9, sl
    e072:	44cb      	add	fp, r9
    e074:	428f      	cmp	r7, r1
    e076:	41bf      	sbcs	r7, r7
    e078:	45c2      	cmp	sl, r8
    e07a:	4189      	sbcs	r1, r1
    e07c:	4599      	cmp	r9, r3
    e07e:	419b      	sbcs	r3, r3
    e080:	4593      	cmp	fp, r2
    e082:	4192      	sbcs	r2, r2
    e084:	427f      	negs	r7, r7
    e086:	4249      	negs	r1, r1
    e088:	0c2d      	lsrs	r5, r5, #16
    e08a:	4252      	negs	r2, r2
    e08c:	430f      	orrs	r7, r1
    e08e:	425b      	negs	r3, r3
    e090:	4313      	orrs	r3, r2
    e092:	197f      	adds	r7, r7, r5
    e094:	18ff      	adds	r7, r7, r3
    e096:	465b      	mov	r3, fp
    e098:	193c      	adds	r4, r7, r4
    e09a:	0ddb      	lsrs	r3, r3, #23
    e09c:	9a05      	ldr	r2, [sp, #20]
    e09e:	0264      	lsls	r4, r4, #9
    e0a0:	431c      	orrs	r4, r3
    e0a2:	0243      	lsls	r3, r0, #9
    e0a4:	4313      	orrs	r3, r2
    e0a6:	1e5d      	subs	r5, r3, #1
    e0a8:	41ab      	sbcs	r3, r5
    e0aa:	465a      	mov	r2, fp
    e0ac:	0dc0      	lsrs	r0, r0, #23
    e0ae:	4303      	orrs	r3, r0
    e0b0:	0252      	lsls	r2, r2, #9
    e0b2:	4313      	orrs	r3, r2
    e0b4:	01e2      	lsls	r2, r4, #7
    e0b6:	d556      	bpl.n	e166 <__aeabi_dmul+0x426>
    e0b8:	2001      	movs	r0, #1
    e0ba:	085a      	lsrs	r2, r3, #1
    e0bc:	4003      	ands	r3, r0
    e0be:	4313      	orrs	r3, r2
    e0c0:	07e2      	lsls	r2, r4, #31
    e0c2:	4313      	orrs	r3, r2
    e0c4:	0864      	lsrs	r4, r4, #1
    e0c6:	485a      	ldr	r0, [pc, #360]	; (e230 <__aeabi_dmul+0x4f0>)
    e0c8:	4460      	add	r0, ip
    e0ca:	2800      	cmp	r0, #0
    e0cc:	dd4d      	ble.n	e16a <__aeabi_dmul+0x42a>
    e0ce:	075a      	lsls	r2, r3, #29
    e0d0:	d009      	beq.n	e0e6 <__aeabi_dmul+0x3a6>
    e0d2:	220f      	movs	r2, #15
    e0d4:	401a      	ands	r2, r3
    e0d6:	2a04      	cmp	r2, #4
    e0d8:	d005      	beq.n	e0e6 <__aeabi_dmul+0x3a6>
    e0da:	1d1a      	adds	r2, r3, #4
    e0dc:	429a      	cmp	r2, r3
    e0de:	419b      	sbcs	r3, r3
    e0e0:	425b      	negs	r3, r3
    e0e2:	18e4      	adds	r4, r4, r3
    e0e4:	0013      	movs	r3, r2
    e0e6:	01e2      	lsls	r2, r4, #7
    e0e8:	d504      	bpl.n	e0f4 <__aeabi_dmul+0x3b4>
    e0ea:	2080      	movs	r0, #128	; 0x80
    e0ec:	4a51      	ldr	r2, [pc, #324]	; (e234 <__aeabi_dmul+0x4f4>)
    e0ee:	00c0      	lsls	r0, r0, #3
    e0f0:	4014      	ands	r4, r2
    e0f2:	4460      	add	r0, ip
    e0f4:	4a50      	ldr	r2, [pc, #320]	; (e238 <__aeabi_dmul+0x4f8>)
    e0f6:	4290      	cmp	r0, r2
    e0f8:	dd00      	ble.n	e0fc <__aeabi_dmul+0x3bc>
    e0fa:	e6e3      	b.n	dec4 <__aeabi_dmul+0x184>
    e0fc:	2501      	movs	r5, #1
    e0fe:	08db      	lsrs	r3, r3, #3
    e100:	0762      	lsls	r2, r4, #29
    e102:	431a      	orrs	r2, r3
    e104:	0264      	lsls	r4, r4, #9
    e106:	9b01      	ldr	r3, [sp, #4]
    e108:	4691      	mov	r9, r2
    e10a:	0b22      	lsrs	r2, r4, #12
    e10c:	0544      	lsls	r4, r0, #21
    e10e:	0d64      	lsrs	r4, r4, #21
    e110:	401d      	ands	r5, r3
    e112:	e67c      	b.n	de0e <__aeabi_dmul+0xce>
    e114:	2280      	movs	r2, #128	; 0x80
    e116:	4659      	mov	r1, fp
    e118:	0312      	lsls	r2, r2, #12
    e11a:	4211      	tst	r1, r2
    e11c:	d008      	beq.n	e130 <__aeabi_dmul+0x3f0>
    e11e:	4214      	tst	r4, r2
    e120:	d106      	bne.n	e130 <__aeabi_dmul+0x3f0>
    e122:	4322      	orrs	r2, r4
    e124:	0312      	lsls	r2, r2, #12
    e126:	0b12      	lsrs	r2, r2, #12
    e128:	4645      	mov	r5, r8
    e12a:	4699      	mov	r9, r3
    e12c:	4c43      	ldr	r4, [pc, #268]	; (e23c <__aeabi_dmul+0x4fc>)
    e12e:	e66e      	b.n	de0e <__aeabi_dmul+0xce>
    e130:	465b      	mov	r3, fp
    e132:	431a      	orrs	r2, r3
    e134:	0312      	lsls	r2, r2, #12
    e136:	0b12      	lsrs	r2, r2, #12
    e138:	4c40      	ldr	r4, [pc, #256]	; (e23c <__aeabi_dmul+0x4fc>)
    e13a:	e668      	b.n	de0e <__aeabi_dmul+0xce>
    e13c:	0003      	movs	r3, r0
    e13e:	4654      	mov	r4, sl
    e140:	3b28      	subs	r3, #40	; 0x28
    e142:	409c      	lsls	r4, r3
    e144:	2300      	movs	r3, #0
    e146:	e6b9      	b.n	debc <__aeabi_dmul+0x17c>
    e148:	f000 fbfc 	bl	e944 <__clzsi2>
    e14c:	3020      	adds	r0, #32
    e14e:	e6a6      	b.n	de9e <__aeabi_dmul+0x15e>
    e150:	0003      	movs	r3, r0
    e152:	3b28      	subs	r3, #40	; 0x28
    e154:	409f      	lsls	r7, r3
    e156:	2300      	movs	r3, #0
    e158:	46bb      	mov	fp, r7
    e15a:	4699      	mov	r9, r3
    e15c:	e68a      	b.n	de74 <__aeabi_dmul+0x134>
    e15e:	f000 fbf1 	bl	e944 <__clzsi2>
    e162:	3020      	adds	r0, #32
    e164:	e674      	b.n	de50 <__aeabi_dmul+0x110>
    e166:	46b4      	mov	ip, r6
    e168:	e7ad      	b.n	e0c6 <__aeabi_dmul+0x386>
    e16a:	2501      	movs	r5, #1
    e16c:	1a2a      	subs	r2, r5, r0
    e16e:	2a38      	cmp	r2, #56	; 0x38
    e170:	dd06      	ble.n	e180 <__aeabi_dmul+0x440>
    e172:	9b01      	ldr	r3, [sp, #4]
    e174:	2400      	movs	r4, #0
    e176:	401d      	ands	r5, r3
    e178:	2300      	movs	r3, #0
    e17a:	2200      	movs	r2, #0
    e17c:	4699      	mov	r9, r3
    e17e:	e646      	b.n	de0e <__aeabi_dmul+0xce>
    e180:	2a1f      	cmp	r2, #31
    e182:	dc21      	bgt.n	e1c8 <__aeabi_dmul+0x488>
    e184:	2520      	movs	r5, #32
    e186:	0020      	movs	r0, r4
    e188:	1aad      	subs	r5, r5, r2
    e18a:	001e      	movs	r6, r3
    e18c:	40ab      	lsls	r3, r5
    e18e:	40a8      	lsls	r0, r5
    e190:	40d6      	lsrs	r6, r2
    e192:	1e5d      	subs	r5, r3, #1
    e194:	41ab      	sbcs	r3, r5
    e196:	4330      	orrs	r0, r6
    e198:	4318      	orrs	r0, r3
    e19a:	40d4      	lsrs	r4, r2
    e19c:	0743      	lsls	r3, r0, #29
    e19e:	d009      	beq.n	e1b4 <__aeabi_dmul+0x474>
    e1a0:	230f      	movs	r3, #15
    e1a2:	4003      	ands	r3, r0
    e1a4:	2b04      	cmp	r3, #4
    e1a6:	d005      	beq.n	e1b4 <__aeabi_dmul+0x474>
    e1a8:	0003      	movs	r3, r0
    e1aa:	1d18      	adds	r0, r3, #4
    e1ac:	4298      	cmp	r0, r3
    e1ae:	419b      	sbcs	r3, r3
    e1b0:	425b      	negs	r3, r3
    e1b2:	18e4      	adds	r4, r4, r3
    e1b4:	0223      	lsls	r3, r4, #8
    e1b6:	d521      	bpl.n	e1fc <__aeabi_dmul+0x4bc>
    e1b8:	2501      	movs	r5, #1
    e1ba:	9b01      	ldr	r3, [sp, #4]
    e1bc:	2401      	movs	r4, #1
    e1be:	401d      	ands	r5, r3
    e1c0:	2300      	movs	r3, #0
    e1c2:	2200      	movs	r2, #0
    e1c4:	4699      	mov	r9, r3
    e1c6:	e622      	b.n	de0e <__aeabi_dmul+0xce>
    e1c8:	251f      	movs	r5, #31
    e1ca:	0021      	movs	r1, r4
    e1cc:	426d      	negs	r5, r5
    e1ce:	1a28      	subs	r0, r5, r0
    e1d0:	40c1      	lsrs	r1, r0
    e1d2:	0008      	movs	r0, r1
    e1d4:	2a20      	cmp	r2, #32
    e1d6:	d01d      	beq.n	e214 <__aeabi_dmul+0x4d4>
    e1d8:	355f      	adds	r5, #95	; 0x5f
    e1da:	1aaa      	subs	r2, r5, r2
    e1dc:	4094      	lsls	r4, r2
    e1de:	4323      	orrs	r3, r4
    e1e0:	1e5c      	subs	r4, r3, #1
    e1e2:	41a3      	sbcs	r3, r4
    e1e4:	2507      	movs	r5, #7
    e1e6:	4303      	orrs	r3, r0
    e1e8:	401d      	ands	r5, r3
    e1ea:	2200      	movs	r2, #0
    e1ec:	2d00      	cmp	r5, #0
    e1ee:	d009      	beq.n	e204 <__aeabi_dmul+0x4c4>
    e1f0:	220f      	movs	r2, #15
    e1f2:	2400      	movs	r4, #0
    e1f4:	401a      	ands	r2, r3
    e1f6:	0018      	movs	r0, r3
    e1f8:	2a04      	cmp	r2, #4
    e1fa:	d1d6      	bne.n	e1aa <__aeabi_dmul+0x46a>
    e1fc:	0003      	movs	r3, r0
    e1fe:	0765      	lsls	r5, r4, #29
    e200:	0264      	lsls	r4, r4, #9
    e202:	0b22      	lsrs	r2, r4, #12
    e204:	08db      	lsrs	r3, r3, #3
    e206:	432b      	orrs	r3, r5
    e208:	2501      	movs	r5, #1
    e20a:	4699      	mov	r9, r3
    e20c:	9b01      	ldr	r3, [sp, #4]
    e20e:	2400      	movs	r4, #0
    e210:	401d      	ands	r5, r3
    e212:	e5fc      	b.n	de0e <__aeabi_dmul+0xce>
    e214:	2400      	movs	r4, #0
    e216:	e7e2      	b.n	e1de <__aeabi_dmul+0x49e>
    e218:	2280      	movs	r2, #128	; 0x80
    e21a:	2501      	movs	r5, #1
    e21c:	0312      	lsls	r2, r2, #12
    e21e:	4322      	orrs	r2, r4
    e220:	9901      	ldr	r1, [sp, #4]
    e222:	0312      	lsls	r2, r2, #12
    e224:	0b12      	lsrs	r2, r2, #12
    e226:	400d      	ands	r5, r1
    e228:	4699      	mov	r9, r3
    e22a:	4c04      	ldr	r4, [pc, #16]	; (e23c <__aeabi_dmul+0x4fc>)
    e22c:	e5ef      	b.n	de0e <__aeabi_dmul+0xce>
    e22e:	46c0      	nop			; (mov r8, r8)
    e230:	000003ff 	.word	0x000003ff
    e234:	feffffff 	.word	0xfeffffff
    e238:	000007fe 	.word	0x000007fe
    e23c:	000007ff 	.word	0x000007ff

0000e240 <__aeabi_dsub>:
    e240:	b5f0      	push	{r4, r5, r6, r7, lr}
    e242:	4646      	mov	r6, r8
    e244:	46d6      	mov	lr, sl
    e246:	464f      	mov	r7, r9
    e248:	030c      	lsls	r4, r1, #12
    e24a:	b5c0      	push	{r6, r7, lr}
    e24c:	0fcd      	lsrs	r5, r1, #31
    e24e:	004e      	lsls	r6, r1, #1
    e250:	0a61      	lsrs	r1, r4, #9
    e252:	0f44      	lsrs	r4, r0, #29
    e254:	430c      	orrs	r4, r1
    e256:	00c1      	lsls	r1, r0, #3
    e258:	0058      	lsls	r0, r3, #1
    e25a:	0d40      	lsrs	r0, r0, #21
    e25c:	4684      	mov	ip, r0
    e25e:	468a      	mov	sl, r1
    e260:	000f      	movs	r7, r1
    e262:	0319      	lsls	r1, r3, #12
    e264:	0f50      	lsrs	r0, r2, #29
    e266:	0a49      	lsrs	r1, r1, #9
    e268:	4301      	orrs	r1, r0
    e26a:	48c6      	ldr	r0, [pc, #792]	; (e584 <__aeabi_dsub+0x344>)
    e26c:	0d76      	lsrs	r6, r6, #21
    e26e:	46a8      	mov	r8, r5
    e270:	0fdb      	lsrs	r3, r3, #31
    e272:	00d2      	lsls	r2, r2, #3
    e274:	4584      	cmp	ip, r0
    e276:	d100      	bne.n	e27a <__aeabi_dsub+0x3a>
    e278:	e0d8      	b.n	e42c <__aeabi_dsub+0x1ec>
    e27a:	2001      	movs	r0, #1
    e27c:	4043      	eors	r3, r0
    e27e:	42ab      	cmp	r3, r5
    e280:	d100      	bne.n	e284 <__aeabi_dsub+0x44>
    e282:	e0a6      	b.n	e3d2 <__aeabi_dsub+0x192>
    e284:	4660      	mov	r0, ip
    e286:	1a35      	subs	r5, r6, r0
    e288:	2d00      	cmp	r5, #0
    e28a:	dc00      	bgt.n	e28e <__aeabi_dsub+0x4e>
    e28c:	e105      	b.n	e49a <__aeabi_dsub+0x25a>
    e28e:	2800      	cmp	r0, #0
    e290:	d110      	bne.n	e2b4 <__aeabi_dsub+0x74>
    e292:	000b      	movs	r3, r1
    e294:	4313      	orrs	r3, r2
    e296:	d100      	bne.n	e29a <__aeabi_dsub+0x5a>
    e298:	e0d7      	b.n	e44a <__aeabi_dsub+0x20a>
    e29a:	1e6b      	subs	r3, r5, #1
    e29c:	2b00      	cmp	r3, #0
    e29e:	d000      	beq.n	e2a2 <__aeabi_dsub+0x62>
    e2a0:	e14b      	b.n	e53a <__aeabi_dsub+0x2fa>
    e2a2:	4653      	mov	r3, sl
    e2a4:	1a9f      	subs	r7, r3, r2
    e2a6:	45ba      	cmp	sl, r7
    e2a8:	4180      	sbcs	r0, r0
    e2aa:	1a64      	subs	r4, r4, r1
    e2ac:	4240      	negs	r0, r0
    e2ae:	1a24      	subs	r4, r4, r0
    e2b0:	2601      	movs	r6, #1
    e2b2:	e01e      	b.n	e2f2 <__aeabi_dsub+0xb2>
    e2b4:	4bb3      	ldr	r3, [pc, #716]	; (e584 <__aeabi_dsub+0x344>)
    e2b6:	429e      	cmp	r6, r3
    e2b8:	d048      	beq.n	e34c <__aeabi_dsub+0x10c>
    e2ba:	2380      	movs	r3, #128	; 0x80
    e2bc:	041b      	lsls	r3, r3, #16
    e2be:	4319      	orrs	r1, r3
    e2c0:	2d38      	cmp	r5, #56	; 0x38
    e2c2:	dd00      	ble.n	e2c6 <__aeabi_dsub+0x86>
    e2c4:	e119      	b.n	e4fa <__aeabi_dsub+0x2ba>
    e2c6:	2d1f      	cmp	r5, #31
    e2c8:	dd00      	ble.n	e2cc <__aeabi_dsub+0x8c>
    e2ca:	e14c      	b.n	e566 <__aeabi_dsub+0x326>
    e2cc:	2320      	movs	r3, #32
    e2ce:	000f      	movs	r7, r1
    e2d0:	1b5b      	subs	r3, r3, r5
    e2d2:	0010      	movs	r0, r2
    e2d4:	409a      	lsls	r2, r3
    e2d6:	409f      	lsls	r7, r3
    e2d8:	40e8      	lsrs	r0, r5
    e2da:	1e53      	subs	r3, r2, #1
    e2dc:	419a      	sbcs	r2, r3
    e2de:	40e9      	lsrs	r1, r5
    e2e0:	4307      	orrs	r7, r0
    e2e2:	4317      	orrs	r7, r2
    e2e4:	4653      	mov	r3, sl
    e2e6:	1bdf      	subs	r7, r3, r7
    e2e8:	1a61      	subs	r1, r4, r1
    e2ea:	45ba      	cmp	sl, r7
    e2ec:	41a4      	sbcs	r4, r4
    e2ee:	4264      	negs	r4, r4
    e2f0:	1b0c      	subs	r4, r1, r4
    e2f2:	0223      	lsls	r3, r4, #8
    e2f4:	d400      	bmi.n	e2f8 <__aeabi_dsub+0xb8>
    e2f6:	e0c5      	b.n	e484 <__aeabi_dsub+0x244>
    e2f8:	0264      	lsls	r4, r4, #9
    e2fa:	0a65      	lsrs	r5, r4, #9
    e2fc:	2d00      	cmp	r5, #0
    e2fe:	d100      	bne.n	e302 <__aeabi_dsub+0xc2>
    e300:	e0f6      	b.n	e4f0 <__aeabi_dsub+0x2b0>
    e302:	0028      	movs	r0, r5
    e304:	f000 fb1e 	bl	e944 <__clzsi2>
    e308:	0003      	movs	r3, r0
    e30a:	3b08      	subs	r3, #8
    e30c:	2b1f      	cmp	r3, #31
    e30e:	dd00      	ble.n	e312 <__aeabi_dsub+0xd2>
    e310:	e0e9      	b.n	e4e6 <__aeabi_dsub+0x2a6>
    e312:	2220      	movs	r2, #32
    e314:	003c      	movs	r4, r7
    e316:	1ad2      	subs	r2, r2, r3
    e318:	409d      	lsls	r5, r3
    e31a:	40d4      	lsrs	r4, r2
    e31c:	409f      	lsls	r7, r3
    e31e:	4325      	orrs	r5, r4
    e320:	429e      	cmp	r6, r3
    e322:	dd00      	ble.n	e326 <__aeabi_dsub+0xe6>
    e324:	e0db      	b.n	e4de <__aeabi_dsub+0x29e>
    e326:	1b9e      	subs	r6, r3, r6
    e328:	1c73      	adds	r3, r6, #1
    e32a:	2b1f      	cmp	r3, #31
    e32c:	dd00      	ble.n	e330 <__aeabi_dsub+0xf0>
    e32e:	e10a      	b.n	e546 <__aeabi_dsub+0x306>
    e330:	2220      	movs	r2, #32
    e332:	0038      	movs	r0, r7
    e334:	1ad2      	subs	r2, r2, r3
    e336:	0029      	movs	r1, r5
    e338:	4097      	lsls	r7, r2
    e33a:	002c      	movs	r4, r5
    e33c:	4091      	lsls	r1, r2
    e33e:	40d8      	lsrs	r0, r3
    e340:	1e7a      	subs	r2, r7, #1
    e342:	4197      	sbcs	r7, r2
    e344:	40dc      	lsrs	r4, r3
    e346:	2600      	movs	r6, #0
    e348:	4301      	orrs	r1, r0
    e34a:	430f      	orrs	r7, r1
    e34c:	077b      	lsls	r3, r7, #29
    e34e:	d009      	beq.n	e364 <__aeabi_dsub+0x124>
    e350:	230f      	movs	r3, #15
    e352:	403b      	ands	r3, r7
    e354:	2b04      	cmp	r3, #4
    e356:	d005      	beq.n	e364 <__aeabi_dsub+0x124>
    e358:	1d3b      	adds	r3, r7, #4
    e35a:	42bb      	cmp	r3, r7
    e35c:	41bf      	sbcs	r7, r7
    e35e:	427f      	negs	r7, r7
    e360:	19e4      	adds	r4, r4, r7
    e362:	001f      	movs	r7, r3
    e364:	0223      	lsls	r3, r4, #8
    e366:	d525      	bpl.n	e3b4 <__aeabi_dsub+0x174>
    e368:	4b86      	ldr	r3, [pc, #536]	; (e584 <__aeabi_dsub+0x344>)
    e36a:	3601      	adds	r6, #1
    e36c:	429e      	cmp	r6, r3
    e36e:	d100      	bne.n	e372 <__aeabi_dsub+0x132>
    e370:	e0af      	b.n	e4d2 <__aeabi_dsub+0x292>
    e372:	4b85      	ldr	r3, [pc, #532]	; (e588 <__aeabi_dsub+0x348>)
    e374:	2501      	movs	r5, #1
    e376:	401c      	ands	r4, r3
    e378:	4643      	mov	r3, r8
    e37a:	0762      	lsls	r2, r4, #29
    e37c:	08ff      	lsrs	r7, r7, #3
    e37e:	0264      	lsls	r4, r4, #9
    e380:	0576      	lsls	r6, r6, #21
    e382:	4317      	orrs	r7, r2
    e384:	0b24      	lsrs	r4, r4, #12
    e386:	0d76      	lsrs	r6, r6, #21
    e388:	401d      	ands	r5, r3
    e38a:	2100      	movs	r1, #0
    e38c:	0324      	lsls	r4, r4, #12
    e38e:	0b23      	lsrs	r3, r4, #12
    e390:	0d0c      	lsrs	r4, r1, #20
    e392:	4a7e      	ldr	r2, [pc, #504]	; (e58c <__aeabi_dsub+0x34c>)
    e394:	0524      	lsls	r4, r4, #20
    e396:	431c      	orrs	r4, r3
    e398:	4014      	ands	r4, r2
    e39a:	0533      	lsls	r3, r6, #20
    e39c:	4323      	orrs	r3, r4
    e39e:	005b      	lsls	r3, r3, #1
    e3a0:	07ed      	lsls	r5, r5, #31
    e3a2:	085b      	lsrs	r3, r3, #1
    e3a4:	432b      	orrs	r3, r5
    e3a6:	0038      	movs	r0, r7
    e3a8:	0019      	movs	r1, r3
    e3aa:	bc1c      	pop	{r2, r3, r4}
    e3ac:	4690      	mov	r8, r2
    e3ae:	4699      	mov	r9, r3
    e3b0:	46a2      	mov	sl, r4
    e3b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e3b4:	2501      	movs	r5, #1
    e3b6:	4643      	mov	r3, r8
    e3b8:	0762      	lsls	r2, r4, #29
    e3ba:	08ff      	lsrs	r7, r7, #3
    e3bc:	4317      	orrs	r7, r2
    e3be:	08e4      	lsrs	r4, r4, #3
    e3c0:	401d      	ands	r5, r3
    e3c2:	4b70      	ldr	r3, [pc, #448]	; (e584 <__aeabi_dsub+0x344>)
    e3c4:	429e      	cmp	r6, r3
    e3c6:	d036      	beq.n	e436 <__aeabi_dsub+0x1f6>
    e3c8:	0324      	lsls	r4, r4, #12
    e3ca:	0576      	lsls	r6, r6, #21
    e3cc:	0b24      	lsrs	r4, r4, #12
    e3ce:	0d76      	lsrs	r6, r6, #21
    e3d0:	e7db      	b.n	e38a <__aeabi_dsub+0x14a>
    e3d2:	4663      	mov	r3, ip
    e3d4:	1af3      	subs	r3, r6, r3
    e3d6:	2b00      	cmp	r3, #0
    e3d8:	dc00      	bgt.n	e3dc <__aeabi_dsub+0x19c>
    e3da:	e094      	b.n	e506 <__aeabi_dsub+0x2c6>
    e3dc:	4660      	mov	r0, ip
    e3de:	2800      	cmp	r0, #0
    e3e0:	d035      	beq.n	e44e <__aeabi_dsub+0x20e>
    e3e2:	4868      	ldr	r0, [pc, #416]	; (e584 <__aeabi_dsub+0x344>)
    e3e4:	4286      	cmp	r6, r0
    e3e6:	d0b1      	beq.n	e34c <__aeabi_dsub+0x10c>
    e3e8:	2780      	movs	r7, #128	; 0x80
    e3ea:	043f      	lsls	r7, r7, #16
    e3ec:	4339      	orrs	r1, r7
    e3ee:	2b38      	cmp	r3, #56	; 0x38
    e3f0:	dc00      	bgt.n	e3f4 <__aeabi_dsub+0x1b4>
    e3f2:	e0fd      	b.n	e5f0 <__aeabi_dsub+0x3b0>
    e3f4:	430a      	orrs	r2, r1
    e3f6:	0017      	movs	r7, r2
    e3f8:	2100      	movs	r1, #0
    e3fa:	1e7a      	subs	r2, r7, #1
    e3fc:	4197      	sbcs	r7, r2
    e3fe:	4457      	add	r7, sl
    e400:	4557      	cmp	r7, sl
    e402:	4180      	sbcs	r0, r0
    e404:	1909      	adds	r1, r1, r4
    e406:	4244      	negs	r4, r0
    e408:	190c      	adds	r4, r1, r4
    e40a:	0223      	lsls	r3, r4, #8
    e40c:	d53a      	bpl.n	e484 <__aeabi_dsub+0x244>
    e40e:	4b5d      	ldr	r3, [pc, #372]	; (e584 <__aeabi_dsub+0x344>)
    e410:	3601      	adds	r6, #1
    e412:	429e      	cmp	r6, r3
    e414:	d100      	bne.n	e418 <__aeabi_dsub+0x1d8>
    e416:	e14b      	b.n	e6b0 <__aeabi_dsub+0x470>
    e418:	2201      	movs	r2, #1
    e41a:	4b5b      	ldr	r3, [pc, #364]	; (e588 <__aeabi_dsub+0x348>)
    e41c:	401c      	ands	r4, r3
    e41e:	087b      	lsrs	r3, r7, #1
    e420:	4017      	ands	r7, r2
    e422:	431f      	orrs	r7, r3
    e424:	07e2      	lsls	r2, r4, #31
    e426:	4317      	orrs	r7, r2
    e428:	0864      	lsrs	r4, r4, #1
    e42a:	e78f      	b.n	e34c <__aeabi_dsub+0x10c>
    e42c:	0008      	movs	r0, r1
    e42e:	4310      	orrs	r0, r2
    e430:	d000      	beq.n	e434 <__aeabi_dsub+0x1f4>
    e432:	e724      	b.n	e27e <__aeabi_dsub+0x3e>
    e434:	e721      	b.n	e27a <__aeabi_dsub+0x3a>
    e436:	0023      	movs	r3, r4
    e438:	433b      	orrs	r3, r7
    e43a:	d100      	bne.n	e43e <__aeabi_dsub+0x1fe>
    e43c:	e1b9      	b.n	e7b2 <__aeabi_dsub+0x572>
    e43e:	2280      	movs	r2, #128	; 0x80
    e440:	0312      	lsls	r2, r2, #12
    e442:	4314      	orrs	r4, r2
    e444:	0324      	lsls	r4, r4, #12
    e446:	0b24      	lsrs	r4, r4, #12
    e448:	e79f      	b.n	e38a <__aeabi_dsub+0x14a>
    e44a:	002e      	movs	r6, r5
    e44c:	e77e      	b.n	e34c <__aeabi_dsub+0x10c>
    e44e:	0008      	movs	r0, r1
    e450:	4310      	orrs	r0, r2
    e452:	d100      	bne.n	e456 <__aeabi_dsub+0x216>
    e454:	e0ca      	b.n	e5ec <__aeabi_dsub+0x3ac>
    e456:	1e58      	subs	r0, r3, #1
    e458:	4684      	mov	ip, r0
    e45a:	2800      	cmp	r0, #0
    e45c:	d000      	beq.n	e460 <__aeabi_dsub+0x220>
    e45e:	e0e7      	b.n	e630 <__aeabi_dsub+0x3f0>
    e460:	4452      	add	r2, sl
    e462:	4552      	cmp	r2, sl
    e464:	4180      	sbcs	r0, r0
    e466:	1864      	adds	r4, r4, r1
    e468:	4240      	negs	r0, r0
    e46a:	1824      	adds	r4, r4, r0
    e46c:	0017      	movs	r7, r2
    e46e:	2601      	movs	r6, #1
    e470:	0223      	lsls	r3, r4, #8
    e472:	d507      	bpl.n	e484 <__aeabi_dsub+0x244>
    e474:	2602      	movs	r6, #2
    e476:	e7cf      	b.n	e418 <__aeabi_dsub+0x1d8>
    e478:	4664      	mov	r4, ip
    e47a:	432c      	orrs	r4, r5
    e47c:	d100      	bne.n	e480 <__aeabi_dsub+0x240>
    e47e:	e1b3      	b.n	e7e8 <__aeabi_dsub+0x5a8>
    e480:	002c      	movs	r4, r5
    e482:	4667      	mov	r7, ip
    e484:	077b      	lsls	r3, r7, #29
    e486:	d000      	beq.n	e48a <__aeabi_dsub+0x24a>
    e488:	e762      	b.n	e350 <__aeabi_dsub+0x110>
    e48a:	0763      	lsls	r3, r4, #29
    e48c:	08ff      	lsrs	r7, r7, #3
    e48e:	431f      	orrs	r7, r3
    e490:	2501      	movs	r5, #1
    e492:	4643      	mov	r3, r8
    e494:	08e4      	lsrs	r4, r4, #3
    e496:	401d      	ands	r5, r3
    e498:	e793      	b.n	e3c2 <__aeabi_dsub+0x182>
    e49a:	2d00      	cmp	r5, #0
    e49c:	d178      	bne.n	e590 <__aeabi_dsub+0x350>
    e49e:	1c75      	adds	r5, r6, #1
    e4a0:	056d      	lsls	r5, r5, #21
    e4a2:	0d6d      	lsrs	r5, r5, #21
    e4a4:	2d01      	cmp	r5, #1
    e4a6:	dc00      	bgt.n	e4aa <__aeabi_dsub+0x26a>
    e4a8:	e0f2      	b.n	e690 <__aeabi_dsub+0x450>
    e4aa:	4650      	mov	r0, sl
    e4ac:	1a80      	subs	r0, r0, r2
    e4ae:	4582      	cmp	sl, r0
    e4b0:	41bf      	sbcs	r7, r7
    e4b2:	1a65      	subs	r5, r4, r1
    e4b4:	427f      	negs	r7, r7
    e4b6:	1bed      	subs	r5, r5, r7
    e4b8:	4684      	mov	ip, r0
    e4ba:	0228      	lsls	r0, r5, #8
    e4bc:	d400      	bmi.n	e4c0 <__aeabi_dsub+0x280>
    e4be:	e08c      	b.n	e5da <__aeabi_dsub+0x39a>
    e4c0:	4650      	mov	r0, sl
    e4c2:	1a17      	subs	r7, r2, r0
    e4c4:	42ba      	cmp	r2, r7
    e4c6:	4192      	sbcs	r2, r2
    e4c8:	1b0c      	subs	r4, r1, r4
    e4ca:	4255      	negs	r5, r2
    e4cc:	1b65      	subs	r5, r4, r5
    e4ce:	4698      	mov	r8, r3
    e4d0:	e714      	b.n	e2fc <__aeabi_dsub+0xbc>
    e4d2:	2501      	movs	r5, #1
    e4d4:	4643      	mov	r3, r8
    e4d6:	2400      	movs	r4, #0
    e4d8:	401d      	ands	r5, r3
    e4da:	2700      	movs	r7, #0
    e4dc:	e755      	b.n	e38a <__aeabi_dsub+0x14a>
    e4de:	4c2a      	ldr	r4, [pc, #168]	; (e588 <__aeabi_dsub+0x348>)
    e4e0:	1af6      	subs	r6, r6, r3
    e4e2:	402c      	ands	r4, r5
    e4e4:	e732      	b.n	e34c <__aeabi_dsub+0x10c>
    e4e6:	003d      	movs	r5, r7
    e4e8:	3828      	subs	r0, #40	; 0x28
    e4ea:	4085      	lsls	r5, r0
    e4ec:	2700      	movs	r7, #0
    e4ee:	e717      	b.n	e320 <__aeabi_dsub+0xe0>
    e4f0:	0038      	movs	r0, r7
    e4f2:	f000 fa27 	bl	e944 <__clzsi2>
    e4f6:	3020      	adds	r0, #32
    e4f8:	e706      	b.n	e308 <__aeabi_dsub+0xc8>
    e4fa:	430a      	orrs	r2, r1
    e4fc:	0017      	movs	r7, r2
    e4fe:	2100      	movs	r1, #0
    e500:	1e7a      	subs	r2, r7, #1
    e502:	4197      	sbcs	r7, r2
    e504:	e6ee      	b.n	e2e4 <__aeabi_dsub+0xa4>
    e506:	2b00      	cmp	r3, #0
    e508:	d000      	beq.n	e50c <__aeabi_dsub+0x2cc>
    e50a:	e0e5      	b.n	e6d8 <__aeabi_dsub+0x498>
    e50c:	1c73      	adds	r3, r6, #1
    e50e:	469c      	mov	ip, r3
    e510:	055b      	lsls	r3, r3, #21
    e512:	0d5b      	lsrs	r3, r3, #21
    e514:	2b01      	cmp	r3, #1
    e516:	dc00      	bgt.n	e51a <__aeabi_dsub+0x2da>
    e518:	e09f      	b.n	e65a <__aeabi_dsub+0x41a>
    e51a:	4b1a      	ldr	r3, [pc, #104]	; (e584 <__aeabi_dsub+0x344>)
    e51c:	459c      	cmp	ip, r3
    e51e:	d100      	bne.n	e522 <__aeabi_dsub+0x2e2>
    e520:	e0c5      	b.n	e6ae <__aeabi_dsub+0x46e>
    e522:	4452      	add	r2, sl
    e524:	4552      	cmp	r2, sl
    e526:	4180      	sbcs	r0, r0
    e528:	1864      	adds	r4, r4, r1
    e52a:	4240      	negs	r0, r0
    e52c:	1824      	adds	r4, r4, r0
    e52e:	07e7      	lsls	r7, r4, #31
    e530:	0852      	lsrs	r2, r2, #1
    e532:	4317      	orrs	r7, r2
    e534:	0864      	lsrs	r4, r4, #1
    e536:	4666      	mov	r6, ip
    e538:	e708      	b.n	e34c <__aeabi_dsub+0x10c>
    e53a:	4812      	ldr	r0, [pc, #72]	; (e584 <__aeabi_dsub+0x344>)
    e53c:	4285      	cmp	r5, r0
    e53e:	d100      	bne.n	e542 <__aeabi_dsub+0x302>
    e540:	e085      	b.n	e64e <__aeabi_dsub+0x40e>
    e542:	001d      	movs	r5, r3
    e544:	e6bc      	b.n	e2c0 <__aeabi_dsub+0x80>
    e546:	0029      	movs	r1, r5
    e548:	3e1f      	subs	r6, #31
    e54a:	40f1      	lsrs	r1, r6
    e54c:	2b20      	cmp	r3, #32
    e54e:	d100      	bne.n	e552 <__aeabi_dsub+0x312>
    e550:	e07f      	b.n	e652 <__aeabi_dsub+0x412>
    e552:	2240      	movs	r2, #64	; 0x40
    e554:	1ad3      	subs	r3, r2, r3
    e556:	409d      	lsls	r5, r3
    e558:	432f      	orrs	r7, r5
    e55a:	1e7d      	subs	r5, r7, #1
    e55c:	41af      	sbcs	r7, r5
    e55e:	2400      	movs	r4, #0
    e560:	430f      	orrs	r7, r1
    e562:	2600      	movs	r6, #0
    e564:	e78e      	b.n	e484 <__aeabi_dsub+0x244>
    e566:	002b      	movs	r3, r5
    e568:	000f      	movs	r7, r1
    e56a:	3b20      	subs	r3, #32
    e56c:	40df      	lsrs	r7, r3
    e56e:	2d20      	cmp	r5, #32
    e570:	d071      	beq.n	e656 <__aeabi_dsub+0x416>
    e572:	2340      	movs	r3, #64	; 0x40
    e574:	1b5d      	subs	r5, r3, r5
    e576:	40a9      	lsls	r1, r5
    e578:	430a      	orrs	r2, r1
    e57a:	1e51      	subs	r1, r2, #1
    e57c:	418a      	sbcs	r2, r1
    e57e:	2100      	movs	r1, #0
    e580:	4317      	orrs	r7, r2
    e582:	e6af      	b.n	e2e4 <__aeabi_dsub+0xa4>
    e584:	000007ff 	.word	0x000007ff
    e588:	ff7fffff 	.word	0xff7fffff
    e58c:	800fffff 	.word	0x800fffff
    e590:	2e00      	cmp	r6, #0
    e592:	d03e      	beq.n	e612 <__aeabi_dsub+0x3d2>
    e594:	4eb3      	ldr	r6, [pc, #716]	; (e864 <__aeabi_dsub+0x624>)
    e596:	45b4      	cmp	ip, r6
    e598:	d045      	beq.n	e626 <__aeabi_dsub+0x3e6>
    e59a:	2680      	movs	r6, #128	; 0x80
    e59c:	0436      	lsls	r6, r6, #16
    e59e:	426d      	negs	r5, r5
    e5a0:	4334      	orrs	r4, r6
    e5a2:	2d38      	cmp	r5, #56	; 0x38
    e5a4:	dd00      	ble.n	e5a8 <__aeabi_dsub+0x368>
    e5a6:	e0a8      	b.n	e6fa <__aeabi_dsub+0x4ba>
    e5a8:	2d1f      	cmp	r5, #31
    e5aa:	dd00      	ble.n	e5ae <__aeabi_dsub+0x36e>
    e5ac:	e11f      	b.n	e7ee <__aeabi_dsub+0x5ae>
    e5ae:	2620      	movs	r6, #32
    e5b0:	0027      	movs	r7, r4
    e5b2:	4650      	mov	r0, sl
    e5b4:	1b76      	subs	r6, r6, r5
    e5b6:	40b7      	lsls	r7, r6
    e5b8:	40e8      	lsrs	r0, r5
    e5ba:	4307      	orrs	r7, r0
    e5bc:	4650      	mov	r0, sl
    e5be:	40b0      	lsls	r0, r6
    e5c0:	1e46      	subs	r6, r0, #1
    e5c2:	41b0      	sbcs	r0, r6
    e5c4:	40ec      	lsrs	r4, r5
    e5c6:	4338      	orrs	r0, r7
    e5c8:	1a17      	subs	r7, r2, r0
    e5ca:	42ba      	cmp	r2, r7
    e5cc:	4192      	sbcs	r2, r2
    e5ce:	1b0c      	subs	r4, r1, r4
    e5d0:	4252      	negs	r2, r2
    e5d2:	1aa4      	subs	r4, r4, r2
    e5d4:	4666      	mov	r6, ip
    e5d6:	4698      	mov	r8, r3
    e5d8:	e68b      	b.n	e2f2 <__aeabi_dsub+0xb2>
    e5da:	4664      	mov	r4, ip
    e5dc:	4667      	mov	r7, ip
    e5de:	432c      	orrs	r4, r5
    e5e0:	d000      	beq.n	e5e4 <__aeabi_dsub+0x3a4>
    e5e2:	e68b      	b.n	e2fc <__aeabi_dsub+0xbc>
    e5e4:	2500      	movs	r5, #0
    e5e6:	2600      	movs	r6, #0
    e5e8:	2700      	movs	r7, #0
    e5ea:	e6ea      	b.n	e3c2 <__aeabi_dsub+0x182>
    e5ec:	001e      	movs	r6, r3
    e5ee:	e6ad      	b.n	e34c <__aeabi_dsub+0x10c>
    e5f0:	2b1f      	cmp	r3, #31
    e5f2:	dc60      	bgt.n	e6b6 <__aeabi_dsub+0x476>
    e5f4:	2720      	movs	r7, #32
    e5f6:	1af8      	subs	r0, r7, r3
    e5f8:	000f      	movs	r7, r1
    e5fa:	4684      	mov	ip, r0
    e5fc:	4087      	lsls	r7, r0
    e5fe:	0010      	movs	r0, r2
    e600:	40d8      	lsrs	r0, r3
    e602:	4307      	orrs	r7, r0
    e604:	4660      	mov	r0, ip
    e606:	4082      	lsls	r2, r0
    e608:	1e50      	subs	r0, r2, #1
    e60a:	4182      	sbcs	r2, r0
    e60c:	40d9      	lsrs	r1, r3
    e60e:	4317      	orrs	r7, r2
    e610:	e6f5      	b.n	e3fe <__aeabi_dsub+0x1be>
    e612:	0026      	movs	r6, r4
    e614:	4650      	mov	r0, sl
    e616:	4306      	orrs	r6, r0
    e618:	d005      	beq.n	e626 <__aeabi_dsub+0x3e6>
    e61a:	43ed      	mvns	r5, r5
    e61c:	2d00      	cmp	r5, #0
    e61e:	d0d3      	beq.n	e5c8 <__aeabi_dsub+0x388>
    e620:	4e90      	ldr	r6, [pc, #576]	; (e864 <__aeabi_dsub+0x624>)
    e622:	45b4      	cmp	ip, r6
    e624:	d1bd      	bne.n	e5a2 <__aeabi_dsub+0x362>
    e626:	000c      	movs	r4, r1
    e628:	0017      	movs	r7, r2
    e62a:	4666      	mov	r6, ip
    e62c:	4698      	mov	r8, r3
    e62e:	e68d      	b.n	e34c <__aeabi_dsub+0x10c>
    e630:	488c      	ldr	r0, [pc, #560]	; (e864 <__aeabi_dsub+0x624>)
    e632:	4283      	cmp	r3, r0
    e634:	d00b      	beq.n	e64e <__aeabi_dsub+0x40e>
    e636:	4663      	mov	r3, ip
    e638:	e6d9      	b.n	e3ee <__aeabi_dsub+0x1ae>
    e63a:	2d00      	cmp	r5, #0
    e63c:	d000      	beq.n	e640 <__aeabi_dsub+0x400>
    e63e:	e096      	b.n	e76e <__aeabi_dsub+0x52e>
    e640:	0008      	movs	r0, r1
    e642:	4310      	orrs	r0, r2
    e644:	d100      	bne.n	e648 <__aeabi_dsub+0x408>
    e646:	e0e2      	b.n	e80e <__aeabi_dsub+0x5ce>
    e648:	000c      	movs	r4, r1
    e64a:	0017      	movs	r7, r2
    e64c:	4698      	mov	r8, r3
    e64e:	4e85      	ldr	r6, [pc, #532]	; (e864 <__aeabi_dsub+0x624>)
    e650:	e67c      	b.n	e34c <__aeabi_dsub+0x10c>
    e652:	2500      	movs	r5, #0
    e654:	e780      	b.n	e558 <__aeabi_dsub+0x318>
    e656:	2100      	movs	r1, #0
    e658:	e78e      	b.n	e578 <__aeabi_dsub+0x338>
    e65a:	0023      	movs	r3, r4
    e65c:	4650      	mov	r0, sl
    e65e:	4303      	orrs	r3, r0
    e660:	2e00      	cmp	r6, #0
    e662:	d000      	beq.n	e666 <__aeabi_dsub+0x426>
    e664:	e0a8      	b.n	e7b8 <__aeabi_dsub+0x578>
    e666:	2b00      	cmp	r3, #0
    e668:	d100      	bne.n	e66c <__aeabi_dsub+0x42c>
    e66a:	e0de      	b.n	e82a <__aeabi_dsub+0x5ea>
    e66c:	000b      	movs	r3, r1
    e66e:	4313      	orrs	r3, r2
    e670:	d100      	bne.n	e674 <__aeabi_dsub+0x434>
    e672:	e66b      	b.n	e34c <__aeabi_dsub+0x10c>
    e674:	4452      	add	r2, sl
    e676:	4552      	cmp	r2, sl
    e678:	4180      	sbcs	r0, r0
    e67a:	1864      	adds	r4, r4, r1
    e67c:	4240      	negs	r0, r0
    e67e:	1824      	adds	r4, r4, r0
    e680:	0017      	movs	r7, r2
    e682:	0223      	lsls	r3, r4, #8
    e684:	d400      	bmi.n	e688 <__aeabi_dsub+0x448>
    e686:	e6fd      	b.n	e484 <__aeabi_dsub+0x244>
    e688:	4b77      	ldr	r3, [pc, #476]	; (e868 <__aeabi_dsub+0x628>)
    e68a:	4666      	mov	r6, ip
    e68c:	401c      	ands	r4, r3
    e68e:	e65d      	b.n	e34c <__aeabi_dsub+0x10c>
    e690:	0025      	movs	r5, r4
    e692:	4650      	mov	r0, sl
    e694:	4305      	orrs	r5, r0
    e696:	2e00      	cmp	r6, #0
    e698:	d1cf      	bne.n	e63a <__aeabi_dsub+0x3fa>
    e69a:	2d00      	cmp	r5, #0
    e69c:	d14f      	bne.n	e73e <__aeabi_dsub+0x4fe>
    e69e:	000c      	movs	r4, r1
    e6a0:	4314      	orrs	r4, r2
    e6a2:	d100      	bne.n	e6a6 <__aeabi_dsub+0x466>
    e6a4:	e0a0      	b.n	e7e8 <__aeabi_dsub+0x5a8>
    e6a6:	000c      	movs	r4, r1
    e6a8:	0017      	movs	r7, r2
    e6aa:	4698      	mov	r8, r3
    e6ac:	e64e      	b.n	e34c <__aeabi_dsub+0x10c>
    e6ae:	4666      	mov	r6, ip
    e6b0:	2400      	movs	r4, #0
    e6b2:	2700      	movs	r7, #0
    e6b4:	e685      	b.n	e3c2 <__aeabi_dsub+0x182>
    e6b6:	001f      	movs	r7, r3
    e6b8:	0008      	movs	r0, r1
    e6ba:	3f20      	subs	r7, #32
    e6bc:	40f8      	lsrs	r0, r7
    e6be:	0007      	movs	r7, r0
    e6c0:	2b20      	cmp	r3, #32
    e6c2:	d100      	bne.n	e6c6 <__aeabi_dsub+0x486>
    e6c4:	e08e      	b.n	e7e4 <__aeabi_dsub+0x5a4>
    e6c6:	2040      	movs	r0, #64	; 0x40
    e6c8:	1ac3      	subs	r3, r0, r3
    e6ca:	4099      	lsls	r1, r3
    e6cc:	430a      	orrs	r2, r1
    e6ce:	1e51      	subs	r1, r2, #1
    e6d0:	418a      	sbcs	r2, r1
    e6d2:	2100      	movs	r1, #0
    e6d4:	4317      	orrs	r7, r2
    e6d6:	e692      	b.n	e3fe <__aeabi_dsub+0x1be>
    e6d8:	2e00      	cmp	r6, #0
    e6da:	d114      	bne.n	e706 <__aeabi_dsub+0x4c6>
    e6dc:	0026      	movs	r6, r4
    e6de:	4650      	mov	r0, sl
    e6e0:	4306      	orrs	r6, r0
    e6e2:	d062      	beq.n	e7aa <__aeabi_dsub+0x56a>
    e6e4:	43db      	mvns	r3, r3
    e6e6:	2b00      	cmp	r3, #0
    e6e8:	d15c      	bne.n	e7a4 <__aeabi_dsub+0x564>
    e6ea:	1887      	adds	r7, r0, r2
    e6ec:	4297      	cmp	r7, r2
    e6ee:	4192      	sbcs	r2, r2
    e6f0:	1864      	adds	r4, r4, r1
    e6f2:	4252      	negs	r2, r2
    e6f4:	18a4      	adds	r4, r4, r2
    e6f6:	4666      	mov	r6, ip
    e6f8:	e687      	b.n	e40a <__aeabi_dsub+0x1ca>
    e6fa:	4650      	mov	r0, sl
    e6fc:	4320      	orrs	r0, r4
    e6fe:	1e44      	subs	r4, r0, #1
    e700:	41a0      	sbcs	r0, r4
    e702:	2400      	movs	r4, #0
    e704:	e760      	b.n	e5c8 <__aeabi_dsub+0x388>
    e706:	4e57      	ldr	r6, [pc, #348]	; (e864 <__aeabi_dsub+0x624>)
    e708:	45b4      	cmp	ip, r6
    e70a:	d04e      	beq.n	e7aa <__aeabi_dsub+0x56a>
    e70c:	2680      	movs	r6, #128	; 0x80
    e70e:	0436      	lsls	r6, r6, #16
    e710:	425b      	negs	r3, r3
    e712:	4334      	orrs	r4, r6
    e714:	2b38      	cmp	r3, #56	; 0x38
    e716:	dd00      	ble.n	e71a <__aeabi_dsub+0x4da>
    e718:	e07f      	b.n	e81a <__aeabi_dsub+0x5da>
    e71a:	2b1f      	cmp	r3, #31
    e71c:	dd00      	ble.n	e720 <__aeabi_dsub+0x4e0>
    e71e:	e08b      	b.n	e838 <__aeabi_dsub+0x5f8>
    e720:	2620      	movs	r6, #32
    e722:	0027      	movs	r7, r4
    e724:	4650      	mov	r0, sl
    e726:	1af6      	subs	r6, r6, r3
    e728:	40b7      	lsls	r7, r6
    e72a:	40d8      	lsrs	r0, r3
    e72c:	4307      	orrs	r7, r0
    e72e:	4650      	mov	r0, sl
    e730:	40b0      	lsls	r0, r6
    e732:	1e46      	subs	r6, r0, #1
    e734:	41b0      	sbcs	r0, r6
    e736:	4307      	orrs	r7, r0
    e738:	40dc      	lsrs	r4, r3
    e73a:	18bf      	adds	r7, r7, r2
    e73c:	e7d6      	b.n	e6ec <__aeabi_dsub+0x4ac>
    e73e:	000d      	movs	r5, r1
    e740:	4315      	orrs	r5, r2
    e742:	d100      	bne.n	e746 <__aeabi_dsub+0x506>
    e744:	e602      	b.n	e34c <__aeabi_dsub+0x10c>
    e746:	4650      	mov	r0, sl
    e748:	1a80      	subs	r0, r0, r2
    e74a:	4582      	cmp	sl, r0
    e74c:	41bf      	sbcs	r7, r7
    e74e:	1a65      	subs	r5, r4, r1
    e750:	427f      	negs	r7, r7
    e752:	1bed      	subs	r5, r5, r7
    e754:	4684      	mov	ip, r0
    e756:	0228      	lsls	r0, r5, #8
    e758:	d400      	bmi.n	e75c <__aeabi_dsub+0x51c>
    e75a:	e68d      	b.n	e478 <__aeabi_dsub+0x238>
    e75c:	4650      	mov	r0, sl
    e75e:	1a17      	subs	r7, r2, r0
    e760:	42ba      	cmp	r2, r7
    e762:	4192      	sbcs	r2, r2
    e764:	1b0c      	subs	r4, r1, r4
    e766:	4252      	negs	r2, r2
    e768:	1aa4      	subs	r4, r4, r2
    e76a:	4698      	mov	r8, r3
    e76c:	e5ee      	b.n	e34c <__aeabi_dsub+0x10c>
    e76e:	000d      	movs	r5, r1
    e770:	4315      	orrs	r5, r2
    e772:	d100      	bne.n	e776 <__aeabi_dsub+0x536>
    e774:	e76b      	b.n	e64e <__aeabi_dsub+0x40e>
    e776:	4650      	mov	r0, sl
    e778:	0767      	lsls	r7, r4, #29
    e77a:	08c0      	lsrs	r0, r0, #3
    e77c:	4307      	orrs	r7, r0
    e77e:	2080      	movs	r0, #128	; 0x80
    e780:	08e4      	lsrs	r4, r4, #3
    e782:	0300      	lsls	r0, r0, #12
    e784:	4204      	tst	r4, r0
    e786:	d007      	beq.n	e798 <__aeabi_dsub+0x558>
    e788:	08cd      	lsrs	r5, r1, #3
    e78a:	4205      	tst	r5, r0
    e78c:	d104      	bne.n	e798 <__aeabi_dsub+0x558>
    e78e:	002c      	movs	r4, r5
    e790:	4698      	mov	r8, r3
    e792:	08d7      	lsrs	r7, r2, #3
    e794:	0749      	lsls	r1, r1, #29
    e796:	430f      	orrs	r7, r1
    e798:	0f7b      	lsrs	r3, r7, #29
    e79a:	00e4      	lsls	r4, r4, #3
    e79c:	431c      	orrs	r4, r3
    e79e:	00ff      	lsls	r7, r7, #3
    e7a0:	4e30      	ldr	r6, [pc, #192]	; (e864 <__aeabi_dsub+0x624>)
    e7a2:	e5d3      	b.n	e34c <__aeabi_dsub+0x10c>
    e7a4:	4e2f      	ldr	r6, [pc, #188]	; (e864 <__aeabi_dsub+0x624>)
    e7a6:	45b4      	cmp	ip, r6
    e7a8:	d1b4      	bne.n	e714 <__aeabi_dsub+0x4d4>
    e7aa:	000c      	movs	r4, r1
    e7ac:	0017      	movs	r7, r2
    e7ae:	4666      	mov	r6, ip
    e7b0:	e5cc      	b.n	e34c <__aeabi_dsub+0x10c>
    e7b2:	2700      	movs	r7, #0
    e7b4:	2400      	movs	r4, #0
    e7b6:	e5e8      	b.n	e38a <__aeabi_dsub+0x14a>
    e7b8:	2b00      	cmp	r3, #0
    e7ba:	d039      	beq.n	e830 <__aeabi_dsub+0x5f0>
    e7bc:	000b      	movs	r3, r1
    e7be:	4313      	orrs	r3, r2
    e7c0:	d100      	bne.n	e7c4 <__aeabi_dsub+0x584>
    e7c2:	e744      	b.n	e64e <__aeabi_dsub+0x40e>
    e7c4:	08c0      	lsrs	r0, r0, #3
    e7c6:	0767      	lsls	r7, r4, #29
    e7c8:	4307      	orrs	r7, r0
    e7ca:	2080      	movs	r0, #128	; 0x80
    e7cc:	08e4      	lsrs	r4, r4, #3
    e7ce:	0300      	lsls	r0, r0, #12
    e7d0:	4204      	tst	r4, r0
    e7d2:	d0e1      	beq.n	e798 <__aeabi_dsub+0x558>
    e7d4:	08cb      	lsrs	r3, r1, #3
    e7d6:	4203      	tst	r3, r0
    e7d8:	d1de      	bne.n	e798 <__aeabi_dsub+0x558>
    e7da:	08d7      	lsrs	r7, r2, #3
    e7dc:	0749      	lsls	r1, r1, #29
    e7de:	430f      	orrs	r7, r1
    e7e0:	001c      	movs	r4, r3
    e7e2:	e7d9      	b.n	e798 <__aeabi_dsub+0x558>
    e7e4:	2100      	movs	r1, #0
    e7e6:	e771      	b.n	e6cc <__aeabi_dsub+0x48c>
    e7e8:	2500      	movs	r5, #0
    e7ea:	2700      	movs	r7, #0
    e7ec:	e5e9      	b.n	e3c2 <__aeabi_dsub+0x182>
    e7ee:	002e      	movs	r6, r5
    e7f0:	0027      	movs	r7, r4
    e7f2:	3e20      	subs	r6, #32
    e7f4:	40f7      	lsrs	r7, r6
    e7f6:	2d20      	cmp	r5, #32
    e7f8:	d02f      	beq.n	e85a <__aeabi_dsub+0x61a>
    e7fa:	2640      	movs	r6, #64	; 0x40
    e7fc:	1b75      	subs	r5, r6, r5
    e7fe:	40ac      	lsls	r4, r5
    e800:	4650      	mov	r0, sl
    e802:	4320      	orrs	r0, r4
    e804:	1e44      	subs	r4, r0, #1
    e806:	41a0      	sbcs	r0, r4
    e808:	2400      	movs	r4, #0
    e80a:	4338      	orrs	r0, r7
    e80c:	e6dc      	b.n	e5c8 <__aeabi_dsub+0x388>
    e80e:	2480      	movs	r4, #128	; 0x80
    e810:	2500      	movs	r5, #0
    e812:	0324      	lsls	r4, r4, #12
    e814:	4e13      	ldr	r6, [pc, #76]	; (e864 <__aeabi_dsub+0x624>)
    e816:	2700      	movs	r7, #0
    e818:	e5d3      	b.n	e3c2 <__aeabi_dsub+0x182>
    e81a:	4650      	mov	r0, sl
    e81c:	4320      	orrs	r0, r4
    e81e:	0007      	movs	r7, r0
    e820:	1e78      	subs	r0, r7, #1
    e822:	4187      	sbcs	r7, r0
    e824:	2400      	movs	r4, #0
    e826:	18bf      	adds	r7, r7, r2
    e828:	e760      	b.n	e6ec <__aeabi_dsub+0x4ac>
    e82a:	000c      	movs	r4, r1
    e82c:	0017      	movs	r7, r2
    e82e:	e58d      	b.n	e34c <__aeabi_dsub+0x10c>
    e830:	000c      	movs	r4, r1
    e832:	0017      	movs	r7, r2
    e834:	4e0b      	ldr	r6, [pc, #44]	; (e864 <__aeabi_dsub+0x624>)
    e836:	e589      	b.n	e34c <__aeabi_dsub+0x10c>
    e838:	001e      	movs	r6, r3
    e83a:	0027      	movs	r7, r4
    e83c:	3e20      	subs	r6, #32
    e83e:	40f7      	lsrs	r7, r6
    e840:	2b20      	cmp	r3, #32
    e842:	d00c      	beq.n	e85e <__aeabi_dsub+0x61e>
    e844:	2640      	movs	r6, #64	; 0x40
    e846:	1af3      	subs	r3, r6, r3
    e848:	409c      	lsls	r4, r3
    e84a:	4650      	mov	r0, sl
    e84c:	4320      	orrs	r0, r4
    e84e:	1e44      	subs	r4, r0, #1
    e850:	41a0      	sbcs	r0, r4
    e852:	4307      	orrs	r7, r0
    e854:	2400      	movs	r4, #0
    e856:	18bf      	adds	r7, r7, r2
    e858:	e748      	b.n	e6ec <__aeabi_dsub+0x4ac>
    e85a:	2400      	movs	r4, #0
    e85c:	e7d0      	b.n	e800 <__aeabi_dsub+0x5c0>
    e85e:	2400      	movs	r4, #0
    e860:	e7f3      	b.n	e84a <__aeabi_dsub+0x60a>
    e862:	46c0      	nop			; (mov r8, r8)
    e864:	000007ff 	.word	0x000007ff
    e868:	ff7fffff 	.word	0xff7fffff

0000e86c <__aeabi_d2iz>:
    e86c:	b530      	push	{r4, r5, lr}
    e86e:	4d13      	ldr	r5, [pc, #76]	; (e8bc <__aeabi_d2iz+0x50>)
    e870:	030a      	lsls	r2, r1, #12
    e872:	004b      	lsls	r3, r1, #1
    e874:	0b12      	lsrs	r2, r2, #12
    e876:	0d5b      	lsrs	r3, r3, #21
    e878:	0fc9      	lsrs	r1, r1, #31
    e87a:	2400      	movs	r4, #0
    e87c:	42ab      	cmp	r3, r5
    e87e:	dd10      	ble.n	e8a2 <__aeabi_d2iz+0x36>
    e880:	4c0f      	ldr	r4, [pc, #60]	; (e8c0 <__aeabi_d2iz+0x54>)
    e882:	42a3      	cmp	r3, r4
    e884:	dc0f      	bgt.n	e8a6 <__aeabi_d2iz+0x3a>
    e886:	2480      	movs	r4, #128	; 0x80
    e888:	4d0e      	ldr	r5, [pc, #56]	; (e8c4 <__aeabi_d2iz+0x58>)
    e88a:	0364      	lsls	r4, r4, #13
    e88c:	4322      	orrs	r2, r4
    e88e:	1aed      	subs	r5, r5, r3
    e890:	2d1f      	cmp	r5, #31
    e892:	dd0b      	ble.n	e8ac <__aeabi_d2iz+0x40>
    e894:	480c      	ldr	r0, [pc, #48]	; (e8c8 <__aeabi_d2iz+0x5c>)
    e896:	1ac3      	subs	r3, r0, r3
    e898:	40da      	lsrs	r2, r3
    e89a:	4254      	negs	r4, r2
    e89c:	2900      	cmp	r1, #0
    e89e:	d100      	bne.n	e8a2 <__aeabi_d2iz+0x36>
    e8a0:	0014      	movs	r4, r2
    e8a2:	0020      	movs	r0, r4
    e8a4:	bd30      	pop	{r4, r5, pc}
    e8a6:	4b09      	ldr	r3, [pc, #36]	; (e8cc <__aeabi_d2iz+0x60>)
    e8a8:	18cc      	adds	r4, r1, r3
    e8aa:	e7fa      	b.n	e8a2 <__aeabi_d2iz+0x36>
    e8ac:	4c08      	ldr	r4, [pc, #32]	; (e8d0 <__aeabi_d2iz+0x64>)
    e8ae:	40e8      	lsrs	r0, r5
    e8b0:	46a4      	mov	ip, r4
    e8b2:	4463      	add	r3, ip
    e8b4:	409a      	lsls	r2, r3
    e8b6:	4302      	orrs	r2, r0
    e8b8:	e7ef      	b.n	e89a <__aeabi_d2iz+0x2e>
    e8ba:	46c0      	nop			; (mov r8, r8)
    e8bc:	000003fe 	.word	0x000003fe
    e8c0:	0000041d 	.word	0x0000041d
    e8c4:	00000433 	.word	0x00000433
    e8c8:	00000413 	.word	0x00000413
    e8cc:	7fffffff 	.word	0x7fffffff
    e8d0:	fffffbed 	.word	0xfffffbed

0000e8d4 <__aeabi_ui2d>:
    e8d4:	b510      	push	{r4, lr}
    e8d6:	1e04      	subs	r4, r0, #0
    e8d8:	d028      	beq.n	e92c <__aeabi_ui2d+0x58>
    e8da:	f000 f833 	bl	e944 <__clzsi2>
    e8de:	4b15      	ldr	r3, [pc, #84]	; (e934 <__aeabi_ui2d+0x60>)
    e8e0:	4a15      	ldr	r2, [pc, #84]	; (e938 <__aeabi_ui2d+0x64>)
    e8e2:	1a1b      	subs	r3, r3, r0
    e8e4:	1ad2      	subs	r2, r2, r3
    e8e6:	2a1f      	cmp	r2, #31
    e8e8:	dd15      	ble.n	e916 <__aeabi_ui2d+0x42>
    e8ea:	4a14      	ldr	r2, [pc, #80]	; (e93c <__aeabi_ui2d+0x68>)
    e8ec:	1ad2      	subs	r2, r2, r3
    e8ee:	4094      	lsls	r4, r2
    e8f0:	2200      	movs	r2, #0
    e8f2:	0324      	lsls	r4, r4, #12
    e8f4:	055b      	lsls	r3, r3, #21
    e8f6:	0b24      	lsrs	r4, r4, #12
    e8f8:	0d5b      	lsrs	r3, r3, #21
    e8fa:	2100      	movs	r1, #0
    e8fc:	0010      	movs	r0, r2
    e8fe:	0324      	lsls	r4, r4, #12
    e900:	0d0a      	lsrs	r2, r1, #20
    e902:	0b24      	lsrs	r4, r4, #12
    e904:	0512      	lsls	r2, r2, #20
    e906:	4322      	orrs	r2, r4
    e908:	4c0d      	ldr	r4, [pc, #52]	; (e940 <__aeabi_ui2d+0x6c>)
    e90a:	051b      	lsls	r3, r3, #20
    e90c:	4022      	ands	r2, r4
    e90e:	4313      	orrs	r3, r2
    e910:	005b      	lsls	r3, r3, #1
    e912:	0859      	lsrs	r1, r3, #1
    e914:	bd10      	pop	{r4, pc}
    e916:	0021      	movs	r1, r4
    e918:	4091      	lsls	r1, r2
    e91a:	000a      	movs	r2, r1
    e91c:	210b      	movs	r1, #11
    e91e:	1a08      	subs	r0, r1, r0
    e920:	40c4      	lsrs	r4, r0
    e922:	055b      	lsls	r3, r3, #21
    e924:	0324      	lsls	r4, r4, #12
    e926:	0b24      	lsrs	r4, r4, #12
    e928:	0d5b      	lsrs	r3, r3, #21
    e92a:	e7e6      	b.n	e8fa <__aeabi_ui2d+0x26>
    e92c:	2300      	movs	r3, #0
    e92e:	2400      	movs	r4, #0
    e930:	2200      	movs	r2, #0
    e932:	e7e2      	b.n	e8fa <__aeabi_ui2d+0x26>
    e934:	0000041e 	.word	0x0000041e
    e938:	00000433 	.word	0x00000433
    e93c:	00000413 	.word	0x00000413
    e940:	800fffff 	.word	0x800fffff

0000e944 <__clzsi2>:
    e944:	211c      	movs	r1, #28
    e946:	2301      	movs	r3, #1
    e948:	041b      	lsls	r3, r3, #16
    e94a:	4298      	cmp	r0, r3
    e94c:	d301      	bcc.n	e952 <__clzsi2+0xe>
    e94e:	0c00      	lsrs	r0, r0, #16
    e950:	3910      	subs	r1, #16
    e952:	0a1b      	lsrs	r3, r3, #8
    e954:	4298      	cmp	r0, r3
    e956:	d301      	bcc.n	e95c <__clzsi2+0x18>
    e958:	0a00      	lsrs	r0, r0, #8
    e95a:	3908      	subs	r1, #8
    e95c:	091b      	lsrs	r3, r3, #4
    e95e:	4298      	cmp	r0, r3
    e960:	d301      	bcc.n	e966 <__clzsi2+0x22>
    e962:	0900      	lsrs	r0, r0, #4
    e964:	3904      	subs	r1, #4
    e966:	a202      	add	r2, pc, #8	; (adr r2, e970 <__clzsi2+0x2c>)
    e968:	5c10      	ldrb	r0, [r2, r0]
    e96a:	1840      	adds	r0, r0, r1
    e96c:	4770      	bx	lr
    e96e:	46c0      	nop			; (mov r8, r8)
    e970:	02020304 	.word	0x02020304
    e974:	01010101 	.word	0x01010101
	...

0000e980 <__libc_init_array>:
    e980:	b570      	push	{r4, r5, r6, lr}
    e982:	2600      	movs	r6, #0
    e984:	4d0c      	ldr	r5, [pc, #48]	; (e9b8 <__libc_init_array+0x38>)
    e986:	4c0d      	ldr	r4, [pc, #52]	; (e9bc <__libc_init_array+0x3c>)
    e988:	1b64      	subs	r4, r4, r5
    e98a:	10a4      	asrs	r4, r4, #2
    e98c:	42a6      	cmp	r6, r4
    e98e:	d109      	bne.n	e9a4 <__libc_init_array+0x24>
    e990:	2600      	movs	r6, #0
    e992:	f003 fcd3 	bl	1233c <_init>
    e996:	4d0a      	ldr	r5, [pc, #40]	; (e9c0 <__libc_init_array+0x40>)
    e998:	4c0a      	ldr	r4, [pc, #40]	; (e9c4 <__libc_init_array+0x44>)
    e99a:	1b64      	subs	r4, r4, r5
    e99c:	10a4      	asrs	r4, r4, #2
    e99e:	42a6      	cmp	r6, r4
    e9a0:	d105      	bne.n	e9ae <__libc_init_array+0x2e>
    e9a2:	bd70      	pop	{r4, r5, r6, pc}
    e9a4:	00b3      	lsls	r3, r6, #2
    e9a6:	58eb      	ldr	r3, [r5, r3]
    e9a8:	4798      	blx	r3
    e9aa:	3601      	adds	r6, #1
    e9ac:	e7ee      	b.n	e98c <__libc_init_array+0xc>
    e9ae:	00b3      	lsls	r3, r6, #2
    e9b0:	58eb      	ldr	r3, [r5, r3]
    e9b2:	4798      	blx	r3
    e9b4:	3601      	adds	r6, #1
    e9b6:	e7f2      	b.n	e99e <__libc_init_array+0x1e>
    e9b8:	00012348 	.word	0x00012348
    e9bc:	00012348 	.word	0x00012348
    e9c0:	00012348 	.word	0x00012348
    e9c4:	0001234c 	.word	0x0001234c

0000e9c8 <memcmp>:
    e9c8:	b530      	push	{r4, r5, lr}
    e9ca:	2400      	movs	r4, #0
    e9cc:	42a2      	cmp	r2, r4
    e9ce:	d101      	bne.n	e9d4 <memcmp+0xc>
    e9d0:	2000      	movs	r0, #0
    e9d2:	e005      	b.n	e9e0 <memcmp+0x18>
    e9d4:	5d03      	ldrb	r3, [r0, r4]
    e9d6:	1c65      	adds	r5, r4, #1
    e9d8:	5d0c      	ldrb	r4, [r1, r4]
    e9da:	42a3      	cmp	r3, r4
    e9dc:	d001      	beq.n	e9e2 <memcmp+0x1a>
    e9de:	1b18      	subs	r0, r3, r4
    e9e0:	bd30      	pop	{r4, r5, pc}
    e9e2:	002c      	movs	r4, r5
    e9e4:	e7f2      	b.n	e9cc <memcmp+0x4>

0000e9e6 <memcpy>:
    e9e6:	2300      	movs	r3, #0
    e9e8:	b510      	push	{r4, lr}
    e9ea:	429a      	cmp	r2, r3
    e9ec:	d100      	bne.n	e9f0 <memcpy+0xa>
    e9ee:	bd10      	pop	{r4, pc}
    e9f0:	5ccc      	ldrb	r4, [r1, r3]
    e9f2:	54c4      	strb	r4, [r0, r3]
    e9f4:	3301      	adds	r3, #1
    e9f6:	e7f8      	b.n	e9ea <memcpy+0x4>

0000e9f8 <memset>:
    e9f8:	0003      	movs	r3, r0
    e9fa:	1882      	adds	r2, r0, r2
    e9fc:	4293      	cmp	r3, r2
    e9fe:	d100      	bne.n	ea02 <memset+0xa>
    ea00:	4770      	bx	lr
    ea02:	7019      	strb	r1, [r3, #0]
    ea04:	3301      	adds	r3, #1
    ea06:	e7f9      	b.n	e9fc <memset+0x4>

0000ea08 <iprintf>:
    ea08:	b40f      	push	{r0, r1, r2, r3}
    ea0a:	4b0b      	ldr	r3, [pc, #44]	; (ea38 <iprintf+0x30>)
    ea0c:	b513      	push	{r0, r1, r4, lr}
    ea0e:	681c      	ldr	r4, [r3, #0]
    ea10:	2c00      	cmp	r4, #0
    ea12:	d005      	beq.n	ea20 <iprintf+0x18>
    ea14:	69a3      	ldr	r3, [r4, #24]
    ea16:	2b00      	cmp	r3, #0
    ea18:	d102      	bne.n	ea20 <iprintf+0x18>
    ea1a:	0020      	movs	r0, r4
    ea1c:	f000 fb64 	bl	f0e8 <__sinit>
    ea20:	ab05      	add	r3, sp, #20
    ea22:	9a04      	ldr	r2, [sp, #16]
    ea24:	68a1      	ldr	r1, [r4, #8]
    ea26:	0020      	movs	r0, r4
    ea28:	9301      	str	r3, [sp, #4]
    ea2a:	f000 fe9f 	bl	f76c <_vfiprintf_r>
    ea2e:	bc16      	pop	{r1, r2, r4}
    ea30:	bc08      	pop	{r3}
    ea32:	b004      	add	sp, #16
    ea34:	4718      	bx	r3
    ea36:	46c0      	nop			; (mov r8, r8)
    ea38:	20000154 	.word	0x20000154

0000ea3c <putchar>:
    ea3c:	4b08      	ldr	r3, [pc, #32]	; (ea60 <putchar+0x24>)
    ea3e:	b570      	push	{r4, r5, r6, lr}
    ea40:	681c      	ldr	r4, [r3, #0]
    ea42:	0005      	movs	r5, r0
    ea44:	2c00      	cmp	r4, #0
    ea46:	d005      	beq.n	ea54 <putchar+0x18>
    ea48:	69a3      	ldr	r3, [r4, #24]
    ea4a:	2b00      	cmp	r3, #0
    ea4c:	d102      	bne.n	ea54 <putchar+0x18>
    ea4e:	0020      	movs	r0, r4
    ea50:	f000 fb4a 	bl	f0e8 <__sinit>
    ea54:	0029      	movs	r1, r5
    ea56:	68a2      	ldr	r2, [r4, #8]
    ea58:	0020      	movs	r0, r4
    ea5a:	f001 f92b 	bl	fcb4 <_putc_r>
    ea5e:	bd70      	pop	{r4, r5, r6, pc}
    ea60:	20000154 	.word	0x20000154

0000ea64 <_puts_r>:
    ea64:	b570      	push	{r4, r5, r6, lr}
    ea66:	0005      	movs	r5, r0
    ea68:	000e      	movs	r6, r1
    ea6a:	2800      	cmp	r0, #0
    ea6c:	d004      	beq.n	ea78 <_puts_r+0x14>
    ea6e:	6983      	ldr	r3, [r0, #24]
    ea70:	2b00      	cmp	r3, #0
    ea72:	d101      	bne.n	ea78 <_puts_r+0x14>
    ea74:	f000 fb38 	bl	f0e8 <__sinit>
    ea78:	69ab      	ldr	r3, [r5, #24]
    ea7a:	68ac      	ldr	r4, [r5, #8]
    ea7c:	2b00      	cmp	r3, #0
    ea7e:	d102      	bne.n	ea86 <_puts_r+0x22>
    ea80:	0028      	movs	r0, r5
    ea82:	f000 fb31 	bl	f0e8 <__sinit>
    ea86:	4b24      	ldr	r3, [pc, #144]	; (eb18 <_puts_r+0xb4>)
    ea88:	429c      	cmp	r4, r3
    ea8a:	d10f      	bne.n	eaac <_puts_r+0x48>
    ea8c:	686c      	ldr	r4, [r5, #4]
    ea8e:	89a3      	ldrh	r3, [r4, #12]
    ea90:	071b      	lsls	r3, r3, #28
    ea92:	d502      	bpl.n	ea9a <_puts_r+0x36>
    ea94:	6923      	ldr	r3, [r4, #16]
    ea96:	2b00      	cmp	r3, #0
    ea98:	d120      	bne.n	eadc <_puts_r+0x78>
    ea9a:	0021      	movs	r1, r4
    ea9c:	0028      	movs	r0, r5
    ea9e:	f000 f9b5 	bl	ee0c <__swsetup_r>
    eaa2:	2800      	cmp	r0, #0
    eaa4:	d01a      	beq.n	eadc <_puts_r+0x78>
    eaa6:	2001      	movs	r0, #1
    eaa8:	4240      	negs	r0, r0
    eaaa:	bd70      	pop	{r4, r5, r6, pc}
    eaac:	4b1b      	ldr	r3, [pc, #108]	; (eb1c <_puts_r+0xb8>)
    eaae:	429c      	cmp	r4, r3
    eab0:	d101      	bne.n	eab6 <_puts_r+0x52>
    eab2:	68ac      	ldr	r4, [r5, #8]
    eab4:	e7eb      	b.n	ea8e <_puts_r+0x2a>
    eab6:	4b1a      	ldr	r3, [pc, #104]	; (eb20 <_puts_r+0xbc>)
    eab8:	429c      	cmp	r4, r3
    eaba:	d1e8      	bne.n	ea8e <_puts_r+0x2a>
    eabc:	68ec      	ldr	r4, [r5, #12]
    eabe:	e7e6      	b.n	ea8e <_puts_r+0x2a>
    eac0:	3b01      	subs	r3, #1
    eac2:	3601      	adds	r6, #1
    eac4:	60a3      	str	r3, [r4, #8]
    eac6:	2b00      	cmp	r3, #0
    eac8:	da04      	bge.n	ead4 <_puts_r+0x70>
    eaca:	69a2      	ldr	r2, [r4, #24]
    eacc:	4293      	cmp	r3, r2
    eace:	db16      	blt.n	eafe <_puts_r+0x9a>
    ead0:	290a      	cmp	r1, #10
    ead2:	d014      	beq.n	eafe <_puts_r+0x9a>
    ead4:	6823      	ldr	r3, [r4, #0]
    ead6:	1c5a      	adds	r2, r3, #1
    ead8:	6022      	str	r2, [r4, #0]
    eada:	7019      	strb	r1, [r3, #0]
    eadc:	7831      	ldrb	r1, [r6, #0]
    eade:	68a3      	ldr	r3, [r4, #8]
    eae0:	2900      	cmp	r1, #0
    eae2:	d1ed      	bne.n	eac0 <_puts_r+0x5c>
    eae4:	3b01      	subs	r3, #1
    eae6:	60a3      	str	r3, [r4, #8]
    eae8:	2b00      	cmp	r3, #0
    eaea:	da0f      	bge.n	eb0c <_puts_r+0xa8>
    eaec:	0022      	movs	r2, r4
    eaee:	310a      	adds	r1, #10
    eaf0:	0028      	movs	r0, r5
    eaf2:	f000 f935 	bl	ed60 <__swbuf_r>
    eaf6:	1c43      	adds	r3, r0, #1
    eaf8:	d0d5      	beq.n	eaa6 <_puts_r+0x42>
    eafa:	200a      	movs	r0, #10
    eafc:	e7d5      	b.n	eaaa <_puts_r+0x46>
    eafe:	0022      	movs	r2, r4
    eb00:	0028      	movs	r0, r5
    eb02:	f000 f92d 	bl	ed60 <__swbuf_r>
    eb06:	1c43      	adds	r3, r0, #1
    eb08:	d1e8      	bne.n	eadc <_puts_r+0x78>
    eb0a:	e7cc      	b.n	eaa6 <_puts_r+0x42>
    eb0c:	200a      	movs	r0, #10
    eb0e:	6823      	ldr	r3, [r4, #0]
    eb10:	1c5a      	adds	r2, r3, #1
    eb12:	6022      	str	r2, [r4, #0]
    eb14:	7018      	strb	r0, [r3, #0]
    eb16:	e7c8      	b.n	eaaa <_puts_r+0x46>
    eb18:	000122c8 	.word	0x000122c8
    eb1c:	000122e8 	.word	0x000122e8
    eb20:	000122a8 	.word	0x000122a8

0000eb24 <puts>:
    eb24:	b510      	push	{r4, lr}
    eb26:	4b03      	ldr	r3, [pc, #12]	; (eb34 <puts+0x10>)
    eb28:	0001      	movs	r1, r0
    eb2a:	6818      	ldr	r0, [r3, #0]
    eb2c:	f7ff ff9a 	bl	ea64 <_puts_r>
    eb30:	bd10      	pop	{r4, pc}
    eb32:	46c0      	nop			; (mov r8, r8)
    eb34:	20000154 	.word	0x20000154

0000eb38 <rand>:
    eb38:	4b15      	ldr	r3, [pc, #84]	; (eb90 <rand+0x58>)
    eb3a:	b510      	push	{r4, lr}
    eb3c:	681c      	ldr	r4, [r3, #0]
    eb3e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    eb40:	2b00      	cmp	r3, #0
    eb42:	d115      	bne.n	eb70 <rand+0x38>
    eb44:	2018      	movs	r0, #24
    eb46:	f000 fbd1 	bl	f2ec <malloc>
    eb4a:	4b12      	ldr	r3, [pc, #72]	; (eb94 <rand+0x5c>)
    eb4c:	63a0      	str	r0, [r4, #56]	; 0x38
    eb4e:	8003      	strh	r3, [r0, #0]
    eb50:	4b11      	ldr	r3, [pc, #68]	; (eb98 <rand+0x60>)
    eb52:	2201      	movs	r2, #1
    eb54:	8043      	strh	r3, [r0, #2]
    eb56:	4b11      	ldr	r3, [pc, #68]	; (eb9c <rand+0x64>)
    eb58:	8083      	strh	r3, [r0, #4]
    eb5a:	4b11      	ldr	r3, [pc, #68]	; (eba0 <rand+0x68>)
    eb5c:	80c3      	strh	r3, [r0, #6]
    eb5e:	4b11      	ldr	r3, [pc, #68]	; (eba4 <rand+0x6c>)
    eb60:	8103      	strh	r3, [r0, #8]
    eb62:	2305      	movs	r3, #5
    eb64:	8143      	strh	r3, [r0, #10]
    eb66:	3306      	adds	r3, #6
    eb68:	8183      	strh	r3, [r0, #12]
    eb6a:	2300      	movs	r3, #0
    eb6c:	6102      	str	r2, [r0, #16]
    eb6e:	6143      	str	r3, [r0, #20]
    eb70:	6ba4      	ldr	r4, [r4, #56]	; 0x38
    eb72:	4a0d      	ldr	r2, [pc, #52]	; (eba8 <rand+0x70>)
    eb74:	6920      	ldr	r0, [r4, #16]
    eb76:	6961      	ldr	r1, [r4, #20]
    eb78:	4b0c      	ldr	r3, [pc, #48]	; (ebac <rand+0x74>)
    eb7a:	f7fe fa73 	bl	d064 <__aeabi_lmul>
    eb7e:	2201      	movs	r2, #1
    eb80:	2300      	movs	r3, #0
    eb82:	1880      	adds	r0, r0, r2
    eb84:	4159      	adcs	r1, r3
    eb86:	6120      	str	r0, [r4, #16]
    eb88:	6161      	str	r1, [r4, #20]
    eb8a:	0048      	lsls	r0, r1, #1
    eb8c:	0840      	lsrs	r0, r0, #1
    eb8e:	bd10      	pop	{r4, pc}
    eb90:	20000154 	.word	0x20000154
    eb94:	0000330e 	.word	0x0000330e
    eb98:	ffffabcd 	.word	0xffffabcd
    eb9c:	00001234 	.word	0x00001234
    eba0:	ffffe66d 	.word	0xffffe66d
    eba4:	ffffdeec 	.word	0xffffdeec
    eba8:	4c957f2d 	.word	0x4c957f2d
    ebac:	5851f42d 	.word	0x5851f42d

0000ebb0 <setbuf>:
    ebb0:	424a      	negs	r2, r1
    ebb2:	414a      	adcs	r2, r1
    ebb4:	2380      	movs	r3, #128	; 0x80
    ebb6:	b510      	push	{r4, lr}
    ebb8:	0052      	lsls	r2, r2, #1
    ebba:	00db      	lsls	r3, r3, #3
    ebbc:	f000 f802 	bl	ebc4 <setvbuf>
    ebc0:	bd10      	pop	{r4, pc}
	...

0000ebc4 <setvbuf>:
    ebc4:	b5f0      	push	{r4, r5, r6, r7, lr}
    ebc6:	001d      	movs	r5, r3
    ebc8:	4b4f      	ldr	r3, [pc, #316]	; (ed08 <setvbuf+0x144>)
    ebca:	b085      	sub	sp, #20
    ebcc:	681e      	ldr	r6, [r3, #0]
    ebce:	0004      	movs	r4, r0
    ebd0:	000f      	movs	r7, r1
    ebd2:	9200      	str	r2, [sp, #0]
    ebd4:	2e00      	cmp	r6, #0
    ebd6:	d005      	beq.n	ebe4 <setvbuf+0x20>
    ebd8:	69b3      	ldr	r3, [r6, #24]
    ebda:	2b00      	cmp	r3, #0
    ebdc:	d102      	bne.n	ebe4 <setvbuf+0x20>
    ebde:	0030      	movs	r0, r6
    ebe0:	f000 fa82 	bl	f0e8 <__sinit>
    ebe4:	4b49      	ldr	r3, [pc, #292]	; (ed0c <setvbuf+0x148>)
    ebe6:	429c      	cmp	r4, r3
    ebe8:	d150      	bne.n	ec8c <setvbuf+0xc8>
    ebea:	6874      	ldr	r4, [r6, #4]
    ebec:	9b00      	ldr	r3, [sp, #0]
    ebee:	2b02      	cmp	r3, #2
    ebf0:	d005      	beq.n	ebfe <setvbuf+0x3a>
    ebf2:	2b01      	cmp	r3, #1
    ebf4:	d900      	bls.n	ebf8 <setvbuf+0x34>
    ebf6:	e084      	b.n	ed02 <setvbuf+0x13e>
    ebf8:	2d00      	cmp	r5, #0
    ebfa:	da00      	bge.n	ebfe <setvbuf+0x3a>
    ebfc:	e081      	b.n	ed02 <setvbuf+0x13e>
    ebfe:	0021      	movs	r1, r4
    ec00:	0030      	movs	r0, r6
    ec02:	f000 fa03 	bl	f00c <_fflush_r>
    ec06:	6b61      	ldr	r1, [r4, #52]	; 0x34
    ec08:	2900      	cmp	r1, #0
    ec0a:	d008      	beq.n	ec1e <setvbuf+0x5a>
    ec0c:	0023      	movs	r3, r4
    ec0e:	3344      	adds	r3, #68	; 0x44
    ec10:	4299      	cmp	r1, r3
    ec12:	d002      	beq.n	ec1a <setvbuf+0x56>
    ec14:	0030      	movs	r0, r6
    ec16:	f000 fb73 	bl	f300 <_free_r>
    ec1a:	2300      	movs	r3, #0
    ec1c:	6363      	str	r3, [r4, #52]	; 0x34
    ec1e:	2300      	movs	r3, #0
    ec20:	61a3      	str	r3, [r4, #24]
    ec22:	6063      	str	r3, [r4, #4]
    ec24:	89a3      	ldrh	r3, [r4, #12]
    ec26:	061b      	lsls	r3, r3, #24
    ec28:	d503      	bpl.n	ec32 <setvbuf+0x6e>
    ec2a:	6921      	ldr	r1, [r4, #16]
    ec2c:	0030      	movs	r0, r6
    ec2e:	f000 fb67 	bl	f300 <_free_r>
    ec32:	89a3      	ldrh	r3, [r4, #12]
    ec34:	4a36      	ldr	r2, [pc, #216]	; (ed10 <setvbuf+0x14c>)
    ec36:	4013      	ands	r3, r2
    ec38:	81a3      	strh	r3, [r4, #12]
    ec3a:	9b00      	ldr	r3, [sp, #0]
    ec3c:	2b02      	cmp	r3, #2
    ec3e:	d05a      	beq.n	ecf6 <setvbuf+0x132>
    ec40:	ab03      	add	r3, sp, #12
    ec42:	aa02      	add	r2, sp, #8
    ec44:	0021      	movs	r1, r4
    ec46:	0030      	movs	r0, r6
    ec48:	f000 fae4 	bl	f214 <__swhatbuf_r>
    ec4c:	89a3      	ldrh	r3, [r4, #12]
    ec4e:	4318      	orrs	r0, r3
    ec50:	81a0      	strh	r0, [r4, #12]
    ec52:	2d00      	cmp	r5, #0
    ec54:	d124      	bne.n	eca0 <setvbuf+0xdc>
    ec56:	9d02      	ldr	r5, [sp, #8]
    ec58:	0028      	movs	r0, r5
    ec5a:	f000 fb47 	bl	f2ec <malloc>
    ec5e:	9501      	str	r5, [sp, #4]
    ec60:	1e07      	subs	r7, r0, #0
    ec62:	d142      	bne.n	ecea <setvbuf+0x126>
    ec64:	9b02      	ldr	r3, [sp, #8]
    ec66:	9301      	str	r3, [sp, #4]
    ec68:	42ab      	cmp	r3, r5
    ec6a:	d139      	bne.n	ece0 <setvbuf+0x11c>
    ec6c:	2001      	movs	r0, #1
    ec6e:	4240      	negs	r0, r0
    ec70:	2302      	movs	r3, #2
    ec72:	89a2      	ldrh	r2, [r4, #12]
    ec74:	4313      	orrs	r3, r2
    ec76:	81a3      	strh	r3, [r4, #12]
    ec78:	2300      	movs	r3, #0
    ec7a:	60a3      	str	r3, [r4, #8]
    ec7c:	0023      	movs	r3, r4
    ec7e:	3347      	adds	r3, #71	; 0x47
    ec80:	6023      	str	r3, [r4, #0]
    ec82:	6123      	str	r3, [r4, #16]
    ec84:	2301      	movs	r3, #1
    ec86:	6163      	str	r3, [r4, #20]
    ec88:	b005      	add	sp, #20
    ec8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ec8c:	4b21      	ldr	r3, [pc, #132]	; (ed14 <setvbuf+0x150>)
    ec8e:	429c      	cmp	r4, r3
    ec90:	d101      	bne.n	ec96 <setvbuf+0xd2>
    ec92:	68b4      	ldr	r4, [r6, #8]
    ec94:	e7aa      	b.n	ebec <setvbuf+0x28>
    ec96:	4b20      	ldr	r3, [pc, #128]	; (ed18 <setvbuf+0x154>)
    ec98:	429c      	cmp	r4, r3
    ec9a:	d1a7      	bne.n	ebec <setvbuf+0x28>
    ec9c:	68f4      	ldr	r4, [r6, #12]
    ec9e:	e7a5      	b.n	ebec <setvbuf+0x28>
    eca0:	2f00      	cmp	r7, #0
    eca2:	d0d9      	beq.n	ec58 <setvbuf+0x94>
    eca4:	69b3      	ldr	r3, [r6, #24]
    eca6:	2b00      	cmp	r3, #0
    eca8:	d102      	bne.n	ecb0 <setvbuf+0xec>
    ecaa:	0030      	movs	r0, r6
    ecac:	f000 fa1c 	bl	f0e8 <__sinit>
    ecb0:	9b00      	ldr	r3, [sp, #0]
    ecb2:	2b01      	cmp	r3, #1
    ecb4:	d103      	bne.n	ecbe <setvbuf+0xfa>
    ecb6:	89a3      	ldrh	r3, [r4, #12]
    ecb8:	9a00      	ldr	r2, [sp, #0]
    ecba:	431a      	orrs	r2, r3
    ecbc:	81a2      	strh	r2, [r4, #12]
    ecbe:	2008      	movs	r0, #8
    ecc0:	89a3      	ldrh	r3, [r4, #12]
    ecc2:	6027      	str	r7, [r4, #0]
    ecc4:	6127      	str	r7, [r4, #16]
    ecc6:	6165      	str	r5, [r4, #20]
    ecc8:	4018      	ands	r0, r3
    ecca:	d018      	beq.n	ecfe <setvbuf+0x13a>
    eccc:	2001      	movs	r0, #1
    ecce:	4018      	ands	r0, r3
    ecd0:	2300      	movs	r3, #0
    ecd2:	4298      	cmp	r0, r3
    ecd4:	d011      	beq.n	ecfa <setvbuf+0x136>
    ecd6:	426d      	negs	r5, r5
    ecd8:	60a3      	str	r3, [r4, #8]
    ecda:	61a5      	str	r5, [r4, #24]
    ecdc:	0018      	movs	r0, r3
    ecde:	e7d3      	b.n	ec88 <setvbuf+0xc4>
    ece0:	9801      	ldr	r0, [sp, #4]
    ece2:	f000 fb03 	bl	f2ec <malloc>
    ece6:	1e07      	subs	r7, r0, #0
    ece8:	d0c0      	beq.n	ec6c <setvbuf+0xa8>
    ecea:	2380      	movs	r3, #128	; 0x80
    ecec:	89a2      	ldrh	r2, [r4, #12]
    ecee:	9d01      	ldr	r5, [sp, #4]
    ecf0:	4313      	orrs	r3, r2
    ecf2:	81a3      	strh	r3, [r4, #12]
    ecf4:	e7d6      	b.n	eca4 <setvbuf+0xe0>
    ecf6:	2000      	movs	r0, #0
    ecf8:	e7ba      	b.n	ec70 <setvbuf+0xac>
    ecfa:	60a5      	str	r5, [r4, #8]
    ecfc:	e7c4      	b.n	ec88 <setvbuf+0xc4>
    ecfe:	60a0      	str	r0, [r4, #8]
    ed00:	e7c2      	b.n	ec88 <setvbuf+0xc4>
    ed02:	2001      	movs	r0, #1
    ed04:	4240      	negs	r0, r0
    ed06:	e7bf      	b.n	ec88 <setvbuf+0xc4>
    ed08:	20000154 	.word	0x20000154
    ed0c:	000122c8 	.word	0x000122c8
    ed10:	fffff35c 	.word	0xfffff35c
    ed14:	000122e8 	.word	0x000122e8
    ed18:	000122a8 	.word	0x000122a8

0000ed1c <siprintf>:
    ed1c:	b40e      	push	{r1, r2, r3}
    ed1e:	b510      	push	{r4, lr}
    ed20:	b09d      	sub	sp, #116	; 0x74
    ed22:	a902      	add	r1, sp, #8
    ed24:	9002      	str	r0, [sp, #8]
    ed26:	6108      	str	r0, [r1, #16]
    ed28:	480b      	ldr	r0, [pc, #44]	; (ed58 <siprintf+0x3c>)
    ed2a:	2482      	movs	r4, #130	; 0x82
    ed2c:	6088      	str	r0, [r1, #8]
    ed2e:	6148      	str	r0, [r1, #20]
    ed30:	2001      	movs	r0, #1
    ed32:	4240      	negs	r0, r0
    ed34:	ab1f      	add	r3, sp, #124	; 0x7c
    ed36:	81c8      	strh	r0, [r1, #14]
    ed38:	4808      	ldr	r0, [pc, #32]	; (ed5c <siprintf+0x40>)
    ed3a:	cb04      	ldmia	r3!, {r2}
    ed3c:	00a4      	lsls	r4, r4, #2
    ed3e:	6800      	ldr	r0, [r0, #0]
    ed40:	9301      	str	r3, [sp, #4]
    ed42:	818c      	strh	r4, [r1, #12]
    ed44:	f000 fbe6 	bl	f514 <_svfiprintf_r>
    ed48:	2300      	movs	r3, #0
    ed4a:	9a02      	ldr	r2, [sp, #8]
    ed4c:	7013      	strb	r3, [r2, #0]
    ed4e:	b01d      	add	sp, #116	; 0x74
    ed50:	bc10      	pop	{r4}
    ed52:	bc08      	pop	{r3}
    ed54:	b003      	add	sp, #12
    ed56:	4718      	bx	r3
    ed58:	7fffffff 	.word	0x7fffffff
    ed5c:	20000154 	.word	0x20000154

0000ed60 <__swbuf_r>:
    ed60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ed62:	0005      	movs	r5, r0
    ed64:	000e      	movs	r6, r1
    ed66:	0014      	movs	r4, r2
    ed68:	2800      	cmp	r0, #0
    ed6a:	d004      	beq.n	ed76 <__swbuf_r+0x16>
    ed6c:	6983      	ldr	r3, [r0, #24]
    ed6e:	2b00      	cmp	r3, #0
    ed70:	d101      	bne.n	ed76 <__swbuf_r+0x16>
    ed72:	f000 f9b9 	bl	f0e8 <__sinit>
    ed76:	4b22      	ldr	r3, [pc, #136]	; (ee00 <__swbuf_r+0xa0>)
    ed78:	429c      	cmp	r4, r3
    ed7a:	d12d      	bne.n	edd8 <__swbuf_r+0x78>
    ed7c:	686c      	ldr	r4, [r5, #4]
    ed7e:	69a3      	ldr	r3, [r4, #24]
    ed80:	60a3      	str	r3, [r4, #8]
    ed82:	89a3      	ldrh	r3, [r4, #12]
    ed84:	071b      	lsls	r3, r3, #28
    ed86:	d531      	bpl.n	edec <__swbuf_r+0x8c>
    ed88:	6923      	ldr	r3, [r4, #16]
    ed8a:	2b00      	cmp	r3, #0
    ed8c:	d02e      	beq.n	edec <__swbuf_r+0x8c>
    ed8e:	6823      	ldr	r3, [r4, #0]
    ed90:	6922      	ldr	r2, [r4, #16]
    ed92:	b2f7      	uxtb	r7, r6
    ed94:	1a98      	subs	r0, r3, r2
    ed96:	6963      	ldr	r3, [r4, #20]
    ed98:	b2f6      	uxtb	r6, r6
    ed9a:	4298      	cmp	r0, r3
    ed9c:	db05      	blt.n	edaa <__swbuf_r+0x4a>
    ed9e:	0021      	movs	r1, r4
    eda0:	0028      	movs	r0, r5
    eda2:	f000 f933 	bl	f00c <_fflush_r>
    eda6:	2800      	cmp	r0, #0
    eda8:	d126      	bne.n	edf8 <__swbuf_r+0x98>
    edaa:	68a3      	ldr	r3, [r4, #8]
    edac:	3001      	adds	r0, #1
    edae:	3b01      	subs	r3, #1
    edb0:	60a3      	str	r3, [r4, #8]
    edb2:	6823      	ldr	r3, [r4, #0]
    edb4:	1c5a      	adds	r2, r3, #1
    edb6:	6022      	str	r2, [r4, #0]
    edb8:	701f      	strb	r7, [r3, #0]
    edba:	6963      	ldr	r3, [r4, #20]
    edbc:	4298      	cmp	r0, r3
    edbe:	d004      	beq.n	edca <__swbuf_r+0x6a>
    edc0:	89a3      	ldrh	r3, [r4, #12]
    edc2:	07db      	lsls	r3, r3, #31
    edc4:	d51a      	bpl.n	edfc <__swbuf_r+0x9c>
    edc6:	2e0a      	cmp	r6, #10
    edc8:	d118      	bne.n	edfc <__swbuf_r+0x9c>
    edca:	0021      	movs	r1, r4
    edcc:	0028      	movs	r0, r5
    edce:	f000 f91d 	bl	f00c <_fflush_r>
    edd2:	2800      	cmp	r0, #0
    edd4:	d012      	beq.n	edfc <__swbuf_r+0x9c>
    edd6:	e00f      	b.n	edf8 <__swbuf_r+0x98>
    edd8:	4b0a      	ldr	r3, [pc, #40]	; (ee04 <__swbuf_r+0xa4>)
    edda:	429c      	cmp	r4, r3
    eddc:	d101      	bne.n	ede2 <__swbuf_r+0x82>
    edde:	68ac      	ldr	r4, [r5, #8]
    ede0:	e7cd      	b.n	ed7e <__swbuf_r+0x1e>
    ede2:	4b09      	ldr	r3, [pc, #36]	; (ee08 <__swbuf_r+0xa8>)
    ede4:	429c      	cmp	r4, r3
    ede6:	d1ca      	bne.n	ed7e <__swbuf_r+0x1e>
    ede8:	68ec      	ldr	r4, [r5, #12]
    edea:	e7c8      	b.n	ed7e <__swbuf_r+0x1e>
    edec:	0021      	movs	r1, r4
    edee:	0028      	movs	r0, r5
    edf0:	f000 f80c 	bl	ee0c <__swsetup_r>
    edf4:	2800      	cmp	r0, #0
    edf6:	d0ca      	beq.n	ed8e <__swbuf_r+0x2e>
    edf8:	2601      	movs	r6, #1
    edfa:	4276      	negs	r6, r6
    edfc:	0030      	movs	r0, r6
    edfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ee00:	000122c8 	.word	0x000122c8
    ee04:	000122e8 	.word	0x000122e8
    ee08:	000122a8 	.word	0x000122a8

0000ee0c <__swsetup_r>:
    ee0c:	4b36      	ldr	r3, [pc, #216]	; (eee8 <__swsetup_r+0xdc>)
    ee0e:	b570      	push	{r4, r5, r6, lr}
    ee10:	681d      	ldr	r5, [r3, #0]
    ee12:	0006      	movs	r6, r0
    ee14:	000c      	movs	r4, r1
    ee16:	2d00      	cmp	r5, #0
    ee18:	d005      	beq.n	ee26 <__swsetup_r+0x1a>
    ee1a:	69ab      	ldr	r3, [r5, #24]
    ee1c:	2b00      	cmp	r3, #0
    ee1e:	d102      	bne.n	ee26 <__swsetup_r+0x1a>
    ee20:	0028      	movs	r0, r5
    ee22:	f000 f961 	bl	f0e8 <__sinit>
    ee26:	4b31      	ldr	r3, [pc, #196]	; (eeec <__swsetup_r+0xe0>)
    ee28:	429c      	cmp	r4, r3
    ee2a:	d10f      	bne.n	ee4c <__swsetup_r+0x40>
    ee2c:	686c      	ldr	r4, [r5, #4]
    ee2e:	230c      	movs	r3, #12
    ee30:	5ee2      	ldrsh	r2, [r4, r3]
    ee32:	b293      	uxth	r3, r2
    ee34:	0719      	lsls	r1, r3, #28
    ee36:	d42d      	bmi.n	ee94 <__swsetup_r+0x88>
    ee38:	06d9      	lsls	r1, r3, #27
    ee3a:	d411      	bmi.n	ee60 <__swsetup_r+0x54>
    ee3c:	2309      	movs	r3, #9
    ee3e:	2001      	movs	r0, #1
    ee40:	6033      	str	r3, [r6, #0]
    ee42:	3337      	adds	r3, #55	; 0x37
    ee44:	4313      	orrs	r3, r2
    ee46:	81a3      	strh	r3, [r4, #12]
    ee48:	4240      	negs	r0, r0
    ee4a:	bd70      	pop	{r4, r5, r6, pc}
    ee4c:	4b28      	ldr	r3, [pc, #160]	; (eef0 <__swsetup_r+0xe4>)
    ee4e:	429c      	cmp	r4, r3
    ee50:	d101      	bne.n	ee56 <__swsetup_r+0x4a>
    ee52:	68ac      	ldr	r4, [r5, #8]
    ee54:	e7eb      	b.n	ee2e <__swsetup_r+0x22>
    ee56:	4b27      	ldr	r3, [pc, #156]	; (eef4 <__swsetup_r+0xe8>)
    ee58:	429c      	cmp	r4, r3
    ee5a:	d1e8      	bne.n	ee2e <__swsetup_r+0x22>
    ee5c:	68ec      	ldr	r4, [r5, #12]
    ee5e:	e7e6      	b.n	ee2e <__swsetup_r+0x22>
    ee60:	075b      	lsls	r3, r3, #29
    ee62:	d513      	bpl.n	ee8c <__swsetup_r+0x80>
    ee64:	6b61      	ldr	r1, [r4, #52]	; 0x34
    ee66:	2900      	cmp	r1, #0
    ee68:	d008      	beq.n	ee7c <__swsetup_r+0x70>
    ee6a:	0023      	movs	r3, r4
    ee6c:	3344      	adds	r3, #68	; 0x44
    ee6e:	4299      	cmp	r1, r3
    ee70:	d002      	beq.n	ee78 <__swsetup_r+0x6c>
    ee72:	0030      	movs	r0, r6
    ee74:	f000 fa44 	bl	f300 <_free_r>
    ee78:	2300      	movs	r3, #0
    ee7a:	6363      	str	r3, [r4, #52]	; 0x34
    ee7c:	2224      	movs	r2, #36	; 0x24
    ee7e:	89a3      	ldrh	r3, [r4, #12]
    ee80:	4393      	bics	r3, r2
    ee82:	81a3      	strh	r3, [r4, #12]
    ee84:	2300      	movs	r3, #0
    ee86:	6063      	str	r3, [r4, #4]
    ee88:	6923      	ldr	r3, [r4, #16]
    ee8a:	6023      	str	r3, [r4, #0]
    ee8c:	2308      	movs	r3, #8
    ee8e:	89a2      	ldrh	r2, [r4, #12]
    ee90:	4313      	orrs	r3, r2
    ee92:	81a3      	strh	r3, [r4, #12]
    ee94:	6923      	ldr	r3, [r4, #16]
    ee96:	2b00      	cmp	r3, #0
    ee98:	d10b      	bne.n	eeb2 <__swsetup_r+0xa6>
    ee9a:	21a0      	movs	r1, #160	; 0xa0
    ee9c:	2280      	movs	r2, #128	; 0x80
    ee9e:	89a3      	ldrh	r3, [r4, #12]
    eea0:	0089      	lsls	r1, r1, #2
    eea2:	0092      	lsls	r2, r2, #2
    eea4:	400b      	ands	r3, r1
    eea6:	4293      	cmp	r3, r2
    eea8:	d003      	beq.n	eeb2 <__swsetup_r+0xa6>
    eeaa:	0021      	movs	r1, r4
    eeac:	0030      	movs	r0, r6
    eeae:	f000 f9d9 	bl	f264 <__smakebuf_r>
    eeb2:	2301      	movs	r3, #1
    eeb4:	89a2      	ldrh	r2, [r4, #12]
    eeb6:	4013      	ands	r3, r2
    eeb8:	d011      	beq.n	eede <__swsetup_r+0xd2>
    eeba:	2300      	movs	r3, #0
    eebc:	60a3      	str	r3, [r4, #8]
    eebe:	6963      	ldr	r3, [r4, #20]
    eec0:	425b      	negs	r3, r3
    eec2:	61a3      	str	r3, [r4, #24]
    eec4:	2000      	movs	r0, #0
    eec6:	6923      	ldr	r3, [r4, #16]
    eec8:	4283      	cmp	r3, r0
    eeca:	d1be      	bne.n	ee4a <__swsetup_r+0x3e>
    eecc:	230c      	movs	r3, #12
    eece:	5ee2      	ldrsh	r2, [r4, r3]
    eed0:	0613      	lsls	r3, r2, #24
    eed2:	d5ba      	bpl.n	ee4a <__swsetup_r+0x3e>
    eed4:	2340      	movs	r3, #64	; 0x40
    eed6:	4313      	orrs	r3, r2
    eed8:	81a3      	strh	r3, [r4, #12]
    eeda:	3801      	subs	r0, #1
    eedc:	e7b5      	b.n	ee4a <__swsetup_r+0x3e>
    eede:	0792      	lsls	r2, r2, #30
    eee0:	d400      	bmi.n	eee4 <__swsetup_r+0xd8>
    eee2:	6963      	ldr	r3, [r4, #20]
    eee4:	60a3      	str	r3, [r4, #8]
    eee6:	e7ed      	b.n	eec4 <__swsetup_r+0xb8>
    eee8:	20000154 	.word	0x20000154
    eeec:	000122c8 	.word	0x000122c8
    eef0:	000122e8 	.word	0x000122e8
    eef4:	000122a8 	.word	0x000122a8

0000eef8 <__sflush_r>:
    eef8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    eefa:	898a      	ldrh	r2, [r1, #12]
    eefc:	0005      	movs	r5, r0
    eefe:	000c      	movs	r4, r1
    ef00:	0713      	lsls	r3, r2, #28
    ef02:	d460      	bmi.n	efc6 <__sflush_r+0xce>
    ef04:	684b      	ldr	r3, [r1, #4]
    ef06:	2b00      	cmp	r3, #0
    ef08:	dc04      	bgt.n	ef14 <__sflush_r+0x1c>
    ef0a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    ef0c:	2b00      	cmp	r3, #0
    ef0e:	dc01      	bgt.n	ef14 <__sflush_r+0x1c>
    ef10:	2000      	movs	r0, #0
    ef12:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    ef14:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    ef16:	2f00      	cmp	r7, #0
    ef18:	d0fa      	beq.n	ef10 <__sflush_r+0x18>
    ef1a:	2300      	movs	r3, #0
    ef1c:	682e      	ldr	r6, [r5, #0]
    ef1e:	602b      	str	r3, [r5, #0]
    ef20:	2380      	movs	r3, #128	; 0x80
    ef22:	015b      	lsls	r3, r3, #5
    ef24:	401a      	ands	r2, r3
    ef26:	d034      	beq.n	ef92 <__sflush_r+0x9a>
    ef28:	6d60      	ldr	r0, [r4, #84]	; 0x54
    ef2a:	89a3      	ldrh	r3, [r4, #12]
    ef2c:	075b      	lsls	r3, r3, #29
    ef2e:	d506      	bpl.n	ef3e <__sflush_r+0x46>
    ef30:	6863      	ldr	r3, [r4, #4]
    ef32:	1ac0      	subs	r0, r0, r3
    ef34:	6b63      	ldr	r3, [r4, #52]	; 0x34
    ef36:	2b00      	cmp	r3, #0
    ef38:	d001      	beq.n	ef3e <__sflush_r+0x46>
    ef3a:	6c23      	ldr	r3, [r4, #64]	; 0x40
    ef3c:	1ac0      	subs	r0, r0, r3
    ef3e:	0002      	movs	r2, r0
    ef40:	6a21      	ldr	r1, [r4, #32]
    ef42:	2300      	movs	r3, #0
    ef44:	0028      	movs	r0, r5
    ef46:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    ef48:	47b8      	blx	r7
    ef4a:	89a1      	ldrh	r1, [r4, #12]
    ef4c:	1c43      	adds	r3, r0, #1
    ef4e:	d106      	bne.n	ef5e <__sflush_r+0x66>
    ef50:	682b      	ldr	r3, [r5, #0]
    ef52:	2b1d      	cmp	r3, #29
    ef54:	d831      	bhi.n	efba <__sflush_r+0xc2>
    ef56:	4a2c      	ldr	r2, [pc, #176]	; (f008 <__sflush_r+0x110>)
    ef58:	40da      	lsrs	r2, r3
    ef5a:	07d3      	lsls	r3, r2, #31
    ef5c:	d52d      	bpl.n	efba <__sflush_r+0xc2>
    ef5e:	2300      	movs	r3, #0
    ef60:	6063      	str	r3, [r4, #4]
    ef62:	6923      	ldr	r3, [r4, #16]
    ef64:	6023      	str	r3, [r4, #0]
    ef66:	04cb      	lsls	r3, r1, #19
    ef68:	d505      	bpl.n	ef76 <__sflush_r+0x7e>
    ef6a:	1c43      	adds	r3, r0, #1
    ef6c:	d102      	bne.n	ef74 <__sflush_r+0x7c>
    ef6e:	682b      	ldr	r3, [r5, #0]
    ef70:	2b00      	cmp	r3, #0
    ef72:	d100      	bne.n	ef76 <__sflush_r+0x7e>
    ef74:	6560      	str	r0, [r4, #84]	; 0x54
    ef76:	6b61      	ldr	r1, [r4, #52]	; 0x34
    ef78:	602e      	str	r6, [r5, #0]
    ef7a:	2900      	cmp	r1, #0
    ef7c:	d0c8      	beq.n	ef10 <__sflush_r+0x18>
    ef7e:	0023      	movs	r3, r4
    ef80:	3344      	adds	r3, #68	; 0x44
    ef82:	4299      	cmp	r1, r3
    ef84:	d002      	beq.n	ef8c <__sflush_r+0x94>
    ef86:	0028      	movs	r0, r5
    ef88:	f000 f9ba 	bl	f300 <_free_r>
    ef8c:	2000      	movs	r0, #0
    ef8e:	6360      	str	r0, [r4, #52]	; 0x34
    ef90:	e7bf      	b.n	ef12 <__sflush_r+0x1a>
    ef92:	2301      	movs	r3, #1
    ef94:	6a21      	ldr	r1, [r4, #32]
    ef96:	0028      	movs	r0, r5
    ef98:	47b8      	blx	r7
    ef9a:	1c43      	adds	r3, r0, #1
    ef9c:	d1c5      	bne.n	ef2a <__sflush_r+0x32>
    ef9e:	682b      	ldr	r3, [r5, #0]
    efa0:	2b00      	cmp	r3, #0
    efa2:	d0c2      	beq.n	ef2a <__sflush_r+0x32>
    efa4:	2b1d      	cmp	r3, #29
    efa6:	d001      	beq.n	efac <__sflush_r+0xb4>
    efa8:	2b16      	cmp	r3, #22
    efaa:	d101      	bne.n	efb0 <__sflush_r+0xb8>
    efac:	602e      	str	r6, [r5, #0]
    efae:	e7af      	b.n	ef10 <__sflush_r+0x18>
    efb0:	2340      	movs	r3, #64	; 0x40
    efb2:	89a2      	ldrh	r2, [r4, #12]
    efb4:	4313      	orrs	r3, r2
    efb6:	81a3      	strh	r3, [r4, #12]
    efb8:	e7ab      	b.n	ef12 <__sflush_r+0x1a>
    efba:	2340      	movs	r3, #64	; 0x40
    efbc:	430b      	orrs	r3, r1
    efbe:	2001      	movs	r0, #1
    efc0:	81a3      	strh	r3, [r4, #12]
    efc2:	4240      	negs	r0, r0
    efc4:	e7a5      	b.n	ef12 <__sflush_r+0x1a>
    efc6:	690f      	ldr	r7, [r1, #16]
    efc8:	2f00      	cmp	r7, #0
    efca:	d0a1      	beq.n	ef10 <__sflush_r+0x18>
    efcc:	680b      	ldr	r3, [r1, #0]
    efce:	600f      	str	r7, [r1, #0]
    efd0:	1bdb      	subs	r3, r3, r7
    efd2:	9301      	str	r3, [sp, #4]
    efd4:	2300      	movs	r3, #0
    efd6:	0792      	lsls	r2, r2, #30
    efd8:	d100      	bne.n	efdc <__sflush_r+0xe4>
    efda:	694b      	ldr	r3, [r1, #20]
    efdc:	60a3      	str	r3, [r4, #8]
    efde:	9b01      	ldr	r3, [sp, #4]
    efe0:	2b00      	cmp	r3, #0
    efe2:	dc00      	bgt.n	efe6 <__sflush_r+0xee>
    efe4:	e794      	b.n	ef10 <__sflush_r+0x18>
    efe6:	9b01      	ldr	r3, [sp, #4]
    efe8:	003a      	movs	r2, r7
    efea:	6a21      	ldr	r1, [r4, #32]
    efec:	0028      	movs	r0, r5
    efee:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    eff0:	47b0      	blx	r6
    eff2:	2800      	cmp	r0, #0
    eff4:	dc03      	bgt.n	effe <__sflush_r+0x106>
    eff6:	2340      	movs	r3, #64	; 0x40
    eff8:	89a2      	ldrh	r2, [r4, #12]
    effa:	4313      	orrs	r3, r2
    effc:	e7df      	b.n	efbe <__sflush_r+0xc6>
    effe:	9b01      	ldr	r3, [sp, #4]
    f000:	183f      	adds	r7, r7, r0
    f002:	1a1b      	subs	r3, r3, r0
    f004:	9301      	str	r3, [sp, #4]
    f006:	e7ea      	b.n	efde <__sflush_r+0xe6>
    f008:	20400001 	.word	0x20400001

0000f00c <_fflush_r>:
    f00c:	690b      	ldr	r3, [r1, #16]
    f00e:	b570      	push	{r4, r5, r6, lr}
    f010:	0005      	movs	r5, r0
    f012:	000c      	movs	r4, r1
    f014:	2b00      	cmp	r3, #0
    f016:	d101      	bne.n	f01c <_fflush_r+0x10>
    f018:	2000      	movs	r0, #0
    f01a:	bd70      	pop	{r4, r5, r6, pc}
    f01c:	2800      	cmp	r0, #0
    f01e:	d004      	beq.n	f02a <_fflush_r+0x1e>
    f020:	6983      	ldr	r3, [r0, #24]
    f022:	2b00      	cmp	r3, #0
    f024:	d101      	bne.n	f02a <_fflush_r+0x1e>
    f026:	f000 f85f 	bl	f0e8 <__sinit>
    f02a:	4b0b      	ldr	r3, [pc, #44]	; (f058 <_fflush_r+0x4c>)
    f02c:	429c      	cmp	r4, r3
    f02e:	d109      	bne.n	f044 <_fflush_r+0x38>
    f030:	686c      	ldr	r4, [r5, #4]
    f032:	220c      	movs	r2, #12
    f034:	5ea3      	ldrsh	r3, [r4, r2]
    f036:	2b00      	cmp	r3, #0
    f038:	d0ee      	beq.n	f018 <_fflush_r+0xc>
    f03a:	0021      	movs	r1, r4
    f03c:	0028      	movs	r0, r5
    f03e:	f7ff ff5b 	bl	eef8 <__sflush_r>
    f042:	e7ea      	b.n	f01a <_fflush_r+0xe>
    f044:	4b05      	ldr	r3, [pc, #20]	; (f05c <_fflush_r+0x50>)
    f046:	429c      	cmp	r4, r3
    f048:	d101      	bne.n	f04e <_fflush_r+0x42>
    f04a:	68ac      	ldr	r4, [r5, #8]
    f04c:	e7f1      	b.n	f032 <_fflush_r+0x26>
    f04e:	4b04      	ldr	r3, [pc, #16]	; (f060 <_fflush_r+0x54>)
    f050:	429c      	cmp	r4, r3
    f052:	d1ee      	bne.n	f032 <_fflush_r+0x26>
    f054:	68ec      	ldr	r4, [r5, #12]
    f056:	e7ec      	b.n	f032 <_fflush_r+0x26>
    f058:	000122c8 	.word	0x000122c8
    f05c:	000122e8 	.word	0x000122e8
    f060:	000122a8 	.word	0x000122a8

0000f064 <_cleanup_r>:
    f064:	b510      	push	{r4, lr}
    f066:	4902      	ldr	r1, [pc, #8]	; (f070 <_cleanup_r+0xc>)
    f068:	f000 f8b2 	bl	f1d0 <_fwalk_reent>
    f06c:	bd10      	pop	{r4, pc}
    f06e:	46c0      	nop			; (mov r8, r8)
    f070:	0000f00d 	.word	0x0000f00d

0000f074 <std.isra.0>:
    f074:	2300      	movs	r3, #0
    f076:	b510      	push	{r4, lr}
    f078:	0004      	movs	r4, r0
    f07a:	6003      	str	r3, [r0, #0]
    f07c:	6043      	str	r3, [r0, #4]
    f07e:	6083      	str	r3, [r0, #8]
    f080:	8181      	strh	r1, [r0, #12]
    f082:	6643      	str	r3, [r0, #100]	; 0x64
    f084:	81c2      	strh	r2, [r0, #14]
    f086:	6103      	str	r3, [r0, #16]
    f088:	6143      	str	r3, [r0, #20]
    f08a:	6183      	str	r3, [r0, #24]
    f08c:	0019      	movs	r1, r3
    f08e:	2208      	movs	r2, #8
    f090:	305c      	adds	r0, #92	; 0x5c
    f092:	f7ff fcb1 	bl	e9f8 <memset>
    f096:	4b05      	ldr	r3, [pc, #20]	; (f0ac <std.isra.0+0x38>)
    f098:	6224      	str	r4, [r4, #32]
    f09a:	6263      	str	r3, [r4, #36]	; 0x24
    f09c:	4b04      	ldr	r3, [pc, #16]	; (f0b0 <std.isra.0+0x3c>)
    f09e:	62a3      	str	r3, [r4, #40]	; 0x28
    f0a0:	4b04      	ldr	r3, [pc, #16]	; (f0b4 <std.isra.0+0x40>)
    f0a2:	62e3      	str	r3, [r4, #44]	; 0x2c
    f0a4:	4b04      	ldr	r3, [pc, #16]	; (f0b8 <std.isra.0+0x44>)
    f0a6:	6323      	str	r3, [r4, #48]	; 0x30
    f0a8:	bd10      	pop	{r4, pc}
    f0aa:	46c0      	nop			; (mov r8, r8)
    f0ac:	0000fd45 	.word	0x0000fd45
    f0b0:	0000fd6d 	.word	0x0000fd6d
    f0b4:	0000fda5 	.word	0x0000fda5
    f0b8:	0000fdd1 	.word	0x0000fdd1

0000f0bc <__sfmoreglue>:
    f0bc:	b570      	push	{r4, r5, r6, lr}
    f0be:	2568      	movs	r5, #104	; 0x68
    f0c0:	1e4a      	subs	r2, r1, #1
    f0c2:	4355      	muls	r5, r2
    f0c4:	000e      	movs	r6, r1
    f0c6:	0029      	movs	r1, r5
    f0c8:	3174      	adds	r1, #116	; 0x74
    f0ca:	f000 f963 	bl	f394 <_malloc_r>
    f0ce:	1e04      	subs	r4, r0, #0
    f0d0:	d008      	beq.n	f0e4 <__sfmoreglue+0x28>
    f0d2:	2100      	movs	r1, #0
    f0d4:	002a      	movs	r2, r5
    f0d6:	6001      	str	r1, [r0, #0]
    f0d8:	6046      	str	r6, [r0, #4]
    f0da:	300c      	adds	r0, #12
    f0dc:	60a0      	str	r0, [r4, #8]
    f0de:	3268      	adds	r2, #104	; 0x68
    f0e0:	f7ff fc8a 	bl	e9f8 <memset>
    f0e4:	0020      	movs	r0, r4
    f0e6:	bd70      	pop	{r4, r5, r6, pc}

0000f0e8 <__sinit>:
    f0e8:	6983      	ldr	r3, [r0, #24]
    f0ea:	b513      	push	{r0, r1, r4, lr}
    f0ec:	0004      	movs	r4, r0
    f0ee:	2b00      	cmp	r3, #0
    f0f0:	d128      	bne.n	f144 <__sinit+0x5c>
    f0f2:	6483      	str	r3, [r0, #72]	; 0x48
    f0f4:	64c3      	str	r3, [r0, #76]	; 0x4c
    f0f6:	6503      	str	r3, [r0, #80]	; 0x50
    f0f8:	4b13      	ldr	r3, [pc, #76]	; (f148 <__sinit+0x60>)
    f0fa:	4a14      	ldr	r2, [pc, #80]	; (f14c <__sinit+0x64>)
    f0fc:	681b      	ldr	r3, [r3, #0]
    f0fe:	6282      	str	r2, [r0, #40]	; 0x28
    f100:	9301      	str	r3, [sp, #4]
    f102:	4298      	cmp	r0, r3
    f104:	d101      	bne.n	f10a <__sinit+0x22>
    f106:	2301      	movs	r3, #1
    f108:	6183      	str	r3, [r0, #24]
    f10a:	0020      	movs	r0, r4
    f10c:	f000 f820 	bl	f150 <__sfp>
    f110:	6060      	str	r0, [r4, #4]
    f112:	0020      	movs	r0, r4
    f114:	f000 f81c 	bl	f150 <__sfp>
    f118:	60a0      	str	r0, [r4, #8]
    f11a:	0020      	movs	r0, r4
    f11c:	f000 f818 	bl	f150 <__sfp>
    f120:	2200      	movs	r2, #0
    f122:	60e0      	str	r0, [r4, #12]
    f124:	2104      	movs	r1, #4
    f126:	6860      	ldr	r0, [r4, #4]
    f128:	f7ff ffa4 	bl	f074 <std.isra.0>
    f12c:	2201      	movs	r2, #1
    f12e:	2109      	movs	r1, #9
    f130:	68a0      	ldr	r0, [r4, #8]
    f132:	f7ff ff9f 	bl	f074 <std.isra.0>
    f136:	2202      	movs	r2, #2
    f138:	2112      	movs	r1, #18
    f13a:	68e0      	ldr	r0, [r4, #12]
    f13c:	f7ff ff9a 	bl	f074 <std.isra.0>
    f140:	2301      	movs	r3, #1
    f142:	61a3      	str	r3, [r4, #24]
    f144:	bd13      	pop	{r0, r1, r4, pc}
    f146:	46c0      	nop			; (mov r8, r8)
    f148:	000122a4 	.word	0x000122a4
    f14c:	0000f065 	.word	0x0000f065

0000f150 <__sfp>:
    f150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    f152:	4b1e      	ldr	r3, [pc, #120]	; (f1cc <__sfp+0x7c>)
    f154:	0007      	movs	r7, r0
    f156:	681e      	ldr	r6, [r3, #0]
    f158:	69b3      	ldr	r3, [r6, #24]
    f15a:	2b00      	cmp	r3, #0
    f15c:	d102      	bne.n	f164 <__sfp+0x14>
    f15e:	0030      	movs	r0, r6
    f160:	f7ff ffc2 	bl	f0e8 <__sinit>
    f164:	3648      	adds	r6, #72	; 0x48
    f166:	68b4      	ldr	r4, [r6, #8]
    f168:	6873      	ldr	r3, [r6, #4]
    f16a:	3b01      	subs	r3, #1
    f16c:	d504      	bpl.n	f178 <__sfp+0x28>
    f16e:	6833      	ldr	r3, [r6, #0]
    f170:	2b00      	cmp	r3, #0
    f172:	d007      	beq.n	f184 <__sfp+0x34>
    f174:	6836      	ldr	r6, [r6, #0]
    f176:	e7f6      	b.n	f166 <__sfp+0x16>
    f178:	220c      	movs	r2, #12
    f17a:	5ea5      	ldrsh	r5, [r4, r2]
    f17c:	2d00      	cmp	r5, #0
    f17e:	d00d      	beq.n	f19c <__sfp+0x4c>
    f180:	3468      	adds	r4, #104	; 0x68
    f182:	e7f2      	b.n	f16a <__sfp+0x1a>
    f184:	2104      	movs	r1, #4
    f186:	0038      	movs	r0, r7
    f188:	f7ff ff98 	bl	f0bc <__sfmoreglue>
    f18c:	6030      	str	r0, [r6, #0]
    f18e:	2800      	cmp	r0, #0
    f190:	d1f0      	bne.n	f174 <__sfp+0x24>
    f192:	230c      	movs	r3, #12
    f194:	0004      	movs	r4, r0
    f196:	603b      	str	r3, [r7, #0]
    f198:	0020      	movs	r0, r4
    f19a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    f19c:	2301      	movs	r3, #1
    f19e:	0020      	movs	r0, r4
    f1a0:	425b      	negs	r3, r3
    f1a2:	81e3      	strh	r3, [r4, #14]
    f1a4:	3302      	adds	r3, #2
    f1a6:	81a3      	strh	r3, [r4, #12]
    f1a8:	6665      	str	r5, [r4, #100]	; 0x64
    f1aa:	6025      	str	r5, [r4, #0]
    f1ac:	60a5      	str	r5, [r4, #8]
    f1ae:	6065      	str	r5, [r4, #4]
    f1b0:	6125      	str	r5, [r4, #16]
    f1b2:	6165      	str	r5, [r4, #20]
    f1b4:	61a5      	str	r5, [r4, #24]
    f1b6:	2208      	movs	r2, #8
    f1b8:	0029      	movs	r1, r5
    f1ba:	305c      	adds	r0, #92	; 0x5c
    f1bc:	f7ff fc1c 	bl	e9f8 <memset>
    f1c0:	6365      	str	r5, [r4, #52]	; 0x34
    f1c2:	63a5      	str	r5, [r4, #56]	; 0x38
    f1c4:	64a5      	str	r5, [r4, #72]	; 0x48
    f1c6:	64e5      	str	r5, [r4, #76]	; 0x4c
    f1c8:	e7e6      	b.n	f198 <__sfp+0x48>
    f1ca:	46c0      	nop			; (mov r8, r8)
    f1cc:	000122a4 	.word	0x000122a4

0000f1d0 <_fwalk_reent>:
    f1d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    f1d2:	0004      	movs	r4, r0
    f1d4:	0007      	movs	r7, r0
    f1d6:	2600      	movs	r6, #0
    f1d8:	9101      	str	r1, [sp, #4]
    f1da:	3448      	adds	r4, #72	; 0x48
    f1dc:	2c00      	cmp	r4, #0
    f1de:	d101      	bne.n	f1e4 <_fwalk_reent+0x14>
    f1e0:	0030      	movs	r0, r6
    f1e2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    f1e4:	6863      	ldr	r3, [r4, #4]
    f1e6:	68a5      	ldr	r5, [r4, #8]
    f1e8:	9300      	str	r3, [sp, #0]
    f1ea:	9b00      	ldr	r3, [sp, #0]
    f1ec:	3b01      	subs	r3, #1
    f1ee:	9300      	str	r3, [sp, #0]
    f1f0:	d501      	bpl.n	f1f6 <_fwalk_reent+0x26>
    f1f2:	6824      	ldr	r4, [r4, #0]
    f1f4:	e7f2      	b.n	f1dc <_fwalk_reent+0xc>
    f1f6:	89ab      	ldrh	r3, [r5, #12]
    f1f8:	2b01      	cmp	r3, #1
    f1fa:	d908      	bls.n	f20e <_fwalk_reent+0x3e>
    f1fc:	220e      	movs	r2, #14
    f1fe:	5eab      	ldrsh	r3, [r5, r2]
    f200:	3301      	adds	r3, #1
    f202:	d004      	beq.n	f20e <_fwalk_reent+0x3e>
    f204:	0029      	movs	r1, r5
    f206:	0038      	movs	r0, r7
    f208:	9b01      	ldr	r3, [sp, #4]
    f20a:	4798      	blx	r3
    f20c:	4306      	orrs	r6, r0
    f20e:	3568      	adds	r5, #104	; 0x68
    f210:	e7eb      	b.n	f1ea <_fwalk_reent+0x1a>
	...

0000f214 <__swhatbuf_r>:
    f214:	b570      	push	{r4, r5, r6, lr}
    f216:	000e      	movs	r6, r1
    f218:	001d      	movs	r5, r3
    f21a:	230e      	movs	r3, #14
    f21c:	5ec9      	ldrsh	r1, [r1, r3]
    f21e:	b090      	sub	sp, #64	; 0x40
    f220:	0014      	movs	r4, r2
    f222:	2900      	cmp	r1, #0
    f224:	da07      	bge.n	f236 <__swhatbuf_r+0x22>
    f226:	2300      	movs	r3, #0
    f228:	602b      	str	r3, [r5, #0]
    f22a:	89b3      	ldrh	r3, [r6, #12]
    f22c:	061b      	lsls	r3, r3, #24
    f22e:	d411      	bmi.n	f254 <__swhatbuf_r+0x40>
    f230:	2380      	movs	r3, #128	; 0x80
    f232:	00db      	lsls	r3, r3, #3
    f234:	e00f      	b.n	f256 <__swhatbuf_r+0x42>
    f236:	aa01      	add	r2, sp, #4
    f238:	f000 fdf6 	bl	fe28 <_fstat_r>
    f23c:	2800      	cmp	r0, #0
    f23e:	dbf2      	blt.n	f226 <__swhatbuf_r+0x12>
    f240:	22f0      	movs	r2, #240	; 0xf0
    f242:	9b02      	ldr	r3, [sp, #8]
    f244:	0212      	lsls	r2, r2, #8
    f246:	4013      	ands	r3, r2
    f248:	4a05      	ldr	r2, [pc, #20]	; (f260 <__swhatbuf_r+0x4c>)
    f24a:	189b      	adds	r3, r3, r2
    f24c:	425a      	negs	r2, r3
    f24e:	4153      	adcs	r3, r2
    f250:	602b      	str	r3, [r5, #0]
    f252:	e7ed      	b.n	f230 <__swhatbuf_r+0x1c>
    f254:	2340      	movs	r3, #64	; 0x40
    f256:	2000      	movs	r0, #0
    f258:	6023      	str	r3, [r4, #0]
    f25a:	b010      	add	sp, #64	; 0x40
    f25c:	bd70      	pop	{r4, r5, r6, pc}
    f25e:	46c0      	nop			; (mov r8, r8)
    f260:	ffffe000 	.word	0xffffe000

0000f264 <__smakebuf_r>:
    f264:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    f266:	2602      	movs	r6, #2
    f268:	898b      	ldrh	r3, [r1, #12]
    f26a:	0005      	movs	r5, r0
    f26c:	000c      	movs	r4, r1
    f26e:	4233      	tst	r3, r6
    f270:	d006      	beq.n	f280 <__smakebuf_r+0x1c>
    f272:	0023      	movs	r3, r4
    f274:	3347      	adds	r3, #71	; 0x47
    f276:	6023      	str	r3, [r4, #0]
    f278:	6123      	str	r3, [r4, #16]
    f27a:	2301      	movs	r3, #1
    f27c:	6163      	str	r3, [r4, #20]
    f27e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    f280:	ab01      	add	r3, sp, #4
    f282:	466a      	mov	r2, sp
    f284:	f7ff ffc6 	bl	f214 <__swhatbuf_r>
    f288:	9900      	ldr	r1, [sp, #0]
    f28a:	0007      	movs	r7, r0
    f28c:	0028      	movs	r0, r5
    f28e:	f000 f881 	bl	f394 <_malloc_r>
    f292:	2800      	cmp	r0, #0
    f294:	d108      	bne.n	f2a8 <__smakebuf_r+0x44>
    f296:	220c      	movs	r2, #12
    f298:	5ea3      	ldrsh	r3, [r4, r2]
    f29a:	059a      	lsls	r2, r3, #22
    f29c:	d4ef      	bmi.n	f27e <__smakebuf_r+0x1a>
    f29e:	2203      	movs	r2, #3
    f2a0:	4393      	bics	r3, r2
    f2a2:	431e      	orrs	r6, r3
    f2a4:	81a6      	strh	r6, [r4, #12]
    f2a6:	e7e4      	b.n	f272 <__smakebuf_r+0xe>
    f2a8:	4b0f      	ldr	r3, [pc, #60]	; (f2e8 <__smakebuf_r+0x84>)
    f2aa:	62ab      	str	r3, [r5, #40]	; 0x28
    f2ac:	2380      	movs	r3, #128	; 0x80
    f2ae:	89a2      	ldrh	r2, [r4, #12]
    f2b0:	6020      	str	r0, [r4, #0]
    f2b2:	4313      	orrs	r3, r2
    f2b4:	81a3      	strh	r3, [r4, #12]
    f2b6:	9b00      	ldr	r3, [sp, #0]
    f2b8:	6120      	str	r0, [r4, #16]
    f2ba:	6163      	str	r3, [r4, #20]
    f2bc:	9b01      	ldr	r3, [sp, #4]
    f2be:	2b00      	cmp	r3, #0
    f2c0:	d00d      	beq.n	f2de <__smakebuf_r+0x7a>
    f2c2:	230e      	movs	r3, #14
    f2c4:	5ee1      	ldrsh	r1, [r4, r3]
    f2c6:	0028      	movs	r0, r5
    f2c8:	f000 fdc0 	bl	fe4c <_isatty_r>
    f2cc:	2800      	cmp	r0, #0
    f2ce:	d006      	beq.n	f2de <__smakebuf_r+0x7a>
    f2d0:	2203      	movs	r2, #3
    f2d2:	89a3      	ldrh	r3, [r4, #12]
    f2d4:	4393      	bics	r3, r2
    f2d6:	001a      	movs	r2, r3
    f2d8:	2301      	movs	r3, #1
    f2da:	4313      	orrs	r3, r2
    f2dc:	81a3      	strh	r3, [r4, #12]
    f2de:	89a0      	ldrh	r0, [r4, #12]
    f2e0:	4338      	orrs	r0, r7
    f2e2:	81a0      	strh	r0, [r4, #12]
    f2e4:	e7cb      	b.n	f27e <__smakebuf_r+0x1a>
    f2e6:	46c0      	nop			; (mov r8, r8)
    f2e8:	0000f065 	.word	0x0000f065

0000f2ec <malloc>:
    f2ec:	b510      	push	{r4, lr}
    f2ee:	4b03      	ldr	r3, [pc, #12]	; (f2fc <malloc+0x10>)
    f2f0:	0001      	movs	r1, r0
    f2f2:	6818      	ldr	r0, [r3, #0]
    f2f4:	f000 f84e 	bl	f394 <_malloc_r>
    f2f8:	bd10      	pop	{r4, pc}
    f2fa:	46c0      	nop			; (mov r8, r8)
    f2fc:	20000154 	.word	0x20000154

0000f300 <_free_r>:
    f300:	b570      	push	{r4, r5, r6, lr}
    f302:	0005      	movs	r5, r0
    f304:	2900      	cmp	r1, #0
    f306:	d010      	beq.n	f32a <_free_r+0x2a>
    f308:	1f0c      	subs	r4, r1, #4
    f30a:	6823      	ldr	r3, [r4, #0]
    f30c:	2b00      	cmp	r3, #0
    f30e:	da00      	bge.n	f312 <_free_r+0x12>
    f310:	18e4      	adds	r4, r4, r3
    f312:	0028      	movs	r0, r5
    f314:	f000 fddd 	bl	fed2 <__malloc_lock>
    f318:	4a1d      	ldr	r2, [pc, #116]	; (f390 <_free_r+0x90>)
    f31a:	6813      	ldr	r3, [r2, #0]
    f31c:	2b00      	cmp	r3, #0
    f31e:	d105      	bne.n	f32c <_free_r+0x2c>
    f320:	6063      	str	r3, [r4, #4]
    f322:	6014      	str	r4, [r2, #0]
    f324:	0028      	movs	r0, r5
    f326:	f000 fdd5 	bl	fed4 <__malloc_unlock>
    f32a:	bd70      	pop	{r4, r5, r6, pc}
    f32c:	42a3      	cmp	r3, r4
    f32e:	d909      	bls.n	f344 <_free_r+0x44>
    f330:	6821      	ldr	r1, [r4, #0]
    f332:	1860      	adds	r0, r4, r1
    f334:	4283      	cmp	r3, r0
    f336:	d1f3      	bne.n	f320 <_free_r+0x20>
    f338:	6818      	ldr	r0, [r3, #0]
    f33a:	685b      	ldr	r3, [r3, #4]
    f33c:	1841      	adds	r1, r0, r1
    f33e:	6021      	str	r1, [r4, #0]
    f340:	e7ee      	b.n	f320 <_free_r+0x20>
    f342:	0013      	movs	r3, r2
    f344:	685a      	ldr	r2, [r3, #4]
    f346:	2a00      	cmp	r2, #0
    f348:	d001      	beq.n	f34e <_free_r+0x4e>
    f34a:	42a2      	cmp	r2, r4
    f34c:	d9f9      	bls.n	f342 <_free_r+0x42>
    f34e:	6819      	ldr	r1, [r3, #0]
    f350:	1858      	adds	r0, r3, r1
    f352:	42a0      	cmp	r0, r4
    f354:	d10b      	bne.n	f36e <_free_r+0x6e>
    f356:	6820      	ldr	r0, [r4, #0]
    f358:	1809      	adds	r1, r1, r0
    f35a:	1858      	adds	r0, r3, r1
    f35c:	6019      	str	r1, [r3, #0]
    f35e:	4282      	cmp	r2, r0
    f360:	d1e0      	bne.n	f324 <_free_r+0x24>
    f362:	6810      	ldr	r0, [r2, #0]
    f364:	6852      	ldr	r2, [r2, #4]
    f366:	1841      	adds	r1, r0, r1
    f368:	6019      	str	r1, [r3, #0]
    f36a:	605a      	str	r2, [r3, #4]
    f36c:	e7da      	b.n	f324 <_free_r+0x24>
    f36e:	42a0      	cmp	r0, r4
    f370:	d902      	bls.n	f378 <_free_r+0x78>
    f372:	230c      	movs	r3, #12
    f374:	602b      	str	r3, [r5, #0]
    f376:	e7d5      	b.n	f324 <_free_r+0x24>
    f378:	6821      	ldr	r1, [r4, #0]
    f37a:	1860      	adds	r0, r4, r1
    f37c:	4282      	cmp	r2, r0
    f37e:	d103      	bne.n	f388 <_free_r+0x88>
    f380:	6810      	ldr	r0, [r2, #0]
    f382:	6852      	ldr	r2, [r2, #4]
    f384:	1841      	adds	r1, r0, r1
    f386:	6021      	str	r1, [r4, #0]
    f388:	6062      	str	r2, [r4, #4]
    f38a:	605c      	str	r4, [r3, #4]
    f38c:	e7ca      	b.n	f324 <_free_r+0x24>
    f38e:	46c0      	nop			; (mov r8, r8)
    f390:	20000b24 	.word	0x20000b24

0000f394 <_malloc_r>:
    f394:	2303      	movs	r3, #3
    f396:	b570      	push	{r4, r5, r6, lr}
    f398:	1ccd      	adds	r5, r1, #3
    f39a:	439d      	bics	r5, r3
    f39c:	3508      	adds	r5, #8
    f39e:	0006      	movs	r6, r0
    f3a0:	2d0c      	cmp	r5, #12
    f3a2:	d21e      	bcs.n	f3e2 <_malloc_r+0x4e>
    f3a4:	250c      	movs	r5, #12
    f3a6:	42a9      	cmp	r1, r5
    f3a8:	d81d      	bhi.n	f3e6 <_malloc_r+0x52>
    f3aa:	0030      	movs	r0, r6
    f3ac:	f000 fd91 	bl	fed2 <__malloc_lock>
    f3b0:	4a25      	ldr	r2, [pc, #148]	; (f448 <_malloc_r+0xb4>)
    f3b2:	6814      	ldr	r4, [r2, #0]
    f3b4:	0021      	movs	r1, r4
    f3b6:	2900      	cmp	r1, #0
    f3b8:	d119      	bne.n	f3ee <_malloc_r+0x5a>
    f3ba:	4c24      	ldr	r4, [pc, #144]	; (f44c <_malloc_r+0xb8>)
    f3bc:	6823      	ldr	r3, [r4, #0]
    f3be:	2b00      	cmp	r3, #0
    f3c0:	d103      	bne.n	f3ca <_malloc_r+0x36>
    f3c2:	0030      	movs	r0, r6
    f3c4:	f000 fcac 	bl	fd20 <_sbrk_r>
    f3c8:	6020      	str	r0, [r4, #0]
    f3ca:	0029      	movs	r1, r5
    f3cc:	0030      	movs	r0, r6
    f3ce:	f000 fca7 	bl	fd20 <_sbrk_r>
    f3d2:	1c43      	adds	r3, r0, #1
    f3d4:	d12c      	bne.n	f430 <_malloc_r+0x9c>
    f3d6:	230c      	movs	r3, #12
    f3d8:	0030      	movs	r0, r6
    f3da:	6033      	str	r3, [r6, #0]
    f3dc:	f000 fd7a 	bl	fed4 <__malloc_unlock>
    f3e0:	e003      	b.n	f3ea <_malloc_r+0x56>
    f3e2:	2d00      	cmp	r5, #0
    f3e4:	dadf      	bge.n	f3a6 <_malloc_r+0x12>
    f3e6:	230c      	movs	r3, #12
    f3e8:	6033      	str	r3, [r6, #0]
    f3ea:	2000      	movs	r0, #0
    f3ec:	bd70      	pop	{r4, r5, r6, pc}
    f3ee:	680b      	ldr	r3, [r1, #0]
    f3f0:	1b5b      	subs	r3, r3, r5
    f3f2:	d41a      	bmi.n	f42a <_malloc_r+0x96>
    f3f4:	2b0b      	cmp	r3, #11
    f3f6:	d903      	bls.n	f400 <_malloc_r+0x6c>
    f3f8:	600b      	str	r3, [r1, #0]
    f3fa:	18cc      	adds	r4, r1, r3
    f3fc:	6025      	str	r5, [r4, #0]
    f3fe:	e003      	b.n	f408 <_malloc_r+0x74>
    f400:	428c      	cmp	r4, r1
    f402:	d10e      	bne.n	f422 <_malloc_r+0x8e>
    f404:	6863      	ldr	r3, [r4, #4]
    f406:	6013      	str	r3, [r2, #0]
    f408:	0030      	movs	r0, r6
    f40a:	f000 fd63 	bl	fed4 <__malloc_unlock>
    f40e:	0020      	movs	r0, r4
    f410:	2207      	movs	r2, #7
    f412:	300b      	adds	r0, #11
    f414:	1d23      	adds	r3, r4, #4
    f416:	4390      	bics	r0, r2
    f418:	1ac3      	subs	r3, r0, r3
    f41a:	d0e7      	beq.n	f3ec <_malloc_r+0x58>
    f41c:	425a      	negs	r2, r3
    f41e:	50e2      	str	r2, [r4, r3]
    f420:	e7e4      	b.n	f3ec <_malloc_r+0x58>
    f422:	684b      	ldr	r3, [r1, #4]
    f424:	6063      	str	r3, [r4, #4]
    f426:	000c      	movs	r4, r1
    f428:	e7ee      	b.n	f408 <_malloc_r+0x74>
    f42a:	000c      	movs	r4, r1
    f42c:	6849      	ldr	r1, [r1, #4]
    f42e:	e7c2      	b.n	f3b6 <_malloc_r+0x22>
    f430:	2303      	movs	r3, #3
    f432:	1cc4      	adds	r4, r0, #3
    f434:	439c      	bics	r4, r3
    f436:	42a0      	cmp	r0, r4
    f438:	d0e0      	beq.n	f3fc <_malloc_r+0x68>
    f43a:	1a21      	subs	r1, r4, r0
    f43c:	0030      	movs	r0, r6
    f43e:	f000 fc6f 	bl	fd20 <_sbrk_r>
    f442:	1c43      	adds	r3, r0, #1
    f444:	d1da      	bne.n	f3fc <_malloc_r+0x68>
    f446:	e7c6      	b.n	f3d6 <_malloc_r+0x42>
    f448:	20000b24 	.word	0x20000b24
    f44c:	20000b28 	.word	0x20000b28

0000f450 <__ssputs_r>:
    f450:	b5f0      	push	{r4, r5, r6, r7, lr}
    f452:	688e      	ldr	r6, [r1, #8]
    f454:	b085      	sub	sp, #20
    f456:	0007      	movs	r7, r0
    f458:	000c      	movs	r4, r1
    f45a:	9203      	str	r2, [sp, #12]
    f45c:	9301      	str	r3, [sp, #4]
    f45e:	429e      	cmp	r6, r3
    f460:	d839      	bhi.n	f4d6 <__ssputs_r+0x86>
    f462:	2390      	movs	r3, #144	; 0x90
    f464:	898a      	ldrh	r2, [r1, #12]
    f466:	00db      	lsls	r3, r3, #3
    f468:	421a      	tst	r2, r3
    f46a:	d034      	beq.n	f4d6 <__ssputs_r+0x86>
    f46c:	2503      	movs	r5, #3
    f46e:	6909      	ldr	r1, [r1, #16]
    f470:	6823      	ldr	r3, [r4, #0]
    f472:	1a5b      	subs	r3, r3, r1
    f474:	9302      	str	r3, [sp, #8]
    f476:	6963      	ldr	r3, [r4, #20]
    f478:	9802      	ldr	r0, [sp, #8]
    f47a:	435d      	muls	r5, r3
    f47c:	0feb      	lsrs	r3, r5, #31
    f47e:	195d      	adds	r5, r3, r5
    f480:	9b01      	ldr	r3, [sp, #4]
    f482:	106d      	asrs	r5, r5, #1
    f484:	3301      	adds	r3, #1
    f486:	181b      	adds	r3, r3, r0
    f488:	42ab      	cmp	r3, r5
    f48a:	d900      	bls.n	f48e <__ssputs_r+0x3e>
    f48c:	001d      	movs	r5, r3
    f48e:	0553      	lsls	r3, r2, #21
    f490:	d532      	bpl.n	f4f8 <__ssputs_r+0xa8>
    f492:	0029      	movs	r1, r5
    f494:	0038      	movs	r0, r7
    f496:	f7ff ff7d 	bl	f394 <_malloc_r>
    f49a:	1e06      	subs	r6, r0, #0
    f49c:	d109      	bne.n	f4b2 <__ssputs_r+0x62>
    f49e:	230c      	movs	r3, #12
    f4a0:	603b      	str	r3, [r7, #0]
    f4a2:	2340      	movs	r3, #64	; 0x40
    f4a4:	2001      	movs	r0, #1
    f4a6:	89a2      	ldrh	r2, [r4, #12]
    f4a8:	4240      	negs	r0, r0
    f4aa:	4313      	orrs	r3, r2
    f4ac:	81a3      	strh	r3, [r4, #12]
    f4ae:	b005      	add	sp, #20
    f4b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    f4b2:	9a02      	ldr	r2, [sp, #8]
    f4b4:	6921      	ldr	r1, [r4, #16]
    f4b6:	f7ff fa96 	bl	e9e6 <memcpy>
    f4ba:	89a3      	ldrh	r3, [r4, #12]
    f4bc:	4a14      	ldr	r2, [pc, #80]	; (f510 <__ssputs_r+0xc0>)
    f4be:	401a      	ands	r2, r3
    f4c0:	2380      	movs	r3, #128	; 0x80
    f4c2:	4313      	orrs	r3, r2
    f4c4:	81a3      	strh	r3, [r4, #12]
    f4c6:	9b02      	ldr	r3, [sp, #8]
    f4c8:	6126      	str	r6, [r4, #16]
    f4ca:	18f6      	adds	r6, r6, r3
    f4cc:	6026      	str	r6, [r4, #0]
    f4ce:	6165      	str	r5, [r4, #20]
    f4d0:	9e01      	ldr	r6, [sp, #4]
    f4d2:	1aed      	subs	r5, r5, r3
    f4d4:	60a5      	str	r5, [r4, #8]
    f4d6:	9b01      	ldr	r3, [sp, #4]
    f4d8:	42b3      	cmp	r3, r6
    f4da:	d200      	bcs.n	f4de <__ssputs_r+0x8e>
    f4dc:	001e      	movs	r6, r3
    f4de:	0032      	movs	r2, r6
    f4e0:	9903      	ldr	r1, [sp, #12]
    f4e2:	6820      	ldr	r0, [r4, #0]
    f4e4:	f000 fce3 	bl	feae <memmove>
    f4e8:	68a3      	ldr	r3, [r4, #8]
    f4ea:	2000      	movs	r0, #0
    f4ec:	1b9b      	subs	r3, r3, r6
    f4ee:	60a3      	str	r3, [r4, #8]
    f4f0:	6823      	ldr	r3, [r4, #0]
    f4f2:	199e      	adds	r6, r3, r6
    f4f4:	6026      	str	r6, [r4, #0]
    f4f6:	e7da      	b.n	f4ae <__ssputs_r+0x5e>
    f4f8:	002a      	movs	r2, r5
    f4fa:	0038      	movs	r0, r7
    f4fc:	f000 fceb 	bl	fed6 <_realloc_r>
    f500:	1e06      	subs	r6, r0, #0
    f502:	d1e0      	bne.n	f4c6 <__ssputs_r+0x76>
    f504:	6921      	ldr	r1, [r4, #16]
    f506:	0038      	movs	r0, r7
    f508:	f7ff fefa 	bl	f300 <_free_r>
    f50c:	e7c7      	b.n	f49e <__ssputs_r+0x4e>
    f50e:	46c0      	nop			; (mov r8, r8)
    f510:	fffffb7f 	.word	0xfffffb7f

0000f514 <_svfiprintf_r>:
    f514:	b5f0      	push	{r4, r5, r6, r7, lr}
    f516:	b09f      	sub	sp, #124	; 0x7c
    f518:	9002      	str	r0, [sp, #8]
    f51a:	9305      	str	r3, [sp, #20]
    f51c:	898b      	ldrh	r3, [r1, #12]
    f51e:	000f      	movs	r7, r1
    f520:	0016      	movs	r6, r2
    f522:	061b      	lsls	r3, r3, #24
    f524:	d511      	bpl.n	f54a <_svfiprintf_r+0x36>
    f526:	690b      	ldr	r3, [r1, #16]
    f528:	2b00      	cmp	r3, #0
    f52a:	d10e      	bne.n	f54a <_svfiprintf_r+0x36>
    f52c:	2140      	movs	r1, #64	; 0x40
    f52e:	f7ff ff31 	bl	f394 <_malloc_r>
    f532:	6038      	str	r0, [r7, #0]
    f534:	6138      	str	r0, [r7, #16]
    f536:	2800      	cmp	r0, #0
    f538:	d105      	bne.n	f546 <_svfiprintf_r+0x32>
    f53a:	230c      	movs	r3, #12
    f53c:	9a02      	ldr	r2, [sp, #8]
    f53e:	3801      	subs	r0, #1
    f540:	6013      	str	r3, [r2, #0]
    f542:	b01f      	add	sp, #124	; 0x7c
    f544:	bdf0      	pop	{r4, r5, r6, r7, pc}
    f546:	2340      	movs	r3, #64	; 0x40
    f548:	617b      	str	r3, [r7, #20]
    f54a:	2300      	movs	r3, #0
    f54c:	ad06      	add	r5, sp, #24
    f54e:	616b      	str	r3, [r5, #20]
    f550:	3320      	adds	r3, #32
    f552:	766b      	strb	r3, [r5, #25]
    f554:	3310      	adds	r3, #16
    f556:	76ab      	strb	r3, [r5, #26]
    f558:	0034      	movs	r4, r6
    f55a:	7823      	ldrb	r3, [r4, #0]
    f55c:	2b00      	cmp	r3, #0
    f55e:	d147      	bne.n	f5f0 <_svfiprintf_r+0xdc>
    f560:	1ba3      	subs	r3, r4, r6
    f562:	9304      	str	r3, [sp, #16]
    f564:	d00d      	beq.n	f582 <_svfiprintf_r+0x6e>
    f566:	1ba3      	subs	r3, r4, r6
    f568:	0032      	movs	r2, r6
    f56a:	0039      	movs	r1, r7
    f56c:	9802      	ldr	r0, [sp, #8]
    f56e:	f7ff ff6f 	bl	f450 <__ssputs_r>
    f572:	1c43      	adds	r3, r0, #1
    f574:	d100      	bne.n	f578 <_svfiprintf_r+0x64>
    f576:	e0b5      	b.n	f6e4 <_svfiprintf_r+0x1d0>
    f578:	696a      	ldr	r2, [r5, #20]
    f57a:	9b04      	ldr	r3, [sp, #16]
    f57c:	4694      	mov	ip, r2
    f57e:	4463      	add	r3, ip
    f580:	616b      	str	r3, [r5, #20]
    f582:	7823      	ldrb	r3, [r4, #0]
    f584:	2b00      	cmp	r3, #0
    f586:	d100      	bne.n	f58a <_svfiprintf_r+0x76>
    f588:	e0ac      	b.n	f6e4 <_svfiprintf_r+0x1d0>
    f58a:	2201      	movs	r2, #1
    f58c:	2300      	movs	r3, #0
    f58e:	4252      	negs	r2, r2
    f590:	606a      	str	r2, [r5, #4]
    f592:	a902      	add	r1, sp, #8
    f594:	3254      	adds	r2, #84	; 0x54
    f596:	1852      	adds	r2, r2, r1
    f598:	3401      	adds	r4, #1
    f59a:	602b      	str	r3, [r5, #0]
    f59c:	60eb      	str	r3, [r5, #12]
    f59e:	60ab      	str	r3, [r5, #8]
    f5a0:	7013      	strb	r3, [r2, #0]
    f5a2:	65ab      	str	r3, [r5, #88]	; 0x58
    f5a4:	4e58      	ldr	r6, [pc, #352]	; (f708 <_svfiprintf_r+0x1f4>)
    f5a6:	2205      	movs	r2, #5
    f5a8:	7821      	ldrb	r1, [r4, #0]
    f5aa:	0030      	movs	r0, r6
    f5ac:	f000 fc74 	bl	fe98 <memchr>
    f5b0:	1c62      	adds	r2, r4, #1
    f5b2:	2800      	cmp	r0, #0
    f5b4:	d120      	bne.n	f5f8 <_svfiprintf_r+0xe4>
    f5b6:	6829      	ldr	r1, [r5, #0]
    f5b8:	06cb      	lsls	r3, r1, #27
    f5ba:	d504      	bpl.n	f5c6 <_svfiprintf_r+0xb2>
    f5bc:	2353      	movs	r3, #83	; 0x53
    f5be:	ae02      	add	r6, sp, #8
    f5c0:	3020      	adds	r0, #32
    f5c2:	199b      	adds	r3, r3, r6
    f5c4:	7018      	strb	r0, [r3, #0]
    f5c6:	070b      	lsls	r3, r1, #28
    f5c8:	d504      	bpl.n	f5d4 <_svfiprintf_r+0xc0>
    f5ca:	2353      	movs	r3, #83	; 0x53
    f5cc:	202b      	movs	r0, #43	; 0x2b
    f5ce:	ae02      	add	r6, sp, #8
    f5d0:	199b      	adds	r3, r3, r6
    f5d2:	7018      	strb	r0, [r3, #0]
    f5d4:	7823      	ldrb	r3, [r4, #0]
    f5d6:	2b2a      	cmp	r3, #42	; 0x2a
    f5d8:	d016      	beq.n	f608 <_svfiprintf_r+0xf4>
    f5da:	2000      	movs	r0, #0
    f5dc:	210a      	movs	r1, #10
    f5de:	9b09      	ldr	r3, [sp, #36]	; 0x24
    f5e0:	7822      	ldrb	r2, [r4, #0]
    f5e2:	3a30      	subs	r2, #48	; 0x30
    f5e4:	2a09      	cmp	r2, #9
    f5e6:	d955      	bls.n	f694 <_svfiprintf_r+0x180>
    f5e8:	2800      	cmp	r0, #0
    f5ea:	d015      	beq.n	f618 <_svfiprintf_r+0x104>
    f5ec:	9309      	str	r3, [sp, #36]	; 0x24
    f5ee:	e013      	b.n	f618 <_svfiprintf_r+0x104>
    f5f0:	2b25      	cmp	r3, #37	; 0x25
    f5f2:	d0b5      	beq.n	f560 <_svfiprintf_r+0x4c>
    f5f4:	3401      	adds	r4, #1
    f5f6:	e7b0      	b.n	f55a <_svfiprintf_r+0x46>
    f5f8:	2301      	movs	r3, #1
    f5fa:	1b80      	subs	r0, r0, r6
    f5fc:	4083      	lsls	r3, r0
    f5fe:	6829      	ldr	r1, [r5, #0]
    f600:	0014      	movs	r4, r2
    f602:	430b      	orrs	r3, r1
    f604:	602b      	str	r3, [r5, #0]
    f606:	e7cd      	b.n	f5a4 <_svfiprintf_r+0x90>
    f608:	9b05      	ldr	r3, [sp, #20]
    f60a:	1d18      	adds	r0, r3, #4
    f60c:	681b      	ldr	r3, [r3, #0]
    f60e:	9005      	str	r0, [sp, #20]
    f610:	2b00      	cmp	r3, #0
    f612:	db39      	blt.n	f688 <_svfiprintf_r+0x174>
    f614:	9309      	str	r3, [sp, #36]	; 0x24
    f616:	0014      	movs	r4, r2
    f618:	7823      	ldrb	r3, [r4, #0]
    f61a:	2b2e      	cmp	r3, #46	; 0x2e
    f61c:	d10b      	bne.n	f636 <_svfiprintf_r+0x122>
    f61e:	7863      	ldrb	r3, [r4, #1]
    f620:	1c62      	adds	r2, r4, #1
    f622:	2b2a      	cmp	r3, #42	; 0x2a
    f624:	d13e      	bne.n	f6a4 <_svfiprintf_r+0x190>
    f626:	9b05      	ldr	r3, [sp, #20]
    f628:	3402      	adds	r4, #2
    f62a:	1d1a      	adds	r2, r3, #4
    f62c:	681b      	ldr	r3, [r3, #0]
    f62e:	9205      	str	r2, [sp, #20]
    f630:	2b00      	cmp	r3, #0
    f632:	db34      	blt.n	f69e <_svfiprintf_r+0x18a>
    f634:	9307      	str	r3, [sp, #28]
    f636:	4e35      	ldr	r6, [pc, #212]	; (f70c <_svfiprintf_r+0x1f8>)
    f638:	7821      	ldrb	r1, [r4, #0]
    f63a:	2203      	movs	r2, #3
    f63c:	0030      	movs	r0, r6
    f63e:	f000 fc2b 	bl	fe98 <memchr>
    f642:	2800      	cmp	r0, #0
    f644:	d006      	beq.n	f654 <_svfiprintf_r+0x140>
    f646:	2340      	movs	r3, #64	; 0x40
    f648:	1b80      	subs	r0, r0, r6
    f64a:	4083      	lsls	r3, r0
    f64c:	682a      	ldr	r2, [r5, #0]
    f64e:	3401      	adds	r4, #1
    f650:	4313      	orrs	r3, r2
    f652:	602b      	str	r3, [r5, #0]
    f654:	7821      	ldrb	r1, [r4, #0]
    f656:	2206      	movs	r2, #6
    f658:	482d      	ldr	r0, [pc, #180]	; (f710 <_svfiprintf_r+0x1fc>)
    f65a:	1c66      	adds	r6, r4, #1
    f65c:	7629      	strb	r1, [r5, #24]
    f65e:	f000 fc1b 	bl	fe98 <memchr>
    f662:	2800      	cmp	r0, #0
    f664:	d046      	beq.n	f6f4 <_svfiprintf_r+0x1e0>
    f666:	4b2b      	ldr	r3, [pc, #172]	; (f714 <_svfiprintf_r+0x200>)
    f668:	2b00      	cmp	r3, #0
    f66a:	d12f      	bne.n	f6cc <_svfiprintf_r+0x1b8>
    f66c:	6829      	ldr	r1, [r5, #0]
    f66e:	9b05      	ldr	r3, [sp, #20]
    f670:	2207      	movs	r2, #7
    f672:	05c9      	lsls	r1, r1, #23
    f674:	d528      	bpl.n	f6c8 <_svfiprintf_r+0x1b4>
    f676:	189b      	adds	r3, r3, r2
    f678:	4393      	bics	r3, r2
    f67a:	3308      	adds	r3, #8
    f67c:	9305      	str	r3, [sp, #20]
    f67e:	696b      	ldr	r3, [r5, #20]
    f680:	9a03      	ldr	r2, [sp, #12]
    f682:	189b      	adds	r3, r3, r2
    f684:	616b      	str	r3, [r5, #20]
    f686:	e767      	b.n	f558 <_svfiprintf_r+0x44>
    f688:	425b      	negs	r3, r3
    f68a:	60eb      	str	r3, [r5, #12]
    f68c:	2302      	movs	r3, #2
    f68e:	430b      	orrs	r3, r1
    f690:	602b      	str	r3, [r5, #0]
    f692:	e7c0      	b.n	f616 <_svfiprintf_r+0x102>
    f694:	434b      	muls	r3, r1
    f696:	3401      	adds	r4, #1
    f698:	189b      	adds	r3, r3, r2
    f69a:	2001      	movs	r0, #1
    f69c:	e7a0      	b.n	f5e0 <_svfiprintf_r+0xcc>
    f69e:	2301      	movs	r3, #1
    f6a0:	425b      	negs	r3, r3
    f6a2:	e7c7      	b.n	f634 <_svfiprintf_r+0x120>
    f6a4:	2300      	movs	r3, #0
    f6a6:	0014      	movs	r4, r2
    f6a8:	200a      	movs	r0, #10
    f6aa:	001a      	movs	r2, r3
    f6ac:	606b      	str	r3, [r5, #4]
    f6ae:	7821      	ldrb	r1, [r4, #0]
    f6b0:	3930      	subs	r1, #48	; 0x30
    f6b2:	2909      	cmp	r1, #9
    f6b4:	d903      	bls.n	f6be <_svfiprintf_r+0x1aa>
    f6b6:	2b00      	cmp	r3, #0
    f6b8:	d0bd      	beq.n	f636 <_svfiprintf_r+0x122>
    f6ba:	9207      	str	r2, [sp, #28]
    f6bc:	e7bb      	b.n	f636 <_svfiprintf_r+0x122>
    f6be:	4342      	muls	r2, r0
    f6c0:	3401      	adds	r4, #1
    f6c2:	1852      	adds	r2, r2, r1
    f6c4:	2301      	movs	r3, #1
    f6c6:	e7f2      	b.n	f6ae <_svfiprintf_r+0x19a>
    f6c8:	3307      	adds	r3, #7
    f6ca:	e7d5      	b.n	f678 <_svfiprintf_r+0x164>
    f6cc:	ab05      	add	r3, sp, #20
    f6ce:	9300      	str	r3, [sp, #0]
    f6d0:	003a      	movs	r2, r7
    f6d2:	4b11      	ldr	r3, [pc, #68]	; (f718 <_svfiprintf_r+0x204>)
    f6d4:	0029      	movs	r1, r5
    f6d6:	9802      	ldr	r0, [sp, #8]
    f6d8:	e000      	b.n	f6dc <_svfiprintf_r+0x1c8>
    f6da:	bf00      	nop
    f6dc:	9003      	str	r0, [sp, #12]
    f6de:	9b03      	ldr	r3, [sp, #12]
    f6e0:	3301      	adds	r3, #1
    f6e2:	d1cc      	bne.n	f67e <_svfiprintf_r+0x16a>
    f6e4:	89bb      	ldrh	r3, [r7, #12]
    f6e6:	980b      	ldr	r0, [sp, #44]	; 0x2c
    f6e8:	065b      	lsls	r3, r3, #25
    f6ea:	d400      	bmi.n	f6ee <_svfiprintf_r+0x1da>
    f6ec:	e729      	b.n	f542 <_svfiprintf_r+0x2e>
    f6ee:	2001      	movs	r0, #1
    f6f0:	4240      	negs	r0, r0
    f6f2:	e726      	b.n	f542 <_svfiprintf_r+0x2e>
    f6f4:	ab05      	add	r3, sp, #20
    f6f6:	9300      	str	r3, [sp, #0]
    f6f8:	003a      	movs	r2, r7
    f6fa:	4b07      	ldr	r3, [pc, #28]	; (f718 <_svfiprintf_r+0x204>)
    f6fc:	0029      	movs	r1, r5
    f6fe:	9802      	ldr	r0, [sp, #8]
    f700:	f000 f9be 	bl	fa80 <_printf_i>
    f704:	e7ea      	b.n	f6dc <_svfiprintf_r+0x1c8>
    f706:	46c0      	nop			; (mov r8, r8)
    f708:	00012308 	.word	0x00012308
    f70c:	0001230e 	.word	0x0001230e
    f710:	00012312 	.word	0x00012312
    f714:	00000000 	.word	0x00000000
    f718:	0000f451 	.word	0x0000f451

0000f71c <__sfputc_r>:
    f71c:	6893      	ldr	r3, [r2, #8]
    f71e:	b510      	push	{r4, lr}
    f720:	3b01      	subs	r3, #1
    f722:	6093      	str	r3, [r2, #8]
    f724:	2b00      	cmp	r3, #0
    f726:	da05      	bge.n	f734 <__sfputc_r+0x18>
    f728:	6994      	ldr	r4, [r2, #24]
    f72a:	42a3      	cmp	r3, r4
    f72c:	db08      	blt.n	f740 <__sfputc_r+0x24>
    f72e:	b2cb      	uxtb	r3, r1
    f730:	2b0a      	cmp	r3, #10
    f732:	d005      	beq.n	f740 <__sfputc_r+0x24>
    f734:	6813      	ldr	r3, [r2, #0]
    f736:	1c58      	adds	r0, r3, #1
    f738:	6010      	str	r0, [r2, #0]
    f73a:	7019      	strb	r1, [r3, #0]
    f73c:	b2c8      	uxtb	r0, r1
    f73e:	bd10      	pop	{r4, pc}
    f740:	f7ff fb0e 	bl	ed60 <__swbuf_r>
    f744:	e7fb      	b.n	f73e <__sfputc_r+0x22>

0000f746 <__sfputs_r>:
    f746:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    f748:	0006      	movs	r6, r0
    f74a:	000f      	movs	r7, r1
    f74c:	0014      	movs	r4, r2
    f74e:	18d5      	adds	r5, r2, r3
    f750:	42ac      	cmp	r4, r5
    f752:	d101      	bne.n	f758 <__sfputs_r+0x12>
    f754:	2000      	movs	r0, #0
    f756:	e007      	b.n	f768 <__sfputs_r+0x22>
    f758:	7821      	ldrb	r1, [r4, #0]
    f75a:	003a      	movs	r2, r7
    f75c:	0030      	movs	r0, r6
    f75e:	f7ff ffdd 	bl	f71c <__sfputc_r>
    f762:	3401      	adds	r4, #1
    f764:	1c43      	adds	r3, r0, #1
    f766:	d1f3      	bne.n	f750 <__sfputs_r+0xa>
    f768:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0000f76c <_vfiprintf_r>:
    f76c:	b5f0      	push	{r4, r5, r6, r7, lr}
    f76e:	b09f      	sub	sp, #124	; 0x7c
    f770:	0006      	movs	r6, r0
    f772:	000f      	movs	r7, r1
    f774:	0014      	movs	r4, r2
    f776:	9305      	str	r3, [sp, #20]
    f778:	2800      	cmp	r0, #0
    f77a:	d004      	beq.n	f786 <_vfiprintf_r+0x1a>
    f77c:	6983      	ldr	r3, [r0, #24]
    f77e:	2b00      	cmp	r3, #0
    f780:	d101      	bne.n	f786 <_vfiprintf_r+0x1a>
    f782:	f7ff fcb1 	bl	f0e8 <__sinit>
    f786:	4b7f      	ldr	r3, [pc, #508]	; (f984 <_vfiprintf_r+0x218>)
    f788:	429f      	cmp	r7, r3
    f78a:	d15c      	bne.n	f846 <_vfiprintf_r+0xda>
    f78c:	6877      	ldr	r7, [r6, #4]
    f78e:	89bb      	ldrh	r3, [r7, #12]
    f790:	071b      	lsls	r3, r3, #28
    f792:	d562      	bpl.n	f85a <_vfiprintf_r+0xee>
    f794:	693b      	ldr	r3, [r7, #16]
    f796:	2b00      	cmp	r3, #0
    f798:	d05f      	beq.n	f85a <_vfiprintf_r+0xee>
    f79a:	2300      	movs	r3, #0
    f79c:	ad06      	add	r5, sp, #24
    f79e:	616b      	str	r3, [r5, #20]
    f7a0:	3320      	adds	r3, #32
    f7a2:	766b      	strb	r3, [r5, #25]
    f7a4:	3310      	adds	r3, #16
    f7a6:	76ab      	strb	r3, [r5, #26]
    f7a8:	9402      	str	r4, [sp, #8]
    f7aa:	9c02      	ldr	r4, [sp, #8]
    f7ac:	7823      	ldrb	r3, [r4, #0]
    f7ae:	2b00      	cmp	r3, #0
    f7b0:	d15d      	bne.n	f86e <_vfiprintf_r+0x102>
    f7b2:	9b02      	ldr	r3, [sp, #8]
    f7b4:	1ae3      	subs	r3, r4, r3
    f7b6:	9304      	str	r3, [sp, #16]
    f7b8:	d00d      	beq.n	f7d6 <_vfiprintf_r+0x6a>
    f7ba:	9b04      	ldr	r3, [sp, #16]
    f7bc:	9a02      	ldr	r2, [sp, #8]
    f7be:	0039      	movs	r1, r7
    f7c0:	0030      	movs	r0, r6
    f7c2:	f7ff ffc0 	bl	f746 <__sfputs_r>
    f7c6:	1c43      	adds	r3, r0, #1
    f7c8:	d100      	bne.n	f7cc <_vfiprintf_r+0x60>
    f7ca:	e0cc      	b.n	f966 <_vfiprintf_r+0x1fa>
    f7cc:	696a      	ldr	r2, [r5, #20]
    f7ce:	9b04      	ldr	r3, [sp, #16]
    f7d0:	4694      	mov	ip, r2
    f7d2:	4463      	add	r3, ip
    f7d4:	616b      	str	r3, [r5, #20]
    f7d6:	7823      	ldrb	r3, [r4, #0]
    f7d8:	2b00      	cmp	r3, #0
    f7da:	d100      	bne.n	f7de <_vfiprintf_r+0x72>
    f7dc:	e0c3      	b.n	f966 <_vfiprintf_r+0x1fa>
    f7de:	2201      	movs	r2, #1
    f7e0:	2300      	movs	r3, #0
    f7e2:	4252      	negs	r2, r2
    f7e4:	606a      	str	r2, [r5, #4]
    f7e6:	a902      	add	r1, sp, #8
    f7e8:	3254      	adds	r2, #84	; 0x54
    f7ea:	1852      	adds	r2, r2, r1
    f7ec:	3401      	adds	r4, #1
    f7ee:	602b      	str	r3, [r5, #0]
    f7f0:	60eb      	str	r3, [r5, #12]
    f7f2:	60ab      	str	r3, [r5, #8]
    f7f4:	7013      	strb	r3, [r2, #0]
    f7f6:	65ab      	str	r3, [r5, #88]	; 0x58
    f7f8:	7821      	ldrb	r1, [r4, #0]
    f7fa:	2205      	movs	r2, #5
    f7fc:	4862      	ldr	r0, [pc, #392]	; (f988 <_vfiprintf_r+0x21c>)
    f7fe:	f000 fb4b 	bl	fe98 <memchr>
    f802:	1c63      	adds	r3, r4, #1
    f804:	469c      	mov	ip, r3
    f806:	2800      	cmp	r0, #0
    f808:	d135      	bne.n	f876 <_vfiprintf_r+0x10a>
    f80a:	6829      	ldr	r1, [r5, #0]
    f80c:	06cb      	lsls	r3, r1, #27
    f80e:	d504      	bpl.n	f81a <_vfiprintf_r+0xae>
    f810:	2353      	movs	r3, #83	; 0x53
    f812:	aa02      	add	r2, sp, #8
    f814:	3020      	adds	r0, #32
    f816:	189b      	adds	r3, r3, r2
    f818:	7018      	strb	r0, [r3, #0]
    f81a:	070b      	lsls	r3, r1, #28
    f81c:	d504      	bpl.n	f828 <_vfiprintf_r+0xbc>
    f81e:	2353      	movs	r3, #83	; 0x53
    f820:	202b      	movs	r0, #43	; 0x2b
    f822:	aa02      	add	r2, sp, #8
    f824:	189b      	adds	r3, r3, r2
    f826:	7018      	strb	r0, [r3, #0]
    f828:	7823      	ldrb	r3, [r4, #0]
    f82a:	2b2a      	cmp	r3, #42	; 0x2a
    f82c:	d02c      	beq.n	f888 <_vfiprintf_r+0x11c>
    f82e:	2000      	movs	r0, #0
    f830:	210a      	movs	r1, #10
    f832:	9b09      	ldr	r3, [sp, #36]	; 0x24
    f834:	7822      	ldrb	r2, [r4, #0]
    f836:	3a30      	subs	r2, #48	; 0x30
    f838:	2a09      	cmp	r2, #9
    f83a:	d800      	bhi.n	f83e <_vfiprintf_r+0xd2>
    f83c:	e06b      	b.n	f916 <_vfiprintf_r+0x1aa>
    f83e:	2800      	cmp	r0, #0
    f840:	d02a      	beq.n	f898 <_vfiprintf_r+0x12c>
    f842:	9309      	str	r3, [sp, #36]	; 0x24
    f844:	e028      	b.n	f898 <_vfiprintf_r+0x12c>
    f846:	4b51      	ldr	r3, [pc, #324]	; (f98c <_vfiprintf_r+0x220>)
    f848:	429f      	cmp	r7, r3
    f84a:	d101      	bne.n	f850 <_vfiprintf_r+0xe4>
    f84c:	68b7      	ldr	r7, [r6, #8]
    f84e:	e79e      	b.n	f78e <_vfiprintf_r+0x22>
    f850:	4b4f      	ldr	r3, [pc, #316]	; (f990 <_vfiprintf_r+0x224>)
    f852:	429f      	cmp	r7, r3
    f854:	d19b      	bne.n	f78e <_vfiprintf_r+0x22>
    f856:	68f7      	ldr	r7, [r6, #12]
    f858:	e799      	b.n	f78e <_vfiprintf_r+0x22>
    f85a:	0039      	movs	r1, r7
    f85c:	0030      	movs	r0, r6
    f85e:	f7ff fad5 	bl	ee0c <__swsetup_r>
    f862:	2800      	cmp	r0, #0
    f864:	d099      	beq.n	f79a <_vfiprintf_r+0x2e>
    f866:	2001      	movs	r0, #1
    f868:	4240      	negs	r0, r0
    f86a:	b01f      	add	sp, #124	; 0x7c
    f86c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    f86e:	2b25      	cmp	r3, #37	; 0x25
    f870:	d09f      	beq.n	f7b2 <_vfiprintf_r+0x46>
    f872:	3401      	adds	r4, #1
    f874:	e79a      	b.n	f7ac <_vfiprintf_r+0x40>
    f876:	4b44      	ldr	r3, [pc, #272]	; (f988 <_vfiprintf_r+0x21c>)
    f878:	6829      	ldr	r1, [r5, #0]
    f87a:	1ac0      	subs	r0, r0, r3
    f87c:	2301      	movs	r3, #1
    f87e:	4083      	lsls	r3, r0
    f880:	430b      	orrs	r3, r1
    f882:	602b      	str	r3, [r5, #0]
    f884:	4664      	mov	r4, ip
    f886:	e7b7      	b.n	f7f8 <_vfiprintf_r+0x8c>
    f888:	9b05      	ldr	r3, [sp, #20]
    f88a:	1d18      	adds	r0, r3, #4
    f88c:	681b      	ldr	r3, [r3, #0]
    f88e:	9005      	str	r0, [sp, #20]
    f890:	2b00      	cmp	r3, #0
    f892:	db3a      	blt.n	f90a <_vfiprintf_r+0x19e>
    f894:	9309      	str	r3, [sp, #36]	; 0x24
    f896:	4664      	mov	r4, ip
    f898:	7823      	ldrb	r3, [r4, #0]
    f89a:	2b2e      	cmp	r3, #46	; 0x2e
    f89c:	d10b      	bne.n	f8b6 <_vfiprintf_r+0x14a>
    f89e:	7863      	ldrb	r3, [r4, #1]
    f8a0:	1c62      	adds	r2, r4, #1
    f8a2:	2b2a      	cmp	r3, #42	; 0x2a
    f8a4:	d13f      	bne.n	f926 <_vfiprintf_r+0x1ba>
    f8a6:	9b05      	ldr	r3, [sp, #20]
    f8a8:	3402      	adds	r4, #2
    f8aa:	1d1a      	adds	r2, r3, #4
    f8ac:	681b      	ldr	r3, [r3, #0]
    f8ae:	9205      	str	r2, [sp, #20]
    f8b0:	2b00      	cmp	r3, #0
    f8b2:	db35      	blt.n	f920 <_vfiprintf_r+0x1b4>
    f8b4:	9307      	str	r3, [sp, #28]
    f8b6:	7821      	ldrb	r1, [r4, #0]
    f8b8:	2203      	movs	r2, #3
    f8ba:	4836      	ldr	r0, [pc, #216]	; (f994 <_vfiprintf_r+0x228>)
    f8bc:	f000 faec 	bl	fe98 <memchr>
    f8c0:	2800      	cmp	r0, #0
    f8c2:	d007      	beq.n	f8d4 <_vfiprintf_r+0x168>
    f8c4:	4b33      	ldr	r3, [pc, #204]	; (f994 <_vfiprintf_r+0x228>)
    f8c6:	682a      	ldr	r2, [r5, #0]
    f8c8:	1ac0      	subs	r0, r0, r3
    f8ca:	2340      	movs	r3, #64	; 0x40
    f8cc:	4083      	lsls	r3, r0
    f8ce:	4313      	orrs	r3, r2
    f8d0:	602b      	str	r3, [r5, #0]
    f8d2:	3401      	adds	r4, #1
    f8d4:	7821      	ldrb	r1, [r4, #0]
    f8d6:	1c63      	adds	r3, r4, #1
    f8d8:	2206      	movs	r2, #6
    f8da:	482f      	ldr	r0, [pc, #188]	; (f998 <_vfiprintf_r+0x22c>)
    f8dc:	9302      	str	r3, [sp, #8]
    f8de:	7629      	strb	r1, [r5, #24]
    f8e0:	f000 fada 	bl	fe98 <memchr>
    f8e4:	2800      	cmp	r0, #0
    f8e6:	d044      	beq.n	f972 <_vfiprintf_r+0x206>
    f8e8:	4b2c      	ldr	r3, [pc, #176]	; (f99c <_vfiprintf_r+0x230>)
    f8ea:	2b00      	cmp	r3, #0
    f8ec:	d12f      	bne.n	f94e <_vfiprintf_r+0x1e2>
    f8ee:	6829      	ldr	r1, [r5, #0]
    f8f0:	9b05      	ldr	r3, [sp, #20]
    f8f2:	2207      	movs	r2, #7
    f8f4:	05c9      	lsls	r1, r1, #23
    f8f6:	d528      	bpl.n	f94a <_vfiprintf_r+0x1de>
    f8f8:	189b      	adds	r3, r3, r2
    f8fa:	4393      	bics	r3, r2
    f8fc:	3308      	adds	r3, #8
    f8fe:	9305      	str	r3, [sp, #20]
    f900:	696b      	ldr	r3, [r5, #20]
    f902:	9a03      	ldr	r2, [sp, #12]
    f904:	189b      	adds	r3, r3, r2
    f906:	616b      	str	r3, [r5, #20]
    f908:	e74f      	b.n	f7aa <_vfiprintf_r+0x3e>
    f90a:	425b      	negs	r3, r3
    f90c:	60eb      	str	r3, [r5, #12]
    f90e:	2302      	movs	r3, #2
    f910:	430b      	orrs	r3, r1
    f912:	602b      	str	r3, [r5, #0]
    f914:	e7bf      	b.n	f896 <_vfiprintf_r+0x12a>
    f916:	434b      	muls	r3, r1
    f918:	3401      	adds	r4, #1
    f91a:	189b      	adds	r3, r3, r2
    f91c:	2001      	movs	r0, #1
    f91e:	e789      	b.n	f834 <_vfiprintf_r+0xc8>
    f920:	2301      	movs	r3, #1
    f922:	425b      	negs	r3, r3
    f924:	e7c6      	b.n	f8b4 <_vfiprintf_r+0x148>
    f926:	2300      	movs	r3, #0
    f928:	0014      	movs	r4, r2
    f92a:	200a      	movs	r0, #10
    f92c:	001a      	movs	r2, r3
    f92e:	606b      	str	r3, [r5, #4]
    f930:	7821      	ldrb	r1, [r4, #0]
    f932:	3930      	subs	r1, #48	; 0x30
    f934:	2909      	cmp	r1, #9
    f936:	d903      	bls.n	f940 <_vfiprintf_r+0x1d4>
    f938:	2b00      	cmp	r3, #0
    f93a:	d0bc      	beq.n	f8b6 <_vfiprintf_r+0x14a>
    f93c:	9207      	str	r2, [sp, #28]
    f93e:	e7ba      	b.n	f8b6 <_vfiprintf_r+0x14a>
    f940:	4342      	muls	r2, r0
    f942:	3401      	adds	r4, #1
    f944:	1852      	adds	r2, r2, r1
    f946:	2301      	movs	r3, #1
    f948:	e7f2      	b.n	f930 <_vfiprintf_r+0x1c4>
    f94a:	3307      	adds	r3, #7
    f94c:	e7d5      	b.n	f8fa <_vfiprintf_r+0x18e>
    f94e:	ab05      	add	r3, sp, #20
    f950:	9300      	str	r3, [sp, #0]
    f952:	003a      	movs	r2, r7
    f954:	4b12      	ldr	r3, [pc, #72]	; (f9a0 <_vfiprintf_r+0x234>)
    f956:	0029      	movs	r1, r5
    f958:	0030      	movs	r0, r6
    f95a:	e000      	b.n	f95e <_vfiprintf_r+0x1f2>
    f95c:	bf00      	nop
    f95e:	9003      	str	r0, [sp, #12]
    f960:	9b03      	ldr	r3, [sp, #12]
    f962:	3301      	adds	r3, #1
    f964:	d1cc      	bne.n	f900 <_vfiprintf_r+0x194>
    f966:	89bb      	ldrh	r3, [r7, #12]
    f968:	065b      	lsls	r3, r3, #25
    f96a:	d500      	bpl.n	f96e <_vfiprintf_r+0x202>
    f96c:	e77b      	b.n	f866 <_vfiprintf_r+0xfa>
    f96e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    f970:	e77b      	b.n	f86a <_vfiprintf_r+0xfe>
    f972:	ab05      	add	r3, sp, #20
    f974:	9300      	str	r3, [sp, #0]
    f976:	003a      	movs	r2, r7
    f978:	4b09      	ldr	r3, [pc, #36]	; (f9a0 <_vfiprintf_r+0x234>)
    f97a:	0029      	movs	r1, r5
    f97c:	0030      	movs	r0, r6
    f97e:	f000 f87f 	bl	fa80 <_printf_i>
    f982:	e7ec      	b.n	f95e <_vfiprintf_r+0x1f2>
    f984:	000122c8 	.word	0x000122c8
    f988:	00012308 	.word	0x00012308
    f98c:	000122e8 	.word	0x000122e8
    f990:	000122a8 	.word	0x000122a8
    f994:	0001230e 	.word	0x0001230e
    f998:	00012312 	.word	0x00012312
    f99c:	00000000 	.word	0x00000000
    f9a0:	0000f747 	.word	0x0000f747

0000f9a4 <_printf_common>:
    f9a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    f9a6:	0015      	movs	r5, r2
    f9a8:	9301      	str	r3, [sp, #4]
    f9aa:	688a      	ldr	r2, [r1, #8]
    f9ac:	690b      	ldr	r3, [r1, #16]
    f9ae:	9000      	str	r0, [sp, #0]
    f9b0:	000c      	movs	r4, r1
    f9b2:	4293      	cmp	r3, r2
    f9b4:	da00      	bge.n	f9b8 <_printf_common+0x14>
    f9b6:	0013      	movs	r3, r2
    f9b8:	0022      	movs	r2, r4
    f9ba:	602b      	str	r3, [r5, #0]
    f9bc:	3243      	adds	r2, #67	; 0x43
    f9be:	7812      	ldrb	r2, [r2, #0]
    f9c0:	2a00      	cmp	r2, #0
    f9c2:	d001      	beq.n	f9c8 <_printf_common+0x24>
    f9c4:	3301      	adds	r3, #1
    f9c6:	602b      	str	r3, [r5, #0]
    f9c8:	6823      	ldr	r3, [r4, #0]
    f9ca:	069b      	lsls	r3, r3, #26
    f9cc:	d502      	bpl.n	f9d4 <_printf_common+0x30>
    f9ce:	682b      	ldr	r3, [r5, #0]
    f9d0:	3302      	adds	r3, #2
    f9d2:	602b      	str	r3, [r5, #0]
    f9d4:	2706      	movs	r7, #6
    f9d6:	6823      	ldr	r3, [r4, #0]
    f9d8:	401f      	ands	r7, r3
    f9da:	d027      	beq.n	fa2c <_printf_common+0x88>
    f9dc:	0023      	movs	r3, r4
    f9de:	3343      	adds	r3, #67	; 0x43
    f9e0:	781b      	ldrb	r3, [r3, #0]
    f9e2:	1e5a      	subs	r2, r3, #1
    f9e4:	4193      	sbcs	r3, r2
    f9e6:	6822      	ldr	r2, [r4, #0]
    f9e8:	0692      	lsls	r2, r2, #26
    f9ea:	d430      	bmi.n	fa4e <_printf_common+0xaa>
    f9ec:	0022      	movs	r2, r4
    f9ee:	9901      	ldr	r1, [sp, #4]
    f9f0:	3243      	adds	r2, #67	; 0x43
    f9f2:	9800      	ldr	r0, [sp, #0]
    f9f4:	9e08      	ldr	r6, [sp, #32]
    f9f6:	47b0      	blx	r6
    f9f8:	1c43      	adds	r3, r0, #1
    f9fa:	d025      	beq.n	fa48 <_printf_common+0xa4>
    f9fc:	2306      	movs	r3, #6
    f9fe:	6820      	ldr	r0, [r4, #0]
    fa00:	682a      	ldr	r2, [r5, #0]
    fa02:	68e1      	ldr	r1, [r4, #12]
    fa04:	4003      	ands	r3, r0
    fa06:	2500      	movs	r5, #0
    fa08:	2b04      	cmp	r3, #4
    fa0a:	d103      	bne.n	fa14 <_printf_common+0x70>
    fa0c:	1a8d      	subs	r5, r1, r2
    fa0e:	43eb      	mvns	r3, r5
    fa10:	17db      	asrs	r3, r3, #31
    fa12:	401d      	ands	r5, r3
    fa14:	68a3      	ldr	r3, [r4, #8]
    fa16:	6922      	ldr	r2, [r4, #16]
    fa18:	4293      	cmp	r3, r2
    fa1a:	dd01      	ble.n	fa20 <_printf_common+0x7c>
    fa1c:	1a9b      	subs	r3, r3, r2
    fa1e:	18ed      	adds	r5, r5, r3
    fa20:	2700      	movs	r7, #0
    fa22:	42bd      	cmp	r5, r7
    fa24:	d120      	bne.n	fa68 <_printf_common+0xc4>
    fa26:	2000      	movs	r0, #0
    fa28:	e010      	b.n	fa4c <_printf_common+0xa8>
    fa2a:	3701      	adds	r7, #1
    fa2c:	68e3      	ldr	r3, [r4, #12]
    fa2e:	682a      	ldr	r2, [r5, #0]
    fa30:	1a9b      	subs	r3, r3, r2
    fa32:	429f      	cmp	r7, r3
    fa34:	dad2      	bge.n	f9dc <_printf_common+0x38>
    fa36:	0022      	movs	r2, r4
    fa38:	2301      	movs	r3, #1
    fa3a:	3219      	adds	r2, #25
    fa3c:	9901      	ldr	r1, [sp, #4]
    fa3e:	9800      	ldr	r0, [sp, #0]
    fa40:	9e08      	ldr	r6, [sp, #32]
    fa42:	47b0      	blx	r6
    fa44:	1c43      	adds	r3, r0, #1
    fa46:	d1f0      	bne.n	fa2a <_printf_common+0x86>
    fa48:	2001      	movs	r0, #1
    fa4a:	4240      	negs	r0, r0
    fa4c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    fa4e:	2030      	movs	r0, #48	; 0x30
    fa50:	18e1      	adds	r1, r4, r3
    fa52:	3143      	adds	r1, #67	; 0x43
    fa54:	7008      	strb	r0, [r1, #0]
    fa56:	0021      	movs	r1, r4
    fa58:	1c5a      	adds	r2, r3, #1
    fa5a:	3145      	adds	r1, #69	; 0x45
    fa5c:	7809      	ldrb	r1, [r1, #0]
    fa5e:	18a2      	adds	r2, r4, r2
    fa60:	3243      	adds	r2, #67	; 0x43
    fa62:	3302      	adds	r3, #2
    fa64:	7011      	strb	r1, [r2, #0]
    fa66:	e7c1      	b.n	f9ec <_printf_common+0x48>
    fa68:	0022      	movs	r2, r4
    fa6a:	2301      	movs	r3, #1
    fa6c:	321a      	adds	r2, #26
    fa6e:	9901      	ldr	r1, [sp, #4]
    fa70:	9800      	ldr	r0, [sp, #0]
    fa72:	9e08      	ldr	r6, [sp, #32]
    fa74:	47b0      	blx	r6
    fa76:	1c43      	adds	r3, r0, #1
    fa78:	d0e6      	beq.n	fa48 <_printf_common+0xa4>
    fa7a:	3701      	adds	r7, #1
    fa7c:	e7d1      	b.n	fa22 <_printf_common+0x7e>
	...

0000fa80 <_printf_i>:
    fa80:	b5f0      	push	{r4, r5, r6, r7, lr}
    fa82:	b08b      	sub	sp, #44	; 0x2c
    fa84:	9206      	str	r2, [sp, #24]
    fa86:	000a      	movs	r2, r1
    fa88:	3243      	adds	r2, #67	; 0x43
    fa8a:	9307      	str	r3, [sp, #28]
    fa8c:	9005      	str	r0, [sp, #20]
    fa8e:	9204      	str	r2, [sp, #16]
    fa90:	7e0a      	ldrb	r2, [r1, #24]
    fa92:	000c      	movs	r4, r1
    fa94:	9b10      	ldr	r3, [sp, #64]	; 0x40
    fa96:	2a6e      	cmp	r2, #110	; 0x6e
    fa98:	d100      	bne.n	fa9c <_printf_i+0x1c>
    fa9a:	e08f      	b.n	fbbc <_printf_i+0x13c>
    fa9c:	d817      	bhi.n	face <_printf_i+0x4e>
    fa9e:	2a63      	cmp	r2, #99	; 0x63
    faa0:	d02c      	beq.n	fafc <_printf_i+0x7c>
    faa2:	d808      	bhi.n	fab6 <_printf_i+0x36>
    faa4:	2a00      	cmp	r2, #0
    faa6:	d100      	bne.n	faaa <_printf_i+0x2a>
    faa8:	e099      	b.n	fbde <_printf_i+0x15e>
    faaa:	2a58      	cmp	r2, #88	; 0x58
    faac:	d054      	beq.n	fb58 <_printf_i+0xd8>
    faae:	0026      	movs	r6, r4
    fab0:	3642      	adds	r6, #66	; 0x42
    fab2:	7032      	strb	r2, [r6, #0]
    fab4:	e029      	b.n	fb0a <_printf_i+0x8a>
    fab6:	2a64      	cmp	r2, #100	; 0x64
    fab8:	d001      	beq.n	fabe <_printf_i+0x3e>
    faba:	2a69      	cmp	r2, #105	; 0x69
    fabc:	d1f7      	bne.n	faae <_printf_i+0x2e>
    fabe:	6821      	ldr	r1, [r4, #0]
    fac0:	681a      	ldr	r2, [r3, #0]
    fac2:	0608      	lsls	r0, r1, #24
    fac4:	d523      	bpl.n	fb0e <_printf_i+0x8e>
    fac6:	1d11      	adds	r1, r2, #4
    fac8:	6019      	str	r1, [r3, #0]
    faca:	6815      	ldr	r5, [r2, #0]
    facc:	e025      	b.n	fb1a <_printf_i+0x9a>
    face:	2a73      	cmp	r2, #115	; 0x73
    fad0:	d100      	bne.n	fad4 <_printf_i+0x54>
    fad2:	e088      	b.n	fbe6 <_printf_i+0x166>
    fad4:	d808      	bhi.n	fae8 <_printf_i+0x68>
    fad6:	2a6f      	cmp	r2, #111	; 0x6f
    fad8:	d029      	beq.n	fb2e <_printf_i+0xae>
    fada:	2a70      	cmp	r2, #112	; 0x70
    fadc:	d1e7      	bne.n	faae <_printf_i+0x2e>
    fade:	2220      	movs	r2, #32
    fae0:	6809      	ldr	r1, [r1, #0]
    fae2:	430a      	orrs	r2, r1
    fae4:	6022      	str	r2, [r4, #0]
    fae6:	e003      	b.n	faf0 <_printf_i+0x70>
    fae8:	2a75      	cmp	r2, #117	; 0x75
    faea:	d020      	beq.n	fb2e <_printf_i+0xae>
    faec:	2a78      	cmp	r2, #120	; 0x78
    faee:	d1de      	bne.n	faae <_printf_i+0x2e>
    faf0:	0022      	movs	r2, r4
    faf2:	2178      	movs	r1, #120	; 0x78
    faf4:	3245      	adds	r2, #69	; 0x45
    faf6:	7011      	strb	r1, [r2, #0]
    faf8:	4a6c      	ldr	r2, [pc, #432]	; (fcac <_printf_i+0x22c>)
    fafa:	e030      	b.n	fb5e <_printf_i+0xde>
    fafc:	000e      	movs	r6, r1
    fafe:	681a      	ldr	r2, [r3, #0]
    fb00:	3642      	adds	r6, #66	; 0x42
    fb02:	1d11      	adds	r1, r2, #4
    fb04:	6019      	str	r1, [r3, #0]
    fb06:	6813      	ldr	r3, [r2, #0]
    fb08:	7033      	strb	r3, [r6, #0]
    fb0a:	2301      	movs	r3, #1
    fb0c:	e079      	b.n	fc02 <_printf_i+0x182>
    fb0e:	0649      	lsls	r1, r1, #25
    fb10:	d5d9      	bpl.n	fac6 <_printf_i+0x46>
    fb12:	1d11      	adds	r1, r2, #4
    fb14:	6019      	str	r1, [r3, #0]
    fb16:	2300      	movs	r3, #0
    fb18:	5ed5      	ldrsh	r5, [r2, r3]
    fb1a:	2d00      	cmp	r5, #0
    fb1c:	da03      	bge.n	fb26 <_printf_i+0xa6>
    fb1e:	232d      	movs	r3, #45	; 0x2d
    fb20:	9a04      	ldr	r2, [sp, #16]
    fb22:	426d      	negs	r5, r5
    fb24:	7013      	strb	r3, [r2, #0]
    fb26:	4b62      	ldr	r3, [pc, #392]	; (fcb0 <_printf_i+0x230>)
    fb28:	270a      	movs	r7, #10
    fb2a:	9303      	str	r3, [sp, #12]
    fb2c:	e02f      	b.n	fb8e <_printf_i+0x10e>
    fb2e:	6820      	ldr	r0, [r4, #0]
    fb30:	6819      	ldr	r1, [r3, #0]
    fb32:	0605      	lsls	r5, r0, #24
    fb34:	d503      	bpl.n	fb3e <_printf_i+0xbe>
    fb36:	1d08      	adds	r0, r1, #4
    fb38:	6018      	str	r0, [r3, #0]
    fb3a:	680d      	ldr	r5, [r1, #0]
    fb3c:	e005      	b.n	fb4a <_printf_i+0xca>
    fb3e:	0640      	lsls	r0, r0, #25
    fb40:	d5f9      	bpl.n	fb36 <_printf_i+0xb6>
    fb42:	680d      	ldr	r5, [r1, #0]
    fb44:	1d08      	adds	r0, r1, #4
    fb46:	6018      	str	r0, [r3, #0]
    fb48:	b2ad      	uxth	r5, r5
    fb4a:	4b59      	ldr	r3, [pc, #356]	; (fcb0 <_printf_i+0x230>)
    fb4c:	2708      	movs	r7, #8
    fb4e:	9303      	str	r3, [sp, #12]
    fb50:	2a6f      	cmp	r2, #111	; 0x6f
    fb52:	d018      	beq.n	fb86 <_printf_i+0x106>
    fb54:	270a      	movs	r7, #10
    fb56:	e016      	b.n	fb86 <_printf_i+0x106>
    fb58:	3145      	adds	r1, #69	; 0x45
    fb5a:	700a      	strb	r2, [r1, #0]
    fb5c:	4a54      	ldr	r2, [pc, #336]	; (fcb0 <_printf_i+0x230>)
    fb5e:	9203      	str	r2, [sp, #12]
    fb60:	681a      	ldr	r2, [r3, #0]
    fb62:	6821      	ldr	r1, [r4, #0]
    fb64:	1d10      	adds	r0, r2, #4
    fb66:	6018      	str	r0, [r3, #0]
    fb68:	6815      	ldr	r5, [r2, #0]
    fb6a:	0608      	lsls	r0, r1, #24
    fb6c:	d522      	bpl.n	fbb4 <_printf_i+0x134>
    fb6e:	07cb      	lsls	r3, r1, #31
    fb70:	d502      	bpl.n	fb78 <_printf_i+0xf8>
    fb72:	2320      	movs	r3, #32
    fb74:	4319      	orrs	r1, r3
    fb76:	6021      	str	r1, [r4, #0]
    fb78:	2710      	movs	r7, #16
    fb7a:	2d00      	cmp	r5, #0
    fb7c:	d103      	bne.n	fb86 <_printf_i+0x106>
    fb7e:	2320      	movs	r3, #32
    fb80:	6822      	ldr	r2, [r4, #0]
    fb82:	439a      	bics	r2, r3
    fb84:	6022      	str	r2, [r4, #0]
    fb86:	0023      	movs	r3, r4
    fb88:	2200      	movs	r2, #0
    fb8a:	3343      	adds	r3, #67	; 0x43
    fb8c:	701a      	strb	r2, [r3, #0]
    fb8e:	6863      	ldr	r3, [r4, #4]
    fb90:	60a3      	str	r3, [r4, #8]
    fb92:	2b00      	cmp	r3, #0
    fb94:	db5c      	blt.n	fc50 <_printf_i+0x1d0>
    fb96:	2204      	movs	r2, #4
    fb98:	6821      	ldr	r1, [r4, #0]
    fb9a:	4391      	bics	r1, r2
    fb9c:	6021      	str	r1, [r4, #0]
    fb9e:	2d00      	cmp	r5, #0
    fba0:	d158      	bne.n	fc54 <_printf_i+0x1d4>
    fba2:	9e04      	ldr	r6, [sp, #16]
    fba4:	2b00      	cmp	r3, #0
    fba6:	d064      	beq.n	fc72 <_printf_i+0x1f2>
    fba8:	0026      	movs	r6, r4
    fbaa:	9b03      	ldr	r3, [sp, #12]
    fbac:	3642      	adds	r6, #66	; 0x42
    fbae:	781b      	ldrb	r3, [r3, #0]
    fbb0:	7033      	strb	r3, [r6, #0]
    fbb2:	e05e      	b.n	fc72 <_printf_i+0x1f2>
    fbb4:	0648      	lsls	r0, r1, #25
    fbb6:	d5da      	bpl.n	fb6e <_printf_i+0xee>
    fbb8:	b2ad      	uxth	r5, r5
    fbba:	e7d8      	b.n	fb6e <_printf_i+0xee>
    fbbc:	6809      	ldr	r1, [r1, #0]
    fbbe:	681a      	ldr	r2, [r3, #0]
    fbc0:	0608      	lsls	r0, r1, #24
    fbc2:	d505      	bpl.n	fbd0 <_printf_i+0x150>
    fbc4:	1d11      	adds	r1, r2, #4
    fbc6:	6019      	str	r1, [r3, #0]
    fbc8:	6813      	ldr	r3, [r2, #0]
    fbca:	6962      	ldr	r2, [r4, #20]
    fbcc:	601a      	str	r2, [r3, #0]
    fbce:	e006      	b.n	fbde <_printf_i+0x15e>
    fbd0:	0649      	lsls	r1, r1, #25
    fbd2:	d5f7      	bpl.n	fbc4 <_printf_i+0x144>
    fbd4:	1d11      	adds	r1, r2, #4
    fbd6:	6019      	str	r1, [r3, #0]
    fbd8:	6813      	ldr	r3, [r2, #0]
    fbda:	8aa2      	ldrh	r2, [r4, #20]
    fbdc:	801a      	strh	r2, [r3, #0]
    fbde:	2300      	movs	r3, #0
    fbe0:	9e04      	ldr	r6, [sp, #16]
    fbe2:	6123      	str	r3, [r4, #16]
    fbe4:	e054      	b.n	fc90 <_printf_i+0x210>
    fbe6:	681a      	ldr	r2, [r3, #0]
    fbe8:	1d11      	adds	r1, r2, #4
    fbea:	6019      	str	r1, [r3, #0]
    fbec:	6816      	ldr	r6, [r2, #0]
    fbee:	2100      	movs	r1, #0
    fbf0:	6862      	ldr	r2, [r4, #4]
    fbf2:	0030      	movs	r0, r6
    fbf4:	f000 f950 	bl	fe98 <memchr>
    fbf8:	2800      	cmp	r0, #0
    fbfa:	d001      	beq.n	fc00 <_printf_i+0x180>
    fbfc:	1b80      	subs	r0, r0, r6
    fbfe:	6060      	str	r0, [r4, #4]
    fc00:	6863      	ldr	r3, [r4, #4]
    fc02:	6123      	str	r3, [r4, #16]
    fc04:	2300      	movs	r3, #0
    fc06:	9a04      	ldr	r2, [sp, #16]
    fc08:	7013      	strb	r3, [r2, #0]
    fc0a:	e041      	b.n	fc90 <_printf_i+0x210>
    fc0c:	6923      	ldr	r3, [r4, #16]
    fc0e:	0032      	movs	r2, r6
    fc10:	9906      	ldr	r1, [sp, #24]
    fc12:	9805      	ldr	r0, [sp, #20]
    fc14:	9d07      	ldr	r5, [sp, #28]
    fc16:	47a8      	blx	r5
    fc18:	1c43      	adds	r3, r0, #1
    fc1a:	d043      	beq.n	fca4 <_printf_i+0x224>
    fc1c:	6823      	ldr	r3, [r4, #0]
    fc1e:	2500      	movs	r5, #0
    fc20:	079b      	lsls	r3, r3, #30
    fc22:	d40f      	bmi.n	fc44 <_printf_i+0x1c4>
    fc24:	9b09      	ldr	r3, [sp, #36]	; 0x24
    fc26:	68e0      	ldr	r0, [r4, #12]
    fc28:	4298      	cmp	r0, r3
    fc2a:	da3d      	bge.n	fca8 <_printf_i+0x228>
    fc2c:	0018      	movs	r0, r3
    fc2e:	e03b      	b.n	fca8 <_printf_i+0x228>
    fc30:	0022      	movs	r2, r4
    fc32:	2301      	movs	r3, #1
    fc34:	3219      	adds	r2, #25
    fc36:	9906      	ldr	r1, [sp, #24]
    fc38:	9805      	ldr	r0, [sp, #20]
    fc3a:	9e07      	ldr	r6, [sp, #28]
    fc3c:	47b0      	blx	r6
    fc3e:	1c43      	adds	r3, r0, #1
    fc40:	d030      	beq.n	fca4 <_printf_i+0x224>
    fc42:	3501      	adds	r5, #1
    fc44:	68e3      	ldr	r3, [r4, #12]
    fc46:	9a09      	ldr	r2, [sp, #36]	; 0x24
    fc48:	1a9b      	subs	r3, r3, r2
    fc4a:	429d      	cmp	r5, r3
    fc4c:	dbf0      	blt.n	fc30 <_printf_i+0x1b0>
    fc4e:	e7e9      	b.n	fc24 <_printf_i+0x1a4>
    fc50:	2d00      	cmp	r5, #0
    fc52:	d0a9      	beq.n	fba8 <_printf_i+0x128>
    fc54:	9e04      	ldr	r6, [sp, #16]
    fc56:	0028      	movs	r0, r5
    fc58:	0039      	movs	r1, r7
    fc5a:	f7fd f913 	bl	ce84 <__aeabi_uidivmod>
    fc5e:	9b03      	ldr	r3, [sp, #12]
    fc60:	3e01      	subs	r6, #1
    fc62:	5c5b      	ldrb	r3, [r3, r1]
    fc64:	0028      	movs	r0, r5
    fc66:	7033      	strb	r3, [r6, #0]
    fc68:	0039      	movs	r1, r7
    fc6a:	f7fd f885 	bl	cd78 <__udivsi3>
    fc6e:	1e05      	subs	r5, r0, #0
    fc70:	d1f1      	bne.n	fc56 <_printf_i+0x1d6>
    fc72:	2f08      	cmp	r7, #8
    fc74:	d109      	bne.n	fc8a <_printf_i+0x20a>
    fc76:	6823      	ldr	r3, [r4, #0]
    fc78:	07db      	lsls	r3, r3, #31
    fc7a:	d506      	bpl.n	fc8a <_printf_i+0x20a>
    fc7c:	6863      	ldr	r3, [r4, #4]
    fc7e:	6922      	ldr	r2, [r4, #16]
    fc80:	4293      	cmp	r3, r2
    fc82:	dc02      	bgt.n	fc8a <_printf_i+0x20a>
    fc84:	2330      	movs	r3, #48	; 0x30
    fc86:	3e01      	subs	r6, #1
    fc88:	7033      	strb	r3, [r6, #0]
    fc8a:	9b04      	ldr	r3, [sp, #16]
    fc8c:	1b9b      	subs	r3, r3, r6
    fc8e:	6123      	str	r3, [r4, #16]
    fc90:	9b07      	ldr	r3, [sp, #28]
    fc92:	aa09      	add	r2, sp, #36	; 0x24
    fc94:	9300      	str	r3, [sp, #0]
    fc96:	0021      	movs	r1, r4
    fc98:	9b06      	ldr	r3, [sp, #24]
    fc9a:	9805      	ldr	r0, [sp, #20]
    fc9c:	f7ff fe82 	bl	f9a4 <_printf_common>
    fca0:	1c43      	adds	r3, r0, #1
    fca2:	d1b3      	bne.n	fc0c <_printf_i+0x18c>
    fca4:	2001      	movs	r0, #1
    fca6:	4240      	negs	r0, r0
    fca8:	b00b      	add	sp, #44	; 0x2c
    fcaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    fcac:	0001232a 	.word	0x0001232a
    fcb0:	00012319 	.word	0x00012319

0000fcb4 <_putc_r>:
    fcb4:	b570      	push	{r4, r5, r6, lr}
    fcb6:	0006      	movs	r6, r0
    fcb8:	000d      	movs	r5, r1
    fcba:	0014      	movs	r4, r2
    fcbc:	2800      	cmp	r0, #0
    fcbe:	d004      	beq.n	fcca <_putc_r+0x16>
    fcc0:	6983      	ldr	r3, [r0, #24]
    fcc2:	2b00      	cmp	r3, #0
    fcc4:	d101      	bne.n	fcca <_putc_r+0x16>
    fcc6:	f7ff fa0f 	bl	f0e8 <__sinit>
    fcca:	4b12      	ldr	r3, [pc, #72]	; (fd14 <_putc_r+0x60>)
    fccc:	429c      	cmp	r4, r3
    fcce:	d111      	bne.n	fcf4 <_putc_r+0x40>
    fcd0:	6874      	ldr	r4, [r6, #4]
    fcd2:	68a3      	ldr	r3, [r4, #8]
    fcd4:	3b01      	subs	r3, #1
    fcd6:	60a3      	str	r3, [r4, #8]
    fcd8:	2b00      	cmp	r3, #0
    fcda:	da05      	bge.n	fce8 <_putc_r+0x34>
    fcdc:	69a2      	ldr	r2, [r4, #24]
    fcde:	4293      	cmp	r3, r2
    fce0:	db12      	blt.n	fd08 <_putc_r+0x54>
    fce2:	b2eb      	uxtb	r3, r5
    fce4:	2b0a      	cmp	r3, #10
    fce6:	d00f      	beq.n	fd08 <_putc_r+0x54>
    fce8:	6823      	ldr	r3, [r4, #0]
    fcea:	b2e8      	uxtb	r0, r5
    fcec:	1c5a      	adds	r2, r3, #1
    fcee:	6022      	str	r2, [r4, #0]
    fcf0:	701d      	strb	r5, [r3, #0]
    fcf2:	bd70      	pop	{r4, r5, r6, pc}
    fcf4:	4b08      	ldr	r3, [pc, #32]	; (fd18 <_putc_r+0x64>)
    fcf6:	429c      	cmp	r4, r3
    fcf8:	d101      	bne.n	fcfe <_putc_r+0x4a>
    fcfa:	68b4      	ldr	r4, [r6, #8]
    fcfc:	e7e9      	b.n	fcd2 <_putc_r+0x1e>
    fcfe:	4b07      	ldr	r3, [pc, #28]	; (fd1c <_putc_r+0x68>)
    fd00:	429c      	cmp	r4, r3
    fd02:	d1e6      	bne.n	fcd2 <_putc_r+0x1e>
    fd04:	68f4      	ldr	r4, [r6, #12]
    fd06:	e7e4      	b.n	fcd2 <_putc_r+0x1e>
    fd08:	0022      	movs	r2, r4
    fd0a:	0029      	movs	r1, r5
    fd0c:	0030      	movs	r0, r6
    fd0e:	f7ff f827 	bl	ed60 <__swbuf_r>
    fd12:	e7ee      	b.n	fcf2 <_putc_r+0x3e>
    fd14:	000122c8 	.word	0x000122c8
    fd18:	000122e8 	.word	0x000122e8
    fd1c:	000122a8 	.word	0x000122a8

0000fd20 <_sbrk_r>:
    fd20:	2300      	movs	r3, #0
    fd22:	b570      	push	{r4, r5, r6, lr}
    fd24:	4c06      	ldr	r4, [pc, #24]	; (fd40 <_sbrk_r+0x20>)
    fd26:	0005      	movs	r5, r0
    fd28:	0008      	movs	r0, r1
    fd2a:	6023      	str	r3, [r4, #0]
    fd2c:	f7f5 fd96 	bl	585c <_sbrk>
    fd30:	1c43      	adds	r3, r0, #1
    fd32:	d103      	bne.n	fd3c <_sbrk_r+0x1c>
    fd34:	6823      	ldr	r3, [r4, #0]
    fd36:	2b00      	cmp	r3, #0
    fd38:	d000      	beq.n	fd3c <_sbrk_r+0x1c>
    fd3a:	602b      	str	r3, [r5, #0]
    fd3c:	bd70      	pop	{r4, r5, r6, pc}
    fd3e:	46c0      	nop			; (mov r8, r8)
    fd40:	2000378c 	.word	0x2000378c

0000fd44 <__sread>:
    fd44:	b570      	push	{r4, r5, r6, lr}
    fd46:	000c      	movs	r4, r1
    fd48:	250e      	movs	r5, #14
    fd4a:	5f49      	ldrsh	r1, [r1, r5]
    fd4c:	f000 f8ea 	bl	ff24 <_read_r>
    fd50:	2800      	cmp	r0, #0
    fd52:	db03      	blt.n	fd5c <__sread+0x18>
    fd54:	6d63      	ldr	r3, [r4, #84]	; 0x54
    fd56:	181b      	adds	r3, r3, r0
    fd58:	6563      	str	r3, [r4, #84]	; 0x54
    fd5a:	bd70      	pop	{r4, r5, r6, pc}
    fd5c:	89a3      	ldrh	r3, [r4, #12]
    fd5e:	4a02      	ldr	r2, [pc, #8]	; (fd68 <__sread+0x24>)
    fd60:	4013      	ands	r3, r2
    fd62:	81a3      	strh	r3, [r4, #12]
    fd64:	e7f9      	b.n	fd5a <__sread+0x16>
    fd66:	46c0      	nop			; (mov r8, r8)
    fd68:	ffffefff 	.word	0xffffefff

0000fd6c <__swrite>:
    fd6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    fd6e:	001f      	movs	r7, r3
    fd70:	898b      	ldrh	r3, [r1, #12]
    fd72:	0005      	movs	r5, r0
    fd74:	000c      	movs	r4, r1
    fd76:	0016      	movs	r6, r2
    fd78:	05db      	lsls	r3, r3, #23
    fd7a:	d505      	bpl.n	fd88 <__swrite+0x1c>
    fd7c:	230e      	movs	r3, #14
    fd7e:	5ec9      	ldrsh	r1, [r1, r3]
    fd80:	2200      	movs	r2, #0
    fd82:	2302      	movs	r3, #2
    fd84:	f000 f874 	bl	fe70 <_lseek_r>
    fd88:	89a3      	ldrh	r3, [r4, #12]
    fd8a:	4a05      	ldr	r2, [pc, #20]	; (fda0 <__swrite+0x34>)
    fd8c:	0028      	movs	r0, r5
    fd8e:	4013      	ands	r3, r2
    fd90:	81a3      	strh	r3, [r4, #12]
    fd92:	0032      	movs	r2, r6
    fd94:	230e      	movs	r3, #14
    fd96:	5ee1      	ldrsh	r1, [r4, r3]
    fd98:	003b      	movs	r3, r7
    fd9a:	f000 f81f 	bl	fddc <_write_r>
    fd9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    fda0:	ffffefff 	.word	0xffffefff

0000fda4 <__sseek>:
    fda4:	b570      	push	{r4, r5, r6, lr}
    fda6:	000c      	movs	r4, r1
    fda8:	250e      	movs	r5, #14
    fdaa:	5f49      	ldrsh	r1, [r1, r5]
    fdac:	f000 f860 	bl	fe70 <_lseek_r>
    fdb0:	89a3      	ldrh	r3, [r4, #12]
    fdb2:	1c42      	adds	r2, r0, #1
    fdb4:	d103      	bne.n	fdbe <__sseek+0x1a>
    fdb6:	4a05      	ldr	r2, [pc, #20]	; (fdcc <__sseek+0x28>)
    fdb8:	4013      	ands	r3, r2
    fdba:	81a3      	strh	r3, [r4, #12]
    fdbc:	bd70      	pop	{r4, r5, r6, pc}
    fdbe:	2280      	movs	r2, #128	; 0x80
    fdc0:	0152      	lsls	r2, r2, #5
    fdc2:	4313      	orrs	r3, r2
    fdc4:	81a3      	strh	r3, [r4, #12]
    fdc6:	6560      	str	r0, [r4, #84]	; 0x54
    fdc8:	e7f8      	b.n	fdbc <__sseek+0x18>
    fdca:	46c0      	nop			; (mov r8, r8)
    fdcc:	ffffefff 	.word	0xffffefff

0000fdd0 <__sclose>:
    fdd0:	b510      	push	{r4, lr}
    fdd2:	230e      	movs	r3, #14
    fdd4:	5ec9      	ldrsh	r1, [r1, r3]
    fdd6:	f000 f815 	bl	fe04 <_close_r>
    fdda:	bd10      	pop	{r4, pc}

0000fddc <_write_r>:
    fddc:	b570      	push	{r4, r5, r6, lr}
    fdde:	0005      	movs	r5, r0
    fde0:	0008      	movs	r0, r1
    fde2:	0011      	movs	r1, r2
    fde4:	2200      	movs	r2, #0
    fde6:	4c06      	ldr	r4, [pc, #24]	; (fe00 <_write_r+0x24>)
    fde8:	6022      	str	r2, [r4, #0]
    fdea:	001a      	movs	r2, r3
    fdec:	f7f5 fd0e 	bl	580c <_write>
    fdf0:	1c43      	adds	r3, r0, #1
    fdf2:	d103      	bne.n	fdfc <_write_r+0x20>
    fdf4:	6823      	ldr	r3, [r4, #0]
    fdf6:	2b00      	cmp	r3, #0
    fdf8:	d000      	beq.n	fdfc <_write_r+0x20>
    fdfa:	602b      	str	r3, [r5, #0]
    fdfc:	bd70      	pop	{r4, r5, r6, pc}
    fdfe:	46c0      	nop			; (mov r8, r8)
    fe00:	2000378c 	.word	0x2000378c

0000fe04 <_close_r>:
    fe04:	2300      	movs	r3, #0
    fe06:	b570      	push	{r4, r5, r6, lr}
    fe08:	4c06      	ldr	r4, [pc, #24]	; (fe24 <_close_r+0x20>)
    fe0a:	0005      	movs	r5, r0
    fe0c:	0008      	movs	r0, r1
    fe0e:	6023      	str	r3, [r4, #0]
    fe10:	f7f5 fd36 	bl	5880 <_close>
    fe14:	1c43      	adds	r3, r0, #1
    fe16:	d103      	bne.n	fe20 <_close_r+0x1c>
    fe18:	6823      	ldr	r3, [r4, #0]
    fe1a:	2b00      	cmp	r3, #0
    fe1c:	d000      	beq.n	fe20 <_close_r+0x1c>
    fe1e:	602b      	str	r3, [r5, #0]
    fe20:	bd70      	pop	{r4, r5, r6, pc}
    fe22:	46c0      	nop			; (mov r8, r8)
    fe24:	2000378c 	.word	0x2000378c

0000fe28 <_fstat_r>:
    fe28:	2300      	movs	r3, #0
    fe2a:	b570      	push	{r4, r5, r6, lr}
    fe2c:	4c06      	ldr	r4, [pc, #24]	; (fe48 <_fstat_r+0x20>)
    fe2e:	0005      	movs	r5, r0
    fe30:	0008      	movs	r0, r1
    fe32:	0011      	movs	r1, r2
    fe34:	6023      	str	r3, [r4, #0]
    fe36:	f7f5 fd26 	bl	5886 <_fstat>
    fe3a:	1c43      	adds	r3, r0, #1
    fe3c:	d103      	bne.n	fe46 <_fstat_r+0x1e>
    fe3e:	6823      	ldr	r3, [r4, #0]
    fe40:	2b00      	cmp	r3, #0
    fe42:	d000      	beq.n	fe46 <_fstat_r+0x1e>
    fe44:	602b      	str	r3, [r5, #0]
    fe46:	bd70      	pop	{r4, r5, r6, pc}
    fe48:	2000378c 	.word	0x2000378c

0000fe4c <_isatty_r>:
    fe4c:	2300      	movs	r3, #0
    fe4e:	b570      	push	{r4, r5, r6, lr}
    fe50:	4c06      	ldr	r4, [pc, #24]	; (fe6c <_isatty_r+0x20>)
    fe52:	0005      	movs	r5, r0
    fe54:	0008      	movs	r0, r1
    fe56:	6023      	str	r3, [r4, #0]
    fe58:	f7f5 fd1a 	bl	5890 <_isatty>
    fe5c:	1c43      	adds	r3, r0, #1
    fe5e:	d103      	bne.n	fe68 <_isatty_r+0x1c>
    fe60:	6823      	ldr	r3, [r4, #0]
    fe62:	2b00      	cmp	r3, #0
    fe64:	d000      	beq.n	fe68 <_isatty_r+0x1c>
    fe66:	602b      	str	r3, [r5, #0]
    fe68:	bd70      	pop	{r4, r5, r6, pc}
    fe6a:	46c0      	nop			; (mov r8, r8)
    fe6c:	2000378c 	.word	0x2000378c

0000fe70 <_lseek_r>:
    fe70:	b570      	push	{r4, r5, r6, lr}
    fe72:	0005      	movs	r5, r0
    fe74:	0008      	movs	r0, r1
    fe76:	0011      	movs	r1, r2
    fe78:	2200      	movs	r2, #0
    fe7a:	4c06      	ldr	r4, [pc, #24]	; (fe94 <_lseek_r+0x24>)
    fe7c:	6022      	str	r2, [r4, #0]
    fe7e:	001a      	movs	r2, r3
    fe80:	f7f5 fd08 	bl	5894 <_lseek>
    fe84:	1c43      	adds	r3, r0, #1
    fe86:	d103      	bne.n	fe90 <_lseek_r+0x20>
    fe88:	6823      	ldr	r3, [r4, #0]
    fe8a:	2b00      	cmp	r3, #0
    fe8c:	d000      	beq.n	fe90 <_lseek_r+0x20>
    fe8e:	602b      	str	r3, [r5, #0]
    fe90:	bd70      	pop	{r4, r5, r6, pc}
    fe92:	46c0      	nop			; (mov r8, r8)
    fe94:	2000378c 	.word	0x2000378c

0000fe98 <memchr>:
    fe98:	b2c9      	uxtb	r1, r1
    fe9a:	1882      	adds	r2, r0, r2
    fe9c:	4290      	cmp	r0, r2
    fe9e:	d101      	bne.n	fea4 <memchr+0xc>
    fea0:	2000      	movs	r0, #0
    fea2:	4770      	bx	lr
    fea4:	7803      	ldrb	r3, [r0, #0]
    fea6:	428b      	cmp	r3, r1
    fea8:	d0fb      	beq.n	fea2 <memchr+0xa>
    feaa:	3001      	adds	r0, #1
    feac:	e7f6      	b.n	fe9c <memchr+0x4>

0000feae <memmove>:
    feae:	b510      	push	{r4, lr}
    feb0:	4288      	cmp	r0, r1
    feb2:	d902      	bls.n	feba <memmove+0xc>
    feb4:	188b      	adds	r3, r1, r2
    feb6:	4298      	cmp	r0, r3
    feb8:	d308      	bcc.n	fecc <memmove+0x1e>
    feba:	2300      	movs	r3, #0
    febc:	429a      	cmp	r2, r3
    febe:	d007      	beq.n	fed0 <memmove+0x22>
    fec0:	5ccc      	ldrb	r4, [r1, r3]
    fec2:	54c4      	strb	r4, [r0, r3]
    fec4:	3301      	adds	r3, #1
    fec6:	e7f9      	b.n	febc <memmove+0xe>
    fec8:	5c8b      	ldrb	r3, [r1, r2]
    feca:	5483      	strb	r3, [r0, r2]
    fecc:	3a01      	subs	r2, #1
    fece:	d2fb      	bcs.n	fec8 <memmove+0x1a>
    fed0:	bd10      	pop	{r4, pc}

0000fed2 <__malloc_lock>:
    fed2:	4770      	bx	lr

0000fed4 <__malloc_unlock>:
    fed4:	4770      	bx	lr

0000fed6 <_realloc_r>:
    fed6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    fed8:	0007      	movs	r7, r0
    feda:	000d      	movs	r5, r1
    fedc:	0016      	movs	r6, r2
    fede:	2900      	cmp	r1, #0
    fee0:	d105      	bne.n	feee <_realloc_r+0x18>
    fee2:	0011      	movs	r1, r2
    fee4:	f7ff fa56 	bl	f394 <_malloc_r>
    fee8:	0004      	movs	r4, r0
    feea:	0020      	movs	r0, r4
    feec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    feee:	2a00      	cmp	r2, #0
    fef0:	d103      	bne.n	fefa <_realloc_r+0x24>
    fef2:	f7ff fa05 	bl	f300 <_free_r>
    fef6:	0034      	movs	r4, r6
    fef8:	e7f7      	b.n	feea <_realloc_r+0x14>
    fefa:	f000 f827 	bl	ff4c <_malloc_usable_size_r>
    fefe:	002c      	movs	r4, r5
    ff00:	4286      	cmp	r6, r0
    ff02:	d9f2      	bls.n	feea <_realloc_r+0x14>
    ff04:	0031      	movs	r1, r6
    ff06:	0038      	movs	r0, r7
    ff08:	f7ff fa44 	bl	f394 <_malloc_r>
    ff0c:	1e04      	subs	r4, r0, #0
    ff0e:	d0ec      	beq.n	feea <_realloc_r+0x14>
    ff10:	0029      	movs	r1, r5
    ff12:	0032      	movs	r2, r6
    ff14:	f7fe fd67 	bl	e9e6 <memcpy>
    ff18:	0029      	movs	r1, r5
    ff1a:	0038      	movs	r0, r7
    ff1c:	f7ff f9f0 	bl	f300 <_free_r>
    ff20:	e7e3      	b.n	feea <_realloc_r+0x14>
	...

0000ff24 <_read_r>:
    ff24:	b570      	push	{r4, r5, r6, lr}
    ff26:	0005      	movs	r5, r0
    ff28:	0008      	movs	r0, r1
    ff2a:	0011      	movs	r1, r2
    ff2c:	2200      	movs	r2, #0
    ff2e:	4c06      	ldr	r4, [pc, #24]	; (ff48 <_read_r+0x24>)
    ff30:	6022      	str	r2, [r4, #0]
    ff32:	001a      	movs	r2, r3
    ff34:	f7f5 fc48 	bl	57c8 <_read>
    ff38:	1c43      	adds	r3, r0, #1
    ff3a:	d103      	bne.n	ff44 <_read_r+0x20>
    ff3c:	6823      	ldr	r3, [r4, #0]
    ff3e:	2b00      	cmp	r3, #0
    ff40:	d000      	beq.n	ff44 <_read_r+0x20>
    ff42:	602b      	str	r3, [r5, #0]
    ff44:	bd70      	pop	{r4, r5, r6, pc}
    ff46:	46c0      	nop			; (mov r8, r8)
    ff48:	2000378c 	.word	0x2000378c

0000ff4c <_malloc_usable_size_r>:
    ff4c:	1f0b      	subs	r3, r1, #4
    ff4e:	681b      	ldr	r3, [r3, #0]
    ff50:	1f18      	subs	r0, r3, #4
    ff52:	2b00      	cmp	r3, #0
    ff54:	da01      	bge.n	ff5a <_malloc_usable_size_r+0xe>
    ff56:	580b      	ldr	r3, [r1, r0]
    ff58:	18c0      	adds	r0, r0, r3
    ff5a:	4770      	bx	lr

0000ff5c <__FUNCTION__.13159>:
    ff5c:	6d6e 625f 7375 695f 636f 6c74 0000 0000     nm_bus_ioctl....
    ff6c:	4128 5050 2829 5245 2952 255b 5d73 255b     (APP)(ERR)[%s][%
    ff7c:	5d64 0000 6e69 6176 696c 6564 6920 636f     d]..invalide ioc
    ff8c:	746c 6320 646d 0000 0de4 0000 0db4 0000     lt cmd..........
    ff9c:	0dac 0000 0dc4 0000 0dbc 0000 0ddc 0000     ................
    ffac:	0dcc 0000 0dd4 0000                         ........

0000ffb4 <__FUNCTION__.12254>:
    ffb4:	6968 5f66 6573 646e 0000 0000               hif_send....

0000ffc0 <__FUNCTION__.12264>:
    ffc0:	6968 5f66 7369 0072                         hif_isr.

0000ffc8 <__FUNCTION__.12270>:
    ffc8:	6968 5f66 6168 646e 656c 695f 7273 0000     hif_handle_isr..

0000ffd8 <__FUNCTION__.12282>:
    ffd8:	6968 5f66 6572 6563 7669 0065               hif_receive.

0000ffe4 <__FUNCTION__.12298>:
    ffe4:	6968 5f66 6572 6967 7473 7265 635f 0062     hif_register_cb.
    fff4:	6828 6669 2029 4957 4946 485f 534f 5f54     (hif) WIFI_HOST_
   10004:	4352 5f56 5443 4c52 315f 6220 7375 6620     RCV_CTRL_1 bus f
   10014:	6961 006c 6828 6669 2029 6461 7264 7365     ail.(hif) addres
   10024:	2073 7562 2073 6166 6c69 0000 6828 6669     s bus fail..(hif
   10034:	2029 6f43 7272 7075 6574 2064 6170 6b63     ) Corrupted pack
   10044:	7465 5320 7a69 2065 203d 7525 3c20 204c     et Size = %u <L 
   10054:	203d 7525 202c 2047 203d 7525 202c 504f     = %u, G = %u, OP
   10064:	3d20 2520 3230 3e58 000a 0000 4957 4946      = %02X>....WIFI
   10074:	6320 6c61 626c 6361 206b 7369 6e20 746f      callback is not
   10084:	7220 6765 7369 6574 6572 0064 6353 6b6f      registered.Scok
   10094:	7465 6320 6c61 626c 6361 206b 7369 6e20     et callback is n
   100a4:	746f 7220 6765 7369 6574 6572 0064 0000     ot registered...
   100b4:	744f 2061 6163 6c6c 6162 6b63 6920 2073     Ota callback is 
   100c4:	6f6e 2074 6572 6967 7473 7265 6465 0000     not registered..
   100d4:	7243 7079 6f74 6320 6c61 626c 6361 206b     Crypto callback 
   100e4:	7369 6e20 746f 7220 6765 7369 6574 6572     is not registere
   100f4:	0064 0000 6953 6d67 2061 6163 6c6c 6162     d...Sigma callba
   10104:	6b63 6920 2073 6f6e 2074 6572 6967 7473     ck is not regist
   10114:	7265 6465 0000 0000 6828 6669 2029 6e69     ered....(hif) in
   10124:	6176 696c 2064 7267 756f 2070 4449 0000     valid group ID..
   10134:	6828 6669 2029 6f68 7473 6120 7070 6420     (hif) host app d
   10144:	6469 276e 2074 6573 2074 5852 4420 6e6f     idn't set RX Don
   10154:	2065 253c 3e75 253c 3e58 000a 6828 6669     e <%u><%X>..(hif
   10164:	2029 7257 6e6f 2067 6953 657a 0000 0000     ) Wrong Size....
   10174:	6828 6669 2029 6146 736c 2065 6e69 6574     (hif) False inte
   10184:	7272 7075 2074 6c25 0078 0000 6828 6669     rrupt %lx...(hif
   10194:	2029 6146 6c69 7420 206f 6552 6461 6920     ) Fail to Read i
   101a4:	746e 7265 7572 7470 7220 6765 0000 0000     nterrupt reg....
   101b4:	4828 4649 2029 6146 6c69 7420 206f 6168     (HIF) Fail to ha
   101c4:	646e 656c 6920 746e 7265 7572 7470 2520     ndle interrupt %
   101d4:	2064 7274 2079 6741 6961 2e6e 0a2e 0000     d try Again.....
   101e4:	6820 6669 725f 6365 6965 6576 203a 6e49      hif_receive: In
   101f4:	6176 696c 2064 7261 7567 656d 746e 0000     valid argument..
   10204:	5041 2050 6552 7571 7365 6574 2064 6953     APP Requested Si
   10214:	657a 6920 2073 616c 6772 7265 7420 6168     ze is larger tha
   10224:	206e 6874 2065 6572 6963 6576 2064 7562     n the recived bu
   10234:	6666 7265 7320 7a69 2065 253c 3e75 253c     ffer size <%u><%
   10244:	756c 0a3e 0000 0000 5041 2050 6552 7571     lu>.....APP Requ
   10254:	7365 6574 2064 6441 7264 7365 2073 6562     ested Address be
   10264:	6f79 646e 7420 6568 7220 6365 7669 6465     yond the recived
   10274:	6220 6675 6566 2072 6461 7264 7365 2073      buffer address 
   10284:	6e61 2064 656c 676e 6874 0000 5247 2070     and length..GRp 
   10294:	203f 6425 000a 0000 4128 5050 2829 4e49     ? %d....(APP)(IN
   102a4:	4f46 0029 6c53 776f 6e69 2067 6f64 6e77     FO).Slowing down
   102b4:	2e2e 002e 4828 4649 4629 6961 206c 6f74     ....(HIF)Fail to
   102c4:	7720 6b61 7075 7420 6568 6320 6968 0070      wakup the chip.

000102d4 <__FUNCTION__.12233>:
   102d4:	326d 5f6d 6977 6966 635f 0062               m2m_wifi_cb.

000102e0 <__FUNCTION__.12262>:
   102e0:	326d 5f6d 6977 6966 695f 696e 0074 0000     m2m_wifi_init...

000102f0 <__FUNCTION__.12290>:
   102f0:	326d 5f6d 6977 6966 635f 6e6f 656e 7463     m2m_wifi_connect
   10300:	735f 0063 6f43 666e 696c 7463 6465 4920     _sc.Conflicted I
   10310:	2050 2022 7525 252e 2e75 7525 252e 2075     P " %u.%u.%u.%u 
   10320:	2022 000a 4552 2051 6f4e 2074 6564 6966     " ..REQ Not defi
   10330:	656e 2064 6425 000a 654b 2079 7369 6e20     ned %d..Key is n
   10340:	746f 7620 6c61 6469 0000 0000 6e49 6176     ot valid....Inva
   10350:	696c 2064 654b 0079 5353 4449 4c20 4e45     lid Key.SSID LEN
   10360:	4920 564e 4c41 4449 0000 0000 4843 4920      INVALID....CH I
   10370:	564e 4c41 4449 0000 6e49 6176 696c 2064     NVALID..Invalid 
   10380:	6557 2070 656b 2079 6e69 6564 2078 6425     Wep key index %d
   10390:	000a 0000 6e49 6176 696c 2064 6557 2070     ....Invalid Wep 
   103a0:	656b 2079 656c 676e 6874 2520 0a64 0000     key length %d...
   103b0:	6e49 6f63 7272 6365 2074 5350 204b 656b     Incorrect PSK ke
   103c0:	2079 656c 676e 6874 0000 0000 6e75 6564     y length....unde
   103d0:	6966 656e 2064 6573 2063 7974 6570 0000     fined sec type..
   103e0:	6946 6d72 6177 6572 7620 7265 2020 3a20     Firmware ver   :
   103f0:	2520 2e75 7525 252e 2075 7653 726e 7665      %u.%u.%u Svnrev
   10400:	2520 0a75 0000 0000 6946 6d72 6177 6572      %u.....Firmware
   10410:	4220 6975 646c 2520 2073 6954 656d 2520      Build %s Time %
   10420:	0a73 0000 6946 6d72 6177 6572 4d20 6e69     s...Firmware Min
   10430:	6420 6972 6576 2072 6576 2072 203a 7525      driver ver : %u
   10440:	252e 2e75 7525 000a 7244 7669 7265 7620     .%u.%u..Driver v
   10450:	7265 203a 7525 252e 2e75 7525 000a 0000     er: %u.%u.%u....
   10460:	3431 333a 3a37 3333 0000 0000 7041 2072     14:37:33....Apr 
   10470:	3932 3220 3130 0039 7244 7669 7265 6220     29 2019.Driver b
   10480:	6975 746c 6120 2074 7325 2509 0a73 0000     uilt at %s.%s...
   10490:	694d 6d73 7461 6863 4620 7269 616d 7277     Mismatch Firmawr
   104a0:	2065 6556 7372 6f69 006e 0000               e Version...

000104ac <__FUNCTION__.12096>:
   104ac:	6863 7069 775f 6b61 0065 0000               chip_wake...

000104b8 <__FUNCTION__.12145>:
   104b8:	6863 7069 645f 6965 696e 0074 6166 6c69     chip_deinit.fail
   104c8:	6465 7420 206f 6564 692d 696e 6974 6c61     ed to de-initial
   104d8:	7a69 0065 7542 2073 7265 6f72 2072 3528     ize.Bus error (5
   104e8:	2e29 6425 2520 786c 000a 0000 6146 6c69     ).%d %lx....Fail
   104f8:	6465 7420 206f 6177 756b 2070 6874 2065     ed to wakup the 
   10508:	6863 7069 0000 0000 7244 7669 7265 6556     chip....DriverVe
   10518:	4972 666e 3a6f 3020 2578 3830 786c 000a     rInfo: 0x%08lx..

00010528 <__FUNCTION__.12143>:
   10528:	6d6e 645f 7672 695f 696e 0074               nm_drv_init.

00010534 <__FUNCTION__.12150>:
   10534:	6d6e 645f 7672 645f 6965 696e 0074 0000     nm_drv_deinit...
   10544:	6e5b 696d 7320 6f74 5d70 203a 6863 7069     [nmi stop]: chip
   10554:	645f 6965 696e 2074 6166 6c69 0000 0000     _deinit fail....
   10564:	6e5b 696d 7320 6f74 5d70 203a 5053 2049     [nmi stop]: SPI 
   10574:	6c66 7361 2068 6964 6173 6c62 2065 6166     flash disable fa
   10584:	6c69 0000 6e5b 696d 7320 6f74 5d70 203a     il..[nmi stop]: 
   10594:	6166 6c69 6920 696e 2074 7562 0073 0000     fail init bus...
   105a4:	6166 6c69 6465 7420 206f 6e65 6261 656c     failed to enable
   105b4:	6920 746e 7265 7572 7470 2e73 002e 0000      interrupts.....
   105c4:	6e5b 696d 7320 6174 7472 3a5d 6620 6961     [nmi start]: fai
   105d4:	206c 6e69 7469 6220 7375 0000 6843 7069     l init bus..Chip
   105e4:	4920 2044 6c25 0a78 0000 0000 1dc8 0000      ID %lx.........
   105f4:	1dc8 0000 1df8 0000 1d7a 0000 1d9e 0000     ........z.......
   10604:	1dac 0000 1dde 0000 1dde 0000 1e26 0000     ............&...
   10614:	1d5e 0000 1e60 0000 1e60 0000 1e60 0000     ^...`...`...`...
   10624:	1e60 0000 1dba 0000 c9c3 cac4               `...........

00010630 <__FUNCTION__.11449>:
   10630:	7073 5f69 6d63 0064                         spi_cmd.

00010638 <__FUNCTION__.11456>:
   10638:	7073 5f69 6164 6174 725f 7073 0000 0000     spi_data_rsp....

00010648 <__FUNCTION__.11465>:
   10648:	7073 5f69 6d63 5f64 7372 0070               spi_cmd_rsp.

00010654 <__FUNCTION__.11481>:
   10654:	7073 5f69 6164 6174 725f 6165 0064 0000     spi_data_read...

00010664 <__FUNCTION__.11496>:
   10664:	7073 5f69 6164 6174 775f 6972 6574 0000     spi_data_write..

00010674 <__FUNCTION__.11508>:
   10674:	7073 5f69 7277 7469 5f65 6572 0067 0000     spi_write_reg...

00010684 <__FUNCTION__.11519>:
   10684:	6d6e 735f 6970 775f 6972 6574 0000 0000     nm_spi_write....

00010694 <__FUNCTION__.11531>:
   10694:	7073 5f69 6572 6461 725f 6765 0000 0000     spi_read_reg....

000106a4 <__FUNCTION__.11544>:
   106a4:	6d6e 735f 6970 725f 6165 0064               nm_spi_read.

000106b0 <__FUNCTION__.11565>:
   106b0:	6d6e 735f 6970 695f 696e 0074               nm_spi_init.

000106bc <crc7_syndrome_table>:
   106bc:	0900 1b12 2d24 3f36 4148 535a 656c 777e     ....$-6?HAZSle~w
   106cc:	1019 020b 343d 262f 5851 4a43 7c75 6e67     ....=4/&QXCJu|gn
   106dc:	3b32 2920 1f16 0d04 737a 6168 575e 454c     2; )....zsha^WLE
   106ec:	222b 3039 060f 141d 6a63 7871 4e47 5c55     +"90....cjqxGNU\
   106fc:	6d64 7f76 4940 5b52 252c 373e 0108 131a     dmv.@IR[,%>7....
   1070c:	747d 666f 5059 424b 3c35 2e27 1811 0a03     }tofYPKB5<'.....
   1071c:	5f56 4d44 7b72 6960 171e 050c 333a 2128     V_DMr{`i....:3(!
   1072c:	464f 545d 626b 7079 0e07 1c15 2a23 3831     OF]Tkbyp....#*18
   1073c:	4841 5a53 6c65 7e77 0009 121b 242d 363f     AHSZelw~....-$?6
   1074c:	5158 434a 757c 676e 1910 0b02 3d34 2f26     XQJC|ung....4=&/
   1075c:	7a73 6861 5e57 4c45 323b 2029 161f 040d     szahW^EL;2) ....
   1076c:	636a 7178 474e 555c 2b22 3930 0f06 1d14     jcxqNG\U"+09....
   1077c:	2c25 3e37 0801 1a13 646d 767f 4049 525b     %,7>....md.vI@[R
   1078c:	353c 272e 1118 030a 7d74 6f66 5950 4b42     <5.'....t}foPYBK
   1079c:	1e17 0c05 3a33 2821 565f 444d 727b 6069     ....3:!(_VMD{ri`
   107ac:	070e 151c 232a 3138 4f46 5d54 6b62 7970     ....*#81FOT]bkpy
   107bc:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
   107cc:	2064 6e69 6574 6e72 6c61 7220 6165 2064     d internal read 
   107dc:	7270 746f 636f 6c6f 7720 7469 2068 5243     protocol with CR
   107ec:	2043 6e6f 202c 6572 7974 6972 676e 7720     C on, retyring w
   107fc:	7469 2068 5243 2043 666f 2e66 2e2e 0000     ith CRC off.....
   1080c:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
   1081c:	2064 6e69 6574 6e72 6c61 7220 6165 2064     d internal read 
   1082c:	7270 746f 636f 6c6f 2e2e 002e 6e5b 696d     protocol....[nmi
   1083c:	7320 6970 3a5d 4620 6961 656c 2064 6e69      spi]: Failed in
   1084c:	6574 6e72 6c61 7720 6972 6574 7020 6f72     ternal write pro
   1085c:	6f74 6f63 206c 6572 2e67 2e2e 0000 0000     tocol reg.......
   1086c:	6e5b 696d 7320 6970 3a5d 4620 6961 206c     [nmi spi]: Fail 
   1087c:	6d63 2064 6572 6461 6320 6968 2070 6469     cmd read chip id
   1088c:	2e2e 002e 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
   1089c:	6961 656c 2064 6d63 2c64 7220 6165 2064     ailed cmd, read 
   108ac:	6c62 636f 206b 2528 3830 2978 2e2e 0a2e     block (%08x)....
   108bc:	0000 0000 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
   108cc:	6961 656c 2064 6d63 2064 6572 7073 6e6f     ailed cmd respon
   108dc:	6573 202c 6572 6461 6220 6f6c 6b63 2820     se, read block (
   108ec:	3025 7838 2e29 2e2e 000a 0000 6e5b 696d     %08x).......[nmi
   108fc:	7320 6970 3a5d 4620 6961 656c 2064 6c62      spi]: Failed bl
   1090c:	636f 206b 6164 6174 7220 6165 2e64 2e2e     ock data read...
   1091c:	0000 0000 6552 6573 2074 6e61 2064 6572     ....Reset and re
   1092c:	7274 2079 6425 2520 786c 2520 0a64 0000     try %d %lx %d...
   1093c:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
   1094c:	2064 6d63 2c64 7720 6972 6574 6220 6f6c     d cmd, write blo
   1095c:	6b63 2820 3025 7838 2e29 2e2e 000a 0000     ck (%08x).......
   1096c:	6e5b 696d 7320 6970 5d20 203a 6146 6c69     [nmi spi ]: Fail
   1097c:	6465 6320 646d 7220 7365 6f70 736e 2c65     ed cmd response,
   1098c:	7720 6972 6574 6220 6f6c 6b63 2820 3025      write block (%0
   1099c:	7838 2e29 2e2e 000a 6e5b 696d 7320 6970     8x).....[nmi spi
   109ac:	3a5d 4620 6961 656c 2064 6164 6174 6220     ]: Failed data b
   109bc:	6f6c 6b63 6320 646d 7720 6972 6574 202c     lock cmd write, 
   109cc:	7562 2073 7265 6f72 2e72 2e2e 0000 0000     bus error.......
   109dc:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
   109ec:	2064 6164 6174 6220 6f6c 6b63 7720 6972     d data block wri
   109fc:	6574 202c 7562 2073 7265 6f72 2e72 2e2e     te, bus error...
   10a0c:	0000 0000 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
   10a1c:	6961 656c 2064 6164 6174 6220 6f6c 6b63     ailed data block
   10a2c:	6320 6372 7720 6972 6574 202c 7562 2073      crc write, bus 
   10a3c:	7265 6f72 2e72 2e2e 0000 0000 6e5b 696d     error.......[nmi
   10a4c:	7320 6970 3a5d 4620 6961 656c 2064 7562      spi]: Failed bu
   10a5c:	2073 7265 6f72 2e72 2e2e 0000 6e5b 696d     s error.....[nmi
   10a6c:	7320 6970 3a5d 4620 6961 656c 2064 6164      spi]: Failed da
   10a7c:	6174 7220 7365 6f70 736e 2065 6572 6461     ta response read
   10a8c:	202c 7825 2520 2078 7825 000a 6e5b 696d     , %x %x %x..[nmi
   10a9c:	7320 6970 3a5d 4620 6961 656c 2064 6c62      spi]: Failed bl
   10aac:	636f 206b 6164 6174 7720 6972 6574 2e2e     ock data write..
   10abc:	002e 0000 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
   10acc:	6961 656c 2064 6d63 2064 7277 7469 2c65     ailed cmd write,
   10adc:	6220 7375 6520 7272 726f 2e2e 002e 0000      bus error......
   10aec:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
   10afc:	2064 6d63 2064 6572 7073 6e6f 6573 7220     d cmd response r
   10b0c:	6165 2c64 6220 7375 6520 7272 726f 2e2e     ead, bus error..
   10b1c:	002e 0000 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
   10b2c:	6961 656c 2064 6164 6174 7220 7365 6f70     ailed data respo
   10b3c:	736e 2065 6572 6461 202c 7562 2073 7265     nse read, bus er
   10b4c:	6f72 2e72 2e2e 0000 6e5b 696d 7320 6970     ror.....[nmi spi
   10b5c:	3a5d 4620 6961 656c 2064 6164 6174 7220     ]: Failed data r
   10b6c:	7365 6f70 736e 2065 6572 6461 2e2e 282e     esponse read...(
   10b7c:	3025 7832 0a29 0000 6e5b 696d 7320 6970     %02x)...[nmi spi
   10b8c:	3a5d 4620 6961 656c 2064 6164 6174 6220     ]: Failed data b
   10b9c:	6f6c 6b63 7220 6165 2c64 6220 7375 6520     lock read, bus e
   10bac:	7272 726f 2e2e 002e 6e5b 696d 7320 6970     rror....[nmi spi
   10bbc:	3a5d 4620 6961 656c 2064 6164 6174 6220     ]: Failed data b
   10bcc:	6f6c 6b63 6320 6372 7220 6165 2c64 6220     lock crc read, b
   10bdc:	7375 6520 7272 726f 2e2e 002e 6e5b 696d     us error....[nmi
   10bec:	7320 6970 3a5d 4620 6961 656c 2064 6d63      spi]: Failed cm
   10bfc:	2c64 7220 6165 2064 6572 2067 2528 3830     d, read reg (%08
   10c0c:	2978 2e2e 0a2e 0000 6e5b 696d 7320 6970     x)......[nmi spi
   10c1c:	3a5d 4620 6961 656c 2064 6d63 2064 6572     ]: Failed cmd re
   10c2c:	7073 6e6f 6573 202c 6572 6461 7220 6765     sponse, read reg
   10c3c:	2820 3025 7838 2e29 2e2e 000a 6e5b 696d      (%08x).....[nmi
   10c4c:	7320 6970 3a5d 4620 6961 656c 2064 6164      spi]: Failed da
   10c5c:	6174 7220 6165 2e64 2e2e 0000 6552 6573     ta read.....Rese
   10c6c:	2074 6e61 2064 6572 7274 2079 6425 2520     t and retry %d %
   10c7c:	786c 000a 6e5b 696d 7320 6970 3a5d 4620     lx..[nmi spi]: F
   10c8c:	6961 656c 2064 6d63 2c64 7720 6972 6574     ailed cmd, write
   10c9c:	7220 6765 2820 3025 7838 2e29 2e2e 000a      reg (%08x).....
   10cac:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
   10cbc:	2064 6d63 2064 6572 7073 6e6f 6573 202c     d cmd response, 
   10ccc:	7277 7469 2065 6572 2067 2528 3830 2978     write reg (%08x)
   10cdc:	2e2e 0a2e 0000 0000 6552 6573 2074 6e61     ........Reset an
   10cec:	2064 6572 7274 2079 6425 2520 786c 2520     d retry %d %lx %
   10cfc:	786c 000a 4528 5252 2952 7543 7272 6e65     lx..(ERRR)Curren
   10d0c:	2074 253c 3e64 000a 0800 4200 0c00 4200     t <%d>.....B...B
   10d1c:	1000 4200 1400 4200 1800 4200 1c00 4200     ...B...B...B...B
   10d2c:	4bae 0000 4baa 0000 4baa 0000 4c10 0000     .K...K...K...L..
   10d3c:	4c10 0000 4bc2 0000 4bb4 0000 4bc8 0000     .L...K...K...K..
   10d4c:	4bfe 0000 4d94 0000 4d74 0000 4d74 0000     .K...M..tM..tM..
   10d5c:	4e00 0000 4d86 0000 4da2 0000 4d78 0000     .N...M...M..xM..
   10d6c:	4db0 0000 4df0 0000 2c00 4200 3000 4200     .M...M...,.B.0.B
   10d7c:	3400 4200 009c 0000 66d4 0000 681e 0000     .4.B.....f...h..
   10d8c:	66ac 0000 6826 0000 66b4 0000 66bc 0000     .f..&h...f...f..
   10d9c:	66c4 0000 66cc 0000                         .f...f..

00010da4 <tc_interrupt_vectors.11908>:
   10da4:	1312 0014 7d28 0000 7d40 0000 7d5c 0000     ....(}..@}..\}..
   10db4:	7d8c 0000 7dce 0000                         .}...}..

00010dbc <gLcdRunPic>:
   10dbc:	0000 0000 2040 1111 0509 0103 0001 0000     ....@ ..........
	...
   10dd8:	0000 0101 0000 0000 0000 0000 0000 0000     ................
   10de8:	0100 0001 0000 0000 0000 0000 0000 0000     ................
	...
   10e54:	0101 0503 0804 0010 0000 0000 e200 11f3     ................
   10e64:	1111 8e9f 8000 7f7e 0b11 7f7f 0102 7f7f     ......~.........
   10e74:	4060 3f7f 0000 ffff 4060 3f7f 0000 7b32     `@.?....`@.?..2{
   10e84:	6f49 0026 fe40 41ff 0000 0000 0000 0000     Io&.@..A........
	...
   10ec4:	0000 ff00 8181 8181 8181 00ff 2100 3623     .............!#6
   10ed4:	fc7e 367e 2123 0000 3c18 ff7e 7eff 183c     ~.~6#!...<~..~<.
   10ee4:	0000 663c 81c3 c381 3c66 0804 663c d9c3     ..<f....f<..<f..
   10ef4:	a3f9 3ce6 0000 0000 3030 3030 3030 3030     ...<....00000000
   10f04:	3030 3030 3030 3030 3030 3030 3030 b0b0     00000000000000..
   10f14:	3070 3830 3438 3132 3030 3030 3030 3030     p008842100000000
   10f24:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
   10f34:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
   10f44:	3030 3030 3030 3000 3030 3030 3030 3030     000000.000000000
   10f54:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
   10f64:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
   10f74:	3030 3030 3030 3030 3030 3030 3130 3432     0000000000000124
   10f84:	3838 3030 7070 30b0 3030 3030 3030 3030     8800pp.000000000
   10f94:	3030 3030 3030 3030 0000 0000 0000 0000     00000000........
	...
   10fbc:	4080 2040 0810 0404 0102 0000 0000 0000     .@@ ............
	...
   11014:	0000 0100 0402 0808 2010 8040 0080 0000     ......... @.....
	...
   11064:	0000 4080 2040 0810 0204 0102 0000 0000     ...@@ ..........
	...
   11088:	0000 0100 0101 0101 0101 0101 0001 0000     ................
   11098:	0000 0100 0101 0000 0000 0000 0101 0001     ................
   110a8:	0000 0100 0101 0402 0808 2010 8141 0081     ........... A...
	...
   11110:	4080 2020 0810 0204 0102 0000 0000 0000     .@  ............
	...
   11128:	0000 ff00 ffff 8383 8383 c783 feff 007c     ..............|.
   11138:	0000 ff00 ffff 0000 0000 0100 ffff 08ff     ................
   11148:	2010 ff40 ffff 7cf8 071f 0001 ffff 00ff     . @....|........
	...
   111b8:	0000 4080 1020 0810 0204 0101 0000 0000     ...@ ...........
   111c8:	0000 fc00 fcfc 0000 8000 e0c0 3c78 041c     ............x<..
   111d8:	0101 e402 f8f8 2c1c 8c4c 1c8c f8f8 00e0     .......,L.......
   111e8:	0000 fc00 fcfc 0000 c000 f8f0 fcfc 00fc     ................
	...
   11264:	4080 1020 0810 0200 0101 0101 0402 1008     .@ .............
   11274:	2010 8040 0000 0000 0000 0000 0000 0000     . @.............
	...
   11304:	0101 0402 1008 2000 8000 0080 1020 0808     ....... .... ...
   11314:	0204 0001 0000 0000 0000 0000 0000 0000     ................
	...
   11338:	0000 0100 0101 0001 0000 0000 0000 0100     ................
   11348:	0101 0001 0000 0000 0000 0000 0101 0000     ................
	...
   11398:	0000 0101 0402 1008 2010 8040 0000 0000     ......... @.....
	...
   113b4:	0000 8000 4080 1020 0808 0204 6001 1f7e     .....@ ......`~.
   113c4:	7e1f 0060 3e00 497f 7b49 003a 7f00 607f     .~`..>.II{:....`
   113d4:	0040 0000 0000 fffe 0101 feff 0000 0101     @...............
   113e4:	0000 fffe 0101 feff 0000 0101 0000 c040     ..............@.
   113f4:	ffff 0000 0000 0000 0101 0101 0101 0101     ................
   11404:	0101 0101 0101 0101 0101 0101 0101 0101     ................
   11414:	0101 0101 0101 0101 0101 0101 0101 0101     ................
   11424:	0101 0101 0101 0101 0101 0101 0301 0503     ................
   11434:	1109 2121 8141 0101 0101 0101 0101 0101     ..!!A...........
   11444:	0101 0101 0101 0100 0101 0101 0101 0101     ................
   11454:	0101 0101 0101 0101 0101 0101 8101 4141     ..............AA
   11464:	1121 0509 0305 0101 0101 0101 0101 0101     !...............
   11474:	0101 0101 0101 0101 0101 0101 0101 0101     ................
   11484:	0101 0101 0101 0101 0101 0101 0101 0101     ................
   11494:	0101 0101 0101 0101 0000 0000 0000 0000     ................
	...
   114c4:	0000 0201 0402 1008 2020 8040 0000 0000     ........  @.....
	...
   11508:	0000 8000 4040 1020 0408 0202 0001 0000     ....@@ .........
	...
   1155c:	0201 0402 1008 2020 8040 0000 0000 0000     ......  @.......
	...
   115b4:	8000 2040 1020 0408 0202 0001 0000 0000     ..@  ...........
	...
   115f0:	0000 0201 0402 1008 2020 8040 0000 0000     ........  @.....
	...
   1165c:	0000 8000 2040 1010 0408 0102 0001 0000     ....@ ..........
	...
   11688:	0201 0404 1008 4020 8040 0000 0000 0000     ...... @@.......
	...
   11708:	8000 2040 1010 0408 0102 0000 0000 0000     ..@ ............
   11718:	0000 0000 0000 0200 0404 1008 4020 8040     ............ @@.
	...
   117b0:	0000 8080 2040 0810 0408 0000               ....@ ......

000117bc <gLcdStopPic>:
   117bc:	2040 1010 0408 0103 0101 0001 0000 0000     @ ..............
	...
   117d8:	0000 0101 0000 0000 0000 0000 0000 0000     ................
   117e8:	0100 0001 0000 0000 0000 0000 0000 0000     ................
	...
   11850:	0101 0402 1109 2111 0040 0000 0000 0000     .......!@.......
   11860:	e200 11f3 9111 aedf 1020 7f7e 0303 7f7f     ........ .~.....
   11870:	0000 7f7f 4060 3f7f 0000 ffff 4060 3f7f     ....`@.?....`@.?
   11880:	0000 7b32 6f49 0026 fe40 41ff 0000 0000     ..2{Io&.@..A....
	...
   118c4:	0000 ff00 8181 8181 8181 00ff 2100 3623     .............!#6
   118d4:	fc7e 367e 2123 0000 3c18 ff7e 7eff 183c     ~.~6#!...<~..~<.
   118e4:	0000 663d 85c3 d389 3c66 8040 663c 99c3     ..=f....f<@.<f..
   118f4:	a3f9 3ce6 0000 0000 3030 3030 3030 3030     ...<....00000000
   11904:	3030 3030 3030 3030 3030 b030 3070 3030     00000000000.p000
   11914:	3438 3234 3031 3030 3030 3030 3030 3030     8442100000000000
   11924:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
   11934:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
   11944:	3030 3030 0030 3030 3030 3030 3030 3030     00000.0000000000
   11954:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
   11964:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
   11974:	3030 3030 3030 3030 3231 3434 3038 3030     0000000012448000
   11984:	b070 3030 3030 3030 3030 3030 3030 3030     p.00000000000000
   11994:	3030 3030 3030 3030 0000 0000 0000 0000     00000000........
	...
   119b8:	8000 4040 1020 0408 0204 0001 0000 0000     ..@@ ...........
	...
   11a10:	0000 0201 0404 1008 4020 8040 0000 0000     ........ @@.....
	...
   11a4c:	0000 6000 7870 1e3c 070f 0103 0000 0000     ...`px<.........
   11a5c:	0000 0000 0000 8000 4080 1020 0908 0707     .........@ .....
   11a6c:	1e0f 783c 6070 0000 0000 0000 0000 0000     ..<xp`..........
	...
   11aa8:	0201 0804 1008 4020 8040 0000 0000 0000     ...... @@.......
	...
   11af4:	8000 e0c0 78f0 1e3c 070f 0103 0100 0703     .....x<.........
   11b04:	1e0f 783c e0f0 80c0 8000 4080 1020 0808     ..<x.......@ ...
   11b14:	0204 0101 0000 0000 0f00 1f1f 3039 3030     ............9000
   11b24:	3830 1e1e 0006 3030 3030 3f30 3f3f 3030     08....00000???00
   11b34:	3030 0030 0300 1f0f 381c 3231 3834 3838     000......8124888
   11b44:	5f3c 838f 0000 3f00 3f3f 3030 3030 3830     <_.....???000008
   11b54:	1f3f 000f 0000 0000 0000 0000 0000 0000     ?...............
	...
   11b98:	0000 0301 8f07 fcde f8f8 9efc 070f 0103     ................
	...
   11bb8:	4080 1020 0e1c 838f c1c3 e1c1 63e1 3f7f     .@ ..........c.?
   11bc8:	001e 0000 0000 ff00 ffff 0100 0201 0804     ................
   11bd8:	f810 fffe 8387 0101 0101 0301 ff07 f8fe     ................
   11be8:	0000 ff00 ffff 6060 6060 e060 c0e0 0080     ......`````.....
	...
   11c30:	0000 0301 0f07 3c1e f078 c0e0 0080 0000     .......<x.......
   11c40:	0000 0000 8000 e0c0 78f0 1e3c 070f 0103     .........x<.....
	...
   11c5c:	0000 8000 8080 c080 a0a0 0810 0004 0302     ................
   11c6c:	0804 9010 c0a0 0080 0000 0000 0000 0000     ................
   11c7c:	8000 8080 8080 8080 0000 0000 0000 8000     ................
   11c8c:	8080 0000 0000 0000 0000 0000 0000 0000     ................
	...
   11cd0:	c000 c0c0 0080 0000 0000 0000 0000 0000     ................
	...
   11cec:	8000 c0c0 00c0 0000 0000 0000 0000 0000     ................
   11cfc:	0000 0100 0202 0804 0010 4000 0080 0000     ...........@....
   11d0c:	4080 0000 0810 0404 0102 0000 0000 0000     .@..............
	...
   11d38:	0000 0100 0101 0001 0000 0000 0000 0100     ................
   11d48:	0101 0001 0000 0000 0000 0000 0101 0000     ................
	...
   11d94:	0100 0402 0804 2010 4020 0080 0000 0000     .......  @......
	...
   11db4:	0000 4080 2040 0810 0404 0102 6000 1f7e     ...@@ .......`~.
   11dc4:	7e1f 0060 3e00 497f 7b49 003a 7f00 607f     .~`..>.II{:....`
   11dd4:	0040 0000 0000 fffe 0101 feff 0000 0101     @...............
   11de4:	0000 fffe 0101 feff 0000 0101 0000 c040     ..............@.
   11df4:	ffff 0000 0000 0000 0101 0101 0101 0101     ................
   11e04:	0101 0101 0101 0101 0101 0101 0101 0101     ................
   11e14:	0101 0101 0101 0101 0101 0101 0101 0101     ................
   11e24:	0101 0101 0101 0101 0503 0905 2111 4141     .............!AA
   11e34:	0181 0101 0101 0101 0101 0101 0101 0101     ................
   11e44:	0101 0101 0001 0101 0101 0101 0101 0101     ................
   11e54:	0101 0101 0101 0101 0101 0101 8181 2141     ..............A!
   11e64:	0911 0509 0103 0101 0101 0101 0101 0101     ................
   11e74:	0101 0101 0101 0101 0101 0101 0101 0101     ................
   11e84:	0101 0101 0101 0101 0101 0101 0101 0101     ................
   11e94:	0101 0101 0101 0101 0000 0000 0000 0000     ................
	...
   11ec0:	0100 0402 0808 2010 4040 0080 0000 0000     ....... @@......
	...
   11f08:	0000 8080 2040 0810 0408 0102 0001 0000     ....@ ..........
	...
   11f54:	0000 0101 0402 0808 2010 8040 0080 0000     ......... @.....
	...
   11fb4:	8000 2040 1010 0408 0102 0001 0000 0000     ..@ ............
	...
   11fec:	0101 0402 1008 2010 8040 0000 0000 0000     ....... @.......
	...
   1205c:	0000 8000 2040 1020 0408 0202 0001 0000     ....@  .........
	...
   12080:	0000 0201 0402 1008 2010 8040 0000 0000     ......... @.....
	...
   12108:	8000 2040 1020 0408 0204 0001 0000 0000     ..@  ...........
   12118:	0000 0000 1000 2020 8040 0000 0000 0000     ......  @.......
	...
   121b0:	0000 8000 4040 0020 0000 0000 83c6 0000     ....@@ .........
   121c0:	8310 0000 833a 0000 83c6 0000 8366 0000     ....:.......f...
   121d0:	83ac 0000 83da 0000 83c8 0000 6973 326f     ............sio2
   121e0:	6f68 7473 695f 696e 2074 6b4f 0000 0000     host_init Ok....
   121f0:	3231 3433 3635 3837 0000 0000 7573 686e     12345678....sunh
   12200:	7473 325f 342e 4847 007a 0000 4150 204e     st_2.4GHz...PAN 
   12210:	6f43 726f 6964 616e 6f74 0072 302d 2578     Coordinator.-0x%
   12220:	3430 0058 d8d0 0000 d8b2 0000 d86c 0000     04X.........l...
   12230:	d78a 0000 d86c 0000 d8a4 0000 d86c 0000     ....l.......l...
   12240:	d78a 0000 d8b2 0000 d8b2 0000 d8a4 0000     ................
   12250:	d78a 0000 d782 0000 d782 0000 d782 0000     ................
   12260:	dae8 0000 df30 0000 ddf0 0000 ddf0 0000     ....0...........
   12270:	ddec 0000 df08 0000 df08 0000 defa 0000     ................
   12280:	ddec 0000 df08 0000 defa 0000 df08 0000     ................
   12290:	ddec 0000 df10 0000 df10 0000 df10 0000     ................
   122a0:	e114 0000                                   ....

000122a4 <_global_impure_ptr>:
   122a4:	0158 2000                                   X.. 

000122a8 <__sf_fake_stderr>:
	...

000122c8 <__sf_fake_stdin>:
	...

000122e8 <__sf_fake_stdout>:
	...
   12308:	2d23 2b30 0020 6c68 004c 6665 4567 4746     #-0+ .hlL.efgEFG
   12318:	3000 3231 3433 3635 3837 4139 4342 4544     .0123456789ABCDE
   12328:	0046 3130 3332 3534 3736 3938 6261 6463     F.0123456789abcd
   12338:	6665 0000                                   ef..

0001233c <_init>:
   1233c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1233e:	46c0      	nop			; (mov r8, r8)
   12340:	bcf8      	pop	{r3, r4, r5, r6, r7}
   12342:	bc08      	pop	{r3}
   12344:	469e      	mov	lr, r3
   12346:	4770      	bx	lr

00012348 <__init_array_start>:
   12348:	000000dd 	.word	0x000000dd

0001234c <_fini>:
   1234c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1234e:	46c0      	nop			; (mov r8, r8)
   12350:	bcf8      	pop	{r3, r4, r5, r6, r7}
   12352:	bc08      	pop	{r3}
   12354:	469e      	mov	lr, r3
   12356:	4770      	bx	lr

00012358 <__fini_array_start>:
   12358:	000000b5 	.word	0x000000b5
