/* Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EP4CE10) Path("D:/Dropbox/Develop/Projects/WOLF-Lite/FPGA/output_files/") File("WOLF-LITE.jic") MfrSpec(OpMask(1) SEC_Device(EPCS16) Child_OpMask(1 7));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
