{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697581309664 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697581309665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 17 16:21:49 2023 " "Processing started: Tue Oct 17 16:21:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697581309665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697581309665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off buscaminas -c buscaminas " "Command: quartus_map --read_settings_files=on --write_settings_files=off buscaminas -c buscaminas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697581309666 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697581310659 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697581310660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697581317234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697581317234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vgaController.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/vgaController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697581317235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697581317235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videogen.sv 1 1 " "Found 1 design units, including 1 entities, in source file videogen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoGen " "Found entity 1: videoGen" {  } { { "videoGen.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697581317236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697581317236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rectgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file rectgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rectgen " "Found entity 1: rectgen" {  } { { "rectgen.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/rectgen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697581317237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697581317237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/pll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697581317238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697581317238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_vga " "Found entity 1: tb_vga" {  } { { "tb_vga.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/tb_vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697581317239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697581317239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697581317240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697581317240 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "test_matrix.sv(28) " "Verilog HDL information at test_matrix.sv(28): always construct contains both blocking and non-blocking assignments" {  } { { "test_matrix.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/test_matrix.sv" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1697581317241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_matrix.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_matrix.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_matrix " "Found entity 1: test_matrix" {  } { { "test_matrix.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/test_matrix.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697581317241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697581317241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_4bit_7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder_4bit_7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_4bit_7seg " "Found entity 1: decoder_4bit_7seg" {  } { { "decoder_4bit_7seg.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/decoder_4bit_7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697581317242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697581317242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topbuscaminas.sv 1 1 " "Found 1 design units, including 1 entities, in source file topbuscaminas.sv" { { "Info" "ISGN_ENTITY_NAME" "1 topBuscaminas " "Found entity 1: topBuscaminas" {  } { { "topBuscaminas.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/topBuscaminas.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697581317243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697581317243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_4bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador_4bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador_4bits " "Found entity 1: contador_4bits" {  } { { "contador_4bits.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/contador_4bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697581317244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697581317244 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_MAX counter_max debouncer.sv(14) " "Verilog HDL Declaration information at debouncer.sv(14): object \"COUNTER_MAX\" differs only in case from object \"counter_max\" in the same scope" {  } { { "debouncer.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/debouncer.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697581317245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/debouncer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697581317245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697581317245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_bomb_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file random_bomb_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random_bomb_generator " "Found entity 1: random_bomb_generator" {  } { { "random_bomb_generator.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/random_bomb_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697581317246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697581317246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/clk_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/clk_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "output_files/clk_divider.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/output_files/clk_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697581317247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697581317247 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topBuscaminas " "Elaborating entity \"topBuscaminas\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697581317278 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 topBuscaminas.sv(38) " "Verilog HDL assignment warning at topBuscaminas.sv(38): truncated value with size 32 to match size of target (4)" {  } { { "topBuscaminas.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/topBuscaminas.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697581317280 "|topBuscaminas"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697581317280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_bomb_generator random_bomb_generator:rand_gen " "Elaborating entity \"random_bomb_generator\" for hierarchy \"random_bomb_generator:rand_gen\"" {  } { { "topBuscaminas.sv" "rand_gen" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/topBuscaminas.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697581317280 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 random_bomb_generator.sv(17) " "Verilog HDL assignment warning at random_bomb_generator.sv(17): truncated value with size 32 to match size of target (16)" {  } { { "random_bomb_generator.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/random_bomb_generator.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697581317281 "|topBuscaminas|random_bomb_generator:rand_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_matrix test_matrix:my_board " "Elaborating entity \"test_matrix\" for hierarchy \"test_matrix:my_board\"" {  } { { "topBuscaminas.sv" "my_board" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/topBuscaminas.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697581317281 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prev_selected_x test_matrix.sv(23) " "Verilog HDL or VHDL warning at test_matrix.sv(23): object \"prev_selected_x\" assigned a value but never read" {  } { { "test_matrix.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/test_matrix.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697581317283 "|topBuscaminas|test_matrix:my_board"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prev_selected_y test_matrix.sv(24) " "Verilog HDL or VHDL warning at test_matrix.sv(24): object \"prev_selected_y\" assigned a value but never read" {  } { { "test_matrix.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/test_matrix.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697581317283 "|topBuscaminas|test_matrix:my_board"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697581317343 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "real_state " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"real_state\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697581317343 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697581317343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:controladorVGA " "Elaborating entity \"vga\" for hierarchy \"vga:controladorVGA\"" {  } { { "topBuscaminas.sv" "controladorVGA" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/topBuscaminas.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697581317361 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697581317363 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697581317363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll vga:controladorVGA\|pll:vgapll " "Elaborating entity \"pll\" for hierarchy \"vga:controladorVGA\|pll:vgapll\"" {  } { { "vga.sv" "vgapll" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697581317363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vga:controladorVGA\|vgaController:vgaCont " "Elaborating entity \"vgaController\" for hierarchy \"vga:controladorVGA\|vgaController:vgaCont\"" {  } { { "vga.sv" "vgaCont" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697581317364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGen vga:controladorVGA\|videoGen:videoGen " "Elaborating entity \"videoGen\" for hierarchy \"vga:controladorVGA\|videoGen:videoGen\"" {  } { { "vga.sv" "videoGen" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697581317365 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 videoGen.sv(38) " "Verilog HDL assignment warning at videoGen.sv(38): truncated value with size 32 to match size of target (10)" {  } { { "videoGen.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697581317368 "|topBuscaminas|vga:controladorVGA|videoGen:videoGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 videoGen.sv(39) " "Verilog HDL assignment warning at videoGen.sv(39): truncated value with size 32 to match size of target (10)" {  } { { "videoGen.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697581317368 "|topBuscaminas|vga:controladorVGA|videoGen:videoGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 videoGen.sv(42) " "Verilog HDL assignment warning at videoGen.sv(42): truncated value with size 32 to match size of target (10)" {  } { { "videoGen.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697581317368 "|topBuscaminas|vga:controladorVGA|videoGen:videoGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 videoGen.sv(43) " "Verilog HDL assignment warning at videoGen.sv(43): truncated value with size 32 to match size of target (10)" {  } { { "videoGen.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697581317368 "|topBuscaminas|vga:controladorVGA|videoGen:videoGen"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "videoGen.sv(147) " "Verilog HDL Case Statement warning at videoGen.sv(147): incomplete case statement has no default case item" {  } { { "videoGen.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 147 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1697581317369 "|topBuscaminas|vga:controladorVGA|videoGen:videoGen"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697581317369 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697581317369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rectgen vga:controladorVGA\|videoGen:videoGen\|rectgen:rectBG1 " "Elaborating entity \"rectgen\" for hierarchy \"vga:controladorVGA\|videoGen:videoGen\|rectgen:rectBG1\"" {  } { { "videoGen.sv" "rectBG1" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697581317369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder vga:controladorVGA\|videoGen:videoGen\|decoder:deco " "Elaborating entity \"decoder\" for hierarchy \"vga:controladorVGA\|videoGen:videoGen\|decoder:deco\"" {  } { { "videoGen.sv" "deco" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697581317371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_4bit_7seg decoder_4bit_7seg:bombDis " "Elaborating entity \"decoder_4bit_7seg\" for hierarchy \"decoder_4bit_7seg:bombDis\"" {  } { { "topBuscaminas.sv" "bombDis" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/topBuscaminas.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697581317372 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:controladorVGA\|videoGen:videoGen\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:controladorVGA\|videoGen:videoGen\|Div1\"" {  } { { "videoGen.sv" "Div1" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1697581317907 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:controladorVGA\|videoGen:videoGen\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:controladorVGA\|videoGen:videoGen\|Div0\"" {  } { { "videoGen.sv" "Div0" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1697581317907 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:controladorVGA\|videoGen:videoGen\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:controladorVGA\|videoGen:videoGen\|Mod0\"" {  } { { "videoGen.sv" "Mod0" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 142 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1697581317907 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:controladorVGA\|videoGen:videoGen\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:controladorVGA\|videoGen:videoGen\|Mod1\"" {  } { { "videoGen.sv" "Mod1" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 142 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1697581317907 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1697581317907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:controladorVGA\|videoGen:videoGen\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"vga:controladorVGA\|videoGen:videoGen\|lpm_divide:Div1\"" {  } { { "videoGen.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697581317949 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:controladorVGA\|videoGen:videoGen\|lpm_divide:Div1 " "Instantiated megafunction \"vga:controladorVGA\|videoGen:videoGen\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697581317949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697581317949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697581317949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697581317949 ""}  } { { "videoGen.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697581317949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gbm " "Found entity 1: lpm_divide_gbm" {  } { { "db/lpm_divide_gbm.tdf" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/db/lpm_divide_gbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697581317983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697581317983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/db/sign_div_unsign_mlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697581317991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697581317991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/db/alt_u_div_ive.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697581318002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697581318002 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:controladorVGA\|videoGen:videoGen\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga:controladorVGA\|videoGen:videoGen\|lpm_divide:Div0\"" {  } { { "videoGen.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697581318009 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:controladorVGA\|videoGen:videoGen\|lpm_divide:Div0 " "Instantiated megafunction \"vga:controladorVGA\|videoGen:videoGen\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697581318009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697581318009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697581318009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697581318009 ""}  } { { "videoGen.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697581318009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kbm " "Found entity 1: lpm_divide_kbm" {  } { { "db/lpm_divide_kbm.tdf" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/db/lpm_divide_kbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697581318042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697581318042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697581318051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697581318051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/db/alt_u_div_qve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697581318075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697581318075 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:controladorVGA\|videoGen:videoGen\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"vga:controladorVGA\|videoGen:videoGen\|lpm_divide:Mod0\"" {  } { { "videoGen.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 142 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697581318086 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:controladorVGA\|videoGen:videoGen\|lpm_divide:Mod0 " "Instantiated megafunction \"vga:controladorVGA\|videoGen:videoGen\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697581318086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697581318086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697581318086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697581318086 ""}  } { { "videoGen.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 142 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697581318086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_n3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_n3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_n3m " "Found entity 1: lpm_divide_n3m" {  } { { "db/lpm_divide_n3m.tdf" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/db/lpm_divide_n3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697581318119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697581318119 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:controladorVGA\|videoGen:videoGen\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"vga:controladorVGA\|videoGen:videoGen\|lpm_divide:Mod1\"" {  } { { "videoGen.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 142 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697581318125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:controladorVGA\|videoGen:videoGen\|lpm_divide:Mod1 " "Instantiated megafunction \"vga:controladorVGA\|videoGen:videoGen\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697581318125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697581318125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697581318125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697581318125 ""}  } { { "videoGen.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 142 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697581318125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j3m " "Found entity 1: lpm_divide_j3m" {  } { { "db/lpm_divide_j3m.tdf" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/db/lpm_divide_j3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697581318160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697581318160 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697581318745 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1697581319213 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/output_files/buscaminas.map.smsg " "Generated suppressed messages file D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/output_files/buscaminas.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697581319256 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697581319359 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697581319359 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1286 " "Implemented 1286 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697581319575 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697581319575 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1231 " "Implemented 1231 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697581319575 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1697581319575 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697581319575 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697581319602 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 17 16:21:59 2023 " "Processing ended: Tue Oct 17 16:21:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697581319602 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697581319602 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697581319602 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697581319602 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1697581320666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697581320666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 17 16:22:00 2023 " "Processing started: Tue Oct 17 16:22:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697581320666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1697581320666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off buscaminas -c buscaminas " "Command: quartus_fit --read_settings_files=off --write_settings_files=off buscaminas -c buscaminas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1697581320666 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1697581320730 ""}
{ "Info" "0" "" "Project  = buscaminas" {  } {  } 0 0 "Project  = buscaminas" 0 0 "Fitter" 0 0 1697581320731 ""}
{ "Info" "0" "" "Revision = buscaminas" {  } {  } 0 0 "Revision = buscaminas" 0 0 "Fitter" 0 0 1697581320731 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1697581320863 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1697581320864 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "buscaminas 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"buscaminas\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1697581320874 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1697581320906 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1697581320906 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1697581321235 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1697581321251 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1697581321331 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1697581329917 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "6 s (6 global) " "Automatically promoted 6 clocks (6 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 326 global CLKCTRL_G6 " "clk~inputCLKENA0 with 326 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1697581330094 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "reset~inputCLKENA0 343 global CLKCTRL_G9 " "reset~inputCLKENA0 with 343 fanout uses global clock CLKCTRL_G9" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1697581330094 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1697581330094 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "seleccionarBtn_raw~inputCLKENA0 7 global CLKCTRL_G5 " "seleccionarBtn_raw~inputCLKENA0 with 7 fanout uses global clock CLKCTRL_G5" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1697581330094 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1697581330094 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "marcarBtn_raw~inputCLKENA0 4 global CLKCTRL_G7 " "marcarBtn_raw~inputCLKENA0 with 4 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1697581330094 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1697581330094 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "derechaBtn_raw~inputCLKENA0 3 global CLKCTRL_G4 " "derechaBtn_raw~inputCLKENA0 with 3 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1697581330094 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "izquierdaBtn_raw~inputCLKENA0 3 global CLKCTRL_G1 " "izquierdaBtn_raw~inputCLKENA0 with 3 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1697581330094 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1697581330094 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "3 " "3 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver reset~inputCLKENA0 CLKCTRL_G9 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver reset~inputCLKENA0, placed at CLKCTRL_G9" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad reset PIN_AB12 " "Refclk input I/O pad reset is placed onto PIN_AB12" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1697581330095 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1697581330095 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver marcarBtn_raw~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver marcarBtn_raw~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad marcarBtn_raw PIN_AA15 " "Refclk input I/O pad marcarBtn_raw is placed onto PIN_AA15" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1697581330095 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1697581330095 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver seleccionarBtn_raw~inputCLKENA0 CLKCTRL_G5 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver seleccionarBtn_raw~inputCLKENA0, placed at CLKCTRL_G5" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad seleccionarBtn_raw PIN_AA14 " "Refclk input I/O pad seleccionarBtn_raw is placed onto PIN_AA14" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1697581330095 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1697581330095 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1697581330095 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697581330095 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1697581330106 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1697581330107 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1697581330109 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1697581330110 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1697581330110 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1697581330111 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "buscaminas.sdc " "Synopsys Design Constraints File file not found: 'buscaminas.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1697581330647 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1697581330647 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1697581330656 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1697581330657 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1697581330657 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1697581330671 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1697581330672 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1697581330672 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697581330747 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1697581334657 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1697581334932 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:13 " "Fitter placement preparation operations ending: elapsed time is 00:01:13" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697581407508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1697581456972 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1697581459072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697581459072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1697581460191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X22_Y70 X32_Y81 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81" {  } { { "loc" "" { Generic "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81"} { { 12 { 0 ""} 22 70 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1697581464254 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1697581464254 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1697581467650 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1697581467650 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697581467653 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.84 " "Total time spent on timing analysis during the Fitter is 1.84 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1697581470258 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1697581470291 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1697581470882 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1697581470883 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1697581471449 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697581474675 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/output_files/buscaminas.fit.smsg " "Generated suppressed messages file D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/output_files/buscaminas.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1697581475041 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6700 " "Peak virtual memory: 6700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697581475632 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 17 16:24:35 2023 " "Processing ended: Tue Oct 17 16:24:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697581475632 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:35 " "Elapsed time: 00:02:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697581475632 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:50 " "Total CPU time (on all processors): 00:04:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697581475632 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1697581475632 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1697581476727 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697581476728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 17 16:24:36 2023 " "Processing started: Tue Oct 17 16:24:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697581476728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1697581476728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off buscaminas -c buscaminas " "Command: quartus_asm --read_settings_files=off --write_settings_files=off buscaminas -c buscaminas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1697581476728 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1697581477406 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1697581481662 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4892 " "Peak virtual memory: 4892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697581482011 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 17 16:24:42 2023 " "Processing ended: Tue Oct 17 16:24:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697581482011 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697581482011 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697581482011 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1697581482011 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1697581482672 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1697581483103 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697581483103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 17 16:24:42 2023 " "Processing started: Tue Oct 17 16:24:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697581483103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1697581483103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta buscaminas -c buscaminas " "Command: quartus_sta buscaminas -c buscaminas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1697581483103 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1697581483168 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1697581483658 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1697581483658 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697581483690 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697581483690 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "buscaminas.sdc " "Synopsys Design Constraints File file not found: 'buscaminas.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1697581484129 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1697581484129 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga:controladorVGA\|pll:vgapll\|toggle vga:controladorVGA\|pll:vgapll\|toggle " "create_clock -period 1.000 -name vga:controladorVGA\|pll:vgapll\|toggle vga:controladorVGA\|pll:vgapll\|toggle" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1697581484132 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1697581484132 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name seleccionarBtn_raw seleccionarBtn_raw " "create_clock -period 1.000 -name seleccionarBtn_raw seleccionarBtn_raw" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1697581484132 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name derechaBtn_raw derechaBtn_raw " "create_clock -period 1.000 -name derechaBtn_raw derechaBtn_raw" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1697581484132 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name izquierdaBtn_raw izquierdaBtn_raw " "create_clock -period 1.000 -name izquierdaBtn_raw izquierdaBtn_raw" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1697581484132 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name marcarBtn_raw marcarBtn_raw " "create_clock -period 1.000 -name marcarBtn_raw marcarBtn_raw" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1697581484132 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697581484132 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1697581484137 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697581484140 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1697581484140 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1697581484147 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697581484200 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697581484200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.084 " "Worst-case setup slack is -7.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581484202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581484202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.084           -1437.705 clk  " "   -7.084           -1437.705 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581484202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.335             -93.302 vga:controladorVGA\|pll:vgapll\|toggle  " "   -3.335             -93.302 vga:controladorVGA\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581484202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.269             -14.175 seleccionarBtn_raw  " "   -1.269             -14.175 seleccionarBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581484202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.728              -3.776 marcarBtn_raw  " "   -0.728              -3.776 marcarBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581484202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.165              -0.796 derechaBtn_raw  " "   -0.165              -0.796 derechaBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581484202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.163              -0.810 izquierdaBtn_raw  " "   -0.163              -0.810 izquierdaBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581484202 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697581484202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.331 " "Worst-case hold slack is 0.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581484208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581484208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 marcarBtn_raw  " "    0.331               0.000 marcarBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581484208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 clk  " "    0.349               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581484208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 derechaBtn_raw  " "    0.352               0.000 derechaBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581484208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 izquierdaBtn_raw  " "    0.365               0.000 izquierdaBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581484208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 seleccionarBtn_raw  " "    0.456               0.000 seleccionarBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581484208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.535               0.000 vga:controladorVGA\|pll:vgapll\|toggle  " "    0.535               0.000 vga:controladorVGA\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581484208 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697581484208 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697581484211 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697581484214 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.807 " "Worst-case minimum pulse width slack is -0.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581484215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581484215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.807            -172.102 clk  " "   -0.807            -172.102 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581484215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -15.250 vga:controladorVGA\|pll:vgapll\|toggle  " "   -0.394             -15.250 vga:controladorVGA\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581484215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -8.295 seleccionarBtn_raw  " "   -0.394              -8.295 seleccionarBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581484215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -4.793 marcarBtn_raw  " "   -0.394              -4.793 marcarBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581484215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -3.178 izquierdaBtn_raw  " "   -0.394              -3.178 izquierdaBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581484215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -3.119 derechaBtn_raw  " "   -0.394              -3.119 derechaBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581484215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697581484215 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1697581484228 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1697581484254 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1697581485180 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697581485260 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697581485271 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697581485271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.827 " "Worst-case setup slack is -6.827" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581485273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581485273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.827           -1397.291 clk  " "   -6.827           -1397.291 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581485273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.373             -94.169 vga:controladorVGA\|pll:vgapll\|toggle  " "   -3.373             -94.169 vga:controladorVGA\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581485273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.343             -14.843 seleccionarBtn_raw  " "   -1.343             -14.843 seleccionarBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581485273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.770              -3.902 marcarBtn_raw  " "   -0.770              -3.902 marcarBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581485273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.206              -1.005 derechaBtn_raw  " "   -0.206              -1.005 derechaBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581485273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.201              -1.025 izquierdaBtn_raw  " "   -0.201              -1.025 izquierdaBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581485273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697581485273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.309 " "Worst-case hold slack is 0.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581485278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581485278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 marcarBtn_raw  " "    0.309               0.000 marcarBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581485278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 derechaBtn_raw  " "    0.334               0.000 derechaBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581485278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 izquierdaBtn_raw  " "    0.337               0.000 izquierdaBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581485278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 clk  " "    0.341               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581485278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 seleccionarBtn_raw  " "    0.431               0.000 seleccionarBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581485278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.523               0.000 vga:controladorVGA\|pll:vgapll\|toggle  " "    0.523               0.000 vga:controladorVGA\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581485278 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697581485278 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697581485280 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697581485283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.824 " "Worst-case minimum pulse width slack is -0.824" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581485285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581485285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.824            -187.904 clk  " "   -0.824            -187.904 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581485285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -15.030 vga:controladorVGA\|pll:vgapll\|toggle  " "   -0.394             -15.030 vga:controladorVGA\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581485285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -7.575 seleccionarBtn_raw  " "   -0.394              -7.575 seleccionarBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581485285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -4.468 marcarBtn_raw  " "   -0.394              -4.468 marcarBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581485285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -3.564 izquierdaBtn_raw  " "   -0.394              -3.564 izquierdaBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581485285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -3.448 derechaBtn_raw  " "   -0.394              -3.448 derechaBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581485285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697581485285 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1697581485297 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1697581485427 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1697581486209 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697581486289 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697581486295 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697581486295 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.604 " "Worst-case setup slack is -3.604" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.604            -715.361 clk  " "   -3.604            -715.361 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.638             -42.940 vga:controladorVGA\|pll:vgapll\|toggle  " "   -1.638             -42.940 vga:controladorVGA\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.354              -2.884 seleccionarBtn_raw  " "   -0.354              -2.884 seleccionarBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.010               0.000 marcarBtn_raw  " "    0.010               0.000 marcarBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 izquierdaBtn_raw  " "    0.307               0.000 izquierdaBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 derechaBtn_raw  " "    0.319               0.000 derechaBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486296 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697581486296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.077 " "Worst-case hold slack is 0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 clk  " "    0.077               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 derechaBtn_raw  " "    0.195               0.000 derechaBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 izquierdaBtn_raw  " "    0.198               0.000 izquierdaBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 marcarBtn_raw  " "    0.198               0.000 marcarBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 vga:controladorVGA\|pll:vgapll\|toggle  " "    0.241               0.000 vga:controladorVGA\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.257               0.000 seleccionarBtn_raw  " "    0.257               0.000 seleccionarBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697581486302 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697581486304 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697581486307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.744 " "Worst-case minimum pulse width slack is -0.744" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.744             -27.773 clk  " "   -0.744             -27.773 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.335              -4.200 seleccionarBtn_raw  " "   -0.335              -4.200 seleccionarBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.334              -2.530 marcarBtn_raw  " "   -0.334              -2.530 marcarBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.079              -0.464 derechaBtn_raw  " "   -0.079              -0.464 derechaBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.049              -0.288 izquierdaBtn_raw  " "   -0.049              -0.288 izquierdaBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.067               0.000 vga:controladorVGA\|pll:vgapll\|toggle  " "    0.067               0.000 vga:controladorVGA\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697581486308 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1697581486320 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697581486469 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697581486474 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697581486474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.353 " "Worst-case setup slack is -3.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.353            -658.102 clk  " "   -3.353            -658.102 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.471             -38.611 vga:controladorVGA\|pll:vgapll\|toggle  " "   -1.471             -38.611 vga:controladorVGA\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.280              -2.220 seleccionarBtn_raw  " "   -0.280              -2.220 seleccionarBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.062               0.000 marcarBtn_raw  " "    0.062               0.000 marcarBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 izquierdaBtn_raw  " "    0.335               0.000 izquierdaBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 derechaBtn_raw  " "    0.348               0.000 derechaBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697581486475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.043 " "Worst-case hold slack is 0.043" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.043               0.000 clk  " "    0.043               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 marcarBtn_raw  " "    0.178               0.000 marcarBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 derechaBtn_raw  " "    0.185               0.000 derechaBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 izquierdaBtn_raw  " "    0.190               0.000 izquierdaBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 vga:controladorVGA\|pll:vgapll\|toggle  " "    0.212               0.000 vga:controladorVGA\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 seleccionarBtn_raw  " "    0.250               0.000 seleccionarBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697581486481 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697581486483 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697581486486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.721 " "Worst-case minimum pulse width slack is -0.721" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.721             -28.417 clk  " "   -0.721             -28.417 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.317              -2.402 marcarBtn_raw  " "   -0.317              -2.402 marcarBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.315              -3.937 seleccionarBtn_raw  " "   -0.315              -3.937 seleccionarBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.081              -0.480 derechaBtn_raw  " "   -0.081              -0.480 derechaBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.053              -0.312 izquierdaBtn_raw  " "   -0.053              -0.312 izquierdaBtn_raw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.097               0.000 vga:controladorVGA\|pll:vgapll\|toggle  " "    0.097               0.000 vga:controladorVGA\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697581486487 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697581486487 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1697581487754 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1697581487767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5195 " "Peak virtual memory: 5195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697581487815 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 17 16:24:47 2023 " "Processing ended: Tue Oct 17 16:24:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697581487815 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697581487815 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697581487815 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1697581487815 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1697581488829 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697581488829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 17 16:24:48 2023 " "Processing started: Tue Oct 17 16:24:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697581488829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1697581488829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off buscaminas -c buscaminas " "Command: quartus_eda --read_settings_files=off --write_settings_files=off buscaminas -c buscaminas" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1697581488830 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1697581489621 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "buscaminas.svo D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/simulation/modelsim/ simulation " "Generated file buscaminas.svo in folder \"D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1697581489809 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4751 " "Peak virtual memory: 4751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697581489847 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 17 16:24:49 2023 " "Processing ended: Tue Oct 17 16:24:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697581489847 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697581489847 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697581489847 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1697581489847 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Quartus Prime Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1697581490580 ""}
