
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001382                       # Number of seconds simulated
sim_ticks                                  1381929000                       # Number of ticks simulated
final_tick                                 1381929000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 431749                       # Simulator instruction rate (inst/s)
host_op_rate                                   760274                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1051583527                       # Simulator tick rate (ticks/s)
host_mem_usage                                 680712                       # Number of bytes of host memory used
host_seconds                                     1.31                       # Real time elapsed on the host
sim_insts                                      567373                       # Number of instructions simulated
sim_ops                                        999102                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1381929000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            53888                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data           190144                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              244032                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        53888                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          53888                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::cpu.inst               842                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data              2971                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 3813                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst            38994767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data           137593176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              176587943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst       38994767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          38994767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst           38994767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data          137593176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             176587943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                         3813                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       3813                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  244032                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   244032                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                355                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                349                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                326                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                253                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                238                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                252                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                240                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                225                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                205                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                289                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               323                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               238                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                37                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                65                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               122                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               296                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     1381854000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   3813                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     3813                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          659                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     368.558422                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    220.062570                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    360.458848                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           195     29.59%     29.59% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          171     25.95%     55.54% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           63      9.56%     65.10% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           54      8.19%     73.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           19      2.88%     76.18% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           10      1.52%     77.69% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           15      2.28%     79.97% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           15      2.28%     82.25% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          117     17.75%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           659                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                      48451500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                119945250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    19065000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      12706.92                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 31456.92                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        176.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     176.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.38                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      1.38                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      3148                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  82.56                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      362405.98                       # Average gap between requests
system.mem_ctrl.pageHitRate                     82.56                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2798880                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1480050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 15979320                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          59620080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              39938760                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1829280                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        261579840                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         25136640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         158353665                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               566783355                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             410.138976                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            1289129750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       1817500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       25244000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     650333250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     65463750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       65459500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    573611000                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1949220                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   1020855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 11245500                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          39336960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              27293880                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               3449280                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        176841360                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         12152640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         215576880                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               488866575                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             353.756395                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            1313101500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       6727000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       16658000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     893634500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     31645500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       45403750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    387860250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1381929000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1381929000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      249423                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       76154                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            70                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            26                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1381929000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1381929000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      752043                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            88                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1381929000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2763858                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                      567373                       # Number of instructions committed
system.cpu.committedOps                        999102                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                995811                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   3447                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                        1354                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts        74244                       # number of instructions that are conditional controls
system.cpu.num_int_insts                       995811                       # number of integer instructions
system.cpu.num_fp_insts                          3447                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads             2058680                       # number of times the integer registers were read
system.cpu.num_int_register_writes             844600                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 5525                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                2660                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads               415476                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              386790                       # number of times the CC registers were written
system.cpu.num_mem_refs                        325568                       # number of memory refs
system.cpu.num_load_insts                      249414                       # Number of load instructions
system.cpu.num_store_insts                      76154                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                    2763858                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                             77407                       # Number of branches fetched
system.cpu.op_class::No_OpClass                  1287      0.13%      0.13% # Class of executed instruction
system.cpu.op_class::IntAlu                    668743     66.93%     67.06% # Class of executed instruction
system.cpu.op_class::IntMult                      146      0.01%     67.08% # Class of executed instruction
system.cpu.op_class::IntDiv                      1131      0.11%     67.19% # Class of executed instruction
system.cpu.op_class::FloatAdd                    2227      0.22%     67.41% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::MemRead                   248632     24.89%     92.30% # Class of executed instruction
system.cpu.op_class::MemWrite                   75770      7.58%     99.88% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 782      0.08%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                384      0.04%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                     999102                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1381929000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              1496                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1529.096223                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              322281                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3296                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             97.779430                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1529.096223                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.746629                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.746629                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1800                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1025                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          675                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            328873                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           328873                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1381929000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       247303                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          247303                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        74978                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          74978                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        322281                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           322281                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       322281                       # number of overall hits
system.cpu.dcache.overall_hits::total          322281                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         2120                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2120                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1176                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1176                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         3296                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3296                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         3296                       # number of overall misses
system.cpu.dcache.overall_misses::total          3296                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    155025500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    155025500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     85753000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     85753000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    240778500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    240778500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    240778500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    240778500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       249423                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       249423                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        76154                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        76154                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       325577                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       325577                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       325577                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       325577                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008500                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008500                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.015442                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015442                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.010124                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010124                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.010124                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010124                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 73125.235849                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73125.235849                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 72919.217687                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72919.217687                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 73051.729369                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73051.729369                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 73051.729369                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73051.729369                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          550                       # number of writebacks
system.cpu.dcache.writebacks::total               550                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         2120                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2120                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1176                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1176                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         3296                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3296                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         3296                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3296                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    152905500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    152905500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     84577000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     84577000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    237482500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    237482500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    237482500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    237482500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008500                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008500                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.015442                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015442                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.010124                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010124                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.010124                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010124                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 72125.235849                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72125.235849                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 71919.217687                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71919.217687                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 72051.729369                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72051.729369                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 72051.729369                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72051.729369                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1381929000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               230                       # number of replacements
system.cpu.icache.tags.tagsinuse           533.489697                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              751165                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               878                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            855.541002                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   533.489697                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.520986                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.520986                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          648                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          443                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.632812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            752921                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           752921                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1381929000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       751165                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          751165                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        751165                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           751165                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       751165                       # number of overall hits
system.cpu.icache.overall_hits::total          751165                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          878                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           878                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          878                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            878                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          878                       # number of overall misses
system.cpu.icache.overall_misses::total           878                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     67712000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     67712000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     67712000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     67712000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     67712000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     67712000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       752043                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       752043                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       752043                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       752043                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       752043                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       752043                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001167                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001167                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001167                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001167                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001167                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001167                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 77120.728929                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77120.728929                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 77120.728929                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77120.728929                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 77120.728929                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77120.728929                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          878                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          878                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          878                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          878                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          878                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          878                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     66834000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     66834000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     66834000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     66834000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     66834000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     66834000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001167                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001167                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001167                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001167                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001167                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001167                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 76120.728929                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76120.728929                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 76120.728929                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76120.728929                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 76120.728929                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76120.728929                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests           5900                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         1727                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1381929000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                2998                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           550                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1176                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               1176                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              1176                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           2998                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1986                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         8088                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   10074                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        56192                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       246144                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   302336                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               4174                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000719                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.026803                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     4171     99.93%     99.93% # Request fanout histogram
system.l2bus.snoop_fanout::1                        3      0.07%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 4174                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              3500000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1317000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             4944000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1381929000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    0                       # number of replacements
system.l2cache.tags.tagsinuse             2926.523859                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   2085                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 3813                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 0.546814                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   621.967024                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data  2304.556836                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.009490                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.035165                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.044655                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         3813                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1132                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2513                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.058182                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                50997                       # Number of tag accesses
system.l2cache.tags.data_accesses               50997                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1381929000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks          550                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          550                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data            79                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               79                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst           36                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data          246                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          282                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst               36                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data              325                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 361                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst              36                       # number of overall hits
system.l2cache.overall_hits::cpu.data             325                       # number of overall hits
system.l2cache.overall_hits::total                361                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data         1097                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1097                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          842                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data         1874                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         2716                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            842                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data           2971                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              3813                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           842                       # number of overall misses
system.l2cache.overall_misses::cpu.data          2971                       # number of overall misses
system.l2cache.overall_misses::total             3813                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data     81983500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     81983500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     65136500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data    147141500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    212278000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     65136500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data    229125000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    294261500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     65136500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data    229125000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    294261500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks          550                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          550                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data         1176                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         1176                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst          878                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data         2120                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         2998                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst          878                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data         3296                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            4174                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst          878                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data         3296                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           4174                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.932823                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.932823                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.958998                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.883962                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.905937                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.958998                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.901396                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.913512                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.958998                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.901396                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.913512                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 74734.275296                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 74734.275296                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 77359.263658                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 78517.342583                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 78158.321060                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 77359.263658                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 77120.498149                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 77173.223184                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 77359.263658                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 77120.498149                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 77173.223184                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::cpu.data         1097                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1097                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          842                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data         1874                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         2716                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          842                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data         2971                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         3813                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          842                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data         2971                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         3813                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     71013500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     71013500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     56716500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data    128401500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    185118000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     56716500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data    199415000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    256131500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     56716500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data    199415000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    256131500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.932823                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.932823                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.958998                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.883962                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.905937                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.958998                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.901396                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.913512                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.958998                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.901396                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.913512                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 64734.275296                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 64734.275296                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 67359.263658                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 68517.342583                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 68158.321060                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 67359.263658                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 67120.498149                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 67173.223184                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 67359.263658                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 67120.498149                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 67173.223184                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3813                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1381929000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2716                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1097                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1097                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2716                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         7626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         7626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       244032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       244032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  244032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3813                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3813    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3813                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1906500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy           10357250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
