# single_cycle_processor_verilog

I referenced "COMPUTER ORGANIAZATION AND DESIGN RISC-V EDITION"

I focused on decoding all command combinations in the risc-v instruction set


![riscv_ref_card2](https://user-images.githubusercontent.com/76850241/232861719-14c6a049-cad5-410a-9462-44482ff5a81b.jpg)

![scp](https://user-images.githubusercontent.com/76850241/232861041-722df8a0-64ed-431e-aafd-448332b5bc41.png)


