

================================================================
== Vitis HLS Report for 'Mat2Axi'
================================================================
* Date:           Mon Jun 27 00:45:19 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pp_pipeline_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LVI-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+----------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline |
    |   min   |   max   |    min    |    max   | min |   max  |   Type   |
    +---------+---------+-----------+----------+-----+--------+----------+
    |        9|   518408|  90.000 ns|  5.184 ms|    9|  518408|  dataflow|
    +---------+---------+-----------+----------+-----+--------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------+----------------------------+---------+---------+-----------+-----------+-----+--------+----------+
        |                               |                            |  Latency (cycles) |   Latency (absolute)  |   Interval   | Pipeline |
        |            Instance           |           Module           |   min   |   max   |    min    |    max    | min |   max  |   Type   |
        +-------------------------------+----------------------------+---------+---------+-----------+-----------+-----+--------+----------+
        |entry_proc10_U0                |entry_proc10                |        0|        0|       0 ns|       0 ns|    0|       0|        no|
        |Mat2Axi_Block_entry3_proc_U0   |Mat2Axi_Block_entry3_proc   |        0|        0|       0 ns|       0 ns|    0|       0|        no|
        |addrbound_U0                   |addrbound                   |        2|        2|  20.000 ns|  20.000 ns|    2|       2|        no|
        |Mat2AxiStream_U0               |Mat2AxiStream               |        9|   518408|  90.000 ns|   5.184 ms|    9|  518408|  dataflow|
        |Mat2Axi_Block_entry35_proc_U0  |Mat2Axi_Block_entry35_proc  |        0|        0|       0 ns|       0 ns|    0|       0|        no|
        |AxiStream2Axi_U0               |AxiStream2Axi               |        1|   194474|  10.000 ns|   1.945 ms|    1|  194474|        no|
        +-------------------------------+----------------------------+---------+---------+-----------+-----------+-----+--------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      16|    -|
|FIFO             |        -|     -|     594|     401|    -|
|Instance         |        -|     2|     898|    2352|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|       3|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|    1495|    2796|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+----+-----+------+-----+
    |            Instance           |           Module           | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------+----------------------------+---------+----+-----+------+-----+
    |AxiStream2Axi_U0               |AxiStream2Axi               |        0|   0|  225|   688|    0|
    |Mat2AxiStream_U0               |Mat2AxiStream               |        0|   1|  609|  1460|    0|
    |Mat2Axi_Block_entry35_proc_U0  |Mat2Axi_Block_entry35_proc  |        0|   0|   21|    20|    0|
    |Mat2Axi_Block_entry3_proc_U0   |Mat2Axi_Block_entry3_proc   |        0|   0|   18|    56|    0|
    |addrbound_U0                   |addrbound                   |        0|   1|   23|    99|    0|
    |entry_proc10_U0                |entry_proc10                |        0|   0|    2|    29|    0|
    +-------------------------------+----------------------------+---------+----+-----+------+-----+
    |Total                          |                            |        0|   2|  898|  2352|    0|
    +-------------------------------+----------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------+---------+----+----+-----+------+-----+---------+
    |     Name     | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------+---------+----+----+-----+------+-----+---------+
    |axibound_V_U  |        0|  99|   0|    -|     2|   19|       38|
    |dout_c_U      |        0|  99|   0|    -|     5|   64|      320|
    |ldata_U       |        0|  99|   0|    -|     2|   64|      128|
    |p_channel_U   |        0|  99|   0|    -|     2|   19|       38|
    |rows_c_U      |        0|  99|   0|    -|     3|   16|       48|
    |tmp_U         |        0|  99|   0|    -|     2|   16|       32|
    +--------------+---------+----+----+-----+------+-----+---------+
    |Total         |        0| 594|   0|    0|    16|  198|      604|
    +--------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |                 Variable Name                 | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |Mat2AxiStream_U0_ap_start                      |       and|   0|  0|   2|           1|           1|
    |Mat2Axi_Block_entry3_proc_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_idle                                        |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                  |       and|   0|  0|   2|           1|           1|
    |entry_proc10_U0_ap_start                       |       and|   0|  0|   2|           1|           1|
    |ap_sync_Mat2AxiStream_U0_ap_ready              |        or|   0|  0|   2|           1|           1|
    |ap_sync_Mat2Axi_Block_entry3_proc_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc10_U0_ap_ready               |        or|   0|  0|   2|           1|           1|
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                          |          |   0|  0|  16|           8|           8|
    +-----------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                       | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_Mat2AxiStream_U0_ap_ready              |   9|          2|    1|          2|
    |ap_sync_reg_Mat2Axi_Block_entry3_proc_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc10_U0_ap_ready               |   9|          2|    1|          2|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |Total                                              |  27|          6|    3|          6|
    +---------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+---+----+-----+-----------+
    |                        Name                       | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_Mat2AxiStream_U0_ap_ready              |  1|   0|    1|          0|
    |ap_sync_reg_Mat2Axi_Block_entry3_proc_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc10_U0_ap_ready               |  1|   0|    1|          0|
    +---------------------------------------------------+---+----+-----+-----------+
    |Total                                              |  3|   0|    3|          0|
    +---------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|out_mat_data85_dout     |   in|   24|     ap_fifo|  out_mat_data85|       pointer|
|out_mat_data85_empty_n  |   in|    1|     ap_fifo|  out_mat_data85|       pointer|
|out_mat_data85_read     |  out|    1|     ap_fifo|  out_mat_data85|       pointer|
|m_axi_gmem3_AWVALID     |  out|    1|       m_axi|           gmem3|       pointer|
|m_axi_gmem3_AWREADY     |   in|    1|       m_axi|           gmem3|       pointer|
|m_axi_gmem3_AWADDR      |  out|   64|       m_axi|           gmem3|       pointer|
|m_axi_gmem3_AWID        |  out|    1|       m_axi|           gmem3|       pointer|
|m_axi_gmem3_AWLEN       |  out|   32|       m_axi|           gmem3|       pointer|
|m_axi_gmem3_AWSIZE      |  out|    3|       m_axi|           gmem3|       pointer|
|m_axi_gmem3_AWBURST     |  out|    2|       m_axi|           gmem3|       pointer|
|m_axi_gmem3_AWLOCK      |  out|    2|       m_axi|           gmem3|       pointer|
|m_axi_gmem3_AWCACHE     |  out|    4|       m_axi|           gmem3|       pointer|
|m_axi_gmem3_AWPROT      |  out|    3|       m_axi|           gmem3|       pointer|
|m_axi_gmem3_AWQOS       |  out|    4|       m_axi|           gmem3|       pointer|
|m_axi_gmem3_AWREGION    |  out|    4|       m_axi|           gmem3|       pointer|
|m_axi_gmem3_AWUSER      |  out|    1|       m_axi|           gmem3|       pointer|
|m_axi_gmem3_WVALID      |  out|    1|       m_axi|           gmem3|       pointer|
|m_axi_gmem3_WREADY      |   in|    1|       m_axi|           gmem3|       pointer|
|m_axi_gmem3_WDATA       |  out|   64|       m_axi|           gmem3|       pointer|
|m_axi_gmem3_WSTRB       |  out|    8|       m_axi|           gmem3|       pointer|
|m_axi_gmem3_WLAST       |  out|    1|       m_axi|           gmem3|       pointer|
|m_axi_gmem3_WID         |  out|    1|       m_axi|           gmem3|       pointer|
|m_axi_gmem3_WUSER       |  out|    1|       m_axi|           gmem3|       pointer|
|m_axi_gmem3_ARVALID     |  out|    1|       m_axi|           gmem3|       pointer|
|m_axi_gmem3_ARREADY     |   in|    1|       m_axi|           gmem3|       pointer|
|m_axi_gmem3_ARADDR      |  out|   64|       m_axi|           gmem3|       pointer|
|m_axi_gmem3_ARID        |  out|    1|       m_axi|           gmem3|       pointer|
|m_axi_gmem3_ARLEN       |  out|   32|       m_axi|           gmem3|       pointer|
|m_axi_gmem3_ARSIZE      |  out|    3|       m_axi|           gmem3|       pointer|
|m_axi_gmem3_ARBURST     |  out|    2|       m_axi|           gmem3|       pointer|
|m_axi_gmem3_ARLOCK      |  out|    2|       m_axi|           gmem3|       pointer|
|m_axi_gmem3_ARCACHE     |  out|    4|       m_axi|           gmem3|       pointer|
|m_axi_gmem3_ARPROT      |  out|    3|       m_axi|           gmem3|       pointer|
|m_axi_gmem3_ARQOS       |  out|    4|       m_axi|           gmem3|       pointer|
|m_axi_gmem3_ARREGION    |  out|    4|       m_axi|           gmem3|       pointer|
|m_axi_gmem3_ARUSER      |  out|    1|       m_axi|           gmem3|       pointer|
|m_axi_gmem3_RVALID      |   in|    1|       m_axi|           gmem3|       pointer|
|m_axi_gmem3_RREADY      |  out|    1|       m_axi|           gmem3|       pointer|
|m_axi_gmem3_RDATA       |   in|   64|       m_axi|           gmem3|       pointer|
|m_axi_gmem3_RLAST       |   in|    1|       m_axi|           gmem3|       pointer|
|m_axi_gmem3_RID         |   in|    1|       m_axi|           gmem3|       pointer|
|m_axi_gmem3_RFIFONUM    |   in|    9|       m_axi|           gmem3|       pointer|
|m_axi_gmem3_RUSER       |   in|    1|       m_axi|           gmem3|       pointer|
|m_axi_gmem3_RRESP       |   in|    2|       m_axi|           gmem3|       pointer|
|m_axi_gmem3_BVALID      |   in|    1|       m_axi|           gmem3|       pointer|
|m_axi_gmem3_BREADY      |  out|    1|       m_axi|           gmem3|       pointer|
|m_axi_gmem3_BRESP       |   in|    2|       m_axi|           gmem3|       pointer|
|m_axi_gmem3_BID         |   in|    1|       m_axi|           gmem3|       pointer|
|m_axi_gmem3_BUSER       |   in|    1|       m_axi|           gmem3|       pointer|
|dout                    |   in|   64|     ap_none|            dout|        scalar|
|dout_ap_vld             |   in|    1|     ap_none|            dout|        scalar|
|rows                    |   in|   16|     ap_none|            rows|        scalar|
|rows_ap_vld             |   in|    1|     ap_none|            rows|        scalar|
|cols                    |   in|   32|     ap_none|            cols|        scalar|
|cols_ap_vld             |   in|    1|     ap_none|            cols|        scalar|
|stride                  |   in|   32|     ap_none|          stride|        scalar|
|stride_ap_vld           |   in|    1|     ap_none|          stride|        scalar|
|ap_clk                  |   in|    1|  ap_ctrl_hs|         Mat2Axi|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|         Mat2Axi|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|         Mat2Axi|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|         Mat2Axi|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|         Mat2Axi|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|         Mat2Axi|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|         Mat2Axi|  return value|
+------------------------+-----+-----+------------+----------------+--------------+

