/*
 * Instance header file for ATSAML21J18BU
 *
 * Copyright (c) 2022 Microchip Technology Inc. and its subsidiaries.
 *
 * Subject to your compliance with these terms, you may use Microchip software and any derivatives
 * exclusively with Microchip products. It is your responsibility to comply with third party license
 * terms applicable to your use of third party software (including open source software) that may
 * accompany Microchip software.
 *
 * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY,
 * APPLY TO THIS SOFTWARE, INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND
 * FITNESS FOR A PARTICULAR PURPOSE.
 *
 * IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL
 * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF
 * MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT
 * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THIS SOFTWARE WILL NOT
 * EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.
 *
 */

/* file generated from device description version 2021-06-07T06:15:05Z */
#ifndef _SAML21_SUPC_INSTANCE_
#define _SAML21_SUPC_INSTANCE_


/* ========== Instance Parameter definitions for SUPC peripheral ========== */
#define SUPC_BOD12_CALIB_MSB                     (5)        
#define SUPC_BOD33_CALIB_MSB                     (5)        
#define SUPC_OUT_NUM_MSB                         (1)        /* MSB of backup output pad Number */
#define SUPC_INSTANCE_ID                         (5)        
#define SUPC_HAS_VMON_BIT                        (1)        /* VMON bit is present */
#define SUPC_HAS_RUNBKUP_BIT                     (1)        /* RUNBKUP bit is present */
#define SUPC_HAS_STDBYPL0_BIT                    (1)        /* STDBYPL0 bit is present */
#define SUPC_HAS_LPEFF_BIT                       (1)        /* LPEFF bit is present */
#define SUPC_HAS_SEL_BIT                         (1)        /* SEL bit is present */
#define SUPC_HAS_BBPS_REG                        (1)        /* BBPS register is present */
#define SUPC_HAS_BKOUT_REG                       (1)        /* BKOUT register is present */
#define SUPC_HAS_BKIN_REG                        (1)        /* BKIN register is present */
#define SUPC_HAS_BOD33_REG_NAME                  (1)        /* Name of BOD register is BOD33 */

#endif /* _SAML21_SUPC_INSTANCE_ */
