{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741188912525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741188912525 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar  5 16:35:12 2025 " "Processing started: Wed Mar  5 16:35:12 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741188912525 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741188912525 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mst_bus -c mst_bus " "Command: quartus_map --read_settings_files=on --write_settings_files=off mst_bus -c mst_bus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741188912525 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1741188912814 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741188912858 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741188912858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tech/sp_sram_16k36.v 1 1 " "Found 1 design units, including 1 entities, in source file tech/sp_sram_16k36.v" { { "Info" "ISGN_ENTITY_NAME" "1 sp_sram_16k36 " "Found entity 1: sp_sram_16k36" {  } { { "tech/sp_sram_16k36.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/tech/sp_sram_16k36.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741188919470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741188919470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mst_fifo_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mst_fifo_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 mst_fifo_top " "Found entity 1: mst_fifo_top" {  } { { "rtl/mst_fifo_top.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_fifo_top.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741188919472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741188919472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mst_fifo_io.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mst_fifo_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 mst_fifo_io " "Found entity 1: mst_fifo_io" {  } { { "rtl/mst_fifo_io.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_fifo_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741188919474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741188919474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mst_fifo_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mst_fifo_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 mst_fifo_fsm " "Found entity 1: mst_fifo_fsm" {  } { { "rtl/mst_fifo_fsm.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_fifo_fsm.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741188919476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741188919476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mst_fifo_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mst_fifo_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 mst_fifo_ctl " "Found entity 1: mst_fifo_ctl" {  } { { "rtl/mst_fifo_ctl.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_fifo_ctl.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741188919478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741188919478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mst_data_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mst_data_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 mst_data_gen " "Found entity 1: mst_data_gen" {  } { { "rtl/mst_data_gen.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_data_gen.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741188919480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741188919480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mst_data_chk.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mst_data_chk.v" { { "Info" "ISGN_ENTITY_NAME" "1 mst_data_chk " "Found entity 1: mst_data_chk" {  } { { "rtl/mst_data_chk.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_data_chk.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741188919482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741188919482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mst_pre_fet.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mst_pre_fet.v" { { "Info" "ISGN_ENTITY_NAME" "1 mst_pre_fet " "Found entity 1: mst_pre_fet" {  } { { "rtl/mst_pre_fet.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_pre_fet.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741188919484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741188919484 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mst_fifo_top " "Elaborating entity \"mst_fifo_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741188919511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mst_fifo_io mst_fifo_io:i0_io " "Elaborating entity \"mst_fifo_io\" for hierarchy \"mst_fifo_io:i0_io\"" {  } { { "rtl/mst_fifo_top.v" "i0_io" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_fifo_top.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741188919529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mst_fifo_fsm mst_fifo_fsm:i1_fsm " "Elaborating entity \"mst_fifo_fsm\" for hierarchy \"mst_fifo_fsm:i1_fsm\"" {  } { { "rtl/mst_fifo_top.v" "i1_fsm" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_fifo_top.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741188919540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mst_pre_fet mst_pre_fet:i2_pref " "Elaborating entity \"mst_pre_fet\" for hierarchy \"mst_pre_fet:i2_pref\"" {  } { { "rtl/mst_fifo_top.v" "i2_pref" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_fifo_top.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741188919611 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i mst_pre_fet.v(139) " "Verilog HDL Always Construct warning at mst_pre_fet.v(139): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/mst_pre_fet.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_pre_fet.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1741188919617 "|mst_fifo_top|mst_pre_fet:i2_pref"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mst_pre_fet.v(180) " "Verilog HDL Case Statement information at mst_pre_fet.v(180): all case item expressions in this case statement are onehot" {  } { { "rtl/mst_pre_fet.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_pre_fet.v" 180 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1741188919619 "|mst_fifo_top|mst_pre_fet:i2_pref"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mst_pre_fet.v(186) " "Verilog HDL Case Statement information at mst_pre_fet.v(186): all case item expressions in this case statement are onehot" {  } { { "rtl/mst_pre_fet.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_pre_fet.v" 186 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1741188919619 "|mst_fifo_top|mst_pre_fet:i2_pref"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mst_pre_fet.v(197) " "Verilog HDL Case Statement information at mst_pre_fet.v(197): all case item expressions in this case statement are onehot" {  } { { "rtl/mst_pre_fet.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_pre_fet.v" 197 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1741188919619 "|mst_fifo_top|mst_pre_fet:i2_pref"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mst_pre_fet.v(203) " "Verilog HDL Case Statement information at mst_pre_fet.v(203): all case item expressions in this case statement are onehot" {  } { { "rtl/mst_pre_fet.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_pre_fet.v" 203 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1741188919619 "|mst_fifo_top|mst_pre_fet:i2_pref"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mst_pre_fet.v(214) " "Verilog HDL Case Statement information at mst_pre_fet.v(214): all case item expressions in this case statement are onehot" {  } { { "rtl/mst_pre_fet.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_pre_fet.v" 214 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1741188919620 "|mst_fifo_top|mst_pre_fet:i2_pref"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mst_pre_fet.v(220) " "Verilog HDL Case Statement information at mst_pre_fet.v(220): all case item expressions in this case statement are onehot" {  } { { "rtl/mst_pre_fet.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_pre_fet.v" 220 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1741188919620 "|mst_fifo_top|mst_pre_fet:i2_pref"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mst_pre_fet.v(231) " "Verilog HDL Case Statement information at mst_pre_fet.v(231): all case item expressions in this case statement are onehot" {  } { { "rtl/mst_pre_fet.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_pre_fet.v" 231 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1741188919620 "|mst_fifo_top|mst_pre_fet:i2_pref"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mst_pre_fet.v(237) " "Verilog HDL Case Statement information at mst_pre_fet.v(237): all case item expressions in this case statement are onehot" {  } { { "rtl/mst_pre_fet.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_pre_fet.v" 237 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1741188919620 "|mst_fifo_top|mst_pre_fet:i2_pref"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mst_data_chk mst_data_chk:i3_chk " "Elaborating entity \"mst_data_chk\" for hierarchy \"mst_data_chk:i3_chk\"" {  } { { "rtl/mst_fifo_top.v" "i3_chk" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_fifo_top.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741188919684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mst_data_gen mst_data_gen:i4_gen " "Elaborating entity \"mst_data_gen\" for hierarchy \"mst_data_gen:i4_gen\"" {  } { { "rtl/mst_fifo_top.v" "i4_gen" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_fifo_top.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741188919710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mst_fifo_ctl mst_fifo_ctl:i5_ctl " "Elaborating entity \"mst_fifo_ctl\" for hierarchy \"mst_fifo_ctl:i5_ctl\"" {  } { { "rtl/mst_fifo_top.v" "i5_ctl" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_fifo_top.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741188919728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sp_sram_16k36 sp_sram_16k36:i6_ram " "Elaborating entity \"sp_sram_16k36\" for hierarchy \"sp_sram_16k36:i6_ram\"" {  } { { "rtl/mst_fifo_top.v" "i6_ram" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_fifo_top.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741188919750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sp_sram_16k36:i6_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sp_sram_16k36:i6_ram\|altsyncram:altsyncram_component\"" {  } { { "tech/sp_sram_16k36.v" "altsyncram_component" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/tech/sp_sram_16k36.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741188919873 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sp_sram_16k36:i6_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sp_sram_16k36:i6_ram\|altsyncram:altsyncram_component\"" {  } { { "tech/sp_sram_16k36.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/tech/sp_sram_16k36.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741188919891 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sp_sram_16k36:i6_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"sp_sram_16k36:i6_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741188919891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741188919891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741188919891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741188919891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741188919891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741188919891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741188919891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741188919891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741188919891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741188919891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741188919891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741188919891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741188919891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741188919891 ""}  } { { "tech/sp_sram_16k36.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/tech/sp_sram_16k36.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741188919891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uhm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uhm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uhm1 " "Found entity 1: altsyncram_uhm1" {  } { { "db/altsyncram_uhm1.tdf" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/db/altsyncram_uhm1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741188919943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741188919943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uhm1 sp_sram_16k36:i6_ram\|altsyncram:altsyncram_component\|altsyncram_uhm1:auto_generated " "Elaborating entity \"altsyncram_uhm1\" for hierarchy \"sp_sram_16k36:i6_ram\|altsyncram:altsyncram_component\|altsyncram_uhm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741188919944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741188920035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741188920035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la sp_sram_16k36:i6_ram\|altsyncram:altsyncram_component\|altsyncram_uhm1:auto_generated\|decode_5la:decode3 " "Elaborating entity \"decode_5la\" for hierarchy \"sp_sram_16k36:i6_ram\|altsyncram:altsyncram_component\|altsyncram_uhm1:auto_generated\|decode_5la:decode3\"" {  } { { "db/altsyncram_uhm1.tdf" "decode3" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/db/altsyncram_uhm1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741188920036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/db/decode_u0a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741188920079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741188920079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u0a sp_sram_16k36:i6_ram\|altsyncram:altsyncram_component\|altsyncram_uhm1:auto_generated\|decode_u0a:rden_decode " "Elaborating entity \"decode_u0a\" for hierarchy \"sp_sram_16k36:i6_ram\|altsyncram:altsyncram_component\|altsyncram_uhm1:auto_generated\|decode_u0a:rden_decode\"" {  } { { "db/altsyncram_uhm1.tdf" "rden_decode" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/db/altsyncram_uhm1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741188920079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6hb " "Found entity 1: mux_6hb" {  } { { "db/mux_6hb.tdf" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/db/mux_6hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741188920133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741188920133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6hb sp_sram_16k36:i6_ram\|altsyncram:altsyncram_component\|altsyncram_uhm1:auto_generated\|mux_6hb:mux2 " "Elaborating entity \"mux_6hb\" for hierarchy \"sp_sram_16k36:i6_ram\|altsyncram:altsyncram_component\|altsyncram_uhm1:auto_generated\|mux_6hb:mux2\"" {  } { { "db/altsyncram_uhm1.tdf" "mux2" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/db/altsyncram_uhm1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741188920133 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SIWU_N VCC " "Pin \"SIWU_N\" is stuck at VCC" {  } { { "rtl/mst_fifo_top.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_fifo_top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741188921815 "|mst_fifo_top|SIWU_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_sig\[1\] VCC " "Pin \"debug_sig\[1\]\" is stuck at VCC" {  } { { "rtl/mst_fifo_top.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_fifo_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741188921815 "|mst_fifo_top|debug_sig[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_sig\[2\] GND " "Pin \"debug_sig\[2\]\" is stuck at GND" {  } { { "rtl/mst_fifo_top.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_fifo_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741188921815 "|mst_fifo_top|debug_sig[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_sig\[3\] VCC " "Pin \"debug_sig\[3\]\" is stuck at VCC" {  } { { "rtl/mst_fifo_top.v" "" { Text "C:/Users/michele.fragasso/Desktop/doc/FT601Q/Examples/FPGA/MasterFIFO32_firmware/cyclonev_mst_fifo32_1.2/cyclonev_mst_fifo32_1.2/rtl/mst_fifo_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741188921815 "|mst_fifo_top|debug_sig[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1741188921815 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1741188921976 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1741188922671 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741188922913 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741188922913 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2284 " "Implemented 2284 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741188923117 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741188923117 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1741188923117 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2153 " "Implemented 2153 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741188923117 ""} { "Info" "ICUT_CUT_TM_RAMS" "72 " "Implemented 72 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1741188923117 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741188923117 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741188923141 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar  5 16:35:23 2025 " "Processing ended: Wed Mar  5 16:35:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741188923141 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741188923141 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741188923141 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741188923141 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1741188924420 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741188924421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar  5 16:35:24 2025 " "Processing started: Wed Mar  5 16:35:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741188924421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1741188924421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mst_bus -c mst_bus " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mst_bus -c mst_bus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1741188924421 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1741188924510 ""}
{ "Info" "0" "" "Project  = mst_bus" {  } {  } 0 0 "Project  = mst_bus" 0 0 "Fitter" 0 0 1741188924511 ""}
{ "Info" "0" "" "Revision = mst_bus" {  } {  } 0 0 "Revision = mst_bus" 0 0 "Fitter" 0 0 1741188924511 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1741188924640 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1741188924646 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1741188924646 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mst_bus 5CGXFC5C6F27C6 " "Selected device 5CGXFC5C6F27C6 for design \"mst_bus\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1741188924663 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1741188924699 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1741188924699 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1741188925006 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1741188925030 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1741188925151 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1741188925191 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1741188930334 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK~inputCLKENA0 1447 global CLKCTRL_G15 " "CLK~inputCLKENA0 with 1447 fanout uses global clock CLKCTRL_G15" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1741188930500 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1741188930500 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1741188930500 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1741188930522 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1741188930526 ""}
{ "Info" "ISTA_SDC_FOUND" "mst_bus.sdc " "Reading SDC File: 'mst_bus.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1741188931533 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1741188931589 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1741188931589 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1741188931590 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1741188931590 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1741188931590 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000      fifoClk " "  10.000      fifoClk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1741188931590 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1741188931590 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON mst_fifo_fsm:i1_fsm\|odata\[*\] " "Wildcard assignment \"Fast Output Register=ON\" to \"mst_fifo_fsm:i1_fsm\|odata\[*\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1741188931650 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON mst_fifo_fsm:i1_fsm\|obe\[*\] " "Wildcard assignment \"Fast Output Register=ON\" to \"mst_fifo_fsm:i1_fsm\|obe\[*\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1741188931650 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1741188931650 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1741188931650 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1741188931657 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1741188931657 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1741188931660 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1741188932148 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "39 I/O output buffer " "Packed 39 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1741188932153 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "39 " "Created 39 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1741188932153 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1741188932153 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1741188932180 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1741188932292 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1741188932339 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1741188932808 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1741188933016 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1741188933019 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1741188933441 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1741188933441 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1741188933653 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1741188933655 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1741188934079 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:03 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:03" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1741188934963 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1741188935166 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1741188935180 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1741188935180 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1741188935185 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1741188936933 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1741188936938 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1741188936938 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1741188937190 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1741188941235 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1741188941968 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1741188942070 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1741188942850 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:11 " "Fitter placement preparation operations ending: elapsed time is 00:01:11" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1741189011940 ""}
