
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035229                       # Number of seconds simulated
sim_ticks                                 35228552397                       # Number of ticks simulated
final_tick                               563277013068                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 158082                       # Simulator instruction rate (inst/s)
host_op_rate                                   199638                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2532070                       # Simulator tick rate (ticks/s)
host_mem_usage                               16886328                       # Number of bytes of host memory used
host_seconds                                 13912.95                       # Real time elapsed on the host
sim_insts                                  2199392051                       # Number of instructions simulated
sim_ops                                    2777560041                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1150336                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1541888                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2695680                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1584128                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1584128                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8987                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12046                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 21060                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12376                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12376                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50868                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     32653513                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        47234                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     43768134                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                76519749                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50868                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        47234                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              98102                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          44967161                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               44967161                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          44967161                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50868                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     32653513                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        47234                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     43768134                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              121486911                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84480942                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31108535                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25360650                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2076856                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13061907                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12153239                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3351135                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92000                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31118326                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170920604                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31108535                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15504374                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37966748                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11043896                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5362833                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15359710                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1005215                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83389391                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.540264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.293719                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        45422643     54.47%     54.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2511251      3.01%     57.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4703592      5.64%     63.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4664308      5.59%     68.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2905159      3.48%     72.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2302631      2.76%     74.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1445709      1.73%     76.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1361093      1.63%     78.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18073005     21.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83389391                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.368231                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.023185                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32447685                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5303702                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36473494                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       223307                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8941195                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5263586                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          256                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205086742                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1384                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8941195                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        34801869                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         982783                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1097550                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34297598                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3268388                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197777081                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1356885                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1001340                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    277674090                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    922709129                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    922709129                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       105969521                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35252                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9098198                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18305818                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9348339                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       116840                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2982369                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         186422942                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148486320                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       292084                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     63058058                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    192882850                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     83389391                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.780638                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.898647                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28601481     34.30%     34.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18177085     21.80%     56.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11850300     14.21%     70.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7852681      9.42%     79.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8294660      9.95%     89.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3994746      4.79%     94.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3165506      3.80%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       718270      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       734662      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83389391                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         925104     72.34%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177639     13.89%     86.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       176096     13.77%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124198436     83.64%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1994772      1.34%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14355685      9.67%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7920521      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148486320                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.757631                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1278839                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008613                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381932954                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    249515135                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145081200                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149765159                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       461317                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7112383                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2011                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          323                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2257297                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8941195                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         507682                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        88717                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    186456759                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       370884                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18305818                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9348339                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16906                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         69705                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          323                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1296832                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1156780                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2453612                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146503275                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13694519                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1983045                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21422655                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20774472                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7728136                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.734158                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145122278                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145081200                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92469393                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265401817                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.717325                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348413                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     63327832                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2101975                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74448196                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.653894                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.150136                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28241852     37.93%     37.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20864084     28.02%     65.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8672333     11.65%     77.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4322820      5.81%     83.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4303783      5.78%     89.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1733078      2.33%     91.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1737828      2.33%     93.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       934628      1.26%     95.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3637790      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74448196                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3637790                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257267654                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          381861514                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32507                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1091551                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.844809                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.844809                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.183699                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.183699                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       658115699                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201520802                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188379976                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84480942                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30796413                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25066405                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2057740                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13108407                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12137311                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3169430                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        90781                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     34039963                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             168197331                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30796413                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15306741                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35342759                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10557206                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5344188                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16639562                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       827056                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83191355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.490139                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.299117                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47848596     57.52%     57.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1909239      2.29%     59.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2486104      2.99%     62.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3742370      4.50%     67.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3638135      4.37%     71.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2763748      3.32%     74.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1643298      1.98%     76.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2460488      2.96%     79.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16699377     20.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83191355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364537                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.990950                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        35166139                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5227257                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34067905                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       265878                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8464175                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5211976                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          269                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     201210338                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1313                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8464175                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        37030633                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1017944                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1497237                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32425742                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2755618                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     195343004                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          862                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1191458                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       865313                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           86                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    272207504                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    909741517                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    909741517                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    169270897                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       102936565                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        41598                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23563                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7791298                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18105495                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9594050                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       186038                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2974854                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         181561900                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39548                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146277308                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       272535                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     59018426                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    179424237                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6500                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83191355                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.758323                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898464                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28904379     34.74%     34.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18283802     21.98%     56.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11762456     14.14%     70.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8074499      9.71%     80.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7550962      9.08%     89.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4020531      4.83%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2965631      3.56%     98.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       887952      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       741143      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83191355                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         719784     69.03%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             7      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        148265     14.22%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       174598     16.75%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121707801     83.20%     83.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2066340      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16524      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14441631      9.87%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8045012      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146277308                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.731483                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1042654                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007128                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    377061157                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    240620691                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    142167871                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147319962                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       496688                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6935162                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2182                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          861                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2434149                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           76                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8464175                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         596450                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        97143                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    181601451                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1242775                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18105495                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9594050                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23024                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         73719                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          861                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1261017                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1158883                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2419900                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    143473695                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13593963                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2803610                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21457694                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20096807                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7863731                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.698297                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             142205519                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            142167871                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         91345685                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        256502416                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.682840                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356120                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99134278                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121840293                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59761353                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33048                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2091869                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74727180                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.630468                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.153983                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28787218     38.52%     38.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21473973     28.74%     67.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7923223     10.60%     77.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4535439      6.07%     83.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3777403      5.05%     88.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1837910      2.46%     91.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1864489      2.50%     93.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       792739      1.06%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3734786      5.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74727180                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99134278                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121840293                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18330231                       # Number of memory references committed
system.switch_cpus1.commit.loads             11170330                       # Number of loads committed
system.switch_cpus1.commit.membars              16524                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17474599                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109822664                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2486073                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3734786                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           252594040                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          371671914                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33188                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1289587                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99134278                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121840293                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99134278                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.852187                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.852187                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.173451                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.173451                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       645650927                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      196356698                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      185862922                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33048                       # number of misc regfile writes
system.l2.replacements                          21065                       # number of replacements
system.l2.tagsinuse                       8191.984343                       # Cycle average of tags in use
system.l2.total_refs                           682882                       # Total number of references to valid blocks.
system.l2.sampled_refs                          29257                       # Sample count of references to valid blocks.
system.l2.avg_refs                          23.340807                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           104.733253                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      3.887951                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2315.920536                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      3.369029                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3006.716059                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1162.468368                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1594.889147                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.012785                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000475                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.282705                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000411                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.367031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.141903                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.194689                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999998                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        29862                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        39745                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   69607                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            32086                       # number of Writeback hits
system.l2.Writeback_hits::total                 32086                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        29862                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        39745                       # number of demand (read+write) hits
system.l2.demand_hits::total                    69607                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        29862                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        39745                       # number of overall hits
system.l2.overall_hits::total                   69607                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         8987                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        12042                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 21056                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         8987                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        12046                       # number of demand (read+write) misses
system.l2.demand_misses::total                  21060                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         8987                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        12046                       # number of overall misses
system.l2.overall_misses::total                 21060                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       629296                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    510796812                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       679716                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    636186775                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1148292599                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       180034                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        180034                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       629296                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    510796812                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       679716                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    636366809                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1148472633                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       629296                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    510796812                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       679716                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    636366809                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1148472633                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        38849                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        51787                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               90663                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        32086                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             32086                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 4                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        38849                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        51791                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                90667                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        38849                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        51791                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               90667                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.231332                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.232529                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.232245                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.231332                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.232589                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.232279                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.231332                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.232589                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.232279                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44949.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 56837.299655                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 52285.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 52830.657283                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54535.172825                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 45008.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 45008.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44949.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 56837.299655                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 52285.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 52828.059854                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54533.363390                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44949.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 56837.299655                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 52285.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 52828.059854                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54533.363390                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12376                       # number of writebacks
system.l2.writebacks::total                     12376                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         8987                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        12042                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            21056                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         8987                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        12046                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             21060                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         8987                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        12046                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            21060                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       551304                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    458806928                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       603999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    566176236                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1026138467                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       156798                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       156798                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       551304                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    458806928                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       603999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    566333034                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1026295265                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       551304                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    458806928                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       603999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    566333034                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1026295265                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.231332                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.232529                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.232245                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.231332                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.232589                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.232279                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.231332                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.232589                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.232279                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39378.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 51052.289752                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46461.461538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47016.794220                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48733.779778                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 39199.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 39199.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 39378.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 51052.289752                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 46461.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 47014.198406                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48731.968898                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 39378.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 51052.289752                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 46461.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 47014.198406                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48731.968898                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996380                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015367343                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2193018.019438                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996380                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15359694                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15359694                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15359694                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15359694                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15359694                       # number of overall hits
system.cpu0.icache.overall_hits::total       15359694                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       775040                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       775040                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       775040                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       775040                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       775040                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       775040                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15359710                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15359710                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15359710                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15359710                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15359710                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15359710                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst        48440                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total        48440                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst        48440                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total        48440                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst        48440                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total        48440                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       643966                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       643966                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       643966                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       643966                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       643966                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       643966                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45997.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 45997.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 45997.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 45997.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 45997.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 45997.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38849                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               169191074                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39105                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4326.584171                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.599964                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.400036                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904687                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095313                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10449198                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10449198                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17506975                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17506975                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17506975                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17506975                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       100817                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       100817                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       100817                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        100817                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       100817                       # number of overall misses
system.cpu0.dcache.overall_misses::total       100817                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   3590832541                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3590832541                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   3590832541                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   3590832541                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   3590832541                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   3590832541                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10550015                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10550015                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17607792                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17607792                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17607792                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17607792                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009556                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009556                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005726                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005726                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005726                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005726                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 35617.331809                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 35617.331809                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 35617.331809                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 35617.331809                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 35617.331809                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 35617.331809                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9604                       # number of writebacks
system.cpu0.dcache.writebacks::total             9604                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        61968                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        61968                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        61968                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        61968                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        61968                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        61968                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38849                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38849                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38849                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38849                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38849                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38849                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    721474931                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    721474931                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    721474931                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    721474931                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    721474931                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    721474931                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 18571.261319                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18571.261319                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 18571.261319                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18571.261319                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 18571.261319                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18571.261319                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.997201                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1016904931                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2050211.554435                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997201                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16639544                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16639544                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16639544                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16639544                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16639544                       # number of overall hits
system.cpu1.icache.overall_hits::total       16639544                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1002777                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1002777                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1002777                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1002777                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1002777                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1002777                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16639562                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16639562                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16639562                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16639562                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16639562                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16639562                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 55709.833333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55709.833333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 55709.833333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55709.833333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 55709.833333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55709.833333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       694056                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       694056                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       694056                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       694056                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       694056                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       694056                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53388.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53388.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 53388.923077                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53388.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 53388.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53388.923077                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 51791                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               173511986                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 52047                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3333.755759                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.303685                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.696315                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911343                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088657                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10342094                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10342094                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7122978                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7122978                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17501                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17501                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16524                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16524                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17465072                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17465072                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17465072                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17465072                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       131589                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       131589                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2873                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2873                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       134462                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        134462                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       134462                       # number of overall misses
system.cpu1.dcache.overall_misses::total       134462                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4816566468                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4816566468                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    168346134                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    168346134                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4984912602                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4984912602                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4984912602                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4984912602                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10473683                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10473683                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7125851                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7125851                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17501                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17501                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16524                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16524                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17599534                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17599534                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17599534                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17599534                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012564                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012564                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000403                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000403                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007640                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007640                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007640                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007640                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 36603.108679                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 36603.108679                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 58595.939436                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 58595.939436                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 37073.021389                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 37073.021389                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 37073.021389                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 37073.021389                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       277900                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        27790                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        22482                       # number of writebacks
system.cpu1.dcache.writebacks::total            22482                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        79802                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79802                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2869                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2869                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        82671                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        82671                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        82671                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        82671                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        51787                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        51787                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        51791                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        51791                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        51791                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        51791                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    982260958                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    982260958                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       196295                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       196295                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    982457253                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    982457253                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    982457253                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    982457253                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004944                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004944                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002943                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002943                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002943                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002943                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18967.326897                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18967.326897                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 49073.750000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 49073.750000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18969.652121                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18969.652121                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18969.652121                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18969.652121                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
