;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 19-Jun-15 04:38:39 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x03B10000  	945
0x0008	0x02B50000  	693
0x000C	0x02B50000  	693
0x0010	0x02B50000  	693
0x0014	0x02B50000  	693
0x0018	0x02B50000  	693
0x001C	0x02B50000  	693
0x0020	0x02B50000  	693
0x0024	0x02B50000  	693
0x0028	0x02B50000  	693
0x002C	0x02B50000  	693
0x0030	0x02B50000  	693
0x0034	0x02B50000  	693
0x0038	0x02B50000  	693
0x003C	0x02B50000  	693
0x0040	0x02B50000  	693
0x0044	0x02B50000  	693
0x0048	0x02B50000  	693
0x004C	0x02B50000  	693
0x0050	0x02B50000  	693
0x0054	0x02B50000  	693
0x0058	0x02B50000  	693
0x005C	0x02B50000  	693
0x0060	0x02B50000  	693
0x0064	0x02B50000  	693
0x0068	0x02B50000  	693
0x006C	0x02B50000  	693
0x0070	0x02B50000  	693
0x0074	0x02B50000  	693
0x0078	0x02B50000  	693
0x007C	0x02B50000  	693
0x0080	0x02B50000  	693
0x0084	0x02B50000  	693
0x0088	0x02B50000  	693
0x008C	0x02B50000  	693
0x0090	0x02B50000  	693
0x0094	0x02B50000  	693
0x0098	0x02B50000  	693
0x009C	0x02B50000  	693
0x00A0	0x02B50000  	693
0x00A4	0x02B50000  	693
0x00A8	0x02B50000  	693
0x00AC	0x02B50000  	693
0x00B0	0x02B50000  	693
0x00B4	0x02B50000  	693
0x00B8	0x02B50000  	693
0x00BC	0x02B50000  	693
0x00C0	0x02B50000  	693
0x00C4	0x02B50000  	693
0x00C8	0x02B50000  	693
0x00CC	0x02B50000  	693
0x00D0	0x02B50000  	693
0x00D4	0x02B50000  	693
0x00D8	0x02B50000  	693
0x00DC	0x02B50000  	693
0x00E0	0x02B50000  	693
0x00E4	0x02B50000  	693
0x00E8	0x02B50000  	693
0x00EC	0x02B50000  	693
0x00F0	0x02B50000  	693
0x00F4	0x02B50000  	693
0x00F8	0x02B50000  	693
0x00FC	0x02B50000  	693
0x0100	0x02B50000  	693
0x0104	0x02B50000  	693
0x0108	0x02B50000  	693
0x010C	0x02B50000  	693
0x0110	0x02B50000  	693
0x0114	0x02B50000  	693
0x0118	0x02B50000  	693
0x011C	0x02B50000  	693
0x0120	0x02B50000  	693
0x0124	0x02B50000  	693
0x0128	0x02B50000  	693
0x012C	0x02B50000  	693
; end of ____SysVT
_main:
;DAC_ex3.c, 10 :: 		void main()
0x03B0	0xF7FFFF84  BL	700
0x03B4	0xF000F818  BL	1000
0x03B8	0xF7FFFF72  BL	672
;DAC_ex3.c, 12 :: 		setup();
0x03BC	0xF7FFFF64  BL	_setup+0
;DAC_ex3.c, 14 :: 		while(1)
L_main0:
;DAC_ex3.c, 16 :: 		set_DAC2_software_trigger(enable);
0x03C0	0x2101    MOVS	R1, #1
0x03C2	0xB249    SXTB	R1, R1
0x03C4	0x4807    LDR	R0, [PC, #28]
0x03C6	0x6001    STR	R1, [R0, #0]
;DAC_ex3.c, 17 :: 		delay_us(10);
0x03C8	0xF2400777  MOVW	R7, #119
0x03CC	0xF2C00700  MOVT	R7, #0
L_main2:
0x03D0	0x1E7F    SUBS	R7, R7, #1
0x03D2	0xD1FD    BNE	L_main2
0x03D4	0xBF00    NOP
0x03D6	0xBF00    NOP
0x03D8	0xBF00    NOP
0x03DA	0xBF00    NOP
0x03DC	0xBF00    NOP
;DAC_ex3.c, 18 :: 		};
0x03DE	0xE7EF    B	L_main0
;DAC_ex3.c, 19 :: 		}
L_end_main:
L__main_end_loop:
0x03E0	0xE7FE    B	L__main_end_loop
0x03E2	0xBF00    NOP
0x03E4	0x8084420E  	DAC_SWTRIGRbits+0
; end of _main
_setup:
;DAC_ex3.c, 22 :: 		void setup()
0x0288	0xB081    SUB	SP, SP, #4
0x028A	0xF8CDE000  STR	LR, [SP, #0]
;DAC_ex3.c, 24 :: 		GPIO_setup();
0x028E	0xF7FFFF4F  BL	_GPIO_setup+0
;DAC_ex3.c, 25 :: 		DAC_setup();
0x0292	0xF7FFFF61  BL	_DAC_setup+0
;DAC_ex3.c, 26 :: 		}
L_end_setup:
0x0296	0xF8DDE000  LDR	LR, [SP, #0]
0x029A	0xB001    ADD	SP, SP, #4
0x029C	0x4770    BX	LR
; end of _setup
_GPIO_setup:
;DAC_ex3.c, 42 :: 		void GPIO_setup()
;DAC_ex3.c, 44 :: 		enable_GPIOA(true);
0x0130	0x2101    MOVS	R1, #1
0x0132	0xB249    SXTB	R1, R1
0x0134	0x4806    LDR	R0, [PC, #24]
0x0136	0x6001    STR	R1, [R0, #0]
;DAC_ex3.c, 45 :: 		pin_configure_low(GPIOA_CRL, 5, analog_input);
0x0138	0x4806    LDR	R0, [PC, #24]
0x013A	0x6801    LDR	R1, [R0, #0]
0x013C	0xF46F0070  MVN	R0, #15728640
0x0140	0x4001    ANDS	R1, R0
0x0142	0x4804    LDR	R0, [PC, #16]
0x0144	0x6001    STR	R1, [R0, #0]
0x0146	0x4803    LDR	R0, [PC, #12]
0x0148	0x6801    LDR	R1, [R0, #0]
0x014A	0x4802    LDR	R0, [PC, #8]
0x014C	0x6001    STR	R1, [R0, #0]
;DAC_ex3.c, 46 :: 		}
L_end_GPIO_setup:
0x014E	0x4770    BX	LR
0x0150	0x03084242  	RCC_APB2ENRbits+0
0x0154	0x08004001  	GPIOA_CRL+0
; end of _GPIO_setup
_DAC_setup:
;DAC_ex3.c, 29 :: 		void DAC_setup()
;DAC_ex3.c, 31 :: 		enable_DAC(true);
0x0158	0x2201    MOVS	R2, #1
0x015A	0xB252    SXTB	R2, R2
0x015C	0x481D    LDR	R0, [PC, #116]
0x015E	0x6002    STR	R2, [R0, #0]
;DAC_ex3.c, 32 :: 		DAC_reset();
0x0160	0x2100    MOVS	R1, #0
0x0162	0x481D    LDR	R0, [PC, #116]
0x0164	0x6001    STR	R1, [R0, #0]
;DAC_ex3.c, 33 :: 		set_DAC2_buffer(enable);
0x0166	0x481D    LDR	R0, [PC, #116]
0x0168	0x6002    STR	R2, [R0, #0]
;DAC_ex3.c, 34 :: 		enable_DAC2_trigger(enable);
0x016A	0x481D    LDR	R0, [PC, #116]
0x016C	0x6002    STR	R2, [R0, #0]
;DAC_ex3.c, 35 :: 		select_DAC2_trigger_source(Software_trigger);
0x016E	0x491C    LDR	R1, [PC, #112]
0x0170	0x6808    LDR	R0, [R1, #0]
0x0172	0xB160    CBZ	R0, L_DAC_setup7
0x0174	0x4818    LDR	R0, [PC, #96]
0x0176	0x6801    LDR	R1, [R0, #0]
0x0178	0xF46F1060  MVN	R0, #3670016
0x017C	0x4001    ANDS	R1, R0
0x017E	0x4816    LDR	R0, [PC, #88]
0x0180	0x6001    STR	R1, [R0, #0]
0x0182	0x4815    LDR	R0, [PC, #84]
0x0184	0x6800    LDR	R0, [R0, #0]
0x0186	0xF4401160  ORR	R1, R0, #3670016
0x018A	0x4813    LDR	R0, [PC, #76]
0x018C	0x6001    STR	R1, [R0, #0]
L_DAC_setup7:
;DAC_ex3.c, 36 :: 		select_DAC2_wave_type(noise_wave_generation_enabled);
0x018E	0x4914    LDR	R1, [PC, #80]
0x0190	0x6808    LDR	R0, [R1, #0]
0x0192	0xB160    CBZ	R0, L_DAC_setup11
0x0194	0x4810    LDR	R0, [PC, #64]
0x0196	0x6801    LDR	R1, [R0, #0]
0x0198	0xF46F0040  MVN	R0, #12582912
0x019C	0x4001    ANDS	R1, R0
0x019E	0x480E    LDR	R0, [PC, #56]
0x01A0	0x6001    STR	R1, [R0, #0]
0x01A2	0x480D    LDR	R0, [PC, #52]
0x01A4	0x6800    LDR	R0, [R0, #0]
0x01A6	0xF4400180  ORR	R1, R0, #4194304
0x01AA	0x480B    LDR	R0, [PC, #44]
0x01AC	0x6001    STR	R1, [R0, #0]
L_DAC_setup11:
;DAC_ex3.c, 37 :: 		set_DAC2_LFSR_mask(0x3FF);
0x01AE	0x480A    LDR	R0, [PC, #40]
0x01B0	0x6801    LDR	R1, [R0, #0]
0x01B2	0xF06F6070  MVN	R0, #251658240
0x01B6	0x4001    ANDS	R1, R0
0x01B8	0x4807    LDR	R0, [PC, #28]
0x01BA	0x6001    STR	R1, [R0, #0]
0x01BC	0x4806    LDR	R0, [PC, #24]
0x01BE	0x6800    LDR	R0, [R0, #0]
0x01C0	0xF040417F  ORR	R1, R0, #-16777216
0x01C4	0x4804    LDR	R0, [PC, #16]
0x01C6	0x6001    STR	R1, [R0, #0]
;DAC_ex3.c, 38 :: 		enable_DAC2_channel(true);
0x01C8	0x2101    MOVS	R1, #1
0x01CA	0xB249    SXTB	R1, R1
0x01CC	0x4805    LDR	R0, [PC, #20]
0x01CE	0x6001    STR	R1, [R0, #0]
;DAC_ex3.c, 39 :: 		}
L_end_DAC_setup:
0x01D0	0x4770    BX	LR
0x01D2	0xBF00    NOP
0x01D4	0x03F44242  	RCC_APB1ENRbits+0
0x01D8	0x74004000  	DAC_CR+0
0x01DC	0x8044420E  	DAC_CRbits+0
0x01E0	0x8048420E  	DAC_CRbits+0
0x01E4	0x8040420E  	DAC_CRbits+0
; end of _DAC_setup
___FillZeros:
;__Lib_System_101_102_103.c, 69 :: 		
0x024C	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 71 :: 		
0x024E	0xF04F0900  MOV	R9, #0
;__Lib_System_101_102_103.c, 72 :: 		
0x0252	0xF04F0C00  MOV	R12, #0
;__Lib_System_101_102_103.c, 73 :: 		
0x0256	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_101_102_103.c, 74 :: 		
0x025A	0xDC04    BGT	L_loopFZs
;__Lib_System_101_102_103.c, 75 :: 		
0x025C	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_101_102_103.c, 76 :: 		
0x0260	0xDB01    BLT	L_loopFZs
;__Lib_System_101_102_103.c, 77 :: 		
0x0262	0x46D4    MOV	R12, R10
;__Lib_System_101_102_103.c, 78 :: 		
0x0264	0x46EA    MOV	R10, SP
;__Lib_System_101_102_103.c, 79 :: 		
L_loopFZs:
;__Lib_System_101_102_103.c, 80 :: 		
0x0266	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_101_102_103.c, 81 :: 		
0x026A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 82 :: 		
0x026E	0xD1FA    BNE	L_loopFZs
;__Lib_System_101_102_103.c, 83 :: 		
0x0270	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_101_102_103.c, 84 :: 		
0x0274	0xDD05    BLE	L_norep
;__Lib_System_101_102_103.c, 85 :: 		
0x0276	0x46E2    MOV	R10, R12
;__Lib_System_101_102_103.c, 86 :: 		
0x0278	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_101_102_103.c, 87 :: 		
0x027C	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_101_102_103.c, 88 :: 		
0x0280	0xE7F1    B	L_loopFZs
;__Lib_System_101_102_103.c, 89 :: 		
L_norep:
;__Lib_System_101_102_103.c, 91 :: 		
L_end___FillZeros:
0x0282	0xB001    ADD	SP, SP, #4
0x0284	0x4770    BX	LR
; end of ___FillZeros
___CC2DW:
;__Lib_System_101_102_103.c, 27 :: 		
0x0238	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 29 :: 		
L_loopDW:
;__Lib_System_101_102_103.c, 30 :: 		
0x023A	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_101_102_103.c, 31 :: 		
0x023E	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_101_102_103.c, 32 :: 		
0x0242	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 33 :: 		
0x0246	0xD1F8    BNE	L_loopDW
;__Lib_System_101_102_103.c, 35 :: 		
L_end___CC2DW:
0x0248	0xB001    ADD	SP, SP, #4
0x024A	0x4770    BX	LR
; end of ___CC2DW
__Lib_System_101_102_103_InitialSetUpRCCRCC2:
;__Lib_System_101_102_103.c, 369 :: 		
0x02BC	0xB082    SUB	SP, SP, #8
0x02BE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_101_102_103.c, 372 :: 		
; ulRCC_CR start address is: 8 (R2)
0x02C2	0x4A33    LDR	R2, [PC, #204]
;__Lib_System_101_102_103.c, 373 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x02C4	0x4B33    LDR	R3, [PC, #204]
;__Lib_System_101_102_103.c, 374 :: 		
; Fosc_kHz start address is: 4 (R1)
0x02C6	0x4934    LDR	R1, [PC, #208]
;__Lib_System_101_102_103.c, 381 :: 		
0x02C8	0xF64B3080  MOVW	R0, #48000
0x02CC	0x4281    CMP	R1, R0
0x02CE	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC231
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 382 :: 		
0x02D0	0x4832    LDR	R0, [PC, #200]
0x02D2	0x6800    LDR	R0, [R0, #0]
0x02D4	0xF0400102  ORR	R1, R0, #2
0x02D8	0x4830    LDR	R0, [PC, #192]
0x02DA	0x6001    STR	R1, [R0, #0]
0x02DC	0xE011    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC232
L___Lib_System_101_102_103_InitialSetUpRCCRCC231:
;__Lib_System_101_102_103.c, 383 :: 		
; Fosc_kHz start address is: 4 (R1)
0x02DE	0xF64550C0  MOVW	R0, #24000
0x02E2	0x4281    CMP	R1, R0
0x02E4	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC233
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 384 :: 		
0x02E6	0x482D    LDR	R0, [PC, #180]
0x02E8	0x6800    LDR	R0, [R0, #0]
0x02EA	0xF0400101  ORR	R1, R0, #1
0x02EE	0x482B    LDR	R0, [PC, #172]
0x02F0	0x6001    STR	R1, [R0, #0]
0x02F2	0xE006    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC234
L___Lib_System_101_102_103_InitialSetUpRCCRCC233:
;__Lib_System_101_102_103.c, 386 :: 		
0x02F4	0x4829    LDR	R0, [PC, #164]
0x02F6	0x6801    LDR	R1, [R0, #0]
0x02F8	0xF06F0007  MVN	R0, #7
0x02FC	0x4001    ANDS	R1, R0
0x02FE	0x4827    LDR	R0, [PC, #156]
0x0300	0x6001    STR	R1, [R0, #0]
L___Lib_System_101_102_103_InitialSetUpRCCRCC234:
L___Lib_System_101_102_103_InitialSetUpRCCRCC232:
;__Lib_System_101_102_103.c, 388 :: 		
0x0302	0xF7FFFF71  BL	__Lib_System_101_102_103_SystemClockSetDefault+0
;__Lib_System_101_102_103.c, 390 :: 		
0x0306	0x4826    LDR	R0, [PC, #152]
0x0308	0x6003    STR	R3, [R0, #0]
;__Lib_System_101_102_103.c, 391 :: 		
0x030A	0x4826    LDR	R0, [PC, #152]
0x030C	0xEA020100  AND	R1, R2, R0, LSL #0
0x0310	0x4825    LDR	R0, [PC, #148]
0x0312	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 393 :: 		
0x0314	0xF0020001  AND	R0, R2, #1
0x0318	0xB140    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC246
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x031A	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 394 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC236:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x031C	0x4822    LDR	R0, [PC, #136]
0x031E	0x6800    LDR	R0, [R0, #0]
0x0320	0xF0000002  AND	R0, R0, #2
0x0324	0x2800    CMP	R0, #0
0x0326	0xD100    BNE	L___Lib_System_101_102_103_InitialSetUpRCCRCC237
;__Lib_System_101_102_103.c, 395 :: 		
0x0328	0xE7F8    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC236
L___Lib_System_101_102_103_InitialSetUpRCCRCC237:
;__Lib_System_101_102_103.c, 396 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x032A	0xE000    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC235
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC246:
;__Lib_System_101_102_103.c, 393 :: 		
0x032C	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 396 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC235:
;__Lib_System_101_102_103.c, 398 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x032E	0xF4023080  AND	R0, R2, #65536
0x0332	0xB148    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC247
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_101_102_103.c, 399 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC239:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x0334	0x481C    LDR	R0, [PC, #112]
0x0336	0x6800    LDR	R0, [R0, #0]
0x0338	0xF4003000  AND	R0, R0, #131072
0x033C	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC240
;__Lib_System_101_102_103.c, 400 :: 		
0x033E	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC239
L___Lib_System_101_102_103_InitialSetUpRCCRCC240:
;__Lib_System_101_102_103.c, 401 :: 		
0x0340	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x0342	0x460A    MOV	R2, R1
0x0344	0x9901    LDR	R1, [SP, #4]
0x0346	0xE002    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC247:
;__Lib_System_101_102_103.c, 398 :: 		
0x0348	0x9101    STR	R1, [SP, #4]
0x034A	0x4611    MOV	R1, R2
0x034C	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_101_102_103.c, 401 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC238:
;__Lib_System_101_102_103.c, 403 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x034E	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x0352	0xB170    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC248
;__Lib_System_101_102_103.c, 404 :: 		
0x0354	0x4814    LDR	R0, [PC, #80]
0x0356	0x6800    LDR	R0, [R0, #0]
0x0358	0xF0407180  ORR	R1, R0, #16777216
0x035C	0x4812    LDR	R0, [PC, #72]
0x035E	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x0360	0x4611    MOV	R1, R2
;__Lib_System_101_102_103.c, 405 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC242:
; ulRCC_CFGR start address is: 4 (R1)
0x0362	0x4811    LDR	R0, [PC, #68]
0x0364	0x6800    LDR	R0, [R0, #0]
0x0366	0xF0007000  AND	R0, R0, #33554432
0x036A	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC243
;__Lib_System_101_102_103.c, 406 :: 		
0x036C	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC242
L___Lib_System_101_102_103_InitialSetUpRCCRCC243:
;__Lib_System_101_102_103.c, 407 :: 		
0x036E	0x460A    MOV	R2, R1
0x0370	0xE7FF    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_101_102_103_InitialSetUpRCCRCC248:
;__Lib_System_101_102_103.c, 403 :: 		
;__Lib_System_101_102_103.c, 407 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC241:
;__Lib_System_101_102_103.c, 410 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC244:
; ulRCC_CFGR start address is: 8 (R2)
0x0372	0x480B    LDR	R0, [PC, #44]
0x0374	0x6800    LDR	R0, [R0, #0]
0x0376	0xF000010C  AND	R1, R0, #12
0x037A	0x0090    LSLS	R0, R2, #2
0x037C	0xF000000C  AND	R0, R0, #12
0x0380	0x4281    CMP	R1, R0
0x0382	0xD000    BEQ	L___Lib_System_101_102_103_InitialSetUpRCCRCC245
;__Lib_System_101_102_103.c, 411 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x0384	0xE7F5    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC244
L___Lib_System_101_102_103_InitialSetUpRCCRCC245:
;__Lib_System_101_102_103.c, 413 :: 		
L_end_InitialSetUpRCCRCC2:
0x0386	0xF8DDE000  LDR	LR, [SP, #0]
0x038A	0xB002    ADD	SP, SP, #8
0x038C	0x4770    BX	LR
0x038E	0xBF00    NOP
0x0390	0x00810109  	#17367169
0x0394	0xC402005D  	#6145026
0x0398	0x19400001  	#72000
0x039C	0x20004002  	FLASH_ACR+0
0x03A0	0x10044002  	RCC_CFGR+0
0x03A4	0xFFFF000F  	#1048575
0x03A8	0x10004002  	RCC_CR+0
; end of __Lib_System_101_102_103_InitialSetUpRCCRCC2
__Lib_System_101_102_103_SystemClockSetDefault:
;__Lib_System_101_102_103.c, 348 :: 		
0x01E8	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 351 :: 		
0x01EA	0x480F    LDR	R0, [PC, #60]
0x01EC	0x6800    LDR	R0, [R0, #0]
0x01EE	0xF0400101  ORR	R1, R0, #1
0x01F2	0x480D    LDR	R0, [PC, #52]
0x01F4	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 354 :: 		
0x01F6	0x490D    LDR	R1, [PC, #52]
0x01F8	0x480D    LDR	R0, [PC, #52]
0x01FA	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 357 :: 		
0x01FC	0x480A    LDR	R0, [PC, #40]
0x01FE	0x6801    LDR	R1, [R0, #0]
0x0200	0x480C    LDR	R0, [PC, #48]
0x0202	0x4001    ANDS	R1, R0
0x0204	0x4808    LDR	R0, [PC, #32]
0x0206	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 360 :: 		
0x0208	0x4807    LDR	R0, [PC, #28]
0x020A	0x6801    LDR	R1, [R0, #0]
0x020C	0xF46F2080  MVN	R0, #262144
0x0210	0x4001    ANDS	R1, R0
0x0212	0x4805    LDR	R0, [PC, #20]
0x0214	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 363 :: 		
0x0216	0x4806    LDR	R0, [PC, #24]
0x0218	0x6801    LDR	R1, [R0, #0]
0x021A	0xF46F00FE  MVN	R0, #8323072
0x021E	0x4001    ANDS	R1, R0
0x0220	0x4803    LDR	R0, [PC, #12]
0x0222	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 367 :: 		
L_end_SystemClockSetDefault:
0x0224	0xB001    ADD	SP, SP, #4
0x0226	0x4770    BX	LR
0x0228	0x10004002  	RCC_CR+0
0x022C	0x0000F8FF  	#-117506048
0x0230	0x10044002  	RCC_CFGR+0
0x0234	0xFFFFFEF6  	#-17367041
; end of __Lib_System_101_102_103_SystemClockSetDefault
__Lib_System_101_102_103_InitialSetUpFosc:
;__Lib_System_101_102_103.c, 415 :: 		
0x02A0	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 416 :: 		
0x02A2	0x4902    LDR	R1, [PC, #8]
0x02A4	0x4802    LDR	R0, [PC, #8]
0x02A6	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 417 :: 		
L_end_InitialSetUpFosc:
0x02A8	0xB001    ADD	SP, SP, #4
0x02AA	0x4770    BX	LR
0x02AC	0x19400001  	#72000
0x02B0	0x00002000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_101_102_103_InitialSetUpFosc
___GenExcept:
;__Lib_System_101_102_103.c, 298 :: 		
0x02B4	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 299 :: 		
L___GenExcept27:
0x02B6	0xE7FE    B	L___GenExcept27
;__Lib_System_101_102_103.c, 300 :: 		
L_end___GenExcept:
0x02B8	0xB001    ADD	SP, SP, #4
0x02BA	0x4770    BX	LR
; end of ___GenExcept
0x03E8	0xB500    PUSH	(R14)
0x03EA	0xF8DFB010  LDR	R11, [PC, #16]
0x03EE	0xF8DFA010  LDR	R10, [PC, #16]
0x03F2	0xF7FFFF2B  BL	588
0x03F6	0xBD00    POP	(R15)
0x03F8	0x4770    BX	LR
0x03FA	0xBF00    NOP
0x03FC	0x00002000  	#536870912
0x0400	0x00042000  	#536870916
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0130      [40]    _GPIO_setup
0x0158     [144]    _DAC_setup
0x01E8      [80]    __Lib_System_101_102_103_SystemClockSetDefault
0x0238      [20]    ___CC2DW
0x024C      [58]    ___FillZeros
0x0288      [22]    _setup
0x02A0      [20]    __Lib_System_101_102_103_InitialSetUpFosc
0x02B4       [8]    ___GenExcept
0x02BC     [240]    __Lib_System_101_102_103_InitialSetUpRCCRCC2
0x03B0      [56]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [4]    ___System_CLOCK_IN_KHZ
