# Loading project lab7
# Compile of alu.sv was successful.
# Compile of cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# Compile of datapath.sv was successful.
# Compile of datapath_tb.sv was successful.
# Compile of lab7_autograder_check.sv was successful.
# Compile of lab7_top.sv was successful.
# Compile of lab7_top_tb.sv was successful.
# Compile of regfile.sv was successful.
# Compile of shifter.sv was successful.
# 10 compiles, 0 failed with no errors.
vsim work.lab7_check_tb
# vsim work.lab7_check_tb 
# Start time: 10:07:00 on Nov 27,2023
# Loading sv_std.std
# Loading work.lab7_check_tb
# Loading work.lab7_top
# Loading work.cpu
# Loading work.datapath
# Loading work.regfile
# Loading work.ALU
# Loading work.shifter
# Loading work.vDFFE
# Loading work.program_counter
# Loading work.data_address
# Loading work.instruction_register
# Loading work.instruction_decoder
# Loading work.state_machine
# Loading work.RAM
# Loading work.SW_controller
# Loading work.LED_controller
# WARNING: No extended dataflow license exists
do /home/shihling/git/cpen211-labs/lab7/lab7_top_tb_wave.do
# ** UI-Msg: (vish-4014) No objects found matching '/lab7_top_tb/err'.
# Executing ONERROR command at macro /home/shihling/git/cpen211-labs/lab7/lab7_top_tb_wave.do line 27
# ** UI-Msg: (vish-4014) No objects found matching '/lab7_top_tb/DUT/CPU/clk'.
# Executing ONERROR command at macro /home/shihling/git/cpen211-labs/lab7/lab7_top_tb_wave.do line 28
# ** UI-Msg: (vish-4014) No objects found matching '/lab7_top_tb/DUT/CPU/DP/REGFILE/R4'.
# Executing ONERROR command at macro /home/shihling/git/cpen211-labs/lab7/lab7_top_tb_wave.do line 29
# ** UI-Msg: (vish-4014) No objects found matching '/lab7_top_tb/DUT/CPU/DP/REGFILE/R5'.
# Executing ONERROR command at macro /home/shihling/git/cpen211-labs/lab7/lab7_top_tb_wave.do line 30
# ** UI-Msg: (vish-4014) No objects found matching '/lab7_top_tb/DUT/CPU/PC'.
# Executing ONERROR command at macro /home/shihling/git/cpen211-labs/lab7/lab7_top_tb_wave.do line 31
# ** UI-Msg: (vish-4014) No objects found matching '/lab7_top_tb/DUT/read_data'.
# Executing ONERROR command at macro /home/shihling/git/cpen211-labs/lab7/lab7_top_tb_wave.do line 32
# ** UI-Msg: (vish-4014) No objects found matching '/lab7_top_tb/DUT/CPU/instruction_reg_out'.
# Executing ONERROR command at macro /home/shihling/git/cpen211-labs/lab7/lab7_top_tb_wave.do line 33
# ** UI-Msg: (vish-4014) No objects found matching '/lab7_top_tb/DUT/mem_addr'.
# Executing ONERROR command at macro /home/shihling/git/cpen211-labs/lab7/lab7_top_tb_wave.do line 34
# ** UI-Msg: (vish-4014) No objects found matching '/lab7_top_tb/DUT/mem_cmd'.
# Executing ONERROR command at macro /home/shihling/git/cpen211-labs/lab7/lab7_top_tb_wave.do line 35
# ** UI-Msg: (vish-4014) No objects found matching '/lab7_top_tb/DUT/CPU/controller/state'.
# Executing ONERROR command at macro /home/shihling/git/cpen211-labs/lab7/lab7_top_tb_wave.do line 36
vsim work.lab7_top_tb
# End time: 10:07:35 on Nov 27,2023, Elapsed time: 0:00:35
# Errors: 0, Warnings: 5
# vsim work.lab7_top_tb 
# Start time: 10:07:35 on Nov 27,2023
# Loading sv_std.std
# Loading work.lab7_top_tb
# Loading work.lab7_top
# Loading work.cpu
# Loading work.datapath
# Loading work.regfile
# Loading work.ALU
# Loading work.shifter
# Loading work.vDFFE
# Loading work.program_counter
# Loading work.data_address
# Loading work.instruction_register
# Loading work.instruction_decoder
# Loading work.state_machine
# Loading work.RAM
# Loading work.SW_controller
# Loading work.LED_controller
# WARNING: No extended dataflow license exists
do /home/shihling/git/cpen211-labs/lab7/lab7_top_tb_wave.do
# Compile of alu.sv was successful.
# Compile of cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# Compile of datapath.sv was successful.
# Compile of datapath_tb.sv was successful.
# Compile of lab7_autograder_check.sv was successful.
# Compile of lab7_top.sv was successful.
# Compile of lab7_top_tb.sv was successful.
# Compile of regfile.sv was successful.
# Compile of shifter.sv was successful.
# 10 compiles, 0 failed with no errors.
run -all
# ** Warning: (vsim-7) Failed to open readmem file "data.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/shihling/git/cpen211-labs/lab7/lab7_top.sv(46)
#    Time: 0 ps  Iteration: 0  Instance: /lab7_top_tb/DUT/MEM
# FAILED: PC should be 3. Program did not halt.
# lab7_top_tb - ERRORS FOUND
# ** Note: $stop    : /home/shihling/git/cpen211-labs/lab7/lab7_top_tb.sv(76)
#    Time: 281 ps  Iteration: 0  Instance: /lab7_top_tb
# Break in Module lab7_top_tb at /home/shihling/git/cpen211-labs/lab7/lab7_top_tb.sv line 76
restart -f ; run -all
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.lab7_top_tb
# Loading work.lab7_top
# Loading work.cpu
# Loading work.datapath
# Loading work.regfile
# Loading work.ALU
# Loading work.shifter
# Loading work.vDFFE
# Loading work.program_counter
# Loading work.data_address
# Loading work.instruction_register
# Loading work.instruction_decoder
# Loading work.state_machine
# Loading work.RAM
# Loading work.SW_controller
# Loading work.LED_controller
# lab7_top_tb - PASSED
# ** Note: $stop    : /home/shihling/git/cpen211-labs/lab7/lab7_top_tb.sv(76)
#    Time: 261 ps  Iteration: 0  Instance: /lab7_top_tb
# Break in Module lab7_top_tb at /home/shihling/git/cpen211-labs/lab7/lab7_top_tb.sv line 76
vsim work.lab7_check_tb
# End time: 10:10:34 on Nov 27,2023, Elapsed time: 0:02:59
# Errors: 0, Warnings: 1
# vsim work.lab7_check_tb 
# Start time: 10:10:34 on Nov 27,2023
# Loading sv_std.std
# Loading work.lab7_check_tb
# Loading work.lab7_top
# Loading work.cpu
# Loading work.datapath
# Loading work.regfile
# Loading work.ALU
# Loading work.shifter
# Loading work.vDFFE
# Loading work.program_counter
# Loading work.data_address
# Loading work.instruction_register
# Loading work.instruction_decoder
# Loading work.state_machine
# Loading work.RAM
# Loading work.SW_controller
# Loading work.LED_controller
run -all
# INTERFACE OK
# ** Note: $stop    : /home/shihling/git/cpen211-labs/lab7/lab7_autograder_check.sv(68)
#    Time: 330 ps  Iteration: 2  Instance: /lab7_check_tb
# Break in Module lab7_check_tb at /home/shihling/git/cpen211-labs/lab7/lab7_autograder_check.sv line 68
# End time: 10:10:43 on Nov 27,2023, Elapsed time: 0:00:09
# Errors: 0, Warnings: 1
