{
 "builder": {
  "_version": "1.0.0",
  "_logger": "hdl_checker.builders.ghdl",
  "_work_folder": "/home/filmil/code/hdl-experiments/.hdl_checker",
  "_builtin_libraries": [
   {
    "name": "std",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "src",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "ieee",
    "case_sensitive": false,
    "__class__": "Identifier"
   }
  ],
  "_added_libraries": [],
  "__class__": "GHDL"
 },
 "config_file": [
  {
   "name": "/tmp/hdl_checker_project_pid64270.json",
   "__class__": "Path"
  },
  1752203879.9169288,
  "generated"
 ],
 "database": {
  "sources": [
   {
    "path": {
     "name": "/home/filmil/code/hdl-experiments/sv/top.sv",
     "__class__": "Path"
    },
    "mtime": 1741580093.7841268,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/filmil/code/hdl-experiments/sv/top.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "dffx",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        14,
        18
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/filmil/code/hdl-experiments/sv/top.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "dff.svh",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        1,
        8
       ]
      ],
      "__class__": "IncludedPath"
     },
     {
      "owner": {
       "name": "/home/filmil/code/hdl-experiments/sv/top.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "dffx",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        4,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/filmil/code/hdl-experiments/sv/dff.sv",
     "__class__": "Path"
    },
    "mtime": 1741580300.3588512,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/filmil/code/hdl-experiments/sv/dff.svh",
     "__class__": "Path"
    },
    "mtime": 1741578273.0065506,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   }
  ],
  "inferred_libraries": [
   {
    "name": "/home/filmil/code/hdl-experiments/sv/dff.sv",
    "__class__": "Path"
   },
   {
    "name": "/home/filmil/code/hdl-experiments/sv/dff.svh",
    "__class__": "Path"
   }
  ],
  "design_units": [
   {
    "owner": {
     "name": "/home/filmil/code/hdl-experiments/sv/top.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "top",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/filmil/code/hdl-experiments/sv/dff.sv",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "dffx",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/filmil/code/hdl-experiments/sv/dff.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "dff",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   }
  ],
  "__class__": "Database"
 },
 "__version__": "0.7.4"
}