{
    "proc":[
	{
	 "tag":"RelVal",
         "isdata":false,
         "color":"1",
	 "fill":0,
	 "marker":1,
         "data":[
		{
 	        "dtag":"RelValTTbar",
	        "normto":1,
		"dset":"/RelValTTbar/GEN-SIM-RECO/MC_43_V1-v1",
	        "pset":"${CMSSW_BASE}/src/LIP/Top/test/createMCPatTuple_cfg.py",
                "aoddir":["/castor/cern.ch/cms/store/relval/CMSSW_4_3_0_pre5/RelValTTbar/GEN-SIM-RECO/MC_43_V1-v1/0073",
			  "/castor/cern.ch/cms/store/relval/CMSSW_4_3_0_pre5/RelValTTbar/GEN-SIM-RECO/MC_43_V1-v1/0079"],
	        "patdir":["/castor/cern.ch/cms/store/cmst3/user/psilva/42x/RelValTTbar/GEN-SIM-RECO/MC_43_V1-v1/PAT"]
                }
	  ]
	},
	{
	 "tag":"Default FastSim",
         "isdata":true,
         "color":"kRed+1",
	 "marker":20,
         "data":[
		{
 	        "dtag":"DefaultFastSim",
	        "normto":1,
		"dset":"TTbar2l-PYTHIA6-std-FastSim",
	        "pset":"${CMSSW_BASE}/src/LIP/Top/test/createMCPatTuple_cfg.py",
                "aoddir":["/castor/cern.ch/cms/store/cmst3/user/psilva/Dileptons-42x/TTbar2l-PYTHIA6-std-FastSim/AODSIM"],
	        "patdir":["/castor/cern.ch/cms/store/cmst3/user/psilva/Dileptons-42x/TTbar2l-PYTHIA6-std-FastSim/PAT"]
                }
	  ]
	}
    ]	
}
	