// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition"

// DATE "11/30/2021 20:53:25"

// 
// Device: Altera 5CSEMA4U23C6 Package UFBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module de0_nano_soc_baseline (
	CLOCK_50,
	SW,
	KEY,
	GPIO_0,
	LED);
input 	CLOCK_50;
input 	[3:0] SW;
input 	[1:0] KEY;
inout 	[35:0] GPIO_0;
output 	[7:0] LED;

// Design Ports Information
// LED[0]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[1]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[2]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[3]	=>  Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[4]	=>  Location: PIN_AF26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[5]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[6]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[7]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[0]	=>  Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[1]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[2]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[3]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[4]	=>  Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[5]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[6]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[7]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[8]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[9]	=>  Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[10]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[11]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[12]	=>  Location: PIN_AH5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[13]	=>  Location: PIN_AH6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[14]	=>  Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[15]	=>  Location: PIN_AG5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[16]	=>  Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[17]	=>  Location: PIN_AH2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[18]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[19]	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[20]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[21]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[22]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[23]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[24]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[25]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[26]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[27]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[28]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[29]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[30]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[31]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[32]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[33]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[34]	=>  Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[35]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK_50	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \GPIO_0[0]~input_o ;
wire \GPIO_0[2]~input_o ;
wire \GPIO_0[3]~input_o ;
wire \GPIO_0[4]~input_o ;
wire \GPIO_0[5]~input_o ;
wire \GPIO_0[6]~input_o ;
wire \GPIO_0[7]~input_o ;
wire \GPIO_0[8]~input_o ;
wire \GPIO_0[9]~input_o ;
wire \GPIO_0[10]~input_o ;
wire \GPIO_0[11]~input_o ;
wire \GPIO_0[12]~input_o ;
wire \GPIO_0[13]~input_o ;
wire \GPIO_0[14]~input_o ;
wire \GPIO_0[15]~input_o ;
wire \GPIO_0[16]~input_o ;
wire \GPIO_0[17]~input_o ;
wire \GPIO_0[18]~input_o ;
wire \GPIO_0[19]~input_o ;
wire \GPIO_0[20]~input_o ;
wire \GPIO_0[21]~input_o ;
wire \GPIO_0[22]~input_o ;
wire \GPIO_0[23]~input_o ;
wire \GPIO_0[24]~input_o ;
wire \GPIO_0[25]~input_o ;
wire \GPIO_0[26]~input_o ;
wire \GPIO_0[27]~input_o ;
wire \GPIO_0[28]~input_o ;
wire \GPIO_0[29]~input_o ;
wire \GPIO_0[30]~input_o ;
wire \GPIO_0[31]~input_o ;
wire \GPIO_0[32]~input_o ;
wire \GPIO_0[33]~input_o ;
wire \GPIO_0[34]~input_o ;
wire \GPIO_0[35]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \TX|count[0]~4_combout ;
wire \KEY[1]~input_o ;
wire \TX|count~1_combout ;
wire \TX|count~2_combout ;
wire \TX|Equal1~0_combout ;
wire \TX|Add1~29_sumout ;
wire \prevKey[1]~0_combout ;
wire \TX|always0~0_combout ;
wire \TX|Add1~30 ;
wire \TX|Add1~109_sumout ;
wire \TX|Add1~110 ;
wire \TX|Add1~25_sumout ;
wire \TX|Add1~26 ;
wire \TX|Add1~21_sumout ;
wire \TX|Add1~22 ;
wire \TX|Add1~17_sumout ;
wire \TX|Add1~18 ;
wire \TX|Add1~13_sumout ;
wire \TX|Add1~14 ;
wire \TX|Add1~9_sumout ;
wire \TX|Equal0~1_combout ;
wire \TX|Add1~10 ;
wire \TX|Add1~53_sumout ;
wire \TX|Add1~54 ;
wire \TX|Add1~49_sumout ;
wire \TX|Add1~50 ;
wire \TX|Add1~45_sumout ;
wire \TX|Add1~46 ;
wire \TX|Add1~41_sumout ;
wire \TX|Add1~42 ;
wire \TX|Add1~37_sumout ;
wire \TX|Add1~38 ;
wire \TX|Add1~33_sumout ;
wire \TX|Add1~34 ;
wire \TX|Add1~77_sumout ;
wire \TX|Add1~78 ;
wire \TX|Add1~73_sumout ;
wire \TX|Add1~74 ;
wire \TX|Add1~69_sumout ;
wire \TX|Add1~70 ;
wire \TX|Add1~65_sumout ;
wire \TX|Add1~66 ;
wire \TX|Add1~61_sumout ;
wire \TX|Add1~62 ;
wire \TX|Add1~57_sumout ;
wire \TX|Add1~58 ;
wire \TX|Add1~125_sumout ;
wire \TX|Add1~126 ;
wire \TX|Add1~121_sumout ;
wire \TX|Add1~122 ;
wire \TX|Add1~117_sumout ;
wire \TX|Add1~118 ;
wire \TX|Add1~113_sumout ;
wire \TX|Add1~114 ;
wire \TX|Add1~1_sumout ;
wire \TX|Add1~2 ;
wire \TX|Add1~5_sumout ;
wire \TX|Equal0~0_combout ;
wire \TX|Add1~6 ;
wire \TX|Add1~81_sumout ;
wire \TX|Add1~82 ;
wire \TX|Add1~85_sumout ;
wire \TX|Add1~86 ;
wire \TX|Add1~89_sumout ;
wire \TX|Add1~90 ;
wire \TX|Add1~93_sumout ;
wire \TX|Add1~94 ;
wire \TX|Add1~97_sumout ;
wire \TX|Add1~98 ;
wire \TX|Add1~101_sumout ;
wire \TX|Equal0~4_combout ;
wire \TX|Equal0~2_combout ;
wire \TX|Add1~102 ;
wire \TX|Add1~105_sumout ;
wire \TX|Equal0~5_combout ;
wire \TX|Equal0~3_combout ;
wire \TX|Equal0~6_combout ;
wire \TX|transmitting~0_combout ;
wire \TX|transmitting~q ;
wire \TX|count[3]~0_combout ;
wire \TX|count~3_combout ;
wire \TX|Equal2~0_combout ;
wire \SW[2]~input_o ;
wire \KEY[0]~input_o ;
wire \prevKey[0]~1_combout ;
wire \state.001~0_combout ;
wire \state.001~q ;
wire \DATA[7]~1_combout ;
wire \TX|DATA_transmit~1_combout ;
wire \TX|DATA_transmit[0]~0_combout ;
wire \SW[0]~input_o ;
wire \DATA[3]~2_combout ;
wire \SW[1]~input_o ;
wire \SW[3]~input_o ;
wire \TX|WideXor0~0_combout ;
wire \DATA[7]~feeder_combout ;
wire \TX|WideXor0~combout ;
wire \TX|Mux0~0_combout ;
wire \TX|GPIO_0~2_combout ;
wire \TX|Mux0~1_combout ;
wire \TX|GPIO_0~0_combout ;
wire \TX|GPIO_0~1_combout ;
wire \TX|GPIO_0[0]~reg0_q ;
wire \GPIO_0[1]~input_o ;
wire \RX|Add1~81_sumout ;
wire \RX|Add1~82 ;
wire \RX|Add1~5_sumout ;
wire \RX|Add1~6 ;
wire \RX|Add1~1_sumout ;
wire \RX|Add1~2 ;
wire \RX|Add1~29_sumout ;
wire \RX|clock_counter[3]~DUPLICATE_q ;
wire \RX|Add1~30 ;
wire \RX|Add1~25_sumout ;
wire \RX|clock_counter[4]~DUPLICATE_q ;
wire \RX|Add1~26 ;
wire \RX|Add1~21_sumout ;
wire \RX|Add1~22 ;
wire \RX|Add1~17_sumout ;
wire \RX|Add1~18 ;
wire \RX|Add1~13_sumout ;
wire \RX|clock_counter[7]~DUPLICATE_q ;
wire \RX|Add1~14 ;
wire \RX|Add1~9_sumout ;
wire \RX|Add1~10 ;
wire \RX|Add1~53_sumout ;
wire \RX|Add1~54 ;
wire \RX|Add1~49_sumout ;
wire \RX|Add1~50 ;
wire \RX|Add1~45_sumout ;
wire \RX|Add1~46 ;
wire \RX|Add1~41_sumout ;
wire \RX|clock_counter[12]~DUPLICATE_q ;
wire \RX|Add1~42 ;
wire \RX|Add1~37_sumout ;
wire \RX|Add1~38 ;
wire \RX|Add1~33_sumout ;
wire \RX|Add1~34 ;
wire \RX|Add1~77_sumout ;
wire \RX|clock_counter[15]~DUPLICATE_q ;
wire \RX|Add1~78 ;
wire \RX|Add1~73_sumout ;
wire \RX|clock_counter[16]~DUPLICATE_q ;
wire \RX|Add1~74 ;
wire \RX|Add1~93_sumout ;
wire \RX|Add1~94 ;
wire \RX|Add1~65_sumout ;
wire \RX|Add1~66 ;
wire \RX|Add1~61_sumout ;
wire \RX|Add1~62 ;
wire \RX|Add1~57_sumout ;
wire \RX|Add1~58 ;
wire \RX|Add1~125_sumout ;
wire \RX|Add1~126 ;
wire \RX|Add1~121_sumout ;
wire \RX|Add1~122 ;
wire \RX|Add1~117_sumout ;
wire \RX|Add1~118 ;
wire \RX|Add1~113_sumout ;
wire \RX|Add1~114 ;
wire \RX|Add1~109_sumout ;
wire \RX|Add1~110 ;
wire \RX|Add1~105_sumout ;
wire \RX|Equal0~5_combout ;
wire \RX|clock_counter[8]~DUPLICATE_q ;
wire \RX|Equal0~1_combout ;
wire \RX|Add1~106 ;
wire \RX|Add1~101_sumout ;
wire \RX|Add1~102 ;
wire \RX|Add1~97_sumout ;
wire \RX|Add1~98 ;
wire \RX|Add1~69_sumout ;
wire \RX|Add1~70 ;
wire \RX|Add1~89_sumout ;
wire \RX|Add1~90 ;
wire \RX|Add1~85_sumout ;
wire \RX|Equal0~4_combout ;
wire \RX|clock_counter[19]~DUPLICATE_q ;
wire \RX|Equal0~3_combout ;
wire \RX|Equal0~2_combout ;
wire \RX|clock_counter[2]~DUPLICATE_q ;
wire \RX|Equal0~0_combout ;
wire \RX|Equal0~6_combout ;
wire \RX|count[3]~0_combout ;
wire \RX|count[2]~1_combout ;
wire \RX|count[2]~DUPLICATE_q ;
wire \RX|count[3]~DUPLICATE_q ;
wire \RX|count[1]~3_combout ;
wire \RX|count[0]~2_combout ;
wire \RX|count[0]~DUPLICATE_q ;
wire \RX|Decoder0~3_combout ;
wire \RX|DATA_received[9]~4_combout ;
wire \RX|Decoder0~1_combout ;
wire \RX|DATA_received[7]~2_combout ;
wire \RX|Decoder0~0_combout ;
wire \RX|DATA_received[6]~1_combout ;
wire \RX|Decoder0~2_combout ;
wire \RX|Equal1~0_combout ;
wire \RX|DATA_received[8]~3_combout ;
wire \RX|Decoder0~4_combout ;
wire \RX|DATA_received[4]~7_combout ;
wire \RX|DATA_received[1]~6_combout ;
wire \RX|DATA_received[3]~5_combout ;
wire \RX|DATA_received[5]~8_combout ;
wire \RX|DATA_received[2]~0_combout ;
wire \RX|always0~0_combout ;
wire \RX|DATA_OUT~0_combout ;
wire \RX|DATA_OUT[0]~1_combout ;
wire \RX|DATA_OUT~2_combout ;
wire \RX|DATA_OUT~3_combout ;
wire \RX|DATA_OUT~4_combout ;
wire \RX|DATA_OUT~5_combout ;
wire \RX|DATA_OUT~6_combout ;
wire \RX|DATA_OUT~7_combout ;
wire \RX|DATA_OUT~8_combout ;
wire [7:0] DATA;
wire [31:0] \RX|clock_counter ;
wire [31:0] \TX|clock_counter ;
wire [7:0] \RX|DATA_OUT ;
wire [10:0] \TX|DATA_transmit ;
wire [10:0] \RX|DATA_received ;
wire [3:0] \TX|count ;
wire [1:0] prevKey;
wire [3:0] \RX|count ;


// Location: IOOBUF_X68_Y12_N22
cyclonev_io_obuf \LED[0]~output (
	.i(\RX|DATA_OUT [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[0]),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
defparam \LED[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y13_N39
cyclonev_io_obuf \LED[1]~output (
	.i(\RX|DATA_OUT [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[1]),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
defparam \LED[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y13_N5
cyclonev_io_obuf \LED[2]~output (
	.i(\RX|DATA_OUT [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[2]),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
defparam \LED[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y13_N22
cyclonev_io_obuf \LED[3]~output (
	.i(\RX|DATA_OUT [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[3]),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
defparam \LED[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y10_N79
cyclonev_io_obuf \LED[4]~output (
	.i(\RX|DATA_OUT [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[4]),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
defparam \LED[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y10_N96
cyclonev_io_obuf \LED[5]~output (
	.i(\RX|DATA_OUT [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[5]),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
defparam \LED[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y12_N5
cyclonev_io_obuf \LED[6]~output (
	.i(\RX|DATA_OUT [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[6]),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
defparam \LED[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y13_N56
cyclonev_io_obuf \LED[7]~output (
	.i(\RX|DATA_OUT [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[7]),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
defparam \LED[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N2
cyclonev_io_obuf \GPIO_0[0]~output (
	.i(\TX|GPIO_0[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[0]~output .bus_hold = "false";
defparam \GPIO_0[0]~output .open_drain_output = "false";
defparam \GPIO_0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N76
cyclonev_io_obuf \GPIO_0[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[1]~output .bus_hold = "false";
defparam \GPIO_0[1]~output .open_drain_output = "true";
defparam \GPIO_0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N19
cyclonev_io_obuf \GPIO_0[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[2]~output .bus_hold = "false";
defparam \GPIO_0[2]~output .open_drain_output = "true";
defparam \GPIO_0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \GPIO_0[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[3]~output .bus_hold = "false";
defparam \GPIO_0[3]~output .open_drain_output = "true";
defparam \GPIO_0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N59
cyclonev_io_obuf \GPIO_0[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[4]~output .bus_hold = "false";
defparam \GPIO_0[4]~output .open_drain_output = "true";
defparam \GPIO_0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \GPIO_0[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[5]~output .bus_hold = "false";
defparam \GPIO_0[5]~output .open_drain_output = "true";
defparam \GPIO_0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N42
cyclonev_io_obuf \GPIO_0[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[6]~output .bus_hold = "false";
defparam \GPIO_0[6]~output .open_drain_output = "true";
defparam \GPIO_0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \GPIO_0[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[7]~output .bus_hold = "false";
defparam \GPIO_0[7]~output .open_drain_output = "true";
defparam \GPIO_0[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \GPIO_0[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[8]~output .bus_hold = "false";
defparam \GPIO_0[8]~output .open_drain_output = "true";
defparam \GPIO_0[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \GPIO_0[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[9]~output .bus_hold = "false";
defparam \GPIO_0[9]~output .open_drain_output = "true";
defparam \GPIO_0[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \GPIO_0[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[10]~output .bus_hold = "false";
defparam \GPIO_0[10]~output .open_drain_output = "true";
defparam \GPIO_0[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N19
cyclonev_io_obuf \GPIO_0[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[11]~output .bus_hold = "false";
defparam \GPIO_0[11]~output .open_drain_output = "true";
defparam \GPIO_0[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N53
cyclonev_io_obuf \GPIO_0[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[12]~output .bus_hold = "false";
defparam \GPIO_0[12]~output .open_drain_output = "true";
defparam \GPIO_0[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N36
cyclonev_io_obuf \GPIO_0[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[13]~output .bus_hold = "false";
defparam \GPIO_0[13]~output .open_drain_output = "true";
defparam \GPIO_0[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N53
cyclonev_io_obuf \GPIO_0[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[14]~output .bus_hold = "false";
defparam \GPIO_0[14]~output .open_drain_output = "true";
defparam \GPIO_0[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N36
cyclonev_io_obuf \GPIO_0[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[15]~output .bus_hold = "false";
defparam \GPIO_0[15]~output .open_drain_output = "true";
defparam \GPIO_0[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N36
cyclonev_io_obuf \GPIO_0[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[16]~output .bus_hold = "false";
defparam \GPIO_0[16]~output .open_drain_output = "true";
defparam \GPIO_0[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N53
cyclonev_io_obuf \GPIO_0[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[17]~output .bus_hold = "false";
defparam \GPIO_0[17]~output .open_drain_output = "true";
defparam \GPIO_0[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N93
cyclonev_io_obuf \GPIO_0[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[18]~output .bus_hold = "false";
defparam \GPIO_0[18]~output .open_drain_output = "true";
defparam \GPIO_0[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N93
cyclonev_io_obuf \GPIO_0[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[19]~output .bus_hold = "false";
defparam \GPIO_0[19]~output .open_drain_output = "true";
defparam \GPIO_0[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N36
cyclonev_io_obuf \GPIO_0[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[20]~output .bus_hold = "false";
defparam \GPIO_0[20]~output .open_drain_output = "true";
defparam \GPIO_0[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \GPIO_0[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[21]~output .bus_hold = "false";
defparam \GPIO_0[21]~output .open_drain_output = "true";
defparam \GPIO_0[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cyclonev_io_obuf \GPIO_0[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[22]~output .bus_hold = "false";
defparam \GPIO_0[22]~output .open_drain_output = "true";
defparam \GPIO_0[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \GPIO_0[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[23]~output .bus_hold = "false";
defparam \GPIO_0[23]~output .open_drain_output = "true";
defparam \GPIO_0[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \GPIO_0[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[24]~output .bus_hold = "false";
defparam \GPIO_0[24]~output .open_drain_output = "true";
defparam \GPIO_0[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N53
cyclonev_io_obuf \GPIO_0[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[25]~output .bus_hold = "false";
defparam \GPIO_0[25]~output .open_drain_output = "true";
defparam \GPIO_0[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \GPIO_0[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[26]~output .bus_hold = "false";
defparam \GPIO_0[26]~output .open_drain_output = "true";
defparam \GPIO_0[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \GPIO_0[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[27]~output .bus_hold = "false";
defparam \GPIO_0[27]~output .open_drain_output = "true";
defparam \GPIO_0[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N42
cyclonev_io_obuf \GPIO_0[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[28]~output .bus_hold = "false";
defparam \GPIO_0[28]~output .open_drain_output = "true";
defparam \GPIO_0[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
cyclonev_io_obuf \GPIO_0[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[29]~output .bus_hold = "false";
defparam \GPIO_0[29]~output .open_drain_output = "true";
defparam \GPIO_0[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclonev_io_obuf \GPIO_0[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[30]~output .bus_hold = "false";
defparam \GPIO_0[30]~output .open_drain_output = "true";
defparam \GPIO_0[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N59
cyclonev_io_obuf \GPIO_0[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[31]~output .bus_hold = "false";
defparam \GPIO_0[31]~output .open_drain_output = "true";
defparam \GPIO_0[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N19
cyclonev_io_obuf \GPIO_0[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[32]~output .bus_hold = "false";
defparam \GPIO_0[32]~output .open_drain_output = "true";
defparam \GPIO_0[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N19
cyclonev_io_obuf \GPIO_0[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[33]~output .bus_hold = "false";
defparam \GPIO_0[33]~output .open_drain_output = "true";
defparam \GPIO_0[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N42
cyclonev_io_obuf \GPIO_0[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[34]~output .bus_hold = "false";
defparam \GPIO_0[34]~output .open_drain_output = "true";
defparam \GPIO_0[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N2
cyclonev_io_obuf \GPIO_0[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[35]~output .bus_hold = "false";
defparam \GPIO_0[35]~output .open_drain_output = "true";
defparam \GPIO_0[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X8_Y57_N57
cyclonev_lcell_comb \TX|count[0]~4 (
// Equation(s):
// \TX|count[0]~4_combout  = !\TX|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\TX|count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TX|count[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TX|count[0]~4 .extended_lut = "off";
defparam \TX|count[0]~4 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \TX|count[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N52
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X8_Y57_N54
cyclonev_lcell_comb \TX|count~1 (
// Equation(s):
// \TX|count~1_combout  = !\TX|count [0] $ (!\TX|count [1])

	.dataa(gnd),
	.datab(!\TX|count [0]),
	.datac(gnd),
	.datad(!\TX|count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TX|count~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TX|count~1 .extended_lut = "off";
defparam \TX|count~1 .lut_mask = 64'h33CC33CC33CC33CC;
defparam \TX|count~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y57_N56
dffeas \TX|count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TX|count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TX|count[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|count[1] .is_wysiwyg = "true";
defparam \TX|count[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y57_N15
cyclonev_lcell_comb \TX|count~2 (
// Equation(s):
// \TX|count~2_combout  = ( \TX|count [1] & ( (!\TX|count [0] & ((\TX|count [2]))) # (\TX|count [0] & (!\TX|count [3] & !\TX|count [2])) ) ) # ( !\TX|count [1] & ( \TX|count [2] ) )

	.dataa(gnd),
	.datab(!\TX|count [0]),
	.datac(!\TX|count [3]),
	.datad(!\TX|count [2]),
	.datae(gnd),
	.dataf(!\TX|count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TX|count~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TX|count~2 .extended_lut = "off";
defparam \TX|count~2 .lut_mask = 64'h00FF00FF30CC30CC;
defparam \TX|count~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y57_N17
dffeas \TX|count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TX|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TX|count[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|count[2] .is_wysiwyg = "true";
defparam \TX|count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y57_N6
cyclonev_lcell_comb \TX|Equal1~0 (
// Equation(s):
// \TX|Equal1~0_combout  = ( !\TX|count [2] & ( (\TX|count [1] & (\TX|count [3] & \TX|count [0])) ) )

	.dataa(!\TX|count [1]),
	.datab(!\TX|count [3]),
	.datac(gnd),
	.datad(!\TX|count [0]),
	.datae(gnd),
	.dataf(!\TX|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TX|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TX|Equal1~0 .extended_lut = "off";
defparam \TX|Equal1~0 .lut_mask = 64'h0011001100000000;
defparam \TX|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y58_N0
cyclonev_lcell_comb \TX|Add1~29 (
// Equation(s):
// \TX|Add1~29_sumout  = SUM(( \TX|clock_counter [0] ) + ( VCC ) + ( !VCC ))
// \TX|Add1~30  = CARRY(( \TX|clock_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\TX|clock_counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\TX|Add1~29_sumout ),
	.cout(\TX|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \TX|Add1~29 .extended_lut = "off";
defparam \TX|Add1~29 .lut_mask = 64'h00000000000000FF;
defparam \TX|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y57_N51
cyclonev_lcell_comb \prevKey[1]~0 (
// Equation(s):
// \prevKey[1]~0_combout  = !\KEY[1]~input_o 

	.dataa(!\KEY[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prevKey[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prevKey[1]~0 .extended_lut = "off";
defparam \prevKey[1]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \prevKey[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y57_N53
dffeas \prevKey[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\prevKey[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(prevKey[1]),
	.prn(vcc));
// synopsys translate_off
defparam \prevKey[1] .is_wysiwyg = "true";
defparam \prevKey[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y57_N33
cyclonev_lcell_comb \TX|always0~0 (
// Equation(s):
// \TX|always0~0_combout  = ( \KEY[1]~input_o  & ( prevKey[1] ) ) # ( !\KEY[1]~input_o  & ( prevKey[1] & ( \TX|transmitting~q  ) ) ) # ( \KEY[1]~input_o  & ( !prevKey[1] & ( \TX|transmitting~q  ) ) ) # ( !\KEY[1]~input_o  & ( !prevKey[1] & ( 
// \TX|transmitting~q  ) ) )

	.dataa(!\TX|transmitting~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\KEY[1]~input_o ),
	.dataf(!prevKey[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TX|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TX|always0~0 .extended_lut = "off";
defparam \TX|always0~0 .lut_mask = 64'h555555555555FFFF;
defparam \TX|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y58_N2
dffeas \TX|clock_counter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TX|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TX|Equal0~6_combout ),
	.sload(gnd),
	.ena(\TX|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|clock_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|clock_counter[0] .is_wysiwyg = "true";
defparam \TX|clock_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y58_N3
cyclonev_lcell_comb \TX|Add1~109 (
// Equation(s):
// \TX|Add1~109_sumout  = SUM(( \TX|clock_counter [1] ) + ( GND ) + ( \TX|Add1~30  ))
// \TX|Add1~110  = CARRY(( \TX|clock_counter [1] ) + ( GND ) + ( \TX|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\TX|clock_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TX|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TX|Add1~109_sumout ),
	.cout(\TX|Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \TX|Add1~109 .extended_lut = "off";
defparam \TX|Add1~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \TX|Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y58_N5
dffeas \TX|clock_counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TX|Add1~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TX|Equal0~6_combout ),
	.sload(gnd),
	.ena(\TX|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|clock_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|clock_counter[1] .is_wysiwyg = "true";
defparam \TX|clock_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y58_N6
cyclonev_lcell_comb \TX|Add1~25 (
// Equation(s):
// \TX|Add1~25_sumout  = SUM(( \TX|clock_counter [2] ) + ( GND ) + ( \TX|Add1~110  ))
// \TX|Add1~26  = CARRY(( \TX|clock_counter [2] ) + ( GND ) + ( \TX|Add1~110  ))

	.dataa(gnd),
	.datab(!\TX|clock_counter [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TX|Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TX|Add1~25_sumout ),
	.cout(\TX|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \TX|Add1~25 .extended_lut = "off";
defparam \TX|Add1~25 .lut_mask = 64'h0000FFFF00003333;
defparam \TX|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y58_N8
dffeas \TX|clock_counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TX|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TX|Equal0~6_combout ),
	.sload(gnd),
	.ena(\TX|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|clock_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|clock_counter[2] .is_wysiwyg = "true";
defparam \TX|clock_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y58_N9
cyclonev_lcell_comb \TX|Add1~21 (
// Equation(s):
// \TX|Add1~21_sumout  = SUM(( \TX|clock_counter [3] ) + ( GND ) + ( \TX|Add1~26  ))
// \TX|Add1~22  = CARRY(( \TX|clock_counter [3] ) + ( GND ) + ( \TX|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\TX|clock_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TX|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TX|Add1~21_sumout ),
	.cout(\TX|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \TX|Add1~21 .extended_lut = "off";
defparam \TX|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \TX|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y58_N11
dffeas \TX|clock_counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TX|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TX|Equal0~6_combout ),
	.sload(gnd),
	.ena(\TX|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|clock_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|clock_counter[3] .is_wysiwyg = "true";
defparam \TX|clock_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y58_N12
cyclonev_lcell_comb \TX|Add1~17 (
// Equation(s):
// \TX|Add1~17_sumout  = SUM(( \TX|clock_counter [4] ) + ( GND ) + ( \TX|Add1~22  ))
// \TX|Add1~18  = CARRY(( \TX|clock_counter [4] ) + ( GND ) + ( \TX|Add1~22  ))

	.dataa(gnd),
	.datab(!\TX|clock_counter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TX|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TX|Add1~17_sumout ),
	.cout(\TX|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \TX|Add1~17 .extended_lut = "off";
defparam \TX|Add1~17 .lut_mask = 64'h0000FFFF00003333;
defparam \TX|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y58_N14
dffeas \TX|clock_counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TX|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TX|Equal0~6_combout ),
	.sload(gnd),
	.ena(\TX|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|clock_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|clock_counter[4] .is_wysiwyg = "true";
defparam \TX|clock_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y58_N15
cyclonev_lcell_comb \TX|Add1~13 (
// Equation(s):
// \TX|Add1~13_sumout  = SUM(( \TX|clock_counter [5] ) + ( GND ) + ( \TX|Add1~18  ))
// \TX|Add1~14  = CARRY(( \TX|clock_counter [5] ) + ( GND ) + ( \TX|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\TX|clock_counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TX|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TX|Add1~13_sumout ),
	.cout(\TX|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \TX|Add1~13 .extended_lut = "off";
defparam \TX|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \TX|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y58_N17
dffeas \TX|clock_counter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TX|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TX|Equal0~6_combout ),
	.sload(gnd),
	.ena(\TX|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|clock_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|clock_counter[5] .is_wysiwyg = "true";
defparam \TX|clock_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y58_N18
cyclonev_lcell_comb \TX|Add1~9 (
// Equation(s):
// \TX|Add1~9_sumout  = SUM(( \TX|clock_counter [6] ) + ( GND ) + ( \TX|Add1~14  ))
// \TX|Add1~10  = CARRY(( \TX|clock_counter [6] ) + ( GND ) + ( \TX|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\TX|clock_counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TX|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TX|Add1~9_sumout ),
	.cout(\TX|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \TX|Add1~9 .extended_lut = "off";
defparam \TX|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \TX|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y58_N20
dffeas \TX|clock_counter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TX|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TX|Equal0~6_combout ),
	.sload(gnd),
	.ena(\TX|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|clock_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|clock_counter[6] .is_wysiwyg = "true";
defparam \TX|clock_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y57_N36
cyclonev_lcell_comb \TX|Equal0~1 (
// Equation(s):
// \TX|Equal0~1_combout  = ( \TX|clock_counter [6] & ( !\TX|clock_counter [5] & ( (!\TX|clock_counter [3] & (!\TX|clock_counter [2] & (!\TX|clock_counter [0] & \TX|clock_counter [4]))) ) ) )

	.dataa(!\TX|clock_counter [3]),
	.datab(!\TX|clock_counter [2]),
	.datac(!\TX|clock_counter [0]),
	.datad(!\TX|clock_counter [4]),
	.datae(!\TX|clock_counter [6]),
	.dataf(!\TX|clock_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TX|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TX|Equal0~1 .extended_lut = "off";
defparam \TX|Equal0~1 .lut_mask = 64'h0000008000000000;
defparam \TX|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y58_N21
cyclonev_lcell_comb \TX|Add1~53 (
// Equation(s):
// \TX|Add1~53_sumout  = SUM(( \TX|clock_counter [7] ) + ( GND ) + ( \TX|Add1~10  ))
// \TX|Add1~54  = CARRY(( \TX|clock_counter [7] ) + ( GND ) + ( \TX|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\TX|clock_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TX|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TX|Add1~53_sumout ),
	.cout(\TX|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \TX|Add1~53 .extended_lut = "off";
defparam \TX|Add1~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \TX|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y58_N23
dffeas \TX|clock_counter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TX|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TX|Equal0~6_combout ),
	.sload(gnd),
	.ena(\TX|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|clock_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|clock_counter[7] .is_wysiwyg = "true";
defparam \TX|clock_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y58_N24
cyclonev_lcell_comb \TX|Add1~49 (
// Equation(s):
// \TX|Add1~49_sumout  = SUM(( \TX|clock_counter [8] ) + ( GND ) + ( \TX|Add1~54  ))
// \TX|Add1~50  = CARRY(( \TX|clock_counter [8] ) + ( GND ) + ( \TX|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\TX|clock_counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TX|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TX|Add1~49_sumout ),
	.cout(\TX|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \TX|Add1~49 .extended_lut = "off";
defparam \TX|Add1~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \TX|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y58_N26
dffeas \TX|clock_counter[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TX|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TX|Equal0~6_combout ),
	.sload(gnd),
	.ena(\TX|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|clock_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|clock_counter[8] .is_wysiwyg = "true";
defparam \TX|clock_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y58_N27
cyclonev_lcell_comb \TX|Add1~45 (
// Equation(s):
// \TX|Add1~45_sumout  = SUM(( \TX|clock_counter [9] ) + ( GND ) + ( \TX|Add1~50  ))
// \TX|Add1~46  = CARRY(( \TX|clock_counter [9] ) + ( GND ) + ( \TX|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\TX|clock_counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TX|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TX|Add1~45_sumout ),
	.cout(\TX|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \TX|Add1~45 .extended_lut = "off";
defparam \TX|Add1~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \TX|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y58_N29
dffeas \TX|clock_counter[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TX|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TX|Equal0~6_combout ),
	.sload(gnd),
	.ena(\TX|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|clock_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|clock_counter[9] .is_wysiwyg = "true";
defparam \TX|clock_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y58_N30
cyclonev_lcell_comb \TX|Add1~41 (
// Equation(s):
// \TX|Add1~41_sumout  = SUM(( \TX|clock_counter [10] ) + ( GND ) + ( \TX|Add1~46  ))
// \TX|Add1~42  = CARRY(( \TX|clock_counter [10] ) + ( GND ) + ( \TX|Add1~46  ))

	.dataa(gnd),
	.datab(!\TX|clock_counter [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TX|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TX|Add1~41_sumout ),
	.cout(\TX|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \TX|Add1~41 .extended_lut = "off";
defparam \TX|Add1~41 .lut_mask = 64'h0000FFFF00003333;
defparam \TX|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y58_N32
dffeas \TX|clock_counter[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TX|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TX|Equal0~6_combout ),
	.sload(gnd),
	.ena(\TX|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|clock_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|clock_counter[10] .is_wysiwyg = "true";
defparam \TX|clock_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y58_N33
cyclonev_lcell_comb \TX|Add1~37 (
// Equation(s):
// \TX|Add1~37_sumout  = SUM(( \TX|clock_counter [11] ) + ( GND ) + ( \TX|Add1~42  ))
// \TX|Add1~38  = CARRY(( \TX|clock_counter [11] ) + ( GND ) + ( \TX|Add1~42  ))

	.dataa(!\TX|clock_counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TX|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TX|Add1~37_sumout ),
	.cout(\TX|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \TX|Add1~37 .extended_lut = "off";
defparam \TX|Add1~37 .lut_mask = 64'h0000FFFF00005555;
defparam \TX|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y58_N35
dffeas \TX|clock_counter[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TX|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TX|Equal0~6_combout ),
	.sload(gnd),
	.ena(\TX|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|clock_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|clock_counter[11] .is_wysiwyg = "true";
defparam \TX|clock_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y58_N36
cyclonev_lcell_comb \TX|Add1~33 (
// Equation(s):
// \TX|Add1~33_sumout  = SUM(( \TX|clock_counter [12] ) + ( GND ) + ( \TX|Add1~38  ))
// \TX|Add1~34  = CARRY(( \TX|clock_counter [12] ) + ( GND ) + ( \TX|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\TX|clock_counter [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TX|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TX|Add1~33_sumout ),
	.cout(\TX|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \TX|Add1~33 .extended_lut = "off";
defparam \TX|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \TX|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y58_N38
dffeas \TX|clock_counter[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TX|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TX|Equal0~6_combout ),
	.sload(gnd),
	.ena(\TX|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|clock_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|clock_counter[12] .is_wysiwyg = "true";
defparam \TX|clock_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y58_N39
cyclonev_lcell_comb \TX|Add1~77 (
// Equation(s):
// \TX|Add1~77_sumout  = SUM(( \TX|clock_counter [13] ) + ( GND ) + ( \TX|Add1~34  ))
// \TX|Add1~78  = CARRY(( \TX|clock_counter [13] ) + ( GND ) + ( \TX|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\TX|clock_counter [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TX|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TX|Add1~77_sumout ),
	.cout(\TX|Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \TX|Add1~77 .extended_lut = "off";
defparam \TX|Add1~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \TX|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y58_N41
dffeas \TX|clock_counter[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TX|Add1~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TX|Equal0~6_combout ),
	.sload(gnd),
	.ena(\TX|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|clock_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|clock_counter[13] .is_wysiwyg = "true";
defparam \TX|clock_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y58_N42
cyclonev_lcell_comb \TX|Add1~73 (
// Equation(s):
// \TX|Add1~73_sumout  = SUM(( \TX|clock_counter [14] ) + ( GND ) + ( \TX|Add1~78  ))
// \TX|Add1~74  = CARRY(( \TX|clock_counter [14] ) + ( GND ) + ( \TX|Add1~78  ))

	.dataa(gnd),
	.datab(!\TX|clock_counter [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TX|Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TX|Add1~73_sumout ),
	.cout(\TX|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \TX|Add1~73 .extended_lut = "off";
defparam \TX|Add1~73 .lut_mask = 64'h0000FFFF00003333;
defparam \TX|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y58_N44
dffeas \TX|clock_counter[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TX|Add1~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TX|Equal0~6_combout ),
	.sload(gnd),
	.ena(\TX|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|clock_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|clock_counter[14] .is_wysiwyg = "true";
defparam \TX|clock_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y58_N45
cyclonev_lcell_comb \TX|Add1~69 (
// Equation(s):
// \TX|Add1~69_sumout  = SUM(( \TX|clock_counter [15] ) + ( GND ) + ( \TX|Add1~74  ))
// \TX|Add1~70  = CARRY(( \TX|clock_counter [15] ) + ( GND ) + ( \TX|Add1~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\TX|clock_counter [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TX|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TX|Add1~69_sumout ),
	.cout(\TX|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \TX|Add1~69 .extended_lut = "off";
defparam \TX|Add1~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \TX|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y58_N47
dffeas \TX|clock_counter[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TX|Add1~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TX|Equal0~6_combout ),
	.sload(gnd),
	.ena(\TX|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|clock_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|clock_counter[15] .is_wysiwyg = "true";
defparam \TX|clock_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y58_N48
cyclonev_lcell_comb \TX|Add1~65 (
// Equation(s):
// \TX|Add1~65_sumout  = SUM(( \TX|clock_counter [16] ) + ( GND ) + ( \TX|Add1~70  ))
// \TX|Add1~66  = CARRY(( \TX|clock_counter [16] ) + ( GND ) + ( \TX|Add1~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\TX|clock_counter [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TX|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TX|Add1~65_sumout ),
	.cout(\TX|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \TX|Add1~65 .extended_lut = "off";
defparam \TX|Add1~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \TX|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y58_N50
dffeas \TX|clock_counter[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TX|Add1~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TX|Equal0~6_combout ),
	.sload(gnd),
	.ena(\TX|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|clock_counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|clock_counter[16] .is_wysiwyg = "true";
defparam \TX|clock_counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y58_N51
cyclonev_lcell_comb \TX|Add1~61 (
// Equation(s):
// \TX|Add1~61_sumout  = SUM(( \TX|clock_counter [17] ) + ( GND ) + ( \TX|Add1~66  ))
// \TX|Add1~62  = CARRY(( \TX|clock_counter [17] ) + ( GND ) + ( \TX|Add1~66  ))

	.dataa(!\TX|clock_counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TX|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TX|Add1~61_sumout ),
	.cout(\TX|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \TX|Add1~61 .extended_lut = "off";
defparam \TX|Add1~61 .lut_mask = 64'h0000FFFF00005555;
defparam \TX|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y58_N53
dffeas \TX|clock_counter[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TX|Add1~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TX|Equal0~6_combout ),
	.sload(gnd),
	.ena(\TX|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|clock_counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|clock_counter[17] .is_wysiwyg = "true";
defparam \TX|clock_counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y58_N54
cyclonev_lcell_comb \TX|Add1~57 (
// Equation(s):
// \TX|Add1~57_sumout  = SUM(( \TX|clock_counter [18] ) + ( GND ) + ( \TX|Add1~62  ))
// \TX|Add1~58  = CARRY(( \TX|clock_counter [18] ) + ( GND ) + ( \TX|Add1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\TX|clock_counter [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TX|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TX|Add1~57_sumout ),
	.cout(\TX|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \TX|Add1~57 .extended_lut = "off";
defparam \TX|Add1~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \TX|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y58_N56
dffeas \TX|clock_counter[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TX|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TX|Equal0~6_combout ),
	.sload(gnd),
	.ena(\TX|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|clock_counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|clock_counter[18] .is_wysiwyg = "true";
defparam \TX|clock_counter[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y58_N57
cyclonev_lcell_comb \TX|Add1~125 (
// Equation(s):
// \TX|Add1~125_sumout  = SUM(( \TX|clock_counter [19] ) + ( GND ) + ( \TX|Add1~58  ))
// \TX|Add1~126  = CARRY(( \TX|clock_counter [19] ) + ( GND ) + ( \TX|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\TX|clock_counter [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TX|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TX|Add1~125_sumout ),
	.cout(\TX|Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \TX|Add1~125 .extended_lut = "off";
defparam \TX|Add1~125 .lut_mask = 64'h0000FFFF00000F0F;
defparam \TX|Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y58_N59
dffeas \TX|clock_counter[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TX|Add1~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TX|Equal0~6_combout ),
	.sload(gnd),
	.ena(\TX|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|clock_counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|clock_counter[19] .is_wysiwyg = "true";
defparam \TX|clock_counter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y57_N0
cyclonev_lcell_comb \TX|Add1~121 (
// Equation(s):
// \TX|Add1~121_sumout  = SUM(( \TX|clock_counter [20] ) + ( GND ) + ( \TX|Add1~126  ))
// \TX|Add1~122  = CARRY(( \TX|clock_counter [20] ) + ( GND ) + ( \TX|Add1~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\TX|clock_counter [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TX|Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TX|Add1~121_sumout ),
	.cout(\TX|Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \TX|Add1~121 .extended_lut = "off";
defparam \TX|Add1~121 .lut_mask = 64'h0000FFFF00000F0F;
defparam \TX|Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y57_N2
dffeas \TX|clock_counter[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TX|Add1~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TX|Equal0~6_combout ),
	.sload(gnd),
	.ena(\TX|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|clock_counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|clock_counter[20] .is_wysiwyg = "true";
defparam \TX|clock_counter[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y57_N3
cyclonev_lcell_comb \TX|Add1~117 (
// Equation(s):
// \TX|Add1~117_sumout  = SUM(( \TX|clock_counter [21] ) + ( GND ) + ( \TX|Add1~122  ))
// \TX|Add1~118  = CARRY(( \TX|clock_counter [21] ) + ( GND ) + ( \TX|Add1~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\TX|clock_counter [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TX|Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TX|Add1~117_sumout ),
	.cout(\TX|Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \TX|Add1~117 .extended_lut = "off";
defparam \TX|Add1~117 .lut_mask = 64'h0000FFFF000000FF;
defparam \TX|Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y57_N5
dffeas \TX|clock_counter[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TX|Add1~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TX|Equal0~6_combout ),
	.sload(gnd),
	.ena(\TX|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|clock_counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|clock_counter[21] .is_wysiwyg = "true";
defparam \TX|clock_counter[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y57_N6
cyclonev_lcell_comb \TX|Add1~113 (
// Equation(s):
// \TX|Add1~113_sumout  = SUM(( \TX|clock_counter [22] ) + ( GND ) + ( \TX|Add1~118  ))
// \TX|Add1~114  = CARRY(( \TX|clock_counter [22] ) + ( GND ) + ( \TX|Add1~118  ))

	.dataa(gnd),
	.datab(!\TX|clock_counter [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TX|Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TX|Add1~113_sumout ),
	.cout(\TX|Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \TX|Add1~113 .extended_lut = "off";
defparam \TX|Add1~113 .lut_mask = 64'h0000FFFF00003333;
defparam \TX|Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y57_N8
dffeas \TX|clock_counter[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TX|Add1~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TX|Equal0~6_combout ),
	.sload(gnd),
	.ena(\TX|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|clock_counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|clock_counter[22] .is_wysiwyg = "true";
defparam \TX|clock_counter[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y57_N9
cyclonev_lcell_comb \TX|Add1~1 (
// Equation(s):
// \TX|Add1~1_sumout  = SUM(( \TX|clock_counter [23] ) + ( GND ) + ( \TX|Add1~114  ))
// \TX|Add1~2  = CARRY(( \TX|clock_counter [23] ) + ( GND ) + ( \TX|Add1~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\TX|clock_counter [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TX|Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TX|Add1~1_sumout ),
	.cout(\TX|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \TX|Add1~1 .extended_lut = "off";
defparam \TX|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \TX|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y57_N11
dffeas \TX|clock_counter[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TX|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TX|Equal0~6_combout ),
	.sload(gnd),
	.ena(\TX|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|clock_counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|clock_counter[23] .is_wysiwyg = "true";
defparam \TX|clock_counter[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y57_N12
cyclonev_lcell_comb \TX|Add1~5 (
// Equation(s):
// \TX|Add1~5_sumout  = SUM(( \TX|clock_counter [24] ) + ( GND ) + ( \TX|Add1~2  ))
// \TX|Add1~6  = CARRY(( \TX|clock_counter [24] ) + ( GND ) + ( \TX|Add1~2  ))

	.dataa(gnd),
	.datab(!\TX|clock_counter [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TX|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TX|Add1~5_sumout ),
	.cout(\TX|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \TX|Add1~5 .extended_lut = "off";
defparam \TX|Add1~5 .lut_mask = 64'h0000FFFF00003333;
defparam \TX|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y57_N14
dffeas \TX|clock_counter[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TX|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TX|Equal0~6_combout ),
	.sload(gnd),
	.ena(\TX|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|clock_counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|clock_counter[24] .is_wysiwyg = "true";
defparam \TX|clock_counter[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y57_N36
cyclonev_lcell_comb \TX|Equal0~0 (
// Equation(s):
// \TX|Equal0~0_combout  = ( !\TX|clock_counter [24] & ( !\TX|clock_counter [23] ) )

	.dataa(gnd),
	.datab(!\TX|clock_counter [23]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\TX|clock_counter [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TX|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TX|Equal0~0 .extended_lut = "off";
defparam \TX|Equal0~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \TX|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y57_N15
cyclonev_lcell_comb \TX|Add1~81 (
// Equation(s):
// \TX|Add1~81_sumout  = SUM(( \TX|clock_counter [25] ) + ( GND ) + ( \TX|Add1~6  ))
// \TX|Add1~82  = CARRY(( \TX|clock_counter [25] ) + ( GND ) + ( \TX|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\TX|clock_counter [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TX|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TX|Add1~81_sumout ),
	.cout(\TX|Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \TX|Add1~81 .extended_lut = "off";
defparam \TX|Add1~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \TX|Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y57_N17
dffeas \TX|clock_counter[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TX|Add1~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TX|Equal0~6_combout ),
	.sload(gnd),
	.ena(\TX|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|clock_counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|clock_counter[25] .is_wysiwyg = "true";
defparam \TX|clock_counter[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y57_N18
cyclonev_lcell_comb \TX|Add1~85 (
// Equation(s):
// \TX|Add1~85_sumout  = SUM(( \TX|clock_counter [26] ) + ( GND ) + ( \TX|Add1~82  ))
// \TX|Add1~86  = CARRY(( \TX|clock_counter [26] ) + ( GND ) + ( \TX|Add1~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\TX|clock_counter [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TX|Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TX|Add1~85_sumout ),
	.cout(\TX|Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \TX|Add1~85 .extended_lut = "off";
defparam \TX|Add1~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \TX|Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y57_N20
dffeas \TX|clock_counter[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TX|Add1~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TX|Equal0~6_combout ),
	.sload(gnd),
	.ena(\TX|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|clock_counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|clock_counter[26] .is_wysiwyg = "true";
defparam \TX|clock_counter[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y57_N21
cyclonev_lcell_comb \TX|Add1~89 (
// Equation(s):
// \TX|Add1~89_sumout  = SUM(( \TX|clock_counter [27] ) + ( GND ) + ( \TX|Add1~86  ))
// \TX|Add1~90  = CARRY(( \TX|clock_counter [27] ) + ( GND ) + ( \TX|Add1~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\TX|clock_counter [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TX|Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TX|Add1~89_sumout ),
	.cout(\TX|Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \TX|Add1~89 .extended_lut = "off";
defparam \TX|Add1~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \TX|Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y57_N23
dffeas \TX|clock_counter[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TX|Add1~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TX|Equal0~6_combout ),
	.sload(gnd),
	.ena(\TX|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|clock_counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|clock_counter[27] .is_wysiwyg = "true";
defparam \TX|clock_counter[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y57_N24
cyclonev_lcell_comb \TX|Add1~93 (
// Equation(s):
// \TX|Add1~93_sumout  = SUM(( \TX|clock_counter [28] ) + ( GND ) + ( \TX|Add1~90  ))
// \TX|Add1~94  = CARRY(( \TX|clock_counter [28] ) + ( GND ) + ( \TX|Add1~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\TX|clock_counter [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TX|Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TX|Add1~93_sumout ),
	.cout(\TX|Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \TX|Add1~93 .extended_lut = "off";
defparam \TX|Add1~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \TX|Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y57_N26
dffeas \TX|clock_counter[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TX|Add1~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TX|Equal0~6_combout ),
	.sload(gnd),
	.ena(\TX|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|clock_counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|clock_counter[28] .is_wysiwyg = "true";
defparam \TX|clock_counter[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y57_N27
cyclonev_lcell_comb \TX|Add1~97 (
// Equation(s):
// \TX|Add1~97_sumout  = SUM(( \TX|clock_counter [29] ) + ( GND ) + ( \TX|Add1~94  ))
// \TX|Add1~98  = CARRY(( \TX|clock_counter [29] ) + ( GND ) + ( \TX|Add1~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\TX|clock_counter [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TX|Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TX|Add1~97_sumout ),
	.cout(\TX|Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \TX|Add1~97 .extended_lut = "off";
defparam \TX|Add1~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \TX|Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y57_N29
dffeas \TX|clock_counter[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TX|Add1~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TX|Equal0~6_combout ),
	.sload(gnd),
	.ena(\TX|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|clock_counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|clock_counter[29] .is_wysiwyg = "true";
defparam \TX|clock_counter[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y57_N30
cyclonev_lcell_comb \TX|Add1~101 (
// Equation(s):
// \TX|Add1~101_sumout  = SUM(( \TX|clock_counter [30] ) + ( GND ) + ( \TX|Add1~98  ))
// \TX|Add1~102  = CARRY(( \TX|clock_counter [30] ) + ( GND ) + ( \TX|Add1~98  ))

	.dataa(gnd),
	.datab(!\TX|clock_counter [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TX|Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TX|Add1~101_sumout ),
	.cout(\TX|Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \TX|Add1~101 .extended_lut = "off";
defparam \TX|Add1~101 .lut_mask = 64'h0000FFFF00003333;
defparam \TX|Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y57_N32
dffeas \TX|clock_counter[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TX|Add1~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TX|Equal0~6_combout ),
	.sload(gnd),
	.ena(\TX|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|clock_counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|clock_counter[30] .is_wysiwyg = "true";
defparam \TX|clock_counter[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y57_N54
cyclonev_lcell_comb \TX|Equal0~4 (
// Equation(s):
// \TX|Equal0~4_combout  = ( !\TX|clock_counter [29] & ( !\TX|clock_counter [26] & ( (!\TX|clock_counter [27] & (!\TX|clock_counter [30] & (!\TX|clock_counter [28] & !\TX|clock_counter [25]))) ) ) )

	.dataa(!\TX|clock_counter [27]),
	.datab(!\TX|clock_counter [30]),
	.datac(!\TX|clock_counter [28]),
	.datad(!\TX|clock_counter [25]),
	.datae(!\TX|clock_counter [29]),
	.dataf(!\TX|clock_counter [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TX|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TX|Equal0~4 .extended_lut = "off";
defparam \TX|Equal0~4 .lut_mask = 64'h8000000000000000;
defparam \TX|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y57_N6
cyclonev_lcell_comb \TX|Equal0~2 (
// Equation(s):
// \TX|Equal0~2_combout  = ( !\TX|clock_counter [7] & ( !\TX|clock_counter [11] & ( (\TX|clock_counter [9] & (\TX|clock_counter [8] & (!\TX|clock_counter [10] & !\TX|clock_counter [12]))) ) ) )

	.dataa(!\TX|clock_counter [9]),
	.datab(!\TX|clock_counter [8]),
	.datac(!\TX|clock_counter [10]),
	.datad(!\TX|clock_counter [12]),
	.datae(!\TX|clock_counter [7]),
	.dataf(!\TX|clock_counter [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TX|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TX|Equal0~2 .extended_lut = "off";
defparam \TX|Equal0~2 .lut_mask = 64'h1000000000000000;
defparam \TX|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y57_N33
cyclonev_lcell_comb \TX|Add1~105 (
// Equation(s):
// \TX|Add1~105_sumout  = SUM(( \TX|clock_counter [31] ) + ( GND ) + ( \TX|Add1~102  ))

	.dataa(!\TX|clock_counter [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TX|Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TX|Add1~105_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TX|Add1~105 .extended_lut = "off";
defparam \TX|Add1~105 .lut_mask = 64'h0000FFFF00005555;
defparam \TX|Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y57_N35
dffeas \TX|clock_counter[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TX|Add1~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TX|Equal0~6_combout ),
	.sload(gnd),
	.ena(\TX|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|clock_counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|clock_counter[31] .is_wysiwyg = "true";
defparam \TX|clock_counter[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y57_N48
cyclonev_lcell_comb \TX|Equal0~5 (
// Equation(s):
// \TX|Equal0~5_combout  = ( !\TX|clock_counter [21] & ( !\TX|clock_counter [1] & ( (!\TX|clock_counter [20] & (!\TX|clock_counter [22] & (!\TX|clock_counter [31] & !\TX|clock_counter [19]))) ) ) )

	.dataa(!\TX|clock_counter [20]),
	.datab(!\TX|clock_counter [22]),
	.datac(!\TX|clock_counter [31]),
	.datad(!\TX|clock_counter [19]),
	.datae(!\TX|clock_counter [21]),
	.dataf(!\TX|clock_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TX|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TX|Equal0~5 .extended_lut = "off";
defparam \TX|Equal0~5 .lut_mask = 64'h8000000000000000;
defparam \TX|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y57_N12
cyclonev_lcell_comb \TX|Equal0~3 (
// Equation(s):
// \TX|Equal0~3_combout  = ( !\TX|clock_counter [13] & ( \TX|clock_counter [14] & ( (!\TX|clock_counter [16] & (!\TX|clock_counter [17] & (!\TX|clock_counter [18] & \TX|clock_counter [15]))) ) ) )

	.dataa(!\TX|clock_counter [16]),
	.datab(!\TX|clock_counter [17]),
	.datac(!\TX|clock_counter [18]),
	.datad(!\TX|clock_counter [15]),
	.datae(!\TX|clock_counter [13]),
	.dataf(!\TX|clock_counter [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TX|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TX|Equal0~3 .extended_lut = "off";
defparam \TX|Equal0~3 .lut_mask = 64'h0000000000800000;
defparam \TX|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y57_N18
cyclonev_lcell_comb \TX|Equal0~6 (
// Equation(s):
// \TX|Equal0~6_combout  = ( \TX|Equal0~5_combout  & ( \TX|Equal0~3_combout  & ( (\TX|Equal0~1_combout  & (\TX|Equal0~0_combout  & (\TX|Equal0~4_combout  & \TX|Equal0~2_combout ))) ) ) )

	.dataa(!\TX|Equal0~1_combout ),
	.datab(!\TX|Equal0~0_combout ),
	.datac(!\TX|Equal0~4_combout ),
	.datad(!\TX|Equal0~2_combout ),
	.datae(!\TX|Equal0~5_combout ),
	.dataf(!\TX|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TX|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TX|Equal0~6 .extended_lut = "off";
defparam \TX|Equal0~6 .lut_mask = 64'h0000000000000001;
defparam \TX|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y57_N48
cyclonev_lcell_comb \TX|transmitting~0 (
// Equation(s):
// \TX|transmitting~0_combout  = ( prevKey[1] & ( (!\KEY[1]~input_o  & (\TX|transmitting~q  & ((!\TX|Equal1~0_combout ) # (!\TX|Equal0~6_combout )))) # (\KEY[1]~input_o  & ((!\TX|Equal1~0_combout ) # ((!\TX|Equal0~6_combout )))) ) ) # ( !prevKey[1] & ( 
// (\TX|transmitting~q  & ((!\TX|Equal1~0_combout ) # (!\TX|Equal0~6_combout ))) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\TX|Equal1~0_combout ),
	.datac(!\TX|Equal0~6_combout ),
	.datad(!\TX|transmitting~q ),
	.datae(gnd),
	.dataf(!prevKey[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TX|transmitting~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TX|transmitting~0 .extended_lut = "off";
defparam \TX|transmitting~0 .lut_mask = 64'h00FC00FC54FC54FC;
defparam \TX|transmitting~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y57_N50
dffeas \TX|transmitting (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TX|transmitting~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|transmitting~q ),
	.prn(vcc));
// synopsys translate_off
defparam \TX|transmitting .is_wysiwyg = "true";
defparam \TX|transmitting .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y57_N36
cyclonev_lcell_comb \TX|count[3]~0 (
// Equation(s):
// \TX|count[3]~0_combout  = ( \TX|Equal0~6_combout  & ( ((prevKey[1] & \KEY[1]~input_o )) # (\TX|transmitting~q ) ) )

	.dataa(gnd),
	.datab(!\TX|transmitting~q ),
	.datac(!prevKey[1]),
	.datad(!\KEY[1]~input_o ),
	.datae(gnd),
	.dataf(!\TX|Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TX|count[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TX|count[3]~0 .extended_lut = "off";
defparam \TX|count[3]~0 .lut_mask = 64'h00000000333F333F;
defparam \TX|count[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y57_N59
dffeas \TX|count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TX|count[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TX|count[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|count[0] .is_wysiwyg = "true";
defparam \TX|count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y57_N12
cyclonev_lcell_comb \TX|count~3 (
// Equation(s):
// \TX|count~3_combout  = ( \TX|count [2] & ( \TX|count [3] ) ) # ( !\TX|count [2] & ( !\TX|count [3] $ (((!\TX|count [0]) # (!\TX|count [1]))) ) )

	.dataa(gnd),
	.datab(!\TX|count [0]),
	.datac(!\TX|count [1]),
	.datad(!\TX|count [3]),
	.datae(gnd),
	.dataf(!\TX|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TX|count~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TX|count~3 .extended_lut = "off";
defparam \TX|count~3 .lut_mask = 64'h03FC03FC00FF00FF;
defparam \TX|count~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y57_N14
dffeas \TX|count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TX|count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TX|count[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|count[3] .is_wysiwyg = "true";
defparam \TX|count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y57_N9
cyclonev_lcell_comb \TX|Equal2~0 (
// Equation(s):
// \TX|Equal2~0_combout  = ( !\TX|count [1] & ( (!\TX|count [3] & (!\TX|count [2] & !\TX|count [0])) ) )

	.dataa(gnd),
	.datab(!\TX|count [3]),
	.datac(!\TX|count [2]),
	.datad(!\TX|count [0]),
	.datae(gnd),
	.dataf(!\TX|count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TX|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TX|Equal2~0 .extended_lut = "off";
defparam \TX|Equal2~0 .lut_mask = 64'hC000C00000000000;
defparam \TX|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y61_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N35
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X11_Y58_N12
cyclonev_lcell_comb \prevKey[0]~1 (
// Equation(s):
// \prevKey[0]~1_combout  = ( !\KEY[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\KEY[0]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prevKey[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prevKey[0]~1 .extended_lut = "off";
defparam \prevKey[0]~1 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \prevKey[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y58_N14
dffeas \prevKey[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\prevKey[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(prevKey[0]),
	.prn(vcc));
// synopsys translate_off
defparam \prevKey[0] .is_wysiwyg = "true";
defparam \prevKey[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y57_N45
cyclonev_lcell_comb \state.001~0 (
// Equation(s):
// \state.001~0_combout  = !\state.001~q  $ (((!prevKey[0]) # (!\KEY[0]~input_o )))

	.dataa(!prevKey[0]),
	.datab(!\KEY[0]~input_o ),
	.datac(gnd),
	.datad(!\state.001~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state.001~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state.001~0 .extended_lut = "off";
defparam \state.001~0 .lut_mask = 64'h11EE11EE11EE11EE;
defparam \state.001~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y57_N47
dffeas \state.001 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\state.001~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.001 .is_wysiwyg = "true";
defparam \state.001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y57_N39
cyclonev_lcell_comb \DATA[7]~1 (
// Equation(s):
// \DATA[7]~1_combout  = ( prevKey[0] & ( (\state.001~q  & \KEY[0]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state.001~q ),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!prevKey[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA[7]~1 .extended_lut = "off";
defparam \DATA[7]~1 .lut_mask = 64'h00000000000F000F;
defparam \DATA[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y57_N59
dffeas \DATA[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA[6]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA[6] .is_wysiwyg = "true";
defparam \DATA[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y57_N18
cyclonev_lcell_comb \TX|DATA_transmit~1 (
// Equation(s):
// \TX|DATA_transmit~1_combout  = ( \TX|transmitting~q  & ( \TX|Equal0~6_combout  & ( \TX|Equal2~0_combout  ) ) ) # ( !\TX|transmitting~q  & ( \TX|Equal0~6_combout  & ( \TX|Equal2~0_combout  ) ) ) # ( !\TX|transmitting~q  & ( !\TX|Equal0~6_combout  & ( 
// (\TX|Equal2~0_combout  & ((!\KEY[1]~input_o ) # (!prevKey[1]))) ) ) )

	.dataa(gnd),
	.datab(!\KEY[1]~input_o ),
	.datac(!prevKey[1]),
	.datad(!\TX|Equal2~0_combout ),
	.datae(!\TX|transmitting~q ),
	.dataf(!\TX|Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TX|DATA_transmit~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TX|DATA_transmit~1 .extended_lut = "off";
defparam \TX|DATA_transmit~1 .lut_mask = 64'h00FC000000FF00FF;
defparam \TX|DATA_transmit~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y57_N31
dffeas \TX|DATA_transmit[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(DATA[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\TX|always0~0_combout ),
	.sload(vcc),
	.ena(\TX|DATA_transmit~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|DATA_transmit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|DATA_transmit[8] .is_wysiwyg = "true";
defparam \TX|DATA_transmit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y57_N24
cyclonev_lcell_comb \TX|DATA_transmit[0]~0 (
// Equation(s):
// \TX|DATA_transmit[0]~0_combout  = ( \TX|DATA_transmit [0] & ( prevKey[1] & ( ((!\TX|Equal2~0_combout ) # (\TX|transmitting~q )) # (\KEY[1]~input_o ) ) ) ) # ( !\TX|DATA_transmit [0] & ( prevKey[1] & ( (\TX|Equal2~0_combout  & (\TX|Equal0~6_combout  & 
// ((\TX|transmitting~q ) # (\KEY[1]~input_o )))) ) ) ) # ( \TX|DATA_transmit [0] & ( !prevKey[1] & ( (!\TX|Equal2~0_combout ) # (\TX|transmitting~q ) ) ) ) # ( !\TX|DATA_transmit [0] & ( !prevKey[1] & ( (\TX|Equal2~0_combout  & (\TX|transmitting~q  & 
// \TX|Equal0~6_combout )) ) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\TX|Equal2~0_combout ),
	.datac(!\TX|transmitting~q ),
	.datad(!\TX|Equal0~6_combout ),
	.datae(!\TX|DATA_transmit [0]),
	.dataf(!prevKey[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TX|DATA_transmit[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TX|DATA_transmit[0]~0 .extended_lut = "off";
defparam \TX|DATA_transmit[0]~0 .lut_mask = 64'h0003CFCF0013DFDF;
defparam \TX|DATA_transmit[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y57_N25
dffeas \TX|DATA_transmit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TX|DATA_transmit[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|DATA_transmit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|DATA_transmit[0] .is_wysiwyg = "true";
defparam \TX|DATA_transmit[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y61_N1
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X10_Y57_N42
cyclonev_lcell_comb \DATA[3]~2 (
// Equation(s):
// \DATA[3]~2_combout  = ( prevKey[0] & ( (\KEY[0]~input_o  & !\state.001~q ) ) )

	.dataa(gnd),
	.datab(!\KEY[0]~input_o ),
	.datac(gnd),
	.datad(!\state.001~q ),
	.datae(gnd),
	.dataf(!prevKey[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA[3]~2 .extended_lut = "off";
defparam \DATA[3]~2 .lut_mask = 64'h0000000033003300;
defparam \DATA[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y57_N17
dffeas \DATA[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA[0]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA[0] .is_wysiwyg = "true";
defparam \DATA[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y57_N19
dffeas \TX|DATA_transmit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(DATA[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\TX|always0~0_combout ),
	.sload(vcc),
	.ena(\TX|DATA_transmit~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|DATA_transmit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|DATA_transmit[2] .is_wysiwyg = "true";
defparam \TX|DATA_transmit[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y61_N18
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X9_Y57_N1
dffeas \DATA[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA[1]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA[1] .is_wysiwyg = "true";
defparam \DATA[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y57_N26
dffeas \TX|DATA_transmit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(DATA[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\TX|always0~0_combout ),
	.sload(vcc),
	.ena(\TX|DATA_transmit~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|DATA_transmit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|DATA_transmit[3] .is_wysiwyg = "true";
defparam \TX|DATA_transmit[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y61_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X9_Y57_N5
dffeas \DATA[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA[3]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA[3] .is_wysiwyg = "true";
defparam \DATA[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y57_N11
dffeas \DATA[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA[2]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA[2] .is_wysiwyg = "true";
defparam \DATA[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y57_N0
cyclonev_lcell_comb \TX|WideXor0~0 (
// Equation(s):
// \TX|WideXor0~0_combout  = ( DATA[1] & ( !DATA[0] $ (!DATA[3] $ (!DATA[2])) ) ) # ( !DATA[1] & ( !DATA[0] $ (!DATA[3] $ (DATA[2])) ) )

	.dataa(gnd),
	.datab(!DATA[0]),
	.datac(!DATA[3]),
	.datad(!DATA[2]),
	.datae(!DATA[1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TX|WideXor0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TX|WideXor0~0 .extended_lut = "off";
defparam \TX|WideXor0~0 .lut_mask = 64'h3CC3C33C3CC3C33C;
defparam \TX|WideXor0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y57_N53
dffeas \DATA[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA[5]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA[5] .is_wysiwyg = "true";
defparam \DATA[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y57_N42
cyclonev_lcell_comb \DATA[7]~feeder (
// Equation(s):
// \DATA[7]~feeder_combout  = ( \SW[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA[7]~feeder .extended_lut = "off";
defparam \DATA[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DATA[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y57_N44
dffeas \DATA[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DATA[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA[7]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA[7] .is_wysiwyg = "true";
defparam \DATA[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y57_N23
dffeas \DATA[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA[4]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA[4] .is_wysiwyg = "true";
defparam \DATA[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y57_N48
cyclonev_lcell_comb \TX|WideXor0 (
// Equation(s):
// \TX|WideXor0~combout  = ( DATA[4] & ( !\TX|WideXor0~0_combout  $ (!DATA[6] $ (!DATA[5] $ (!DATA[7]))) ) ) # ( !DATA[4] & ( !\TX|WideXor0~0_combout  $ (!DATA[6] $ (!DATA[5] $ (DATA[7]))) ) )

	.dataa(!\TX|WideXor0~0_combout ),
	.datab(!DATA[6]),
	.datac(!DATA[5]),
	.datad(!DATA[7]),
	.datae(gnd),
	.dataf(!DATA[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TX|WideXor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TX|WideXor0 .extended_lut = "off";
defparam \TX|WideXor0 .lut_mask = 64'h9669966969966996;
defparam \TX|WideXor0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y57_N50
dffeas \TX|DATA_transmit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TX|WideXor0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\TX|always0~0_combout ),
	.sload(gnd),
	.ena(\TX|DATA_transmit~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|DATA_transmit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|DATA_transmit[1] .is_wysiwyg = "true";
defparam \TX|DATA_transmit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y57_N24
cyclonev_lcell_comb \TX|Mux0~0 (
// Equation(s):
// \TX|Mux0~0_combout  = ( \TX|DATA_transmit [3] & ( \TX|DATA_transmit [1] & ( (!\TX|count [0]) # ((!\TX|count [1] & ((\TX|DATA_transmit [2]))) # (\TX|count [1] & (\TX|DATA_transmit [0]))) ) ) ) # ( !\TX|DATA_transmit [3] & ( \TX|DATA_transmit [1] & ( 
// (!\TX|count [1] & (\TX|count [0] & ((\TX|DATA_transmit [2])))) # (\TX|count [1] & ((!\TX|count [0]) # ((\TX|DATA_transmit [0])))) ) ) ) # ( \TX|DATA_transmit [3] & ( !\TX|DATA_transmit [1] & ( (!\TX|count [1] & ((!\TX|count [0]) # ((\TX|DATA_transmit 
// [2])))) # (\TX|count [1] & (\TX|count [0] & (\TX|DATA_transmit [0]))) ) ) ) # ( !\TX|DATA_transmit [3] & ( !\TX|DATA_transmit [1] & ( (\TX|count [0] & ((!\TX|count [1] & ((\TX|DATA_transmit [2]))) # (\TX|count [1] & (\TX|DATA_transmit [0])))) ) ) )

	.dataa(!\TX|count [1]),
	.datab(!\TX|count [0]),
	.datac(!\TX|DATA_transmit [0]),
	.datad(!\TX|DATA_transmit [2]),
	.datae(!\TX|DATA_transmit [3]),
	.dataf(!\TX|DATA_transmit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TX|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TX|Mux0~0 .extended_lut = "off";
defparam \TX|Mux0~0 .lut_mask = 64'h012389AB4567CDEF;
defparam \TX|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y57_N23
dffeas \TX|DATA_transmit[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(DATA[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\TX|always0~0_combout ),
	.sload(vcc),
	.ena(\TX|DATA_transmit~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|DATA_transmit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|DATA_transmit[9] .is_wysiwyg = "true";
defparam \TX|DATA_transmit[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y57_N30
cyclonev_lcell_comb \TX|GPIO_0~2 (
// Equation(s):
// \TX|GPIO_0~2_combout  = ( !\TX|count [0] & ( (!\TX|count [2] & ((!\TX|count [3] & (\TX|count [1] & (\TX|DATA_transmit [9]))) # (\TX|count [3] & (((\TX|Mux0~0_combout )))))) ) ) # ( \TX|count [0] & ( (!\TX|count [2] & ((!\TX|count [3] & (\TX|count [1] & 
// (\TX|DATA_transmit [8]))) # (\TX|count [3] & (((\TX|Mux0~0_combout )))))) ) )

	.dataa(!\TX|count [1]),
	.datab(!\TX|count [2]),
	.datac(!\TX|DATA_transmit [8]),
	.datad(!\TX|count [3]),
	.datae(!\TX|count [0]),
	.dataf(!\TX|Mux0~0_combout ),
	.datag(!\TX|DATA_transmit [9]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TX|GPIO_0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TX|GPIO_0~2 .extended_lut = "on";
defparam \TX|GPIO_0~2 .lut_mask = 64'h0400040004CC04CC;
defparam \TX|GPIO_0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y57_N37
dffeas \TX|DATA_transmit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(DATA[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\TX|always0~0_combout ),
	.sload(vcc),
	.ena(\TX|DATA_transmit~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|DATA_transmit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|DATA_transmit[5] .is_wysiwyg = "true";
defparam \TX|DATA_transmit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y57_N47
dffeas \TX|DATA_transmit[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(DATA[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\TX|always0~0_combout ),
	.sload(vcc),
	.ena(\TX|DATA_transmit~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|DATA_transmit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|DATA_transmit[6] .is_wysiwyg = "true";
defparam \TX|DATA_transmit[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y57_N44
dffeas \TX|DATA_transmit[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(DATA[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\TX|always0~0_combout ),
	.sload(vcc),
	.ena(\TX|DATA_transmit~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|DATA_transmit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|DATA_transmit[7] .is_wysiwyg = "true";
defparam \TX|DATA_transmit[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y57_N41
dffeas \TX|DATA_transmit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(DATA[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\TX|always0~0_combout ),
	.sload(vcc),
	.ena(\TX|DATA_transmit~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|DATA_transmit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \TX|DATA_transmit[4] .is_wysiwyg = "true";
defparam \TX|DATA_transmit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y57_N42
cyclonev_lcell_comb \TX|Mux0~1 (
// Equation(s):
// \TX|Mux0~1_combout  = ( \TX|DATA_transmit [7] & ( \TX|DATA_transmit [4] & ( (!\TX|count [1] & ((!\TX|count [0]) # ((\TX|DATA_transmit [6])))) # (\TX|count [1] & (((\TX|DATA_transmit [5])) # (\TX|count [0]))) ) ) ) # ( !\TX|DATA_transmit [7] & ( 
// \TX|DATA_transmit [4] & ( (!\TX|count [1] & (\TX|count [0] & ((\TX|DATA_transmit [6])))) # (\TX|count [1] & (((\TX|DATA_transmit [5])) # (\TX|count [0]))) ) ) ) # ( \TX|DATA_transmit [7] & ( !\TX|DATA_transmit [4] & ( (!\TX|count [1] & ((!\TX|count [0]) # 
// ((\TX|DATA_transmit [6])))) # (\TX|count [1] & (!\TX|count [0] & (\TX|DATA_transmit [5]))) ) ) ) # ( !\TX|DATA_transmit [7] & ( !\TX|DATA_transmit [4] & ( (!\TX|count [1] & (\TX|count [0] & ((\TX|DATA_transmit [6])))) # (\TX|count [1] & (!\TX|count [0] & 
// (\TX|DATA_transmit [5]))) ) ) )

	.dataa(!\TX|count [1]),
	.datab(!\TX|count [0]),
	.datac(!\TX|DATA_transmit [5]),
	.datad(!\TX|DATA_transmit [6]),
	.datae(!\TX|DATA_transmit [7]),
	.dataf(!\TX|DATA_transmit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TX|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TX|Mux0~1 .extended_lut = "off";
defparam \TX|Mux0~1 .lut_mask = 64'h04268CAE15379DBF;
defparam \TX|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y57_N51
cyclonev_lcell_comb \TX|GPIO_0~0 (
// Equation(s):
// \TX|GPIO_0~0_combout  = ( \TX|Mux0~1_combout  & ( (\TX|count [3] & \TX|count [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\TX|count [3]),
	.datad(!\TX|count [2]),
	.datae(gnd),
	.dataf(!\TX|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TX|GPIO_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TX|GPIO_0~0 .extended_lut = "off";
defparam \TX|GPIO_0~0 .lut_mask = 64'h00000000000F000F;
defparam \TX|GPIO_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y57_N0
cyclonev_lcell_comb \TX|GPIO_0~1 (
// Equation(s):
// \TX|GPIO_0~1_combout  = ( \TX|GPIO_0[0]~reg0_q  & ( \TX|always0~0_combout  & ( (((!\TX|Equal0~6_combout ) # (\TX|GPIO_0~0_combout )) # (\TX|GPIO_0~2_combout )) # (\TX|Equal2~0_combout ) ) ) ) # ( !\TX|GPIO_0[0]~reg0_q  & ( \TX|always0~0_combout  & ( 
// (!\TX|Equal2~0_combout  & (\TX|Equal0~6_combout  & ((\TX|GPIO_0~0_combout ) # (\TX|GPIO_0~2_combout )))) ) ) ) # ( \TX|GPIO_0[0]~reg0_q  & ( !\TX|always0~0_combout  ) ) # ( !\TX|GPIO_0[0]~reg0_q  & ( !\TX|always0~0_combout  & ( \TX|Equal2~0_combout  ) ) )

	.dataa(!\TX|Equal2~0_combout ),
	.datab(!\TX|GPIO_0~2_combout ),
	.datac(!\TX|GPIO_0~0_combout ),
	.datad(!\TX|Equal0~6_combout ),
	.datae(!\TX|GPIO_0[0]~reg0_q ),
	.dataf(!\TX|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TX|GPIO_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TX|GPIO_0~1 .extended_lut = "off";
defparam \TX|GPIO_0~1 .lut_mask = 64'h5555FFFF002AFF7F;
defparam \TX|GPIO_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y57_N1
dffeas \TX|GPIO_0[0]~reg0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TX|GPIO_0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX|GPIO_0[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \TX|GPIO_0[0]~reg0 .is_wysiwyg = "true";
defparam \TX|GPIO_0[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N75
cyclonev_io_ibuf \GPIO_0[1]~input (
	.i(GPIO_0[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[1]~input_o ));
// synopsys translate_off
defparam \GPIO_0[1]~input .bus_hold = "false";
defparam \GPIO_0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X65_Y10_N0
cyclonev_lcell_comb \RX|Add1~81 (
// Equation(s):
// \RX|Add1~81_sumout  = SUM(( \RX|clock_counter [0] ) + ( VCC ) + ( !VCC ))
// \RX|Add1~82  = CARRY(( \RX|clock_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RX|clock_counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\RX|Add1~81_sumout ),
	.cout(\RX|Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \RX|Add1~81 .extended_lut = "off";
defparam \RX|Add1~81 .lut_mask = 64'h00000000000000FF;
defparam \RX|Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y10_N2
dffeas \RX|clock_counter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|Add1~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|clock_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|clock_counter[0] .is_wysiwyg = "true";
defparam \RX|clock_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X65_Y10_N3
cyclonev_lcell_comb \RX|Add1~5 (
// Equation(s):
// \RX|Add1~5_sumout  = SUM(( \RX|clock_counter [1] ) + ( GND ) + ( \RX|Add1~82  ))
// \RX|Add1~6  = CARRY(( \RX|clock_counter [1] ) + ( GND ) + ( \RX|Add1~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RX|clock_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RX|Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RX|Add1~5_sumout ),
	.cout(\RX|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \RX|Add1~5 .extended_lut = "off";
defparam \RX|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \RX|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y10_N5
dffeas \RX|clock_counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|clock_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|clock_counter[1] .is_wysiwyg = "true";
defparam \RX|clock_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X65_Y10_N6
cyclonev_lcell_comb \RX|Add1~1 (
// Equation(s):
// \RX|Add1~1_sumout  = SUM(( \RX|clock_counter [2] ) + ( GND ) + ( \RX|Add1~6  ))
// \RX|Add1~2  = CARRY(( \RX|clock_counter [2] ) + ( GND ) + ( \RX|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RX|clock_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RX|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RX|Add1~1_sumout ),
	.cout(\RX|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \RX|Add1~1 .extended_lut = "off";
defparam \RX|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \RX|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y10_N7
dffeas \RX|clock_counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|clock_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|clock_counter[2] .is_wysiwyg = "true";
defparam \RX|clock_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X65_Y10_N9
cyclonev_lcell_comb \RX|Add1~29 (
// Equation(s):
// \RX|Add1~29_sumout  = SUM(( \RX|clock_counter[3]~DUPLICATE_q  ) + ( GND ) + ( \RX|Add1~2  ))
// \RX|Add1~30  = CARRY(( \RX|clock_counter[3]~DUPLICATE_q  ) + ( GND ) + ( \RX|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RX|clock_counter[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RX|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RX|Add1~29_sumout ),
	.cout(\RX|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \RX|Add1~29 .extended_lut = "off";
defparam \RX|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RX|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y10_N11
dffeas \RX|clock_counter[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|clock_counter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX|clock_counter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \RX|clock_counter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X65_Y10_N12
cyclonev_lcell_comb \RX|Add1~25 (
// Equation(s):
// \RX|Add1~25_sumout  = SUM(( \RX|clock_counter[4]~DUPLICATE_q  ) + ( GND ) + ( \RX|Add1~30  ))
// \RX|Add1~26  = CARRY(( \RX|clock_counter[4]~DUPLICATE_q  ) + ( GND ) + ( \RX|Add1~30  ))

	.dataa(gnd),
	.datab(!\RX|clock_counter[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RX|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RX|Add1~25_sumout ),
	.cout(\RX|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \RX|Add1~25 .extended_lut = "off";
defparam \RX|Add1~25 .lut_mask = 64'h0000FFFF00003333;
defparam \RX|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y10_N14
dffeas \RX|clock_counter[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|clock_counter[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX|clock_counter[4]~DUPLICATE .is_wysiwyg = "true";
defparam \RX|clock_counter[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X65_Y10_N15
cyclonev_lcell_comb \RX|Add1~21 (
// Equation(s):
// \RX|Add1~21_sumout  = SUM(( \RX|clock_counter [5] ) + ( GND ) + ( \RX|Add1~26  ))
// \RX|Add1~22  = CARRY(( \RX|clock_counter [5] ) + ( GND ) + ( \RX|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RX|clock_counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RX|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RX|Add1~21_sumout ),
	.cout(\RX|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \RX|Add1~21 .extended_lut = "off";
defparam \RX|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RX|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y10_N17
dffeas \RX|clock_counter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|clock_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|clock_counter[5] .is_wysiwyg = "true";
defparam \RX|clock_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X65_Y10_N18
cyclonev_lcell_comb \RX|Add1~17 (
// Equation(s):
// \RX|Add1~17_sumout  = SUM(( \RX|clock_counter [6] ) + ( GND ) + ( \RX|Add1~22  ))
// \RX|Add1~18  = CARRY(( \RX|clock_counter [6] ) + ( GND ) + ( \RX|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RX|clock_counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RX|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RX|Add1~17_sumout ),
	.cout(\RX|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \RX|Add1~17 .extended_lut = "off";
defparam \RX|Add1~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RX|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y10_N20
dffeas \RX|clock_counter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|clock_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|clock_counter[6] .is_wysiwyg = "true";
defparam \RX|clock_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X65_Y10_N21
cyclonev_lcell_comb \RX|Add1~13 (
// Equation(s):
// \RX|Add1~13_sumout  = SUM(( \RX|clock_counter[7]~DUPLICATE_q  ) + ( GND ) + ( \RX|Add1~18  ))
// \RX|Add1~14  = CARRY(( \RX|clock_counter[7]~DUPLICATE_q  ) + ( GND ) + ( \RX|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RX|clock_counter[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RX|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RX|Add1~13_sumout ),
	.cout(\RX|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \RX|Add1~13 .extended_lut = "off";
defparam \RX|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \RX|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y10_N23
dffeas \RX|clock_counter[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|clock_counter[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX|clock_counter[7]~DUPLICATE .is_wysiwyg = "true";
defparam \RX|clock_counter[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X65_Y10_N24
cyclonev_lcell_comb \RX|Add1~9 (
// Equation(s):
// \RX|Add1~9_sumout  = SUM(( \RX|clock_counter [8] ) + ( GND ) + ( \RX|Add1~14  ))
// \RX|Add1~10  = CARRY(( \RX|clock_counter [8] ) + ( GND ) + ( \RX|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RX|clock_counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RX|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RX|Add1~9_sumout ),
	.cout(\RX|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \RX|Add1~9 .extended_lut = "off";
defparam \RX|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RX|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y10_N26
dffeas \RX|clock_counter[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|clock_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|clock_counter[8] .is_wysiwyg = "true";
defparam \RX|clock_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X65_Y10_N27
cyclonev_lcell_comb \RX|Add1~53 (
// Equation(s):
// \RX|Add1~53_sumout  = SUM(( \RX|clock_counter [9] ) + ( GND ) + ( \RX|Add1~10  ))
// \RX|Add1~54  = CARRY(( \RX|clock_counter [9] ) + ( GND ) + ( \RX|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RX|clock_counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RX|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RX|Add1~53_sumout ),
	.cout(\RX|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \RX|Add1~53 .extended_lut = "off";
defparam \RX|Add1~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \RX|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y10_N29
dffeas \RX|clock_counter[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|clock_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|clock_counter[9] .is_wysiwyg = "true";
defparam \RX|clock_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X65_Y10_N30
cyclonev_lcell_comb \RX|Add1~49 (
// Equation(s):
// \RX|Add1~49_sumout  = SUM(( \RX|clock_counter [10] ) + ( GND ) + ( \RX|Add1~54  ))
// \RX|Add1~50  = CARRY(( \RX|clock_counter [10] ) + ( GND ) + ( \RX|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RX|clock_counter [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RX|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RX|Add1~49_sumout ),
	.cout(\RX|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \RX|Add1~49 .extended_lut = "off";
defparam \RX|Add1~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RX|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y10_N31
dffeas \RX|clock_counter[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|clock_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|clock_counter[10] .is_wysiwyg = "true";
defparam \RX|clock_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X65_Y10_N33
cyclonev_lcell_comb \RX|Add1~45 (
// Equation(s):
// \RX|Add1~45_sumout  = SUM(( \RX|clock_counter [11] ) + ( GND ) + ( \RX|Add1~50  ))
// \RX|Add1~46  = CARRY(( \RX|clock_counter [11] ) + ( GND ) + ( \RX|Add1~50  ))

	.dataa(!\RX|clock_counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RX|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RX|Add1~45_sumout ),
	.cout(\RX|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \RX|Add1~45 .extended_lut = "off";
defparam \RX|Add1~45 .lut_mask = 64'h0000FFFF00005555;
defparam \RX|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y10_N35
dffeas \RX|clock_counter[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|clock_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|clock_counter[11] .is_wysiwyg = "true";
defparam \RX|clock_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X65_Y10_N36
cyclonev_lcell_comb \RX|Add1~41 (
// Equation(s):
// \RX|Add1~41_sumout  = SUM(( \RX|clock_counter[12]~DUPLICATE_q  ) + ( GND ) + ( \RX|Add1~46  ))
// \RX|Add1~42  = CARRY(( \RX|clock_counter[12]~DUPLICATE_q  ) + ( GND ) + ( \RX|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RX|clock_counter[12]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RX|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RX|Add1~41_sumout ),
	.cout(\RX|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \RX|Add1~41 .extended_lut = "off";
defparam \RX|Add1~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \RX|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y10_N38
dffeas \RX|clock_counter[12]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|clock_counter[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX|clock_counter[12]~DUPLICATE .is_wysiwyg = "true";
defparam \RX|clock_counter[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X65_Y10_N39
cyclonev_lcell_comb \RX|Add1~37 (
// Equation(s):
// \RX|Add1~37_sumout  = SUM(( \RX|clock_counter [13] ) + ( GND ) + ( \RX|Add1~42  ))
// \RX|Add1~38  = CARRY(( \RX|clock_counter [13] ) + ( GND ) + ( \RX|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RX|clock_counter [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RX|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RX|Add1~37_sumout ),
	.cout(\RX|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \RX|Add1~37 .extended_lut = "off";
defparam \RX|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RX|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y10_N41
dffeas \RX|clock_counter[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|clock_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|clock_counter[13] .is_wysiwyg = "true";
defparam \RX|clock_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X65_Y10_N42
cyclonev_lcell_comb \RX|Add1~33 (
// Equation(s):
// \RX|Add1~33_sumout  = SUM(( \RX|clock_counter [14] ) + ( GND ) + ( \RX|Add1~38  ))
// \RX|Add1~34  = CARRY(( \RX|clock_counter [14] ) + ( GND ) + ( \RX|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RX|clock_counter [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RX|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RX|Add1~33_sumout ),
	.cout(\RX|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \RX|Add1~33 .extended_lut = "off";
defparam \RX|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \RX|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y10_N43
dffeas \RX|clock_counter[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|clock_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|clock_counter[14] .is_wysiwyg = "true";
defparam \RX|clock_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X65_Y10_N45
cyclonev_lcell_comb \RX|Add1~77 (
// Equation(s):
// \RX|Add1~77_sumout  = SUM(( \RX|clock_counter[15]~DUPLICATE_q  ) + ( GND ) + ( \RX|Add1~34  ))
// \RX|Add1~78  = CARRY(( \RX|clock_counter[15]~DUPLICATE_q  ) + ( GND ) + ( \RX|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RX|clock_counter[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RX|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RX|Add1~77_sumout ),
	.cout(\RX|Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \RX|Add1~77 .extended_lut = "off";
defparam \RX|Add1~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RX|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y9_N28
dffeas \RX|clock_counter[15]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX|Add1~77_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX|Equal0~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|clock_counter[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX|clock_counter[15]~DUPLICATE .is_wysiwyg = "true";
defparam \RX|clock_counter[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X65_Y10_N48
cyclonev_lcell_comb \RX|Add1~73 (
// Equation(s):
// \RX|Add1~73_sumout  = SUM(( \RX|clock_counter[16]~DUPLICATE_q  ) + ( GND ) + ( \RX|Add1~78  ))
// \RX|Add1~74  = CARRY(( \RX|clock_counter[16]~DUPLICATE_q  ) + ( GND ) + ( \RX|Add1~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RX|clock_counter[16]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RX|Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RX|Add1~73_sumout ),
	.cout(\RX|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \RX|Add1~73 .extended_lut = "off";
defparam \RX|Add1~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \RX|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y9_N7
dffeas \RX|clock_counter[16]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX|Add1~73_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX|Equal0~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|clock_counter[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX|clock_counter[16]~DUPLICATE .is_wysiwyg = "true";
defparam \RX|clock_counter[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X65_Y10_N51
cyclonev_lcell_comb \RX|Add1~93 (
// Equation(s):
// \RX|Add1~93_sumout  = SUM(( \RX|clock_counter [17] ) + ( GND ) + ( \RX|Add1~74  ))
// \RX|Add1~94  = CARRY(( \RX|clock_counter [17] ) + ( GND ) + ( \RX|Add1~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RX|clock_counter [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RX|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RX|Add1~93_sumout ),
	.cout(\RX|Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \RX|Add1~93 .extended_lut = "off";
defparam \RX|Add1~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RX|Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y10_N52
dffeas \RX|clock_counter[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|Add1~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|clock_counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|clock_counter[17] .is_wysiwyg = "true";
defparam \RX|clock_counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X65_Y10_N54
cyclonev_lcell_comb \RX|Add1~65 (
// Equation(s):
// \RX|Add1~65_sumout  = SUM(( \RX|clock_counter [18] ) + ( GND ) + ( \RX|Add1~94  ))
// \RX|Add1~66  = CARRY(( \RX|clock_counter [18] ) + ( GND ) + ( \RX|Add1~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RX|clock_counter [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RX|Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RX|Add1~65_sumout ),
	.cout(\RX|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \RX|Add1~65 .extended_lut = "off";
defparam \RX|Add1~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RX|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y9_N16
dffeas \RX|clock_counter[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX|Add1~65_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX|Equal0~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|clock_counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|clock_counter[18] .is_wysiwyg = "true";
defparam \RX|clock_counter[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X65_Y10_N57
cyclonev_lcell_comb \RX|Add1~61 (
// Equation(s):
// \RX|Add1~61_sumout  = SUM(( \RX|clock_counter [19] ) + ( GND ) + ( \RX|Add1~66  ))
// \RX|Add1~62  = CARRY(( \RX|clock_counter [19] ) + ( GND ) + ( \RX|Add1~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RX|clock_counter [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RX|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RX|Add1~61_sumout ),
	.cout(\RX|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \RX|Add1~61 .extended_lut = "off";
defparam \RX|Add1~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RX|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y10_N59
dffeas \RX|clock_counter[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|Add1~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|clock_counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|clock_counter[19] .is_wysiwyg = "true";
defparam \RX|clock_counter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X65_Y9_N0
cyclonev_lcell_comb \RX|Add1~57 (
// Equation(s):
// \RX|Add1~57_sumout  = SUM(( \RX|clock_counter [20] ) + ( GND ) + ( \RX|Add1~62  ))
// \RX|Add1~58  = CARRY(( \RX|clock_counter [20] ) + ( GND ) + ( \RX|Add1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RX|clock_counter [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RX|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RX|Add1~57_sumout ),
	.cout(\RX|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \RX|Add1~57 .extended_lut = "off";
defparam \RX|Add1~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RX|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y9_N2
dffeas \RX|clock_counter[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|clock_counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|clock_counter[20] .is_wysiwyg = "true";
defparam \RX|clock_counter[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X65_Y9_N3
cyclonev_lcell_comb \RX|Add1~125 (
// Equation(s):
// \RX|Add1~125_sumout  = SUM(( \RX|clock_counter [21] ) + ( GND ) + ( \RX|Add1~58  ))
// \RX|Add1~126  = CARRY(( \RX|clock_counter [21] ) + ( GND ) + ( \RX|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RX|clock_counter [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RX|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RX|Add1~125_sumout ),
	.cout(\RX|Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \RX|Add1~125 .extended_lut = "off";
defparam \RX|Add1~125 .lut_mask = 64'h0000FFFF000000FF;
defparam \RX|Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y9_N5
dffeas \RX|clock_counter[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|Add1~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|clock_counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|clock_counter[21] .is_wysiwyg = "true";
defparam \RX|clock_counter[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X65_Y9_N6
cyclonev_lcell_comb \RX|Add1~121 (
// Equation(s):
// \RX|Add1~121_sumout  = SUM(( \RX|clock_counter [22] ) + ( GND ) + ( \RX|Add1~126  ))
// \RX|Add1~122  = CARRY(( \RX|clock_counter [22] ) + ( GND ) + ( \RX|Add1~126  ))

	.dataa(gnd),
	.datab(!\RX|clock_counter [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RX|Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RX|Add1~121_sumout ),
	.cout(\RX|Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \RX|Add1~121 .extended_lut = "off";
defparam \RX|Add1~121 .lut_mask = 64'h0000FFFF00003333;
defparam \RX|Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y9_N8
dffeas \RX|clock_counter[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|Add1~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|clock_counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|clock_counter[22] .is_wysiwyg = "true";
defparam \RX|clock_counter[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X65_Y9_N9
cyclonev_lcell_comb \RX|Add1~117 (
// Equation(s):
// \RX|Add1~117_sumout  = SUM(( \RX|clock_counter [23] ) + ( GND ) + ( \RX|Add1~122  ))
// \RX|Add1~118  = CARRY(( \RX|clock_counter [23] ) + ( GND ) + ( \RX|Add1~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RX|clock_counter [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RX|Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RX|Add1~117_sumout ),
	.cout(\RX|Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \RX|Add1~117 .extended_lut = "off";
defparam \RX|Add1~117 .lut_mask = 64'h0000FFFF000000FF;
defparam \RX|Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y9_N10
dffeas \RX|clock_counter[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|Add1~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|clock_counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|clock_counter[23] .is_wysiwyg = "true";
defparam \RX|clock_counter[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X65_Y9_N12
cyclonev_lcell_comb \RX|Add1~113 (
// Equation(s):
// \RX|Add1~113_sumout  = SUM(( \RX|clock_counter [24] ) + ( GND ) + ( \RX|Add1~118  ))
// \RX|Add1~114  = CARRY(( \RX|clock_counter [24] ) + ( GND ) + ( \RX|Add1~118  ))

	.dataa(gnd),
	.datab(!\RX|clock_counter [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RX|Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RX|Add1~113_sumout ),
	.cout(\RX|Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \RX|Add1~113 .extended_lut = "off";
defparam \RX|Add1~113 .lut_mask = 64'h0000FFFF00003333;
defparam \RX|Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y9_N14
dffeas \RX|clock_counter[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|Add1~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|clock_counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|clock_counter[24] .is_wysiwyg = "true";
defparam \RX|clock_counter[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X65_Y9_N15
cyclonev_lcell_comb \RX|Add1~109 (
// Equation(s):
// \RX|Add1~109_sumout  = SUM(( \RX|clock_counter [25] ) + ( GND ) + ( \RX|Add1~114  ))
// \RX|Add1~110  = CARRY(( \RX|clock_counter [25] ) + ( GND ) + ( \RX|Add1~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RX|clock_counter [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RX|Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RX|Add1~109_sumout ),
	.cout(\RX|Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \RX|Add1~109 .extended_lut = "off";
defparam \RX|Add1~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RX|Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y9_N17
dffeas \RX|clock_counter[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|Add1~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|clock_counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|clock_counter[25] .is_wysiwyg = "true";
defparam \RX|clock_counter[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X65_Y9_N18
cyclonev_lcell_comb \RX|Add1~105 (
// Equation(s):
// \RX|Add1~105_sumout  = SUM(( \RX|clock_counter [26] ) + ( GND ) + ( \RX|Add1~110  ))
// \RX|Add1~106  = CARRY(( \RX|clock_counter [26] ) + ( GND ) + ( \RX|Add1~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RX|clock_counter [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RX|Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RX|Add1~105_sumout ),
	.cout(\RX|Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \RX|Add1~105 .extended_lut = "off";
defparam \RX|Add1~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RX|Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y9_N20
dffeas \RX|clock_counter[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|Add1~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|clock_counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|clock_counter[26] .is_wysiwyg = "true";
defparam \RX|clock_counter[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X65_Y9_N51
cyclonev_lcell_comb \RX|Equal0~5 (
// Equation(s):
// \RX|Equal0~5_combout  = ( !\RX|clock_counter [21] & ( !\RX|clock_counter [25] & ( (!\RX|clock_counter [26] & (!\RX|clock_counter [24] & (!\RX|clock_counter [22] & !\RX|clock_counter [23]))) ) ) )

	.dataa(!\RX|clock_counter [26]),
	.datab(!\RX|clock_counter [24]),
	.datac(!\RX|clock_counter [22]),
	.datad(!\RX|clock_counter [23]),
	.datae(!\RX|clock_counter [21]),
	.dataf(!\RX|clock_counter [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX|Equal0~5 .extended_lut = "off";
defparam \RX|Equal0~5 .lut_mask = 64'h8000000000000000;
defparam \RX|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y10_N22
dffeas \RX|clock_counter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|clock_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|clock_counter[7] .is_wysiwyg = "true";
defparam \RX|clock_counter[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y10_N13
dffeas \RX|clock_counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|clock_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|clock_counter[4] .is_wysiwyg = "true";
defparam \RX|clock_counter[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y10_N25
dffeas \RX|clock_counter[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|clock_counter[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX|clock_counter[8]~DUPLICATE .is_wysiwyg = "true";
defparam \RX|clock_counter[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y10_N10
dffeas \RX|clock_counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|clock_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|clock_counter[3] .is_wysiwyg = "true";
defparam \RX|clock_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N42
cyclonev_lcell_comb \RX|Equal0~1 (
// Equation(s):
// \RX|Equal0~1_combout  = ( \RX|clock_counter [6] & ( !\RX|clock_counter [3] & ( (!\RX|clock_counter [5] & (!\RX|clock_counter [7] & (\RX|clock_counter [4] & \RX|clock_counter[8]~DUPLICATE_q ))) ) ) )

	.dataa(!\RX|clock_counter [5]),
	.datab(!\RX|clock_counter [7]),
	.datac(!\RX|clock_counter [4]),
	.datad(!\RX|clock_counter[8]~DUPLICATE_q ),
	.datae(!\RX|clock_counter [6]),
	.dataf(!\RX|clock_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX|Equal0~1 .extended_lut = "off";
defparam \RX|Equal0~1 .lut_mask = 64'h0000000800000000;
defparam \RX|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X65_Y9_N21
cyclonev_lcell_comb \RX|Add1~101 (
// Equation(s):
// \RX|Add1~101_sumout  = SUM(( \RX|clock_counter [27] ) + ( GND ) + ( \RX|Add1~106  ))
// \RX|Add1~102  = CARRY(( \RX|clock_counter [27] ) + ( GND ) + ( \RX|Add1~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RX|clock_counter [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RX|Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RX|Add1~101_sumout ),
	.cout(\RX|Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \RX|Add1~101 .extended_lut = "off";
defparam \RX|Add1~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \RX|Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y9_N23
dffeas \RX|clock_counter[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|Add1~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|clock_counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|clock_counter[27] .is_wysiwyg = "true";
defparam \RX|clock_counter[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X65_Y9_N24
cyclonev_lcell_comb \RX|Add1~97 (
// Equation(s):
// \RX|Add1~97_sumout  = SUM(( \RX|clock_counter [28] ) + ( GND ) + ( \RX|Add1~102  ))
// \RX|Add1~98  = CARRY(( \RX|clock_counter [28] ) + ( GND ) + ( \RX|Add1~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RX|clock_counter [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RX|Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RX|Add1~97_sumout ),
	.cout(\RX|Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \RX|Add1~97 .extended_lut = "off";
defparam \RX|Add1~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RX|Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y9_N26
dffeas \RX|clock_counter[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|Add1~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|clock_counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|clock_counter[28] .is_wysiwyg = "true";
defparam \RX|clock_counter[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X65_Y9_N27
cyclonev_lcell_comb \RX|Add1~69 (
// Equation(s):
// \RX|Add1~69_sumout  = SUM(( \RX|clock_counter [29] ) + ( GND ) + ( \RX|Add1~98  ))
// \RX|Add1~70  = CARRY(( \RX|clock_counter [29] ) + ( GND ) + ( \RX|Add1~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RX|clock_counter [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RX|Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RX|Add1~69_sumout ),
	.cout(\RX|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \RX|Add1~69 .extended_lut = "off";
defparam \RX|Add1~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RX|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y9_N28
dffeas \RX|clock_counter[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|Add1~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|clock_counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|clock_counter[29] .is_wysiwyg = "true";
defparam \RX|clock_counter[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X65_Y9_N30
cyclonev_lcell_comb \RX|Add1~89 (
// Equation(s):
// \RX|Add1~89_sumout  = SUM(( \RX|clock_counter [30] ) + ( GND ) + ( \RX|Add1~70  ))
// \RX|Add1~90  = CARRY(( \RX|clock_counter [30] ) + ( GND ) + ( \RX|Add1~70  ))

	.dataa(gnd),
	.datab(!\RX|clock_counter [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RX|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RX|Add1~89_sumout ),
	.cout(\RX|Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \RX|Add1~89 .extended_lut = "off";
defparam \RX|Add1~89 .lut_mask = 64'h0000FFFF00003333;
defparam \RX|Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y9_N32
dffeas \RX|clock_counter[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|Add1~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|clock_counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|clock_counter[30] .is_wysiwyg = "true";
defparam \RX|clock_counter[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X65_Y9_N33
cyclonev_lcell_comb \RX|Add1~85 (
// Equation(s):
// \RX|Add1~85_sumout  = SUM(( \RX|clock_counter [31] ) + ( GND ) + ( \RX|Add1~90  ))

	.dataa(!\RX|clock_counter [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RX|Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RX|Add1~85_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX|Add1~85 .extended_lut = "off";
defparam \RX|Add1~85 .lut_mask = 64'h0000FFFF00005555;
defparam \RX|Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y9_N35
dffeas \RX|clock_counter[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|Add1~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|clock_counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|clock_counter[31] .is_wysiwyg = "true";
defparam \RX|clock_counter[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X65_Y9_N45
cyclonev_lcell_comb \RX|Equal0~4 (
// Equation(s):
// \RX|Equal0~4_combout  = ( !\RX|clock_counter [27] & ( !\RX|clock_counter [0] & ( (!\RX|clock_counter [28] & (!\RX|clock_counter [30] & (!\RX|clock_counter [17] & !\RX|clock_counter [31]))) ) ) )

	.dataa(!\RX|clock_counter [28]),
	.datab(!\RX|clock_counter [30]),
	.datac(!\RX|clock_counter [17]),
	.datad(!\RX|clock_counter [31]),
	.datae(!\RX|clock_counter [27]),
	.dataf(!\RX|clock_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX|Equal0~4 .extended_lut = "off";
defparam \RX|Equal0~4 .lut_mask = 64'h8000000000000000;
defparam \RX|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y9_N8
dffeas \RX|clock_counter[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX|Add1~73_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX|Equal0~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|clock_counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|clock_counter[16] .is_wysiwyg = "true";
defparam \RX|clock_counter[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y9_N29
dffeas \RX|clock_counter[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX|Add1~77_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX|Equal0~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|clock_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|clock_counter[15] .is_wysiwyg = "true";
defparam \RX|clock_counter[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y10_N58
dffeas \RX|clock_counter[19]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|Add1~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|clock_counter[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX|clock_counter[19]~DUPLICATE .is_wysiwyg = "true";
defparam \RX|clock_counter[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N9
cyclonev_lcell_comb \RX|Equal0~3 (
// Equation(s):
// \RX|Equal0~3_combout  = ( !\RX|clock_counter[19]~DUPLICATE_q  & ( !\RX|clock_counter [18] & ( (!\RX|clock_counter [29] & (!\RX|clock_counter [20] & (!\RX|clock_counter [16] & \RX|clock_counter [15]))) ) ) )

	.dataa(!\RX|clock_counter [29]),
	.datab(!\RX|clock_counter [20]),
	.datac(!\RX|clock_counter [16]),
	.datad(!\RX|clock_counter [15]),
	.datae(!\RX|clock_counter[19]~DUPLICATE_q ),
	.dataf(!\RX|clock_counter [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX|Equal0~3 .extended_lut = "off";
defparam \RX|Equal0~3 .lut_mask = 64'h0080000000000000;
defparam \RX|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y10_N37
dffeas \RX|clock_counter[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|clock_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|clock_counter[12] .is_wysiwyg = "true";
defparam \RX|clock_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N3
cyclonev_lcell_comb \RX|Equal0~2 (
// Equation(s):
// \RX|Equal0~2_combout  = ( \RX|clock_counter [9] & ( \RX|clock_counter [14] & ( (!\RX|clock_counter [13] & (!\RX|clock_counter [10] & (!\RX|clock_counter [11] & !\RX|clock_counter [12]))) ) ) )

	.dataa(!\RX|clock_counter [13]),
	.datab(!\RX|clock_counter [10]),
	.datac(!\RX|clock_counter [11]),
	.datad(!\RX|clock_counter [12]),
	.datae(!\RX|clock_counter [9]),
	.dataf(!\RX|clock_counter [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX|Equal0~2 .extended_lut = "off";
defparam \RX|Equal0~2 .lut_mask = 64'h0000000000008000;
defparam \RX|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y10_N8
dffeas \RX|clock_counter[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|clock_counter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX|clock_counter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \RX|clock_counter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N51
cyclonev_lcell_comb \RX|Equal0~0 (
// Equation(s):
// \RX|Equal0~0_combout  = ( !\RX|clock_counter [1] & ( !\RX|clock_counter[2]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RX|clock_counter [1]),
	.dataf(!\RX|clock_counter[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX|Equal0~0 .extended_lut = "off";
defparam \RX|Equal0~0 .lut_mask = 64'hFFFF000000000000;
defparam \RX|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N18
cyclonev_lcell_comb \RX|Equal0~6 (
// Equation(s):
// \RX|Equal0~6_combout  = ( \RX|Equal0~2_combout  & ( \RX|Equal0~0_combout  & ( (\RX|Equal0~5_combout  & (\RX|Equal0~1_combout  & (\RX|Equal0~4_combout  & \RX|Equal0~3_combout ))) ) ) )

	.dataa(!\RX|Equal0~5_combout ),
	.datab(!\RX|Equal0~1_combout ),
	.datac(!\RX|Equal0~4_combout ),
	.datad(!\RX|Equal0~3_combout ),
	.datae(!\RX|Equal0~2_combout ),
	.dataf(!\RX|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX|Equal0~6 .extended_lut = "off";
defparam \RX|Equal0~6 .lut_mask = 64'h0000000000000001;
defparam \RX|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y9_N49
dffeas \RX|count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|count[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|count[2] .is_wysiwyg = "true";
defparam \RX|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N24
cyclonev_lcell_comb \RX|count[3]~0 (
// Equation(s):
// \RX|count[3]~0_combout  = ( \RX|count [3] & ( \RX|count[2]~DUPLICATE_q  ) ) # ( \RX|count [3] & ( !\RX|count[2]~DUPLICATE_q  & ( (!\RX|Equal0~6_combout ) # ((!\RX|count[0]~DUPLICATE_q ) # (!\RX|count [1])) ) ) ) # ( !\RX|count [3] & ( 
// !\RX|count[2]~DUPLICATE_q  & ( (\RX|Equal0~6_combout  & (\RX|count[0]~DUPLICATE_q  & \RX|count [1])) ) ) )

	.dataa(gnd),
	.datab(!\RX|Equal0~6_combout ),
	.datac(!\RX|count[0]~DUPLICATE_q ),
	.datad(!\RX|count [1]),
	.datae(!\RX|count [3]),
	.dataf(!\RX|count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX|count[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX|count[3]~0 .extended_lut = "off";
defparam \RX|count[3]~0 .lut_mask = 64'h0003FFFC0000FFFF;
defparam \RX|count[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y9_N25
dffeas \RX|count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|count[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|count[3] .is_wysiwyg = "true";
defparam \RX|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N48
cyclonev_lcell_comb \RX|count[2]~1 (
// Equation(s):
// \RX|count[2]~1_combout  = ( \RX|count [3] & ( (\RX|count [2] & ((!\RX|Equal0~6_combout ) # ((!\RX|count [1]) # (!\RX|count[0]~DUPLICATE_q )))) ) ) # ( !\RX|count [3] & ( ((\RX|Equal0~6_combout  & (\RX|count [1] & \RX|count[0]~DUPLICATE_q ))) # (\RX|count 
// [2]) ) )

	.dataa(!\RX|Equal0~6_combout ),
	.datab(!\RX|count [1]),
	.datac(!\RX|count[0]~DUPLICATE_q ),
	.datad(!\RX|count [2]),
	.datae(gnd),
	.dataf(!\RX|count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX|count[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX|count[2]~1 .extended_lut = "off";
defparam \RX|count[2]~1 .lut_mask = 64'h01FF01FF00FE00FE;
defparam \RX|count[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y9_N50
dffeas \RX|count[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|count[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX|count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \RX|count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y9_N52
dffeas \RX|count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|count[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|count[0] .is_wysiwyg = "true";
defparam \RX|count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y9_N26
dffeas \RX|count[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|count[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|count[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX|count[3]~DUPLICATE .is_wysiwyg = "true";
defparam \RX|count[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N12
cyclonev_lcell_comb \RX|count[1]~3 (
// Equation(s):
// \RX|count[1]~3_combout  = ( \RX|count [1] & ( \RX|Equal0~6_combout  & ( (!\RX|count [0]) # ((\RX|count[2]~DUPLICATE_q  & !\RX|count[3]~DUPLICATE_q )) ) ) ) # ( !\RX|count [1] & ( \RX|Equal0~6_combout  & ( (!\RX|count[3]~DUPLICATE_q  & 
// (!\RX|count[2]~DUPLICATE_q  & ((!\GPIO_0[1]~input_o ) # (\RX|count [0])))) # (\RX|count[3]~DUPLICATE_q  & (((\RX|count [0])))) ) ) ) # ( \RX|count [1] & ( !\RX|Equal0~6_combout  ) )

	.dataa(!\RX|count[2]~DUPLICATE_q ),
	.datab(!\RX|count [0]),
	.datac(!\RX|count[3]~DUPLICATE_q ),
	.datad(!\GPIO_0[1]~input_o ),
	.datae(!\RX|count [1]),
	.dataf(!\RX|Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX|count[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX|count[1]~3 .extended_lut = "off";
defparam \RX|count[1]~3 .lut_mask = 64'h0000FFFFA323DCDC;
defparam \RX|count[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y9_N14
dffeas \RX|count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|count[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|count[1] .is_wysiwyg = "true";
defparam \RX|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N51
cyclonev_lcell_comb \RX|count[0]~2 (
// Equation(s):
// \RX|count[0]~2_combout  = ( \RX|count[2]~DUPLICATE_q  & ( !\RX|count [0] $ (((!\RX|Equal0~6_combout ) # (!\RX|count [3]))) ) ) # ( !\RX|count[2]~DUPLICATE_q  & ( (!\RX|Equal0~6_combout  & (((\RX|count [0])))) # (\RX|Equal0~6_combout  & (!\RX|count [0] & 
// ((\RX|count [3]) # (\RX|count [1])))) ) )

	.dataa(!\RX|Equal0~6_combout ),
	.datab(!\RX|count [1]),
	.datac(!\RX|count [3]),
	.datad(!\RX|count [0]),
	.datae(gnd),
	.dataf(!\RX|count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX|count[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX|count[0]~2 .extended_lut = "off";
defparam \RX|count[0]~2 .lut_mask = 64'h15AA15AA05FA05FA;
defparam \RX|count[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y9_N53
dffeas \RX|count[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|count[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX|count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \RX|count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N33
cyclonev_lcell_comb \RX|Decoder0~3 (
// Equation(s):
// \RX|Decoder0~3_combout  = ( \RX|Equal0~6_combout  & ( (!\RX|count[0]~DUPLICATE_q  & (!\RX|count[2]~DUPLICATE_q  & (\RX|count [1] & !\RX|count [3]))) ) )

	.dataa(!\RX|count[0]~DUPLICATE_q ),
	.datab(!\RX|count[2]~DUPLICATE_q ),
	.datac(!\RX|count [1]),
	.datad(!\RX|count [3]),
	.datae(gnd),
	.dataf(!\RX|Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX|Decoder0~3 .extended_lut = "off";
defparam \RX|Decoder0~3 .lut_mask = 64'h0000000008000800;
defparam \RX|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N24
cyclonev_lcell_comb \RX|DATA_received[9]~4 (
// Equation(s):
// \RX|DATA_received[9]~4_combout  = ( \RX|Decoder0~3_combout  & ( \GPIO_0[1]~input_o  ) ) # ( !\RX|Decoder0~3_combout  & ( \RX|DATA_received [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\GPIO_0[1]~input_o ),
	.datad(!\RX|DATA_received [9]),
	.datae(gnd),
	.dataf(!\RX|Decoder0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX|DATA_received[9]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX|DATA_received[9]~4 .extended_lut = "off";
defparam \RX|DATA_received[9]~4 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \RX|DATA_received[9]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y9_N26
dffeas \RX|DATA_received[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|DATA_received[9]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|DATA_received [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|DATA_received[9] .is_wysiwyg = "true";
defparam \RX|DATA_received[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N36
cyclonev_lcell_comb \RX|Decoder0~1 (
// Equation(s):
// \RX|Decoder0~1_combout  = ( \RX|count[3]~DUPLICATE_q  & ( (!\RX|count[0]~DUPLICATE_q  & (\RX|Equal0~6_combout  & !\RX|count [1])) ) )

	.dataa(!\RX|count[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\RX|Equal0~6_combout ),
	.datad(!\RX|count [1]),
	.datae(gnd),
	.dataf(!\RX|count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX|Decoder0~1 .extended_lut = "off";
defparam \RX|Decoder0~1 .lut_mask = 64'h000000000A000A00;
defparam \RX|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N57
cyclonev_lcell_comb \RX|DATA_received[7]~2 (
// Equation(s):
// \RX|DATA_received[7]~2_combout  = ( \RX|count[2]~DUPLICATE_q  & ( (!\RX|Decoder0~1_combout  & ((\RX|DATA_received [7]))) # (\RX|Decoder0~1_combout  & (\GPIO_0[1]~input_o )) ) ) # ( !\RX|count[2]~DUPLICATE_q  & ( \RX|DATA_received [7] ) )

	.dataa(!\RX|Decoder0~1_combout ),
	.datab(!\GPIO_0[1]~input_o ),
	.datac(gnd),
	.datad(!\RX|DATA_received [7]),
	.datae(gnd),
	.dataf(!\RX|count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX|DATA_received[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX|DATA_received[7]~2 .extended_lut = "off";
defparam \RX|DATA_received[7]~2 .lut_mask = 64'h00FF00FF11BB11BB;
defparam \RX|DATA_received[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y9_N59
dffeas \RX|DATA_received[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|DATA_received[7]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|DATA_received [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|DATA_received[7] .is_wysiwyg = "true";
defparam \RX|DATA_received[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N30
cyclonev_lcell_comb \RX|Decoder0~0 (
// Equation(s):
// \RX|Decoder0~0_combout  = ( \RX|Equal0~6_combout  & ( (\RX|count[3]~DUPLICATE_q  & (\RX|count[0]~DUPLICATE_q  & !\RX|count [1])) ) )

	.dataa(!\RX|count[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\RX|count[0]~DUPLICATE_q ),
	.datad(!\RX|count [1]),
	.datae(gnd),
	.dataf(!\RX|Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX|Decoder0~0 .extended_lut = "off";
defparam \RX|Decoder0~0 .lut_mask = 64'h0000000005000500;
defparam \RX|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N39
cyclonev_lcell_comb \RX|DATA_received[6]~1 (
// Equation(s):
// \RX|DATA_received[6]~1_combout  = ( \RX|count[2]~DUPLICATE_q  & ( (!\RX|Decoder0~0_combout  & ((\RX|DATA_received [6]))) # (\RX|Decoder0~0_combout  & (\GPIO_0[1]~input_o )) ) ) # ( !\RX|count[2]~DUPLICATE_q  & ( \RX|DATA_received [6] ) )

	.dataa(gnd),
	.datab(!\GPIO_0[1]~input_o ),
	.datac(!\RX|Decoder0~0_combout ),
	.datad(!\RX|DATA_received [6]),
	.datae(gnd),
	.dataf(!\RX|count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX|DATA_received[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX|DATA_received[6]~1 .extended_lut = "off";
defparam \RX|DATA_received[6]~1 .lut_mask = 64'h00FF00FF03F303F3;
defparam \RX|DATA_received[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y9_N41
dffeas \RX|DATA_received[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|DATA_received[6]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|DATA_received [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|DATA_received[6] .is_wysiwyg = "true";
defparam \RX|DATA_received[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X65_Y9_N54
cyclonev_lcell_comb \RX|Decoder0~2 (
// Equation(s):
// \RX|Decoder0~2_combout  = ( !\RX|count [3] & ( ((!\RX|count [0] & !\RX|count [1])) # (\RX|count [2]) ) )

	.dataa(!\RX|count [0]),
	.datab(!\RX|count [2]),
	.datac(!\RX|count [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RX|count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX|Decoder0~2 .extended_lut = "off";
defparam \RX|Decoder0~2 .lut_mask = 64'hB3B3B3B300000000;
defparam \RX|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X65_Y9_N57
cyclonev_lcell_comb \RX|Equal1~0 (
// Equation(s):
// \RX|Equal1~0_combout  = (\RX|count [0] & (!\RX|count [2] & \RX|count [1]))

	.dataa(!\RX|count [0]),
	.datab(!\RX|count [2]),
	.datac(gnd),
	.datad(!\RX|count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX|Equal1~0 .extended_lut = "off";
defparam \RX|Equal1~0 .lut_mask = 64'h0044004400440044;
defparam \RX|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X65_Y9_N36
cyclonev_lcell_comb \RX|DATA_received[8]~3 (
// Equation(s):
// \RX|DATA_received[8]~3_combout  = ( \RX|DATA_received [8] & ( \RX|Equal1~0_combout  & ( ((!\RX|Equal0~6_combout ) # ((\RX|count [3]) # (\RX|Decoder0~2_combout ))) # (\GPIO_0[1]~input_o ) ) ) ) # ( !\RX|DATA_received [8] & ( \RX|Equal1~0_combout  & ( 
// (\GPIO_0[1]~input_o  & (\RX|Equal0~6_combout  & (!\RX|Decoder0~2_combout  & !\RX|count [3]))) ) ) ) # ( \RX|DATA_received [8] & ( !\RX|Equal1~0_combout  ) )

	.dataa(!\GPIO_0[1]~input_o ),
	.datab(!\RX|Equal0~6_combout ),
	.datac(!\RX|Decoder0~2_combout ),
	.datad(!\RX|count [3]),
	.datae(!\RX|DATA_received [8]),
	.dataf(!\RX|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX|DATA_received[8]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX|DATA_received[8]~3 .extended_lut = "off";
defparam \RX|DATA_received[8]~3 .lut_mask = 64'h0000FFFF1000DFFF;
defparam \RX|DATA_received[8]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y9_N38
dffeas \RX|DATA_received[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|DATA_received[8]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|DATA_received [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|DATA_received[8] .is_wysiwyg = "true";
defparam \RX|DATA_received[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N30
cyclonev_lcell_comb \RX|Decoder0~4 (
// Equation(s):
// \RX|Decoder0~4_combout  = ( \RX|Equal0~6_combout  & ( (\RX|count [3] & ((!\RX|count[0]~DUPLICATE_q ) # ((!\RX|count [1]) # (\RX|count[2]~DUPLICATE_q )))) ) )

	.dataa(!\RX|count[0]~DUPLICATE_q ),
	.datab(!\RX|count[2]~DUPLICATE_q ),
	.datac(!\RX|count [1]),
	.datad(!\RX|count [3]),
	.datae(gnd),
	.dataf(!\RX|Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX|Decoder0~4 .extended_lut = "off";
defparam \RX|Decoder0~4 .lut_mask = 64'h0000000000FB00FB;
defparam \RX|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N48
cyclonev_lcell_comb \RX|DATA_received[4]~7 (
// Equation(s):
// \RX|DATA_received[4]~7_combout  = ( \RX|DATA_received [4] & ( \RX|count[0]~DUPLICATE_q  & ( (!\RX|count [1]) # ((!\RX|count[2]~DUPLICATE_q ) # ((!\RX|Decoder0~4_combout ) # (\GPIO_0[1]~input_o ))) ) ) ) # ( !\RX|DATA_received [4] & ( 
// \RX|count[0]~DUPLICATE_q  & ( (\RX|count [1] & (\RX|count[2]~DUPLICATE_q  & (\GPIO_0[1]~input_o  & \RX|Decoder0~4_combout ))) ) ) ) # ( \RX|DATA_received [4] & ( !\RX|count[0]~DUPLICATE_q  ) )

	.dataa(!\RX|count [1]),
	.datab(!\RX|count[2]~DUPLICATE_q ),
	.datac(!\GPIO_0[1]~input_o ),
	.datad(!\RX|Decoder0~4_combout ),
	.datae(!\RX|DATA_received [4]),
	.dataf(!\RX|count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX|DATA_received[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX|DATA_received[4]~7 .extended_lut = "off";
defparam \RX|DATA_received[4]~7 .lut_mask = 64'h0000FFFF0001FFEF;
defparam \RX|DATA_received[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y9_N50
dffeas \RX|DATA_received[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|DATA_received[4]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|DATA_received [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|DATA_received[4] .is_wysiwyg = "true";
defparam \RX|DATA_received[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N6
cyclonev_lcell_comb \RX|DATA_received[1]~6 (
// Equation(s):
// \RX|DATA_received[1]~6_combout  = ( \RX|DATA_received [1] & ( \RX|count[0]~DUPLICATE_q  ) ) # ( \RX|DATA_received [1] & ( !\RX|count[0]~DUPLICATE_q  & ( (!\RX|count [1]) # (((!\RX|Decoder0~4_combout ) # (\GPIO_0[1]~input_o )) # (\RX|count[2]~DUPLICATE_q 
// )) ) ) ) # ( !\RX|DATA_received [1] & ( !\RX|count[0]~DUPLICATE_q  & ( (\RX|count [1] & (!\RX|count[2]~DUPLICATE_q  & (\GPIO_0[1]~input_o  & \RX|Decoder0~4_combout ))) ) ) )

	.dataa(!\RX|count [1]),
	.datab(!\RX|count[2]~DUPLICATE_q ),
	.datac(!\GPIO_0[1]~input_o ),
	.datad(!\RX|Decoder0~4_combout ),
	.datae(!\RX|DATA_received [1]),
	.dataf(!\RX|count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX|DATA_received[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX|DATA_received[1]~6 .extended_lut = "off";
defparam \RX|DATA_received[1]~6 .lut_mask = 64'h0004FFBF0000FFFF;
defparam \RX|DATA_received[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y9_N8
dffeas \RX|DATA_received[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|DATA_received[1]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|DATA_received [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|DATA_received[1] .is_wysiwyg = "true";
defparam \RX|DATA_received[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N54
cyclonev_lcell_comb \RX|DATA_received[3]~5 (
// Equation(s):
// \RX|DATA_received[3]~5_combout  = ( \RX|count[2]~DUPLICATE_q  & ( \RX|DATA_received [3] ) ) # ( !\RX|count[2]~DUPLICATE_q  & ( (!\RX|Decoder0~1_combout  & ((\RX|DATA_received [3]))) # (\RX|Decoder0~1_combout  & (\GPIO_0[1]~input_o )) ) )

	.dataa(!\RX|Decoder0~1_combout ),
	.datab(!\GPIO_0[1]~input_o ),
	.datac(gnd),
	.datad(!\RX|DATA_received [3]),
	.datae(gnd),
	.dataf(!\RX|count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX|DATA_received[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX|DATA_received[3]~5 .extended_lut = "off";
defparam \RX|DATA_received[3]~5 .lut_mask = 64'h11BB11BB00FF00FF;
defparam \RX|DATA_received[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y9_N56
dffeas \RX|DATA_received[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|DATA_received[3]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|DATA_received [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|DATA_received[3] .is_wysiwyg = "true";
defparam \RX|DATA_received[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N42
cyclonev_lcell_comb \RX|DATA_received[5]~8 (
// Equation(s):
// \RX|DATA_received[5]~8_combout  = ( \RX|DATA_received [5] & ( \RX|count[0]~DUPLICATE_q  ) ) # ( \RX|DATA_received [5] & ( !\RX|count[0]~DUPLICATE_q  & ( (!\RX|count [1]) # ((!\RX|Decoder0~4_combout ) # ((!\RX|count[2]~DUPLICATE_q ) # (\GPIO_0[1]~input_o 
// ))) ) ) ) # ( !\RX|DATA_received [5] & ( !\RX|count[0]~DUPLICATE_q  & ( (\RX|count [1] & (\RX|Decoder0~4_combout  & (\GPIO_0[1]~input_o  & \RX|count[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\RX|count [1]),
	.datab(!\RX|Decoder0~4_combout ),
	.datac(!\GPIO_0[1]~input_o ),
	.datad(!\RX|count[2]~DUPLICATE_q ),
	.datae(!\RX|DATA_received [5]),
	.dataf(!\RX|count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX|DATA_received[5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX|DATA_received[5]~8 .extended_lut = "off";
defparam \RX|DATA_received[5]~8 .lut_mask = 64'h0001FFEF0000FFFF;
defparam \RX|DATA_received[5]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y9_N44
dffeas \RX|DATA_received[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|DATA_received[5]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|DATA_received [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|DATA_received[5] .is_wysiwyg = "true";
defparam \RX|DATA_received[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N33
cyclonev_lcell_comb \RX|DATA_received[2]~0 (
// Equation(s):
// \RX|DATA_received[2]~0_combout  = ( \RX|count[2]~DUPLICATE_q  & ( \RX|DATA_received [2] ) ) # ( !\RX|count[2]~DUPLICATE_q  & ( (!\RX|Decoder0~0_combout  & ((\RX|DATA_received [2]))) # (\RX|Decoder0~0_combout  & (\GPIO_0[1]~input_o )) ) )

	.dataa(gnd),
	.datab(!\GPIO_0[1]~input_o ),
	.datac(!\RX|Decoder0~0_combout ),
	.datad(!\RX|DATA_received [2]),
	.datae(gnd),
	.dataf(!\RX|count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX|DATA_received[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX|DATA_received[2]~0 .extended_lut = "off";
defparam \RX|DATA_received[2]~0 .lut_mask = 64'h03F303F300FF00FF;
defparam \RX|DATA_received[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y9_N35
dffeas \RX|DATA_received[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|DATA_received[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|DATA_received [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|DATA_received[2] .is_wysiwyg = "true";
defparam \RX|DATA_received[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N3
cyclonev_lcell_comb \RX|always0~0 (
// Equation(s):
// \RX|always0~0_combout  = ( \RX|DATA_received [2] & ( !\RX|DATA_received [4] $ (!\RX|DATA_received [1] $ (!\RX|DATA_received [3] $ (\RX|DATA_received [5]))) ) ) # ( !\RX|DATA_received [2] & ( !\RX|DATA_received [4] $ (!\RX|DATA_received [1] $ 
// (!\RX|DATA_received [3] $ (!\RX|DATA_received [5]))) ) )

	.dataa(!\RX|DATA_received [4]),
	.datab(!\RX|DATA_received [1]),
	.datac(!\RX|DATA_received [3]),
	.datad(!\RX|DATA_received [5]),
	.datae(gnd),
	.dataf(!\RX|DATA_received [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX|always0~0 .extended_lut = "off";
defparam \RX|always0~0 .lut_mask = 64'h6996699696699669;
defparam \RX|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N12
cyclonev_lcell_comb \RX|DATA_OUT~0 (
// Equation(s):
// \RX|DATA_OUT~0_combout  = ( \RX|always0~0_combout  & ( \RX|DATA_received [2] ) ) # ( !\RX|always0~0_combout  & ( \RX|DATA_received [2] ) ) # ( \RX|always0~0_combout  & ( !\RX|DATA_received [2] & ( !\RX|DATA_received [9] $ (!\RX|DATA_received [7] $ 
// (!\RX|DATA_received [6] $ (!\RX|DATA_received [8]))) ) ) ) # ( !\RX|always0~0_combout  & ( !\RX|DATA_received [2] & ( !\RX|DATA_received [9] $ (!\RX|DATA_received [7] $ (!\RX|DATA_received [6] $ (\RX|DATA_received [8]))) ) ) )

	.dataa(!\RX|DATA_received [9]),
	.datab(!\RX|DATA_received [7]),
	.datac(!\RX|DATA_received [6]),
	.datad(!\RX|DATA_received [8]),
	.datae(!\RX|always0~0_combout ),
	.dataf(!\RX|DATA_received [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX|DATA_OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX|DATA_OUT~0 .extended_lut = "off";
defparam \RX|DATA_OUT~0 .lut_mask = 64'h96696996FFFFFFFF;
defparam \RX|DATA_OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N27
cyclonev_lcell_comb \RX|DATA_OUT[0]~1 (
// Equation(s):
// \RX|DATA_OUT[0]~1_combout  = ( \RX|Equal0~6_combout  & ( (\RX|count[0]~DUPLICATE_q  & (!\RX|count[2]~DUPLICATE_q  & (\RX|count [1] & \RX|count [3]))) ) )

	.dataa(!\RX|count[0]~DUPLICATE_q ),
	.datab(!\RX|count[2]~DUPLICATE_q ),
	.datac(!\RX|count [1]),
	.datad(!\RX|count [3]),
	.datae(gnd),
	.dataf(!\RX|Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX|DATA_OUT[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX|DATA_OUT[0]~1 .extended_lut = "off";
defparam \RX|DATA_OUT[0]~1 .lut_mask = 64'h0000000000040004;
defparam \RX|DATA_OUT[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y9_N13
dffeas \RX|DATA_OUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|DATA_OUT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RX|DATA_OUT[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|DATA_OUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|DATA_OUT[0] .is_wysiwyg = "true";
defparam \RX|DATA_OUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N15
cyclonev_lcell_comb \RX|DATA_OUT~2 (
// Equation(s):
// \RX|DATA_OUT~2_combout  = ( \RX|always0~0_combout  & ( \RX|DATA_received [3] ) ) # ( !\RX|always0~0_combout  & ( \RX|DATA_received [3] ) ) # ( \RX|always0~0_combout  & ( !\RX|DATA_received [3] & ( !\RX|DATA_received [9] $ (!\RX|DATA_received [7] $ 
// (!\RX|DATA_received [8] $ (!\RX|DATA_received [6]))) ) ) ) # ( !\RX|always0~0_combout  & ( !\RX|DATA_received [3] & ( !\RX|DATA_received [9] $ (!\RX|DATA_received [7] $ (!\RX|DATA_received [8] $ (\RX|DATA_received [6]))) ) ) )

	.dataa(!\RX|DATA_received [9]),
	.datab(!\RX|DATA_received [7]),
	.datac(!\RX|DATA_received [8]),
	.datad(!\RX|DATA_received [6]),
	.datae(!\RX|always0~0_combout ),
	.dataf(!\RX|DATA_received [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX|DATA_OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX|DATA_OUT~2 .extended_lut = "off";
defparam \RX|DATA_OUT~2 .lut_mask = 64'h96696996FFFFFFFF;
defparam \RX|DATA_OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y9_N16
dffeas \RX|DATA_OUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|DATA_OUT~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RX|DATA_OUT[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|DATA_OUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|DATA_OUT[1] .is_wysiwyg = "true";
defparam \RX|DATA_OUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N54
cyclonev_lcell_comb \RX|DATA_OUT~3 (
// Equation(s):
// \RX|DATA_OUT~3_combout  = ( \RX|always0~0_combout  & ( \RX|DATA_received [4] ) ) # ( !\RX|always0~0_combout  & ( \RX|DATA_received [4] ) ) # ( \RX|always0~0_combout  & ( !\RX|DATA_received [4] & ( !\RX|DATA_received [6] $ (!\RX|DATA_received [8] $ 
// (!\RX|DATA_received [9] $ (!\RX|DATA_received [7]))) ) ) ) # ( !\RX|always0~0_combout  & ( !\RX|DATA_received [4] & ( !\RX|DATA_received [6] $ (!\RX|DATA_received [8] $ (!\RX|DATA_received [9] $ (\RX|DATA_received [7]))) ) ) )

	.dataa(!\RX|DATA_received [6]),
	.datab(!\RX|DATA_received [8]),
	.datac(!\RX|DATA_received [9]),
	.datad(!\RX|DATA_received [7]),
	.datae(!\RX|always0~0_combout ),
	.dataf(!\RX|DATA_received [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX|DATA_OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX|DATA_OUT~3 .extended_lut = "off";
defparam \RX|DATA_OUT~3 .lut_mask = 64'h96696996FFFFFFFF;
defparam \RX|DATA_OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y9_N55
dffeas \RX|DATA_OUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|DATA_OUT~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RX|DATA_OUT[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|DATA_OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|DATA_OUT[2] .is_wysiwyg = "true";
defparam \RX|DATA_OUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N57
cyclonev_lcell_comb \RX|DATA_OUT~4 (
// Equation(s):
// \RX|DATA_OUT~4_combout  = ( \RX|always0~0_combout  & ( \RX|DATA_received [5] ) ) # ( !\RX|always0~0_combout  & ( \RX|DATA_received [5] ) ) # ( \RX|always0~0_combout  & ( !\RX|DATA_received [5] & ( !\RX|DATA_received [6] $ (!\RX|DATA_received [8] $ 
// (!\RX|DATA_received [7] $ (!\RX|DATA_received [9]))) ) ) ) # ( !\RX|always0~0_combout  & ( !\RX|DATA_received [5] & ( !\RX|DATA_received [6] $ (!\RX|DATA_received [8] $ (!\RX|DATA_received [7] $ (\RX|DATA_received [9]))) ) ) )

	.dataa(!\RX|DATA_received [6]),
	.datab(!\RX|DATA_received [8]),
	.datac(!\RX|DATA_received [7]),
	.datad(!\RX|DATA_received [9]),
	.datae(!\RX|always0~0_combout ),
	.dataf(!\RX|DATA_received [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX|DATA_OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX|DATA_OUT~4 .extended_lut = "off";
defparam \RX|DATA_OUT~4 .lut_mask = 64'h96696996FFFFFFFF;
defparam \RX|DATA_OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y9_N58
dffeas \RX|DATA_OUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|DATA_OUT~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RX|DATA_OUT[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|DATA_OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|DATA_OUT[3] .is_wysiwyg = "true";
defparam \RX|DATA_OUT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N39
cyclonev_lcell_comb \RX|DATA_OUT~5 (
// Equation(s):
// \RX|DATA_OUT~5_combout  = ( \RX|DATA_received [6] ) # ( !\RX|DATA_received [6] & ( !\RX|DATA_received [9] $ (!\RX|DATA_received [8] $ (!\RX|always0~0_combout  $ (\RX|DATA_received [7]))) ) )

	.dataa(!\RX|DATA_received [9]),
	.datab(!\RX|DATA_received [8]),
	.datac(!\RX|always0~0_combout ),
	.datad(!\RX|DATA_received [7]),
	.datae(gnd),
	.dataf(!\RX|DATA_received [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX|DATA_OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX|DATA_OUT~5 .extended_lut = "off";
defparam \RX|DATA_OUT~5 .lut_mask = 64'h96699669FFFFFFFF;
defparam \RX|DATA_OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y9_N40
dffeas \RX|DATA_OUT[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|DATA_OUT~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RX|DATA_OUT[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|DATA_OUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|DATA_OUT[4] .is_wysiwyg = "true";
defparam \RX|DATA_OUT[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N18
cyclonev_lcell_comb \RX|DATA_OUT~6 (
// Equation(s):
// \RX|DATA_OUT~6_combout  = ( \RX|DATA_received [6] & ( (!\RX|DATA_received [9] $ (!\RX|DATA_received [8] $ (\RX|always0~0_combout ))) # (\RX|DATA_received [7]) ) ) # ( !\RX|DATA_received [6] & ( (!\RX|DATA_received [9] $ (!\RX|DATA_received [8] $ 
// (!\RX|always0~0_combout ))) # (\RX|DATA_received [7]) ) )

	.dataa(!\RX|DATA_received [9]),
	.datab(!\RX|DATA_received [8]),
	.datac(!\RX|always0~0_combout ),
	.datad(!\RX|DATA_received [7]),
	.datae(gnd),
	.dataf(!\RX|DATA_received [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX|DATA_OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX|DATA_OUT~6 .extended_lut = "off";
defparam \RX|DATA_OUT~6 .lut_mask = 64'h96FF96FF69FF69FF;
defparam \RX|DATA_OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y9_N19
dffeas \RX|DATA_OUT[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|DATA_OUT~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RX|DATA_OUT[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|DATA_OUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|DATA_OUT[5] .is_wysiwyg = "true";
defparam \RX|DATA_OUT[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N21
cyclonev_lcell_comb \RX|DATA_OUT~7 (
// Equation(s):
// \RX|DATA_OUT~7_combout  = ( \RX|DATA_received [6] & ( (!\RX|DATA_received [9] $ (!\RX|always0~0_combout  $ (\RX|DATA_received [7]))) # (\RX|DATA_received [8]) ) ) # ( !\RX|DATA_received [6] & ( (!\RX|DATA_received [9] $ (!\RX|always0~0_combout  $ 
// (!\RX|DATA_received [7]))) # (\RX|DATA_received [8]) ) )

	.dataa(!\RX|DATA_received [9]),
	.datab(!\RX|DATA_received [8]),
	.datac(!\RX|always0~0_combout ),
	.datad(!\RX|DATA_received [7]),
	.datae(gnd),
	.dataf(!\RX|DATA_received [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX|DATA_OUT~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX|DATA_OUT~7 .extended_lut = "off";
defparam \RX|DATA_OUT~7 .lut_mask = 64'hB77BB77B7BB77BB7;
defparam \RX|DATA_OUT~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y9_N22
dffeas \RX|DATA_OUT[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|DATA_OUT~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RX|DATA_OUT[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|DATA_OUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|DATA_OUT[6] .is_wysiwyg = "true";
defparam \RX|DATA_OUT[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N36
cyclonev_lcell_comb \RX|DATA_OUT~8 (
// Equation(s):
// \RX|DATA_OUT~8_combout  = ( \RX|DATA_received [6] & ( (!\RX|DATA_received [8] $ (!\RX|always0~0_combout  $ (\RX|DATA_received [7]))) # (\RX|DATA_received [9]) ) ) # ( !\RX|DATA_received [6] & ( (!\RX|DATA_received [8] $ (!\RX|always0~0_combout  $ 
// (!\RX|DATA_received [7]))) # (\RX|DATA_received [9]) ) )

	.dataa(!\RX|DATA_received [9]),
	.datab(!\RX|DATA_received [8]),
	.datac(!\RX|always0~0_combout ),
	.datad(!\RX|DATA_received [7]),
	.datae(gnd),
	.dataf(!\RX|DATA_received [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX|DATA_OUT~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX|DATA_OUT~8 .extended_lut = "off";
defparam \RX|DATA_OUT~8 .lut_mask = 64'hD77DD77D7DD77DD7;
defparam \RX|DATA_OUT~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y9_N37
dffeas \RX|DATA_OUT[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RX|DATA_OUT~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RX|DATA_OUT[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX|DATA_OUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RX|DATA_OUT[7] .is_wysiwyg = "true";
defparam \RX|DATA_OUT[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N1
cyclonev_io_ibuf \GPIO_0[0]~input (
	.i(GPIO_0[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[0]~input_o ));
// synopsys translate_off
defparam \GPIO_0[0]~input .bus_hold = "false";
defparam \GPIO_0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N18
cyclonev_io_ibuf \GPIO_0[2]~input (
	.i(GPIO_0[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[2]~input_o ));
// synopsys translate_off
defparam \GPIO_0[2]~input .bus_hold = "false";
defparam \GPIO_0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N52
cyclonev_io_ibuf \GPIO_0[3]~input (
	.i(GPIO_0[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[3]~input_o ));
// synopsys translate_off
defparam \GPIO_0[3]~input .bus_hold = "false";
defparam \GPIO_0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \GPIO_0[4]~input (
	.i(GPIO_0[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[4]~input_o ));
// synopsys translate_off
defparam \GPIO_0[4]~input .bus_hold = "false";
defparam \GPIO_0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \GPIO_0[5]~input (
	.i(GPIO_0[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[5]~input_o ));
// synopsys translate_off
defparam \GPIO_0[5]~input .bus_hold = "false";
defparam \GPIO_0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \GPIO_0[6]~input (
	.i(GPIO_0[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[6]~input_o ));
// synopsys translate_off
defparam \GPIO_0[6]~input .bus_hold = "false";
defparam \GPIO_0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N92
cyclonev_io_ibuf \GPIO_0[7]~input (
	.i(GPIO_0[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[7]~input_o ));
// synopsys translate_off
defparam \GPIO_0[7]~input .bus_hold = "false";
defparam \GPIO_0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N75
cyclonev_io_ibuf \GPIO_0[8]~input (
	.i(GPIO_0[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[8]~input_o ));
// synopsys translate_off
defparam \GPIO_0[8]~input .bus_hold = "false";
defparam \GPIO_0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \GPIO_0[9]~input (
	.i(GPIO_0[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[9]~input_o ));
// synopsys translate_off
defparam \GPIO_0[9]~input .bus_hold = "false";
defparam \GPIO_0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \GPIO_0[10]~input (
	.i(GPIO_0[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[10]~input_o ));
// synopsys translate_off
defparam \GPIO_0[10]~input .bus_hold = "false";
defparam \GPIO_0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N18
cyclonev_io_ibuf \GPIO_0[11]~input (
	.i(GPIO_0[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[11]~input_o ));
// synopsys translate_off
defparam \GPIO_0[11]~input .bus_hold = "false";
defparam \GPIO_0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N52
cyclonev_io_ibuf \GPIO_0[12]~input (
	.i(GPIO_0[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[12]~input_o ));
// synopsys translate_off
defparam \GPIO_0[12]~input .bus_hold = "false";
defparam \GPIO_0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N35
cyclonev_io_ibuf \GPIO_0[13]~input (
	.i(GPIO_0[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[13]~input_o ));
// synopsys translate_off
defparam \GPIO_0[13]~input .bus_hold = "false";
defparam \GPIO_0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N52
cyclonev_io_ibuf \GPIO_0[14]~input (
	.i(GPIO_0[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[14]~input_o ));
// synopsys translate_off
defparam \GPIO_0[14]~input .bus_hold = "false";
defparam \GPIO_0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N35
cyclonev_io_ibuf \GPIO_0[15]~input (
	.i(GPIO_0[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[15]~input_o ));
// synopsys translate_off
defparam \GPIO_0[15]~input .bus_hold = "false";
defparam \GPIO_0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N35
cyclonev_io_ibuf \GPIO_0[16]~input (
	.i(GPIO_0[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[16]~input_o ));
// synopsys translate_off
defparam \GPIO_0[16]~input .bus_hold = "false";
defparam \GPIO_0[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N52
cyclonev_io_ibuf \GPIO_0[17]~input (
	.i(GPIO_0[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[17]~input_o ));
// synopsys translate_off
defparam \GPIO_0[17]~input .bus_hold = "false";
defparam \GPIO_0[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \GPIO_0[18]~input (
	.i(GPIO_0[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[18]~input_o ));
// synopsys translate_off
defparam \GPIO_0[18]~input .bus_hold = "false";
defparam \GPIO_0[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N92
cyclonev_io_ibuf \GPIO_0[19]~input (
	.i(GPIO_0[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[19]~input_o ));
// synopsys translate_off
defparam \GPIO_0[19]~input .bus_hold = "false";
defparam \GPIO_0[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N35
cyclonev_io_ibuf \GPIO_0[20]~input (
	.i(GPIO_0[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[20]~input_o ));
// synopsys translate_off
defparam \GPIO_0[20]~input .bus_hold = "false";
defparam \GPIO_0[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N75
cyclonev_io_ibuf \GPIO_0[21]~input (
	.i(GPIO_0[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[21]~input_o ));
// synopsys translate_off
defparam \GPIO_0[21]~input .bus_hold = "false";
defparam \GPIO_0[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N1
cyclonev_io_ibuf \GPIO_0[22]~input (
	.i(GPIO_0[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[22]~input_o ));
// synopsys translate_off
defparam \GPIO_0[22]~input .bus_hold = "false";
defparam \GPIO_0[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N1
cyclonev_io_ibuf \GPIO_0[23]~input (
	.i(GPIO_0[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[23]~input_o ));
// synopsys translate_off
defparam \GPIO_0[23]~input .bus_hold = "false";
defparam \GPIO_0[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N35
cyclonev_io_ibuf \GPIO_0[24]~input (
	.i(GPIO_0[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[24]~input_o ));
// synopsys translate_off
defparam \GPIO_0[24]~input .bus_hold = "false";
defparam \GPIO_0[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N52
cyclonev_io_ibuf \GPIO_0[25]~input (
	.i(GPIO_0[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[25]~input_o ));
// synopsys translate_off
defparam \GPIO_0[25]~input .bus_hold = "false";
defparam \GPIO_0[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N52
cyclonev_io_ibuf \GPIO_0[26]~input (
	.i(GPIO_0[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[26]~input_o ));
// synopsys translate_off
defparam \GPIO_0[26]~input .bus_hold = "false";
defparam \GPIO_0[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N35
cyclonev_io_ibuf \GPIO_0[27]~input (
	.i(GPIO_0[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[27]~input_o ));
// synopsys translate_off
defparam \GPIO_0[27]~input .bus_hold = "false";
defparam \GPIO_0[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N41
cyclonev_io_ibuf \GPIO_0[28]~input (
	.i(GPIO_0[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[28]~input_o ));
// synopsys translate_off
defparam \GPIO_0[28]~input .bus_hold = "false";
defparam \GPIO_0[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N58
cyclonev_io_ibuf \GPIO_0[29]~input (
	.i(GPIO_0[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[29]~input_o ));
// synopsys translate_off
defparam \GPIO_0[29]~input .bus_hold = "false";
defparam \GPIO_0[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \GPIO_0[30]~input (
	.i(GPIO_0[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[30]~input_o ));
// synopsys translate_off
defparam \GPIO_0[30]~input .bus_hold = "false";
defparam \GPIO_0[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N58
cyclonev_io_ibuf \GPIO_0[31]~input (
	.i(GPIO_0[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[31]~input_o ));
// synopsys translate_off
defparam \GPIO_0[31]~input .bus_hold = "false";
defparam \GPIO_0[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N18
cyclonev_io_ibuf \GPIO_0[32]~input (
	.i(GPIO_0[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[32]~input_o ));
// synopsys translate_off
defparam \GPIO_0[32]~input .bus_hold = "false";
defparam \GPIO_0[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \GPIO_0[33]~input (
	.i(GPIO_0[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[33]~input_o ));
// synopsys translate_off
defparam \GPIO_0[33]~input .bus_hold = "false";
defparam \GPIO_0[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N41
cyclonev_io_ibuf \GPIO_0[34]~input (
	.i(GPIO_0[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[34]~input_o ));
// synopsys translate_off
defparam \GPIO_0[34]~input .bus_hold = "false";
defparam \GPIO_0[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N1
cyclonev_io_ibuf \GPIO_0[35]~input (
	.i(GPIO_0[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[35]~input_o ));
// synopsys translate_off
defparam \GPIO_0[35]~input .bus_hold = "false";
defparam \GPIO_0[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X2_Y55_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
