verilog xil_defaultlib --include "../../../../../ip/design_1/ipshared/ec67/hdl" --include "../../../../../ip/design_1/ipshared/2d50/hdl" --include "../../../../../ip/design_1/ip/design_1_processing_system7_0_0" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_2/sim/design_1_xbar_2.v" \
"../../../bd/design_1/ipshared/b38d/hdl/config_done_V1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/b38d/hdl/config_done_v1_0.v" \
"../../../bd/design_1/ip/design_1_my_slave_0_2/sim/design_1_my_slave_0_2.v" \
"../../../bd/design_1/ipshared/9cd1/hdl/AXIM_read_xadc_v2_0_MADC_AXI.v" \
"../../../bd/design_1/ipshared/9cd1/hdl/AXIM_read_xadc_v2_0_SPS_AXI.v" \
"../../../bd/design_1/ipshared/9cd1/hdl/AXIM_read_xadc_v2_0.v" \
"../../../bd/design_1/ip/design_1_AXIM_read_xadc_0_4/sim/design_1_AXIM_read_xadc_0_4.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
