<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver nandps v2_1: xnandps_hw.h File Reference
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>xnandps_hw.h File Reference</h1><table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a5143e585219b96c513d61d7cac06e13e">XNANDPS_HW_H</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#af2f6aaad3157aafeda5749737e4d7d84">XNANDPS_MEMC_STATUS_OFFSET</a>&nbsp;&nbsp;&nbsp;0x000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a4f1aeb2b315fdf74b1f6fcd4a5ba7273">XNANDPS_MEMC_IF_CONFIG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#af90040ca8e85052266c805a409d4d128">XNANDPS_MEMC_SET_CONFIG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#aaaaf55b8085d1dcfcde3756a36c7ff41">XNANDPS_MEMC_CLR_CONFIG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a80f534d4fe9ecc15457724440f014358">XNANDPS_DIRECT_CMD_OFFSET</a>&nbsp;&nbsp;&nbsp;0x010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#ab5b751d38c7c8021092b14e6e85779d0">XNANDPS_SET_CYCLES_OFFSET</a>&nbsp;&nbsp;&nbsp;0x014</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#af26e745fd5b4f88aaa218e7cd8891041">XNANDPS_SET_OPMODE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x018</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#ae47923a76310444937b2b3aa4a11e399">XNANDPS_REFRESH_PERIOD_0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a26d576acc9b981f1cfb8b40d94cf97c0">XNANDPS_REFRESH_PERIOD_1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x024</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#ae800cae34e2924cc96d9a39dfec52c5e">XNANDPS_IF0_CHIP_0_CONFIG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a9b5790760ef234b80563ff98be33b639">XNANDPS_IF0_CHIP_1_CONFIG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x120</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#adca811b60bbf42b5e7c68df5f63b6b0b">XNANDPS_IF0_CHIP_2_CONFIG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x140</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a5a0d06b416b45bb4aee25db7136a00c2">XNANDPS_IF0_CHIP_3_CONFIG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x160</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#ae6eb4e6a228f126d327fbd05c0f014a8">XNANDPS_IF1_CHIP_0_CONFIG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x180</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#ab2b15dbd88316137e9704ab6a80c648f">XNANDPS_IF1_CHIP_1_CONFIG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x1A0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a0e9ddb24fb93c05cdf1bb345735d033c">XNANDPS_IF1_CHIP_2_CONFIG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x1C0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#abf861776417813a0b65b13e7d4dae0cf">XNANDPS_IF1_CHIP_3_CONFIG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x1E0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a2913944cdf752a52c62581f2b6b92344">XNANDPS_FLASH_CYCLES</a>(addr)&nbsp;&nbsp;&nbsp;(0x000 + addr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a9637bd6e50d1a65940625af864b6ee00">XNANDPS_OPMODE</a>(addr)&nbsp;&nbsp;&nbsp;(0x004 + addr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a0e452979ec8c59e23b705f0e3da33eb6">XNANDPS_USER_STATUS_OFFSET</a>&nbsp;&nbsp;&nbsp;0x200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#af5e5c3cde493a3e91a3e98e5ff993a9e">XNANDPS_USER_CONFIG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x204</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a18178d8d0a8106de6362d8930a460b7b">XNANDPS_IF0_ECC_OFFSET</a>&nbsp;&nbsp;&nbsp;0x300</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a2c8cfb872b36a91ddd9780829e9065b6">XNANDPS_IF1_ECC_OFFSET</a>&nbsp;&nbsp;&nbsp;0x400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#ae4b738ea5a0e4c9cdbfd4952351747d1">XNANDPS_ECC_STATUS_OFFSET</a>(addr)&nbsp;&nbsp;&nbsp;(0x000 + addr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a4e2e4acbbc22410dd5e6465065fb3c11">XNANDPS_ECC_MEMCFG_OFFSET</a>(addr)&nbsp;&nbsp;&nbsp;(0x004 + addr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a944a21dbf63f711c25e354be563fa302">XNANDPS_ECC_MEMCMD1_OFFSET</a>(addr)&nbsp;&nbsp;&nbsp;(0x008 + addr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a2522d63c69de4aecc698d90c19e70521">XNANDPS_ECC_MEMCMD2_OFFSET</a>(addr)&nbsp;&nbsp;&nbsp;(0x00C + addr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a362aa8cde381fb04a9e93a47d13939a4">XNANDPS_ECC_ADDR0_OFFSET</a>(addr)&nbsp;&nbsp;&nbsp;(0x010 + addr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a26401132963b086ae9a07280afd84636">XNANDPS_ECC_ADDR1_OFFSET</a>(addr)&nbsp;&nbsp;&nbsp;(0x014 + addr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a7ed2fdfd7c0644b3b2f8ef41fb54afe3">XNANDPS_ECC_VALUE0_OFFSET</a>(addr)&nbsp;&nbsp;&nbsp;(0x018 + addr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a32b23441f9771e755873f130b6b60585">XNANDPS_ECC_VALUE1_OFFSET</a>(addr)&nbsp;&nbsp;&nbsp;(0x01C + addr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a824dbea2781ca306c1b7e5d4368151f4">XNANDPS_ECC_VALUE2_OFFSET</a>(addr)&nbsp;&nbsp;&nbsp;(0x020 + addr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a9452f9d35434dbf8da90939624bfd1ee">XNANDPS_ECC_VALUE3_OFFSET</a>(addr)&nbsp;&nbsp;&nbsp;(0x024 + addr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#afce755c5c24ab284c1a6ac1365933a87">XNANDPS_ECC_VALUE4_OFFSET</a>(addr)&nbsp;&nbsp;&nbsp;(0x028 + addr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a4c5b3e833662553de1c24f553b367624">XNANDPS_INTGTEST_OFFSET</a>&nbsp;&nbsp;&nbsp;0xE00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a72bb3810df32f6b28f48c25ff98843c5">XNANDPS_PERIPH_ID0_OFFSET</a>&nbsp;&nbsp;&nbsp;0xFE0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#ac770d392ac287ea3385cd79aeb6f976e">XNANDPS_PERIPH_ID1_OFFSET</a>&nbsp;&nbsp;&nbsp;0xFE4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a8b0719eb74f224d3a0b9644ab413d6c0">XNANDPS_PERIPH_ID2_OFFSET</a>&nbsp;&nbsp;&nbsp;0xFE8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a7cd6dde2cd6f64e7c316d5401c8a63f4">XNANDPS_PERIPH_ID3_OFFSET</a>&nbsp;&nbsp;&nbsp;0xFEC</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a993171014887eebcf39861f9502645fb">XNANDPS_PCELL_ID0_OFFSET</a>&nbsp;&nbsp;&nbsp;0xFF0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a3fdee65c36e6f735ec675870e643e12a">XNANDPS_PCELL_ID1_OFFSET</a>&nbsp;&nbsp;&nbsp;0xFF4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#ae5d1c3ff379ebe21f078020df844d957">XNANDPS_PCELL_ID2_OFFSET</a>&nbsp;&nbsp;&nbsp;0xFF8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#afe10153d3fb48e1a0445e0b5c822eca7">XNANDPS_PCELL_ID3_OFFSET</a>&nbsp;&nbsp;&nbsp;0xFFC</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#ab1c9ec799c4b10aba366c1333b36d98b">XNandPs_ReadReg</a>&nbsp;&nbsp;&nbsp;Xil_In32</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#ac87bcc9e0fec61b2b02b9a434962e576">XNandPs_WriteReg</a>&nbsp;&nbsp;&nbsp;Xil_Out32</td></tr>
<tr><td colspan="2"><div class="groupHeader">Memory controller status register bit definitions and masks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpef6c8c0e2928df9a6d0fe98549551bbd"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a29483de4ec80b0072f9a83152551bd60">XNANDPS_MEMC_STATUS_STATE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a6f0072315e38b85a92b15334524ede70">XNANDPS_MEMC_STATUS_INT_EN0_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#af30fae0b6374003158bb30ab205e5066">XNANDPS_MEMC_STATUS_INT_EN1_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a1af4d9860270663419e0ddc9e3b1f8a0">XNANDPS_MEMC_STATUS_INT_STATUS0_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a96e53f19a9d2a7a0c4a6fff79892861b">XNANDPS_MEMC_STATUS_INT_STATUS1_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#ad362d9c01b74e4718aec176a6bcb7be8">XNANDPS_MEMC_STATUS_RAW_INT_STATUS0_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a995c16a409a39580d52421c7fea17d78">XNANDPS_MEMC_STATUS_RAW_INT_STATUS1_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a09acbe1735a88477b192a20f23677ee4">XNANDPS_MEMC_STATUS_ECC_INT_EN0_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a2cb62df85f4a206172d3fd51c52bdc8b">XNANDPS_MEMC_STATUS_ECC_INT_EN1_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a07b9ad8c6a16aa1309dade3eea7d75b7">XNANDPS_MEMC_STATUS_ECC_INT0_MASK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a30acc1fb063eeca5441e48e8c1a57e66">XNANDPS_MEMC_STATUS_ECC_INT1_MASK</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a49bab818d758f198cb953244842cd2a5">XNANDPS_MEMC_STATUS_RAW_ECC_INT0_MASK</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a6b66a736fe774f3b6d91390ed1e5da66">XNANDPS_MEMC_STATUS_RAW_ECC_INT1_MASK</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>
<tr><td colspan="2"><div class="groupHeader">Memory interface configurartion register bit definitions and masks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp01d6a3acf6706ecd3eec2fb863c833be"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#ae2e056f5a0dc7c034d7fcad40321a711">XNANDPS_MEMC_IF_CONFIG_MEMORY_TYPE0_MASK</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#acfa52ce957918afd7a5e2b9002e8e5ca">XNANDPS_MEMC_IF_CONFIG_MEMORY_CHIPS0_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a43dea45efbf4a537f2802c9a82e2a45a">XNANDPS_MEMC_IF_CONFIG_MEMORY_WIDTH0_MASK</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a33221cbade48b01c3c517fa4b93fc036">XNANDPS_MEMC_IF_CONFIG_REMAP0_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a6a41616bcbac0f34890a4f46bb83b674">XNANDPS_MEMC_IF_CONFIG_MEMORY_TYPE1_MASK</a>&nbsp;&nbsp;&nbsp;0x00000300</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a349af4d8dc505a62352e7410be68625d">XNANDPS_MEMC_IF_CONFIG_MEMORY_CHIPS1_MASK</a>&nbsp;&nbsp;&nbsp;0x00000C00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a241956eb1862c1125c1109b8cbea6249">XNANDPS_MEMC_IF_CONFIG_MEMORY_WIDTH1_MASK</a>&nbsp;&nbsp;&nbsp;0x00003000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#ae712856a973b4fbe2f6caeaa1460c00f">XNANDPS_MEMC_IF_CONFIG_REMAP1_MASK</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a1472881c10164bcb840a040a6a3b81ef">XNANDPS_MEMC_IF_CONFIG_EX_MONITORS_MASK</a>&nbsp;&nbsp;&nbsp;0x00030000</td></tr>
<tr><td colspan="2"><div class="groupHeader">Set configuration register bit definitions and masks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp53fbf948bb4857dce4a2547058fc9cc8"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a6082962ed33a2f188a55b670ca7c5871">XNANDPS_MEMC_SET_CONFIG_INT_ENABLE0_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a2cef5fd83b8590859349ff957638c152">XNANDPS_MEMC_SET_CONFIG_INT_ENABLE1_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a561848b2dd77bfd2f541a74a45cd186d">XNANDPS_MEMC_SET_CONFIG_LOW_POWER_REQ_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a39ac41c2239851ad104bf96f7e03ba8b">XNANDPS_MEMC_SET_CONFIG_ECC_INT_ENABLE0_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a89f0d8effcd9d8822d0a460fbbbbd85e">XNANDPS_MEMC_SET_CONFIG_ECC_INT_ENABLE1_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td colspan="2"><div class="groupHeader">Clear configuration register bit definitions and masks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpa3f09775dbe71439ff3aa8e3d2a96659"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a6c962a9097a503fed1c61d2e8339fbaf">XNANDPS_MEMC_CLR_CONFIG_INT_DISABLE0_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a6731d845acda751402ee26f71588253e">XNANDPS_MEMC_CLR_CONFIG_INT_DISABLE1_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#aefe9ae62cf92675d965af9e54f5c4c14">XNANDPS_MEMC_CLR_CONFIG_LOW_POWER_EXIT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a00ca72eb11e3697d1d19920f94fbafcf">XNANDPS_MEMC_CLR_CONFIG_INT_CLR0_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a0c56dde06594c0e2a7deac16d7291f4a">XNANDPS_MEMC_CLR_CONFIG_INT_CLR1_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#aa80abd762794a6e6eee8e7e7b763e563">XNANDPS_MEMC_CLR_CONFIG_ECC_INT_DISABLE0_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#aa1b2d0e0a22463d92e6308573fa72e7b">XNANDPS_MEMC_CLR_CONFIG_ECC_INT_DISABLE1_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td colspan="2"><div class="groupHeader">Clear configuration register bit definitions and masks and shift</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpf751115d4dd3de60ac55821a19951cb5"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a72263dd095a25af894b0c05fd9f4937f">XNANDPS_DIRECT_CMD_ADDR_MASK</a>&nbsp;&nbsp;&nbsp;0x000FFFFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a4e38ce9f7d66e8bcc75bc9164b4be851">XNANDPS_DIRECT_CMD_SET_CRE_MASK</a>&nbsp;&nbsp;&nbsp;0x00100000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#ae58e7e151541e1043a63f0005efa50e8">XNANDPS_DIRECT_CMD_TYPE_MASK</a>&nbsp;&nbsp;&nbsp;0x00600000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a506db1c7923585401372d904ff590cff">XNANDPS_DIRECT_CMD_CHIP_SELECT_MASK</a>&nbsp;&nbsp;&nbsp;0x03800000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a23a01036fc8434fa034b45b05f07853e">XNANDPS_DIRECT_CMD_SET_CRE_SHIFT</a>&nbsp;&nbsp;&nbsp;20</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#afa1f198d318f573ae07d63bd50f6b869">XNANDPS_DIRECT_CMD_CMD_TYPE_SHIFT</a>&nbsp;&nbsp;&nbsp;21</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a60b7e5a5ea3d06e82d69e73a0e0f8494">XNANDPS_DIRECT_CMD_CHIP_SELECT_SHIFT</a>&nbsp;&nbsp;&nbsp;23</td></tr>
<tr><td colspan="2"><div class="groupHeader">Set cycles register bit definitions and masks and shift</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp24a390b6454d6304779c78d7d0e0cb72"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#ae5a16bc2a803077eadc2eb82bda51014">XNANDPS_SET_CYCLES_SET_T0_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000F</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a7e253d9418908a0dff9d4eb90f8fa353">XNANDPS_SET_CYCLES_SET_T1_MASK</a>&nbsp;&nbsp;&nbsp;0x000000F0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#ae31a2657dd2d6aaa70668956cb35e12e">XNANDPS_SET_CYCLES_SET_T2_MASK</a>&nbsp;&nbsp;&nbsp;0x00000700</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#aad0f4bc1000e4f9d221fa36c5525fe0e">XNANDPS_SET_CYCLES_SET_T3_MASK</a>&nbsp;&nbsp;&nbsp;0x00003800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a7ad602e799d2de40bd6a62100afb3c4a">XNANDPS_SET_CYCLES_SET_T4_MASK</a>&nbsp;&nbsp;&nbsp;0x0001C000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#aa569f1daeb322a081c11b9b4d5a5a708">XNANDPS_SET_CYCLES_SET_T5_MASK</a>&nbsp;&nbsp;&nbsp;0x000E0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a0a2e2fafd72b42c85dcdb2c8162e0965">XNANDPS_SET_CYCLES_SET_T6_MASK</a>&nbsp;&nbsp;&nbsp;0x00F00000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#adee7fbf6528bf5313dffa4bf649fd21a">XNANDPS_SET_CYCLES_SET_T0_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a08c26709c536d595bfac4df5c37ce033">XNANDPS_SET_CYCLES_SET_T1_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a220b55cb89b463abfcf4b68e5647b138">XNANDPS_SET_CYCLES_SET_T2_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a9d07c93a998ce446b1e3f13feb398779">XNANDPS_SET_CYCLES_SET_T3_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#ad04f832bbbc70b63a72e35f1b4f04506">XNANDPS_SET_CYCLES_SET_T4_SHIFT</a>&nbsp;&nbsp;&nbsp;14</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#ac6131810c9cd8eab374f752b8865ba62">XNANDPS_SET_CYCLES_SET_T5_SHIFT</a>&nbsp;&nbsp;&nbsp;17</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#ad3f4d14c66ae3392d3a230cd09573b69">XNANDPS_SET_CYCLES_SET_T6_SHIFT</a>&nbsp;&nbsp;&nbsp;20</td></tr>
<tr><td colspan="2"><div class="groupHeader">Set opmode register bit definitions and masks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp5fc6fcaceb98ddffc768757ebf52d368"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a98fd193d788dedc6b2d825b8b948b2ed">XNANDPS_SET_OPMODE_SET_MW_MASK</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a90a5a64d521f386167f189bcc0d7f326">XNANDPS_SET_OPMODE_SET_RD_SYNC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a74133e97289fbaae73f5840bdbc86c6c">XNANDPS_SET_OPMODE_SET_RD_BL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000038</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#af3c17ec72aae7428a4688cec0d0bf1d0">XNANDPS_SET_OPMODE_SET_WR_SYNC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#ae2a7e1c5828216658ec8f24d28619316">XNANDPS_SET_OPMODE_SET_WR_BL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000380</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#aaf1078a0cd3a518d97f86bb57fc8476c">XNANDPS_SET_OPMODE_SET_BAA_MASK</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#af7b4e287660ee6239f00dc15a9ba66ce">XNANDPS_SET_OPMODE_SET_ADV_MASK</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#ad43885a434da3b3ee177638e3728cd54">XNANDPS_SET_OPMODE_SET_BLS_MASK</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a0dba075cba1636a90d20c3c804217d6a">XNANDPS_SET_OPMODE_SET_BURST_ALIGN_MASK</a>&nbsp;&nbsp;&nbsp;0x0000E000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#ae56ca80625221b651da0d080d2cf7a55">XNANDPS_SET_OPMODE_MW_8_BITS</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#acafee1faf2214361e9a96833f1078060">XNANDPS_SET_OPMODE_MW_16_BITS</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a7bc4a75576c5dd9e5c1d20cde377c3b7">XNANDPS_SET_OPMODE_MW_32_BITS</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>
<tr><td colspan="2"><div class="groupHeader">Refresh period register bit definitions and masks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp560ebf8835c1d059dc1e5c6cd9cb8674"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a7a36cf1959895976367117cd48bbd72e">XNANDPS_REFRESH_PERIOD_0_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000F</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a0831d64aea2f14c4db5f10d0feabc3fd">XNANDPS_REFRESH_PERIOD_1_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000F</td></tr>
<tr><td colspan="2"><div class="groupHeader">Opmode register bit definitions and masks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp14b203940ca8bc8dde897e5d9f2cc89a"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#abdc2b81c4e5d74c4006ddf575c9d722d">XNANDPS_OPMODE_MW_MASK</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#ad376300216ec8a7e5f702077bee6751b">XNANDPS_OPMODE_RD_SYNC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a58d19a511781c10256342d2595e51eaf">XNANDPS_OPMODE_RD_BL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000038</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#ad21ff934be607af5a71e218f1faca5aa">XNANDPS_OPMODE_WR_SYNC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#ae5074a539f489b9228ff72a63e12b43b">XNANDPS_OPMODE_WR_BL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000380</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#acba2b496fcdc7f962b2921cd4cd2deb7">XNANDPS_OPMODE_BAA_MASK</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#acb0ea4d313e8298a55444b93f6ed32e2">XNANDPS_OPMODE_ADV_MASK</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a963d73c5157a53b1e06d24246ccbb79b">XNANDPS_OPMODE_BLS_MASK</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a5d6d64e992e78a19e5e7b355231b551f">XNANDPS_OPMODE_BURST_ALIGN_MASK</a>&nbsp;&nbsp;&nbsp;0x0000E000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#abb85102f0e483da786c914991e5113b1">XNANDPS_OPMODE_ADDRESS_MASK</a>&nbsp;&nbsp;&nbsp;0x00FF0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a4ada4edbda611dda5d4ce9e3a5dfc76b">XNANDPS_OPMODE_ADDRESS_MATCH_MASK</a>&nbsp;&nbsp;&nbsp;0xFF000000</td></tr>
<tr><td colspan="2"><div class="groupHeader">User status register bit definitions and masks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpa81fd97430937438bf04047ff5182a2b"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a58e0615789d4e654d3143fcee3b30075">XNANDPS_USER_STATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>
<tr><td colspan="2"><div class="groupHeader">User config register bit definitions and masks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp10368b0ca046bb38b4128a09981b5f58"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a64695bd0d2752a225bcf02660dbba330">XNANDPS_USER_CONFIG_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>
<tr><td colspan="2"><div class="groupHeader">ECC status register bit definitions and masks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpa77251aa04c5b102f630a011e8d6e25d"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#ad6eb5b7dc7a24721002d68a6e958229a">XNANDPS_ECC_STATUS_RAW_INT_STATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x0000003F</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a076dbfca456968a745059a51673e7ec3">XNANDPS_ECC_STATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a99835434f14906b82e037592893a06c3">XNANDPS_ECC_LAST_MASK</a>&nbsp;&nbsp;&nbsp;0x00000180</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a277de987357ffa3e1fe572f07e7ca474">XNANDPS_ECC_READ_NOT_WRITE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#ad9c67a22528be2256f47d1883324a9d8">XNANDPS_ECC_VALID_MASK</a>&nbsp;&nbsp;&nbsp;0x00007C00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#aa0126861c9885e18631a341b9c502654">XNANDPS_ECC_FAIL_MASK</a>&nbsp;&nbsp;&nbsp;0x000F8000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a50e521a56f9e03bc5ec2a26be318cedb">XNANDPS_ECC_CAN_CORRECT_MASK</a>&nbsp;&nbsp;&nbsp;0x01F00000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a8ff69e4d141ed6d7a3d7847af23ba7df">XNANDPS_ECC_READ_MASK</a>&nbsp;&nbsp;&nbsp;0x37000000</td></tr>
<tr><td colspan="2"><div class="groupHeader">ECC mem config register bit definitions and masks and shifts</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpf190f16da7dbdbae2e063d4d927797ec"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a30bb8644de65c2fcc2293102531b16be">XNANDPS_ECC_MEMCFG_PAGE_SIZE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#abedfedca80335cfdbcc1987e9b122aeb">XNANDPS_ECC_MEMCFG_ECC_MODE_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a0767b20d534c69ad8befd2dd66b0ddc5">XNANDPS_ECC_MEMCFG_ECC_READ_END_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a27bf1e2feb352151c2a1f66fbb649480">XNANDPS_ECC_MEMCFG_ECC_JUMP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000060</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a142d4677fab71f33eaf73279805484d7">XNANDPS_ECC_MEMCFG_IGNORE_ADD8_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a94c64bf32eec92e13cee977f774ad531">XNANDPS_ECC_MEMCFG_ECC_INT_PASS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#aa5bb5adec17b9bf55b505698e4b1e711">XNANDPS_ECC_MEMCFG_ECC_INT_ABORT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#aa59b3fee4580c8944c3c14301f2a0c5f">XNANDPS_ECC_MEMCFG_ECC_EXTRA_BLOCK_MASK</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a440ae7de6be7e30c19f4defb0d5a02fc">XNANDPS_ECC_MEMCFG_ECC_EXTRA_BLOCK_SIZE_MASK</a>&nbsp;&nbsp;&nbsp;0x00001800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a8e2bf64e4dc971ef51817d5ab3c7a3a8">XNANDPS_ECC_MEMCFG_PAGE_SIZE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#aaf2c3d5ccd811cd525971db6edc37183">XNANDPS_ECC_MEMCFG_ECC_MODE_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#ac7b61519733a4be05a029c4767dcf624">XNANDPS_ECC_MEMCFG_ECC_READ_END_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a626e312c59becf9175883314824ee42d">XNANDPS_ECC_MEMCFG_ECC_JUMP_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a342ff07bb404de4c4e6187497ff04e92">XNANDPS_ECC_MEMCFG_IGNORE_ADD8_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a4fe5b2818be2687b9ae9678f26209a79">XNANDPS_ECC_MEMCFG_ECC_INT_PASS_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a8c4855e539e3e9d9eb6312f5a85cddfa">XNANDPS_ECC_MEMCFG_ECC_INT_ABORT_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#abd615b4b5a0bd6122af9b92b4a87030c">XNANDPS_ECC_MEMCFG_ECC_EXTRA_BLOCK_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#aa986c04140bbeb60f11a573e90b94dbd">XNANDPS_ECC_MEMCFG_ECC_EXTRA_BLOCK_SIZE_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a5d6d2d29177affe9bdc2a66308b02341">XNANDPS_ECC_MEMCFG_PAGE_SIZE_512</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a36f170edfdc0206eb7a33071f9f4cf9d">XNANDPS_ECC_MEMCFG_PAGE_SIZE_1024</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a7d9edc9df98df1d1616cbb62bb8741fe">XNANDPS_ECC_MEMCFG_PAGE_SIZE_2048</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>
<tr><td colspan="2"><div class="groupHeader">ECC mem command1 register bit definitions and masks and shifts</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp576145581ed71fb999da2083541cbf42"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#ad0f1d158ff4c217d7a28a9c577df4cdb">XNANDPS_ECC_MEMCOMMAND1_WR_CMD_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a428d8145336e48df7157267d674734ad">XNANDPS_ECC_MEMCOMMAND1_RD_CMD_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FF00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a61b7f37efec7bf8fe2281a9f14380764">XNANDPS_ECC_MEMCOMMAND1_RD_CMD_END_MASK</a>&nbsp;&nbsp;&nbsp;0x00FF0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a03fd8c5deeae17b62baa533120b96527">XNANDPS_ECC_MEMCOMMAND1_RD_CMD_END_VALID_MASK</a>&nbsp;&nbsp;&nbsp;0x01000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a91a88936d7883eb8a46d2ae5e0b38543">XNANDPS_ECC_MEMCOMMAND1_WR_CMD_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a6c3123982a9b5da195d9530d541cd06f">XNANDPS_ECC_MEMCOMMAND1_RD_CMD_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a3d48d8af5b0f09ee1105069caf32c920">XNANDPS_ECC_MEMCOMMAND1_RD_CMD_END_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a8cb896a4cbb6e8b643bcab62b36daff8">XNANDPS_ECC_MEMCOMMAND1_RD_CMD_END_VALID_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>
<tr><td colspan="2"><div class="groupHeader">ECC mem command2 register bit definitions and masks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpa03bd906368884f63a275cf332641dd0"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a0bcbf0cc78a3e55dae33392332bc944b">XNANDPS_ECC_MEMCOMMAND2_WR_COL_CHANGE_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#aa5a0051020589e08af6ff6657b400d25">XNANDPS_ECC_MEMCOMMAND2_RD_COL_CHANGE_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FF00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a247ad27dc8366a9c9d4b758d9d216ce3">XNANDPS_ECC_MEMCOMMAND2_RD_COL_CHANGE_END_MASK</a>&nbsp;&nbsp;&nbsp;0x00FF0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a9058790608f7c5486ea59bea4985aca0">XNANDPS_ECC_MEMCOMMAND2_RD_COL_CHANGE_END_VALID_MASK</a>&nbsp;&nbsp;&nbsp;0x00FF0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a0370d409026629c9c67c6a09356168b7">XNANDPS_ECC_MEMCOMMAND2_WR_COL_CHANGE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a2268559b8b7eda4b64e06be46c1ae163">XNANDPS_ECC_MEMCOMMAND2_RD_COL_CHANGE_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a1ac7be4acb6465855e90c59a917ea460">XNANDPS_ECC_MEMCOMMAND2_RD_COL_CHANGE_END_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a9affb1a5cbc15106387b90f11585d316">XNANDPS_ECC_MEMCOMMAND2_RD_COL_CHANGE_END_VALID_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>
<tr><td colspan="2"><div class="groupHeader">ECC value register bit definitions and masks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp65195ab8821571ef4a605ba60c67f32e"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#abd321ba9d00a905039b840f384953fe0">XNANDPS_ECC_VALUE_MASK</a>&nbsp;&nbsp;&nbsp;0x00FFFFFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a99dba6f69078ff5cb8ab74caef49e58e">XNANDPS_ECC_VALUE_CORRECT_MASK</a>&nbsp;&nbsp;&nbsp;0x08000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a8b01a9e54854f1a4500fdaa17d9ac3f7">XNANDPS_ECC_VALUE_FAIL_MASK</a>&nbsp;&nbsp;&nbsp;0x10000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a979da85b08795805ac5f983d7ff9c966">XNANDPS_ECC_VALUE_READ_MASK</a>&nbsp;&nbsp;&nbsp;0x20000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a210a51bf0a539aa77d6bd462277dc6a5">XNANDPS_ECC_VALUE_VALID_MASK</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#abf89911aba671967dca41b8cbb4388c2">XNANDPS_ECC_VALUE_INT_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>
<tr><td colspan="2"><div class="groupHeader">Peripheral ID register bit definitions and masks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp4d397ccc7ff69a435e42a194865a6ac9"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a603f4aba36490d2ef26cbbf21b6cc661">XNANDPS_PERIPH_ID_PART_NUM_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a77e665a6416e29cf5142ef012c95df79">XNANDPS_PERIPH_ID_DESIGNER_ID_MASK</a>&nbsp;&nbsp;&nbsp;0x000FF000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#ae1e0ae792930c07ff33930814b9699f8">XNANDPS_PERIPH_ID_REVISION_MASK</a>&nbsp;&nbsp;&nbsp;0x00F00000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#abc9a59890b46122178dbd56ce3dd0f63">XNANDPS_PERIPH_ID_INTG_CFG_MASK</a>&nbsp;&nbsp;&nbsp;0x01000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a95afea81f67fc8928dba1a8b108d58cf">XNANDPS_PCELL_ID_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>This file contains identifiers and low-level macros/functions for the NAND Flash controller driver. See <a class="el" href="xnandps_8h.html">xnandps.h</a> for more information.</p>
<dl class="note"><dt><b>Note:</b></dt><dd>None</dd></dl>
<pre>
 MODIFICATION HISTORY:</pre><pre> Ver   Who    Date    	   Changes
 ----- ----   ----------  -----------------------------------------------
 1.00a nm     12/10/2010  First release
 </pre> <hr/><h2>Define Documentation</h2>
<a class="anchor" id="a72263dd095a25af894b0c05fd9f4937f"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_DIRECT_CMD_ADDR_MASK" ref="a72263dd095a25af894b0c05fd9f4937f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_DIRECT_CMD_ADDR_MASK&nbsp;&nbsp;&nbsp;0x000FFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Direct command address mask </p>

</div>
</div>
<a class="anchor" id="a506db1c7923585401372d904ff590cff"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_DIRECT_CMD_CHIP_SELECT_MASK" ref="a506db1c7923585401372d904ff590cff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_DIRECT_CMD_CHIP_SELECT_MASK&nbsp;&nbsp;&nbsp;0x03800000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Direct command chip select mask </p>

</div>
</div>
<a class="anchor" id="a60b7e5a5ea3d06e82d69e73a0e0f8494"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_DIRECT_CMD_CHIP_SELECT_SHIFT" ref="a60b7e5a5ea3d06e82d69e73a0e0f8494" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_DIRECT_CMD_CHIP_SELECT_SHIFT&nbsp;&nbsp;&nbsp;23</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Direct command chip select shift </p>

</div>
</div>
<a class="anchor" id="afa1f198d318f573ae07d63bd50f6b869"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_DIRECT_CMD_CMD_TYPE_SHIFT" ref="afa1f198d318f573ae07d63bd50f6b869" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_DIRECT_CMD_CMD_TYPE_SHIFT&nbsp;&nbsp;&nbsp;21</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Direct command cmd_type shift </p>

</div>
</div>
<a class="anchor" id="a80f534d4fe9ecc15457724440f014358"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_DIRECT_CMD_OFFSET" ref="a80f534d4fe9ecc15457724440f014358" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_DIRECT_CMD_OFFSET&nbsp;&nbsp;&nbsp;0x010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Direct command reg, WO </p>

</div>
</div>
<a class="anchor" id="a4e38ce9f7d66e8bcc75bc9164b4be851"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_DIRECT_CMD_SET_CRE_MASK" ref="a4e38ce9f7d66e8bcc75bc9164b4be851" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_DIRECT_CMD_SET_CRE_MASK&nbsp;&nbsp;&nbsp;0x00100000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Direct command set cre mask </p>

</div>
</div>
<a class="anchor" id="a23a01036fc8434fa034b45b05f07853e"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_DIRECT_CMD_SET_CRE_SHIFT" ref="a23a01036fc8434fa034b45b05f07853e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_DIRECT_CMD_SET_CRE_SHIFT&nbsp;&nbsp;&nbsp;20</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Direct command set_cre shift </p>

</div>
</div>
<a class="anchor" id="ae58e7e151541e1043a63f0005efa50e8"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_DIRECT_CMD_TYPE_MASK" ref="ae58e7e151541e1043a63f0005efa50e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_DIRECT_CMD_TYPE_MASK&nbsp;&nbsp;&nbsp;0x00600000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Direct command type mask </p>

</div>
</div>
<a class="anchor" id="a362aa8cde381fb04a9e93a47d13939a4"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_ADDR0_OFFSET" ref="a362aa8cde381fb04a9e93a47d13939a4" args="(addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_ADDR0_OFFSET</td>
          <td>(</td>
          <td class="paramtype">addr&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(0x010 + addr)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ECC address0 reg </p>

</div>
</div>
<a class="anchor" id="a26401132963b086ae9a07280afd84636"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_ADDR1_OFFSET" ref="a26401132963b086ae9a07280afd84636" args="(addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_ADDR1_OFFSET</td>
          <td>(</td>
          <td class="paramtype">addr&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(0x014 + addr)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ECC address1 reg </p>

</div>
</div>
<a class="anchor" id="a50e521a56f9e03bc5ec2a26be318cedb"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_CAN_CORRECT_MASK" ref="a50e521a56f9e03bc5ec2a26be318cedb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_CAN_CORRECT_MASK&nbsp;&nbsp;&nbsp;0x01F00000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc status ecc_can_correct mask </p>

</div>
</div>
<a class="anchor" id="aa0126861c9885e18631a341b9c502654"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_FAIL_MASK" ref="aa0126861c9885e18631a341b9c502654" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_FAIL_MASK&nbsp;&nbsp;&nbsp;0x000F8000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc status ecc_fail mask </p>

</div>
</div>
<a class="anchor" id="a99835434f14906b82e037592893a06c3"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_LAST_MASK" ref="a99835434f14906b82e037592893a06c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_LAST_MASK&nbsp;&nbsp;&nbsp;0x00000180</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc status ecc_last mask </p>

</div>
</div>
<a class="anchor" id="aa59b3fee4580c8944c3c14301f2a0c5f"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCFG_ECC_EXTRA_BLOCK_MASK" ref="aa59b3fee4580c8944c3c14301f2a0c5f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_MEMCFG_ECC_EXTRA_BLOCK_MASK&nbsp;&nbsp;&nbsp;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc cfg ecc_extra_block mask </p>

</div>
</div>
<a class="anchor" id="abd615b4b5a0bd6122af9b92b4a87030c"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCFG_ECC_EXTRA_BLOCK_SHIFT" ref="abd615b4b5a0bd6122af9b92b4a87030c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_MEMCFG_ECC_EXTRA_BLOCK_SHIFT&nbsp;&nbsp;&nbsp;10</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc cfg ecc_extra_block shift </p>

</div>
</div>
<a class="anchor" id="a440ae7de6be7e30c19f4defb0d5a02fc"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCFG_ECC_EXTRA_BLOCK_SIZE_MASK" ref="a440ae7de6be7e30c19f4defb0d5a02fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_MEMCFG_ECC_EXTRA_BLOCK_SIZE_MASK&nbsp;&nbsp;&nbsp;0x00001800</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc cfg ecc_extra_block_size mask </p>

</div>
</div>
<a class="anchor" id="aa986c04140bbeb60f11a573e90b94dbd"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCFG_ECC_EXTRA_BLOCK_SIZE_SHIFT" ref="aa986c04140bbeb60f11a573e90b94dbd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_MEMCFG_ECC_EXTRA_BLOCK_SIZE_SHIFT&nbsp;&nbsp;&nbsp;11</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc cfg ecc_extra_block_size shift </p>

</div>
</div>
<a class="anchor" id="aa5bb5adec17b9bf55b505698e4b1e711"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCFG_ECC_INT_ABORT_MASK" ref="aa5bb5adec17b9bf55b505698e4b1e711" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_MEMCFG_ECC_INT_ABORT_MASK&nbsp;&nbsp;&nbsp;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc cfg ecc_int_abort mask </p>

</div>
</div>
<a class="anchor" id="a8c4855e539e3e9d9eb6312f5a85cddfa"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCFG_ECC_INT_ABORT_SHIFT" ref="a8c4855e539e3e9d9eb6312f5a85cddfa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_MEMCFG_ECC_INT_ABORT_SHIFT&nbsp;&nbsp;&nbsp;9</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc cfg ecc_int_abort shift </p>

</div>
</div>
<a class="anchor" id="a94c64bf32eec92e13cee977f774ad531"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCFG_ECC_INT_PASS_MASK" ref="a94c64bf32eec92e13cee977f774ad531" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_MEMCFG_ECC_INT_PASS_MASK&nbsp;&nbsp;&nbsp;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc cfg ecc_int_pass mask </p>

</div>
</div>
<a class="anchor" id="a4fe5b2818be2687b9ae9678f26209a79"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCFG_ECC_INT_PASS_SHIFT" ref="a4fe5b2818be2687b9ae9678f26209a79" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_MEMCFG_ECC_INT_PASS_SHIFT&nbsp;&nbsp;&nbsp;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc cfg ecc_int_pass shift </p>

</div>
</div>
<a class="anchor" id="a27bf1e2feb352151c2a1f66fbb649480"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCFG_ECC_JUMP_MASK" ref="a27bf1e2feb352151c2a1f66fbb649480" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_MEMCFG_ECC_JUMP_MASK&nbsp;&nbsp;&nbsp;0x00000060</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc cfg ecc_jump mask </p>

</div>
</div>
<a class="anchor" id="a626e312c59becf9175883314824ee42d"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCFG_ECC_JUMP_SHIFT" ref="a626e312c59becf9175883314824ee42d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_MEMCFG_ECC_JUMP_SHIFT&nbsp;&nbsp;&nbsp;5</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc cfg ecc_jump shift </p>

</div>
</div>
<a class="anchor" id="abedfedca80335cfdbcc1987e9b122aeb"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCFG_ECC_MODE_MASK" ref="abedfedca80335cfdbcc1987e9b122aeb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_MEMCFG_ECC_MODE_MASK&nbsp;&nbsp;&nbsp;0x0000000C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc cfg ecc_mode mask </p>

</div>
</div>
<a class="anchor" id="aaf2c3d5ccd811cd525971db6edc37183"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCFG_ECC_MODE_SHIFT" ref="aaf2c3d5ccd811cd525971db6edc37183" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_MEMCFG_ECC_MODE_SHIFT&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc cfg ecc_mode shift </p>

</div>
</div>
<a class="anchor" id="a0767b20d534c69ad8befd2dd66b0ddc5"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCFG_ECC_READ_END_MASK" ref="a0767b20d534c69ad8befd2dd66b0ddc5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_MEMCFG_ECC_READ_END_MASK&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc cfg ecc_read_end mask </p>

</div>
</div>
<a class="anchor" id="ac7b61519733a4be05a029c4767dcf624"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCFG_ECC_READ_END_SHIFT" ref="ac7b61519733a4be05a029c4767dcf624" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_MEMCFG_ECC_READ_END_SHIFT&nbsp;&nbsp;&nbsp;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc cfg ecc_read_end shift </p>

</div>
</div>
<a class="anchor" id="a142d4677fab71f33eaf73279805484d7"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCFG_IGNORE_ADD8_MASK" ref="a142d4677fab71f33eaf73279805484d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_MEMCFG_IGNORE_ADD8_MASK&nbsp;&nbsp;&nbsp;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc cfg ecc_ignore_add_eight mask </p>

</div>
</div>
<a class="anchor" id="a342ff07bb404de4c4e6187497ff04e92"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCFG_IGNORE_ADD8_SHIFT" ref="a342ff07bb404de4c4e6187497ff04e92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_MEMCFG_IGNORE_ADD8_SHIFT&nbsp;&nbsp;&nbsp;7</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc cfg ecc_ignore_add_eight shift </p>

</div>
</div>
<a class="anchor" id="a4e2e4acbbc22410dd5e6465065fb3c11"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCFG_OFFSET" ref="a4e2e4acbbc22410dd5e6465065fb3c11" args="(addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_MEMCFG_OFFSET</td>
          <td>(</td>
          <td class="paramtype">addr&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(0x004 + addr)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ECC mem config reg </p>

</div>
</div>
<a class="anchor" id="a36f170edfdc0206eb7a33071f9f4cf9d"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCFG_PAGE_SIZE_1024" ref="a36f170edfdc0206eb7a33071f9f4cf9d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_MEMCFG_PAGE_SIZE_1024&nbsp;&nbsp;&nbsp;0x2</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ECC cfg page size value for 1024 byte page </p>

</div>
</div>
<a class="anchor" id="a7d9edc9df98df1d1616cbb62bb8741fe"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCFG_PAGE_SIZE_2048" ref="a7d9edc9df98df1d1616cbb62bb8741fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_MEMCFG_PAGE_SIZE_2048&nbsp;&nbsp;&nbsp;0x3</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ECC cfg page size value for 2048 byte page </p>

</div>
</div>
<a class="anchor" id="a5d6d2d29177affe9bdc2a66308b02341"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCFG_PAGE_SIZE_512" ref="a5d6d2d29177affe9bdc2a66308b02341" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_MEMCFG_PAGE_SIZE_512&nbsp;&nbsp;&nbsp;0x1</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ECC cfg page size value for 512 byte page </p>

</div>
</div>
<a class="anchor" id="a30bb8644de65c2fcc2293102531b16be"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCFG_PAGE_SIZE_MASK" ref="a30bb8644de65c2fcc2293102531b16be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_MEMCFG_PAGE_SIZE_MASK&nbsp;&nbsp;&nbsp;0x00000003</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc cfg page_size mask </p>

</div>
</div>
<a class="anchor" id="a8e2bf64e4dc971ef51817d5ab3c7a3a8"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCFG_PAGE_SIZE_SHIFT" ref="a8e2bf64e4dc971ef51817d5ab3c7a3a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_MEMCFG_PAGE_SIZE_SHIFT&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc cfg page_size shift </p>

</div>
</div>
<a class="anchor" id="a944a21dbf63f711c25e354be563fa302"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCMD1_OFFSET" ref="a944a21dbf63f711c25e354be563fa302" args="(addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_MEMCMD1_OFFSET</td>
          <td>(</td>
          <td class="paramtype">addr&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(0x008 + addr)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ECC mem com1 reg </p>

</div>
</div>
<a class="anchor" id="a2522d63c69de4aecc698d90c19e70521"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCMD2_OFFSET" ref="a2522d63c69de4aecc698d90c19e70521" args="(addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_MEMCMD2_OFFSET</td>
          <td>(</td>
          <td class="paramtype">addr&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(0x00C + addr)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ECC mem com2 reg </p>

</div>
</div>
<a class="anchor" id="a61b7f37efec7bf8fe2281a9f14380764"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCOMMAND1_RD_CMD_END_MASK" ref="a61b7f37efec7bf8fe2281a9f14380764" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_MEMCOMMAND1_RD_CMD_END_MASK&nbsp;&nbsp;&nbsp;0x00FF0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc command 1 nand_rd_cmd_end mask </p>

</div>
</div>
<a class="anchor" id="a3d48d8af5b0f09ee1105069caf32c920"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCOMMAND1_RD_CMD_END_SHIFT" ref="a3d48d8af5b0f09ee1105069caf32c920" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_MEMCOMMAND1_RD_CMD_END_SHIFT&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc command 1 nand_rd_cmd_end shift </p>

</div>
</div>
<a class="anchor" id="a03fd8c5deeae17b62baa533120b96527"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCOMMAND1_RD_CMD_END_VALID_MASK" ref="a03fd8c5deeae17b62baa533120b96527" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_MEMCOMMAND1_RD_CMD_END_VALID_MASK&nbsp;&nbsp;&nbsp;0x01000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc command 1 nand_rd_cmd_end_valid mask </p>

</div>
</div>
<a class="anchor" id="a8cb896a4cbb6e8b643bcab62b36daff8"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCOMMAND1_RD_CMD_END_VALID_SHIFT" ref="a8cb896a4cbb6e8b643bcab62b36daff8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_MEMCOMMAND1_RD_CMD_END_VALID_SHIFT&nbsp;&nbsp;&nbsp;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc command 1 nand_rd_cmd_end_valid shift </p>

</div>
</div>
<a class="anchor" id="a428d8145336e48df7157267d674734ad"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCOMMAND1_RD_CMD_MASK" ref="a428d8145336e48df7157267d674734ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_MEMCOMMAND1_RD_CMD_MASK&nbsp;&nbsp;&nbsp;0x0000FF00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc command 1 nand_rd_cmd mask </p>

</div>
</div>
<a class="anchor" id="a6c3123982a9b5da195d9530d541cd06f"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCOMMAND1_RD_CMD_SHIFT" ref="a6c3123982a9b5da195d9530d541cd06f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_MEMCOMMAND1_RD_CMD_SHIFT&nbsp;&nbsp;&nbsp;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc command 1 nand_rd_cmd shift </p>

</div>
</div>
<a class="anchor" id="ad0f1d158ff4c217d7a28a9c577df4cdb"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCOMMAND1_WR_CMD_MASK" ref="ad0f1d158ff4c217d7a28a9c577df4cdb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_MEMCOMMAND1_WR_CMD_MASK&nbsp;&nbsp;&nbsp;0x000000FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc command 1 nand_wr_cmd mask </p>

</div>
</div>
<a class="anchor" id="a91a88936d7883eb8a46d2ae5e0b38543"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCOMMAND1_WR_CMD_SHIFT" ref="a91a88936d7883eb8a46d2ae5e0b38543" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_MEMCOMMAND1_WR_CMD_SHIFT&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc command 1 nand_wr_cmd shift </p>

</div>
</div>
<a class="anchor" id="a247ad27dc8366a9c9d4b758d9d216ce3"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCOMMAND2_RD_COL_CHANGE_END_MASK" ref="a247ad27dc8366a9c9d4b758d9d216ce3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_MEMCOMMAND2_RD_COL_CHANGE_END_MASK&nbsp;&nbsp;&nbsp;0x00FF0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc command2 nand_rd_col_change_end mask </p>

</div>
</div>
<a class="anchor" id="a1ac7be4acb6465855e90c59a917ea460"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCOMMAND2_RD_COL_CHANGE_END_SHIFT" ref="a1ac7be4acb6465855e90c59a917ea460" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_MEMCOMMAND2_RD_COL_CHANGE_END_SHIFT&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc command2 nand_rd_col_change_end shift </p>

</div>
</div>
<a class="anchor" id="a9058790608f7c5486ea59bea4985aca0"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCOMMAND2_RD_COL_CHANGE_END_VALID_MASK" ref="a9058790608f7c5486ea59bea4985aca0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_MEMCOMMAND2_RD_COL_CHANGE_END_VALID_MASK&nbsp;&nbsp;&nbsp;0x00FF0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc command2 nand_rd_col_change_end_valid mask </p>

</div>
</div>
<a class="anchor" id="a9affb1a5cbc15106387b90f11585d316"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCOMMAND2_RD_COL_CHANGE_END_VALID_SHIFT" ref="a9affb1a5cbc15106387b90f11585d316" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_MEMCOMMAND2_RD_COL_CHANGE_END_VALID_SHIFT&nbsp;&nbsp;&nbsp;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc command2 nand_rd_col_change_end_valid shift </p>

</div>
</div>
<a class="anchor" id="aa5a0051020589e08af6ff6657b400d25"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCOMMAND2_RD_COL_CHANGE_MASK" ref="aa5a0051020589e08af6ff6657b400d25" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_MEMCOMMAND2_RD_COL_CHANGE_MASK&nbsp;&nbsp;&nbsp;0x0000FF00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc command2 nand_rd_col_change mask </p>

</div>
</div>
<a class="anchor" id="a2268559b8b7eda4b64e06be46c1ae163"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCOMMAND2_RD_COL_CHANGE_SHIFT" ref="a2268559b8b7eda4b64e06be46c1ae163" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_MEMCOMMAND2_RD_COL_CHANGE_SHIFT&nbsp;&nbsp;&nbsp;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc command2 nand_rd_col_change shift </p>

</div>
</div>
<a class="anchor" id="a0bcbf0cc78a3e55dae33392332bc944b"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCOMMAND2_WR_COL_CHANGE_MASK" ref="a0bcbf0cc78a3e55dae33392332bc944b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_MEMCOMMAND2_WR_COL_CHANGE_MASK&nbsp;&nbsp;&nbsp;0x000000FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc command2 nand_wr_col_change mask </p>

</div>
</div>
<a class="anchor" id="a0370d409026629c9c67c6a09356168b7"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCOMMAND2_WR_COL_CHANGE_SHIFT" ref="a0370d409026629c9c67c6a09356168b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_MEMCOMMAND2_WR_COL_CHANGE_SHIFT&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc command2 nand_wr_col_change shift </p>

</div>
</div>
<a class="anchor" id="a8ff69e4d141ed6d7a3d7847af23ba7df"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_READ_MASK" ref="a8ff69e4d141ed6d7a3d7847af23ba7df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_READ_MASK&nbsp;&nbsp;&nbsp;0x37000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc status ecc_read mask </p>

</div>
</div>
<a class="anchor" id="a277de987357ffa3e1fe572f07e7ca474"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_READ_NOT_WRITE_MASK" ref="a277de987357ffa3e1fe572f07e7ca474" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_READ_NOT_WRITE_MASK&nbsp;&nbsp;&nbsp;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc status ecc_read_not_write mask </p>

</div>
</div>
<a class="anchor" id="a076dbfca456968a745059a51673e7ec3"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_STATUS_MASK" ref="a076dbfca456968a745059a51673e7ec3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_STATUS_MASK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc status ecc_status mask </p>

</div>
</div>
<a class="anchor" id="ae4b738ea5a0e4c9cdbfd4952351747d1"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_STATUS_OFFSET" ref="ae4b738ea5a0e4c9cdbfd4952351747d1" args="(addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_STATUS_OFFSET</td>
          <td>(</td>
          <td class="paramtype">addr&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(0x000 + addr)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ECC status register </p>

</div>
</div>
<a class="anchor" id="ad6eb5b7dc7a24721002d68a6e958229a"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_STATUS_RAW_INT_STATUS_MASK" ref="ad6eb5b7dc7a24721002d68a6e958229a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_STATUS_RAW_INT_STATUS_MASK&nbsp;&nbsp;&nbsp;0x0000003F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc status raw_int_status mask </p>

</div>
</div>
<a class="anchor" id="ad9c67a22528be2256f47d1883324a9d8"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_VALID_MASK" ref="ad9c67a22528be2256f47d1883324a9d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_VALID_MASK&nbsp;&nbsp;&nbsp;0x00007C00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc status ecc_valid mask </p>

</div>
</div>
<a class="anchor" id="a7ed2fdfd7c0644b3b2f8ef41fb54afe3"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_VALUE0_OFFSET" ref="a7ed2fdfd7c0644b3b2f8ef41fb54afe3" args="(addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_VALUE0_OFFSET</td>
          <td>(</td>
          <td class="paramtype">addr&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(0x018 + addr)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ECC value 0 reg </p>

</div>
</div>
<a class="anchor" id="a32b23441f9771e755873f130b6b60585"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_VALUE1_OFFSET" ref="a32b23441f9771e755873f130b6b60585" args="(addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_VALUE1_OFFSET</td>
          <td>(</td>
          <td class="paramtype">addr&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(0x01C + addr)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ECC value 1 reg </p>

</div>
</div>
<a class="anchor" id="a824dbea2781ca306c1b7e5d4368151f4"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_VALUE2_OFFSET" ref="a824dbea2781ca306c1b7e5d4368151f4" args="(addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_VALUE2_OFFSET</td>
          <td>(</td>
          <td class="paramtype">addr&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(0x020 + addr)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ECC value 2 reg </p>

</div>
</div>
<a class="anchor" id="a9452f9d35434dbf8da90939624bfd1ee"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_VALUE3_OFFSET" ref="a9452f9d35434dbf8da90939624bfd1ee" args="(addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_VALUE3_OFFSET</td>
          <td>(</td>
          <td class="paramtype">addr&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(0x024 + addr)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ECC value 3 reg </p>

</div>
</div>
<a class="anchor" id="afce755c5c24ab284c1a6ac1365933a87"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_VALUE4_OFFSET" ref="afce755c5c24ab284c1a6ac1365933a87" args="(addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_VALUE4_OFFSET</td>
          <td>(</td>
          <td class="paramtype">addr&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(0x028 + addr)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ECC value 4 reg </p>

</div>
</div>
<a class="anchor" id="a99dba6f69078ff5cb8ab74caef49e58e"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_VALUE_CORRECT_MASK" ref="a99dba6f69078ff5cb8ab74caef49e58e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_VALUE_CORRECT_MASK&nbsp;&nbsp;&nbsp;0x08000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc value ecc_correct mask </p>

</div>
</div>
<a class="anchor" id="a8b01a9e54854f1a4500fdaa17d9ac3f7"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_VALUE_FAIL_MASK" ref="a8b01a9e54854f1a4500fdaa17d9ac3f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_VALUE_FAIL_MASK&nbsp;&nbsp;&nbsp;0x10000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc value ecc_fail mask </p>

</div>
</div>
<a class="anchor" id="abf89911aba671967dca41b8cbb4388c2"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_VALUE_INT_MASK" ref="abf89911aba671967dca41b8cbb4388c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_VALUE_INT_MASK&nbsp;&nbsp;&nbsp;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc value ecc_int mask </p>

</div>
</div>
<a class="anchor" id="abd321ba9d00a905039b840f384953fe0"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_VALUE_MASK" ref="abd321ba9d00a905039b840f384953fe0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_VALUE_MASK&nbsp;&nbsp;&nbsp;0x00FFFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc value ecc_value mask </p>

</div>
</div>
<a class="anchor" id="a979da85b08795805ac5f983d7ff9c966"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_VALUE_READ_MASK" ref="a979da85b08795805ac5f983d7ff9c966" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_VALUE_READ_MASK&nbsp;&nbsp;&nbsp;0x20000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc value ecc_read mask </p>

</div>
</div>
<a class="anchor" id="a210a51bf0a539aa77d6bd462277dc6a5"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_VALUE_VALID_MASK" ref="a210a51bf0a539aa77d6bd462277dc6a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_ECC_VALUE_VALID_MASK&nbsp;&nbsp;&nbsp;0x40000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ecc value ecc_valid mask </p>

</div>
</div>
<a class="anchor" id="a2913944cdf752a52c62581f2b6b92344"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_FLASH_CYCLES" ref="a2913944cdf752a52c62581f2b6b92344" args="(addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_FLASH_CYCLES</td>
          <td>(</td>
          <td class="paramtype">addr&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(0x000 + addr)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NAND &amp; SRAM cycle,RO </p>

</div>
</div>
<a class="anchor" id="a5143e585219b96c513d61d7cac06e13e"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_HW_H" ref="a5143e585219b96c513d61d7cac06e13e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_HW_H</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae800cae34e2924cc96d9a39dfec52c5e"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_IF0_CHIP_0_CONFIG_OFFSET" ref="ae800cae34e2924cc96d9a39dfec52c5e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_IF0_CHIP_0_CONFIG_OFFSET&nbsp;&nbsp;&nbsp;0x100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interface 0 chip 0 config </p>

</div>
</div>
<a class="anchor" id="a9b5790760ef234b80563ff98be33b639"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_IF0_CHIP_1_CONFIG_OFFSET" ref="a9b5790760ef234b80563ff98be33b639" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_IF0_CHIP_1_CONFIG_OFFSET&nbsp;&nbsp;&nbsp;0x120</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interface 0 chip 1 config </p>

</div>
</div>
<a class="anchor" id="adca811b60bbf42b5e7c68df5f63b6b0b"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_IF0_CHIP_2_CONFIG_OFFSET" ref="adca811b60bbf42b5e7c68df5f63b6b0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_IF0_CHIP_2_CONFIG_OFFSET&nbsp;&nbsp;&nbsp;0x140</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interface 0 chip 2 config </p>

</div>
</div>
<a class="anchor" id="a5a0d06b416b45bb4aee25db7136a00c2"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_IF0_CHIP_3_CONFIG_OFFSET" ref="a5a0d06b416b45bb4aee25db7136a00c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_IF0_CHIP_3_CONFIG_OFFSET&nbsp;&nbsp;&nbsp;0x160</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interface 0 chip 3 config </p>

</div>
</div>
<a class="anchor" id="a18178d8d0a8106de6362d8930a460b7b"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_IF0_ECC_OFFSET" ref="a18178d8d0a8106de6362d8930a460b7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_IF0_ECC_OFFSET&nbsp;&nbsp;&nbsp;0x300</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interface 0 ECC register </p>

</div>
</div>
<a class="anchor" id="ae6eb4e6a228f126d327fbd05c0f014a8"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_IF1_CHIP_0_CONFIG_OFFSET" ref="ae6eb4e6a228f126d327fbd05c0f014a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_IF1_CHIP_0_CONFIG_OFFSET&nbsp;&nbsp;&nbsp;0x180</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interface 1 chip 0 config </p>

</div>
</div>
<a class="anchor" id="ab2b15dbd88316137e9704ab6a80c648f"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_IF1_CHIP_1_CONFIG_OFFSET" ref="ab2b15dbd88316137e9704ab6a80c648f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_IF1_CHIP_1_CONFIG_OFFSET&nbsp;&nbsp;&nbsp;0x1A0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interface 1 chip 1 config </p>

</div>
</div>
<a class="anchor" id="a0e9ddb24fb93c05cdf1bb345735d033c"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_IF1_CHIP_2_CONFIG_OFFSET" ref="a0e9ddb24fb93c05cdf1bb345735d033c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_IF1_CHIP_2_CONFIG_OFFSET&nbsp;&nbsp;&nbsp;0x1C0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interface 1 chip 2 config </p>

</div>
</div>
<a class="anchor" id="abf861776417813a0b65b13e7d4dae0cf"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_IF1_CHIP_3_CONFIG_OFFSET" ref="abf861776417813a0b65b13e7d4dae0cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_IF1_CHIP_3_CONFIG_OFFSET&nbsp;&nbsp;&nbsp;0x1E0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interface 1 chip 3 config </p>

</div>
</div>
<a class="anchor" id="a2c8cfb872b36a91ddd9780829e9065b6"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_IF1_ECC_OFFSET" ref="a2c8cfb872b36a91ddd9780829e9065b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_IF1_ECC_OFFSET&nbsp;&nbsp;&nbsp;0x400</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interface 1 ECC register </p>

</div>
</div>
<a class="anchor" id="a4c5b3e833662553de1c24f553b367624"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_INTGTEST_OFFSET" ref="a4c5b3e833662553de1c24f553b367624" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_INTGTEST_OFFSET&nbsp;&nbsp;&nbsp;0xE00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Integration test offset </p>

</div>
</div>
<a class="anchor" id="aa80abd762794a6e6eee8e7e7b763e563"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_CLR_CONFIG_ECC_INT_DISABLE0_MASK" ref="aa80abd762794a6e6eee8e7e7b763e563" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_MEMC_CLR_CONFIG_ECC_INT_DISABLE0_MASK&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory controller interface0 ECC interrupt disable mask </p>

</div>
</div>
<a class="anchor" id="aa1b2d0e0a22463d92e6308573fa72e7b"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_CLR_CONFIG_ECC_INT_DISABLE1_MASK" ref="aa1b2d0e0a22463d92e6308573fa72e7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_MEMC_CLR_CONFIG_ECC_INT_DISABLE1_MASK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory controller interface1 ECC interrupt disable mask </p>

</div>
</div>
<a class="anchor" id="a00ca72eb11e3697d1d19920f94fbafcf"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_CLR_CONFIG_INT_CLR0_MASK" ref="a00ca72eb11e3697d1d19920f94fbafcf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_MEMC_CLR_CONFIG_INT_CLR0_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory controller interface0 interrupt clear mask </p>

</div>
</div>
<a class="anchor" id="a0c56dde06594c0e2a7deac16d7291f4a"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_CLR_CONFIG_INT_CLR1_MASK" ref="a0c56dde06594c0e2a7deac16d7291f4a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_MEMC_CLR_CONFIG_INT_CLR1_MASK&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory controller interface1 interrupt clear mask </p>

</div>
</div>
<a class="anchor" id="a6c962a9097a503fed1c61d2e8339fbaf"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_CLR_CONFIG_INT_DISABLE0_MASK" ref="a6c962a9097a503fed1c61d2e8339fbaf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_MEMC_CLR_CONFIG_INT_DISABLE0_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory controller interface 0 interrupt disable mask </p>

</div>
</div>
<a class="anchor" id="a6731d845acda751402ee26f71588253e"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_CLR_CONFIG_INT_DISABLE1_MASK" ref="a6731d845acda751402ee26f71588253e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_MEMC_CLR_CONFIG_INT_DISABLE1_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory controller interface 1 interrupt disable mask </p>

</div>
</div>
<a class="anchor" id="aefe9ae62cf92675d965af9e54f5c4c14"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_CLR_CONFIG_LOW_POWER_EXIT_MASK" ref="aefe9ae62cf92675d965af9e54f5c4c14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_MEMC_CLR_CONFIG_LOW_POWER_EXIT_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory controller low power exit mask </p>

</div>
</div>
<a class="anchor" id="aaaaf55b8085d1dcfcde3756a36c7ff41"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_CLR_CONFIG_OFFSET" ref="aaaaf55b8085d1dcfcde3756a36c7ff41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_MEMC_CLR_CONFIG_OFFSET&nbsp;&nbsp;&nbsp;0x00C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clear config reg, WO </p>

</div>
</div>
<a class="anchor" id="a1472881c10164bcb840a040a6a3b81ef"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_IF_CONFIG_EX_MONITORS_MASK" ref="a1472881c10164bcb840a040a6a3b81ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_MEMC_IF_CONFIG_EX_MONITORS_MASK&nbsp;&nbsp;&nbsp;0x00030000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory controller interface exclusive masks mask </p>

</div>
</div>
<a class="anchor" id="acfa52ce957918afd7a5e2b9002e8e5ca"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_IF_CONFIG_MEMORY_CHIPS0_MASK" ref="acfa52ce957918afd7a5e2b9002e8e5ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_MEMC_IF_CONFIG_MEMORY_CHIPS0_MASK&nbsp;&nbsp;&nbsp;0x0000000C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory controller interface 0 chip select mask </p>

</div>
</div>
<a class="anchor" id="a349af4d8dc505a62352e7410be68625d"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_IF_CONFIG_MEMORY_CHIPS1_MASK" ref="a349af4d8dc505a62352e7410be68625d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_MEMC_IF_CONFIG_MEMORY_CHIPS1_MASK&nbsp;&nbsp;&nbsp;0x00000C00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory controller interface 1 chip select mask </p>

</div>
</div>
<a class="anchor" id="ae2e056f5a0dc7c034d7fcad40321a711"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_IF_CONFIG_MEMORY_TYPE0_MASK" ref="ae2e056f5a0dc7c034d7fcad40321a711" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_MEMC_IF_CONFIG_MEMORY_TYPE0_MASK&nbsp;&nbsp;&nbsp;0x00000003</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory controller interface 0 type mask </p>

</div>
</div>
<a class="anchor" id="a6a41616bcbac0f34890a4f46bb83b674"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_IF_CONFIG_MEMORY_TYPE1_MASK" ref="a6a41616bcbac0f34890a4f46bb83b674" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_MEMC_IF_CONFIG_MEMORY_TYPE1_MASK&nbsp;&nbsp;&nbsp;0x00000300</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory controller interface 1 type mask </p>

</div>
</div>
<a class="anchor" id="a43dea45efbf4a537f2802c9a82e2a45a"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_IF_CONFIG_MEMORY_WIDTH0_MASK" ref="a43dea45efbf4a537f2802c9a82e2a45a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_MEMC_IF_CONFIG_MEMORY_WIDTH0_MASK&nbsp;&nbsp;&nbsp;0x00000030</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory controller interface 0 data width mask </p>

</div>
</div>
<a class="anchor" id="a241956eb1862c1125c1109b8cbea6249"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_IF_CONFIG_MEMORY_WIDTH1_MASK" ref="a241956eb1862c1125c1109b8cbea6249" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_MEMC_IF_CONFIG_MEMORY_WIDTH1_MASK&nbsp;&nbsp;&nbsp;0x00003000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory controller interface 1 data width mask </p>

</div>
</div>
<a class="anchor" id="a4f1aeb2b315fdf74b1f6fcd4a5ba7273"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_IF_CONFIG_OFFSET" ref="a4f1aeb2b315fdf74b1f6fcd4a5ba7273" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_MEMC_IF_CONFIG_OFFSET&nbsp;&nbsp;&nbsp;0x004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interface config reg, RO </p>

</div>
</div>
<a class="anchor" id="a33221cbade48b01c3c517fa4b93fc036"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_IF_CONFIG_REMAP0_MASK" ref="a33221cbade48b01c3c517fa4b93fc036" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_MEMC_IF_CONFIG_REMAP0_MASK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory controller interface 0 remap0 mask </p>

</div>
</div>
<a class="anchor" id="ae712856a973b4fbe2f6caeaa1460c00f"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_IF_CONFIG_REMAP1_MASK" ref="ae712856a973b4fbe2f6caeaa1460c00f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_MEMC_IF_CONFIG_REMAP1_MASK&nbsp;&nbsp;&nbsp;0x00004000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory controller interface 1 remap0 mask </p>

</div>
</div>
<a class="anchor" id="a39ac41c2239851ad104bf96f7e03ba8b"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_SET_CONFIG_ECC_INT_ENABLE0_MASK" ref="a39ac41c2239851ad104bf96f7e03ba8b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_MEMC_SET_CONFIG_ECC_INT_ENABLE0_MASK&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory controller interfce0 ECC interrupt enable mask </p>

</div>
</div>
<a class="anchor" id="a89f0d8effcd9d8822d0a460fbbbbd85e"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_SET_CONFIG_ECC_INT_ENABLE1_MASK" ref="a89f0d8effcd9d8822d0a460fbbbbd85e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_MEMC_SET_CONFIG_ECC_INT_ENABLE1_MASK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory controller interfce1 ECC interrupt enable mask </p>

</div>
</div>
<a class="anchor" id="a6082962ed33a2f188a55b670ca7c5871"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_SET_CONFIG_INT_ENABLE0_MASK" ref="a6082962ed33a2f188a55b670ca7c5871" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_MEMC_SET_CONFIG_INT_ENABLE0_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory controller interfce0 interrupt enable mask </p>

</div>
</div>
<a class="anchor" id="a2cef5fd83b8590859349ff957638c152"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_SET_CONFIG_INT_ENABLE1_MASK" ref="a2cef5fd83b8590859349ff957638c152" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_MEMC_SET_CONFIG_INT_ENABLE1_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory controller interfce1 interrupt enable mask </p>

</div>
</div>
<a class="anchor" id="a561848b2dd77bfd2f541a74a45cd186d"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_SET_CONFIG_LOW_POWER_REQ_MASK" ref="a561848b2dd77bfd2f541a74a45cd186d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_MEMC_SET_CONFIG_LOW_POWER_REQ_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory controller low power state mask </p>

</div>
</div>
<a class="anchor" id="af90040ca8e85052266c805a409d4d128"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_SET_CONFIG_OFFSET" ref="af90040ca8e85052266c805a409d4d128" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_MEMC_SET_CONFIG_OFFSET&nbsp;&nbsp;&nbsp;0x008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set configuration reg, WO </p>

</div>
</div>
<a class="anchor" id="a07b9ad8c6a16aa1309dade3eea7d75b7"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_STATUS_ECC_INT0_MASK" ref="a07b9ad8c6a16aa1309dade3eea7d75b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_MEMC_STATUS_ECC_INT0_MASK&nbsp;&nbsp;&nbsp;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory controller interface 0 ECC interrupt status mask </p>

</div>
</div>
<a class="anchor" id="a30acc1fb063eeca5441e48e8c1a57e66"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_STATUS_ECC_INT1_MASK" ref="a30acc1fb063eeca5441e48e8c1a57e66" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_MEMC_STATUS_ECC_INT1_MASK&nbsp;&nbsp;&nbsp;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory controller interface 1 ECC interrupt status mask </p>

</div>
</div>
<a class="anchor" id="a09acbe1735a88477b192a20f23677ee4"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_STATUS_ECC_INT_EN0_MASK" ref="a09acbe1735a88477b192a20f23677ee4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_MEMC_STATUS_ECC_INT_EN0_MASK&nbsp;&nbsp;&nbsp;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory controller interface 0 ECC interrupt enable mask </p>

</div>
</div>
<a class="anchor" id="a2cb62df85f4a206172d3fd51c52bdc8b"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_STATUS_ECC_INT_EN1_MASK" ref="a2cb62df85f4a206172d3fd51c52bdc8b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_MEMC_STATUS_ECC_INT_EN1_MASK&nbsp;&nbsp;&nbsp;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory controller interface 1 ECC interrupt enable mask </p>

</div>
</div>
<a class="anchor" id="a6f0072315e38b85a92b15334524ede70"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_STATUS_INT_EN0_MASK" ref="a6f0072315e38b85a92b15334524ede70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_MEMC_STATUS_INT_EN0_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory controller interface 0 interrupt enable mask </p>

</div>
</div>
<a class="anchor" id="af30fae0b6374003158bb30ab205e5066"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_STATUS_INT_EN1_MASK" ref="af30fae0b6374003158bb30ab205e5066" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_MEMC_STATUS_INT_EN1_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory controller interface 1 interrupt enable mask </p>

</div>
</div>
<a class="anchor" id="a1af4d9860270663419e0ddc9e3b1f8a0"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_STATUS_INT_STATUS0_MASK" ref="a1af4d9860270663419e0ddc9e3b1f8a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_MEMC_STATUS_INT_STATUS0_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory controller interface 0 interrupt status mask </p>

</div>
</div>
<a class="anchor" id="a96e53f19a9d2a7a0c4a6fff79892861b"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_STATUS_INT_STATUS1_MASK" ref="a96e53f19a9d2a7a0c4a6fff79892861b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_MEMC_STATUS_INT_STATUS1_MASK&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory controller interface 1 interrupt status mask </p>

</div>
</div>
<a class="anchor" id="af2f6aaad3157aafeda5749737e4d7d84"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_STATUS_OFFSET" ref="af2f6aaad3157aafeda5749737e4d7d84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_MEMC_STATUS_OFFSET&nbsp;&nbsp;&nbsp;0x000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Controller status reg, RO </p>

</div>
</div>
<a class="anchor" id="a49bab818d758f198cb953244842cd2a5"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_STATUS_RAW_ECC_INT0_MASK" ref="a49bab818d758f198cb953244842cd2a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_MEMC_STATUS_RAW_ECC_INT0_MASK&nbsp;&nbsp;&nbsp;0x00000800</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory controller interface 0 raw ECC interrupt status mask </p>

</div>
</div>
<a class="anchor" id="a6b66a736fe774f3b6d91390ed1e5da66"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_STATUS_RAW_ECC_INT1_MASK" ref="a6b66a736fe774f3b6d91390ed1e5da66" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_MEMC_STATUS_RAW_ECC_INT1_MASK&nbsp;&nbsp;&nbsp;0x00001000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory controller interface 1 raw ECC interrupt status mask </p>

</div>
</div>
<a class="anchor" id="ad362d9c01b74e4718aec176a6bcb7be8"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_STATUS_RAW_INT_STATUS0_MASK" ref="ad362d9c01b74e4718aec176a6bcb7be8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_MEMC_STATUS_RAW_INT_STATUS0_MASK&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory controller interface 0 raw interrupt status mask </p>

</div>
</div>
<a class="anchor" id="a995c16a409a39580d52421c7fea17d78"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_STATUS_RAW_INT_STATUS1_MASK" ref="a995c16a409a39580d52421c7fea17d78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_MEMC_STATUS_RAW_INT_STATUS1_MASK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory controller interface 1 raw interrupt status mask </p>

</div>
</div>
<a class="anchor" id="a29483de4ec80b0072f9a83152551bd60"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_STATUS_STATE_MASK" ref="a29483de4ec80b0072f9a83152551bd60" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_MEMC_STATUS_STATE_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory controller operating state mask </p>

</div>
</div>
<a class="anchor" id="a9637bd6e50d1a65940625af864b6ee00"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_OPMODE" ref="a9637bd6e50d1a65940625af864b6ee00" args="(addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_OPMODE</td>
          <td>(</td>
          <td class="paramtype">addr&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(0x004 + addr)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Chip opmode reg, RO </p>

</div>
</div>
<a class="anchor" id="abb85102f0e483da786c914991e5113b1"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_OPMODE_ADDRESS_MASK" ref="abb85102f0e483da786c914991e5113b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_OPMODE_ADDRESS_MASK&nbsp;&nbsp;&nbsp;0x00FF0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Opmode Address match mask </p>

</div>
</div>
<a class="anchor" id="a4ada4edbda611dda5d4ce9e3a5dfc76b"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_OPMODE_ADDRESS_MATCH_MASK" ref="a4ada4edbda611dda5d4ce9e3a5dfc76b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_OPMODE_ADDRESS_MATCH_MASK&nbsp;&nbsp;&nbsp;0xFF000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="acb0ea4d313e8298a55444b93f6ed32e2"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_OPMODE_ADV_MASK" ref="acb0ea4d313e8298a55444b93f6ed32e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_OPMODE_ADV_MASK&nbsp;&nbsp;&nbsp;0x00000800</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Opmode BLS mask </p>

</div>
</div>
<a class="anchor" id="acba2b496fcdc7f962b2921cd4cd2deb7"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_OPMODE_BAA_MASK" ref="acba2b496fcdc7f962b2921cd4cd2deb7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_OPMODE_BAA_MASK&nbsp;&nbsp;&nbsp;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Opmode ADV mask </p>

</div>
</div>
<a class="anchor" id="a963d73c5157a53b1e06d24246ccbb79b"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_OPMODE_BLS_MASK" ref="a963d73c5157a53b1e06d24246ccbb79b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_OPMODE_BLS_MASK&nbsp;&nbsp;&nbsp;0x00001000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Opmode Burst align mask </p>

</div>
</div>
<a class="anchor" id="a5d6d64e992e78a19e5e7b355231b551f"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_OPMODE_BURST_ALIGN_MASK" ref="a5d6d64e992e78a19e5e7b355231b551f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_OPMODE_BURST_ALIGN_MASK&nbsp;&nbsp;&nbsp;0x0000E000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Opmode Address mask </p>

</div>
</div>
<a class="anchor" id="abdc2b81c4e5d74c4006ddf575c9d722d"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_OPMODE_MW_MASK" ref="abdc2b81c4e5d74c4006ddf575c9d722d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_OPMODE_MW_MASK&nbsp;&nbsp;&nbsp;0x00000003</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Opmode Memory width mask </p>

</div>
</div>
<a class="anchor" id="a58d19a511781c10256342d2595e51eaf"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_OPMODE_RD_BL_MASK" ref="a58d19a511781c10256342d2595e51eaf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_OPMODE_RD_BL_MASK&nbsp;&nbsp;&nbsp;0x00000038</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Opmode rd_bl mask </p>

</div>
</div>
<a class="anchor" id="ad376300216ec8a7e5f702077bee6751b"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_OPMODE_RD_SYNC_MASK" ref="ad376300216ec8a7e5f702077bee6751b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_OPMODE_RD_SYNC_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Opmode rd_sync mask </p>

</div>
</div>
<a class="anchor" id="ae5074a539f489b9228ff72a63e12b43b"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_OPMODE_WR_BL_MASK" ref="ae5074a539f489b9228ff72a63e12b43b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_OPMODE_WR_BL_MASK&nbsp;&nbsp;&nbsp;0x00000380</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Opmode BAA mask </p>

</div>
</div>
<a class="anchor" id="ad21ff934be607af5a71e218f1faca5aa"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_OPMODE_WR_SYNC_MASK" ref="ad21ff934be607af5a71e218f1faca5aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_OPMODE_WR_SYNC_MASK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Opmode wr_sync mask </p>

</div>
</div>
<a class="anchor" id="a993171014887eebcf39861f9502645fb"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_PCELL_ID0_OFFSET" ref="a993171014887eebcf39861f9502645fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_PCELL_ID0_OFFSET&nbsp;&nbsp;&nbsp;0xFF0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Primecell id0 register </p>

</div>
</div>
<a class="anchor" id="a3fdee65c36e6f735ec675870e643e12a"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_PCELL_ID1_OFFSET" ref="a3fdee65c36e6f735ec675870e643e12a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_PCELL_ID1_OFFSET&nbsp;&nbsp;&nbsp;0xFF4</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Primecell id1 register </p>

</div>
</div>
<a class="anchor" id="ae5d1c3ff379ebe21f078020df844d957"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_PCELL_ID2_OFFSET" ref="ae5d1c3ff379ebe21f078020df844d957" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_PCELL_ID2_OFFSET&nbsp;&nbsp;&nbsp;0xFF8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Primecell id2 register </p>

</div>
</div>
<a class="anchor" id="afe10153d3fb48e1a0445e0b5c822eca7"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_PCELL_ID3_OFFSET" ref="afe10153d3fb48e1a0445e0b5c822eca7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_PCELL_ID3_OFFSET&nbsp;&nbsp;&nbsp;0xFFC</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Primecell id3 register </p>

</div>
</div>
<a class="anchor" id="a95afea81f67fc8928dba1a8b108d58cf"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_PCELL_ID_MASK" ref="a95afea81f67fc8928dba1a8b108d58cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_PCELL_ID_MASK&nbsp;&nbsp;&nbsp;0x000000FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Primecell identification register mask </p>

</div>
</div>
<a class="anchor" id="a72bb3810df32f6b28f48c25ff98843c5"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_PERIPH_ID0_OFFSET" ref="a72bb3810df32f6b28f48c25ff98843c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_PERIPH_ID0_OFFSET&nbsp;&nbsp;&nbsp;0xFE0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral id0 register </p>

</div>
</div>
<a class="anchor" id="ac770d392ac287ea3385cd79aeb6f976e"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_PERIPH_ID1_OFFSET" ref="ac770d392ac287ea3385cd79aeb6f976e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_PERIPH_ID1_OFFSET&nbsp;&nbsp;&nbsp;0xFE4</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral id1 register </p>

</div>
</div>
<a class="anchor" id="a8b0719eb74f224d3a0b9644ab413d6c0"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_PERIPH_ID2_OFFSET" ref="a8b0719eb74f224d3a0b9644ab413d6c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_PERIPH_ID2_OFFSET&nbsp;&nbsp;&nbsp;0xFE8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral id2 register </p>

</div>
</div>
<a class="anchor" id="a7cd6dde2cd6f64e7c316d5401c8a63f4"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_PERIPH_ID3_OFFSET" ref="a7cd6dde2cd6f64e7c316d5401c8a63f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_PERIPH_ID3_OFFSET&nbsp;&nbsp;&nbsp;0xFEC</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral id3 register </p>

</div>
</div>
<a class="anchor" id="a77e665a6416e29cf5142ef012c95df79"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_PERIPH_ID_DESIGNER_ID_MASK" ref="a77e665a6416e29cf5142ef012c95df79" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_PERIPH_ID_DESIGNER_ID_MASK&nbsp;&nbsp;&nbsp;0x000FF000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral ID designed id mask </p>

</div>
</div>
<a class="anchor" id="abc9a59890b46122178dbd56ce3dd0f63"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_PERIPH_ID_INTG_CFG_MASK" ref="abc9a59890b46122178dbd56ce3dd0f63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_PERIPH_ID_INTG_CFG_MASK&nbsp;&nbsp;&nbsp;0x01000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral ID integration_cfg mask </p>

</div>
</div>
<a class="anchor" id="a603f4aba36490d2ef26cbbf21b6cc661"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_PERIPH_ID_PART_NUM_MASK" ref="a603f4aba36490d2ef26cbbf21b6cc661" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_PERIPH_ID_PART_NUM_MASK&nbsp;&nbsp;&nbsp;0x00000FFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral ID part_num mask </p>

</div>
</div>
<a class="anchor" id="ae1e0ae792930c07ff33930814b9699f8"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_PERIPH_ID_REVISION_MASK" ref="ae1e0ae792930c07ff33930814b9699f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_PERIPH_ID_REVISION_MASK&nbsp;&nbsp;&nbsp;0x00F00000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral ID revision mask </p>

</div>
</div>
<a class="anchor" id="ab1c9ec799c4b10aba366c1333b36d98b"></a><!-- doxytag: member="xnandps_hw.h::XNandPs_ReadReg" ref="ab1c9ec799c4b10aba366c1333b36d98b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNandPs_ReadReg&nbsp;&nbsp;&nbsp;Xil_In32</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>XNandPs Register register </p>

</div>
</div>
<a class="anchor" id="a7a36cf1959895976367117cd48bbd72e"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_REFRESH_PERIOD_0_MASK" ref="a7a36cf1959895976367117cd48bbd72e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_REFRESH_PERIOD_0_MASK&nbsp;&nbsp;&nbsp;0x0000000F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interface 0 refresh period mask </p>

</div>
</div>
<a class="anchor" id="ae47923a76310444937b2b3aa4a11e399"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_REFRESH_PERIOD_0_OFFSET" ref="ae47923a76310444937b2b3aa4a11e399" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_REFRESH_PERIOD_0_OFFSET&nbsp;&nbsp;&nbsp;0x020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Refresh period_0 reg, RW </p>

</div>
</div>
<a class="anchor" id="a0831d64aea2f14c4db5f10d0feabc3fd"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_REFRESH_PERIOD_1_MASK" ref="a0831d64aea2f14c4db5f10d0feabc3fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_REFRESH_PERIOD_1_MASK&nbsp;&nbsp;&nbsp;0x0000000F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interface 1 refresh period mask </p>

</div>
</div>
<a class="anchor" id="a26d576acc9b981f1cfb8b40d94cf97c0"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_REFRESH_PERIOD_1_OFFSET" ref="a26d576acc9b981f1cfb8b40d94cf97c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_REFRESH_PERIOD_1_OFFSET&nbsp;&nbsp;&nbsp;0x024</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Refresh period_1 reg, RW </p>

</div>
</div>
<a class="anchor" id="ab5b751d38c7c8021092b14e6e85779d0"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_CYCLES_OFFSET" ref="ab5b751d38c7c8021092b14e6e85779d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_SET_CYCLES_OFFSET&nbsp;&nbsp;&nbsp;0x014</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set cycles register, WO </p>

</div>
</div>
<a class="anchor" id="ae5a16bc2a803077eadc2eb82bda51014"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_CYCLES_SET_T0_MASK" ref="ae5a16bc2a803077eadc2eb82bda51014" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_SET_CYCLES_SET_T0_MASK&nbsp;&nbsp;&nbsp;0x0000000F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set cycles set_t0 mask </p>

</div>
</div>
<a class="anchor" id="adee7fbf6528bf5313dffa4bf649fd21a"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_CYCLES_SET_T0_SHIFT" ref="adee7fbf6528bf5313dffa4bf649fd21a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_SET_CYCLES_SET_T0_SHIFT&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set cycles set_t0 shift </p>

</div>
</div>
<a class="anchor" id="a7e253d9418908a0dff9d4eb90f8fa353"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_CYCLES_SET_T1_MASK" ref="a7e253d9418908a0dff9d4eb90f8fa353" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_SET_CYCLES_SET_T1_MASK&nbsp;&nbsp;&nbsp;0x000000F0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set cycles set_t1 mask </p>

</div>
</div>
<a class="anchor" id="a08c26709c536d595bfac4df5c37ce033"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_CYCLES_SET_T1_SHIFT" ref="a08c26709c536d595bfac4df5c37ce033" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_SET_CYCLES_SET_T1_SHIFT&nbsp;&nbsp;&nbsp;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set cycles set_t1 shift </p>

</div>
</div>
<a class="anchor" id="ae31a2657dd2d6aaa70668956cb35e12e"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_CYCLES_SET_T2_MASK" ref="ae31a2657dd2d6aaa70668956cb35e12e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_SET_CYCLES_SET_T2_MASK&nbsp;&nbsp;&nbsp;0x00000700</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set cycles set_t2 mask </p>

</div>
</div>
<a class="anchor" id="a220b55cb89b463abfcf4b68e5647b138"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_CYCLES_SET_T2_SHIFT" ref="a220b55cb89b463abfcf4b68e5647b138" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_SET_CYCLES_SET_T2_SHIFT&nbsp;&nbsp;&nbsp;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set cycles set_t2 shift </p>

</div>
</div>
<a class="anchor" id="aad0f4bc1000e4f9d221fa36c5525fe0e"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_CYCLES_SET_T3_MASK" ref="aad0f4bc1000e4f9d221fa36c5525fe0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_SET_CYCLES_SET_T3_MASK&nbsp;&nbsp;&nbsp;0x00003800</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set cycles set_t3 mask </p>

</div>
</div>
<a class="anchor" id="a9d07c93a998ce446b1e3f13feb398779"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_CYCLES_SET_T3_SHIFT" ref="a9d07c93a998ce446b1e3f13feb398779" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_SET_CYCLES_SET_T3_SHIFT&nbsp;&nbsp;&nbsp;11</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set cycles set_t3 shift </p>

</div>
</div>
<a class="anchor" id="a7ad602e799d2de40bd6a62100afb3c4a"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_CYCLES_SET_T4_MASK" ref="a7ad602e799d2de40bd6a62100afb3c4a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_SET_CYCLES_SET_T4_MASK&nbsp;&nbsp;&nbsp;0x0001C000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set cycles set_t4 mask </p>

</div>
</div>
<a class="anchor" id="ad04f832bbbc70b63a72e35f1b4f04506"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_CYCLES_SET_T4_SHIFT" ref="ad04f832bbbc70b63a72e35f1b4f04506" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_SET_CYCLES_SET_T4_SHIFT&nbsp;&nbsp;&nbsp;14</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set cycles set_t4 shift </p>

</div>
</div>
<a class="anchor" id="aa569f1daeb322a081c11b9b4d5a5a708"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_CYCLES_SET_T5_MASK" ref="aa569f1daeb322a081c11b9b4d5a5a708" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_SET_CYCLES_SET_T5_MASK&nbsp;&nbsp;&nbsp;0x000E0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set cycles set_t5 mask </p>

</div>
</div>
<a class="anchor" id="ac6131810c9cd8eab374f752b8865ba62"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_CYCLES_SET_T5_SHIFT" ref="ac6131810c9cd8eab374f752b8865ba62" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_SET_CYCLES_SET_T5_SHIFT&nbsp;&nbsp;&nbsp;17</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set cycles set_t5 shift </p>

</div>
</div>
<a class="anchor" id="a0a2e2fafd72b42c85dcdb2c8162e0965"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_CYCLES_SET_T6_MASK" ref="a0a2e2fafd72b42c85dcdb2c8162e0965" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_SET_CYCLES_SET_T6_MASK&nbsp;&nbsp;&nbsp;0x00F00000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set cycles set_t6 mask </p>

</div>
</div>
<a class="anchor" id="ad3f4d14c66ae3392d3a230cd09573b69"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_CYCLES_SET_T6_SHIFT" ref="ad3f4d14c66ae3392d3a230cd09573b69" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_SET_CYCLES_SET_T6_SHIFT&nbsp;&nbsp;&nbsp;20</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set cycles set_t6 shift </p>

</div>
</div>
<a class="anchor" id="acafee1faf2214361e9a96833f1078060"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_OPMODE_MW_16_BITS" ref="acafee1faf2214361e9a96833f1078060" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_SET_OPMODE_MW_16_BITS&nbsp;&nbsp;&nbsp;0x1</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set opmode memory width value for 16-bit flash </p>

</div>
</div>
<a class="anchor" id="a7bc4a75576c5dd9e5c1d20cde377c3b7"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_OPMODE_MW_32_BITS" ref="a7bc4a75576c5dd9e5c1d20cde377c3b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_SET_OPMODE_MW_32_BITS&nbsp;&nbsp;&nbsp;0x2</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set opmode memory width value for 32-bit flash </p>

</div>
</div>
<a class="anchor" id="ae56ca80625221b651da0d080d2cf7a55"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_OPMODE_MW_8_BITS" ref="ae56ca80625221b651da0d080d2cf7a55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_SET_OPMODE_MW_8_BITS&nbsp;&nbsp;&nbsp;0x0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set opmode memory width value for 8-bit flash </p>

</div>
</div>
<a class="anchor" id="af26e745fd5b4f88aaa218e7cd8891041"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_OPMODE_OFFSET" ref="af26e745fd5b4f88aaa218e7cd8891041" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_SET_OPMODE_OFFSET&nbsp;&nbsp;&nbsp;0x018</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set opmode register, WO </p>

</div>
</div>
<a class="anchor" id="af7b4e287660ee6239f00dc15a9ba66ce"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_OPMODE_SET_ADV_MASK" ref="af7b4e287660ee6239f00dc15a9ba66ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_SET_OPMODE_SET_ADV_MASK&nbsp;&nbsp;&nbsp;0x00000800</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set opmode set adv mask </p>

</div>
</div>
<a class="anchor" id="aaf1078a0cd3a518d97f86bb57fc8476c"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_OPMODE_SET_BAA_MASK" ref="aaf1078a0cd3a518d97f86bb57fc8476c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_SET_OPMODE_SET_BAA_MASK&nbsp;&nbsp;&nbsp;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set opmode set baa mask </p>

</div>
</div>
<a class="anchor" id="ad43885a434da3b3ee177638e3728cd54"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_OPMODE_SET_BLS_MASK" ref="ad43885a434da3b3ee177638e3728cd54" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_SET_OPMODE_SET_BLS_MASK&nbsp;&nbsp;&nbsp;0x00001000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set opmode set bls mask </p>

</div>
</div>
<a class="anchor" id="a0dba075cba1636a90d20c3c804217d6a"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_OPMODE_SET_BURST_ALIGN_MASK" ref="a0dba075cba1636a90d20c3c804217d6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_SET_OPMODE_SET_BURST_ALIGN_MASK&nbsp;&nbsp;&nbsp;0x0000E000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set opmode set burst align mask </p>

</div>
</div>
<a class="anchor" id="a98fd193d788dedc6b2d825b8b948b2ed"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_OPMODE_SET_MW_MASK" ref="a98fd193d788dedc6b2d825b8b948b2ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_SET_OPMODE_SET_MW_MASK&nbsp;&nbsp;&nbsp;0x00000003</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set opmode set memory width mask </p>

</div>
</div>
<a class="anchor" id="a74133e97289fbaae73f5840bdbc86c6c"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_OPMODE_SET_RD_BL_MASK" ref="a74133e97289fbaae73f5840bdbc86c6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_SET_OPMODE_SET_RD_BL_MASK&nbsp;&nbsp;&nbsp;0x00000038</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set opmode set rd_bl mask </p>

</div>
</div>
<a class="anchor" id="a90a5a64d521f386167f189bcc0d7f326"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_OPMODE_SET_RD_SYNC_MASK" ref="a90a5a64d521f386167f189bcc0d7f326" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_SET_OPMODE_SET_RD_SYNC_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set opmode set rd_sync mask </p>

</div>
</div>
<a class="anchor" id="ae2a7e1c5828216658ec8f24d28619316"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_OPMODE_SET_WR_BL_MASK" ref="ae2a7e1c5828216658ec8f24d28619316" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_SET_OPMODE_SET_WR_BL_MASK&nbsp;&nbsp;&nbsp;0x00000380</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set opmode set wr_bl mask </p>

</div>
</div>
<a class="anchor" id="af3c17ec72aae7428a4688cec0d0bf1d0"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_OPMODE_SET_WR_SYNC_MASK" ref="af3c17ec72aae7428a4688cec0d0bf1d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_SET_OPMODE_SET_WR_SYNC_MASK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set opmode set wr_sync mask </p>

</div>
</div>
<a class="anchor" id="a64695bd0d2752a225bcf02660dbba330"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_USER_CONFIG_MASK" ref="a64695bd0d2752a225bcf02660dbba330" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_USER_CONFIG_MASK&nbsp;&nbsp;&nbsp;0x000000FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>User config mask </p>

</div>
</div>
<a class="anchor" id="af5e5c3cde493a3e91a3e98e5ff993a9e"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_USER_CONFIG_OFFSET" ref="af5e5c3cde493a3e91a3e98e5ff993a9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_USER_CONFIG_OFFSET&nbsp;&nbsp;&nbsp;0x204</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>User config reg, WO </p>

</div>
</div>
<a class="anchor" id="a58e0615789d4e654d3143fcee3b30075"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_USER_STATUS_MASK" ref="a58e0615789d4e654d3143fcee3b30075" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_USER_STATUS_MASK&nbsp;&nbsp;&nbsp;0x000000FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>User status mask </p>

</div>
</div>
<a class="anchor" id="a0e452979ec8c59e23b705f0e3da33eb6"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_USER_STATUS_OFFSET" ref="a0e452979ec8c59e23b705f0e3da33eb6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPS_USER_STATUS_OFFSET&nbsp;&nbsp;&nbsp;0x200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>User status reg, RO </p>

</div>
</div>
<a class="anchor" id="ac87bcc9e0fec61b2b02b9a434962e576"></a><!-- doxytag: member="xnandps_hw.h::XNandPs_WriteReg" ref="ac87bcc9e0fec61b2b02b9a434962e576" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNandPs_WriteReg&nbsp;&nbsp;&nbsp;Xil_Out32</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>XNandPs register write </p>

</div>
</div>
</div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>
