<?xml version='1.0' encoding='UTF-8'?>
<DOC><DOCNO>  ZF108-419-058  </DOCNO><DOCID>08 419 058.andO;</DOCID><JOURNAL>ACM Computing Surveys  March 1990 v22 n1 p5(29).andM;</JOURNAL><TITLE>An overview of deterministic functional RAM chip testing. (Randomaccess memory) (technical)</TITLE><AUTHOR>Van de Goor, A.J.; Verruijt, Cornelis Arnold.andM;</AUTHOR><TEXT><ABSTRACT>An overview of deterministic functional RAM chip testing ispresented that uses a hierarchy of functional faults and tests inplace of the traditional ad-hoc approach toward developing memorytest algorithms.andP;  The new approach covers all likely functionalmemory faults by presenting a novel way of categorizing them.andP;  Allpossible fault combinations are examined and the requirements forthe conditions under which a fault combination can be detected arepresented, along with the memory test algorithms that satisfy thegiven requirements.andM;</ABSTRACT></TEXT><DESCRIPT>Topic:     RAMDeterministic AutomatonReliabilityTest Data GeneratorsAlgorithmsTestingComputer Science.andO;Feature:   illustrationchart.andO;Caption:   Functional model (data path and control) of a RAM chip. (chart)Reduced functional model. (chart)A flip-flop as a model for an inversion coupling fault. (chart)andM;</DESCRIPT></DOC>