
---------- Begin Simulation Statistics ----------
final_tick                                  433734500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 181740                       # Simulator instruction rate (inst/s)
host_mem_usage                                 864244                       # Number of bytes of host memory used
host_op_rate                                   207566                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.50                       # Real time elapsed on the host
host_tick_rate                               78823683                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1142145                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000434                       # Number of seconds simulated
sim_ticks                                   433734500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.124547                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  122003                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               125615                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4779                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            200003                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                592                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1294                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              702                       # Number of indirect misses.
system.cpu.branchPred.lookups                  253028                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13786                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          101                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    382032                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   375216                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              3677                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     224913                       # Number of branches committed
system.cpu.commit.bw_lim_events                 47429                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             252                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           64319                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1003095                       # Number of instructions committed
system.cpu.commit.committedOps                1145240                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       778030                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.471974                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.327561                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       425412     54.68%     54.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       121436     15.61%     70.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        71312      9.17%     79.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        40575      5.22%     84.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        23822      3.06%     87.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        14297      1.84%     89.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        22979      2.95%     92.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        10768      1.38%     93.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        47429      6.10%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       778030                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                12624                       # Number of function calls committed.
system.cpu.commit.int_insts                   1024481                       # Number of committed integer instructions.
system.cpu.commit.loads                        150860                       # Number of loads committed
system.cpu.commit.membars                         232                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            6      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           863752     75.42%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            5029      0.44%     75.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                5      0.00%     75.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              9      0.00%     75.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              9      0.00%     75.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            376      0.03%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              22      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              22      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              24      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            245      0.02%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          150860     13.17%     89.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         124880     10.90%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1145240                       # Class of committed instruction
system.cpu.commit.refs                         275740                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      8879                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000000                       # Number of Instructions Simulated
system.cpu.committedOps                       1142145                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.867470                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.867470                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                354408                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1134                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               120290                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1239898                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   197234                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    219814                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   3789                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  3606                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 12709                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      253028                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    172208                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        546532                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  2691                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           64                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1113805                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   60                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           120                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    9822                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.291685                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             236267                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             136381                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.283969                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             787954                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.613688                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.742178                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   534970     67.89%     67.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    27072      3.44%     71.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    36028      4.57%     75.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    11976      1.52%     77.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    30315      3.85%     81.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    38045      4.83%     86.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    10928      1.39%     87.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    29557      3.75%     91.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    69063      8.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               787954                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           79516                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 4086                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   233190                       # Number of branches executed
system.cpu.iew.exec_nop                          3317                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.369352                       # Inst execution rate
system.cpu.iew.exec_refs                       291339                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     129116                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   15576                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                161654                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                377                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2568                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               131531                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1210724                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                162223                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6288                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1187872                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     81                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 11056                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   3789                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 11296                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          2348                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             5866                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          788                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        10789                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         6651                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             23                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2601                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1485                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1108838                       # num instructions consuming a value
system.cpu.iew.wb_count                       1178974                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.594924                       # average fanout of values written-back
system.cpu.iew.wb_producers                    659674                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.359095                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1181199                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1324362                       # number of integer regfile reads
system.cpu.int_regfile_writes                  843956                       # number of integer regfile writes
system.cpu.ipc                               1.152778                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.152778                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                26      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                894299     74.89%     74.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5085      0.43%     75.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     8      0.00%     75.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  16      0.00%     75.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   9      0.00%     75.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 489      0.04%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  5      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   24      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   24      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   24      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 266      0.02%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               164039     13.74%     89.13% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              129849     10.87%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1194163                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       13686                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011461                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    5421     39.61%     39.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     39.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     39.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     39.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     39.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     39.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     39.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     39.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     39.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     39.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     39.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     39.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     39.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.01%     39.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.01%     39.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     39.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     39.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     39.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     39.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     39.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     39.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     39.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     39.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     39.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     39.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     39.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     39.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     39.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     39.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     39.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     39.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     39.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     39.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     39.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     39.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     39.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     39.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     39.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     39.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     39.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     39.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     39.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     39.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     39.63% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1144      8.36%     47.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  7118     52.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1195919                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3167868                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1169324                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1259840                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1207030                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1194163                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 377                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           65253                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               714                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            125                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        50610                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        787954                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.515524                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.020872                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              393410     49.93%     49.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              107128     13.60%     63.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               86235     10.94%     74.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               60067      7.62%     82.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               53945      6.85%     88.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               35115      4.46%     93.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               31973      4.06%     97.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                9477      1.20%     98.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               10604      1.35%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          787954                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.376604                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  11904                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              22809                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         9650                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             12841                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              3360                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3249                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               161654                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              131531                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  803422                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   1323                       # number of misc regfile writes
system.cpu.numCycles                           867470                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   27510                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1176670                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   2049                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   203874                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   2278                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    35                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1842710                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1228370                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1273564                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    225479                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  51550                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   3789                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 62222                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    96871                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1363231                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         265080                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               5759                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     53179                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            374                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            10226                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1938938                       # The number of ROB reads
system.cpu.rob.rob_writes                     2429079                       # The number of ROB writes
system.cpu.timesIdled                            1703                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     8960                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     911                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6118                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         7198                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        15677                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1471                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2051                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2051                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1471                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2596                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         9640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       225408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  225408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6118                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6118    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6118                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7292000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           18563000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    433734500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3767                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3998                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2860                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             340                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2085                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2084                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3116                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          651                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2627                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2627                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9092                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        15063                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 24155                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       382464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       430912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 813376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             8479                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000118                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010860                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   8478     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               8479                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           14696500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           5416499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4674000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    433734500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 2176                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  153                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2329                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2176                       # number of overall hits
system.l2.overall_hits::.cpu.data                 153                       # number of overall hits
system.l2.overall_hits::total                    2329                       # number of overall hits
system.l2.demand_misses::.cpu.inst                940                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2583                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3523                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               940                       # number of overall misses
system.l2.overall_misses::.cpu.data              2583                       # number of overall misses
system.l2.overall_misses::total                  3523                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     74563000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    197574500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        272137500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     74563000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    197574500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       272137500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3116                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             2736                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5852                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3116                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            2736                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5852                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.301669                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.944079                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.602016                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.301669                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.944079                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.602016                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79322.340426                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76490.321332                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77245.955152                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79322.340426                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76490.321332                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77245.955152                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           940                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2583                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3523                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          940                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2583                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3523                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     65162002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    171754500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    236916502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     65162002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    171754500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    236916502                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.301669                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.944079                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.602016                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.301669                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.944079                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.602016                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69321.278723                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66494.192799                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67248.510360                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69321.278723                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66494.192799                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67248.510360                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3998                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3998                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3998                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3998                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2859                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2859                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2859                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2859                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                33                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    33                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2052                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2052                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    156312000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     156312000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          2085                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2085                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.984173                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.984173                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76175.438596                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76175.438596                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2052                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2052                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    135802000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    135802000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.984173                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.984173                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66180.311891                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66180.311891                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2176                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2176                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          940                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              940                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     74563000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     74563000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3116                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3116                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.301669                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.301669                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79322.340426                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79322.340426                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          940                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          940                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     65162002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     65162002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.301669                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.301669                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69321.278723                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69321.278723                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           120                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               120                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          531                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             531                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     41262500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     41262500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          651                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           651                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.815668                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.815668                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77707.156309                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77707.156309                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          531                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          531                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     35952500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     35952500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.815668                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.815668                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67707.156309                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67707.156309                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            31                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                31                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data         2596                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2596                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         2627                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2627                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.988199                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.988199                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         2596                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2596                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     49860500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     49860500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.988199                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.988199                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19206.664099                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19206.664099                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    433734500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3320.068387                       # Cycle average of tags in use
system.l2.tags.total_refs                       13079                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6145                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.128397                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1259.309968                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       801.121839                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1259.636580                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.038431                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.024448                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.038441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.101320                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          757                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5289                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.186584                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    131553                       # Number of tag accesses
system.l2.tags.data_accesses                   131553                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    433734500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          60160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         165248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             225408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        60160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         60160                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             940                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2582                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3522                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         138702363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         380988831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             519691194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    138702363                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        138702363                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        138702363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        380988831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            519691194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       940.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2582.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000582000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                7095                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3522                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3522                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     26006000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   17610000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                92043500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7383.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26133.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3053                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3522                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          468                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    481.094017                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   289.323297                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   403.391744                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          116     24.79%     24.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           87     18.59%     43.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           39      8.33%     51.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           36      7.69%     59.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           18      3.85%     63.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      1.92%     65.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           12      2.56%     67.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           14      2.99%     70.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          137     29.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          468                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 225408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  225408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       519.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    519.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     433620000                       # Total gap between requests
system.mem_ctrls.avgGap                     123117.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        60160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       165248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 138702362.851006776094                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 380988830.724786698818                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          940                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2582                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26477750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     65565750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28167.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25393.40                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    86.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1477980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               785565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            12088020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     33805200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        125960310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         60482400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          234599475                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        540.882671                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    155539500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     14300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    263895000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1870680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               990495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            13059060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     33805200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         83964990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         95846880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          229537305                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        529.211545                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    248204250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     14300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    171230250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    433734500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       168679                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           168679                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       168679                       # number of overall hits
system.cpu.icache.overall_hits::total          168679                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3527                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3527                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3527                       # number of overall misses
system.cpu.icache.overall_misses::total          3527                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    122436999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    122436999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    122436999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    122436999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       172206                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       172206                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       172206                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       172206                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.020481                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.020481                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.020481                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.020481                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 34714.204423                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 34714.204423                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 34714.204423                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 34714.204423                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1512                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                22                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    68.727273                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2860                       # number of writebacks
system.cpu.icache.writebacks::total              2860                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          411                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          411                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          411                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          411                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3116                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3116                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3116                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3116                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    102560999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    102560999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    102560999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    102560999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.018095                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018095                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.018095                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018095                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 32914.312901                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 32914.312901                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 32914.312901                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 32914.312901                       # average overall mshr miss latency
system.cpu.icache.replacements                   2860                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       168679                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          168679                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3527                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3527                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    122436999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    122436999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       172206                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       172206                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.020481                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.020481                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 34714.204423                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 34714.204423                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          411                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          411                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3116                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3116                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    102560999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    102560999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.018095                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018095                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 32914.312901                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 32914.312901                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    433734500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           248.445012                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              171795                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             55.133184                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   248.445012                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.970488                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.970488                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          250                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            347528                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           347528                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    433734500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    433734500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    433734500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    433734500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    433734500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       260678                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           260678                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       260697                       # number of overall hits
system.cpu.dcache.overall_hits::total          260697                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        16170                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16170                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        16172                       # number of overall misses
system.cpu.dcache.overall_misses::total         16172                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    931499304                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    931499304                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    931499304                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    931499304                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       276848                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       276848                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       276869                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       276869                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.058408                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.058408                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.058410                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.058410                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57606.635993                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57606.635993                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57599.511749                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57599.511749                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        52789                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          490                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2695                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.587755                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          490                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3998                       # number of writebacks
system.cpu.dcache.writebacks::total              3998                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        10811                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10811                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        10811                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10811                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5359                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5359                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5361                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5361                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    285366112                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    285366112                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    285550612                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    285550612                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019357                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019357                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019363                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019363                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 53249.880948                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53249.880948                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 53264.430517                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53264.430517                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4338                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       150006                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          150006                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2189                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2189                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    127434500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    127434500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       152195                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       152195                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014383                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014383                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58215.851987                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58215.851987                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1541                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1541                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          648                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          648                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     43248000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     43248000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004258                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004258                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66740.740741                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66740.740741                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       110384                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         110384                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        11508                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        11508                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    723940671                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    723940671                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       121892                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       121892                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.094411                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.094411                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62907.600886                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62907.600886                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9270                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9270                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2238                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2238                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    164466979                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    164466979                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.018361                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018361                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73488.373101                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73488.373101                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           19                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            19                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           21                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           21                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.095238                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.095238                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.095238                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.095238                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data          288                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          288                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data         2473                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total         2473                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     80124133                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     80124133                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data         2761                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total         2761                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.895690                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.895690                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32399.568540                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32399.568540                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data         2473                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total         2473                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     77651133                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     77651133                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.895690                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.895690                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31399.568540                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31399.568540                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          242                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          242                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       186500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       186500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.012245                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.012245                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 62166.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 62166.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       111500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       111500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.008163                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.008163                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        55750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        55750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          232                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          232                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          232                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          232                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    433734500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           859.043590                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              266533                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5362                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.707758                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   859.043590                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.838910                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.838910                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          594                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          363                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            560054                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           560054                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    433734500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    433734500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
