-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/test/divider_ip_src_Compare_To_Zero_block.vhd
-- Created: 2024-10-03 19:36:10
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: divider_ip_src_Compare_To_Zero_block
-- Source Path: test/divider/Complex Divide HDL Optimized/ForEach - Complex Divide/Divide by zero handler imag/Compare 
-- To Zer
-- Hierarchy Level: 4
-- Model version: 1.59
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY divider_ip_src_Compare_To_Zero_block IS
  PORT( u                                 :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        y                                 :   OUT   std_logic
        );
END divider_ip_src_Compare_To_Zero_block;


ARCHITECTURE rtl OF divider_ip_src_Compare_To_Zero_block IS

  -- Signals
  SIGNAL u_signed                         : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL Constant_out1                    : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL Compare_out1                     : std_logic;

BEGIN
  u_signed <= signed(u);

  Constant_out1 <= to_signed(16#0000#, 16);

  
  Compare_out1 <= '1' WHEN u_signed >= Constant_out1 ELSE
      '0';

  y <= Compare_out1;

END rtl;

