{"files":[{"patch":"@@ -1726,1 +1726,2 @@\n-void C2_MacroAssembler::rvv_compare(VectorRegister vd, BasicType bt, int length_in_bytes, VectorRegister src1, VectorRegister src2, int cond, VectorMask vm) {\n+void C2_MacroAssembler::compare_v(VectorRegister vd, BasicType bt, int length_in_bytes,\n+                                  VectorRegister src1, VectorRegister src2, int cond, VectorMask vm) {\n@@ -1734,1 +1735,1 @@\n-      case BoolTest::ge: vmfle_vv(vd, src2, src1, vm); break;\n+      case BoolTest::ge: vmfge_vv(vd, src1, src2, vm); break;\n@@ -1736,1 +1737,1 @@\n-      case BoolTest::gt: vmflt_vv(vd, src2, src1, vm); break;\n+      case BoolTest::gt: vmfgt_vv(vd, src1, src2, vm); break;\n@@ -1747,1 +1748,1 @@\n-      case BoolTest::ge: vmsle_vv(vd, src2, src1, vm); break;\n+      case BoolTest::ge: vmsge_vv(vd, src1, src2, vm); break;\n@@ -1749,1 +1750,1 @@\n-      case BoolTest::gt: vmslt_vv(vd, src2, src1, vm); break;\n+      case BoolTest::gt: vmsgt_vv(vd, src1, src2, vm); break;\n","filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp","additions":6,"deletions":5,"binary":false,"changes":11,"status":"modified"},{"patch":"@@ -203,1 +203,1 @@\n- void rvv_compare(VectorRegister dst, BasicType bt, int length_in_bytes,\n+ void compare_v(VectorRegister dst, BasicType bt, int length_in_bytes,\n@@ -230,1 +230,1 @@\n-  void rvv_clear_register(VectorRegister v) {\n+  void clear_register_v(VectorRegister v) {\n","filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp","additions":2,"deletions":2,"binary":false,"changes":4,"status":"modified"},{"patch":"@@ -1265,1 +1265,1 @@\n-  inline void vncvt_x_x_w(VectorRegister vd, VectorRegister vs, VectorMask vm) {\n+  inline void vncvt_x_x_w(VectorRegister vd, VectorRegister vs, VectorMask vm = unmasked) {\n@@ -1277,0 +1277,24 @@\n+  inline void vmsgt_vv(VectorRegister vd, VectorRegister vs2, VectorRegister vs1, VectorMask vm = unmasked) {\n+    vmslt_vv(vd, vs1, vs2, vm);\n+  }\n+\n+  inline void vmsgtu_vv(VectorRegister vd, VectorRegister vs2, VectorRegister vs1, VectorMask vm = unmasked) {\n+    vmsltu_vv(vd, vs1, vs2, vm);\n+  }\n+\n+  inline void vmsge_vv(VectorRegister vd, VectorRegister vs2, VectorRegister vs1, VectorMask vm = unmasked) {\n+    vmsle_vv(vd, vs1, vs2, vm);\n+  }\n+\n+  inline void vmsgeu_vv(VectorRegister vd, VectorRegister vs2, VectorRegister vs1, VectorMask vm = unmasked) {\n+    vmsleu_vv(vd, vs1, vs2, vm);\n+  }\n+\n+  inline void vmfgt_vv(VectorRegister vd, VectorRegister vs2, VectorRegister vs1, VectorMask vm = unmasked) {\n+    vmflt_vv(vd, vs1, vs2, vm);\n+  }\n+\n+  inline void vmfge_vv(VectorRegister vd, VectorRegister vs2, VectorRegister vs1, VectorMask vm = unmasked) {\n+    vmfle_vv(vd, vs1, vs2, vm);\n+  }\n+\n","filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp","additions":25,"deletions":1,"binary":false,"changes":26,"status":"modified"},{"patch":"@@ -919,1 +919,1 @@\n-reg_class vectmask_reg_v0 (\n+reg_class vmask_reg_v0 (\n@@ -926,1 +926,1 @@\n-reg_class vectmask_reg (\n+reg_class vmask_reg (\n@@ -1964,1 +1964,1 @@\n-  return &_VECTMASK_REG_mask;\n+  return &_VMASK_REG_mask;\n@@ -3599,1 +3599,1 @@\n-  constraint(ALLOC_IN_RC(vectmask_reg_v0));\n+  constraint(ALLOC_IN_RC(vmask_reg_v0));\n@@ -3609,1 +3609,1 @@\n-  constraint(ALLOC_IN_RC(vectmask_reg));\n+  constraint(ALLOC_IN_RC(vmask_reg));\n","filename":"src\/hotspot\/cpu\/riscv\/riscv.ad","additions":5,"deletions":5,"binary":false,"changes":10,"status":"modified"},{"patch":"@@ -169,1 +169,1 @@\n-    __ rvv_compare(as_VectorRegister($dst$$reg), bt, length_in_bytes, as_VectorRegister($src1$$reg),\n+    __ compare_v(as_VectorRegister($dst$$reg), bt, length_in_bytes, as_VectorRegister($src1$$reg),\n@@ -182,1 +182,1 @@\n-    __ rvv_compare(as_VectorRegister($tmp$$reg), bt, length_in_bytes, as_VectorRegister($src1$$reg),\n+    __ compare_v(as_VectorRegister($tmp$$reg), bt, length_in_bytes, as_VectorRegister($src1$$reg),\n@@ -2447,1 +2447,1 @@\n-    __ rvv_clear_register(as_VectorRegister($dst$$reg));\n+    __ clear_register_v(as_VectorRegister($dst$$reg));\n@@ -2458,1 +2458,1 @@\n-    __ rvv_clear_register(as_VectorRegister($dst$$reg));\n+    __ clear_register_v(as_VectorRegister($dst$$reg));\n@@ -2469,1 +2469,1 @@\n-    __ rvv_clear_register(as_VectorRegister($dst$$reg));\n+    __ clear_register_v(as_VectorRegister($dst$$reg));\n@@ -2500,1 +2500,1 @@\n-    __ rvv_clear_register(as_VectorRegister($dst$$reg));\n+    __ clear_register_v(as_VectorRegister($dst$$reg));\n@@ -2533,1 +2533,1 @@\n-    __ rvv_clear_register(as_VectorRegister($dst$$reg));\n+    __ clear_register_v(as_VectorRegister($dst$$reg));\n","filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad","additions":7,"deletions":7,"binary":false,"changes":14,"status":"modified"}]}