# MNIST_FPGA
Designed a custom RTL architecture for MNIST classification from the ground up, including a Python training pipeline and Verilog hardware implementation.
