<profile>

<section name = "Vivado HLS Report for 'myproject'" level="0">
<item name = "Date">Mon Nov  7 15:53:24 2022
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flga2577-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.348 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3, 3, 15.000 ns, 15.000 ns, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 38, -, -, -</column>
<column name="Expression">-, 0, 0, 1397, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">0, -, 1585, 128, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 1, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="myproject_am_addmul_12s_14s_11s_21_1_1_U19">myproject_am_addmul_12s_14s_11s_21_1_1, (i0 + i1) * i2</column>
<column name="myproject_am_addmul_14s_11s_11s_21_1_1_U26">myproject_am_addmul_14s_11s_11s_21_1_1, (i0 + i1) * i2</column>
<column name="myproject_am_submul_13s_11s_11s_21_1_1_U29">myproject_am_submul_13s_11s_11s_21_1_1, (i0 - i1) * i2</column>
<column name="myproject_am_submul_13s_11s_11s_21_1_1_U30">myproject_am_submul_13s_11s_11s_21_1_1, (i0 - i1) * i2</column>
<column name="myproject_am_submul_14s_11s_11s_21_1_1_U37">myproject_am_submul_14s_11s_11s_21_1_1, (i0 - i1) * i2</column>
<column name="myproject_am_submul_14s_12s_11s_21_1_1_U27">myproject_am_submul_14s_12s_11s_21_1_1, (i0 - i1) * i2</column>
<column name="myproject_mac_mul_sub_23s_11s_26ns_26_1_1_U28">myproject_mac_mul_sub_23s_11s_26ns_26_1_1, i0 * i1 - i2</column>
<column name="myproject_mac_muladd_23s_11s_26ns_26_1_1_U7">myproject_mac_muladd_23s_11s_26ns_26_1_1, i0 + i1 * i2</column>
<column name="myproject_mac_mulsub_22s_11s_26ns_26_1_1_U18">myproject_mac_mulsub_22s_11s_26ns_26_1_1, i0 - i1 * i2</column>
<column name="myproject_mac_mulsub_22s_11s_26s_26_1_1_U33">myproject_mac_mulsub_22s_11s_26s_26_1_1, i0 - i1 * i2</column>
<column name="myproject_mul_mul_11s_11s_21_1_1_U2">myproject_mul_mul_11s_11s_21_1_1, i0 * i1</column>
<column name="myproject_mul_mul_11s_11s_21_1_1_U15">myproject_mul_mul_11s_11s_21_1_1, i0 * i1</column>
<column name="myproject_mul_mul_11s_11s_21_1_1_U32">myproject_mul_mul_11s_11s_21_1_1, i0 * i1</column>
<column name="myproject_mul_mul_11s_11s_22_1_1_U4">myproject_mul_mul_11s_11s_22_1_1, i0 * i0</column>
<column name="myproject_mul_mul_11s_11s_22_1_1_U5">myproject_mul_mul_11s_11s_22_1_1, i0 * i1</column>
<column name="myproject_mul_mul_11s_11s_22_1_1_U6">myproject_mul_mul_11s_11s_22_1_1, i0 * i0</column>
<column name="myproject_mul_mul_11s_11s_22_1_1_U8">myproject_mul_mul_11s_11s_22_1_1, i0 * i1</column>
<column name="myproject_mul_mul_11s_11s_22_1_1_U11">myproject_mul_mul_11s_11s_22_1_1, i0 * i1</column>
<column name="myproject_mul_mul_11s_11s_22_1_1_U13">myproject_mul_mul_11s_11s_22_1_1, i0 * i1</column>
<column name="myproject_mul_mul_12s_11s_21_1_1_U1">myproject_mul_mul_12s_11s_21_1_1, i0 * i1</column>
<column name="myproject_mul_mul_12s_11s_21_1_1_U35">myproject_mul_mul_12s_11s_21_1_1, i0 * i1</column>
<column name="myproject_mul_mul_12s_11s_23_1_1_U3">myproject_mul_mul_12s_11s_23_1_1, i0 * i1</column>
<column name="myproject_mul_mul_12s_11s_23_1_1_U10">myproject_mul_mul_12s_11s_23_1_1, i0 * i1</column>
<column name="myproject_mul_mul_12s_11s_23_1_1_U12">myproject_mul_mul_12s_11s_23_1_1, i0 * i1</column>
<column name="myproject_mul_mul_13s_11s_21_1_1_U20">myproject_mul_mul_13s_11s_21_1_1, i0 * i1</column>
<column name="myproject_mul_mul_13s_11s_24_1_1_U9">myproject_mul_mul_13s_11s_24_1_1, i0 * i1</column>
<column name="myproject_mul_mul_14s_11s_21_1_1_U23">myproject_mul_mul_14s_11s_21_1_1, i0 * i1</column>
<column name="myproject_mul_mul_14s_11s_21_1_1_U34">myproject_mul_mul_14s_11s_21_1_1, i0 * i1</column>
<column name="myproject_mul_mul_14s_11s_21_1_1_U36">myproject_mul_mul_14s_11s_21_1_1, i0 * i1</column>
<column name="myproject_mul_mul_16s_11s_21_1_1_U31">myproject_mul_mul_16s_11s_21_1_1, i0 * i1</column>
<column name="myproject_mul_mul_22s_11s_26_1_1_U14">myproject_mul_mul_22s_11s_26_1_1, i0 * i1</column>
<column name="myproject_mul_mul_22s_11s_26_1_1_U16">myproject_mul_mul_22s_11s_26_1_1, i0 * i1</column>
<column name="myproject_mul_mul_22s_11s_26_1_1_U17">myproject_mul_mul_22s_11s_26_1_1, i0 * i1</column>
<column name="myproject_mul_mul_22s_11s_26_1_1_U24">myproject_mul_mul_22s_11s_26_1_1, i0 * i1</column>
<column name="myproject_mul_mul_22s_11s_26_1_1_U25">myproject_mul_mul_22s_11s_26_1_1, i0 * i1</column>
<column name="myproject_mul_mul_23s_11s_26_1_1_U22">myproject_mul_mul_23s_11s_26_1_1, i0 * i1</column>
<column name="myproject_mul_mul_24s_11s_26_1_1_U21">myproject_mul_mul_24s_11s_26_1_1, i0 * i1</column>
<column name="myproject_mul_mul_7ns_11s_16_1_1_U38">myproject_mul_mul_7ns_11s_16_1_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="r_V_35_fu_401_p2">*, 0, 0, 6, 4, 11</column>
<column name="add_ln1192_10_fu_618_p2">+, 0, 0, 31, 26, 26</column>
<column name="add_ln1192_11_fu_1005_p2">+, 0, 0, 31, 26, 26</column>
<column name="add_ln1192_13_fu_659_p2">+, 0, 0, 31, 26, 26</column>
<column name="add_ln1192_14_fu_1040_p2">+, 0, 0, 31, 26, 26</column>
<column name="add_ln1192_15_fu_1052_p2">+, 0, 0, 31, 26, 26</column>
<column name="add_ln1192_16_fu_1069_p2">+, 0, 0, 31, 26, 26</column>
<column name="add_ln1192_18_fu_719_p2">+, 0, 0, 31, 26, 26</column>
<column name="add_ln1192_19_fu_740_p2">+, 0, 0, 38, 31, 31</column>
<column name="add_ln1192_20_fu_777_p2">+, 0, 0, 31, 31, 31</column>
<column name="add_ln1192_2_fu_363_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln1192_3_fu_823_p2">+, 0, 0, 31, 26, 26</column>
<column name="add_ln1192_4_fu_855_p2">+, 0, 0, 31, 26, 26</column>
<column name="add_ln1192_6_fu_535_p2">+, 0, 0, 31, 31, 31</column>
<column name="add_ln1192_7_fu_911_p2">+, 0, 0, 31, 31, 31</column>
<column name="add_ln1192_8_fu_924_p2">+, 0, 0, 31, 31, 31</column>
<column name="grp_fu_1180_p2">+, 0, 0, 31, 26, 26</column>
<column name="r_V_49_fu_849_p2">+, 0, 0, 23, 16, 16</column>
<column name="r_V_50_fu_389_p2">+, 0, 0, 21, 14, 14</column>
<column name="ret_V_1_fu_956_p2">+, 0, 0, 31, 26, 31</column>
<column name="ret_V_2_fu_1011_p2">+, 0, 0, 31, 20, 26</column>
<column name="ret_V_3_fu_1126_p2">+, 0, 0, 31, 20, 26</column>
<column name="ret_V_4_fu_796_p2">+, 0, 0, 31, 25, 31</column>
<column name="ret_V_fu_875_p2">+, 0, 0, 31, 21, 26</column>
<column name="r_V_47_fu_329_p2">-, 0, 0, 21, 14, 14</column>
<column name="r_V_52_fu_569_p2">-, 0, 0, 23, 16, 16</column>
<column name="r_V_55_fu_701_p2">-, 0, 0, 22, 15, 15</column>
<column name="r_V_56_fu_746_p2">-, 0, 0, 22, 15, 15</column>
<column name="sub_ln1192_10_fu_980_p2">-, 0, 0, 31, 26, 26</column>
<column name="sub_ln1192_11_fu_992_p2">-, 0, 0, 31, 26, 26</column>
<column name="sub_ln1192_13_fu_647_p2">-, 0, 0, 31, 26, 26</column>
<column name="sub_ln1192_14_fu_1035_p2">-, 0, 0, 31, 26, 26</column>
<column name="sub_ln1192_15_fu_1086_p2">-, 0, 0, 31, 26, 26</column>
<column name="sub_ln1192_16_fu_1103_p2">-, 0, 0, 31, 26, 26</column>
<column name="sub_ln1192_17_fu_1120_p2">-, 0, 0, 31, 26, 26</column>
<column name="sub_ln1192_18_fu_689_p2">-, 0, 0, 33, 1, 26</column>
<column name="sub_ln1192_19_fu_695_p2">-, 0, 0, 31, 26, 26</column>
<column name="sub_ln1192_20_fu_764_p2">-, 0, 0, 31, 31, 31</column>
<column name="sub_ln1192_21_fu_790_p2">-, 0, 0, 31, 31, 31</column>
<column name="sub_ln1192_2_fu_464_p2">-, 0, 0, 33, 26, 26</column>
<column name="sub_ln1192_3_fu_869_p2">-, 0, 0, 31, 26, 26</column>
<column name="sub_ln1192_4_fu_516_p2">-, 0, 0, 31, 31, 31</column>
<column name="sub_ln1192_5_fu_899_p2">-, 0, 0, 31, 31, 31</column>
<column name="sub_ln1192_6_fu_937_p2">-, 0, 0, 31, 31, 31</column>
<column name="sub_ln1192_7_fu_950_p2">-, 0, 0, 31, 31, 31</column>
<column name="sub_ln1192_9_fu_606_p2">-, 0, 0, 31, 26, 26</column>
<column name="sub_ln1192_fu_309_p2">-, 0, 0, 31, 26, 26</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="x_V_ap_vld_in_sig">9, 2, 1, 2</column>
<column name="x_V_ap_vld_preg">9, 2, 1, 2</column>
<column name="x_V_blk_n">9, 2, 1, 2</column>
<column name="x_V_in_sig">9, 2, 176, 352</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln1192_10_reg_1656">26, 0, 26, 0</column>
<column name="add_ln1192_13_reg_1671">26, 0, 26, 0</column>
<column name="add_ln1192_2_reg_1534">26, 0, 26, 0</column>
<column name="add_ln1192_6_reg_1626">26, 0, 31, 5</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="mul_ln1118_reg_1586">22, 0, 22, 0</column>
<column name="mul_ln1192_10_reg_1636">26, 0, 26, 0</column>
<column name="mul_ln1192_11_reg_1641">21, 0, 21, 0</column>
<column name="mul_ln1192_12_reg_1646">21, 0, 21, 0</column>
<column name="mul_ln1192_16_reg_1661">21, 0, 21, 0</column>
<column name="mul_ln1192_17_reg_1666">21, 0, 21, 0</column>
<column name="mul_ln1192_1_reg_1443">21, 0, 21, 0</column>
<column name="mul_ln1192_20_reg_1591">26, 0, 26, 0</column>
<column name="mul_ln1192_22_reg_1676">21, 0, 21, 0</column>
<column name="mul_ln1192_23_reg_1686">21, 0, 21, 0</column>
<column name="mul_ln1192_24_reg_1606">26, 0, 26, 0</column>
<column name="mul_ln1192_25_reg_1611">26, 0, 26, 0</column>
<column name="mul_ln1192_27_reg_1601">21, 0, 21, 0</column>
<column name="mul_ln1192_5_reg_1621">21, 0, 21, 0</column>
<column name="mul_ln1192_9_reg_1631">26, 0, 26, 0</column>
<column name="mul_ln1192_reg_1431">21, 0, 21, 0</column>
<column name="p_Val2_6_reg_1448">11, 0, 11, 0</column>
<column name="p_Val2_6_reg_1448_pp0_iter1_reg">11, 0, 11, 0</column>
<column name="r_V_12_reg_1539">22, 0, 22, 0</column>
<column name="r_V_1_reg_1549">11, 0, 12, 1</column>
<column name="r_V_22_reg_1544">24, 0, 24, 0</column>
<column name="r_V_23_reg_1555">23, 0, 23, 0</column>
<column name="r_V_2_reg_1464">11, 0, 12, 1</column>
<column name="r_V_2_reg_1464_pp0_iter1_reg">11, 0, 12, 1</column>
<column name="r_V_32_reg_1571">23, 0, 23, 0</column>
<column name="r_V_35_reg_1581">16, 0, 16, 0</column>
<column name="r_V_36_reg_1504">22, 0, 22, 0</column>
<column name="r_V_43_reg_1509">22, 0, 22, 0</column>
<column name="r_V_45_reg_1514">22, 0, 22, 0</column>
<column name="r_V_47_reg_1529">14, 0, 14, 0</column>
<column name="r_V_48_reg_1469">23, 0, 23, 0</column>
<column name="r_V_50_reg_1560">14, 0, 14, 0</column>
<column name="r_V_50_reg_1560_pp0_iter2_reg">14, 0, 14, 0</column>
<column name="r_V_51_reg_1566">22, 0, 22, 0</column>
<column name="r_V_52_reg_1651">14, 0, 16, 2</column>
<column name="r_V_8_reg_1524">11, 0, 13, 2</column>
<column name="sext_ln1117_reg_1415">22, 0, 22, 0</column>
<column name="sext_ln1118_13_reg_1479">22, 0, 22, 0</column>
<column name="sext_ln1192_19_reg_1576">16, 0, 16, 0</column>
<column name="sext_ln1192_19_reg_1576_pp0_iter2_reg">16, 0, 16, 0</column>
<column name="sext_ln1192_1_reg_1519">26, 0, 26, 0</column>
<column name="sext_ln1192_2_reg_1436">21, 0, 21, 0</column>
<column name="sext_ln1192_2_reg_1436_pp0_iter1_reg">21, 0, 21, 0</column>
<column name="sext_ln1192_reg_1410">21, 0, 21, 0</column>
<column name="sext_ln1192_reg_1410_pp0_iter1_reg">21, 0, 21, 0</column>
<column name="shl_ln1192_19_reg_1681">21, 0, 26, 5</column>
<column name="sub_ln1192_2_reg_1616">26, 0, 26, 0</column>
<column name="tmp_1_reg_1399">11, 0, 11, 0</column>
<column name="tmp_2_reg_1421">11, 0, 11, 0</column>
<column name="tmp_4_reg_1485">11, 0, 11, 0</column>
<column name="tmp_5_reg_1492">11, 0, 11, 0</column>
<column name="trunc_ln1117_reg_1394">11, 0, 11, 0</column>
<column name="trunc_ln1192_1_reg_1596">21, 0, 21, 0</column>
<column name="trunc_ln1192_reg_1474">21, 0, 21, 0</column>
<column name="trunc_ln708_4_reg_1691">11, 0, 11, 0</column>
<column name="x_V_ap_vld_preg">1, 0, 1, 0</column>
<column name="x_V_preg">176, 0, 176, 0</column>
<column name="tmp_1_reg_1399">64, 32, 11, 0</column>
<column name="tmp_2_reg_1421">64, 32, 11, 0</column>
<column name="tmp_4_reg_1485">64, 32, 11, 0</column>
<column name="tmp_5_reg_1492">64, 32, 11, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, myproject, return value</column>
<column name="x_V_ap_vld">in, 1, ap_vld, x_V, pointer</column>
<column name="x_V">in, 176, ap_vld, x_V, pointer</column>
<column name="y_0_V">out, 11, ap_vld, y_0_V, pointer</column>
<column name="y_0_V_ap_vld">out, 1, ap_vld, y_0_V, pointer</column>
<column name="y_1_V">out, 11, ap_vld, y_1_V, pointer</column>
<column name="y_1_V_ap_vld">out, 1, ap_vld, y_1_V, pointer</column>
<column name="y_2_V">out, 11, ap_vld, y_2_V, pointer</column>
<column name="y_2_V_ap_vld">out, 1, ap_vld, y_2_V, pointer</column>
<column name="y_3_V">out, 11, ap_vld, y_3_V, pointer</column>
<column name="y_3_V_ap_vld">out, 1, ap_vld, y_3_V, pointer</column>
<column name="y_4_V">out, 11, ap_vld, y_4_V, pointer</column>
<column name="y_4_V_ap_vld">out, 1, ap_vld, y_4_V, pointer</column>
</table>
</item>
</section>
</profile>
