

================================================================
== Vitis HLS Report for 'kp_502_7'
================================================================
* Date:           Sun Feb 18 17:21:52 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        kp_502_7
* Solution:       sol2_1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-sbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+-----------+------------+
    | Clock|  Target  | Estimated | Uncertainty|
    +------+----------+-----------+------------+
    |clk   |  14.00 ns|  12.766 ns|     1.00 ns|
    +------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      137|      489|  1.918 us|  6.846 us|  138|  490|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop    |      136|      488|   17 ~ 61|          -|          -|     8|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 84
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 62 
18 --> 19 
19 --> 20 
20 --> 21 63 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 2 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 62 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 85 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 86 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %A, i64 666, i64 208, i64 4294967295"   --->   Operation 88 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %A"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %B, i64 666, i64 208, i64 4294967295"   --->   Operation 91 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %B"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %C, i64 666, i64 208, i64 4294967295"   --->   Operation 94 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %C"   --->   Operation 95 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %X1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %X1, i64 666, i64 208, i64 4294967295"   --->   Operation 97 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %X1"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %X2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %X2, i64 666, i64 208, i64 4294967295"   --->   Operation 100 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %X2"   --->   Operation 101 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %D, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %D, i64 666, i64 208, i64 4294967295"   --->   Operation 103 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %D"   --->   Operation 104 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (1.32ns)   --->   "%store_ln5 = store i4 0, i4 %i" [./source/kp_502_7.cpp:5]   --->   Operation 105 'store' 'store_ln5' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln5 = br void" [./source/kp_502_7.cpp:5]   --->   Operation 106 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [./source/kp_502_7.cpp:5]   --->   Operation 107 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i4 %i_1" [./source/kp_502_7.cpp:5]   --->   Operation 108 'zext' 'zext_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (1.21ns)   --->   "%icmp_ln5 = icmp_eq  i4 %i_1, i4 8" [./source/kp_502_7.cpp:5]   --->   Operation 109 'icmp' 'icmp_ln5' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 110 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (1.49ns)   --->   "%add_ln5 = add i4 %i_1, i4 1" [./source/kp_502_7.cpp:5]   --->   Operation 111 'add' 'add_ln5' <Predicate = true> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln5 = br i1 %icmp_ln5, void %.split, void" [./source/kp_502_7.cpp:5]   --->   Operation 112 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i64 %A, i64 0, i64 %zext_ln5" [./source/kp_502_7.cpp:7]   --->   Operation 113 'getelementptr' 'A_addr' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 114 [2/2] (1.75ns)   --->   "%A_load = load i3 %A_addr" [./source/kp_502_7.cpp:7]   --->   Operation 114 'load' 'A_load' <Predicate = (!icmp_ln5)> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%ret_ln32 = ret" [./source/kp_502_7.cpp:32]   --->   Operation 115 'ret' 'ret_ln32' <Predicate = (icmp_ln5)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.75>
ST_3 : Operation 116 [1/2] (1.75ns)   --->   "%A_load = load i3 %A_addr" [./source/kp_502_7.cpp:7]   --->   Operation 116 'load' 'A_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 11.8>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%temp_A = bitcast i64 %A_load" [./source/kp_502_7.cpp:7]   --->   Operation 117 'bitcast' 'temp_A' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [4/4] (11.8ns)   --->   "%mul3 = dmul i64 %temp_A, i64 4" [./source/kp_502_7.cpp:10]   --->   Operation 118 'dmul' 'mul3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 11.8>
ST_5 : Operation 119 [3/4] (11.8ns)   --->   "%mul3 = dmul i64 %temp_A, i64 4" [./source/kp_502_7.cpp:10]   --->   Operation 119 'dmul' 'mul3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 11.8>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i64 %B, i64 0, i64 %zext_ln5" [./source/kp_502_7.cpp:6]   --->   Operation 120 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [2/2] (1.75ns)   --->   "%B_load = load i3 %B_addr" [./source/kp_502_7.cpp:6]   --->   Operation 121 'load' 'B_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_6 : Operation 122 [2/4] (11.8ns)   --->   "%mul3 = dmul i64 %temp_A, i64 4" [./source/kp_502_7.cpp:10]   --->   Operation 122 'dmul' 'mul3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i64 %C, i64 0, i64 %zext_ln5" [./source/kp_502_7.cpp:10]   --->   Operation 123 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [2/2] (1.75ns)   --->   "%C_load = load i3 %C_addr" [./source/kp_502_7.cpp:10]   --->   Operation 124 'load' 'C_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 7 <SV = 6> <Delay = 11.8>
ST_7 : Operation 125 [1/2] (1.75ns)   --->   "%B_load = load i3 %B_addr" [./source/kp_502_7.cpp:6]   --->   Operation 125 'load' 'B_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_7 : Operation 126 [1/4] (11.8ns)   --->   "%mul3 = dmul i64 %temp_A, i64 4" [./source/kp_502_7.cpp:10]   --->   Operation 126 'dmul' 'mul3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/2] (1.75ns)   --->   "%C_load = load i3 %C_addr" [./source/kp_502_7.cpp:10]   --->   Operation 127 'load' 'C_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 11.8>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%temp_B = bitcast i64 %B_load" [./source/kp_502_7.cpp:6]   --->   Operation 128 'bitcast' 'temp_B' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [4/4] (11.8ns)   --->   "%mul = dmul i64 %temp_B, i64 %temp_B" [./source/kp_502_7.cpp:10]   --->   Operation 129 'dmul' 'mul' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%bitcast_ln10 = bitcast i64 %C_load" [./source/kp_502_7.cpp:10]   --->   Operation 130 'bitcast' 'bitcast_ln10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [4/4] (11.8ns)   --->   "%mul6 = dmul i64 %mul3, i64 %bitcast_ln10" [./source/kp_502_7.cpp:10]   --->   Operation 131 'dmul' 'mul6' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 11.8>
ST_9 : Operation 132 [3/4] (11.8ns)   --->   "%mul = dmul i64 %temp_B, i64 %temp_B" [./source/kp_502_7.cpp:10]   --->   Operation 132 'dmul' 'mul' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [3/4] (11.8ns)   --->   "%mul6 = dmul i64 %mul3, i64 %bitcast_ln10" [./source/kp_502_7.cpp:10]   --->   Operation 133 'dmul' 'mul6' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 11.8>
ST_10 : Operation 134 [2/4] (11.8ns)   --->   "%mul = dmul i64 %temp_B, i64 %temp_B" [./source/kp_502_7.cpp:10]   --->   Operation 134 'dmul' 'mul' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 135 [2/4] (11.8ns)   --->   "%mul6 = dmul i64 %mul3, i64 %bitcast_ln10" [./source/kp_502_7.cpp:10]   --->   Operation 135 'dmul' 'mul6' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 11.8>
ST_11 : Operation 136 [1/4] (11.8ns)   --->   "%mul = dmul i64 %temp_B, i64 %temp_B" [./source/kp_502_7.cpp:10]   --->   Operation 136 'dmul' 'mul' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 137 [1/4] (11.8ns)   --->   "%mul6 = dmul i64 %mul3, i64 %bitcast_ln10" [./source/kp_502_7.cpp:10]   --->   Operation 137 'dmul' 'mul6' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 11.7>
ST_12 : Operation 138 [4/4] (11.7ns)   --->   "%x_assign = dsub i64 %mul, i64 %mul6" [./source/kp_502_7.cpp:10]   --->   Operation 138 'dsub' 'x_assign' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 11.7>
ST_13 : Operation 139 [3/4] (11.7ns)   --->   "%x_assign = dsub i64 %mul, i64 %mul6" [./source/kp_502_7.cpp:10]   --->   Operation 139 'dsub' 'x_assign' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 11.7>
ST_14 : Operation 140 [2/4] (11.7ns)   --->   "%x_assign = dsub i64 %mul, i64 %mul6" [./source/kp_502_7.cpp:10]   --->   Operation 140 'dsub' 'x_assign' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 11.7>
ST_15 : Operation 141 [1/4] (11.7ns)   --->   "%x_assign = dsub i64 %mul, i64 %mul6" [./source/kp_502_7.cpp:10]   --->   Operation 141 'dsub' 'x_assign' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.48>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%bitcast_ln10_1 = bitcast i64 %x_assign" [./source/kp_502_7.cpp:10]   --->   Operation 142 'bitcast' 'bitcast_ln10_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "%D_addr = getelementptr i64 %D, i64 0, i64 %zext_ln5" [./source/kp_502_7.cpp:10]   --->   Operation 143 'getelementptr' 'D_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 144 [1/1] (1.75ns)   --->   "%store_ln10 = store i64 %bitcast_ln10_1, i3 %D_addr" [./source/kp_502_7.cpp:10]   --->   Operation 144 'store' 'store_ln10' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln10_1, i32 52, i32 62" [./source/kp_502_7.cpp:13]   --->   Operation 145 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i64 %bitcast_ln10_1" [./source/kp_502_7.cpp:13]   --->   Operation 146 'trunc' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 147 [1/1] (1.52ns)   --->   "%icmp_ln13 = icmp_ne  i11 %tmp, i11 2047" [./source/kp_502_7.cpp:13]   --->   Operation 147 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 148 [1/1] (2.34ns)   --->   "%icmp_ln13_1 = icmp_eq  i52 %trunc_ln13, i52 0" [./source/kp_502_7.cpp:13]   --->   Operation 148 'icmp' 'icmp_ln13_1' <Predicate = true> <Delay = 2.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 149 [1/1] (0.80ns)   --->   "%or_ln13 = or i1 %icmp_ln13_1, i1 %icmp_ln13" [./source/kp_502_7.cpp:13]   --->   Operation 149 'or' 'or_ln13' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 150 [2/2] (4.48ns)   --->   "%tmp_1 = fcmp_olt  i64 %x_assign, i64 0" [./source/kp_502_7.cpp:13]   --->   Operation 150 'dcmp' 'tmp_1' <Predicate = true> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%X1_addr = getelementptr i64 %X1, i64 0, i64 %zext_ln5" [./source/kp_502_7.cpp:29]   --->   Operation 151 'getelementptr' 'X1_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 152 [1/1] (0.00ns)   --->   "%X2_addr = getelementptr i64 %X2, i64 0, i64 %zext_ln5" [./source/kp_502_7.cpp:30]   --->   Operation 152 'getelementptr' 'X2_addr' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 11.8>
ST_17 : Operation 153 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/kp_502_7.cpp:5]   --->   Operation 153 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 154 [1/2] (4.48ns)   --->   "%tmp_1 = fcmp_olt  i64 %x_assign, i64 0" [./source/kp_502_7.cpp:13]   --->   Operation 154 'dcmp' 'tmp_1' <Predicate = true> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 155 [1/1] (0.80ns)   --->   "%and_ln13 = and i1 %or_ln13, i1 %tmp_1" [./source/kp_502_7.cpp:13]   --->   Operation 155 'and' 'and_ln13' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %and_ln13, void, void" [./source/kp_502_7.cpp:13]   --->   Operation 156 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 157 [4/4] (11.8ns)   --->   "%mul1 = dmul i64 %temp_A, i64 2" [./source/kp_502_7.cpp:20]   --->   Operation 157 'dmul' 'mul1' <Predicate = (!and_ln13)> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 158 [1/1] (1.75ns)   --->   "%store_ln15 = store i64 9221120237041090560, i3 %X1_addr" [./source/kp_502_7.cpp:15]   --->   Operation 158 'store' 'store_ln15' <Predicate = (and_ln13)> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_17 : Operation 159 [1/1] (1.75ns)   --->   "%store_ln16 = store i64 9221120237041090560, i3 %X2_addr" [./source/kp_502_7.cpp:16]   --->   Operation 159 'store' 'store_ln16' <Predicate = (and_ln13)> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_17 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln17 = br void" [./source/kp_502_7.cpp:17]   --->   Operation 160 'br' 'br_ln17' <Predicate = (and_ln13)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 11.8>
ST_18 : Operation 161 [3/4] (11.8ns)   --->   "%mul1 = dmul i64 %temp_A, i64 2" [./source/kp_502_7.cpp:20]   --->   Operation 161 'dmul' 'mul1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 11.8>
ST_19 : Operation 162 [2/2] (4.48ns)   --->   "%tmp_3 = fcmp_oeq  i64 %x_assign, i64 0" [./source/kp_502_7.cpp:18]   --->   Operation 162 'dcmp' 'tmp_3' <Predicate = true> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 163 [2/4] (11.8ns)   --->   "%mul1 = dmul i64 %temp_A, i64 2" [./source/kp_502_7.cpp:20]   --->   Operation 163 'dmul' 'mul1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 12.5>
ST_20 : Operation 164 [1/2] (4.48ns)   --->   "%tmp_3 = fcmp_oeq  i64 %x_assign, i64 0" [./source/kp_502_7.cpp:18]   --->   Operation 164 'dcmp' 'tmp_3' <Predicate = true> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 165 [1/1] (0.80ns)   --->   "%and_ln18 = and i1 %or_ln13, i1 %tmp_3" [./source/kp_502_7.cpp:18]   --->   Operation 165 'and' 'and_ln18' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 166 [1/1] (0.80ns)   --->   "%xor_ln20 = xor i64 %B_load, i64 9223372036854775808" [./source/kp_502_7.cpp:20]   --->   Operation 166 'xor' 'xor_ln20' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 167 [1/1] (0.00ns)   --->   "%bitcast_ln20_1 = bitcast i64 %xor_ln20" [./source/kp_502_7.cpp:20]   --->   Operation 167 'bitcast' 'bitcast_ln20_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 168 [1/4] (11.8ns)   --->   "%mul1 = dmul i64 %temp_A, i64 2" [./source/kp_502_7.cpp:20]   --->   Operation 168 'dmul' 'mul1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %and_ln18, void, void" [./source/kp_502_7.cpp:18]   --->   Operation 169 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 170 [17/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 170 'dsqrt' 'temp_D' <Predicate = (!and_ln18)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 12.5>
ST_21 : Operation 171 [16/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 171 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 12.5>
ST_22 : Operation 172 [15/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 172 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 12.5>
ST_23 : Operation 173 [14/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 173 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 12.5>
ST_24 : Operation 174 [13/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 174 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 12.5>
ST_25 : Operation 175 [12/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 175 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 12.5>
ST_26 : Operation 176 [11/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 176 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 12.5>
ST_27 : Operation 177 [10/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 177 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 12.5>
ST_28 : Operation 178 [9/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 178 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 12.5>
ST_29 : Operation 179 [8/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 179 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 12.5>
ST_30 : Operation 180 [7/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 180 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 12.5>
ST_31 : Operation 181 [6/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 181 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 31> <Delay = 12.5>
ST_32 : Operation 182 [5/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 182 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 32> <Delay = 12.5>
ST_33 : Operation 183 [4/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 183 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 12.5>
ST_34 : Operation 184 [3/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 184 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 12.5>
ST_35 : Operation 185 [2/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 185 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 35> <Delay = 12.5>
ST_36 : Operation 186 [1/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 186 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 36> <Delay = 11.7>
ST_37 : Operation 187 [4/4] (11.7ns)   --->   "%sub = dsub i64 %bitcast_ln20_1, i64 %temp_D" [./source/kp_502_7.cpp:29]   --->   Operation 187 'dsub' 'sub' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 188 [4/4] (11.7ns)   --->   "%add = dsub i64 %temp_D, i64 %temp_B" [./source/kp_502_7.cpp:30]   --->   Operation 188 'dsub' 'add' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 11.7>
ST_38 : Operation 189 [3/4] (11.7ns)   --->   "%sub = dsub i64 %bitcast_ln20_1, i64 %temp_D" [./source/kp_502_7.cpp:29]   --->   Operation 189 'dsub' 'sub' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 190 [3/4] (11.7ns)   --->   "%add = dsub i64 %temp_D, i64 %temp_B" [./source/kp_502_7.cpp:30]   --->   Operation 190 'dsub' 'add' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 11.7>
ST_39 : Operation 191 [2/4] (11.7ns)   --->   "%sub = dsub i64 %bitcast_ln20_1, i64 %temp_D" [./source/kp_502_7.cpp:29]   --->   Operation 191 'dsub' 'sub' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 192 [2/4] (11.7ns)   --->   "%add = dsub i64 %temp_D, i64 %temp_B" [./source/kp_502_7.cpp:30]   --->   Operation 192 'dsub' 'add' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 11.7>
ST_40 : Operation 193 [1/4] (11.7ns)   --->   "%sub = dsub i64 %bitcast_ln20_1, i64 %temp_D" [./source/kp_502_7.cpp:29]   --->   Operation 193 'dsub' 'sub' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 194 [1/4] (11.7ns)   --->   "%add = dsub i64 %temp_D, i64 %temp_B" [./source/kp_502_7.cpp:30]   --->   Operation 194 'dsub' 'add' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 12.7>
ST_41 : Operation 195 [21/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:29]   --->   Operation 195 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 196 [21/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:30]   --->   Operation 196 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 12.7>
ST_42 : Operation 197 [20/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:29]   --->   Operation 197 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 198 [20/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:30]   --->   Operation 198 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 12.7>
ST_43 : Operation 199 [19/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:29]   --->   Operation 199 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 200 [19/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:30]   --->   Operation 200 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 12.7>
ST_44 : Operation 201 [18/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:29]   --->   Operation 201 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 202 [18/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:30]   --->   Operation 202 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 12.7>
ST_45 : Operation 203 [17/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:29]   --->   Operation 203 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 204 [17/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:30]   --->   Operation 204 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 12.7>
ST_46 : Operation 205 [16/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:29]   --->   Operation 205 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 206 [16/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:30]   --->   Operation 206 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 12.7>
ST_47 : Operation 207 [15/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:29]   --->   Operation 207 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 208 [15/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:30]   --->   Operation 208 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 12.7>
ST_48 : Operation 209 [14/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:29]   --->   Operation 209 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 210 [14/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:30]   --->   Operation 210 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 12.7>
ST_49 : Operation 211 [13/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:29]   --->   Operation 211 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 212 [13/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:30]   --->   Operation 212 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 12.7>
ST_50 : Operation 213 [12/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:29]   --->   Operation 213 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 214 [12/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:30]   --->   Operation 214 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 12.7>
ST_51 : Operation 215 [11/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:29]   --->   Operation 215 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 216 [11/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:30]   --->   Operation 216 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 12.7>
ST_52 : Operation 217 [10/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:29]   --->   Operation 217 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 218 [10/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:30]   --->   Operation 218 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 12.7>
ST_53 : Operation 219 [9/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:29]   --->   Operation 219 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 220 [9/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:30]   --->   Operation 220 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 12.7>
ST_54 : Operation 221 [8/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:29]   --->   Operation 221 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 222 [8/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:30]   --->   Operation 222 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 12.7>
ST_55 : Operation 223 [7/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:29]   --->   Operation 223 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 224 [7/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:30]   --->   Operation 224 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 12.7>
ST_56 : Operation 225 [6/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:29]   --->   Operation 225 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 226 [6/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:30]   --->   Operation 226 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 12.7>
ST_57 : Operation 227 [5/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:29]   --->   Operation 227 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 228 [5/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:30]   --->   Operation 228 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 12.7>
ST_58 : Operation 229 [4/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:29]   --->   Operation 229 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 230 [4/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:30]   --->   Operation 230 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 12.7>
ST_59 : Operation 231 [3/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:29]   --->   Operation 231 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 232 [3/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:30]   --->   Operation 232 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 12.7>
ST_60 : Operation 233 [2/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:29]   --->   Operation 233 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 234 [2/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:30]   --->   Operation 234 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 12.7>
ST_61 : Operation 235 [1/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:29]   --->   Operation 235 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 236 [1/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:30]   --->   Operation 236 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 1.75>
ST_62 : Operation 237 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast i64 %div1" [./source/kp_502_7.cpp:29]   --->   Operation 237 'bitcast' 'bitcast_ln29' <Predicate = (!and_ln13 & !and_ln18)> <Delay = 0.00>
ST_62 : Operation 238 [1/1] (1.75ns)   --->   "%store_ln29 = store i64 %bitcast_ln29, i3 %X1_addr" [./source/kp_502_7.cpp:29]   --->   Operation 238 'store' 'store_ln29' <Predicate = (!and_ln13 & !and_ln18)> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_62 : Operation 239 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast i64 %div2" [./source/kp_502_7.cpp:30]   --->   Operation 239 'bitcast' 'bitcast_ln30' <Predicate = (!and_ln13 & !and_ln18)> <Delay = 0.00>
ST_62 : Operation 240 [1/1] (1.75ns)   --->   "%store_ln30 = store i64 %bitcast_ln30, i3 %X2_addr" [./source/kp_502_7.cpp:30]   --->   Operation 240 'store' 'store_ln30' <Predicate = (!and_ln13 & !and_ln18)> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_62 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln31 = br void" [./source/kp_502_7.cpp:31]   --->   Operation 241 'br' 'br_ln31' <Predicate = (!and_ln13 & !and_ln18)> <Delay = 0.00>
ST_62 : Operation 242 [1/1] (1.32ns)   --->   "%store_ln5 = store i4 %add_ln5, i4 %i" [./source/kp_502_7.cpp:5]   --->   Operation 242 'store' 'store_ln5' <Predicate = true> <Delay = 1.32>
ST_62 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 243 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 63 <SV = 20> <Delay = 12.7>
ST_63 : Operation 244 [21/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln20_1, i64 %mul1" [./source/kp_502_7.cpp:20]   --->   Operation 244 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 21> <Delay = 12.7>
ST_64 : Operation 245 [20/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln20_1, i64 %mul1" [./source/kp_502_7.cpp:20]   --->   Operation 245 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 22> <Delay = 12.7>
ST_65 : Operation 246 [19/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln20_1, i64 %mul1" [./source/kp_502_7.cpp:20]   --->   Operation 246 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 23> <Delay = 12.7>
ST_66 : Operation 247 [18/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln20_1, i64 %mul1" [./source/kp_502_7.cpp:20]   --->   Operation 247 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 24> <Delay = 12.7>
ST_67 : Operation 248 [17/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln20_1, i64 %mul1" [./source/kp_502_7.cpp:20]   --->   Operation 248 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 25> <Delay = 12.7>
ST_68 : Operation 249 [16/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln20_1, i64 %mul1" [./source/kp_502_7.cpp:20]   --->   Operation 249 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 26> <Delay = 12.7>
ST_69 : Operation 250 [15/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln20_1, i64 %mul1" [./source/kp_502_7.cpp:20]   --->   Operation 250 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 27> <Delay = 12.7>
ST_70 : Operation 251 [14/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln20_1, i64 %mul1" [./source/kp_502_7.cpp:20]   --->   Operation 251 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 28> <Delay = 12.7>
ST_71 : Operation 252 [13/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln20_1, i64 %mul1" [./source/kp_502_7.cpp:20]   --->   Operation 252 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 29> <Delay = 12.7>
ST_72 : Operation 253 [12/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln20_1, i64 %mul1" [./source/kp_502_7.cpp:20]   --->   Operation 253 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 30> <Delay = 12.7>
ST_73 : Operation 254 [11/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln20_1, i64 %mul1" [./source/kp_502_7.cpp:20]   --->   Operation 254 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 31> <Delay = 12.7>
ST_74 : Operation 255 [10/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln20_1, i64 %mul1" [./source/kp_502_7.cpp:20]   --->   Operation 255 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 32> <Delay = 12.7>
ST_75 : Operation 256 [9/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln20_1, i64 %mul1" [./source/kp_502_7.cpp:20]   --->   Operation 256 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 33> <Delay = 12.7>
ST_76 : Operation 257 [8/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln20_1, i64 %mul1" [./source/kp_502_7.cpp:20]   --->   Operation 257 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 34> <Delay = 12.7>
ST_77 : Operation 258 [7/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln20_1, i64 %mul1" [./source/kp_502_7.cpp:20]   --->   Operation 258 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 35> <Delay = 12.7>
ST_78 : Operation 259 [6/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln20_1, i64 %mul1" [./source/kp_502_7.cpp:20]   --->   Operation 259 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 36> <Delay = 12.7>
ST_79 : Operation 260 [5/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln20_1, i64 %mul1" [./source/kp_502_7.cpp:20]   --->   Operation 260 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 37> <Delay = 12.7>
ST_80 : Operation 261 [4/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln20_1, i64 %mul1" [./source/kp_502_7.cpp:20]   --->   Operation 261 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 38> <Delay = 12.7>
ST_81 : Operation 262 [3/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln20_1, i64 %mul1" [./source/kp_502_7.cpp:20]   --->   Operation 262 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 39> <Delay = 12.7>
ST_82 : Operation 263 [2/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln20_1, i64 %mul1" [./source/kp_502_7.cpp:20]   --->   Operation 263 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 40> <Delay = 12.7>
ST_83 : Operation 264 [1/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln20_1, i64 %mul1" [./source/kp_502_7.cpp:20]   --->   Operation 264 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 41> <Delay = 1.75>
ST_84 : Operation 265 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast i64 %div" [./source/kp_502_7.cpp:20]   --->   Operation 265 'bitcast' 'bitcast_ln20' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 266 [1/1] (1.75ns)   --->   "%store_ln20 = store i64 %bitcast_ln20, i3 %X1_addr" [./source/kp_502_7.cpp:20]   --->   Operation 266 'store' 'store_ln20' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_84 : Operation 267 [1/1] (1.75ns)   --->   "%store_ln21 = store i64 %bitcast_ln20, i3 %X2_addr" [./source/kp_502_7.cpp:21]   --->   Operation 267 'store' 'store_ln21' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_84 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln22 = br void" [./source/kp_502_7.cpp:22]   --->   Operation 268 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 14ns, clock uncertainty: 1ns.

 <State 1>: 1.32ns
The critical path consists of the following:
	'alloca' operation ('i') [7]  (0 ns)
	'store' operation ('store_ln5', ./source/kp_502_7.cpp:5) of constant 0 on local variable 'i' [27]  (1.32 ns)

 <State 2>: 1.75ns
The critical path consists of the following:
	'load' operation ('i', ./source/kp_502_7.cpp:5) on local variable 'i' [30]  (0 ns)
	'getelementptr' operation ('A_addr', ./source/kp_502_7.cpp:7) [41]  (0 ns)
	'load' operation ('A_load', ./source/kp_502_7.cpp:7) on array 'A' [42]  (1.75 ns)

 <State 3>: 1.75ns
The critical path consists of the following:
	'load' operation ('A_load', ./source/kp_502_7.cpp:7) on array 'A' [42]  (1.75 ns)

 <State 4>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul3', ./source/kp_502_7.cpp:10) [45]  (11.8 ns)

 <State 5>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul3', ./source/kp_502_7.cpp:10) [45]  (11.8 ns)

 <State 6>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul3', ./source/kp_502_7.cpp:10) [45]  (11.8 ns)

 <State 7>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul3', ./source/kp_502_7.cpp:10) [45]  (11.8 ns)

 <State 8>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul', ./source/kp_502_7.cpp:10) [44]  (11.8 ns)

 <State 9>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul', ./source/kp_502_7.cpp:10) [44]  (11.8 ns)

 <State 10>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul', ./source/kp_502_7.cpp:10) [44]  (11.8 ns)

 <State 11>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul', ./source/kp_502_7.cpp:10) [44]  (11.8 ns)

 <State 12>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('x', ./source/kp_502_7.cpp:10) [50]  (11.8 ns)

 <State 13>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('x', ./source/kp_502_7.cpp:10) [50]  (11.8 ns)

 <State 14>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('x', ./source/kp_502_7.cpp:10) [50]  (11.8 ns)

 <State 15>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('x', ./source/kp_502_7.cpp:10) [50]  (11.8 ns)

 <State 16>: 4.48ns
The critical path consists of the following:
	'dcmp' operation ('tmp_1', ./source/kp_502_7.cpp:13) [59]  (4.48 ns)

 <State 17>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul1', ./source/kp_502_7.cpp:20) [69]  (11.8 ns)

 <State 18>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul1', ./source/kp_502_7.cpp:20) [69]  (11.8 ns)

 <State 19>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul1', ./source/kp_502_7.cpp:20) [69]  (11.8 ns)

 <State 20>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [72]  (12.5 ns)

 <State 21>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [72]  (12.5 ns)

 <State 22>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [72]  (12.5 ns)

 <State 23>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [72]  (12.5 ns)

 <State 24>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [72]  (12.5 ns)

 <State 25>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [72]  (12.5 ns)

 <State 26>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [72]  (12.5 ns)

 <State 27>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [72]  (12.5 ns)

 <State 28>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [72]  (12.5 ns)

 <State 29>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [72]  (12.5 ns)

 <State 30>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [72]  (12.5 ns)

 <State 31>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [72]  (12.5 ns)

 <State 32>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [72]  (12.5 ns)

 <State 33>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [72]  (12.5 ns)

 <State 34>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [72]  (12.5 ns)

 <State 35>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [72]  (12.5 ns)

 <State 36>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [72]  (12.5 ns)

 <State 37>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('sub', ./source/kp_502_7.cpp:29) [73]  (11.8 ns)

 <State 38>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('sub', ./source/kp_502_7.cpp:29) [73]  (11.8 ns)

 <State 39>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('sub', ./source/kp_502_7.cpp:29) [73]  (11.8 ns)

 <State 40>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('sub', ./source/kp_502_7.cpp:29) [73]  (11.8 ns)

 <State 41>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:29) [74]  (12.8 ns)

 <State 42>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:29) [74]  (12.8 ns)

 <State 43>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:29) [74]  (12.8 ns)

 <State 44>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:29) [74]  (12.8 ns)

 <State 45>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:29) [74]  (12.8 ns)

 <State 46>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:29) [74]  (12.8 ns)

 <State 47>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:29) [74]  (12.8 ns)

 <State 48>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:29) [74]  (12.8 ns)

 <State 49>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:29) [74]  (12.8 ns)

 <State 50>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:29) [74]  (12.8 ns)

 <State 51>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:29) [74]  (12.8 ns)

 <State 52>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:29) [74]  (12.8 ns)

 <State 53>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:29) [74]  (12.8 ns)

 <State 54>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:29) [74]  (12.8 ns)

 <State 55>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:29) [74]  (12.8 ns)

 <State 56>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:29) [74]  (12.8 ns)

 <State 57>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:29) [74]  (12.8 ns)

 <State 58>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:29) [74]  (12.8 ns)

 <State 59>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:29) [74]  (12.8 ns)

 <State 60>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:29) [74]  (12.8 ns)

 <State 61>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:29) [74]  (12.8 ns)

 <State 62>: 1.75ns
The critical path consists of the following:
	'store' operation ('store_ln29', ./source/kp_502_7.cpp:29) of variable 'bitcast_ln29', ./source/kp_502_7.cpp:29 on array 'X1' [76]  (1.75 ns)

 <State 63>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:20) [83]  (12.8 ns)

 <State 64>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:20) [83]  (12.8 ns)

 <State 65>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:20) [83]  (12.8 ns)

 <State 66>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:20) [83]  (12.8 ns)

 <State 67>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:20) [83]  (12.8 ns)

 <State 68>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:20) [83]  (12.8 ns)

 <State 69>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:20) [83]  (12.8 ns)

 <State 70>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:20) [83]  (12.8 ns)

 <State 71>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:20) [83]  (12.8 ns)

 <State 72>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:20) [83]  (12.8 ns)

 <State 73>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:20) [83]  (12.8 ns)

 <State 74>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:20) [83]  (12.8 ns)

 <State 75>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:20) [83]  (12.8 ns)

 <State 76>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:20) [83]  (12.8 ns)

 <State 77>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:20) [83]  (12.8 ns)

 <State 78>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:20) [83]  (12.8 ns)

 <State 79>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:20) [83]  (12.8 ns)

 <State 80>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:20) [83]  (12.8 ns)

 <State 81>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:20) [83]  (12.8 ns)

 <State 82>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:20) [83]  (12.8 ns)

 <State 83>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:20) [83]  (12.8 ns)

 <State 84>: 1.75ns
The critical path consists of the following:
	'store' operation ('store_ln20', ./source/kp_502_7.cpp:20) of variable 'bitcast_ln20', ./source/kp_502_7.cpp:20 on array 'X1' [85]  (1.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
