// Seed: 1109791175
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  logic [7:0] id_3;
  wire id_4, id_5;
  assign module_1.id_5 = 0;
  assign id_3[1'b0] = id_4;
  assign id_3 = !id_1;
  wire id_6, id_7;
endmodule
module module_1;
  wire id_1, id_2;
  id_3(
      .id_0(1), .id_1(1), .id_2(1 - id_2), .id_3(id_1)
  );
  wire id_4;
  wand id_5, id_6, id_7;
  supply0 id_8, id_9 = id_2, id_10, id_11;
  module_0 modCall_1 (
      id_2,
      id_7
  );
  wire id_12, id_13, id_14;
  assign id_6 = id_10;
  parameter id_15 = -1;
endmodule
