# //  ModelSim SE-64 2021.3 Jul 13 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do RCA1.do
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:06:25 on Sep 19,2024
# vlog -reportprogress 300 RCA1.sv full_adder1.sv RCA1_tb.sv 
# -- Compiling module RCA1
# -- Compiling module full_adder1
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 10:06:25 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb 
# Start time: 10:06:25 on Sep 19,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.RCA1(fast)
# Loading work.full_adder1(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cout'. The port definition is at: RCA1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut File: RCA1_tb.sv Line: 13
# .main_pane.list.interior.cs.body
# .main_pane.wave.interior.cs.body.pw.wf
# ** Note: $finish    : RCA1_tb.sv(23)
#    Time: 1760 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at RCA1_tb.sv line 23
# End time: 10:06:44 on Sep 19,2024, Elapsed time: 0:00:19
# Errors: 0, Warnings: 1
