#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Dec  3 10:50:34 2021
# Process ID: 42932
# Current directory: C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19208 C:\Users\hkarp\Documents\Final Projects Fall 2021\DSD Final Project\ARM_MultiCycle\ARM_MultiCycle.xpr
# Log file: C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/vivado.log
# Journal file: C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle'
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1120.359 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_ARM_SC'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_ARM_SC' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Test_ARM_SC_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Memory'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
"xelab -wto 167e37989bfe4b95ad4a8635a08f140e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_ARM_SC_behav xil_defaultlib.Test_ARM_SC -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 167e37989bfe4b95ad4a8635a08f140e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_ARM_SC_behav xil_defaultlib.Test_ARM_SC -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2551] failed to open VHDL file '../../program.txt' in mode 'r' [C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.srcs/sources_1/new/Memory.vhd:56]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_arm_sc in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_ARM_SC'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_ARM_SC' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Test_ARM_SC_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Memory'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
"xelab -wto 167e37989bfe4b95ad4a8635a08f140e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_ARM_SC_behav xil_defaultlib.Test_ARM_SC -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 167e37989bfe4b95ad4a8635a08f140e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_ARM_SC_behav xil_defaultlib.Test_ARM_SC -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_ARM_SC_behav -key {Behavioral:sim_1:Functional:Test_ARM_SC} -tclbatch {Test_ARM_SC.tcl} -view {{C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/Test_ARM_SC_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/Test_ARM_SC_behav.wcfg}
source Test_ARM_SC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_ARM_SC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1120.359 ; gain = 0.000
run 11 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 11 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_ARM_SC'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_ARM_SC' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Test_ARM_SC_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.srcs/sources_1/imports/Imported files/ARM_SC_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Decoder'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
"xelab -wto 167e37989bfe4b95ad4a8635a08f140e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_ARM_SC_behav xil_defaultlib.Test_ARM_SC -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 167e37989bfe4b95ad4a8635a08f140e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_ARM_SC_behav xil_defaultlib.Test_ARM_SC -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Cond_Logic [cond_logic_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_File [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.Memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.ARM [arm_default]
Compiling architecture behavioral of entity xil_defaultlib.test_arm_sc
Built simulation snapshot Test_ARM_SC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_ARM_SC_behav -key {Behavioral:sim_1:Functional:Test_ARM_SC} -tclbatch {Test_ARM_SC.tcl} -view {{C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/Test_ARM_SC_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/Test_ARM_SC_behav.wcfg}
source Test_ARM_SC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_ARM_SC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1559.180 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_ARM_SC'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_ARM_SC' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Test_ARM_SC_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.srcs/sources_1/imports/Imported files/ARM_SC_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Decoder'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
"xelab -wto 167e37989bfe4b95ad4a8635a08f140e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_ARM_SC_behav xil_defaultlib.Test_ARM_SC -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 167e37989bfe4b95ad4a8635a08f140e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_ARM_SC_behav xil_defaultlib.Test_ARM_SC -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Cond_Logic [cond_logic_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_File [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.Memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.ARM [arm_default]
Compiling architecture behavioral of entity xil_defaultlib.test_arm_sc
Built simulation snapshot Test_ARM_SC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_ARM_SC_behav -key {Behavioral:sim_1:Functional:Test_ARM_SC} -tclbatch {Test_ARM_SC.tcl} -view {{C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/Test_ARM_SC_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/Test_ARM_SC_behav.wcfg}
source Test_ARM_SC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_ARM_SC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1559.180 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 11 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_ARM_SC'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_ARM_SC' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Test_ARM_SC_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.srcs/sources_1/imports/Imported files/ARM_SC_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
"xelab -wto 167e37989bfe4b95ad4a8635a08f140e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_ARM_SC_behav xil_defaultlib.Test_ARM_SC -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 167e37989bfe4b95ad4a8635a08f140e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_ARM_SC_behav xil_defaultlib.Test_ARM_SC -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <ALUSrc> does not exist in entity <controller>.  Please compare the definition of block <controller> to its component declaration and its instantion to detect the mismatch. [C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.srcs/sources_1/imports/Imported files/ARM_SC.vhd:45]
ERROR: [VRFC 10-718] formal port <MemtoReg> does not exist in entity <controller>.  Please compare the definition of block <controller> to its component declaration and its instantion to detect the mismatch. [C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.srcs/sources_1/imports/Imported files/ARM_SC.vhd:48]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_arm_sc in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_ARM_SC'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_ARM_SC' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Test_ARM_SC_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.srcs/sources_1/imports/Imported files/ARM_SC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ARM'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
"xelab -wto 167e37989bfe4b95ad4a8635a08f140e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_ARM_SC_behav xil_defaultlib.Test_ARM_SC -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 167e37989bfe4b95ad4a8635a08f140e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_ARM_SC_behav xil_defaultlib.Test_ARM_SC -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <ALUSrc> does not exist in entity <controller>.  Please compare the definition of block <controller> to its component declaration and its instantion to detect the mismatch. [C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.srcs/sources_1/imports/Imported files/ARM_SC.vhd:45]
ERROR: [VRFC 10-718] formal port <MemtoReg> does not exist in entity <controller>.  Please compare the definition of block <controller> to its component declaration and its instantion to detect the mismatch. [C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.srcs/sources_1/imports/Imported files/ARM_SC.vhd:48]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_arm_sc in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_ARM_SC'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_ARM_SC' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Test_ARM_SC_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.srcs/sources_1/imports/Imported files/ARM_SC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ARM'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
"xelab -wto 167e37989bfe4b95ad4a8635a08f140e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_ARM_SC_behav xil_defaultlib.Test_ARM_SC -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 167e37989bfe4b95ad4a8635a08f140e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_ARM_SC_behav xil_defaultlib.Test_ARM_SC -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Cond_Logic [cond_logic_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_File [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.Memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.ARM [arm_default]
Compiling architecture behavioral of entity xil_defaultlib.test_arm_sc
Built simulation snapshot Test_ARM_SC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_ARM_SC_behav -key {Behavioral:sim_1:Functional:Test_ARM_SC} -tclbatch {Test_ARM_SC.tcl} -view {{C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/Test_ARM_SC_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/Test_ARM_SC_behav.wcfg}
WARNING: Simulation object /Test_ARM_SC/uut/i_controller/ALUSrc was not found in the design.
WARNING: Simulation object /Test_ARM_SC/uut/i_controller/MemtoReg was not found in the design.
source Test_ARM_SC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_ARM_SC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1815.543 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 11 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_ARM_SC'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_ARM_SC' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Test_ARM_SC_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.srcs/sources_1/imports/Imported files/ARM_SC_Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
"xelab -wto 167e37989bfe4b95ad4a8635a08f140e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_ARM_SC_behav xil_defaultlib.Test_ARM_SC -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 167e37989bfe4b95ad4a8635a08f140e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_ARM_SC_behav xil_defaultlib.Test_ARM_SC -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Cond_Logic [cond_logic_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_File [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.Memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.ARM [arm_default]
Compiling architecture behavioral of entity xil_defaultlib.test_arm_sc
Built simulation snapshot Test_ARM_SC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_ARM_SC_behav -key {Behavioral:sim_1:Functional:Test_ARM_SC} -tclbatch {Test_ARM_SC.tcl} -view {{C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/Test_ARM_SC_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/Test_ARM_SC_behav.wcfg}
WARNING: Simulation object /Test_ARM_SC/uut/i_controller/ALUSrc was not found in the design.
WARNING: Simulation object /Test_ARM_SC/uut/i_controller/MemtoReg was not found in the design.
WARNING: Simulation object /Test_ARM_SC/uut/i_datapath/PCmux was not found in the design.
WARNING: Simulation object /Test_ARM_SC/uut/i_datapath/PCplus4 was not found in the design.
WARNING: Simulation object /Test_ARM_SC/uut/i_datapath/PCplus8 was not found in the design.
source Test_ARM_SC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_ARM_SC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1815.543 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 11 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_ARM_SC'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_ARM_SC' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Test_ARM_SC_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
"xelab -wto 167e37989bfe4b95ad4a8635a08f140e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_ARM_SC_behav xil_defaultlib.Test_ARM_SC -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 167e37989bfe4b95ad4a8635a08f140e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_ARM_SC_behav xil_defaultlib.Test_ARM_SC -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_ARM_SC_behav -key {Behavioral:sim_1:Functional:Test_ARM_SC} -tclbatch {Test_ARM_SC.tcl} -view {{C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/Test_ARM_SC_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/Test_ARM_SC_behav.wcfg}
WARNING: Simulation object /Test_ARM_SC/uut/i_controller/ALUSrc was not found in the design.
WARNING: Simulation object /Test_ARM_SC/uut/i_controller/MemtoReg was not found in the design.
WARNING: Simulation object /Test_ARM_SC/uut/i_datapath/PCmux was not found in the design.
WARNING: Simulation object /Test_ARM_SC/uut/i_datapath/PCplus4 was not found in the design.
WARNING: Simulation object /Test_ARM_SC/uut/i_datapath/PCplus8 was not found in the design.
source Test_ARM_SC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_ARM_SC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1815.543 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 11 us
save_wave_config {C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/Test_ARM_SC_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Test_ARM_SC'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_ARM_SC' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Test_ARM_SC_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.srcs/sources_1/imports/Imported files/ARM_SC_Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Test_ARM_SC'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
"xelab -wto 167e37989bfe4b95ad4a8635a08f140e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_ARM_SC_behav xil_defaultlib.Test_ARM_SC -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 167e37989bfe4b95ad4a8635a08f140e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_ARM_SC_behav xil_defaultlib.Test_ARM_SC -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Cond_Logic [cond_logic_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_File [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.Memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.ARM [arm_default]
Compiling architecture behavioral of entity xil_defaultlib.test_arm_sc
Built simulation snapshot Test_ARM_SC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1815.543 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 11 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 11 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Test_ARM_SC'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_ARM_SC' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Test_ARM_SC_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.srcs/sources_1/imports/Imported files/ARM_SC_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Decoder'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Test_ARM_SC'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
"xelab -wto 167e37989bfe4b95ad4a8635a08f140e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_ARM_SC_behav xil_defaultlib.Test_ARM_SC -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 167e37989bfe4b95ad4a8635a08f140e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_ARM_SC_behav xil_defaultlib.Test_ARM_SC -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Cond_Logic [cond_logic_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_File [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.Memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.ARM [arm_default]
Compiling architecture behavioral of entity xil_defaultlib.test_arm_sc
Built simulation snapshot Test_ARM_SC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1815.543 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Test_ARM_SC'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_ARM_SC' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Test_ARM_SC_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.srcs/sources_1/imports/Imported files/ARM_SC_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Decoder'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Test_ARM_SC'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
"xelab -wto 167e37989bfe4b95ad4a8635a08f140e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_ARM_SC_behav xil_defaultlib.Test_ARM_SC -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 167e37989bfe4b95ad4a8635a08f140e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_ARM_SC_behav xil_defaultlib.Test_ARM_SC -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Cond_Logic [cond_logic_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_File [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.Memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.ARM [arm_default]
Compiling architecture behavioral of entity xil_defaultlib.test_arm_sc
Built simulation snapshot Test_ARM_SC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1815.543 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
save_wave_config {C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/Test_ARM_SC_behav.wcfg}
save_wave_config {C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/Test_ARM_SC_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 us
archive_project {C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/Milestone 2/ARM_MultiCycle.xpr.zip} -temp_dir {C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/.Xil/Vivado-42932-Harrys-RazerPC} -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/.Xil/Vivado-42932-Harrys-RazerPC' for archiving project
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle'
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/ARM_MultiCycle.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/hkarp/Documents/Final Projects Fall 2021/DSD Final Project/ARM_MultiCycle/.Xil/Vivado-42932-Harrys-RazerPC/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
