ARM GAS  /tmp/ccOxFVmj.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Core/Src/main.c"
  19              		.section	.text.MPU_Config,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MPU_Config:
  26              	.LFB147:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****  ******************************************************************************
   4:Core/Src/main.c ****  * @file           : main.c
   5:Core/Src/main.c ****  * @brief          : Main program body
   6:Core/Src/main.c ****  ******************************************************************************
   7:Core/Src/main.c ****  * @attention
   8:Core/Src/main.c ****  *
   9:Core/Src/main.c ****  * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****  * All rights reserved.
  11:Core/Src/main.c ****  *
  12:Core/Src/main.c ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****  * in the root directory of this software component.
  14:Core/Src/main.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****  *
  16:Core/Src/main.c ****  ******************************************************************************
  17:Core/Src/main.c ****  */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "can.h"
  22:Core/Src/main.c **** #include "eth.h"
  23:Core/Src/main.c **** #include "gpio.h"
  24:Core/Src/main.c **** #include "stdio.h"
  25:Core/Src/main.c **** #include "usart.h"
  26:Core/Src/main.c **** #include "usb_otg.h"
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END Includes */
  32:Core/Src/main.c **** 
ARM GAS  /tmp/ccOxFVmj.s 			page 2


  33:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* USER CODE END PTD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PD */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* USER CODE END PD */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  44:Core/Src/main.c **** /* USER CODE BEGIN PM */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE END PM */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* USER CODE BEGIN PV */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* USER CODE END PV */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  55:Core/Src/main.c **** void SystemClock_Config(void);
  56:Core/Src/main.c **** static void MPU_Config(void);
  57:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  58:Core/Src/main.c **** #define PRINTF2UART3 int __io_putchar(int data)
  59:Core/Src/main.c **** /* USER CODE END PFP */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  62:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* USER CODE END 0 */
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** /**
  67:Core/Src/main.c ****  * @brief  The application entry point.
  68:Core/Src/main.c ****  * @retval int
  69:Core/Src/main.c ****  */
  70:Core/Src/main.c **** int main(void) {
  71:Core/Src/main.c **** 
  72:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****   /* USER CODE END 1 */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* MPU Configuration--------------------------------------------------------*/
  77:Core/Src/main.c ****   MPU_Config();
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick.
  82:Core/Src/main.c ****    */
  83:Core/Src/main.c ****   HAL_Init();
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* USER CODE END Init */
  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****   /* Configure the system clock */
ARM GAS  /tmp/ccOxFVmj.s 			page 3


  90:Core/Src/main.c ****   SystemClock_Config();
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* USER CODE END SysInit */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* Initialize all configured peripherals */
  97:Core/Src/main.c ****   MX_GPIO_Init();
  98:Core/Src/main.c ****   MX_ETH_Init();
  99:Core/Src/main.c ****   MX_USART3_UART_Init();
 100:Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 101:Core/Src/main.c ****   MX_CAN1_Init();
 102:Core/Src/main.c ****   CAN_Init_Interrupts();
 103:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****   /* USER CODE END 2 */
 106:Core/Src/main.c **** 
 107:Core/Src/main.c ****   /* Infinite loop */
 108:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 109:Core/Src/main.c ****   while (1) {
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****     /* USER CODE END WHILE */
 112:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 113:Core/Src/main.c ****   }
 114:Core/Src/main.c ****   /* USER CODE END 3 */
 115:Core/Src/main.c **** }
 116:Core/Src/main.c **** 
 117:Core/Src/main.c **** /**
 118:Core/Src/main.c ****  * @brief System Clock Configuration
 119:Core/Src/main.c ****  * @retval None
 120:Core/Src/main.c ****  */
 121:Core/Src/main.c **** void SystemClock_Config(void) {
 122:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 123:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 124:Core/Src/main.c **** 
 125:Core/Src/main.c ****   /** Configure LSE Drive Capability
 126:Core/Src/main.c ****    */
 127:Core/Src/main.c ****   HAL_PWR_EnableBkUpAccess();
 128:Core/Src/main.c **** 
 129:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 130:Core/Src/main.c ****    */
 131:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 132:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 133:Core/Src/main.c **** 
 134:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 135:Core/Src/main.c ****    * in the RCC_OscInitTypeDef structure.
 136:Core/Src/main.c ****    */
 137:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 138:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 96;
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 145:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 146:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
ARM GAS  /tmp/ccOxFVmj.s 			page 4


 147:Core/Src/main.c ****     Error_Handler();
 148:Core/Src/main.c ****   }
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****   /** Activate the Over-Drive mode
 151:Core/Src/main.c ****    */
 152:Core/Src/main.c ****   if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
 153:Core/Src/main.c ****     Error_Handler();
 154:Core/Src/main.c ****   }
 155:Core/Src/main.c **** 
 156:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 157:Core/Src/main.c ****    */
 158:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 159:Core/Src/main.c ****                                 RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 160:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 161:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 162:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 163:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 164:Core/Src/main.c **** 
 165:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK) {
 166:Core/Src/main.c ****     Error_Handler();
 167:Core/Src/main.c ****   }
 168:Core/Src/main.c **** }
 169:Core/Src/main.c **** 
 170:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 171:Core/Src/main.c **** PRINTF2UART3 {
 172:Core/Src/main.c ****   HAL_UART_Transmit(&huart3, (uint8_t *)&data, 1, HAL_MAX_DELAY);
 173:Core/Src/main.c ****   return data;
 174:Core/Src/main.c **** }
 175:Core/Src/main.c **** /* USER CODE END 4 */
 176:Core/Src/main.c **** 
 177:Core/Src/main.c **** /* MPU Configuration */
 178:Core/Src/main.c **** 
 179:Core/Src/main.c **** void MPU_Config(void) {
  27              		.loc 1 179 23 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 16
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 10B5     		push	{r4, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 4, -8
  35              		.cfi_offset 14, -4
  36 0002 84B0     		sub	sp, sp, #16
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 24
 180:Core/Src/main.c ****   MPU_Region_InitTypeDef MPU_InitStruct = {0};
  39              		.loc 1 180 3 view .LVU1
  40              		.loc 1 180 26 is_stmt 0 view .LVU2
  41 0004 0024     		movs	r4, #0
  42 0006 0094     		str	r4, [sp]
  43 0008 0194     		str	r4, [sp, #4]
  44 000a 0294     		str	r4, [sp, #8]
  45 000c 0394     		str	r4, [sp, #12]
 181:Core/Src/main.c **** 
 182:Core/Src/main.c ****   /* Disables the MPU */
 183:Core/Src/main.c ****   HAL_MPU_Disable();
  46              		.loc 1 183 3 is_stmt 1 view .LVU3
ARM GAS  /tmp/ccOxFVmj.s 			page 5


  47 000e FFF7FEFF 		bl	HAL_MPU_Disable
  48              	.LVL0:
 184:Core/Src/main.c **** 
 185:Core/Src/main.c ****   /** Initializes and configures the Region and the memory to be protected
 186:Core/Src/main.c ****    */
 187:Core/Src/main.c ****   MPU_InitStruct.Enable = MPU_REGION_ENABLE;
  49              		.loc 1 187 3 view .LVU4
  50              		.loc 1 187 25 is_stmt 0 view .LVU5
  51 0012 0123     		movs	r3, #1
  52 0014 8DF80030 		strb	r3, [sp]
 188:Core/Src/main.c ****   MPU_InitStruct.Number = MPU_REGION_NUMBER0;
  53              		.loc 1 188 3 is_stmt 1 view .LVU6
  54              		.loc 1 188 25 is_stmt 0 view .LVU7
  55 0018 8DF80140 		strb	r4, [sp, #1]
 189:Core/Src/main.c ****   MPU_InitStruct.BaseAddress = 0x0;
  56              		.loc 1 189 3 is_stmt 1 view .LVU8
  57              		.loc 1 189 30 is_stmt 0 view .LVU9
  58 001c 0194     		str	r4, [sp, #4]
 190:Core/Src/main.c ****   MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
  59              		.loc 1 190 3 is_stmt 1 view .LVU10
  60              		.loc 1 190 23 is_stmt 0 view .LVU11
  61 001e 1F22     		movs	r2, #31
  62 0020 8DF80820 		strb	r2, [sp, #8]
 191:Core/Src/main.c ****   MPU_InitStruct.SubRegionDisable = 0x87;
  63              		.loc 1 191 3 is_stmt 1 view .LVU12
  64              		.loc 1 191 35 is_stmt 0 view .LVU13
  65 0024 8722     		movs	r2, #135
  66 0026 8DF80920 		strb	r2, [sp, #9]
 192:Core/Src/main.c ****   MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
  67              		.loc 1 192 3 is_stmt 1 view .LVU14
  68              		.loc 1 192 31 is_stmt 0 view .LVU15
  69 002a 8DF80A40 		strb	r4, [sp, #10]
 193:Core/Src/main.c ****   MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
  70              		.loc 1 193 3 is_stmt 1 view .LVU16
  71              		.loc 1 193 35 is_stmt 0 view .LVU17
  72 002e 8DF80B40 		strb	r4, [sp, #11]
 194:Core/Src/main.c ****   MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
  73              		.loc 1 194 3 is_stmt 1 view .LVU18
  74              		.loc 1 194 30 is_stmt 0 view .LVU19
  75 0032 8DF80C30 		strb	r3, [sp, #12]
 195:Core/Src/main.c ****   MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
  76              		.loc 1 195 3 is_stmt 1 view .LVU20
  77              		.loc 1 195 30 is_stmt 0 view .LVU21
  78 0036 8DF80D30 		strb	r3, [sp, #13]
 196:Core/Src/main.c ****   MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
  79              		.loc 1 196 3 is_stmt 1 view .LVU22
  80              		.loc 1 196 30 is_stmt 0 view .LVU23
  81 003a 8DF80E40 		strb	r4, [sp, #14]
 197:Core/Src/main.c ****   MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
  82              		.loc 1 197 3 is_stmt 1 view .LVU24
  83              		.loc 1 197 31 is_stmt 0 view .LVU25
  84 003e 8DF80F40 		strb	r4, [sp, #15]
 198:Core/Src/main.c **** 
 199:Core/Src/main.c ****   HAL_MPU_ConfigRegion(&MPU_InitStruct);
  85              		.loc 1 199 3 is_stmt 1 view .LVU26
  86 0042 6846     		mov	r0, sp
  87 0044 FFF7FEFF 		bl	HAL_MPU_ConfigRegion
ARM GAS  /tmp/ccOxFVmj.s 			page 6


  88              	.LVL1:
 200:Core/Src/main.c ****   /* Enables the MPU */
 201:Core/Src/main.c ****   HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
  89              		.loc 1 201 3 view .LVU27
  90 0048 0420     		movs	r0, #4
  91 004a FFF7FEFF 		bl	HAL_MPU_Enable
  92              	.LVL2:
 202:Core/Src/main.c **** }
  93              		.loc 1 202 1 is_stmt 0 view .LVU28
  94 004e 04B0     		add	sp, sp, #16
  95              	.LCFI2:
  96              		.cfi_def_cfa_offset 8
  97              		@ sp needed
  98 0050 10BD     		pop	{r4, pc}
  99              		.cfi_endproc
 100              	.LFE147:
 102              		.section	.text.__io_putchar,"ax",%progbits
 103              		.align	1
 104              		.global	__io_putchar
 105              		.syntax unified
 106              		.thumb
 107              		.thumb_func
 109              	__io_putchar:
 110              	.LVL3:
 111              	.LFB146:
 171:Core/Src/main.c ****   HAL_UART_Transmit(&huart3, (uint8_t *)&data, 1, HAL_MAX_DELAY);
 112              		.loc 1 171 14 is_stmt 1 view -0
 113              		.cfi_startproc
 114              		@ args = 0, pretend = 0, frame = 8
 115              		@ frame_needed = 0, uses_anonymous_args = 0
 171:Core/Src/main.c ****   HAL_UART_Transmit(&huart3, (uint8_t *)&data, 1, HAL_MAX_DELAY);
 116              		.loc 1 171 14 is_stmt 0 view .LVU30
 117 0000 00B5     		push	{lr}
 118              	.LCFI3:
 119              		.cfi_def_cfa_offset 4
 120              		.cfi_offset 14, -4
 121 0002 83B0     		sub	sp, sp, #12
 122              	.LCFI4:
 123              		.cfi_def_cfa_offset 16
 124 0004 0190     		str	r0, [sp, #4]
 172:Core/Src/main.c ****   return data;
 125              		.loc 1 172 3 is_stmt 1 view .LVU31
 126 0006 4FF0FF33 		mov	r3, #-1
 127 000a 0122     		movs	r2, #1
 128 000c 01A9     		add	r1, sp, #4
 129 000e 0348     		ldr	r0, .L5
 130              	.LVL4:
 172:Core/Src/main.c ****   return data;
 131              		.loc 1 172 3 is_stmt 0 view .LVU32
 132 0010 FFF7FEFF 		bl	HAL_UART_Transmit
 133              	.LVL5:
 173:Core/Src/main.c **** }
 134              		.loc 1 173 3 is_stmt 1 view .LVU33
 174:Core/Src/main.c **** /* USER CODE END 4 */
 135              		.loc 1 174 1 is_stmt 0 view .LVU34
 136 0014 0198     		ldr	r0, [sp, #4]
 137 0016 03B0     		add	sp, sp, #12
ARM GAS  /tmp/ccOxFVmj.s 			page 7


 138              	.LCFI5:
 139              		.cfi_def_cfa_offset 4
 140              		@ sp needed
 141 0018 5DF804FB 		ldr	pc, [sp], #4
 142              	.L6:
 143              		.align	2
 144              	.L5:
 145 001c 00000000 		.word	huart3
 146              		.cfi_endproc
 147              	.LFE146:
 149              		.section	.text.Error_Handler,"ax",%progbits
 150              		.align	1
 151              		.global	Error_Handler
 152              		.syntax unified
 153              		.thumb
 154              		.thumb_func
 156              	Error_Handler:
 157              	.LFB148:
 203:Core/Src/main.c **** 
 204:Core/Src/main.c **** /**
 205:Core/Src/main.c ****  * @brief  This function is executed in case of error occurrence.
 206:Core/Src/main.c ****  * @retval None
 207:Core/Src/main.c ****  */
 208:Core/Src/main.c **** void Error_Handler(void) {
 158              		.loc 1 208 26 is_stmt 1 view -0
 159              		.cfi_startproc
 160              		@ Volatile: function does not return.
 161              		@ args = 0, pretend = 0, frame = 0
 162              		@ frame_needed = 0, uses_anonymous_args = 0
 163              		@ link register save eliminated.
 209:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 210:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 211:Core/Src/main.c ****   __disable_irq();
 164              		.loc 1 211 3 view .LVU36
 165              	.LBB4:
 166              	.LBI4:
 167              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
ARM GAS  /tmp/ccOxFVmj.s 			page 8


  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccOxFVmj.s 			page 9


  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccOxFVmj.s 			page 10


 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 168              		.loc 2 140 27 view .LVU37
 169              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 170              		.loc 2 142 3 view .LVU38
 171              		.syntax unified
 172              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 173 0000 72B6     		cpsid i
 174              	@ 0 "" 2
 175              		.thumb
 176              		.syntax unified
 177              	.L8:
 178              	.LBE5:
 179              	.LBE4:
 212:Core/Src/main.c ****   while (1) {
 180              		.loc 1 212 3 view .LVU39
 213:Core/Src/main.c ****   }
 181              		.loc 1 213 3 view .LVU40
 212:Core/Src/main.c ****   while (1) {
 182              		.loc 1 212 9 view .LVU41
 183 0002 FEE7     		b	.L8
 184              		.cfi_endproc
 185              	.LFE148:
 187              		.section	.text.SystemClock_Config,"ax",%progbits
 188              		.align	1
 189              		.global	SystemClock_Config
 190              		.syntax unified
 191              		.thumb
 192              		.thumb_func
 194              	SystemClock_Config:
 195              	.LFB145:
 121:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 196              		.loc 1 121 31 view -0
 197              		.cfi_startproc
 198              		@ args = 0, pretend = 0, frame = 80
 199              		@ frame_needed = 0, uses_anonymous_args = 0
 200 0000 00B5     		push	{lr}
 201              	.LCFI6:
 202              		.cfi_def_cfa_offset 4
 203              		.cfi_offset 14, -4
 204 0002 95B0     		sub	sp, sp, #84
 205              	.LCFI7:
 206              		.cfi_def_cfa_offset 88
 122:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 207              		.loc 1 122 3 view .LVU43
 122:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 208              		.loc 1 122 22 is_stmt 0 view .LVU44
 209 0004 3422     		movs	r2, #52
 210 0006 0021     		movs	r1, #0
 211 0008 07A8     		add	r0, sp, #28
 212 000a FFF7FEFF 		bl	memset
ARM GAS  /tmp/ccOxFVmj.s 			page 11


 213              	.LVL6:
 123:Core/Src/main.c **** 
 214              		.loc 1 123 3 is_stmt 1 view .LVU45
 123:Core/Src/main.c **** 
 215              		.loc 1 123 22 is_stmt 0 view .LVU46
 216 000e 0023     		movs	r3, #0
 217 0010 0293     		str	r3, [sp, #8]
 218 0012 0393     		str	r3, [sp, #12]
 219 0014 0493     		str	r3, [sp, #16]
 220 0016 0593     		str	r3, [sp, #20]
 221 0018 0693     		str	r3, [sp, #24]
 127:Core/Src/main.c **** 
 222              		.loc 1 127 3 is_stmt 1 view .LVU47
 223 001a FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 224              	.LVL7:
 131:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 225              		.loc 1 131 3 view .LVU48
 226              	.LBB6:
 131:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 227              		.loc 1 131 3 view .LVU49
 131:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 228              		.loc 1 131 3 view .LVU50
 229 001e 234B     		ldr	r3, .L17
 230 0020 1A6C     		ldr	r2, [r3, #64]
 231 0022 42F08052 		orr	r2, r2, #268435456
 232 0026 1A64     		str	r2, [r3, #64]
 131:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 233              		.loc 1 131 3 view .LVU51
 234 0028 1B6C     		ldr	r3, [r3, #64]
 235 002a 03F08053 		and	r3, r3, #268435456
 236 002e 0093     		str	r3, [sp]
 131:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 237              		.loc 1 131 3 view .LVU52
 238 0030 009B     		ldr	r3, [sp]
 239              	.LBE6:
 131:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 240              		.loc 1 131 3 view .LVU53
 132:Core/Src/main.c **** 
 241              		.loc 1 132 3 view .LVU54
 242              	.LBB7:
 132:Core/Src/main.c **** 
 243              		.loc 1 132 3 view .LVU55
 132:Core/Src/main.c **** 
 244              		.loc 1 132 3 view .LVU56
 245 0032 1F4A     		ldr	r2, .L17+4
 246 0034 1368     		ldr	r3, [r2]
 247 0036 23F44043 		bic	r3, r3, #49152
 248 003a 43F48043 		orr	r3, r3, #16384
 249 003e 1360     		str	r3, [r2]
 132:Core/Src/main.c **** 
 250              		.loc 1 132 3 view .LVU57
 251 0040 1368     		ldr	r3, [r2]
 252 0042 03F44043 		and	r3, r3, #49152
 253 0046 0193     		str	r3, [sp, #4]
 132:Core/Src/main.c **** 
 254              		.loc 1 132 3 view .LVU58
 255 0048 019B     		ldr	r3, [sp, #4]
ARM GAS  /tmp/ccOxFVmj.s 			page 12


 256              	.LBE7:
 132:Core/Src/main.c **** 
 257              		.loc 1 132 3 view .LVU59
 137:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 258              		.loc 1 137 3 view .LVU60
 137:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 259              		.loc 1 137 36 is_stmt 0 view .LVU61
 260 004a 0123     		movs	r3, #1
 261 004c 0793     		str	r3, [sp, #28]
 138:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 262              		.loc 1 138 3 is_stmt 1 view .LVU62
 138:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 263              		.loc 1 138 30 is_stmt 0 view .LVU63
 264 004e 4FF4A023 		mov	r3, #327680
 265 0052 0893     		str	r3, [sp, #32]
 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 266              		.loc 1 139 3 is_stmt 1 view .LVU64
 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 267              		.loc 1 139 34 is_stmt 0 view .LVU65
 268 0054 0223     		movs	r3, #2
 269 0056 0D93     		str	r3, [sp, #52]
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 270              		.loc 1 140 3 is_stmt 1 view .LVU66
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 271              		.loc 1 140 35 is_stmt 0 view .LVU67
 272 0058 4FF48002 		mov	r2, #4194304
 273 005c 0E92     		str	r2, [sp, #56]
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 96;
 274              		.loc 1 141 3 is_stmt 1 view .LVU68
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 96;
 275              		.loc 1 141 30 is_stmt 0 view .LVU69
 276 005e 0422     		movs	r2, #4
 277 0060 0F92     		str	r2, [sp, #60]
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 278              		.loc 1 142 3 is_stmt 1 view .LVU70
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 279              		.loc 1 142 30 is_stmt 0 view .LVU71
 280 0062 6021     		movs	r1, #96
 281 0064 1091     		str	r1, [sp, #64]
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 282              		.loc 1 143 3 is_stmt 1 view .LVU72
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 283              		.loc 1 143 30 is_stmt 0 view .LVU73
 284 0066 1193     		str	r3, [sp, #68]
 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 285              		.loc 1 144 3 is_stmt 1 view .LVU74
 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 286              		.loc 1 144 30 is_stmt 0 view .LVU75
 287 0068 1292     		str	r2, [sp, #72]
 145:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 288              		.loc 1 145 3 is_stmt 1 view .LVU76
 145:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 289              		.loc 1 145 30 is_stmt 0 view .LVU77
 290 006a 1393     		str	r3, [sp, #76]
 146:Core/Src/main.c ****     Error_Handler();
 291              		.loc 1 146 3 is_stmt 1 view .LVU78
 146:Core/Src/main.c ****     Error_Handler();
ARM GAS  /tmp/ccOxFVmj.s 			page 13


 292              		.loc 1 146 7 is_stmt 0 view .LVU79
 293 006c 07A8     		add	r0, sp, #28
 294 006e FFF7FEFF 		bl	HAL_RCC_OscConfig
 295              	.LVL8:
 146:Core/Src/main.c ****     Error_Handler();
 296              		.loc 1 146 6 discriminator 1 view .LVU80
 297 0072 A0B9     		cbnz	r0, .L14
 152:Core/Src/main.c ****     Error_Handler();
 298              		.loc 1 152 3 is_stmt 1 view .LVU81
 152:Core/Src/main.c ****     Error_Handler();
 299              		.loc 1 152 7 is_stmt 0 view .LVU82
 300 0074 FFF7FEFF 		bl	HAL_PWREx_EnableOverDrive
 301              	.LVL9:
 152:Core/Src/main.c ****     Error_Handler();
 302              		.loc 1 152 6 discriminator 1 view .LVU83
 303 0078 98B9     		cbnz	r0, .L15
 158:Core/Src/main.c ****                                 RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 304              		.loc 1 158 3 is_stmt 1 view .LVU84
 158:Core/Src/main.c ****                                 RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 305              		.loc 1 158 31 is_stmt 0 view .LVU85
 306 007a 0F23     		movs	r3, #15
 307 007c 0293     		str	r3, [sp, #8]
 160:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 308              		.loc 1 160 3 is_stmt 1 view .LVU86
 160:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 309              		.loc 1 160 34 is_stmt 0 view .LVU87
 310 007e 0223     		movs	r3, #2
 311 0080 0393     		str	r3, [sp, #12]
 161:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 312              		.loc 1 161 3 is_stmt 1 view .LVU88
 161:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 313              		.loc 1 161 35 is_stmt 0 view .LVU89
 314 0082 0023     		movs	r3, #0
 315 0084 0493     		str	r3, [sp, #16]
 162:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 316              		.loc 1 162 3 is_stmt 1 view .LVU90
 162:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 317              		.loc 1 162 36 is_stmt 0 view .LVU91
 318 0086 4FF48052 		mov	r2, #4096
 319 008a 0592     		str	r2, [sp, #20]
 163:Core/Src/main.c **** 
 320              		.loc 1 163 3 is_stmt 1 view .LVU92
 163:Core/Src/main.c **** 
 321              		.loc 1 163 36 is_stmt 0 view .LVU93
 322 008c 0693     		str	r3, [sp, #24]
 165:Core/Src/main.c ****     Error_Handler();
 323              		.loc 1 165 3 is_stmt 1 view .LVU94
 165:Core/Src/main.c ****     Error_Handler();
 324              		.loc 1 165 7 is_stmt 0 view .LVU95
 325 008e 0321     		movs	r1, #3
 326 0090 02A8     		add	r0, sp, #8
 327 0092 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 328              	.LVL10:
 165:Core/Src/main.c ****     Error_Handler();
 329              		.loc 1 165 6 discriminator 1 view .LVU96
 330 0096 30B9     		cbnz	r0, .L16
 168:Core/Src/main.c **** 
ARM GAS  /tmp/ccOxFVmj.s 			page 14


 331              		.loc 1 168 1 view .LVU97
 332 0098 15B0     		add	sp, sp, #84
 333              	.LCFI8:
 334              		.cfi_remember_state
 335              		.cfi_def_cfa_offset 4
 336              		@ sp needed
 337 009a 5DF804FB 		ldr	pc, [sp], #4
 338              	.L14:
 339              	.LCFI9:
 340              		.cfi_restore_state
 147:Core/Src/main.c ****   }
 341              		.loc 1 147 5 is_stmt 1 view .LVU98
 342 009e FFF7FEFF 		bl	Error_Handler
 343              	.LVL11:
 344              	.L15:
 153:Core/Src/main.c ****   }
 345              		.loc 1 153 5 view .LVU99
 346 00a2 FFF7FEFF 		bl	Error_Handler
 347              	.LVL12:
 348              	.L16:
 166:Core/Src/main.c ****   }
 349              		.loc 1 166 5 view .LVU100
 350 00a6 FFF7FEFF 		bl	Error_Handler
 351              	.LVL13:
 352              	.L18:
 353 00aa 00BF     		.align	2
 354              	.L17:
 355 00ac 00380240 		.word	1073887232
 356 00b0 00700040 		.word	1073770496
 357              		.cfi_endproc
 358              	.LFE145:
 360              		.section	.text.main,"ax",%progbits
 361              		.align	1
 362              		.global	main
 363              		.syntax unified
 364              		.thumb
 365              		.thumb_func
 367              	main:
 368              	.LFB144:
  70:Core/Src/main.c **** 
 369              		.loc 1 70 16 view -0
 370              		.cfi_startproc
 371              		@ Volatile: function does not return.
 372              		@ args = 0, pretend = 0, frame = 0
 373              		@ frame_needed = 0, uses_anonymous_args = 0
 374 0000 08B5     		push	{r3, lr}
 375              	.LCFI10:
 376              		.cfi_def_cfa_offset 8
 377              		.cfi_offset 3, -8
 378              		.cfi_offset 14, -4
  77:Core/Src/main.c **** 
 379              		.loc 1 77 3 view .LVU102
 380 0002 FFF7FEFF 		bl	MPU_Config
 381              	.LVL14:
  83:Core/Src/main.c **** 
 382              		.loc 1 83 3 view .LVU103
 383 0006 FFF7FEFF 		bl	HAL_Init
ARM GAS  /tmp/ccOxFVmj.s 			page 15


 384              	.LVL15:
  90:Core/Src/main.c **** 
 385              		.loc 1 90 3 view .LVU104
 386 000a FFF7FEFF 		bl	SystemClock_Config
 387              	.LVL16:
  97:Core/Src/main.c ****   MX_ETH_Init();
 388              		.loc 1 97 3 view .LVU105
 389 000e FFF7FEFF 		bl	MX_GPIO_Init
 390              	.LVL17:
  98:Core/Src/main.c ****   MX_USART3_UART_Init();
 391              		.loc 1 98 3 view .LVU106
 392 0012 FFF7FEFF 		bl	MX_ETH_Init
 393              	.LVL18:
  99:Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 394              		.loc 1 99 3 view .LVU107
 395 0016 FFF7FEFF 		bl	MX_USART3_UART_Init
 396              	.LVL19:
 100:Core/Src/main.c ****   MX_CAN1_Init();
 397              		.loc 1 100 3 view .LVU108
 398 001a FFF7FEFF 		bl	MX_USB_OTG_FS_PCD_Init
 399              	.LVL20:
 101:Core/Src/main.c ****   CAN_Init_Interrupts();
 400              		.loc 1 101 3 view .LVU109
 401 001e FFF7FEFF 		bl	MX_CAN1_Init
 402              	.LVL21:
 102:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 403              		.loc 1 102 3 view .LVU110
 404 0022 FFF7FEFF 		bl	CAN_Init_Interrupts
 405              	.LVL22:
 406              	.L20:
 109:Core/Src/main.c **** 
 407              		.loc 1 109 3 view .LVU111
 113:Core/Src/main.c ****   /* USER CODE END 3 */
 408              		.loc 1 113 3 view .LVU112
 109:Core/Src/main.c **** 
 409              		.loc 1 109 9 view .LVU113
 410 0026 FEE7     		b	.L20
 411              		.cfi_endproc
 412              	.LFE144:
 414              		.text
 415              	.Letext0:
 416              		.file 3 "/usr/lib/gcc/arm-none-eabi/13.2.1/include/stdint.h"
 417              		.file 4 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f767xx.h"
 418              		.file 5 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 419              		.file 6 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc_ex.h"
 420              		.file 7 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc.h"
 421              		.file 8 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma.h"
 422              		.file 9 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_cortex.h"
 423              		.file 10 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_uart.h"
 424              		.file 11 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_pwr.h"
 425              		.file 12 "Core/Inc/can.h"
 426              		.file 13 "Core/Inc/usb_otg.h"
 427              		.file 14 "Core/Inc/usart.h"
 428              		.file 15 "Core/Inc/eth.h"
 429              		.file 16 "Core/Inc/gpio.h"
 430              		.file 17 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_pwr_ex.h"
 431              		.file 18 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal.h"
ARM GAS  /tmp/ccOxFVmj.s 			page 16


 432              		.file 19 "<built-in>"
ARM GAS  /tmp/ccOxFVmj.s 			page 17


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/ccOxFVmj.s:20     .text.MPU_Config:00000000 $t
     /tmp/ccOxFVmj.s:25     .text.MPU_Config:00000000 MPU_Config
     /tmp/ccOxFVmj.s:103    .text.__io_putchar:00000000 $t
     /tmp/ccOxFVmj.s:109    .text.__io_putchar:00000000 __io_putchar
     /tmp/ccOxFVmj.s:145    .text.__io_putchar:0000001c $d
     /tmp/ccOxFVmj.s:150    .text.Error_Handler:00000000 $t
     /tmp/ccOxFVmj.s:156    .text.Error_Handler:00000000 Error_Handler
     /tmp/ccOxFVmj.s:188    .text.SystemClock_Config:00000000 $t
     /tmp/ccOxFVmj.s:194    .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/ccOxFVmj.s:355    .text.SystemClock_Config:000000ac $d
     /tmp/ccOxFVmj.s:361    .text.main:00000000 $t
     /tmp/ccOxFVmj.s:367    .text.main:00000000 main

UNDEFINED SYMBOLS
HAL_MPU_Disable
HAL_MPU_ConfigRegion
HAL_MPU_Enable
HAL_UART_Transmit
huart3
memset
HAL_PWR_EnableBkUpAccess
HAL_RCC_OscConfig
HAL_PWREx_EnableOverDrive
HAL_RCC_ClockConfig
HAL_Init
MX_GPIO_Init
MX_ETH_Init
MX_USART3_UART_Init
MX_USB_OTG_FS_PCD_Init
MX_CAN1_Init
CAN_Init_Interrupts
