#-----------------------------------------------------------
# Vivado v2018.2_AR71275_op (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jan 15 16:22:03 2019
# Process ID: 3365
# Current directory: /home/centos/daniel/riffa/fpga/xilinx/vc709/VC709_Gen3x4If128/prj
# Command line: vivado ./VC709_Gen3x4If128.xpr
# Log file: /home/centos/daniel/riffa/fpga/xilinx/vc709/VC709_Gen3x4If128/prj/vivado.log
# Journal file: /home/centos/daniel/riffa/fpga/xilinx/vc709/VC709_Gen3x4If128/prj/vivado.jou
#-----------------------------------------------------------
start_gui
open_project ./VC709_Gen3x4If128.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory '/home/centos/daniel/riffa/fpga/xilinx/vc709/VC709_Gen3x4If128/prj/VC709_Gen3x4If128.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2.op2258646/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'PCIeGen3x4If128' generated file not found '/home/centos/daniel/riffa/fpga/xilinx/vc709/VC709_Gen3x4If128/ip/PCIeGen3x4If128.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'PCIeGen3x4If128' generated file not found '/home/centos/daniel/riffa/fpga/xilinx/vc709/VC709_Gen3x4If128/ip/PCIeGen3x4If128_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'PCIeGen3x4If128' generated file not found '/home/centos/daniel/riffa/fpga/xilinx/vc709/VC709_Gen3x4If128/ip/PCIeGen3x4If128_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'PCIeGen3x4If128' generated file not found '/home/centos/daniel/riffa/fpga/xilinx/vc709/VC709_Gen3x4If128/ip/PCIeGen3x4If128_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'PCIeGen3x4If128' generated file not found '/home/centos/daniel/riffa/fpga/xilinx/vc709/VC709_Gen3x4If128/ip/PCIeGen3x4If128_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-2162] IP 'PCIeGen3x4If128' is locked:
* IP definition 'Virtex-7 FPGA Gen3 Integrated Block for PCI Express (4.1)' for IP 'PCIeGen3x4If128' (customized with software release 2015.4) has a newer minor version in the IP Catalog.
* Current project part 'xcvu9p-flgb2104-2-i' and the part 'xc7vx690tffg1761-2' used to customize the IP 'PCIeGen3x4If128' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 6197.105 ; gain = 104.555 ; free physical = 27674 ; free virtual = 65486
update_compile_order -fileset sources_1
add_files -norecurse /home/centos/daniel/riffa/fpga/xilinx/vc709/VC709_Gen3x4If128/ip/pcie4_uscale_plus_0.xcix
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 6625.664 ; gain = 358.395 ; free physical = 27516 ; free virtual = 65336
export_ip_user_files -of_objects  [get_files  /home/centos/daniel/riffa/fpga/xilinx/vc709/VC709_Gen3x4If128/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0.xci] -lib_map_path [list {modelsim=/home/centos/daniel/riffa/fpga/xilinx/vc709/VC709_Gen3x4If128/prj/VC709_Gen3x4If128.cache/compile_simlib/modelsim} {questa=/home/centos/daniel/riffa/fpga/xilinx/vc709/VC709_Gen3x4If128/prj/VC709_Gen3x4If128.cache/compile_simlib/questa} {ies=/home/centos/daniel/riffa/fpga/xilinx/vc709/VC709_Gen3x4If128/prj/VC709_Gen3x4If128.cache/compile_simlib/ies} {xcelium=/home/centos/daniel/riffa/fpga/xilinx/vc709/VC709_Gen3x4If128/prj/VC709_Gen3x4If128.cache/compile_simlib/xcelium} {vcs=/home/centos/daniel/riffa/fpga/xilinx/vc709/VC709_Gen3x4If128/prj/VC709_Gen3x4If128.cache/compile_simlib/vcs} {riviera=/home/centos/daniel/riffa/fpga/xilinx/vc709/VC709_Gen3x4If128/prj/VC709_Gen3x4If128.cache/compile_simlib/riviera}] -force -quiet
update_compile_order -fileset sources_1
not writing pins
