{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 00:17:23 2019 " "Info: Processing started: Mon Nov 18 00:17:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level_vhd -c top_level_vhd " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_level_vhd -c top_level_vhd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "top_level_vhd.vhd 2 1 " "Warning: Using design file top_level_vhd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_vhd-behavioral " "Info: Found design unit 1: top_level_vhd-behavioral" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 top_level_vhd " "Info: Found entity 1: top_level_vhd" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_vhd " "Info: Elaborating entity \"top_level_vhd\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_0 top_level_vhd.vhd(22) " "Warning (10541): VHDL Signal Declaration warning at top_level_vhd.vhd(22): used implicit default value for signal \"GPIO_0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR top_level_vhd.vhd(23) " "Warning (10541): VHDL Signal Declaration warning at top_level_vhd.vhd(23): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "M_US top_level_vhd.vhd(65) " "Warning (10541): VHDL Signal Declaration warning at top_level_vhd.vhd(65): used implicit default value for signal \"M_US\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "K_US top_level_vhd.vhd(66) " "Warning (10541): VHDL Signal Declaration warning at top_level_vhd.vhd(66): used implicit default value for signal \"K_US\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "H_US top_level_vhd.vhd(67) " "Warning (10541): VHDL Signal Declaration warning at top_level_vhd.vhd(67): used implicit default value for signal \"H_US\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "M_BT top_level_vhd.vhd(68) " "Warning (10541): VHDL Signal Declaration warning at top_level_vhd.vhd(68): used implicit default value for signal \"M_BT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "K_BT top_level_vhd.vhd(69) " "Warning (10541): VHDL Signal Declaration warning at top_level_vhd.vhd(69): used implicit default value for signal \"K_BT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "H_BT top_level_vhd.vhd(70) " "Warning (10541): VHDL Signal Declaration warning at top_level_vhd.vhd(70): used implicit default value for signal \"H_BT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 70 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "Clockdiv.vhd 2 1 " "Warning: Using design file Clockdiv.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCKDIV-behavioural " "Info: Found design unit 1: CLOCKDIV-behavioural" {  } { { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/Clockdiv.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CLOCKDIV " "Info: Found entity 1: CLOCKDIV" {  } { { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/Clockdiv.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clockdiv Clockdiv:Waktu " "Info: Elaborating entity \"Clockdiv\" for hierarchy \"Clockdiv:Waktu\"" {  } { { "top_level_vhd.vhd" "Waktu" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "debug Clockdiv.vhd(15) " "Warning (10542): VHDL Variable Declaration warning at Clockdiv.vhd(15): used initial value expression for variable \"debug\" because variable was never assigned a value" {  } { { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/Clockdiv.vhd" 15 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "topleveltubes.vhd 2 1 " "Warning: Using design file topleveltubes.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topleveltubes-Behavior " "Info: Found design unit 1: topleveltubes-Behavior" {  } { { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/topleveltubes.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 topleveltubes " "Info: Found entity 1: topleveltubes" {  } { { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/topleveltubes.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "topleveltubes topleveltubes:filegame " "Info: Elaborating entity \"topleveltubes\" for hierarchy \"topleveltubes:filegame\"" {  } { { "top_level_vhd.vhd" "filegame" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "fsm.vhd 2 1 " "Warning: Using design file fsm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-Behavior " "Info: Found design unit 1: fsm-Behavior" {  } { { "fsm.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/fsm.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Info: Found entity 1: fsm" {  } { { "fsm.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/fsm.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm topleveltubes:filegame\|fsm:fsmgame " "Info: Elaborating entity \"fsm\" for hierarchy \"topleveltubes:filegame\|fsm:fsmgame\"" {  } { { "topleveltubes.vhd" "fsmgame" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/topleveltubes.vhd" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "display_vhd.vhd 2 1 " "Warning: Using design file display_vhd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_vhd-behavioral " "Info: Found design unit 1: display_vhd-behavioral" {  } { { "display_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/display_vhd.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 display_vhd " "Info: Found entity 1: display_vhd" {  } { { "display_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/display_vhd.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_vhd display_vhd:module_vga " "Info: Elaborating entity \"display_vhd\" for hierarchy \"display_vhd:module_vga\"" {  } { { "top_level_vhd.vhd" "module_vga" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_CLK display_vhd.vhd(23) " "Warning (10541): VHDL Signal Declaration warning at display_vhd.vhd(23): used implicit default value for signal \"VGA_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "display_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/display_vhd.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_BLANK display_vhd.vhd(24) " "Warning (10541): VHDL Signal Declaration warning at display_vhd.vhd(24): used implicit default value for signal \"VGA_BLANK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "display_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/display_vhd.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "vga.vhd 2 1 " "Warning: Using design file vga.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-behavioral " "Info: Found design unit 1: vga-behavioral" {  } { { "vga.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/vga.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Info: Found entity 1: vga" {  } { { "vga.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/vga.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga display_vhd:module_vga\|vga:vga_driver0 " "Info: Elaborating entity \"vga\" for hierarchy \"display_vhd:module_vga\|vga:vga_driver0\"" {  } { { "display_vhd.vhd" "vga_driver0" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/display_vhd.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "color_rom_vhd.vhd 2 1 " "Warning: Using design file color_rom_vhd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 color_rom_vhd-behavioral " "Info: Found design unit 1: color_rom_vhd-behavioral" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/color_rom_vhd.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 color_rom_vhd " "Info: Found entity 1: color_rom_vhd" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/color_rom_vhd.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_rom_vhd display_vhd:module_vga\|color_rom_vhd:color_rom0 " "Info: Elaborating entity \"color_rom_vhd\" for hierarchy \"display_vhd:module_vga\|color_rom_vhd:color_rom0\"" {  } { { "display_vhd.vhd" "color_rom0" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/display_vhd.vhd" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "grid color_rom_vhd.vhd(88) " "Warning (10492): VHDL Process Statement warning at color_rom_vhd.vhd(88): signal \"grid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/color_rom_vhd.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Warning (13410): Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Warning (13410): Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Warning (13410): Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_CLK GND " "Warning (13410): Pin \"VGA_CLK\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_BLANK GND " "Warning (13410): Pin \"VGA_BLANK\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[0\] GND " "Warning (13410): Pin \"GPIO_0\[0\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[1\] GND " "Warning (13410): Pin \"GPIO_0\[1\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[2\] GND " "Warning (13410): Pin \"GPIO_0\[2\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[3\] GND " "Warning (13410): Pin \"GPIO_0\[3\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[4\] GND " "Warning (13410): Pin \"GPIO_0\[4\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[5\] GND " "Warning (13410): Pin \"GPIO_0\[5\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[6\] GND " "Warning (13410): Pin \"GPIO_0\[6\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[7\] GND " "Warning (13410): Pin \"GPIO_0\[7\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[8\] GND " "Warning (13410): Pin \"GPIO_0\[8\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[9\] GND " "Warning (13410): Pin \"GPIO_0\[9\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[10\] GND " "Warning (13410): Pin \"GPIO_0\[10\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[11\] GND " "Warning (13410): Pin \"GPIO_0\[11\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[12\] GND " "Warning (13410): Pin \"GPIO_0\[12\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[13\] GND " "Warning (13410): Pin \"GPIO_0\[13\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[14\] GND " "Warning (13410): Pin \"GPIO_0\[14\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[15\] GND " "Warning (13410): Pin \"GPIO_0\[15\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[16\] GND " "Warning (13410): Pin \"GPIO_0\[16\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[17\] GND " "Warning (13410): Pin \"GPIO_0\[17\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[18\] GND " "Warning (13410): Pin \"GPIO_0\[18\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[19\] GND " "Warning (13410): Pin \"GPIO_0\[19\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[20\] GND " "Warning (13410): Pin \"GPIO_0\[20\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[21\] GND " "Warning (13410): Pin \"GPIO_0\[21\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[22\] GND " "Warning (13410): Pin \"GPIO_0\[22\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[23\] GND " "Warning (13410): Pin \"GPIO_0\[23\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[24\] GND " "Warning (13410): Pin \"GPIO_0\[24\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[25\] GND " "Warning (13410): Pin \"GPIO_0\[25\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[26\] GND " "Warning (13410): Pin \"GPIO_0\[26\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[27\] GND " "Warning (13410): Pin \"GPIO_0\[27\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[28\] GND " "Warning (13410): Pin \"GPIO_0\[28\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[29\] GND " "Warning (13410): Pin \"GPIO_0\[29\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[30\] GND " "Warning (13410): Pin \"GPIO_0\[30\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[31\] GND " "Warning (13410): Pin \"GPIO_0\[31\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[32\] GND " "Warning (13410): Pin \"GPIO_0\[32\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[33\] GND " "Warning (13410): Pin \"GPIO_0\[33\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[34\] GND " "Warning (13410): Pin \"GPIO_0\[34\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[35\] GND " "Warning (13410): Pin \"GPIO_0\[35\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[0\] GND " "Warning (13410): Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[1\] GND " "Warning (13410): Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[2\] GND " "Warning (13410): Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[3\] GND " "Warning (13410): Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[4\] GND " "Warning (13410): Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[5\] GND " "Warning (13410): Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[6\] GND " "Warning (13410): Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[7\] GND " "Warning (13410): Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[8\] GND " "Warning (13410): Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[9\] GND " "Warning (13410): Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 9 " "Info: 9 registers lost all their fanouts during netlist optimizations. The first 9 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[8\] " "Info: Register \"display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[7\] " "Info: Register \"display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[6\] " "Info: Register \"display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[5\] " "Info: Register \"display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[4\] " "Info: Register \"display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[3\] " "Info: Register \"display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[2\] " "Info: Register \"display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[1\] " "Info: Register \"display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[0\] " "Info: Register \"display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Warning: Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "Warning (15610): No output dependent on input pin \"SW\[0\]\"" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "Warning (15610): No output dependent on input pin \"SW\[1\]\"" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "Warning (15610): No output dependent on input pin \"SW\[2\]\"" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "159 " "Info: Implemented 159 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Info: Implemented 71 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "74 " "Info: Implemented 74 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "272 " "Info: Peak virtual memory: 272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 00:17:25 2019 " "Info: Processing ended: Mon Nov 18 00:17:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
