Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 29 22:50:36 2021
| Host         : DESKTOP-Johnny running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: down (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: up (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.951        0.000                      0                  101        0.203        0.000                      0                  101        4.500        0.000                       0                    75  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.951        0.000                      0                  101        0.203        0.000                      0                  101        4.500        0.000                       0                    75  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 mainStage2/topcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainStage2/topcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 1.912ns (42.830%)  route 2.552ns (57.170%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.704     5.306    mainStage2/CLK
    SLICE_X2Y136         FDRE                                         r  mainStage2/topcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  mainStage2/topcounter_reg[4]/Q
                         net (fo=3, routed)           1.395     7.220    mainStage2/soundStage0/topcounter_reg[4]
    SLICE_X1Y137         LUT5 (Prop_lut5_I0_O)        0.124     7.344 r  mainStage2/soundStage0/topcounter0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.344    mainStage2/soundStage0_n_24
    SLICE_X1Y137         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.742 r  mainStage2/topcounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.742    mainStage2/topcounter0_carry_n_0
    SLICE_X1Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.856 r  mainStage2/topcounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.856    mainStage2/topcounter0_carry__0_n_0
    SLICE_X1Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.970 r  mainStage2/topcounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.970    mainStage2/topcounter0_carry__1_n_0
    SLICE_X1Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.241 r  mainStage2/topcounter0_carry__2/CO[0]
                         net (fo=2, routed)           0.313     8.554    mainStage2/topcounter0_carry__2_n_3
    SLICE_X3Y141         LUT2 (Prop_lut2_I0_O)        0.373     8.927 r  mainStage2/topcounter[0]_i_1/O
                         net (fo=26, routed)          0.843     9.770    mainStage2/topcounter[0]_i_1_n_0
    SLICE_X2Y135         FDRE                                         r  mainStage2/topcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.584    15.006    mainStage2/CLK
    SLICE_X2Y135         FDRE                                         r  mainStage2/topcounter_reg[0]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X2Y135         FDRE (Setup_fdre_C_R)       -0.524    14.722    mainStage2/topcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -9.770    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 mainStage2/topcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainStage2/topcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 1.912ns (42.830%)  route 2.552ns (57.170%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.704     5.306    mainStage2/CLK
    SLICE_X2Y136         FDRE                                         r  mainStage2/topcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  mainStage2/topcounter_reg[4]/Q
                         net (fo=3, routed)           1.395     7.220    mainStage2/soundStage0/topcounter_reg[4]
    SLICE_X1Y137         LUT5 (Prop_lut5_I0_O)        0.124     7.344 r  mainStage2/soundStage0/topcounter0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.344    mainStage2/soundStage0_n_24
    SLICE_X1Y137         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.742 r  mainStage2/topcounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.742    mainStage2/topcounter0_carry_n_0
    SLICE_X1Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.856 r  mainStage2/topcounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.856    mainStage2/topcounter0_carry__0_n_0
    SLICE_X1Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.970 r  mainStage2/topcounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.970    mainStage2/topcounter0_carry__1_n_0
    SLICE_X1Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.241 r  mainStage2/topcounter0_carry__2/CO[0]
                         net (fo=2, routed)           0.313     8.554    mainStage2/topcounter0_carry__2_n_3
    SLICE_X3Y141         LUT2 (Prop_lut2_I0_O)        0.373     8.927 r  mainStage2/topcounter[0]_i_1/O
                         net (fo=26, routed)          0.843     9.770    mainStage2/topcounter[0]_i_1_n_0
    SLICE_X2Y135         FDRE                                         r  mainStage2/topcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.584    15.006    mainStage2/CLK
    SLICE_X2Y135         FDRE                                         r  mainStage2/topcounter_reg[1]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X2Y135         FDRE (Setup_fdre_C_R)       -0.524    14.722    mainStage2/topcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -9.770    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 mainStage2/topcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainStage2/topcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 1.912ns (42.830%)  route 2.552ns (57.170%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.704     5.306    mainStage2/CLK
    SLICE_X2Y136         FDRE                                         r  mainStage2/topcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  mainStage2/topcounter_reg[4]/Q
                         net (fo=3, routed)           1.395     7.220    mainStage2/soundStage0/topcounter_reg[4]
    SLICE_X1Y137         LUT5 (Prop_lut5_I0_O)        0.124     7.344 r  mainStage2/soundStage0/topcounter0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.344    mainStage2/soundStage0_n_24
    SLICE_X1Y137         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.742 r  mainStage2/topcounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.742    mainStage2/topcounter0_carry_n_0
    SLICE_X1Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.856 r  mainStage2/topcounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.856    mainStage2/topcounter0_carry__0_n_0
    SLICE_X1Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.970 r  mainStage2/topcounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.970    mainStage2/topcounter0_carry__1_n_0
    SLICE_X1Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.241 r  mainStage2/topcounter0_carry__2/CO[0]
                         net (fo=2, routed)           0.313     8.554    mainStage2/topcounter0_carry__2_n_3
    SLICE_X3Y141         LUT2 (Prop_lut2_I0_O)        0.373     8.927 r  mainStage2/topcounter[0]_i_1/O
                         net (fo=26, routed)          0.843     9.770    mainStage2/topcounter[0]_i_1_n_0
    SLICE_X2Y135         FDRE                                         r  mainStage2/topcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.584    15.006    mainStage2/CLK
    SLICE_X2Y135         FDRE                                         r  mainStage2/topcounter_reg[2]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X2Y135         FDRE (Setup_fdre_C_R)       -0.524    14.722    mainStage2/topcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -9.770    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 mainStage2/topcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainStage2/topcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 1.912ns (42.830%)  route 2.552ns (57.170%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.704     5.306    mainStage2/CLK
    SLICE_X2Y136         FDRE                                         r  mainStage2/topcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  mainStage2/topcounter_reg[4]/Q
                         net (fo=3, routed)           1.395     7.220    mainStage2/soundStage0/topcounter_reg[4]
    SLICE_X1Y137         LUT5 (Prop_lut5_I0_O)        0.124     7.344 r  mainStage2/soundStage0/topcounter0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.344    mainStage2/soundStage0_n_24
    SLICE_X1Y137         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.742 r  mainStage2/topcounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.742    mainStage2/topcounter0_carry_n_0
    SLICE_X1Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.856 r  mainStage2/topcounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.856    mainStage2/topcounter0_carry__0_n_0
    SLICE_X1Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.970 r  mainStage2/topcounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.970    mainStage2/topcounter0_carry__1_n_0
    SLICE_X1Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.241 r  mainStage2/topcounter0_carry__2/CO[0]
                         net (fo=2, routed)           0.313     8.554    mainStage2/topcounter0_carry__2_n_3
    SLICE_X3Y141         LUT2 (Prop_lut2_I0_O)        0.373     8.927 r  mainStage2/topcounter[0]_i_1/O
                         net (fo=26, routed)          0.843     9.770    mainStage2/topcounter[0]_i_1_n_0
    SLICE_X2Y135         FDRE                                         r  mainStage2/topcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.584    15.006    mainStage2/CLK
    SLICE_X2Y135         FDRE                                         r  mainStage2/topcounter_reg[3]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X2Y135         FDRE (Setup_fdre_C_R)       -0.524    14.722    mainStage2/topcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -9.770    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             5.097ns  (required time - arrival time)
  Source:                 mainStage2/topcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainStage2/topcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 1.912ns (44.258%)  route 2.408ns (55.742%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.704     5.306    mainStage2/CLK
    SLICE_X2Y136         FDRE                                         r  mainStage2/topcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  mainStage2/topcounter_reg[4]/Q
                         net (fo=3, routed)           1.395     7.220    mainStage2/soundStage0/topcounter_reg[4]
    SLICE_X1Y137         LUT5 (Prop_lut5_I0_O)        0.124     7.344 r  mainStage2/soundStage0/topcounter0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.344    mainStage2/soundStage0_n_24
    SLICE_X1Y137         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.742 r  mainStage2/topcounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.742    mainStage2/topcounter0_carry_n_0
    SLICE_X1Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.856 r  mainStage2/topcounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.856    mainStage2/topcounter0_carry__0_n_0
    SLICE_X1Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.970 r  mainStage2/topcounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.970    mainStage2/topcounter0_carry__1_n_0
    SLICE_X1Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.241 r  mainStage2/topcounter0_carry__2/CO[0]
                         net (fo=2, routed)           0.313     8.554    mainStage2/topcounter0_carry__2_n_3
    SLICE_X3Y141         LUT2 (Prop_lut2_I0_O)        0.373     8.927 r  mainStage2/topcounter[0]_i_1/O
                         net (fo=26, routed)          0.699     9.626    mainStage2/topcounter[0]_i_1_n_0
    SLICE_X2Y137         FDRE                                         r  mainStage2/topcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.585    15.007    mainStage2/CLK
    SLICE_X2Y137         FDRE                                         r  mainStage2/topcounter_reg[10]/C
                         clock pessimism              0.275    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X2Y137         FDRE (Setup_fdre_C_R)       -0.524    14.723    mainStage2/topcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                  5.097    

Slack (MET) :             5.097ns  (required time - arrival time)
  Source:                 mainStage2/topcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainStage2/topcounter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 1.912ns (44.258%)  route 2.408ns (55.742%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.704     5.306    mainStage2/CLK
    SLICE_X2Y136         FDRE                                         r  mainStage2/topcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  mainStage2/topcounter_reg[4]/Q
                         net (fo=3, routed)           1.395     7.220    mainStage2/soundStage0/topcounter_reg[4]
    SLICE_X1Y137         LUT5 (Prop_lut5_I0_O)        0.124     7.344 r  mainStage2/soundStage0/topcounter0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.344    mainStage2/soundStage0_n_24
    SLICE_X1Y137         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.742 r  mainStage2/topcounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.742    mainStage2/topcounter0_carry_n_0
    SLICE_X1Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.856 r  mainStage2/topcounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.856    mainStage2/topcounter0_carry__0_n_0
    SLICE_X1Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.970 r  mainStage2/topcounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.970    mainStage2/topcounter0_carry__1_n_0
    SLICE_X1Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.241 r  mainStage2/topcounter0_carry__2/CO[0]
                         net (fo=2, routed)           0.313     8.554    mainStage2/topcounter0_carry__2_n_3
    SLICE_X3Y141         LUT2 (Prop_lut2_I0_O)        0.373     8.927 r  mainStage2/topcounter[0]_i_1/O
                         net (fo=26, routed)          0.699     9.626    mainStage2/topcounter[0]_i_1_n_0
    SLICE_X2Y137         FDRE                                         r  mainStage2/topcounter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.585    15.007    mainStage2/CLK
    SLICE_X2Y137         FDRE                                         r  mainStage2/topcounter_reg[11]/C
                         clock pessimism              0.275    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X2Y137         FDRE (Setup_fdre_C_R)       -0.524    14.723    mainStage2/topcounter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                  5.097    

Slack (MET) :             5.097ns  (required time - arrival time)
  Source:                 mainStage2/topcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainStage2/topcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 1.912ns (44.258%)  route 2.408ns (55.742%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.704     5.306    mainStage2/CLK
    SLICE_X2Y136         FDRE                                         r  mainStage2/topcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  mainStage2/topcounter_reg[4]/Q
                         net (fo=3, routed)           1.395     7.220    mainStage2/soundStage0/topcounter_reg[4]
    SLICE_X1Y137         LUT5 (Prop_lut5_I0_O)        0.124     7.344 r  mainStage2/soundStage0/topcounter0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.344    mainStage2/soundStage0_n_24
    SLICE_X1Y137         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.742 r  mainStage2/topcounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.742    mainStage2/topcounter0_carry_n_0
    SLICE_X1Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.856 r  mainStage2/topcounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.856    mainStage2/topcounter0_carry__0_n_0
    SLICE_X1Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.970 r  mainStage2/topcounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.970    mainStage2/topcounter0_carry__1_n_0
    SLICE_X1Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.241 r  mainStage2/topcounter0_carry__2/CO[0]
                         net (fo=2, routed)           0.313     8.554    mainStage2/topcounter0_carry__2_n_3
    SLICE_X3Y141         LUT2 (Prop_lut2_I0_O)        0.373     8.927 r  mainStage2/topcounter[0]_i_1/O
                         net (fo=26, routed)          0.699     9.626    mainStage2/topcounter[0]_i_1_n_0
    SLICE_X2Y137         FDRE                                         r  mainStage2/topcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.585    15.007    mainStage2/CLK
    SLICE_X2Y137         FDRE                                         r  mainStage2/topcounter_reg[8]/C
                         clock pessimism              0.275    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X2Y137         FDRE (Setup_fdre_C_R)       -0.524    14.723    mainStage2/topcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                  5.097    

Slack (MET) :             5.097ns  (required time - arrival time)
  Source:                 mainStage2/topcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainStage2/topcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 1.912ns (44.258%)  route 2.408ns (55.742%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.704     5.306    mainStage2/CLK
    SLICE_X2Y136         FDRE                                         r  mainStage2/topcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  mainStage2/topcounter_reg[4]/Q
                         net (fo=3, routed)           1.395     7.220    mainStage2/soundStage0/topcounter_reg[4]
    SLICE_X1Y137         LUT5 (Prop_lut5_I0_O)        0.124     7.344 r  mainStage2/soundStage0/topcounter0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.344    mainStage2/soundStage0_n_24
    SLICE_X1Y137         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.742 r  mainStage2/topcounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.742    mainStage2/topcounter0_carry_n_0
    SLICE_X1Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.856 r  mainStage2/topcounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.856    mainStage2/topcounter0_carry__0_n_0
    SLICE_X1Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.970 r  mainStage2/topcounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.970    mainStage2/topcounter0_carry__1_n_0
    SLICE_X1Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.241 r  mainStage2/topcounter0_carry__2/CO[0]
                         net (fo=2, routed)           0.313     8.554    mainStage2/topcounter0_carry__2_n_3
    SLICE_X3Y141         LUT2 (Prop_lut2_I0_O)        0.373     8.927 r  mainStage2/topcounter[0]_i_1/O
                         net (fo=26, routed)          0.699     9.626    mainStage2/topcounter[0]_i_1_n_0
    SLICE_X2Y137         FDRE                                         r  mainStage2/topcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.585    15.007    mainStage2/CLK
    SLICE_X2Y137         FDRE                                         r  mainStage2/topcounter_reg[9]/C
                         clock pessimism              0.275    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X2Y137         FDRE (Setup_fdre_C_R)       -0.524    14.723    mainStage2/topcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                  5.097    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 mainStage2/topcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainStage2/topcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 1.912ns (44.328%)  route 2.401ns (55.672%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.704     5.306    mainStage2/CLK
    SLICE_X2Y136         FDRE                                         r  mainStage2/topcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  mainStage2/topcounter_reg[4]/Q
                         net (fo=3, routed)           1.395     7.220    mainStage2/soundStage0/topcounter_reg[4]
    SLICE_X1Y137         LUT5 (Prop_lut5_I0_O)        0.124     7.344 r  mainStage2/soundStage0/topcounter0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.344    mainStage2/soundStage0_n_24
    SLICE_X1Y137         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.742 r  mainStage2/topcounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.742    mainStage2/topcounter0_carry_n_0
    SLICE_X1Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.856 r  mainStage2/topcounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.856    mainStage2/topcounter0_carry__0_n_0
    SLICE_X1Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.970 r  mainStage2/topcounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.970    mainStage2/topcounter0_carry__1_n_0
    SLICE_X1Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.241 r  mainStage2/topcounter0_carry__2/CO[0]
                         net (fo=2, routed)           0.313     8.554    mainStage2/topcounter0_carry__2_n_3
    SLICE_X3Y141         LUT2 (Prop_lut2_I0_O)        0.373     8.927 r  mainStage2/topcounter[0]_i_1/O
                         net (fo=26, routed)          0.693     9.620    mainStage2/topcounter[0]_i_1_n_0
    SLICE_X2Y136         FDRE                                         r  mainStage2/topcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.584    15.006    mainStage2/CLK
    SLICE_X2Y136         FDRE                                         r  mainStage2/topcounter_reg[4]/C
                         clock pessimism              0.300    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X2Y136         FDRE (Setup_fdre_C_R)       -0.524    14.747    mainStage2/topcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                  5.127    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 mainStage2/topcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainStage2/topcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 1.912ns (44.328%)  route 2.401ns (55.672%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.704     5.306    mainStage2/CLK
    SLICE_X2Y136         FDRE                                         r  mainStage2/topcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  mainStage2/topcounter_reg[4]/Q
                         net (fo=3, routed)           1.395     7.220    mainStage2/soundStage0/topcounter_reg[4]
    SLICE_X1Y137         LUT5 (Prop_lut5_I0_O)        0.124     7.344 r  mainStage2/soundStage0/topcounter0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.344    mainStage2/soundStage0_n_24
    SLICE_X1Y137         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.742 r  mainStage2/topcounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.742    mainStage2/topcounter0_carry_n_0
    SLICE_X1Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.856 r  mainStage2/topcounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.856    mainStage2/topcounter0_carry__0_n_0
    SLICE_X1Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.970 r  mainStage2/topcounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.970    mainStage2/topcounter0_carry__1_n_0
    SLICE_X1Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.241 r  mainStage2/topcounter0_carry__2/CO[0]
                         net (fo=2, routed)           0.313     8.554    mainStage2/topcounter0_carry__2_n_3
    SLICE_X3Y141         LUT2 (Prop_lut2_I0_O)        0.373     8.927 r  mainStage2/topcounter[0]_i_1/O
                         net (fo=26, routed)          0.693     9.620    mainStage2/topcounter[0]_i_1_n_0
    SLICE_X2Y136         FDRE                                         r  mainStage2/topcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.584    15.006    mainStage2/CLK
    SLICE_X2Y136         FDRE                                         r  mainStage2/topcounter_reg[5]/C
                         clock pessimism              0.300    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X2Y136         FDRE (Setup_fdre_C_R)       -0.524    14.747    mainStage2/topcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                  5.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 mainStage0/buttonStage0/dechistory_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainStage0/buttonStage0/dechistory_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.567     1.486    mainStage0/buttonStage0/CLK
    SLICE_X8Y138         FDRE                                         r  mainStage0/buttonStage0/dechistory_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y138         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  mainStage0/buttonStage0/dechistory_reg[0]/Q
                         net (fo=2, routed)           0.127     1.778    mainStage0/buttonStage0/dechistory[0]
    SLICE_X9Y138         FDRE                                         r  mainStage0/buttonStage0/dechistory_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.838     2.003    mainStage0/buttonStage0/CLK
    SLICE_X9Y138         FDRE                                         r  mainStage0/buttonStage0/dechistory_reg[1]/C
                         clock pessimism             -0.503     1.499    
    SLICE_X9Y138         FDRE (Hold_fdre_C_D)         0.075     1.574    mainStage0/buttonStage0/dechistory_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 mainStage0/buttonStage0/dechistory_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainStage0/buttonStage0/dec_detected_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.567     1.486    mainStage0/buttonStage0/CLK
    SLICE_X9Y138         FDRE                                         r  mainStage0/buttonStage0/dechistory_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y138         FDRE (Prop_fdre_C_Q)         0.128     1.614 r  mainStage0/buttonStage0/dechistory_reg[1]/Q
                         net (fo=2, routed)           0.069     1.683    mainStage0/buttonStage0/dechistory[1]
    SLICE_X9Y138         LUT6 (Prop_lut6_I1_O)        0.099     1.782 r  mainStage0/buttonStage0/dec_detected_i_1/O
                         net (fo=1, routed)           0.000     1.782    mainStage0/buttonStage0/dec_detected_i_1_n_0
    SLICE_X9Y138         FDRE                                         r  mainStage0/buttonStage0/dec_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.838     2.003    mainStage0/buttonStage0/CLK
    SLICE_X9Y138         FDRE                                         r  mainStage0/buttonStage0/dec_detected_reg/C
                         clock pessimism             -0.516     1.486    
    SLICE_X9Y138         FDRE (Hold_fdre_C_D)         0.091     1.577    mainStage0/buttonStage0/dec_detected_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 mainStage0/buttonStage0/dechistory_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainStage0/buttonStage0/dechistory_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.567     1.486    mainStage0/buttonStage0/CLK
    SLICE_X10Y139        FDRE                                         r  mainStage0/buttonStage0/dechistory_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y139        FDRE (Prop_fdre_C_Q)         0.164     1.650 r  mainStage0/buttonStage0/dechistory_reg[5]/Q
                         net (fo=2, routed)           0.128     1.778    mainStage0/buttonStage0/dechistory[5]
    SLICE_X11Y139        FDRE                                         r  mainStage0/buttonStage0/dechistory_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.838     2.003    mainStage0/buttonStage0/CLK
    SLICE_X11Y139        FDRE                                         r  mainStage0/buttonStage0/dechistory_reg[6]/C
                         clock pessimism             -0.503     1.499    
    SLICE_X11Y139        FDRE (Hold_fdre_C_D)         0.070     1.569    mainStage0/buttonStage0/dechistory_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 mainStage0/buttonStage0/incr_detected_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainStage0/buttonStage0/a2_inc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.189ns (54.024%)  route 0.161ns (45.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.597     1.516    mainStage0/buttonStage0/CLK
    SLICE_X7Y143         FDRE                                         r  mainStage0/buttonStage0/incr_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  mainStage0/buttonStage0/incr_detected_reg/Q
                         net (fo=5, routed)           0.161     1.818    mainStage0/buttonStage0/incr_detected
    SLICE_X7Y141         LUT3 (Prop_lut3_I1_O)        0.048     1.866 r  mainStage0/buttonStage0/a2_inc[1]_i_1/O
                         net (fo=1, routed)           0.000     1.866    mainStage0/buttonStage0/a2_inc[1]_i_1_n_0
    SLICE_X7Y141         FDRE                                         r  mainStage0/buttonStage0/a2_inc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.866     2.032    mainStage0/buttonStage0/CLK
    SLICE_X7Y141         FDRE                                         r  mainStage0/buttonStage0/a2_inc_reg[1]/C
                         clock pessimism             -0.500     1.531    
    SLICE_X7Y141         FDRE (Hold_fdre_C_D)         0.107     1.638    mainStage0/buttonStage0/a2_inc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 mainStage0/buttonStage0/dec2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainStage0/buttonStage0/dechistory_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.567     1.486    mainStage0/buttonStage0/CLK
    SLICE_X8Y138         FDRE                                         r  mainStage0/buttonStage0/dec2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y138         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  mainStage0/buttonStage0/dec2_reg/Q
                         net (fo=2, routed)           0.116     1.767    mainStage0/buttonStage0/dec2
    SLICE_X8Y138         FDRE                                         r  mainStage0/buttonStage0/dechistory_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.838     2.003    mainStage0/buttonStage0/CLK
    SLICE_X8Y138         FDRE                                         r  mainStage0/buttonStage0/dechistory_reg[0]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X8Y138         FDRE (Hold_fdre_C_D)         0.052     1.538    mainStage0/buttonStage0/dechistory_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 mainStage0/buttonStage0/incr_detected_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainStage0/buttonStage0/a2_inc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.190ns (54.001%)  route 0.162ns (45.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.597     1.516    mainStage0/buttonStage0/CLK
    SLICE_X7Y143         FDRE                                         r  mainStage0/buttonStage0/incr_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  mainStage0/buttonStage0/incr_detected_reg/Q
                         net (fo=5, routed)           0.162     1.819    mainStage0/buttonStage0/incr_detected
    SLICE_X7Y141         LUT5 (Prop_lut5_I2_O)        0.049     1.868 r  mainStage0/buttonStage0/a2_inc[3]_i_1/O
                         net (fo=1, routed)           0.000     1.868    mainStage0/buttonStage0/a2_inc[3]_i_1_n_0
    SLICE_X7Y141         FDRE                                         r  mainStage0/buttonStage0/a2_inc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.866     2.032    mainStage0/buttonStage0/CLK
    SLICE_X7Y141         FDRE                                         r  mainStage0/buttonStage0/a2_inc_reg[3]/C
                         clock pessimism             -0.500     1.531    
    SLICE_X7Y141         FDRE (Hold_fdre_C_D)         0.107     1.638    mainStage0/buttonStage0/a2_inc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 mainStage0/buttonStage0/dechistory_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainStage0/buttonStage0/dechistory_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.632%)  route 0.175ns (55.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.567     1.486    mainStage0/buttonStage0/CLK
    SLICE_X11Y139        FDRE                                         r  mainStage0/buttonStage0/dechistory_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y139        FDRE (Prop_fdre_C_Q)         0.141     1.627 r  mainStage0/buttonStage0/dechistory_reg[9]/Q
                         net (fo=2, routed)           0.175     1.802    mainStage0/buttonStage0/dechistory[9]
    SLICE_X11Y138        FDRE                                         r  mainStage0/buttonStage0/dechistory_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.838     2.003    mainStage0/buttonStage0/CLK
    SLICE_X11Y138        FDRE                                         r  mainStage0/buttonStage0/dechistory_reg[10]/C
                         clock pessimism             -0.500     1.502    
    SLICE_X11Y138        FDRE (Hold_fdre_C_D)         0.070     1.572    mainStage0/buttonStage0/dechistory_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 mainStage0/buttonStage0/incr_detected_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainStage0/buttonStage0/a2_inc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.626%)  route 0.161ns (46.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.597     1.516    mainStage0/buttonStage0/CLK
    SLICE_X7Y143         FDRE                                         r  mainStage0/buttonStage0/incr_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  mainStage0/buttonStage0/incr_detected_reg/Q
                         net (fo=5, routed)           0.161     1.818    mainStage0/buttonStage0/incr_detected
    SLICE_X7Y141         LUT2 (Prop_lut2_I1_O)        0.045     1.863 r  mainStage0/buttonStage0/a2_inc[0]_i_1/O
                         net (fo=1, routed)           0.000     1.863    mainStage0/buttonStage0/a2_inc[0]_i_1_n_0
    SLICE_X7Y141         FDRE                                         r  mainStage0/buttonStage0/a2_inc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.866     2.032    mainStage0/buttonStage0/CLK
    SLICE_X7Y141         FDRE                                         r  mainStage0/buttonStage0/a2_inc_reg[0]/C
                         clock pessimism             -0.500     1.531    
    SLICE_X7Y141         FDRE (Hold_fdre_C_D)         0.091     1.622    mainStage0/buttonStage0/a2_inc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 mainStage0/buttonStage0/incr_detected_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainStage0/buttonStage0/a2_inc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.472%)  route 0.162ns (46.528%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.597     1.516    mainStage0/buttonStage0/CLK
    SLICE_X7Y143         FDRE                                         r  mainStage0/buttonStage0/incr_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  mainStage0/buttonStage0/incr_detected_reg/Q
                         net (fo=5, routed)           0.162     1.819    mainStage0/buttonStage0/incr_detected
    SLICE_X7Y141         LUT4 (Prop_lut4_I0_O)        0.045     1.864 r  mainStage0/buttonStage0/a2_inc[2]_i_1/O
                         net (fo=1, routed)           0.000     1.864    mainStage0/buttonStage0/a2_inc[2]_i_1_n_0
    SLICE_X7Y141         FDRE                                         r  mainStage0/buttonStage0/a2_inc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.866     2.032    mainStage0/buttonStage0/CLK
    SLICE_X7Y141         FDRE                                         r  mainStage0/buttonStage0/a2_inc_reg[2]/C
                         clock pessimism             -0.500     1.531    
    SLICE_X7Y141         FDRE (Hold_fdre_C_D)         0.092     1.623    mainStage0/buttonStage0/a2_inc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 mainStage0/buttonStage0/dechistory_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainStage0/buttonStage0/dechistory_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.747%)  route 0.181ns (56.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.566     1.485    mainStage0/buttonStage0/CLK
    SLICE_X11Y137        FDRE                                         r  mainStage0/buttonStage0/dechistory_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y137        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  mainStage0/buttonStage0/dechistory_reg[14]/Q
                         net (fo=2, routed)           0.181     1.808    mainStage0/buttonStage0/dechistory[14]
    SLICE_X11Y137        FDRE                                         r  mainStage0/buttonStage0/dechistory_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.836     2.001    mainStage0/buttonStage0/CLK
    SLICE_X11Y137        FDRE                                         r  mainStage0/buttonStage0/dechistory_reg[15]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X11Y137        FDRE (Hold_fdre_C_D)         0.075     1.560    mainStage0/buttonStage0/dechistory_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y135    mainStage2/topcounter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y137    mainStage2/topcounter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y137    mainStage2/topcounter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y138    mainStage2/topcounter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y140    mainStage0/buttonStage0/a2_dec_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y140    mainStage0/buttonStage0/a2_dec_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y140    mainStage0/buttonStage0/a2_dec_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y140    mainStage0/buttonStage0/a2_dec_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y141    mainStage0/buttonStage0/a2_inc_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y135    mainStage2/topcounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y135    mainStage2/topcounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y135    mainStage2/topcounter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y135    mainStage2/topcounter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y136    mainStage2/topcounter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y136    mainStage2/topcounter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y136    mainStage2/topcounter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y136    mainStage2/topcounter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y138    mainStage2/topcounter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y141    mainStage0/buttonStage0/a2_inc_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y137    mainStage2/topcounter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y137    mainStage2/topcounter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y137    mainStage2/topcounter_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y137    mainStage2/topcounter_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y137    mainStage2/topcounter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y137    mainStage2/topcounter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y138    mainStage2/topcounter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y138    mainStage2/topcounter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y140    mainStage0/buttonStage0/a2_dec_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y140    mainStage0/buttonStage0/a2_dec_reg[0]/C



