
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_18048:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:54144*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54144*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18049:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:54147*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54147*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18050:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:54150*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54150*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18051:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:54153*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54153*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18052:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:54156*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54156*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18053:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x87000000; valaddr_reg:x3; val_offset:54159*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54159*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18054:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x87000001; valaddr_reg:x3; val_offset:54162*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54162*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18055:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x87000003; valaddr_reg:x3; val_offset:54165*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54165*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18056:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x87000007; valaddr_reg:x3; val_offset:54168*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54168*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18057:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x8700000f; valaddr_reg:x3; val_offset:54171*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54171*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18058:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x8700001f; valaddr_reg:x3; val_offset:54174*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54174*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18059:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x8700003f; valaddr_reg:x3; val_offset:54177*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54177*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18060:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x8700007f; valaddr_reg:x3; val_offset:54180*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54180*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18061:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x870000ff; valaddr_reg:x3; val_offset:54183*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54183*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18062:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x870001ff; valaddr_reg:x3; val_offset:54186*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54186*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18063:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x870003ff; valaddr_reg:x3; val_offset:54189*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54189*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18064:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x870007ff; valaddr_reg:x3; val_offset:54192*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54192*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18065:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x87000fff; valaddr_reg:x3; val_offset:54195*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54195*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18066:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x87001fff; valaddr_reg:x3; val_offset:54198*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54198*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18067:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x87003fff; valaddr_reg:x3; val_offset:54201*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54201*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18068:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x87007fff; valaddr_reg:x3; val_offset:54204*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54204*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18069:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x8700ffff; valaddr_reg:x3; val_offset:54207*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54207*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18070:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x8701ffff; valaddr_reg:x3; val_offset:54210*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54210*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18071:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x8703ffff; valaddr_reg:x3; val_offset:54213*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54213*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18072:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x8707ffff; valaddr_reg:x3; val_offset:54216*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54216*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18073:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x870fffff; valaddr_reg:x3; val_offset:54219*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54219*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18074:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x871fffff; valaddr_reg:x3; val_offset:54222*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54222*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18075:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x873fffff; valaddr_reg:x3; val_offset:54225*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54225*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18076:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x87400000; valaddr_reg:x3; val_offset:54228*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54228*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18077:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x87600000; valaddr_reg:x3; val_offset:54231*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54231*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18078:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x87700000; valaddr_reg:x3; val_offset:54234*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54234*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18079:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x87780000; valaddr_reg:x3; val_offset:54237*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54237*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18080:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x877c0000; valaddr_reg:x3; val_offset:54240*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54240*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18081:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x877e0000; valaddr_reg:x3; val_offset:54243*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54243*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18082:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x877f0000; valaddr_reg:x3; val_offset:54246*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54246*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18083:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x877f8000; valaddr_reg:x3; val_offset:54249*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54249*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18084:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x877fc000; valaddr_reg:x3; val_offset:54252*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54252*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18085:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x877fe000; valaddr_reg:x3; val_offset:54255*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54255*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18086:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x877ff000; valaddr_reg:x3; val_offset:54258*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54258*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18087:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x877ff800; valaddr_reg:x3; val_offset:54261*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54261*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18088:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x877ffc00; valaddr_reg:x3; val_offset:54264*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54264*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18089:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x877ffe00; valaddr_reg:x3; val_offset:54267*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54267*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18090:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x877fff00; valaddr_reg:x3; val_offset:54270*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54270*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18091:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x877fff80; valaddr_reg:x3; val_offset:54273*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54273*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18092:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x877fffc0; valaddr_reg:x3; val_offset:54276*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54276*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18093:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x877fffe0; valaddr_reg:x3; val_offset:54279*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54279*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18094:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x877ffff0; valaddr_reg:x3; val_offset:54282*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54282*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18095:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x877ffff8; valaddr_reg:x3; val_offset:54285*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54285*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18096:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x877ffffc; valaddr_reg:x3; val_offset:54288*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54288*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18097:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x877ffffe; valaddr_reg:x3; val_offset:54291*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54291*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18098:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fc149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebfc149; op2val:0x80000000;
op3val:0x877fffff; valaddr_reg:x3; val_offset:54294*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54294*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18099:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x61000000; valaddr_reg:x3; val_offset:54297*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54297*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18100:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x61000001; valaddr_reg:x3; val_offset:54300*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54300*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18101:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x61000003; valaddr_reg:x3; val_offset:54303*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54303*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18102:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x61000007; valaddr_reg:x3; val_offset:54306*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54306*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18103:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x6100000f; valaddr_reg:x3; val_offset:54309*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54309*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18104:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x6100001f; valaddr_reg:x3; val_offset:54312*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54312*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18105:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x6100003f; valaddr_reg:x3; val_offset:54315*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54315*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18106:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x6100007f; valaddr_reg:x3; val_offset:54318*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54318*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18107:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x610000ff; valaddr_reg:x3; val_offset:54321*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54321*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18108:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x610001ff; valaddr_reg:x3; val_offset:54324*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54324*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18109:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x610003ff; valaddr_reg:x3; val_offset:54327*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54327*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18110:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x610007ff; valaddr_reg:x3; val_offset:54330*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54330*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18111:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x61000fff; valaddr_reg:x3; val_offset:54333*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54333*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18112:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x61001fff; valaddr_reg:x3; val_offset:54336*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54336*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18113:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x61003fff; valaddr_reg:x3; val_offset:54339*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54339*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18114:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x61007fff; valaddr_reg:x3; val_offset:54342*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54342*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18115:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x6100ffff; valaddr_reg:x3; val_offset:54345*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54345*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18116:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x6101ffff; valaddr_reg:x3; val_offset:54348*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54348*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18117:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x6103ffff; valaddr_reg:x3; val_offset:54351*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54351*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18118:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x6107ffff; valaddr_reg:x3; val_offset:54354*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54354*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18119:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x610fffff; valaddr_reg:x3; val_offset:54357*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54357*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18120:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x611fffff; valaddr_reg:x3; val_offset:54360*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54360*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18121:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x613fffff; valaddr_reg:x3; val_offset:54363*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54363*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18122:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x61400000; valaddr_reg:x3; val_offset:54366*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54366*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18123:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x61600000; valaddr_reg:x3; val_offset:54369*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54369*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18124:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x61700000; valaddr_reg:x3; val_offset:54372*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54372*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18125:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x61780000; valaddr_reg:x3; val_offset:54375*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54375*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18126:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x617c0000; valaddr_reg:x3; val_offset:54378*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54378*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18127:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x617e0000; valaddr_reg:x3; val_offset:54381*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54381*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18128:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x617f0000; valaddr_reg:x3; val_offset:54384*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54384*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18129:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x617f8000; valaddr_reg:x3; val_offset:54387*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54387*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18130:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x617fc000; valaddr_reg:x3; val_offset:54390*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54390*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18131:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x617fe000; valaddr_reg:x3; val_offset:54393*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54393*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18132:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x617ff000; valaddr_reg:x3; val_offset:54396*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54396*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18133:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x617ff800; valaddr_reg:x3; val_offset:54399*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54399*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18134:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x617ffc00; valaddr_reg:x3; val_offset:54402*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54402*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18135:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x617ffe00; valaddr_reg:x3; val_offset:54405*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54405*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18136:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x617fff00; valaddr_reg:x3; val_offset:54408*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54408*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18137:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x617fff80; valaddr_reg:x3; val_offset:54411*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54411*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18138:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x617fffc0; valaddr_reg:x3; val_offset:54414*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54414*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18139:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x617fffe0; valaddr_reg:x3; val_offset:54417*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54417*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18140:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x617ffff0; valaddr_reg:x3; val_offset:54420*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54420*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18141:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x617ffff8; valaddr_reg:x3; val_offset:54423*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54423*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18142:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x617ffffc; valaddr_reg:x3; val_offset:54426*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54426*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18143:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x617ffffe; valaddr_reg:x3; val_offset:54429*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54429*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18144:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x617fffff; valaddr_reg:x3; val_offset:54432*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54432*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18145:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x7f000001; valaddr_reg:x3; val_offset:54435*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54435*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18146:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x7f000003; valaddr_reg:x3; val_offset:54438*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54438*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18147:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x7f000007; valaddr_reg:x3; val_offset:54441*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54441*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18148:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x7f199999; valaddr_reg:x3; val_offset:54444*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54444*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18149:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x7f249249; valaddr_reg:x3; val_offset:54447*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54447*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18150:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x7f333333; valaddr_reg:x3; val_offset:54450*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54450*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18151:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x7f36db6d; valaddr_reg:x3; val_offset:54453*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54453*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18152:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x7f3bbbbb; valaddr_reg:x3; val_offset:54456*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54456*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18153:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x7f444444; valaddr_reg:x3; val_offset:54459*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54459*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18154:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x7f4ccccc; valaddr_reg:x3; val_offset:54462*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54462*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18155:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x7f5b6db6; valaddr_reg:x3; val_offset:54465*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54465*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18156:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x7f666666; valaddr_reg:x3; val_offset:54468*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54468*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18157:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x7f6db6db; valaddr_reg:x3; val_offset:54471*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54471*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18158:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x7f7ffff8; valaddr_reg:x3; val_offset:54474*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54474*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18159:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x7f7ffffc; valaddr_reg:x3; val_offset:54477*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54477*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18160:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x402483 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a8a3a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec02483; op2val:0x402a8a3a;
op3val:0x7f7ffffe; valaddr_reg:x3; val_offset:54480*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54480*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18161:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x404e9c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec04e9c; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:54483*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54483*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18162:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x404e9c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec04e9c; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:54486*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54486*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18163:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x404e9c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec04e9c; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:54489*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54489*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18164:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x404e9c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec04e9c; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:54492*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54492*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18165:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x404e9c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec04e9c; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:54495*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54495*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18166:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x404e9c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec04e9c; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:54498*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54498*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18167:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x404e9c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec04e9c; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:54501*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54501*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18168:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x404e9c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec04e9c; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:54504*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54504*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18169:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x404e9c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec04e9c; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:54507*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54507*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18170:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x404e9c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec04e9c; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:54510*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54510*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18171:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x404e9c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec04e9c; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:54513*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54513*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18172:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x404e9c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec04e9c; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:54516*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54516*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18173:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x404e9c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec04e9c; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:54519*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54519*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18174:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x404e9c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec04e9c; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:54522*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54522*0 + 3*141*FLEN/8, x4, x1, x2)

inst_18175:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x404e9c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec04e9c; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:54525*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 54525*0 + 3*141*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264924160,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264924161,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264924163,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264924167,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264924175,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264924191,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264924223,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264924287,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264924415,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264924671,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264925183,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264926207,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264928255,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264932351,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264940543,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264956927,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264989695,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2265055231,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2265186303,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2265448447,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2265972735,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2267021311,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2269118463,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2269118464,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2271215616,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2272264192,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2272788480,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273050624,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273181696,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273247232,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273280000,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273296384,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273304576,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273308672,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273310720,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273311744,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273312256,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273312512,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273312640,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273312704,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273312736,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273312752,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273312760,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273312764,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273312766,32,FLEN)
NAN_BOXED(2126496073,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273312767,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1627389952,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1627389953,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1627389955,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1627389959,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1627389967,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1627389983,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1627390015,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1627390079,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1627390207,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1627390463,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1627390975,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1627391999,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1627394047,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1627398143,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1627406335,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1627422719,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1627455487,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1627521023,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1627652095,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1627914239,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1628438527,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1629487103,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1631584255,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1631584256,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1633681408,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1634729984,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1635254272,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1635516416,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1635647488,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1635713024,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1635745792,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1635762176,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1635770368,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1635774464,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1635776512,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1635777536,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1635778048,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1635778304,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1635778432,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1635778496,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1635778528,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1635778544,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1635778552,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1635778556,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1635778558,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(1635778559,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(2130706433,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(2130706435,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(2130706439,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(2132384153,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(2133103177,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(2134061875,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(2134301549,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(2134621115,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(2135180356,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(2135739596,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(2136698294,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(2137417318,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(2137896667,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(2139095032,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(2139095036,32,FLEN)
NAN_BOXED(2126521475,32,FLEN)
NAN_BOXED(1076529722,32,FLEN)
NAN_BOXED(2139095038,32,FLEN)
NAN_BOXED(2126532252,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2126532252,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2126532252,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2126532252,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2126532252,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2126532252,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2126532252,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2126532252,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2126532252,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2126532252,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2126532252,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2126532252,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2126532252,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2126532252,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2126532252,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
