let g:netrw_dirhistmax  =10
let g:netrw_dirhistcnt =3
let g:netrw_dirhist_3='/home/dave/FPGA/monolith/modules/bram/rtl'
let g:netrw_dirhist_2='/home/dave/FPGA/monolith_og/modules/memory/fifo_reg'
let g:netrw_dirhist_1='/home/dave/FPGA/rtl-video/dpi/include'
let g:netrw_dirhist_0='/home/dave/FPGA/rtl-foundation'
let g:netrw_dirhist_9='/home/dave/FPGA/rtl-dsp/octave'
let g:netrw_dirhist_8='/home/dave/FPGA/rtl-foundation/ver/thirdparty/verilog-i2c'
let g:netrw_dirhist_7='/home/dave/FPGA/monolith/modules/avalon/avalon_arbiter'
let g:netrw_dirhist_6='/home/dave/FPGA/monolith/modules/soc/riscv/riscv-tests'
let g:netrw_dirhist_5='/home/dave/FPGA/monolith/modules/device/adv7513'
let g:netrw_dirhist_4='/home/dave/FPGA/monolith/rtl/intf-bram_if'
