Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\pll.qsys --synthesis=VHDL --output-directory=D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\pll --family="Arria 10" --part=10AS066H2F34I1HG
Progress: Loading quartus/pll.qsys
Progress: Reading input file
Progress: Adding iopll_0 [altera_iopll 19.1]
Warning: iopll_0: Used altera_iopll 18.0 (instead of 19.1)
Progress: Parameterizing module iopll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: pll.iopll_0: Able to implement PLL - Actual settings differ from Requested settings
Info: pll: "Transforming system: pll"
Info: pll: Running transform generation_view_transform
Info: pll: Running transform generation_view_transform took 0.000s
Info: iopll_0: Running transform generation_view_transform
Info: iopll_0: Running transform generation_view_transform took 0.000s
Info: pll: Running transform merlin_avalon_transform
Info: pll: Running transform merlin_avalon_transform took 0.033s
Info: pll: "Naming system components in system: pll"
Info: pll: "Processing generation queue"
Info: pll: "Generating: pll"
Info: pll: "Generating: pll_altera_iopll_180_di77tzi"
Info: pll: Done "pll" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
