61|516|Public
50|$|The rooftop water towers store 25000 to 50000 L {{of water}} {{until it is}} needed in the {{building}} below. The upper portion of water is skimmed off the top for everyday use while {{the water in the}} bottom of the tower is held in reserve to fight fire. When the water drops below a certain level, a pressure <b>switch,</b> <b>level</b> switch or float valve will activate a pump or open a public water line to refill the water tower.|$|E
50|$|The second {{bandwidth}} measurement is unmetered service where providers cap {{or control}} the “top line” speed for a server. Top line speed in unmetered bandwidth {{is the total}} Mbit/s allocated to the server and configured on the <b>switch</b> <b>level.</b> For example, if you purchase 10 Mbit/s unmetered bandwidth, the top line speed would be 10 Mbit/s. 10 Mbit/s {{would result in the}} provider controlling the speed transfers take place while providing the ability for the dedicated server owner to not be charged with bandwidth overages. Unmetered bandwidth services usually incur an additional charge.|$|E
50|$|Auto Trending - Capacity Planning and Reporting is an {{important}} feature of a network management system {{in order for the}} operator to respond to network utilization and growth. Upon auto-discovery of the physical slot/port connectivity of the entire network, VPFM is able to understand which connections link the network together. VPFM automatically enables trending of Key Resource Indicators and Key Performance Indicators to provide historical views of things like errors, congestion, utilization in/out of the important trunk links of the switch by slot and port. These interface trends allow the operator to determine if the conditions that are being encountered at the current time are atypical or not. VPFM also enables Key Performance Indicator trending at the overall <b>switch</b> <b>level</b> as well to provide a view into the routing stability, physical connection stability, bridging stability, and CPU utilization among other key statistics.|$|E
40|$|Abstract—In this paper, the {{performance}} of a cooperative Decode-and-Forward (DF) relay network with adaptive M-ary Quadrature Amplitude Modulation (M-QAM) is analyzed. A five mode adaptive M-QAM scheme is employed, and the system performance is investigated for both fixed <b>switching</b> <b>levels</b> and for optimized <b>switching</b> <b>levels</b> with a target bit error rate (BER) constraint. Expressions for average BER, spectral efficiency, and outage probability are derived to investigate {{the performance}} of the cooperative system under independently and identically distributed (i. i. d.) Nakagami-m fading wireless environments. Adaptive M-QAM with optimized <b>switching</b> <b>levels</b> maintains the target BER constraint while fixed <b>switching</b> <b>levels</b> achieves a conservative BER, which is lower than the target. I...|$|R
40|$|The {{upper-bound}} {{performance of}} adaptive modulation in Rayleigh channels is given {{and the results}} of optimisation of the <b>switching</b> <b>levels</b> are presented. The resulting performance is compared with fixed modulation schemes in a narrow-band Rayleigh fading channel. The <b>switching</b> <b>levels</b> are re-optimised for co-channel interference environments and comparison with fixed modulation schemes is conducted again...|$|R
40|$|Switching {{control signals}} {{are used to}} {{activate}} and deactivate system actuator periodically based on saturation limits. Switching control system which produces <b>level</b> <b>switching</b> signals (two <b>levels</b> or three levels) are known as <b>level</b> <b>switching</b> control system. <b>Level</b> <b>switching</b> control systems are inexpensive to implement (T. H. Jensen, 2003), but their drawback is tha...|$|R
40|$|Abstract — Custom VLSI {{design at}} the <b>switch</b> <b>level</b> is {{commonly}} applied when a chip {{is required to}} meet stringent operating requirements in terms of speed, power, or area. ATPG requires gate level models, which are verified for correctness against <b>switch</b> <b>level</b> models. Typically, test models are created manually from the <b>switch</b> <b>level</b> models—a tedious, error-prone process requiring experienced DFT engineers. This paper presents an automated flow for creating gate level test models from circuits at the <b>switch</b> <b>level.</b> The proposed flow utilizes Motorola’s <b>Switch</b> <b>Level</b> Verification (SLV) tool, which employs detailed <b>switch</b> <b>level</b> analysis to model the behavior of MOS transistors and represent them {{at a higher level}} of abstraction. We present experimental results, which demonstrate that the automated flow is capable of producing gate models that meet the ATPG requirements and are comparable to manually created ones. I...|$|E
40|$|<b>Switch</b> <b>level</b> {{simulation}} {{has become}} a common means for accurate modeling of MOS circuit behavior. This paper discusses the <b>switch</b> <b>level</b> simulation model as described by [1]. The basic network model and other parameters are thoroughly discussed. Thereafter the paper discusses a new algorithm develop by [2] for detecting logic gate implementation and accurately modeling their <b>switch</b> <b>level</b> behavior. The algorithm has also successfully increased the speed of simulation...|$|E
40|$|Bridging faults {{have been}} shown to be a major failure mode in VLSI devices. This study {{examines}} nMOS and CMOS complex gates in detail for bridging faults. Analysis is carried out using both switch and circuit level models for comparison. It is shown that in most cases, the <b>switch</b> <b>level</b> analysis predicts the correct behavior. A set of conditions are presented, under which the <b>switch</b> <b>level</b> analysis may fail to predict the correct behavior. These conditions can be used for accurate <b>switch</b> <b>level</b> test generation and simulation. 1...|$|E
40|$|Adaptive {{modulation}} {{can achieve}} channel capacity gains by adapting t h e {{number of bits}} per transmission symbol on a burst-by-burst basis, in harmony with channel quality fluctuations. In this treatise their interference resilience is quantified and the modem mode <b>switching</b> <b>levels</b> are determined under interfered conditions. The associated performance curves are portrayed in Figures 6, 7 and 8 for target bit error rates of 1 and 0. 01 %, respectively. The corresponding modem mode <b>switching</b> <b>levels</b> are summarised in Tables 2, 2 and 4, respectively...|$|R
40|$|In {{this note}} we {{investigate}} how to tune the thermostat hysteresis {{for a system}} of interconnected thermal processes. Using linear programming techniques and worst-case analysis we compute <b>switch</b> <b>levels</b> for the controller {{to make the system}} stay close to desired temperature levels. Both the case with and without amplitude bounded disturbances are treated. The same technique can also be applied to a system of interconnected tanks despite the fact that such a system is nonlinear. 1 Problem Description Many industrial processes are controlled using relays that turns heaters or pumps on and off when certain levels are reached. Usually the <b>switch</b> <b>levels</b> of the relays are tuned by hand to obtain required safety margins on for example temperatur or liquid levels. In some cases the relay controlled process interact with other processes which then are indirectly controlled by the relay. This makes it hard to predict how the setting of <b>switch</b> <b>levels</b> for the relay controlled process effects the pr [...] ...|$|R
40|$|In this study, {{the theory}} of minimum-time optimal control system in {{buck-boost}} bi-linear converters is described, so that output voltage regulation is carried out within minimum time. For this purpose, the Pontryagin's Minimum Principle is applied to find optimal <b>switching</b> <b>level</b> applying minimum-time optimal control rules. The results revealed that by utilizing an optimal <b>switching</b> <b>level</b> instead of classical switching patterns, output voltage regulation {{will be carried out}} within minimum time. However, transient energy index of increased overvoltage significantly reduces in order to attain minimum time optimal control in reduced output load. The laboratory results were used in order to verify numerical simulations...|$|R
40|$|Abstract — VHDL-AMS (IEEE 1076. 1 - 1999), an {{extension}} to the VHDL, {{is considered to}} be a unified language for digital analog, mixed-signal modeling [1],[2]. Although traditionally AMS language is commonly used for behavioral modeling, in this paper special emphasis is given to modeling of mosfet based devices at <b>switch</b> <b>level.</b> We have analyzed VHDL-AMS for <b>switch</b> <b>level</b> modeling on basis of accuracy and response time. It is demonstrated by comparing parameters of CMOS inverter, universal gates and full adder. For all circuits implemented at <b>switch</b> <b>level</b> mosfet used is level- 3 MOS Empirical model validated in SystemVision 5. 9 from Mento...|$|E
40|$|Abstract-Switch level {{models are}} widely used for fault {{analysis}} of MOS digital circuits. <b>Switch</b> <b>level</b> analysis (SLA) provides significantly more accurate results compared to the gate level models and also avoids the complexities of circuit level analysis. The accuracy of SLA is crit-ically examined, and conditions under which <b>switch</b> <b>level</b> analysis may generate incorrect results are specified. Such conditions may occur when the bulk of a transistor is connected to its source. These condi-tions are especially applicable under certain types of bridging faults. A simple technique is suggested for accurate <b>switch</b> <b>level</b> modeling un-der such conditions. I...|$|E
40|$|This {{paper is}} an {{approach}} to automated verification of circuits represented as <b>switch</b> <b>level</b> designs. <b>Switch</b> <b>level</b> models (SLM) are a well established framework for modelling low level properties of circuits. We use many valued propositional logic to represent a suitable variant of SLM. Logical properties of circuits (gate level) can be expressed in a standard way in the same logic. As a result we can express soundness of <b>switch</b> <b>level</b> designs wrt to gate level specifications as many valued deduction problems. Recent advances in many valued theorem proving indicate {{that it is possible}} to handle real life examples. We report first results obtained with an experimental theorem prover...|$|E
40|$|Adaptive {{modulation}} techniques combat fading {{by employing}} a suitable modulation mode {{depending on the}} instantaneous channel conditions for improving the Bit Error Rate (BER) performance or the average throughput. Based on a generic model of constant-power adaptive modulation, exact closed form expressions of the average BER and the average throughput are derived, when employing square Quadrature Amplitude Modulation (QAM) or Phase Shift Keying (PSK) as the constituent modulation modes, operating over a Nakagami fading channel. The optimum modulation-mode <b>switching</b> <b>levels,</b> achieving the highest possible throughput under the constraint of the average BER, are obtained using the Lagrangian optimisation method. Adaptive modulation employing the optimum <b>switching</b> <b>levels</b> shows a superior performance, while maintaining a constant average BER...|$|R
50|$|The ideas {{originated}} in the Bell System in the United States, but were soon adopted by other countries where telephone operators were facing similar issues, even when service smaller geographic areas. The system in the United Kingdom implemented by the General Post Office resulted in fewer <b>switching</b> <b>levels</b> than the Bell System.|$|R
40|$|A {{closed form}} Bit Error Ratio (BER) formula is derived for a fixed-mode Quadrature Amplitude Modulation (QAM) scheme {{employing}} Rake receivers and receiver antenna diversity. The analysis is extended to constant power Adaptive QAM (AQAM) expressing the average BER {{and the average}} throughput as a closed form function of the modulation mode <b>switching</b> <b>levels.</b> Then, the <b>switching</b> <b>levels</b> are optimised so that the average throughput is maximised, while maintaining a given target BER. This results in a constant-BER, variable-throughput arrangement. The results show that our constant-power AQAMscheme exhibits an SNR gain of about 5 dB in comparison to fixed-mode QAM, when operating over a Wireless Asynchronous Transfer Mode (W-ATM) channel employing one antenna. However, the achievable throughput gain of the system over conventional fixed-mode modems is substantially reduced, as the diversity order of the receiver is increased...|$|R
40|$|A {{chip that}} is {{required}} to meet strict operating criteria in terms of speed, power, or area is commonly custom designed at the <b>switch</b> <b>level.</b> Traditional techniques for verifying these designs, based on simulation, are expensive in terms of resources and cannot completely guarantee correct operation. Formal verification methods, on the other hand, provide for a complete proof of correctness, and require less effort to setup. This paper presents Motorola's <b>Switch</b> <b>Level</b> Verification (SLV) tool, which employs detailed <b>switch</b> <b>level</b> analysis to model the behavior of MOS transistors and obtain an equivalent RTL model. This tool {{has been used for}} equivalence checking at the <b>switch</b> <b>level</b> for several years within Motorola for the PowerPC, M*Core and DSP custom blocks. We focus on the novel techniques employed in SLV, particularly in the areas of pre-charged and sequential logic analysis, and provide details on the automated and integrated equivalence checking flow in which the tool is used...|$|E
40|$|This paper {{presents}} a fault simulation environment which accepts pure <b>switch</b> <b>level</b> or mixed switch/RT level {{descriptions of the}} design under test. <b>Switch</b> <b>level</b> fault injection strategies for the stuckat, transition and logic bridge models are presented. A fault simulation algorithm is presented, along with design issues and optimizations. The fault simulation algorithm places no restrictions on the circuit styles used to implement designs. Mixed level simulation issues are discussed. Fault simulation performance numbers on large industrial benchmarks are reported. 1...|$|E
40|$|SUMMARY After {{analyzing}} {{the limitations of}} the traditional description of CMOS circuits at the gate level, this paper introduces the notions of switching and signal variables for describing the switching states of MOS transistors and signals in CMOS circuits, respectively. Two connection operations for describing the interaction between MOS transistors and signals and a new description for MOS circuits at the <b>switch</b> <b>level</b> are presented. This new description can be used to express the functional relationship between inputs and the output at the <b>switch</b> <b>level.</b> It {{can also be used to}} describe the circuit structure composed of MOS switches. The new description can be effectively used to design both CMOS circuits and nMOS pass transistor circuits...|$|E
40|$|Some general results {{about the}} optimal timing of {{relocation}} In this paper we derive general results concerning the optimal <b>switching</b> <b>level</b> {{in the problem}} of the optimal relocation policy for a firm that faces two types of uncertainty: one about the moments in which new (and more efficient) sites will become available; and the other regarding the degree of efficiency improvement inherent to each one of these new, yet to be known, potential location places. In particular, we note that the optimal <b>switching</b> <b>level</b> depends on the distribution of the degree of efficiency improvement only through an expected value. Impacts on the final results driven by the characteristics of the firm’s original location site, the market environment {{and the way in which}} risk is modelled are studied numerically. The overall results are in line with economic intuition...|$|R
40|$|A {{closed form}} {{expression}} of the average bit error rate (BER) is derived for a Rake receiver adaptive-modulation scheme over frequency selective slow Rayleigh fading channels. Multidimensional minimisation of a cost function based on the derived closed form BER expression is performed to optimise the <b>switching</b> <b>levels</b> for a constant BER adaptive modulation system...|$|R
40|$|We {{develop a}} method for {{computing}} the optimal double band [b; B] policy for switching between two diffusions with continuous rewards and switching costs. The two <b>switch</b> <b>levels</b> [b; B] are obtained as perturbations of the single optimal switching point a of the control problem with no switching costs. More precisely, we find {{that in the case}} of average reward problems the optimal <b>switch</b> <b>levels</b> can be obtained by intersecting two curves: a) the function, fl(a), which represents the long run average reward if we were to switch between the two diffusions at a and switches were free and b) an horizontal line whose height depends on the size of the transaction costs. Our semi-analytical approach reduces, for example, the solution of a problem recently posed by Perry and Bar-Lev [20] to the solution of one non-linear equation. A Method for Computing Double Band Policies for Switching Between Two Diffusions Florin Avram 1 Fikri Karaesmen 2 1 Department of Mathematics, Northeastern Uni [...] ...|$|R
40|$|Abstract An {{event-driven}} self-adaptive window {{technique for}} processing feedback problem in waveform relaxation based fast timing simulation is presented. A J-K Flip-Flop and several {{different kinds of}} counters are extensively tested to compare its performance with other methods. Also, its application in both <b>switch</b> <b>level</b> timing simulation and analogldigital mixed mode simulation is discussed...|$|E
40|$|A {{major step}} in {{effectively}} managing radio resources in a cellular network is to design an appropriate scheme for assigning cells to a location area (LA), serviced by a switch, and allocate resources for individual switches. However, this assignment is already proven {{in the literature}} to be an NP-hard problem [Merchant A, Sengupta B. Assignment of cells to switches in PCS networks. IEEE/ACM Transactions on Networking 3 (5) (1995) 521 - 6] that requires efficient heuristic search techniques for obtaining real-time solutions. This work presents a state-space search technique, which is a variant of best first search heuristic technique. The algorithm called the block depth first search (BDFS), allocates cells to switches during <b>switch</b> <b>level</b> resource planning. Under various simulated performance criteria, we compare {{the performance of the}} proposed technique with other similar procedures in the literature. Our results indicate that the BDFS outperforms the meta-heuristic procedures in terms of both efficiency and quality of solutions. Hence, we conclude that our proposed technique can be effectively used for <b>switch</b> <b>level</b> planning leading to an efficient management of scarce radio resource in cellular networks. Cell to switch assignment Radio resource management Depth first search...|$|E
40|$|Abstract. Switching devices {{based on}} wide band gap {{materials}} as SiC offer a significant perfor-mance improvement on the <b>switch</b> <b>level</b> compared to Si devices. A well known example are SiC diodes employed e. g. in PFC converters. In this paper, {{the impact on}} the system level perfor-mance, i. e. efficiency/power density, of a PFC and of a DC-DC converter resulting with the new SiC devices is evaluated based on analytical optimisation procedures and prototype systems. There, normally-on JFETs by SiCED and normally-off JFETs by SemiSouth are considered...|$|E
40|$|The National Security Agency (NSA) {{collects}} {{and processes}} signals intelligence information {{for national security}} purposes. As part of this mission, NSA predicts message routing over public switched telephone networks (PSTNs). The hierarchical <b>switching</b> <b>level</b> (or classification) of PSTN switching stations must be determined before making routing predictions. This thesis develops a fast graph-theoretic algorithm for accomplishing this classification. An undirected connected graph models a target PSTN; switching stations are nodes and logical connections between the switching stations are unit-length arcs. We develop bounds for the minimum number of <b>switching</b> <b>levels</b> and implicitly enumerate all possible classifications for each PS TN. The algorithm is implemented in Java and PSTNs are classified using a personal computer. Solutions are obtained in under one second for nine real-world PSTNs, and large notional networks of over 300 nodes and 900 arcs are classified in under one minute. This research improves existing node classification software. NAU. S. Navy (U. S. N.) author...|$|R
5000|$|A <b>switch</b> to <b>Level</b> 2 {{is planned}} for 2025 as a cost {{reduction}} of 30% is expected.|$|R
40|$|This {{application}} note describes the Texas Instruments CDCR 83 and CDCFR 83 clocks for Direct Rambus ™ system design. The document provides {{general guidance on}} power supply, system board layout to achieve {{a high level of}} signal integrity and low clock jitter, and translating <b>switching</b> <b>level</b> for various applications. This guide is not totally exclusive to the Rambus ™ application and some of the information can be applied to other PL...|$|R
40|$|This work {{extends to}} the <b>switch</b> <b>level</b> the {{verification}} and testing techniques based upon boolean satisfiability (SAT), so that SAT-based methodologies {{can be applied to}} circuits that cannot be well described at the gate level. The main achieved goal was to define a boolean model describing switch-level circuit operations as a SAT problem instance, to be applied to combinational equivalence checking and bridging-fault test generation. Results are provided for a set of combinational CMOS circuits, showing the feasibility of SAT-based verification and testing of switch-level circuits...|$|E
40|$|A new logic {{simulator}} {{that was developed}} at the NASA Space Engineering Research Center for VLSI Design was described. The simulator is multi-level, being able to simulate from the <b>switch</b> <b>level</b> through the functional model level. NOVA is currently in the Beta test phase and was used to simulate chips designed for the NASA Space Station and the Explorer missions. A new algorithm was devised to simulate bi-directional pass transistors and a preliminary version of the algorithm is presented. The usage of functional models in NOVA is also described and performance figures are presented...|$|E
40|$|The vector network {{approach}} to inconsistent initial conditions in linear and nonlinear switch-mode circuits Abstract- Switch-mode circuits play {{important role in}} contemporary power electronics. A vector network method has been introduced for such circuits simulation on the ideal <b>switch</b> <b>level.</b> It is applicable to passive and active linear and nonlinear circuits of any topology. Dirac responses up to a priori assumed order may appear. The mathematical principle of the method is expansion of the circuit response around each switching instant {{into a series of}} subsequent order Dirac components. An obtained equation can be viewed as a, so-called, vector network. ...|$|E
40|$|Abstract- This paper {{describes}} a switching-level operation analysis of BTB(Back-To-Back) converter for HVDC(high voltage DC) application based on MMC(modular multi-level converter). A switching-level operation analysis for BTB converter {{is very important}} to understand the converter operation in detail and check the voltage and current transients in each components. However, the development of switching-level simulation model for the actual size BTB Converter is very difficult because the MMC normally has more than 150 sub-modules for each arm. So, a <b>switching</b> <b>level</b> simulation model for the 11 -level MMC-based BTB converter was developed with PSCAD/EMTDC software, which has 12 sub-modules for the positive arm and another 12 sub-modules for the negative arm. The DC-voltage balance algorithm, the circulating-current reduction algorithm, the harmonic reduction algorithm, and the redundancy operation algorithm were included in this simulation model. The developed simulation model can be utilized to analyze the MMC-based BTB converter for HVDC application in <b>switching</b> <b>level</b> and to develop the protection scheme for the MMC-based BTB converter for HVDC application. Key Words: HVDC(high voltage DC) system, VSC(voltage source converter), MMC(modular multi-level converter) ...|$|R
40|$|We {{investigate}} how to tune the thermostat hysteresis {{for a system}} of interconnected thermal processes. Using linear programming techniques and the worst-case analysis we compute <b>switch</b> <b>levels</b> for the controller {{to make the system}} stay close to the desired temperature levels. Both the cases with and without amplitude bounded disturbances are treated. The same technique can also be applied to a system of interconnected tanks despite the fact that such a system is nonlinear...|$|R
40|$|Abstract: The {{experimental}} three-level system modeling technique {{discussed in}} this paper can be used during the design stage of a system for identifying mismatches among the architectural, microprogramming, and hardware logic <b>levels.</b> Compatible <b>switching</b> between modeling <b>levels</b> is emphasized. Execution of an application program by the architectural and microprogramming <b>level</b> models with <b>switching</b> between <b>levels</b> is illustrated...|$|R
