{
  "module_name": "pinctrl-ingenic.c",
  "hash_id": "6b76ce106a72558124aa426788797311bae1669a462f722663db742e8bb9a3cf",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/pinctrl-ingenic.c",
  "human_readable_source": "\n \n\n#include <linux/compiler.h>\n#include <linux/gpio/driver.h>\n#include <linux/interrupt.h>\n#include <linux/io.h>\n#include <linux/kernel.h>\n#include <linux/mod_devicetable.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/property.h>\n#include <linux/regmap.h>\n#include <linux/seq_file.h>\n#include <linux/slab.h>\n\n#include <linux/pinctrl/consumer.h>\n#include <linux/pinctrl/pinconf-generic.h>\n#include <linux/pinctrl/pinconf.h>\n#include <linux/pinctrl/pinctrl.h>\n#include <linux/pinctrl/pinmux.h>\n\n#include \"core.h\"\n#include \"pinconf.h\"\n#include \"pinmux.h\"\n\n#define GPIO_PIN\t\t\t\t\t0x00\n#define GPIO_MSK\t\t\t\t\t0x20\n\n#define JZ4730_GPIO_DATA\t\t\t0x00\n#define JZ4730_GPIO_GPDIR\t\t\t0x04\n#define JZ4730_GPIO_GPPUR\t\t\t0x0c\n#define JZ4730_GPIO_GPALR\t\t\t0x10\n#define JZ4730_GPIO_GPAUR\t\t\t0x14\n#define JZ4730_GPIO_GPIDLR\t\t\t0x18\n#define JZ4730_GPIO_GPIDUR\t\t\t0x1c\n#define JZ4730_GPIO_GPIER\t\t\t0x20\n#define JZ4730_GPIO_GPIMR\t\t\t0x24\n#define JZ4730_GPIO_GPFR\t\t\t0x28\n\n#define JZ4740_GPIO_DATA\t\t\t0x10\n#define JZ4740_GPIO_PULL_DIS\t\t0x30\n#define JZ4740_GPIO_FUNC\t\t\t0x40\n#define JZ4740_GPIO_SELECT\t\t\t0x50\n#define JZ4740_GPIO_DIR\t\t\t\t0x60\n#define JZ4740_GPIO_TRIG\t\t\t0x70\n#define JZ4740_GPIO_FLAG\t\t\t0x80\n\n#define JZ4770_GPIO_INT\t\t\t\t0x10\n#define JZ4770_GPIO_PAT1\t\t\t0x30\n#define JZ4770_GPIO_PAT0\t\t\t0x40\n#define JZ4770_GPIO_FLAG\t\t\t0x50\n#define JZ4770_GPIO_PEN\t\t\t\t0x70\n\n#define X1830_GPIO_PEL\t\t\t\t0x110\n#define X1830_GPIO_PEH\t\t\t\t0x120\n#define X1830_GPIO_SR\t\t\t\t0x150\n#define X1830_GPIO_SMT\t\t\t\t0x160\n\n#define X2000_GPIO_EDG\t\t\t\t0x70\n#define X2000_GPIO_PEPU\t\t\t\t0x80\n#define X2000_GPIO_PEPD\t\t\t\t0x90\n#define X2000_GPIO_SR\t\t\t\t0xd0\n#define X2000_GPIO_SMT\t\t\t\t0xe0\n\n#define REG_SET(x)\t\t\t\t\t((x) + 0x4)\n#define REG_CLEAR(x)\t\t\t\t((x) + 0x8)\n\n#define REG_PZ_BASE(x)\t\t\t\t((x) * 7)\n#define REG_PZ_GID2LD(x)\t\t\t((x) * 7 + 0xf0)\n\n#define GPIO_PULL_DIS\t\t\t\t0\n#define GPIO_PULL_UP\t\t\t\t1\n#define GPIO_PULL_DOWN\t\t\t\t2\n\n#define PINS_PER_GPIO_CHIP\t\t\t32\n#define JZ4730_PINS_PER_PAIRED_REG\t16\n\n#define INGENIC_PIN_GROUP_FUNCS(name, id, funcs)\t\t\\\n\t{\t\t\t\t\t\t\\\n\t\tname,\t\t\t\t\t\\\n\t\tid##_pins,\t\t\t\t\\\n\t\tARRAY_SIZE(id##_pins),\t\t\t\\\n\t\tfuncs,\t\t\t\t\t\\\n\t}\n\n#define INGENIC_PIN_GROUP(name, id, func)\t\t\\\n\tINGENIC_PIN_GROUP_FUNCS(name, id, (void *)(func))\n\nenum jz_version {\n\tID_JZ4730,\n\tID_JZ4740,\n\tID_JZ4725B,\n\tID_JZ4750,\n\tID_JZ4755,\n\tID_JZ4760,\n\tID_JZ4770,\n\tID_JZ4775,\n\tID_JZ4780,\n\tID_X1000,\n\tID_X1500,\n\tID_X1830,\n\tID_X2000,\n\tID_X2100,\n};\n\nstruct ingenic_chip_info {\n\tunsigned int num_chips;\n\tunsigned int reg_offset;\n\tenum jz_version version;\n\n\tconst struct group_desc *groups;\n\tunsigned int num_groups;\n\n\tconst struct function_desc *functions;\n\tunsigned int num_functions;\n\n\tconst u32 *pull_ups, *pull_downs;\n\n\tconst struct regmap_access_table *access_table;\n};\n\nstruct ingenic_pinctrl {\n\tstruct device *dev;\n\tstruct regmap *map;\n\tstruct pinctrl_dev *pctl;\n\tstruct pinctrl_pin_desc *pdesc;\n\n\tconst struct ingenic_chip_info *info;\n};\n\nstruct ingenic_gpio_chip {\n\tstruct ingenic_pinctrl *jzpc;\n\tstruct gpio_chip gc;\n\tunsigned int irq, reg_base;\n};\n\nstatic const unsigned long enabled_socs =\n\tIS_ENABLED(CONFIG_MACH_JZ4730) << ID_JZ4730 |\n\tIS_ENABLED(CONFIG_MACH_JZ4740) << ID_JZ4740 |\n\tIS_ENABLED(CONFIG_MACH_JZ4725B) << ID_JZ4725B |\n\tIS_ENABLED(CONFIG_MACH_JZ4750) << ID_JZ4750 |\n\tIS_ENABLED(CONFIG_MACH_JZ4755) << ID_JZ4755 |\n\tIS_ENABLED(CONFIG_MACH_JZ4760) << ID_JZ4760 |\n\tIS_ENABLED(CONFIG_MACH_JZ4770) << ID_JZ4770 |\n\tIS_ENABLED(CONFIG_MACH_JZ4775) << ID_JZ4775 |\n\tIS_ENABLED(CONFIG_MACH_JZ4780) << ID_JZ4780 |\n\tIS_ENABLED(CONFIG_MACH_X1000) << ID_X1000 |\n\tIS_ENABLED(CONFIG_MACH_X1500) << ID_X1500 |\n\tIS_ENABLED(CONFIG_MACH_X1830) << ID_X1830 |\n\tIS_ENABLED(CONFIG_MACH_X2000) << ID_X2000 |\n\tIS_ENABLED(CONFIG_MACH_X2100) << ID_X2100;\n\nstatic bool\nis_soc_or_above(const struct ingenic_pinctrl *jzpc, enum jz_version version)\n{\n\treturn (enabled_socs >> version) &&\n\t\t(!(enabled_socs & GENMASK(version - 1, 0))\n\t\t || jzpc->info->version >= version);\n}\n\nstatic const u32 jz4730_pull_ups[4] = {\n\t0x3fa3320f, 0xf200ffff, 0xffffffff, 0xffffffff,\n};\n\nstatic const u32 jz4730_pull_downs[4] = {\n\t0x00000df0, 0x0dff0000, 0x00000000, 0x00000000,\n};\n\nstatic int jz4730_mmc_1bit_pins[] = { 0x27, 0x26, 0x22, };\nstatic int jz4730_mmc_4bit_pins[] = { 0x23, 0x24, 0x25, };\nstatic int jz4730_uart0_data_pins[] = { 0x7e, 0x7f, };\nstatic int jz4730_uart1_data_pins[] = { 0x18, 0x19, };\nstatic int jz4730_uart2_data_pins[] = { 0x6f, 0x7d, };\nstatic int jz4730_uart3_data_pins[] = { 0x10, 0x15, };\nstatic int jz4730_uart3_hwflow_pins[] = { 0x11, 0x17, };\nstatic int jz4730_lcd_8bit_pins[] = {\n\t0x28, 0x29, 0x2a, 0x2b, 0x2c, 0x2d, 0x2e, 0x2f,\n\t0x3a, 0x39, 0x38,\n};\nstatic int jz4730_lcd_16bit_pins[] = {\n\t0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37,\n};\nstatic int jz4730_lcd_special_pins[] = { 0x3d, 0x3c, 0x3e, 0x3f, };\nstatic int jz4730_lcd_generic_pins[] = { 0x3b, };\nstatic int jz4730_nand_cs1_pins[] = { 0x53, };\nstatic int jz4730_nand_cs2_pins[] = { 0x54, };\nstatic int jz4730_nand_cs3_pins[] = { 0x55, };\nstatic int jz4730_nand_cs4_pins[] = { 0x56, };\nstatic int jz4730_nand_cs5_pins[] = { 0x57, };\nstatic int jz4730_pwm_pwm0_pins[] = { 0x5e, };\nstatic int jz4730_pwm_pwm1_pins[] = { 0x5f, };\n\nstatic u8 jz4730_lcd_8bit_funcs[] = { 1, 1, 1, 1, 1, 1, 1, 1, 2, 2, 2, };\n\nstatic const struct group_desc jz4730_groups[] = {\n\tINGENIC_PIN_GROUP(\"mmc-1bit\", jz4730_mmc_1bit, 1),\n\tINGENIC_PIN_GROUP(\"mmc-4bit\", jz4730_mmc_4bit, 1),\n\tINGENIC_PIN_GROUP(\"uart0-data\", jz4730_uart0_data, 1),\n\tINGENIC_PIN_GROUP(\"uart1-data\", jz4730_uart1_data, 1),\n\tINGENIC_PIN_GROUP(\"uart2-data\", jz4730_uart2_data, 1),\n\tINGENIC_PIN_GROUP(\"uart3-data\", jz4730_uart3_data, 1),\n\tINGENIC_PIN_GROUP(\"uart3-hwflow\", jz4730_uart3_hwflow, 1),\n\tINGENIC_PIN_GROUP_FUNCS(\"lcd-8bit\", jz4730_lcd_8bit, jz4730_lcd_8bit_funcs),\n\tINGENIC_PIN_GROUP(\"lcd-16bit\", jz4730_lcd_16bit, 1),\n\tINGENIC_PIN_GROUP(\"lcd-special\", jz4730_lcd_special, 1),\n\tINGENIC_PIN_GROUP(\"lcd-generic\", jz4730_lcd_generic, 1),\n\tINGENIC_PIN_GROUP(\"nand-cs1\", jz4730_nand_cs1, 1),\n\tINGENIC_PIN_GROUP(\"nand-cs2\", jz4730_nand_cs2, 1),\n\tINGENIC_PIN_GROUP(\"nand-cs3\", jz4730_nand_cs3, 1),\n\tINGENIC_PIN_GROUP(\"nand-cs4\", jz4730_nand_cs4, 1),\n\tINGENIC_PIN_GROUP(\"nand-cs5\", jz4730_nand_cs5, 1),\n\tINGENIC_PIN_GROUP(\"pwm0\", jz4730_pwm_pwm0, 1),\n\tINGENIC_PIN_GROUP(\"pwm1\", jz4730_pwm_pwm1, 1),\n};\n\nstatic const char *jz4730_mmc_groups[] = { \"mmc-1bit\", \"mmc-4bit\", };\nstatic const char *jz4730_uart0_groups[] = { \"uart0-data\", };\nstatic const char *jz4730_uart1_groups[] = { \"uart1-data\", };\nstatic const char *jz4730_uart2_groups[] = { \"uart2-data\", };\nstatic const char *jz4730_uart3_groups[] = { \"uart3-data\", \"uart3-hwflow\", };\nstatic const char *jz4730_lcd_groups[] = {\n\t\"lcd-8bit\", \"lcd-16bit\", \"lcd-special\", \"lcd-generic\",\n};\nstatic const char *jz4730_nand_groups[] = {\n\t\"nand-cs1\", \"nand-cs2\", \"nand-cs3\", \"nand-cs4\", \"nand-cs5\",\n};\nstatic const char *jz4730_pwm0_groups[] = { \"pwm0\", };\nstatic const char *jz4730_pwm1_groups[] = { \"pwm1\", };\n\nstatic const struct function_desc jz4730_functions[] = {\n\t{ \"mmc\", jz4730_mmc_groups, ARRAY_SIZE(jz4730_mmc_groups), },\n\t{ \"uart0\", jz4730_uart0_groups, ARRAY_SIZE(jz4730_uart0_groups), },\n\t{ \"uart1\", jz4730_uart1_groups, ARRAY_SIZE(jz4730_uart1_groups), },\n\t{ \"uart2\", jz4730_uart2_groups, ARRAY_SIZE(jz4730_uart2_groups), },\n\t{ \"uart3\", jz4730_uart3_groups, ARRAY_SIZE(jz4730_uart3_groups), },\n\t{ \"lcd\", jz4730_lcd_groups, ARRAY_SIZE(jz4730_lcd_groups), },\n\t{ \"nand\", jz4730_nand_groups, ARRAY_SIZE(jz4730_nand_groups), },\n\t{ \"pwm0\", jz4730_pwm0_groups, ARRAY_SIZE(jz4730_pwm0_groups), },\n\t{ \"pwm1\", jz4730_pwm1_groups, ARRAY_SIZE(jz4730_pwm1_groups), },\n};\n\nstatic const struct ingenic_chip_info jz4730_chip_info = {\n\t.num_chips = 4,\n\t.reg_offset = 0x30,\n\t.version = ID_JZ4730,\n\t.groups = jz4730_groups,\n\t.num_groups = ARRAY_SIZE(jz4730_groups),\n\t.functions = jz4730_functions,\n\t.num_functions = ARRAY_SIZE(jz4730_functions),\n\t.pull_ups = jz4730_pull_ups,\n\t.pull_downs = jz4730_pull_downs,\n};\n\nstatic const u32 jz4740_pull_ups[4] = {\n\t0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff,\n};\n\nstatic const u32 jz4740_pull_downs[4] = {\n\t0x00000000, 0x00000000, 0x00000000, 0x00000000,\n};\n\nstatic int jz4740_mmc_1bit_pins[] = { 0x69, 0x68, 0x6a, };\nstatic int jz4740_mmc_4bit_pins[] = { 0x6b, 0x6c, 0x6d, };\nstatic int jz4740_uart0_data_pins[] = { 0x7a, 0x79, };\nstatic int jz4740_uart0_hwflow_pins[] = { 0x7e, 0x7f, };\nstatic int jz4740_uart1_data_pins[] = { 0x7e, 0x7f, };\nstatic int jz4740_lcd_8bit_pins[] = {\n\t0x40, 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47,\n\t0x52, 0x53, 0x54,\n};\nstatic int jz4740_lcd_16bit_pins[] = {\n\t0x48, 0x49, 0x4a, 0x4b, 0x4c, 0x4d, 0x4e, 0x4f,\n};\nstatic int jz4740_lcd_18bit_pins[] = { 0x50, 0x51, };\nstatic int jz4740_lcd_special_pins[] = { 0x31, 0x32, 0x56, 0x57, };\nstatic int jz4740_lcd_generic_pins[] = { 0x55, };\nstatic int jz4740_nand_cs1_pins[] = { 0x39, };\nstatic int jz4740_nand_cs2_pins[] = { 0x3a, };\nstatic int jz4740_nand_cs3_pins[] = { 0x3b, };\nstatic int jz4740_nand_cs4_pins[] = { 0x3c, };\nstatic int jz4740_nand_fre_fwe_pins[] = { 0x5c, 0x5d, };\nstatic int jz4740_pwm_pwm0_pins[] = { 0x77, };\nstatic int jz4740_pwm_pwm1_pins[] = { 0x78, };\nstatic int jz4740_pwm_pwm2_pins[] = { 0x79, };\nstatic int jz4740_pwm_pwm3_pins[] = { 0x7a, };\nstatic int jz4740_pwm_pwm4_pins[] = { 0x7b, };\nstatic int jz4740_pwm_pwm5_pins[] = { 0x7c, };\nstatic int jz4740_pwm_pwm6_pins[] = { 0x7e, };\nstatic int jz4740_pwm_pwm7_pins[] = { 0x7f, };\n\nstatic const struct group_desc jz4740_groups[] = {\n\tINGENIC_PIN_GROUP(\"mmc-1bit\", jz4740_mmc_1bit, 0),\n\tINGENIC_PIN_GROUP(\"mmc-4bit\", jz4740_mmc_4bit, 0),\n\tINGENIC_PIN_GROUP(\"uart0-data\", jz4740_uart0_data, 1),\n\tINGENIC_PIN_GROUP(\"uart0-hwflow\", jz4740_uart0_hwflow, 1),\n\tINGENIC_PIN_GROUP(\"uart1-data\", jz4740_uart1_data, 2),\n\tINGENIC_PIN_GROUP(\"lcd-8bit\", jz4740_lcd_8bit, 0),\n\tINGENIC_PIN_GROUP(\"lcd-16bit\", jz4740_lcd_16bit, 0),\n\tINGENIC_PIN_GROUP(\"lcd-18bit\", jz4740_lcd_18bit, 0),\n\tINGENIC_PIN_GROUP(\"lcd-special\", jz4740_lcd_special, 0),\n\tINGENIC_PIN_GROUP(\"lcd-generic\", jz4740_lcd_generic, 0),\n\tINGENIC_PIN_GROUP(\"nand-cs1\", jz4740_nand_cs1, 0),\n\tINGENIC_PIN_GROUP(\"nand-cs2\", jz4740_nand_cs2, 0),\n\tINGENIC_PIN_GROUP(\"nand-cs3\", jz4740_nand_cs3, 0),\n\tINGENIC_PIN_GROUP(\"nand-cs4\", jz4740_nand_cs4, 0),\n\tINGENIC_PIN_GROUP(\"nand-fre-fwe\", jz4740_nand_fre_fwe, 0),\n\tINGENIC_PIN_GROUP(\"pwm0\", jz4740_pwm_pwm0, 0),\n\tINGENIC_PIN_GROUP(\"pwm1\", jz4740_pwm_pwm1, 0),\n\tINGENIC_PIN_GROUP(\"pwm2\", jz4740_pwm_pwm2, 0),\n\tINGENIC_PIN_GROUP(\"pwm3\", jz4740_pwm_pwm3, 0),\n\tINGENIC_PIN_GROUP(\"pwm4\", jz4740_pwm_pwm4, 0),\n\tINGENIC_PIN_GROUP(\"pwm5\", jz4740_pwm_pwm5, 0),\n\tINGENIC_PIN_GROUP(\"pwm6\", jz4740_pwm_pwm6, 0),\n\tINGENIC_PIN_GROUP(\"pwm7\", jz4740_pwm_pwm7, 0),\n};\n\nstatic const char *jz4740_mmc_groups[] = { \"mmc-1bit\", \"mmc-4bit\", };\nstatic const char *jz4740_uart0_groups[] = { \"uart0-data\", \"uart0-hwflow\", };\nstatic const char *jz4740_uart1_groups[] = { \"uart1-data\", };\nstatic const char *jz4740_lcd_groups[] = {\n\t\"lcd-8bit\", \"lcd-16bit\", \"lcd-18bit\", \"lcd-special\", \"lcd-generic\",\n};\nstatic const char *jz4740_nand_groups[] = {\n\t\"nand-cs1\", \"nand-cs2\", \"nand-cs3\", \"nand-cs4\", \"nand-fre-fwe\",\n};\nstatic const char *jz4740_pwm0_groups[] = { \"pwm0\", };\nstatic const char *jz4740_pwm1_groups[] = { \"pwm1\", };\nstatic const char *jz4740_pwm2_groups[] = { \"pwm2\", };\nstatic const char *jz4740_pwm3_groups[] = { \"pwm3\", };\nstatic const char *jz4740_pwm4_groups[] = { \"pwm4\", };\nstatic const char *jz4740_pwm5_groups[] = { \"pwm5\", };\nstatic const char *jz4740_pwm6_groups[] = { \"pwm6\", };\nstatic const char *jz4740_pwm7_groups[] = { \"pwm7\", };\n\nstatic const struct function_desc jz4740_functions[] = {\n\t{ \"mmc\", jz4740_mmc_groups, ARRAY_SIZE(jz4740_mmc_groups), },\n\t{ \"uart0\", jz4740_uart0_groups, ARRAY_SIZE(jz4740_uart0_groups), },\n\t{ \"uart1\", jz4740_uart1_groups, ARRAY_SIZE(jz4740_uart1_groups), },\n\t{ \"lcd\", jz4740_lcd_groups, ARRAY_SIZE(jz4740_lcd_groups), },\n\t{ \"nand\", jz4740_nand_groups, ARRAY_SIZE(jz4740_nand_groups), },\n\t{ \"pwm0\", jz4740_pwm0_groups, ARRAY_SIZE(jz4740_pwm0_groups), },\n\t{ \"pwm1\", jz4740_pwm1_groups, ARRAY_SIZE(jz4740_pwm1_groups), },\n\t{ \"pwm2\", jz4740_pwm2_groups, ARRAY_SIZE(jz4740_pwm2_groups), },\n\t{ \"pwm3\", jz4740_pwm3_groups, ARRAY_SIZE(jz4740_pwm3_groups), },\n\t{ \"pwm4\", jz4740_pwm4_groups, ARRAY_SIZE(jz4740_pwm4_groups), },\n\t{ \"pwm5\", jz4740_pwm5_groups, ARRAY_SIZE(jz4740_pwm5_groups), },\n\t{ \"pwm6\", jz4740_pwm6_groups, ARRAY_SIZE(jz4740_pwm6_groups), },\n\t{ \"pwm7\", jz4740_pwm7_groups, ARRAY_SIZE(jz4740_pwm7_groups), },\n};\n\nstatic const struct ingenic_chip_info jz4740_chip_info = {\n\t.num_chips = 4,\n\t.reg_offset = 0x100,\n\t.version = ID_JZ4740,\n\t.groups = jz4740_groups,\n\t.num_groups = ARRAY_SIZE(jz4740_groups),\n\t.functions = jz4740_functions,\n\t.num_functions = ARRAY_SIZE(jz4740_functions),\n\t.pull_ups = jz4740_pull_ups,\n\t.pull_downs = jz4740_pull_downs,\n};\n\nstatic int jz4725b_mmc0_1bit_pins[] = { 0x48, 0x49, 0x5c, };\nstatic int jz4725b_mmc0_4bit_pins[] = { 0x5d, 0x5b, 0x56, };\nstatic int jz4725b_mmc1_1bit_pins[] = { 0x7a, 0x7b, 0x7c, };\nstatic int jz4725b_mmc1_4bit_pins[] = { 0x7d, 0x7e, 0x7f, };\nstatic int jz4725b_uart_data_pins[] = { 0x4c, 0x4d, };\nstatic int jz4725b_lcd_8bit_pins[] = {\n\t0x60, 0x61, 0x62, 0x63, 0x64, 0x65, 0x66, 0x67,\n\t0x72, 0x73, 0x74,\n};\nstatic int jz4725b_lcd_16bit_pins[] = {\n\t0x68, 0x69, 0x6a, 0x6b, 0x6c, 0x6d, 0x6e, 0x6f,\n};\nstatic int jz4725b_lcd_18bit_pins[] = { 0x70, 0x71, };\nstatic int jz4725b_lcd_24bit_pins[] = { 0x76, 0x77, 0x78, 0x79, };\nstatic int jz4725b_lcd_special_pins[] = { 0x76, 0x77, 0x78, 0x79, };\nstatic int jz4725b_lcd_generic_pins[] = { 0x75, };\nstatic int jz4725b_nand_cs1_pins[] = { 0x55, };\nstatic int jz4725b_nand_cs2_pins[] = { 0x56, };\nstatic int jz4725b_nand_cs3_pins[] = { 0x57, };\nstatic int jz4725b_nand_cs4_pins[] = { 0x58, };\nstatic int jz4725b_nand_cle_ale_pins[] = { 0x48, 0x49 };\nstatic int jz4725b_nand_fre_fwe_pins[] = { 0x5c, 0x5d };\nstatic int jz4725b_pwm_pwm0_pins[] = { 0x4a, };\nstatic int jz4725b_pwm_pwm1_pins[] = { 0x4b, };\nstatic int jz4725b_pwm_pwm2_pins[] = { 0x4c, };\nstatic int jz4725b_pwm_pwm3_pins[] = { 0x4d, };\nstatic int jz4725b_pwm_pwm4_pins[] = { 0x4e, };\nstatic int jz4725b_pwm_pwm5_pins[] = { 0x4f, };\n\nstatic u8 jz4725b_mmc0_4bit_funcs[] = { 1, 0, 1, };\n\nstatic const struct group_desc jz4725b_groups[] = {\n\tINGENIC_PIN_GROUP(\"mmc0-1bit\", jz4725b_mmc0_1bit, 1),\n\tINGENIC_PIN_GROUP_FUNCS(\"mmc0-4bit\", jz4725b_mmc0_4bit,\n\t\t\t\tjz4725b_mmc0_4bit_funcs),\n\tINGENIC_PIN_GROUP(\"mmc1-1bit\", jz4725b_mmc1_1bit, 0),\n\tINGENIC_PIN_GROUP(\"mmc1-4bit\", jz4725b_mmc1_4bit, 0),\n\tINGENIC_PIN_GROUP(\"uart-data\", jz4725b_uart_data, 1),\n\tINGENIC_PIN_GROUP(\"lcd-8bit\", jz4725b_lcd_8bit, 0),\n\tINGENIC_PIN_GROUP(\"lcd-16bit\", jz4725b_lcd_16bit, 0),\n\tINGENIC_PIN_GROUP(\"lcd-18bit\", jz4725b_lcd_18bit, 0),\n\tINGENIC_PIN_GROUP(\"lcd-24bit\", jz4725b_lcd_24bit, 1),\n\tINGENIC_PIN_GROUP(\"lcd-special\", jz4725b_lcd_special, 0),\n\tINGENIC_PIN_GROUP(\"lcd-generic\", jz4725b_lcd_generic, 0),\n\tINGENIC_PIN_GROUP(\"nand-cs1\", jz4725b_nand_cs1, 0),\n\tINGENIC_PIN_GROUP(\"nand-cs2\", jz4725b_nand_cs2, 0),\n\tINGENIC_PIN_GROUP(\"nand-cs3\", jz4725b_nand_cs3, 0),\n\tINGENIC_PIN_GROUP(\"nand-cs4\", jz4725b_nand_cs4, 0),\n\tINGENIC_PIN_GROUP(\"nand-cle-ale\", jz4725b_nand_cle_ale, 0),\n\tINGENIC_PIN_GROUP(\"nand-fre-fwe\", jz4725b_nand_fre_fwe, 0),\n\tINGENIC_PIN_GROUP(\"pwm0\", jz4725b_pwm_pwm0, 0),\n\tINGENIC_PIN_GROUP(\"pwm1\", jz4725b_pwm_pwm1, 0),\n\tINGENIC_PIN_GROUP(\"pwm2\", jz4725b_pwm_pwm2, 0),\n\tINGENIC_PIN_GROUP(\"pwm3\", jz4725b_pwm_pwm3, 0),\n\tINGENIC_PIN_GROUP(\"pwm4\", jz4725b_pwm_pwm4, 0),\n\tINGENIC_PIN_GROUP(\"pwm5\", jz4725b_pwm_pwm5, 0),\n};\n\nstatic const char *jz4725b_mmc0_groups[] = { \"mmc0-1bit\", \"mmc0-4bit\", };\nstatic const char *jz4725b_mmc1_groups[] = { \"mmc1-1bit\", \"mmc1-4bit\", };\nstatic const char *jz4725b_uart_groups[] = { \"uart-data\", };\nstatic const char *jz4725b_lcd_groups[] = {\n\t\"lcd-8bit\", \"lcd-16bit\", \"lcd-18bit\", \"lcd-24bit\",\n\t\"lcd-special\", \"lcd-generic\",\n};\nstatic const char *jz4725b_nand_groups[] = {\n\t\"nand-cs1\", \"nand-cs2\", \"nand-cs3\", \"nand-cs4\",\n\t\"nand-cle-ale\", \"nand-fre-fwe\",\n};\nstatic const char *jz4725b_pwm0_groups[] = { \"pwm0\", };\nstatic const char *jz4725b_pwm1_groups[] = { \"pwm1\", };\nstatic const char *jz4725b_pwm2_groups[] = { \"pwm2\", };\nstatic const char *jz4725b_pwm3_groups[] = { \"pwm3\", };\nstatic const char *jz4725b_pwm4_groups[] = { \"pwm4\", };\nstatic const char *jz4725b_pwm5_groups[] = { \"pwm5\", };\n\nstatic const struct function_desc jz4725b_functions[] = {\n\t{ \"mmc0\", jz4725b_mmc0_groups, ARRAY_SIZE(jz4725b_mmc0_groups), },\n\t{ \"mmc1\", jz4725b_mmc1_groups, ARRAY_SIZE(jz4725b_mmc1_groups), },\n\t{ \"uart\", jz4725b_uart_groups, ARRAY_SIZE(jz4725b_uart_groups), },\n\t{ \"nand\", jz4725b_nand_groups, ARRAY_SIZE(jz4725b_nand_groups), },\n\t{ \"pwm0\", jz4725b_pwm0_groups, ARRAY_SIZE(jz4725b_pwm0_groups), },\n\t{ \"pwm1\", jz4725b_pwm1_groups, ARRAY_SIZE(jz4725b_pwm1_groups), },\n\t{ \"pwm2\", jz4725b_pwm2_groups, ARRAY_SIZE(jz4725b_pwm2_groups), },\n\t{ \"pwm3\", jz4725b_pwm3_groups, ARRAY_SIZE(jz4725b_pwm3_groups), },\n\t{ \"pwm4\", jz4725b_pwm4_groups, ARRAY_SIZE(jz4725b_pwm4_groups), },\n\t{ \"pwm5\", jz4725b_pwm5_groups, ARRAY_SIZE(jz4725b_pwm5_groups), },\n\t{ \"lcd\", jz4725b_lcd_groups, ARRAY_SIZE(jz4725b_lcd_groups), },\n};\n\nstatic const struct ingenic_chip_info jz4725b_chip_info = {\n\t.num_chips = 4,\n\t.reg_offset = 0x100,\n\t.version = ID_JZ4725B,\n\t.groups = jz4725b_groups,\n\t.num_groups = ARRAY_SIZE(jz4725b_groups),\n\t.functions = jz4725b_functions,\n\t.num_functions = ARRAY_SIZE(jz4725b_functions),\n\t.pull_ups = jz4740_pull_ups,\n\t.pull_downs = jz4740_pull_downs,\n};\n\nstatic const u32 jz4750_pull_ups[6] = {\n\t0xffffffff, 0xffffffff, 0x3fffffff, 0x7fffffff, 0x1fff3fff, 0x00ffffff,\n};\n\nstatic const u32 jz4750_pull_downs[6] = {\n\t0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,\n};\n\nstatic int jz4750_uart0_data_pins[] = { 0xa4, 0xa5, };\nstatic int jz4750_uart0_hwflow_pins[] = { 0xa6, 0xa7, };\nstatic int jz4750_uart1_data_pins[] = { 0x90, 0x91, };\nstatic int jz4750_uart1_hwflow_pins[] = { 0x92, 0x93, };\nstatic int jz4750_uart2_data_pins[] = { 0x9b, 0x9a, };\nstatic int jz4750_uart3_data_pins[] = { 0xb0, 0xb1, };\nstatic int jz4750_uart3_hwflow_pins[] = { 0xb2, 0xb3, };\nstatic int jz4750_mmc0_1bit_pins[] = { 0xa8, 0xa9, 0xa0, };\nstatic int jz4750_mmc0_4bit_pins[] = { 0xa1, 0xa2, 0xa3, };\nstatic int jz4750_mmc0_8bit_pins[] = { 0xa4, 0xa5, 0xa6, 0xa7, };\nstatic int jz4750_mmc1_1bit_pins[] = { 0xae, 0xaf, 0xaa, };\nstatic int jz4750_mmc1_4bit_pins[] = { 0xab, 0xac, 0xad, };\nstatic int jz4750_i2c_pins[] = { 0x8c, 0x8d, };\nstatic int jz4750_cim_pins[] = {\n\t0x89, 0x8b, 0x8a, 0x88,\n\t0x80, 0x81, 0x82, 0x83, 0x84, 0x85, 0x86, 0x87,\n};\nstatic int jz4750_lcd_8bit_pins[] = {\n\t0x60, 0x61, 0x62, 0x63, 0x64, 0x65, 0x66, 0x67,\n\t0x72, 0x73, 0x74,\n};\nstatic int jz4750_lcd_16bit_pins[] = {\n\t0x68, 0x69, 0x6a, 0x6b, 0x6c, 0x6d, 0x6e, 0x6f,\n};\nstatic int jz4750_lcd_18bit_pins[] = { 0x70, 0x71, };\nstatic int jz4750_lcd_24bit_pins[] = { 0x76, 0x77, 0x78, 0x79, 0xb2, 0xb3, };\nstatic int jz4750_lcd_special_pins[] = { 0x76, 0x77, 0x78, 0x79, };\nstatic int jz4750_lcd_generic_pins[] = { 0x75, };\nstatic int jz4750_nand_cs1_pins[] = { 0x55, };\nstatic int jz4750_nand_cs2_pins[] = { 0x56, };\nstatic int jz4750_nand_cs3_pins[] = { 0x57, };\nstatic int jz4750_nand_cs4_pins[] = { 0x58, };\nstatic int jz4750_nand_fre_fwe_pins[] = { 0x5c, 0x5d, };\nstatic int jz4750_pwm_pwm0_pins[] = { 0x94, };\nstatic int jz4750_pwm_pwm1_pins[] = { 0x95, };\nstatic int jz4750_pwm_pwm2_pins[] = { 0x96, };\nstatic int jz4750_pwm_pwm3_pins[] = { 0x97, };\nstatic int jz4750_pwm_pwm4_pins[] = { 0x98, };\nstatic int jz4750_pwm_pwm5_pins[] = { 0x99, };\n\nstatic const struct group_desc jz4750_groups[] = {\n\tINGENIC_PIN_GROUP(\"uart0-data\", jz4750_uart0_data, 1),\n\tINGENIC_PIN_GROUP(\"uart0-hwflow\", jz4750_uart0_hwflow, 1),\n\tINGENIC_PIN_GROUP(\"uart1-data\", jz4750_uart1_data, 0),\n\tINGENIC_PIN_GROUP(\"uart1-hwflow\", jz4750_uart1_hwflow, 0),\n\tINGENIC_PIN_GROUP(\"uart2-data\", jz4750_uart2_data, 1),\n\tINGENIC_PIN_GROUP(\"uart3-data\", jz4750_uart3_data, 0),\n\tINGENIC_PIN_GROUP(\"uart3-hwflow\", jz4750_uart3_hwflow, 0),\n\tINGENIC_PIN_GROUP(\"mmc0-1bit\", jz4750_mmc0_1bit, 0),\n\tINGENIC_PIN_GROUP(\"mmc0-4bit\", jz4750_mmc0_4bit, 0),\n\tINGENIC_PIN_GROUP(\"mmc0-8bit\", jz4750_mmc0_8bit, 0),\n\tINGENIC_PIN_GROUP(\"mmc1-1bit\", jz4750_mmc1_1bit, 0),\n\tINGENIC_PIN_GROUP(\"mmc1-4bit\", jz4750_mmc1_4bit, 0),\n\tINGENIC_PIN_GROUP(\"i2c-data\", jz4750_i2c, 0),\n\tINGENIC_PIN_GROUP(\"cim-data\", jz4750_cim, 0),\n\tINGENIC_PIN_GROUP(\"lcd-8bit\", jz4750_lcd_8bit, 0),\n\tINGENIC_PIN_GROUP(\"lcd-16bit\", jz4750_lcd_16bit, 0),\n\tINGENIC_PIN_GROUP(\"lcd-18bit\", jz4750_lcd_18bit, 0),\n\tINGENIC_PIN_GROUP(\"lcd-24bit\", jz4750_lcd_24bit, 1),\n\tINGENIC_PIN_GROUP(\"lcd-special\", jz4750_lcd_special, 0),\n\tINGENIC_PIN_GROUP(\"lcd-generic\", jz4750_lcd_generic, 0),\n\tINGENIC_PIN_GROUP(\"nand-cs1\", jz4750_nand_cs1, 0),\n\tINGENIC_PIN_GROUP(\"nand-cs2\", jz4750_nand_cs2, 0),\n\tINGENIC_PIN_GROUP(\"nand-cs3\", jz4750_nand_cs3, 0),\n\tINGENIC_PIN_GROUP(\"nand-cs4\", jz4750_nand_cs4, 0),\n\tINGENIC_PIN_GROUP(\"nand-fre-fwe\", jz4750_nand_fre_fwe, 0),\n\tINGENIC_PIN_GROUP(\"pwm0\", jz4750_pwm_pwm0, 0),\n\tINGENIC_PIN_GROUP(\"pwm1\", jz4750_pwm_pwm1, 0),\n\tINGENIC_PIN_GROUP(\"pwm2\", jz4750_pwm_pwm2, 0),\n\tINGENIC_PIN_GROUP(\"pwm3\", jz4750_pwm_pwm3, 0),\n\tINGENIC_PIN_GROUP(\"pwm4\", jz4750_pwm_pwm4, 0),\n\tINGENIC_PIN_GROUP(\"pwm5\", jz4750_pwm_pwm5, 0),\n};\n\nstatic const char *jz4750_uart0_groups[] = { \"uart0-data\", \"uart0-hwflow\", };\nstatic const char *jz4750_uart1_groups[] = { \"uart1-data\", \"uart1-hwflow\", };\nstatic const char *jz4750_uart2_groups[] = { \"uart2-data\", };\nstatic const char *jz4750_uart3_groups[] = { \"uart3-data\", \"uart3-hwflow\", };\nstatic const char *jz4750_mmc0_groups[] = {\n\t\"mmc0-1bit\", \"mmc0-4bit\", \"mmc0-8bit\",\n};\nstatic const char *jz4750_mmc1_groups[] = { \"mmc0-1bit\", \"mmc0-4bit\", };\nstatic const char *jz4750_i2c_groups[] = { \"i2c-data\", };\nstatic const char *jz4750_cim_groups[] = { \"cim-data\", };\nstatic const char *jz4750_lcd_groups[] = {\n\t\"lcd-8bit\", \"lcd-16bit\", \"lcd-18bit\", \"lcd-24bit\",\n\t\"lcd-special\", \"lcd-generic\",\n};\nstatic const char *jz4750_nand_groups[] = {\n\t\"nand-cs1\", \"nand-cs2\", \"nand-cs3\", \"nand-cs4\", \"nand-fre-fwe\",\n};\nstatic const char *jz4750_pwm0_groups[] = { \"pwm0\", };\nstatic const char *jz4750_pwm1_groups[] = { \"pwm1\", };\nstatic const char *jz4750_pwm2_groups[] = { \"pwm2\", };\nstatic const char *jz4750_pwm3_groups[] = { \"pwm3\", };\nstatic const char *jz4750_pwm4_groups[] = { \"pwm4\", };\nstatic const char *jz4750_pwm5_groups[] = { \"pwm5\", };\n\nstatic const struct function_desc jz4750_functions[] = {\n\t{ \"uart0\", jz4750_uart0_groups, ARRAY_SIZE(jz4750_uart0_groups), },\n\t{ \"uart1\", jz4750_uart1_groups, ARRAY_SIZE(jz4750_uart1_groups), },\n\t{ \"uart2\", jz4750_uart2_groups, ARRAY_SIZE(jz4750_uart2_groups), },\n\t{ \"uart3\", jz4750_uart3_groups, ARRAY_SIZE(jz4750_uart3_groups), },\n\t{ \"mmc0\", jz4750_mmc0_groups, ARRAY_SIZE(jz4750_mmc0_groups), },\n\t{ \"mmc1\", jz4750_mmc1_groups, ARRAY_SIZE(jz4750_mmc1_groups), },\n\t{ \"i2c\", jz4750_i2c_groups, ARRAY_SIZE(jz4750_i2c_groups), },\n\t{ \"cim\", jz4750_cim_groups, ARRAY_SIZE(jz4750_cim_groups), },\n\t{ \"lcd\", jz4750_lcd_groups, ARRAY_SIZE(jz4750_lcd_groups), },\n\t{ \"nand\", jz4750_nand_groups, ARRAY_SIZE(jz4750_nand_groups), },\n\t{ \"pwm0\", jz4750_pwm0_groups, ARRAY_SIZE(jz4750_pwm0_groups), },\n\t{ \"pwm1\", jz4750_pwm1_groups, ARRAY_SIZE(jz4750_pwm1_groups), },\n\t{ \"pwm2\", jz4750_pwm2_groups, ARRAY_SIZE(jz4750_pwm2_groups), },\n\t{ \"pwm3\", jz4750_pwm3_groups, ARRAY_SIZE(jz4750_pwm3_groups), },\n\t{ \"pwm4\", jz4750_pwm4_groups, ARRAY_SIZE(jz4750_pwm4_groups), },\n\t{ \"pwm5\", jz4750_pwm5_groups, ARRAY_SIZE(jz4750_pwm5_groups), },\n};\n\nstatic const struct ingenic_chip_info jz4750_chip_info = {\n\t.num_chips = 6,\n\t.reg_offset = 0x100,\n\t.version = ID_JZ4750,\n\t.groups = jz4750_groups,\n\t.num_groups = ARRAY_SIZE(jz4750_groups),\n\t.functions = jz4750_functions,\n\t.num_functions = ARRAY_SIZE(jz4750_functions),\n\t.pull_ups = jz4750_pull_ups,\n\t.pull_downs = jz4750_pull_downs,\n};\n\nstatic const u32 jz4755_pull_ups[6] = {\n\t0xffffffff, 0xffffffff, 0x0fffffff, 0xffffffff, 0x33dc3fff, 0x0000fc00,\n};\n\nstatic const u32 jz4755_pull_downs[6] = {\n\t0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,\n};\n\nstatic int jz4755_uart0_data_pins[] = { 0x7c, 0x7d, };\nstatic int jz4755_uart0_hwflow_pins[] = { 0x7e, 0x7f, };\nstatic int jz4755_uart1_data_pins[] = { 0x97, 0x99, };\nstatic int jz4755_uart2_data_pins[] = { 0x9f, };\nstatic int jz4755_ssi_dt_b_pins[] = { 0x3b, };\nstatic int jz4755_ssi_dt_f_pins[] = { 0xa1, };\nstatic int jz4755_ssi_dr_b_pins[] = { 0x3c, };\nstatic int jz4755_ssi_dr_f_pins[] = { 0xa2, };\nstatic int jz4755_ssi_clk_b_pins[] = { 0x3a, };\nstatic int jz4755_ssi_clk_f_pins[] = { 0xa0, };\nstatic int jz4755_ssi_gpc_b_pins[] = { 0x3e, };\nstatic int jz4755_ssi_gpc_f_pins[] = { 0xa4, };\nstatic int jz4755_ssi_ce0_b_pins[] = { 0x3d, };\nstatic int jz4755_ssi_ce0_f_pins[] = { 0xa3, };\nstatic int jz4755_ssi_ce1_b_pins[] = { 0x3f, };\nstatic int jz4755_ssi_ce1_f_pins[] = { 0xa5, };\nstatic int jz4755_mmc0_1bit_pins[] = { 0x2f, 0x50, 0x5c, };\nstatic int jz4755_mmc0_4bit_pins[] = { 0x5d, 0x5b, 0x51, };\nstatic int jz4755_mmc1_1bit_pins[] = { 0x3a, 0x3d, 0x3c, };\nstatic int jz4755_mmc1_4bit_pins[] = { 0x3b, 0x3e, 0x3f, };\nstatic int jz4755_i2c_pins[] = { 0x8c, 0x8d, };\nstatic int jz4755_cim_pins[] = {\n\t0x89, 0x8b, 0x8a, 0x88,\n\t0x80, 0x81, 0x82, 0x83, 0x84, 0x85, 0x86, 0x87,\n};\nstatic int jz4755_lcd_8bit_pins[] = {\n\t0x60, 0x61, 0x62, 0x63, 0x64, 0x65, 0x66, 0x67,\n\t0x72, 0x73, 0x74,\n};\nstatic int jz4755_lcd_16bit_pins[] = {\n\t0x68, 0x69, 0x6a, 0x6b, 0x6c, 0x6d, 0x6e, 0x6f,\n};\nstatic int jz4755_lcd_18bit_pins[] = { 0x70, 0x71, };\nstatic int jz4755_lcd_24bit_pins[] = { 0x76, 0x77, 0x78, 0x79, 0x7a, 0x7b, };\nstatic int jz4755_lcd_special_pins[] = { 0x76, 0x77, 0x78, 0x79, };\nstatic int jz4755_lcd_generic_pins[] = { 0x75, };\nstatic int jz4755_nand_cs1_pins[] = { 0x55, };\nstatic int jz4755_nand_cs2_pins[] = { 0x56, };\nstatic int jz4755_nand_cs3_pins[] = { 0x57, };\nstatic int jz4755_nand_cs4_pins[] = { 0x58, };\nstatic int jz4755_nand_fre_fwe_pins[] = { 0x5c, 0x5d, };\nstatic int jz4755_pwm_pwm0_pins[] = { 0x94, };\nstatic int jz4755_pwm_pwm1_pins[] = { 0xab, };\nstatic int jz4755_pwm_pwm2_pins[] = { 0x96, };\nstatic int jz4755_pwm_pwm3_pins[] = { 0x97, };\nstatic int jz4755_pwm_pwm4_pins[] = { 0x98, };\nstatic int jz4755_pwm_pwm5_pins[] = { 0x99, };\n\nstatic u8 jz4755_mmc0_1bit_funcs[] = { 2, 2, 1, };\nstatic u8 jz4755_mmc0_4bit_funcs[] = { 1, 0, 1, };\nstatic u8 jz4755_lcd_24bit_funcs[] = { 1, 1, 1, 1, 0, 0, };\n\nstatic const struct group_desc jz4755_groups[] = {\n\tINGENIC_PIN_GROUP(\"uart0-data\", jz4755_uart0_data, 0),\n\tINGENIC_PIN_GROUP(\"uart0-hwflow\", jz4755_uart0_hwflow, 0),\n\tINGENIC_PIN_GROUP(\"uart1-data\", jz4755_uart1_data, 1),\n\tINGENIC_PIN_GROUP(\"uart2-data\", jz4755_uart2_data, 1),\n\tINGENIC_PIN_GROUP(\"ssi-dt-b\", jz4755_ssi_dt_b, 0),\n\tINGENIC_PIN_GROUP(\"ssi-dt-f\", jz4755_ssi_dt_f, 0),\n\tINGENIC_PIN_GROUP(\"ssi-dr-b\", jz4755_ssi_dr_b, 0),\n\tINGENIC_PIN_GROUP(\"ssi-dr-f\", jz4755_ssi_dr_f, 0),\n\tINGENIC_PIN_GROUP(\"ssi-clk-b\", jz4755_ssi_clk_b, 0),\n\tINGENIC_PIN_GROUP(\"ssi-clk-f\", jz4755_ssi_clk_f, 0),\n\tINGENIC_PIN_GROUP(\"ssi-gpc-b\", jz4755_ssi_gpc_b, 0),\n\tINGENIC_PIN_GROUP(\"ssi-gpc-f\", jz4755_ssi_gpc_f, 0),\n\tINGENIC_PIN_GROUP(\"ssi-ce0-b\", jz4755_ssi_ce0_b, 0),\n\tINGENIC_PIN_GROUP(\"ssi-ce0-f\", jz4755_ssi_ce0_f, 0),\n\tINGENIC_PIN_GROUP(\"ssi-ce1-b\", jz4755_ssi_ce1_b, 0),\n\tINGENIC_PIN_GROUP(\"ssi-ce1-f\", jz4755_ssi_ce1_f, 0),\n\tINGENIC_PIN_GROUP_FUNCS(\"mmc0-1bit\", jz4755_mmc0_1bit,\n\t\t\t\tjz4755_mmc0_1bit_funcs),\n\tINGENIC_PIN_GROUP_FUNCS(\"mmc0-4bit\", jz4755_mmc0_4bit,\n\t\t\t\tjz4755_mmc0_4bit_funcs),\n\tINGENIC_PIN_GROUP(\"mmc1-1bit\", jz4755_mmc1_1bit, 1),\n\tINGENIC_PIN_GROUP(\"mmc1-4bit\", jz4755_mmc1_4bit, 1),\n\tINGENIC_PIN_GROUP(\"i2c-data\", jz4755_i2c, 0),\n\tINGENIC_PIN_GROUP(\"cim-data\", jz4755_cim, 0),\n\tINGENIC_PIN_GROUP(\"lcd-8bit\", jz4755_lcd_8bit, 0),\n\tINGENIC_PIN_GROUP(\"lcd-16bit\", jz4755_lcd_16bit, 0),\n\tINGENIC_PIN_GROUP(\"lcd-18bit\", jz4755_lcd_18bit, 0),\n\tINGENIC_PIN_GROUP_FUNCS(\"lcd-24bit\", jz4755_lcd_24bit,\n\t\t\t\tjz4755_lcd_24bit_funcs),\n\tINGENIC_PIN_GROUP(\"lcd-special\", jz4755_lcd_special, 0),\n\tINGENIC_PIN_GROUP(\"lcd-generic\", jz4755_lcd_generic, 0),\n\tINGENIC_PIN_GROUP(\"nand-cs1\", jz4755_nand_cs1, 0),\n\tINGENIC_PIN_GROUP(\"nand-cs2\", jz4755_nand_cs2, 0),\n\tINGENIC_PIN_GROUP(\"nand-cs3\", jz4755_nand_cs3, 0),\n\tINGENIC_PIN_GROUP(\"nand-cs4\", jz4755_nand_cs4, 0),\n\tINGENIC_PIN_GROUP(\"nand-fre-fwe\", jz4755_nand_fre_fwe, 0),\n\tINGENIC_PIN_GROUP(\"pwm0\", jz4755_pwm_pwm0, 0),\n\tINGENIC_PIN_GROUP(\"pwm1\", jz4755_pwm_pwm1, 1),\n\tINGENIC_PIN_GROUP(\"pwm2\", jz4755_pwm_pwm2, 0),\n\tINGENIC_PIN_GROUP(\"pwm3\", jz4755_pwm_pwm3, 0),\n\tINGENIC_PIN_GROUP(\"pwm4\", jz4755_pwm_pwm4, 0),\n\tINGENIC_PIN_GROUP(\"pwm5\", jz4755_pwm_pwm5, 0),\n};\n\nstatic const char *jz4755_uart0_groups[] = { \"uart0-data\", \"uart0-hwflow\", };\nstatic const char *jz4755_uart1_groups[] = { \"uart1-data\", };\nstatic const char *jz4755_uart2_groups[] = { \"uart2-data\", };\nstatic const char *jz4755_ssi_groups[] = {\n\t\"ssi-dt-b\", \"ssi-dt-f\",\n\t\"ssi-dr-b\", \"ssi-dr-f\",\n\t\"ssi-clk-b\", \"ssi-clk-f\",\n\t\"ssi-gpc-b\", \"ssi-gpc-f\",\n\t\"ssi-ce0-b\", \"ssi-ce0-f\",\n\t\"ssi-ce1-b\", \"ssi-ce1-f\",\n};\nstatic const char *jz4755_mmc0_groups[] = { \"mmc0-1bit\", \"mmc0-4bit\", };\nstatic const char *jz4755_mmc1_groups[] = { \"mmc1-1bit\", \"mmc1-4bit\", };\nstatic const char *jz4755_i2c_groups[] = { \"i2c-data\", };\nstatic const char *jz4755_cim_groups[] = { \"cim-data\", };\nstatic const char *jz4755_lcd_groups[] = {\n\t\"lcd-8bit\", \"lcd-16bit\", \"lcd-18bit\", \"lcd-24bit\",\n\t\"lcd-special\", \"lcd-generic\",\n};\nstatic const char *jz4755_nand_groups[] = {\n\t\"nand-cs1\", \"nand-cs2\", \"nand-cs3\", \"nand-cs4\", \"nand-fre-fwe\",\n};\nstatic const char *jz4755_pwm0_groups[] = { \"pwm0\", };\nstatic const char *jz4755_pwm1_groups[] = { \"pwm1\", };\nstatic const char *jz4755_pwm2_groups[] = { \"pwm2\", };\nstatic const char *jz4755_pwm3_groups[] = { \"pwm3\", };\nstatic const char *jz4755_pwm4_groups[] = { \"pwm4\", };\nstatic const char *jz4755_pwm5_groups[] = { \"pwm5\", };\n\nstatic const struct function_desc jz4755_functions[] = {\n\t{ \"uart0\", jz4755_uart0_groups, ARRAY_SIZE(jz4755_uart0_groups), },\n\t{ \"uart1\", jz4755_uart1_groups, ARRAY_SIZE(jz4755_uart1_groups), },\n\t{ \"uart2\", jz4755_uart2_groups, ARRAY_SIZE(jz4755_uart2_groups), },\n\t{ \"ssi\", jz4755_ssi_groups, ARRAY_SIZE(jz4755_ssi_groups), },\n\t{ \"mmc0\", jz4755_mmc0_groups, ARRAY_SIZE(jz4755_mmc0_groups), },\n\t{ \"mmc1\", jz4755_mmc1_groups, ARRAY_SIZE(jz4755_mmc1_groups), },\n\t{ \"i2c\", jz4755_i2c_groups, ARRAY_SIZE(jz4755_i2c_groups), },\n\t{ \"cim\", jz4755_cim_groups, ARRAY_SIZE(jz4755_cim_groups), },\n\t{ \"lcd\", jz4755_lcd_groups, ARRAY_SIZE(jz4755_lcd_groups), },\n\t{ \"nand\", jz4755_nand_groups, ARRAY_SIZE(jz4755_nand_groups), },\n\t{ \"pwm0\", jz4755_pwm0_groups, ARRAY_SIZE(jz4755_pwm0_groups), },\n\t{ \"pwm1\", jz4755_pwm1_groups, ARRAY_SIZE(jz4755_pwm1_groups), },\n\t{ \"pwm2\", jz4755_pwm2_groups, ARRAY_SIZE(jz4755_pwm2_groups), },\n\t{ \"pwm3\", jz4755_pwm3_groups, ARRAY_SIZE(jz4755_pwm3_groups), },\n\t{ \"pwm4\", jz4755_pwm4_groups, ARRAY_SIZE(jz4755_pwm4_groups), },\n\t{ \"pwm5\", jz4755_pwm5_groups, ARRAY_SIZE(jz4755_pwm5_groups), },\n};\n\nstatic const struct ingenic_chip_info jz4755_chip_info = {\n\t.num_chips = 6,\n\t.reg_offset = 0x100,\n\t.version = ID_JZ4755,\n\t.groups = jz4755_groups,\n\t.num_groups = ARRAY_SIZE(jz4755_groups),\n\t.functions = jz4755_functions,\n\t.num_functions = ARRAY_SIZE(jz4755_functions),\n\t.pull_ups = jz4755_pull_ups,\n\t.pull_downs = jz4755_pull_downs,\n};\n\nstatic const u32 jz4760_pull_ups[6] = {\n\t0xffffffff, 0xfffcf3ff, 0xffffffff, 0xffffcfff, 0xfffffb7c, 0x0000000f,\n};\n\nstatic const u32 jz4760_pull_downs[6] = {\n\t0x00000000, 0x00030c00, 0x00000000, 0x00003000, 0x00000483, 0x00000ff0,\n};\n\nstatic int jz4760_uart0_data_pins[] = { 0xa0, 0xa3, };\nstatic int jz4760_uart0_hwflow_pins[] = { 0xa1, 0xa2, };\nstatic int jz4760_uart1_data_pins[] = { 0x7a, 0x7c, };\nstatic int jz4760_uart1_hwflow_pins[] = { 0x7b, 0x7d, };\nstatic int jz4760_uart2_data_pins[] = { 0x5c, 0x5e, };\nstatic int jz4760_uart2_hwflow_pins[] = { 0x5d, 0x5f, };\nstatic int jz4760_uart3_data_pins[] = { 0x6c, 0x85, };\nstatic int jz4760_uart3_hwflow_pins[] = { 0x88, 0x89, };\nstatic int jz4760_ssi0_dt_a_pins[] = { 0x15, };\nstatic int jz4760_ssi0_dt_b_pins[] = { 0x35, };\nstatic int jz4760_ssi0_dt_d_pins[] = { 0x75, };\nstatic int jz4760_ssi0_dt_e_pins[] = { 0x91, };\nstatic int jz4760_ssi0_dr_a_pins[] = { 0x14, };\nstatic int jz4760_ssi0_dr_b_pins[] = { 0x34, };\nstatic int jz4760_ssi0_dr_d_pins[] = { 0x74, };\nstatic int jz4760_ssi0_dr_e_pins[] = { 0x8e, };\nstatic int jz4760_ssi0_clk_a_pins[] = { 0x12, };\nstatic int jz4760_ssi0_clk_b_pins[] = { 0x3c, };\nstatic int jz4760_ssi0_clk_d_pins[] = { 0x78, };\nstatic int jz4760_ssi0_clk_e_pins[] = { 0x8f, };\nstatic int jz4760_ssi0_gpc_b_pins[] = { 0x3e, };\nstatic int jz4760_ssi0_gpc_d_pins[] = { 0x76, };\nstatic int jz4760_ssi0_gpc_e_pins[] = { 0x93, };\nstatic int jz4760_ssi0_ce0_a_pins[] = { 0x13, };\nstatic int jz4760_ssi0_ce0_b_pins[] = { 0x3d, };\nstatic int jz4760_ssi0_ce0_d_pins[] = { 0x79, };\nstatic int jz4760_ssi0_ce0_e_pins[] = { 0x90, };\nstatic int jz4760_ssi0_ce1_b_pins[] = { 0x3f, };\nstatic int jz4760_ssi0_ce1_d_pins[] = { 0x77, };\nstatic int jz4760_ssi0_ce1_e_pins[] = { 0x92, };\nstatic int jz4760_ssi1_dt_b_9_pins[] = { 0x29, };\nstatic int jz4760_ssi1_dt_b_21_pins[] = { 0x35, };\nstatic int jz4760_ssi1_dt_d_12_pins[] = { 0x6c, };\nstatic int jz4760_ssi1_dt_d_21_pins[] = { 0x75, };\nstatic int jz4760_ssi1_dt_e_pins[] = { 0x91, };\nstatic int jz4760_ssi1_dt_f_pins[] = { 0xa3, };\nstatic int jz4760_ssi1_dr_b_6_pins[] = { 0x26, };\nstatic int jz4760_ssi1_dr_b_20_pins[] = { 0x34, };\nstatic int jz4760_ssi1_dr_d_13_pins[] = { 0x6d, };\nstatic int jz4760_ssi1_dr_d_20_pins[] = { 0x74, };\nstatic int jz4760_ssi1_dr_e_pins[] = { 0x8e, };\nstatic int jz4760_ssi1_dr_f_pins[] = { 0xa0, };\nstatic int jz4760_ssi1_clk_b_7_pins[] = { 0x27, };\nstatic int jz4760_ssi1_clk_b_28_pins[] = { 0x3c, };\nstatic int jz4760_ssi1_clk_d_pins[] = { 0x78, };\nstatic int jz4760_ssi1_clk_e_7_pins[] = { 0x87, };\nstatic int jz4760_ssi1_clk_e_15_pins[] = { 0x8f, };\nstatic int jz4760_ssi1_clk_f_pins[] = { 0xa2, };\nstatic int jz4760_ssi1_gpc_b_pins[] = { 0x3e, };\nstatic int jz4760_ssi1_gpc_d_pins[] = { 0x76, };\nstatic int jz4760_ssi1_gpc_e_pins[] = { 0x93, };\nstatic int jz4760_ssi1_ce0_b_8_pins[] = { 0x28, };\nstatic int jz4760_ssi1_ce0_b_29_pins[] = { 0x3d, };\nstatic int jz4760_ssi1_ce0_d_pins[] = { 0x79, };\nstatic int jz4760_ssi1_ce0_e_6_pins[] = { 0x86, };\nstatic int jz4760_ssi1_ce0_e_16_pins[] = { 0x90, };\nstatic int jz4760_ssi1_ce0_f_pins[] = { 0xa1, };\nstatic int jz4760_ssi1_ce1_b_pins[] = { 0x3f, };\nstatic int jz4760_ssi1_ce1_d_pins[] = { 0x77, };\nstatic int jz4760_ssi1_ce1_e_pins[] = { 0x92, };\nstatic int jz4760_mmc0_1bit_a_pins[] = { 0x12, 0x13, 0x14, };\nstatic int jz4760_mmc0_4bit_a_pins[] = { 0x15, 0x16, 0x17, };\nstatic int jz4760_mmc0_1bit_e_pins[] = { 0x9c, 0x9d, 0x94, };\nstatic int jz4760_mmc0_4bit_e_pins[] = { 0x95, 0x96, 0x97, };\nstatic int jz4760_mmc0_8bit_e_pins[] = { 0x98, 0x99, 0x9a, 0x9b, };\nstatic int jz4760_mmc1_1bit_d_pins[] = { 0x78, 0x79, 0x74, };\nstatic int jz4760_mmc1_4bit_d_pins[] = { 0x75, 0x76, 0x77, };\nstatic int jz4760_mmc1_1bit_e_pins[] = { 0x9c, 0x9d, 0x94, };\nstatic int jz4760_mmc1_4bit_e_pins[] = { 0x95, 0x96, 0x97, };\nstatic int jz4760_mmc1_8bit_e_pins[] = { 0x98, 0x99, 0x9a, 0x9b, };\nstatic int jz4760_mmc2_1bit_b_pins[] = { 0x3c, 0x3d, 0x34, };\nstatic int jz4760_mmc2_4bit_b_pins[] = { 0x35, 0x3e, 0x3f, };\nstatic int jz4760_mmc2_1bit_e_pins[] = { 0x9c, 0x9d, 0x94, };\nstatic int jz4760_mmc2_4bit_e_pins[] = { 0x95, 0x96, 0x97, };\nstatic int jz4760_mmc2_8bit_e_pins[] = { 0x98, 0x99, 0x9a, 0x9b, };\nstatic int jz4760_nemc_8bit_data_pins[] = {\n\t0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07,\n};\nstatic int jz4760_nemc_16bit_data_pins[] = {\n\t0x08, 0x09, 0x0a, 0x0b, 0x0c, 0x0d, 0x0e, 0x0f,\n};\nstatic int jz4760_nemc_cle_ale_pins[] = { 0x20, 0x21, };\nstatic int jz4760_nemc_addr_pins[] = { 0x22, 0x23, 0x24, 0x25, };\nstatic int jz4760_nemc_rd_we_pins[] = { 0x10, 0x11, };\nstatic int jz4760_nemc_frd_fwe_pins[] = { 0x12, 0x13, };\nstatic int jz4760_nemc_wait_pins[] = { 0x1b, };\nstatic int jz4760_nemc_cs1_pins[] = { 0x15, };\nstatic int jz4760_nemc_cs2_pins[] = { 0x16, };\nstatic int jz4760_nemc_cs3_pins[] = { 0x17, };\nstatic int jz4760_nemc_cs4_pins[] = { 0x18, };\nstatic int jz4760_nemc_cs5_pins[] = { 0x19, };\nstatic int jz4760_nemc_cs6_pins[] = { 0x1a, };\nstatic int jz4760_i2c0_pins[] = { 0x7e, 0x7f, };\nstatic int jz4760_i2c1_pins[] = { 0x9e, 0x9f, };\nstatic int jz4760_cim_pins[] = {\n\t0x26, 0x27, 0x28, 0x29,\n\t0x2a, 0x2b, 0x2c, 0x2d, 0x2e, 0x2f, 0x30, 0x31,\n};\nstatic int jz4760_lcd_8bit_pins[] = {\n\t0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x48, 0x4c,\n\t0x4d, 0x52, 0x53,\n};\nstatic int jz4760_lcd_16bit_pins[] = {\n\t0x4e, 0x4f, 0x50, 0x51, 0x56, 0x57, 0x58, 0x59,\n};\nstatic int jz4760_lcd_18bit_pins[] = {\n\t0x5a, 0x5b,\n};\nstatic int jz4760_lcd_24bit_pins[] = {\n\t0x40, 0x41, 0x4a, 0x4b, 0x54, 0x55,\n};\nstatic int jz4760_lcd_special_pins[] = { 0x54, 0x4a, 0x41, 0x40, };\nstatic int jz4760_lcd_generic_pins[] = { 0x49, };\nstatic int jz4760_pwm_pwm0_pins[] = { 0x80, };\nstatic int jz4760_pwm_pwm1_pins[] = { 0x81, };\nstatic int jz4760_pwm_pwm2_pins[] = { 0x82, };\nstatic int jz4760_pwm_pwm3_pins[] = { 0x83, };\nstatic int jz4760_pwm_pwm4_pins[] = { 0x84, };\nstatic int jz4760_pwm_pwm5_pins[] = { 0x85, };\nstatic int jz4760_pwm_pwm6_pins[] = { 0x6a, };\nstatic int jz4760_pwm_pwm7_pins[] = { 0x6b, };\nstatic int jz4760_otg_pins[] = { 0x8a, };\n\nstatic u8 jz4760_uart3_data_funcs[] = { 0, 1, };\nstatic u8 jz4760_mmc0_1bit_a_funcs[] = { 1, 1, 0, };\n\nstatic const struct group_desc jz4760_groups[] = {\n\tINGENIC_PIN_GROUP(\"uart0-data\", jz4760_uart0_data, 0),\n\tINGENIC_PIN_GROUP(\"uart0-hwflow\", jz4760_uart0_hwflow, 0),\n\tINGENIC_PIN_GROUP(\"uart1-data\", jz4760_uart1_data, 0),\n\tINGENIC_PIN_GROUP(\"uart1-hwflow\", jz4760_uart1_hwflow, 0),\n\tINGENIC_PIN_GROUP(\"uart2-data\", jz4760_uart2_data, 0),\n\tINGENIC_PIN_GROUP(\"uart2-hwflow\", jz4760_uart2_hwflow, 0),\n\tINGENIC_PIN_GROUP_FUNCS(\"uart3-data\", jz4760_uart3_data,\n\t\t\t\tjz4760_uart3_data_funcs),\n\tINGENIC_PIN_GROUP(\"uart3-hwflow\", jz4760_uart3_hwflow, 0),\n\tINGENIC_PIN_GROUP(\"ssi0-dt-a\", jz4760_ssi0_dt_a, 2),\n\tINGENIC_PIN_GROUP(\"ssi0-dt-b\", jz4760_ssi0_dt_b, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-dt-d\", jz4760_ssi0_dt_d, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-dt-e\", jz4760_ssi0_dt_e, 0),\n\tINGENIC_PIN_GROUP(\"ssi0-dr-a\", jz4760_ssi0_dr_a, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-dr-b\", jz4760_ssi0_dr_b, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-dr-d\", jz4760_ssi0_dr_d, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-dr-e\", jz4760_ssi0_dr_e, 0),\n\tINGENIC_PIN_GROUP(\"ssi0-clk-a\", jz4760_ssi0_clk_a, 2),\n\tINGENIC_PIN_GROUP(\"ssi0-clk-b\", jz4760_ssi0_clk_b, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-clk-d\", jz4760_ssi0_clk_d, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-clk-e\", jz4760_ssi0_clk_e, 0),\n\tINGENIC_PIN_GROUP(\"ssi0-gpc-b\", jz4760_ssi0_gpc_b, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-gpc-d\", jz4760_ssi0_gpc_d, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-gpc-e\", jz4760_ssi0_gpc_e, 0),\n\tINGENIC_PIN_GROUP(\"ssi0-ce0-a\", jz4760_ssi0_ce0_a, 2),\n\tINGENIC_PIN_GROUP(\"ssi0-ce0-b\", jz4760_ssi0_ce0_b, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-ce0-d\", jz4760_ssi0_ce0_d, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-ce0-e\", jz4760_ssi0_ce0_e, 0),\n\tINGENIC_PIN_GROUP(\"ssi0-ce1-b\", jz4760_ssi0_ce1_b, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-ce1-d\", jz4760_ssi0_ce1_d, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-ce1-e\", jz4760_ssi0_ce1_e, 0),\n\tINGENIC_PIN_GROUP(\"ssi1-dt-b-9\", jz4760_ssi1_dt_b_9, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-dt-b-21\", jz4760_ssi1_dt_b_21, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-dt-d-12\", jz4760_ssi1_dt_d_12, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-dt-d-21\", jz4760_ssi1_dt_d_21, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-dt-e\", jz4760_ssi1_dt_e, 1),\n\tINGENIC_PIN_GROUP(\"ssi1-dt-f\", jz4760_ssi1_dt_f, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-dr-b-6\", jz4760_ssi1_dr_b_6, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-dr-b-20\", jz4760_ssi1_dr_b_20, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-dr-d-13\", jz4760_ssi1_dr_d_13, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-dr-d-20\", jz4760_ssi1_dr_d_20, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-dr-e\", jz4760_ssi1_dr_e, 1),\n\tINGENIC_PIN_GROUP(\"ssi1-dr-f\", jz4760_ssi1_dr_f, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-clk-b-7\", jz4760_ssi1_clk_b_7, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-clk-b-28\", jz4760_ssi1_clk_b_28, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-clk-d\", jz4760_ssi1_clk_d, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-clk-e-7\", jz4760_ssi1_clk_e_7, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-clk-e-15\", jz4760_ssi1_clk_e_15, 1),\n\tINGENIC_PIN_GROUP(\"ssi1-clk-f\", jz4760_ssi1_clk_f, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-gpc-b\", jz4760_ssi1_gpc_b, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-gpc-d\", jz4760_ssi1_gpc_d, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-gpc-e\", jz4760_ssi1_gpc_e, 1),\n\tINGENIC_PIN_GROUP(\"ssi1-ce0-b-8\", jz4760_ssi1_ce0_b_8, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-ce0-b-29\", jz4760_ssi1_ce0_b_29, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-ce0-d\", jz4760_ssi1_ce0_d, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-ce0-e-6\", jz4760_ssi1_ce0_e_6, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-ce0-e-16\", jz4760_ssi1_ce0_e_16, 1),\n\tINGENIC_PIN_GROUP(\"ssi1-ce0-f\", jz4760_ssi1_ce0_f, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-ce1-b\", jz4760_ssi1_ce1_b, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-ce1-d\", jz4760_ssi1_ce1_d, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-ce1-e\", jz4760_ssi1_ce1_e, 1),\n\tINGENIC_PIN_GROUP_FUNCS(\"mmc0-1bit-a\", jz4760_mmc0_1bit_a,\n\t\t\t\tjz4760_mmc0_1bit_a_funcs),\n\tINGENIC_PIN_GROUP(\"mmc0-4bit-a\", jz4760_mmc0_4bit_a, 1),\n\tINGENIC_PIN_GROUP(\"mmc0-1bit-e\", jz4760_mmc0_1bit_e, 0),\n\tINGENIC_PIN_GROUP(\"mmc0-4bit-e\", jz4760_mmc0_4bit_e, 0),\n\tINGENIC_PIN_GROUP(\"mmc0-8bit-e\", jz4760_mmc0_8bit_e, 0),\n\tINGENIC_PIN_GROUP(\"mmc1-1bit-d\", jz4760_mmc1_1bit_d, 0),\n\tINGENIC_PIN_GROUP(\"mmc1-4bit-d\", jz4760_mmc1_4bit_d, 0),\n\tINGENIC_PIN_GROUP(\"mmc1-1bit-e\", jz4760_mmc1_1bit_e, 1),\n\tINGENIC_PIN_GROUP(\"mmc1-4bit-e\", jz4760_mmc1_4bit_e, 1),\n\tINGENIC_PIN_GROUP(\"mmc1-8bit-e\", jz4760_mmc1_8bit_e, 1),\n\tINGENIC_PIN_GROUP(\"mmc2-1bit-b\", jz4760_mmc2_1bit_b, 0),\n\tINGENIC_PIN_GROUP(\"mmc2-4bit-b\", jz4760_mmc2_4bit_b, 0),\n\tINGENIC_PIN_GROUP(\"mmc2-1bit-e\", jz4760_mmc2_1bit_e, 2),\n\tINGENIC_PIN_GROUP(\"mmc2-4bit-e\", jz4760_mmc2_4bit_e, 2),\n\tINGENIC_PIN_GROUP(\"mmc2-8bit-e\", jz4760_mmc2_8bit_e, 2),\n\tINGENIC_PIN_GROUP(\"nemc-8bit-data\", jz4760_nemc_8bit_data, 0),\n\tINGENIC_PIN_GROUP(\"nemc-16bit-data\", jz4760_nemc_16bit_data, 0),\n\tINGENIC_PIN_GROUP(\"nemc-cle-ale\", jz4760_nemc_cle_ale, 0),\n\tINGENIC_PIN_GROUP(\"nemc-addr\", jz4760_nemc_addr, 0),\n\tINGENIC_PIN_GROUP(\"nemc-rd-we\", jz4760_nemc_rd_we, 0),\n\tINGENIC_PIN_GROUP(\"nemc-frd-fwe\", jz4760_nemc_frd_fwe, 0),\n\tINGENIC_PIN_GROUP(\"nemc-wait\", jz4760_nemc_wait, 0),\n\tINGENIC_PIN_GROUP(\"nemc-cs1\", jz4760_nemc_cs1, 0),\n\tINGENIC_PIN_GROUP(\"nemc-cs2\", jz4760_nemc_cs2, 0),\n\tINGENIC_PIN_GROUP(\"nemc-cs3\", jz4760_nemc_cs3, 0),\n\tINGENIC_PIN_GROUP(\"nemc-cs4\", jz4760_nemc_cs4, 0),\n\tINGENIC_PIN_GROUP(\"nemc-cs5\", jz4760_nemc_cs5, 0),\n\tINGENIC_PIN_GROUP(\"nemc-cs6\", jz4760_nemc_cs6, 0),\n\tINGENIC_PIN_GROUP(\"i2c0-data\", jz4760_i2c0, 0),\n\tINGENIC_PIN_GROUP(\"i2c1-data\", jz4760_i2c1, 0),\n\tINGENIC_PIN_GROUP(\"cim-data\", jz4760_cim, 0),\n\tINGENIC_PIN_GROUP(\"lcd-8bit\", jz4760_lcd_8bit, 0),\n\tINGENIC_PIN_GROUP(\"lcd-16bit\", jz4760_lcd_16bit, 0),\n\tINGENIC_PIN_GROUP(\"lcd-18bit\", jz4760_lcd_18bit, 0),\n\tINGENIC_PIN_GROUP(\"lcd-24bit\", jz4760_lcd_24bit, 0),\n\tINGENIC_PIN_GROUP(\"lcd-special\", jz4760_lcd_special, 1),\n\tINGENIC_PIN_GROUP(\"lcd-generic\", jz4760_lcd_generic, 0),\n\tINGENIC_PIN_GROUP(\"pwm0\", jz4760_pwm_pwm0, 0),\n\tINGENIC_PIN_GROUP(\"pwm1\", jz4760_pwm_pwm1, 0),\n\tINGENIC_PIN_GROUP(\"pwm2\", jz4760_pwm_pwm2, 0),\n\tINGENIC_PIN_GROUP(\"pwm3\", jz4760_pwm_pwm3, 0),\n\tINGENIC_PIN_GROUP(\"pwm4\", jz4760_pwm_pwm4, 0),\n\tINGENIC_PIN_GROUP(\"pwm5\", jz4760_pwm_pwm5, 0),\n\tINGENIC_PIN_GROUP(\"pwm6\", jz4760_pwm_pwm6, 0),\n\tINGENIC_PIN_GROUP(\"pwm7\", jz4760_pwm_pwm7, 0),\n\tINGENIC_PIN_GROUP(\"otg-vbus\", jz4760_otg, 0),\n};\n\nstatic const char *jz4760_uart0_groups[] = { \"uart0-data\", \"uart0-hwflow\", };\nstatic const char *jz4760_uart1_groups[] = { \"uart1-data\", \"uart1-hwflow\", };\nstatic const char *jz4760_uart2_groups[] = { \"uart2-data\", \"uart2-hwflow\", };\nstatic const char *jz4760_uart3_groups[] = { \"uart3-data\", \"uart3-hwflow\", };\nstatic const char *jz4760_ssi0_groups[] = {\n\t\"ssi0-dt-a\", \"ssi0-dt-b\", \"ssi0-dt-d\", \"ssi0-dt-e\",\n\t\"ssi0-dr-a\", \"ssi0-dr-b\", \"ssi0-dr-d\", \"ssi0-dr-e\",\n\t\"ssi0-clk-a\", \"ssi0-clk-b\", \"ssi0-clk-d\", \"ssi0-clk-e\",\n\t\"ssi0-gpc-b\", \"ssi0-gpc-d\", \"ssi0-gpc-e\",\n\t\"ssi0-ce0-a\", \"ssi0-ce0-b\", \"ssi0-ce0-d\", \"ssi0-ce0-e\",\n\t\"ssi0-ce1-b\", \"ssi0-ce1-d\", \"ssi0-ce1-e\",\n};\nstatic const char *jz4760_ssi1_groups[] = {\n\t\"ssi1-dt-b-9\", \"ssi1-dt-b-21\", \"ssi1-dt-d-12\", \"ssi1-dt-d-21\", \"ssi1-dt-e\", \"ssi1-dt-f\",\n\t\"ssi1-dr-b-6\", \"ssi1-dr-b-20\", \"ssi1-dr-d-13\", \"ssi1-dr-d-20\", \"ssi1-dr-e\", \"ssi1-dr-f\",\n\t\"ssi1-clk-b-7\", \"ssi1-clk-b-28\", \"ssi1-clk-d\", \"ssi1-clk-e-7\", \"ssi1-clk-e-15\", \"ssi1-clk-f\",\n\t\"ssi1-gpc-b\", \"ssi1-gpc-d\", \"ssi1-gpc-e\",\n\t\"ssi1-ce0-b-8\", \"ssi1-ce0-b-29\", \"ssi1-ce0-d\", \"ssi1-ce0-e-6\", \"ssi1-ce0-e-16\", \"ssi1-ce0-f\",\n\t\"ssi1-ce1-b\", \"ssi1-ce1-d\", \"ssi1-ce1-e\",\n};\nstatic const char *jz4760_mmc0_groups[] = {\n\t\"mmc0-1bit-a\", \"mmc0-4bit-a\",\n\t\"mmc0-1bit-e\", \"mmc0-4bit-e\", \"mmc0-8bit-e\",\n};\nstatic const char *jz4760_mmc1_groups[] = {\n\t\"mmc1-1bit-d\", \"mmc1-4bit-d\",\n\t\"mmc1-1bit-e\", \"mmc1-4bit-e\", \"mmc1-8bit-e\",\n};\nstatic const char *jz4760_mmc2_groups[] = {\n\t\"mmc2-1bit-b\", \"mmc2-4bit-b\",\n\t\"mmc2-1bit-e\", \"mmc2-4bit-e\", \"mmc2-8bit-e\",\n};\nstatic const char *jz4760_nemc_groups[] = {\n\t\"nemc-8bit-data\", \"nemc-16bit-data\", \"nemc-cle-ale\",\n\t\"nemc-addr\", \"nemc-rd-we\", \"nemc-frd-fwe\", \"nemc-wait\",\n};\nstatic const char *jz4760_cs1_groups[] = { \"nemc-cs1\", };\nstatic const char *jz4760_cs2_groups[] = { \"nemc-cs2\", };\nstatic const char *jz4760_cs3_groups[] = { \"nemc-cs3\", };\nstatic const char *jz4760_cs4_groups[] = { \"nemc-cs4\", };\nstatic const char *jz4760_cs5_groups[] = { \"nemc-cs5\", };\nstatic const char *jz4760_cs6_groups[] = { \"nemc-cs6\", };\nstatic const char *jz4760_i2c0_groups[] = { \"i2c0-data\", };\nstatic const char *jz4760_i2c1_groups[] = { \"i2c1-data\", };\nstatic const char *jz4760_cim_groups[] = { \"cim-data\", };\nstatic const char *jz4760_lcd_groups[] = {\n\t\"lcd-8bit\", \"lcd-16bit\", \"lcd-18bit\", \"lcd-24bit\",\n\t\"lcd-special\", \"lcd-generic\",\n};\nstatic const char *jz4760_pwm0_groups[] = { \"pwm0\", };\nstatic const char *jz4760_pwm1_groups[] = { \"pwm1\", };\nstatic const char *jz4760_pwm2_groups[] = { \"pwm2\", };\nstatic const char *jz4760_pwm3_groups[] = { \"pwm3\", };\nstatic const char *jz4760_pwm4_groups[] = { \"pwm4\", };\nstatic const char *jz4760_pwm5_groups[] = { \"pwm5\", };\nstatic const char *jz4760_pwm6_groups[] = { \"pwm6\", };\nstatic const char *jz4760_pwm7_groups[] = { \"pwm7\", };\nstatic const char *jz4760_otg_groups[] = { \"otg-vbus\", };\n\nstatic const struct function_desc jz4760_functions[] = {\n\t{ \"uart0\", jz4760_uart0_groups, ARRAY_SIZE(jz4760_uart0_groups), },\n\t{ \"uart1\", jz4760_uart1_groups, ARRAY_SIZE(jz4760_uart1_groups), },\n\t{ \"uart2\", jz4760_uart2_groups, ARRAY_SIZE(jz4760_uart2_groups), },\n\t{ \"uart3\", jz4760_uart3_groups, ARRAY_SIZE(jz4760_uart3_groups), },\n\t{ \"ssi0\", jz4760_ssi0_groups, ARRAY_SIZE(jz4760_ssi0_groups), },\n\t{ \"ssi1\", jz4760_ssi1_groups, ARRAY_SIZE(jz4760_ssi1_groups), },\n\t{ \"mmc0\", jz4760_mmc0_groups, ARRAY_SIZE(jz4760_mmc0_groups), },\n\t{ \"mmc1\", jz4760_mmc1_groups, ARRAY_SIZE(jz4760_mmc1_groups), },\n\t{ \"mmc2\", jz4760_mmc2_groups, ARRAY_SIZE(jz4760_mmc2_groups), },\n\t{ \"nemc\", jz4760_nemc_groups, ARRAY_SIZE(jz4760_nemc_groups), },\n\t{ \"nemc-cs1\", jz4760_cs1_groups, ARRAY_SIZE(jz4760_cs1_groups), },\n\t{ \"nemc-cs2\", jz4760_cs2_groups, ARRAY_SIZE(jz4760_cs2_groups), },\n\t{ \"nemc-cs3\", jz4760_cs3_groups, ARRAY_SIZE(jz4760_cs3_groups), },\n\t{ \"nemc-cs4\", jz4760_cs4_groups, ARRAY_SIZE(jz4760_cs4_groups), },\n\t{ \"nemc-cs5\", jz4760_cs5_groups, ARRAY_SIZE(jz4760_cs5_groups), },\n\t{ \"nemc-cs6\", jz4760_cs6_groups, ARRAY_SIZE(jz4760_cs6_groups), },\n\t{ \"i2c0\", jz4760_i2c0_groups, ARRAY_SIZE(jz4760_i2c0_groups), },\n\t{ \"i2c1\", jz4760_i2c1_groups, ARRAY_SIZE(jz4760_i2c1_groups), },\n\t{ \"cim\", jz4760_cim_groups, ARRAY_SIZE(jz4760_cim_groups), },\n\t{ \"lcd\", jz4760_lcd_groups, ARRAY_SIZE(jz4760_lcd_groups), },\n\t{ \"pwm0\", jz4760_pwm0_groups, ARRAY_SIZE(jz4760_pwm0_groups), },\n\t{ \"pwm1\", jz4760_pwm1_groups, ARRAY_SIZE(jz4760_pwm1_groups), },\n\t{ \"pwm2\", jz4760_pwm2_groups, ARRAY_SIZE(jz4760_pwm2_groups), },\n\t{ \"pwm3\", jz4760_pwm3_groups, ARRAY_SIZE(jz4760_pwm3_groups), },\n\t{ \"pwm4\", jz4760_pwm4_groups, ARRAY_SIZE(jz4760_pwm4_groups), },\n\t{ \"pwm5\", jz4760_pwm5_groups, ARRAY_SIZE(jz4760_pwm5_groups), },\n\t{ \"pwm6\", jz4760_pwm6_groups, ARRAY_SIZE(jz4760_pwm6_groups), },\n\t{ \"pwm7\", jz4760_pwm7_groups, ARRAY_SIZE(jz4760_pwm7_groups), },\n\t{ \"otg\", jz4760_otg_groups, ARRAY_SIZE(jz4760_otg_groups), },\n};\n\nstatic const struct ingenic_chip_info jz4760_chip_info = {\n\t.num_chips = 6,\n\t.reg_offset = 0x100,\n\t.version = ID_JZ4760,\n\t.groups = jz4760_groups,\n\t.num_groups = ARRAY_SIZE(jz4760_groups),\n\t.functions = jz4760_functions,\n\t.num_functions = ARRAY_SIZE(jz4760_functions),\n\t.pull_ups = jz4760_pull_ups,\n\t.pull_downs = jz4760_pull_downs,\n};\n\nstatic const u32 jz4770_pull_ups[6] = {\n\t0x3fffffff, 0xfff0f3fc, 0xffffffff, 0xffff4fff, 0xfffffb7c, 0x0024f00f,\n};\n\nstatic const u32 jz4770_pull_downs[6] = {\n\t0x00000000, 0x000f0c03, 0x00000000, 0x0000b000, 0x00000483, 0x005b0ff0,\n};\n\nstatic int jz4770_uart0_data_pins[] = { 0xa0, 0xa3, };\nstatic int jz4770_uart0_hwflow_pins[] = { 0xa1, 0xa2, };\nstatic int jz4770_uart1_data_pins[] = { 0x7a, 0x7c, };\nstatic int jz4770_uart1_hwflow_pins[] = { 0x7b, 0x7d, };\nstatic int jz4770_uart2_data_pins[] = { 0x5c, 0x5e, };\nstatic int jz4770_uart2_hwflow_pins[] = { 0x5d, 0x5f, };\nstatic int jz4770_uart3_data_pins[] = { 0x6c, 0x85, };\nstatic int jz4770_uart3_hwflow_pins[] = { 0x88, 0x89, };\nstatic int jz4770_ssi0_dt_a_pins[] = { 0x15, };\nstatic int jz4770_ssi0_dt_b_pins[] = { 0x35, };\nstatic int jz4770_ssi0_dt_d_pins[] = { 0x75, };\nstatic int jz4770_ssi0_dt_e_pins[] = { 0x91, };\nstatic int jz4770_ssi0_dr_a_pins[] = { 0x14, };\nstatic int jz4770_ssi0_dr_b_pins[] = { 0x34, };\nstatic int jz4770_ssi0_dr_d_pins[] = { 0x74, };\nstatic int jz4770_ssi0_dr_e_pins[] = { 0x8e, };\nstatic int jz4770_ssi0_clk_a_pins[] = { 0x12, };\nstatic int jz4770_ssi0_clk_b_pins[] = { 0x3c, };\nstatic int jz4770_ssi0_clk_d_pins[] = { 0x78, };\nstatic int jz4770_ssi0_clk_e_pins[] = { 0x8f, };\nstatic int jz4770_ssi0_gpc_b_pins[] = { 0x3e, };\nstatic int jz4770_ssi0_gpc_d_pins[] = { 0x76, };\nstatic int jz4770_ssi0_gpc_e_pins[] = { 0x93, };\nstatic int jz4770_ssi0_ce0_a_pins[] = { 0x13, };\nstatic int jz4770_ssi0_ce0_b_pins[] = { 0x3d, };\nstatic int jz4770_ssi0_ce0_d_pins[] = { 0x79, };\nstatic int jz4770_ssi0_ce0_e_pins[] = { 0x90, };\nstatic int jz4770_ssi0_ce1_b_pins[] = { 0x3f, };\nstatic int jz4770_ssi0_ce1_d_pins[] = { 0x77, };\nstatic int jz4770_ssi0_ce1_e_pins[] = { 0x92, };\nstatic int jz4770_ssi1_dt_b_pins[] = { 0x35, };\nstatic int jz4770_ssi1_dt_d_pins[] = { 0x75, };\nstatic int jz4770_ssi1_dt_e_pins[] = { 0x91, };\nstatic int jz4770_ssi1_dr_b_pins[] = { 0x34, };\nstatic int jz4770_ssi1_dr_d_pins[] = { 0x74, };\nstatic int jz4770_ssi1_dr_e_pins[] = { 0x8e, };\nstatic int jz4770_ssi1_clk_b_pins[] = { 0x3c, };\nstatic int jz4770_ssi1_clk_d_pins[] = { 0x78, };\nstatic int jz4770_ssi1_clk_e_pins[] = { 0x8f, };\nstatic int jz4770_ssi1_gpc_b_pins[] = { 0x3e, };\nstatic int jz4770_ssi1_gpc_d_pins[] = { 0x76, };\nstatic int jz4770_ssi1_gpc_e_pins[] = { 0x93, };\nstatic int jz4770_ssi1_ce0_b_pins[] = { 0x3d, };\nstatic int jz4770_ssi1_ce0_d_pins[] = { 0x79, };\nstatic int jz4770_ssi1_ce0_e_pins[] = { 0x90, };\nstatic int jz4770_ssi1_ce1_b_pins[] = { 0x3f, };\nstatic int jz4770_ssi1_ce1_d_pins[] = { 0x77, };\nstatic int jz4770_ssi1_ce1_e_pins[] = { 0x92, };\nstatic int jz4770_mmc0_1bit_a_pins[] = { 0x12, 0x13, 0x14, };\nstatic int jz4770_mmc0_4bit_a_pins[] = { 0x15, 0x16, 0x17, };\nstatic int jz4770_mmc0_1bit_e_pins[] = { 0x9c, 0x9d, 0x94, };\nstatic int jz4770_mmc0_4bit_e_pins[] = { 0x95, 0x96, 0x97, };\nstatic int jz4770_mmc0_8bit_e_pins[] = { 0x98, 0x99, 0x9a, 0x9b, };\nstatic int jz4770_mmc1_1bit_d_pins[] = { 0x78, 0x79, 0x74, };\nstatic int jz4770_mmc1_4bit_d_pins[] = { 0x75, 0x76, 0x77, };\nstatic int jz4770_mmc1_1bit_e_pins[] = { 0x9c, 0x9d, 0x94, };\nstatic int jz4770_mmc1_4bit_e_pins[] = { 0x95, 0x96, 0x97, };\nstatic int jz4770_mmc1_8bit_e_pins[] = { 0x98, 0x99, 0x9a, 0x9b, };\nstatic int jz4770_mmc2_1bit_b_pins[] = { 0x3c, 0x3d, 0x34, };\nstatic int jz4770_mmc2_4bit_b_pins[] = { 0x35, 0x3e, 0x3f, };\nstatic int jz4770_mmc2_1bit_e_pins[] = { 0x9c, 0x9d, 0x94, };\nstatic int jz4770_mmc2_4bit_e_pins[] = { 0x95, 0x96, 0x97, };\nstatic int jz4770_mmc2_8bit_e_pins[] = { 0x98, 0x99, 0x9a, 0x9b, };\nstatic int jz4770_nemc_8bit_data_pins[] = {\n\t0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07,\n};\nstatic int jz4770_nemc_16bit_data_pins[] = {\n\t0x08, 0x09, 0x0a, 0x0b, 0x0c, 0x0d, 0x0e, 0x0f,\n};\nstatic int jz4770_nemc_cle_ale_pins[] = { 0x20, 0x21, };\nstatic int jz4770_nemc_addr_pins[] = { 0x22, 0x23, 0x24, 0x25, };\nstatic int jz4770_nemc_rd_we_pins[] = { 0x10, 0x11, };\nstatic int jz4770_nemc_frd_fwe_pins[] = { 0x12, 0x13, };\nstatic int jz4770_nemc_wait_pins[] = { 0x1b, };\nstatic int jz4770_nemc_cs1_pins[] = { 0x15, };\nstatic int jz4770_nemc_cs2_pins[] = { 0x16, };\nstatic int jz4770_nemc_cs3_pins[] = { 0x17, };\nstatic int jz4770_nemc_cs4_pins[] = { 0x18, };\nstatic int jz4770_nemc_cs5_pins[] = { 0x19, };\nstatic int jz4770_nemc_cs6_pins[] = { 0x1a, };\nstatic int jz4770_i2c0_pins[] = { 0x7e, 0x7f, };\nstatic int jz4770_i2c1_pins[] = { 0x9e, 0x9f, };\nstatic int jz4770_i2c2_pins[] = { 0xb0, 0xb1, };\nstatic int jz4770_cim_8bit_pins[] = {\n\t0x26, 0x27, 0x28, 0x29,\n\t0x2a, 0x2b, 0x2c, 0x2d, 0x2e, 0x2f, 0x30, 0x31,\n};\nstatic int jz4770_cim_12bit_pins[] = {\n\t0x32, 0x33, 0xb0, 0xb1,\n};\nstatic int jz4770_lcd_8bit_pins[] = {\n\t0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x4c, 0x4d,\n\t0x48, 0x52, 0x53,\n};\nstatic int jz4770_lcd_16bit_pins[] = {\n\t0x4e, 0x4f, 0x50, 0x51, 0x56, 0x57, 0x58, 0x59,\n};\nstatic int jz4770_lcd_18bit_pins[] = {\n\t0x5a, 0x5b,\n};\nstatic int jz4770_lcd_24bit_pins[] = {\n\t0x40, 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47,\n\t0x48, 0x49, 0x4a, 0x4b, 0x4c, 0x4d, 0x4e, 0x4f,\n\t0x50, 0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57,\n\t0x58, 0x59, 0x5a, 0x5b,\n};\nstatic int jz4770_lcd_special_pins[] = { 0x54, 0x4a, 0x41, 0x40, };\nstatic int jz4770_lcd_generic_pins[] = { 0x49, };\nstatic int jz4770_pwm_pwm0_pins[] = { 0x80, };\nstatic int jz4770_pwm_pwm1_pins[] = { 0x81, };\nstatic int jz4770_pwm_pwm2_pins[] = { 0x82, };\nstatic int jz4770_pwm_pwm3_pins[] = { 0x83, };\nstatic int jz4770_pwm_pwm4_pins[] = { 0x84, };\nstatic int jz4770_pwm_pwm5_pins[] = { 0x85, };\nstatic int jz4770_pwm_pwm6_pins[] = { 0x6a, };\nstatic int jz4770_pwm_pwm7_pins[] = { 0x6b, };\nstatic int jz4770_mac_rmii_pins[] = {\n\t0xa9, 0xab, 0xaa, 0xac, 0xa5, 0xa4, 0xad, 0xae, 0xa6, 0xa8,\n};\nstatic int jz4770_mac_mii_pins[] = {\n\t0x7b, 0x7a, 0x7d, 0x7c, 0xa7, 0x24, 0xaf,\n};\n\nstatic const struct group_desc jz4770_groups[] = {\n\tINGENIC_PIN_GROUP(\"uart0-data\", jz4770_uart0_data, 0),\n\tINGENIC_PIN_GROUP(\"uart0-hwflow\", jz4770_uart0_hwflow, 0),\n\tINGENIC_PIN_GROUP(\"uart1-data\", jz4770_uart1_data, 0),\n\tINGENIC_PIN_GROUP(\"uart1-hwflow\", jz4770_uart1_hwflow, 0),\n\tINGENIC_PIN_GROUP(\"uart2-data\", jz4770_uart2_data, 0),\n\tINGENIC_PIN_GROUP(\"uart2-hwflow\", jz4770_uart2_hwflow, 0),\n\tINGENIC_PIN_GROUP_FUNCS(\"uart3-data\", jz4770_uart3_data,\n\t\t\t\tjz4760_uart3_data_funcs),\n\tINGENIC_PIN_GROUP(\"uart3-hwflow\", jz4770_uart3_hwflow, 0),\n\tINGENIC_PIN_GROUP(\"ssi0-dt-a\", jz4770_ssi0_dt_a, 2),\n\tINGENIC_PIN_GROUP(\"ssi0-dt-b\", jz4770_ssi0_dt_b, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-dt-d\", jz4770_ssi0_dt_d, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-dt-e\", jz4770_ssi0_dt_e, 0),\n\tINGENIC_PIN_GROUP(\"ssi0-dr-a\", jz4770_ssi0_dr_a, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-dr-b\", jz4770_ssi0_dr_b, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-dr-d\", jz4770_ssi0_dr_d, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-dr-e\", jz4770_ssi0_dr_e, 0),\n\tINGENIC_PIN_GROUP(\"ssi0-clk-a\", jz4770_ssi0_clk_a, 2),\n\tINGENIC_PIN_GROUP(\"ssi0-clk-b\", jz4770_ssi0_clk_b, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-clk-d\", jz4770_ssi0_clk_d, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-clk-e\", jz4770_ssi0_clk_e, 0),\n\tINGENIC_PIN_GROUP(\"ssi0-gpc-b\", jz4770_ssi0_gpc_b, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-gpc-d\", jz4770_ssi0_gpc_d, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-gpc-e\", jz4770_ssi0_gpc_e, 0),\n\tINGENIC_PIN_GROUP(\"ssi0-ce0-a\", jz4770_ssi0_ce0_a, 2),\n\tINGENIC_PIN_GROUP(\"ssi0-ce0-b\", jz4770_ssi0_ce0_b, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-ce0-d\", jz4770_ssi0_ce0_d, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-ce0-e\", jz4770_ssi0_ce0_e, 0),\n\tINGENIC_PIN_GROUP(\"ssi0-ce1-b\", jz4770_ssi0_ce1_b, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-ce1-d\", jz4770_ssi0_ce1_d, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-ce1-e\", jz4770_ssi0_ce1_e, 0),\n\tINGENIC_PIN_GROUP(\"ssi1-dt-b\", jz4770_ssi1_dt_b, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-dt-d\", jz4770_ssi1_dt_d, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-dt-e\", jz4770_ssi1_dt_e, 1),\n\tINGENIC_PIN_GROUP(\"ssi1-dr-b\", jz4770_ssi1_dr_b, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-dr-d\", jz4770_ssi1_dr_d, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-dr-e\", jz4770_ssi1_dr_e, 1),\n\tINGENIC_PIN_GROUP(\"ssi1-clk-b\", jz4770_ssi1_clk_b, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-clk-d\", jz4770_ssi1_clk_d, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-clk-e\", jz4770_ssi1_clk_e, 1),\n\tINGENIC_PIN_GROUP(\"ssi1-gpc-b\", jz4770_ssi1_gpc_b, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-gpc-d\", jz4770_ssi1_gpc_d, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-gpc-e\", jz4770_ssi1_gpc_e, 1),\n\tINGENIC_PIN_GROUP(\"ssi1-ce0-b\", jz4770_ssi1_ce0_b, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-ce0-d\", jz4770_ssi1_ce0_d, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-ce0-e\", jz4770_ssi1_ce0_e, 1),\n\tINGENIC_PIN_GROUP(\"ssi1-ce1-b\", jz4770_ssi1_ce1_b, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-ce1-d\", jz4770_ssi1_ce1_d, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-ce1-e\", jz4770_ssi1_ce1_e, 1),\n\tINGENIC_PIN_GROUP_FUNCS(\"mmc0-1bit-a\", jz4770_mmc0_1bit_a,\n\t\t\t\tjz4760_mmc0_1bit_a_funcs),\n\tINGENIC_PIN_GROUP(\"mmc0-4bit-a\", jz4770_mmc0_4bit_a, 1),\n\tINGENIC_PIN_GROUP(\"mmc0-1bit-e\", jz4770_mmc0_1bit_e, 0),\n\tINGENIC_PIN_GROUP(\"mmc0-4bit-e\", jz4770_mmc0_4bit_e, 0),\n\tINGENIC_PIN_GROUP(\"mmc0-8bit-e\", jz4770_mmc0_8bit_e, 0),\n\tINGENIC_PIN_GROUP(\"mmc1-1bit-d\", jz4770_mmc1_1bit_d, 0),\n\tINGENIC_PIN_GROUP(\"mmc1-4bit-d\", jz4770_mmc1_4bit_d, 0),\n\tINGENIC_PIN_GROUP(\"mmc1-1bit-e\", jz4770_mmc1_1bit_e, 1),\n\tINGENIC_PIN_GROUP(\"mmc1-4bit-e\", jz4770_mmc1_4bit_e, 1),\n\tINGENIC_PIN_GROUP(\"mmc1-8bit-e\", jz4770_mmc1_8bit_e, 1),\n\tINGENIC_PIN_GROUP(\"mmc2-1bit-b\", jz4770_mmc2_1bit_b, 0),\n\tINGENIC_PIN_GROUP(\"mmc2-4bit-b\", jz4770_mmc2_4bit_b, 0),\n\tINGENIC_PIN_GROUP(\"mmc2-1bit-e\", jz4770_mmc2_1bit_e, 2),\n\tINGENIC_PIN_GROUP(\"mmc2-4bit-e\", jz4770_mmc2_4bit_e, 2),\n\tINGENIC_PIN_GROUP(\"mmc2-8bit-e\", jz4770_mmc2_8bit_e, 2),\n\tINGENIC_PIN_GROUP(\"nemc-8bit-data\", jz4770_nemc_8bit_data, 0),\n\tINGENIC_PIN_GROUP(\"nemc-16bit-data\", jz4770_nemc_16bit_data, 0),\n\tINGENIC_PIN_GROUP(\"nemc-cle-ale\", jz4770_nemc_cle_ale, 0),\n\tINGENIC_PIN_GROUP(\"nemc-addr\", jz4770_nemc_addr, 0),\n\tINGENIC_PIN_GROUP(\"nemc-rd-we\", jz4770_nemc_rd_we, 0),\n\tINGENIC_PIN_GROUP(\"nemc-frd-fwe\", jz4770_nemc_frd_fwe, 0),\n\tINGENIC_PIN_GROUP(\"nemc-wait\", jz4770_nemc_wait, 0),\n\tINGENIC_PIN_GROUP(\"nemc-cs1\", jz4770_nemc_cs1, 0),\n\tINGENIC_PIN_GROUP(\"nemc-cs2\", jz4770_nemc_cs2, 0),\n\tINGENIC_PIN_GROUP(\"nemc-cs3\", jz4770_nemc_cs3, 0),\n\tINGENIC_PIN_GROUP(\"nemc-cs4\", jz4770_nemc_cs4, 0),\n\tINGENIC_PIN_GROUP(\"nemc-cs5\", jz4770_nemc_cs5, 0),\n\tINGENIC_PIN_GROUP(\"nemc-cs6\", jz4770_nemc_cs6, 0),\n\tINGENIC_PIN_GROUP(\"i2c0-data\", jz4770_i2c0, 0),\n\tINGENIC_PIN_GROUP(\"i2c1-data\", jz4770_i2c1, 0),\n\tINGENIC_PIN_GROUP(\"i2c2-data\", jz4770_i2c2, 2),\n\tINGENIC_PIN_GROUP(\"cim-data-8bit\", jz4770_cim_8bit, 0),\n\tINGENIC_PIN_GROUP(\"cim-data-12bit\", jz4770_cim_12bit, 0),\n\tINGENIC_PIN_GROUP(\"lcd-8bit\", jz4770_lcd_8bit, 0),\n\tINGENIC_PIN_GROUP(\"lcd-16bit\", jz4770_lcd_16bit, 0),\n\tINGENIC_PIN_GROUP(\"lcd-18bit\", jz4770_lcd_18bit, 0),\n\tINGENIC_PIN_GROUP(\"lcd-24bit\", jz4770_lcd_24bit, 0),\n\tINGENIC_PIN_GROUP(\"lcd-special\", jz4770_lcd_special, 1),\n\tINGENIC_PIN_GROUP(\"lcd-generic\", jz4770_lcd_generic, 0),\n\tINGENIC_PIN_GROUP(\"pwm0\", jz4770_pwm_pwm0, 0),\n\tINGENIC_PIN_GROUP(\"pwm1\", jz4770_pwm_pwm1, 0),\n\tINGENIC_PIN_GROUP(\"pwm2\", jz4770_pwm_pwm2, 0),\n\tINGENIC_PIN_GROUP(\"pwm3\", jz4770_pwm_pwm3, 0),\n\tINGENIC_PIN_GROUP(\"pwm4\", jz4770_pwm_pwm4, 0),\n\tINGENIC_PIN_GROUP(\"pwm5\", jz4770_pwm_pwm5, 0),\n\tINGENIC_PIN_GROUP(\"pwm6\", jz4770_pwm_pwm6, 0),\n\tINGENIC_PIN_GROUP(\"pwm7\", jz4770_pwm_pwm7, 0),\n\tINGENIC_PIN_GROUP(\"mac-rmii\", jz4770_mac_rmii, 0),\n\tINGENIC_PIN_GROUP(\"mac-mii\", jz4770_mac_mii, 0),\n\tINGENIC_PIN_GROUP(\"otg-vbus\", jz4760_otg, 0),\n};\n\nstatic const char *jz4770_uart0_groups[] = { \"uart0-data\", \"uart0-hwflow\", };\nstatic const char *jz4770_uart1_groups[] = { \"uart1-data\", \"uart1-hwflow\", };\nstatic const char *jz4770_uart2_groups[] = { \"uart2-data\", \"uart2-hwflow\", };\nstatic const char *jz4770_uart3_groups[] = { \"uart3-data\", \"uart3-hwflow\", };\nstatic const char *jz4770_ssi0_groups[] = {\n\t\"ssi0-dt-a\", \"ssi0-dt-b\", \"ssi0-dt-d\", \"ssi0-dt-e\",\n\t\"ssi0-dr-a\", \"ssi0-dr-b\", \"ssi0-dr-d\", \"ssi0-dr-e\",\n\t\"ssi0-clk-a\", \"ssi0-clk-b\", \"ssi0-clk-d\", \"ssi0-clk-e\",\n\t\"ssi0-gpc-b\", \"ssi0-gpc-d\", \"ssi0-gpc-e\",\n\t\"ssi0-ce0-a\", \"ssi0-ce0-b\", \"ssi0-ce0-d\", \"ssi0-ce0-e\",\n\t\"ssi0-ce1-b\", \"ssi0-ce1-d\", \"ssi0-ce1-e\",\n};\nstatic const char *jz4770_ssi1_groups[] = {\n\t\"ssi1-dt-b\", \"ssi1-dt-d\", \"ssi1-dt-e\",\n\t\"ssi1-dr-b\", \"ssi1-dr-d\", \"ssi1-dr-e\",\n\t\"ssi1-clk-b\", \"ssi1-clk-d\", \"ssi1-clk-e\",\n\t\"ssi1-gpc-b\", \"ssi1-gpc-d\", \"ssi1-gpc-e\",\n\t\"ssi1-ce0-b\", \"ssi1-ce0-d\", \"ssi1-ce0-e\",\n\t\"ssi1-ce1-b\", \"ssi1-ce1-d\", \"ssi1-ce1-e\",\n};\nstatic const char *jz4770_mmc0_groups[] = {\n\t\"mmc0-1bit-a\", \"mmc0-4bit-a\",\n\t\"mmc0-1bit-e\", \"mmc0-4bit-e\", \"mmc0-8bit-e\",\n};\nstatic const char *jz4770_mmc1_groups[] = {\n\t\"mmc1-1bit-d\", \"mmc1-4bit-d\",\n\t\"mmc1-1bit-e\", \"mmc1-4bit-e\", \"mmc1-8bit-e\",\n};\nstatic const char *jz4770_mmc2_groups[] = {\n\t\"mmc2-1bit-b\", \"mmc2-4bit-b\",\n\t\"mmc2-1bit-e\", \"mmc2-4bit-e\", \"mmc2-8bit-e\",\n};\nstatic const char *jz4770_nemc_groups[] = {\n\t\"nemc-8bit-data\", \"nemc-16bit-data\", \"nemc-cle-ale\",\n\t\"nemc-addr\", \"nemc-rd-we\", \"nemc-frd-fwe\", \"nemc-wait\",\n};\nstatic const char *jz4770_cs1_groups[] = { \"nemc-cs1\", };\nstatic const char *jz4770_cs2_groups[] = { \"nemc-cs2\", };\nstatic const char *jz4770_cs3_groups[] = { \"nemc-cs3\", };\nstatic const char *jz4770_cs4_groups[] = { \"nemc-cs4\", };\nstatic const char *jz4770_cs5_groups[] = { \"nemc-cs5\", };\nstatic const char *jz4770_cs6_groups[] = { \"nemc-cs6\", };\nstatic const char *jz4770_i2c0_groups[] = { \"i2c0-data\", };\nstatic const char *jz4770_i2c1_groups[] = { \"i2c1-data\", };\nstatic const char *jz4770_i2c2_groups[] = { \"i2c2-data\", };\nstatic const char *jz4770_cim_groups[] = { \"cim-data-8bit\", \"cim-data-12bit\", };\nstatic const char *jz4770_lcd_groups[] = {\n\t\"lcd-8bit\", \"lcd-16bit\", \"lcd-18bit\", \"lcd-24bit\",\n\t\"lcd-special\", \"lcd-generic\",\n};\nstatic const char *jz4770_pwm0_groups[] = { \"pwm0\", };\nstatic const char *jz4770_pwm1_groups[] = { \"pwm1\", };\nstatic const char *jz4770_pwm2_groups[] = { \"pwm2\", };\nstatic const char *jz4770_pwm3_groups[] = { \"pwm3\", };\nstatic const char *jz4770_pwm4_groups[] = { \"pwm4\", };\nstatic const char *jz4770_pwm5_groups[] = { \"pwm5\", };\nstatic const char *jz4770_pwm6_groups[] = { \"pwm6\", };\nstatic const char *jz4770_pwm7_groups[] = { \"pwm7\", };\nstatic const char *jz4770_mac_groups[] = { \"mac-rmii\", \"mac-mii\", };\n\nstatic const struct function_desc jz4770_functions[] = {\n\t{ \"uart0\", jz4770_uart0_groups, ARRAY_SIZE(jz4770_uart0_groups), },\n\t{ \"uart1\", jz4770_uart1_groups, ARRAY_SIZE(jz4770_uart1_groups), },\n\t{ \"uart2\", jz4770_uart2_groups, ARRAY_SIZE(jz4770_uart2_groups), },\n\t{ \"uart3\", jz4770_uart3_groups, ARRAY_SIZE(jz4770_uart3_groups), },\n\t{ \"ssi0\", jz4770_ssi0_groups, ARRAY_SIZE(jz4770_ssi0_groups), },\n\t{ \"ssi1\", jz4770_ssi1_groups, ARRAY_SIZE(jz4770_ssi1_groups), },\n\t{ \"mmc0\", jz4770_mmc0_groups, ARRAY_SIZE(jz4770_mmc0_groups), },\n\t{ \"mmc1\", jz4770_mmc1_groups, ARRAY_SIZE(jz4770_mmc1_groups), },\n\t{ \"mmc2\", jz4770_mmc2_groups, ARRAY_SIZE(jz4770_mmc2_groups), },\n\t{ \"nemc\", jz4770_nemc_groups, ARRAY_SIZE(jz4770_nemc_groups), },\n\t{ \"nemc-cs1\", jz4770_cs1_groups, ARRAY_SIZE(jz4770_cs1_groups), },\n\t{ \"nemc-cs2\", jz4770_cs2_groups, ARRAY_SIZE(jz4770_cs2_groups), },\n\t{ \"nemc-cs3\", jz4770_cs3_groups, ARRAY_SIZE(jz4770_cs3_groups), },\n\t{ \"nemc-cs4\", jz4770_cs4_groups, ARRAY_SIZE(jz4770_cs4_groups), },\n\t{ \"nemc-cs5\", jz4770_cs5_groups, ARRAY_SIZE(jz4770_cs5_groups), },\n\t{ \"nemc-cs6\", jz4770_cs6_groups, ARRAY_SIZE(jz4770_cs6_groups), },\n\t{ \"i2c0\", jz4770_i2c0_groups, ARRAY_SIZE(jz4770_i2c0_groups), },\n\t{ \"i2c1\", jz4770_i2c1_groups, ARRAY_SIZE(jz4770_i2c1_groups), },\n\t{ \"i2c2\", jz4770_i2c2_groups, ARRAY_SIZE(jz4770_i2c2_groups), },\n\t{ \"cim\", jz4770_cim_groups, ARRAY_SIZE(jz4770_cim_groups), },\n\t{ \"lcd\", jz4770_lcd_groups, ARRAY_SIZE(jz4770_lcd_groups), },\n\t{ \"pwm0\", jz4770_pwm0_groups, ARRAY_SIZE(jz4770_pwm0_groups), },\n\t{ \"pwm1\", jz4770_pwm1_groups, ARRAY_SIZE(jz4770_pwm1_groups), },\n\t{ \"pwm2\", jz4770_pwm2_groups, ARRAY_SIZE(jz4770_pwm2_groups), },\n\t{ \"pwm3\", jz4770_pwm3_groups, ARRAY_SIZE(jz4770_pwm3_groups), },\n\t{ \"pwm4\", jz4770_pwm4_groups, ARRAY_SIZE(jz4770_pwm4_groups), },\n\t{ \"pwm5\", jz4770_pwm5_groups, ARRAY_SIZE(jz4770_pwm5_groups), },\n\t{ \"pwm6\", jz4770_pwm6_groups, ARRAY_SIZE(jz4770_pwm6_groups), },\n\t{ \"pwm7\", jz4770_pwm7_groups, ARRAY_SIZE(jz4770_pwm7_groups), },\n\t{ \"mac\", jz4770_mac_groups, ARRAY_SIZE(jz4770_mac_groups), },\n\t{ \"otg\", jz4760_otg_groups, ARRAY_SIZE(jz4760_otg_groups), },\n};\n\nstatic const struct ingenic_chip_info jz4770_chip_info = {\n\t.num_chips = 6,\n\t.reg_offset = 0x100,\n\t.version = ID_JZ4770,\n\t.groups = jz4770_groups,\n\t.num_groups = ARRAY_SIZE(jz4770_groups),\n\t.functions = jz4770_functions,\n\t.num_functions = ARRAY_SIZE(jz4770_functions),\n\t.pull_ups = jz4770_pull_ups,\n\t.pull_downs = jz4770_pull_downs,\n};\n\nstatic const u32 jz4775_pull_ups[7] = {\n\t0x28ff00ff, 0xf030f3fc, 0x0fffffff, 0xfffe4000, 0xf0f0000c, 0x0000f00f, 0x0000f3c0,\n};\n\nstatic const u32 jz4775_pull_downs[7] = {\n\t0x00000000, 0x00030c03, 0x00000000, 0x00008000, 0x00000403, 0x00000ff0, 0x00030c00,\n};\n\nstatic int jz4775_uart0_data_pins[] = { 0xa0, 0xa3, };\nstatic int jz4775_uart0_hwflow_pins[] = { 0xa1, 0xa2, };\nstatic int jz4775_uart1_data_pins[] = { 0x7a, 0x7c, };\nstatic int jz4775_uart1_hwflow_pins[] = { 0x7b, 0x7d, };\nstatic int jz4775_uart2_data_c_pins[] = { 0x54, 0x4a, };\nstatic int jz4775_uart2_data_f_pins[] = { 0xa5, 0xa4, };\nstatic int jz4775_uart3_data_pins[] = { 0x1e, 0x1f, };\nstatic int jz4775_ssi_dt_a_pins[] = { 0x13, };\nstatic int jz4775_ssi_dt_d_pins[] = { 0x75, };\nstatic int jz4775_ssi_dr_a_pins[] = { 0x14, };\nstatic int jz4775_ssi_dr_d_pins[] = { 0x74, };\nstatic int jz4775_ssi_clk_a_pins[] = { 0x12, };\nstatic int jz4775_ssi_clk_d_pins[] = { 0x78, };\nstatic int jz4775_ssi_gpc_pins[] = { 0x76, };\nstatic int jz4775_ssi_ce0_a_pins[] = { 0x17, };\nstatic int jz4775_ssi_ce0_d_pins[] = { 0x79, };\nstatic int jz4775_ssi_ce1_pins[] = { 0x77, };\nstatic int jz4775_mmc0_1bit_a_pins[] = { 0x12, 0x13, 0x14, };\nstatic int jz4775_mmc0_4bit_a_pins[] = { 0x15, 0x16, 0x17, };\nstatic int jz4775_mmc0_8bit_a_pins[] = { 0x04, 0x05, 0x06, 0x07, };\nstatic int jz4775_mmc0_1bit_e_pins[] = { 0x9c, 0x9d, 0x94, };\nstatic int jz4775_mmc0_4bit_e_pins[] = { 0x95, 0x96, 0x97, };\nstatic int jz4775_mmc1_1bit_d_pins[] = { 0x78, 0x79, 0x74, };\nstatic int jz4775_mmc1_4bit_d_pins[] = { 0x75, 0x76, 0x77, };\nstatic int jz4775_mmc1_1bit_e_pins[] = { 0x9c, 0x9d, 0x94, };\nstatic int jz4775_mmc1_4bit_e_pins[] = { 0x95, 0x96, 0x97, };\nstatic int jz4775_mmc2_1bit_b_pins[] = { 0x3c, 0x3d, 0x34, };\nstatic int jz4775_mmc2_4bit_b_pins[] = { 0x35, 0x3e, 0x3f, };\nstatic int jz4775_mmc2_1bit_e_pins[] = { 0x9c, 0x9d, 0x94, };\nstatic int jz4775_mmc2_4bit_e_pins[] = { 0x95, 0x96, 0x97, };\nstatic int jz4775_nemc_8bit_data_pins[] = {\n\t0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07,\n};\nstatic int jz4775_nemc_16bit_data_pins[] = {\n\t0xca, 0xcb, 0xcc, 0xcd, 0xce, 0xcf, 0xd0, 0xd1,\n};\nstatic int jz4775_nemc_cle_ale_pins[] = { 0x20, 0x21, };\nstatic int jz4775_nemc_addr_pins[] = { 0x22, 0x23, 0x24, 0x25, };\nstatic int jz4775_nemc_rd_we_pins[] = { 0x10, 0x11, };\nstatic int jz4775_nemc_frd_fwe_pins[] = { 0x12, 0x13, };\nstatic int jz4775_nemc_wait_pins[] = { 0x1b, };\nstatic int jz4775_nemc_cs1_pins[] = { 0x15, };\nstatic int jz4775_nemc_cs2_pins[] = { 0x16, };\nstatic int jz4775_nemc_cs3_pins[] = { 0x17, };\nstatic int jz4775_i2c0_pins[] = { 0x7e, 0x7f, };\nstatic int jz4775_i2c1_pins[] = { 0x9e, 0x9f, };\nstatic int jz4775_i2c2_pins[] = { 0x80, 0x83, };\nstatic int jz4775_i2s_data_tx_pins[] = { 0xa3, };\nstatic int jz4775_i2s_data_rx_pins[] = { 0xa2, };\nstatic int jz4775_i2s_clk_txrx_pins[] = { 0xa0, 0xa1, };\nstatic int jz4775_i2s_sysclk_pins[] = { 0x83, };\nstatic int jz4775_dmic_pins[] = { 0xaa, 0xab, };\nstatic int jz4775_cim_pins[] = {\n\t0x26, 0x27, 0x28, 0x29,\n\t0x2a, 0x2b, 0x2c, 0x2d, 0x2e, 0x2f, 0x30, 0x31,\n};\nstatic int jz4775_lcd_8bit_pins[] = {\n\t0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x4c, 0x4d,\n\t0x48, 0x52, 0x53,\n};\nstatic int jz4775_lcd_16bit_pins[] = {\n\t0x4e, 0x4f, 0x50, 0x51, 0x56, 0x57, 0x58, 0x59,\n};\nstatic int jz4775_lcd_18bit_pins[] = {\n\t0x5a, 0x5b,\n};\nstatic int jz4775_lcd_24bit_pins[] = {\n\t0x40, 0x41, 0x4a, 0x4b, 0x54, 0x55,\n};\nstatic int jz4775_lcd_special_pins[] = { 0x54, 0x4a, 0x41, 0x40, };\nstatic int jz4775_lcd_generic_pins[] = { 0x49, };\nstatic int jz4775_pwm_pwm0_pins[] = { 0x80, };\nstatic int jz4775_pwm_pwm1_pins[] = { 0x81, };\nstatic int jz4775_pwm_pwm2_pins[] = { 0x82, };\nstatic int jz4775_pwm_pwm3_pins[] = { 0x83, };\nstatic int jz4775_mac_rmii_pins[] = {\n\t0xa9, 0xab, 0xaa, 0xac, 0xa5, 0xa4, 0xad, 0xae, 0xa6, 0xa8,\n};\nstatic int jz4775_mac_mii_pins[] = {\n\t0x7b, 0x7a, 0x7d, 0x7c, 0xa7, 0x24, 0xaf,\n};\nstatic int jz4775_mac_rgmii_pins[] = {\n\t0xa9, 0x7b, 0x7a, 0xab, 0xaa, 0xac, 0x7d, 0x7c, 0xa5, 0xa4,\n\t0xad, 0xae, 0xa7, 0xa6,\n};\nstatic int jz4775_mac_gmii_pins[] = {\n\t0x31, 0x30, 0x2f, 0x2e, 0x2d, 0x2c, 0x2b, 0x2a,\n\t0xa8, 0x28, 0x24, 0xaf,\n};\nstatic int jz4775_otg_pins[] = { 0x8a, };\n\nstatic u8 jz4775_uart3_data_funcs[] = { 0, 1, };\nstatic u8 jz4775_mac_mii_funcs[] = { 1, 1, 1, 1, 0, 1, 0, };\nstatic u8 jz4775_mac_rgmii_funcs[] = {\n\t0, 1, 1, 0, 0, 0, 1, 1, 0, 0,\n\t0, 0, 0, 0,\n};\nstatic u8 jz4775_mac_gmii_funcs[] = {\n\t1, 1, 1, 1, 1, 1, 1, 1,\n\t0, 1, 1, 0,\n};\n\nstatic const struct group_desc jz4775_groups[] = {\n\tINGENIC_PIN_GROUP(\"uart0-data\", jz4775_uart0_data, 0),\n\tINGENIC_PIN_GROUP(\"uart0-hwflow\", jz4775_uart0_hwflow, 0),\n\tINGENIC_PIN_GROUP(\"uart1-data\", jz4775_uart1_data, 0),\n\tINGENIC_PIN_GROUP(\"uart1-hwflow\", jz4775_uart1_hwflow, 0),\n\tINGENIC_PIN_GROUP(\"uart2-data-c\", jz4775_uart2_data_c, 2),\n\tINGENIC_PIN_GROUP(\"uart2-data-f\", jz4775_uart2_data_f, 1),\n\tINGENIC_PIN_GROUP_FUNCS(\"uart3-data\", jz4775_uart3_data,\n\t\t\t\tjz4775_uart3_data_funcs),\n\tINGENIC_PIN_GROUP(\"ssi-dt-a\", jz4775_ssi_dt_a, 2),\n\tINGENIC_PIN_GROUP(\"ssi-dt-d\", jz4775_ssi_dt_d, 1),\n\tINGENIC_PIN_GROUP(\"ssi-dr-a\", jz4775_ssi_dr_a, 2),\n\tINGENIC_PIN_GROUP(\"ssi-dr-d\", jz4775_ssi_dr_d, 1),\n\tINGENIC_PIN_GROUP(\"ssi-clk-a\", jz4775_ssi_clk_a, 2),\n\tINGENIC_PIN_GROUP(\"ssi-clk-d\", jz4775_ssi_clk_d, 1),\n\tINGENIC_PIN_GROUP(\"ssi-gpc\", jz4775_ssi_gpc, 1),\n\tINGENIC_PIN_GROUP(\"ssi-ce0-a\", jz4775_ssi_ce0_a, 2),\n\tINGENIC_PIN_GROUP(\"ssi-ce0-d\", jz4775_ssi_ce0_d, 1),\n\tINGENIC_PIN_GROUP(\"ssi-ce1\", jz4775_ssi_ce1, 1),\n\tINGENIC_PIN_GROUP(\"mmc0-1bit-a\", jz4775_mmc0_1bit_a, 1),\n\tINGENIC_PIN_GROUP(\"mmc0-4bit-a\", jz4775_mmc0_4bit_a, 1),\n\tINGENIC_PIN_GROUP(\"mmc0-8bit-a\", jz4775_mmc0_8bit_a, 1),\n\tINGENIC_PIN_GROUP(\"mmc0-1bit-e\", jz4775_mmc0_1bit_e, 0),\n\tINGENIC_PIN_GROUP(\"mmc0-4bit-e\", jz4775_mmc0_4bit_e, 0),\n\tINGENIC_PIN_GROUP(\"mmc1-1bit-d\", jz4775_mmc1_1bit_d, 0),\n\tINGENIC_PIN_GROUP(\"mmc1-4bit-d\", jz4775_mmc1_4bit_d, 0),\n\tINGENIC_PIN_GROUP(\"mmc1-1bit-e\", jz4775_mmc1_1bit_e, 1),\n\tINGENIC_PIN_GROUP(\"mmc1-4bit-e\", jz4775_mmc1_4bit_e, 1),\n\tINGENIC_PIN_GROUP(\"mmc2-1bit-b\", jz4775_mmc2_1bit_b, 0),\n\tINGENIC_PIN_GROUP(\"mmc2-4bit-b\", jz4775_mmc2_4bit_b, 0),\n\tINGENIC_PIN_GROUP(\"mmc2-1bit-e\", jz4775_mmc2_1bit_e, 2),\n\tINGENIC_PIN_GROUP(\"mmc2-4bit-e\", jz4775_mmc2_4bit_e, 2),\n\tINGENIC_PIN_GROUP(\"nemc-8bit-data\", jz4775_nemc_8bit_data, 0),\n\tINGENIC_PIN_GROUP(\"nemc-16bit-data\", jz4775_nemc_16bit_data, 1),\n\tINGENIC_PIN_GROUP(\"nemc-cle-ale\", jz4775_nemc_cle_ale, 0),\n\tINGENIC_PIN_GROUP(\"nemc-addr\", jz4775_nemc_addr, 0),\n\tINGENIC_PIN_GROUP(\"nemc-rd-we\", jz4775_nemc_rd_we, 0),\n\tINGENIC_PIN_GROUP(\"nemc-frd-fwe\", jz4775_nemc_frd_fwe, 0),\n\tINGENIC_PIN_GROUP(\"nemc-wait\", jz4775_nemc_wait, 0),\n\tINGENIC_PIN_GROUP(\"nemc-cs1\", jz4775_nemc_cs1, 0),\n\tINGENIC_PIN_GROUP(\"nemc-cs2\", jz4775_nemc_cs2, 0),\n\tINGENIC_PIN_GROUP(\"nemc-cs3\", jz4775_nemc_cs3, 0),\n\tINGENIC_PIN_GROUP(\"i2c0-data\", jz4775_i2c0, 0),\n\tINGENIC_PIN_GROUP(\"i2c1-data\", jz4775_i2c1, 0),\n\tINGENIC_PIN_GROUP(\"i2c2-data\", jz4775_i2c2, 1),\n\tINGENIC_PIN_GROUP(\"i2s-data-tx\", jz4775_i2s_data_tx, 1),\n\tINGENIC_PIN_GROUP(\"i2s-data-rx\", jz4775_i2s_data_rx, 1),\n\tINGENIC_PIN_GROUP(\"i2s-clk-txrx\", jz4775_i2s_clk_txrx, 1),\n\tINGENIC_PIN_GROUP(\"i2s-sysclk\", jz4775_i2s_sysclk, 2),\n\tINGENIC_PIN_GROUP(\"dmic\", jz4775_dmic, 1),\n\tINGENIC_PIN_GROUP(\"cim-data\", jz4775_cim, 0),\n\tINGENIC_PIN_GROUP(\"lcd-8bit\", jz4775_lcd_8bit, 0),\n\tINGENIC_PIN_GROUP(\"lcd-16bit\", jz4775_lcd_16bit, 0),\n\tINGENIC_PIN_GROUP(\"lcd-18bit\", jz4775_lcd_18bit, 0),\n\tINGENIC_PIN_GROUP(\"lcd-24bit\", jz4775_lcd_24bit, 0),\n\tINGENIC_PIN_GROUP(\"lcd-generic\", jz4775_lcd_generic, 0),\n\tINGENIC_PIN_GROUP(\"lcd-special\", jz4775_lcd_special, 1),\n\tINGENIC_PIN_GROUP(\"pwm0\", jz4775_pwm_pwm0, 0),\n\tINGENIC_PIN_GROUP(\"pwm1\", jz4775_pwm_pwm1, 0),\n\tINGENIC_PIN_GROUP(\"pwm2\", jz4775_pwm_pwm2, 0),\n\tINGENIC_PIN_GROUP(\"pwm3\", jz4775_pwm_pwm3, 0),\n\tINGENIC_PIN_GROUP(\"mac-rmii\", jz4775_mac_rmii, 0),\n\tINGENIC_PIN_GROUP_FUNCS(\"mac-mii\", jz4775_mac_mii,\n\t\t\t\tjz4775_mac_mii_funcs),\n\tINGENIC_PIN_GROUP_FUNCS(\"mac-rgmii\", jz4775_mac_rgmii,\n\t\t\t\tjz4775_mac_rgmii_funcs),\n\tINGENIC_PIN_GROUP_FUNCS(\"mac-gmii\", jz4775_mac_gmii,\n\t\t\t\tjz4775_mac_gmii_funcs),\n\tINGENIC_PIN_GROUP(\"otg-vbus\", jz4775_otg, 0),\n};\n\nstatic const char *jz4775_uart0_groups[] = { \"uart0-data\", \"uart0-hwflow\", };\nstatic const char *jz4775_uart1_groups[] = { \"uart1-data\", \"uart1-hwflow\", };\nstatic const char *jz4775_uart2_groups[] = { \"uart2-data-c\", \"uart2-data-f\", };\nstatic const char *jz4775_uart3_groups[] = { \"uart3-data\", };\nstatic const char *jz4775_ssi_groups[] = {\n\t\"ssi-dt-a\", \"ssi-dt-d\",\n\t\"ssi-dr-a\", \"ssi-dr-d\",\n\t\"ssi-clk-a\", \"ssi-clk-d\",\n\t\"ssi-gpc\",\n\t\"ssi-ce0-a\", \"ssi-ce0-d\",\n\t\"ssi-ce1\",\n};\nstatic const char *jz4775_mmc0_groups[] = {\n\t\"mmc0-1bit-a\", \"mmc0-4bit-a\", \"mmc0-8bit-a\",\n\t\"mmc0-1bit-e\", \"mmc0-4bit-e\",\n};\nstatic const char *jz4775_mmc1_groups[] = {\n\t\"mmc1-1bit-d\", \"mmc1-4bit-d\",\n\t\"mmc1-1bit-e\", \"mmc1-4bit-e\",\n};\nstatic const char *jz4775_mmc2_groups[] = {\n\t\"mmc2-1bit-b\", \"mmc2-4bit-b\",\n\t\"mmc2-1bit-e\", \"mmc2-4bit-e\",\n};\nstatic const char *jz4775_nemc_groups[] = {\n\t\"nemc-8bit-data\", \"nemc-16bit-data\", \"nemc-cle-ale\",\n\t\"nemc-addr\", \"nemc-rd-we\", \"nemc-frd-fwe\", \"nemc-wait\",\n};\nstatic const char *jz4775_cs1_groups[] = { \"nemc-cs1\", };\nstatic const char *jz4775_cs2_groups[] = { \"nemc-cs2\", };\nstatic const char *jz4775_cs3_groups[] = { \"nemc-cs3\", };\nstatic const char *jz4775_i2c0_groups[] = { \"i2c0-data\", };\nstatic const char *jz4775_i2c1_groups[] = { \"i2c1-data\", };\nstatic const char *jz4775_i2c2_groups[] = { \"i2c2-data\", };\nstatic const char *jz4775_i2s_groups[] = {\n\t\"i2s-data-tx\", \"i2s-data-rx\", \"i2s-clk-txrx\", \"i2s-sysclk\",\n};\nstatic const char *jz4775_dmic_groups[] = { \"dmic\", };\nstatic const char *jz4775_cim_groups[] = { \"cim-data\", };\nstatic const char *jz4775_lcd_groups[] = {\n\t\"lcd-8bit\", \"lcd-16bit\", \"lcd-18bit\", \"lcd-24bit\",\n\t\"lcd-special\", \"lcd-generic\",\n};\nstatic const char *jz4775_pwm0_groups[] = { \"pwm0\", };\nstatic const char *jz4775_pwm1_groups[] = { \"pwm1\", };\nstatic const char *jz4775_pwm2_groups[] = { \"pwm2\", };\nstatic const char *jz4775_pwm3_groups[] = { \"pwm3\", };\nstatic const char *jz4775_mac_groups[] = {\n\t\"mac-rmii\", \"mac-mii\", \"mac-rgmii\", \"mac-gmii\",\n};\nstatic const char *jz4775_otg_groups[] = { \"otg-vbus\", };\n\nstatic const struct function_desc jz4775_functions[] = {\n\t{ \"uart0\", jz4775_uart0_groups, ARRAY_SIZE(jz4775_uart0_groups), },\n\t{ \"uart1\", jz4775_uart1_groups, ARRAY_SIZE(jz4775_uart1_groups), },\n\t{ \"uart2\", jz4775_uart2_groups, ARRAY_SIZE(jz4775_uart2_groups), },\n\t{ \"uart3\", jz4775_uart3_groups, ARRAY_SIZE(jz4775_uart3_groups), },\n\t{ \"ssi\", jz4775_ssi_groups, ARRAY_SIZE(jz4775_ssi_groups), },\n\t{ \"mmc0\", jz4775_mmc0_groups, ARRAY_SIZE(jz4775_mmc0_groups), },\n\t{ \"mmc1\", jz4775_mmc1_groups, ARRAY_SIZE(jz4775_mmc1_groups), },\n\t{ \"mmc2\", jz4775_mmc2_groups, ARRAY_SIZE(jz4775_mmc2_groups), },\n\t{ \"nemc\", jz4775_nemc_groups, ARRAY_SIZE(jz4775_nemc_groups), },\n\t{ \"nemc-cs1\", jz4775_cs1_groups, ARRAY_SIZE(jz4775_cs1_groups), },\n\t{ \"nemc-cs2\", jz4775_cs2_groups, ARRAY_SIZE(jz4775_cs2_groups), },\n\t{ \"nemc-cs3\", jz4775_cs3_groups, ARRAY_SIZE(jz4775_cs3_groups), },\n\t{ \"i2c0\", jz4775_i2c0_groups, ARRAY_SIZE(jz4775_i2c0_groups), },\n\t{ \"i2c1\", jz4775_i2c1_groups, ARRAY_SIZE(jz4775_i2c1_groups), },\n\t{ \"i2c2\", jz4775_i2c2_groups, ARRAY_SIZE(jz4775_i2c2_groups), },\n\t{ \"i2s\", jz4775_i2s_groups, ARRAY_SIZE(jz4775_i2s_groups), },\n\t{ \"dmic\", jz4775_dmic_groups, ARRAY_SIZE(jz4775_dmic_groups), },\n\t{ \"cim\", jz4775_cim_groups, ARRAY_SIZE(jz4775_cim_groups), },\n\t{ \"lcd\", jz4775_lcd_groups, ARRAY_SIZE(jz4775_lcd_groups), },\n\t{ \"pwm0\", jz4775_pwm0_groups, ARRAY_SIZE(jz4775_pwm0_groups), },\n\t{ \"pwm1\", jz4775_pwm1_groups, ARRAY_SIZE(jz4775_pwm1_groups), },\n\t{ \"pwm2\", jz4775_pwm2_groups, ARRAY_SIZE(jz4775_pwm2_groups), },\n\t{ \"pwm3\", jz4775_pwm3_groups, ARRAY_SIZE(jz4775_pwm3_groups), },\n\t{ \"mac\", jz4775_mac_groups, ARRAY_SIZE(jz4775_mac_groups), },\n\t{ \"otg\", jz4775_otg_groups, ARRAY_SIZE(jz4775_otg_groups), },\n};\n\nstatic const struct ingenic_chip_info jz4775_chip_info = {\n\t.num_chips = 7,\n\t.reg_offset = 0x100,\n\t.version = ID_JZ4775,\n\t.groups = jz4775_groups,\n\t.num_groups = ARRAY_SIZE(jz4775_groups),\n\t.functions = jz4775_functions,\n\t.num_functions = ARRAY_SIZE(jz4775_functions),\n\t.pull_ups = jz4775_pull_ups,\n\t.pull_downs = jz4775_pull_downs,\n};\n\nstatic const u32 jz4780_pull_ups[6] = {\n\t0x3fffffff, 0xfff0f3fc, 0x0fffffff, 0xffff4fff, 0xfffffb7c, 0x7fa7f00f,\n};\n\nstatic const u32 jz4780_pull_downs[6] = {\n\t0x00000000, 0x000f0c03, 0x00000000, 0x0000b000, 0x00000483, 0x00580ff0,\n};\n\nstatic int jz4780_uart2_data_pins[] = { 0x66, 0x67, };\nstatic int jz4780_uart2_hwflow_pins[] = { 0x65, 0x64, };\nstatic int jz4780_uart4_data_pins[] = { 0x54, 0x4a, };\nstatic int jz4780_ssi0_dt_a_19_pins[] = { 0x13, };\nstatic int jz4780_ssi0_dt_a_21_pins[] = { 0x15, };\nstatic int jz4780_ssi0_dt_a_28_pins[] = { 0x1c, };\nstatic int jz4780_ssi0_dt_b_pins[] = { 0x3d, };\nstatic int jz4780_ssi0_dt_d_pins[] = { 0x79, };\nstatic int jz4780_ssi0_dr_a_20_pins[] = { 0x14, };\nstatic int jz4780_ssi0_dr_a_27_pins[] = { 0x1b, };\nstatic int jz4780_ssi0_dr_b_pins[] = { 0x34, };\nstatic int jz4780_ssi0_dr_d_pins[] = { 0x74, };\nstatic int jz4780_ssi0_clk_a_pins[] = { 0x12, };\nstatic int jz4780_ssi0_clk_b_5_pins[] = { 0x25, };\nstatic int jz4780_ssi0_clk_b_28_pins[] = { 0x3c, };\nstatic int jz4780_ssi0_clk_d_pins[] = { 0x78, };\nstatic int jz4780_ssi0_gpc_b_pins[] = { 0x3e, };\nstatic int jz4780_ssi0_gpc_d_pins[] = { 0x76, };\nstatic int jz4780_ssi0_ce0_a_23_pins[] = { 0x17, };\nstatic int jz4780_ssi0_ce0_a_25_pins[] = { 0x19, };\nstatic int jz4780_ssi0_ce0_b_pins[] = { 0x3f, };\nstatic int jz4780_ssi0_ce0_d_pins[] = { 0x77, };\nstatic int jz4780_ssi0_ce1_b_pins[] = { 0x35, };\nstatic int jz4780_ssi0_ce1_d_pins[] = { 0x75, };\nstatic int jz4780_ssi1_dt_b_pins[] = { 0x3d, };\nstatic int jz4780_ssi1_dt_d_pins[] = { 0x79, };\nstatic int jz4780_ssi1_dr_b_pins[] = { 0x34, };\nstatic int jz4780_ssi1_dr_d_pins[] = { 0x74, };\nstatic int jz4780_ssi1_clk_b_pins[] = { 0x3c, };\nstatic int jz4780_ssi1_clk_d_pins[] = { 0x78, };\nstatic int jz4780_ssi1_gpc_b_pins[] = { 0x3e, };\nstatic int jz4780_ssi1_gpc_d_pins[] = { 0x76, };\nstatic int jz4780_ssi1_ce0_b_pins[] = { 0x3f, };\nstatic int jz4780_ssi1_ce0_d_pins[] = { 0x77, };\nstatic int jz4780_ssi1_ce1_b_pins[] = { 0x35, };\nstatic int jz4780_ssi1_ce1_d_pins[] = { 0x75, };\nstatic int jz4780_mmc0_8bit_a_pins[] = { 0x04, 0x05, 0x06, 0x07, 0x18, };\nstatic int jz4780_i2c3_pins[] = { 0x6a, 0x6b, };\nstatic int jz4780_i2c4_e_pins[] = { 0x8c, 0x8d, };\nstatic int jz4780_i2c4_f_pins[] = { 0xb9, 0xb8, };\nstatic int jz4780_i2s_data_tx_pins[] = { 0x87, };\nstatic int jz4780_i2s_data_rx_pins[] = { 0x86, };\nstatic int jz4780_i2s_clk_txrx_pins[] = { 0x6c, 0x6d, };\nstatic int jz4780_i2s_clk_rx_pins[] = { 0x88, 0x89, };\nstatic int jz4780_i2s_sysclk_pins[] = { 0x85, };\nstatic int jz4780_dmic_pins[] = { 0x32, 0x33, };\nstatic int jz4780_hdmi_ddc_pins[] = { 0xb9, 0xb8, };\n\nstatic u8 jz4780_i2s_clk_txrx_funcs[] = { 1, 0, };\n\nstatic const struct group_desc jz4780_groups[] = {\n\tINGENIC_PIN_GROUP(\"uart0-data\", jz4770_uart0_data, 0),\n\tINGENIC_PIN_GROUP(\"uart0-hwflow\", jz4770_uart0_hwflow, 0),\n\tINGENIC_PIN_GROUP(\"uart1-data\", jz4770_uart1_data, 0),\n\tINGENIC_PIN_GROUP(\"uart1-hwflow\", jz4770_uart1_hwflow, 0),\n\tINGENIC_PIN_GROUP(\"uart2-data\", jz4780_uart2_data, 1),\n\tINGENIC_PIN_GROUP(\"uart2-hwflow\", jz4780_uart2_hwflow, 1),\n\tINGENIC_PIN_GROUP_FUNCS(\"uart3-data\", jz4770_uart3_data,\n\t\t\t\tjz4760_uart3_data_funcs),\n\tINGENIC_PIN_GROUP(\"uart3-hwflow\", jz4770_uart3_hwflow, 0),\n\tINGENIC_PIN_GROUP(\"uart4-data\", jz4780_uart4_data, 2),\n\tINGENIC_PIN_GROUP(\"ssi0-dt-a-19\", jz4780_ssi0_dt_a_19, 2),\n\tINGENIC_PIN_GROUP(\"ssi0-dt-a-21\", jz4780_ssi0_dt_a_21, 2),\n\tINGENIC_PIN_GROUP(\"ssi0-dt-a-28\", jz4780_ssi0_dt_a_28, 2),\n\tINGENIC_PIN_GROUP(\"ssi0-dt-b\", jz4780_ssi0_dt_b, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-dt-d\", jz4780_ssi0_dt_d, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-dt-e\", jz4770_ssi0_dt_e, 0),\n\tINGENIC_PIN_GROUP(\"ssi0-dr-a-20\", jz4780_ssi0_dr_a_20, 2),\n\tINGENIC_PIN_GROUP(\"ssi0-dr-a-27\", jz4780_ssi0_dr_a_27, 2),\n\tINGENIC_PIN_GROUP(\"ssi0-dr-b\", jz4780_ssi0_dr_b, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-dr-d\", jz4780_ssi0_dr_d, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-dr-e\", jz4770_ssi0_dr_e, 0),\n\tINGENIC_PIN_GROUP(\"ssi0-clk-a\", jz4780_ssi0_clk_a, 2),\n\tINGENIC_PIN_GROUP(\"ssi0-clk-b-5\", jz4780_ssi0_clk_b_5, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-clk-b-28\", jz4780_ssi0_clk_b_28, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-clk-d\", jz4780_ssi0_clk_d, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-clk-e\", jz4770_ssi0_clk_e, 0),\n\tINGENIC_PIN_GROUP(\"ssi0-gpc-b\", jz4780_ssi0_gpc_b, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-gpc-d\", jz4780_ssi0_gpc_d, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-gpc-e\", jz4770_ssi0_gpc_e, 0),\n\tINGENIC_PIN_GROUP(\"ssi0-ce0-a-23\", jz4780_ssi0_ce0_a_23, 2),\n\tINGENIC_PIN_GROUP(\"ssi0-ce0-a-25\", jz4780_ssi0_ce0_a_25, 2),\n\tINGENIC_PIN_GROUP(\"ssi0-ce0-b\", jz4780_ssi0_ce0_b, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-ce0-d\", jz4780_ssi0_ce0_d, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-ce0-e\", jz4770_ssi0_ce0_e, 0),\n\tINGENIC_PIN_GROUP(\"ssi0-ce1-b\", jz4780_ssi0_ce1_b, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-ce1-d\", jz4780_ssi0_ce1_d, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-ce1-e\", jz4770_ssi0_ce1_e, 0),\n\tINGENIC_PIN_GROUP(\"ssi1-dt-b\", jz4780_ssi1_dt_b, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-dt-d\", jz4780_ssi1_dt_d, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-dt-e\", jz4770_ssi1_dt_e, 1),\n\tINGENIC_PIN_GROUP(\"ssi1-dr-b\", jz4780_ssi1_dr_b, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-dr-d\", jz4780_ssi1_dr_d, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-dr-e\", jz4770_ssi1_dr_e, 1),\n\tINGENIC_PIN_GROUP(\"ssi1-clk-b\", jz4780_ssi1_clk_b, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-clk-d\", jz4780_ssi1_clk_d, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-clk-e\", jz4770_ssi1_clk_e, 1),\n\tINGENIC_PIN_GROUP(\"ssi1-gpc-b\", jz4780_ssi1_gpc_b, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-gpc-d\", jz4780_ssi1_gpc_d, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-gpc-e\", jz4770_ssi1_gpc_e, 1),\n\tINGENIC_PIN_GROUP(\"ssi1-ce0-b\", jz4780_ssi1_ce0_b, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-ce0-d\", jz4780_ssi1_ce0_d, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-ce0-e\", jz4770_ssi1_ce0_e, 1),\n\tINGENIC_PIN_GROUP(\"ssi1-ce1-b\", jz4780_ssi1_ce1_b, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-ce1-d\", jz4780_ssi1_ce1_d, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-ce1-e\", jz4770_ssi1_ce1_e, 1),\n\tINGENIC_PIN_GROUP_FUNCS(\"mmc0-1bit-a\", jz4770_mmc0_1bit_a,\n\t\t\t\tjz4760_mmc0_1bit_a_funcs),\n\tINGENIC_PIN_GROUP(\"mmc0-4bit-a\", jz4770_mmc0_4bit_a, 1),\n\tINGENIC_PIN_GROUP(\"mmc0-8bit-a\", jz4780_mmc0_8bit_a, 1),\n\tINGENIC_PIN_GROUP(\"mmc0-1bit-e\", jz4770_mmc0_1bit_e, 0),\n\tINGENIC_PIN_GROUP(\"mmc0-4bit-e\", jz4770_mmc0_4bit_e, 0),\n\tINGENIC_PIN_GROUP(\"mmc1-1bit-d\", jz4770_mmc1_1bit_d, 0),\n\tINGENIC_PIN_GROUP(\"mmc1-4bit-d\", jz4770_mmc1_4bit_d, 0),\n\tINGENIC_PIN_GROUP(\"mmc1-1bit-e\", jz4770_mmc1_1bit_e, 1),\n\tINGENIC_PIN_GROUP(\"mmc1-4bit-e\", jz4770_mmc1_4bit_e, 1),\n\tINGENIC_PIN_GROUP(\"mmc2-1bit-b\", jz4770_mmc2_1bit_b, 0),\n\tINGENIC_PIN_GROUP(\"mmc2-4bit-b\", jz4770_mmc2_4bit_b, 0),\n\tINGENIC_PIN_GROUP(\"mmc2-1bit-e\", jz4770_mmc2_1bit_e, 2),\n\tINGENIC_PIN_GROUP(\"mmc2-4bit-e\", jz4770_mmc2_4bit_e, 2),\n\tINGENIC_PIN_GROUP(\"nemc-data\", jz4770_nemc_8bit_data, 0),\n\tINGENIC_PIN_GROUP(\"nemc-cle-ale\", jz4770_nemc_cle_ale, 0),\n\tINGENIC_PIN_GROUP(\"nemc-addr\", jz4770_nemc_addr, 0),\n\tINGENIC_PIN_GROUP(\"nemc-rd-we\", jz4770_nemc_rd_we, 0),\n\tINGENIC_PIN_GROUP(\"nemc-frd-fwe\", jz4770_nemc_frd_fwe, 0),\n\tINGENIC_PIN_GROUP(\"nemc-wait\", jz4770_nemc_wait, 0),\n\tINGENIC_PIN_GROUP(\"nemc-cs1\", jz4770_nemc_cs1, 0),\n\tINGENIC_PIN_GROUP(\"nemc-cs2\", jz4770_nemc_cs2, 0),\n\tINGENIC_PIN_GROUP(\"nemc-cs3\", jz4770_nemc_cs3, 0),\n\tINGENIC_PIN_GROUP(\"nemc-cs4\", jz4770_nemc_cs4, 0),\n\tINGENIC_PIN_GROUP(\"nemc-cs5\", jz4770_nemc_cs5, 0),\n\tINGENIC_PIN_GROUP(\"nemc-cs6\", jz4770_nemc_cs6, 0),\n\tINGENIC_PIN_GROUP(\"i2c0-data\", jz4770_i2c0, 0),\n\tINGENIC_PIN_GROUP(\"i2c1-data\", jz4770_i2c1, 0),\n\tINGENIC_PIN_GROUP(\"i2c2-data\", jz4770_i2c2, 2),\n\tINGENIC_PIN_GROUP(\"i2c3-data\", jz4780_i2c3, 1),\n\tINGENIC_PIN_GROUP(\"i2c4-data-e\", jz4780_i2c4_e, 1),\n\tINGENIC_PIN_GROUP(\"i2c4-data-f\", jz4780_i2c4_f, 1),\n\tINGENIC_PIN_GROUP(\"i2s-data-tx\", jz4780_i2s_data_tx, 0),\n\tINGENIC_PIN_GROUP(\"i2s-data-rx\", jz4780_i2s_data_rx, 0),\n\tINGENIC_PIN_GROUP_FUNCS(\"i2s-clk-txrx\", jz4780_i2s_clk_txrx,\n\t\t\t\tjz4780_i2s_clk_txrx_funcs),\n\tINGENIC_PIN_GROUP(\"i2s-clk-rx\", jz4780_i2s_clk_rx, 1),\n\tINGENIC_PIN_GROUP(\"i2s-sysclk\", jz4780_i2s_sysclk, 2),\n\tINGENIC_PIN_GROUP(\"dmic\", jz4780_dmic, 1),\n\tINGENIC_PIN_GROUP(\"hdmi-ddc\", jz4780_hdmi_ddc, 0),\n\tINGENIC_PIN_GROUP(\"cim-data\", jz4770_cim_8bit, 0),\n\tINGENIC_PIN_GROUP(\"cim-data-12bit\", jz4770_cim_12bit, 0),\n\tINGENIC_PIN_GROUP(\"lcd-8bit\", jz4770_lcd_8bit, 0),\n\tINGENIC_PIN_GROUP(\"lcd-16bit\", jz4770_lcd_16bit, 0),\n\tINGENIC_PIN_GROUP(\"lcd-18bit\", jz4770_lcd_18bit, 0),\n\tINGENIC_PIN_GROUP(\"lcd-24bit\", jz4770_lcd_24bit, 0),\n\tINGENIC_PIN_GROUP(\"lcd-special\", jz4770_lcd_special, 1),\n\tINGENIC_PIN_GROUP(\"lcd-generic\", jz4770_lcd_generic, 0),\n\tINGENIC_PIN_GROUP(\"pwm0\", jz4770_pwm_pwm0, 0),\n\tINGENIC_PIN_GROUP(\"pwm1\", jz4770_pwm_pwm1, 0),\n\tINGENIC_PIN_GROUP(\"pwm2\", jz4770_pwm_pwm2, 0),\n\tINGENIC_PIN_GROUP(\"pwm3\", jz4770_pwm_pwm3, 0),\n\tINGENIC_PIN_GROUP(\"pwm4\", jz4770_pwm_pwm4, 0),\n\tINGENIC_PIN_GROUP(\"pwm5\", jz4770_pwm_pwm5, 0),\n\tINGENIC_PIN_GROUP(\"pwm6\", jz4770_pwm_pwm6, 0),\n\tINGENIC_PIN_GROUP(\"pwm7\", jz4770_pwm_pwm7, 0),\n};\n\nstatic const char *jz4780_uart2_groups[] = { \"uart2-data\", \"uart2-hwflow\", };\nstatic const char *jz4780_uart4_groups[] = { \"uart4-data\", };\nstatic const char *jz4780_ssi0_groups[] = {\n\t\"ssi0-dt-a-19\", \"ssi0-dt-a-21\", \"ssi0-dt-a-28\", \"ssi0-dt-b\", \"ssi0-dt-d\", \"ssi0-dt-e\",\n\t\"ssi0-dr-a-20\", \"ssi0-dr-a-27\", \"ssi0-dr-b\", \"ssi0-dr-d\", \"ssi0-dr-e\",\n\t\"ssi0-clk-a\", \"ssi0-clk-b-5\", \"ssi0-clk-b-28\", \"ssi0-clk-d\", \"ssi0-clk-e\",\n\t\"ssi0-gpc-b\", \"ssi0-gpc-d\", \"ssi0-gpc-e\",\n\t\"ssi0-ce0-a-23\", \"ssi0-ce0-a-25\", \"ssi0-ce0-b\", \"ssi0-ce0-d\", \"ssi0-ce0-e\",\n\t\"ssi0-ce1-b\", \"ssi0-ce1-d\", \"ssi0-ce1-e\",\n};\nstatic const char *jz4780_ssi1_groups[] = {\n\t\"ssi1-dt-b\", \"ssi1-dt-d\", \"ssi1-dt-e\",\n\t\"ssi1-dr-b\", \"ssi1-dr-d\", \"ssi1-dr-e\",\n\t\"ssi1-clk-b\", \"ssi1-clk-d\", \"ssi1-clk-e\",\n\t\"ssi1-gpc-b\", \"ssi1-gpc-d\", \"ssi1-gpc-e\",\n\t\"ssi1-ce0-b\", \"ssi1-ce0-d\", \"ssi1-ce0-e\",\n\t\"ssi1-ce1-b\", \"ssi1-ce1-d\", \"ssi1-ce1-e\",\n};\nstatic const char *jz4780_mmc0_groups[] = {\n\t\"mmc0-1bit-a\", \"mmc0-4bit-a\", \"mmc0-8bit-a\",\n\t\"mmc0-1bit-e\", \"mmc0-4bit-e\",\n};\nstatic const char *jz4780_mmc1_groups[] = {\n\t\"mmc1-1bit-d\", \"mmc1-4bit-d\", \"mmc1-1bit-e\", \"mmc1-4bit-e\",\n};\nstatic const char *jz4780_mmc2_groups[] = {\n\t\"mmc2-1bit-b\", \"mmc2-4bit-b\", \"mmc2-1bit-e\", \"mmc2-4bit-e\",\n};\nstatic const char *jz4780_nemc_groups[] = {\n\t\"nemc-data\", \"nemc-cle-ale\", \"nemc-addr\",\n\t\"nemc-rd-we\", \"nemc-frd-fwe\", \"nemc-wait\",\n};\nstatic const char *jz4780_i2c3_groups[] = { \"i2c3-data\", };\nstatic const char *jz4780_i2c4_groups[] = { \"i2c4-data-e\", \"i2c4-data-f\", };\nstatic const char *jz4780_i2s_groups[] = {\n\t\"i2s-data-tx\", \"i2s-data-rx\", \"i2s-clk-txrx\", \"i2s-clk-rx\", \"i2s-sysclk\",\n};\nstatic const char *jz4780_dmic_groups[] = { \"dmic\", };\nstatic const char *jz4780_cim_groups[] = { \"cim-data\", };\nstatic const char *jz4780_hdmi_ddc_groups[] = { \"hdmi-ddc\", };\n\nstatic const struct function_desc jz4780_functions[] = {\n\t{ \"uart0\", jz4770_uart0_groups, ARRAY_SIZE(jz4770_uart0_groups), },\n\t{ \"uart1\", jz4770_uart1_groups, ARRAY_SIZE(jz4770_uart1_groups), },\n\t{ \"uart2\", jz4780_uart2_groups, ARRAY_SIZE(jz4780_uart2_groups), },\n\t{ \"uart3\", jz4770_uart3_groups, ARRAY_SIZE(jz4770_uart3_groups), },\n\t{ \"uart4\", jz4780_uart4_groups, ARRAY_SIZE(jz4780_uart4_groups), },\n\t{ \"ssi0\", jz4780_ssi0_groups, ARRAY_SIZE(jz4780_ssi0_groups), },\n\t{ \"ssi1\", jz4780_ssi1_groups, ARRAY_SIZE(jz4780_ssi1_groups), },\n\t{ \"mmc0\", jz4780_mmc0_groups, ARRAY_SIZE(jz4780_mmc0_groups), },\n\t{ \"mmc1\", jz4780_mmc1_groups, ARRAY_SIZE(jz4780_mmc1_groups), },\n\t{ \"mmc2\", jz4780_mmc2_groups, ARRAY_SIZE(jz4780_mmc2_groups), },\n\t{ \"nemc\", jz4780_nemc_groups, ARRAY_SIZE(jz4780_nemc_groups), },\n\t{ \"nemc-cs1\", jz4770_cs1_groups, ARRAY_SIZE(jz4770_cs1_groups), },\n\t{ \"nemc-cs2\", jz4770_cs2_groups, ARRAY_SIZE(jz4770_cs2_groups), },\n\t{ \"nemc-cs3\", jz4770_cs3_groups, ARRAY_SIZE(jz4770_cs3_groups), },\n\t{ \"nemc-cs4\", jz4770_cs4_groups, ARRAY_SIZE(jz4770_cs4_groups), },\n\t{ \"nemc-cs5\", jz4770_cs5_groups, ARRAY_SIZE(jz4770_cs5_groups), },\n\t{ \"nemc-cs6\", jz4770_cs6_groups, ARRAY_SIZE(jz4770_cs6_groups), },\n\t{ \"i2c0\", jz4770_i2c0_groups, ARRAY_SIZE(jz4770_i2c0_groups), },\n\t{ \"i2c1\", jz4770_i2c1_groups, ARRAY_SIZE(jz4770_i2c1_groups), },\n\t{ \"i2c2\", jz4770_i2c2_groups, ARRAY_SIZE(jz4770_i2c2_groups), },\n\t{ \"i2c3\", jz4780_i2c3_groups, ARRAY_SIZE(jz4780_i2c3_groups), },\n\t{ \"i2c4\", jz4780_i2c4_groups, ARRAY_SIZE(jz4780_i2c4_groups), },\n\t{ \"i2s\", jz4780_i2s_groups, ARRAY_SIZE(jz4780_i2s_groups), },\n\t{ \"dmic\", jz4780_dmic_groups, ARRAY_SIZE(jz4780_dmic_groups), },\n\t{ \"cim\", jz4780_cim_groups, ARRAY_SIZE(jz4780_cim_groups), },\n\t{ \"lcd\", jz4770_lcd_groups, ARRAY_SIZE(jz4770_lcd_groups), },\n\t{ \"pwm0\", jz4770_pwm0_groups, ARRAY_SIZE(jz4770_pwm0_groups), },\n\t{ \"pwm1\", jz4770_pwm1_groups, ARRAY_SIZE(jz4770_pwm1_groups), },\n\t{ \"pwm2\", jz4770_pwm2_groups, ARRAY_SIZE(jz4770_pwm2_groups), },\n\t{ \"pwm3\", jz4770_pwm3_groups, ARRAY_SIZE(jz4770_pwm3_groups), },\n\t{ \"pwm4\", jz4770_pwm4_groups, ARRAY_SIZE(jz4770_pwm4_groups), },\n\t{ \"pwm5\", jz4770_pwm5_groups, ARRAY_SIZE(jz4770_pwm5_groups), },\n\t{ \"pwm6\", jz4770_pwm6_groups, ARRAY_SIZE(jz4770_pwm6_groups), },\n\t{ \"pwm7\", jz4770_pwm7_groups, ARRAY_SIZE(jz4770_pwm7_groups), },\n\t{ \"hdmi-ddc\", jz4780_hdmi_ddc_groups,\n\t\t      ARRAY_SIZE(jz4780_hdmi_ddc_groups), },\n};\n\nstatic const struct ingenic_chip_info jz4780_chip_info = {\n\t.num_chips = 6,\n\t.reg_offset = 0x100,\n\t.version = ID_JZ4780,\n\t.groups = jz4780_groups,\n\t.num_groups = ARRAY_SIZE(jz4780_groups),\n\t.functions = jz4780_functions,\n\t.num_functions = ARRAY_SIZE(jz4780_functions),\n\t.pull_ups = jz4780_pull_ups,\n\t.pull_downs = jz4780_pull_downs,\n};\n\nstatic const u32 x1000_pull_ups[4] = {\n\t0xffffffff, 0xfdffffff, 0x0dffffff, 0x0000003f,\n};\n\nstatic const u32 x1000_pull_downs[4] = {\n\t0x00000000, 0x02000000, 0x02000000, 0x00000000,\n};\n\nstatic int x1000_uart0_data_pins[] = { 0x4a, 0x4b, };\nstatic int x1000_uart0_hwflow_pins[] = { 0x4c, 0x4d, };\nstatic int x1000_uart1_data_a_pins[] = { 0x04, 0x05, };\nstatic int x1000_uart1_data_d_pins[] = { 0x62, 0x63, };\nstatic int x1000_uart1_hwflow_pins[] = { 0x64, 0x65, };\nstatic int x1000_uart2_data_a_pins[] = { 0x02, 0x03, };\nstatic int x1000_uart2_data_d_pins[] = { 0x65, 0x64, };\nstatic int x1000_sfc_data_pins[] = { 0x1d, 0x1c, 0x1e, 0x1f, };\nstatic int x1000_sfc_clk_pins[] = { 0x1a, };\nstatic int x1000_sfc_ce_pins[] = { 0x1b, };\nstatic int x1000_ssi_dt_a_22_pins[] = { 0x16, };\nstatic int x1000_ssi_dt_a_29_pins[] = { 0x1d, };\nstatic int x1000_ssi_dt_d_pins[] = { 0x62, };\nstatic int x1000_ssi_dr_a_23_pins[] = { 0x17, };\nstatic int x1000_ssi_dr_a_28_pins[] = { 0x1c, };\nstatic int x1000_ssi_dr_d_pins[] = { 0x63, };\nstatic int x1000_ssi_clk_a_24_pins[] = { 0x18, };\nstatic int x1000_ssi_clk_a_26_pins[] = { 0x1a, };\nstatic int x1000_ssi_clk_d_pins[] = { 0x60, };\nstatic int x1000_ssi_gpc_a_20_pins[] = { 0x14, };\nstatic int x1000_ssi_gpc_a_31_pins[] = { 0x1f, };\nstatic int x1000_ssi_ce0_a_25_pins[] = { 0x19, };\nstatic int x1000_ssi_ce0_a_27_pins[] = { 0x1b, };\nstatic int x1000_ssi_ce0_d_pins[] = { 0x61, };\nstatic int x1000_ssi_ce1_a_21_pins[] = { 0x15, };\nstatic int x1000_ssi_ce1_a_30_pins[] = { 0x1e, };\nstatic int x1000_mmc0_1bit_pins[] = { 0x18, 0x19, 0x17, };\nstatic int x1000_mmc0_4bit_pins[] = { 0x16, 0x15, 0x14, };\nstatic int x1000_mmc0_8bit_pins[] = { 0x13, 0x12, 0x11, 0x10, };\nstatic int x1000_mmc1_1bit_pins[] = { 0x40, 0x41, 0x42, };\nstatic int x1000_mmc1_4bit_pins[] = { 0x43, 0x44, 0x45, };\nstatic int x1000_emc_8bit_data_pins[] = {\n\t0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07,\n};\nstatic int x1000_emc_16bit_data_pins[] = {\n\t0x08, 0x09, 0x0a, 0x0b, 0x0c, 0x0d, 0x0e, 0x0f,\n};\nstatic int x1000_emc_addr_pins[] = {\n\t0x20, 0x21, 0x22, 0x23, 0x24, 0x25, 0x26, 0x27,\n\t0x28, 0x29, 0x2a, 0x2b, 0x2c, 0x2d, 0x2e, 0x2f,\n};\nstatic int x1000_emc_rd_we_pins[] = { 0x30, 0x31, };\nstatic int x1000_emc_wait_pins[] = { 0x34, };\nstatic int x1000_emc_cs1_pins[] = { 0x32, };\nstatic int x1000_emc_cs2_pins[] = { 0x33, };\nstatic int x1000_i2c0_pins[] = { 0x38, 0x37, };\nstatic int x1000_i2c1_a_pins[] = { 0x01, 0x00, };\nstatic int x1000_i2c1_c_pins[] = { 0x5b, 0x5a, };\nstatic int x1000_i2c2_pins[] = { 0x61, 0x60, };\nstatic int x1000_i2s_data_tx_pins[] = { 0x24, };\nstatic int x1000_i2s_data_rx_pins[] = { 0x23, };\nstatic int x1000_i2s_clk_txrx_pins[] = { 0x21, 0x22, };\nstatic int x1000_i2s_sysclk_pins[] = { 0x20, };\nstatic int x1000_dmic_if0_pins[] = { 0x35, 0x36, };\nstatic int x1000_dmic_if1_pins[] = { 0x25, };\nstatic int x1000_cim_pins[] = {\n\t0x08, 0x09, 0x0a, 0x0b,\n\t0x13, 0x12, 0x11, 0x10, 0x0f, 0x0e, 0x0d, 0x0c,\n};\nstatic int x1000_lcd_8bit_pins[] = {\n\t0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07,\n\t0x30, 0x31, 0x32, 0x33, 0x34,\n};\nstatic int x1000_lcd_16bit_pins[] = {\n\t0x08, 0x09, 0x0a, 0x0b, 0x0c, 0x0d, 0x0e, 0x0f,\n};\nstatic int x1000_pwm_pwm0_pins[] = { 0x59, };\nstatic int x1000_pwm_pwm1_pins[] = { 0x5a, };\nstatic int x1000_pwm_pwm2_pins[] = { 0x5b, };\nstatic int x1000_pwm_pwm3_pins[] = { 0x26, };\nstatic int x1000_pwm_pwm4_pins[] = { 0x58, };\nstatic int x1000_mac_pins[] = {\n\t0x27, 0x28, 0x29, 0x2a, 0x2b, 0x2c, 0x2d, 0x2e, 0x2f, 0x26,\n};\n\nstatic const struct group_desc x1000_groups[] = {\n\tINGENIC_PIN_GROUP(\"uart0-data\", x1000_uart0_data, 0),\n\tINGENIC_PIN_GROUP(\"uart0-hwflow\", x1000_uart0_hwflow, 0),\n\tINGENIC_PIN_GROUP(\"uart1-data-a\", x1000_uart1_data_a, 2),\n\tINGENIC_PIN_GROUP(\"uart1-data-d\", x1000_uart1_data_d, 1),\n\tINGENIC_PIN_GROUP(\"uart1-hwflow\", x1000_uart1_hwflow, 1),\n\tINGENIC_PIN_GROUP(\"uart2-data-a\", x1000_uart2_data_a, 2),\n\tINGENIC_PIN_GROUP(\"uart2-data-d\", x1000_uart2_data_d, 0),\n\tINGENIC_PIN_GROUP(\"sfc-data\", x1000_sfc_data, 1),\n\tINGENIC_PIN_GROUP(\"sfc-clk\", x1000_sfc_clk, 1),\n\tINGENIC_PIN_GROUP(\"sfc-ce\", x1000_sfc_ce, 1),\n\tINGENIC_PIN_GROUP(\"ssi-dt-a-22\", x1000_ssi_dt_a_22, 2),\n\tINGENIC_PIN_GROUP(\"ssi-dt-a-29\", x1000_ssi_dt_a_29, 2),\n\tINGENIC_PIN_GROUP(\"ssi-dt-d\", x1000_ssi_dt_d, 0),\n\tINGENIC_PIN_GROUP(\"ssi-dr-a-23\", x1000_ssi_dr_a_23, 2),\n\tINGENIC_PIN_GROUP(\"ssi-dr-a-28\", x1000_ssi_dr_a_28, 2),\n\tINGENIC_PIN_GROUP(\"ssi-dr-d\", x1000_ssi_dr_d, 0),\n\tINGENIC_PIN_GROUP(\"ssi-clk-a-24\", x1000_ssi_clk_a_24, 2),\n\tINGENIC_PIN_GROUP(\"ssi-clk-a-26\", x1000_ssi_clk_a_26, 2),\n\tINGENIC_PIN_GROUP(\"ssi-clk-d\", x1000_ssi_clk_d, 0),\n\tINGENIC_PIN_GROUP(\"ssi-gpc-a-20\", x1000_ssi_gpc_a_20, 2),\n\tINGENIC_PIN_GROUP(\"ssi-gpc-a-31\", x1000_ssi_gpc_a_31, 2),\n\tINGENIC_PIN_GROUP(\"ssi-ce0-a-25\", x1000_ssi_ce0_a_25, 2),\n\tINGENIC_PIN_GROUP(\"ssi-ce0-a-27\", x1000_ssi_ce0_a_27, 2),\n\tINGENIC_PIN_GROUP(\"ssi-ce0-d\", x1000_ssi_ce0_d, 0),\n\tINGENIC_PIN_GROUP(\"ssi-ce1-a-21\", x1000_ssi_ce1_a_21, 2),\n\tINGENIC_PIN_GROUP(\"ssi-ce1-a-30\", x1000_ssi_ce1_a_30, 2),\n\tINGENIC_PIN_GROUP(\"mmc0-1bit\", x1000_mmc0_1bit, 1),\n\tINGENIC_PIN_GROUP(\"mmc0-4bit\", x1000_mmc0_4bit, 1),\n\tINGENIC_PIN_GROUP(\"mmc0-8bit\", x1000_mmc0_8bit, 1),\n\tINGENIC_PIN_GROUP(\"mmc1-1bit\", x1000_mmc1_1bit, 0),\n\tINGENIC_PIN_GROUP(\"mmc1-4bit\", x1000_mmc1_4bit, 0),\n\tINGENIC_PIN_GROUP(\"emc-8bit-data\", x1000_emc_8bit_data, 0),\n\tINGENIC_PIN_GROUP(\"emc-16bit-data\", x1000_emc_16bit_data, 0),\n\tINGENIC_PIN_GROUP(\"emc-addr\", x1000_emc_addr, 0),\n\tINGENIC_PIN_GROUP(\"emc-rd-we\", x1000_emc_rd_we, 0),\n\tINGENIC_PIN_GROUP(\"emc-wait\", x1000_emc_wait, 0),\n\tINGENIC_PIN_GROUP(\"emc-cs1\", x1000_emc_cs1, 0),\n\tINGENIC_PIN_GROUP(\"emc-cs2\", x1000_emc_cs2, 0),\n\tINGENIC_PIN_GROUP(\"i2c0-data\", x1000_i2c0, 0),\n\tINGENIC_PIN_GROUP(\"i2c1-data-a\", x1000_i2c1_a, 2),\n\tINGENIC_PIN_GROUP(\"i2c1-data-c\", x1000_i2c1_c, 0),\n\tINGENIC_PIN_GROUP(\"i2c2-data\", x1000_i2c2, 1),\n\tINGENIC_PIN_GROUP(\"i2s-data-tx\", x1000_i2s_data_tx, 1),\n\tINGENIC_PIN_GROUP(\"i2s-data-rx\", x1000_i2s_data_rx, 1),\n\tINGENIC_PIN_GROUP(\"i2s-clk-txrx\", x1000_i2s_clk_txrx, 1),\n\tINGENIC_PIN_GROUP(\"i2s-sysclk\", x1000_i2s_sysclk, 1),\n\tINGENIC_PIN_GROUP(\"dmic-if0\", x1000_dmic_if0, 0),\n\tINGENIC_PIN_GROUP(\"dmic-if1\", x1000_dmic_if1, 1),\n\tINGENIC_PIN_GROUP(\"cim-data\", x1000_cim, 2),\n\tINGENIC_PIN_GROUP(\"lcd-8bit\", x1000_lcd_8bit, 1),\n\tINGENIC_PIN_GROUP(\"lcd-16bit\", x1000_lcd_16bit, 1),\n\tINGENIC_PIN_GROUP(\"pwm0\", x1000_pwm_pwm0, 0),\n\tINGENIC_PIN_GROUP(\"pwm1\", x1000_pwm_pwm1, 1),\n\tINGENIC_PIN_GROUP(\"pwm2\", x1000_pwm_pwm2, 1),\n\tINGENIC_PIN_GROUP(\"pwm3\", x1000_pwm_pwm3, 2),\n\tINGENIC_PIN_GROUP(\"pwm4\", x1000_pwm_pwm4, 0),\n\tINGENIC_PIN_GROUP(\"mac\", x1000_mac, 1),\n};\n\nstatic const char *x1000_uart0_groups[] = { \"uart0-data\", \"uart0-hwflow\", };\nstatic const char *x1000_uart1_groups[] = {\n\t\"uart1-data-a\", \"uart1-data-d\", \"uart1-hwflow\",\n};\nstatic const char *x1000_uart2_groups[] = { \"uart2-data-a\", \"uart2-data-d\", };\nstatic const char *x1000_sfc_groups[] = { \"sfc-data\", \"sfc-clk\", \"sfc-ce\", };\nstatic const char *x1000_ssi_groups[] = {\n\t\"ssi-dt-a-22\", \"ssi-dt-a-29\", \"ssi-dt-d\",\n\t\"ssi-dr-a-23\", \"ssi-dr-a-28\", \"ssi-dr-d\",\n\t\"ssi-clk-a-24\", \"ssi-clk-a-26\", \"ssi-clk-d\",\n\t\"ssi-gpc-a-20\", \"ssi-gpc-a-31\",\n\t\"ssi-ce0-a-25\", \"ssi-ce0-a-27\", \"ssi-ce0-d\",\n\t\"ssi-ce1-a-21\", \"ssi-ce1-a-30\",\n};\nstatic const char *x1000_mmc0_groups[] = {\n\t\"mmc0-1bit\", \"mmc0-4bit\", \"mmc0-8bit\",\n};\nstatic const char *x1000_mmc1_groups[] = {\n\t\"mmc1-1bit\", \"mmc1-4bit\",\n};\nstatic const char *x1000_emc_groups[] = {\n\t\"emc-8bit-data\", \"emc-16bit-data\",\n\t\"emc-addr\", \"emc-rd-we\", \"emc-wait\",\n};\nstatic const char *x1000_cs1_groups[] = { \"emc-cs1\", };\nstatic const char *x1000_cs2_groups[] = { \"emc-cs2\", };\nstatic const char *x1000_i2c0_groups[] = { \"i2c0-data\", };\nstatic const char *x1000_i2c1_groups[] = { \"i2c1-data-a\", \"i2c1-data-c\", };\nstatic const char *x1000_i2c2_groups[] = { \"i2c2-data\", };\nstatic const char *x1000_i2s_groups[] = {\n\t\"i2s-data-tx\", \"i2s-data-rx\", \"i2s-clk-txrx\", \"i2s-sysclk\",\n};\nstatic const char *x1000_dmic_groups[] = { \"dmic-if0\", \"dmic-if1\", };\nstatic const char *x1000_cim_groups[] = { \"cim-data\", };\nstatic const char *x1000_lcd_groups[] = { \"lcd-8bit\", \"lcd-16bit\", };\nstatic const char *x1000_pwm0_groups[] = { \"pwm0\", };\nstatic const char *x1000_pwm1_groups[] = { \"pwm1\", };\nstatic const char *x1000_pwm2_groups[] = { \"pwm2\", };\nstatic const char *x1000_pwm3_groups[] = { \"pwm3\", };\nstatic const char *x1000_pwm4_groups[] = { \"pwm4\", };\nstatic const char *x1000_mac_groups[] = { \"mac\", };\n\nstatic const struct function_desc x1000_functions[] = {\n\t{ \"uart0\", x1000_uart0_groups, ARRAY_SIZE(x1000_uart0_groups), },\n\t{ \"uart1\", x1000_uart1_groups, ARRAY_SIZE(x1000_uart1_groups), },\n\t{ \"uart2\", x1000_uart2_groups, ARRAY_SIZE(x1000_uart2_groups), },\n\t{ \"sfc\", x1000_sfc_groups, ARRAY_SIZE(x1000_sfc_groups), },\n\t{ \"ssi\", x1000_ssi_groups, ARRAY_SIZE(x1000_ssi_groups), },\n\t{ \"mmc0\", x1000_mmc0_groups, ARRAY_SIZE(x1000_mmc0_groups), },\n\t{ \"mmc1\", x1000_mmc1_groups, ARRAY_SIZE(x1000_mmc1_groups), },\n\t{ \"emc\", x1000_emc_groups, ARRAY_SIZE(x1000_emc_groups), },\n\t{ \"emc-cs1\", x1000_cs1_groups, ARRAY_SIZE(x1000_cs1_groups), },\n\t{ \"emc-cs2\", x1000_cs2_groups, ARRAY_SIZE(x1000_cs2_groups), },\n\t{ \"i2c0\", x1000_i2c0_groups, ARRAY_SIZE(x1000_i2c0_groups), },\n\t{ \"i2c1\", x1000_i2c1_groups, ARRAY_SIZE(x1000_i2c1_groups), },\n\t{ \"i2c2\", x1000_i2c2_groups, ARRAY_SIZE(x1000_i2c2_groups), },\n\t{ \"i2s\", x1000_i2s_groups, ARRAY_SIZE(x1000_i2s_groups), },\n\t{ \"dmic\", x1000_dmic_groups, ARRAY_SIZE(x1000_dmic_groups), },\n\t{ \"cim\", x1000_cim_groups, ARRAY_SIZE(x1000_cim_groups), },\n\t{ \"lcd\", x1000_lcd_groups, ARRAY_SIZE(x1000_lcd_groups), },\n\t{ \"pwm0\", x1000_pwm0_groups, ARRAY_SIZE(x1000_pwm0_groups), },\n\t{ \"pwm1\", x1000_pwm1_groups, ARRAY_SIZE(x1000_pwm1_groups), },\n\t{ \"pwm2\", x1000_pwm2_groups, ARRAY_SIZE(x1000_pwm2_groups), },\n\t{ \"pwm3\", x1000_pwm3_groups, ARRAY_SIZE(x1000_pwm3_groups), },\n\t{ \"pwm4\", x1000_pwm4_groups, ARRAY_SIZE(x1000_pwm4_groups), },\n\t{ \"mac\", x1000_mac_groups, ARRAY_SIZE(x1000_mac_groups), },\n};\n\nstatic const struct regmap_range x1000_access_ranges[] = {\n\tregmap_reg_range(0x000, 0x400 - 4),\n\tregmap_reg_range(0x700, 0x800 - 4),\n};\n\n \nstatic const struct regmap_access_table x1000_access_table = {\n\t.yes_ranges = x1000_access_ranges,\n\t.n_yes_ranges = ARRAY_SIZE(x1000_access_ranges),\n};\n\nstatic const struct ingenic_chip_info x1000_chip_info = {\n\t.num_chips = 4,\n\t.reg_offset = 0x100,\n\t.version = ID_X1000,\n\t.groups = x1000_groups,\n\t.num_groups = ARRAY_SIZE(x1000_groups),\n\t.functions = x1000_functions,\n\t.num_functions = ARRAY_SIZE(x1000_functions),\n\t.pull_ups = x1000_pull_ups,\n\t.pull_downs = x1000_pull_downs,\n\t.access_table = &x1000_access_table,\n};\n\nstatic int x1500_uart0_data_pins[] = { 0x4a, 0x4b, };\nstatic int x1500_uart0_hwflow_pins[] = { 0x4c, 0x4d, };\nstatic int x1500_uart1_data_a_pins[] = { 0x04, 0x05, };\nstatic int x1500_uart1_data_d_pins[] = { 0x62, 0x63, };\nstatic int x1500_uart1_hwflow_pins[] = { 0x64, 0x65, };\nstatic int x1500_uart2_data_a_pins[] = { 0x02, 0x03, };\nstatic int x1500_uart2_data_d_pins[] = { 0x65, 0x64, };\nstatic int x1500_mmc_1bit_pins[] = { 0x18, 0x19, 0x17, };\nstatic int x1500_mmc_4bit_pins[] = { 0x16, 0x15, 0x14, };\nstatic int x1500_i2c0_pins[] = { 0x38, 0x37, };\nstatic int x1500_i2c1_a_pins[] = { 0x01, 0x00, };\nstatic int x1500_i2c1_c_pins[] = { 0x5b, 0x5a, };\nstatic int x1500_i2c2_pins[] = { 0x61, 0x60, };\nstatic int x1500_i2s_data_tx_pins[] = { 0x24, };\nstatic int x1500_i2s_data_rx_pins[] = { 0x23, };\nstatic int x1500_i2s_clk_txrx_pins[] = { 0x21, 0x22, };\nstatic int x1500_i2s_sysclk_pins[] = { 0x20, };\nstatic int x1500_dmic_if0_pins[] = { 0x35, 0x36, };\nstatic int x1500_dmic_if1_pins[] = { 0x25, };\nstatic int x1500_cim_pins[] = {\n\t0x08, 0x09, 0x0a, 0x0b,\n\t0x13, 0x12, 0x11, 0x10, 0x0f, 0x0e, 0x0d, 0x0c,\n};\nstatic int x1500_pwm_pwm0_pins[] = { 0x59, };\nstatic int x1500_pwm_pwm1_pins[] = { 0x5a, };\nstatic int x1500_pwm_pwm2_pins[] = { 0x5b, };\nstatic int x1500_pwm_pwm3_pins[] = { 0x26, };\nstatic int x1500_pwm_pwm4_pins[] = { 0x58, };\n\nstatic const struct group_desc x1500_groups[] = {\n\tINGENIC_PIN_GROUP(\"uart0-data\", x1500_uart0_data, 0),\n\tINGENIC_PIN_GROUP(\"uart0-hwflow\", x1500_uart0_hwflow, 0),\n\tINGENIC_PIN_GROUP(\"uart1-data-a\", x1500_uart1_data_a, 2),\n\tINGENIC_PIN_GROUP(\"uart1-data-d\", x1500_uart1_data_d, 1),\n\tINGENIC_PIN_GROUP(\"uart1-hwflow\", x1500_uart1_hwflow, 1),\n\tINGENIC_PIN_GROUP(\"uart2-data-a\", x1500_uart2_data_a, 2),\n\tINGENIC_PIN_GROUP(\"uart2-data-d\", x1500_uart2_data_d, 0),\n\tINGENIC_PIN_GROUP(\"sfc-data\", x1000_sfc_data, 1),\n\tINGENIC_PIN_GROUP(\"sfc-clk\", x1000_sfc_clk, 1),\n\tINGENIC_PIN_GROUP(\"sfc-ce\", x1000_sfc_ce, 1),\n\tINGENIC_PIN_GROUP(\"mmc-1bit\", x1500_mmc_1bit, 1),\n\tINGENIC_PIN_GROUP(\"mmc-4bit\", x1500_mmc_4bit, 1),\n\tINGENIC_PIN_GROUP(\"i2c0-data\", x1500_i2c0, 0),\n\tINGENIC_PIN_GROUP(\"i2c1-data-a\", x1500_i2c1_a, 2),\n\tINGENIC_PIN_GROUP(\"i2c1-data-c\", x1500_i2c1_c, 0),\n\tINGENIC_PIN_GROUP(\"i2c2-data\", x1500_i2c2, 1),\n\tINGENIC_PIN_GROUP(\"i2s-data-tx\", x1500_i2s_data_tx, 1),\n\tINGENIC_PIN_GROUP(\"i2s-data-rx\", x1500_i2s_data_rx, 1),\n\tINGENIC_PIN_GROUP(\"i2s-clk-txrx\", x1500_i2s_clk_txrx, 1),\n\tINGENIC_PIN_GROUP(\"i2s-sysclk\", x1500_i2s_sysclk, 1),\n\tINGENIC_PIN_GROUP(\"dmic-if0\", x1500_dmic_if0, 0),\n\tINGENIC_PIN_GROUP(\"dmic-if1\", x1500_dmic_if1, 1),\n\tINGENIC_PIN_GROUP(\"cim-data\", x1500_cim, 2),\n\tINGENIC_PIN_GROUP(\"pwm0\", x1500_pwm_pwm0, 0),\n\tINGENIC_PIN_GROUP(\"pwm1\", x1500_pwm_pwm1, 1),\n\tINGENIC_PIN_GROUP(\"pwm2\", x1500_pwm_pwm2, 1),\n\tINGENIC_PIN_GROUP(\"pwm3\", x1500_pwm_pwm3, 2),\n\tINGENIC_PIN_GROUP(\"pwm4\", x1500_pwm_pwm4, 0),\n};\n\nstatic const char *x1500_uart0_groups[] = { \"uart0-data\", \"uart0-hwflow\", };\nstatic const char *x1500_uart1_groups[] = {\n\t\"uart1-data-a\", \"uart1-data-d\", \"uart1-hwflow\",\n};\nstatic const char *x1500_uart2_groups[] = { \"uart2-data-a\", \"uart2-data-d\", };\nstatic const char *x1500_mmc_groups[] = { \"mmc-1bit\", \"mmc-4bit\", };\nstatic const char *x1500_i2c0_groups[] = { \"i2c0-data\", };\nstatic const char *x1500_i2c1_groups[] = { \"i2c1-data-a\", \"i2c1-data-c\", };\nstatic const char *x1500_i2c2_groups[] = { \"i2c2-data\", };\nstatic const char *x1500_i2s_groups[] = {\n\t\"i2s-data-tx\", \"i2s-data-rx\", \"i2s-clk-txrx\", \"i2s-sysclk\",\n};\nstatic const char *x1500_dmic_groups[] = { \"dmic-if0\", \"dmic-if1\", };\nstatic const char *x1500_cim_groups[] = { \"cim-data\", };\nstatic const char *x1500_pwm0_groups[] = { \"pwm0\", };\nstatic const char *x1500_pwm1_groups[] = { \"pwm1\", };\nstatic const char *x1500_pwm2_groups[] = { \"pwm2\", };\nstatic const char *x1500_pwm3_groups[] = { \"pwm3\", };\nstatic const char *x1500_pwm4_groups[] = { \"pwm4\", };\n\nstatic const struct function_desc x1500_functions[] = {\n\t{ \"uart0\", x1500_uart0_groups, ARRAY_SIZE(x1500_uart0_groups), },\n\t{ \"uart1\", x1500_uart1_groups, ARRAY_SIZE(x1500_uart1_groups), },\n\t{ \"uart2\", x1500_uart2_groups, ARRAY_SIZE(x1500_uart2_groups), },\n\t{ \"sfc\", x1000_sfc_groups, ARRAY_SIZE(x1000_sfc_groups), },\n\t{ \"mmc\", x1500_mmc_groups, ARRAY_SIZE(x1500_mmc_groups), },\n\t{ \"i2c0\", x1500_i2c0_groups, ARRAY_SIZE(x1500_i2c0_groups), },\n\t{ \"i2c1\", x1500_i2c1_groups, ARRAY_SIZE(x1500_i2c1_groups), },\n\t{ \"i2c2\", x1500_i2c2_groups, ARRAY_SIZE(x1500_i2c2_groups), },\n\t{ \"i2s\", x1500_i2s_groups, ARRAY_SIZE(x1500_i2s_groups), },\n\t{ \"dmic\", x1500_dmic_groups, ARRAY_SIZE(x1500_dmic_groups), },\n\t{ \"cim\", x1500_cim_groups, ARRAY_SIZE(x1500_cim_groups), },\n\t{ \"pwm0\", x1500_pwm0_groups, ARRAY_SIZE(x1500_pwm0_groups), },\n\t{ \"pwm1\", x1500_pwm1_groups, ARRAY_SIZE(x1500_pwm1_groups), },\n\t{ \"pwm2\", x1500_pwm2_groups, ARRAY_SIZE(x1500_pwm2_groups), },\n\t{ \"pwm3\", x1500_pwm3_groups, ARRAY_SIZE(x1500_pwm3_groups), },\n\t{ \"pwm4\", x1500_pwm4_groups, ARRAY_SIZE(x1500_pwm4_groups), },\n};\n\nstatic const struct ingenic_chip_info x1500_chip_info = {\n\t.num_chips = 4,\n\t.reg_offset = 0x100,\n\t.version = ID_X1500,\n\t.groups = x1500_groups,\n\t.num_groups = ARRAY_SIZE(x1500_groups),\n\t.functions = x1500_functions,\n\t.num_functions = ARRAY_SIZE(x1500_functions),\n\t.pull_ups = x1000_pull_ups,\n\t.pull_downs = x1000_pull_downs,\n\t.access_table = &x1000_access_table,\n};\n\nstatic const u32 x1830_pull_ups[4] = {\n\t0x5fdfffc0, 0xffffefff, 0x1ffffbff, 0x0fcff3fc,\n};\n\nstatic const u32 x1830_pull_downs[4] = {\n\t0x5fdfffc0, 0xffffefff, 0x1ffffbff, 0x0fcff3fc,\n};\n\nstatic int x1830_uart0_data_pins[] = { 0x33, 0x36, };\nstatic int x1830_uart0_hwflow_pins[] = { 0x34, 0x35, };\nstatic int x1830_uart1_data_pins[] = { 0x38, 0x37, };\nstatic int x1830_sfc_data_pins[] = { 0x17, 0x18, 0x1a, 0x19, };\nstatic int x1830_sfc_clk_pins[] = { 0x1b, };\nstatic int x1830_sfc_ce_pins[] = { 0x1c, };\nstatic int x1830_ssi0_dt_pins[] = { 0x4c, };\nstatic int x1830_ssi0_dr_pins[] = { 0x4b, };\nstatic int x1830_ssi0_clk_pins[] = { 0x4f, };\nstatic int x1830_ssi0_gpc_pins[] = { 0x4d, };\nstatic int x1830_ssi0_ce0_pins[] = { 0x50, };\nstatic int x1830_ssi0_ce1_pins[] = { 0x4e, };\nstatic int x1830_ssi1_dt_c_pins[] = { 0x53, };\nstatic int x1830_ssi1_dt_d_pins[] = { 0x62, };\nstatic int x1830_ssi1_dr_c_pins[] = { 0x54, };\nstatic int x1830_ssi1_dr_d_pins[] = { 0x63, };\nstatic int x1830_ssi1_clk_c_pins[] = { 0x57, };\nstatic int x1830_ssi1_clk_d_pins[] = { 0x66, };\nstatic int x1830_ssi1_gpc_c_pins[] = { 0x55, };\nstatic int x1830_ssi1_gpc_d_pins[] = { 0x64, };\nstatic int x1830_ssi1_ce0_c_pins[] = { 0x58, };\nstatic int x1830_ssi1_ce0_d_pins[] = { 0x67, };\nstatic int x1830_ssi1_ce1_c_pins[] = { 0x56, };\nstatic int x1830_ssi1_ce1_d_pins[] = { 0x65, };\nstatic int x1830_mmc0_1bit_pins[] = { 0x24, 0x25, 0x20, };\nstatic int x1830_mmc0_4bit_pins[] = { 0x21, 0x22, 0x23, };\nstatic int x1830_mmc1_1bit_pins[] = { 0x42, 0x43, 0x44, };\nstatic int x1830_mmc1_4bit_pins[] = { 0x45, 0x46, 0x47, };\nstatic int x1830_i2c0_pins[] = { 0x0c, 0x0d, };\nstatic int x1830_i2c1_pins[] = { 0x39, 0x3a, };\nstatic int x1830_i2c2_pins[] = { 0x5b, 0x5c, };\nstatic int x1830_i2s_data_tx_pins[] = { 0x53, };\nstatic int x1830_i2s_data_rx_pins[] = { 0x54, };\nstatic int x1830_i2s_clk_txrx_pins[] = { 0x58, 0x52, };\nstatic int x1830_i2s_clk_rx_pins[] = { 0x56, 0x55, };\nstatic int x1830_i2s_sysclk_pins[] = { 0x57, };\nstatic int x1830_dmic_if0_pins[] = { 0x48, 0x59, };\nstatic int x1830_dmic_if1_pins[] = { 0x5a, };\nstatic int x1830_lcd_tft_8bit_pins[] = {\n\t0x62, 0x63, 0x64, 0x65, 0x66, 0x67,\n\t0x68, 0x73, 0x72, 0x69,\n};\nstatic int x1830_lcd_tft_24bit_pins[] = {\n\t0x6c, 0x6d, 0x6e, 0x6f, 0x70, 0x71,\n\t0x76, 0x77, 0x78, 0x79, 0x7a, 0x7b,\n};\nstatic int x1830_lcd_slcd_8bit_pins[] = {\n\t0x62, 0x63, 0x64, 0x65, 0x66, 0x67, 0x6c, 0x6d,\n\t0x69, 0x72, 0x73, 0x7b, 0x7a,\n};\nstatic int x1830_lcd_slcd_16bit_pins[] = {\n\t0x6e, 0x6f, 0x70, 0x71, 0x76, 0x77, 0x78, 0x79,\n};\nstatic int x1830_pwm_pwm0_b_pins[] = { 0x31, };\nstatic int x1830_pwm_pwm0_c_pins[] = { 0x4b, };\nstatic int x1830_pwm_pwm1_b_pins[] = { 0x32, };\nstatic int x1830_pwm_pwm1_c_pins[] = { 0x4c, };\nstatic int x1830_pwm_pwm2_c_8_pins[] = { 0x48, };\nstatic int x1830_pwm_pwm2_c_13_pins[] = { 0x4d, };\nstatic int x1830_pwm_pwm3_c_9_pins[] = { 0x49, };\nstatic int x1830_pwm_pwm3_c_14_pins[] = { 0x4e, };\nstatic int x1830_pwm_pwm4_c_15_pins[] = { 0x4f, };\nstatic int x1830_pwm_pwm4_c_25_pins[] = { 0x59, };\nstatic int x1830_pwm_pwm5_c_16_pins[] = { 0x50, };\nstatic int x1830_pwm_pwm5_c_26_pins[] = { 0x5a, };\nstatic int x1830_pwm_pwm6_c_17_pins[] = { 0x51, };\nstatic int x1830_pwm_pwm6_c_27_pins[] = { 0x5b, };\nstatic int x1830_pwm_pwm7_c_18_pins[] = { 0x52, };\nstatic int x1830_pwm_pwm7_c_28_pins[] = { 0x5c, };\nstatic int x1830_mac_pins[] = {\n\t0x29, 0x30, 0x2f, 0x28, 0x2e, 0x2d, 0x2a, 0x2b, 0x26, 0x27,\n};\n\nstatic const struct group_desc x1830_groups[] = {\n\tINGENIC_PIN_GROUP(\"uart0-data\", x1830_uart0_data, 0),\n\tINGENIC_PIN_GROUP(\"uart0-hwflow\", x1830_uart0_hwflow, 0),\n\tINGENIC_PIN_GROUP(\"uart1-data\", x1830_uart1_data, 0),\n\tINGENIC_PIN_GROUP(\"sfc-data\", x1830_sfc_data, 1),\n\tINGENIC_PIN_GROUP(\"sfc-clk\", x1830_sfc_clk, 1),\n\tINGENIC_PIN_GROUP(\"sfc-ce\", x1830_sfc_ce, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-dt\", x1830_ssi0_dt, 0),\n\tINGENIC_PIN_GROUP(\"ssi0-dr\", x1830_ssi0_dr, 0),\n\tINGENIC_PIN_GROUP(\"ssi0-clk\", x1830_ssi0_clk, 0),\n\tINGENIC_PIN_GROUP(\"ssi0-gpc\", x1830_ssi0_gpc, 0),\n\tINGENIC_PIN_GROUP(\"ssi0-ce0\", x1830_ssi0_ce0, 0),\n\tINGENIC_PIN_GROUP(\"ssi0-ce1\", x1830_ssi0_ce1, 0),\n\tINGENIC_PIN_GROUP(\"ssi1-dt-c\", x1830_ssi1_dt_c, 1),\n\tINGENIC_PIN_GROUP(\"ssi1-dr-c\", x1830_ssi1_dr_c, 1),\n\tINGENIC_PIN_GROUP(\"ssi1-clk-c\", x1830_ssi1_clk_c, 1),\n\tINGENIC_PIN_GROUP(\"ssi1-gpc-c\", x1830_ssi1_gpc_c, 1),\n\tINGENIC_PIN_GROUP(\"ssi1-ce0-c\", x1830_ssi1_ce0_c, 1),\n\tINGENIC_PIN_GROUP(\"ssi1-ce1-c\", x1830_ssi1_ce1_c, 1),\n\tINGENIC_PIN_GROUP(\"ssi1-dt-d\", x1830_ssi1_dt_d, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-dr-d\", x1830_ssi1_dr_d, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-clk-d\", x1830_ssi1_clk_d, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-gpc-d\", x1830_ssi1_gpc_d, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-ce0-d\", x1830_ssi1_ce0_d, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-ce1-d\", x1830_ssi1_ce1_d, 2),\n\tINGENIC_PIN_GROUP(\"mmc0-1bit\", x1830_mmc0_1bit, 0),\n\tINGENIC_PIN_GROUP(\"mmc0-4bit\", x1830_mmc0_4bit, 0),\n\tINGENIC_PIN_GROUP(\"mmc1-1bit\", x1830_mmc1_1bit, 0),\n\tINGENIC_PIN_GROUP(\"mmc1-4bit\", x1830_mmc1_4bit, 0),\n\tINGENIC_PIN_GROUP(\"i2c0-data\", x1830_i2c0, 1),\n\tINGENIC_PIN_GROUP(\"i2c1-data\", x1830_i2c1, 0),\n\tINGENIC_PIN_GROUP(\"i2c2-data\", x1830_i2c2, 1),\n\tINGENIC_PIN_GROUP(\"i2s-data-tx\", x1830_i2s_data_tx, 0),\n\tINGENIC_PIN_GROUP(\"i2s-data-rx\", x1830_i2s_data_rx, 0),\n\tINGENIC_PIN_GROUP(\"i2s-clk-txrx\", x1830_i2s_clk_txrx, 0),\n\tINGENIC_PIN_GROUP(\"i2s-clk-rx\", x1830_i2s_clk_rx, 0),\n\tINGENIC_PIN_GROUP(\"i2s-sysclk\", x1830_i2s_sysclk, 0),\n\tINGENIC_PIN_GROUP(\"dmic-if0\", x1830_dmic_if0, 2),\n\tINGENIC_PIN_GROUP(\"dmic-if1\", x1830_dmic_if1, 2),\n\tINGENIC_PIN_GROUP(\"lcd-tft-8bit\", x1830_lcd_tft_8bit, 0),\n\tINGENIC_PIN_GROUP(\"lcd-tft-24bit\", x1830_lcd_tft_24bit, 0),\n\tINGENIC_PIN_GROUP(\"lcd-slcd-8bit\", x1830_lcd_slcd_8bit, 1),\n\tINGENIC_PIN_GROUP(\"lcd-slcd-16bit\", x1830_lcd_slcd_16bit, 1),\n\tINGENIC_PIN_GROUP(\"pwm0-b\", x1830_pwm_pwm0_b, 0),\n\tINGENIC_PIN_GROUP(\"pwm0-c\", x1830_pwm_pwm0_c, 1),\n\tINGENIC_PIN_GROUP(\"pwm1-b\", x1830_pwm_pwm1_b, 0),\n\tINGENIC_PIN_GROUP(\"pwm1-c\", x1830_pwm_pwm1_c, 1),\n\tINGENIC_PIN_GROUP(\"pwm2-c-8\", x1830_pwm_pwm2_c_8, 0),\n\tINGENIC_PIN_GROUP(\"pwm2-c-13\", x1830_pwm_pwm2_c_13, 1),\n\tINGENIC_PIN_GROUP(\"pwm3-c-9\", x1830_pwm_pwm3_c_9, 0),\n\tINGENIC_PIN_GROUP(\"pwm3-c-14\", x1830_pwm_pwm3_c_14, 1),\n\tINGENIC_PIN_GROUP(\"pwm4-c-15\", x1830_pwm_pwm4_c_15, 1),\n\tINGENIC_PIN_GROUP(\"pwm4-c-25\", x1830_pwm_pwm4_c_25, 0),\n\tINGENIC_PIN_GROUP(\"pwm5-c-16\", x1830_pwm_pwm5_c_16, 1),\n\tINGENIC_PIN_GROUP(\"pwm5-c-26\", x1830_pwm_pwm5_c_26, 0),\n\tINGENIC_PIN_GROUP(\"pwm6-c-17\", x1830_pwm_pwm6_c_17, 1),\n\tINGENIC_PIN_GROUP(\"pwm6-c-27\", x1830_pwm_pwm6_c_27, 0),\n\tINGENIC_PIN_GROUP(\"pwm7-c-18\", x1830_pwm_pwm7_c_18, 1),\n\tINGENIC_PIN_GROUP(\"pwm7-c-28\", x1830_pwm_pwm7_c_28, 0),\n\tINGENIC_PIN_GROUP(\"mac\", x1830_mac, 0),\n};\n\nstatic const char *x1830_uart0_groups[] = { \"uart0-data\", \"uart0-hwflow\", };\nstatic const char *x1830_uart1_groups[] = { \"uart1-data\", };\nstatic const char *x1830_sfc_groups[] = { \"sfc-data\", \"sfc-clk\", \"sfc-ce\", };\nstatic const char *x1830_ssi0_groups[] = {\n\t\"ssi0-dt\", \"ssi0-dr\", \"ssi0-clk\", \"ssi0-gpc\", \"ssi0-ce0\", \"ssi0-ce1\",\n};\nstatic const char *x1830_ssi1_groups[] = {\n\t\"ssi1-dt-c\", \"ssi1-dt-d\",\n\t\"ssi1-dr-c\", \"ssi1-dr-d\",\n\t\"ssi1-clk-c\", \"ssi1-clk-d\",\n\t\"ssi1-gpc-c\", \"ssi1-gpc-d\",\n\t\"ssi1-ce0-c\", \"ssi1-ce0-d\",\n\t\"ssi1-ce1-c\", \"ssi1-ce1-d\",\n};\nstatic const char *x1830_mmc0_groups[] = { \"mmc0-1bit\", \"mmc0-4bit\", };\nstatic const char *x1830_mmc1_groups[] = { \"mmc1-1bit\", \"mmc1-4bit\", };\nstatic const char *x1830_i2c0_groups[] = { \"i2c0-data\", };\nstatic const char *x1830_i2c1_groups[] = { \"i2c1-data\", };\nstatic const char *x1830_i2c2_groups[] = { \"i2c2-data\", };\nstatic const char *x1830_i2s_groups[] = {\n\t\"i2s-data-tx\", \"i2s-data-rx\", \"i2s-clk-txrx\", \"i2s-clk-rx\", \"i2s-sysclk\",\n};\nstatic const char *x1830_dmic_groups[] = { \"dmic-if0\", \"dmic-if1\", };\nstatic const char *x1830_lcd_groups[] = {\n\t\"lcd-tft-8bit\", \"lcd-tft-24bit\", \"lcd-slcd-8bit\", \"lcd-slcd-16bit\",\n};\nstatic const char *x1830_pwm0_groups[] = { \"pwm0-b\", \"pwm0-c\", };\nstatic const char *x1830_pwm1_groups[] = { \"pwm1-b\", \"pwm1-c\", };\nstatic const char *x1830_pwm2_groups[] = { \"pwm2-c-8\", \"pwm2-c-13\", };\nstatic const char *x1830_pwm3_groups[] = { \"pwm3-c-9\", \"pwm3-c-14\", };\nstatic const char *x1830_pwm4_groups[] = { \"pwm4-c-15\", \"pwm4-c-25\", };\nstatic const char *x1830_pwm5_groups[] = { \"pwm5-c-16\", \"pwm5-c-26\", };\nstatic const char *x1830_pwm6_groups[] = { \"pwm6-c-17\", \"pwm6-c-27\", };\nstatic const char *x1830_pwm7_groups[] = { \"pwm7-c-18\", \"pwm7-c-28\", };\nstatic const char *x1830_mac_groups[] = { \"mac\", };\n\nstatic const struct function_desc x1830_functions[] = {\n\t{ \"uart0\", x1830_uart0_groups, ARRAY_SIZE(x1830_uart0_groups), },\n\t{ \"uart1\", x1830_uart1_groups, ARRAY_SIZE(x1830_uart1_groups), },\n\t{ \"sfc\", x1830_sfc_groups, ARRAY_SIZE(x1830_sfc_groups), },\n\t{ \"ssi0\", x1830_ssi0_groups, ARRAY_SIZE(x1830_ssi0_groups), },\n\t{ \"ssi1\", x1830_ssi1_groups, ARRAY_SIZE(x1830_ssi1_groups), },\n\t{ \"mmc0\", x1830_mmc0_groups, ARRAY_SIZE(x1830_mmc0_groups), },\n\t{ \"mmc1\", x1830_mmc1_groups, ARRAY_SIZE(x1830_mmc1_groups), },\n\t{ \"i2c0\", x1830_i2c0_groups, ARRAY_SIZE(x1830_i2c0_groups), },\n\t{ \"i2c1\", x1830_i2c1_groups, ARRAY_SIZE(x1830_i2c1_groups), },\n\t{ \"i2c2\", x1830_i2c2_groups, ARRAY_SIZE(x1830_i2c2_groups), },\n\t{ \"i2s\", x1830_i2s_groups, ARRAY_SIZE(x1830_i2s_groups), },\n\t{ \"dmic\", x1830_dmic_groups, ARRAY_SIZE(x1830_dmic_groups), },\n\t{ \"lcd\", x1830_lcd_groups, ARRAY_SIZE(x1830_lcd_groups), },\n\t{ \"pwm0\", x1830_pwm0_groups, ARRAY_SIZE(x1830_pwm0_groups), },\n\t{ \"pwm1\", x1830_pwm1_groups, ARRAY_SIZE(x1830_pwm1_groups), },\n\t{ \"pwm2\", x1830_pwm2_groups, ARRAY_SIZE(x1830_pwm2_groups), },\n\t{ \"pwm3\", x1830_pwm3_groups, ARRAY_SIZE(x1830_pwm3_groups), },\n\t{ \"pwm4\", x1830_pwm4_groups, ARRAY_SIZE(x1830_pwm4_groups), },\n\t{ \"pwm5\", x1830_pwm5_groups, ARRAY_SIZE(x1830_pwm4_groups), },\n\t{ \"pwm6\", x1830_pwm6_groups, ARRAY_SIZE(x1830_pwm4_groups), },\n\t{ \"pwm7\", x1830_pwm7_groups, ARRAY_SIZE(x1830_pwm4_groups), },\n\t{ \"mac\", x1830_mac_groups, ARRAY_SIZE(x1830_mac_groups), },\n};\n\nstatic const struct regmap_range x1830_access_ranges[] = {\n\tregmap_reg_range(0x0000, 0x4000 - 4),\n\tregmap_reg_range(0x7000, 0x8000 - 4),\n};\n\nstatic const struct regmap_access_table x1830_access_table = {\n\t.yes_ranges = x1830_access_ranges,\n\t.n_yes_ranges = ARRAY_SIZE(x1830_access_ranges),\n};\n\nstatic const struct ingenic_chip_info x1830_chip_info = {\n\t.num_chips = 4,\n\t.reg_offset = 0x1000,\n\t.version = ID_X1830,\n\t.groups = x1830_groups,\n\t.num_groups = ARRAY_SIZE(x1830_groups),\n\t.functions = x1830_functions,\n\t.num_functions = ARRAY_SIZE(x1830_functions),\n\t.pull_ups = x1830_pull_ups,\n\t.pull_downs = x1830_pull_downs,\n\t.access_table = &x1830_access_table,\n};\n\nstatic const u32 x2000_pull_ups[5] = {\n\t0x0003ffff, 0xffffffff, 0x1ff0ffff, 0xc7fe3f3f, 0x8fff003f,\n};\n\nstatic const u32 x2000_pull_downs[5] = {\n\t0x0003ffff, 0xffffffff, 0x1ff0ffff, 0x00000000, 0x8fff003f,\n};\n\nstatic int x2000_uart0_data_pins[] = { 0x77, 0x78, };\nstatic int x2000_uart0_hwflow_pins[] = { 0x79, 0x7a, };\nstatic int x2000_uart1_data_pins[] = { 0x57, 0x58, };\nstatic int x2000_uart1_hwflow_pins[] = { 0x55, 0x56, };\nstatic int x2000_uart2_data_pins[] = { 0x7e, 0x7f, };\nstatic int x2000_uart3_data_c_pins[] = { 0x59, 0x5a, };\nstatic int x2000_uart3_data_d_pins[] = { 0x62, 0x63, };\nstatic int x2000_uart3_hwflow_c_pins[] = { 0x5b, 0x5c, };\nstatic int x2000_uart3_hwflow_d_pins[] = { 0x60, 0x61, };\nstatic int x2000_uart4_data_a_pins[] = { 0x02, 0x03, };\nstatic int x2000_uart4_data_c_pins[] = { 0x4b, 0x4c, };\nstatic int x2000_uart4_hwflow_a_pins[] = { 0x00, 0x01, };\nstatic int x2000_uart4_hwflow_c_pins[] = { 0x49, 0x4a, };\nstatic int x2000_uart5_data_a_pins[] = { 0x04, 0x05, };\nstatic int x2000_uart5_data_c_pins[] = { 0x45, 0x46, };\nstatic int x2000_uart6_data_a_pins[] = { 0x06, 0x07, };\nstatic int x2000_uart6_data_c_pins[] = { 0x47, 0x48, };\nstatic int x2000_uart7_data_a_pins[] = { 0x08, 0x09, };\nstatic int x2000_uart7_data_c_pins[] = { 0x41, 0x42, };\nstatic int x2000_uart8_data_pins[] = { 0x3c, 0x3d, };\nstatic int x2000_uart9_data_pins[] = { 0x3e, 0x3f, };\nstatic int x2000_sfc_data_if0_d_pins[] = { 0x73, 0x74, 0x75, 0x76, };\nstatic int x2000_sfc_data_if0_e_pins[] = { 0x92, 0x93, 0x94, 0x95, };\nstatic int x2000_sfc_data_if1_pins[] = { 0x77, 0x78, 0x79, 0x7a, };\nstatic int x2000_sfc_clk_d_pins[] = { 0x71, };\nstatic int x2000_sfc_clk_e_pins[] = { 0x90, };\nstatic int x2000_sfc_ce_d_pins[] = { 0x72, };\nstatic int x2000_sfc_ce_e_pins[] = { 0x91, };\nstatic int x2000_ssi0_dt_b_pins[] = { 0x3e, };\nstatic int x2000_ssi0_dt_d_pins[] = { 0x69, };\nstatic int x2000_ssi0_dr_b_pins[] = { 0x3d, };\nstatic int x2000_ssi0_dr_d_pins[] = { 0x6a, };\nstatic int x2000_ssi0_clk_b_pins[] = { 0x3f, };\nstatic int x2000_ssi0_clk_d_pins[] = { 0x68, };\nstatic int x2000_ssi0_ce_b_pins[] = { 0x3c, };\nstatic int x2000_ssi0_ce_d_pins[] = { 0x6d, };\nstatic int x2000_ssi1_dt_c_pins[] = { 0x4b, };\nstatic int x2000_ssi1_dt_d_pins[] = { 0x72, };\nstatic int x2000_ssi1_dt_e_pins[] = { 0x91, };\nstatic int x2000_ssi1_dr_c_pins[] = { 0x4a, };\nstatic int x2000_ssi1_dr_d_pins[] = { 0x73, };\nstatic int x2000_ssi1_dr_e_pins[] = { 0x92, };\nstatic int x2000_ssi1_clk_c_pins[] = { 0x4c, };\nstatic int x2000_ssi1_clk_d_pins[] = { 0x71, };\nstatic int x2000_ssi1_clk_e_pins[] = { 0x90, };\nstatic int x2000_ssi1_ce_c_pins[] = { 0x49, };\nstatic int x2000_ssi1_ce_d_pins[] = { 0x76, };\nstatic int x2000_ssi1_ce_e_pins[] = { 0x95, };\nstatic int x2000_mmc0_1bit_pins[] = { 0x71, 0x72, 0x73, };\nstatic int x2000_mmc0_4bit_pins[] = { 0x74, 0x75, 0x75, };\nstatic int x2000_mmc0_8bit_pins[] = { 0x77, 0x78, 0x79, 0x7a, };\nstatic int x2000_mmc1_1bit_pins[] = { 0x68, 0x69, 0x6a, };\nstatic int x2000_mmc1_4bit_pins[] = { 0x6b, 0x6c, 0x6d, };\nstatic int x2000_mmc2_1bit_pins[] = { 0x80, 0x81, 0x82, };\nstatic int x2000_mmc2_4bit_pins[] = { 0x83, 0x84, 0x85, };\nstatic int x2000_emc_8bit_data_pins[] = {\n\t0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37,\n};\nstatic int x2000_emc_16bit_data_pins[] = {\n\t0x38, 0x39, 0x3a, 0x3b, 0x3c, 0x3d, 0x3e, 0x3f,\n};\nstatic int x2000_emc_addr_pins[] = {\n\t0x20, 0x21, 0x22, 0x23, 0x24, 0x25, 0x26, 0x27,\n\t0x28, 0x29, 0x2a, 0x2b, 0x2c,\n};\nstatic int x2000_emc_rd_we_pins[] = { 0x2d, 0x2e, };\nstatic int x2000_emc_wait_pins[] = { 0x2f, };\nstatic int x2000_emc_cs1_pins[] = { 0x57, };\nstatic int x2000_emc_cs2_pins[] = { 0x58, };\nstatic int x2000_i2c0_pins[] = { 0x4e, 0x4d, };\nstatic int x2000_i2c1_c_pins[] = { 0x58, 0x57, };\nstatic int x2000_i2c1_d_pins[] = { 0x6c, 0x6b, };\nstatic int x2000_i2c2_b_pins[] = { 0x37, 0x36, };\nstatic int x2000_i2c2_d_pins[] = { 0x75, 0x74, };\nstatic int x2000_i2c2_e_pins[] = { 0x94, 0x93, };\nstatic int x2000_i2c3_a_pins[] = { 0x11, 0x10, };\nstatic int x2000_i2c3_d_pins[] = { 0x7f, 0x7e, };\nstatic int x2000_i2c4_c_pins[] = { 0x5a, 0x59, };\nstatic int x2000_i2c4_d_pins[] = { 0x61, 0x60, };\nstatic int x2000_i2c5_c_pins[] = { 0x5c, 0x5b, };\nstatic int x2000_i2c5_d_pins[] = { 0x65, 0x64, };\nstatic int x2000_i2s1_data_tx_pins[] = { 0x47, };\nstatic int x2000_i2s1_data_rx_pins[] = { 0x44, };\nstatic int x2000_i2s1_clk_tx_pins[] = { 0x45, 0x46, };\nstatic int x2000_i2s1_clk_rx_pins[] = { 0x42, 0x43, };\nstatic int x2000_i2s1_sysclk_tx_pins[] = { 0x48, };\nstatic int x2000_i2s1_sysclk_rx_pins[] = { 0x41, };\nstatic int x2000_i2s2_data_rx0_pins[] = { 0x0a, };\nstatic int x2000_i2s2_data_rx1_pins[] = { 0x0b, };\nstatic int x2000_i2s2_data_rx2_pins[] = { 0x0c, };\nstatic int x2000_i2s2_data_rx3_pins[] = { 0x0d, };\nstatic int x2000_i2s2_clk_rx_pins[] = { 0x11, 0x09, };\nstatic int x2000_i2s2_sysclk_rx_pins[] = { 0x07, };\nstatic int x2000_i2s3_data_tx0_pins[] = { 0x03, };\nstatic int x2000_i2s3_data_tx1_pins[] = { 0x04, };\nstatic int x2000_i2s3_data_tx2_pins[] = { 0x05, };\nstatic int x2000_i2s3_data_tx3_pins[] = { 0x06, };\nstatic int x2000_i2s3_clk_tx_pins[] = { 0x10, 0x02, };\nstatic int x2000_i2s3_sysclk_tx_pins[] = { 0x00, };\nstatic int x2000_dmic_if0_pins[] = { 0x54, 0x55, };\nstatic int x2000_dmic_if1_pins[] = { 0x56, };\nstatic int x2000_dmic_if2_pins[] = { 0x57, };\nstatic int x2000_dmic_if3_pins[] = { 0x58, };\nstatic int x2000_cim_8bit_pins[] = {\n\t0x0e, 0x0c, 0x0d, 0x4f,\n\t0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07,\n};\nstatic int x2000_cim_12bit_pins[] = { 0x08, 0x09, 0x0a, 0x0b, };\nstatic int x2000_lcd_tft_8bit_pins[] = {\n\t0x20, 0x21, 0x22, 0x23, 0x24, 0x25, 0x26, 0x27,\n\t0x38, 0x3a, 0x39, 0x3b,\n};\nstatic int x2000_lcd_tft_16bit_pins[] = {\n\t0x28, 0x29, 0x2a, 0x2b, 0x2c, 0x2d, 0x2e, 0x2f,\n};\nstatic int x2000_lcd_tft_18bit_pins[] = {\n\t0x30, 0x31,\n};\nstatic int x2000_lcd_tft_24bit_pins[] = {\n\t0x32, 0x33, 0x34, 0x35, 0x36, 0x37,\n};\nstatic int x2000_lcd_slcd_8bit_pins[] = {\n\t0x20, 0x21, 0x22, 0x23, 0x24, 0x25, 0x26, 0x27,\n\t0x3a, 0x38, 0x3b, 0x30, 0x39,\n};\nstatic int x2000_pwm_pwm0_c_pins[] = { 0x40, };\nstatic int x2000_pwm_pwm0_d_pins[] = { 0x7e, };\nstatic int x2000_pwm_pwm1_c_pins[] = { 0x41, };\nstatic int x2000_pwm_pwm1_d_pins[] = { 0x7f, };\nstatic int x2000_pwm_pwm2_c_pins[] = { 0x42, };\nstatic int x2000_pwm_pwm2_e_pins[] = { 0x80, };\nstatic int x2000_pwm_pwm3_c_pins[] = { 0x43, };\nstatic int x2000_pwm_pwm3_e_pins[] = { 0x81, };\nstatic int x2000_pwm_pwm4_c_pins[] = { 0x44, };\nstatic int x2000_pwm_pwm4_e_pins[] = { 0x82, };\nstatic int x2000_pwm_pwm5_c_pins[] = { 0x45, };\nstatic int x2000_pwm_pwm5_e_pins[] = { 0x83, };\nstatic int x2000_pwm_pwm6_c_pins[] = { 0x46, };\nstatic int x2000_pwm_pwm6_e_pins[] = { 0x84, };\nstatic int x2000_pwm_pwm7_c_pins[] = { 0x47, };\nstatic int x2000_pwm_pwm7_e_pins[] = { 0x85, };\nstatic int x2000_pwm_pwm8_pins[] = { 0x48, };\nstatic int x2000_pwm_pwm9_pins[] = { 0x49, };\nstatic int x2000_pwm_pwm10_pins[] = { 0x4a, };\nstatic int x2000_pwm_pwm11_pins[] = { 0x4b, };\nstatic int x2000_pwm_pwm12_pins[] = { 0x4c, };\nstatic int x2000_pwm_pwm13_pins[] = { 0x4d, };\nstatic int x2000_pwm_pwm14_pins[] = { 0x4e, };\nstatic int x2000_pwm_pwm15_pins[] = { 0x4f, };\nstatic int x2000_mac0_rmii_pins[] = {\n\t0x4b, 0x47, 0x46, 0x4a, 0x43, 0x42, 0x4c, 0x4d, 0x4e, 0x41,\n};\nstatic int x2000_mac0_rgmii_pins[] = {\n\t0x4b, 0x49, 0x48, 0x47, 0x46, 0x4a, 0x45, 0x44, 0x43, 0x42,\n\t0x4c, 0x4d, 0x4f, 0x4e, 0x41,\n};\nstatic int x2000_mac1_rmii_pins[] = {\n\t0x32, 0x2d, 0x2c, 0x31, 0x29, 0x28, 0x33, 0x34, 0x35, 0x37,\n};\nstatic int x2000_mac1_rgmii_pins[] = {\n\t0x32, 0x2f, 0x2e, 0x2d, 0x2c, 0x31, 0x2b, 0x2a, 0x29, 0x28,\n\t0x33, 0x34, 0x36, 0x35, 0x37,\n};\nstatic int x2000_otg_pins[] = { 0x96, };\n\nstatic u8 x2000_cim_8bit_funcs[] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, };\n\nstatic const struct group_desc x2000_groups[] = {\n\tINGENIC_PIN_GROUP(\"uart0-data\", x2000_uart0_data, 2),\n\tINGENIC_PIN_GROUP(\"uart0-hwflow\", x2000_uart0_hwflow, 2),\n\tINGENIC_PIN_GROUP(\"uart1-data\", x2000_uart1_data, 1),\n\tINGENIC_PIN_GROUP(\"uart1-hwflow\", x2000_uart1_hwflow, 1),\n\tINGENIC_PIN_GROUP(\"uart2-data\", x2000_uart2_data, 0),\n\tINGENIC_PIN_GROUP(\"uart3-data-c\", x2000_uart3_data_c, 0),\n\tINGENIC_PIN_GROUP(\"uart3-data-d\", x2000_uart3_data_d, 1),\n\tINGENIC_PIN_GROUP(\"uart3-hwflow-c\", x2000_uart3_hwflow_c, 0),\n\tINGENIC_PIN_GROUP(\"uart3-hwflow-d\", x2000_uart3_hwflow_d, 1),\n\tINGENIC_PIN_GROUP(\"uart4-data-a\", x2000_uart4_data_a, 1),\n\tINGENIC_PIN_GROUP(\"uart4-data-c\", x2000_uart4_data_c, 3),\n\tINGENIC_PIN_GROUP(\"uart4-hwflow-a\", x2000_uart4_hwflow_a, 1),\n\tINGENIC_PIN_GROUP(\"uart4-hwflow-c\", x2000_uart4_hwflow_c, 3),\n\tINGENIC_PIN_GROUP(\"uart5-data-a\", x2000_uart5_data_a, 1),\n\tINGENIC_PIN_GROUP(\"uart5-data-c\", x2000_uart5_data_c, 3),\n\tINGENIC_PIN_GROUP(\"uart6-data-a\", x2000_uart6_data_a, 1),\n\tINGENIC_PIN_GROUP(\"uart6-data-c\", x2000_uart6_data_c, 3),\n\tINGENIC_PIN_GROUP(\"uart7-data-a\", x2000_uart7_data_a, 1),\n\tINGENIC_PIN_GROUP(\"uart7-data-c\", x2000_uart7_data_c, 3),\n\tINGENIC_PIN_GROUP(\"uart8-data\", x2000_uart8_data, 3),\n\tINGENIC_PIN_GROUP(\"uart9-data\", x2000_uart9_data, 3),\n\tINGENIC_PIN_GROUP(\"sfc-data-if0-d\", x2000_sfc_data_if0_d, 1),\n\tINGENIC_PIN_GROUP(\"sfc-data-if0-e\", x2000_sfc_data_if0_e, 0),\n\tINGENIC_PIN_GROUP(\"sfc-data-if1\", x2000_sfc_data_if1, 1),\n\tINGENIC_PIN_GROUP(\"sfc-clk-d\", x2000_sfc_clk_d, 1),\n\tINGENIC_PIN_GROUP(\"sfc-clk-e\", x2000_sfc_clk_e, 0),\n\tINGENIC_PIN_GROUP(\"sfc-ce-d\", x2000_sfc_ce_d, 1),\n\tINGENIC_PIN_GROUP(\"sfc-ce-e\", x2000_sfc_ce_e, 0),\n\tINGENIC_PIN_GROUP(\"ssi0-dt-b\", x2000_ssi0_dt_b, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-dt-d\", x2000_ssi0_dt_d, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-dr-b\", x2000_ssi0_dr_b, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-dr-d\", x2000_ssi0_dr_d, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-clk-b\", x2000_ssi0_clk_b, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-clk-d\", x2000_ssi0_clk_d, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-ce-b\", x2000_ssi0_ce_b, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-ce-d\", x2000_ssi0_ce_d, 1),\n\tINGENIC_PIN_GROUP(\"ssi1-dt-c\", x2000_ssi1_dt_c, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-dt-d\", x2000_ssi1_dt_d, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-dt-e\", x2000_ssi1_dt_e, 1),\n\tINGENIC_PIN_GROUP(\"ssi1-dr-c\", x2000_ssi1_dr_c, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-dr-d\", x2000_ssi1_dr_d, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-dr-e\", x2000_ssi1_dr_e, 1),\n\tINGENIC_PIN_GROUP(\"ssi1-clk-c\", x2000_ssi1_clk_c, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-clk-d\", x2000_ssi1_clk_d, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-clk-e\", x2000_ssi1_clk_e, 1),\n\tINGENIC_PIN_GROUP(\"ssi1-ce-c\", x2000_ssi1_ce_c, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-ce-d\", x2000_ssi1_ce_d, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-ce-e\", x2000_ssi1_ce_e, 1),\n\tINGENIC_PIN_GROUP(\"mmc0-1bit\", x2000_mmc0_1bit, 0),\n\tINGENIC_PIN_GROUP(\"mmc0-4bit\", x2000_mmc0_4bit, 0),\n\tINGENIC_PIN_GROUP(\"mmc0-8bit\", x2000_mmc0_8bit, 0),\n\tINGENIC_PIN_GROUP(\"mmc1-1bit\", x2000_mmc1_1bit, 0),\n\tINGENIC_PIN_GROUP(\"mmc1-4bit\", x2000_mmc1_4bit, 0),\n\tINGENIC_PIN_GROUP(\"mmc2-1bit\", x2000_mmc2_1bit, 0),\n\tINGENIC_PIN_GROUP(\"mmc2-4bit\", x2000_mmc2_4bit, 0),\n\tINGENIC_PIN_GROUP(\"emc-8bit-data\", x2000_emc_8bit_data, 0),\n\tINGENIC_PIN_GROUP(\"emc-16bit-data\", x2000_emc_16bit_data, 0),\n\tINGENIC_PIN_GROUP(\"emc-addr\", x2000_emc_addr, 0),\n\tINGENIC_PIN_GROUP(\"emc-rd-we\", x2000_emc_rd_we, 0),\n\tINGENIC_PIN_GROUP(\"emc-wait\", x2000_emc_wait, 0),\n\tINGENIC_PIN_GROUP(\"emc-cs1\", x2000_emc_cs1, 3),\n\tINGENIC_PIN_GROUP(\"emc-cs2\", x2000_emc_cs2, 3),\n\tINGENIC_PIN_GROUP(\"i2c0-data\", x2000_i2c0, 3),\n\tINGENIC_PIN_GROUP(\"i2c1-data-c\", x2000_i2c1_c, 2),\n\tINGENIC_PIN_GROUP(\"i2c1-data-d\", x2000_i2c1_d, 1),\n\tINGENIC_PIN_GROUP(\"i2c2-data-b\", x2000_i2c2_b, 2),\n\tINGENIC_PIN_GROUP(\"i2c2-data-d\", x2000_i2c2_d, 2),\n\tINGENIC_PIN_GROUP(\"i2c2-data-e\", x2000_i2c2_e, 1),\n\tINGENIC_PIN_GROUP(\"i2c3-data-a\", x2000_i2c3_a, 0),\n\tINGENIC_PIN_GROUP(\"i2c3-data-d\", x2000_i2c3_d, 1),\n\tINGENIC_PIN_GROUP(\"i2c4-data-c\", x2000_i2c4_c, 1),\n\tINGENIC_PIN_GROUP(\"i2c4-data-d\", x2000_i2c4_d, 2),\n\tINGENIC_PIN_GROUP(\"i2c5-data-c\", x2000_i2c5_c, 1),\n\tINGENIC_PIN_GROUP(\"i2c5-data-d\", x2000_i2c5_d, 1),\n\tINGENIC_PIN_GROUP(\"i2s1-data-tx\", x2000_i2s1_data_tx, 2),\n\tINGENIC_PIN_GROUP(\"i2s1-data-rx\", x2000_i2s1_data_rx, 2),\n\tINGENIC_PIN_GROUP(\"i2s1-clk-tx\", x2000_i2s1_clk_tx, 2),\n\tINGENIC_PIN_GROUP(\"i2s1-clk-rx\", x2000_i2s1_clk_rx, 2),\n\tINGENIC_PIN_GROUP(\"i2s1-sysclk-tx\", x2000_i2s1_sysclk_tx, 2),\n\tINGENIC_PIN_GROUP(\"i2s1-sysclk-rx\", x2000_i2s1_sysclk_rx, 2),\n\tINGENIC_PIN_GROUP(\"i2s2-data-rx0\", x2000_i2s2_data_rx0, 2),\n\tINGENIC_PIN_GROUP(\"i2s2-data-rx1\", x2000_i2s2_data_rx1, 2),\n\tINGENIC_PIN_GROUP(\"i2s2-data-rx2\", x2000_i2s2_data_rx2, 2),\n\tINGENIC_PIN_GROUP(\"i2s2-data-rx3\", x2000_i2s2_data_rx3, 2),\n\tINGENIC_PIN_GROUP(\"i2s2-clk-rx\", x2000_i2s2_clk_rx, 2),\n\tINGENIC_PIN_GROUP(\"i2s2-sysclk-rx\", x2000_i2s2_sysclk_rx, 2),\n\tINGENIC_PIN_GROUP(\"i2s3-data-tx0\", x2000_i2s3_data_tx0, 2),\n\tINGENIC_PIN_GROUP(\"i2s3-data-tx1\", x2000_i2s3_data_tx1, 2),\n\tINGENIC_PIN_GROUP(\"i2s3-data-tx2\", x2000_i2s3_data_tx2, 2),\n\tINGENIC_PIN_GROUP(\"i2s3-data-tx3\", x2000_i2s3_data_tx3, 2),\n\tINGENIC_PIN_GROUP(\"i2s3-clk-tx\", x2000_i2s3_clk_tx, 2),\n\tINGENIC_PIN_GROUP(\"i2s3-sysclk-tx\", x2000_i2s3_sysclk_tx, 2),\n\tINGENIC_PIN_GROUP(\"dmic-if0\", x2000_dmic_if0, 0),\n\tINGENIC_PIN_GROUP(\"dmic-if1\", x2000_dmic_if1, 0),\n\tINGENIC_PIN_GROUP(\"dmic-if2\", x2000_dmic_if2, 0),\n\tINGENIC_PIN_GROUP(\"dmic-if3\", x2000_dmic_if3, 0),\n\tINGENIC_PIN_GROUP_FUNCS(\"cim-data-8bit\", x2000_cim_8bit,\n\t\t\t\tx2000_cim_8bit_funcs),\n\tINGENIC_PIN_GROUP(\"cim-data-12bit\", x2000_cim_12bit, 0),\n\tINGENIC_PIN_GROUP(\"lcd-tft-8bit\", x2000_lcd_tft_8bit, 1),\n\tINGENIC_PIN_GROUP(\"lcd-tft-16bit\", x2000_lcd_tft_16bit, 1),\n\tINGENIC_PIN_GROUP(\"lcd-tft-18bit\", x2000_lcd_tft_18bit, 1),\n\tINGENIC_PIN_GROUP(\"lcd-tft-24bit\", x2000_lcd_tft_24bit, 1),\n\tINGENIC_PIN_GROUP(\"lcd-slcd-8bit\", x2000_lcd_slcd_8bit, 2),\n\tINGENIC_PIN_GROUP(\"lcd-slcd-16bit\", x2000_lcd_tft_16bit, 2),\n\tINGENIC_PIN_GROUP(\"pwm0-c\", x2000_pwm_pwm0_c, 0),\n\tINGENIC_PIN_GROUP(\"pwm0-d\", x2000_pwm_pwm0_d, 2),\n\tINGENIC_PIN_GROUP(\"pwm1-c\", x2000_pwm_pwm1_c, 0),\n\tINGENIC_PIN_GROUP(\"pwm1-d\", x2000_pwm_pwm1_d, 2),\n\tINGENIC_PIN_GROUP(\"pwm2-c\", x2000_pwm_pwm2_c, 0),\n\tINGENIC_PIN_GROUP(\"pwm2-e\", x2000_pwm_pwm2_e, 1),\n\tINGENIC_PIN_GROUP(\"pwm3-c\", x2000_pwm_pwm3_c, 0),\n\tINGENIC_PIN_GROUP(\"pwm3-e\", x2000_pwm_pwm3_e, 1),\n\tINGENIC_PIN_GROUP(\"pwm4-c\", x2000_pwm_pwm4_c, 0),\n\tINGENIC_PIN_GROUP(\"pwm4-e\", x2000_pwm_pwm4_e, 1),\n\tINGENIC_PIN_GROUP(\"pwm5-c\", x2000_pwm_pwm5_c, 0),\n\tINGENIC_PIN_GROUP(\"pwm5-e\", x2000_pwm_pwm5_e, 1),\n\tINGENIC_PIN_GROUP(\"pwm6-c\", x2000_pwm_pwm6_c, 0),\n\tINGENIC_PIN_GROUP(\"pwm6-e\", x2000_pwm_pwm6_e, 1),\n\tINGENIC_PIN_GROUP(\"pwm7-c\", x2000_pwm_pwm7_c, 0),\n\tINGENIC_PIN_GROUP(\"pwm7-e\", x2000_pwm_pwm7_e, 1),\n\tINGENIC_PIN_GROUP(\"pwm8\", x2000_pwm_pwm8, 0),\n\tINGENIC_PIN_GROUP(\"pwm9\", x2000_pwm_pwm9, 0),\n\tINGENIC_PIN_GROUP(\"pwm10\", x2000_pwm_pwm10, 0),\n\tINGENIC_PIN_GROUP(\"pwm11\", x2000_pwm_pwm11, 0),\n\tINGENIC_PIN_GROUP(\"pwm12\", x2000_pwm_pwm12, 0),\n\tINGENIC_PIN_GROUP(\"pwm13\", x2000_pwm_pwm13, 0),\n\tINGENIC_PIN_GROUP(\"pwm14\", x2000_pwm_pwm14, 0),\n\tINGENIC_PIN_GROUP(\"pwm15\", x2000_pwm_pwm15, 0),\n\tINGENIC_PIN_GROUP(\"mac0-rmii\", x2000_mac0_rmii, 1),\n\tINGENIC_PIN_GROUP(\"mac0-rgmii\", x2000_mac0_rgmii, 1),\n\tINGENIC_PIN_GROUP(\"mac1-rmii\", x2000_mac1_rmii, 3),\n\tINGENIC_PIN_GROUP(\"mac1-rgmii\", x2000_mac1_rgmii, 3),\n\tINGENIC_PIN_GROUP(\"otg-vbus\", x2000_otg, 0),\n};\n\nstatic const char *x2000_uart0_groups[] = { \"uart0-data\", \"uart0-hwflow\", };\nstatic const char *x2000_uart1_groups[] = { \"uart1-data\", \"uart1-hwflow\", };\nstatic const char *x2000_uart2_groups[] = { \"uart2-data\", };\nstatic const char *x2000_uart3_groups[] = {\n\t\"uart3-data-c\", \"uart3-data-d\", \"uart3-hwflow-c\", \"uart3-hwflow-d\",\n};\nstatic const char *x2000_uart4_groups[] = {\n\t\"uart4-data-a\", \"uart4-data-c\", \"uart4-hwflow-a\", \"uart4-hwflow-c\",\n};\nstatic const char *x2000_uart5_groups[] = { \"uart5-data-a\", \"uart5-data-c\", };\nstatic const char *x2000_uart6_groups[] = { \"uart6-data-a\", \"uart6-data-c\", };\nstatic const char *x2000_uart7_groups[] = { \"uart7-data-a\", \"uart7-data-c\", };\nstatic const char *x2000_uart8_groups[] = { \"uart8-data\", };\nstatic const char *x2000_uart9_groups[] = { \"uart9-data\", };\nstatic const char *x2000_sfc_groups[] = {\n\t\"sfc-data-if0-d\", \"sfc-data-if0-e\", \"sfc-data-if1\",\n\t\"sfc-clk-d\", \"sfc-clk-e\", \"sfc-ce-d\", \"sfc-ce-e\",\n};\nstatic const char *x2000_ssi0_groups[] = {\n\t\"ssi0-dt-b\", \"ssi0-dt-d\",\n\t\"ssi0-dr-b\", \"ssi0-dr-d\",\n\t\"ssi0-clk-b\", \"ssi0-clk-d\",\n\t\"ssi0-ce-b\", \"ssi0-ce-d\",\n};\nstatic const char *x2000_ssi1_groups[] = {\n\t\"ssi1-dt-c\", \"ssi1-dt-d\", \"ssi1-dt-e\",\n\t\"ssi1-dr-c\", \"ssi1-dr-d\", \"ssi1-dr-e\",\n\t\"ssi1-clk-c\", \"ssi1-clk-d\", \"ssi1-clk-e\",\n\t\"ssi1-ce-c\", \"ssi1-ce-d\", \"ssi1-ce-e\",\n};\nstatic const char *x2000_mmc0_groups[] = { \"mmc0-1bit\", \"mmc0-4bit\", \"mmc0-8bit\", };\nstatic const char *x2000_mmc1_groups[] = { \"mmc1-1bit\", \"mmc1-4bit\", };\nstatic const char *x2000_mmc2_groups[] = { \"mmc2-1bit\", \"mmc2-4bit\", };\nstatic const char *x2000_emc_groups[] = {\n\t\"emc-8bit-data\", \"emc-16bit-data\",\n\t\"emc-addr\", \"emc-rd-we\", \"emc-wait\",\n};\nstatic const char *x2000_cs1_groups[] = { \"emc-cs1\", };\nstatic const char *x2000_cs2_groups[] = { \"emc-cs2\", };\nstatic const char *x2000_i2c0_groups[] = { \"i2c0-data\", };\nstatic const char *x2000_i2c1_groups[] = { \"i2c1-data-c\", \"i2c1-data-d\", };\nstatic const char *x2000_i2c2_groups[] = { \"i2c2-data-b\", \"i2c2-data-d\", };\nstatic const char *x2000_i2c3_groups[] = { \"i2c3-data-a\", \"i2c3-data-d\", };\nstatic const char *x2000_i2c4_groups[] = { \"i2c4-data-c\", \"i2c4-data-d\", };\nstatic const char *x2000_i2c5_groups[] = { \"i2c5-data-c\", \"i2c5-data-d\", };\nstatic const char *x2000_i2s1_groups[] = {\n\t\"i2s1-data-tx\", \"i2s1-data-rx\",\n\t\"i2s1-clk-tx\", \"i2s1-clk-rx\",\n\t\"i2s1-sysclk-tx\", \"i2s1-sysclk-rx\",\n};\nstatic const char *x2000_i2s2_groups[] = {\n\t\"i2s2-data-rx0\", \"i2s2-data-rx1\", \"i2s2-data-rx2\", \"i2s2-data-rx3\",\n\t\"i2s2-clk-rx\", \"i2s2-sysclk-rx\",\n};\nstatic const char *x2000_i2s3_groups[] = {\n\t\"i2s3-data-tx0\", \"i2s3-data-tx1\", \"i2s3-data-tx2\", \"i2s3-data-tx3\",\n\t\"i2s3-clk-tx\", \"i2s3-sysclk-tx\",\n};\nstatic const char *x2000_dmic_groups[] = {\n\t\"dmic-if0\", \"dmic-if1\", \"dmic-if2\", \"dmic-if3\",\n};\nstatic const char *x2000_cim_groups[] = { \"cim-data-8bit\", \"cim-data-12bit\", };\nstatic const char *x2000_lcd_groups[] = {\n\t\"lcd-tft-8bit\", \"lcd-tft-16bit\", \"lcd-tft-18bit\", \"lcd-tft-24bit\",\n\t\"lcd-slcd-8bit\", \"lcd-slcd-16bit\",\n};\nstatic const char *x2000_pwm0_groups[] = { \"pwm0-c\", \"pwm0-d\", };\nstatic const char *x2000_pwm1_groups[] = { \"pwm1-c\", \"pwm1-d\", };\nstatic const char *x2000_pwm2_groups[] = { \"pwm2-c\", \"pwm2-e\", };\nstatic const char *x2000_pwm3_groups[] = { \"pwm3-c\", \"pwm3-r\", };\nstatic const char *x2000_pwm4_groups[] = { \"pwm4-c\", \"pwm4-e\", };\nstatic const char *x2000_pwm5_groups[] = { \"pwm5-c\", \"pwm5-e\", };\nstatic const char *x2000_pwm6_groups[] = { \"pwm6-c\", \"pwm6-e\", };\nstatic const char *x2000_pwm7_groups[] = { \"pwm7-c\", \"pwm7-e\", };\nstatic const char *x2000_pwm8_groups[] = { \"pwm8\", };\nstatic const char *x2000_pwm9_groups[] = { \"pwm9\", };\nstatic const char *x2000_pwm10_groups[] = { \"pwm10\", };\nstatic const char *x2000_pwm11_groups[] = { \"pwm11\", };\nstatic const char *x2000_pwm12_groups[] = { \"pwm12\", };\nstatic const char *x2000_pwm13_groups[] = { \"pwm13\", };\nstatic const char *x2000_pwm14_groups[] = { \"pwm14\", };\nstatic const char *x2000_pwm15_groups[] = { \"pwm15\", };\nstatic const char *x2000_mac0_groups[] = { \"mac0-rmii\", \"mac0-rgmii\", };\nstatic const char *x2000_mac1_groups[] = { \"mac1-rmii\", \"mac1-rgmii\", };\nstatic const char *x2000_otg_groups[] = { \"otg-vbus\", };\n\nstatic const struct function_desc x2000_functions[] = {\n\t{ \"uart0\", x2000_uart0_groups, ARRAY_SIZE(x2000_uart0_groups), },\n\t{ \"uart1\", x2000_uart1_groups, ARRAY_SIZE(x2000_uart1_groups), },\n\t{ \"uart2\", x2000_uart2_groups, ARRAY_SIZE(x2000_uart2_groups), },\n\t{ \"uart3\", x2000_uart3_groups, ARRAY_SIZE(x2000_uart3_groups), },\n\t{ \"uart4\", x2000_uart4_groups, ARRAY_SIZE(x2000_uart4_groups), },\n\t{ \"uart5\", x2000_uart5_groups, ARRAY_SIZE(x2000_uart5_groups), },\n\t{ \"uart6\", x2000_uart6_groups, ARRAY_SIZE(x2000_uart6_groups), },\n\t{ \"uart7\", x2000_uart7_groups, ARRAY_SIZE(x2000_uart7_groups), },\n\t{ \"uart8\", x2000_uart8_groups, ARRAY_SIZE(x2000_uart8_groups), },\n\t{ \"uart9\", x2000_uart9_groups, ARRAY_SIZE(x2000_uart9_groups), },\n\t{ \"sfc\", x2000_sfc_groups, ARRAY_SIZE(x2000_sfc_groups), },\n\t{ \"ssi0\", x2000_ssi0_groups, ARRAY_SIZE(x2000_ssi0_groups), },\n\t{ \"ssi1\", x2000_ssi1_groups, ARRAY_SIZE(x2000_ssi1_groups), },\n\t{ \"mmc0\", x2000_mmc0_groups, ARRAY_SIZE(x2000_mmc0_groups), },\n\t{ \"mmc1\", x2000_mmc1_groups, ARRAY_SIZE(x2000_mmc1_groups), },\n\t{ \"mmc2\", x2000_mmc2_groups, ARRAY_SIZE(x2000_mmc2_groups), },\n\t{ \"emc\", x2000_emc_groups, ARRAY_SIZE(x2000_emc_groups), },\n\t{ \"emc-cs1\", x2000_cs1_groups, ARRAY_SIZE(x2000_cs1_groups), },\n\t{ \"emc-cs2\", x2000_cs2_groups, ARRAY_SIZE(x2000_cs2_groups), },\n\t{ \"i2c0\", x2000_i2c0_groups, ARRAY_SIZE(x2000_i2c0_groups), },\n\t{ \"i2c1\", x2000_i2c1_groups, ARRAY_SIZE(x2000_i2c1_groups), },\n\t{ \"i2c2\", x2000_i2c2_groups, ARRAY_SIZE(x2000_i2c2_groups), },\n\t{ \"i2c3\", x2000_i2c3_groups, ARRAY_SIZE(x2000_i2c3_groups), },\n\t{ \"i2c4\", x2000_i2c4_groups, ARRAY_SIZE(x2000_i2c4_groups), },\n\t{ \"i2c5\", x2000_i2c5_groups, ARRAY_SIZE(x2000_i2c5_groups), },\n\t{ \"i2s1\", x2000_i2s1_groups, ARRAY_SIZE(x2000_i2s1_groups), },\n\t{ \"i2s2\", x2000_i2s2_groups, ARRAY_SIZE(x2000_i2s2_groups), },\n\t{ \"i2s3\", x2000_i2s3_groups, ARRAY_SIZE(x2000_i2s3_groups), },\n\t{ \"dmic\", x2000_dmic_groups, ARRAY_SIZE(x2000_dmic_groups), },\n\t{ \"cim\", x2000_cim_groups, ARRAY_SIZE(x2000_cim_groups), },\n\t{ \"lcd\", x2000_lcd_groups, ARRAY_SIZE(x2000_lcd_groups), },\n\t{ \"pwm0\", x2000_pwm0_groups, ARRAY_SIZE(x2000_pwm0_groups), },\n\t{ \"pwm1\", x2000_pwm1_groups, ARRAY_SIZE(x2000_pwm1_groups), },\n\t{ \"pwm2\", x2000_pwm2_groups, ARRAY_SIZE(x2000_pwm2_groups), },\n\t{ \"pwm3\", x2000_pwm3_groups, ARRAY_SIZE(x2000_pwm3_groups), },\n\t{ \"pwm4\", x2000_pwm4_groups, ARRAY_SIZE(x2000_pwm4_groups), },\n\t{ \"pwm5\", x2000_pwm5_groups, ARRAY_SIZE(x2000_pwm5_groups), },\n\t{ \"pwm6\", x2000_pwm6_groups, ARRAY_SIZE(x2000_pwm6_groups), },\n\t{ \"pwm7\", x2000_pwm7_groups, ARRAY_SIZE(x2000_pwm7_groups), },\n\t{ \"pwm8\", x2000_pwm8_groups, ARRAY_SIZE(x2000_pwm8_groups), },\n\t{ \"pwm9\", x2000_pwm9_groups, ARRAY_SIZE(x2000_pwm9_groups), },\n\t{ \"pwm10\", x2000_pwm10_groups, ARRAY_SIZE(x2000_pwm10_groups), },\n\t{ \"pwm11\", x2000_pwm11_groups, ARRAY_SIZE(x2000_pwm11_groups), },\n\t{ \"pwm12\", x2000_pwm12_groups, ARRAY_SIZE(x2000_pwm12_groups), },\n\t{ \"pwm13\", x2000_pwm13_groups, ARRAY_SIZE(x2000_pwm13_groups), },\n\t{ \"pwm14\", x2000_pwm14_groups, ARRAY_SIZE(x2000_pwm14_groups), },\n\t{ \"pwm15\", x2000_pwm15_groups, ARRAY_SIZE(x2000_pwm15_groups), },\n\t{ \"mac0\", x2000_mac0_groups, ARRAY_SIZE(x2000_mac0_groups), },\n\t{ \"mac1\", x2000_mac1_groups, ARRAY_SIZE(x2000_mac1_groups), },\n\t{ \"otg\", x2000_otg_groups, ARRAY_SIZE(x2000_otg_groups), },\n};\n\nstatic const struct regmap_range x2000_access_ranges[] = {\n\tregmap_reg_range(0x000, 0x500 - 4),\n\tregmap_reg_range(0x700, 0x800 - 4),\n};\n\n \nstatic const struct regmap_access_table x2000_access_table = {\n\t.yes_ranges = x2000_access_ranges,\n\t.n_yes_ranges = ARRAY_SIZE(x2000_access_ranges),\n};\n\nstatic const struct ingenic_chip_info x2000_chip_info = {\n\t.num_chips = 5,\n\t.reg_offset = 0x100,\n\t.version = ID_X2000,\n\t.groups = x2000_groups,\n\t.num_groups = ARRAY_SIZE(x2000_groups),\n\t.functions = x2000_functions,\n\t.num_functions = ARRAY_SIZE(x2000_functions),\n\t.pull_ups = x2000_pull_ups,\n\t.pull_downs = x2000_pull_downs,\n\t.access_table = &x2000_access_table,\n};\n\nstatic const u32 x2100_pull_ups[5] = {\n\t0x0003ffff, 0xffffffff, 0x1ff0ffff, 0xc7fe3f3f, 0x0fbf003f,\n};\n\nstatic const u32 x2100_pull_downs[5] = {\n\t0x0003ffff, 0xffffffff, 0x1ff0ffff, 0x00000000, 0x0fbf003f,\n};\n\nstatic int x2100_mac_pins[] = {\n\t0x4b, 0x47, 0x46, 0x4a, 0x43, 0x42, 0x4c, 0x4d, 0x4f, 0x41,\n};\n\nstatic const struct group_desc x2100_groups[] = {\n\tINGENIC_PIN_GROUP(\"uart0-data\", x2000_uart0_data, 2),\n\tINGENIC_PIN_GROUP(\"uart0-hwflow\", x2000_uart0_hwflow, 2),\n\tINGENIC_PIN_GROUP(\"uart1-data\", x2000_uart1_data, 1),\n\tINGENIC_PIN_GROUP(\"uart1-hwflow\", x2000_uart1_hwflow, 1),\n\tINGENIC_PIN_GROUP(\"uart2-data\", x2000_uart2_data, 0),\n\tINGENIC_PIN_GROUP(\"uart3-data-c\", x2000_uart3_data_c, 0),\n\tINGENIC_PIN_GROUP(\"uart3-data-d\", x2000_uart3_data_d, 1),\n\tINGENIC_PIN_GROUP(\"uart3-hwflow-c\", x2000_uart3_hwflow_c, 0),\n\tINGENIC_PIN_GROUP(\"uart3-hwflow-d\", x2000_uart3_hwflow_d, 1),\n\tINGENIC_PIN_GROUP(\"uart4-data-a\", x2000_uart4_data_a, 1),\n\tINGENIC_PIN_GROUP(\"uart4-data-c\", x2000_uart4_data_c, 3),\n\tINGENIC_PIN_GROUP(\"uart4-hwflow-a\", x2000_uart4_hwflow_a, 1),\n\tINGENIC_PIN_GROUP(\"uart4-hwflow-c\", x2000_uart4_hwflow_c, 3),\n\tINGENIC_PIN_GROUP(\"uart5-data-a\", x2000_uart5_data_a, 1),\n\tINGENIC_PIN_GROUP(\"uart5-data-c\", x2000_uart5_data_c, 3),\n\tINGENIC_PIN_GROUP(\"uart6-data-a\", x2000_uart6_data_a, 1),\n\tINGENIC_PIN_GROUP(\"uart6-data-c\", x2000_uart6_data_c, 3),\n\tINGENIC_PIN_GROUP(\"uart7-data-a\", x2000_uart7_data_a, 1),\n\tINGENIC_PIN_GROUP(\"uart7-data-c\", x2000_uart7_data_c, 3),\n\tINGENIC_PIN_GROUP(\"uart8-data\", x2000_uart8_data, 3),\n\tINGENIC_PIN_GROUP(\"uart9-data\", x2000_uart9_data, 3),\n\tINGENIC_PIN_GROUP(\"sfc-data-if0-d\", x2000_sfc_data_if0_d, 1),\n\tINGENIC_PIN_GROUP(\"sfc-data-if0-e\", x2000_sfc_data_if0_e, 0),\n\tINGENIC_PIN_GROUP(\"sfc-data-if1\", x2000_sfc_data_if1, 1),\n\tINGENIC_PIN_GROUP(\"sfc-clk-d\", x2000_sfc_clk_d, 1),\n\tINGENIC_PIN_GROUP(\"sfc-clk-e\", x2000_sfc_clk_e, 0),\n\tINGENIC_PIN_GROUP(\"sfc-ce-d\", x2000_sfc_ce_d, 1),\n\tINGENIC_PIN_GROUP(\"sfc-ce-e\", x2000_sfc_ce_e, 0),\n\tINGENIC_PIN_GROUP(\"ssi0-dt-b\", x2000_ssi0_dt_b, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-dt-d\", x2000_ssi0_dt_d, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-dr-b\", x2000_ssi0_dr_b, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-dr-d\", x2000_ssi0_dr_d, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-clk-b\", x2000_ssi0_clk_b, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-clk-d\", x2000_ssi0_clk_d, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-ce-b\", x2000_ssi0_ce_b, 1),\n\tINGENIC_PIN_GROUP(\"ssi0-ce-d\", x2000_ssi0_ce_d, 1),\n\tINGENIC_PIN_GROUP(\"ssi1-dt-c\", x2000_ssi1_dt_c, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-dt-d\", x2000_ssi1_dt_d, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-dt-e\", x2000_ssi1_dt_e, 1),\n\tINGENIC_PIN_GROUP(\"ssi1-dr-c\", x2000_ssi1_dr_c, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-dr-d\", x2000_ssi1_dr_d, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-dr-e\", x2000_ssi1_dr_e, 1),\n\tINGENIC_PIN_GROUP(\"ssi1-clk-c\", x2000_ssi1_clk_c, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-clk-d\", x2000_ssi1_clk_d, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-clk-e\", x2000_ssi1_clk_e, 1),\n\tINGENIC_PIN_GROUP(\"ssi1-ce-c\", x2000_ssi1_ce_c, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-ce-d\", x2000_ssi1_ce_d, 2),\n\tINGENIC_PIN_GROUP(\"ssi1-ce-e\", x2000_ssi1_ce_e, 1),\n\tINGENIC_PIN_GROUP(\"mmc0-1bit\", x2000_mmc0_1bit, 0),\n\tINGENIC_PIN_GROUP(\"mmc0-4bit\", x2000_mmc0_4bit, 0),\n\tINGENIC_PIN_GROUP(\"mmc0-8bit\", x2000_mmc0_8bit, 0),\n\tINGENIC_PIN_GROUP(\"mmc1-1bit\", x2000_mmc1_1bit, 0),\n\tINGENIC_PIN_GROUP(\"mmc1-4bit\", x2000_mmc1_4bit, 0),\n\tINGENIC_PIN_GROUP(\"mmc2-1bit\", x2000_mmc2_1bit, 0),\n\tINGENIC_PIN_GROUP(\"mmc2-4bit\", x2000_mmc2_4bit, 0),\n\tINGENIC_PIN_GROUP(\"emc-8bit-data\", x2000_emc_8bit_data, 0),\n\tINGENIC_PIN_GROUP(\"emc-16bit-data\", x2000_emc_16bit_data, 0),\n\tINGENIC_PIN_GROUP(\"emc-addr\", x2000_emc_addr, 0),\n\tINGENIC_PIN_GROUP(\"emc-rd-we\", x2000_emc_rd_we, 0),\n\tINGENIC_PIN_GROUP(\"emc-wait\", x2000_emc_wait, 0),\n\tINGENIC_PIN_GROUP(\"emc-cs1\", x2000_emc_cs1, 3),\n\tINGENIC_PIN_GROUP(\"emc-cs2\", x2000_emc_cs2, 3),\n\tINGENIC_PIN_GROUP(\"i2c0-data\", x2000_i2c0, 3),\n\tINGENIC_PIN_GROUP(\"i2c1-data-c\", x2000_i2c1_c, 2),\n\tINGENIC_PIN_GROUP(\"i2c1-data-d\", x2000_i2c1_d, 1),\n\tINGENIC_PIN_GROUP(\"i2c2-data-b\", x2000_i2c2_b, 2),\n\tINGENIC_PIN_GROUP(\"i2c2-data-d\", x2000_i2c2_d, 2),\n\tINGENIC_PIN_GROUP(\"i2c2-data-e\", x2000_i2c2_e, 1),\n\tINGENIC_PIN_GROUP(\"i2c3-data-a\", x2000_i2c3_a, 0),\n\tINGENIC_PIN_GROUP(\"i2c3-data-d\", x2000_i2c3_d, 1),\n\tINGENIC_PIN_GROUP(\"i2c4-data-c\", x2000_i2c4_c, 1),\n\tINGENIC_PIN_GROUP(\"i2c4-data-d\", x2000_i2c4_d, 2),\n\tINGENIC_PIN_GROUP(\"i2c5-data-c\", x2000_i2c5_c, 1),\n\tINGENIC_PIN_GROUP(\"i2c5-data-d\", x2000_i2c5_d, 1),\n\tINGENIC_PIN_GROUP(\"i2s1-data-tx\", x2000_i2s1_data_tx, 2),\n\tINGENIC_PIN_GROUP(\"i2s1-data-rx\", x2000_i2s1_data_rx, 2),\n\tINGENIC_PIN_GROUP(\"i2s1-clk-tx\", x2000_i2s1_clk_tx, 2),\n\tINGENIC_PIN_GROUP(\"i2s1-clk-rx\", x2000_i2s1_clk_rx, 2),\n\tINGENIC_PIN_GROUP(\"i2s1-sysclk-tx\", x2000_i2s1_sysclk_tx, 2),\n\tINGENIC_PIN_GROUP(\"i2s1-sysclk-rx\", x2000_i2s1_sysclk_rx, 2),\n\tINGENIC_PIN_GROUP(\"i2s2-data-rx0\", x2000_i2s2_data_rx0, 2),\n\tINGENIC_PIN_GROUP(\"i2s2-data-rx1\", x2000_i2s2_data_rx1, 2),\n\tINGENIC_PIN_GROUP(\"i2s2-data-rx2\", x2000_i2s2_data_rx2, 2),\n\tINGENIC_PIN_GROUP(\"i2s2-data-rx3\", x2000_i2s2_data_rx3, 2),\n\tINGENIC_PIN_GROUP(\"i2s2-clk-rx\", x2000_i2s2_clk_rx, 2),\n\tINGENIC_PIN_GROUP(\"i2s2-sysclk-rx\", x2000_i2s2_sysclk_rx, 2),\n\tINGENIC_PIN_GROUP(\"i2s3-data-tx0\", x2000_i2s3_data_tx0, 2),\n\tINGENIC_PIN_GROUP(\"i2s3-data-tx1\", x2000_i2s3_data_tx1, 2),\n\tINGENIC_PIN_GROUP(\"i2s3-data-tx2\", x2000_i2s3_data_tx2, 2),\n\tINGENIC_PIN_GROUP(\"i2s3-data-tx3\", x2000_i2s3_data_tx3, 2),\n\tINGENIC_PIN_GROUP(\"i2s3-clk-tx\", x2000_i2s3_clk_tx, 2),\n\tINGENIC_PIN_GROUP(\"i2s3-sysclk-tx\", x2000_i2s3_sysclk_tx, 2),\n\tINGENIC_PIN_GROUP(\"dmic-if0\", x2000_dmic_if0, 0),\n\tINGENIC_PIN_GROUP(\"dmic-if1\", x2000_dmic_if1, 0),\n\tINGENIC_PIN_GROUP(\"dmic-if2\", x2000_dmic_if2, 0),\n\tINGENIC_PIN_GROUP(\"dmic-if3\", x2000_dmic_if3, 0),\n\tINGENIC_PIN_GROUP_FUNCS(\"cim-data-8bit\", x2000_cim_8bit,\n\t\t\t\tx2000_cim_8bit_funcs),\n\tINGENIC_PIN_GROUP(\"cim-data-12bit\", x2000_cim_12bit, 0),\n\tINGENIC_PIN_GROUP(\"lcd-tft-8bit\", x2000_lcd_tft_8bit, 1),\n\tINGENIC_PIN_GROUP(\"lcd-tft-16bit\", x2000_lcd_tft_16bit, 1),\n\tINGENIC_PIN_GROUP(\"lcd-tft-18bit\", x2000_lcd_tft_18bit, 1),\n\tINGENIC_PIN_GROUP(\"lcd-tft-24bit\", x2000_lcd_tft_24bit, 1),\n\tINGENIC_PIN_GROUP(\"lcd-slcd-8bit\", x2000_lcd_slcd_8bit, 2),\n\tINGENIC_PIN_GROUP(\"lcd-slcd-16bit\", x2000_lcd_tft_16bit, 2),\n\tINGENIC_PIN_GROUP(\"pwm0-c\", x2000_pwm_pwm0_c, 0),\n\tINGENIC_PIN_GROUP(\"pwm0-d\", x2000_pwm_pwm0_d, 2),\n\tINGENIC_PIN_GROUP(\"pwm1-c\", x2000_pwm_pwm1_c, 0),\n\tINGENIC_PIN_GROUP(\"pwm1-d\", x2000_pwm_pwm1_d, 2),\n\tINGENIC_PIN_GROUP(\"pwm2-c\", x2000_pwm_pwm2_c, 0),\n\tINGENIC_PIN_GROUP(\"pwm2-e\", x2000_pwm_pwm2_e, 1),\n\tINGENIC_PIN_GROUP(\"pwm3-c\", x2000_pwm_pwm3_c, 0),\n\tINGENIC_PIN_GROUP(\"pwm3-e\", x2000_pwm_pwm3_e, 1),\n\tINGENIC_PIN_GROUP(\"pwm4-c\", x2000_pwm_pwm4_c, 0),\n\tINGENIC_PIN_GROUP(\"pwm4-e\", x2000_pwm_pwm4_e, 1),\n\tINGENIC_PIN_GROUP(\"pwm5-c\", x2000_pwm_pwm5_c, 0),\n\tINGENIC_PIN_GROUP(\"pwm5-e\", x2000_pwm_pwm5_e, 1),\n\tINGENIC_PIN_GROUP(\"pwm6-c\", x2000_pwm_pwm6_c, 0),\n\tINGENIC_PIN_GROUP(\"pwm6-e\", x2000_pwm_pwm6_e, 1),\n\tINGENIC_PIN_GROUP(\"pwm7-c\", x2000_pwm_pwm7_c, 0),\n\tINGENIC_PIN_GROUP(\"pwm7-e\", x2000_pwm_pwm7_e, 1),\n\tINGENIC_PIN_GROUP(\"pwm8\", x2000_pwm_pwm8, 0),\n\tINGENIC_PIN_GROUP(\"pwm9\", x2000_pwm_pwm9, 0),\n\tINGENIC_PIN_GROUP(\"pwm10\", x2000_pwm_pwm10, 0),\n\tINGENIC_PIN_GROUP(\"pwm11\", x2000_pwm_pwm11, 0),\n\tINGENIC_PIN_GROUP(\"pwm12\", x2000_pwm_pwm12, 0),\n\tINGENIC_PIN_GROUP(\"pwm13\", x2000_pwm_pwm13, 0),\n\tINGENIC_PIN_GROUP(\"pwm14\", x2000_pwm_pwm14, 0),\n\tINGENIC_PIN_GROUP(\"pwm15\", x2000_pwm_pwm15, 0),\n\tINGENIC_PIN_GROUP(\"mac\", x2100_mac, 1),\n};\n\nstatic const char *x2100_mac_groups[] = { \"mac\", };\n\nstatic const struct function_desc x2100_functions[] = {\n\t{ \"uart0\", x2000_uart0_groups, ARRAY_SIZE(x2000_uart0_groups), },\n\t{ \"uart1\", x2000_uart1_groups, ARRAY_SIZE(x2000_uart1_groups), },\n\t{ \"uart2\", x2000_uart2_groups, ARRAY_SIZE(x2000_uart2_groups), },\n\t{ \"uart3\", x2000_uart3_groups, ARRAY_SIZE(x2000_uart3_groups), },\n\t{ \"uart4\", x2000_uart4_groups, ARRAY_SIZE(x2000_uart4_groups), },\n\t{ \"uart5\", x2000_uart5_groups, ARRAY_SIZE(x2000_uart5_groups), },\n\t{ \"uart6\", x2000_uart6_groups, ARRAY_SIZE(x2000_uart6_groups), },\n\t{ \"uart7\", x2000_uart7_groups, ARRAY_SIZE(x2000_uart7_groups), },\n\t{ \"uart8\", x2000_uart8_groups, ARRAY_SIZE(x2000_uart8_groups), },\n\t{ \"uart9\", x2000_uart9_groups, ARRAY_SIZE(x2000_uart9_groups), },\n\t{ \"sfc\", x2000_sfc_groups, ARRAY_SIZE(x2000_sfc_groups), },\n\t{ \"ssi0\", x2000_ssi0_groups, ARRAY_SIZE(x2000_ssi0_groups), },\n\t{ \"ssi1\", x2000_ssi1_groups, ARRAY_SIZE(x2000_ssi1_groups), },\n\t{ \"mmc0\", x2000_mmc0_groups, ARRAY_SIZE(x2000_mmc0_groups), },\n\t{ \"mmc1\", x2000_mmc1_groups, ARRAY_SIZE(x2000_mmc1_groups), },\n\t{ \"mmc2\", x2000_mmc2_groups, ARRAY_SIZE(x2000_mmc2_groups), },\n\t{ \"emc\", x2000_emc_groups, ARRAY_SIZE(x2000_emc_groups), },\n\t{ \"emc-cs1\", x2000_cs1_groups, ARRAY_SIZE(x2000_cs1_groups), },\n\t{ \"emc-cs2\", x2000_cs2_groups, ARRAY_SIZE(x2000_cs2_groups), },\n\t{ \"i2c0\", x2000_i2c0_groups, ARRAY_SIZE(x2000_i2c0_groups), },\n\t{ \"i2c1\", x2000_i2c1_groups, ARRAY_SIZE(x2000_i2c1_groups), },\n\t{ \"i2c2\", x2000_i2c2_groups, ARRAY_SIZE(x2000_i2c2_groups), },\n\t{ \"i2c3\", x2000_i2c3_groups, ARRAY_SIZE(x2000_i2c3_groups), },\n\t{ \"i2c4\", x2000_i2c4_groups, ARRAY_SIZE(x2000_i2c4_groups), },\n\t{ \"i2c5\", x2000_i2c5_groups, ARRAY_SIZE(x2000_i2c5_groups), },\n\t{ \"i2s1\", x2000_i2s1_groups, ARRAY_SIZE(x2000_i2s1_groups), },\n\t{ \"i2s2\", x2000_i2s2_groups, ARRAY_SIZE(x2000_i2s2_groups), },\n\t{ \"i2s3\", x2000_i2s3_groups, ARRAY_SIZE(x2000_i2s3_groups), },\n\t{ \"dmic\", x2000_dmic_groups, ARRAY_SIZE(x2000_dmic_groups), },\n\t{ \"cim\", x2000_cim_groups, ARRAY_SIZE(x2000_cim_groups), },\n\t{ \"lcd\", x2000_lcd_groups, ARRAY_SIZE(x2000_lcd_groups), },\n\t{ \"pwm0\", x2000_pwm0_groups, ARRAY_SIZE(x2000_pwm0_groups), },\n\t{ \"pwm1\", x2000_pwm1_groups, ARRAY_SIZE(x2000_pwm1_groups), },\n\t{ \"pwm2\", x2000_pwm2_groups, ARRAY_SIZE(x2000_pwm2_groups), },\n\t{ \"pwm3\", x2000_pwm3_groups, ARRAY_SIZE(x2000_pwm3_groups), },\n\t{ \"pwm4\", x2000_pwm4_groups, ARRAY_SIZE(x2000_pwm4_groups), },\n\t{ \"pwm5\", x2000_pwm5_groups, ARRAY_SIZE(x2000_pwm5_groups), },\n\t{ \"pwm6\", x2000_pwm6_groups, ARRAY_SIZE(x2000_pwm6_groups), },\n\t{ \"pwm7\", x2000_pwm7_groups, ARRAY_SIZE(x2000_pwm7_groups), },\n\t{ \"pwm8\", x2000_pwm8_groups, ARRAY_SIZE(x2000_pwm8_groups), },\n\t{ \"pwm9\", x2000_pwm9_groups, ARRAY_SIZE(x2000_pwm9_groups), },\n\t{ \"pwm10\", x2000_pwm10_groups, ARRAY_SIZE(x2000_pwm10_groups), },\n\t{ \"pwm11\", x2000_pwm11_groups, ARRAY_SIZE(x2000_pwm11_groups), },\n\t{ \"pwm12\", x2000_pwm12_groups, ARRAY_SIZE(x2000_pwm12_groups), },\n\t{ \"pwm13\", x2000_pwm13_groups, ARRAY_SIZE(x2000_pwm13_groups), },\n\t{ \"pwm14\", x2000_pwm14_groups, ARRAY_SIZE(x2000_pwm14_groups), },\n\t{ \"pwm15\", x2000_pwm15_groups, ARRAY_SIZE(x2000_pwm15_groups), },\n\t{ \"mac\", x2100_mac_groups, ARRAY_SIZE(x2100_mac_groups), },\n};\n\nstatic const struct ingenic_chip_info x2100_chip_info = {\n\t.num_chips = 5,\n\t.reg_offset = 0x100,\n\t.version = ID_X2100,\n\t.groups = x2100_groups,\n\t.num_groups = ARRAY_SIZE(x2100_groups),\n\t.functions = x2100_functions,\n\t.num_functions = ARRAY_SIZE(x2100_functions),\n\t.pull_ups = x2100_pull_ups,\n\t.pull_downs = x2100_pull_downs,\n\t.access_table = &x2000_access_table,\n};\n\nstatic u32 ingenic_gpio_read_reg(struct ingenic_gpio_chip *jzgc, u8 reg)\n{\n\tunsigned int val;\n\n\tregmap_read(jzgc->jzpc->map, jzgc->reg_base + reg, &val);\n\n\treturn (u32) val;\n}\n\nstatic void ingenic_gpio_set_bit(struct ingenic_gpio_chip *jzgc,\n\t\tu8 reg, u8 offset, bool set)\n{\n\tif (!is_soc_or_above(jzgc->jzpc, ID_JZ4740)) {\n\t\tregmap_update_bits(jzgc->jzpc->map, jzgc->reg_base + reg,\n\t\t\t\tBIT(offset), set ? BIT(offset) : 0);\n\t\treturn;\n\t}\n\n\tif (set)\n\t\treg = REG_SET(reg);\n\telse\n\t\treg = REG_CLEAR(reg);\n\n\tregmap_write(jzgc->jzpc->map, jzgc->reg_base + reg, BIT(offset));\n}\n\nstatic void ingenic_gpio_shadow_set_bit(struct ingenic_gpio_chip *jzgc,\n\t\tu8 reg, u8 offset, bool set)\n{\n\tif (set)\n\t\treg = REG_SET(reg);\n\telse\n\t\treg = REG_CLEAR(reg);\n\n\tregmap_write(jzgc->jzpc->map, REG_PZ_BASE(\n\t\t\tjzgc->jzpc->info->reg_offset) + reg, BIT(offset));\n}\n\nstatic void ingenic_gpio_shadow_set_bit_load(struct ingenic_gpio_chip *jzgc)\n{\n\tregmap_write(jzgc->jzpc->map, REG_PZ_GID2LD(\n\t\t\tjzgc->jzpc->info->reg_offset),\n\t\t\tjzgc->gc.base / PINS_PER_GPIO_CHIP);\n}\n\nstatic void jz4730_gpio_set_bits(struct ingenic_gpio_chip *jzgc,\n\t\tu8 reg_upper, u8 reg_lower, u8 offset, u8 value)\n{\n\t \n\tu8 reg = offset < JZ4730_PINS_PER_PAIRED_REG ? reg_lower : reg_upper;\n\tunsigned int idx = offset % JZ4730_PINS_PER_PAIRED_REG;\n\tunsigned int mask = GENMASK(1, 0) << idx * 2;\n\n\tregmap_update_bits(jzgc->jzpc->map, jzgc->reg_base + reg, mask, value << (idx * 2));\n}\n\nstatic inline bool ingenic_gpio_get_value(struct ingenic_gpio_chip *jzgc,\n\t\t\t\t\t  u8 offset)\n{\n\tunsigned int val = ingenic_gpio_read_reg(jzgc, GPIO_PIN);\n\n\treturn !!(val & BIT(offset));\n}\n\nstatic void ingenic_gpio_set_value(struct ingenic_gpio_chip *jzgc,\n\t\t\t\t   u8 offset, int value)\n{\n\tif (is_soc_or_above(jzgc->jzpc, ID_JZ4770))\n\t\tingenic_gpio_set_bit(jzgc, JZ4770_GPIO_PAT0, offset, !!value);\n\telse if (is_soc_or_above(jzgc->jzpc, ID_JZ4740))\n\t\tingenic_gpio_set_bit(jzgc, JZ4740_GPIO_DATA, offset, !!value);\n\telse\n\t\tingenic_gpio_set_bit(jzgc, JZ4730_GPIO_DATA, offset, !!value);\n}\n\nstatic void irq_set_type(struct ingenic_gpio_chip *jzgc,\n\t\tu8 offset, unsigned int type)\n{\n\tu8 reg1, reg2;\n\tbool val1, val2, val3;\n\n\tswitch (type) {\n\tcase IRQ_TYPE_EDGE_BOTH:\n\t\tval1 = val2 = false;\n\t\tval3 = true;\n\t\tbreak;\n\tcase IRQ_TYPE_EDGE_RISING:\n\t\tval1 = val2 = true;\n\t\tval3 = false;\n\t\tbreak;\n\tcase IRQ_TYPE_EDGE_FALLING:\n\t\tval1 = val3 = false;\n\t\tval2 = true;\n\t\tbreak;\n\tcase IRQ_TYPE_LEVEL_HIGH:\n\t\tval1 = true;\n\t\tval2 = val3 = false;\n\t\tbreak;\n\tcase IRQ_TYPE_LEVEL_LOW:\n\tdefault:\n\t\tval1 = val2 = val3 = false;\n\t\tbreak;\n\t}\n\n\tif (is_soc_or_above(jzgc->jzpc, ID_JZ4770)) {\n\t\treg1 = JZ4770_GPIO_PAT1;\n\t\treg2 = JZ4770_GPIO_PAT0;\n\t} else if (is_soc_or_above(jzgc->jzpc, ID_JZ4740)) {\n\t\treg1 = JZ4740_GPIO_TRIG;\n\t\treg2 = JZ4740_GPIO_DIR;\n\t} else {\n\t\tingenic_gpio_set_bit(jzgc, JZ4730_GPIO_GPDIR, offset, false);\n\t\tjz4730_gpio_set_bits(jzgc, JZ4730_GPIO_GPIDUR,\n\t\t\t\tJZ4730_GPIO_GPIDLR, offset, (val2 << 1) | val1);\n\t\treturn;\n\t}\n\n\tif (is_soc_or_above(jzgc->jzpc, ID_X2000)) {\n\t\tingenic_gpio_shadow_set_bit(jzgc, reg2, offset, val1);\n\t\tingenic_gpio_shadow_set_bit(jzgc, reg1, offset, val2);\n\t\tingenic_gpio_shadow_set_bit_load(jzgc);\n\t\tingenic_gpio_set_bit(jzgc, X2000_GPIO_EDG, offset, val3);\n\t} else if (is_soc_or_above(jzgc->jzpc, ID_X1000)) {\n\t\tingenic_gpio_shadow_set_bit(jzgc, reg2, offset, val1);\n\t\tingenic_gpio_shadow_set_bit(jzgc, reg1, offset, val2);\n\t\tingenic_gpio_shadow_set_bit_load(jzgc);\n\t} else {\n\t\tingenic_gpio_set_bit(jzgc, reg2, offset, val1);\n\t\tingenic_gpio_set_bit(jzgc, reg1, offset, val2);\n\t}\n}\n\nstatic void ingenic_gpio_irq_mask(struct irq_data *irqd)\n{\n\tstruct gpio_chip *gc = irq_data_get_irq_chip_data(irqd);\n\tstruct ingenic_gpio_chip *jzgc = gpiochip_get_data(gc);\n\tirq_hw_number_t irq = irqd_to_hwirq(irqd);\n\n\tif (is_soc_or_above(jzgc->jzpc, ID_JZ4740))\n\t\tingenic_gpio_set_bit(jzgc, GPIO_MSK, irq, true);\n\telse\n\t\tingenic_gpio_set_bit(jzgc, JZ4730_GPIO_GPIMR, irq, true);\n}\n\nstatic void ingenic_gpio_irq_unmask(struct irq_data *irqd)\n{\n\tstruct gpio_chip *gc = irq_data_get_irq_chip_data(irqd);\n\tstruct ingenic_gpio_chip *jzgc = gpiochip_get_data(gc);\n\tirq_hw_number_t irq = irqd_to_hwirq(irqd);\n\n\tif (is_soc_or_above(jzgc->jzpc, ID_JZ4740))\n\t\tingenic_gpio_set_bit(jzgc, GPIO_MSK, irq, false);\n\telse\n\t\tingenic_gpio_set_bit(jzgc, JZ4730_GPIO_GPIMR, irq, false);\n}\n\nstatic void ingenic_gpio_irq_enable(struct irq_data *irqd)\n{\n\tstruct gpio_chip *gc = irq_data_get_irq_chip_data(irqd);\n\tstruct ingenic_gpio_chip *jzgc = gpiochip_get_data(gc);\n\tirq_hw_number_t irq = irqd_to_hwirq(irqd);\n\n\tgpiochip_enable_irq(gc, irq);\n\n\tif (is_soc_or_above(jzgc->jzpc, ID_JZ4770))\n\t\tingenic_gpio_set_bit(jzgc, JZ4770_GPIO_INT, irq, true);\n\telse if (is_soc_or_above(jzgc->jzpc, ID_JZ4740))\n\t\tingenic_gpio_set_bit(jzgc, JZ4740_GPIO_SELECT, irq, true);\n\telse\n\t\tingenic_gpio_set_bit(jzgc, JZ4730_GPIO_GPIER, irq, true);\n\n\tingenic_gpio_irq_unmask(irqd);\n}\n\nstatic void ingenic_gpio_irq_disable(struct irq_data *irqd)\n{\n\tstruct gpio_chip *gc = irq_data_get_irq_chip_data(irqd);\n\tstruct ingenic_gpio_chip *jzgc = gpiochip_get_data(gc);\n\tirq_hw_number_t irq = irqd_to_hwirq(irqd);\n\n\tingenic_gpio_irq_mask(irqd);\n\n\tif (is_soc_or_above(jzgc->jzpc, ID_JZ4770))\n\t\tingenic_gpio_set_bit(jzgc, JZ4770_GPIO_INT, irq, false);\n\telse if (is_soc_or_above(jzgc->jzpc, ID_JZ4740))\n\t\tingenic_gpio_set_bit(jzgc, JZ4740_GPIO_SELECT, irq, false);\n\telse\n\t\tingenic_gpio_set_bit(jzgc, JZ4730_GPIO_GPIER, irq, false);\n\n\tgpiochip_disable_irq(gc, irq);\n}\n\nstatic void ingenic_gpio_irq_ack(struct irq_data *irqd)\n{\n\tstruct gpio_chip *gc = irq_data_get_irq_chip_data(irqd);\n\tstruct ingenic_gpio_chip *jzgc = gpiochip_get_data(gc);\n\tirq_hw_number_t irq = irqd_to_hwirq(irqd);\n\tbool high;\n\n\tif ((irqd_get_trigger_type(irqd) == IRQ_TYPE_EDGE_BOTH) &&\n\t    !is_soc_or_above(jzgc->jzpc, ID_X2000)) {\n\t\t \n\t\thigh = ingenic_gpio_get_value(jzgc, irq);\n\t\tif (high)\n\t\t\tirq_set_type(jzgc, irq, IRQ_TYPE_LEVEL_LOW);\n\t\telse\n\t\t\tirq_set_type(jzgc, irq, IRQ_TYPE_LEVEL_HIGH);\n\t}\n\n\tif (is_soc_or_above(jzgc->jzpc, ID_JZ4770))\n\t\tingenic_gpio_set_bit(jzgc, JZ4770_GPIO_FLAG, irq, false);\n\telse if (is_soc_or_above(jzgc->jzpc, ID_JZ4740))\n\t\tingenic_gpio_set_bit(jzgc, JZ4740_GPIO_DATA, irq, true);\n\telse\n\t\tingenic_gpio_set_bit(jzgc, JZ4730_GPIO_GPFR, irq, false);\n}\n\nstatic int ingenic_gpio_irq_set_type(struct irq_data *irqd, unsigned int type)\n{\n\tstruct gpio_chip *gc = irq_data_get_irq_chip_data(irqd);\n\tstruct ingenic_gpio_chip *jzgc = gpiochip_get_data(gc);\n\tirq_hw_number_t irq = irqd_to_hwirq(irqd);\n\n\tswitch (type) {\n\tcase IRQ_TYPE_EDGE_BOTH:\n\tcase IRQ_TYPE_EDGE_RISING:\n\tcase IRQ_TYPE_EDGE_FALLING:\n\t\tirq_set_handler_locked(irqd, handle_edge_irq);\n\t\tbreak;\n\tcase IRQ_TYPE_LEVEL_HIGH:\n\tcase IRQ_TYPE_LEVEL_LOW:\n\t\tirq_set_handler_locked(irqd, handle_level_irq);\n\t\tbreak;\n\tdefault:\n\t\tirq_set_handler_locked(irqd, handle_bad_irq);\n\t}\n\n\tif ((type == IRQ_TYPE_EDGE_BOTH) && !is_soc_or_above(jzgc->jzpc, ID_X2000)) {\n\t\t \n\t\tbool high = ingenic_gpio_get_value(jzgc, irq);\n\n\t\ttype = high ? IRQ_TYPE_LEVEL_LOW : IRQ_TYPE_LEVEL_HIGH;\n\t}\n\n\tirq_set_type(jzgc, irq, type);\n\treturn 0;\n}\n\nstatic int ingenic_gpio_irq_set_wake(struct irq_data *irqd, unsigned int on)\n{\n\tstruct gpio_chip *gc = irq_data_get_irq_chip_data(irqd);\n\tstruct ingenic_gpio_chip *jzgc = gpiochip_get_data(gc);\n\n\treturn irq_set_irq_wake(jzgc->irq, on);\n}\n\nstatic void ingenic_gpio_irq_handler(struct irq_desc *desc)\n{\n\tstruct gpio_chip *gc = irq_desc_get_handler_data(desc);\n\tstruct ingenic_gpio_chip *jzgc = gpiochip_get_data(gc);\n\tstruct irq_chip *irq_chip = irq_data_get_irq_chip(&desc->irq_data);\n\tunsigned long flag, i;\n\n\tchained_irq_enter(irq_chip, desc);\n\n\tif (is_soc_or_above(jzgc->jzpc, ID_JZ4770))\n\t\tflag = ingenic_gpio_read_reg(jzgc, JZ4770_GPIO_FLAG);\n\telse if (is_soc_or_above(jzgc->jzpc, ID_JZ4740))\n\t\tflag = ingenic_gpio_read_reg(jzgc, JZ4740_GPIO_FLAG);\n\telse\n\t\tflag = ingenic_gpio_read_reg(jzgc, JZ4730_GPIO_GPFR);\n\n\tfor_each_set_bit(i, &flag, 32)\n\t\tgeneric_handle_domain_irq(gc->irq.domain, i);\n\tchained_irq_exit(irq_chip, desc);\n}\n\nstatic void ingenic_gpio_set(struct gpio_chip *gc,\n\t\tunsigned int offset, int value)\n{\n\tstruct ingenic_gpio_chip *jzgc = gpiochip_get_data(gc);\n\n\tingenic_gpio_set_value(jzgc, offset, value);\n}\n\nstatic int ingenic_gpio_get(struct gpio_chip *gc, unsigned int offset)\n{\n\tstruct ingenic_gpio_chip *jzgc = gpiochip_get_data(gc);\n\n\treturn (int) ingenic_gpio_get_value(jzgc, offset);\n}\n\nstatic int ingenic_gpio_direction_input(struct gpio_chip *gc,\n\t\tunsigned int offset)\n{\n\treturn pinctrl_gpio_direction_input(gc->base + offset);\n}\n\nstatic int ingenic_gpio_direction_output(struct gpio_chip *gc,\n\t\tunsigned int offset, int value)\n{\n\tingenic_gpio_set(gc, offset, value);\n\treturn pinctrl_gpio_direction_output(gc->base + offset);\n}\n\nstatic inline void ingenic_config_pin(struct ingenic_pinctrl *jzpc,\n\t\tunsigned int pin, unsigned int reg, bool set)\n{\n\tunsigned int idx = pin % PINS_PER_GPIO_CHIP;\n\tunsigned int offt = pin / PINS_PER_GPIO_CHIP;\n\n\tif (set) {\n\t\tif (is_soc_or_above(jzpc, ID_JZ4740))\n\t\t\tregmap_write(jzpc->map, offt * jzpc->info->reg_offset +\n\t\t\t\t\tREG_SET(reg), BIT(idx));\n\t\telse\n\t\t\tregmap_set_bits(jzpc->map, offt * jzpc->info->reg_offset +\n\t\t\t\t\treg, BIT(idx));\n\t} else {\n\t\tif (is_soc_or_above(jzpc, ID_JZ4740))\n\t\t\tregmap_write(jzpc->map, offt * jzpc->info->reg_offset +\n\t\t\t\t\tREG_CLEAR(reg), BIT(idx));\n\t\telse\n\t\t\tregmap_clear_bits(jzpc->map, offt * jzpc->info->reg_offset +\n\t\t\t\t\treg, BIT(idx));\n\t}\n}\n\nstatic inline void ingenic_shadow_config_pin(struct ingenic_pinctrl *jzpc,\n\t\tunsigned int pin, u8 reg, bool set)\n{\n\tunsigned int idx = pin % PINS_PER_GPIO_CHIP;\n\n\tregmap_write(jzpc->map, REG_PZ_BASE(jzpc->info->reg_offset) +\n\t\t\t(set ? REG_SET(reg) : REG_CLEAR(reg)), BIT(idx));\n}\n\nstatic inline void ingenic_shadow_config_pin_load(struct ingenic_pinctrl *jzpc,\n\t\tunsigned int pin)\n{\n\tregmap_write(jzpc->map, REG_PZ_GID2LD(jzpc->info->reg_offset),\n\t\t\tpin / PINS_PER_GPIO_CHIP);\n}\n\nstatic inline void jz4730_config_pin_function(struct ingenic_pinctrl *jzpc,\n\t\tunsigned int pin, u8 reg_upper, u8 reg_lower, u8 value)\n{\n\t \n\tunsigned int idx = pin % JZ4730_PINS_PER_PAIRED_REG;\n\tunsigned int mask = GENMASK(1, 0) << idx * 2;\n\tunsigned int offt = pin / PINS_PER_GPIO_CHIP;\n\tu8 reg = (pin % PINS_PER_GPIO_CHIP) < JZ4730_PINS_PER_PAIRED_REG ? reg_lower : reg_upper;\n\n\tregmap_update_bits(jzpc->map, offt * jzpc->info->reg_offset + reg,\n\t\t\tmask, value << (idx * 2));\n}\n\nstatic inline bool ingenic_get_pin_config(struct ingenic_pinctrl *jzpc,\n\t\tunsigned int pin, unsigned int reg)\n{\n\tunsigned int idx = pin % PINS_PER_GPIO_CHIP;\n\tunsigned int offt = pin / PINS_PER_GPIO_CHIP;\n\tunsigned int val;\n\n\tregmap_read(jzpc->map, offt * jzpc->info->reg_offset + reg, &val);\n\n\treturn val & BIT(idx);\n}\n\nstatic int ingenic_gpio_get_direction(struct gpio_chip *gc, unsigned int offset)\n{\n\tstruct ingenic_gpio_chip *jzgc = gpiochip_get_data(gc);\n\tstruct ingenic_pinctrl *jzpc = jzgc->jzpc;\n\tunsigned int pin = gc->base + offset;\n\n\tif (is_soc_or_above(jzpc, ID_JZ4770)) {\n\t\tif (ingenic_get_pin_config(jzpc, pin, JZ4770_GPIO_INT) ||\n\t\t    ingenic_get_pin_config(jzpc, pin, JZ4770_GPIO_PAT1))\n\t\t\treturn GPIO_LINE_DIRECTION_IN;\n\t\treturn GPIO_LINE_DIRECTION_OUT;\n\t} else if (!is_soc_or_above(jzpc, ID_JZ4740)) {\n\t\tif (!ingenic_get_pin_config(jzpc, pin, JZ4730_GPIO_GPDIR))\n\t\t\treturn GPIO_LINE_DIRECTION_IN;\n\t\treturn GPIO_LINE_DIRECTION_OUT;\n\t}\n\n\tif (ingenic_get_pin_config(jzpc, pin, JZ4740_GPIO_SELECT))\n\t\treturn GPIO_LINE_DIRECTION_IN;\n\n\tif (ingenic_get_pin_config(jzpc, pin, JZ4740_GPIO_DIR))\n\t\treturn GPIO_LINE_DIRECTION_OUT;\n\n\treturn GPIO_LINE_DIRECTION_IN;\n}\n\nstatic const struct pinctrl_ops ingenic_pctlops = {\n\t.get_groups_count = pinctrl_generic_get_group_count,\n\t.get_group_name = pinctrl_generic_get_group_name,\n\t.get_group_pins = pinctrl_generic_get_group_pins,\n\t.dt_node_to_map = pinconf_generic_dt_node_to_map_all,\n\t.dt_free_map = pinconf_generic_dt_free_map,\n};\n\nstatic int ingenic_gpio_irq_request(struct irq_data *data)\n{\n\tstruct gpio_chip *gpio_chip = irq_data_get_irq_chip_data(data);\n\tirq_hw_number_t irq = irqd_to_hwirq(data);\n\tint ret;\n\n\tret = ingenic_gpio_direction_input(gpio_chip, irq);\n\tif (ret)\n\t\treturn ret;\n\n\treturn gpiochip_reqres_irq(gpio_chip, irq);\n}\n\nstatic void ingenic_gpio_irq_release(struct irq_data *data)\n{\n\tstruct gpio_chip *gpio_chip = irq_data_get_irq_chip_data(data);\n\tirq_hw_number_t irq = irqd_to_hwirq(data);\n\n\treturn gpiochip_relres_irq(gpio_chip, irq);\n}\n\nstatic void ingenic_gpio_irq_print_chip(struct irq_data *data, struct seq_file *p)\n{\n\tstruct gpio_chip *gpio_chip = irq_data_get_irq_chip_data(data);\n\n\tseq_printf(p, \"%s\", gpio_chip->label);\n}\n\nstatic const struct irq_chip ingenic_gpio_irqchip = {\n\t.irq_enable\t\t= ingenic_gpio_irq_enable,\n\t.irq_disable\t\t= ingenic_gpio_irq_disable,\n\t.irq_unmask\t\t= ingenic_gpio_irq_unmask,\n\t.irq_mask\t\t= ingenic_gpio_irq_mask,\n\t.irq_ack\t\t= ingenic_gpio_irq_ack,\n\t.irq_set_type\t\t= ingenic_gpio_irq_set_type,\n\t.irq_set_wake\t\t= ingenic_gpio_irq_set_wake,\n\t.irq_request_resources\t= ingenic_gpio_irq_request,\n\t.irq_release_resources\t= ingenic_gpio_irq_release,\n\t.irq_print_chip\t\t= ingenic_gpio_irq_print_chip,\n\t.flags\t\t\t= IRQCHIP_MASK_ON_SUSPEND | IRQCHIP_IMMUTABLE,\n};\n\nstatic int ingenic_pinmux_set_pin_fn(struct ingenic_pinctrl *jzpc,\n\t\tint pin, int func)\n{\n\tunsigned int idx = pin % PINS_PER_GPIO_CHIP;\n\tunsigned int offt = pin / PINS_PER_GPIO_CHIP;\n\n\tdev_dbg(jzpc->dev, \"set pin P%c%u to function %u\\n\",\n\t\t\t'A' + offt, idx, func);\n\n\tif (is_soc_or_above(jzpc, ID_X1000)) {\n\t\tingenic_shadow_config_pin(jzpc, pin, JZ4770_GPIO_INT, false);\n\t\tingenic_shadow_config_pin(jzpc, pin, GPIO_MSK, false);\n\t\tingenic_shadow_config_pin(jzpc, pin, JZ4770_GPIO_PAT1, func & 0x2);\n\t\tingenic_shadow_config_pin(jzpc, pin, JZ4770_GPIO_PAT0, func & 0x1);\n\t\tingenic_shadow_config_pin_load(jzpc, pin);\n\t} else if (is_soc_or_above(jzpc, ID_JZ4770)) {\n\t\tingenic_config_pin(jzpc, pin, JZ4770_GPIO_INT, false);\n\t\tingenic_config_pin(jzpc, pin, GPIO_MSK, false);\n\t\tingenic_config_pin(jzpc, pin, JZ4770_GPIO_PAT1, func & 0x2);\n\t\tingenic_config_pin(jzpc, pin, JZ4770_GPIO_PAT0, func & 0x1);\n\t} else if (is_soc_or_above(jzpc, ID_JZ4740)) {\n\t\tingenic_config_pin(jzpc, pin, JZ4740_GPIO_FUNC, true);\n\t\tingenic_config_pin(jzpc, pin, JZ4740_GPIO_TRIG, func & 0x2);\n\t\tingenic_config_pin(jzpc, pin, JZ4740_GPIO_SELECT, func & 0x1);\n\t} else {\n\t\tingenic_config_pin(jzpc, pin, JZ4730_GPIO_GPIER, false);\n\t\tjz4730_config_pin_function(jzpc, pin, JZ4730_GPIO_GPAUR, JZ4730_GPIO_GPALR, func);\n\t}\n\n\treturn 0;\n}\n\nstatic int ingenic_pinmux_set_mux(struct pinctrl_dev *pctldev,\n\t\tunsigned int selector, unsigned int group)\n{\n\tstruct ingenic_pinctrl *jzpc = pinctrl_dev_get_drvdata(pctldev);\n\tstruct function_desc *func;\n\tstruct group_desc *grp;\n\tunsigned int i;\n\tuintptr_t mode;\n\tu8 *pin_modes;\n\n\tfunc = pinmux_generic_get_function(pctldev, selector);\n\tif (!func)\n\t\treturn -EINVAL;\n\n\tgrp = pinctrl_generic_get_group(pctldev, group);\n\tif (!grp)\n\t\treturn -EINVAL;\n\n\tdev_dbg(pctldev->dev, \"enable function %s group %s\\n\",\n\t\tfunc->name, grp->name);\n\n\tmode = (uintptr_t)grp->data;\n\tif (mode <= 3) {\n\t\tfor (i = 0; i < grp->num_pins; i++)\n\t\t\tingenic_pinmux_set_pin_fn(jzpc, grp->pins[i], mode);\n\t} else {\n\t\tpin_modes = grp->data;\n\n\t\tfor (i = 0; i < grp->num_pins; i++)\n\t\t\tingenic_pinmux_set_pin_fn(jzpc, grp->pins[i], pin_modes[i]);\n\t}\n\n\treturn 0;\n}\n\nstatic int ingenic_pinmux_gpio_set_direction(struct pinctrl_dev *pctldev,\n\t\tstruct pinctrl_gpio_range *range,\n\t\tunsigned int pin, bool input)\n{\n\tstruct ingenic_pinctrl *jzpc = pinctrl_dev_get_drvdata(pctldev);\n\tunsigned int idx = pin % PINS_PER_GPIO_CHIP;\n\tunsigned int offt = pin / PINS_PER_GPIO_CHIP;\n\n\tdev_dbg(pctldev->dev, \"set pin P%c%u to %sput\\n\",\n\t\t\t'A' + offt, idx, input ? \"in\" : \"out\");\n\n\tif (is_soc_or_above(jzpc, ID_X1000)) {\n\t\tingenic_shadow_config_pin(jzpc, pin, JZ4770_GPIO_INT, false);\n\t\tingenic_shadow_config_pin(jzpc, pin, GPIO_MSK, true);\n\t\tingenic_shadow_config_pin(jzpc, pin, JZ4770_GPIO_PAT1, input);\n\t\tingenic_shadow_config_pin_load(jzpc, pin);\n\t} else if (is_soc_or_above(jzpc, ID_JZ4770)) {\n\t\tingenic_config_pin(jzpc, pin, JZ4770_GPIO_INT, false);\n\t\tingenic_config_pin(jzpc, pin, GPIO_MSK, true);\n\t\tingenic_config_pin(jzpc, pin, JZ4770_GPIO_PAT1, input);\n\t} else if (is_soc_or_above(jzpc, ID_JZ4740)) {\n\t\tingenic_config_pin(jzpc, pin, JZ4740_GPIO_SELECT, false);\n\t\tingenic_config_pin(jzpc, pin, JZ4740_GPIO_DIR, !input);\n\t\tingenic_config_pin(jzpc, pin, JZ4740_GPIO_FUNC, false);\n\t} else {\n\t\tingenic_config_pin(jzpc, pin, JZ4730_GPIO_GPIER, false);\n\t\tingenic_config_pin(jzpc, pin, JZ4730_GPIO_GPDIR, !input);\n\t\tjz4730_config_pin_function(jzpc, pin, JZ4730_GPIO_GPAUR, JZ4730_GPIO_GPALR, 0);\n\t}\n\n\treturn 0;\n}\n\nstatic const struct pinmux_ops ingenic_pmxops = {\n\t.get_functions_count = pinmux_generic_get_function_count,\n\t.get_function_name = pinmux_generic_get_function_name,\n\t.get_function_groups = pinmux_generic_get_function_groups,\n\t.set_mux = ingenic_pinmux_set_mux,\n\t.gpio_set_direction = ingenic_pinmux_gpio_set_direction,\n};\n\nstatic int ingenic_pinconf_get(struct pinctrl_dev *pctldev,\n\t\tunsigned int pin, unsigned long *config)\n{\n\tstruct ingenic_pinctrl *jzpc = pinctrl_dev_get_drvdata(pctldev);\n\tenum pin_config_param param = pinconf_to_config_param(*config);\n\tunsigned int idx = pin % PINS_PER_GPIO_CHIP;\n\tunsigned int offt = pin / PINS_PER_GPIO_CHIP;\n\tunsigned int arg = 1;\n\tunsigned int bias, reg;\n\tbool pull, pullup, pulldown;\n\n\tif (is_soc_or_above(jzpc, ID_X2000)) {\n\t\tpullup = ingenic_get_pin_config(jzpc, pin, X2000_GPIO_PEPU) &&\n\t\t\t\t!ingenic_get_pin_config(jzpc, pin, X2000_GPIO_PEPD) &&\n\t\t\t\t(jzpc->info->pull_ups[offt] & BIT(idx));\n\t\tpulldown = ingenic_get_pin_config(jzpc, pin, X2000_GPIO_PEPD) &&\n\t\t\t\t!ingenic_get_pin_config(jzpc, pin, X2000_GPIO_PEPU) &&\n\t\t\t\t(jzpc->info->pull_downs[offt] & BIT(idx));\n\n\t} else if (is_soc_or_above(jzpc, ID_X1830)) {\n\t\tunsigned int half = PINS_PER_GPIO_CHIP / 2;\n\t\tunsigned int idxh = (pin % half) * 2;\n\n\t\tif (idx < half)\n\t\t\tregmap_read(jzpc->map, offt * jzpc->info->reg_offset +\n\t\t\t\t\tX1830_GPIO_PEL, &bias);\n\t\telse\n\t\t\tregmap_read(jzpc->map, offt * jzpc->info->reg_offset +\n\t\t\t\t\tX1830_GPIO_PEH, &bias);\n\n\t\tbias = (bias >> idxh) & (GPIO_PULL_UP | GPIO_PULL_DOWN);\n\n\t\tpullup = (bias == GPIO_PULL_UP) && (jzpc->info->pull_ups[offt] & BIT(idx));\n\t\tpulldown = (bias == GPIO_PULL_DOWN) && (jzpc->info->pull_downs[offt] & BIT(idx));\n\n\t} else {\n\t\tif (is_soc_or_above(jzpc, ID_JZ4770))\n\t\t\tpull = !ingenic_get_pin_config(jzpc, pin, JZ4770_GPIO_PEN);\n\t\telse if (is_soc_or_above(jzpc, ID_JZ4740))\n\t\t\tpull = !ingenic_get_pin_config(jzpc, pin, JZ4740_GPIO_PULL_DIS);\n\t\telse\n\t\t\tpull = ingenic_get_pin_config(jzpc, pin, JZ4730_GPIO_GPPUR);\n\n\t\tpullup = pull && (jzpc->info->pull_ups[offt] & BIT(idx));\n\t\tpulldown = pull && (jzpc->info->pull_downs[offt] & BIT(idx));\n\t}\n\n\tswitch (param) {\n\tcase PIN_CONFIG_BIAS_DISABLE:\n\t\tif (pullup || pulldown)\n\t\t\treturn -EINVAL;\n\n\t\tbreak;\n\n\tcase PIN_CONFIG_BIAS_PULL_UP:\n\t\tif (!pullup)\n\t\t\treturn -EINVAL;\n\n\t\tbreak;\n\n\tcase PIN_CONFIG_BIAS_PULL_DOWN:\n\t\tif (!pulldown)\n\t\t\treturn -EINVAL;\n\n\t\tbreak;\n\n\tcase PIN_CONFIG_INPUT_SCHMITT_ENABLE:\n\t\tif (is_soc_or_above(jzpc, ID_X2000))\n\t\t\treg = X2000_GPIO_SMT;\n\t\telse if (is_soc_or_above(jzpc, ID_X1830))\n\t\t\treg = X1830_GPIO_SMT;\n\t\telse\n\t\t\treturn -EINVAL;\n\n\t\targ = !!ingenic_get_pin_config(jzpc, pin, reg);\n\t\tbreak;\n\n\tcase PIN_CONFIG_SLEW_RATE:\n\t\tif (is_soc_or_above(jzpc, ID_X2000))\n\t\t\treg = X2000_GPIO_SR;\n\t\telse if (is_soc_or_above(jzpc, ID_X1830))\n\t\t\treg = X1830_GPIO_SR;\n\t\telse\n\t\t\treturn -EINVAL;\n\n\t\targ = !!ingenic_get_pin_config(jzpc, pin, reg);\n\t\tbreak;\n\n\tdefault:\n\t\treturn -ENOTSUPP;\n\t}\n\n\t*config = pinconf_to_config_packed(param, arg);\n\treturn 0;\n}\n\nstatic void ingenic_set_bias(struct ingenic_pinctrl *jzpc,\n\t\tunsigned int pin, unsigned int bias)\n{\n\tif (is_soc_or_above(jzpc, ID_X2000)) {\n\t\tswitch (bias) {\n\t\tcase GPIO_PULL_UP:\n\t\t\tingenic_config_pin(jzpc, pin, X2000_GPIO_PEPD, false);\n\t\t\tingenic_config_pin(jzpc, pin, X2000_GPIO_PEPU, true);\n\t\t\tbreak;\n\n\t\tcase GPIO_PULL_DOWN:\n\t\t\tingenic_config_pin(jzpc, pin, X2000_GPIO_PEPU, false);\n\t\t\tingenic_config_pin(jzpc, pin, X2000_GPIO_PEPD, true);\n\t\t\tbreak;\n\n\t\tcase GPIO_PULL_DIS:\n\t\tdefault:\n\t\t\tingenic_config_pin(jzpc, pin, X2000_GPIO_PEPU, false);\n\t\t\tingenic_config_pin(jzpc, pin, X2000_GPIO_PEPD, false);\n\t\t}\n\n\t} else if (is_soc_or_above(jzpc, ID_X1830)) {\n\t\tunsigned int idx = pin % PINS_PER_GPIO_CHIP;\n\t\tunsigned int half = PINS_PER_GPIO_CHIP / 2;\n\t\tunsigned int idxh = (pin % half) * 2;\n\t\tunsigned int offt = pin / PINS_PER_GPIO_CHIP;\n\n\t\tif (idx < half) {\n\t\t\tregmap_write(jzpc->map, offt * jzpc->info->reg_offset +\n\t\t\t\t\tREG_CLEAR(X1830_GPIO_PEL), 3 << idxh);\n\t\t\tregmap_write(jzpc->map, offt * jzpc->info->reg_offset +\n\t\t\t\t\tREG_SET(X1830_GPIO_PEL), bias << idxh);\n\t\t} else {\n\t\t\tregmap_write(jzpc->map, offt * jzpc->info->reg_offset +\n\t\t\t\t\tREG_CLEAR(X1830_GPIO_PEH), 3 << idxh);\n\t\t\tregmap_write(jzpc->map, offt * jzpc->info->reg_offset +\n\t\t\t\t\tREG_SET(X1830_GPIO_PEH), bias << idxh);\n\t\t}\n\n\t} else if (is_soc_or_above(jzpc, ID_JZ4770)) {\n\t\tingenic_config_pin(jzpc, pin, JZ4770_GPIO_PEN, !bias);\n\t} else if (is_soc_or_above(jzpc, ID_JZ4740)) {\n\t\tingenic_config_pin(jzpc, pin, JZ4740_GPIO_PULL_DIS, !bias);\n\t} else {\n\t\tingenic_config_pin(jzpc, pin, JZ4730_GPIO_GPPUR, bias);\n\t}\n}\n\nstatic void ingenic_set_schmitt_trigger(struct ingenic_pinctrl *jzpc,\n\t\tunsigned int pin, bool enable)\n{\n\tif (is_soc_or_above(jzpc, ID_X2000))\n\t\tingenic_config_pin(jzpc, pin, X2000_GPIO_SMT, enable);\n\telse\n\t\tingenic_config_pin(jzpc, pin, X1830_GPIO_SMT, enable);\n}\n\nstatic void ingenic_set_output_level(struct ingenic_pinctrl *jzpc,\n\t\t\t\t     unsigned int pin, bool high)\n{\n\tif (is_soc_or_above(jzpc, ID_JZ4770))\n\t\tingenic_config_pin(jzpc, pin, JZ4770_GPIO_PAT0, high);\n\telse if (is_soc_or_above(jzpc, ID_JZ4740))\n\t\tingenic_config_pin(jzpc, pin, JZ4740_GPIO_DATA, high);\n\telse\n\t\tingenic_config_pin(jzpc, pin, JZ4730_GPIO_DATA, high);\n}\n\nstatic void ingenic_set_slew_rate(struct ingenic_pinctrl *jzpc,\n\t\tunsigned int pin, unsigned int slew)\n{\n\tif (is_soc_or_above(jzpc, ID_X2000))\n\t\tingenic_config_pin(jzpc, pin, X2000_GPIO_SR, slew);\n\telse\n\t\tingenic_config_pin(jzpc, pin, X1830_GPIO_SR, slew);\n}\n\nstatic int ingenic_pinconf_set(struct pinctrl_dev *pctldev, unsigned int pin,\n\t\tunsigned long *configs, unsigned int num_configs)\n{\n\tstruct ingenic_pinctrl *jzpc = pinctrl_dev_get_drvdata(pctldev);\n\tunsigned int idx = pin % PINS_PER_GPIO_CHIP;\n\tunsigned int offt = pin / PINS_PER_GPIO_CHIP;\n\tunsigned int cfg, arg;\n\tint ret;\n\n\tfor (cfg = 0; cfg < num_configs; cfg++) {\n\t\tswitch (pinconf_to_config_param(configs[cfg])) {\n\t\tcase PIN_CONFIG_BIAS_DISABLE:\n\t\tcase PIN_CONFIG_BIAS_PULL_UP:\n\t\tcase PIN_CONFIG_BIAS_PULL_DOWN:\n\t\tcase PIN_CONFIG_INPUT_SCHMITT_ENABLE:\n\t\tcase PIN_CONFIG_OUTPUT:\n\t\tcase PIN_CONFIG_SLEW_RATE:\n\t\t\tcontinue;\n\t\tdefault:\n\t\t\treturn -ENOTSUPP;\n\t\t}\n\t}\n\n\tfor (cfg = 0; cfg < num_configs; cfg++) {\n\t\targ = pinconf_to_config_argument(configs[cfg]);\n\n\t\tswitch (pinconf_to_config_param(configs[cfg])) {\n\t\tcase PIN_CONFIG_BIAS_DISABLE:\n\t\t\tdev_dbg(jzpc->dev, \"disable pull-over for pin P%c%u\\n\",\n\t\t\t\t\t'A' + offt, idx);\n\t\t\tingenic_set_bias(jzpc, pin, GPIO_PULL_DIS);\n\t\t\tbreak;\n\n\t\tcase PIN_CONFIG_BIAS_PULL_UP:\n\t\t\tif (!(jzpc->info->pull_ups[offt] & BIT(idx)))\n\t\t\t\treturn -EINVAL;\n\t\t\tdev_dbg(jzpc->dev, \"set pull-up for pin P%c%u\\n\",\n\t\t\t\t\t'A' + offt, idx);\n\t\t\tingenic_set_bias(jzpc, pin, GPIO_PULL_UP);\n\t\t\tbreak;\n\n\t\tcase PIN_CONFIG_BIAS_PULL_DOWN:\n\t\t\tif (!(jzpc->info->pull_downs[offt] & BIT(idx)))\n\t\t\t\treturn -EINVAL;\n\t\t\tdev_dbg(jzpc->dev, \"set pull-down for pin P%c%u\\n\",\n\t\t\t\t\t'A' + offt, idx);\n\t\t\tingenic_set_bias(jzpc, pin, GPIO_PULL_DOWN);\n\t\t\tbreak;\n\n\t\tcase PIN_CONFIG_INPUT_SCHMITT_ENABLE:\n\t\t\tif (!is_soc_or_above(jzpc, ID_X1830))\n\t\t\t\treturn -EINVAL;\n\n\t\t\tingenic_set_schmitt_trigger(jzpc, pin, arg);\n\t\t\tbreak;\n\n\t\tcase PIN_CONFIG_OUTPUT:\n\t\t\tret = pinctrl_gpio_direction_output(pin);\n\t\t\tif (ret)\n\t\t\t\treturn ret;\n\n\t\t\tingenic_set_output_level(jzpc, pin, arg);\n\t\t\tbreak;\n\n\t\tcase PIN_CONFIG_SLEW_RATE:\n\t\t\tif (!is_soc_or_above(jzpc, ID_X1830))\n\t\t\t\treturn -EINVAL;\n\n\t\t\tingenic_set_slew_rate(jzpc, pin, arg);\n\t\t\tbreak;\n\n\t\tdefault:\n\t\t\t \n\t\t\tbreak;\n\t\t}\n\t}\n\n\treturn 0;\n}\n\nstatic int ingenic_pinconf_group_get(struct pinctrl_dev *pctldev,\n\t\tunsigned int group, unsigned long *config)\n{\n\tconst unsigned int *pins;\n\tunsigned int i, npins, old = 0;\n\tint ret;\n\n\tret = pinctrl_generic_get_group_pins(pctldev, group, &pins, &npins);\n\tif (ret)\n\t\treturn ret;\n\n\tfor (i = 0; i < npins; i++) {\n\t\tif (ingenic_pinconf_get(pctldev, pins[i], config))\n\t\t\treturn -ENOTSUPP;\n\n\t\t \n\t\tif (i && (old != *config))\n\t\t\treturn -ENOTSUPP;\n\n\t\told = *config;\n\t}\n\n\treturn 0;\n}\n\nstatic int ingenic_pinconf_group_set(struct pinctrl_dev *pctldev,\n\t\tunsigned int group, unsigned long *configs,\n\t\tunsigned int num_configs)\n{\n\tconst unsigned int *pins;\n\tunsigned int i, npins;\n\tint ret;\n\n\tret = pinctrl_generic_get_group_pins(pctldev, group, &pins, &npins);\n\tif (ret)\n\t\treturn ret;\n\n\tfor (i = 0; i < npins; i++) {\n\t\tret = ingenic_pinconf_set(pctldev,\n\t\t\t\tpins[i], configs, num_configs);\n\t\tif (ret)\n\t\t\treturn ret;\n\t}\n\n\treturn 0;\n}\n\nstatic const struct pinconf_ops ingenic_confops = {\n\t.is_generic = true,\n\t.pin_config_get = ingenic_pinconf_get,\n\t.pin_config_set = ingenic_pinconf_set,\n\t.pin_config_group_get = ingenic_pinconf_group_get,\n\t.pin_config_group_set = ingenic_pinconf_group_set,\n};\n\nstatic const struct regmap_config ingenic_pinctrl_regmap_config = {\n\t.reg_bits = 32,\n\t.val_bits = 32,\n\t.reg_stride = 4,\n};\n\nstatic const struct of_device_id ingenic_gpio_of_matches[] __initconst = {\n\t{ .compatible = \"ingenic,jz4730-gpio\" },\n\t{ .compatible = \"ingenic,jz4740-gpio\" },\n\t{ .compatible = \"ingenic,jz4725b-gpio\" },\n\t{ .compatible = \"ingenic,jz4750-gpio\" },\n\t{ .compatible = \"ingenic,jz4755-gpio\" },\n\t{ .compatible = \"ingenic,jz4760-gpio\" },\n\t{ .compatible = \"ingenic,jz4770-gpio\" },\n\t{ .compatible = \"ingenic,jz4775-gpio\" },\n\t{ .compatible = \"ingenic,jz4780-gpio\" },\n\t{ .compatible = \"ingenic,x1000-gpio\" },\n\t{ .compatible = \"ingenic,x1830-gpio\" },\n\t{ .compatible = \"ingenic,x2000-gpio\" },\n\t{ .compatible = \"ingenic,x2100-gpio\" },\n\t{},\n};\n\nstatic int __init ingenic_gpio_probe(struct ingenic_pinctrl *jzpc,\n\t\t\t\t     struct fwnode_handle *fwnode)\n{\n\tstruct ingenic_gpio_chip *jzgc;\n\tstruct device *dev = jzpc->dev;\n\tstruct gpio_irq_chip *girq;\n\tunsigned int bank;\n\tint err;\n\n\terr = fwnode_property_read_u32(fwnode, \"reg\", &bank);\n\tif (err) {\n\t\tdev_err(dev, \"Cannot read \\\"reg\\\" property: %i\\n\", err);\n\t\treturn err;\n\t}\n\n\tjzgc = devm_kzalloc(dev, sizeof(*jzgc), GFP_KERNEL);\n\tif (!jzgc)\n\t\treturn -ENOMEM;\n\n\tjzgc->jzpc = jzpc;\n\tjzgc->reg_base = bank * jzpc->info->reg_offset;\n\n\tjzgc->gc.label = devm_kasprintf(dev, GFP_KERNEL, \"GPIO%c\", 'A' + bank);\n\tif (!jzgc->gc.label)\n\t\treturn -ENOMEM;\n\n\t \n\tjzgc->gc.base = bank * 32;\n\n\tjzgc->gc.ngpio = 32;\n\tjzgc->gc.parent = dev;\n\tjzgc->gc.fwnode = fwnode;\n\tjzgc->gc.owner = THIS_MODULE;\n\n\tjzgc->gc.set = ingenic_gpio_set;\n\tjzgc->gc.get = ingenic_gpio_get;\n\tjzgc->gc.direction_input = ingenic_gpio_direction_input;\n\tjzgc->gc.direction_output = ingenic_gpio_direction_output;\n\tjzgc->gc.get_direction = ingenic_gpio_get_direction;\n\tjzgc->gc.request = gpiochip_generic_request;\n\tjzgc->gc.free = gpiochip_generic_free;\n\n\terr = fwnode_irq_get(fwnode, 0);\n\tif (err < 0)\n\t\treturn err;\n\tif (!err)\n\t\treturn -EINVAL;\n\tjzgc->irq = err;\n\n\tgirq = &jzgc->gc.irq;\n\tgpio_irq_chip_set_chip(girq, &ingenic_gpio_irqchip);\n\tgirq->parent_handler = ingenic_gpio_irq_handler;\n\tgirq->num_parents = 1;\n\tgirq->parents = devm_kcalloc(dev, 1, sizeof(*girq->parents),\n\t\t\t\t     GFP_KERNEL);\n\tif (!girq->parents)\n\t\treturn -ENOMEM;\n\n\tgirq->parents[0] = jzgc->irq;\n\tgirq->default_type = IRQ_TYPE_NONE;\n\tgirq->handler = handle_level_irq;\n\n\terr = devm_gpiochip_add_data(dev, &jzgc->gc, jzgc);\n\tif (err)\n\t\treturn err;\n\n\treturn 0;\n}\n\nstatic int __init ingenic_pinctrl_probe(struct platform_device *pdev)\n{\n\tstruct device *dev = &pdev->dev;\n\tstruct ingenic_pinctrl *jzpc;\n\tstruct pinctrl_desc *pctl_desc;\n\tvoid __iomem *base;\n\tconst struct ingenic_chip_info *chip_info;\n\tstruct regmap_config regmap_config;\n\tstruct fwnode_handle *fwnode;\n\tunsigned int i;\n\tint err;\n\n\tchip_info = device_get_match_data(dev);\n\tif (!chip_info) {\n\t\tdev_err(dev, \"Unsupported SoC\\n\");\n\t\treturn -EINVAL;\n\t}\n\n\tjzpc = devm_kzalloc(dev, sizeof(*jzpc), GFP_KERNEL);\n\tif (!jzpc)\n\t\treturn -ENOMEM;\n\n\tbase = devm_platform_ioremap_resource(pdev, 0);\n\tif (IS_ERR(base))\n\t\treturn PTR_ERR(base);\n\n\tregmap_config = ingenic_pinctrl_regmap_config;\n\tif (chip_info->access_table) {\n\t\tregmap_config.rd_table = chip_info->access_table;\n\t\tregmap_config.wr_table = chip_info->access_table;\n\t} else {\n\t\tregmap_config.max_register = chip_info->num_chips * chip_info->reg_offset - 4;\n\t}\n\n\tjzpc->map = devm_regmap_init_mmio(dev, base, &regmap_config);\n\tif (IS_ERR(jzpc->map)) {\n\t\tdev_err(dev, \"Failed to create regmap\\n\");\n\t\treturn PTR_ERR(jzpc->map);\n\t}\n\n\tjzpc->dev = dev;\n\tjzpc->info = chip_info;\n\n\tpctl_desc = devm_kzalloc(&pdev->dev, sizeof(*pctl_desc), GFP_KERNEL);\n\tif (!pctl_desc)\n\t\treturn -ENOMEM;\n\n\t \n\tpctl_desc->name = dev_name(dev);\n\tpctl_desc->owner = THIS_MODULE;\n\tpctl_desc->pctlops = &ingenic_pctlops;\n\tpctl_desc->pmxops = &ingenic_pmxops;\n\tpctl_desc->confops = &ingenic_confops;\n\tpctl_desc->npins = chip_info->num_chips * PINS_PER_GPIO_CHIP;\n\tpctl_desc->pins = jzpc->pdesc = devm_kcalloc(&pdev->dev,\n\t\t\tpctl_desc->npins, sizeof(*jzpc->pdesc), GFP_KERNEL);\n\tif (!jzpc->pdesc)\n\t\treturn -ENOMEM;\n\n\tfor (i = 0; i < pctl_desc->npins; i++) {\n\t\tjzpc->pdesc[i].number = i;\n\t\tjzpc->pdesc[i].name = kasprintf(GFP_KERNEL, \"P%c%d\",\n\t\t\t\t\t\t'A' + (i / PINS_PER_GPIO_CHIP),\n\t\t\t\t\t\ti % PINS_PER_GPIO_CHIP);\n\t}\n\n\tjzpc->pctl = devm_pinctrl_register(dev, pctl_desc, jzpc);\n\tif (IS_ERR(jzpc->pctl)) {\n\t\tdev_err(dev, \"Failed to register pinctrl\\n\");\n\t\treturn PTR_ERR(jzpc->pctl);\n\t}\n\n\tfor (i = 0; i < chip_info->num_groups; i++) {\n\t\tconst struct group_desc *group = &chip_info->groups[i];\n\n\t\terr = pinctrl_generic_add_group(jzpc->pctl, group->name,\n\t\t\t\tgroup->pins, group->num_pins, group->data);\n\t\tif (err < 0) {\n\t\t\tdev_err(dev, \"Failed to register group %s\\n\",\n\t\t\t\t\tgroup->name);\n\t\t\treturn err;\n\t\t}\n\t}\n\n\tfor (i = 0; i < chip_info->num_functions; i++) {\n\t\tconst struct function_desc *func = &chip_info->functions[i];\n\n\t\terr = pinmux_generic_add_function(jzpc->pctl, func->name,\n\t\t\t\tfunc->group_names, func->num_group_names,\n\t\t\t\tfunc->data);\n\t\tif (err < 0) {\n\t\t\tdev_err(dev, \"Failed to register function %s\\n\",\n\t\t\t\t\tfunc->name);\n\t\t\treturn err;\n\t\t}\n\t}\n\n\tdev_set_drvdata(dev, jzpc->map);\n\n\tdevice_for_each_child_node(dev, fwnode) {\n\t\tif (of_match_node(ingenic_gpio_of_matches, to_of_node(fwnode))) {\n\t\t\terr = ingenic_gpio_probe(jzpc, fwnode);\n\t\t\tif (err) {\n\t\t\t\tfwnode_handle_put(fwnode);\n\t\t\t\treturn err;\n\t\t\t}\n\t\t}\n\t}\n\n\treturn 0;\n}\n\n#define IF_ENABLED(cfg, ptr)\tPTR_IF(IS_ENABLED(cfg), (ptr))\n\nstatic const struct of_device_id ingenic_pinctrl_of_matches[] = {\n\t{\n\t\t.compatible = \"ingenic,jz4730-pinctrl\",\n\t\t.data = IF_ENABLED(CONFIG_MACH_JZ4730, &jz4730_chip_info)\n\t},\n\t{\n\t\t.compatible = \"ingenic,jz4740-pinctrl\",\n\t\t.data = IF_ENABLED(CONFIG_MACH_JZ4740, &jz4740_chip_info)\n\t},\n\t{\n\t\t.compatible = \"ingenic,jz4725b-pinctrl\",\n\t\t.data = IF_ENABLED(CONFIG_MACH_JZ4725B, &jz4725b_chip_info)\n\t},\n\t{\n\t\t.compatible = \"ingenic,jz4750-pinctrl\",\n\t\t.data = IF_ENABLED(CONFIG_MACH_JZ4750, &jz4750_chip_info)\n\t},\n\t{\n\t\t.compatible = \"ingenic,jz4755-pinctrl\",\n\t\t.data = IF_ENABLED(CONFIG_MACH_JZ4755, &jz4755_chip_info)\n\t},\n\t{\n\t\t.compatible = \"ingenic,jz4760-pinctrl\",\n\t\t.data = IF_ENABLED(CONFIG_MACH_JZ4760, &jz4760_chip_info)\n\t},\n\t{\n\t\t.compatible = \"ingenic,jz4760b-pinctrl\",\n\t\t.data = IF_ENABLED(CONFIG_MACH_JZ4760, &jz4760_chip_info)\n\t},\n\t{\n\t\t.compatible = \"ingenic,jz4770-pinctrl\",\n\t\t.data = IF_ENABLED(CONFIG_MACH_JZ4770, &jz4770_chip_info)\n\t},\n\t{\n\t\t.compatible = \"ingenic,jz4775-pinctrl\",\n\t\t.data = IF_ENABLED(CONFIG_MACH_JZ4775, &jz4775_chip_info)\n\t},\n\t{\n\t\t.compatible = \"ingenic,jz4780-pinctrl\",\n\t\t.data = IF_ENABLED(CONFIG_MACH_JZ4780, &jz4780_chip_info)\n\t},\n\t{\n\t\t.compatible = \"ingenic,x1000-pinctrl\",\n\t\t.data = IF_ENABLED(CONFIG_MACH_X1000, &x1000_chip_info)\n\t},\n\t{\n\t\t.compatible = \"ingenic,x1000e-pinctrl\",\n\t\t.data = IF_ENABLED(CONFIG_MACH_X1000, &x1000_chip_info)\n\t},\n\t{\n\t\t.compatible = \"ingenic,x1500-pinctrl\",\n\t\t.data = IF_ENABLED(CONFIG_MACH_X1500, &x1500_chip_info)\n\t},\n\t{\n\t\t.compatible = \"ingenic,x1830-pinctrl\",\n\t\t.data = IF_ENABLED(CONFIG_MACH_X1830, &x1830_chip_info)\n\t},\n\t{\n\t\t.compatible = \"ingenic,x2000-pinctrl\",\n\t\t.data = IF_ENABLED(CONFIG_MACH_X2000, &x2000_chip_info)\n\t},\n\t{\n\t\t.compatible = \"ingenic,x2000e-pinctrl\",\n\t\t.data = IF_ENABLED(CONFIG_MACH_X2000, &x2000_chip_info)\n\t},\n\t{\n\t\t.compatible = \"ingenic,x2100-pinctrl\",\n\t\t.data = IF_ENABLED(CONFIG_MACH_X2100, &x2100_chip_info)\n\t},\n\t{   },\n};\n\nstatic struct platform_driver ingenic_pinctrl_driver = {\n\t.driver = {\n\t\t.name = \"pinctrl-ingenic\",\n\t\t.of_match_table = ingenic_pinctrl_of_matches,\n\t},\n};\n\nstatic int __init ingenic_pinctrl_drv_register(void)\n{\n\treturn platform_driver_probe(&ingenic_pinctrl_driver,\n\t\t\t\t     ingenic_pinctrl_probe);\n}\nsubsys_initcall(ingenic_pinctrl_drv_register);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}