0.6
2019.1
May 24 2019
15:06:07
D:/Reinstall/Eric/Logic Design Laboratory/Final_Project/Final_Project.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/Reinstall/Eric/Logic Design Laboratory/Final_Project/Final_Project.srcs/sources_1/new/main.v,1576494789,verilog,,,,baud_rate_gen;main;receiver;transmitter,,,,,,,,
