# XC7K325tå’ŒRK3568pcieé€šä¿¡

1.1. æ¦‚è¿°
æœ¬æ–‡æ¡£ï¼Œæè¿°äº†rk3568å’ŒFPGAé€šè¿‡pcie2.0é€šä¿¡çš„ç ”å‘ä½¿ç”¨è¿‡ç¨‹ï¼Œå®Œæˆfpgaç¨‹åºåŠ¨æ€å‡çº§çš„åŠŸèƒ½ï¼Œå‡çº§æ–¹å¼é‡‡ç”¨Program_Bå¤ä½ AS+spiçš„æ–¹å¼ã€‚

1.2. å‡†å¤‡å·¥ä½œ
1.2.1. ç¡¬ä»¶å¹³å°
æœ¬æ¬¡ç¡¬ä»¶å¹³å°ä¸ºç‘èŠ¯å¾®RK3568+xilinx xc7k325T äº§å“è®¾è®¡ä¹‹åˆå§‹è€ƒè™‘äº†å…¨å›½äº§çš„ä½¿ç”¨åœºæ™¯ã€‚

1.2.2. è½¯ä»¶å¹³å°
æ­å»ºé£å‡Œå¼€å‘ç¯å¢ƒï¼Œå¯ä»¥è‡ªå·±æ­å»ºä¹Ÿå¯ä»¥ç”¨å®˜æ–¹æä¾›å¥½çš„è™šæ‹Ÿæœºï¼Œæ³¨æ„ä½¿ç”¨è™šæ‹Ÿæœºæˆ–æœåŠ¡å™¨ï¼Œç”µè„‘é…ç½®å¤§äºå†…å­˜å¤§äº16G,ç¡¬ç›˜å®¹é‡å¤§äº500G
ä¸‹è½½é£å‡ŒåµŒå…¥å¼å†…æ ¸æºç ï¼Œå…ˆè¿›è¡Œå…¨ç¼–è¯‘ï¼Œéœ€è¦ç¼–è¯‘æ–‡ä»¶ç³»ç»Ÿæ—¶ï¼Œéœ€å•ç‹¬ç¼–è¯‘ï¼Œç¼–è¯‘å®Œæˆåä¼šå°†ç”Ÿæˆçš„rootfs.imgæ›¿æ¢linuxfs/rootfs.imgæ–‡ä»¶ï¼Œåç»­æ‰§è¡Œbuild.shä»ç„¶ä½¿ç”¨linuxfs/rootfs.imgæ–‡ä»¶ã€‚å…·ä½“å‚è€ƒå®˜æ–¹æŒ‡å¯¼æ–‡æ¡£é“¾æ¥æ­¤å¤„ç›®çš„æ˜¯ä¸ºäº†è·å–äº¤å‰ç¼–è¯‘å·¥å…·ï¼Œä¸ºåç»­qt/svcodeäº¤å·®ç¼–è¯‘ç¯å¢ƒæ­å»ºæä¾›åŸºç¡€ï¼Œç¼–è¯‘buildrootæ—¶é—´æ¯”è¾ƒé•¿è€å¿ƒç­‰å¾…

1.3. ä¿®æ”¹è®¾å¤‡æ ‘
è®¾å¤‡æ ‘ä¿æŒåŸçŠ¶å…¶å®å°±å¯ä»¥ æ³¨æ„spiçš„è®¾å¤‡æ ‘é…ç½®ä¸€å®šè¦å¼€å¯æ³¨æ„æœ€å¤§é¢‘ç‡å…¶é…ç½®å‚è€ƒ

ğŸ“‹
&spi0 {
	pinctrl-names = "default", "high_speed";
	pinctrl-0 = <&spi0m1_cs0 &spi0m1_pins>;
	pinctrl-1 = <&spi0m1_cs0 &spi0m1_pins_hs>;
	status = "okay";

	spi@0 {
		compatible = "rockchip,spidev";
		reg = <0>;
		spi-max-frequency = <50000000>;
	};
};

&spi2 {
	pinctrl-names = "default", "high_speed";
	pinctrl-0 = <&spi2m1_cs0 &spi2m1_cs1 &spi2m1_pins>;
	pinctrl-1 = <&spi2m1_cs0 &spi2m1_cs1 &spi2m1_pins_hs>;
	status = "okay";

	spi@0 {
		compatible = "rockchip,spidev";
		reg = <0>;
		spi-max-frequency = <50000000>;
	};

	spi@1 {
		compatible = "rockchip,spidev";
		reg = <1>;
		spi-max-frequency = <50000000>;
	};
};
1.4. å‡çº§ä»£ç 
1.4.1. hæ–‡ä»¶
1.4.1.1. fpga.hæ–‡ä»¶
ğŸ“‹
/*******************************************************************************
 * FileName:fpga.h
 * Author: dll    Date:2025-10-23
 * Description:
 *	some code copy from l.
 * History:
 *     <author>        <time>        <desc>
 *
 ******************************************************************************/
#ifndef  __MAND_MANAGE_FPGA_H
#define  __MAND_MANAGE_FPGA_H


#define  FPGA_DEVICE_NAME  "/dev/spidev2.0"
#include <stdint.h>
/* å¼•è„šå·ï¼ˆRK3568 å®æµ‹ï¼‰ */
#define FPGA_PIN_NCONFIG_GPIO   98   // GPIO3_A2  PROGRAM_B
#define FPGA_PIN_NSTATUS_GPIO   99   // GPIO3_A3  INIT_B
#define FPGA_PIN_CONF_DOWN_GPIO 97   // GPIO3_A1  DONE

#define BLOCK_SZ 1024

int  open_spi_device(int trycnt);
int open_spi_drv_file( void );
void close_spi_drv_file( void );
int config_spi_dn_fpga( void );
int write_spi_dn_fpga_data( unsigned char *txbuf,unsigned char *rxbuf, int buf_len );
int free_spi_dn_fpga( void );
int get_fpga_conf_down(int *over);
int get_fpga_nstatus(int *status);

///TOPAPI ä½¿ç”¨ç»“æ„ä½“ å’Œ å‡½æ•°å£°æ˜  //////////////////////////////
struct manageFpgaLoadReq {
	char filePath[100];     /**< FPGA åŠ è½½æ–‡ä»¶è·¯å¾„, å¿…é¡»ä¸ºå­—ç¬¦ä¸²  */
};

struct manageFpgaUpdateReq {
	char tmpFilePath[100];  /**< ç”¨ä¸´æ—¶çš„FPGAæ–‡ä»¶æ›¿æ¢FPGA code, å¿…é¡»ä¸ºå­—ç¬¦ä¸² */
};



#ifdef __cplusplus
extern "C" {
#endif

// è¿™é‡Œåªå£°æ˜C++éœ€è¦è°ƒç”¨çš„Cå‡½æ•°
int fpga_node_init(); //c++è°ƒç”¨å¤–éƒ¨æ¥å£
int test_standard_spi(void) ;

// å¦‚æœC++è¿˜éœ€è¦è°ƒç”¨å…¶ä»–Cå‡½æ•°ï¼Œå¯ä»¥åœ¨è¿™é‡Œæ·»åŠ 

#ifdef __cplusplus
}
#endif

int fpga_node_free(void);
#endif

1.4.1.2. include "lr_errors.hæ–‡ä»¶
ğŸ“‹
#ifndef LR_ERRORS_H_
#define LR_ERRORS_H_

/* å¸¸ç”¨é”™è¯¯ç ï¼Œå¯æŒ‰éœ€è¦ç»§ç»­æ‰©å…… */
#define LR_OK                0
#define LR_FAILD            -1
#define LR_ERR ioctl        -2

#endif /* LR_ERRORS_H_ */
1.4.2. .cæ–‡ä»¶
1.4.2.1. fpga.c
ğŸ“‹

/*******************************************************************************
 * FileName:fpga.c
 * Author: dll    Date:2025-10-23
 * Description:
 *	some code copy from l.
 * History:
 *     <author>        <time>        <desc>
 *
 ******************************************************************************/
#include <stdio.h>
#include <sys/types.h>
#include <sys/stat.h>
#include <fcntl.h>
#include <unistd.h>
#include <sys/time.h>
#include <string.h>
#include <errno.h>
#include <sys/ioctl.h>
#include <pthread.h>
#include <sys/prctl.h>
#include "lr_errors.h"
#include <stdlib.h>
#include <linux/spi/spidev.h>
#include "fpga.h"

#define DEFAULT_FPGA_FILE  "/root/fpga.bit"
int g_spi_drv_dbg =0;
#include "lr_errors.h"
//#include "mand.h"

static int gl_spi_fd = -1;

static int gpio_export(int pin)
{
    char buffer[64];
    int fd, len;
    
    fd = open("/sys/class/gpio/export", O_WRONLY);
    if (fd < 0) {
        printf("Failed to open GPIO export: %s\n", strerror(errno));
        return -1;
    }
    
    len = snprintf(buffer, sizeof(buffer), "%d", pin);
    write(fd, buffer, len);
    close(fd);
    
    usleep(100000); // ç­‰å¾…100msè®©ç³»ç»Ÿåˆ›å»ºGPIOæ–‡ä»¶
    return 0;
}

static int gpio_unexport(int pin)
{
    char buffer[64];
    int fd, len;
    
    fd = open("/sys/class/gpio/unexport", O_WRONLY);
    if (fd < 0) {
        printf("Failed to open GPIO unexport: %s\n", strerror(errno));
        return -1;
    }
    
    len = snprintf(buffer, sizeof(buffer), "%d", pin);
    write(fd, buffer, len);
    close(fd);
    
    return 0;
}

static int gpio_set_direction(int pin, const char *direction)
{
    char path[64];
    int fd;
    
    snprintf(path, sizeof(path), "/sys/class/gpio/gpio%d/direction", pin);
    
    // é‡è¯•å‡ æ¬¡ï¼Œå› ä¸ºGPIOå¯¼å‡ºåæ–‡ä»¶å¯èƒ½ä¸ä¼šç«‹å³åˆ›å»º
    int retries = 5;
    while (retries--) {
        fd = open(path, O_WRONLY);
        if (fd >= 0) break;
        usleep(100000); // ç­‰å¾…100ms
    }
    
    if (fd < 0) {
        printf("Failed to set GPIO%d direction: %s\n", pin, strerror(errno));
        return -1;
    }
    
    write(fd, direction, strlen(direction));
    close(fd);
    
    return 0;
}

static int gpio_set_value(int pin, int value)
{
    char path[64];
    int fd;
    
    snprintf(path, sizeof(path), "/sys/class/gpio/gpio%d/value", pin);
    fd = open(path, O_WRONLY);
    if (fd < 0) {
        printf("Failed to set GPIO%d value: %s\n", pin, strerror(errno));
        return -1;
    }
    
    write(fd, value ? "1" : "0", 1);
    close(fd);
    
    return 0;
}

static int gpio_get_value(int pin, int *value)
{
    char path[64];
    char ch;
    int fd;
    
    snprintf(path, sizeof(path), "/sys/class/gpio/gpio%d/value", pin);
    fd = open(path, O_RDONLY);
    if (fd < 0) {
        printf("Failed to get GPIO%d value: %s\n", pin, strerror(errno));
        return -1;
    }
    
    read(fd, &ch, 1);
    close(fd);
    
    *value = (ch == '1') ? 1 : 0;
    return 0;
}



/**
 * #define FPGA_PIN_NCONFIG_GPIO   98   // GPIO3_A2  PROGRAM_B
   #define FPGA_PIN_NSTATUS_GPIO   99   // GPIO3_A3  INIT_B
  #define FPGA_PIN_CONF_DOWN_GPIO 97   // GPIO3_A1  DONE
 */
static int config_gpio_for_dn_fpga( void )
{

    int value = -1;
    
    printf("Configuring GPIO for FPGA download...\n");
    
    // å¯¼å‡ºGPIOå¼•è„š
    printf("Exporting GPIO pins...\n");
    gpio_export(FPGA_PIN_CONF_DOWN_GPIO);
    gpio_export(FPGA_PIN_NSTATUS_GPIO);
    gpio_export(FPGA_PIN_NCONFIG_GPIO);
    
    // è®¾ç½®æ–¹å‘
    printf("Setting GPIO directions...\n");
    gpio_set_direction(FPGA_PIN_CONF_DOWN_GPIO, "in");
    gpio_set_direction(FPGA_PIN_NSTATUS_GPIO, "in");
    gpio_set_direction(FPGA_PIN_NCONFIG_GPIO, "out");
    usleep(1000);
    // è¯»å–åˆå§‹çŠ¶æ€
    gpio_get_value(FPGA_PIN_NSTATUS_GPIO, &value);
    printf("INIT_B-------0 %d\n", value);
    
    gpio_get_value(FPGA_PIN_CONF_DOWN_GPIO, &value);
    printf("DONE--------------: %d\n", value);
    
    // FPGAé…ç½®åºåˆ—
    printf("Starting FPGA configuration sequence...\n");
    gpio_set_value(FPGA_PIN_NCONFIG_GPIO, 0);  // æ‹‰ä½PROGRAM_B

	usleep(4000);

    // æ£€æŸ¥é…ç½®åçš„çŠ¶æ€
    gpio_get_value(FPGA_PIN_NSTATUS_GPIO, &value);
    printf( "INIT_B:--------1 %d\n", value); //INIT_B
	usleep(1000);
	gpio_set_value(FPGA_PIN_NCONFIG_GPIO, 1);  // æ‹‰é«˜PROGRAM_B
	usleep(4000); 
	    // æ£€æŸ¥é…ç½®åçš„çŠ¶æ€
    gpio_get_value(FPGA_PIN_NSTATUS_GPIO, &value);
    printf( "INIT_B:--------2 %d\n", value); //INIT_B
	usleep(1000);
	return 0 ;
}



int  open_spi_device(int trycnt)
{
	int fd;
	int docnt = trycnt;
	while(docnt--){
		fd = open( FPGA_DEVICE_NAME, O_RDWR ) ;
		if( fd < 0 ) {
			//ERROR(DEBUG_MANAGE,"open device " FPGA_DEVICE_NAME " error\n" ) ;
			usleep(50);
		}else{
			return fd;
		}
	}
	return -1;
}


int open_spi_drv_file( void )
{
	gl_spi_fd = open_spi_device(20000);

	if( gl_spi_fd < 0 ) 
		return LR_FAILD;
	else
		return LR_OK;
}

void close_spi_drv_file( void )
{
	if( gl_spi_fd > 0 ) 
	{
		close( gl_spi_fd );
		gl_spi_fd = -1;
	}
	return;
}


int config_spi_dn_fpga( void )
{
    int ret = LR_OK;
    uint8_t mode = 0;        // SPIæ¨¡å¼0
    uint8_t bits = 8;        // 8ä½æ•°æ®
    uint32_t speed = 2000000; // 10MHz
    
    if(gl_spi_fd < 0) 
        return LR_FAILD;

    printf("Configuring SPI for FPGA download...\n");


    // è®¾ç½®SPIæ¨¡å¼
    ret = ioctl(gl_spi_fd, SPI_IOC_WR_MODE, &mode);
    if(ret < 0) {
        printf("Set SPI mode failed: %s\n", strerror(errno));
        return LR_FAILD;
    }

    // è®¾ç½®æ—¶é’Ÿé¢‘ç‡
    ret = ioctl(gl_spi_fd, SPI_IOC_WR_MAX_SPEED_HZ, &speed);
    if(ret < 0) {
        printf("Set SPI speed failed: %s\n", strerror(errno));
        return LR_FAILD;
    }

    // è®¾ç½®æ¯å­—ä½æ•°
    ret = ioctl(gl_spi_fd, SPI_IOC_WR_BITS_PER_WORD, &bits);
    if(ret < 0) {
        printf("Set SPI bits per word failed: %s\n", strerror(errno));
        return LR_FAILD;
    }

    printf("SPI configured: mode=0, speed=10MHz, bits=8\n");
    return LR_OK;
}

int free_spi_dn_fpga( void )
{
    // è®¾ç½®å›è¾ƒä½çš„æ—¶é’Ÿé¢‘ç‡
    uint32_t speed = 2000000;
    ioctl(gl_spi_fd, SPI_IOC_WR_MAX_SPEED_HZ, &speed);
    
    // å–æ¶ˆå¯¼å‡ºGPIOå¼•è„š
    gpio_unexport(FPGA_PIN_CONF_DOWN_GPIO);
    gpio_unexport(FPGA_PIN_NSTATUS_GPIO);
    gpio_unexport(FPGA_PIN_NCONFIG_GPIO);
    
    return LR_OK;

}


unsigned char turnbit(unsigned char val)
{
    unsigned char tmp = 0;
    unsigned char inval = val;
    int i = 0;
    for(i = 0; i < 7; i++){
        tmp |= inval & 0x01;
        tmp = tmp << 1;
        inval = inval >> 1;
    }
    tmp |= inval & 0x01;
    return tmp;
}


int write_spi_dn_fpga_data( unsigned char *txbuf, unsigned char  *rxbuf,int buf_len )
{
    int  ret;
    unsigned char wr_buf[1024];
    
    if(buf_len > 1024) {
        printf("Buffer too large: %d bytes\n", buf_len);
        return LR_FAILD;
    }

    // // åº”ç”¨ä½åè½¬
    // for(i = 0; i < buf_len; i++) {
    //     wr_buf[i] = turnbit(buf[i]);
    // }
    
    // ä½¿ç”¨æ ‡å‡†SPIä¼ è¾“
    struct spi_ioc_transfer xfer = {
        .tx_buf = (unsigned long)txbuf,
        .rx_buf = (unsigned long)rxbuf,   // æˆ‘ä»¬åªå‘é€ï¼Œä¸æ¥æ”¶
        .len = buf_len,
        .speed_hz = 10000000, // 10MHz
        .bits_per_word = 8,
        .delay_usecs = 50,
    };

    ret = ioctl(gl_spi_fd, SPI_IOC_MESSAGE(1), &xfer);

    if(ret < 0) { 
        printf("ERROR: SPI write failed: %s\n", strerror(errno));
        return LR_FAILD;
    }

    return LR_OK;
}

// ==================== FPGAçŠ¶æ€è¯»å–å‡½æ•° ====================

int get_fpga_conf_down(int *over)
{
    int value = -1;
    gpio_get_value(FPGA_PIN_CONF_DOWN_GPIO, &value);
    *over = value;
    printf("confdown:%d==============\n", value);
    return 0;
}

int get_fpga_nstatus(int *status)
{
    int value = -1;
    gpio_get_value(FPGA_PIN_NSTATUS_GPIO, &value);
    *status = value;
    printf("nstatus:%d======================\n", value);
    return 0;
}

// ==================== æ–‡ä»¶æ“ä½œå‡½æ•° ====================

static int intf_get_file_length(const char *file, int *len)
{
    int ret;
    struct stat statbuf;
    
    ret = stat(file, &statbuf);
    if(ret == -1) {
        printf("Failed to get file stat: %s\n", strerror(errno));
        return LR_FAILD;
    }

    *len = statbuf.st_size;
    return LR_OK;
}




unsigned char rxbuf[1026];
// ==================== FPGAåŠ è½½ä¸»å‡½æ•° ====================

static int _do_fpga_load(void *param)
{
	int cnt = 0 ;
	unsigned char data_buf[BLOCK_SZ + 2];
    printf("do fpga load=============================\n");
    const char *file = (const char *)param;
    int fd_file;
    int ret, file_len;
    int over = -1;

    // æ£€æŸ¥æ–‡ä»¶æ˜¯å¦å­˜åœ¨
    if(access(file, F_OK) != 0) {
        printf("FPGA file does not exist: %s\n", file);
        return LR_FAILD;
    }
    printf("access=============================\n");

    // è·å–æ–‡ä»¶é•¿åº¦
    ret = intf_get_file_length(file, &file_len);
    if(ret != LR_OK) {
        printf("Failed to get file length\n");
        return LR_FAILD;
    }
    printf("File length: %d bytes\n", file_len);
    config_gpio_for_dn_fpga();
    // æ‰“å¼€SPIè®¾å¤‡
    ret = open_spi_drv_file();
    if(ret < 0) {
        printf("Failed to open SPI device\n");
        return LR_FAILD;
    }

    // é…ç½®SPI
    ret = config_spi_dn_fpga();
    if(ret < 0) {
        printf("Failed to configure SPI\n");
        close_spi_drv_file();
        return LR_FAILD;
    }

    // æ‰“å¼€FPGAæ¯”ç‰¹æµæ–‡ä»¶
    printf("Opening FPGA file...\n");
    fd_file = open(file, O_RDONLY);
    if(fd_file == -1) {
        printf("Failed to open FPGA file: %s\n", strerror(errno));
        close_spi_drv_file();
        return LR_FAILD;
    }

     memset(rxbuf,0xff,BLOCK_SZ);

    while( file_len > BLOCK_SZ )
    {
        ret = read( fd_file, (char *)data_buf, BLOCK_SZ);
        if( ret != BLOCK_SZ )
        {
            printf("m_file_read func ret error" ) ;
            goto over_process;

        }

        ret = write_spi_dn_fpga_data( data_buf, rxbuf,BLOCK_SZ) ;
        if( ret < 0 )
        {
			printf( "write_spi_dn_fpga_data faild" ) ;
            goto over_process;
        }
        file_len = file_len - BLOCK_SZ ;
        cnt++ ;
        if( ( cnt % 256 ) == 0 ){
            printf( ".") ;
            fflush(stdout);
        }

		if (g_spi_drv_dbg)
		{
			printf("SPI WRITE:\n  TX:  ");
			int i = 0;
			for (i = 0; i < BLOCK_SZ; i++)
			{
				printf("%02x ", rxbuf[i]);
			}
				printf("\n  RX:  ");
			for (i = 0; i < BLOCK_SZ; i++)
			{
				printf("%02x ", rxbuf[i]);
			}
				printf("\n");
		}
    }

    if( file_len > 0 )
    {
        ret = read( fd_file, (char *)data_buf, BLOCK_SZ);
        if( ret != file_len )
        {
            printf("m_file_read func ret error" ) ;
            goto over_process;
        }

        ret = write_spi_dn_fpga_data( data_buf, rxbuf,ret ) ;
        if( ret < 0 )
        {
			printf( "write_spi_dn_fpga_data faild" ) ;
            goto over_process;
        }
    }

    printf("Padding data sent\n");

    // æ£€æŸ¥é…ç½®æ˜¯å¦å®Œæˆ
    get_fpga_conf_down(&over);
    if(over != 1) {
        printf("FPGA configuration failed - DONE pin is not high\n");
        ret = LR_FAILD;
    } else {
        printf("FPGA configuration successful!\n");
        ret = LR_OK;
    }

    free_spi_dn_fpga();

over_process:
    printf("over_process:====================================\n");
    printf("FPGA load process ended with ret=%d\n", ret);
    printf("Closing SPI device and file...\n");
    
    // é‡Šæ”¾èµ„æº
    close_spi_drv_file();
    if(fd_file != -1) close(fd_file);
    
    printf("Cleanup completed\n");
    return ret;
}

// static void do_fpga_load(void * param)
// {
// 	int ret = 0;
// 	/*TODO*/
// 	prctl(PR_SET_NAME, "download_fpga");
// 	ret = _do_fpga_load(param);
// 	pthread_exit(&ret);
// }

// static int _load_fpga(char *file)
// {
// 	pthread_t thread_fpga;

// 	//	DEBUG(FUNCTION_CALL_GROUP,"");
// 	pthread_create(&thread_fpga, NULL, (void *)do_fpga_load, (void *)file);

// 	return LR_OK;
// }

// ==================== ä¸»æ¥å£å‡½æ•° ====================

static char fpgaFile[100] = {0};

int fpga_node_init()
{
    const char *filePath = "/root/fpga.bit";
    
    if(filePath == NULL)
        strcpy(fpgaFile, DEFAULT_FPGA_FILE);
    else
        strcpy(fpgaFile, filePath);

    printf("Starting FPGA configuration from: %s\n", fpgaFile);
    return _do_fpga_load((void *)fpgaFile);
}

int fpga_node_free(void)
{
    return LR_OK;
}




int test_standard_spi(void) 
{
    int fd = open("/dev/spidev2.0", O_RDWR);
    if(fd < 0) {
        perror("Open standard SPI device");
        return -1;
    }
    
    // è®¾ç½®æ ‡å‡†SPIå‚æ•°
    uint8_t mode = SPI_MODE_0;
    uint8_t bits = 8;
    uint32_t speed = 1000000;
    
    ioctl(fd, SPI_IOC_WR_MODE, &mode);
    ioctl(fd, SPI_IOC_WR_BITS_PER_WORD, &bits);
    ioctl(fd, SPI_IOC_WR_MAX_SPEED_HZ, &speed);
    
    // æµ‹è¯•ç®€å•ä¼ è¾“
    unsigned char tx[] = {0xAA, 0x55, 0x00};
    unsigned char rx[3];
    
    struct spi_ioc_transfer tr = {
        .tx_buf = (unsigned long)tx,
        .rx_buf = (unsigned long)rx,
        .len = 3,
    };
    
    int ret = ioctl(fd, SPI_IOC_MESSAGE(1), &tr);
    printf("Standard SPI test: %s\n", ret < 0 ? "FAILED" : "PASSED");
    
    close(fd);
    return ret;
}
1.4.2.2. æµ‹è¯•åŠ è½½ç¨‹åº
ğŸ“‹
    printf("FPGA Loader Test Program\n");
    
    // å…ˆæµ‹è¯•æ ‡å‡†SPI
    printf("Testing standard SPI interface...\n");
    if(test_standard_spi() == 0) {
        printf("Standard SPI test passed\n");
    } else {
        printf("Standard SPI test failed\n");
        return -1;
    }
    
    // è¿è¡ŒFPGAåŠ è½½
    printf("\nStarting FPGA loading process...\n");
    int result = fpga_node_init();
    

    return result;
1.5. æ³¨æ„äº‹é¡¹
åºå·	å†…å®¹
1	æ³¨æ„æ ¹æ®å®é™…ä½¿ç”¨æƒ…å†µåˆ†æ¸…ä½¿ç”¨çš„æ˜¯æ ‡å‡†spiè¿˜æ˜¯ä½¿ç”¨çš„è‡ªå®šä¹‰spi,åº”è¯¥æ³¨æ„spiçš„å»¶æ—¶æ—¶é—´è®¾ç½®
2	åº”è¯¥ä¸¥æ ¼éµå®ˆProgram_Bå¤ä½ AS+spi å‡çº§æ¨¡å¼ä¸‹çš„æ—¶åºé€»è¾‘æ§åˆ¶ï¼Œå½“å¯¹åº”å¼•è„šçŠ¶æ€æ­£å¸¸åï¼Œå†ä½¿èƒ½spi