<stg><name>guess_edu</name>


<trans_list>

<trans id="890" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:85  %U_KK_a_addr_5 = getelementptr [12 x float]* %U_KK_a, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="U_KK_a_addr_5"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="4">
<![CDATA[
meminst.0:86  %U_KK_a_load_4 = load float* %U_KK_a_addr_5, align 4

]]></Node>
<StgValue><ssdm name="U_KK_a_load_4"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:87  %U_KK_a_addr_6 = getelementptr [12 x float]* %U_KK_a, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="U_KK_a_addr_6"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="4">
<![CDATA[
meminst.0:88  %U_KK_a_load_5 = load float* %U_KK_a_addr_6, align 4

]]></Node>
<StgValue><ssdm name="U_KK_a_load_5"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="84" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="4">
<![CDATA[
meminst.0:86  %U_KK_a_load_4 = load float* %U_KK_a_addr_5, align 4

]]></Node>
<StgValue><ssdm name="U_KK_a_load_4"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="4">
<![CDATA[
meminst.0:88  %U_KK_a_load_5 = load float* %U_KK_a_addr_6, align 4

]]></Node>
<StgValue><ssdm name="U_KK_a_load_5"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:89  %U_KK_a_addr_7 = getelementptr [12 x float]* %U_KK_a, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="U_KK_a_addr_7"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="4">
<![CDATA[
meminst.0:90  %U_KK_a_load_6 = load float* %U_KK_a_addr_7, align 4

]]></Node>
<StgValue><ssdm name="U_KK_a_load_6"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:91  %U_KK_a_addr_8 = getelementptr [12 x float]* %U_KK_a, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="U_KK_a_addr_8"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="4">
<![CDATA[
meminst.0:92  %U_KK_a_load_7 = load float* %U_KK_a_addr_8, align 4

]]></Node>
<StgValue><ssdm name="U_KK_a_load_7"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:11  %V_Gen_a_cpy_132_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_132_rea)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_132_rea_1"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:22  %V_Gen_a_cpy_120_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_120_rea)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_120_rea_1"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:32  %V_Gen_a_cpy_108_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_108_rea)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_108_rea_1"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:41  %V_Gen_a_cpy_96_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_96_read)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_96_read_1"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:49  %V_Gen_a_cpy_84_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_84_read)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_84_read_1"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:56  %V_Gen_a_cpy_72_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_72_read)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_72_read_1"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:62  %V_Gen_a_cpy_60_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_60_read)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_60_read_1"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:67  %V_Gen_a_cpy_48_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_48_read)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_48_read_1"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:70  %V_Gen_a_cpy_37_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_37_read)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_37_read_1"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:71  %V_Gen_a_cpy_36_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_36_read)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_36_read_1"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:73  %V_Gen_a_cpy_25_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_25_read)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_25_read_1"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:74  %V_Gen_a_cpy_24_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_24_read)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_24_read_1"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:75  %V_Gen_a_cpy_13_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_13_read)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_13_read_1"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:76  %V_Gen_a_cpy_12_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_12_read)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_12_read_1"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:77  %V_Gen_a_cpy_0_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_0_read)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_0_read_1"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="4">
<![CDATA[
meminst.0:90  %U_KK_a_load_6 = load float* %U_KK_a_addr_7, align 4

]]></Node>
<StgValue><ssdm name="U_KK_a_load_6"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="4">
<![CDATA[
meminst.0:92  %U_KK_a_load_7 = load float* %U_KK_a_addr_8, align 4

]]></Node>
<StgValue><ssdm name="U_KK_a_load_7"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:93  %U_KK_a_addr_9 = getelementptr [12 x float]* %U_KK_a, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="U_KK_a_addr_9"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="4">
<![CDATA[
meminst.0:94  %U_KK_a_load_8 = load float* %U_KK_a_addr_9, align 4

]]></Node>
<StgValue><ssdm name="U_KK_a_load_8"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:95  %U_KK_a_addr_10 = getelementptr [12 x float]* %U_KK_a, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="U_KK_a_addr_10"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="4">
<![CDATA[
meminst.0:96  %U_KK_a_load_9 = load float* %U_KK_a_addr_10, align 4

]]></Node>
<StgValue><ssdm name="U_KK_a_load_9"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:97  %tmp_s = fmul float %U_KK_a_load_4, %V_Gen_a_cpy_0_read_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:104  %tmp_82_1 = fmul float %U_KK_a_load_4, %V_Gen_a_cpy_12_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_1"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:106  %tmp_82_1_1 = fmul float %U_KK_a_load_5, %V_Gen_a_cpy_13_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_1_1"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:113  %tmp_82_2 = fmul float %U_KK_a_load_4, %V_Gen_a_cpy_24_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_2"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:115  %tmp_82_2_1 = fmul float %U_KK_a_load_5, %V_Gen_a_cpy_25_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_2_1"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:124  %tmp_82_3 = fmul float %U_KK_a_load_4, %V_Gen_a_cpy_36_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_3"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:126  %tmp_82_3_1 = fmul float %U_KK_a_load_5, %V_Gen_a_cpy_37_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_3_1"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:137  %tmp_82_4 = fmul float %U_KK_a_load_4, %V_Gen_a_cpy_48_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_4"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:152  %tmp_82_5 = fmul float %U_KK_a_load_4, %V_Gen_a_cpy_60_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_5"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:169  %tmp_82_6 = fmul float %U_KK_a_load_4, %V_Gen_a_cpy_72_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_6"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:188  %tmp_82_7 = fmul float %U_KK_a_load_4, %V_Gen_a_cpy_84_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_7"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:209  %tmp_82_8 = fmul float %U_KK_a_load_4, %V_Gen_a_cpy_96_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_8"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:232  %tmp_82_9 = fmul float %U_KK_a_load_4, %V_Gen_a_cpy_108_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_9"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:257  %tmp_82_s = fmul float %U_KK_a_load_4, %V_Gen_a_cpy_120_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_s"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:284  %tmp_82_10 = fmul float %U_KK_a_load_4, %V_Gen_a_cpy_132_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_10"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:10  %V_Gen_a_cpy_133_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_133_rea)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_133_rea_1"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:21  %V_Gen_a_cpy_121_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_121_rea)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_121_rea_1"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:31  %V_Gen_a_cpy_109_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_109_rea)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_109_rea_1"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:39  %V_Gen_a_cpy_98_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_98_read)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_98_read_1"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:40  %V_Gen_a_cpy_97_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_97_read)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_97_read_1"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:47  %V_Gen_a_cpy_86_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_86_read)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_86_read_1"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:48  %V_Gen_a_cpy_85_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_85_read)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_85_read_1"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:54  %V_Gen_a_cpy_74_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_74_read)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_74_read_1"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:55  %V_Gen_a_cpy_73_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_73_read)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_73_read_1"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:60  %V_Gen_a_cpy_62_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_62_read)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_62_read_1"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:61  %V_Gen_a_cpy_61_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_61_read)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_61_read_1"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:65  %V_Gen_a_cpy_50_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_50_read)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_50_read_1"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:66  %V_Gen_a_cpy_49_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_49_read)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_49_read_1"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:69  %V_Gen_a_cpy_38_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_38_read)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_38_read_1"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:72  %V_Gen_a_cpy_26_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_26_read)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_26_read_1"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:79  %U_KK_a_addr = getelementptr [12 x float]* %U_KK_a, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="U_KK_a_addr"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="4">
<![CDATA[
meminst.0:80  %U_KK_a_load = load float* %U_KK_a_addr, align 4

]]></Node>
<StgValue><ssdm name="U_KK_a_load"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:81  %U_KK_a_addr_3 = getelementptr [12 x float]* %U_KK_a, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="U_KK_a_addr_3"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="4">
<![CDATA[
meminst.0:82  %U_KK_a_load_3 = load float* %U_KK_a_addr_3, align 4

]]></Node>
<StgValue><ssdm name="U_KK_a_load_3"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="4">
<![CDATA[
meminst.0:94  %U_KK_a_load_8 = load float* %U_KK_a_addr_9, align 4

]]></Node>
<StgValue><ssdm name="U_KK_a_load_8"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="4">
<![CDATA[
meminst.0:96  %U_KK_a_load_9 = load float* %U_KK_a_addr_10, align 4

]]></Node>
<StgValue><ssdm name="U_KK_a_load_9"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:97  %tmp_s = fmul float %U_KK_a_load_4, %V_Gen_a_cpy_0_read_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:104  %tmp_82_1 = fmul float %U_KK_a_load_4, %V_Gen_a_cpy_12_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_1"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:106  %tmp_82_1_1 = fmul float %U_KK_a_load_5, %V_Gen_a_cpy_13_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_1_1"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:113  %tmp_82_2 = fmul float %U_KK_a_load_4, %V_Gen_a_cpy_24_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_2"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:115  %tmp_82_2_1 = fmul float %U_KK_a_load_5, %V_Gen_a_cpy_25_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_2_1"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:117  %tmp_82_2_2 = fmul float %U_KK_a_load_6, %V_Gen_a_cpy_26_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_2_2"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:124  %tmp_82_3 = fmul float %U_KK_a_load_4, %V_Gen_a_cpy_36_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_3"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:126  %tmp_82_3_1 = fmul float %U_KK_a_load_5, %V_Gen_a_cpy_37_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_3_1"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:128  %tmp_82_3_2 = fmul float %U_KK_a_load_6, %V_Gen_a_cpy_38_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_3_2"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:137  %tmp_82_4 = fmul float %U_KK_a_load_4, %V_Gen_a_cpy_48_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_4"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:139  %tmp_82_4_1 = fmul float %U_KK_a_load_5, %V_Gen_a_cpy_49_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_4_1"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:141  %tmp_82_4_2 = fmul float %U_KK_a_load_6, %V_Gen_a_cpy_50_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_4_2"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:152  %tmp_82_5 = fmul float %U_KK_a_load_4, %V_Gen_a_cpy_60_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_5"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:154  %tmp_82_5_1 = fmul float %U_KK_a_load_5, %V_Gen_a_cpy_61_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_5_1"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:156  %tmp_82_5_2 = fmul float %U_KK_a_load_6, %V_Gen_a_cpy_62_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_5_2"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:169  %tmp_82_6 = fmul float %U_KK_a_load_4, %V_Gen_a_cpy_72_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_6"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:171  %tmp_82_6_1 = fmul float %U_KK_a_load_5, %V_Gen_a_cpy_73_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_6_1"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:173  %tmp_82_6_2 = fmul float %U_KK_a_load_6, %V_Gen_a_cpy_74_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_6_2"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:188  %tmp_82_7 = fmul float %U_KK_a_load_4, %V_Gen_a_cpy_84_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_7"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:190  %tmp_82_7_1 = fmul float %U_KK_a_load_5, %V_Gen_a_cpy_85_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_7_1"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:192  %tmp_82_7_2 = fmul float %U_KK_a_load_6, %V_Gen_a_cpy_86_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_7_2"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:209  %tmp_82_8 = fmul float %U_KK_a_load_4, %V_Gen_a_cpy_96_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_8"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:211  %tmp_82_8_1 = fmul float %U_KK_a_load_5, %V_Gen_a_cpy_97_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_8_1"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:213  %tmp_82_8_2 = fmul float %U_KK_a_load_6, %V_Gen_a_cpy_98_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_8_2"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:232  %tmp_82_9 = fmul float %U_KK_a_load_4, %V_Gen_a_cpy_108_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_9"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:234  %tmp_82_9_1 = fmul float %U_KK_a_load_5, %V_Gen_a_cpy_109_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_9_1"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:257  %tmp_82_s = fmul float %U_KK_a_load_4, %V_Gen_a_cpy_120_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_s"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:259  %tmp_82_10_1 = fmul float %U_KK_a_load_5, %V_Gen_a_cpy_121_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_10_1"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:284  %tmp_82_10 = fmul float %U_KK_a_load_4, %V_Gen_a_cpy_132_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_10"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:286  %tmp_82_11_1 = fmul float %U_KK_a_load_5, %V_Gen_a_cpy_133_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_11_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:8  %V_Gen_a_cpy_135_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_135_rea)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_135_rea_1"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:9  %V_Gen_a_cpy_134_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_134_rea)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_134_rea_1"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:19  %V_Gen_a_cpy_123_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_123_rea)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_123_rea_1"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:20  %V_Gen_a_cpy_122_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_122_rea)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_122_rea_1"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:29  %V_Gen_a_cpy_111_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_111_rea)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_111_rea_1"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:30  %V_Gen_a_cpy_110_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_110_rea)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_110_rea_1"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:38  %V_Gen_a_cpy_99_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_99_read)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_99_read_1"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:46  %V_Gen_a_cpy_87_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_87_read)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_87_read_1"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:53  %V_Gen_a_cpy_75_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_75_read)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_75_read_1"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:58  %V_Gen_a_cpy_64_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_64_read)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_64_read_1"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:59  %V_Gen_a_cpy_63_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_63_read)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_63_read_1"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:63  %V_Gen_a_cpy_52_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_52_read)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_52_read_1"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:64  %V_Gen_a_cpy_51_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_51_read)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_51_read_1"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:68  %V_Gen_a_cpy_39_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_39_read)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_39_read_1"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="4">
<![CDATA[
meminst.0:80  %U_KK_a_load = load float* %U_KK_a_addr, align 4

]]></Node>
<StgValue><ssdm name="U_KK_a_load"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="4">
<![CDATA[
meminst.0:82  %U_KK_a_load_3 = load float* %U_KK_a_addr_3, align 4

]]></Node>
<StgValue><ssdm name="U_KK_a_load_3"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:83  %U_KK_a_addr_4 = getelementptr [12 x float]* %U_KK_a, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="U_KK_a_addr_4"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="4">
<![CDATA[
meminst.0:84  %U_KK_a_load_2 = load float* %U_KK_a_addr_4, align 4

]]></Node>
<StgValue><ssdm name="U_KK_a_load_2"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:98  %temp_value_4 = fadd float %tmp_s, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:105  %temp_value_4_1 = fadd float %tmp_82_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4_1"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:114  %temp_value_4_2 = fadd float %tmp_82_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4_2"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:117  %tmp_82_2_2 = fmul float %U_KK_a_load_6, %V_Gen_a_cpy_26_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_2_2"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:125  %temp_value_4_3 = fadd float %tmp_82_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4_3"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:128  %tmp_82_3_2 = fmul float %U_KK_a_load_6, %V_Gen_a_cpy_38_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_3_2"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:130  %tmp_82_3_3 = fmul float %U_KK_a_load_7, %V_Gen_a_cpy_39_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_3_3"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:138  %temp_value_4_4 = fadd float %tmp_82_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4_4"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:139  %tmp_82_4_1 = fmul float %U_KK_a_load_5, %V_Gen_a_cpy_49_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_4_1"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:141  %tmp_82_4_2 = fmul float %U_KK_a_load_6, %V_Gen_a_cpy_50_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_4_2"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:143  %tmp_82_4_3 = fmul float %U_KK_a_load_7, %V_Gen_a_cpy_51_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_4_3"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:145  %tmp_82_4_4 = fmul float %U_KK_a_load_8, %V_Gen_a_cpy_52_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_4_4"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:153  %temp_value_4_5 = fadd float %tmp_82_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4_5"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:154  %tmp_82_5_1 = fmul float %U_KK_a_load_5, %V_Gen_a_cpy_61_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_5_1"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:156  %tmp_82_5_2 = fmul float %U_KK_a_load_6, %V_Gen_a_cpy_62_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_5_2"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:158  %tmp_82_5_3 = fmul float %U_KK_a_load_7, %V_Gen_a_cpy_63_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_5_3"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:160  %tmp_82_5_4 = fmul float %U_KK_a_load_8, %V_Gen_a_cpy_64_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_5_4"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:170  %temp_value_4_6 = fadd float %tmp_82_6, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4_6"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:171  %tmp_82_6_1 = fmul float %U_KK_a_load_5, %V_Gen_a_cpy_73_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_6_1"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:173  %tmp_82_6_2 = fmul float %U_KK_a_load_6, %V_Gen_a_cpy_74_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_6_2"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:175  %tmp_82_6_3 = fmul float %U_KK_a_load_7, %V_Gen_a_cpy_75_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_6_3"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:189  %temp_value_4_7 = fadd float %tmp_82_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4_7"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:190  %tmp_82_7_1 = fmul float %U_KK_a_load_5, %V_Gen_a_cpy_85_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_7_1"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:192  %tmp_82_7_2 = fmul float %U_KK_a_load_6, %V_Gen_a_cpy_86_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_7_2"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:194  %tmp_82_7_3 = fmul float %U_KK_a_load_7, %V_Gen_a_cpy_87_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_7_3"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:210  %temp_value_4_8 = fadd float %tmp_82_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4_8"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:211  %tmp_82_8_1 = fmul float %U_KK_a_load_5, %V_Gen_a_cpy_97_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_8_1"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:213  %tmp_82_8_2 = fmul float %U_KK_a_load_6, %V_Gen_a_cpy_98_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_8_2"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:215  %tmp_82_8_3 = fmul float %U_KK_a_load_7, %V_Gen_a_cpy_99_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_8_3"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:233  %temp_value_4_9 = fadd float %tmp_82_9, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4_9"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:234  %tmp_82_9_1 = fmul float %U_KK_a_load_5, %V_Gen_a_cpy_109_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_9_1"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:236  %tmp_82_9_2 = fmul float %U_KK_a_load_6, %V_Gen_a_cpy_110_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_9_2"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:238  %tmp_82_9_3 = fmul float %U_KK_a_load_7, %V_Gen_a_cpy_111_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_9_3"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:258  %temp_value_4_s = fadd float %tmp_82_s, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4_s"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:259  %tmp_82_10_1 = fmul float %U_KK_a_load_5, %V_Gen_a_cpy_121_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_10_1"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:261  %tmp_82_10_2 = fmul float %U_KK_a_load_6, %V_Gen_a_cpy_122_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_10_2"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:263  %tmp_82_10_3 = fmul float %U_KK_a_load_7, %V_Gen_a_cpy_123_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_10_3"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:285  %temp_value_4_10 = fadd float %tmp_82_10, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4_10"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:286  %tmp_82_11_1 = fmul float %U_KK_a_load_5, %V_Gen_a_cpy_133_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_11_1"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:288  %tmp_82_11_2 = fmul float %U_KK_a_load_6, %V_Gen_a_cpy_134_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_11_2"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:290  %tmp_82_11_3 = fmul float %U_KK_a_load_7, %V_Gen_a_cpy_135_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_11_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:0  %V_Gen_a_cpy_143_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_143_rea)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_143_rea_1"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:1  %V_Gen_a_cpy_142_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_142_rea)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_142_rea_1"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:2  %V_Gen_a_cpy_141_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_141_rea)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_141_rea_1"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:3  %V_Gen_a_cpy_140_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_140_rea)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_140_rea_1"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:4  %V_Gen_a_cpy_139_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_139_rea)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_139_rea_1"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:5  %V_Gen_a_cpy_138_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_138_rea)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_138_rea_1"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:6  %V_Gen_a_cpy_137_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_137_rea)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_137_rea_1"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:7  %V_Gen_a_cpy_136_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_136_rea)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_136_rea_1"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:12  %V_Gen_a_cpy_130_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_130_rea)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_130_rea_1"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:13  %V_Gen_a_cpy_129_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_129_rea)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_129_rea_1"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:14  %V_Gen_a_cpy_128_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_128_rea)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_128_rea_1"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:15  %V_Gen_a_cpy_127_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_127_rea)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_127_rea_1"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:16  %V_Gen_a_cpy_126_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_126_rea)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_126_rea_1"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:17  %V_Gen_a_cpy_125_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_125_rea)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_125_rea_1"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:18  %V_Gen_a_cpy_124_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_124_rea)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_124_rea_1"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:23  %V_Gen_a_cpy_117_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_117_rea)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_117_rea_1"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:24  %V_Gen_a_cpy_116_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_116_rea)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_116_rea_1"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:25  %V_Gen_a_cpy_115_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_115_rea)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_115_rea_1"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:26  %V_Gen_a_cpy_114_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_114_rea)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_114_rea_1"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:27  %V_Gen_a_cpy_113_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_113_rea)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_113_rea_1"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:28  %V_Gen_a_cpy_112_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_112_rea)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_112_rea_1"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:33  %V_Gen_a_cpy_104_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_104_rea)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_104_rea_1"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:34  %V_Gen_a_cpy_103_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_103_rea)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_103_rea_1"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:35  %V_Gen_a_cpy_102_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_102_rea)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_102_rea_1"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:36  %V_Gen_a_cpy_101_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_101_rea)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_101_rea_1"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:37  %V_Gen_a_cpy_100_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_100_rea)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_100_rea_1"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:42  %V_Gen_a_cpy_91_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_91_read)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_91_read_1"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:43  %V_Gen_a_cpy_90_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_90_read)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_90_read_1"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:44  %V_Gen_a_cpy_89_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_89_read)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_89_read_1"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:45  %V_Gen_a_cpy_88_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_88_read)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_88_read_1"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:50  %V_Gen_a_cpy_78_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_78_read)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_78_read_1"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:51  %V_Gen_a_cpy_77_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_77_read)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_77_read_1"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:52  %V_Gen_a_cpy_76_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_76_read)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_76_read_1"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:57  %V_Gen_a_cpy_65_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %V_Gen_a_cpy_65_read)

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_65_read_1"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="4">
<![CDATA[
meminst.0:84  %U_KK_a_load_2 = load float* %U_KK_a_addr_4, align 4

]]></Node>
<StgValue><ssdm name="U_KK_a_load_2"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:98  %temp_value_4 = fadd float %tmp_s, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:105  %temp_value_4_1 = fadd float %tmp_82_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4_1"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:114  %temp_value_4_2 = fadd float %tmp_82_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4_2"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:125  %temp_value_4_3 = fadd float %tmp_82_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4_3"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:130  %tmp_82_3_3 = fmul float %U_KK_a_load_7, %V_Gen_a_cpy_39_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_3_3"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:138  %temp_value_4_4 = fadd float %tmp_82_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4_4"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:143  %tmp_82_4_3 = fmul float %U_KK_a_load_7, %V_Gen_a_cpy_51_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_4_3"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:145  %tmp_82_4_4 = fmul float %U_KK_a_load_8, %V_Gen_a_cpy_52_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_4_4"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:153  %temp_value_4_5 = fadd float %tmp_82_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4_5"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:158  %tmp_82_5_3 = fmul float %U_KK_a_load_7, %V_Gen_a_cpy_63_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_5_3"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:160  %tmp_82_5_4 = fmul float %U_KK_a_load_8, %V_Gen_a_cpy_64_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_5_4"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:162  %tmp_82_5_5 = fmul float %U_KK_a_load_9, %V_Gen_a_cpy_65_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_5_5"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:170  %temp_value_4_6 = fadd float %tmp_82_6, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4_6"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:175  %tmp_82_6_3 = fmul float %U_KK_a_load_7, %V_Gen_a_cpy_75_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_6_3"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:177  %tmp_82_6_4 = fmul float %U_KK_a_load_8, %V_Gen_a_cpy_76_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_6_4"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:179  %tmp_82_6_5 = fmul float %U_KK_a_load_9, %V_Gen_a_cpy_77_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_6_5"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:181  %tmp_82_6_6 = fmul float %U_KK_a_load, %V_Gen_a_cpy_78_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_6_6"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:189  %temp_value_4_7 = fadd float %tmp_82_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4_7"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:194  %tmp_82_7_3 = fmul float %U_KK_a_load_7, %V_Gen_a_cpy_87_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_7_3"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:196  %tmp_82_7_4 = fmul float %U_KK_a_load_8, %V_Gen_a_cpy_88_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_7_4"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:198  %tmp_82_7_5 = fmul float %U_KK_a_load_9, %V_Gen_a_cpy_89_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_7_5"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:210  %temp_value_4_8 = fadd float %tmp_82_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4_8"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:215  %tmp_82_8_3 = fmul float %U_KK_a_load_7, %V_Gen_a_cpy_99_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_8_3"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:217  %tmp_82_8_4 = fmul float %U_KK_a_load_8, %V_Gen_a_cpy_100_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_8_4"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:219  %tmp_82_8_5 = fmul float %U_KK_a_load_9, %V_Gen_a_cpy_101_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_8_5"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:233  %temp_value_4_9 = fadd float %tmp_82_9, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4_9"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:236  %tmp_82_9_2 = fmul float %U_KK_a_load_6, %V_Gen_a_cpy_110_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_9_2"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:238  %tmp_82_9_3 = fmul float %U_KK_a_load_7, %V_Gen_a_cpy_111_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_9_3"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:240  %tmp_82_9_4 = fmul float %U_KK_a_load_8, %V_Gen_a_cpy_112_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_9_4"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:242  %tmp_82_9_5 = fmul float %U_KK_a_load_9, %V_Gen_a_cpy_113_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_9_5"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:258  %temp_value_4_s = fadd float %tmp_82_s, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4_s"/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:261  %tmp_82_10_2 = fmul float %U_KK_a_load_6, %V_Gen_a_cpy_122_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_10_2"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:263  %tmp_82_10_3 = fmul float %U_KK_a_load_7, %V_Gen_a_cpy_123_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_10_3"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:265  %tmp_82_10_4 = fmul float %U_KK_a_load_8, %V_Gen_a_cpy_124_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_10_4"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:267  %tmp_82_10_5 = fmul float %U_KK_a_load_9, %V_Gen_a_cpy_125_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_10_5"/></StgValue>
</operation>

<operation id="306" st_id="6" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:285  %temp_value_4_10 = fadd float %tmp_82_10, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4_10"/></StgValue>
</operation>

<operation id="307" st_id="6" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:288  %tmp_82_11_2 = fmul float %U_KK_a_load_6, %V_Gen_a_cpy_134_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_11_2"/></StgValue>
</operation>

<operation id="308" st_id="6" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:290  %tmp_82_11_3 = fmul float %U_KK_a_load_7, %V_Gen_a_cpy_135_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_11_3"/></StgValue>
</operation>

<operation id="309" st_id="6" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:292  %tmp_82_11_4 = fmul float %U_KK_a_load_8, %V_Gen_a_cpy_136_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_11_4"/></StgValue>
</operation>

<operation id="310" st_id="6" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:294  %tmp_82_11_5 = fmul float %U_KK_a_load_9, %V_Gen_a_cpy_137_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_11_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="311" st_id="7" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:98  %temp_value_4 = fadd float %tmp_s, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4"/></StgValue>
</operation>

<operation id="312" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:99  %U_unc_kk_addr = getelementptr [12 x float]* %U_unc_kk, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="U_unc_kk_addr"/></StgValue>
</operation>

<operation id="313" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="4">
<![CDATA[
meminst.0:100  %U_unc_kk_load = load float* %U_unc_kk_addr, align 4

]]></Node>
<StgValue><ssdm name="U_unc_kk_load"/></StgValue>
</operation>

<operation id="314" st_id="7" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:105  %temp_value_4_1 = fadd float %tmp_82_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4_1"/></StgValue>
</operation>

<operation id="315" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:108  %U_unc_kk_addr_1 = getelementptr [12 x float]* %U_unc_kk, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="U_unc_kk_addr_1"/></StgValue>
</operation>

<operation id="316" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="4">
<![CDATA[
meminst.0:109  %U_unc_kk_load_1 = load float* %U_unc_kk_addr_1, align 4

]]></Node>
<StgValue><ssdm name="U_unc_kk_load_1"/></StgValue>
</operation>

<operation id="317" st_id="7" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:114  %temp_value_4_2 = fadd float %tmp_82_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4_2"/></StgValue>
</operation>

<operation id="318" st_id="7" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:125  %temp_value_4_3 = fadd float %tmp_82_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4_3"/></StgValue>
</operation>

<operation id="319" st_id="7" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:138  %temp_value_4_4 = fadd float %tmp_82_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4_4"/></StgValue>
</operation>

<operation id="320" st_id="7" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:153  %temp_value_4_5 = fadd float %tmp_82_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4_5"/></StgValue>
</operation>

<operation id="321" st_id="7" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:162  %tmp_82_5_5 = fmul float %U_KK_a_load_9, %V_Gen_a_cpy_65_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_5_5"/></StgValue>
</operation>

<operation id="322" st_id="7" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:170  %temp_value_4_6 = fadd float %tmp_82_6, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4_6"/></StgValue>
</operation>

<operation id="323" st_id="7" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:177  %tmp_82_6_4 = fmul float %U_KK_a_load_8, %V_Gen_a_cpy_76_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_6_4"/></StgValue>
</operation>

<operation id="324" st_id="7" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:179  %tmp_82_6_5 = fmul float %U_KK_a_load_9, %V_Gen_a_cpy_77_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_6_5"/></StgValue>
</operation>

<operation id="325" st_id="7" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:181  %tmp_82_6_6 = fmul float %U_KK_a_load, %V_Gen_a_cpy_78_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_6_6"/></StgValue>
</operation>

<operation id="326" st_id="7" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:189  %temp_value_4_7 = fadd float %tmp_82_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4_7"/></StgValue>
</operation>

<operation id="327" st_id="7" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:196  %tmp_82_7_4 = fmul float %U_KK_a_load_8, %V_Gen_a_cpy_88_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_7_4"/></StgValue>
</operation>

<operation id="328" st_id="7" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:198  %tmp_82_7_5 = fmul float %U_KK_a_load_9, %V_Gen_a_cpy_89_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_7_5"/></StgValue>
</operation>

<operation id="329" st_id="7" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:200  %tmp_82_7_6 = fmul float %U_KK_a_load, %V_Gen_a_cpy_90_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_7_6"/></StgValue>
</operation>

<operation id="330" st_id="7" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:202  %tmp_82_7_7 = fmul float %U_KK_a_load_3, %V_Gen_a_cpy_91_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_7_7"/></StgValue>
</operation>

<operation id="331" st_id="7" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:210  %temp_value_4_8 = fadd float %tmp_82_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4_8"/></StgValue>
</operation>

<operation id="332" st_id="7" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:217  %tmp_82_8_4 = fmul float %U_KK_a_load_8, %V_Gen_a_cpy_100_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_8_4"/></StgValue>
</operation>

<operation id="333" st_id="7" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:219  %tmp_82_8_5 = fmul float %U_KK_a_load_9, %V_Gen_a_cpy_101_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_8_5"/></StgValue>
</operation>

<operation id="334" st_id="7" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:221  %tmp_82_8_6 = fmul float %U_KK_a_load, %V_Gen_a_cpy_102_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_8_6"/></StgValue>
</operation>

<operation id="335" st_id="7" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:223  %tmp_82_8_7 = fmul float %U_KK_a_load_3, %V_Gen_a_cpy_103_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_8_7"/></StgValue>
</operation>

<operation id="336" st_id="7" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:225  %tmp_82_8_8 = fmul float %U_KK_a_load_2, %V_Gen_a_cpy_104_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_8_8"/></StgValue>
</operation>

<operation id="337" st_id="7" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:233  %temp_value_4_9 = fadd float %tmp_82_9, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4_9"/></StgValue>
</operation>

<operation id="338" st_id="7" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:240  %tmp_82_9_4 = fmul float %U_KK_a_load_8, %V_Gen_a_cpy_112_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_9_4"/></StgValue>
</operation>

<operation id="339" st_id="7" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:242  %tmp_82_9_5 = fmul float %U_KK_a_load_9, %V_Gen_a_cpy_113_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_9_5"/></StgValue>
</operation>

<operation id="340" st_id="7" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:244  %tmp_82_9_6 = fmul float %U_KK_a_load, %V_Gen_a_cpy_114_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_9_6"/></StgValue>
</operation>

<operation id="341" st_id="7" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:246  %tmp_82_9_7 = fmul float %U_KK_a_load_3, %V_Gen_a_cpy_115_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_9_7"/></StgValue>
</operation>

<operation id="342" st_id="7" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:258  %temp_value_4_s = fadd float %tmp_82_s, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4_s"/></StgValue>
</operation>

<operation id="343" st_id="7" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:265  %tmp_82_10_4 = fmul float %U_KK_a_load_8, %V_Gen_a_cpy_124_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_10_4"/></StgValue>
</operation>

<operation id="344" st_id="7" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:267  %tmp_82_10_5 = fmul float %U_KK_a_load_9, %V_Gen_a_cpy_125_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_10_5"/></StgValue>
</operation>

<operation id="345" st_id="7" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:269  %tmp_82_10_6 = fmul float %U_KK_a_load, %V_Gen_a_cpy_126_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_10_6"/></StgValue>
</operation>

<operation id="346" st_id="7" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:271  %tmp_82_10_7 = fmul float %U_KK_a_load_3, %V_Gen_a_cpy_127_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_10_7"/></StgValue>
</operation>

<operation id="347" st_id="7" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:285  %temp_value_4_10 = fadd float %tmp_82_10, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4_10"/></StgValue>
</operation>

<operation id="348" st_id="7" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:292  %tmp_82_11_4 = fmul float %U_KK_a_load_8, %V_Gen_a_cpy_136_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_11_4"/></StgValue>
</operation>

<operation id="349" st_id="7" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:294  %tmp_82_11_5 = fmul float %U_KK_a_load_9, %V_Gen_a_cpy_137_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_11_5"/></StgValue>
</operation>

<operation id="350" st_id="7" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:296  %tmp_82_11_6 = fmul float %U_KK_a_load, %V_Gen_a_cpy_138_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_11_6"/></StgValue>
</operation>

<operation id="351" st_id="7" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:298  %tmp_82_11_7 = fmul float %U_KK_a_load_3, %V_Gen_a_cpy_139_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_11_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="352" st_id="8" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:98  %temp_value_4 = fadd float %tmp_s, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4"/></StgValue>
</operation>

<operation id="353" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="4">
<![CDATA[
meminst.0:100  %U_unc_kk_load = load float* %U_unc_kk_addr, align 4

]]></Node>
<StgValue><ssdm name="U_unc_kk_load"/></StgValue>
</operation>

<operation id="354" st_id="8" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:105  %temp_value_4_1 = fadd float %tmp_82_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4_1"/></StgValue>
</operation>

<operation id="355" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="4">
<![CDATA[
meminst.0:109  %U_unc_kk_load_1 = load float* %U_unc_kk_addr_1, align 4

]]></Node>
<StgValue><ssdm name="U_unc_kk_load_1"/></StgValue>
</operation>

<operation id="356" st_id="8" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:114  %temp_value_4_2 = fadd float %tmp_82_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4_2"/></StgValue>
</operation>

<operation id="357" st_id="8" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:125  %temp_value_4_3 = fadd float %tmp_82_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4_3"/></StgValue>
</operation>

<operation id="358" st_id="8" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:138  %temp_value_4_4 = fadd float %tmp_82_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4_4"/></StgValue>
</operation>

<operation id="359" st_id="8" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:153  %temp_value_4_5 = fadd float %tmp_82_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4_5"/></StgValue>
</operation>

<operation id="360" st_id="8" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:170  %temp_value_4_6 = fadd float %tmp_82_6, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4_6"/></StgValue>
</operation>

<operation id="361" st_id="8" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:189  %temp_value_4_7 = fadd float %tmp_82_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4_7"/></StgValue>
</operation>

<operation id="362" st_id="8" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:200  %tmp_82_7_6 = fmul float %U_KK_a_load, %V_Gen_a_cpy_90_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_7_6"/></StgValue>
</operation>

<operation id="363" st_id="8" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:202  %tmp_82_7_7 = fmul float %U_KK_a_load_3, %V_Gen_a_cpy_91_read_1

]]></Node>
<StgValue><ssdm name="tmp_82_7_7"/></StgValue>
</operation>

<operation id="364" st_id="8" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:210  %temp_value_4_8 = fadd float %tmp_82_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4_8"/></StgValue>
</operation>

<operation id="365" st_id="8" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:221  %tmp_82_8_6 = fmul float %U_KK_a_load, %V_Gen_a_cpy_102_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_8_6"/></StgValue>
</operation>

<operation id="366" st_id="8" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:223  %tmp_82_8_7 = fmul float %U_KK_a_load_3, %V_Gen_a_cpy_103_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_8_7"/></StgValue>
</operation>

<operation id="367" st_id="8" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:225  %tmp_82_8_8 = fmul float %U_KK_a_load_2, %V_Gen_a_cpy_104_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_8_8"/></StgValue>
</operation>

<operation id="368" st_id="8" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:233  %temp_value_4_9 = fadd float %tmp_82_9, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4_9"/></StgValue>
</operation>

<operation id="369" st_id="8" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:244  %tmp_82_9_6 = fmul float %U_KK_a_load, %V_Gen_a_cpy_114_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_9_6"/></StgValue>
</operation>

<operation id="370" st_id="8" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:246  %tmp_82_9_7 = fmul float %U_KK_a_load_3, %V_Gen_a_cpy_115_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_9_7"/></StgValue>
</operation>

<operation id="371" st_id="8" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:248  %tmp_82_9_8 = fmul float %U_KK_a_load_2, %V_Gen_a_cpy_116_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_9_8"/></StgValue>
</operation>

<operation id="372" st_id="8" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:250  %tmp_82_9_9 = fmul float %U_KK_a_load, %V_Gen_a_cpy_117_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_9_9"/></StgValue>
</operation>

<operation id="373" st_id="8" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:258  %temp_value_4_s = fadd float %tmp_82_s, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4_s"/></StgValue>
</operation>

<operation id="374" st_id="8" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:269  %tmp_82_10_6 = fmul float %U_KK_a_load, %V_Gen_a_cpy_126_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_10_6"/></StgValue>
</operation>

<operation id="375" st_id="8" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:271  %tmp_82_10_7 = fmul float %U_KK_a_load_3, %V_Gen_a_cpy_127_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_10_7"/></StgValue>
</operation>

<operation id="376" st_id="8" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:273  %tmp_82_10_8 = fmul float %U_KK_a_load_2, %V_Gen_a_cpy_128_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_10_8"/></StgValue>
</operation>

<operation id="377" st_id="8" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:275  %tmp_82_10_9 = fmul float %U_KK_a_load, %V_Gen_a_cpy_129_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_10_9"/></StgValue>
</operation>

<operation id="378" st_id="8" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:277  %tmp_82_10_s = fmul float %U_KK_a_load_3, %V_Gen_a_cpy_130_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_10_s"/></StgValue>
</operation>

<operation id="379" st_id="8" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:285  %temp_value_4_10 = fadd float %tmp_82_10, 0.000000e+00

]]></Node>
<StgValue><ssdm name="temp_value_4_10"/></StgValue>
</operation>

<operation id="380" st_id="8" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:296  %tmp_82_11_6 = fmul float %U_KK_a_load, %V_Gen_a_cpy_138_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_11_6"/></StgValue>
</operation>

<operation id="381" st_id="8" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:298  %tmp_82_11_7 = fmul float %U_KK_a_load_3, %V_Gen_a_cpy_139_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_11_7"/></StgValue>
</operation>

<operation id="382" st_id="8" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:300  %tmp_82_11_8 = fmul float %U_KK_a_load_2, %V_Gen_a_cpy_140_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_11_8"/></StgValue>
</operation>

<operation id="383" st_id="8" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:302  %tmp_82_11_9 = fmul float %U_KK_a_load, %V_Gen_a_cpy_141_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_11_9"/></StgValue>
</operation>

<operation id="384" st_id="8" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:304  %tmp_82_11_s = fmul float %U_KK_a_load_3, %V_Gen_a_cpy_142_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_11_s"/></StgValue>
</operation>

<operation id="385" st_id="8" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:306  %tmp_82_11_10 = fmul float %U_KK_a_load_2, %V_Gen_a_cpy_143_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_11_10"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="386" st_id="9" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:101  %temp_value_2 = fsub float %U_unc_kk_load, %temp_value_4

]]></Node>
<StgValue><ssdm name="temp_value_2"/></StgValue>
</operation>

<operation id="387" st_id="9" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:107  %temp_value_4_1_1 = fadd float %temp_value_4_1, %tmp_82_1_1

]]></Node>
<StgValue><ssdm name="temp_value_4_1_1"/></StgValue>
</operation>

<operation id="388" st_id="9" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:116  %temp_value_4_2_1 = fadd float %temp_value_4_2, %tmp_82_2_1

]]></Node>
<StgValue><ssdm name="temp_value_4_2_1"/></StgValue>
</operation>

<operation id="389" st_id="9" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:127  %temp_value_4_3_1 = fadd float %temp_value_4_3, %tmp_82_3_1

]]></Node>
<StgValue><ssdm name="temp_value_4_3_1"/></StgValue>
</operation>

<operation id="390" st_id="9" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:140  %temp_value_4_4_1 = fadd float %temp_value_4_4, %tmp_82_4_1

]]></Node>
<StgValue><ssdm name="temp_value_4_4_1"/></StgValue>
</operation>

<operation id="391" st_id="9" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:155  %temp_value_4_5_1 = fadd float %temp_value_4_5, %tmp_82_5_1

]]></Node>
<StgValue><ssdm name="temp_value_4_5_1"/></StgValue>
</operation>

<operation id="392" st_id="9" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:172  %temp_value_4_6_1 = fadd float %temp_value_4_6, %tmp_82_6_1

]]></Node>
<StgValue><ssdm name="temp_value_4_6_1"/></StgValue>
</operation>

<operation id="393" st_id="9" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:191  %temp_value_4_7_1 = fadd float %temp_value_4_7, %tmp_82_7_1

]]></Node>
<StgValue><ssdm name="temp_value_4_7_1"/></StgValue>
</operation>

<operation id="394" st_id="9" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:212  %temp_value_4_8_1 = fadd float %temp_value_4_8, %tmp_82_8_1

]]></Node>
<StgValue><ssdm name="temp_value_4_8_1"/></StgValue>
</operation>

<operation id="395" st_id="9" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:235  %temp_value_4_9_1 = fadd float %temp_value_4_9, %tmp_82_9_1

]]></Node>
<StgValue><ssdm name="temp_value_4_9_1"/></StgValue>
</operation>

<operation id="396" st_id="9" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:248  %tmp_82_9_8 = fmul float %U_KK_a_load_2, %V_Gen_a_cpy_116_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_9_8"/></StgValue>
</operation>

<operation id="397" st_id="9" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:250  %tmp_82_9_9 = fmul float %U_KK_a_load, %V_Gen_a_cpy_117_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_9_9"/></StgValue>
</operation>

<operation id="398" st_id="9" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:260  %temp_value_4_10_1 = fadd float %temp_value_4_s, %tmp_82_10_1

]]></Node>
<StgValue><ssdm name="temp_value_4_10_1"/></StgValue>
</operation>

<operation id="399" st_id="9" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:273  %tmp_82_10_8 = fmul float %U_KK_a_load_2, %V_Gen_a_cpy_128_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_10_8"/></StgValue>
</operation>

<operation id="400" st_id="9" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:275  %tmp_82_10_9 = fmul float %U_KK_a_load, %V_Gen_a_cpy_129_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_10_9"/></StgValue>
</operation>

<operation id="401" st_id="9" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:277  %tmp_82_10_s = fmul float %U_KK_a_load_3, %V_Gen_a_cpy_130_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_10_s"/></StgValue>
</operation>

<operation id="402" st_id="9" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:287  %temp_value_4_11_1 = fadd float %temp_value_4_10, %tmp_82_11_1

]]></Node>
<StgValue><ssdm name="temp_value_4_11_1"/></StgValue>
</operation>

<operation id="403" st_id="9" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:300  %tmp_82_11_8 = fmul float %U_KK_a_load_2, %V_Gen_a_cpy_140_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_11_8"/></StgValue>
</operation>

<operation id="404" st_id="9" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:302  %tmp_82_11_9 = fmul float %U_KK_a_load, %V_Gen_a_cpy_141_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_11_9"/></StgValue>
</operation>

<operation id="405" st_id="9" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:304  %tmp_82_11_s = fmul float %U_KK_a_load_3, %V_Gen_a_cpy_142_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_11_s"/></StgValue>
</operation>

<operation id="406" st_id="9" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:306  %tmp_82_11_10 = fmul float %U_KK_a_load_2, %V_Gen_a_cpy_143_rea_1

]]></Node>
<StgValue><ssdm name="tmp_82_11_10"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="407" st_id="10" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:101  %temp_value_2 = fsub float %U_unc_kk_load, %temp_value_4

]]></Node>
<StgValue><ssdm name="temp_value_2"/></StgValue>
</operation>

<operation id="408" st_id="10" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:107  %temp_value_4_1_1 = fadd float %temp_value_4_1, %tmp_82_1_1

]]></Node>
<StgValue><ssdm name="temp_value_4_1_1"/></StgValue>
</operation>

<operation id="409" st_id="10" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:116  %temp_value_4_2_1 = fadd float %temp_value_4_2, %tmp_82_2_1

]]></Node>
<StgValue><ssdm name="temp_value_4_2_1"/></StgValue>
</operation>

<operation id="410" st_id="10" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:127  %temp_value_4_3_1 = fadd float %temp_value_4_3, %tmp_82_3_1

]]></Node>
<StgValue><ssdm name="temp_value_4_3_1"/></StgValue>
</operation>

<operation id="411" st_id="10" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:140  %temp_value_4_4_1 = fadd float %temp_value_4_4, %tmp_82_4_1

]]></Node>
<StgValue><ssdm name="temp_value_4_4_1"/></StgValue>
</operation>

<operation id="412" st_id="10" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:155  %temp_value_4_5_1 = fadd float %temp_value_4_5, %tmp_82_5_1

]]></Node>
<StgValue><ssdm name="temp_value_4_5_1"/></StgValue>
</operation>

<operation id="413" st_id="10" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:172  %temp_value_4_6_1 = fadd float %temp_value_4_6, %tmp_82_6_1

]]></Node>
<StgValue><ssdm name="temp_value_4_6_1"/></StgValue>
</operation>

<operation id="414" st_id="10" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:191  %temp_value_4_7_1 = fadd float %temp_value_4_7, %tmp_82_7_1

]]></Node>
<StgValue><ssdm name="temp_value_4_7_1"/></StgValue>
</operation>

<operation id="415" st_id="10" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:212  %temp_value_4_8_1 = fadd float %temp_value_4_8, %tmp_82_8_1

]]></Node>
<StgValue><ssdm name="temp_value_4_8_1"/></StgValue>
</operation>

<operation id="416" st_id="10" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:235  %temp_value_4_9_1 = fadd float %temp_value_4_9, %tmp_82_9_1

]]></Node>
<StgValue><ssdm name="temp_value_4_9_1"/></StgValue>
</operation>

<operation id="417" st_id="10" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:260  %temp_value_4_10_1 = fadd float %temp_value_4_s, %tmp_82_10_1

]]></Node>
<StgValue><ssdm name="temp_value_4_10_1"/></StgValue>
</operation>

<operation id="418" st_id="10" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:287  %temp_value_4_11_1 = fadd float %temp_value_4_10, %tmp_82_11_1

]]></Node>
<StgValue><ssdm name="temp_value_4_11_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="419" st_id="11" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:101  %temp_value_2 = fsub float %U_unc_kk_load, %temp_value_4

]]></Node>
<StgValue><ssdm name="temp_value_2"/></StgValue>
</operation>

<operation id="420" st_id="11" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:107  %temp_value_4_1_1 = fadd float %temp_value_4_1, %tmp_82_1_1

]]></Node>
<StgValue><ssdm name="temp_value_4_1_1"/></StgValue>
</operation>

<operation id="421" st_id="11" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:116  %temp_value_4_2_1 = fadd float %temp_value_4_2, %tmp_82_2_1

]]></Node>
<StgValue><ssdm name="temp_value_4_2_1"/></StgValue>
</operation>

<operation id="422" st_id="11" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:127  %temp_value_4_3_1 = fadd float %temp_value_4_3, %tmp_82_3_1

]]></Node>
<StgValue><ssdm name="temp_value_4_3_1"/></StgValue>
</operation>

<operation id="423" st_id="11" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:140  %temp_value_4_4_1 = fadd float %temp_value_4_4, %tmp_82_4_1

]]></Node>
<StgValue><ssdm name="temp_value_4_4_1"/></StgValue>
</operation>

<operation id="424" st_id="11" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:155  %temp_value_4_5_1 = fadd float %temp_value_4_5, %tmp_82_5_1

]]></Node>
<StgValue><ssdm name="temp_value_4_5_1"/></StgValue>
</operation>

<operation id="425" st_id="11" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:172  %temp_value_4_6_1 = fadd float %temp_value_4_6, %tmp_82_6_1

]]></Node>
<StgValue><ssdm name="temp_value_4_6_1"/></StgValue>
</operation>

<operation id="426" st_id="11" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:191  %temp_value_4_7_1 = fadd float %temp_value_4_7, %tmp_82_7_1

]]></Node>
<StgValue><ssdm name="temp_value_4_7_1"/></StgValue>
</operation>

<operation id="427" st_id="11" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:212  %temp_value_4_8_1 = fadd float %temp_value_4_8, %tmp_82_8_1

]]></Node>
<StgValue><ssdm name="temp_value_4_8_1"/></StgValue>
</operation>

<operation id="428" st_id="11" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:235  %temp_value_4_9_1 = fadd float %temp_value_4_9, %tmp_82_9_1

]]></Node>
<StgValue><ssdm name="temp_value_4_9_1"/></StgValue>
</operation>

<operation id="429" st_id="11" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:260  %temp_value_4_10_1 = fadd float %temp_value_4_s, %tmp_82_10_1

]]></Node>
<StgValue><ssdm name="temp_value_4_10_1"/></StgValue>
</operation>

<operation id="430" st_id="11" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:287  %temp_value_4_11_1 = fadd float %temp_value_4_10, %tmp_82_11_1

]]></Node>
<StgValue><ssdm name="temp_value_4_11_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="431" st_id="12" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:101  %temp_value_2 = fsub float %U_unc_kk_load, %temp_value_4

]]></Node>
<StgValue><ssdm name="temp_value_2"/></StgValue>
</operation>

<operation id="432" st_id="12" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:107  %temp_value_4_1_1 = fadd float %temp_value_4_1, %tmp_82_1_1

]]></Node>
<StgValue><ssdm name="temp_value_4_1_1"/></StgValue>
</operation>

<operation id="433" st_id="12" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:116  %temp_value_4_2_1 = fadd float %temp_value_4_2, %tmp_82_2_1

]]></Node>
<StgValue><ssdm name="temp_value_4_2_1"/></StgValue>
</operation>

<operation id="434" st_id="12" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:127  %temp_value_4_3_1 = fadd float %temp_value_4_3, %tmp_82_3_1

]]></Node>
<StgValue><ssdm name="temp_value_4_3_1"/></StgValue>
</operation>

<operation id="435" st_id="12" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:140  %temp_value_4_4_1 = fadd float %temp_value_4_4, %tmp_82_4_1

]]></Node>
<StgValue><ssdm name="temp_value_4_4_1"/></StgValue>
</operation>

<operation id="436" st_id="12" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:155  %temp_value_4_5_1 = fadd float %temp_value_4_5, %tmp_82_5_1

]]></Node>
<StgValue><ssdm name="temp_value_4_5_1"/></StgValue>
</operation>

<operation id="437" st_id="12" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:172  %temp_value_4_6_1 = fadd float %temp_value_4_6, %tmp_82_6_1

]]></Node>
<StgValue><ssdm name="temp_value_4_6_1"/></StgValue>
</operation>

<operation id="438" st_id="12" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:191  %temp_value_4_7_1 = fadd float %temp_value_4_7, %tmp_82_7_1

]]></Node>
<StgValue><ssdm name="temp_value_4_7_1"/></StgValue>
</operation>

<operation id="439" st_id="12" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:212  %temp_value_4_8_1 = fadd float %temp_value_4_8, %tmp_82_8_1

]]></Node>
<StgValue><ssdm name="temp_value_4_8_1"/></StgValue>
</operation>

<operation id="440" st_id="12" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:235  %temp_value_4_9_1 = fadd float %temp_value_4_9, %tmp_82_9_1

]]></Node>
<StgValue><ssdm name="temp_value_4_9_1"/></StgValue>
</operation>

<operation id="441" st_id="12" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:260  %temp_value_4_10_1 = fadd float %temp_value_4_s, %tmp_82_10_1

]]></Node>
<StgValue><ssdm name="temp_value_4_10_1"/></StgValue>
</operation>

<operation id="442" st_id="12" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:287  %temp_value_4_11_1 = fadd float %temp_value_4_10, %tmp_82_11_1

]]></Node>
<StgValue><ssdm name="temp_value_4_11_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="443" st_id="13" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:102  %temp_value_3 = fmul float %temp_value_2, %temp_value_2

]]></Node>
<StgValue><ssdm name="temp_value_3"/></StgValue>
</operation>

<operation id="444" st_id="13" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:110  %temp_value_2_1 = fsub float %U_unc_kk_load_1, %temp_value_4_1_1

]]></Node>
<StgValue><ssdm name="temp_value_2_1"/></StgValue>
</operation>

<operation id="445" st_id="13" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:118  %temp_value_4_2_2 = fadd float %temp_value_4_2_1, %tmp_82_2_2

]]></Node>
<StgValue><ssdm name="temp_value_4_2_2"/></StgValue>
</operation>

<operation id="446" st_id="13" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:129  %temp_value_4_3_2 = fadd float %temp_value_4_3_1, %tmp_82_3_2

]]></Node>
<StgValue><ssdm name="temp_value_4_3_2"/></StgValue>
</operation>

<operation id="447" st_id="13" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:142  %temp_value_4_4_2 = fadd float %temp_value_4_4_1, %tmp_82_4_2

]]></Node>
<StgValue><ssdm name="temp_value_4_4_2"/></StgValue>
</operation>

<operation id="448" st_id="13" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:157  %temp_value_4_5_2 = fadd float %temp_value_4_5_1, %tmp_82_5_2

]]></Node>
<StgValue><ssdm name="temp_value_4_5_2"/></StgValue>
</operation>

<operation id="449" st_id="13" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:174  %temp_value_4_6_2 = fadd float %temp_value_4_6_1, %tmp_82_6_2

]]></Node>
<StgValue><ssdm name="temp_value_4_6_2"/></StgValue>
</operation>

<operation id="450" st_id="13" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:193  %temp_value_4_7_2 = fadd float %temp_value_4_7_1, %tmp_82_7_2

]]></Node>
<StgValue><ssdm name="temp_value_4_7_2"/></StgValue>
</operation>

<operation id="451" st_id="13" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:214  %temp_value_4_8_2 = fadd float %temp_value_4_8_1, %tmp_82_8_2

]]></Node>
<StgValue><ssdm name="temp_value_4_8_2"/></StgValue>
</operation>

<operation id="452" st_id="13" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:237  %temp_value_4_9_2 = fadd float %temp_value_4_9_1, %tmp_82_9_2

]]></Node>
<StgValue><ssdm name="temp_value_4_9_2"/></StgValue>
</operation>

<operation id="453" st_id="13" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:262  %temp_value_4_10_2 = fadd float %temp_value_4_10_1, %tmp_82_10_2

]]></Node>
<StgValue><ssdm name="temp_value_4_10_2"/></StgValue>
</operation>

<operation id="454" st_id="13" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:289  %temp_value_4_11_2 = fadd float %temp_value_4_11_1, %tmp_82_11_2

]]></Node>
<StgValue><ssdm name="temp_value_4_11_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="455" st_id="14" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:102  %temp_value_3 = fmul float %temp_value_2, %temp_value_2

]]></Node>
<StgValue><ssdm name="temp_value_3"/></StgValue>
</operation>

<operation id="456" st_id="14" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:110  %temp_value_2_1 = fsub float %U_unc_kk_load_1, %temp_value_4_1_1

]]></Node>
<StgValue><ssdm name="temp_value_2_1"/></StgValue>
</operation>

<operation id="457" st_id="14" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:118  %temp_value_4_2_2 = fadd float %temp_value_4_2_1, %tmp_82_2_2

]]></Node>
<StgValue><ssdm name="temp_value_4_2_2"/></StgValue>
</operation>

<operation id="458" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:119  %U_unc_kk_addr_2 = getelementptr [12 x float]* %U_unc_kk, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="U_unc_kk_addr_2"/></StgValue>
</operation>

<operation id="459" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="4">
<![CDATA[
meminst.0:120  %U_unc_kk_load_2 = load float* %U_unc_kk_addr_2, align 4

]]></Node>
<StgValue><ssdm name="U_unc_kk_load_2"/></StgValue>
</operation>

<operation id="460" st_id="14" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:129  %temp_value_4_3_2 = fadd float %temp_value_4_3_1, %tmp_82_3_2

]]></Node>
<StgValue><ssdm name="temp_value_4_3_2"/></StgValue>
</operation>

<operation id="461" st_id="14" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:142  %temp_value_4_4_2 = fadd float %temp_value_4_4_1, %tmp_82_4_2

]]></Node>
<StgValue><ssdm name="temp_value_4_4_2"/></StgValue>
</operation>

<operation id="462" st_id="14" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:157  %temp_value_4_5_2 = fadd float %temp_value_4_5_1, %tmp_82_5_2

]]></Node>
<StgValue><ssdm name="temp_value_4_5_2"/></StgValue>
</operation>

<operation id="463" st_id="14" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:174  %temp_value_4_6_2 = fadd float %temp_value_4_6_1, %tmp_82_6_2

]]></Node>
<StgValue><ssdm name="temp_value_4_6_2"/></StgValue>
</operation>

<operation id="464" st_id="14" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:193  %temp_value_4_7_2 = fadd float %temp_value_4_7_1, %tmp_82_7_2

]]></Node>
<StgValue><ssdm name="temp_value_4_7_2"/></StgValue>
</operation>

<operation id="465" st_id="14" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:214  %temp_value_4_8_2 = fadd float %temp_value_4_8_1, %tmp_82_8_2

]]></Node>
<StgValue><ssdm name="temp_value_4_8_2"/></StgValue>
</operation>

<operation id="466" st_id="14" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:237  %temp_value_4_9_2 = fadd float %temp_value_4_9_1, %tmp_82_9_2

]]></Node>
<StgValue><ssdm name="temp_value_4_9_2"/></StgValue>
</operation>

<operation id="467" st_id="14" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:262  %temp_value_4_10_2 = fadd float %temp_value_4_10_1, %tmp_82_10_2

]]></Node>
<StgValue><ssdm name="temp_value_4_10_2"/></StgValue>
</operation>

<operation id="468" st_id="14" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:289  %temp_value_4_11_2 = fadd float %temp_value_4_11_1, %tmp_82_11_2

]]></Node>
<StgValue><ssdm name="temp_value_4_11_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="469" st_id="15" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:103  %educated_rho_1 = fadd float %temp_value_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="educated_rho_1"/></StgValue>
</operation>

<operation id="470" st_id="15" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:110  %temp_value_2_1 = fsub float %U_unc_kk_load_1, %temp_value_4_1_1

]]></Node>
<StgValue><ssdm name="temp_value_2_1"/></StgValue>
</operation>

<operation id="471" st_id="15" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:118  %temp_value_4_2_2 = fadd float %temp_value_4_2_1, %tmp_82_2_2

]]></Node>
<StgValue><ssdm name="temp_value_4_2_2"/></StgValue>
</operation>

<operation id="472" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="4">
<![CDATA[
meminst.0:120  %U_unc_kk_load_2 = load float* %U_unc_kk_addr_2, align 4

]]></Node>
<StgValue><ssdm name="U_unc_kk_load_2"/></StgValue>
</operation>

<operation id="473" st_id="15" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:129  %temp_value_4_3_2 = fadd float %temp_value_4_3_1, %tmp_82_3_2

]]></Node>
<StgValue><ssdm name="temp_value_4_3_2"/></StgValue>
</operation>

<operation id="474" st_id="15" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:142  %temp_value_4_4_2 = fadd float %temp_value_4_4_1, %tmp_82_4_2

]]></Node>
<StgValue><ssdm name="temp_value_4_4_2"/></StgValue>
</operation>

<operation id="475" st_id="15" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:157  %temp_value_4_5_2 = fadd float %temp_value_4_5_1, %tmp_82_5_2

]]></Node>
<StgValue><ssdm name="temp_value_4_5_2"/></StgValue>
</operation>

<operation id="476" st_id="15" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:174  %temp_value_4_6_2 = fadd float %temp_value_4_6_1, %tmp_82_6_2

]]></Node>
<StgValue><ssdm name="temp_value_4_6_2"/></StgValue>
</operation>

<operation id="477" st_id="15" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:193  %temp_value_4_7_2 = fadd float %temp_value_4_7_1, %tmp_82_7_2

]]></Node>
<StgValue><ssdm name="temp_value_4_7_2"/></StgValue>
</operation>

<operation id="478" st_id="15" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:214  %temp_value_4_8_2 = fadd float %temp_value_4_8_1, %tmp_82_8_2

]]></Node>
<StgValue><ssdm name="temp_value_4_8_2"/></StgValue>
</operation>

<operation id="479" st_id="15" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:237  %temp_value_4_9_2 = fadd float %temp_value_4_9_1, %tmp_82_9_2

]]></Node>
<StgValue><ssdm name="temp_value_4_9_2"/></StgValue>
</operation>

<operation id="480" st_id="15" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:262  %temp_value_4_10_2 = fadd float %temp_value_4_10_1, %tmp_82_10_2

]]></Node>
<StgValue><ssdm name="temp_value_4_10_2"/></StgValue>
</operation>

<operation id="481" st_id="15" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:289  %temp_value_4_11_2 = fadd float %temp_value_4_11_1, %tmp_82_11_2

]]></Node>
<StgValue><ssdm name="temp_value_4_11_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="482" st_id="16" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:103  %educated_rho_1 = fadd float %temp_value_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="educated_rho_1"/></StgValue>
</operation>

<operation id="483" st_id="16" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:110  %temp_value_2_1 = fsub float %U_unc_kk_load_1, %temp_value_4_1_1

]]></Node>
<StgValue><ssdm name="temp_value_2_1"/></StgValue>
</operation>

<operation id="484" st_id="16" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:118  %temp_value_4_2_2 = fadd float %temp_value_4_2_1, %tmp_82_2_2

]]></Node>
<StgValue><ssdm name="temp_value_4_2_2"/></StgValue>
</operation>

<operation id="485" st_id="16" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:129  %temp_value_4_3_2 = fadd float %temp_value_4_3_1, %tmp_82_3_2

]]></Node>
<StgValue><ssdm name="temp_value_4_3_2"/></StgValue>
</operation>

<operation id="486" st_id="16" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:142  %temp_value_4_4_2 = fadd float %temp_value_4_4_1, %tmp_82_4_2

]]></Node>
<StgValue><ssdm name="temp_value_4_4_2"/></StgValue>
</operation>

<operation id="487" st_id="16" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:157  %temp_value_4_5_2 = fadd float %temp_value_4_5_1, %tmp_82_5_2

]]></Node>
<StgValue><ssdm name="temp_value_4_5_2"/></StgValue>
</operation>

<operation id="488" st_id="16" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:174  %temp_value_4_6_2 = fadd float %temp_value_4_6_1, %tmp_82_6_2

]]></Node>
<StgValue><ssdm name="temp_value_4_6_2"/></StgValue>
</operation>

<operation id="489" st_id="16" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:193  %temp_value_4_7_2 = fadd float %temp_value_4_7_1, %tmp_82_7_2

]]></Node>
<StgValue><ssdm name="temp_value_4_7_2"/></StgValue>
</operation>

<operation id="490" st_id="16" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:214  %temp_value_4_8_2 = fadd float %temp_value_4_8_1, %tmp_82_8_2

]]></Node>
<StgValue><ssdm name="temp_value_4_8_2"/></StgValue>
</operation>

<operation id="491" st_id="16" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:237  %temp_value_4_9_2 = fadd float %temp_value_4_9_1, %tmp_82_9_2

]]></Node>
<StgValue><ssdm name="temp_value_4_9_2"/></StgValue>
</operation>

<operation id="492" st_id="16" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:262  %temp_value_4_10_2 = fadd float %temp_value_4_10_1, %tmp_82_10_2

]]></Node>
<StgValue><ssdm name="temp_value_4_10_2"/></StgValue>
</operation>

<operation id="493" st_id="16" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:289  %temp_value_4_11_2 = fadd float %temp_value_4_11_1, %tmp_82_11_2

]]></Node>
<StgValue><ssdm name="temp_value_4_11_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="494" st_id="17" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:103  %educated_rho_1 = fadd float %temp_value_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="educated_rho_1"/></StgValue>
</operation>

<operation id="495" st_id="17" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:111  %temp_value_3_1 = fmul float %temp_value_2_1, %temp_value_2_1

]]></Node>
<StgValue><ssdm name="temp_value_3_1"/></StgValue>
</operation>

<operation id="496" st_id="17" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:121  %temp_value_2_2 = fsub float %U_unc_kk_load_2, %temp_value_4_2_2

]]></Node>
<StgValue><ssdm name="temp_value_2_2"/></StgValue>
</operation>

<operation id="497" st_id="17" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:131  %temp_value_4_3_3 = fadd float %temp_value_4_3_2, %tmp_82_3_3

]]></Node>
<StgValue><ssdm name="temp_value_4_3_3"/></StgValue>
</operation>

<operation id="498" st_id="17" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:144  %temp_value_4_4_3 = fadd float %temp_value_4_4_2, %tmp_82_4_3

]]></Node>
<StgValue><ssdm name="temp_value_4_4_3"/></StgValue>
</operation>

<operation id="499" st_id="17" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:159  %temp_value_4_5_3 = fadd float %temp_value_4_5_2, %tmp_82_5_3

]]></Node>
<StgValue><ssdm name="temp_value_4_5_3"/></StgValue>
</operation>

<operation id="500" st_id="17" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:176  %temp_value_4_6_3 = fadd float %temp_value_4_6_2, %tmp_82_6_3

]]></Node>
<StgValue><ssdm name="temp_value_4_6_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="501" st_id="18" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:103  %educated_rho_1 = fadd float %temp_value_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="educated_rho_1"/></StgValue>
</operation>

<operation id="502" st_id="18" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:111  %temp_value_3_1 = fmul float %temp_value_2_1, %temp_value_2_1

]]></Node>
<StgValue><ssdm name="temp_value_3_1"/></StgValue>
</operation>

<operation id="503" st_id="18" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:121  %temp_value_2_2 = fsub float %U_unc_kk_load_2, %temp_value_4_2_2

]]></Node>
<StgValue><ssdm name="temp_value_2_2"/></StgValue>
</operation>

<operation id="504" st_id="18" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:131  %temp_value_4_3_3 = fadd float %temp_value_4_3_2, %tmp_82_3_3

]]></Node>
<StgValue><ssdm name="temp_value_4_3_3"/></StgValue>
</operation>

<operation id="505" st_id="18" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:144  %temp_value_4_4_3 = fadd float %temp_value_4_4_2, %tmp_82_4_3

]]></Node>
<StgValue><ssdm name="temp_value_4_4_3"/></StgValue>
</operation>

<operation id="506" st_id="18" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:159  %temp_value_4_5_3 = fadd float %temp_value_4_5_2, %tmp_82_5_3

]]></Node>
<StgValue><ssdm name="temp_value_4_5_3"/></StgValue>
</operation>

<operation id="507" st_id="18" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:176  %temp_value_4_6_3 = fadd float %temp_value_4_6_2, %tmp_82_6_3

]]></Node>
<StgValue><ssdm name="temp_value_4_6_3"/></StgValue>
</operation>

<operation id="508" st_id="18" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:195  %temp_value_4_7_3 = fadd float %temp_value_4_7_2, %tmp_82_7_3

]]></Node>
<StgValue><ssdm name="temp_value_4_7_3"/></StgValue>
</operation>

<operation id="509" st_id="18" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:216  %temp_value_4_8_3 = fadd float %temp_value_4_8_2, %tmp_82_8_3

]]></Node>
<StgValue><ssdm name="temp_value_4_8_3"/></StgValue>
</operation>

<operation id="510" st_id="18" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:239  %temp_value_4_9_3 = fadd float %temp_value_4_9_2, %tmp_82_9_3

]]></Node>
<StgValue><ssdm name="temp_value_4_9_3"/></StgValue>
</operation>

<operation id="511" st_id="18" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:264  %temp_value_4_10_3 = fadd float %temp_value_4_10_2, %tmp_82_10_3

]]></Node>
<StgValue><ssdm name="temp_value_4_10_3"/></StgValue>
</operation>

<operation id="512" st_id="18" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:291  %temp_value_4_11_3 = fadd float %temp_value_4_11_2, %tmp_82_11_3

]]></Node>
<StgValue><ssdm name="temp_value_4_11_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="513" st_id="19" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:112  %educated_rho_1_1 = fadd float %educated_rho_1, %temp_value_3_1

]]></Node>
<StgValue><ssdm name="educated_rho_1_1"/></StgValue>
</operation>

<operation id="514" st_id="19" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:121  %temp_value_2_2 = fsub float %U_unc_kk_load_2, %temp_value_4_2_2

]]></Node>
<StgValue><ssdm name="temp_value_2_2"/></StgValue>
</operation>

<operation id="515" st_id="19" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:131  %temp_value_4_3_3 = fadd float %temp_value_4_3_2, %tmp_82_3_3

]]></Node>
<StgValue><ssdm name="temp_value_4_3_3"/></StgValue>
</operation>

<operation id="516" st_id="19" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:144  %temp_value_4_4_3 = fadd float %temp_value_4_4_2, %tmp_82_4_3

]]></Node>
<StgValue><ssdm name="temp_value_4_4_3"/></StgValue>
</operation>

<operation id="517" st_id="19" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:159  %temp_value_4_5_3 = fadd float %temp_value_4_5_2, %tmp_82_5_3

]]></Node>
<StgValue><ssdm name="temp_value_4_5_3"/></StgValue>
</operation>

<operation id="518" st_id="19" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:176  %temp_value_4_6_3 = fadd float %temp_value_4_6_2, %tmp_82_6_3

]]></Node>
<StgValue><ssdm name="temp_value_4_6_3"/></StgValue>
</operation>

<operation id="519" st_id="19" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:195  %temp_value_4_7_3 = fadd float %temp_value_4_7_2, %tmp_82_7_3

]]></Node>
<StgValue><ssdm name="temp_value_4_7_3"/></StgValue>
</operation>

<operation id="520" st_id="19" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:216  %temp_value_4_8_3 = fadd float %temp_value_4_8_2, %tmp_82_8_3

]]></Node>
<StgValue><ssdm name="temp_value_4_8_3"/></StgValue>
</operation>

<operation id="521" st_id="19" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:239  %temp_value_4_9_3 = fadd float %temp_value_4_9_2, %tmp_82_9_3

]]></Node>
<StgValue><ssdm name="temp_value_4_9_3"/></StgValue>
</operation>

<operation id="522" st_id="19" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:264  %temp_value_4_10_3 = fadd float %temp_value_4_10_2, %tmp_82_10_3

]]></Node>
<StgValue><ssdm name="temp_value_4_10_3"/></StgValue>
</operation>

<operation id="523" st_id="19" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:291  %temp_value_4_11_3 = fadd float %temp_value_4_11_2, %tmp_82_11_3

]]></Node>
<StgValue><ssdm name="temp_value_4_11_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="524" st_id="20" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:112  %educated_rho_1_1 = fadd float %educated_rho_1, %temp_value_3_1

]]></Node>
<StgValue><ssdm name="educated_rho_1_1"/></StgValue>
</operation>

<operation id="525" st_id="20" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:121  %temp_value_2_2 = fsub float %U_unc_kk_load_2, %temp_value_4_2_2

]]></Node>
<StgValue><ssdm name="temp_value_2_2"/></StgValue>
</operation>

<operation id="526" st_id="20" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:131  %temp_value_4_3_3 = fadd float %temp_value_4_3_2, %tmp_82_3_3

]]></Node>
<StgValue><ssdm name="temp_value_4_3_3"/></StgValue>
</operation>

<operation id="527" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:132  %U_unc_kk_addr_3 = getelementptr [12 x float]* %U_unc_kk, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="U_unc_kk_addr_3"/></StgValue>
</operation>

<operation id="528" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="4">
<![CDATA[
meminst.0:133  %U_unc_kk_load_3 = load float* %U_unc_kk_addr_3, align 4

]]></Node>
<StgValue><ssdm name="U_unc_kk_load_3"/></StgValue>
</operation>

<operation id="529" st_id="20" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:144  %temp_value_4_4_3 = fadd float %temp_value_4_4_2, %tmp_82_4_3

]]></Node>
<StgValue><ssdm name="temp_value_4_4_3"/></StgValue>
</operation>

<operation id="530" st_id="20" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:159  %temp_value_4_5_3 = fadd float %temp_value_4_5_2, %tmp_82_5_3

]]></Node>
<StgValue><ssdm name="temp_value_4_5_3"/></StgValue>
</operation>

<operation id="531" st_id="20" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:176  %temp_value_4_6_3 = fadd float %temp_value_4_6_2, %tmp_82_6_3

]]></Node>
<StgValue><ssdm name="temp_value_4_6_3"/></StgValue>
</operation>

<operation id="532" st_id="20" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:195  %temp_value_4_7_3 = fadd float %temp_value_4_7_2, %tmp_82_7_3

]]></Node>
<StgValue><ssdm name="temp_value_4_7_3"/></StgValue>
</operation>

<operation id="533" st_id="20" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:216  %temp_value_4_8_3 = fadd float %temp_value_4_8_2, %tmp_82_8_3

]]></Node>
<StgValue><ssdm name="temp_value_4_8_3"/></StgValue>
</operation>

<operation id="534" st_id="20" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:239  %temp_value_4_9_3 = fadd float %temp_value_4_9_2, %tmp_82_9_3

]]></Node>
<StgValue><ssdm name="temp_value_4_9_3"/></StgValue>
</operation>

<operation id="535" st_id="20" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:264  %temp_value_4_10_3 = fadd float %temp_value_4_10_2, %tmp_82_10_3

]]></Node>
<StgValue><ssdm name="temp_value_4_10_3"/></StgValue>
</operation>

<operation id="536" st_id="20" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:291  %temp_value_4_11_3 = fadd float %temp_value_4_11_2, %tmp_82_11_3

]]></Node>
<StgValue><ssdm name="temp_value_4_11_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="537" st_id="21" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:112  %educated_rho_1_1 = fadd float %educated_rho_1, %temp_value_3_1

]]></Node>
<StgValue><ssdm name="educated_rho_1_1"/></StgValue>
</operation>

<operation id="538" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="4">
<![CDATA[
meminst.0:133  %U_unc_kk_load_3 = load float* %U_unc_kk_addr_3, align 4

]]></Node>
<StgValue><ssdm name="U_unc_kk_load_3"/></StgValue>
</operation>

<operation id="539" st_id="21" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:134  %temp_value_2_3 = fsub float %U_unc_kk_load_3, %temp_value_4_3_3

]]></Node>
<StgValue><ssdm name="temp_value_2_3"/></StgValue>
</operation>

<operation id="540" st_id="21" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:146  %temp_value_4_4_4 = fadd float %temp_value_4_4_3, %tmp_82_4_4

]]></Node>
<StgValue><ssdm name="temp_value_4_4_4"/></StgValue>
</operation>

<operation id="541" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:147  %U_unc_kk_addr_4 = getelementptr [12 x float]* %U_unc_kk, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="U_unc_kk_addr_4"/></StgValue>
</operation>

<operation id="542" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="4">
<![CDATA[
meminst.0:148  %U_unc_kk_load_4 = load float* %U_unc_kk_addr_4, align 4

]]></Node>
<StgValue><ssdm name="U_unc_kk_load_4"/></StgValue>
</operation>

<operation id="543" st_id="21" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:161  %temp_value_4_5_4 = fadd float %temp_value_4_5_3, %tmp_82_5_4

]]></Node>
<StgValue><ssdm name="temp_value_4_5_4"/></StgValue>
</operation>

<operation id="544" st_id="21" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:178  %temp_value_4_6_4 = fadd float %temp_value_4_6_3, %tmp_82_6_4

]]></Node>
<StgValue><ssdm name="temp_value_4_6_4"/></StgValue>
</operation>

<operation id="545" st_id="21" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:195  %temp_value_4_7_3 = fadd float %temp_value_4_7_2, %tmp_82_7_3

]]></Node>
<StgValue><ssdm name="temp_value_4_7_3"/></StgValue>
</operation>

<operation id="546" st_id="21" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:216  %temp_value_4_8_3 = fadd float %temp_value_4_8_2, %tmp_82_8_3

]]></Node>
<StgValue><ssdm name="temp_value_4_8_3"/></StgValue>
</operation>

<operation id="547" st_id="21" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:239  %temp_value_4_9_3 = fadd float %temp_value_4_9_2, %tmp_82_9_3

]]></Node>
<StgValue><ssdm name="temp_value_4_9_3"/></StgValue>
</operation>

<operation id="548" st_id="21" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:264  %temp_value_4_10_3 = fadd float %temp_value_4_10_2, %tmp_82_10_3

]]></Node>
<StgValue><ssdm name="temp_value_4_10_3"/></StgValue>
</operation>

<operation id="549" st_id="21" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:291  %temp_value_4_11_3 = fadd float %temp_value_4_11_2, %tmp_82_11_3

]]></Node>
<StgValue><ssdm name="temp_value_4_11_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="550" st_id="22" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:112  %educated_rho_1_1 = fadd float %educated_rho_1, %temp_value_3_1

]]></Node>
<StgValue><ssdm name="educated_rho_1_1"/></StgValue>
</operation>

<operation id="551" st_id="22" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:134  %temp_value_2_3 = fsub float %U_unc_kk_load_3, %temp_value_4_3_3

]]></Node>
<StgValue><ssdm name="temp_value_2_3"/></StgValue>
</operation>

<operation id="552" st_id="22" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:146  %temp_value_4_4_4 = fadd float %temp_value_4_4_3, %tmp_82_4_4

]]></Node>
<StgValue><ssdm name="temp_value_4_4_4"/></StgValue>
</operation>

<operation id="553" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="4">
<![CDATA[
meminst.0:148  %U_unc_kk_load_4 = load float* %U_unc_kk_addr_4, align 4

]]></Node>
<StgValue><ssdm name="U_unc_kk_load_4"/></StgValue>
</operation>

<operation id="554" st_id="22" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:161  %temp_value_4_5_4 = fadd float %temp_value_4_5_3, %tmp_82_5_4

]]></Node>
<StgValue><ssdm name="temp_value_4_5_4"/></StgValue>
</operation>

<operation id="555" st_id="22" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:178  %temp_value_4_6_4 = fadd float %temp_value_4_6_3, %tmp_82_6_4

]]></Node>
<StgValue><ssdm name="temp_value_4_6_4"/></StgValue>
</operation>

<operation id="556" st_id="22" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:197  %temp_value_4_7_4 = fadd float %temp_value_4_7_3, %tmp_82_7_4

]]></Node>
<StgValue><ssdm name="temp_value_4_7_4"/></StgValue>
</operation>

<operation id="557" st_id="22" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:218  %temp_value_4_8_4 = fadd float %temp_value_4_8_3, %tmp_82_8_4

]]></Node>
<StgValue><ssdm name="temp_value_4_8_4"/></StgValue>
</operation>

<operation id="558" st_id="22" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:241  %temp_value_4_9_4 = fadd float %temp_value_4_9_3, %tmp_82_9_4

]]></Node>
<StgValue><ssdm name="temp_value_4_9_4"/></StgValue>
</operation>

<operation id="559" st_id="22" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:266  %temp_value_4_10_4 = fadd float %temp_value_4_10_3, %tmp_82_10_4

]]></Node>
<StgValue><ssdm name="temp_value_4_10_4"/></StgValue>
</operation>

<operation id="560" st_id="22" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:293  %temp_value_4_11_4 = fadd float %temp_value_4_11_3, %tmp_82_11_4

]]></Node>
<StgValue><ssdm name="temp_value_4_11_4"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="561" st_id="23" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:134  %temp_value_2_3 = fsub float %U_unc_kk_load_3, %temp_value_4_3_3

]]></Node>
<StgValue><ssdm name="temp_value_2_3"/></StgValue>
</operation>

<operation id="562" st_id="23" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:146  %temp_value_4_4_4 = fadd float %temp_value_4_4_3, %tmp_82_4_4

]]></Node>
<StgValue><ssdm name="temp_value_4_4_4"/></StgValue>
</operation>

<operation id="563" st_id="23" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:161  %temp_value_4_5_4 = fadd float %temp_value_4_5_3, %tmp_82_5_4

]]></Node>
<StgValue><ssdm name="temp_value_4_5_4"/></StgValue>
</operation>

<operation id="564" st_id="23" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:178  %temp_value_4_6_4 = fadd float %temp_value_4_6_3, %tmp_82_6_4

]]></Node>
<StgValue><ssdm name="temp_value_4_6_4"/></StgValue>
</operation>

<operation id="565" st_id="23" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:197  %temp_value_4_7_4 = fadd float %temp_value_4_7_3, %tmp_82_7_4

]]></Node>
<StgValue><ssdm name="temp_value_4_7_4"/></StgValue>
</operation>

<operation id="566" st_id="23" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:218  %temp_value_4_8_4 = fadd float %temp_value_4_8_3, %tmp_82_8_4

]]></Node>
<StgValue><ssdm name="temp_value_4_8_4"/></StgValue>
</operation>

<operation id="567" st_id="23" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:241  %temp_value_4_9_4 = fadd float %temp_value_4_9_3, %tmp_82_9_4

]]></Node>
<StgValue><ssdm name="temp_value_4_9_4"/></StgValue>
</operation>

<operation id="568" st_id="23" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:266  %temp_value_4_10_4 = fadd float %temp_value_4_10_3, %tmp_82_10_4

]]></Node>
<StgValue><ssdm name="temp_value_4_10_4"/></StgValue>
</operation>

<operation id="569" st_id="23" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:293  %temp_value_4_11_4 = fadd float %temp_value_4_11_3, %tmp_82_11_4

]]></Node>
<StgValue><ssdm name="temp_value_4_11_4"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="570" st_id="24" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:122  %temp_value_3_2 = fmul float %temp_value_2_2, %temp_value_2_2

]]></Node>
<StgValue><ssdm name="temp_value_3_2"/></StgValue>
</operation>

<operation id="571" st_id="24" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:134  %temp_value_2_3 = fsub float %U_unc_kk_load_3, %temp_value_4_3_3

]]></Node>
<StgValue><ssdm name="temp_value_2_3"/></StgValue>
</operation>

<operation id="572" st_id="24" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:146  %temp_value_4_4_4 = fadd float %temp_value_4_4_3, %tmp_82_4_4

]]></Node>
<StgValue><ssdm name="temp_value_4_4_4"/></StgValue>
</operation>

<operation id="573" st_id="24" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:161  %temp_value_4_5_4 = fadd float %temp_value_4_5_3, %tmp_82_5_4

]]></Node>
<StgValue><ssdm name="temp_value_4_5_4"/></StgValue>
</operation>

<operation id="574" st_id="24" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:178  %temp_value_4_6_4 = fadd float %temp_value_4_6_3, %tmp_82_6_4

]]></Node>
<StgValue><ssdm name="temp_value_4_6_4"/></StgValue>
</operation>

<operation id="575" st_id="24" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:197  %temp_value_4_7_4 = fadd float %temp_value_4_7_3, %tmp_82_7_4

]]></Node>
<StgValue><ssdm name="temp_value_4_7_4"/></StgValue>
</operation>

<operation id="576" st_id="24" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:218  %temp_value_4_8_4 = fadd float %temp_value_4_8_3, %tmp_82_8_4

]]></Node>
<StgValue><ssdm name="temp_value_4_8_4"/></StgValue>
</operation>

<operation id="577" st_id="24" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:241  %temp_value_4_9_4 = fadd float %temp_value_4_9_3, %tmp_82_9_4

]]></Node>
<StgValue><ssdm name="temp_value_4_9_4"/></StgValue>
</operation>

<operation id="578" st_id="24" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:266  %temp_value_4_10_4 = fadd float %temp_value_4_10_3, %tmp_82_10_4

]]></Node>
<StgValue><ssdm name="temp_value_4_10_4"/></StgValue>
</operation>

<operation id="579" st_id="24" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:293  %temp_value_4_11_4 = fadd float %temp_value_4_11_3, %tmp_82_11_4

]]></Node>
<StgValue><ssdm name="temp_value_4_11_4"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="580" st_id="25" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:122  %temp_value_3_2 = fmul float %temp_value_2_2, %temp_value_2_2

]]></Node>
<StgValue><ssdm name="temp_value_3_2"/></StgValue>
</operation>

<operation id="581" st_id="25" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:135  %temp_value_3_3 = fmul float %temp_value_2_3, %temp_value_2_3

]]></Node>
<StgValue><ssdm name="temp_value_3_3"/></StgValue>
</operation>

<operation id="582" st_id="25" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:149  %temp_value_2_4 = fsub float %U_unc_kk_load_4, %temp_value_4_4_4

]]></Node>
<StgValue><ssdm name="temp_value_2_4"/></StgValue>
</operation>

<operation id="583" st_id="25" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:163  %temp_value_4_5_5 = fadd float %temp_value_4_5_4, %tmp_82_5_5

]]></Node>
<StgValue><ssdm name="temp_value_4_5_5"/></StgValue>
</operation>

<operation id="584" st_id="25" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:180  %temp_value_4_6_5 = fadd float %temp_value_4_6_4, %tmp_82_6_5

]]></Node>
<StgValue><ssdm name="temp_value_4_6_5"/></StgValue>
</operation>

<operation id="585" st_id="25" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:197  %temp_value_4_7_4 = fadd float %temp_value_4_7_3, %tmp_82_7_4

]]></Node>
<StgValue><ssdm name="temp_value_4_7_4"/></StgValue>
</operation>

<operation id="586" st_id="25" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:218  %temp_value_4_8_4 = fadd float %temp_value_4_8_3, %tmp_82_8_4

]]></Node>
<StgValue><ssdm name="temp_value_4_8_4"/></StgValue>
</operation>

<operation id="587" st_id="25" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:241  %temp_value_4_9_4 = fadd float %temp_value_4_9_3, %tmp_82_9_4

]]></Node>
<StgValue><ssdm name="temp_value_4_9_4"/></StgValue>
</operation>

<operation id="588" st_id="25" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:266  %temp_value_4_10_4 = fadd float %temp_value_4_10_3, %tmp_82_10_4

]]></Node>
<StgValue><ssdm name="temp_value_4_10_4"/></StgValue>
</operation>

<operation id="589" st_id="25" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:293  %temp_value_4_11_4 = fadd float %temp_value_4_11_3, %tmp_82_11_4

]]></Node>
<StgValue><ssdm name="temp_value_4_11_4"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="590" st_id="26" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:123  %educated_rho_1_2 = fadd float %educated_rho_1_1, %temp_value_3_2

]]></Node>
<StgValue><ssdm name="educated_rho_1_2"/></StgValue>
</operation>

<operation id="591" st_id="26" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:135  %temp_value_3_3 = fmul float %temp_value_2_3, %temp_value_2_3

]]></Node>
<StgValue><ssdm name="temp_value_3_3"/></StgValue>
</operation>

<operation id="592" st_id="26" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:149  %temp_value_2_4 = fsub float %U_unc_kk_load_4, %temp_value_4_4_4

]]></Node>
<StgValue><ssdm name="temp_value_2_4"/></StgValue>
</operation>

<operation id="593" st_id="26" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:163  %temp_value_4_5_5 = fadd float %temp_value_4_5_4, %tmp_82_5_5

]]></Node>
<StgValue><ssdm name="temp_value_4_5_5"/></StgValue>
</operation>

<operation id="594" st_id="26" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:180  %temp_value_4_6_5 = fadd float %temp_value_4_6_4, %tmp_82_6_5

]]></Node>
<StgValue><ssdm name="temp_value_4_6_5"/></StgValue>
</operation>

<operation id="595" st_id="26" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:199  %temp_value_4_7_5 = fadd float %temp_value_4_7_4, %tmp_82_7_5

]]></Node>
<StgValue><ssdm name="temp_value_4_7_5"/></StgValue>
</operation>

<operation id="596" st_id="26" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:220  %temp_value_4_8_5 = fadd float %temp_value_4_8_4, %tmp_82_8_5

]]></Node>
<StgValue><ssdm name="temp_value_4_8_5"/></StgValue>
</operation>

<operation id="597" st_id="26" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:243  %temp_value_4_9_5 = fadd float %temp_value_4_9_4, %tmp_82_9_5

]]></Node>
<StgValue><ssdm name="temp_value_4_9_5"/></StgValue>
</operation>

<operation id="598" st_id="26" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:268  %temp_value_4_10_5 = fadd float %temp_value_4_10_4, %tmp_82_10_5

]]></Node>
<StgValue><ssdm name="temp_value_4_10_5"/></StgValue>
</operation>

<operation id="599" st_id="26" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:295  %temp_value_4_11_5 = fadd float %temp_value_4_11_4, %tmp_82_11_5

]]></Node>
<StgValue><ssdm name="temp_value_4_11_5"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="600" st_id="27" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:123  %educated_rho_1_2 = fadd float %educated_rho_1_1, %temp_value_3_2

]]></Node>
<StgValue><ssdm name="educated_rho_1_2"/></StgValue>
</operation>

<operation id="601" st_id="27" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:149  %temp_value_2_4 = fsub float %U_unc_kk_load_4, %temp_value_4_4_4

]]></Node>
<StgValue><ssdm name="temp_value_2_4"/></StgValue>
</operation>

<operation id="602" st_id="27" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:163  %temp_value_4_5_5 = fadd float %temp_value_4_5_4, %tmp_82_5_5

]]></Node>
<StgValue><ssdm name="temp_value_4_5_5"/></StgValue>
</operation>

<operation id="603" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:164  %U_unc_kk_addr_5 = getelementptr [12 x float]* %U_unc_kk, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="U_unc_kk_addr_5"/></StgValue>
</operation>

<operation id="604" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="4">
<![CDATA[
meminst.0:165  %U_unc_kk_load_5 = load float* %U_unc_kk_addr_5, align 4

]]></Node>
<StgValue><ssdm name="U_unc_kk_load_5"/></StgValue>
</operation>

<operation id="605" st_id="27" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:180  %temp_value_4_6_5 = fadd float %temp_value_4_6_4, %tmp_82_6_5

]]></Node>
<StgValue><ssdm name="temp_value_4_6_5"/></StgValue>
</operation>

<operation id="606" st_id="27" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:199  %temp_value_4_7_5 = fadd float %temp_value_4_7_4, %tmp_82_7_5

]]></Node>
<StgValue><ssdm name="temp_value_4_7_5"/></StgValue>
</operation>

<operation id="607" st_id="27" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:220  %temp_value_4_8_5 = fadd float %temp_value_4_8_4, %tmp_82_8_5

]]></Node>
<StgValue><ssdm name="temp_value_4_8_5"/></StgValue>
</operation>

<operation id="608" st_id="27" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:243  %temp_value_4_9_5 = fadd float %temp_value_4_9_4, %tmp_82_9_5

]]></Node>
<StgValue><ssdm name="temp_value_4_9_5"/></StgValue>
</operation>

<operation id="609" st_id="27" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:268  %temp_value_4_10_5 = fadd float %temp_value_4_10_4, %tmp_82_10_5

]]></Node>
<StgValue><ssdm name="temp_value_4_10_5"/></StgValue>
</operation>

<operation id="610" st_id="27" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:295  %temp_value_4_11_5 = fadd float %temp_value_4_11_4, %tmp_82_11_5

]]></Node>
<StgValue><ssdm name="temp_value_4_11_5"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="611" st_id="28" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:123  %educated_rho_1_2 = fadd float %educated_rho_1_1, %temp_value_3_2

]]></Node>
<StgValue><ssdm name="educated_rho_1_2"/></StgValue>
</operation>

<operation id="612" st_id="28" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:149  %temp_value_2_4 = fsub float %U_unc_kk_load_4, %temp_value_4_4_4

]]></Node>
<StgValue><ssdm name="temp_value_2_4"/></StgValue>
</operation>

<operation id="613" st_id="28" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:163  %temp_value_4_5_5 = fadd float %temp_value_4_5_4, %tmp_82_5_5

]]></Node>
<StgValue><ssdm name="temp_value_4_5_5"/></StgValue>
</operation>

<operation id="614" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="4">
<![CDATA[
meminst.0:165  %U_unc_kk_load_5 = load float* %U_unc_kk_addr_5, align 4

]]></Node>
<StgValue><ssdm name="U_unc_kk_load_5"/></StgValue>
</operation>

<operation id="615" st_id="28" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:180  %temp_value_4_6_5 = fadd float %temp_value_4_6_4, %tmp_82_6_5

]]></Node>
<StgValue><ssdm name="temp_value_4_6_5"/></StgValue>
</operation>

<operation id="616" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:183  %U_unc_kk_addr_6 = getelementptr [12 x float]* %U_unc_kk, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="U_unc_kk_addr_6"/></StgValue>
</operation>

<operation id="617" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="4">
<![CDATA[
meminst.0:184  %U_unc_kk_load_6 = load float* %U_unc_kk_addr_6, align 4

]]></Node>
<StgValue><ssdm name="U_unc_kk_load_6"/></StgValue>
</operation>

<operation id="618" st_id="28" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:199  %temp_value_4_7_5 = fadd float %temp_value_4_7_4, %tmp_82_7_5

]]></Node>
<StgValue><ssdm name="temp_value_4_7_5"/></StgValue>
</operation>

<operation id="619" st_id="28" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:220  %temp_value_4_8_5 = fadd float %temp_value_4_8_4, %tmp_82_8_5

]]></Node>
<StgValue><ssdm name="temp_value_4_8_5"/></StgValue>
</operation>

<operation id="620" st_id="28" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:243  %temp_value_4_9_5 = fadd float %temp_value_4_9_4, %tmp_82_9_5

]]></Node>
<StgValue><ssdm name="temp_value_4_9_5"/></StgValue>
</operation>

<operation id="621" st_id="28" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:268  %temp_value_4_10_5 = fadd float %temp_value_4_10_4, %tmp_82_10_5

]]></Node>
<StgValue><ssdm name="temp_value_4_10_5"/></StgValue>
</operation>

<operation id="622" st_id="28" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:295  %temp_value_4_11_5 = fadd float %temp_value_4_11_4, %tmp_82_11_5

]]></Node>
<StgValue><ssdm name="temp_value_4_11_5"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="623" st_id="29" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:123  %educated_rho_1_2 = fadd float %educated_rho_1_1, %temp_value_3_2

]]></Node>
<StgValue><ssdm name="educated_rho_1_2"/></StgValue>
</operation>

<operation id="624" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="4">
<![CDATA[
meminst.0:184  %U_unc_kk_load_6 = load float* %U_unc_kk_addr_6, align 4

]]></Node>
<StgValue><ssdm name="U_unc_kk_load_6"/></StgValue>
</operation>

<operation id="625" st_id="29" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:199  %temp_value_4_7_5 = fadd float %temp_value_4_7_4, %tmp_82_7_5

]]></Node>
<StgValue><ssdm name="temp_value_4_7_5"/></StgValue>
</operation>

<operation id="626" st_id="29" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:220  %temp_value_4_8_5 = fadd float %temp_value_4_8_4, %tmp_82_8_5

]]></Node>
<StgValue><ssdm name="temp_value_4_8_5"/></StgValue>
</operation>

<operation id="627" st_id="29" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:243  %temp_value_4_9_5 = fadd float %temp_value_4_9_4, %tmp_82_9_5

]]></Node>
<StgValue><ssdm name="temp_value_4_9_5"/></StgValue>
</operation>

<operation id="628" st_id="29" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:268  %temp_value_4_10_5 = fadd float %temp_value_4_10_4, %tmp_82_10_5

]]></Node>
<StgValue><ssdm name="temp_value_4_10_5"/></StgValue>
</operation>

<operation id="629" st_id="29" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:295  %temp_value_4_11_5 = fadd float %temp_value_4_11_4, %tmp_82_11_5

]]></Node>
<StgValue><ssdm name="temp_value_4_11_5"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="630" st_id="30" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:136  %educated_rho_1_3 = fadd float %educated_rho_1_2, %temp_value_3_3

]]></Node>
<StgValue><ssdm name="educated_rho_1_3"/></StgValue>
</operation>

<operation id="631" st_id="30" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:166  %temp_value_2_5 = fsub float %U_unc_kk_load_5, %temp_value_4_5_5

]]></Node>
<StgValue><ssdm name="temp_value_2_5"/></StgValue>
</operation>

<operation id="632" st_id="30" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:182  %temp_value_4_6_6 = fadd float %temp_value_4_6_5, %tmp_82_6_6

]]></Node>
<StgValue><ssdm name="temp_value_4_6_6"/></StgValue>
</operation>

<operation id="633" st_id="30" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:201  %temp_value_4_7_6 = fadd float %temp_value_4_7_5, %tmp_82_7_6

]]></Node>
<StgValue><ssdm name="temp_value_4_7_6"/></StgValue>
</operation>

<operation id="634" st_id="30" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:222  %temp_value_4_8_6 = fadd float %temp_value_4_8_5, %tmp_82_8_6

]]></Node>
<StgValue><ssdm name="temp_value_4_8_6"/></StgValue>
</operation>

<operation id="635" st_id="30" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:245  %temp_value_4_9_6 = fadd float %temp_value_4_9_5, %tmp_82_9_6

]]></Node>
<StgValue><ssdm name="temp_value_4_9_6"/></StgValue>
</operation>

<operation id="636" st_id="30" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:270  %temp_value_4_10_6 = fadd float %temp_value_4_10_5, %tmp_82_10_6

]]></Node>
<StgValue><ssdm name="temp_value_4_10_6"/></StgValue>
</operation>

<operation id="637" st_id="30" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:297  %temp_value_4_11_6 = fadd float %temp_value_4_11_5, %tmp_82_11_6

]]></Node>
<StgValue><ssdm name="temp_value_4_11_6"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="638" st_id="31" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:136  %educated_rho_1_3 = fadd float %educated_rho_1_2, %temp_value_3_3

]]></Node>
<StgValue><ssdm name="educated_rho_1_3"/></StgValue>
</operation>

<operation id="639" st_id="31" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:150  %temp_value_3_4 = fmul float %temp_value_2_4, %temp_value_2_4

]]></Node>
<StgValue><ssdm name="temp_value_3_4"/></StgValue>
</operation>

<operation id="640" st_id="31" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:166  %temp_value_2_5 = fsub float %U_unc_kk_load_5, %temp_value_4_5_5

]]></Node>
<StgValue><ssdm name="temp_value_2_5"/></StgValue>
</operation>

<operation id="641" st_id="31" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:182  %temp_value_4_6_6 = fadd float %temp_value_4_6_5, %tmp_82_6_6

]]></Node>
<StgValue><ssdm name="temp_value_4_6_6"/></StgValue>
</operation>

<operation id="642" st_id="31" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:201  %temp_value_4_7_6 = fadd float %temp_value_4_7_5, %tmp_82_7_6

]]></Node>
<StgValue><ssdm name="temp_value_4_7_6"/></StgValue>
</operation>

<operation id="643" st_id="31" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:222  %temp_value_4_8_6 = fadd float %temp_value_4_8_5, %tmp_82_8_6

]]></Node>
<StgValue><ssdm name="temp_value_4_8_6"/></StgValue>
</operation>

<operation id="644" st_id="31" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:245  %temp_value_4_9_6 = fadd float %temp_value_4_9_5, %tmp_82_9_6

]]></Node>
<StgValue><ssdm name="temp_value_4_9_6"/></StgValue>
</operation>

<operation id="645" st_id="31" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:270  %temp_value_4_10_6 = fadd float %temp_value_4_10_5, %tmp_82_10_6

]]></Node>
<StgValue><ssdm name="temp_value_4_10_6"/></StgValue>
</operation>

<operation id="646" st_id="31" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:297  %temp_value_4_11_6 = fadd float %temp_value_4_11_5, %tmp_82_11_6

]]></Node>
<StgValue><ssdm name="temp_value_4_11_6"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="647" st_id="32" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:136  %educated_rho_1_3 = fadd float %educated_rho_1_2, %temp_value_3_3

]]></Node>
<StgValue><ssdm name="educated_rho_1_3"/></StgValue>
</operation>

<operation id="648" st_id="32" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:150  %temp_value_3_4 = fmul float %temp_value_2_4, %temp_value_2_4

]]></Node>
<StgValue><ssdm name="temp_value_3_4"/></StgValue>
</operation>

<operation id="649" st_id="32" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:166  %temp_value_2_5 = fsub float %U_unc_kk_load_5, %temp_value_4_5_5

]]></Node>
<StgValue><ssdm name="temp_value_2_5"/></StgValue>
</operation>

<operation id="650" st_id="32" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:182  %temp_value_4_6_6 = fadd float %temp_value_4_6_5, %tmp_82_6_6

]]></Node>
<StgValue><ssdm name="temp_value_4_6_6"/></StgValue>
</operation>

<operation id="651" st_id="32" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:201  %temp_value_4_7_6 = fadd float %temp_value_4_7_5, %tmp_82_7_6

]]></Node>
<StgValue><ssdm name="temp_value_4_7_6"/></StgValue>
</operation>

<operation id="652" st_id="32" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:222  %temp_value_4_8_6 = fadd float %temp_value_4_8_5, %tmp_82_8_6

]]></Node>
<StgValue><ssdm name="temp_value_4_8_6"/></StgValue>
</operation>

<operation id="653" st_id="32" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:245  %temp_value_4_9_6 = fadd float %temp_value_4_9_5, %tmp_82_9_6

]]></Node>
<StgValue><ssdm name="temp_value_4_9_6"/></StgValue>
</operation>

<operation id="654" st_id="32" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:270  %temp_value_4_10_6 = fadd float %temp_value_4_10_5, %tmp_82_10_6

]]></Node>
<StgValue><ssdm name="temp_value_4_10_6"/></StgValue>
</operation>

<operation id="655" st_id="32" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:297  %temp_value_4_11_6 = fadd float %temp_value_4_11_5, %tmp_82_11_6

]]></Node>
<StgValue><ssdm name="temp_value_4_11_6"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="656" st_id="33" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:136  %educated_rho_1_3 = fadd float %educated_rho_1_2, %temp_value_3_3

]]></Node>
<StgValue><ssdm name="educated_rho_1_3"/></StgValue>
</operation>

<operation id="657" st_id="33" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:166  %temp_value_2_5 = fsub float %U_unc_kk_load_5, %temp_value_4_5_5

]]></Node>
<StgValue><ssdm name="temp_value_2_5"/></StgValue>
</operation>

<operation id="658" st_id="33" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:182  %temp_value_4_6_6 = fadd float %temp_value_4_6_5, %tmp_82_6_6

]]></Node>
<StgValue><ssdm name="temp_value_4_6_6"/></StgValue>
</operation>

<operation id="659" st_id="33" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:201  %temp_value_4_7_6 = fadd float %temp_value_4_7_5, %tmp_82_7_6

]]></Node>
<StgValue><ssdm name="temp_value_4_7_6"/></StgValue>
</operation>

<operation id="660" st_id="33" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:222  %temp_value_4_8_6 = fadd float %temp_value_4_8_5, %tmp_82_8_6

]]></Node>
<StgValue><ssdm name="temp_value_4_8_6"/></StgValue>
</operation>

<operation id="661" st_id="33" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:245  %temp_value_4_9_6 = fadd float %temp_value_4_9_5, %tmp_82_9_6

]]></Node>
<StgValue><ssdm name="temp_value_4_9_6"/></StgValue>
</operation>

<operation id="662" st_id="33" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:270  %temp_value_4_10_6 = fadd float %temp_value_4_10_5, %tmp_82_10_6

]]></Node>
<StgValue><ssdm name="temp_value_4_10_6"/></StgValue>
</operation>

<operation id="663" st_id="33" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:297  %temp_value_4_11_6 = fadd float %temp_value_4_11_5, %tmp_82_11_6

]]></Node>
<StgValue><ssdm name="temp_value_4_11_6"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="664" st_id="34" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:151  %educated_rho_1_4 = fadd float %educated_rho_1_3, %temp_value_3_4

]]></Node>
<StgValue><ssdm name="educated_rho_1_4"/></StgValue>
</operation>

<operation id="665" st_id="34" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:185  %temp_value_2_6 = fsub float %U_unc_kk_load_6, %temp_value_4_6_6

]]></Node>
<StgValue><ssdm name="temp_value_2_6"/></StgValue>
</operation>

<operation id="666" st_id="34" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:203  %temp_value_4_7_7 = fadd float %temp_value_4_7_6, %tmp_82_7_7

]]></Node>
<StgValue><ssdm name="temp_value_4_7_7"/></StgValue>
</operation>

<operation id="667" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:204  %U_unc_kk_addr_7 = getelementptr [12 x float]* %U_unc_kk, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="U_unc_kk_addr_7"/></StgValue>
</operation>

<operation id="668" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="4">
<![CDATA[
meminst.0:205  %U_unc_kk_load_7 = load float* %U_unc_kk_addr_7, align 4

]]></Node>
<StgValue><ssdm name="U_unc_kk_load_7"/></StgValue>
</operation>

<operation id="669" st_id="34" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:224  %temp_value_4_8_7 = fadd float %temp_value_4_8_6, %tmp_82_8_7

]]></Node>
<StgValue><ssdm name="temp_value_4_8_7"/></StgValue>
</operation>

<operation id="670" st_id="34" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:247  %temp_value_4_9_7 = fadd float %temp_value_4_9_6, %tmp_82_9_7

]]></Node>
<StgValue><ssdm name="temp_value_4_9_7"/></StgValue>
</operation>

<operation id="671" st_id="34" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:272  %temp_value_4_10_7 = fadd float %temp_value_4_10_6, %tmp_82_10_7

]]></Node>
<StgValue><ssdm name="temp_value_4_10_7"/></StgValue>
</operation>

<operation id="672" st_id="34" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:299  %temp_value_4_11_7 = fadd float %temp_value_4_11_6, %tmp_82_11_7

]]></Node>
<StgValue><ssdm name="temp_value_4_11_7"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="673" st_id="35" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:151  %educated_rho_1_4 = fadd float %educated_rho_1_3, %temp_value_3_4

]]></Node>
<StgValue><ssdm name="educated_rho_1_4"/></StgValue>
</operation>

<operation id="674" st_id="35" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:185  %temp_value_2_6 = fsub float %U_unc_kk_load_6, %temp_value_4_6_6

]]></Node>
<StgValue><ssdm name="temp_value_2_6"/></StgValue>
</operation>

<operation id="675" st_id="35" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:203  %temp_value_4_7_7 = fadd float %temp_value_4_7_6, %tmp_82_7_7

]]></Node>
<StgValue><ssdm name="temp_value_4_7_7"/></StgValue>
</operation>

<operation id="676" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="4">
<![CDATA[
meminst.0:205  %U_unc_kk_load_7 = load float* %U_unc_kk_addr_7, align 4

]]></Node>
<StgValue><ssdm name="U_unc_kk_load_7"/></StgValue>
</operation>

<operation id="677" st_id="35" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:224  %temp_value_4_8_7 = fadd float %temp_value_4_8_6, %tmp_82_8_7

]]></Node>
<StgValue><ssdm name="temp_value_4_8_7"/></StgValue>
</operation>

<operation id="678" st_id="35" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:247  %temp_value_4_9_7 = fadd float %temp_value_4_9_6, %tmp_82_9_7

]]></Node>
<StgValue><ssdm name="temp_value_4_9_7"/></StgValue>
</operation>

<operation id="679" st_id="35" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:272  %temp_value_4_10_7 = fadd float %temp_value_4_10_6, %tmp_82_10_7

]]></Node>
<StgValue><ssdm name="temp_value_4_10_7"/></StgValue>
</operation>

<operation id="680" st_id="35" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:299  %temp_value_4_11_7 = fadd float %temp_value_4_11_6, %tmp_82_11_7

]]></Node>
<StgValue><ssdm name="temp_value_4_11_7"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="681" st_id="36" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:151  %educated_rho_1_4 = fadd float %educated_rho_1_3, %temp_value_3_4

]]></Node>
<StgValue><ssdm name="educated_rho_1_4"/></StgValue>
</operation>

<operation id="682" st_id="36" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:185  %temp_value_2_6 = fsub float %U_unc_kk_load_6, %temp_value_4_6_6

]]></Node>
<StgValue><ssdm name="temp_value_2_6"/></StgValue>
</operation>

<operation id="683" st_id="36" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:203  %temp_value_4_7_7 = fadd float %temp_value_4_7_6, %tmp_82_7_7

]]></Node>
<StgValue><ssdm name="temp_value_4_7_7"/></StgValue>
</operation>

<operation id="684" st_id="36" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:224  %temp_value_4_8_7 = fadd float %temp_value_4_8_6, %tmp_82_8_7

]]></Node>
<StgValue><ssdm name="temp_value_4_8_7"/></StgValue>
</operation>

<operation id="685" st_id="36" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:247  %temp_value_4_9_7 = fadd float %temp_value_4_9_6, %tmp_82_9_7

]]></Node>
<StgValue><ssdm name="temp_value_4_9_7"/></StgValue>
</operation>

<operation id="686" st_id="36" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:272  %temp_value_4_10_7 = fadd float %temp_value_4_10_6, %tmp_82_10_7

]]></Node>
<StgValue><ssdm name="temp_value_4_10_7"/></StgValue>
</operation>

<operation id="687" st_id="36" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:299  %temp_value_4_11_7 = fadd float %temp_value_4_11_6, %tmp_82_11_7

]]></Node>
<StgValue><ssdm name="temp_value_4_11_7"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="688" st_id="37" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:151  %educated_rho_1_4 = fadd float %educated_rho_1_3, %temp_value_3_4

]]></Node>
<StgValue><ssdm name="educated_rho_1_4"/></StgValue>
</operation>

<operation id="689" st_id="37" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:167  %temp_value_3_5 = fmul float %temp_value_2_5, %temp_value_2_5

]]></Node>
<StgValue><ssdm name="temp_value_3_5"/></StgValue>
</operation>

<operation id="690" st_id="37" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:185  %temp_value_2_6 = fsub float %U_unc_kk_load_6, %temp_value_4_6_6

]]></Node>
<StgValue><ssdm name="temp_value_2_6"/></StgValue>
</operation>

<operation id="691" st_id="37" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:203  %temp_value_4_7_7 = fadd float %temp_value_4_7_6, %tmp_82_7_7

]]></Node>
<StgValue><ssdm name="temp_value_4_7_7"/></StgValue>
</operation>

<operation id="692" st_id="37" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:224  %temp_value_4_8_7 = fadd float %temp_value_4_8_6, %tmp_82_8_7

]]></Node>
<StgValue><ssdm name="temp_value_4_8_7"/></StgValue>
</operation>

<operation id="693" st_id="37" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:247  %temp_value_4_9_7 = fadd float %temp_value_4_9_6, %tmp_82_9_7

]]></Node>
<StgValue><ssdm name="temp_value_4_9_7"/></StgValue>
</operation>

<operation id="694" st_id="37" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:272  %temp_value_4_10_7 = fadd float %temp_value_4_10_6, %tmp_82_10_7

]]></Node>
<StgValue><ssdm name="temp_value_4_10_7"/></StgValue>
</operation>

<operation id="695" st_id="37" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:299  %temp_value_4_11_7 = fadd float %temp_value_4_11_6, %tmp_82_11_7

]]></Node>
<StgValue><ssdm name="temp_value_4_11_7"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="696" st_id="38" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:167  %temp_value_3_5 = fmul float %temp_value_2_5, %temp_value_2_5

]]></Node>
<StgValue><ssdm name="temp_value_3_5"/></StgValue>
</operation>

<operation id="697" st_id="38" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:186  %temp_value_3_6 = fmul float %temp_value_2_6, %temp_value_2_6

]]></Node>
<StgValue><ssdm name="temp_value_3_6"/></StgValue>
</operation>

<operation id="698" st_id="38" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:206  %temp_value_2_7 = fsub float %U_unc_kk_load_7, %temp_value_4_7_7

]]></Node>
<StgValue><ssdm name="temp_value_2_7"/></StgValue>
</operation>

<operation id="699" st_id="38" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:226  %temp_value_4_8_8 = fadd float %temp_value_4_8_7, %tmp_82_8_8

]]></Node>
<StgValue><ssdm name="temp_value_4_8_8"/></StgValue>
</operation>

<operation id="700" st_id="38" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:249  %temp_value_4_9_8 = fadd float %temp_value_4_9_7, %tmp_82_9_8

]]></Node>
<StgValue><ssdm name="temp_value_4_9_8"/></StgValue>
</operation>

<operation id="701" st_id="38" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:274  %temp_value_4_10_8 = fadd float %temp_value_4_10_7, %tmp_82_10_8

]]></Node>
<StgValue><ssdm name="temp_value_4_10_8"/></StgValue>
</operation>

<operation id="702" st_id="38" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:301  %temp_value_4_11_8 = fadd float %temp_value_4_11_7, %tmp_82_11_8

]]></Node>
<StgValue><ssdm name="temp_value_4_11_8"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="703" st_id="39" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:186  %temp_value_3_6 = fmul float %temp_value_2_6, %temp_value_2_6

]]></Node>
<StgValue><ssdm name="temp_value_3_6"/></StgValue>
</operation>

<operation id="704" st_id="39" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:206  %temp_value_2_7 = fsub float %U_unc_kk_load_7, %temp_value_4_7_7

]]></Node>
<StgValue><ssdm name="temp_value_2_7"/></StgValue>
</operation>

<operation id="705" st_id="39" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:226  %temp_value_4_8_8 = fadd float %temp_value_4_8_7, %tmp_82_8_8

]]></Node>
<StgValue><ssdm name="temp_value_4_8_8"/></StgValue>
</operation>

<operation id="706" st_id="39" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:249  %temp_value_4_9_8 = fadd float %temp_value_4_9_7, %tmp_82_9_8

]]></Node>
<StgValue><ssdm name="temp_value_4_9_8"/></StgValue>
</operation>

<operation id="707" st_id="39" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:274  %temp_value_4_10_8 = fadd float %temp_value_4_10_7, %tmp_82_10_8

]]></Node>
<StgValue><ssdm name="temp_value_4_10_8"/></StgValue>
</operation>

<operation id="708" st_id="39" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:301  %temp_value_4_11_8 = fadd float %temp_value_4_11_7, %tmp_82_11_8

]]></Node>
<StgValue><ssdm name="temp_value_4_11_8"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="709" st_id="40" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:168  %educated_rho_1_5 = fadd float %educated_rho_1_4, %temp_value_3_5

]]></Node>
<StgValue><ssdm name="educated_rho_1_5"/></StgValue>
</operation>

<operation id="710" st_id="40" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:206  %temp_value_2_7 = fsub float %U_unc_kk_load_7, %temp_value_4_7_7

]]></Node>
<StgValue><ssdm name="temp_value_2_7"/></StgValue>
</operation>

<operation id="711" st_id="40" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:226  %temp_value_4_8_8 = fadd float %temp_value_4_8_7, %tmp_82_8_8

]]></Node>
<StgValue><ssdm name="temp_value_4_8_8"/></StgValue>
</operation>

<operation id="712" st_id="40" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:249  %temp_value_4_9_8 = fadd float %temp_value_4_9_7, %tmp_82_9_8

]]></Node>
<StgValue><ssdm name="temp_value_4_9_8"/></StgValue>
</operation>

<operation id="713" st_id="40" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:274  %temp_value_4_10_8 = fadd float %temp_value_4_10_7, %tmp_82_10_8

]]></Node>
<StgValue><ssdm name="temp_value_4_10_8"/></StgValue>
</operation>

<operation id="714" st_id="40" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:301  %temp_value_4_11_8 = fadd float %temp_value_4_11_7, %tmp_82_11_8

]]></Node>
<StgValue><ssdm name="temp_value_4_11_8"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="715" st_id="41" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:168  %educated_rho_1_5 = fadd float %educated_rho_1_4, %temp_value_3_5

]]></Node>
<StgValue><ssdm name="educated_rho_1_5"/></StgValue>
</operation>

<operation id="716" st_id="41" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:206  %temp_value_2_7 = fsub float %U_unc_kk_load_7, %temp_value_4_7_7

]]></Node>
<StgValue><ssdm name="temp_value_2_7"/></StgValue>
</operation>

<operation id="717" st_id="41" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:226  %temp_value_4_8_8 = fadd float %temp_value_4_8_7, %tmp_82_8_8

]]></Node>
<StgValue><ssdm name="temp_value_4_8_8"/></StgValue>
</operation>

<operation id="718" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:227  %U_unc_kk_addr_8 = getelementptr [12 x float]* %U_unc_kk, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="U_unc_kk_addr_8"/></StgValue>
</operation>

<operation id="719" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="4">
<![CDATA[
meminst.0:228  %U_unc_kk_load_8 = load float* %U_unc_kk_addr_8, align 4

]]></Node>
<StgValue><ssdm name="U_unc_kk_load_8"/></StgValue>
</operation>

<operation id="720" st_id="41" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:249  %temp_value_4_9_8 = fadd float %temp_value_4_9_7, %tmp_82_9_8

]]></Node>
<StgValue><ssdm name="temp_value_4_9_8"/></StgValue>
</operation>

<operation id="721" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:252  %U_unc_kk_addr_9 = getelementptr [12 x float]* %U_unc_kk, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="U_unc_kk_addr_9"/></StgValue>
</operation>

<operation id="722" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="4">
<![CDATA[
meminst.0:253  %U_unc_kk_load_9 = load float* %U_unc_kk_addr_9, align 4

]]></Node>
<StgValue><ssdm name="U_unc_kk_load_9"/></StgValue>
</operation>

<operation id="723" st_id="41" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:274  %temp_value_4_10_8 = fadd float %temp_value_4_10_7, %tmp_82_10_8

]]></Node>
<StgValue><ssdm name="temp_value_4_10_8"/></StgValue>
</operation>

<operation id="724" st_id="41" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:301  %temp_value_4_11_8 = fadd float %temp_value_4_11_7, %tmp_82_11_8

]]></Node>
<StgValue><ssdm name="temp_value_4_11_8"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="725" st_id="42" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:168  %educated_rho_1_5 = fadd float %educated_rho_1_4, %temp_value_3_5

]]></Node>
<StgValue><ssdm name="educated_rho_1_5"/></StgValue>
</operation>

<operation id="726" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="4">
<![CDATA[
meminst.0:228  %U_unc_kk_load_8 = load float* %U_unc_kk_addr_8, align 4

]]></Node>
<StgValue><ssdm name="U_unc_kk_load_8"/></StgValue>
</operation>

<operation id="727" st_id="42" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:229  %temp_value_2_8 = fsub float %U_unc_kk_load_8, %temp_value_4_8_8

]]></Node>
<StgValue><ssdm name="temp_value_2_8"/></StgValue>
</operation>

<operation id="728" st_id="42" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:251  %temp_value_4_9_9 = fadd float %temp_value_4_9_8, %tmp_82_9_9

]]></Node>
<StgValue><ssdm name="temp_value_4_9_9"/></StgValue>
</operation>

<operation id="729" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="4">
<![CDATA[
meminst.0:253  %U_unc_kk_load_9 = load float* %U_unc_kk_addr_9, align 4

]]></Node>
<StgValue><ssdm name="U_unc_kk_load_9"/></StgValue>
</operation>

<operation id="730" st_id="42" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:276  %temp_value_4_10_9 = fadd float %temp_value_4_10_8, %tmp_82_10_9

]]></Node>
<StgValue><ssdm name="temp_value_4_10_9"/></StgValue>
</operation>

<operation id="731" st_id="42" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:303  %temp_value_4_11_9 = fadd float %temp_value_4_11_8, %tmp_82_11_9

]]></Node>
<StgValue><ssdm name="temp_value_4_11_9"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="732" st_id="43" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:168  %educated_rho_1_5 = fadd float %educated_rho_1_4, %temp_value_3_5

]]></Node>
<StgValue><ssdm name="educated_rho_1_5"/></StgValue>
</operation>

<operation id="733" st_id="43" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:229  %temp_value_2_8 = fsub float %U_unc_kk_load_8, %temp_value_4_8_8

]]></Node>
<StgValue><ssdm name="temp_value_2_8"/></StgValue>
</operation>

<operation id="734" st_id="43" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:251  %temp_value_4_9_9 = fadd float %temp_value_4_9_8, %tmp_82_9_9

]]></Node>
<StgValue><ssdm name="temp_value_4_9_9"/></StgValue>
</operation>

<operation id="735" st_id="43" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:276  %temp_value_4_10_9 = fadd float %temp_value_4_10_8, %tmp_82_10_9

]]></Node>
<StgValue><ssdm name="temp_value_4_10_9"/></StgValue>
</operation>

<operation id="736" st_id="43" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:303  %temp_value_4_11_9 = fadd float %temp_value_4_11_8, %tmp_82_11_9

]]></Node>
<StgValue><ssdm name="temp_value_4_11_9"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="737" st_id="44" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:187  %educated_rho_1_6 = fadd float %educated_rho_1_5, %temp_value_3_6

]]></Node>
<StgValue><ssdm name="educated_rho_1_6"/></StgValue>
</operation>

<operation id="738" st_id="44" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:207  %temp_value_3_7 = fmul float %temp_value_2_7, %temp_value_2_7

]]></Node>
<StgValue><ssdm name="temp_value_3_7"/></StgValue>
</operation>

<operation id="739" st_id="44" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:229  %temp_value_2_8 = fsub float %U_unc_kk_load_8, %temp_value_4_8_8

]]></Node>
<StgValue><ssdm name="temp_value_2_8"/></StgValue>
</operation>

<operation id="740" st_id="44" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:251  %temp_value_4_9_9 = fadd float %temp_value_4_9_8, %tmp_82_9_9

]]></Node>
<StgValue><ssdm name="temp_value_4_9_9"/></StgValue>
</operation>

<operation id="741" st_id="44" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:276  %temp_value_4_10_9 = fadd float %temp_value_4_10_8, %tmp_82_10_9

]]></Node>
<StgValue><ssdm name="temp_value_4_10_9"/></StgValue>
</operation>

<operation id="742" st_id="44" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:303  %temp_value_4_11_9 = fadd float %temp_value_4_11_8, %tmp_82_11_9

]]></Node>
<StgValue><ssdm name="temp_value_4_11_9"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="743" st_id="45" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:187  %educated_rho_1_6 = fadd float %educated_rho_1_5, %temp_value_3_6

]]></Node>
<StgValue><ssdm name="educated_rho_1_6"/></StgValue>
</operation>

<operation id="744" st_id="45" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:207  %temp_value_3_7 = fmul float %temp_value_2_7, %temp_value_2_7

]]></Node>
<StgValue><ssdm name="temp_value_3_7"/></StgValue>
</operation>

<operation id="745" st_id="45" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:229  %temp_value_2_8 = fsub float %U_unc_kk_load_8, %temp_value_4_8_8

]]></Node>
<StgValue><ssdm name="temp_value_2_8"/></StgValue>
</operation>

<operation id="746" st_id="45" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:251  %temp_value_4_9_9 = fadd float %temp_value_4_9_8, %tmp_82_9_9

]]></Node>
<StgValue><ssdm name="temp_value_4_9_9"/></StgValue>
</operation>

<operation id="747" st_id="45" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:276  %temp_value_4_10_9 = fadd float %temp_value_4_10_8, %tmp_82_10_9

]]></Node>
<StgValue><ssdm name="temp_value_4_10_9"/></StgValue>
</operation>

<operation id="748" st_id="45" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:303  %temp_value_4_11_9 = fadd float %temp_value_4_11_8, %tmp_82_11_9

]]></Node>
<StgValue><ssdm name="temp_value_4_11_9"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="749" st_id="46" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:187  %educated_rho_1_6 = fadd float %educated_rho_1_5, %temp_value_3_6

]]></Node>
<StgValue><ssdm name="educated_rho_1_6"/></StgValue>
</operation>

<operation id="750" st_id="46" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:254  %temp_value_2_9 = fsub float %U_unc_kk_load_9, %temp_value_4_9_9

]]></Node>
<StgValue><ssdm name="temp_value_2_9"/></StgValue>
</operation>

<operation id="751" st_id="46" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:278  %temp_value_4_10_s = fadd float %temp_value_4_10_9, %tmp_82_10_s

]]></Node>
<StgValue><ssdm name="temp_value_4_10_s"/></StgValue>
</operation>

<operation id="752" st_id="46" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:305  %temp_value_4_11_s = fadd float %temp_value_4_11_9, %tmp_82_11_s

]]></Node>
<StgValue><ssdm name="temp_value_4_11_s"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="753" st_id="47" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:187  %educated_rho_1_6 = fadd float %educated_rho_1_5, %temp_value_3_6

]]></Node>
<StgValue><ssdm name="educated_rho_1_6"/></StgValue>
</operation>

<operation id="754" st_id="47" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:254  %temp_value_2_9 = fsub float %U_unc_kk_load_9, %temp_value_4_9_9

]]></Node>
<StgValue><ssdm name="temp_value_2_9"/></StgValue>
</operation>

<operation id="755" st_id="47" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:278  %temp_value_4_10_s = fadd float %temp_value_4_10_9, %tmp_82_10_s

]]></Node>
<StgValue><ssdm name="temp_value_4_10_s"/></StgValue>
</operation>

<operation id="756" st_id="47" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:305  %temp_value_4_11_s = fadd float %temp_value_4_11_9, %tmp_82_11_s

]]></Node>
<StgValue><ssdm name="temp_value_4_11_s"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="757" st_id="48" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:254  %temp_value_2_9 = fsub float %U_unc_kk_load_9, %temp_value_4_9_9

]]></Node>
<StgValue><ssdm name="temp_value_2_9"/></StgValue>
</operation>

<operation id="758" st_id="48" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:278  %temp_value_4_10_s = fadd float %temp_value_4_10_9, %tmp_82_10_s

]]></Node>
<StgValue><ssdm name="temp_value_4_10_s"/></StgValue>
</operation>

<operation id="759" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:279  %U_unc_kk_addr_10 = getelementptr [12 x float]* %U_unc_kk, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="U_unc_kk_addr_10"/></StgValue>
</operation>

<operation id="760" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="4">
<![CDATA[
meminst.0:280  %U_unc_kk_load_10 = load float* %U_unc_kk_addr_10, align 4

]]></Node>
<StgValue><ssdm name="U_unc_kk_load_10"/></StgValue>
</operation>

<operation id="761" st_id="48" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:305  %temp_value_4_11_s = fadd float %temp_value_4_11_9, %tmp_82_11_s

]]></Node>
<StgValue><ssdm name="temp_value_4_11_s"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="762" st_id="49" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:208  %educated_rho_1_7 = fadd float %educated_rho_1_6, %temp_value_3_7

]]></Node>
<StgValue><ssdm name="educated_rho_1_7"/></StgValue>
</operation>

<operation id="763" st_id="49" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:254  %temp_value_2_9 = fsub float %U_unc_kk_load_9, %temp_value_4_9_9

]]></Node>
<StgValue><ssdm name="temp_value_2_9"/></StgValue>
</operation>

<operation id="764" st_id="49" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:278  %temp_value_4_10_s = fadd float %temp_value_4_10_9, %tmp_82_10_s

]]></Node>
<StgValue><ssdm name="temp_value_4_10_s"/></StgValue>
</operation>

<operation id="765" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="4">
<![CDATA[
meminst.0:280  %U_unc_kk_load_10 = load float* %U_unc_kk_addr_10, align 4

]]></Node>
<StgValue><ssdm name="U_unc_kk_load_10"/></StgValue>
</operation>

<operation id="766" st_id="49" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:305  %temp_value_4_11_s = fadd float %temp_value_4_11_9, %tmp_82_11_s

]]></Node>
<StgValue><ssdm name="temp_value_4_11_s"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="767" st_id="50" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:208  %educated_rho_1_7 = fadd float %educated_rho_1_6, %temp_value_3_7

]]></Node>
<StgValue><ssdm name="educated_rho_1_7"/></StgValue>
</operation>

<operation id="768" st_id="50" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:230  %temp_value_3_8 = fmul float %temp_value_2_8, %temp_value_2_8

]]></Node>
<StgValue><ssdm name="temp_value_3_8"/></StgValue>
</operation>

<operation id="769" st_id="50" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:255  %temp_value_3_9 = fmul float %temp_value_2_9, %temp_value_2_9

]]></Node>
<StgValue><ssdm name="temp_value_3_9"/></StgValue>
</operation>

<operation id="770" st_id="50" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:281  %temp_value_2_s = fsub float %U_unc_kk_load_10, %temp_value_4_10_s

]]></Node>
<StgValue><ssdm name="temp_value_2_s"/></StgValue>
</operation>

<operation id="771" st_id="50" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:307  %temp_value_4_11_10 = fadd float %temp_value_4_11_s, %tmp_82_11_10

]]></Node>
<StgValue><ssdm name="temp_value_4_11_10"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="772" st_id="51" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:208  %educated_rho_1_7 = fadd float %educated_rho_1_6, %temp_value_3_7

]]></Node>
<StgValue><ssdm name="educated_rho_1_7"/></StgValue>
</operation>

<operation id="773" st_id="51" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:230  %temp_value_3_8 = fmul float %temp_value_2_8, %temp_value_2_8

]]></Node>
<StgValue><ssdm name="temp_value_3_8"/></StgValue>
</operation>

<operation id="774" st_id="51" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:255  %temp_value_3_9 = fmul float %temp_value_2_9, %temp_value_2_9

]]></Node>
<StgValue><ssdm name="temp_value_3_9"/></StgValue>
</operation>

<operation id="775" st_id="51" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:281  %temp_value_2_s = fsub float %U_unc_kk_load_10, %temp_value_4_10_s

]]></Node>
<StgValue><ssdm name="temp_value_2_s"/></StgValue>
</operation>

<operation id="776" st_id="51" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:307  %temp_value_4_11_10 = fadd float %temp_value_4_11_s, %tmp_82_11_10

]]></Node>
<StgValue><ssdm name="temp_value_4_11_10"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="777" st_id="52" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:208  %educated_rho_1_7 = fadd float %educated_rho_1_6, %temp_value_3_7

]]></Node>
<StgValue><ssdm name="educated_rho_1_7"/></StgValue>
</operation>

<operation id="778" st_id="52" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:281  %temp_value_2_s = fsub float %U_unc_kk_load_10, %temp_value_4_10_s

]]></Node>
<StgValue><ssdm name="temp_value_2_s"/></StgValue>
</operation>

<operation id="779" st_id="52" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:307  %temp_value_4_11_10 = fadd float %temp_value_4_11_s, %tmp_82_11_10

]]></Node>
<StgValue><ssdm name="temp_value_4_11_10"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="780" st_id="53" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:281  %temp_value_2_s = fsub float %U_unc_kk_load_10, %temp_value_4_10_s

]]></Node>
<StgValue><ssdm name="temp_value_2_s"/></StgValue>
</operation>

<operation id="781" st_id="53" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:307  %temp_value_4_11_10 = fadd float %temp_value_4_11_s, %tmp_82_11_10

]]></Node>
<StgValue><ssdm name="temp_value_4_11_10"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="782" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:308  %U_unc_kk_addr_11 = getelementptr [12 x float]* %U_unc_kk, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="U_unc_kk_addr_11"/></StgValue>
</operation>

<operation id="783" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="4">
<![CDATA[
meminst.0:309  %U_unc_kk_load_11 = load float* %U_unc_kk_addr_11, align 4

]]></Node>
<StgValue><ssdm name="U_unc_kk_load_11"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="784" st_id="55" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:231  %educated_rho_1_8 = fadd float %educated_rho_1_7, %temp_value_3_8

]]></Node>
<StgValue><ssdm name="educated_rho_1_8"/></StgValue>
</operation>

<operation id="785" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="4">
<![CDATA[
meminst.0:309  %U_unc_kk_load_11 = load float* %U_unc_kk_addr_11, align 4

]]></Node>
<StgValue><ssdm name="U_unc_kk_load_11"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="786" st_id="56" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:231  %educated_rho_1_8 = fadd float %educated_rho_1_7, %temp_value_3_8

]]></Node>
<StgValue><ssdm name="educated_rho_1_8"/></StgValue>
</operation>

<operation id="787" st_id="56" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:282  %temp_value_3_s = fmul float %temp_value_2_s, %temp_value_2_s

]]></Node>
<StgValue><ssdm name="temp_value_3_s"/></StgValue>
</operation>

<operation id="788" st_id="56" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:310  %temp_value_2_10 = fsub float %U_unc_kk_load_11, %temp_value_4_11_10

]]></Node>
<StgValue><ssdm name="temp_value_2_10"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="789" st_id="57" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:231  %educated_rho_1_8 = fadd float %educated_rho_1_7, %temp_value_3_8

]]></Node>
<StgValue><ssdm name="educated_rho_1_8"/></StgValue>
</operation>

<operation id="790" st_id="57" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:282  %temp_value_3_s = fmul float %temp_value_2_s, %temp_value_2_s

]]></Node>
<StgValue><ssdm name="temp_value_3_s"/></StgValue>
</operation>

<operation id="791" st_id="57" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:310  %temp_value_2_10 = fsub float %U_unc_kk_load_11, %temp_value_4_11_10

]]></Node>
<StgValue><ssdm name="temp_value_2_10"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="792" st_id="58" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:231  %educated_rho_1_8 = fadd float %educated_rho_1_7, %temp_value_3_8

]]></Node>
<StgValue><ssdm name="educated_rho_1_8"/></StgValue>
</operation>

<operation id="793" st_id="58" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:310  %temp_value_2_10 = fsub float %U_unc_kk_load_11, %temp_value_4_11_10

]]></Node>
<StgValue><ssdm name="temp_value_2_10"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="794" st_id="59" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:310  %temp_value_2_10 = fsub float %U_unc_kk_load_11, %temp_value_4_11_10

]]></Node>
<StgValue><ssdm name="temp_value_2_10"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">
</state>

<state id="61" st_id="61">
</state>

<state id="62" st_id="62">

<operation id="795" st_id="62" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:256  %educated_rho_1_9 = fadd float %educated_rho_1_8, %temp_value_3_9

]]></Node>
<StgValue><ssdm name="educated_rho_1_9"/></StgValue>
</operation>

<operation id="796" st_id="62" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:311  %temp_value_3_10 = fmul float %temp_value_2_10, %temp_value_2_10

]]></Node>
<StgValue><ssdm name="temp_value_3_10"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="797" st_id="63" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:256  %educated_rho_1_9 = fadd float %educated_rho_1_8, %temp_value_3_9

]]></Node>
<StgValue><ssdm name="educated_rho_1_9"/></StgValue>
</operation>

<operation id="798" st_id="63" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:311  %temp_value_3_10 = fmul float %temp_value_2_10, %temp_value_2_10

]]></Node>
<StgValue><ssdm name="temp_value_3_10"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="799" st_id="64" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:256  %educated_rho_1_9 = fadd float %educated_rho_1_8, %temp_value_3_9

]]></Node>
<StgValue><ssdm name="educated_rho_1_9"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="800" st_id="65" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:256  %educated_rho_1_9 = fadd float %educated_rho_1_8, %temp_value_3_9

]]></Node>
<StgValue><ssdm name="educated_rho_1_9"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">
</state>

<state id="67" st_id="67">
</state>

<state id="68" st_id="68">

<operation id="801" st_id="68" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:283  %educated_rho_1_s = fadd float %educated_rho_1_9, %temp_value_3_s

]]></Node>
<StgValue><ssdm name="educated_rho_1_s"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="802" st_id="69" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:283  %educated_rho_1_s = fadd float %educated_rho_1_9, %temp_value_3_s

]]></Node>
<StgValue><ssdm name="educated_rho_1_s"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="803" st_id="70" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:283  %educated_rho_1_s = fadd float %educated_rho_1_9, %temp_value_3_s

]]></Node>
<StgValue><ssdm name="educated_rho_1_s"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="804" st_id="71" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:283  %educated_rho_1_s = fadd float %educated_rho_1_9, %temp_value_3_s

]]></Node>
<StgValue><ssdm name="educated_rho_1_s"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">
</state>

<state id="73" st_id="73">
</state>

<state id="74" st_id="74">
</state>

<state id="75" st_id="75">
</state>

<state id="76" st_id="76">

<operation id="805" st_id="76" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:312  %educated_rho_1_10 = fadd float %educated_rho_1_s, %temp_value_3_10

]]></Node>
<StgValue><ssdm name="educated_rho_1_10"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="806" st_id="77" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:312  %educated_rho_1_10 = fadd float %educated_rho_1_s, %temp_value_3_10

]]></Node>
<StgValue><ssdm name="educated_rho_1_10"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="807" st_id="78" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:312  %educated_rho_1_10 = fadd float %educated_rho_1_s, %temp_value_3_10

]]></Node>
<StgValue><ssdm name="educated_rho_1_10"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="808" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
meminst.0:78  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str30) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="809" st_id="79" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:312  %educated_rho_1_10 = fadd float %educated_rho_1_s, %temp_value_3_10

]]></Node>
<StgValue><ssdm name="educated_rho_1_10"/></StgValue>
</operation>

<operation id="810" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="32">
<![CDATA[
meminst.0:313  ret float %educated_rho_1_10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
