

================================================================
== Vivado HLS Report for 'maxpool1'
================================================================
* Date:           Mon Dec  5 18:17:58 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out_dataflow.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.129 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1638801|  1638801| 16.388 ms | 16.388 ms |  1638801|  1638801|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- pool1_h                         |  1638800|  1638800|     20485|          -|          -|    80|    no    |
        | + pool1_line_row_pool1_line_col  |    10240|    10240|        17|         16|          1|   640|    yes   |
        | + pool1_block_pool1_c            |    10240|    10240|         5|          4|          1|  2560|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    652|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        4|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    412|    -|
|Register         |        -|      -|     249|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      0|     249|   1064|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |         Memory        |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |pool1_line_buffer_V_U  |maxpool1_pool1_li1iI  |        4|  0|   0|    0|  10240|    5|     1|        51200|
    +-----------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                  |                      |        4|  0|   0|    0|  10240|    5|     1|        51200|
    +-----------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln200_fu_440_p2                |     +    |      0|  0|  15|           7|           1|
    |add_ln202_1_fu_452_p2              |     +    |      0|  0|  17|          10|           1|
    |add_ln202_fu_458_p2                |     +    |      0|  0|   9|           2|           1|
    |add_ln203_fu_676_p2                |     +    |      0|  0|  16|           9|           1|
    |add_ln211_1_fu_697_p2              |     +    |      0|  0|  19|          12|           1|
    |add_ln211_fu_703_p2                |     +    |      0|  0|  16|           9|           2|
    |add_ln212_fu_852_p2                |     +    |      0|  0|  15|           5|           1|
    |add_ln356_20_fu_517_p2             |     +    |      0|  0|  19|          11|          11|
    |add_ln356_21_fu_743_p2             |     +    |      0|  0|  19|          14|          13|
    |add_ln356_22_fu_767_p2             |     +    |      0|  0|  19|          14|          13|
    |add_ln356_23_fu_777_p2             |     +    |      0|  0|  21|          14|          14|
    |add_ln356_24_fu_788_p2             |     +    |      0|  0|  21|          14|          14|
    |add_ln356_25_fu_799_p2             |     +    |      0|  0|  19|          14|          14|
    |add_ln356_26_fu_805_p2             |     +    |      0|  0|  19|          14|          14|
    |add_ln356_fu_508_p2                |     +    |      0|  0|  19|          11|          11|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage7_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state25_pp1_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |grp_fu_428_p2                      |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln200_fu_434_p2               |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln202_fu_446_p2               |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln203_fu_464_p2               |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln211_fu_691_p2               |   icmp   |      0|  0|  13|          12|          12|
    |icmp_ln212_fu_709_p2               |   icmp   |      0|  0|  11|           5|           6|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |or_ln217_fu_749_p2                 |    or    |      0|  0|   9|           9|           1|
    |or_ln356_31_fu_546_p2              |    or    |      0|  0|  15|          15|           2|
    |or_ln356_32_fu_556_p2              |    or    |      0|  0|  15|          15|           2|
    |or_ln356_33_fu_566_p2              |    or    |      0|  0|  15|          15|           3|
    |or_ln356_34_fu_576_p2              |    or    |      0|  0|  15|          15|           3|
    |or_ln356_35_fu_586_p2              |    or    |      0|  0|  15|          15|           3|
    |or_ln356_36_fu_596_p2              |    or    |      0|  0|  15|          15|           3|
    |or_ln356_37_fu_606_p2              |    or    |      0|  0|  15|          15|           4|
    |or_ln356_38_fu_616_p2              |    or    |      0|  0|  15|          15|           4|
    |or_ln356_39_fu_626_p2              |    or    |      0|  0|  15|          15|           4|
    |or_ln356_40_fu_636_p2              |    or    |      0|  0|  15|          15|           4|
    |or_ln356_41_fu_646_p2              |    or    |      0|  0|  15|          15|           4|
    |or_ln356_42_fu_656_p2              |    or    |      0|  0|  15|          15|           4|
    |or_ln356_43_fu_666_p2              |    or    |      0|  0|  15|          15|           4|
    |or_ln356_44_fu_681_p2              |    or    |      0|  0|  15|          15|           4|
    |or_ln356_fu_536_p2                 |    or    |      0|  0|  15|          15|           1|
    |select_ln206_1_fu_478_p3           |  select  |      0|  0|   2|           1|           2|
    |select_ln206_fu_470_p3             |  select  |      0|  0|   9|           1|           1|
    |select_ln217_1_fu_723_p3           |  select  |      0|  0|   9|           1|           9|
    |select_ln217_fu_715_p3             |  select  |      0|  0|   5|           1|           1|
    |select_ln251_3_fu_830_p3           |  select  |      0|  0|  14|           1|          14|
    |select_ln251_4_fu_841_p3           |  select  |      0|  0|  14|           1|          14|
    |select_ln251_fu_815_p3             |  select  |      0|  0|  14|           1|          14|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 652|         457|         276|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+-----+-----------+-----+-----------+
    |                   Name                   | LUT | Input Size| Bits| Total Bits|
    +------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  117|         25|    1|         25|
    |ap_done                                   |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                   |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                   |    9|          2|    1|          2|
    |ap_phi_mux_block_0_0_phi_fu_410_p4        |    9|          2|    9|         18|
    |ap_phi_mux_c_0_0_phi_fu_421_p4            |    9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten7_phi_fu_399_p4  |    9|          2|   12|         24|
    |ap_phi_mux_indvar_flatten_phi_fu_366_p4   |    9|          2|   10|         20|
    |ap_phi_mux_line_col_0_0_phi_fu_388_p4     |    9|          2|    9|         18|
    |ap_phi_mux_line_row_0_0_phi_fu_377_p4     |    9|          2|    2|          4|
    |block_0_0_reg_406                         |    9|          2|    9|         18|
    |c_0_0_reg_417                             |    9|          2|    5|         10|
    |h_0_0_reg_351                             |    9|          2|    7|         14|
    |indvar_flatten7_reg_395                   |    9|          2|   12|         24|
    |indvar_flatten_reg_362                    |    9|          2|   10|         20|
    |line_col_0_0_reg_384                      |    9|          2|    9|         18|
    |line_row_0_0_reg_373                      |    9|          2|    2|          4|
    |pool1_line_buffer_V_address0              |   97|         20|   14|        280|
    |pool1_line_buffer_V_address1              |   27|          5|   14|         70|
    |pool1_pipe_2_V_V_blk_n                    |    9|          2|    1|          2|
    |real_start                                |    9|          2|    1|          2|
    |relu1_pipe_2_V_V_blk_n                    |    9|          2|    1|          2|
    +------------------------------------------+-----+-----------+-----+-----------+
    |Total                                     |  412|         88|  136|        589|
    +------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln200_reg_861        |   7|   0|    7|          0|
    |add_ln202_1_reg_870      |  10|   0|   10|          0|
    |add_ln203_reg_907        |   9|   0|    9|          0|
    |add_ln211_1_reg_916      |  12|   0|   12|          0|
    |add_ln212_reg_998        |   5|   0|    5|          0|
    |add_ln356_23_reg_931     |  14|   0|   14|          0|
    |add_ln356_24_reg_941     |  14|   0|   14|          0|
    |add_ln356_25_reg_951     |  14|   0|   14|          0|
    |add_ln356_26_reg_957     |  14|   0|   14|          0|
    |ap_CS_fsm                |  24|   0|   24|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |block_0_0_reg_406        |   9|   0|    9|          0|
    |c_0_0_reg_417            |   5|   0|    5|          0|
    |h_0_0_reg_351            |   7|   0|    7|          0|
    |icmp_ln202_reg_866       |   1|   0|    1|          0|
    |icmp_ln211_reg_912       |   1|   0|    1|          0|
    |indvar_flatten7_reg_395  |  12|   0|   12|          0|
    |indvar_flatten_reg_362   |  10|   0|   10|          0|
    |line_col_0_0_reg_384     |   9|   0|    9|          0|
    |line_row_0_0_reg_373     |   2|   0|    2|          0|
    |select_ln206_1_reg_881   |   2|   0|    2|          0|
    |select_ln206_reg_875     |   9|   0|    9|          0|
    |select_ln217_1_reg_926   |   9|   0|    9|          0|
    |select_ln217_reg_921     |   5|   0|    5|          0|
    |select_ln251_3_reg_983   |  14|   0|   14|          0|
    |select_ln251_reg_968     |  14|   0|   14|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_13_reg_888           |  11|   0|   15|          4|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 249|   0|  253|          4|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |     maxpool1     | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |     maxpool1     | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |     maxpool1     | return value |
|start_full_n              |  in |    1| ap_ctrl_hs |     maxpool1     | return value |
|ap_done                   | out |    1| ap_ctrl_hs |     maxpool1     | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |     maxpool1     | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |     maxpool1     | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |     maxpool1     | return value |
|start_out                 | out |    1| ap_ctrl_hs |     maxpool1     | return value |
|start_write               | out |    1| ap_ctrl_hs |     maxpool1     | return value |
|relu1_pipe_2_V_V_dout     |  in |    5|   ap_fifo  | relu1_pipe_2_V_V |    pointer   |
|relu1_pipe_2_V_V_empty_n  |  in |    1|   ap_fifo  | relu1_pipe_2_V_V |    pointer   |
|relu1_pipe_2_V_V_read     | out |    1|   ap_fifo  | relu1_pipe_2_V_V |    pointer   |
|pool1_pipe_2_V_V_din      | out |    5|   ap_fifo  | pool1_pipe_2_V_V |    pointer   |
|pool1_pipe_2_V_V_full_n   |  in |    1|   ap_fifo  | pool1_pipe_2_V_V |    pointer   |
|pool1_pipe_2_V_V_write    | out |    1|   ap_fifo  | pool1_pipe_2_V_V |    pointer   |
+--------------------------+-----+-----+------------+------------------+--------------+

