Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Jan  4 18:15:09 2023
| Host         : DESKTOP-D5JKCJU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.767        0.000                      0                 1386        0.063        0.000                      0                 1386        4.020        0.000                       0                   629  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.767        0.000                      0                 1386        0.063        0.000                      0                 1386        4.020        0.000                       0                   629  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.767ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.280ns  (logic 0.890ns (14.173%)  route 5.390ns (85.827%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.084ns = ( 11.084 - 10.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=630, routed)         1.816     1.816    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y97         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.518     2.334 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=27, routed)          3.553     5.886    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X34Y95         LUT5 (Prop_lut5_I4_O)        0.124     6.010 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=5, routed)           0.335     6.345    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/s_axi_wvalid
    SLICE_X34Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.469 r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/slv_reg0[31]_i_2/O
                         net (fo=5, routed)           0.983     7.452    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg_wren__0
    SLICE_X28Y97         LUT4 (Prop_lut4_I0_O)        0.124     7.576 r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.519     8.095    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X28Y97         FDRE                                         r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=630, routed)         1.084    11.084    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X28Y97         FDRE                                         r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0_reg[24]/C
                         clock pessimism              0.138    11.222    
                         clock uncertainty           -0.154    11.068    
    SLICE_X28Y97         FDRE (Setup_fdre_C_CE)      -0.205    10.863    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0_reg[24]
  -------------------------------------------------------------------
                         required time                         10.863    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                  2.767    

Slack (MET) :             2.767ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.280ns  (logic 0.890ns (14.173%)  route 5.390ns (85.827%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.084ns = ( 11.084 - 10.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=630, routed)         1.816     1.816    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y97         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.518     2.334 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=27, routed)          3.553     5.886    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X34Y95         LUT5 (Prop_lut5_I4_O)        0.124     6.010 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=5, routed)           0.335     6.345    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/s_axi_wvalid
    SLICE_X34Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.469 r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/slv_reg0[31]_i_2/O
                         net (fo=5, routed)           0.983     7.452    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg_wren__0
    SLICE_X28Y97         LUT4 (Prop_lut4_I0_O)        0.124     7.576 r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.519     8.095    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X28Y97         FDRE                                         r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=630, routed)         1.084    11.084    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X28Y97         FDRE                                         r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0_reg[25]/C
                         clock pessimism              0.138    11.222    
                         clock uncertainty           -0.154    11.068    
    SLICE_X28Y97         FDRE (Setup_fdre_C_CE)      -0.205    10.863    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0_reg[25]
  -------------------------------------------------------------------
                         required time                         10.863    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                  2.767    

Slack (MET) :             2.767ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.280ns  (logic 0.890ns (14.173%)  route 5.390ns (85.827%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.084ns = ( 11.084 - 10.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=630, routed)         1.816     1.816    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y97         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.518     2.334 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=27, routed)          3.553     5.886    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X34Y95         LUT5 (Prop_lut5_I4_O)        0.124     6.010 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=5, routed)           0.335     6.345    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/s_axi_wvalid
    SLICE_X34Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.469 r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/slv_reg0[31]_i_2/O
                         net (fo=5, routed)           0.983     7.452    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg_wren__0
    SLICE_X28Y97         LUT4 (Prop_lut4_I0_O)        0.124     7.576 r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.519     8.095    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X28Y97         FDRE                                         r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=630, routed)         1.084    11.084    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X28Y97         FDRE                                         r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0_reg[26]/C
                         clock pessimism              0.138    11.222    
                         clock uncertainty           -0.154    11.068    
    SLICE_X28Y97         FDRE (Setup_fdre_C_CE)      -0.205    10.863    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0_reg[26]
  -------------------------------------------------------------------
                         required time                         10.863    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                  2.767    

Slack (MET) :             2.767ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.280ns  (logic 0.890ns (14.173%)  route 5.390ns (85.827%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.084ns = ( 11.084 - 10.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=630, routed)         1.816     1.816    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y97         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.518     2.334 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=27, routed)          3.553     5.886    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X34Y95         LUT5 (Prop_lut5_I4_O)        0.124     6.010 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=5, routed)           0.335     6.345    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/s_axi_wvalid
    SLICE_X34Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.469 r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/slv_reg0[31]_i_2/O
                         net (fo=5, routed)           0.983     7.452    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg_wren__0
    SLICE_X28Y97         LUT4 (Prop_lut4_I0_O)        0.124     7.576 r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.519     8.095    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X28Y97         FDRE                                         r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=630, routed)         1.084    11.084    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X28Y97         FDRE                                         r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0_reg[27]/C
                         clock pessimism              0.138    11.222    
                         clock uncertainty           -0.154    11.068    
    SLICE_X28Y97         FDRE (Setup_fdre_C_CE)      -0.205    10.863    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0_reg[27]
  -------------------------------------------------------------------
                         required time                         10.863    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                  2.767    

Slack (MET) :             2.767ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.280ns  (logic 0.890ns (14.173%)  route 5.390ns (85.827%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.084ns = ( 11.084 - 10.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=630, routed)         1.816     1.816    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y97         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.518     2.334 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=27, routed)          3.553     5.886    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X34Y95         LUT5 (Prop_lut5_I4_O)        0.124     6.010 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=5, routed)           0.335     6.345    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/s_axi_wvalid
    SLICE_X34Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.469 r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/slv_reg0[31]_i_2/O
                         net (fo=5, routed)           0.983     7.452    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg_wren__0
    SLICE_X28Y97         LUT4 (Prop_lut4_I0_O)        0.124     7.576 r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.519     8.095    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X28Y97         FDRE                                         r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=630, routed)         1.084    11.084    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X28Y97         FDRE                                         r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0_reg[28]/C
                         clock pessimism              0.138    11.222    
                         clock uncertainty           -0.154    11.068    
    SLICE_X28Y97         FDRE (Setup_fdre_C_CE)      -0.205    10.863    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0_reg[28]
  -------------------------------------------------------------------
                         required time                         10.863    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                  2.767    

Slack (MET) :             2.767ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.280ns  (logic 0.890ns (14.173%)  route 5.390ns (85.827%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.084ns = ( 11.084 - 10.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=630, routed)         1.816     1.816    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y97         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.518     2.334 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=27, routed)          3.553     5.886    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X34Y95         LUT5 (Prop_lut5_I4_O)        0.124     6.010 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=5, routed)           0.335     6.345    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/s_axi_wvalid
    SLICE_X34Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.469 r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/slv_reg0[31]_i_2/O
                         net (fo=5, routed)           0.983     7.452    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg_wren__0
    SLICE_X28Y97         LUT4 (Prop_lut4_I0_O)        0.124     7.576 r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.519     8.095    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X28Y97         FDRE                                         r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=630, routed)         1.084    11.084    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X28Y97         FDRE                                         r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0_reg[29]/C
                         clock pessimism              0.138    11.222    
                         clock uncertainty           -0.154    11.068    
    SLICE_X28Y97         FDRE (Setup_fdre_C_CE)      -0.205    10.863    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0_reg[29]
  -------------------------------------------------------------------
                         required time                         10.863    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                  2.767    

Slack (MET) :             2.767ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.280ns  (logic 0.890ns (14.173%)  route 5.390ns (85.827%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.084ns = ( 11.084 - 10.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=630, routed)         1.816     1.816    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y97         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.518     2.334 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=27, routed)          3.553     5.886    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X34Y95         LUT5 (Prop_lut5_I4_O)        0.124     6.010 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=5, routed)           0.335     6.345    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/s_axi_wvalid
    SLICE_X34Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.469 r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/slv_reg0[31]_i_2/O
                         net (fo=5, routed)           0.983     7.452    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg_wren__0
    SLICE_X28Y97         LUT4 (Prop_lut4_I0_O)        0.124     7.576 r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.519     8.095    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X28Y97         FDRE                                         r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=630, routed)         1.084    11.084    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X28Y97         FDRE                                         r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0_reg[30]/C
                         clock pessimism              0.138    11.222    
                         clock uncertainty           -0.154    11.068    
    SLICE_X28Y97         FDRE (Setup_fdre_C_CE)      -0.205    10.863    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0_reg[30]
  -------------------------------------------------------------------
                         required time                         10.863    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                  2.767    

Slack (MET) :             2.767ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.280ns  (logic 0.890ns (14.173%)  route 5.390ns (85.827%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.084ns = ( 11.084 - 10.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=630, routed)         1.816     1.816    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y97         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.518     2.334 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=27, routed)          3.553     5.886    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X34Y95         LUT5 (Prop_lut5_I4_O)        0.124     6.010 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=5, routed)           0.335     6.345    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/s_axi_wvalid
    SLICE_X34Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.469 r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/slv_reg0[31]_i_2/O
                         net (fo=5, routed)           0.983     7.452    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg_wren__0
    SLICE_X28Y97         LUT4 (Prop_lut4_I0_O)        0.124     7.576 r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.519     8.095    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X28Y97         FDRE                                         r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=630, routed)         1.084    11.084    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X28Y97         FDRE                                         r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0_reg[31]/C
                         clock pessimism              0.138    11.222    
                         clock uncertainty           -0.154    11.068    
    SLICE_X28Y97         FDRE (Setup_fdre_C_CE)      -0.205    10.863    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0_reg[31]
  -------------------------------------------------------------------
                         required time                         10.863    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                  2.767    

Slack (MET) :             2.826ns  (required time - arrival time)
  Source:                 system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 2.396ns (43.313%)  route 3.136ns (56.687%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.084ns = ( 11.084 - 10.000 ) 
    Source Clock Delay      (SCD):    2.666ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=630, routed)         2.666     2.666    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/s_axi_aclk
    SLICE_X29Y96         FDRE                                         r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.456     3.122 r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN_reg[25]/Q
                         net (fo=3, routed)           0.822     3.944    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN_reg[25]
    SLICE_X30Y96         LUT4 (Prop_lut4_I3_O)        0.124     4.068 r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/EXT_IRQ_CNT[1]_i_7/O
                         net (fo=1, routed)           0.427     4.495    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/EXT_IRQ_CNT[1]_i_7_n_0
    SLICE_X30Y97         LUT5 (Prop_lut5_I4_O)        0.124     4.619 r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/EXT_IRQ_CNT[1]_i_3/O
                         net (fo=36, routed)          1.886     6.506    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/EXT_IRQ_CNT[1]_i_3_n_0
    SLICE_X29Y90         LUT5 (Prop_lut5_I3_O)        0.124     6.630 r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN[0]_i_6/O
                         net (fo=1, routed)           0.000     6.630    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN[0]_i_6_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.180 r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.180    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN_reg[0]_i_2_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.294 r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.294    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN_reg[4]_i_1_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.408 r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.408    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN_reg[8]_i_1_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.522 r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.522    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN_reg[12]_i_1_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.636 r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.636    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN_reg[16]_i_1_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.750 r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.750    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN_reg[20]_i_1_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.864 r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.864    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN_reg[24]_i_1_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.198 r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.198    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN_reg[28]_i_1_n_6
    SLICE_X29Y97         FDRE                                         r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=630, routed)         1.084    11.084    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/s_axi_aclk
    SLICE_X29Y97         FDRE                                         r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN_reg[29]/C
                         clock pessimism              0.032    11.116    
                         clock uncertainty           -0.154    10.962    
    SLICE_X29Y97         FDRE (Setup_fdre_C_D)        0.062    11.024    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN_reg[29]
  -------------------------------------------------------------------
                         required time                         11.024    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  2.826    

Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.257ns  (logic 0.890ns (14.225%)  route 5.367ns (85.775%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.239ns = ( 11.239 - 10.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=630, routed)         1.816     1.816    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y97         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.518     2.334 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=27, routed)          3.553     5.886    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X34Y95         LUT5 (Prop_lut5_I4_O)        0.124     6.010 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=5, routed)           0.335     6.345    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/s_axi_wvalid
    SLICE_X34Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.469 r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/slv_reg0[31]_i_2/O
                         net (fo=5, routed)           0.681     7.150    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg_wren__0
    SLICE_X31Y94         LUT4 (Prop_lut4_I0_O)        0.124     7.274 r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.798     8.072    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0[7]_i_1_n_0
    SLICE_X31Y91         FDRE                                         r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=630, routed)         1.239    11.239    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X31Y91         FDRE                                         r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0_reg[0]/C
                         clock pessimism              0.032    11.271    
                         clock uncertainty           -0.154    11.117    
    SLICE_X31Y91         FDRE (Setup_fdre_C_CE)      -0.205    10.912    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         10.912    
                         arrival time                          -8.072    
  -------------------------------------------------------------------
                         slack                                  2.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/FSM_onehot_gen_axi.write_cs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.363ns (31.352%)  route 0.795ns (68.648%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    0.816ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=630, routed)         0.816     0.816    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y97         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.164     0.980 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=27, routed)          0.328     1.308    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X32Y93         LUT2 (Prop_lut2_I0_O)        0.043     1.351 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_3/O
                         net (fo=3, routed)           0.213     1.564    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I0_O)        0.111     1.675 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/FSM_onehot_gen_axi.write_cs[2]_i_4/O
                         net (fo=5, routed)           0.254     1.928    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_1
    SLICE_X32Y94         LUT5 (Prop_lut5_I3_O)        0.045     1.973 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/FSM_onehot_gen_axi.write_cs[1]_i_1/O
                         net (fo=1, routed)           0.000     1.973    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/FSM_onehot_gen_axi.write_cs[1]_i_1_n_0
    SLICE_X32Y94         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/FSM_onehot_gen_axi.write_cs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=630, routed)         1.803     1.803    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X32Y94         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/FSM_onehot_gen_axi.write_cs_reg[1]/C
                         clock pessimism             -0.013     1.790    
    SLICE_X32Y94         FDRE (Hold_fdre_C_D)         0.121     1.911    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/FSM_onehot_gen_axi.write_cs_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.164ns (30.431%)  route 0.375ns (69.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=630, routed)         0.646     0.646    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X26Y91         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y91         FDRE (Prop_fdre_C_Q)         0.164     0.810 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[12]/Q
                         net (fo=4, routed)           0.375     1.185    system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awaddr[0]
    SLICE_X34Y91         FDRE                                         r  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=630, routed)         1.057     1.057    system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X34Y91         FDRE                                         r  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]/C
                         clock pessimism             -0.013     1.044    
    SLICE_X34Y91         FDRE (Hold_fdre_C_D)         0.059     1.103    system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.750%)  route 0.196ns (51.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.710ns
    Source Clock Delay      (SCD):    0.493ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=630, routed)         0.493     0.493    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/s_axi_aclk
    SLICE_X29Y90         FDRE                                         r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.141     0.634 r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN_reg[0]/Q
                         net (fo=4, routed)           0.196     0.829    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN_reg[0]
    SLICE_X31Y90         LUT6 (Prop_lut6_I3_O)        0.045     0.874 r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     0.874    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/reg_data_out[0]
    SLICE_X31Y90         FDRE                                         r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=630, routed)         0.710     0.710    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X31Y90         FDRE                                         r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism             -0.013     0.697    
    SLICE_X31Y90         FDRE (Hold_fdre_C_D)         0.092     0.789    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.623%)  route 0.197ns (51.377%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.710ns
    Source Clock Delay      (SCD):    0.493ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=630, routed)         0.493     0.493    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/s_axi_aclk
    SLICE_X29Y90         FDRE                                         r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.141     0.634 r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN_reg[1]/Q
                         net (fo=3, routed)           0.197     0.830    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN_reg[1]
    SLICE_X31Y90         LUT5 (Prop_lut5_I2_O)        0.045     0.875 r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     0.875    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/reg_data_out[1]
    SLICE_X31Y90         FDRE                                         r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=630, routed)         0.710     0.710    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X31Y90         FDRE                                         r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism             -0.013     0.697    
    SLICE_X31Y90         FDRE (Hold_fdre_C_D)         0.092     0.789    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/FSM_onehot_gen_axi.write_cs_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.363ns (30.733%)  route 0.818ns (69.267%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    0.816ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=630, routed)         0.816     0.816    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y97         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.164     0.980 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=27, routed)          0.328     1.308    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X32Y93         LUT2 (Prop_lut2_I0_O)        0.043     1.351 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_3/O
                         net (fo=3, routed)           0.213     1.564    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I0_O)        0.111     1.675 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/FSM_onehot_gen_axi.write_cs[2]_i_4/O
                         net (fo=5, routed)           0.277     1.952    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_1
    SLICE_X32Y94         LUT5 (Prop_lut5_I3_O)        0.045     1.997 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/FSM_onehot_gen_axi.write_cs[0]_i_1/O
                         net (fo=1, routed)           0.000     1.997    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/FSM_onehot_gen_axi.write_cs[0]_i_1_n_0
    SLICE_X32Y94         FDSE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/FSM_onehot_gen_axi.write_cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=630, routed)         1.803     1.803    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X32Y94         FDSE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/FSM_onehot_gen_axi.write_cs_reg[0]/C
                         clock pessimism             -0.013     1.790    
    SLICE_X32Y94         FDSE (Hold_fdse_C_D)         0.121     1.911    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/FSM_onehot_gen_axi.write_cs_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.518ns (32.210%)  route 1.090ns (67.790%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.321ns
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=630, routed)         2.039     2.039    system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X36Y90         FDRE                                         r  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.418     2.457 r  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg/Q
                         net (fo=21, routed)          1.090     3.548    system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/si_rs_arvalid
    SLICE_X40Y86         LUT6 (Prop_lut6_I2_O)        0.100     3.648 r  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_second_len_r[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.648    system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]_1[0]
    SLICE_X40Y86         FDRE                                         r  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=630, routed)         3.321     3.321    system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X40Y86         FDRE                                         r  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/C
                         clock pessimism             -0.032     3.289    
    SLICE_X40Y86         FDRE (Hold_fdre_C_D)         0.270     3.559    system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.559    
                         arrival time                           3.648    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/FSM_onehot_gen_axi.write_cs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.363ns (30.681%)  route 0.820ns (69.319%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    0.816ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=630, routed)         0.816     0.816    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y97         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.164     0.980 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=27, routed)          0.328     1.308    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X32Y93         LUT2 (Prop_lut2_I0_O)        0.043     1.351 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_3/O
                         net (fo=3, routed)           0.213     1.564    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I0_O)        0.111     1.675 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/FSM_onehot_gen_axi.write_cs[2]_i_4/O
                         net (fo=5, routed)           0.279     1.954    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_1
    SLICE_X32Y94         LUT5 (Prop_lut5_I3_O)        0.045     1.999 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/FSM_onehot_gen_axi.write_cs[2]_i_1/O
                         net (fo=1, routed)           0.000     1.999    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/FSM_onehot_gen_axi.write_cs[2]_i_1_n_0
    SLICE_X32Y94         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/FSM_onehot_gen_axi.write_cs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=630, routed)         1.803     1.803    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X32Y94         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/FSM_onehot_gen_axi.write_cs_reg[2]/C
                         clock pessimism             -0.013     1.790    
    SLICE_X32Y94         FDRE (Hold_fdre_C_D)         0.120     1.910    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/FSM_onehot_gen_axi.write_cs_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/axi_araddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.209ns (20.768%)  route 0.797ns (79.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.524ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=630, routed)         0.680     0.680    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X32Y88         FDRE                                         r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/axi_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDRE (Prop_fdre_C_Q)         0.164     0.844 f  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/axi_araddr_reg[2]/Q
                         net (fo=33, routed)          0.797     1.642    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/axi_araddr[0]
    SLICE_X31Y96         LUT4 (Prop_lut4_I3_O)        0.045     1.687 r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     1.687    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/reg_data_out[24]
    SLICE_X31Y96         FDRE                                         r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=630, routed)         1.524     1.524    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X31Y96         FDRE                                         r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism             -0.021     1.503    
    SLICE_X31Y96         FDRE (Hold_fdre_C_D)         0.091     1.594    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.297ns (24.840%)  route 0.899ns (75.160%))
  Logic Levels:           3  (CARRY4=1 LUT5=2)
  Clock Path Skew:        0.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    0.533ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=630, routed)         0.533     0.533    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/s_axi_aclk
    SLICE_X29Y97         FDRE                                         r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141     0.674 r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN_reg[29]/Q
                         net (fo=3, routed)           0.378     1.051    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN_reg[29]
    SLICE_X30Y97         LUT5 (Prop_lut5_I0_O)        0.045     1.096 r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/EXT_IRQ_CNT[1]_i_3/O
                         net (fo=36, routed)          0.521     1.617    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/EXT_IRQ_CNT[1]_i_3_n_0
    SLICE_X29Y93         LUT5 (Prop_lut5_I3_O)        0.045     1.662 r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN[12]_i_3/O
                         net (fo=1, routed)           0.000     1.662    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN[12]_i_3_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.728 r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.728    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN_reg[12]_i_1_n_5
    SLICE_X29Y93         FDRE                                         r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=630, routed)         1.543     1.543    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/s_axi_aclk
    SLICE_X29Y93         FDRE                                         r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN_reg[14]/C
                         clock pessimism             -0.013     1.530    
    SLICE_X29Y93         FDRE (Hold_fdre_C_D)         0.105     1.635    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/axi_araddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.209ns (20.727%)  route 0.799ns (79.273%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.524ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=630, routed)         0.680     0.680    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X32Y88         FDRE                                         r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/axi_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDRE (Prop_fdre_C_Q)         0.164     0.844 f  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/axi_araddr_reg[2]/Q
                         net (fo=33, routed)          0.799     1.644    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/axi_araddr[0]
    SLICE_X31Y96         LUT4 (Prop_lut4_I3_O)        0.045     1.689 r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     1.689    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/reg_data_out[26]
    SLICE_X31Y96         FDRE                                         r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=630, routed)         1.524     1.524    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X31Y96         FDRE                                         r  system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism             -0.021     1.503    
    SLICE_X31Y96         FDRE (Hold_fdre_C_D)         0.092     1.595    system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y86  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y95  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y95  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y89  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__0/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y89  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__1/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y90  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y95  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y95  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X33Y86  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__0/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X33Y86  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__1/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y96  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y96  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y96  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y96  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y96  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK



