
==============================================================================
XRT Build Version: 2.3.1301
       Build Date: 2019-10-25 03:04:42
          Hash ID: 192e706aea53163a04c574f9b3fe9ed76b6ca471
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2019.2) on Wed Nov  6 21:39:14 MST 2019
   Version:                2.3.1301
   Kernels:                kernel_spmspv, kernel_spmv, kernel_assign_vector_sparse, kernel_assign_vector_dense
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          920ef6d7-4829-4a2f-8550-d014151ac23d
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u280
   Name:                   xdma
   Version:                201920.1
   Generated Version:      Vivado 2019.2 (SW Build: 2692492)
   Created:                Thu Oct 17 22:14:08 2019
   FPGA Device:            xcu280
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au280:1.0
   Board Part:             xilinx.com:au280:part0:1.0
   Platform VBNV:          xilinx_u280_xdma_201920_1
   Static UUID:            74136753-4693-407f-ae40-2657416e7420
   Feature ROM TimeStamp:  1571347054

Clocks
------
   Name:      clk_out1_pfm_top_clkwiz_hbm_aclk_0
   Index:     0
   Type:      SYSTEM
   Frequency: 450 MHz

   Name:      DATA_CLK
   Index:     1
   Type:      DATA
   Frequency: 150 MHz

   Name:      KERNEL_CLK
   Index:     2
   Type:      KERNEL
   Frequency: 500 MHz

Memory Configuration
--------------------
   Name:         HBM[0]
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x0
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[1]
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x10000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[2]
   Index:        2
   Type:         MEM_DRAM
   Base Address: 0x20000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[3]
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x30000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[4]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[5]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[6]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[7]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[8]
   Index:        8
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[9]
   Index:        9
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[10]
   Index:        10
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[11]
   Index:        11
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[12]
   Index:        12
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[13]
   Index:        13
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[14]
   Index:        14
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[15]
   Index:        15
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[16]
   Index:        16
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[17]
   Index:        17
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[18]
   Index:        18
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[19]
   Index:        19
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[20]
   Index:        20
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[21]
   Index:        21
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[22]
   Index:        22
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[23]
   Index:        23
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[24]
   Index:        24
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[25]
   Index:        25
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[26]
   Index:        26
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[27]
   Index:        27
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[28]
   Index:        28
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[29]
   Index:        29
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[30]
   Index:        30
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[31]
   Index:        31
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         DDR[0]
   Index:        32
   Type:         MEM_DRAM
   Base Address: 0x4000000000
   Address Size: 0x400000000
   Bank Used:    Yes

   Name:         DDR[1]
   Index:        33
   Type:         MEM_DRAM
   Base Address: 0x8000000000
   Address Size: 0x400000000
   Bank Used:    Yes

   Name:         PLRAM[0]
   Index:        34
   Type:         MEM_DRAM
   Base Address: 0x200000000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        35
   Type:         MEM_DRAM
   Base Address: 0x200400000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        36
   Type:         MEM_DRAM
   Base Address: 0x200800000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        37
   Type:         MEM_DRAM
   Base Address: 0x200c00000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[4]
   Index:        38
   Type:         MEM_DRAM
   Base Address: 0x201000000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[5]
   Index:        39
   Type:         MEM_DRAM
   Base Address: 0x201400000
   Address Size: 0x20000
   Bank Used:    No
==============================================================================
Kernel: kernel_spmspv

Definition
----------
   Signature: kernel_spmspv ( const * vec_dit_ddr,  const * mat_dwi_ddr, unsigned int const * mat_idxptr_ddr, unsigned int const * mat_tileptr_ddr, unsigned int const * mask_ddr, * result_ddr, unsigned int const  num_columns, unsigned int const  num_tiles)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    1024 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM2
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    64 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        kernel_spmspv_1
   Base Address: 0x1820000

   Argument:          vec_dit_ddr
   Register Offset:   0x10
   Port:              M_AXI_GMEM2
   Memory:            DDR[0] (MEM_DRAM)

   Argument:          mat_dwi_ddr
   Register Offset:   0x1C
   Port:              M_AXI_GMEM0
   Memory:            DDR[1] (MEM_DRAM)

   Argument:          mat_idxptr_ddr
   Register Offset:   0x28
   Port:              M_AXI_GMEM1
   Memory:            DDR[1] (MEM_DRAM)

   Argument:          mat_tileptr_ddr
   Register Offset:   0x34
   Port:              M_AXI_GMEM1
   Memory:            DDR[1] (MEM_DRAM)

   Argument:          mask_ddr
   Register Offset:   0x40
   Port:              M_AXI_GMEM2
   Memory:            DDR[0] (MEM_DRAM)

   Argument:          result_ddr
   Register Offset:   0x4C
   Port:              M_AXI_GMEM2
   Memory:            DDR[0] (MEM_DRAM)

   Argument:          num_columns
   Register Offset:   0x58
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          num_tiles
   Register Offset:   0x60
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
Kernel: kernel_spmv

Definition
----------
   Signature: kernel_spmv ( const * vector, unsigned int const * channel_0_partition_indptr,  const * channel_0_matrix, unsigned int const * channel_1_partition_indptr,  const * channel_1_matrix, unsigned int const * channel_2_partition_indptr,  const * channel_2_matrix, unsigned int const * channel_3_partition_indptr,  const * channel_3_matrix,  const * mask, * out, unsigned int num_rows, unsigned int num_cols)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    1024 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    1024 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM16
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM17
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM2
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    1024 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM3
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    1024 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        kernel_spmv_1
   Base Address: 0x1830000

   Argument:          vector
   Register Offset:   0x10
   Port:              M_AXI_GMEM17
   Memory:            DDR[0] (MEM_DRAM)

   Argument:          channel_0_partition_indptr
   Register Offset:   0x1C
   Port:              M_AXI_GMEM16
   Memory:            DDR[0] (MEM_DRAM)

   Argument:          channel_0_matrix
   Register Offset:   0x28
   Port:              M_AXI_GMEM0
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          channel_1_partition_indptr
   Register Offset:   0x34
   Port:              M_AXI_GMEM16
   Memory:            DDR[0] (MEM_DRAM)

   Argument:          channel_1_matrix
   Register Offset:   0x40
   Port:              M_AXI_GMEM1
   Memory:            HBM[1] (MEM_DDR4)

   Argument:          channel_2_partition_indptr
   Register Offset:   0x4C
   Port:              M_AXI_GMEM16
   Memory:            DDR[0] (MEM_DRAM)

   Argument:          channel_2_matrix
   Register Offset:   0x58
   Port:              M_AXI_GMEM2
   Memory:            HBM[2] (MEM_DRAM)

   Argument:          channel_3_partition_indptr
   Register Offset:   0x64
   Port:              M_AXI_GMEM16
   Memory:            DDR[0] (MEM_DRAM)

   Argument:          channel_3_matrix
   Register Offset:   0x70
   Port:              M_AXI_GMEM3
   Memory:            HBM[3] (MEM_DRAM)

   Argument:          mask
   Register Offset:   0x7C
   Port:              M_AXI_GMEM17
   Memory:            DDR[0] (MEM_DRAM)

   Argument:          out
   Register Offset:   0x88
   Port:              M_AXI_GMEM17
   Memory:            DDR[0] (MEM_DRAM)

   Argument:          num_rows
   Register Offset:   0x94
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          num_cols
   Register Offset:   0x9C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
Kernel: kernel_assign_vector_sparse

Definition
----------
   Signature: kernel_assign_vector_sparse ( const * mask, unsigned int* inout, * new_frontier, unsigned int const  mode, unsigned int val)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    64 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        kernel_assign_vector_sparse_1
   Base Address: 0x1810000

   Argument:          mask
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            DDR[0] (MEM_DRAM)

   Argument:          inout
   Register Offset:   0x1C
   Port:              M_AXI_GMEM0
   Memory:            DDR[0] (MEM_DRAM)

   Argument:          new_frontier
   Register Offset:   0x28
   Port:              M_AXI_GMEM0
   Memory:            DDR[0] (MEM_DRAM)

   Argument:          mode
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          val
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
Kernel: kernel_assign_vector_dense

Definition
----------
   Signature: kernel_assign_vector_dense ( const * mask, * inout, unsigned int length, unsigned int val)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        kernel_assign_vector_dense_1
   Base Address: 0x1800000

   Argument:          mask
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            DDR[0] (MEM_DRAM)

   Argument:          inout
   Register Offset:   0x1C
   Port:              M_AXI_GMEM0
   Memory:            DDR[0] (MEM_DRAM)

   Argument:          length
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          val
   Register Offset:   0x30
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2019.2 - Wed Nov  6 21:39:14 MST 2019 (SW BUILD: 2708876)
   Command Line:  v++ -t hw --platform /opt/xilinx/platforms/xilinx_u280_xdma_201920_1/xilinx_u280_xdma_201920_1.xpfm --save-temps --kernel_frequency 150 --temp_dir ./build_dir.hw -l --config kernel_spmv.ini --config kernel_assign_vector_dense.ini --config kernel_spmspv.ini --config kernel_assign_vector_sparse.ini -obuild_dir.hw/fused.xclbin _x.hw/kernel_spmv.xo _x.hw/kernel_assign_vector_dense.xo _x.hw/kernel_spmspv.xo _x.hw/kernel_assign_vector_sparse.xo 
   Options:       -t hw
                  --platform /opt/xilinx/platforms/xilinx_u280_xdma_201920_1/xilinx_u280_xdma_201920_1.xpfm
                  --save-temps
                  --kernel_frequency 150
                  --temp_dir ./build_dir.hw
                  -l
                  --config kernel_spmv.ini
                  --config kernel_assign_vector_dense.ini
                  --config kernel_spmspv.ini
                  --config kernel_assign_vector_sparse.ini
                  -obuild_dir.hw/fused.xclbin _x.hw/kernel_spmv.xo _x.hw/kernel_assign_vector_dense.xo _x.hw/kernel_spmspv.xo _x.hw/kernel_assign_vector_sparse.xo 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
