=========================================================
Scheduler report file
Generated by stratus_hls 19.10-p100  (91500.011111)
On:          Wed Jan 27 10:22:58 2021
Project Dir: /home/hanji/stratus/mv1/train_npu/to_addr_gen
Module:      bias_addr_gen
HLS Config:  DPA
=========================================================
Scheduler report for : _bias_addr_valid                                                                           
---------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
bias_addr_valid       2 (1:FALSE)      --              FALSE  bias_addr_gen.h,l:23,c:16 -> l:149,c:7              
                                                                                                                  
init                  4 (3:TRUE)       --              FALSE  bias_addr_gen.h,l:11,c:15 -> l:150,c:14             
                                                                                                                  
bias_addr_update      4 (3:TRUE)       --              FALSE  bias_addr_gen.h,l:52,c:19 -> l:152,c:14             
                                                                                                                  
operator=             4 (3:TRUE)       --              FALSE  bias_addr_gen.h,l:155,c:23 & operator= @l:153,c:23  
                                                                                                                  
operator=             4 (3:TRUE)       --              FALSE  bias_addr_gen.h,l:155,c:23 & operator= @l:153,c:23  
                                                                                                                  
bias_addr_valid       4 (3:TRUE)       --              FALSE  bias_addr_gen.h,l:23,c:16 -> l:155,c:7 &            
                                                                                                                  
                                                                                                                  
Scheduler report for : _bias_add                                                                                  
--------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
bias_addr             2 (1:FALSE)      --              FALSE  bias_addr_gen.h,l:22,c:25 -> l:142,c:7              
                                                                                                                  
bias_addr             3 (2:FALSE)      --              FALSE  bias_addr_gen.h,l:22,c:25 -> l:144,c:7              
                                                                                                                  
bias_en               4 (3:TRUE)       --              FALSE  bias_addr_gen.h,l:19,c:15 -> l:143,c:14             
                                                                                                                  
bias_read_base_addr   4 (3:TRUE)       --              FALSE  bias_addr_gen.h,l:17,c:24 -> l:144,c:19             
                                                                                                                  
of_cnt                4 (3:TRUE)       --              FALSE  bias_addr_gen.h,l:37,c:28 -> l:144,c:49             
                                                                                                                  
bias_addr             4 (3:TRUE)       --              FALSE  bias_addr_gen.h,l:22,c:25 -> l:144,c:7              
                                                                                                                  
                      4 (3:TRUE)       --              FALSE  f:bias_addr_gen.h,l:144,c:46                        
                                                                                                                  
operator=             4 (3:TRUE)       --              FALSE  bias_addr_gen.h,l:144,c:17 & l:143,c:10             
                                                                                                                  
bias_addr             4 (3:TRUE)       --              FALSE  bias_addr_gen.h,l:22,c:25 -> l:144,c:7 &            
                                                                                                                  
                                                                                                                  
Scheduler report for : _set_max_num                                                                               
-----------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
out_feature_width     3 (2:TRUE)       --              FALSE  bias_addr_gen.h,l:14,c:24 -> l:135,c:18             
                                                                                                                  
out_feature_height    3 (2:TRUE)       --              FALSE  bias_addr_gen.h,l:15,c:24 -> l:136,c:18             
                                                                                                                  
out_feature_channel   3 (2:TRUE)       --              FALSE  bias_addr_gen.h,l:16,c:24 -> l:137,c:18             
                                                                                                                  
of_cnt_max            3 (2:TRUE)       --              FALSE  bias_addr_gen.h,l:45,c:28 -> l:137,c:5              
                                                                                                                  
oy_cnt_max            3 (2:TRUE)       --              FALSE  bias_addr_gen.h,l:34,c:28 -> l:136,c:5              
                                                                                                                  
ox_cnt_max            3 (2:TRUE)       --              FALSE  bias_addr_gen.h,l:29,c:28 -> l:135,c:5              
                                                                                                                  
                                                                                                                  
Scheduler report for : _bias_addr_update                                                                          
----------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
bias_addr_update      2 (1:FALSE)      --              FALSE  bias_addr_gen.h,l:52,c:19 -> l:76,c:7               
                                                                                                                  
start_rising          4 (3:TRUE)       --              FALSE  bias_addr_gen.h,l:20,c:23 -> l:77,c:37              
                                                                                                                  
of_enable_6d          4 (3:TRUE)       --              FALSE  bias_addr_gen.h,l:44,c:27 -> l:79,c:37              
                                                                                                                  
bias_en               4 (3:TRUE)       --              FALSE  bias_addr_gen.h,l:19,c:15                           
                                                                                                                  
                      4 (3:TRUE)       --              FALSE  f:bias_addr_gen.h,l:77,c:37                         
                                                                                                                  
                      4 (3:TRUE)       --              FALSE  f:bias_addr_gen.h,l:77,c:34                         
                                                                                                                  
bias_addr_update      4 (3:TRUE)       --              FALSE  bias_addr_gen.h,l:52,c:19 -> l:82,c:7 &             
                                                                                                                  
                                                                                                                  
Scheduler report for : _ox_ctrl                                                                                   
-------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
ox_cnt                3 (2:TRUE)       --              FALSE  bias_addr_gen.h,l:27,c:28 -> l:88,c:39              
                                                                                                                  
ox_cnt_max            3 (2:TRUE)       --              FALSE  bias_addr_gen.h,l:29,c:28 -> l:88,c:56              
                                                                                                                  
ox_enable             3 (2:TRUE)       --              FALSE  bias_addr_gen.h,l:26,c:27 -> l:88,c:17              
                                                                                                                  
data_en               3 (2:TRUE)       --              FALSE  bias_addr_gen.h,l:21,c:15 -> l:87,c:18              
                                                                                                                  
bias_en               3 (2:TRUE)       --              FALSE  bias_addr_gen.h,l:19,c:15 -> l:87,c:36              
                                                                                                                  
f:bias_addr_gen.h,l:  3 (2:TRUE)       --              FALSE  & c:74 & c:53                                       
                                                                                                                  
                      3 (2:TRUE)       --              FALSE  f:bias_addr_gen.h,l:88,c:35                         
                                                                                                                  
ox_clear              3 (2:TRUE)       --              FALSE  bias_addr_gen.h,l:28,c:27 -> l:88,c:5 &             
                                                                                                                  
                      3 (2:TRUE)       --              FALSE  f:bias_addr_gen.h,l:87,c:33                         
                                                                                                                  
ox_enable             3 (2:TRUE)       --              FALSE  bias_addr_gen.h,l:26,c:27 -> l:87,c:5 &             
                                                                                                                  
                                                                                                                  
Scheduler report for : _ox_counter                                                                                
----------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
ox_cnt                2 (1:FALSE)      --              FALSE  bias_addr_gen.h,l:27,c:28 -> l:93,c:7               
                                                                                                                  
ox_cnt                3 (2:FALSE)      --              FALSE  @(f:bias_addr_gen.h,l:27,c:28->l:88,c:39)           
                                                                                                                  
init                  4 (3:TRUE)       --              FALSE  bias_addr_gen.h,l:11,c:15 -> l:94,c:14              
                                                                                                                  
ox_clear              4 (3:TRUE)       --              FALSE  bias_addr_gen.h,l:28,c:27 -> l:96,c:14              
                                                                                                                  
ox_cnt                4 (3:TRUE)       --              FALSE  bias_addr_gen.h,l:27,c:28 -> l:99,c:7               
                                                                                                                  
ox_enable             4 (3:TRUE)       --              FALSE  bias_addr_gen.h,l:26,c:27 -> l:98,c:14              
                                                                                                                  
                      4 (3:TRUE)       --              FALSE  f:bias_addr_gen.h,l:94,c:14                         
                                                                                                                  
f:bias_addr_gen.h,l:  4 (3:TRUE)       --              FALSE  & c:30 & operator= @c:14 & l:98,c:10                
                                                                                                                  
operator=             4 (3:TRUE)       --              FALSE  bias_addr_gen.h,l:99,c:14 & l:98,c:10 & operator=   
                                                                                                                  
ox_cnt                4 (3:TRUE)       --              FALSE  bias_addr_gen.h,l:27,c:28 -> l:99,c:7 &             
                                                                                                                  
                                                                                                                  
Scheduler report for : _oy_ctrl                                                                                   
-------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
oy_cnt                3 (2:TRUE)       --              FALSE  bias_addr_gen.h,l:32,c:28 -> l:104,c:39             
                                                                                                                  
oy_cnt_max            3 (2:TRUE)       --              FALSE  bias_addr_gen.h,l:34,c:28 -> l:104,c:56             
                                                                                                                  
oy_enable             3 (2:TRUE)       --              FALSE  bias_addr_gen.h,l:31,c:27 -> l:104,c:17             
                                                                                                                  
ox_clear              3 (2:TRUE)       --              FALSE  bias_addr_gen.h,l:28,c:27 -> l:103,c:18             
                                                                                                                  
oy_enable             3 (2:TRUE)       --              FALSE  bias_addr_gen.h,l:31,c:27 -> l:103,c:5              
                                                                                                                  
f:bias_addr_gen.h,l:  3 (2:TRUE)       --              FALSE  & c:74 & c:53                                       
                                                                                                                  
                      3 (2:TRUE)       --              FALSE  f:bias_addr_gen.h,l:104,c:35                        
                                                                                                                  
oy_clear              3 (2:TRUE)       --              FALSE  bias_addr_gen.h,l:33,c:27 -> l:104,c:5 &            
                                                                                                                  
                                                                                                                  
Scheduler report for : _oy_counter                                                                                
----------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
oy_cnt                2 (1:FALSE)      --              FALSE  bias_addr_gen.h,l:32,c:28 -> l:109,c:7              
                                                                                                                  
oy_cnt                3 (2:FALSE)      --              FALSE  @(f:bias_addr_gen.h,l:32,c:28->l:104,c:39)          
                                                                                                                  
init                  4 (3:TRUE)       --              FALSE  bias_addr_gen.h,l:11,c:15 -> l:110,c:14             
                                                                                                                  
oy_clear              4 (3:TRUE)       --              FALSE  bias_addr_gen.h,l:33,c:27 -> l:112,c:14             
                                                                                                                  
oy_cnt                4 (3:TRUE)       --              FALSE  bias_addr_gen.h,l:32,c:28 -> l:115,c:7              
                                                                                                                  
oy_enable             4 (3:TRUE)       --              FALSE  bias_addr_gen.h,l:31,c:27 -> l:114,c:14             
                                                                                                                  
                      4 (3:TRUE)       --              FALSE  f:bias_addr_gen.h,l:110,c:14                        
                                                                                                                  
f:bias_addr_gen.h,l:  4 (3:TRUE)       --              FALSE  & c:30 & operator= @c:14 & l:114,c:10               
                                                                                                                  
operator=             4 (3:TRUE)       --              FALSE  bias_addr_gen.h,l:115,c:14 & l:114,c:10 & operator  
                                                                                                                  
oy_cnt                4 (3:TRUE)       --              FALSE  bias_addr_gen.h,l:32,c:28 -> l:115,c:7 &            
                                                                                                                  
                                                                                                                  
Scheduler report for : _of_ctrl                                                                                   
-------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
of_cnt                3 (2:TRUE)       --              FALSE  bias_addr_gen.h,l:37,c:28 -> l:120,c:39             
                                                                                                                  
of_cnt_max            3 (2:TRUE)       --              FALSE  bias_addr_gen.h,l:45,c:28 -> l:120,c:56             
                                                                                                                  
of_enable             3 (2:TRUE)       --              FALSE  bias_addr_gen.h,l:36,c:27 -> l:120,c:17             
                                                                                                                  
oy_clear              3 (2:TRUE)       --              FALSE  bias_addr_gen.h,l:33,c:27 -> l:119,c:18             
                                                                                                                  
of_enable             3 (2:TRUE)       --              FALSE  bias_addr_gen.h,l:36,c:27 -> l:119,c:5              
                                                                                                                  
f:bias_addr_gen.h,l:  3 (2:TRUE)       --              FALSE  & c:74 & c:53                                       
                                                                                                                  
                      3 (2:TRUE)       --              FALSE  f:bias_addr_gen.h,l:120,c:35                        
                                                                                                                  
of_clear              3 (2:TRUE)       --              FALSE  bias_addr_gen.h,l:38,c:27 -> l:120,c:5 &            
                                                                                                                  
                                                                                                                  
Scheduler report for : _of_counter                                                                                
----------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
of_cnt                2 (1:FALSE)      --              FALSE  bias_addr_gen.h,l:37,c:28 -> l:125,c:7              
                                                                                                                  
of_cnt                3 (2:FALSE)      --              FALSE  @[ mapped (f:bias_addr_gen.h,l:37,c:28->l:144,c:49  
                                                                                                                  
init                  4 (3:TRUE)       --              FALSE  bias_addr_gen.h,l:11,c:15 -> l:126,c:14             
                                                                                                                  
of_clear              4 (3:TRUE)       --              FALSE  bias_addr_gen.h,l:38,c:27 -> l:128,c:14             
                                                                                                                  
of_cnt                4 (3:TRUE)       --              FALSE  bias_addr_gen.h,l:37,c:28 -> l:131,c:7              
                                                                                                                  
of_enable             4 (3:TRUE)       --              FALSE  bias_addr_gen.h,l:36,c:27 -> l:130,c:14             
                                                                                                                  
                      4 (3:TRUE)       --              FALSE  f:bias_addr_gen.h,l:126,c:14                        
                                                                                                                  
f:bias_addr_gen.h,l:  4 (3:TRUE)       --              FALSE  & c:30 & operator= @c:14 & l:130,c:10               
                                                                                                                  
operator=             4 (3:TRUE)       --              FALSE  bias_addr_gen.h,l:131,c:14 & l:130,c:10 & operator  
                                                                                                                  
of_cnt                4 (3:TRUE)       --              FALSE  bias_addr_gen.h,l:37,c:28 -> l:131,c:7 &            
                                                                                                                  
                                                                                                                  
Scheduler report for : _delay                                                                                     
-----------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
of_enable_1d          2 (1:FALSE)      --              FALSE  bias_addr_gen.h,l:39,c:27 -> l:57,c:7               
                                                                                                                  
of_enable_2d          2 (1:FALSE)      --              FALSE  bias_addr_gen.h,l:40,c:27 -> l:58,c:7               
                                                                                                                  
of_enable_3d          2 (1:FALSE)      --              FALSE  bias_addr_gen.h,l:41,c:27 -> l:59,c:7               
                                                                                                                  
of_enable_4d          2 (1:FALSE)      --              FALSE  bias_addr_gen.h,l:42,c:27 -> l:60,c:7               
                                                                                                                  
of_enable_5d          2 (1:FALSE)      --              FALSE  bias_addr_gen.h,l:43,c:27 -> l:61,c:7               
                                                                                                                  
of_enable_6d          2 (1:FALSE)      --              FALSE  bias_addr_gen.h,l:44,c:27 -> l:62,c:7               
                                                                                                                  
of_enable_1d          3 (2:FALSE)      --              FALSE  bias_addr_gen.h,l:39,c:27 -> l:65,c:7               
                                                                                                                  
of_enable_2d          3 (2:FALSE)      --              FALSE  bias_addr_gen.h,l:40,c:27 -> l:66,c:7               
                                                                                                                  
of_enable_3d          3 (2:FALSE)      --              FALSE  bias_addr_gen.h,l:41,c:27 -> l:67,c:7               
                                                                                                                  
of_enable_4d          3 (2:FALSE)      --              FALSE  bias_addr_gen.h,l:42,c:27 -> l:68,c:7               
                                                                                                                  
of_enable_5d          3 (2:FALSE)      --              FALSE  bias_addr_gen.h,l:43,c:27 -> l:69,c:7               
                                                                                                                  
of_enable             4 (3:TRUE)       --              FALSE  bias_addr_gen.h,l:36,c:27 -> l:65,c:22              
                                                                                                                  
of_enable_1d          4 (3:TRUE)       --              FALSE  bias_addr_gen.h,l:39,c:27 -> l:66,c:22              
                                                                                                                  
of_enable_2d          4 (3:TRUE)       --              FALSE  bias_addr_gen.h,l:40,c:27 -> l:67,c:22              
                                                                                                                  
of_enable_3d          4 (3:TRUE)       --              FALSE  bias_addr_gen.h,l:41,c:27 -> l:68,c:22              
                                                                                                                  
of_enable_4d          4 (3:TRUE)       --              FALSE  bias_addr_gen.h,l:42,c:27 -> l:69,c:22              
                                                                                                                  
of_enable_5d          4 (3:TRUE)       --              FALSE  bias_addr_gen.h,l:43,c:27 -> l:70,c:22              
                                                                                                                  
of_enable_6d          4 (3:TRUE)       --              FALSE  bias_addr_gen.h,l:44,c:27 -> l:70,c:7               
                                                                                                                  
of_enable_5d          4 (3:TRUE)       --              FALSE  bias_addr_gen.h,l:43,c:27 -> l:69,c:7               
                                                                                                                  
of_enable_4d          4 (3:TRUE)       --              FALSE  bias_addr_gen.h,l:42,c:27 -> l:68,c:7               
                                                                                                                  
of_enable_3d          4 (3:TRUE)       --              FALSE  bias_addr_gen.h,l:41,c:27 -> l:67,c:7               
                                                                                                                  
of_enable_2d          4 (3:TRUE)       --              FALSE  bias_addr_gen.h,l:40,c:27 -> l:66,c:7               
                                                                                                                  
of_enable_1d          4 (3:TRUE)       --              FALSE  bias_addr_gen.h,l:39,c:27 -> l:65,c:7               
                                                                                                                  
                                                                                                                  
