{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1665736558875 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665736558875 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 14 16:35:58 2022 " "Processing started: Fri Oct 14 16:35:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665736558875 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1665736558875 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_EXP3 -c FPGA_EXP3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_EXP3 -c FPGA_EXP3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1665736558876 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1665736559337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seq_gen1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seq_gen1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seq_gen1-arch_gen1 " "Found design unit 1: seq_gen1-arch_gen1" {  } { { "seq_gen1.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3/seq_gen1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665736559789 ""} { "Info" "ISGN_ENTITY_NAME" "1 seq_gen1 " "Found entity 1: seq_gen1" {  } { { "seq_gen1.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3/seq_gen1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665736559789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665736559789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seq_gen2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seq_gen2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seq_gen2-arch_gen2 " "Found design unit 1: seq_gen2-arch_gen2" {  } { { "seq_gen2.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3/seq_gen2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665736559793 ""} { "Info" "ISGN_ENTITY_NAME" "1 seq_gen2 " "Found entity 1: seq_gen2" {  } { { "seq_gen2.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3/seq_gen2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665736559793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665736559793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selector-arch_select " "Found design unit 1: selector-arch_select" {  } { { "selector.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3/selector.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665736559796 ""} { "Info" "ISGN_ENTITY_NAME" "1 selector " "Found entity 1: selector" {  } { { "selector.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3/selector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665736559796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665736559796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seq_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seq_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seq_detector-arch_seq_detector " "Found design unit 1: seq_detector-arch_seq_detector" {  } { { "seq_detector.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3/seq_detector.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665736559800 ""} { "Info" "ISGN_ENTITY_NAME" "1 seq_detector " "Found entity 1: seq_detector" {  } { { "seq_detector.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3/seq_detector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665736559800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665736559800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_exp3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga_exp3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_EXP3-arch_FPGA_EXP3 " "Found design unit 1: FPGA_EXP3-arch_FPGA_EXP3" {  } { { "FPGA_EXP3.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3/FPGA_EXP3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665736559803 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_EXP3 " "Found entity 1: FPGA_EXP3" {  } { { "FPGA_EXP3.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3/FPGA_EXP3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665736559803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665736559803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FD-arch_FD " "Found design unit 1: FD-arch_FD" {  } { { "FD.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3/FD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665736559806 ""} { "Info" "ISGN_ENTITY_NAME" "1 FD " "Found entity 1: FD" {  } { { "FD.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3/FD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665736559806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665736559806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_exp3_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga_exp3_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_EXP3_tb-arch_FPGA_EXP3_tb " "Found design unit 1: FPGA_EXP3_tb-arch_FPGA_EXP3_tb" {  } { { "FPGA_EXP3_tb.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3/FPGA_EXP3_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665736559809 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_EXP3_tb " "Found entity 1: FPGA_EXP3_tb" {  } { { "FPGA_EXP3_tb.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3/FPGA_EXP3_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665736559809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665736559809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seq_gen1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seq_gen1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seq_gen1_tb-arch_seq_gen1_tb " "Found design unit 1: seq_gen1_tb-arch_seq_gen1_tb" {  } { { "seq_gen1_tb.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3/seq_gen1_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665736559812 ""} { "Info" "ISGN_ENTITY_NAME" "1 seq_gen1_tb " "Found entity 1: seq_gen1_tb" {  } { { "seq_gen1_tb.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3/seq_gen1_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665736559812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665736559812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seq_gen2_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seq_gen2_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seq_gen2_tb-arch_seq_gen2_tb " "Found design unit 1: seq_gen2_tb-arch_seq_gen2_tb" {  } { { "seq_gen2_tb.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3/seq_gen2_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665736559815 ""} { "Info" "ISGN_ENTITY_NAME" "1 seq_gen2_tb " "Found entity 1: seq_gen2_tb" {  } { { "seq_gen2_tb.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3/seq_gen2_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665736559815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665736559815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fd_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fd_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FD_tb-arch_FD_tb " "Found design unit 1: FD_tb-arch_FD_tb" {  } { { "FD_tb.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3/FD_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665736559818 ""} { "Info" "ISGN_ENTITY_NAME" "1 FD_tb " "Found entity 1: FD_tb" {  } { { "FD_tb.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3/FD_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665736559818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665736559818 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_EXP3 " "Elaborating entity \"FPGA_EXP3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1665736559861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seq_gen1 seq_gen1:u1 " "Elaborating entity \"seq_gen1\" for hierarchy \"seq_gen1:u1\"" {  } { { "FPGA_EXP3.vhd" "u1" { Text "D:/FPGA_EXP/FPGA_EXP3/FPGA_EXP3.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665736559864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seq_gen2 seq_gen2:u2 " "Elaborating entity \"seq_gen2\" for hierarchy \"seq_gen2:u2\"" {  } { { "FPGA_EXP3.vhd" "u2" { Text "D:/FPGA_EXP/FPGA_EXP3/FPGA_EXP3.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665736559867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector selector:u3 " "Elaborating entity \"selector\" for hierarchy \"selector:u3\"" {  } { { "FPGA_EXP3.vhd" "u3" { Text "D:/FPGA_EXP/FPGA_EXP3/FPGA_EXP3.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665736559870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seq_detector seq_detector:u4 " "Elaborating entity \"seq_detector\" for hierarchy \"seq_detector:u4\"" {  } { { "FPGA_EXP3.vhd" "u4" { Text "D:/FPGA_EXP/FPGA_EXP3/FPGA_EXP3.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665736559872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FD FD:u5 " "Elaborating entity \"FD\" for hierarchy \"FD:u5\"" {  } { { "FPGA_EXP3.vhd" "u5" { Text "D:/FPGA_EXP/FPGA_EXP3/FPGA_EXP3.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665736559875 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1665736560513 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1665736560804 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665736560804 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "73 " "Implemented 73 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1665736560845 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1665736560845 ""} { "Info" "ICUT_CUT_TM_LCELLS" "68 " "Implemented 68 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1665736560845 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1665736560844 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665736560872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 14 16:36:00 2022 " "Processing ended: Fri Oct 14 16:36:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665736560872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665736560872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665736560872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665736560872 ""}
