// Seed: 477307252
module module_0 ();
  reg id_2;
  final @(id_2 ^ id_1) id_1 <= id_2;
endmodule
module module_1 (
    input  tri0  id_0,
    output wire  id_1,
    output logic id_2,
    input  wire  id_3,
    input  uwire id_4,
    input  wor   id_5,
    input  tri0  id_6,
    input  tri   id_7,
    input  uwire id_8,
    input  tri0  id_9,
    input  wire  id_10
);
  assign id_2 = -1 != id_7;
  time id_12;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  initial begin : LABEL_0
    if (id_8) id_2 <= {1, 1'b0};
    else if (1'h0);
  end
  assign id_2 = 1;
endmodule
