# -------------------------------------------------------------------------- #
#
# Copyright (C) 2019  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 19.2.0 Build 57 06/24/2019 Patches 0.01rc SJ Pro Edition
# Date created = 07:38:45  June 04, 2023
#
# -------------------------------------------------------------------------- #

QUARTUS_VERSION = "19.2"
DATE = "07:38:45  June 04, 2023"

# Revisions

PROJECT_REVISION = "afu_opencl_kernel"
PROJECT_REVISION = "afu_base"
PROJECT_REVISION = "afu_default"
PROJECT_REVISION = "afu_import"
PROJECT_REVISION = "dcp"
