#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri May 12 09:56:33 2023
# Process ID: 34476
# Current directory: C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18616 C:\Users\gusta\Documents\Universitetet\P4\Projekt\DataProcessingModule\Nyt lort\GyroData\GyroData.xpr
# Log file: C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/vivado.log
# Journal file: C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData\vivado.jou
# Running On: LAPTOP-U9E9QN8R, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 16, Host memory: 16542 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData'
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1111.250 ; gain = 182.172
update_compile_order -fileset sources_1
set_property top FloatToInt [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gusta\Documents\Universitetet\P4\Projekt\DataProcessingModule\Nyt lort\GyroData\GyroData.srcs\sources_1\new\FloatToInt.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gusta\Documents\Universitetet\P4\Projekt\DataProcessingModule\Nyt lort\GyroData\GyroData.srcs\sources_1\new\IntToFloat.vhd:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'FloatToInt'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'FloatToInt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FloatToInt_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/FloatToInt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FloatToInt'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot FloatToInt_behav xil_defaultlib.FloatToInt -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot FloatToInt_behav xil_defaultlib.FloatToInt -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.floattoint
Built simulation snapshot FloatToInt_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1226.777 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FloatToInt_behav -key {Behavioral:sim_1:Functional:FloatToInt} -tclbatch {FloatToInt.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source FloatToInt.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Array sizes do not match, left array has 0 elements, right array has 24 elements
Time: 0 ps  Iteration: 0  Process: /FloatToInt/line__38
  File: C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/FloatToInt.vhd

HDL Line: C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/FloatToInt.vhd:53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FloatToInt_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1226.777 ; gain = 0.000
add_force {/FloatToInt/Data_input} -radix hex {43320000 0ns}
add_force {/FloatToInt/data_ready_in} -radix hex {1 0ns}
add_force {/FloatToInt/clk} -radix bin {0 0ns} {1 50000ps} -repeat_every 100000ps
run 10 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 10 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'FloatToInt'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'FloatToInt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FloatToInt_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/FloatToInt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FloatToInt'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot FloatToInt_behav xil_defaultlib.FloatToInt -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot FloatToInt_behav xil_defaultlib.FloatToInt -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.floattoint
Built simulation snapshot FloatToInt_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FloatToInt_behav -key {Behavioral:sim_1:Functional:FloatToInt} -tclbatch {FloatToInt.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source FloatToInt.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FloatToInt_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_force {/FloatToInt/Data_input} -radix hex {43320000 0ns}
add_force {/FloatToInt/data_ready_in} -radix hex {1 0ns}
add_force {/FloatToInt/clk} -radix bin {0 0ns} {1 5000ps} -repeat_every 10000ps
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'FloatToInt'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'FloatToInt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FloatToInt_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/FloatToInt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FloatToInt'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot FloatToInt_behav xil_defaultlib.FloatToInt -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot FloatToInt_behav xil_defaultlib.FloatToInt -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.floattoint
Built simulation snapshot FloatToInt_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FloatToInt_behav -key {Behavioral:sim_1:Functional:FloatToInt} -tclbatch {FloatToInt.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source FloatToInt.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FloatToInt_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_force {/FloatToInt/Data_input} -radix hex {43320000 0ns}
add_force {/FloatToInt/data_ready_in} -radix hex {1 0ns}
add_force {/FloatToInt/clk} -radix bin {0 0ns} {1 5000ps} -repeat_every 10000ps
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_bd_design {C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd}
Reading block design file <C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd>...
Adding component instance block -- xilinx.com:module_ref:FloatMultiplikation:1.0 - FloatMultiplikation_0
Adding component instance block -- xilinx.com:module_ref:FloatMultiRange:1.0 - FloatMultiRange_0
Adding component instance block -- xilinx.com:module_ref:Sumering:1.0 - Sumering_0
Successfully read diagram <GyroData> from block design file <C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd>
create_bd_cell -type module -reference FloatToInt FloatToInt_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property location {3.5 1128 286} [get_bd_cells FloatToInt_0]
close [ open {C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/Kalddethvadduharlysttil.vhd} w ]
add_files {{C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/Kalddethvadduharlysttil.vhd}}
update_compile_order -fileset sources_1
save_bd_design
Wrote  : <C:\Users\gusta\Documents\Universitetet\P4\Projekt\DataProcessingModule\Nyt lort\GyroData\GyroData.srcs\sources_1\bd\GyroData\GyroData.bd> 
Wrote  : <C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/ui/bd_561c9539.ui> 
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'FloatToInt'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-12490] The selected simulation model for 'GyroData_FloatToInt_0_0' IP changed to 'rtl' from '', the simulation run directory will be deleted.
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'FloatToInt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FloatToInt_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/FloatToInt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FloatToInt'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot FloatToInt_behav xil_defaultlib.FloatToInt -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot FloatToInt_behav xil_defaultlib.FloatToInt -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.floattoint
Built simulation snapshot FloatToInt_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FloatToInt_behav -key {Behavioral:sim_1:Functional:FloatToInt} -tclbatch {FloatToInt.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source FloatToInt.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Array sizes do not match, left array has 7 elements, right array has 0 elements
Time: 0 ps  Iteration: 0  Process: /FloatToInt/line__38
  File: C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/FloatToInt.vhd

HDL Line: C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/FloatToInt.vhd:58
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FloatToInt_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1247.613 ; gain = 0.000
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FloatToInt'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'FloatToInt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FloatToInt_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/FloatToInt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FloatToInt'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FloatToInt'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot FloatToInt_behav xil_defaultlib.FloatToInt -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot FloatToInt_behav xil_defaultlib.FloatToInt -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.floattoint
Built simulation snapshot FloatToInt_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
ERROR: Array sizes do not match, left array has 7 elements, right array has 0 elements
Time: 0 ps  Iteration: 0  Process: /FloatToInt/line__38
  File: C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/FloatToInt.vhd

HDL Line: C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/FloatToInt.vhd:60
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1247.613 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FloatToInt'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FloatToInt_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/FloatToInt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FloatToInt'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FloatToInt'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot FloatToInt_behav xil_defaultlib.FloatToInt -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot FloatToInt_behav xil_defaultlib.FloatToInt -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.floattoint
Built simulation snapshot FloatToInt_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
ERROR: Array sizes do not match, left array has 151 elements, right array has 0 elements
Time: 0 ps  Iteration: 0  Process: /FloatToInt/line__38
  File: C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/FloatToInt.vhd

HDL Line: C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/FloatToInt.vhd:60
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1247.613 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FloatToInt'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FloatToInt_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/FloatToInt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FloatToInt'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FloatToInt'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot FloatToInt_behav xil_defaultlib.FloatToInt -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot FloatToInt_behav xil_defaultlib.FloatToInt -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.floattoint
Built simulation snapshot FloatToInt_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
ERROR: Array sizes do not match, left array has 24 elements, right array has 1 elements
Time: 0 ps  Iteration: 0  Process: /FloatToInt/line__38
  File: C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/FloatToInt.vhd

HDL Line: C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/FloatToInt.vhd:63
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1247.613 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FloatToInt'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FloatToInt_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/FloatToInt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FloatToInt'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FloatToInt'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot FloatToInt_behav xil_defaultlib.FloatToInt -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot FloatToInt_behav xil_defaultlib.FloatToInt -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.floattoint
Built simulation snapshot FloatToInt_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
ERROR: Array sizes do not match, left array has 1 elements, right array has 7 elements
Time: 0 ps  Iteration: 0  Process: /FloatToInt/line__38
  File: C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/FloatToInt.vhd

HDL Line: C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/FloatToInt.vhd:64
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1247.613 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FloatToInt'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FloatToInt_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/FloatToInt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FloatToInt'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FloatToInt'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot FloatToInt_behav xil_defaultlib.FloatToInt -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot FloatToInt_behav xil_defaultlib.FloatToInt -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.floattoint
Built simulation snapshot FloatToInt_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
ERROR: Array sizes do not match, left array has 24 elements, right array has 7 elements
Time: 0 ps  Iteration: 0  Process: /FloatToInt/line__38
  File: C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/FloatToInt.vhd

HDL Line: C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/FloatToInt.vhd:64
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1247.613 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FloatToInt'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FloatToInt_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/FloatToInt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FloatToInt'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FloatToInt'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot FloatToInt_behav xil_defaultlib.FloatToInt -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot FloatToInt_behav xil_defaultlib.FloatToInt -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.floattoint
Built simulation snapshot FloatToInt_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
add_force {/FloatToInt/Data_input} -radix hex {43320000 0ns}
add_force {/FloatToInt/data_ready_in} -radix hex {1 0ns}
add_force {/FloatToInt/clk} -radix bin {0 0ns} {1 5000ps} -repeat_every 10000ps
run 10 ns
add_force {/FloatToInt/Data_input} -radix hex {42aa0000 0ns}
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference GyroData_FloatToInt_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd'
INFO: [IP_Flow 19-3420] Updated GyroData_FloatToInt_0_0 to use current project options
Wrote  : <C:\Users\gusta\Documents\Universitetet\P4\Projekt\DataProcessingModule\Nyt lort\GyroData\GyroData.srcs\sources_1\bd\GyroData\GyroData.bd> 
Wrote  : <C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/ui/bd_561c9539.ui> 
close_bd_design [get_bd_designs GyroData]
open_bd_design {C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd}
Reading block design file <C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd>...
Adding component instance block -- xilinx.com:module_ref:FloatMultiplikation:1.0 - FloatMultiplikation_0
Adding component instance block -- xilinx.com:module_ref:FloatMultiRange:1.0 - FloatMultiRange_0
Adding component instance block -- xilinx.com:module_ref:Sumering:1.0 - Sumering_0
Adding component instance block -- xilinx.com:module_ref:FloatToInt:1.0 - FloatToInt_0
Successfully read diagram <GyroData> from block design file <C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd>
create_bd_cell -type module -reference Kalddethvadduharlysttil Kalddethvadduharlyst_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property location {4 1260 140} [get_bd_cells Kalddethvadduharlyst_0]
connect_bd_net [get_bd_pins Sumering_0/data_Output] [get_bd_pins Kalddethvadduharlyst_0/data_input]
connect_bd_net [get_bd_ports Clk_0] [get_bd_pins Kalddethvadduharlyst_0/clk]
connect_bd_net [get_bd_ports Clk_0] [get_bd_pins FloatToInt_0/clk]
set_property location {4.5 1479 274} [get_bd_cells FloatToInt_0]
connect_bd_net [get_bd_pins Kalddethvadduharlyst_0/data_output] [get_bd_pins FloatToInt_0/Data_input]
connect_bd_net [get_bd_pins Kalddethvadduharlyst_0/data_ready_out] [get_bd_pins FloatToInt_0/data_ready_in]
save_bd_design
Wrote  : <C:\Users\gusta\Documents\Universitetet\P4\Projekt\DataProcessingModule\Nyt lort\GyroData\GyroData.srcs\sources_1\bd\GyroData\GyroData.bd> 
Wrote  : <C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/ui/bd_561c9539.ui> 
update_module_reference GyroData_Kalddethvadduharlyst_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd'
INFO: [IP_Flow 19-3420] Updated GyroData_Kalddethvadduharlyst_0_0 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data_ready_in'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data_ready_out'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'GyroData_Kalddethvadduharlyst_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'data_ready_out' is not found on the upgraded version of the cell '/Kalddethvadduharlyst_0'. Its connection to the net 'Kalddethvadduharlyst_0_data_ready_out' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'GyroData_Kalddethvadduharlyst_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <Kalddethvadduharlyst_0_data_ready_out> has no source
Wrote  : <C:\Users\gusta\Documents\Universitetet\P4\Projekt\DataProcessingModule\Nyt lort\GyroData\GyroData.srcs\sources_1\bd\GyroData\GyroData.bd> 
Wrote  : <C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/ui/bd_561c9539.ui> 
update_module_reference GyroData_FloatToInt_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd'
INFO: [IP_Flow 19-3420] Updated GyroData_FloatToInt_0_0 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data_ready_in'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'GyroData_FloatToInt_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'data_ready_in' is not found on the upgraded version of the cell '/FloatToInt_0'. Its connection to the net 'Kalddethvadduharlyst_0_data_ready_out' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'GyroData_FloatToInt_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <Kalddethvadduharlyst_0_data_ready_out> has no source
Wrote  : <C:\Users\gusta\Documents\Universitetet\P4\Projekt\DataProcessingModule\Nyt lort\GyroData\GyroData.srcs\sources_1\bd\GyroData\GyroData.bd> 
Wrote  : <C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/ui/bd_561c9539.ui> 
update_compile_order -fileset sources_1
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_pins FloatMultiRange_0/Data_input]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins FloatMultiRange_0/Data_ready_in]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins Sumering_0/counter]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins FloatToInt_0/Data_output]
endgroup
regenerate_bd_layout
set_property top GyroData_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gusta\Documents\Universitetet\P4\Projekt\DataProcessingModule\Nyt lort\GyroData\GyroData.srcs\sources_1\new\FloatToInt.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gusta\Documents\Universitetet\P4\Projekt\DataProcessingModule\Nyt lort\GyroData\GyroData.srcs\sources_1\new\Sumering.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gusta\Documents\Universitetet\P4\Projekt\DataProcessingModule\Nyt lort\GyroData\GyroData.srcs\sources_1\new\IntToFloat.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gusta\Documents\Universitetet\P4\Projekt\DataProcessingModule\Nyt lort\GyroData\GyroData.srcs\sources_1\new\FloatMultiplikation.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gusta\Documents\Universitetet\P4\Projekt\DataProcessingModule\Nyt lort\GyroData\GyroData.srcs\sources_1\new\Kalddethvadduharlysttil.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gusta\Documents\Universitetet\P4\Projekt\DataProcessingModule\Nyt lort\GyroData\GyroData.srcs\sources_1\new\FloatToInt.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gusta\Documents\Universitetet\P4\Projekt\DataProcessingModule\Nyt lort\GyroData\GyroData.srcs\sources_1\new\Sumering.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gusta\Documents\Universitetet\P4\Projekt\DataProcessingModule\Nyt lort\GyroData\GyroData.srcs\sources_1\new\IntToFloat.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gusta\Documents\Universitetet\P4\Projekt\DataProcessingModule\Nyt lort\GyroData\GyroData.srcs\sources_1\new\FloatMultiplikation.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gusta\Documents\Universitetet\P4\Projekt\DataProcessingModule\Nyt lort\GyroData\GyroData.srcs\sources_1\new\Kalddethvadduharlysttil.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
save_bd_design
WARNING: [BD 41-597] NET <Kalddethvadduharlyst_0_data_ready_out> has no source
Wrote  : <C:\Users\gusta\Documents\Universitetet\P4\Projekt\DataProcessingModule\Nyt lort\GyroData\GyroData.srcs\sources_1\bd\GyroData\GyroData.bd> 
Wrote  : <C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/ui/bd_561c9539.ui> 
generate_target Simulation [get_files {C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt'
WARNING: [Vivado 12-818] No files matched 'lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd'
export_ip_user_files -of_objects [get_files {C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt'
WARNING: [Vivado 12-818] No files matched 'lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd'
export_simulation -of_objects [get_files {{C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd}}] -directory {C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.ip_user_files} -ipstatic_source_dir {C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.cache/compile_simlib/modelsim} {questa=C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.cache/compile_simlib/questa} {riviera=C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.cache/compile_simlib/riviera} {activehdl=C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'GyroData_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-12490] The selected simulation model for 'GyroData_Kalddethvadduharlyst_0_0' IP changed to 'rtl' from '', the simulation run directory will be deleted.
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'GyroData_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj GyroData_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.gen/sources_1/bd/GyroData/ip/GyroData_FloatMultiplikation_0_0/sim/GyroData_FloatMultiplikation_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GyroData_FloatMultiplikation_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.gen/sources_1/bd/GyroData/ip/GyroData_FloatMultiRange_0_0/sim/GyroData_FloatMultiRange_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GyroData_FloatMultiRange_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.gen/sources_1/bd/GyroData/ip/GyroData_Sumering_0_0/sim/GyroData_Sumering_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GyroData_Sumering_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.gen/sources_1/bd/GyroData/ip/GyroData_FloatToInt_0_0/sim/GyroData_FloatToInt_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GyroData_FloatToInt_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.gen/sources_1/bd/GyroData/ip/GyroData_Kalddethvadduharlyst_0_0/sim/GyroData_Kalddethvadduharlyst_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GyroData_Kalddethvadduharlyst_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.gen/sources_1/bd/GyroData/sim/GyroData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GyroData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.gen/sources_1/bd/GyroData/hdl/GyroData_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GyroData_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj GyroData_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/FloatMultiplikation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FloatMultiplikation'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/FloatMultiRange.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FloatMultiRange'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/Sumering.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Sumering'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/FloatToInt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FloatToInt'
ERROR: [VRFC 10-2989] 'data_ready_in' is not declared [C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/FloatToInt.vhd:37]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/FloatToInt.vhd:34]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/FloatToInt.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1463.953 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference GyroData_FloatToInt_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd'
INFO: [IP_Flow 19-3420] Updated GyroData_FloatToInt_0_0 to use current project options
WARNING: [BD 41-597] NET <Kalddethvadduharlyst_0_data_ready_out> has no source
Wrote  : <C:\Users\gusta\Documents\Universitetet\P4\Projekt\DataProcessingModule\Nyt lort\GyroData\GyroData.srcs\sources_1\bd\GyroData\GyroData.bd> 
Wrote  : <C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/ui/bd_561c9539.ui> 
generate_target Simulation [get_files {C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt'
WARNING: [Vivado 12-818] No files matched 'lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd'
export_ip_user_files -of_objects [get_files {C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt'
WARNING: [Vivado 12-818] No files matched 'lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd'
export_simulation -of_objects [get_files {{C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd}}] -directory {C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.ip_user_files} -ipstatic_source_dir {C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.cache/compile_simlib/modelsim} {questa=C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.cache/compile_simlib/questa} {riviera=C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.cache/compile_simlib/riviera} {activehdl=C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'GyroData_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'GyroData_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj GyroData_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.gen/sources_1/bd/GyroData/ip/GyroData_FloatMultiplikation_0_0/sim/GyroData_FloatMultiplikation_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GyroData_FloatMultiplikation_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.gen/sources_1/bd/GyroData/ip/GyroData_FloatMultiRange_0_0/sim/GyroData_FloatMultiRange_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GyroData_FloatMultiRange_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.gen/sources_1/bd/GyroData/ip/GyroData_Sumering_0_0/sim/GyroData_Sumering_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GyroData_Sumering_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.gen/sources_1/bd/GyroData/ip/GyroData_FloatToInt_0_0/sim/GyroData_FloatToInt_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GyroData_FloatToInt_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.gen/sources_1/bd/GyroData/ip/GyroData_Kalddethvadduharlyst_0_0/sim/GyroData_Kalddethvadduharlyst_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GyroData_Kalddethvadduharlyst_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.gen/sources_1/bd/GyroData/sim/GyroData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GyroData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.gen/sources_1/bd/GyroData/hdl/GyroData_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GyroData_wrapper
"xvhdl --incr --relax -prj GyroData_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/FloatMultiplikation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FloatMultiplikation'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/FloatMultiRange.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FloatMultiRange'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/Sumering.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Sumering'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/FloatToInt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FloatToInt'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/Kalddethvadduharlysttil.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Kalddethvadduharlysttil'
ERROR: [VRFC 10-2989] 'data_ready_in' is not declared [C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/Kalddethvadduharlysttil.vhd:103]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/Kalddethvadduharlysttil.vhd:32]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/Kalddethvadduharlysttil.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1463.953 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference GyroData_Kalddethvadduharlyst_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd'
INFO: [IP_Flow 19-3420] Updated GyroData_Kalddethvadduharlyst_0_0 to use current project options
WARNING: [BD 41-597] NET <Kalddethvadduharlyst_0_data_ready_out> has no source
Wrote  : <C:\Users\gusta\Documents\Universitetet\P4\Projekt\DataProcessingModule\Nyt lort\GyroData\GyroData.srcs\sources_1\bd\GyroData\GyroData.bd> 
Wrote  : <C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/ui/bd_561c9539.ui> 
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1473.887 ; gain = 9.934
generate_target Simulation [get_files {C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt'
WARNING: [Vivado 12-818] No files matched 'lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd'
export_ip_user_files -of_objects [get_files {C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt'
WARNING: [Vivado 12-818] No files matched 'lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd'
export_simulation -of_objects [get_files {{C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd}}] -directory {C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.ip_user_files} -ipstatic_source_dir {C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.cache/compile_simlib/modelsim} {questa=C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.cache/compile_simlib/questa} {riviera=C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.cache/compile_simlib/riviera} {activehdl=C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'GyroData_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'GyroData_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj GyroData_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.gen/sources_1/bd/GyroData/ip/GyroData_FloatMultiplikation_0_0/sim/GyroData_FloatMultiplikation_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GyroData_FloatMultiplikation_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.gen/sources_1/bd/GyroData/ip/GyroData_FloatMultiRange_0_0/sim/GyroData_FloatMultiRange_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GyroData_FloatMultiRange_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.gen/sources_1/bd/GyroData/ip/GyroData_Sumering_0_0/sim/GyroData_Sumering_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GyroData_Sumering_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.gen/sources_1/bd/GyroData/ip/GyroData_FloatToInt_0_0/sim/GyroData_FloatToInt_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GyroData_FloatToInt_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.gen/sources_1/bd/GyroData/ip/GyroData_Kalddethvadduharlyst_0_0/sim/GyroData_Kalddethvadduharlyst_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GyroData_Kalddethvadduharlyst_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.gen/sources_1/bd/GyroData/sim/GyroData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GyroData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.gen/sources_1/bd/GyroData/hdl/GyroData_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GyroData_wrapper
"xvhdl --incr --relax -prj GyroData_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/FloatMultiplikation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FloatMultiplikation'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/FloatMultiRange.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FloatMultiRange'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/Sumering.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Sumering'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/FloatToInt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FloatToInt'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/Kalddethvadduharlysttil.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Kalddethvadduharlysttil'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot GyroData_wrapper_behav xil_defaultlib.GyroData_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot GyroData_wrapper_behav xil_defaultlib.GyroData_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FloatMultiRange [floatmultirange_default]
Compiling module xil_defaultlib.GyroData_FloatMultiRange_0_0
Compiling architecture behavioral of entity xil_defaultlib.FloatMultiplikation [floatmultiplikation_default]
Compiling module xil_defaultlib.GyroData_FloatMultiplikation_0_0
Compiling architecture behavioral of entity xil_defaultlib.FloatToInt [floattoint_default]
Compiling module xil_defaultlib.GyroData_FloatToInt_0_0
Compiling architecture behavioral of entity xil_defaultlib.Kalddethvadduharlysttil [kalddethvadduharlysttil_default]
Compiling module xil_defaultlib.GyroData_Kalddethvadduharlyst_0_...
Compiling architecture behavioral of entity xil_defaultlib.Sumering [sumering_default]
Compiling module xil_defaultlib.GyroData_Sumering_0_0
Compiling module xil_defaultlib.GyroData
Compiling module xil_defaultlib.GyroData_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot GyroData_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "GyroData_wrapper_behav -key {Behavioral:sim_1:Functional:GyroData_wrapper} -tclbatch {GyroData_wrapper.tcl} -protoinst "protoinst_files/GyroData.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/GyroData.protoinst
Time resolution is 1 ps
source GyroData_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'GyroData_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1492.320 ; gain = 18.434
add_force {/GyroData_wrapper/Clk_0} -radix bin {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/GyroData_wrapper/Data_input_0} -radix hex {4656f800 0ns}
add_force {/GyroData_wrapper/Data_ready_in_0} -radix hex {1 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
open_bd_design {C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd}
startgroup
make_bd_pins_external  [get_bd_pins Sumering_0/test_inter]
endgroup
delete_bd_objs [get_bd_nets Kalddethvadduharlyst_0_data_output]
startgroup
make_bd_pins_external  [get_bd_pins Kalddethvadduharlyst_0/data_output]
endgroup
connect_bd_net [get_bd_pins FloatToInt_0/Data_input] [get_bd_pins Kalddethvadduharlyst_0/data_output]
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_bd_design
WARNING: [BD 41-597] NET <Kalddethvadduharlyst_0_data_ready_out> has no source
Wrote  : <C:\Users\gusta\Documents\Universitetet\P4\Projekt\DataProcessingModule\Nyt lort\GyroData\GyroData.srcs\sources_1\bd\GyroData\GyroData.bd> 
Wrote  : <C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/ui/bd_561c9539.ui> 
generate_target Simulation [get_files {C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt'
WARNING: [Vivado 12-818] No files matched 'lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd'
export_ip_user_files -of_objects [get_files {C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt'
WARNING: [Vivado 12-818] No files matched 'lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd'
export_simulation -of_objects [get_files {{C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd}}] -directory {C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.ip_user_files} -ipstatic_source_dir {C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.cache/compile_simlib/modelsim} {questa=C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.cache/compile_simlib/questa} {riviera=C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.cache/compile_simlib/riviera} {activehdl=C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'GyroData_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'GyroData_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj GyroData_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.gen/sources_1/bd/GyroData/ip/GyroData_FloatMultiplikation_0_0/sim/GyroData_FloatMultiplikation_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GyroData_FloatMultiplikation_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.gen/sources_1/bd/GyroData/ip/GyroData_FloatMultiRange_0_0/sim/GyroData_FloatMultiRange_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GyroData_FloatMultiRange_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.gen/sources_1/bd/GyroData/ip/GyroData_Sumering_0_0/sim/GyroData_Sumering_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GyroData_Sumering_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.gen/sources_1/bd/GyroData/ip/GyroData_FloatToInt_0_0/sim/GyroData_FloatToInt_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GyroData_FloatToInt_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.gen/sources_1/bd/GyroData/ip/GyroData_Kalddethvadduharlyst_0_0/sim/GyroData_Kalddethvadduharlyst_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GyroData_Kalddethvadduharlyst_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.gen/sources_1/bd/GyroData/sim/GyroData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GyroData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.gen/sources_1/bd/GyroData/hdl/GyroData_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GyroData_wrapper
"xvhdl --incr --relax -prj GyroData_wrapper_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot GyroData_wrapper_behav xil_defaultlib.GyroData_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot GyroData_wrapper_behav xil_defaultlib.GyroData_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FloatMultiRange [floatmultirange_default]
Compiling module xil_defaultlib.GyroData_FloatMultiRange_0_0
Compiling architecture behavioral of entity xil_defaultlib.FloatMultiplikation [floatmultiplikation_default]
Compiling module xil_defaultlib.GyroData_FloatMultiplikation_0_0
Compiling architecture behavioral of entity xil_defaultlib.FloatToInt [floattoint_default]
Compiling module xil_defaultlib.GyroData_FloatToInt_0_0
Compiling architecture behavioral of entity xil_defaultlib.Kalddethvadduharlysttil [kalddethvadduharlysttil_default]
Compiling module xil_defaultlib.GyroData_Kalddethvadduharlyst_0_...
Compiling architecture behavioral of entity xil_defaultlib.Sumering [sumering_default]
Compiling module xil_defaultlib.GyroData_Sumering_0_0
Compiling module xil_defaultlib.GyroData
Compiling module xil_defaultlib.GyroData_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot GyroData_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "GyroData_wrapper_behav -key {Behavioral:sim_1:Functional:GyroData_wrapper} -tclbatch {GyroData_wrapper.tcl} -protoinst "protoinst_files/GyroData.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/GyroData.protoinst
Time resolution is 1 ps
source GyroData_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'GyroData_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1506.957 ; gain = 3.672
add_force {/GyroData_wrapper/Clk_0} -radix bin {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/GyroData_wrapper/Data_input_0} -radix hex {4656f800 0ns}
add_force {/GyroData_wrapper/Data_ready_in_0} -radix hex {1 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
open_bd_design {C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd}
update_module_reference GyroData_FloatToInt_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd'
INFO: [IP_Flow 19-3420] Updated GyroData_FloatToInt_0_0 to use current project options
WARNING: [BD 41-597] NET <Kalddethvadduharlyst_0_data_ready_out> has no source
Wrote  : <C:\Users\gusta\Documents\Universitetet\P4\Projekt\DataProcessingModule\Nyt lort\GyroData\GyroData.srcs\sources_1\bd\GyroData\GyroData.bd> 
Wrote  : <C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/ui/bd_561c9539.ui> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files {C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt'
WARNING: [Vivado 12-818] No files matched 'lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd'
export_ip_user_files -of_objects [get_files {C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt'
WARNING: [Vivado 12-818] No files matched 'lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd'
export_simulation -of_objects [get_files {{C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd}}] -directory {C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.ip_user_files} -ipstatic_source_dir {C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.cache/compile_simlib/modelsim} {questa=C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.cache/compile_simlib/questa} {riviera=C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.cache/compile_simlib/riviera} {activehdl=C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'GyroData_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'GyroData_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj GyroData_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.gen/sources_1/bd/GyroData/ip/GyroData_FloatMultiplikation_0_0/sim/GyroData_FloatMultiplikation_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GyroData_FloatMultiplikation_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.gen/sources_1/bd/GyroData/ip/GyroData_FloatMultiRange_0_0/sim/GyroData_FloatMultiRange_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GyroData_FloatMultiRange_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.gen/sources_1/bd/GyroData/ip/GyroData_Sumering_0_0/sim/GyroData_Sumering_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GyroData_Sumering_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.gen/sources_1/bd/GyroData/ip/GyroData_FloatToInt_0_0/sim/GyroData_FloatToInt_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GyroData_FloatToInt_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.gen/sources_1/bd/GyroData/ip/GyroData_Kalddethvadduharlyst_0_0/sim/GyroData_Kalddethvadduharlyst_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GyroData_Kalddethvadduharlyst_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.gen/sources_1/bd/GyroData/sim/GyroData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GyroData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.gen/sources_1/bd/GyroData/hdl/GyroData_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GyroData_wrapper
"xvhdl --incr --relax -prj GyroData_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/FloatToInt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FloatToInt'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot GyroData_wrapper_behav xil_defaultlib.GyroData_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot GyroData_wrapper_behav xil_defaultlib.GyroData_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FloatMultiRange [floatmultirange_default]
Compiling module xil_defaultlib.GyroData_FloatMultiRange_0_0
Compiling architecture behavioral of entity xil_defaultlib.FloatMultiplikation [floatmultiplikation_default]
Compiling module xil_defaultlib.GyroData_FloatMultiplikation_0_0
Compiling architecture behavioral of entity xil_defaultlib.FloatToInt [floattoint_default]
Compiling module xil_defaultlib.GyroData_FloatToInt_0_0
Compiling architecture behavioral of entity xil_defaultlib.Kalddethvadduharlysttil [kalddethvadduharlysttil_default]
Compiling module xil_defaultlib.GyroData_Kalddethvadduharlyst_0_...
Compiling architecture behavioral of entity xil_defaultlib.Sumering [sumering_default]
Compiling module xil_defaultlib.GyroData_Sumering_0_0
Compiling module xil_defaultlib.GyroData
Compiling module xil_defaultlib.GyroData_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot GyroData_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "GyroData_wrapper_behav -key {Behavioral:sim_1:Functional:GyroData_wrapper} -tclbatch {GyroData_wrapper.tcl} -protoinst "protoinst_files/GyroData.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/GyroData.protoinst
Time resolution is 1 ps
source GyroData_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'GyroData_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1507.250 ; gain = 0.000
add_force {/GyroData_wrapper/Clk_0} -radix bin {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/GyroData_wrapper/Data_input_0} -radix hex {4656f800 0ns}
add_force {/GyroData_wrapper/Data_ready_in_0} -radix hex {1 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
open_bd_design {C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd}
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top FloatToInt [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'FloatToInt'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'FloatToInt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FloatToInt_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/FloatToInt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FloatToInt'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot FloatToInt_behav xil_defaultlib.FloatToInt -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot FloatToInt_behav xil_defaultlib.FloatToInt -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.floattoint
Built simulation snapshot FloatToInt_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FloatToInt_behav -key {Behavioral:sim_1:Functional:FloatToInt} -tclbatch {FloatToInt.tcl} -protoinst "protoinst_files/GyroData.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/GyroData.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/GyroData.protoinst for the following reason(s):
There are no instances of module "GyroData" in the design.

Time resolution is 1 ps
source FloatToInt.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FloatToInt_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2717.344 ; gain = 0.000
add_force {/FloatToInt/Data_input} -radix hex {399d1ff8 0ns}
add_force {/FloatToInt/clk} -radix bin {0 0ns} {1 5000ps} -repeat_every 10000ps
run 10 ns
add_force {/FloatToInt/Data_input} -radix hex {42E60000 0ns}
run 10 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FloatToInt'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FloatToInt_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/FloatToInt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FloatToInt'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FloatToInt'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot FloatToInt_behav xil_defaultlib.FloatToInt -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot FloatToInt_behav xil_defaultlib.FloatToInt -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.floattoint
Built simulation snapshot FloatToInt_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/GyroData.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/GyroData.protoinst for the following reason(s):
There are no instances of module "GyroData" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2717.344 ; gain = 0.000
add_force {/FloatToInt/Data_input} -radix hex {42e60000 0ns}
add_force {/FloatToInt/clk} -radix bin {0 0ns} {1 5000ps} -repeat_every 10000ps
run 10 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FloatToInt'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FloatToInt_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/FloatToInt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FloatToInt'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FloatToInt'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot FloatToInt_behav xil_defaultlib.FloatToInt -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot FloatToInt_behav xil_defaultlib.FloatToInt -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.floattoint
Built simulation snapshot FloatToInt_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/GyroData.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/GyroData.protoinst for the following reason(s):
There are no instances of module "GyroData" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2717.344 ; gain = 0.000
add_force {/FloatToInt/Data_input} -radix hex {42E60000 0ns}
add_force {/FloatToInt/clk} -radix bin {0 0ns} {1 5000ps} -repeat_every 10000ps
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference GyroData_FloatToInt_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd'
INFO: [IP_Flow 19-3420] Updated GyroData_FloatToInt_0_0 to use current project options
WARNING: [BD 41-597] NET <Kalddethvadduharlyst_0_data_ready_out> has no source
Wrote  : <C:\Users\gusta\Documents\Universitetet\P4\Projekt\DataProcessingModule\Nyt lort\GyroData\GyroData.srcs\sources_1\bd\GyroData\GyroData.bd> 
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 12 13:22:10 2023...
