

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Sun Oct 17 19:29:54 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        cordiccart2pol
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      196|      196|  1.960 us|  1.960 us|  197|  197|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_1  |      182|      182|        12|          9|          1|    20|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    372|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   21|    1226|   2304|    -|
|Memory           |        0|    -|      64|     20|    -|
|Multiplexer      |        -|    -|       -|    311|    -|
|Register         |        -|    -|     609|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   21|    1899|   3007|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    9|       1|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                        |control_s_axi                       |        0|   0|  188|  296|    0|
    |dmul_64ns_64ns_64_7_max_dsp_1_U8       |dmul_64ns_64ns_64_7_max_dsp_1       |        0|  11|  342|  586|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U1  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U2  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U7         |fcmp_32ns_32ns_1_2_no_dsp_1         |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U3       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U4       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    |fpext_32ns_64_2_no_dsp_1_U6            |fpext_32ns_64_2_no_dsp_1            |        0|   0|    0|    0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U5          |fptrunc_64ns_32_2_no_dsp_1          |        0|   0|    0|    0|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                    |        0|  21| 1226| 2304|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+---------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |  Module | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------+---------+----+----+-----+------+-----+------+-------------+
    |Kvalues_U  |Kvalues  |        0|  32|  10|    0|    20|   32|     1|          640|
    |angles_U   |angles   |        0|  32|  10|    0|    20|   32|     1|          640|
    +-----------+---------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |         |        0|  64|  20|    0|    40|   64|     2|         1280|
    +-----------+---------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln22_fu_342_p2       |         +|   0|  0|  13|           5|           1|
    |and_ln15_fu_251_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln24_fu_403_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln15_1_fu_239_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln15_fu_233_p2      |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln22_fu_336_p2      |      icmp|   0|  0|   9|           5|           5|
    |icmp_ln24_1_fu_391_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln24_fu_385_p2      |      icmp|   0|  0|  11|           8|           2|
    |or_ln15_fu_245_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln24_fu_397_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln15_1_fu_287_p3  |    select|   0|  0|  31|           1|          31|
    |select_ln15_2_fu_295_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln15_3_fu_302_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln15_fu_279_p3    |    select|   0|  0|  31|           1|          31|
    |select_ln24_1_fu_430_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln24_2_fu_437_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln24_fu_409_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln16_fu_256_p2       |       xor|   0|  0|  33|          32|          33|
    |xor_ln17_fu_269_p2       |       xor|   0|  0|  33|          32|          33|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 372|         148|         306|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  113|         24|    1|         24|
    |ap_enable_reg_pp0_iter1           |    9|          2|    1|          2|
    |ap_sig_allocacmp_x_temp_load      |    9|          2|   32|         64|
    |ap_sig_allocacmp_y_assign_2_load  |    9|          2|   32|         64|
    |empty_fu_94                       |    9|          2|   32|         64|
    |grp_fu_158_opcode                 |   14|          3|    2|          6|
    |grp_fu_158_p0                     |   14|          3|   32|         96|
    |grp_fu_158_p1                     |   14|          3|   32|         96|
    |grp_fu_162_opcode                 |   14|          3|    2|          6|
    |grp_fu_162_p0                     |   14|          3|   32|         96|
    |grp_fu_162_p1                     |   14|          3|   32|         96|
    |grp_fu_180_opcode                 |   14|          3|    5|         15|
    |grp_fu_180_p0                     |   14|          3|   32|         96|
    |grp_load_fu_191_p1                |   14|          3|   32|         96|
    |i_fu_98                           |    9|          2|    5|         10|
    |storemerge_fu_102                 |    9|          2|   32|         64|
    |x_temp_fu_90                      |    9|          2|   32|         64|
    |y_assign_2_fu_86                  |    9|          2|   32|         64|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  311|         67|  400|       1023|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |Kvalues_load_reg_526     |  32|   0|   32|          0|
    |and_ln24_reg_552         |   1|   0|    1|          0|
    |angles_load_reg_532      |  32|   0|   32|          0|
    |ap_CS_fsm                |  23|   0|   23|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |conv_reg_569             |  64|   0|   64|          0|
    |empty_fu_94              |  32|   0|   32|          0|
    |i_fu_98                  |   5|   0|    5|          0|
    |icmp_ln22_reg_512        |   1|   0|    1|          0|
    |mul1_reg_559             |  32|   0|   32|          0|
    |mul2_reg_564             |  32|   0|   32|          0|
    |mul_reg_574              |  64|   0|   64|          0|
    |reg_196                  |  32|   0|   32|          0|
    |reg_203                  |  32|   0|   32|          0|
    |reg_207                  |  32|   0|   32|          0|
    |storemerge_fu_102        |  32|   0|   32|          0|
    |tmp_1_reg_507            |   1|   0|    1|          0|
    |x_read_reg_500           |  32|   0|   32|          0|
    |x_temp_fu_90             |  32|   0|   32|          0|
    |y_assign_2_fu_86         |  32|   0|   32|          0|
    |y_assign_2_load_reg_538  |  32|   0|   32|          0|
    |y_read_reg_494           |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 609|   0|  609|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_AWREADY  |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_AWADDR   |   in|    6|       s_axi|         control|       pointer|
|s_axi_control_WVALID   |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_WREADY   |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_WDATA    |   in|   32|       s_axi|         control|       pointer|
|s_axi_control_WSTRB    |   in|    4|       s_axi|         control|       pointer|
|s_axi_control_ARVALID  |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_ARREADY  |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_ARADDR   |   in|    6|       s_axi|         control|       pointer|
|s_axi_control_RVALID   |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_RREADY   |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_RDATA    |  out|   32|       s_axi|         control|       pointer|
|s_axi_control_RRESP    |  out|    2|       s_axi|         control|       pointer|
|s_axi_control_BVALID   |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_BREADY   |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_BRESP    |  out|    2|       s_axi|         control|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
+-----------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 9, D = 12, States = { 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 16 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 4 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.43>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%y_assign_2 = alloca i32 1"   --->   Operation 27 'alloca' 'y_assign_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%x_temp = alloca i32 1"   --->   Operation 28 'alloca' 'x_temp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 29 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 30 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%storemerge = alloca i32 1"   --->   Operation 31 'alloca' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%y_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %y" [cordiccart2pol.cpp:11]   --->   Operation 32 'read' 'y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %x" [cordiccart2pol.cpp:11]   --->   Operation 33 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [2/2] (5.43ns)   --->   "%tmp_1 = fcmp_olt  i32 %x_read, i32 0" [cordiccart2pol.cpp:15]   --->   Operation 34 'fcmp' 'tmp_1' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln22 = store i5 0, i5 %i" [cordiccart2pol.cpp:22]   --->   Operation 35 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.43>
ST_2 : Operation 36 [1/2] (5.43ns)   --->   "%tmp_1 = fcmp_olt  i32 %x_read, i32 0" [cordiccart2pol.cpp:15]   --->   Operation 36 'fcmp' 'tmp_1' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7"   --->   Operation 37 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %theta"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %theta, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%bitcast_ln15 = bitcast i32 %x_read" [cordiccart2pol.cpp:15]   --->   Operation 49 'bitcast' 'bitcast_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln15, i32 23, i32 30" [cordiccart2pol.cpp:15]   --->   Operation 50 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i32 %bitcast_ln15" [cordiccart2pol.cpp:15]   --->   Operation 51 'trunc' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.55ns)   --->   "%icmp_ln15 = icmp_ne  i8 %tmp, i8 255" [cordiccart2pol.cpp:15]   --->   Operation 52 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (2.44ns)   --->   "%icmp_ln15_1 = icmp_eq  i23 %trunc_ln15, i23 0" [cordiccart2pol.cpp:15]   --->   Operation 53 'icmp' 'icmp_ln15_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln15)   --->   "%or_ln15 = or i1 %icmp_ln15_1, i1 %icmp_ln15" [cordiccart2pol.cpp:15]   --->   Operation 54 'or' 'or_ln15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln15 = and i1 %or_ln15, i1 %tmp_1" [cordiccart2pol.cpp:15]   --->   Operation 55 'and' 'and_ln15' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln15_3)   --->   "%xor_ln16 = xor i32 %bitcast_ln15, i32 2147483648" [cordiccart2pol.cpp:16]   --->   Operation 56 'xor' 'xor_ln16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln15_3)   --->   "%bitcast_ln16 = bitcast i32 %xor_ln16" [cordiccart2pol.cpp:16]   --->   Operation 57 'bitcast' 'bitcast_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln15_2)   --->   "%bitcast_ln17 = bitcast i32 %y_read" [cordiccart2pol.cpp:17]   --->   Operation 58 'bitcast' 'bitcast_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln15_2)   --->   "%xor_ln17 = xor i32 %bitcast_ln17, i32 2147483648" [cordiccart2pol.cpp:17]   --->   Operation 59 'xor' 'xor_ln17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln15_2)   --->   "%bitcast_ln17_1 = bitcast i32 %xor_ln17" [cordiccart2pol.cpp:17]   --->   Operation 60 'bitcast' 'bitcast_ln17_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.69ns)   --->   "%select_ln15 = select i1 %and_ln15, i32 1078530011, i32 0" [cordiccart2pol.cpp:15]   --->   Operation 61 'select' 'select_ln15' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.69ns)   --->   "%select_ln15_1 = select i1 %and_ln15, i32 3.14159, i32 0" [cordiccart2pol.cpp:15]   --->   Operation 62 'select' 'select_ln15_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln15_2 = select i1 %and_ln15, i32 %bitcast_ln17_1, i32 %y_read" [cordiccart2pol.cpp:15]   --->   Operation 63 'select' 'select_ln15_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln15_3 = select i1 %and_ln15, i32 %bitcast_ln16, i32 %x_read" [cordiccart2pol.cpp:15]   --->   Operation 64 'select' 'select_ln15_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %select_ln15, i32 %storemerge" [cordiccart2pol.cpp:22]   --->   Operation 65 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %select_ln15_1, i32 %empty" [cordiccart2pol.cpp:22]   --->   Operation 66 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %select_ln15_3, i32 %x_temp" [cordiccart2pol.cpp:22]   --->   Operation 67 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %select_ln15_2, i32 %y_assign_2" [cordiccart2pol.cpp:22]   --->   Operation 68 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln22 = br void" [cordiccart2pol.cpp:22]   --->   Operation 69 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.36>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [cordiccart2pol.cpp:22]   --->   Operation 70 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%storemerge_load = load i32 %storemerge" [cordiccart2pol.cpp:27]   --->   Operation 71 'load' 'storemerge_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.00ns)   --->   "%write_ln27 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %theta, i32 %storemerge_load" [cordiccart2pol.cpp:27]   --->   Operation 72 'write' 'write_ln27' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 73 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.36ns)   --->   "%icmp_ln22 = icmp_eq  i5 %i_1, i5 20" [cordiccart2pol.cpp:22]   --->   Operation 74 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%empty_14 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20"   --->   Operation 75 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (1.78ns)   --->   "%add_ln22 = add i5 %i_1, i5 1" [cordiccart2pol.cpp:22]   --->   Operation 76 'add' 'add_ln22' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %.split_ifconv, void" [cordiccart2pol.cpp:22]   --->   Operation 77 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%i_cast = zext i5 %i_1" [cordiccart2pol.cpp:22]   --->   Operation 78 'zext' 'i_cast' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%Kvalues_addr = getelementptr i32 %Kvalues, i64 0, i64 %i_cast" [cordiccart2pol.cpp:30]   --->   Operation 79 'getelementptr' 'Kvalues_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%angles_addr = getelementptr i32 %angles, i64 0, i64 %i_cast" [cordiccart2pol.cpp:32]   --->   Operation 80 'getelementptr' 'angles_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 81 [2/2] (2.32ns)   --->   "%Kvalues_load = load i5 %Kvalues_addr" [cordiccart2pol.cpp:30]   --->   Operation 81 'load' 'Kvalues_load' <Predicate = (!icmp_ln22)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 20> <ROM>
ST_4 : Operation 82 [2/2] (2.32ns)   --->   "%angles_load = load i5 %angles_addr" [cordiccart2pol.cpp:32]   --->   Operation 82 'load' 'angles_load' <Predicate = (!icmp_ln22)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 20> <ROM>
ST_4 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln22 = store i5 %add_ln22, i5 %i" [cordiccart2pol.cpp:22]   --->   Operation 83 'store' 'store_ln22' <Predicate = (!icmp_ln22)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 84 [1/2] (2.32ns)   --->   "%Kvalues_load = load i5 %Kvalues_addr" [cordiccart2pol.cpp:30]   --->   Operation 84 'load' 'Kvalues_load' <Predicate = (!icmp_ln22)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 20> <ROM>
ST_5 : Operation 85 [1/2] (2.32ns)   --->   "%angles_load = load i5 %angles_addr" [cordiccart2pol.cpp:32]   --->   Operation 85 'load' 'angles_load' <Predicate = (!icmp_ln22)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 20> <ROM>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%y_assign_2_load = load i32 %y_assign_2" [cordiccart2pol.cpp:31]   --->   Operation 86 'load' 'y_assign_2_load' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%x_temp_load = load i32 %x_temp" [cordiccart2pol.cpp:25]   --->   Operation 87 'load' 'x_temp_load' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty" [cordiccart2pol.cpp:27]   --->   Operation 88 'load' 'p_load' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 89 [4/4] (5.70ns)   --->   "%mul1 = fmul i32 %y_assign_2_load, i32 %Kvalues_load" [cordiccart2pol.cpp:30]   --->   Operation 89 'fmul' 'mul1' <Predicate = (!icmp_ln22)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [4/4] (5.70ns)   --->   "%mul2 = fmul i32 %x_temp_load, i32 %Kvalues_load" [cordiccart2pol.cpp:31]   --->   Operation 90 'fmul' 'mul2' <Predicate = (!icmp_ln22)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [5/5] (7.25ns)   --->   "%add = fadd i32 %p_load, i32 %angles_load" [cordiccart2pol.cpp:27]   --->   Operation 91 'fadd' 'add' <Predicate = (!icmp_ln22)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [5/5] (7.25ns)   --->   "%sub = fsub i32 %p_load, i32 %angles_load" [cordiccart2pol.cpp:32]   --->   Operation 92 'fsub' 'sub' <Predicate = (!icmp_ln22)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 93 [3/4] (5.70ns)   --->   "%mul1 = fmul i32 %y_assign_2_load, i32 %Kvalues_load" [cordiccart2pol.cpp:30]   --->   Operation 93 'fmul' 'mul1' <Predicate = (!icmp_ln22)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [3/4] (5.70ns)   --->   "%mul2 = fmul i32 %x_temp_load, i32 %Kvalues_load" [cordiccart2pol.cpp:31]   --->   Operation 94 'fmul' 'mul2' <Predicate = (!icmp_ln22)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [4/5] (7.25ns)   --->   "%add = fadd i32 %p_load, i32 %angles_load" [cordiccart2pol.cpp:27]   --->   Operation 95 'fadd' 'add' <Predicate = (!icmp_ln22)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [4/5] (7.25ns)   --->   "%sub = fsub i32 %p_load, i32 %angles_load" [cordiccart2pol.cpp:32]   --->   Operation 96 'fsub' 'sub' <Predicate = (!icmp_ln22)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 97 [2/2] (5.43ns)   --->   "%tmp_3 = fcmp_ogt  i32 %y_assign_2_load, i32 0" [cordiccart2pol.cpp:24]   --->   Operation 97 'fcmp' 'tmp_3' <Predicate = (!icmp_ln22)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [2/4] (5.70ns)   --->   "%mul1 = fmul i32 %y_assign_2_load, i32 %Kvalues_load" [cordiccart2pol.cpp:30]   --->   Operation 98 'fmul' 'mul1' <Predicate = (!icmp_ln22)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [2/4] (5.70ns)   --->   "%mul2 = fmul i32 %x_temp_load, i32 %Kvalues_load" [cordiccart2pol.cpp:31]   --->   Operation 99 'fmul' 'mul2' <Predicate = (!icmp_ln22)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [3/5] (7.25ns)   --->   "%add = fadd i32 %p_load, i32 %angles_load" [cordiccart2pol.cpp:27]   --->   Operation 100 'fadd' 'add' <Predicate = (!icmp_ln22)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [3/5] (7.25ns)   --->   "%sub = fsub i32 %p_load, i32 %angles_load" [cordiccart2pol.cpp:32]   --->   Operation 101 'fsub' 'sub' <Predicate = (!icmp_ln22)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%bitcast_ln24 = bitcast i32 %y_assign_2_load" [cordiccart2pol.cpp:24]   --->   Operation 102 'bitcast' 'bitcast_ln24' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln24, i32 23, i32 30" [cordiccart2pol.cpp:24]   --->   Operation 103 'partselect' 'tmp_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i32 %bitcast_ln24" [cordiccart2pol.cpp:24]   --->   Operation 104 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (1.55ns)   --->   "%icmp_ln24 = icmp_ne  i8 %tmp_2, i8 255" [cordiccart2pol.cpp:24]   --->   Operation 105 'icmp' 'icmp_ln24' <Predicate = (!icmp_ln22)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (2.44ns)   --->   "%icmp_ln24_1 = icmp_eq  i23 %trunc_ln24, i23 0" [cordiccart2pol.cpp:24]   --->   Operation 106 'icmp' 'icmp_ln24_1' <Predicate = (!icmp_ln22)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln24)   --->   "%or_ln24 = or i1 %icmp_ln24_1, i1 %icmp_ln24" [cordiccart2pol.cpp:24]   --->   Operation 107 'or' 'or_ln24' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/2] (5.43ns)   --->   "%tmp_3 = fcmp_ogt  i32 %y_assign_2_load, i32 0" [cordiccart2pol.cpp:24]   --->   Operation 108 'fcmp' 'tmp_3' <Predicate = (!icmp_ln22)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln24 = and i1 %or_ln24, i1 %tmp_3" [cordiccart2pol.cpp:24]   --->   Operation 109 'and' 'and_ln24' <Predicate = (!icmp_ln22)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/4] (5.70ns)   --->   "%mul1 = fmul i32 %y_assign_2_load, i32 %Kvalues_load" [cordiccart2pol.cpp:30]   --->   Operation 110 'fmul' 'mul1' <Predicate = (!icmp_ln22)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/4] (5.70ns)   --->   "%mul2 = fmul i32 %x_temp_load, i32 %Kvalues_load" [cordiccart2pol.cpp:31]   --->   Operation 111 'fmul' 'mul2' <Predicate = (!icmp_ln22)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [2/5] (7.25ns)   --->   "%add = fadd i32 %p_load, i32 %angles_load" [cordiccart2pol.cpp:27]   --->   Operation 112 'fadd' 'add' <Predicate = (!icmp_ln22)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [2/5] (7.25ns)   --->   "%sub = fsub i32 %p_load, i32 %angles_load" [cordiccart2pol.cpp:32]   --->   Operation 113 'fsub' 'sub' <Predicate = (!icmp_ln22)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 114 [5/5] (7.25ns)   --->   "%x_assign_3 = fadd i32 %x_temp_load, i32 %mul1" [cordiccart2pol.cpp:25]   --->   Operation 114 'fadd' 'x_assign_3' <Predicate = (!icmp_ln22 & and_ln24)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [5/5] (7.25ns)   --->   "%y_assign_3 = fsub i32 %y_assign_2_load, i32 %mul2" [cordiccart2pol.cpp:26]   --->   Operation 115 'fsub' 'y_assign_3' <Predicate = (!icmp_ln22 & and_ln24)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [1/5] (7.25ns)   --->   "%add = fadd i32 %p_load, i32 %angles_load" [cordiccart2pol.cpp:27]   --->   Operation 116 'fadd' 'add' <Predicate = (!icmp_ln22)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [5/5] (7.25ns)   --->   "%x_assign_4 = fsub i32 %x_temp_load, i32 %mul1" [cordiccart2pol.cpp:30]   --->   Operation 117 'fsub' 'x_assign_4' <Predicate = (!icmp_ln22 & !and_ln24)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [5/5] (7.25ns)   --->   "%y_assign_4 = fadd i32 %y_assign_2_load, i32 %mul2" [cordiccart2pol.cpp:31]   --->   Operation 118 'fadd' 'y_assign_4' <Predicate = (!icmp_ln22 & !and_ln24)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/5] (7.25ns)   --->   "%sub = fsub i32 %p_load, i32 %angles_load" [cordiccart2pol.cpp:32]   --->   Operation 119 'fsub' 'sub' <Predicate = (!icmp_ln22)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 120 [4/5] (7.25ns)   --->   "%x_assign_3 = fadd i32 %x_temp_load, i32 %mul1" [cordiccart2pol.cpp:25]   --->   Operation 120 'fadd' 'x_assign_3' <Predicate = (!icmp_ln22 & and_ln24)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 121 [4/5] (7.25ns)   --->   "%y_assign_3 = fsub i32 %y_assign_2_load, i32 %mul2" [cordiccart2pol.cpp:26]   --->   Operation 121 'fsub' 'y_assign_3' <Predicate = (!icmp_ln22 & and_ln24)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 122 [4/5] (7.25ns)   --->   "%x_assign_4 = fsub i32 %x_temp_load, i32 %mul1" [cordiccart2pol.cpp:30]   --->   Operation 122 'fsub' 'x_assign_4' <Predicate = (!icmp_ln22 & !and_ln24)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 123 [4/5] (7.25ns)   --->   "%y_assign_4 = fadd i32 %y_assign_2_load, i32 %mul2" [cordiccart2pol.cpp:31]   --->   Operation 123 'fadd' 'y_assign_4' <Predicate = (!icmp_ln22 & !and_ln24)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 124 [1/1] (0.69ns)   --->   "%select_ln24 = select i1 %and_ln24, i32 %add, i32 %sub" [cordiccart2pol.cpp:24]   --->   Operation 124 'select' 'select_ln24' <Predicate = (!icmp_ln22)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i32 %select_ln24" [cordiccart2pol.cpp:27]   --->   Operation 125 'bitcast' 'bitcast_ln27' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (1.58ns)   --->   "%store_ln27 = store i32 %bitcast_ln27, i32 %storemerge" [cordiccart2pol.cpp:27]   --->   Operation 126 'store' 'store_ln27' <Predicate = (!icmp_ln22)> <Delay = 1.58>
ST_11 : Operation 127 [1/1] (1.58ns)   --->   "%store_ln24 = store i32 %select_ln24, i32 %empty" [cordiccart2pol.cpp:24]   --->   Operation 127 'store' 'store_ln24' <Predicate = (!icmp_ln22)> <Delay = 1.58>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 128 [3/5] (7.25ns)   --->   "%x_assign_3 = fadd i32 %x_temp_load, i32 %mul1" [cordiccart2pol.cpp:25]   --->   Operation 128 'fadd' 'x_assign_3' <Predicate = (!icmp_ln22 & and_ln24)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 129 [3/5] (7.25ns)   --->   "%y_assign_3 = fsub i32 %y_assign_2_load, i32 %mul2" [cordiccart2pol.cpp:26]   --->   Operation 129 'fsub' 'y_assign_3' <Predicate = (!icmp_ln22 & and_ln24)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 130 [3/5] (7.25ns)   --->   "%x_assign_4 = fsub i32 %x_temp_load, i32 %mul1" [cordiccart2pol.cpp:30]   --->   Operation 130 'fsub' 'x_assign_4' <Predicate = (!icmp_ln22 & !and_ln24)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 131 [3/5] (7.25ns)   --->   "%y_assign_4 = fadd i32 %y_assign_2_load, i32 %mul2" [cordiccart2pol.cpp:31]   --->   Operation 131 'fadd' 'y_assign_4' <Predicate = (!icmp_ln22 & !and_ln24)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 132 [2/5] (7.25ns)   --->   "%x_assign_3 = fadd i32 %x_temp_load, i32 %mul1" [cordiccart2pol.cpp:25]   --->   Operation 132 'fadd' 'x_assign_3' <Predicate = (and_ln24)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 133 [2/5] (7.25ns)   --->   "%y_assign_3 = fsub i32 %y_assign_2_load, i32 %mul2" [cordiccart2pol.cpp:26]   --->   Operation 133 'fsub' 'y_assign_3' <Predicate = (and_ln24)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 134 [2/5] (7.25ns)   --->   "%x_assign_4 = fsub i32 %x_temp_load, i32 %mul1" [cordiccart2pol.cpp:30]   --->   Operation 134 'fsub' 'x_assign_4' <Predicate = (!and_ln24)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 135 [2/5] (7.25ns)   --->   "%y_assign_4 = fadd i32 %y_assign_2_load, i32 %mul2" [cordiccart2pol.cpp:31]   --->   Operation 135 'fadd' 'y_assign_4' <Predicate = (!and_ln24)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 136 [1/5] (7.25ns)   --->   "%x_assign_3 = fadd i32 %x_temp_load, i32 %mul1" [cordiccart2pol.cpp:25]   --->   Operation 136 'fadd' 'x_assign_3' <Predicate = (and_ln24)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 137 [1/5] (7.25ns)   --->   "%y_assign_3 = fsub i32 %y_assign_2_load, i32 %mul2" [cordiccart2pol.cpp:26]   --->   Operation 137 'fsub' 'y_assign_3' <Predicate = (and_ln24)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 138 [1/5] (7.25ns)   --->   "%x_assign_4 = fsub i32 %x_temp_load, i32 %mul1" [cordiccart2pol.cpp:30]   --->   Operation 138 'fsub' 'x_assign_4' <Predicate = (!and_ln24)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 139 [1/5] (7.25ns)   --->   "%y_assign_4 = fadd i32 %y_assign_2_load, i32 %mul2" [cordiccart2pol.cpp:31]   --->   Operation 139 'fadd' 'y_assign_4' <Predicate = (!and_ln24)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.28>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [cordiccart2pol.cpp:21]   --->   Operation 140 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (0.69ns)   --->   "%select_ln24_1 = select i1 %and_ln24, i32 %y_assign_3, i32 %y_assign_4" [cordiccart2pol.cpp:24]   --->   Operation 141 'select' 'select_ln24_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 142 [1/1] (0.69ns)   --->   "%select_ln24_2 = select i1 %and_ln24, i32 %x_assign_3, i32 %x_assign_4" [cordiccart2pol.cpp:24]   --->   Operation 142 'select' 'select_ln24_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 143 [1/1] (1.58ns)   --->   "%store_ln24 = store i32 %select_ln24_2, i32 %x_temp" [cordiccart2pol.cpp:24]   --->   Operation 143 'store' 'store_ln24' <Predicate = true> <Delay = 1.58>
ST_15 : Operation 144 [1/1] (1.58ns)   --->   "%store_ln24 = store i32 %select_ln24_1, i32 %y_assign_2" [cordiccart2pol.cpp:24]   --->   Operation 144 'store' 'store_ln24' <Predicate = true> <Delay = 1.58>
ST_15 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 145 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 16 <SV = 4> <Delay = 4.43>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%x_temp_load_1 = load i32 %x_temp" [cordiccart2pol.cpp:35]   --->   Operation 146 'load' 'x_temp_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 147 [2/2] (4.43ns)   --->   "%conv = fpext i32 %x_temp_load_1" [cordiccart2pol.cpp:35]   --->   Operation 147 'fpext' 'conv' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 5> <Delay = 4.43>
ST_17 : Operation 148 [1/2] (4.43ns)   --->   "%conv = fpext i32 %x_temp_load_1" [cordiccart2pol.cpp:35]   --->   Operation 148 'fpext' 'conv' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 6> <Delay = 6.71>
ST_18 : Operation 149 [7/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 0.6072" [cordiccart2pol.cpp:35]   --->   Operation 149 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 7> <Delay = 6.71>
ST_19 : Operation 150 [6/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 0.6072" [cordiccart2pol.cpp:35]   --->   Operation 150 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 8> <Delay = 6.71>
ST_20 : Operation 151 [5/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 0.6072" [cordiccart2pol.cpp:35]   --->   Operation 151 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 9> <Delay = 6.71>
ST_21 : Operation 152 [4/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 0.6072" [cordiccart2pol.cpp:35]   --->   Operation 152 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 10> <Delay = 6.71>
ST_22 : Operation 153 [3/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 0.6072" [cordiccart2pol.cpp:35]   --->   Operation 153 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 11> <Delay = 6.71>
ST_23 : Operation 154 [2/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 0.6072" [cordiccart2pol.cpp:35]   --->   Operation 154 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 12> <Delay = 6.71>
ST_24 : Operation 155 [1/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 0.6072" [cordiccart2pol.cpp:35]   --->   Operation 155 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 13> <Delay = 5.20>
ST_25 : Operation 156 [2/2] (5.20ns)   --->   "%conv1 = fptrunc i64 %mul" [cordiccart2pol.cpp:35]   --->   Operation 156 'fptrunc' 'conv1' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 14> <Delay = 6.20>
ST_26 : Operation 157 [1/2] (5.20ns)   --->   "%conv1 = fptrunc i64 %mul" [cordiccart2pol.cpp:35]   --->   Operation 157 'fptrunc' 'conv1' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 158 [1/1] (0.00ns)   --->   "%bitcast_ln35 = bitcast i32 %conv1" [cordiccart2pol.cpp:35]   --->   Operation 158 'bitcast' 'bitcast_ln35' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 159 [1/1] (1.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %r, i32 %bitcast_ln35" [cordiccart2pol.cpp:35]   --->   Operation 159 'write' 'write_ln35' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_26 : Operation 160 [1/1] (0.00ns)   --->   "%ret_ln36 = ret" [cordiccart2pol.cpp:36]   --->   Operation 160 'ret' 'ret_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ theta]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ Kvalues]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ angles]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_assign_2        (alloca           ) [ 001111111111111100000000000]
x_temp            (alloca           ) [ 001111111111111110000000000]
empty             (alloca           ) [ 001111111111111100000000000]
i                 (alloca           ) [ 011111111111111100000000000]
storemerge        (alloca           ) [ 001111111111111100000000000]
y_read            (read             ) [ 001100000000000000000000000]
x_read            (read             ) [ 001100000000000000000000000]
store_ln22        (store            ) [ 000000000000000000000000000]
tmp_1             (fcmp             ) [ 000100000000000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000]
bitcast_ln15      (bitcast          ) [ 000000000000000000000000000]
tmp               (partselect       ) [ 000000000000000000000000000]
trunc_ln15        (trunc            ) [ 000000000000000000000000000]
icmp_ln15         (icmp             ) [ 000000000000000000000000000]
icmp_ln15_1       (icmp             ) [ 000000000000000000000000000]
or_ln15           (or               ) [ 000000000000000000000000000]
and_ln15          (and              ) [ 000000000000000000000000000]
xor_ln16          (xor              ) [ 000000000000000000000000000]
bitcast_ln16      (bitcast          ) [ 000000000000000000000000000]
bitcast_ln17      (bitcast          ) [ 000000000000000000000000000]
xor_ln17          (xor              ) [ 000000000000000000000000000]
bitcast_ln17_1    (bitcast          ) [ 000000000000000000000000000]
select_ln15       (select           ) [ 000000000000000000000000000]
select_ln15_1     (select           ) [ 000000000000000000000000000]
select_ln15_2     (select           ) [ 000000000000000000000000000]
select_ln15_3     (select           ) [ 000000000000000000000000000]
store_ln22        (store            ) [ 000000000000000000000000000]
store_ln22        (store            ) [ 000000000000000000000000000]
store_ln22        (store            ) [ 000000000000000000000000000]
store_ln22        (store            ) [ 000000000000000000000000000]
br_ln22           (br               ) [ 000000000000000000000000000]
i_1               (load             ) [ 000000000000000000000000000]
storemerge_load   (load             ) [ 000000000000000000000000000]
write_ln27        (write            ) [ 000000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 000000000000000000000000000]
icmp_ln22         (icmp             ) [ 000011111111111100000000000]
empty_14          (speclooptripcount) [ 000000000000000000000000000]
add_ln22          (add              ) [ 000000000000000000000000000]
br_ln22           (br               ) [ 000000000000000000000000000]
i_cast            (zext             ) [ 000000000000000000000000000]
Kvalues_addr      (getelementptr    ) [ 000001000000000000000000000]
angles_addr       (getelementptr    ) [ 000001000000000000000000000]
store_ln22        (store            ) [ 000000000000000000000000000]
Kvalues_load      (load             ) [ 000000111100000000000000000]
angles_load       (load             ) [ 000000111110000000000000000]
y_assign_2_load   (load             ) [ 000011011111111000000000000]
x_temp_load       (load             ) [ 000011011111111000000000000]
p_load            (load             ) [ 000000011110000000000000000]
bitcast_ln24      (bitcast          ) [ 000000000000000000000000000]
tmp_2             (partselect       ) [ 000000000000000000000000000]
trunc_ln24        (trunc            ) [ 000000000000000000000000000]
icmp_ln24         (icmp             ) [ 000000000000000000000000000]
icmp_ln24_1       (icmp             ) [ 000000000000000000000000000]
or_ln24           (or               ) [ 000000000000000000000000000]
tmp_3             (fcmp             ) [ 000000000000000000000000000]
and_ln24          (and              ) [ 000011100011111100000000000]
mul1              (fmul             ) [ 000011000011111000000000000]
mul2              (fmul             ) [ 000011000011111000000000000]
add               (fadd             ) [ 000000000001000000000000000]
sub               (fsub             ) [ 000000000001000000000000000]
select_ln24       (select           ) [ 000000000000000000000000000]
bitcast_ln27      (bitcast          ) [ 000000000000000000000000000]
store_ln27        (store            ) [ 000000000000000000000000000]
store_ln24        (store            ) [ 000000000000000000000000000]
x_assign_3        (fadd             ) [ 000000100000000100000000000]
y_assign_3        (fsub             ) [ 000000100000000100000000000]
x_assign_4        (fsub             ) [ 000000100000000100000000000]
y_assign_4        (fadd             ) [ 000000100000000100000000000]
specloopname_ln21 (specloopname     ) [ 000000000000000000000000000]
select_ln24_1     (select           ) [ 000000000000000000000000000]
select_ln24_2     (select           ) [ 000000000000000000000000000]
store_ln24        (store            ) [ 000000000000000000000000000]
store_ln24        (store            ) [ 000000000000000000000000000]
br_ln0            (br               ) [ 000000000000000000000000000]
x_temp_load_1     (load             ) [ 000000000000000001000000000]
conv              (fpext            ) [ 000000000000000000111111100]
mul               (dmul             ) [ 000000000000000000000000011]
conv1             (fptrunc          ) [ 000000000000000000000000000]
bitcast_ln35      (bitcast          ) [ 000000000000000000000000000]
write_ln35        (write            ) [ 000000000000000000000000000]
ret_ln36          (ret              ) [ 000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="theta">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Kvalues">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Kvalues"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="angles">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="angles"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.float"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="y_assign_2_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_assign_2/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="x_temp_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_temp/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="empty_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="i_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="storemerge_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="storemerge/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="y_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="x_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln27_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="32" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln27/4 "/>
</bind>
</comp>

<comp id="125" class="1004" name="write_ln35_write_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="0" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="0" index="2" bw="32" slack="0"/>
<pin id="129" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln35/26 "/>
</bind>
</comp>

<comp id="132" class="1004" name="Kvalues_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="5" slack="0"/>
<pin id="136" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Kvalues_addr/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="angles_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="5" slack="0"/>
<pin id="143" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="angles_addr/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Kvalues_load/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="5" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="angles_load/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="1"/>
<pin id="161" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="add/6 x_assign_3/10 x_assign_4/10 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="1"/>
<pin id="165" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="sub/6 y_assign_3/10 y_assign_4/10 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="1"/>
<pin id="169" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1/6 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="1"/>
<pin id="173" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul2/6 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="1"/>
<pin id="176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="conv1/25 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="conv/16 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_1/1 tmp_3/8 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="1"/>
<pin id="188" dir="0" index="1" bw="64" slack="0"/>
<pin id="189" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/18 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="4"/>
<pin id="193" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_temp_load/6 x_temp_load_1/16 "/>
</bind>
</comp>

<comp id="196" class="1005" name="reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_temp_load x_temp_load_1 "/>
</bind>
</comp>

<comp id="203" class="1005" name="reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add x_assign_3 x_assign_4 "/>
</bind>
</comp>

<comp id="207" class="1005" name="reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub y_assign_3 y_assign_4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln22_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="5" slack="0"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="bitcast_ln15_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="2"/>
<pin id="218" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln15/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="0" index="2" bw="6" slack="0"/>
<pin id="223" dir="0" index="3" bw="6" slack="0"/>
<pin id="224" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="trunc_ln15_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln15/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="icmp_ln15_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="0" index="1" bw="8" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="icmp_ln15_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="23" slack="0"/>
<pin id="241" dir="0" index="1" bw="23" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15_1/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="or_ln15_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln15/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="and_ln15_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="1"/>
<pin id="254" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln15/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="xor_ln16_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln16/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="bitcast_ln16_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln16/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="bitcast_ln17_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="2"/>
<pin id="268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln17/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="xor_ln17_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="0"/>
<pin id="272" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln17/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="bitcast_ln17_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln17_1/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="select_ln15_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="0" index="2" bw="32" slack="0"/>
<pin id="283" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="select_ln15_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="0" index="2" bw="32" slack="0"/>
<pin id="291" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_1/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="select_ln15_2_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="0" index="2" bw="32" slack="2"/>
<pin id="299" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_2/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="select_ln15_3_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="0" index="2" bw="32" slack="2"/>
<pin id="306" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_3/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="store_ln22_store_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="2"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="store_ln22_store_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="2"/>
<pin id="317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="store_ln22_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="2"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="store_ln22_store_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="2"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="i_1_load_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="5" slack="3"/>
<pin id="331" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="storemerge_load_load_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="3"/>
<pin id="334" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="storemerge_load/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="icmp_ln22_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="0"/>
<pin id="338" dir="0" index="1" bw="5" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="add_ln22_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="5" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="i_cast_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="5" slack="0"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="store_ln22_store_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="5" slack="0"/>
<pin id="356" dir="0" index="1" bw="5" slack="3"/>
<pin id="357" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="y_assign_2_load_load_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="5"/>
<pin id="361" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_assign_2_load/6 "/>
</bind>
</comp>

<comp id="363" class="1004" name="p_load_load_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="5"/>
<pin id="365" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/6 "/>
</bind>
</comp>

<comp id="368" class="1004" name="bitcast_ln24_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="3"/>
<pin id="370" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24/9 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_2_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="0" index="2" bw="6" slack="0"/>
<pin id="375" dir="0" index="3" bw="6" slack="0"/>
<pin id="376" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="381" class="1004" name="trunc_ln24_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/9 "/>
</bind>
</comp>

<comp id="385" class="1004" name="icmp_ln24_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="0"/>
<pin id="387" dir="0" index="1" bw="8" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/9 "/>
</bind>
</comp>

<comp id="391" class="1004" name="icmp_ln24_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="23" slack="0"/>
<pin id="393" dir="0" index="1" bw="23" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24_1/9 "/>
</bind>
</comp>

<comp id="397" class="1004" name="or_ln24_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln24/9 "/>
</bind>
</comp>

<comp id="403" class="1004" name="and_ln24_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln24/9 "/>
</bind>
</comp>

<comp id="409" class="1004" name="select_ln24_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="2"/>
<pin id="411" dir="0" index="1" bw="32" slack="1"/>
<pin id="412" dir="0" index="2" bw="32" slack="1"/>
<pin id="413" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/11 "/>
</bind>
</comp>

<comp id="416" class="1004" name="bitcast_ln27_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27/11 "/>
</bind>
</comp>

<comp id="420" class="1004" name="store_ln27_store_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="10"/>
<pin id="423" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/11 "/>
</bind>
</comp>

<comp id="425" class="1004" name="store_ln24_store_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="10"/>
<pin id="428" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/11 "/>
</bind>
</comp>

<comp id="430" class="1004" name="select_ln24_1_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="6"/>
<pin id="432" dir="0" index="1" bw="32" slack="1"/>
<pin id="433" dir="0" index="2" bw="32" slack="1"/>
<pin id="434" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_1/15 "/>
</bind>
</comp>

<comp id="437" class="1004" name="select_ln24_2_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="6"/>
<pin id="439" dir="0" index="1" bw="32" slack="1"/>
<pin id="440" dir="0" index="2" bw="32" slack="1"/>
<pin id="441" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_2/15 "/>
</bind>
</comp>

<comp id="444" class="1004" name="store_ln24_store_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="14"/>
<pin id="447" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/15 "/>
</bind>
</comp>

<comp id="449" class="1004" name="store_ln24_store_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="0" index="1" bw="32" slack="14"/>
<pin id="452" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/15 "/>
</bind>
</comp>

<comp id="454" class="1004" name="bitcast_ln35_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln35/26 "/>
</bind>
</comp>

<comp id="459" class="1005" name="y_assign_2_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="2"/>
<pin id="461" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="y_assign_2 "/>
</bind>
</comp>

<comp id="466" class="1005" name="x_temp_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="2"/>
<pin id="468" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="x_temp "/>
</bind>
</comp>

<comp id="473" class="1005" name="empty_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="2"/>
<pin id="475" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="480" class="1005" name="i_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="5" slack="0"/>
<pin id="482" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="487" class="1005" name="storemerge_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="2"/>
<pin id="489" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="storemerge "/>
</bind>
</comp>

<comp id="494" class="1005" name="y_read_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="2"/>
<pin id="496" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="y_read "/>
</bind>
</comp>

<comp id="500" class="1005" name="x_read_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="1"/>
<pin id="502" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="507" class="1005" name="tmp_1_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="1"/>
<pin id="509" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="512" class="1005" name="icmp_ln22_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="1"/>
<pin id="514" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="516" class="1005" name="Kvalues_addr_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="5" slack="1"/>
<pin id="518" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="Kvalues_addr "/>
</bind>
</comp>

<comp id="521" class="1005" name="angles_addr_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="5" slack="1"/>
<pin id="523" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="angles_addr "/>
</bind>
</comp>

<comp id="526" class="1005" name="Kvalues_load_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="1"/>
<pin id="528" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Kvalues_load "/>
</bind>
</comp>

<comp id="532" class="1005" name="angles_load_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="1"/>
<pin id="534" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="angles_load "/>
</bind>
</comp>

<comp id="538" class="1005" name="y_assign_2_load_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="1"/>
<pin id="540" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_assign_2_load "/>
</bind>
</comp>

<comp id="546" class="1005" name="p_load_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="1"/>
<pin id="548" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_load "/>
</bind>
</comp>

<comp id="552" class="1005" name="and_ln24_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="1"/>
<pin id="554" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and_ln24 "/>
</bind>
</comp>

<comp id="559" class="1005" name="mul1_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="1"/>
<pin id="561" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="564" class="1005" name="mul2_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="1"/>
<pin id="566" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul2 "/>
</bind>
</comp>

<comp id="569" class="1005" name="conv_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="64" slack="1"/>
<pin id="571" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="574" class="1005" name="mul_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="64" slack="1"/>
<pin id="576" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="14" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="62" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="62" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="78" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="10" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="78" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="132" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="139" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="184"><net_src comp="112" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="16" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="84" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="194"><net_src comp="191" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="199"><net_src comp="191" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="201"><net_src comp="196" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="202"><net_src comp="196" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="206"><net_src comp="158" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="162" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="18" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="225"><net_src comp="46" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="227"><net_src comp="48" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="228"><net_src comp="50" pin="0"/><net_sink comp="219" pin=3"/></net>

<net id="232"><net_src comp="216" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="219" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="52" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="229" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="54" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="239" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="233" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="245" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="216" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="56" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="273"><net_src comp="266" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="56" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="278"><net_src comp="269" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="251" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="58" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="30" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="292"><net_src comp="251" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="60" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="16" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="300"><net_src comp="251" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="275" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="307"><net_src comp="251" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="262" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="313"><net_src comp="279" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="287" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="302" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="295" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="335"><net_src comp="332" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="340"><net_src comp="329" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="70" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="329" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="76" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="351"><net_src comp="329" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="358"><net_src comp="342" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="359" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="366"><net_src comp="363" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="377"><net_src comp="46" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="368" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="379"><net_src comp="48" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="380"><net_src comp="50" pin="0"/><net_sink comp="371" pin=3"/></net>

<net id="384"><net_src comp="368" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="371" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="52" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="381" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="54" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="391" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="385" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="397" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="180" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="414"><net_src comp="203" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="415"><net_src comp="207" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="419"><net_src comp="409" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="416" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="429"><net_src comp="409" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="435"><net_src comp="207" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="436"><net_src comp="207" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="442"><net_src comp="203" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="443"><net_src comp="203" pin="1"/><net_sink comp="437" pin=2"/></net>

<net id="448"><net_src comp="437" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="453"><net_src comp="430" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="174" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="462"><net_src comp="86" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="465"><net_src comp="459" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="469"><net_src comp="90" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="471"><net_src comp="466" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="472"><net_src comp="466" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="476"><net_src comp="94" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="478"><net_src comp="473" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="479"><net_src comp="473" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="483"><net_src comp="98" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="486"><net_src comp="480" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="490"><net_src comp="102" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="492"><net_src comp="487" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="493"><net_src comp="487" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="497"><net_src comp="106" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="499"><net_src comp="494" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="503"><net_src comp="112" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="506"><net_src comp="500" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="510"><net_src comp="180" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="515"><net_src comp="336" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="132" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="524"><net_src comp="139" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="529"><net_src comp="146" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="531"><net_src comp="526" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="535"><net_src comp="152" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="537"><net_src comp="532" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="541"><net_src comp="359" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="543"><net_src comp="538" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="544"><net_src comp="538" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="545"><net_src comp="538" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="549"><net_src comp="363" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="555"><net_src comp="403" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="558"><net_src comp="552" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="562"><net_src comp="166" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="567"><net_src comp="170" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="572"><net_src comp="177" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="577"><net_src comp="186" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="174" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r | {26 }
	Port: theta | {4 }
 - Input state : 
	Port: cordiccart2pol : x | {1 }
	Port: cordiccart2pol : y | {1 }
	Port: cordiccart2pol : Kvalues | {4 5 }
	Port: cordiccart2pol : angles | {4 5 }
  - Chain level:
	State 1
		store_ln22 : 1
	State 2
	State 3
		tmp : 1
		trunc_ln15 : 1
		icmp_ln15 : 2
		icmp_ln15_1 : 2
		or_ln15 : 3
		and_ln15 : 3
		xor_ln16 : 1
		bitcast_ln16 : 1
		xor_ln17 : 1
		bitcast_ln17_1 : 1
		select_ln15 : 3
		select_ln15_1 : 3
		select_ln15_2 : 3
		select_ln15_3 : 3
		store_ln22 : 4
		store_ln22 : 4
		store_ln22 : 4
		store_ln22 : 4
	State 4
		write_ln27 : 1
		icmp_ln22 : 1
		add_ln22 : 1
		br_ln22 : 2
		i_cast : 1
		Kvalues_addr : 2
		angles_addr : 2
		Kvalues_load : 3
		angles_load : 3
		store_ln22 : 2
	State 5
	State 6
		mul1 : 1
		mul2 : 1
		add : 1
		sub : 1
	State 7
	State 8
	State 9
		tmp_2 : 1
		trunc_ln24 : 1
		icmp_ln24 : 2
		icmp_ln24_1 : 2
		or_ln24 : 3
		and_ln24 : 3
	State 10
	State 11
		bitcast_ln27 : 1
		store_ln27 : 2
		store_ln24 : 1
	State 12
	State 13
	State 14
	State 15
		store_ln24 : 1
		store_ln24 : 1
	State 16
		conv : 1
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
		bitcast_ln35 : 1
		write_ln35 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   fadd   |        grp_fu_158       |    2    |   205   |   390   |
|          |        grp_fu_162       |    2    |   205   |   390   |
|----------|-------------------------|---------|---------|---------|
|   dmul   |        grp_fu_186       |    11   |   342   |   586   |
|----------|-------------------------|---------|---------|---------|
|   fmul   |        grp_fu_166       |    3    |   143   |   321   |
|          |        grp_fu_170       |    3    |   143   |   321   |
|----------|-------------------------|---------|---------|---------|
|          |    select_ln15_fu_279   |    0    |    0    |    32   |
|          |   select_ln15_1_fu_287  |    0    |    0    |    32   |
|          |   select_ln15_2_fu_295  |    0    |    0    |    32   |
|  select  |   select_ln15_3_fu_302  |    0    |    0    |    32   |
|          |    select_ln24_fu_409   |    0    |    0    |    32   |
|          |   select_ln24_1_fu_430  |    0    |    0    |    32   |
|          |   select_ln24_2_fu_437  |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|    xor   |     xor_ln16_fu_256     |    0    |    0    |    32   |
|          |     xor_ln17_fu_269     |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|          |     icmp_ln15_fu_233    |    0    |    0    |    11   |
|          |    icmp_ln15_1_fu_239   |    0    |    0    |    15   |
|   icmp   |     icmp_ln22_fu_336    |    0    |    0    |    9    |
|          |     icmp_ln24_fu_385    |    0    |    0    |    11   |
|          |    icmp_ln24_1_fu_391   |    0    |    0    |    15   |
|----------|-------------------------|---------|---------|---------|
|    add   |     add_ln22_fu_342     |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|
|    or    |      or_ln15_fu_245     |    0    |    0    |    2    |
|          |      or_ln24_fu_397     |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|    and   |     and_ln15_fu_251     |    0    |    0    |    2    |
|          |     and_ln24_fu_403     |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|   read   |    y_read_read_fu_106   |    0    |    0    |    0    |
|          |    x_read_read_fu_112   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln27_write_fu_118 |    0    |    0    |    0    |
|          | write_ln35_write_fu_125 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|  fptrunc |        grp_fu_174       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   fpext  |        grp_fu_177       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   fcmp   |        grp_fu_180       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|        tmp_fu_219       |    0    |    0    |    0    |
|          |       tmp_2_fu_371      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |    trunc_ln15_fu_229    |    0    |    0    |    0    |
|          |    trunc_ln24_fu_381    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |      i_cast_fu_348      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    21   |   1038  |   2378  |
|----------|-------------------------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
|Kvalues|    0   |   32   |   10   |
| angles|    0   |   32   |   10   |
+-------+--------+--------+--------+
| Total |    0   |   64   |   20   |
+-------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  Kvalues_addr_reg_516 |    5   |
|  Kvalues_load_reg_526 |   32   |
|    and_ln24_reg_552   |    1   |
|  angles_addr_reg_521  |    5   |
|  angles_load_reg_532  |   32   |
|      conv_reg_569     |   64   |
|     empty_reg_473     |   32   |
|       i_reg_480       |    5   |
|   icmp_ln22_reg_512   |    1   |
|      mul1_reg_559     |   32   |
|      mul2_reg_564     |   32   |
|      mul_reg_574      |   64   |
|     p_load_reg_546    |   32   |
|        reg_196        |   32   |
|        reg_203        |   32   |
|        reg_207        |   32   |
|   storemerge_reg_487  |   32   |
|     tmp_1_reg_507     |    1   |
|     x_read_reg_500    |   32   |
|     x_temp_reg_466    |   32   |
|y_assign_2_load_reg_538|   32   |
|   y_assign_2_reg_459  |   32   |
|     y_read_reg_494    |   32   |
+-----------------------+--------+
|         Total         |   626  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_146 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_152 |  p0  |   2  |   5  |   10   ||    9    |
|     grp_fu_158    |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_158    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_162    |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_162    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_166    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_170    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_177    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_180    |  p0  |   3  |  32  |   96   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   628  || 16.2379 ||   105   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   21   |    -   |  1038  |  2378  |
|   Memory  |    0   |    -   |    -   |   64   |   20   |
|Multiplexer|    -   |    -   |   16   |    -   |   105  |
|  Register |    -   |    -   |    -   |   626  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   21   |   16   |  1728  |  2503  |
+-----------+--------+--------+--------+--------+--------+
