#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14fe16d60 .scope module, "tb_DMAC" "tb_DMAC" 2 14;
 .timescale -9 -11;
P_0x6000027c43c0 .param/l "addr_size" 0 2 18, +C4<00000000000000000000000000001100>;
P_0x6000027c4400 .param/l "dram_word_size" 0 2 16, +C4<00000000000000000000000000100000>;
P_0x6000027c4440 .param/l "sram_word_size" 0 2 17, +C4<00000000000000000000000000100000>;
v0x6000020ce5b0_0 .var "CK", 0 0;
v0x6000020ce640_0 .net "DMA_E", 0 0, v0x6000020cd4d0_0;  1 drivers
v0x6000020ce6d0_0 .net "DMA_S", 0 0, v0x6000020cd560_0;  1 drivers
v0x6000020ce760_0 .net "DRAM_A", 11 0, v0x6000020cd5f0_0;  1 drivers
v0x6000020ce7f0_0 .net "DRAM_CASn", 0 0, v0x6000020cd680_0;  1 drivers
v0x6000020ce880_0 .net "DRAM_CSn", 0 0, v0x6000020cd710_0;  1 drivers
v0x6000020ce910_0 .net "DRAM_D", 31 0, v0x6000020cd7a0_0;  1 drivers
v0x6000020ce9a0_0 .net "DRAM_Q", 31 0, v0x6000020cc900_0;  1 drivers
v0x6000020cea30_0 .net "DRAM_RASn", 0 0, v0x6000020cd8c0_0;  1 drivers
v0x6000020ceac0_0 .var "DRAM_READ_SIZE", 31 0;
v0x6000020ceb50_0 .net "DRAM_RST", 0 0, v0x6000020cd950_0;  1 drivers
v0x6000020cebe0_0 .var "DRAM_START_A", 21 0;
v0x6000020cec70_0 .net "DRAM_WEn", 3 0, v0x6000020cdb00_0;  1 drivers
v0x6000020ced00_0 .var "RST", 0 0;
v0x6000020ced90_0 .net "SRAM_A", 11 0, v0x6000020cdc20_0;  1 drivers
v0x6000020cee20_0 .net "SRAM_CSn", 0 0, v0x6000020cdcb0_0;  1 drivers
v0x6000020ceeb0_0 .net "SRAM_D", 31 0, v0x6000020cdd40_0;  1 drivers
v0x6000020cef40_0 .net "SRAM_Q", 31 0, v0x6000020cd050_0;  1 drivers
v0x6000020cefd0_0 .net "SRAM_RST", 0 0, v0x6000020cddd0_0;  1 drivers
v0x6000020cf060_0 .net "SRAM_WEn", 3 0, v0x6000020cdef0_0;  1 drivers
v0x6000020cf0f0_0 .var "SRAM_WRITE_SIZE", 31 0;
v0x6000020cf180_0 .var "START", 1 0;
v0x6000020cf210_0 .net "VALID", 0 0, v0x6000020ce010_0;  1 drivers
v0x6000020cf2a0_0 .var/i "i", 31 0;
v0x6000020cf330_0 .var "prog_path", 311 0;
S_0x14fe133b0 .scope module, "M1" "DRAM" 2 56, 3 2 0, S_0x14fe16d60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "CK";
    .port_info 1 /OUTPUT 32 "Q";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /INPUT 1 "CSn";
    .port_info 4 /INPUT 4 "WEn";
    .port_info 5 /INPUT 1 "RASn";
    .port_info 6 /INPUT 1 "CASn";
    .port_info 7 /INPUT 12 "A";
    .port_info 8 /INPUT 32 "D";
P_0x14fe081e0 .param/l "Bits" 0 3 22, +C4<00000000000000000000000000001000>;
P_0x14fe08220 .param/l "Hi_Z_pattern" 0 3 20, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x14fe08260 .param/l "Words" 0 3 23, +C4<00000000000000000100000000000000>;
P_0x14fe082a0 .param/l "addr_size" 0 3 17, +C4<00000000000000000000000000001100>;
P_0x14fe082e0 .param/l "addr_size_total" 0 3 18, +C4<000000000000000000000000000010110>;
P_0x14fe08320 .param/l "col_size" 0 3 16, +C4<00000000000000000000000000001010>;
P_0x14fe08360 .param/l "dont_care" 0 3 21, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>;
P_0x14fe083a0 .param/l "mem_size" 0 3 19, +C4<000000000000000000000000000000010000000000000000000000>;
P_0x14fe083e0 .param/l "row_size" 0 3 15, +C4<00000000000000000000000000001100>;
P_0x14fe08420 .param/l "word_size" 0 3 14, +C4<00000000000000000000000000100000>;
v0x6000020cc090_0 .net "A", 11 0, v0x6000020cd5f0_0;  alias, 1 drivers
v0x6000020cc3f0_0 .net "CASn", 0 0, v0x6000020cd680_0;  alias, 1 drivers
v0x6000020cc240_0 .net "CK", 0 0, v0x6000020ce5b0_0;  1 drivers
v0x6000020cc510_0 .var "CL_BF1", 31 0;
v0x6000020cc480_0 .var "CL_BF2", 31 0;
v0x6000020cc5a0_0 .net "CSn", 0 0, v0x6000020cd710_0;  alias, 1 drivers
v0x6000020cc630_0 .net "D", 31 0, v0x6000020cd7a0_0;  alias, 1 drivers
v0x6000020cc6c0 .array "Memory_byte0", 4194303 0, 7 0;
v0x6000020cc750 .array "Memory_byte1", 4194303 0, 7 0;
v0x6000020cc7e0 .array "Memory_byte2", 4194303 0, 7 0;
v0x6000020cc870 .array "Memory_byte3", 4194303 0, 7 0;
v0x6000020cc900_0 .var "Q", 31 0;
v0x6000020cc990_0 .net "RASn", 0 0, v0x6000020cd8c0_0;  alias, 1 drivers
v0x6000020cca20_0 .net "RST", 0 0, v0x6000020cd950_0;  alias, 1 drivers
v0x6000020ccab0_0 .net "WEn", 3 0, v0x6000020cdb00_0;  alias, 1 drivers
v0x6000020ccb40_0 .net *"_ivl_1", 9 0, L_0x6000023ccbe0;  1 drivers
v0x6000020ccbd0_0 .net "addr", 21 0, L_0x6000023cca00;  1 drivers
v0x6000020ccc60_0 .var/i "i", 31 0;
v0x6000020cccf0_0 .var "row_l", 11 0;
v0x6000020ccd80_0 .var "update_row", 0 0;
E_0x6000007d9100 .event posedge, v0x6000020cc240_0, v0x6000020cca20_0;
L_0x6000023ccbe0 .part v0x6000020cd5f0_0, 0, 10;
L_0x6000023cca00 .concat [ 10 12 0 0], L_0x6000023ccbe0, v0x6000020cccf0_0;
S_0x14fe06b70 .scope module, "M2" "SRAM" 2 68, 4 1 0, S_0x14fe16d60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "RST";
    .port_info 1 /INPUT 1 "CK";
    .port_info 2 /INPUT 1 "CSn";
    .port_info 3 /INPUT 4 "WEn";
    .port_info 4 /INPUT 12 "Addr";
    .port_info 5 /INPUT 32 "DataIn";
    .port_info 6 /OUTPUT 32 "DataOut";
P_0x14fe06ce0 .param/l "ADDR_WIDTH" 0 4 6, +C4<00000000000000000000000000001100>;
P_0x14fe06d20 .param/l "HI_Z" 0 4 7, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x14fe06d60 .param/l "MEM_DEPTH" 0 4 2, +C4<00000000000000000001000000000000>;
P_0x14fe06da0 .param/l "MEM_HEIGHT" 0 4 4, +C4<00000000000000000000000000110100>;
P_0x14fe06de0 .param/l "MEM_LENGTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x14fe06e20 .param/l "MEM_WIDTH" 0 4 3, +C4<00000000000000000000000000110100>;
v0x6000020cce10_0 .net "Addr", 11 0, v0x6000020cdc20_0;  alias, 1 drivers
v0x6000020ccea0_0 .net "CK", 0 0, v0x6000020ce5b0_0;  alias, 1 drivers
v0x6000020ccf30_0 .net "CSn", 0 0, v0x6000020cdcb0_0;  alias, 1 drivers
v0x6000020ccfc0_0 .net "DataIn", 31 0, v0x6000020cdd40_0;  alias, 1 drivers
v0x6000020cd050_0 .var "DataOut", 31 0;
v0x6000020cd0e0 .array "Memory0", 4095 0, 31 0;
v0x6000020cd170 .array "Memory1", 4095 0, 31 0;
v0x6000020cd200 .array "Memory2", 4095 0, 31 0;
v0x6000020cd290_0 .net "RST", 0 0, v0x6000020cddd0_0;  alias, 1 drivers
v0x6000020cd320_0 .net "WEn", 3 0, v0x6000020cdef0_0;  alias, 1 drivers
v0x6000020cd3b0_0 .var/i "i", 31 0;
E_0x6000007d9300 .event posedge, v0x6000020cc240_0, v0x6000020cd290_0;
S_0x14fe04b50 .scope module, "M3" "DMAC" 2 78, 5 1 0, S_0x14fe16d60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 2 "Start";
    .port_info 3 /INPUT 22 "DRAM_START_A";
    .port_info 4 /INPUT 32 "DRAM_SIZE";
    .port_info 5 /INPUT 32 "SRAM_SIZE";
    .port_info 6 /OUTPUT 1 "DRAM_RST";
    .port_info 7 /OUTPUT 1 "DRAM_CSn";
    .port_info 8 /OUTPUT 1 "DRAM_RASn";
    .port_info 9 /OUTPUT 1 "DRAM_CASn";
    .port_info 10 /OUTPUT 4 "DRAM_WEn";
    .port_info 11 /OUTPUT 12 "DRAM_A";
    .port_info 12 /OUTPUT 32 "DRAM_D";
    .port_info 13 /INPUT 32 "DRAM_Q";
    .port_info 14 /OUTPUT 1 "SRAM_RST";
    .port_info 15 /OUTPUT 1 "SRAM_CSn";
    .port_info 16 /OUTPUT 4 "SRAM_WEn";
    .port_info 17 /OUTPUT 12 "SRAM_Addr";
    .port_info 18 /OUTPUT 32 "SRAM_Data";
    .port_info 19 /OUTPUT 1 "Valid";
    .port_info 20 /OUTPUT 1 "DMA_Start";
    .port_info 21 /OUTPUT 1 "DMA_Done";
P_0x15000b400 .param/l "DONE" 1 5 55, C4<11>;
P_0x15000b440 .param/l "DRAM_ADDR_WIDTH" 0 5 9, +C4<00000000000000000000000000001100>;
P_0x15000b480 .param/l "DRAM_COL_NUM" 0 5 12, +C4<00000000000000000000000000001010>;
P_0x15000b4c0 .param/l "DRAM_COL_SIZE" 0 5 14, +C4<000000000000000000000000000000010000000000>;
P_0x15000b500 .param/l "DRAM_DATA_LENGTH" 0 5 10, +C4<00000000000000000000000000100000>;
P_0x15000b540 .param/l "DRAM_ROW_NUM" 0 5 11, +C4<00000000000000000000000000001100>;
P_0x15000b580 .param/l "DRAM_ROW_SIZE" 0 5 13, +C4<00000000000000000000000000000001000000000000>;
P_0x15000b5c0 .param/l "IDLE" 1 5 52, C4<00>;
P_0x15000b600 .param/l "IMG_DEPTH" 0 5 7, +C4<00000000000000000000000000000011>;
P_0x15000b640 .param/l "IMG_HEIGHT" 0 5 3, +C4<00000000000000000000000110100000>;
P_0x15000b680 .param/l "IMG_WIDTH" 0 5 4, +C4<00000000000000000000000110100000>;
P_0x15000b6c0 .param/l "LOAD" 1 5 54, C4<10>;
P_0x15000b700 .param/l "LOW_COL" 1 5 62, C4<100>;
P_0x15000b740 .param/l "LOW_ROW" 1 5 60, C4<010>;
P_0x15000b780 .param/l "READ_DONE" 1 5 63, C4<101>;
P_0x15000b7c0 .param/l "READ_IDLE" 1 5 58, C4<000>;
P_0x15000b800 .param/l "SET_COL" 1 5 61, C4<011>;
P_0x15000b840 .param/l "SET_ROW" 1 5 59, C4<001>;
P_0x15000b880 .param/l "SRAM_ADDR_WIDTH" 0 5 15, +C4<00000000000000000000000000001100>;
P_0x15000b8c0 .param/l "SRAM_DATA_LENGTH" 0 5 16, +C4<00000000000000000000000000100000>;
P_0x15000b900 .param/l "START" 1 5 53, C4<01>;
P_0x15000b940 .param/l "TILE_DEPTH" 0 5 8, +C4<00000000000000000000000000000001>;
P_0x15000b980 .param/l "TILE_HEIGHT" 0 5 5, +C4<00000000000000000000000000110100>;
P_0x15000b9c0 .param/l "TILE_WIDTH" 0 5 6, +C4<00000000000000000000000000110100>;
v0x6000020cd440_0 .net "CLK", 0 0, v0x6000020ce5b0_0;  alias, 1 drivers
v0x6000020cd4d0_0 .var "DMA_Done", 0 0;
v0x6000020cd560_0 .var "DMA_Start", 0 0;
v0x6000020cd5f0_0 .var "DRAM_A", 11 0;
v0x6000020cd680_0 .var "DRAM_CASn", 0 0;
v0x6000020cd710_0 .var "DRAM_CSn", 0 0;
v0x6000020cd7a0_0 .var "DRAM_D", 31 0;
v0x6000020cd830_0 .net "DRAM_Q", 31 0, v0x6000020cc900_0;  alias, 1 drivers
v0x6000020cd8c0_0 .var "DRAM_RASn", 0 0;
v0x6000020cd950_0 .var "DRAM_RST", 0 0;
v0x6000020cd9e0_0 .net "DRAM_SIZE", 31 0, v0x6000020ceac0_0;  1 drivers
v0x6000020cda70_0 .net "DRAM_START_A", 21 0, v0x6000020cebe0_0;  1 drivers
v0x6000020cdb00_0 .var "DRAM_WEn", 3 0;
v0x6000020cdb90_0 .net "RST", 0 0, v0x6000020ced00_0;  1 drivers
v0x6000020cdc20_0 .var "SRAM_Addr", 11 0;
v0x6000020cdcb0_0 .var "SRAM_CSn", 0 0;
v0x6000020cdd40_0 .var "SRAM_Data", 31 0;
v0x6000020cddd0_0 .var "SRAM_RST", 0 0;
v0x6000020cde60_0 .net "SRAM_SIZE", 31 0, v0x6000020cf0f0_0;  1 drivers
v0x6000020cdef0_0 .var "SRAM_WEn", 3 0;
v0x6000020cdf80_0 .net "Start", 1 0, v0x6000020cf180_0;  1 drivers
v0x6000020ce010_0 .var "Valid", 0 0;
v0x6000020ce0a0_0 .var "col", 9 0;
v0x6000020ce130_0 .var "next_r_state", 2 0;
v0x6000020ce1c0_0 .var "next_state", 1 0;
v0x6000020ce250_0 .var "pingpong", 1 0;
v0x6000020ce2e0_0 .var "r_state", 2 0;
v0x6000020ce370_0 .var "rn_cn", 1 0;
v0x6000020ce400_0 .var "row", 9 0;
v0x6000020ce490_0 .var "start_send_cnt", 21 0;
v0x6000020ce520_0 .var "state", 1 0;
E_0x6000007d9940 .event posedge, v0x6000020cc240_0;
E_0x6000007d9980 .event anyedge, v0x6000020ce2e0_0, v0x6000020ce010_0, v0x6000020ce370_0;
E_0x6000007d99c0/0 .event anyedge, v0x6000020ce520_0, v0x6000020cdf80_0, v0x6000020ce400_0, v0x6000020ce0a0_0;
E_0x6000007d99c0/1 .event anyedge, v0x6000020cd9e0_0, v0x6000020cce10_0, v0x6000020cde60_0, v0x6000020ce250_0;
E_0x6000007d99c0 .event/or E_0x6000007d99c0/0, E_0x6000007d99c0/1;
E_0x6000007d9a40 .event posedge, v0x6000020cdb90_0, v0x6000020cc240_0;
    .scope S_0x14fe133b0;
T_0 ;
    %wait E_0x6000007d9100;
    %load/vec4 v0x6000020cca20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000020cccf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020ccd80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6000020cc5a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x6000020cc990_0;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.7, 10;
    %load/vec4 v0x6000020cc3f0_0;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x6000020ccd80_0;
    %inv;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x6000020cc090_0;
    %assign/vec4 v0x6000020cccf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020ccd80_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x6000020cc990_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.10, 9;
    %load/vec4 v0x6000020cc3f0_0;
    %inv;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020ccd80_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x6000020cccf0_0;
    %assign/vec4 v0x6000020cccf0_0, 0;
T_0.9 ;
T_0.5 ;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x6000020cccf0_0;
    %assign/vec4 v0x6000020cccf0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x14fe133b0;
T_1 ;
    %wait E_0x6000007d9100;
    %load/vec4 v0x6000020cca20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000020ccc60_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x6000020ccc60_0;
    %pad/s 54;
    %cmpi/s 4194304, 0, 54;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000020ccc60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000020cc6c0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000020ccc60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000020cc750, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000020ccc60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000020cc7e0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000020ccc60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000020cc870, 0, 4;
    %load/vec4 v0x6000020ccc60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020ccc60_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x6000020cc5a0_0;
    %inv;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_1.8, 11;
    %load/vec4 v0x6000020cc3f0_0;
    %inv;
    %and;
T_1.8;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.7, 10;
    %load/vec4 v0x6000020cc990_0;
    %inv;
    %and;
T_1.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v0x6000020ccab0_0;
    %parti/s 1, 0, 2;
    %inv;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x6000020cc630_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x6000020ccbd0_0;
    %pad/u 24;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000020cc6c0, 0, 4;
T_1.4 ;
    %load/vec4 v0x6000020cc5a0_0;
    %inv;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_1.13, 11;
    %load/vec4 v0x6000020cc3f0_0;
    %inv;
    %and;
T_1.13;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.12, 10;
    %load/vec4 v0x6000020cc990_0;
    %inv;
    %and;
T_1.12;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.11, 9;
    %load/vec4 v0x6000020ccab0_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
T_1.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %load/vec4 v0x6000020cc630_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x6000020ccbd0_0;
    %pad/u 24;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000020cc750, 0, 4;
T_1.9 ;
    %load/vec4 v0x6000020cc5a0_0;
    %inv;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_1.18, 11;
    %load/vec4 v0x6000020cc3f0_0;
    %inv;
    %and;
T_1.18;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.17, 10;
    %load/vec4 v0x6000020cc990_0;
    %inv;
    %and;
T_1.17;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.16, 9;
    %load/vec4 v0x6000020ccab0_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
T_1.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %load/vec4 v0x6000020cc630_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x6000020ccbd0_0;
    %pad/u 24;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000020cc7e0, 0, 4;
T_1.14 ;
    %load/vec4 v0x6000020cc5a0_0;
    %inv;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_1.23, 11;
    %load/vec4 v0x6000020cc3f0_0;
    %inv;
    %and;
T_1.23;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.22, 10;
    %load/vec4 v0x6000020cc990_0;
    %inv;
    %and;
T_1.22;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.21, 9;
    %load/vec4 v0x6000020ccab0_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
T_1.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.19, 8;
    %load/vec4 v0x6000020cc630_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x6000020ccbd0_0;
    %pad/u 24;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000020cc870, 0, 4;
T_1.19 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x14fe133b0;
T_2 ;
    %wait E_0x6000007d9100;
    %load/vec4 v0x6000020cca20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 4294967295, 32;
    %assign/vec4 v0x6000020cc510_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x6000020cc5a0_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0x6000020cc3f0_0;
    %inv;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x6000020cc990_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x6000020ccbd0_0;
    %pad/u 24;
    %ix/vec4 4;
    %load/vec4a v0x6000020cc6c0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6000020cc510_0, 4, 5;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 255, 255, 8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6000020cc510_0, 4, 5;
T_2.6 ;
    %load/vec4 v0x6000020cc990_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %load/vec4 v0x6000020ccbd0_0;
    %pad/u 24;
    %ix/vec4 4;
    %load/vec4a v0x6000020cc750, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6000020cc510_0, 4, 5;
    %jmp T_2.8;
T_2.7 ;
    %pushi/vec4 255, 255, 8;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6000020cc510_0, 4, 5;
T_2.8 ;
    %load/vec4 v0x6000020cc990_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %load/vec4 v0x6000020ccbd0_0;
    %pad/u 24;
    %ix/vec4 4;
    %load/vec4a v0x6000020cc7e0, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6000020cc510_0, 4, 5;
    %jmp T_2.10;
T_2.9 ;
    %pushi/vec4 255, 255, 8;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6000020cc510_0, 4, 5;
T_2.10 ;
    %load/vec4 v0x6000020cc990_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x6000020ccbd0_0;
    %pad/u 24;
    %ix/vec4 4;
    %load/vec4a v0x6000020cc870, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6000020cc510_0, 4, 5;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 255, 255, 8;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6000020cc510_0, 4, 5;
T_2.12 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14fe133b0;
T_3 ;
    %wait E_0x6000007d9100;
    %load/vec4 v0x6000020cc510_0;
    %assign/vec4 v0x6000020cc480_0, 0;
    %load/vec4 v0x6000020cc480_0;
    %assign/vec4 v0x6000020cc900_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x14fe06b70;
T_4 ;
    %wait E_0x6000007d9300;
    %load/vec4 v0x6000020cd290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000020cd3b0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x6000020cd3b0_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000020cd3b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000020cd0e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000020cd3b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000020cd170, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000020cd3b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000020cd200, 0, 4;
    %load/vec4 v0x6000020cd3b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020cd3b0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x6000020ccf30_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.6, 9;
    %load/vec4 v0x6000020cd320_0;
    %parti/s 1, 0, 2;
    %inv;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x6000020ccfc0_0;
    %load/vec4 v0x6000020cce10_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000020cd0e0, 0, 4;
T_4.4 ;
    %load/vec4 v0x6000020ccf30_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.9, 9;
    %load/vec4 v0x6000020cd320_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
T_4.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %load/vec4 v0x6000020ccfc0_0;
    %load/vec4 v0x6000020cce10_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000020cd170, 0, 4;
T_4.7 ;
    %load/vec4 v0x6000020ccf30_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.12, 9;
    %load/vec4 v0x6000020cd320_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
T_4.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %load/vec4 v0x6000020ccfc0_0;
    %load/vec4 v0x6000020cce10_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000020cd200, 0, 4;
T_4.10 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14fe06b70;
T_5 ;
    %wait E_0x6000007d9300;
    %load/vec4 v0x6000020cd290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 4294967295, 32;
    %assign/vec4 v0x6000020cd050_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x6000020ccf30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x6000020cce10_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x6000020cd0e0, 4;
    %assign/vec4 v0x6000020cd050_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14fe04b50;
T_6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000020ce520_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000020ce1c0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000020ce2e0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000020ce130_0, 0, 3;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x6000020ce400_0, 0, 10;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x6000020ce0a0_0, 0, 10;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x6000020ce370_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6000020ce250_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x6000020ce490_0, 0, 22;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020ce010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020cd560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020cd4d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020cd950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020cd710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020cd8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020cd680_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x6000020cdb00_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000020cd5f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000020cd7a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020cddd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020cdcb0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x6000020cdef0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000020cdc20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000020cdd40_0, 0;
    %end;
    .thread T_6;
    .scope S_0x14fe04b50;
T_7 ;
    %wait E_0x6000007d9a40;
    %load/vec4 v0x6000020cdb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000020ce520_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000020ce2e0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x6000020ce400_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x6000020ce0a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020cd8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020cd680_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x6000020cdb00_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000020cd5f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000020cd7a0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x6000020cdef0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000020cdc20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000020cdd40_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x6000020ce1c0_0;
    %assign/vec4 v0x6000020ce520_0, 0;
    %load/vec4 v0x6000020ce130_0;
    %assign/vec4 v0x6000020ce2e0_0, 0;
    %load/vec4 v0x6000020ce2e0_0;
    %cmpi/e 3, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_7.4, 4;
    %load/vec4 v0x6000020ce370_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x6000020ce490_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_7.5, 5;
    %load/vec4 v0x6000020cdc20_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000020cdc20_0, 0;
T_7.5 ;
    %load/vec4 v0x6000020ce490_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_7.7, 5;
    %load/vec4 v0x6000020cdf80_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_7.9, 4;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x6000020cdef0_0, 0;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v0x6000020ce250_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_7.11, 4;
    %load/vec4 v0x6000020cdef0_0;
    %cmpi/e 13, 0, 4;
    %jmp/0xz  T_7.13, 4;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000020cdc20_0, 0;
T_7.13 ;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x6000020cdef0_0, 0;
    %jmp T_7.12;
T_7.11 ;
    %load/vec4 v0x6000020ce250_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_7.15, 4;
    %load/vec4 v0x6000020cdef0_0;
    %cmpi/e 14, 0, 4;
    %jmp/0xz  T_7.17, 4;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000020cdc20_0, 0;
T_7.17 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x6000020cdef0_0, 0;
T_7.15 ;
T_7.12 ;
T_7.10 ;
    %load/vec4 v0x6000020cd830_0;
    %assign/vec4 v0x6000020cdd40_0, 0;
T_7.7 ;
    %load/vec4 v0x6000020ce0a0_0;
    %pad/u 42;
    %cmpi/u 1023, 0, 42;
    %jmp/0xz  T_7.19, 5;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000020ce370_0, 0;
    %load/vec4 v0x6000020ce0a0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x6000020ce0a0_0, 0;
    %jmp T_7.20;
T_7.19 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x6000020ce370_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x6000020ce0a0_0, 0;
    %load/vec4 v0x6000020ce400_0;
    %pad/u 44;
    %cmpi/u 4095, 0, 44;
    %jmp/0xz  T_7.21, 5;
    %load/vec4 v0x6000020ce400_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x6000020ce400_0, 0;
    %jmp T_7.22;
T_7.21 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x6000020ce400_0, 0;
T_7.22 ;
T_7.20 ;
    %load/vec4 v0x6000020ce490_0;
    %addi 1, 0, 22;
    %assign/vec4 v0x6000020ce490_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6000020ce490_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x14fe04b50;
T_8 ;
    %wait E_0x6000007d99c0;
    %load/vec4 v0x6000020ce520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000020ce1c0_0, 0, 2;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v0x6000020cdf80_0;
    %cmpi/e 1, 0, 2;
    %jmp/1 T_8.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000020cdf80_0;
    %cmpi/e 2, 0, 2;
    %flag_or 4, 8;
T_8.9;
    %jmp/1 T_8.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000020cdf80_0;
    %cmpi/e 3, 0, 2;
    %flag_or 4, 8;
T_8.8;
    %jmp/0xz  T_8.6, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6000020ce1c0_0, 0, 2;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020ce010_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000020ce1c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020cd950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020cd710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020cddd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020cdcb0_0, 0;
T_8.7 ;
    %jmp T_8.5;
T_8.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020cd560_0, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6000020ce1c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020cd950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020cd710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020cddd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020cdcb0_0, 0;
    %jmp T_8.5;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020cd560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020ce010_0, 0;
    %load/vec4 v0x6000020ce400_0;
    %pad/u 42;
    %muli 1024, 0, 42;
    %load/vec4 v0x6000020ce0a0_0;
    %pad/u 42;
    %add;
    %load/vec4 v0x6000020cd9e0_0;
    %pad/u 42;
    %subi 1, 0, 42;
    %cmp/u;
    %jmp/0xz  T_8.10, 5;
    %load/vec4 v0x6000020cdc20_0;
    %pad/u 32;
    %load/vec4 v0x6000020cde60_0;
    %subi 1, 0, 32;
    %cmp/u;
    %jmp/0xz  T_8.12, 5;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6000020ce1c0_0, 0, 2;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v0x6000020ce250_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_8.14, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6000020ce250_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6000020ce1c0_0, 0, 2;
    %jmp T_8.15;
T_8.14 ;
    %load/vec4 v0x6000020ce250_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_8.16, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6000020ce250_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6000020ce1c0_0, 0, 2;
T_8.16 ;
T_8.15 ;
T_8.13 ;
    %jmp T_8.11;
T_8.10 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x6000020ce1c0_0, 0, 2;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x6000020ce130_0, 0, 3;
T_8.11 ;
    %jmp T_8.5;
T_8.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020cd4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020ce010_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000020ce1c0_0, 0, 2;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x14fe04b50;
T_9 ;
    %wait E_0x6000007d9940;
    %load/vec4 v0x6000020ce400_0;
    %pad/u 42;
    %muli 1024, 0, 42;
    %load/vec4 v0x6000020ce0a0_0;
    %pad/u 42;
    %add;
    %vpi_call 5 229 "$display", "Time: %0t | RState: %b | DRAM_RASn: %h | DRAM_CASn: %h | DRAM_WEn: %h | DRAM_A: %h | DRAM_Q: %h | DRAM_IDX: %h | start_send_cnt: %h | SRAM_WEn: %h | SRAM_Addr: %h", $time, v0x6000020ce2e0_0, v0x6000020cd8c0_0, v0x6000020cd680_0, v0x6000020cdb00_0, v0x6000020cd5f0_0, v0x6000020cd830_0, S<0,vec4,u42>, v0x6000020ce490_0, v0x6000020cdef0_0, v0x6000020cdc20_0 {1 0 0};
    %jmp T_9;
    .thread T_9;
    .scope S_0x14fe04b50;
T_10 ;
    %wait E_0x6000007d9980;
    %load/vec4 v0x6000020ce2e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000020ce130_0, 0, 3;
    %jmp T_10.7;
T_10.0 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x6000020ce370_0, 0, 2;
    %load/vec4 v0x6000020ce010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x6000020ce130_0, 0, 3;
    %jmp T_10.9;
T_10.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000020ce130_0, 0, 3;
T_10.9 ;
    %jmp T_10.7;
T_10.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6000020ce130_0, 0, 3;
    %jmp T_10.7;
T_10.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6000020ce370_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6000020ce130_0, 0, 3;
    %jmp T_10.7;
T_10.3 ;
    %load/vec4 v0x6000020ce370_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x6000020ce130_0, 0, 3;
    %jmp T_10.11;
T_10.10 ;
    %load/vec4 v0x6000020ce370_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_10.12, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x6000020ce130_0, 0, 3;
    %jmp T_10.13;
T_10.12 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6000020ce130_0, 0, 3;
T_10.13 ;
T_10.11 ;
    %jmp T_10.7;
T_10.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000020ce370_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6000020ce130_0, 0, 3;
    %jmp T_10.7;
T_10.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x6000020ce370_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000020ce130_0, 0, 3;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x14fe04b50;
T_11 ;
    %wait E_0x6000007d9940;
    %load/vec4 v0x6000020ce520_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x6000020ce2e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %jmp T_11.8;
T_11.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020cd8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020cd680_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x6000020cdb00_0, 0;
    %jmp T_11.8;
T_11.3 ;
    %load/vec4 v0x6000020cda70_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x6000020ce400_0;
    %pad/u 22;
    %add;
    %pad/u 12;
    %assign/vec4 v0x6000020cd5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020cd8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020cd680_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x6000020cdb00_0, 0;
    %jmp T_11.8;
T_11.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020cd8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020cd680_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x6000020cdb00_0, 0;
    %jmp T_11.8;
T_11.5 ;
    %load/vec4 v0x6000020ce0a0_0;
    %pad/u 12;
    %assign/vec4 v0x6000020cd5f0_0, 0;
    %jmp T_11.8;
T_11.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020cd8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020cd680_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x6000020cdb00_0, 0;
    %jmp T_11.8;
T_11.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020cd8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020cd680_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x6000020cdb00_0, 0;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x6000020ce400_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x6000020ce0a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020cd8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020cd680_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x6000020cdb00_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000020cd5f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000020cd7a0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x6000020cdef0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000020cdc20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000020cdd40_0, 0;
T_11.1 ;
    %load/vec4 v0x6000020ce520_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_11.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020cd4d0_0, 0;
    %jmp T_11.10;
T_11.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020cd4d0_0, 0;
T_11.10 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x14fe16d60;
T_12 ;
    %delay 500, 0;
    %load/vec4 v0x6000020ce5b0_0;
    %inv;
    %store/vec4 v0x6000020ce5b0_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x14fe16d60;
T_13 ;
    %pushi/vec4 1095314799, 0, 32; draw_string_vec4
    %pushi/vec4 1848460136, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1768959856, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1919904357, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1668559151, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1381256287, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1148346733, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 793006657, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1298090318, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 5264724, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x6000020cf330_0, 0, 312;
    %load/vec4 v0x6000020cf330_0;
    %pushi/vec4 795112033, 0, 32; draw_string_vec4
    %pushi/vec4 1831874152, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 25976, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 112 "$display", "%s", S<0,vec4,u392> {1 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000020ce5b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000020ced00_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000020ced00_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x6000020cf180_0, 0, 2;
    %pushi/vec4 1048576, 0, 22;
    %store/vec4 v0x6000020cebe0_0, 0, 22;
    %pushi/vec4 432, 0, 32;
    %store/vec4 v0x6000020ceac0_0, 0, 32;
    %pushi/vec4 432, 0, 32;
    %store/vec4 v0x6000020cf0f0_0, 0, 32;
    %delay 1000, 0;
    %load/vec4 v0x6000020cf330_0;
    %pushi/vec4 795438704, 0, 32; draw_string_vec4
    %pushi/vec4 1970560816, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 778593656, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 128 "$readmemh", S<0,vec4,u408>, v0x6000020cc6c0 {1 0 0};
    %load/vec4 v0x6000020cf330_0;
    %pushi/vec4 795438704, 0, 32; draw_string_vec4
    %pushi/vec4 1970560817, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 778593656, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 129 "$readmemh", S<0,vec4,u408>, v0x6000020cc750 {1 0 0};
    %load/vec4 v0x6000020cf330_0;
    %pushi/vec4 795438704, 0, 32; draw_string_vec4
    %pushi/vec4 1970560818, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 778593656, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 130 "$readmemh", S<0,vec4,u408>, v0x6000020cc7e0 {1 0 0};
    %load/vec4 v0x6000020cf330_0;
    %pushi/vec4 795438704, 0, 32; draw_string_vec4
    %pushi/vec4 1970560819, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 778593656, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 131 "$readmemh", S<0,vec4,u408>, v0x6000020cc870 {1 0 0};
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000020ced00_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000020ced00_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6000020cf180_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x6000020cebe0_0, 0, 22;
    %pushi/vec4 519168, 0, 32;
    %store/vec4 v0x6000020ceac0_0, 0, 32;
    %pushi/vec4 2704, 0, 32;
    %store/vec4 v0x6000020cf0f0_0, 0, 32;
    %delay 530000000, 0;
    %vpi_call 2 145 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x14fe16d60;
T_14 ;
    %vpi_call 2 149 "$dumpfile", "tb_DMAC.vcd" {0 0 0};
    %vpi_call 2 150 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14fe16d60 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x14fe16d60;
T_15 ;
    %end;
    .thread T_15;
    .scope S_0x14fe16d60;
T_16 ;
    %delay 530000000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000020cf2a0_0, 0, 32;
T_16.0 ;
    %load/vec4 v0x6000020cf2a0_0;
    %cmpi/s 2704, 0, 32;
    %jmp/0xz T_16.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000020cf2a0_0;
    %add;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000020cf2a0_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x6000020cd0e0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000020cf2a0_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x6000020cd170, 4;
    %vpi_call 2 179 "$display", "%h: [%h, %h]", S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {3 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6000020cf2a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x6000020cf2a0_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %delay 530000000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000020cf2a0_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x6000020cf2a0_0;
    %cmpi/s 3600, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000020cf2a0_0;
    %add;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000020cf2a0_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x6000020cd0e0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000020cf2a0_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x6000020cd170, 4;
    %vpi_call 2 185 "$display", "%h: [%h, %h]", S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {3 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6000020cf2a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x6000020cf2a0_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %vpi_call 2 188 "$finish" {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x14fe16d60;
T_17 ;
    %wait E_0x6000007d9940;
    %load/vec4 v0x6000020ce640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %vpi_call 2 194 "$display", "DMA_Done signal detected. Simulation finished." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000020ced00_0, 0, 1;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "t_DMAC.v";
    "./AI-on-Chip/project1/RTL_Dram/DRAM.v";
    "./SRAM.v";
    "DMAC.v";
