{"vcs1":{"timestamp_begin":1747826124.834205568, "rt":9.00, "ut":9.13, "st":0.59}}
{"vcselab":{"timestamp_begin":1747826133.915459775, "rt":0.38, "ut":0.25, "st":0.12}}
{"link":{"timestamp_begin":1747826134.349606846, "rt":0.39, "ut":0.18, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747826124.187858306}
{"VCS_COMP_START_TIME": 1747826124.187858306}
{"VCS_COMP_END_TIME": 1747826134.882213505}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 488652}}
{"vcselab": {"peak_mem": 183884}}
