#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000018fffc6db00 .scope module, "tb_bitcell" "tb_bitcell" 2 26;
 .timescale 0 0;
v0000018fffd7cd20_0 .var "inp", 0 0;
v0000018fffd7bf60_0 .net8 "outp", 0 0, L_0000018fffd57430;  1 drivers, strength-aware
v0000018fffd7b9c0_0 .var "rw", 0 0;
v0000018fffd7c960_0 .var "sel", 0 0;
S_0000018fffc5a6d0 .scope module, "bitcell_inst1" "bitcell" 2 33, 2 1 0, S_0000018fffc6db00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffd57430 .functor NMOS 1, L_0000018fffd573c0, L_0000018fffd57660, C4<0>, C4<0>;
L_0000018fffd57510 .functor AND 1, v0000018fffd7b9c0_0, v0000018fffd7c960_0, C4<1>, C4<1>;
L_0000018fffd57660 .functor AND 1, L_0000018fffd576d0, v0000018fffd7c960_0, C4<1>, C4<1>;
L_0000018fffd576d0 .functor NOT 1, v0000018fffd7b9c0_0, C4<0>, C4<0>, C4<0>;
v0000018fffd7caa0_0 .net *"_ivl_3", 0 0, L_0000018fffd576d0;  1 drivers
v0000018fffd7bd80_0 .net "inp", 0 0, v0000018fffd7cd20_0;  1 drivers
v0000018fffd7ce60_0 .net8 "outp", 0 0, L_0000018fffd57430;  alias, 1 drivers, strength-aware
v0000018fffd7c5a0_0 .net "pre_outp", 0 0, L_0000018fffd573c0;  1 drivers
v0000018fffd7be20_0 .net "re", 0 0, L_0000018fffd57660;  1 drivers
v0000018fffd7c820_0 .net "rw", 0 0, v0000018fffd7b9c0_0;  1 drivers
v0000018fffd7c8c0_0 .net "sel", 0 0, v0000018fffd7c960_0;  1 drivers
v0000018fffd7cf00_0 .net "we", 0 0, L_0000018fffd57510;  1 drivers
S_0000018fffc5a860 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffc5a6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffd57120 .functor NAND 1, L_0000018fffd57510, v0000018fffd7cd20_0, C4<1>, C4<1>;
L_0000018fffd56cc0 .functor NAND 1, L_0000018fffd57510, L_0000018fffd56da0, C4<1>, C4<1>;
L_0000018fffd56da0 .functor NOT 1, v0000018fffd7cd20_0, C4<0>, C4<0>, C4<0>;
L_0000018fffd573c0 .functor NAND 1, L_0000018fffd57120, L_0000018fffd57ac0, C4<1>, C4<1>;
L_0000018fffd57ac0 .functor NAND 1, L_0000018fffd56cc0, L_0000018fffd573c0, C4<1>, C4<1>;
v0000018fffd7cdc0_0 .net "Q", 0 0, L_0000018fffd573c0;  alias, 1 drivers
v0000018fffd7cbe0_0 .net "Q1", 0 0, L_0000018fffd57120;  1 drivers
v0000018fffd7bce0_0 .net "Qn", 0 0, L_0000018fffd57ac0;  1 drivers
v0000018fffd7cfa0_0 .net "Qn1", 0 0, L_0000018fffd56cc0;  1 drivers
v0000018fffd7c780_0 .net *"_ivl_2", 0 0, L_0000018fffd56da0;  1 drivers
v0000018fffd7c500_0 .net "data", 0 0, v0000018fffd7cd20_0;  alias, 1 drivers
v0000018fffd7d040_0 .net "we", 0 0, L_0000018fffd57510;  alias, 1 drivers
S_0000018fffc6dc90 .scope module, "tb_bytecell" "tb_bytecell" 4 18;
 .timescale 0 0;
v0000018fffddb810_0 .var "inp", 7 0;
v0000018fffdd9510_0 .net "outp", 7 0, L_0000018fffe20500;  1 drivers
v0000018fffddb130_0 .var "rw", 0 0;
v0000018fffdd9e70_0 .var "sel", 0 0;
S_0000018fffc5e580 .scope module, "uut" "bytecell" 4 25, 4 1 0, S_0000018fffc6dc90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "outp";
v0000018fffdd98d0_0 .net "inp", 7 0, v0000018fffddb810_0;  1 drivers
v0000018fffdd9ab0_0 .net "outp", 7 0, L_0000018fffe20500;  alias, 1 drivers
v0000018fffddaa50_0 .net "rw", 0 0, v0000018fffddb130_0;  1 drivers
v0000018fffdd9150_0 .net "sel", 0 0, v0000018fffdd9e70_0;  1 drivers
L_0000018fffe203c0 .part v0000018fffddb810_0, 0, 1;
L_0000018fffe20460 .part v0000018fffddb810_0, 1, 1;
L_0000018fffe20a00 .part v0000018fffddb810_0, 2, 1;
L_0000018fffe1ee80 .part v0000018fffddb810_0, 3, 1;
L_0000018fffe1ea20 .part v0000018fffddb810_0, 4, 1;
L_0000018fffe1fe20 .part v0000018fffddb810_0, 5, 1;
L_0000018fffe208c0 .part v0000018fffddb810_0, 6, 1;
L_0000018fffe200a0 .part v0000018fffddb810_0, 7, 1;
LS_0000018fffe20500_0_0 .concat [ 1 1 1 1], L_0000018fffd57d60, L_0000018fffe2d330, L_0000018fffe2d790, L_0000018fffe2d3a0;
LS_0000018fffe20500_0_4 .concat [ 1 1 1 1], L_0000018fffe2d9c0, L_0000018fffe2e600, L_0000018fffe2e210, L_0000018fffe2d720;
L_0000018fffe20500 .concat [ 4 4 0 0], LS_0000018fffe20500_0_0, LS_0000018fffe20500_0_4;
S_0000018fffc5e710 .scope module, "bitcells[0]" "bitcell" 4 8, 2 1 0, S_0000018fffc5e580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffd57d60 .functor NMOS 1, L_0000018fffd57b30, L_0000018fffd57e40, C4<0>, C4<0>;
L_0000018fffd57c10 .functor AND 1, v0000018fffddb130_0, v0000018fffdd9e70_0, C4<1>, C4<1>;
L_0000018fffd57e40 .functor AND 1, L_0000018fffd57dd0, v0000018fffdd9e70_0, C4<1>, C4<1>;
L_0000018fffd57dd0 .functor NOT 1, v0000018fffddb130_0, C4<0>, C4<0>, C4<0>;
v0000018fffd7c140_0 .net *"_ivl_3", 0 0, L_0000018fffd57dd0;  1 drivers
v0000018fffd7c1e0_0 .net "inp", 0 0, L_0000018fffe203c0;  1 drivers
v0000018fffd7c280_0 .net8 "outp", 0 0, L_0000018fffd57d60;  1 drivers, strength-aware
v0000018fffd7c320_0 .net "pre_outp", 0 0, L_0000018fffd57b30;  1 drivers
v0000018fffd7c3c0_0 .net "re", 0 0, L_0000018fffd57e40;  1 drivers
v0000018fffd7c460_0 .net "rw", 0 0, v0000018fffddb130_0;  alias, 1 drivers
v0000018fffd7b1a0_0 .net "sel", 0 0, v0000018fffdd9e70_0;  alias, 1 drivers
v0000018fffd7a5c0_0 .net "we", 0 0, L_0000018fffd57c10;  1 drivers
S_0000018fffc63630 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffc5e710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffd57890 .functor NAND 1, L_0000018fffd57c10, L_0000018fffe203c0, C4<1>, C4<1>;
L_0000018fffd57900 .functor NAND 1, L_0000018fffd57c10, L_0000018fffd579e0, C4<1>, C4<1>;
L_0000018fffd579e0 .functor NOT 1, L_0000018fffe203c0, C4<0>, C4<0>, C4<0>;
L_0000018fffd57b30 .functor NAND 1, L_0000018fffd57890, L_0000018fffd57f20, C4<1>, C4<1>;
L_0000018fffd57f20 .functor NAND 1, L_0000018fffd57900, L_0000018fffd57b30, C4<1>, C4<1>;
v0000018fffd7bba0_0 .net "Q", 0 0, L_0000018fffd57b30;  alias, 1 drivers
v0000018fffd7ca00_0 .net "Q1", 0 0, L_0000018fffd57890;  1 drivers
v0000018fffd7ba60_0 .net "Qn", 0 0, L_0000018fffd57f20;  1 drivers
v0000018fffd7cb40_0 .net "Qn1", 0 0, L_0000018fffd57900;  1 drivers
v0000018fffd7c000_0 .net *"_ivl_2", 0 0, L_0000018fffd579e0;  1 drivers
v0000018fffd7bb00_0 .net "data", 0 0, L_0000018fffe203c0;  alias, 1 drivers
v0000018fffd7c0a0_0 .net "we", 0 0, L_0000018fffd57c10;  alias, 1 drivers
S_0000018fffc637c0 .scope module, "bitcells[1]" "bitcell" 4 8, 2 1 0, S_0000018fffc5e580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe2d330 .functor NMOS 1, L_0000018fffe2d8e0, L_0000018fffe2d250, C4<0>, C4<0>;
L_0000018fffe2dd40 .functor AND 1, v0000018fffddb130_0, v0000018fffdd9e70_0, C4<1>, C4<1>;
L_0000018fffe2d250 .functor AND 1, L_0000018fffe2e7c0, v0000018fffdd9e70_0, C4<1>, C4<1>;
L_0000018fffe2e7c0 .functor NOT 1, v0000018fffddb130_0, C4<0>, C4<0>, C4<0>;
v0000018fffd7b2e0_0 .net *"_ivl_3", 0 0, L_0000018fffe2e7c0;  1 drivers
v0000018fffd79a80_0 .net "inp", 0 0, L_0000018fffe20460;  1 drivers
v0000018fffd79300_0 .net8 "outp", 0 0, L_0000018fffe2d330;  1 drivers, strength-aware
v0000018fffd79ee0_0 .net "pre_outp", 0 0, L_0000018fffe2d8e0;  1 drivers
v0000018fffd7b740_0 .net "re", 0 0, L_0000018fffe2d250;  1 drivers
v0000018fffd7a7a0_0 .net "rw", 0 0, v0000018fffddb130_0;  alias, 1 drivers
v0000018fffd79760_0 .net "sel", 0 0, v0000018fffdd9e70_0;  alias, 1 drivers
v0000018fffd79800_0 .net "we", 0 0, L_0000018fffe2dd40;  1 drivers
S_0000018fffc57260 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffc637c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffd57c80 .functor NAND 1, L_0000018fffe2dd40, L_0000018fffe20460, C4<1>, C4<1>;
L_0000018fffd57eb0 .functor NAND 1, L_0000018fffe2dd40, L_0000018fffd57cf0, C4<1>, C4<1>;
L_0000018fffd57cf0 .functor NOT 1, L_0000018fffe20460, C4<0>, C4<0>, C4<0>;
L_0000018fffe2d8e0 .functor NAND 1, L_0000018fffd57c80, L_0000018fffe2e2f0, C4<1>, C4<1>;
L_0000018fffe2e2f0 .functor NAND 1, L_0000018fffd57eb0, L_0000018fffe2d8e0, C4<1>, C4<1>;
v0000018fffd7aca0_0 .net "Q", 0 0, L_0000018fffe2d8e0;  alias, 1 drivers
v0000018fffd7ab60_0 .net "Q1", 0 0, L_0000018fffd57c80;  1 drivers
v0000018fffd7afc0_0 .net "Qn", 0 0, L_0000018fffe2e2f0;  1 drivers
v0000018fffd7a660_0 .net "Qn1", 0 0, L_0000018fffd57eb0;  1 drivers
v0000018fffd79e40_0 .net *"_ivl_2", 0 0, L_0000018fffd57cf0;  1 drivers
v0000018fffd79620_0 .net "data", 0 0, L_0000018fffe20460;  alias, 1 drivers
v0000018fffd799e0_0 .net "we", 0 0, L_0000018fffe2dd40;  alias, 1 drivers
S_0000018fffc573f0 .scope module, "bitcells[2]" "bitcell" 4 8, 2 1 0, S_0000018fffc5e580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe2d790 .functor NMOS 1, L_0000018fffe2d950, L_0000018fffe2ce60, C4<0>, C4<0>;
L_0000018fffe2ddb0 .functor AND 1, v0000018fffddb130_0, v0000018fffdd9e70_0, C4<1>, C4<1>;
L_0000018fffe2ce60 .functor AND 1, L_0000018fffe2da30, v0000018fffdd9e70_0, C4<1>, C4<1>;
L_0000018fffe2da30 .functor NOT 1, v0000018fffddb130_0, C4<0>, C4<0>, C4<0>;
v0000018fffd7ad40_0 .net *"_ivl_3", 0 0, L_0000018fffe2da30;  1 drivers
v0000018fffd798a0_0 .net "inp", 0 0, L_0000018fffe20a00;  1 drivers
v0000018fffd7aa20_0 .net8 "outp", 0 0, L_0000018fffe2d790;  1 drivers, strength-aware
v0000018fffd7b240_0 .net "pre_outp", 0 0, L_0000018fffe2d950;  1 drivers
v0000018fffd79b20_0 .net "re", 0 0, L_0000018fffe2ce60;  1 drivers
v0000018fffd79440_0 .net "rw", 0 0, v0000018fffddb130_0;  alias, 1 drivers
v0000018fffd791c0_0 .net "sel", 0 0, v0000018fffdd9e70_0;  alias, 1 drivers
v0000018fffd79580_0 .net "we", 0 0, L_0000018fffe2ddb0;  1 drivers
S_0000018fffc0bf20 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffc573f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe2d870 .functor NAND 1, L_0000018fffe2ddb0, L_0000018fffe20a00, C4<1>, C4<1>;
L_0000018fffe2d2c0 .functor NAND 1, L_0000018fffe2ddb0, L_0000018fffe2dfe0, C4<1>, C4<1>;
L_0000018fffe2dfe0 .functor NOT 1, L_0000018fffe20a00, C4<0>, C4<0>, C4<0>;
L_0000018fffe2d950 .functor NAND 1, L_0000018fffe2d870, L_0000018fffe2e050, C4<1>, C4<1>;
L_0000018fffe2e050 .functor NAND 1, L_0000018fffe2d2c0, L_0000018fffe2d950, C4<1>, C4<1>;
v0000018fffd7a3e0_0 .net "Q", 0 0, L_0000018fffe2d950;  alias, 1 drivers
v0000018fffd7a8e0_0 .net "Q1", 0 0, L_0000018fffe2d870;  1 drivers
v0000018fffd793a0_0 .net "Qn", 0 0, L_0000018fffe2e050;  1 drivers
v0000018fffd796c0_0 .net "Qn1", 0 0, L_0000018fffe2d2c0;  1 drivers
v0000018fffd7ac00_0 .net *"_ivl_2", 0 0, L_0000018fffe2dfe0;  1 drivers
v0000018fffd7a980_0 .net "data", 0 0, L_0000018fffe20a00;  alias, 1 drivers
v0000018fffd7a700_0 .net "we", 0 0, L_0000018fffe2ddb0;  alias, 1 drivers
S_0000018fffdd8220 .scope module, "bitcells[3]" "bitcell" 4 8, 2 1 0, S_0000018fffc5e580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe2d3a0 .functor NMOS 1, L_0000018fffe2dcd0, L_0000018fffe2d090, C4<0>, C4<0>;
L_0000018fffe2daa0 .functor AND 1, v0000018fffddb130_0, v0000018fffdd9e70_0, C4<1>, C4<1>;
L_0000018fffe2d090 .functor AND 1, L_0000018fffe2e3d0, v0000018fffdd9e70_0, C4<1>, C4<1>;
L_0000018fffe2e3d0 .functor NOT 1, v0000018fffddb130_0, C4<0>, C4<0>, C4<0>;
v0000018fffd7ae80_0 .net *"_ivl_3", 0 0, L_0000018fffe2e3d0;  1 drivers
v0000018fffd79c60_0 .net "inp", 0 0, L_0000018fffe1ee80;  1 drivers
v0000018fffd79260_0 .net8 "outp", 0 0, L_0000018fffe2d3a0;  1 drivers, strength-aware
v0000018fffd79d00_0 .net "pre_outp", 0 0, L_0000018fffe2dcd0;  1 drivers
v0000018fffd7b060_0 .net "re", 0 0, L_0000018fffe2d090;  1 drivers
v0000018fffd7af20_0 .net "rw", 0 0, v0000018fffddb130_0;  alias, 1 drivers
v0000018fffd7a2a0_0 .net "sel", 0 0, v0000018fffdd9e70_0;  alias, 1 drivers
v0000018fffd7b560_0 .net "we", 0 0, L_0000018fffe2daa0;  1 drivers
S_0000018fffdd8090 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffdd8220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe2e360 .functor NAND 1, L_0000018fffe2daa0, L_0000018fffe1ee80, C4<1>, C4<1>;
L_0000018fffe2e520 .functor NAND 1, L_0000018fffe2daa0, L_0000018fffe2e8a0, C4<1>, C4<1>;
L_0000018fffe2e8a0 .functor NOT 1, L_0000018fffe1ee80, C4<0>, C4<0>, C4<0>;
L_0000018fffe2dcd0 .functor NAND 1, L_0000018fffe2e360, L_0000018fffe2de20, C4<1>, C4<1>;
L_0000018fffe2de20 .functor NAND 1, L_0000018fffe2e520, L_0000018fffe2dcd0, C4<1>, C4<1>;
v0000018fffd7a840_0 .net "Q", 0 0, L_0000018fffe2dcd0;  alias, 1 drivers
v0000018fffd7b380_0 .net "Q1", 0 0, L_0000018fffe2e360;  1 drivers
v0000018fffd7b600_0 .net "Qn", 0 0, L_0000018fffe2de20;  1 drivers
v0000018fffd7b6a0_0 .net "Qn1", 0 0, L_0000018fffe2e520;  1 drivers
v0000018fffd7ade0_0 .net *"_ivl_2", 0 0, L_0000018fffe2e8a0;  1 drivers
v0000018fffd79bc0_0 .net "data", 0 0, L_0000018fffe1ee80;  alias, 1 drivers
v0000018fffd79940_0 .net "we", 0 0, L_0000018fffe2daa0;  alias, 1 drivers
S_0000018fffdd8860 .scope module, "bitcells[4]" "bitcell" 4 8, 2 1 0, S_0000018fffc5e580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe2d9c0 .functor NMOS 1, L_0000018fffe2d410, L_0000018fffe2de90, C4<0>, C4<0>;
L_0000018fffe2d100 .functor AND 1, v0000018fffddb130_0, v0000018fffdd9e70_0, C4<1>, C4<1>;
L_0000018fffe2de90 .functor AND 1, L_0000018fffe2d170, v0000018fffdd9e70_0, C4<1>, C4<1>;
L_0000018fffe2d170 .functor NOT 1, v0000018fffddb130_0, C4<0>, C4<0>, C4<0>;
v0000018fffd7a020_0 .net *"_ivl_3", 0 0, L_0000018fffe2d170;  1 drivers
v0000018fffd7b100_0 .net "inp", 0 0, L_0000018fffe1ea20;  1 drivers
v0000018fffd7b4c0_0 .net8 "outp", 0 0, L_0000018fffe2d9c0;  1 drivers, strength-aware
v0000018fffd7b920_0 .net "pre_outp", 0 0, L_0000018fffe2d410;  1 drivers
v0000018fffd7a0c0_0 .net "re", 0 0, L_0000018fffe2de90;  1 drivers
v0000018fffd7a160_0 .net "rw", 0 0, v0000018fffddb130_0;  alias, 1 drivers
v0000018fffd7a200_0 .net "sel", 0 0, v0000018fffdd9e70_0;  alias, 1 drivers
v0000018fffd7a340_0 .net "we", 0 0, L_0000018fffe2d100;  1 drivers
S_0000018fffdd83b0 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffdd8860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe2e0c0 .functor NAND 1, L_0000018fffe2d100, L_0000018fffe1ea20, C4<1>, C4<1>;
L_0000018fffe2dbf0 .functor NAND 1, L_0000018fffe2d100, L_0000018fffe2df70, C4<1>, C4<1>;
L_0000018fffe2df70 .functor NOT 1, L_0000018fffe1ea20, C4<0>, C4<0>, C4<0>;
L_0000018fffe2d410 .functor NAND 1, L_0000018fffe2e0c0, L_0000018fffe2e590, C4<1>, C4<1>;
L_0000018fffe2e590 .functor NAND 1, L_0000018fffe2dbf0, L_0000018fffe2d410, C4<1>, C4<1>;
v0000018fffd79da0_0 .net "Q", 0 0, L_0000018fffe2d410;  alias, 1 drivers
v0000018fffd794e0_0 .net "Q1", 0 0, L_0000018fffe2e0c0;  1 drivers
v0000018fffd7b7e0_0 .net "Qn", 0 0, L_0000018fffe2e590;  1 drivers
v0000018fffd7b880_0 .net "Qn1", 0 0, L_0000018fffe2dbf0;  1 drivers
v0000018fffd7aac0_0 .net *"_ivl_2", 0 0, L_0000018fffe2df70;  1 drivers
v0000018fffd79f80_0 .net "data", 0 0, L_0000018fffe1ea20;  alias, 1 drivers
v0000018fffd7b420_0 .net "we", 0 0, L_0000018fffe2d100;  alias, 1 drivers
S_0000018fffdd89f0 .scope module, "bitcells[5]" "bitcell" 4 8, 2 1 0, S_0000018fffc5e580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe2e600 .functor NMOS 1, L_0000018fffe2e910, L_0000018fffe2dc60, C4<0>, C4<0>;
L_0000018fffe2e4b0 .functor AND 1, v0000018fffddb130_0, v0000018fffdd9e70_0, C4<1>, C4<1>;
L_0000018fffe2dc60 .functor AND 1, L_0000018fffe2d480, v0000018fffdd9e70_0, C4<1>, C4<1>;
L_0000018fffe2d480 .functor NOT 1, v0000018fffddb130_0, C4<0>, C4<0>, C4<0>;
v0000018fffd6bb00_0 .net *"_ivl_3", 0 0, L_0000018fffe2d480;  1 drivers
v0000018fffd6b6a0_0 .net "inp", 0 0, L_0000018fffe1fe20;  1 drivers
v0000018fffdda9b0_0 .net8 "outp", 0 0, L_0000018fffe2e600;  1 drivers, strength-aware
v0000018fffdda230_0 .net "pre_outp", 0 0, L_0000018fffe2e910;  1 drivers
v0000018fffddacd0_0 .net "re", 0 0, L_0000018fffe2dc60;  1 drivers
v0000018fffdda910_0 .net "rw", 0 0, v0000018fffddb130_0;  alias, 1 drivers
v0000018fffdd9790_0 .net "sel", 0 0, v0000018fffdd9e70_0;  alias, 1 drivers
v0000018fffddaf50_0 .net "we", 0 0, L_0000018fffe2e4b0;  1 drivers
S_0000018fffdd8540 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffdd89f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe2e440 .functor NAND 1, L_0000018fffe2e4b0, L_0000018fffe1fe20, C4<1>, C4<1>;
L_0000018fffe2e750 .functor NAND 1, L_0000018fffe2e4b0, L_0000018fffe2e130, C4<1>, C4<1>;
L_0000018fffe2e130 .functor NOT 1, L_0000018fffe1fe20, C4<0>, C4<0>, C4<0>;
L_0000018fffe2e910 .functor NAND 1, L_0000018fffe2e440, L_0000018fffe2cfb0, C4<1>, C4<1>;
L_0000018fffe2cfb0 .functor NAND 1, L_0000018fffe2e750, L_0000018fffe2e910, C4<1>, C4<1>;
v0000018fffd7a480_0 .net "Q", 0 0, L_0000018fffe2e910;  alias, 1 drivers
v0000018fffd7a520_0 .net "Q1", 0 0, L_0000018fffe2e440;  1 drivers
v0000018fffd6a840_0 .net "Qn", 0 0, L_0000018fffe2cfb0;  1 drivers
v0000018fffd6b600_0 .net "Qn1", 0 0, L_0000018fffe2e750;  1 drivers
v0000018fffd6b240_0 .net *"_ivl_2", 0 0, L_0000018fffe2e130;  1 drivers
v0000018fffd6b9c0_0 .net "data", 0 0, L_0000018fffe1fe20;  alias, 1 drivers
v0000018fffd6aac0_0 .net "we", 0 0, L_0000018fffe2e4b0;  alias, 1 drivers
S_0000018fffdd86d0 .scope module, "bitcells[6]" "bitcell" 4 8, 2 1 0, S_0000018fffc5e580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe2e210 .functor NMOS 1, L_0000018fffe2e1a0, L_0000018fffe2e6e0, C4<0>, C4<0>;
L_0000018fffe2e280 .functor AND 1, v0000018fffddb130_0, v0000018fffdd9e70_0, C4<1>, C4<1>;
L_0000018fffe2e6e0 .functor AND 1, L_0000018fffe2d560, v0000018fffdd9e70_0, C4<1>, C4<1>;
L_0000018fffe2d560 .functor NOT 1, v0000018fffddb130_0, C4<0>, C4<0>, C4<0>;
v0000018fffdd9830_0 .net *"_ivl_3", 0 0, L_0000018fffe2d560;  1 drivers
v0000018fffddaaf0_0 .net "inp", 0 0, L_0000018fffe208c0;  1 drivers
v0000018fffdd9c90_0 .net8 "outp", 0 0, L_0000018fffe2e210;  1 drivers, strength-aware
v0000018fffdd9970_0 .net "pre_outp", 0 0, L_0000018fffe2e1a0;  1 drivers
v0000018fffddae10_0 .net "re", 0 0, L_0000018fffe2e6e0;  1 drivers
v0000018fffdd90b0_0 .net "rw", 0 0, v0000018fffddb130_0;  alias, 1 drivers
v0000018fffdd9dd0_0 .net "sel", 0 0, v0000018fffdd9e70_0;  alias, 1 drivers
v0000018fffdd9470_0 .net "we", 0 0, L_0000018fffe2e280;  1 drivers
S_0000018fffdd8b80 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffdd86d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe2e670 .functor NAND 1, L_0000018fffe2e280, L_0000018fffe208c0, C4<1>, C4<1>;
L_0000018fffe2ced0 .functor NAND 1, L_0000018fffe2e280, L_0000018fffe2df00, C4<1>, C4<1>;
L_0000018fffe2df00 .functor NOT 1, L_0000018fffe208c0, C4<0>, C4<0>, C4<0>;
L_0000018fffe2e1a0 .functor NAND 1, L_0000018fffe2e670, L_0000018fffe2d4f0, C4<1>, C4<1>;
L_0000018fffe2d4f0 .functor NAND 1, L_0000018fffe2ced0, L_0000018fffe2e1a0, C4<1>, C4<1>;
v0000018fffdda730_0 .net "Q", 0 0, L_0000018fffe2e1a0;  alias, 1 drivers
v0000018fffdd9650_0 .net "Q1", 0 0, L_0000018fffe2e670;  1 drivers
v0000018fffdda370_0 .net "Qn", 0 0, L_0000018fffe2d4f0;  1 drivers
v0000018fffdda4b0_0 .net "Qn1", 0 0, L_0000018fffe2ced0;  1 drivers
v0000018fffddb090_0 .net *"_ivl_2", 0 0, L_0000018fffe2df00;  1 drivers
v0000018fffdda550_0 .net "data", 0 0, L_0000018fffe208c0;  alias, 1 drivers
v0000018fffdd9d30_0 .net "we", 0 0, L_0000018fffe2e280;  alias, 1 drivers
S_0000018fffdd8d10 .scope module, "bitcells[7]" "bitcell" 4 8, 2 1 0, S_0000018fffc5e580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe2d720 .functor NMOS 1, L_0000018fffe2d1e0, L_0000018fffe2db80, C4<0>, C4<0>;
L_0000018fffe2d800 .functor AND 1, v0000018fffddb130_0, v0000018fffdd9e70_0, C4<1>, C4<1>;
L_0000018fffe2db80 .functor AND 1, L_0000018fffe2e830, v0000018fffdd9e70_0, C4<1>, C4<1>;
L_0000018fffe2e830 .functor NOT 1, v0000018fffddb130_0, C4<0>, C4<0>, C4<0>;
v0000018fffdda690_0 .net *"_ivl_3", 0 0, L_0000018fffe2e830;  1 drivers
v0000018fffdd9fb0_0 .net "inp", 0 0, L_0000018fffe200a0;  1 drivers
v0000018fffddb3b0_0 .net8 "outp", 0 0, L_0000018fffe2d720;  1 drivers, strength-aware
v0000018fffddb4f0_0 .net "pre_outp", 0 0, L_0000018fffe2d1e0;  1 drivers
v0000018fffdda7d0_0 .net "re", 0 0, L_0000018fffe2db80;  1 drivers
v0000018fffdda870_0 .net "rw", 0 0, v0000018fffddb130_0;  alias, 1 drivers
v0000018fffddab90_0 .net "sel", 0 0, v0000018fffdd9e70_0;  alias, 1 drivers
v0000018fffdda190_0 .net "we", 0 0, L_0000018fffe2d800;  1 drivers
S_0000018fffdd8ea0 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffdd8d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe2d5d0 .functor NAND 1, L_0000018fffe2d800, L_0000018fffe200a0, C4<1>, C4<1>;
L_0000018fffe2d640 .functor NAND 1, L_0000018fffe2d800, L_0000018fffe2d6b0, C4<1>, C4<1>;
L_0000018fffe2d6b0 .functor NOT 1, L_0000018fffe200a0, C4<0>, C4<0>, C4<0>;
L_0000018fffe2d1e0 .functor NAND 1, L_0000018fffe2d5d0, L_0000018fffe2db10, C4<1>, C4<1>;
L_0000018fffe2db10 .functor NAND 1, L_0000018fffe2d640, L_0000018fffe2d1e0, C4<1>, C4<1>;
v0000018fffddad70_0 .net "Q", 0 0, L_0000018fffe2d1e0;  alias, 1 drivers
v0000018fffdda410_0 .net "Q1", 0 0, L_0000018fffe2d5d0;  1 drivers
v0000018fffddb270_0 .net "Qn", 0 0, L_0000018fffe2db10;  1 drivers
v0000018fffdda5f0_0 .net "Qn1", 0 0, L_0000018fffe2d640;  1 drivers
v0000018fffddb590_0 .net *"_ivl_2", 0 0, L_0000018fffe2d6b0;  1 drivers
v0000018fffdd9290_0 .net "data", 0 0, L_0000018fffe200a0;  alias, 1 drivers
v0000018fffdd9a10_0 .net "we", 0 0, L_0000018fffe2d800;  alias, 1 drivers
S_0000018fffc5fcd0 .scope module, "tb_dff" "tb_dff" 3 18;
 .timescale 0 0;
v0000018fffddaff0_0 .net "Q", 0 0, L_0000018fffe2d020;  1 drivers
v0000018fffdd9bf0_0 .net "Qn", 0 0, L_0000018fffe2f5c0;  1 drivers
v0000018fffddb1d0_0 .var "data", 0 0;
v0000018fffdd96f0_0 .var "we", 0 0;
S_0000018fffde1d30 .scope module, "dff_inst1" "dff" 3 25, 3 2 0, S_0000018fffc5fcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe2e980 .functor NAND 1, v0000018fffdd96f0_0, v0000018fffddb1d0_0, C4<1>, C4<1>;
L_0000018fffe2cdf0 .functor NAND 1, v0000018fffdd96f0_0, L_0000018fffe2cf40, C4<1>, C4<1>;
L_0000018fffe2cf40 .functor NOT 1, v0000018fffddb1d0_0, C4<0>, C4<0>, C4<0>;
L_0000018fffe2d020 .functor NAND 1, L_0000018fffe2e980, L_0000018fffe2f5c0, C4<1>, C4<1>;
L_0000018fffe2f5c0 .functor NAND 1, L_0000018fffe2cdf0, L_0000018fffe2d020, C4<1>, C4<1>;
v0000018fffddac30_0 .net "Q", 0 0, L_0000018fffe2d020;  alias, 1 drivers
v0000018fffdd9330_0 .net "Q1", 0 0, L_0000018fffe2e980;  1 drivers
v0000018fffddb770_0 .net "Qn", 0 0, L_0000018fffe2f5c0;  alias, 1 drivers
v0000018fffddaeb0_0 .net "Qn1", 0 0, L_0000018fffe2cdf0;  1 drivers
v0000018fffdda2d0_0 .net *"_ivl_2", 0 0, L_0000018fffe2cf40;  1 drivers
v0000018fffdd93d0_0 .net "data", 0 0, v0000018fffddb1d0_0;  1 drivers
v0000018fffdd9b50_0 .net "we", 0 0, v0000018fffdd96f0_0;  1 drivers
S_0000018fffc5fe60 .scope module, "tb_ram" "tb_ram" 5 56;
 .timescale 0 0;
v0000018fffe1fd80_0 .var "addr", 2 0;
v0000018fffe1ff60_0 .var "inp", 7 0;
v0000018fffe20000_0 .var "op", 0 0;
RS_0000018fffd813a8 .resolv tri, L_0000018fffe205a0, L_0000018fffe1f9c0, L_0000018fffe20c80, L_0000018fffe1f740, L_0000018fffe229e0, L_0000018fffe230c0, L_0000018fffe221c0, L_0000018fffe23480;
v0000018fffe20640_0 .net8 "outp", 7 0, RS_0000018fffd813a8;  8 drivers
v0000018fffe206e0_0 .var "sel", 0 0;
S_0000018fffde1560 .scope module, "ram_inst" "ram" 5 65, 5 25 0, S_0000018fffc5fe60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 3 "addr";
    .port_info 2 /INPUT 1 "op";
    .port_info 3 /INPUT 1 "sel";
    .port_info 4 /OUTPUT 8 "outp";
v0000018fffe1eb60_0 .net "addr", 2 0, v0000018fffe1fd80_0;  1 drivers
v0000018fffe1f240_0 .net "inp", 7 0, v0000018fffe1ff60_0;  1 drivers
v0000018fffe1ec00_0 .net "op", 0 0, v0000018fffe20000_0;  1 drivers
v0000018fffe1eca0_0 .net8 "outp", 7 0, RS_0000018fffd813a8;  alias, 8 drivers
v0000018fffe1ed40_0 .net "outp_demux", 7 0, L_0000018fffe21680;  1 drivers
v0000018fffe1ede0_0 .net "sel", 0 0, v0000018fffe206e0_0;  1 drivers
L_0000018fffe1f560 .part L_0000018fffe21680, 0, 1;
L_0000018fffe1e840 .part L_0000018fffe21680, 1, 1;
L_0000018fffe1f880 .part L_0000018fffe21680, 2, 1;
L_0000018fffe1f7e0 .part L_0000018fffe21680, 3, 1;
L_0000018fffe224e0 .part L_0000018fffe21680, 4, 1;
L_0000018fffe21360 .part L_0000018fffe21680, 5, 1;
L_0000018fffe22ee0 .part L_0000018fffe21680, 6, 1;
L_0000018fffe21d60 .part L_0000018fffe21680, 7, 1;
S_0000018fffde2b40 .scope generate, "bytecell_insts1[0]" "bytecell_insts1[0]" 5 43, 5 43 0, S_0000018fffde1560;
 .timescale 0 0;
P_0000018fffd0cc00 .param/l "i" 0 5 43, +C4<00>;
S_0000018fffde1ec0 .scope module, "bytecell_inst" "bytecell" 5 44, 4 1 0, S_0000018fffde2b40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "outp";
v0000018fffddf690_0 .net "inp", 7 0, v0000018fffe1ff60_0;  alias, 1 drivers
v0000018fffde0770_0 .net8 "outp", 7 0, RS_0000018fffd813a8;  alias, 8 drivers
v0000018fffddeab0_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffddf9b0_0 .net "sel", 0 0, L_0000018fffe1f560;  1 drivers
L_0000018fffe20820 .part v0000018fffe1ff60_0, 0, 1;
L_0000018fffe1f2e0 .part v0000018fffe1ff60_0, 1, 1;
L_0000018fffe1fec0 .part v0000018fffe1ff60_0, 2, 1;
L_0000018fffe1ef20 .part v0000018fffe1ff60_0, 3, 1;
L_0000018fffe1eac0 .part v0000018fffe1ff60_0, 4, 1;
L_0000018fffe20140 .part v0000018fffe1ff60_0, 5, 1;
L_0000018fffe1f420 .part v0000018fffe1ff60_0, 6, 1;
L_0000018fffe201e0 .part v0000018fffe1ff60_0, 7, 1;
LS_0000018fffe205a0_0_0 .concat [ 1 1 1 1], L_0000018fffe2f320, L_0000018fffe2fa90, L_0000018fffe30040, L_0000018fffe2f400;
LS_0000018fffe205a0_0_4 .concat [ 1 1 1 1], L_0000018fffe2f8d0, L_0000018fffe2ffd0, L_0000018fffe2f4e0, L_0000018fffe309e0;
L_0000018fffe205a0 .concat [ 4 4 0 0], LS_0000018fffe205a0_0_0, LS_0000018fffe205a0_0_4;
S_0000018fffde2050 .scope module, "bitcells[0]" "bitcell" 4 8, 2 1 0, S_0000018fffde1ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe2f320 .functor NMOS 1, L_0000018fffe30190, L_0000018fffe2f010, C4<0>, C4<0>;
L_0000018fffe30120 .functor AND 1, v0000018fffe20000_0, L_0000018fffe1f560, C4<1>, C4<1>;
L_0000018fffe2f010 .functor AND 1, L_0000018fffe30430, L_0000018fffe1f560, C4<1>, C4<1>;
L_0000018fffe30430 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffdda050_0 .net *"_ivl_3", 0 0, L_0000018fffe30430;  1 drivers
v0000018fffdda0f0_0 .net "inp", 0 0, L_0000018fffe20820;  1 drivers
v0000018fffddc670_0 .net8 "outp", 0 0, L_0000018fffe2f320;  1 drivers, strength-aware
v0000018fffddcf30_0 .net "pre_outp", 0 0, L_0000018fffe30190;  1 drivers
v0000018fffddd7f0_0 .net "re", 0 0, L_0000018fffe2f010;  1 drivers
v0000018fffddc350_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffddd890_0 .net "sel", 0 0, L_0000018fffe1f560;  alias, 1 drivers
v0000018fffddccb0_0 .net "we", 0 0, L_0000018fffe30120;  1 drivers
S_0000018fffde29b0 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffde2050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe2ee50 .functor NAND 1, L_0000018fffe30120, L_0000018fffe20820, C4<1>, C4<1>;
L_0000018fffe2f7f0 .functor NAND 1, L_0000018fffe30120, L_0000018fffe2efa0, C4<1>, C4<1>;
L_0000018fffe2efa0 .functor NOT 1, L_0000018fffe20820, C4<0>, C4<0>, C4<0>;
L_0000018fffe30190 .functor NAND 1, L_0000018fffe2ee50, L_0000018fffe2f9b0, C4<1>, C4<1>;
L_0000018fffe2f9b0 .functor NAND 1, L_0000018fffe2f7f0, L_0000018fffe30190, C4<1>, C4<1>;
v0000018fffddb310_0 .net "Q", 0 0, L_0000018fffe30190;  alias, 1 drivers
v0000018fffddb450_0 .net "Q1", 0 0, L_0000018fffe2ee50;  1 drivers
v0000018fffddb630_0 .net "Qn", 0 0, L_0000018fffe2f9b0;  1 drivers
v0000018fffddb6d0_0 .net "Qn1", 0 0, L_0000018fffe2f7f0;  1 drivers
v0000018fffdd91f0_0 .net *"_ivl_2", 0 0, L_0000018fffe2efa0;  1 drivers
v0000018fffdd95b0_0 .net "data", 0 0, L_0000018fffe20820;  alias, 1 drivers
v0000018fffdd9f10_0 .net "we", 0 0, L_0000018fffe30120;  alias, 1 drivers
S_0000018fffde1ba0 .scope module, "bitcells[1]" "bitcell" 4 8, 2 1 0, S_0000018fffde1ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe2fa90 .functor NMOS 1, L_0000018fffe2f240, L_0000018fffe2f630, C4<0>, C4<0>;
L_0000018fffe2fb70 .functor AND 1, v0000018fffe20000_0, L_0000018fffe1f560, C4<1>, C4<1>;
L_0000018fffe2f630 .functor AND 1, L_0000018fffe2fb00, L_0000018fffe1f560, C4<1>, C4<1>;
L_0000018fffe2fb00 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffddbd10_0 .net *"_ivl_3", 0 0, L_0000018fffe2fb00;  1 drivers
v0000018fffddd430_0 .net "inp", 0 0, L_0000018fffe1f2e0;  1 drivers
v0000018fffddd2f0_0 .net8 "outp", 0 0, L_0000018fffe2fa90;  1 drivers, strength-aware
v0000018fffddc490_0 .net "pre_outp", 0 0, L_0000018fffe2f240;  1 drivers
v0000018fffddcfd0_0 .net "re", 0 0, L_0000018fffe2f630;  1 drivers
v0000018fffddd610_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffdddc50_0 .net "sel", 0 0, L_0000018fffe1f560;  alias, 1 drivers
v0000018fffddc5d0_0 .net "we", 0 0, L_0000018fffe2fb70;  1 drivers
S_0000018fffde21e0 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffde1ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe2eec0 .functor NAND 1, L_0000018fffe2fb70, L_0000018fffe1f2e0, C4<1>, C4<1>;
L_0000018fffe2fa20 .functor NAND 1, L_0000018fffe2fb70, L_0000018fffe2e9f0, C4<1>, C4<1>;
L_0000018fffe2e9f0 .functor NOT 1, L_0000018fffe1f2e0, C4<0>, C4<0>, C4<0>;
L_0000018fffe2f240 .functor NAND 1, L_0000018fffe2eec0, L_0000018fffe2ebb0, C4<1>, C4<1>;
L_0000018fffe2ebb0 .functor NAND 1, L_0000018fffe2fa20, L_0000018fffe2f240, C4<1>, C4<1>;
v0000018fffddc170_0 .net "Q", 0 0, L_0000018fffe2f240;  alias, 1 drivers
v0000018fffddc530_0 .net "Q1", 0 0, L_0000018fffe2eec0;  1 drivers
v0000018fffdddb10_0 .net "Qn", 0 0, L_0000018fffe2ebb0;  1 drivers
v0000018fffddd390_0 .net "Qn1", 0 0, L_0000018fffe2fa20;  1 drivers
v0000018fffddc210_0 .net *"_ivl_2", 0 0, L_0000018fffe2e9f0;  1 drivers
v0000018fffddd6b0_0 .net "data", 0 0, L_0000018fffe1f2e0;  alias, 1 drivers
v0000018fffdddbb0_0 .net "we", 0 0, L_0000018fffe2fb70;  alias, 1 drivers
S_0000018fffde13d0 .scope module, "bitcells[2]" "bitcell" 4 8, 2 1 0, S_0000018fffde1ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe30040 .functor NMOS 1, L_0000018fffe2fbe0, L_0000018fffe304a0, C4<0>, C4<0>;
L_0000018fffe2f6a0 .functor AND 1, v0000018fffe20000_0, L_0000018fffe1f560, C4<1>, C4<1>;
L_0000018fffe304a0 .functor AND 1, L_0000018fffe2f860, L_0000018fffe1f560, C4<1>, C4<1>;
L_0000018fffe2f860 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffddcdf0_0 .net *"_ivl_3", 0 0, L_0000018fffe2f860;  1 drivers
v0000018fffddc7b0_0 .net "inp", 0 0, L_0000018fffe1fec0;  1 drivers
v0000018fffdddcf0_0 .net8 "outp", 0 0, L_0000018fffe30040;  1 drivers, strength-aware
v0000018fffddde30_0 .net "pre_outp", 0 0, L_0000018fffe2fbe0;  1 drivers
v0000018fffddd070_0 .net "re", 0 0, L_0000018fffe304a0;  1 drivers
v0000018fffddd110_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffddc990_0 .net "sel", 0 0, L_0000018fffe1f560;  alias, 1 drivers
v0000018fffddded0_0 .net "we", 0 0, L_0000018fffe2f6a0;  1 drivers
S_0000018fffde2820 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffde13d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe2ef30 .functor NAND 1, L_0000018fffe2f6a0, L_0000018fffe1fec0, C4<1>, C4<1>;
L_0000018fffe2ec90 .functor NAND 1, L_0000018fffe2f6a0, L_0000018fffe2fe80, C4<1>, C4<1>;
L_0000018fffe2fe80 .functor NOT 1, L_0000018fffe1fec0, C4<0>, C4<0>, C4<0>;
L_0000018fffe2fbe0 .functor NAND 1, L_0000018fffe2ef30, L_0000018fffe2f710, C4<1>, C4<1>;
L_0000018fffe2f710 .functor NAND 1, L_0000018fffe2ec90, L_0000018fffe2fbe0, C4<1>, C4<1>;
v0000018fffddd570_0 .net "Q", 0 0, L_0000018fffe2fbe0;  alias, 1 drivers
v0000018fffddcc10_0 .net "Q1", 0 0, L_0000018fffe2ef30;  1 drivers
v0000018fffddda70_0 .net "Qn", 0 0, L_0000018fffe2f710;  1 drivers
v0000018fffddcd50_0 .net "Qn1", 0 0, L_0000018fffe2ec90;  1 drivers
v0000018fffdddd90_0 .net *"_ivl_2", 0 0, L_0000018fffe2fe80;  1 drivers
v0000018fffddba90_0 .net "data", 0 0, L_0000018fffe1fec0;  alias, 1 drivers
v0000018fffddc2b0_0 .net "we", 0 0, L_0000018fffe2f6a0;  alias, 1 drivers
S_0000018fffde2370 .scope module, "bitcells[3]" "bitcell" 4 8, 2 1 0, S_0000018fffde1ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe2f400 .functor NMOS 1, L_0000018fffe2ed00, L_0000018fffe2ede0, C4<0>, C4<0>;
L_0000018fffe2ea60 .functor AND 1, v0000018fffe20000_0, L_0000018fffe1f560, C4<1>, C4<1>;
L_0000018fffe2ede0 .functor AND 1, L_0000018fffe2f080, L_0000018fffe1f560, C4<1>, C4<1>;
L_0000018fffe2f080 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffddbb30_0 .net *"_ivl_3", 0 0, L_0000018fffe2f080;  1 drivers
v0000018fffddd4d0_0 .net "inp", 0 0, L_0000018fffe1ef20;  1 drivers
v0000018fffddce90_0 .net8 "outp", 0 0, L_0000018fffe2f400;  1 drivers, strength-aware
v0000018fffddd750_0 .net "pre_outp", 0 0, L_0000018fffe2ed00;  1 drivers
v0000018fffddbbd0_0 .net "re", 0 0, L_0000018fffe2ede0;  1 drivers
v0000018fffddd930_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffddb8b0_0 .net "sel", 0 0, L_0000018fffe1f560;  alias, 1 drivers
v0000018fffddb9f0_0 .net "we", 0 0, L_0000018fffe2ea60;  1 drivers
S_0000018fffde2cd0 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffde2370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe2f2b0 .functor NAND 1, L_0000018fffe2ea60, L_0000018fffe1ef20, C4<1>, C4<1>;
L_0000018fffe2f390 .functor NAND 1, L_0000018fffe2ea60, L_0000018fffe2fd30, C4<1>, C4<1>;
L_0000018fffe2fd30 .functor NOT 1, L_0000018fffe1ef20, C4<0>, C4<0>, C4<0>;
L_0000018fffe2ed00 .functor NAND 1, L_0000018fffe2f2b0, L_0000018fffe30270, C4<1>, C4<1>;
L_0000018fffe30270 .functor NAND 1, L_0000018fffe2f390, L_0000018fffe2ed00, C4<1>, C4<1>;
v0000018fffddc3f0_0 .net "Q", 0 0, L_0000018fffe2ed00;  alias, 1 drivers
v0000018fffddb950_0 .net "Q1", 0 0, L_0000018fffe2f2b0;  1 drivers
v0000018fffdddf70_0 .net "Qn", 0 0, L_0000018fffe30270;  1 drivers
v0000018fffdde010_0 .net "Qn1", 0 0, L_0000018fffe2f390;  1 drivers
v0000018fffddc710_0 .net *"_ivl_2", 0 0, L_0000018fffe2fd30;  1 drivers
v0000018fffddca30_0 .net "data", 0 0, L_0000018fffe1ef20;  alias, 1 drivers
v0000018fffddbdb0_0 .net "we", 0 0, L_0000018fffe2ea60;  alias, 1 drivers
S_0000018fffde16f0 .scope module, "bitcells[4]" "bitcell" 4 8, 2 1 0, S_0000018fffde1ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe2f8d0 .functor NMOS 1, L_0000018fffe2ed70, L_0000018fffe30350, C4<0>, C4<0>;
L_0000018fffe2eb40 .functor AND 1, v0000018fffe20000_0, L_0000018fffe1f560, C4<1>, C4<1>;
L_0000018fffe30350 .functor AND 1, L_0000018fffe2fda0, L_0000018fffe1f560, C4<1>, C4<1>;
L_0000018fffe2fda0 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffddc850_0 .net *"_ivl_3", 0 0, L_0000018fffe2fda0;  1 drivers
v0000018fffddd1b0_0 .net "inp", 0 0, L_0000018fffe1eac0;  1 drivers
v0000018fffddc8f0_0 .net8 "outp", 0 0, L_0000018fffe2f8d0;  1 drivers, strength-aware
v0000018fffddc0d0_0 .net "pre_outp", 0 0, L_0000018fffe2ed70;  1 drivers
v0000018fffddcad0_0 .net "re", 0 0, L_0000018fffe30350;  1 drivers
v0000018fffddd250_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffddf910_0 .net "sel", 0 0, L_0000018fffe1f560;  alias, 1 drivers
v0000018fffddff50_0 .net "we", 0 0, L_0000018fffe2eb40;  1 drivers
S_0000018fffde1880 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffde16f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe2fc50 .functor NAND 1, L_0000018fffe2eb40, L_0000018fffe1eac0, C4<1>, C4<1>;
L_0000018fffe2fcc0 .functor NAND 1, L_0000018fffe2eb40, L_0000018fffe2ead0, C4<1>, C4<1>;
L_0000018fffe2ead0 .functor NOT 1, L_0000018fffe1eac0, C4<0>, C4<0>, C4<0>;
L_0000018fffe2ed70 .functor NAND 1, L_0000018fffe2fc50, L_0000018fffe2ff60, C4<1>, C4<1>;
L_0000018fffe2ff60 .functor NAND 1, L_0000018fffe2fcc0, L_0000018fffe2ed70, C4<1>, C4<1>;
v0000018fffddbef0_0 .net "Q", 0 0, L_0000018fffe2ed70;  alias, 1 drivers
v0000018fffddbc70_0 .net "Q1", 0 0, L_0000018fffe2fc50;  1 drivers
v0000018fffddd9d0_0 .net "Qn", 0 0, L_0000018fffe2ff60;  1 drivers
v0000018fffddbf90_0 .net "Qn1", 0 0, L_0000018fffe2fcc0;  1 drivers
v0000018fffddbe50_0 .net *"_ivl_2", 0 0, L_0000018fffe2ead0;  1 drivers
v0000018fffddcb70_0 .net "data", 0 0, L_0000018fffe1eac0;  alias, 1 drivers
v0000018fffddc030_0 .net "we", 0 0, L_0000018fffe2eb40;  alias, 1 drivers
S_0000018fffde2500 .scope module, "bitcells[5]" "bitcell" 4 8, 2 1 0, S_0000018fffde1ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe2ffd0 .functor NMOS 1, L_0000018fffe2ec20, L_0000018fffe30510, C4<0>, C4<0>;
L_0000018fffe300b0 .functor AND 1, v0000018fffe20000_0, L_0000018fffe1f560, C4<1>, C4<1>;
L_0000018fffe30510 .functor AND 1, L_0000018fffe2f160, L_0000018fffe1f560, C4<1>, C4<1>;
L_0000018fffe2f160 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffdde830_0 .net *"_ivl_3", 0 0, L_0000018fffe2f160;  1 drivers
v0000018fffddf050_0 .net "inp", 0 0, L_0000018fffe20140;  1 drivers
v0000018fffddebf0_0 .net8 "outp", 0 0, L_0000018fffe2ffd0;  1 drivers, strength-aware
v0000018fffddf550_0 .net "pre_outp", 0 0, L_0000018fffe2ec20;  1 drivers
v0000018fffddfa50_0 .net "re", 0 0, L_0000018fffe30510;  1 drivers
v0000018fffdde970_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffddfaf0_0 .net "sel", 0 0, L_0000018fffe1f560;  alias, 1 drivers
v0000018fffdde3d0_0 .net "we", 0 0, L_0000018fffe300b0;  1 drivers
S_0000018fffde2e60 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffde2500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe303c0 .functor NAND 1, L_0000018fffe300b0, L_0000018fffe20140, C4<1>, C4<1>;
L_0000018fffe2fe10 .functor NAND 1, L_0000018fffe300b0, L_0000018fffe2f0f0, C4<1>, C4<1>;
L_0000018fffe2f0f0 .functor NOT 1, L_0000018fffe20140, C4<0>, C4<0>, C4<0>;
L_0000018fffe2ec20 .functor NAND 1, L_0000018fffe303c0, L_0000018fffe2fef0, C4<1>, C4<1>;
L_0000018fffe2fef0 .functor NAND 1, L_0000018fffe2fe10, L_0000018fffe2ec20, C4<1>, C4<1>;
v0000018fffddf730_0 .net "Q", 0 0, L_0000018fffe2ec20;  alias, 1 drivers
v0000018fffdde650_0 .net "Q1", 0 0, L_0000018fffe303c0;  1 drivers
v0000018fffddf370_0 .net "Qn", 0 0, L_0000018fffe2fef0;  1 drivers
v0000018fffddf4b0_0 .net "Qn1", 0 0, L_0000018fffe2fe10;  1 drivers
v0000018fffde0090_0 .net *"_ivl_2", 0 0, L_0000018fffe2f0f0;  1 drivers
v0000018fffddf230_0 .net "data", 0 0, L_0000018fffe20140;  alias, 1 drivers
v0000018fffddf2d0_0 .net "we", 0 0, L_0000018fffe300b0;  alias, 1 drivers
S_0000018fffde1a10 .scope module, "bitcells[6]" "bitcell" 4 8, 2 1 0, S_0000018fffde1ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe2f4e0 .functor NMOS 1, L_0000018fffe2f470, L_0000018fffe2f940, C4<0>, C4<0>;
L_0000018fffe2f550 .functor AND 1, v0000018fffe20000_0, L_0000018fffe1f560, C4<1>, C4<1>;
L_0000018fffe2f940 .functor AND 1, L_0000018fffe2f780, L_0000018fffe1f560, C4<1>, C4<1>;
L_0000018fffe2f780 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffddf0f0_0 .net *"_ivl_3", 0 0, L_0000018fffe2f780;  1 drivers
v0000018fffddf190_0 .net "inp", 0 0, L_0000018fffe1f420;  1 drivers
v0000018fffddfd70_0 .net8 "outp", 0 0, L_0000018fffe2f4e0;  1 drivers, strength-aware
v0000018fffddf410_0 .net "pre_outp", 0 0, L_0000018fffe2f470;  1 drivers
v0000018fffddec90_0 .net "re", 0 0, L_0000018fffe2f940;  1 drivers
v0000018fffdde790_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffddf5f0_0 .net "sel", 0 0, L_0000018fffe1f560;  alias, 1 drivers
v0000018fffde04f0_0 .net "we", 0 0, L_0000018fffe2f550;  1 drivers
S_0000018fffde2690 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffde1a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe30200 .functor NAND 1, L_0000018fffe2f550, L_0000018fffe1f420, C4<1>, C4<1>;
L_0000018fffe302e0 .functor NAND 1, L_0000018fffe2f550, L_0000018fffe30580, C4<1>, C4<1>;
L_0000018fffe30580 .functor NOT 1, L_0000018fffe1f420, C4<0>, C4<0>, C4<0>;
L_0000018fffe2f470 .functor NAND 1, L_0000018fffe30200, L_0000018fffe2f1d0, C4<1>, C4<1>;
L_0000018fffe2f1d0 .functor NAND 1, L_0000018fffe302e0, L_0000018fffe2f470, C4<1>, C4<1>;
v0000018fffdde470_0 .net "Q", 0 0, L_0000018fffe2f470;  alias, 1 drivers
v0000018fffde01d0_0 .net "Q1", 0 0, L_0000018fffe30200;  1 drivers
v0000018fffddf7d0_0 .net "Qn", 0 0, L_0000018fffe2f1d0;  1 drivers
v0000018fffddfe10_0 .net "Qn1", 0 0, L_0000018fffe302e0;  1 drivers
v0000018fffde03b0_0 .net *"_ivl_2", 0 0, L_0000018fffe30580;  1 drivers
v0000018fffde0630_0 .net "data", 0 0, L_0000018fffe1f420;  alias, 1 drivers
v0000018fffddeb50_0 .net "we", 0 0, L_0000018fffe2f550;  alias, 1 drivers
S_0000018fffde10b0 .scope module, "bitcells[7]" "bitcell" 4 8, 2 1 0, S_0000018fffde1ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe309e0 .functor NMOS 1, L_0000018fffe30820, L_0000018fffe30b30, C4<0>, C4<0>;
L_0000018fffe306d0 .functor AND 1, v0000018fffe20000_0, L_0000018fffe1f560, C4<1>, C4<1>;
L_0000018fffe30b30 .functor AND 1, L_0000018fffe307b0, L_0000018fffe1f560, C4<1>, C4<1>;
L_0000018fffe307b0 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffdde0b0_0 .net *"_ivl_3", 0 0, L_0000018fffe307b0;  1 drivers
v0000018fffde0590_0 .net "inp", 0 0, L_0000018fffe201e0;  1 drivers
v0000018fffdde1f0_0 .net8 "outp", 0 0, L_0000018fffe309e0;  1 drivers, strength-aware
v0000018fffdde510_0 .net "pre_outp", 0 0, L_0000018fffe30820;  1 drivers
v0000018fffdde290_0 .net "re", 0 0, L_0000018fffe30b30;  1 drivers
v0000018fffde06d0_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffddfff0_0 .net "sel", 0 0, L_0000018fffe1f560;  alias, 1 drivers
v0000018fffdde5b0_0 .net "we", 0 0, L_0000018fffe306d0;  1 drivers
S_0000018fffde1240 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffde10b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe30c80 .functor NAND 1, L_0000018fffe306d0, L_0000018fffe201e0, C4<1>, C4<1>;
L_0000018fffe30ba0 .functor NAND 1, L_0000018fffe306d0, L_0000018fffe30660, C4<1>, C4<1>;
L_0000018fffe30660 .functor NOT 1, L_0000018fffe201e0, C4<0>, C4<0>, C4<0>;
L_0000018fffe30820 .functor NAND 1, L_0000018fffe30c80, L_0000018fffe30740, C4<1>, C4<1>;
L_0000018fffe30740 .functor NAND 1, L_0000018fffe30ba0, L_0000018fffe30820, C4<1>, C4<1>;
v0000018fffddea10_0 .net "Q", 0 0, L_0000018fffe30820;  alias, 1 drivers
v0000018fffdde150_0 .net "Q1", 0 0, L_0000018fffe30c80;  1 drivers
v0000018fffde0270_0 .net "Qn", 0 0, L_0000018fffe30740;  1 drivers
v0000018fffddf870_0 .net "Qn1", 0 0, L_0000018fffe30ba0;  1 drivers
v0000018fffddfcd0_0 .net *"_ivl_2", 0 0, L_0000018fffe30660;  1 drivers
v0000018fffde0450_0 .net "data", 0 0, L_0000018fffe201e0;  alias, 1 drivers
v0000018fffddedd0_0 .net "we", 0 0, L_0000018fffe306d0;  alias, 1 drivers
S_0000018fffde46a0 .scope generate, "bytecell_insts1[1]" "bytecell_insts1[1]" 5 43, 5 43 0, S_0000018fffde1560;
 .timescale 0 0;
P_0000018fffd0c200 .param/l "i" 0 5 43, +C4<01>;
S_0000018fffde4b50 .scope module, "bytecell_inst" "bytecell" 5 44, 4 1 0, S_0000018fffde46a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "outp";
v0000018fffde8ce0_0 .net "inp", 7 0, v0000018fffe1ff60_0;  alias, 1 drivers
v0000018fffde9140_0 .net8 "outp", 7 0, RS_0000018fffd813a8;  alias, 8 drivers
v0000018fffde9e60_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffde9f00_0 .net "sel", 0 0, L_0000018fffe1e840;  1 drivers
L_0000018fffe1f380 .part v0000018fffe1ff60_0, 0, 1;
L_0000018fffe20780 .part v0000018fffe1ff60_0, 1, 1;
L_0000018fffe1f1a0 .part v0000018fffe1ff60_0, 2, 1;
L_0000018fffe20aa0 .part v0000018fffe1ff60_0, 3, 1;
L_0000018fffe1efc0 .part v0000018fffe1ff60_0, 4, 1;
L_0000018fffe1e980 .part v0000018fffe1ff60_0, 5, 1;
L_0000018fffe20be0 .part v0000018fffe1ff60_0, 6, 1;
L_0000018fffe1fba0 .part v0000018fffe1ff60_0, 7, 1;
LS_0000018fffe1f9c0_0_0 .concat [ 1 1 1 1], L_0000018fffe30c10, L_0000018fffe39160, L_0000018fffe3a820, L_0000018fffe39a90;
LS_0000018fffe1f9c0_0_4 .concat [ 1 1 1 1], L_0000018fffe39b70, L_0000018fffe39080, L_0000018fffe39e80, L_0000018fffe39010;
L_0000018fffe1f9c0 .concat [ 4 4 0 0], LS_0000018fffe1f9c0_0_0, LS_0000018fffe1f9c0_0_4;
S_0000018fffde4830 .scope module, "bitcells[0]" "bitcell" 4 8, 2 1 0, S_0000018fffde4b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe30c10 .functor NMOS 1, L_0000018fffe30a50, L_0000018fffe305f0, C4<0>, C4<0>;
L_0000018fffe30970 .functor AND 1, v0000018fffe20000_0, L_0000018fffe1e840, C4<1>, C4<1>;
L_0000018fffe305f0 .functor AND 1, L_0000018fffe395c0, L_0000018fffe1e840, C4<1>, C4<1>;
L_0000018fffe395c0 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffde0130_0 .net *"_ivl_3", 0 0, L_0000018fffe395c0;  1 drivers
v0000018fffddef10_0 .net "inp", 0 0, L_0000018fffe1f380;  1 drivers
v0000018fffddfb90_0 .net8 "outp", 0 0, L_0000018fffe30c10;  1 drivers, strength-aware
v0000018fffddefb0_0 .net "pre_outp", 0 0, L_0000018fffe30a50;  1 drivers
v0000018fffddfeb0_0 .net "re", 0 0, L_0000018fffe305f0;  1 drivers
v0000018fffde0310_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffde0db0_0 .net "sel", 0 0, L_0000018fffe1e840;  alias, 1 drivers
v0000018fffde0bd0_0 .net "we", 0 0, L_0000018fffe30970;  1 drivers
S_0000018fffde4060 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffde4830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe30890 .functor NAND 1, L_0000018fffe30970, L_0000018fffe1f380, C4<1>, C4<1>;
L_0000018fffe30cf0 .functor NAND 1, L_0000018fffe30970, L_0000018fffe30ac0, C4<1>, C4<1>;
L_0000018fffe30ac0 .functor NOT 1, L_0000018fffe1f380, C4<0>, C4<0>, C4<0>;
L_0000018fffe30a50 .functor NAND 1, L_0000018fffe30890, L_0000018fffe30900, C4<1>, C4<1>;
L_0000018fffe30900 .functor NAND 1, L_0000018fffe30cf0, L_0000018fffe30a50, C4<1>, C4<1>;
v0000018fffdde8d0_0 .net "Q", 0 0, L_0000018fffe30a50;  alias, 1 drivers
v0000018fffdde6f0_0 .net "Q1", 0 0, L_0000018fffe30890;  1 drivers
v0000018fffde0810_0 .net "Qn", 0 0, L_0000018fffe30900;  1 drivers
v0000018fffddfc30_0 .net "Qn1", 0 0, L_0000018fffe30cf0;  1 drivers
v0000018fffdded30_0 .net *"_ivl_2", 0 0, L_0000018fffe30ac0;  1 drivers
v0000018fffddee70_0 .net "data", 0 0, L_0000018fffe1f380;  alias, 1 drivers
v0000018fffdde330_0 .net "we", 0 0, L_0000018fffe30970;  alias, 1 drivers
S_0000018fffde3570 .scope module, "bitcells[1]" "bitcell" 4 8, 2 1 0, S_0000018fffde4b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe39160 .functor NMOS 1, L_0000018fffe39e10, L_0000018fffe396a0, C4<0>, C4<0>;
L_0000018fffe38e50 .functor AND 1, v0000018fffe20000_0, L_0000018fffe1e840, C4<1>, C4<1>;
L_0000018fffe396a0 .functor AND 1, L_0000018fffe394e0, L_0000018fffe1e840, C4<1>, C4<1>;
L_0000018fffe394e0 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffde0e50_0 .net *"_ivl_3", 0 0, L_0000018fffe394e0;  1 drivers
v0000018fffde0f90_0 .net "inp", 0 0, L_0000018fffe20780;  1 drivers
v0000018fffde0a90_0 .net8 "outp", 0 0, L_0000018fffe39160;  1 drivers, strength-aware
v0000018fffde6080_0 .net "pre_outp", 0 0, L_0000018fffe39e10;  1 drivers
v0000018fffde6760_0 .net "re", 0 0, L_0000018fffe396a0;  1 drivers
v0000018fffde64e0_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffde50e0_0 .net "sel", 0 0, L_0000018fffe1e840;  alias, 1 drivers
v0000018fffde5b80_0 .net "we", 0 0, L_0000018fffe38e50;  1 drivers
S_0000018fffde3700 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffde3570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe3a580 .functor NAND 1, L_0000018fffe38e50, L_0000018fffe20780, C4<1>, C4<1>;
L_0000018fffe39be0 .functor NAND 1, L_0000018fffe38e50, L_0000018fffe3a5f0, C4<1>, C4<1>;
L_0000018fffe3a5f0 .functor NOT 1, L_0000018fffe20780, C4<0>, C4<0>, C4<0>;
L_0000018fffe39e10 .functor NAND 1, L_0000018fffe3a580, L_0000018fffe39320, C4<1>, C4<1>;
L_0000018fffe39320 .functor NAND 1, L_0000018fffe39be0, L_0000018fffe39e10, C4<1>, C4<1>;
v0000018fffde0b30_0 .net "Q", 0 0, L_0000018fffe39e10;  alias, 1 drivers
v0000018fffde0c70_0 .net "Q1", 0 0, L_0000018fffe3a580;  1 drivers
v0000018fffde0950_0 .net "Qn", 0 0, L_0000018fffe39320;  1 drivers
v0000018fffde0d10_0 .net "Qn1", 0 0, L_0000018fffe39be0;  1 drivers
v0000018fffde0ef0_0 .net *"_ivl_2", 0 0, L_0000018fffe3a5f0;  1 drivers
v0000018fffde08b0_0 .net "data", 0 0, L_0000018fffe20780;  alias, 1 drivers
v0000018fffde09f0_0 .net "we", 0 0, L_0000018fffe38e50;  alias, 1 drivers
S_0000018fffde49c0 .scope module, "bitcells[2]" "bitcell" 4 8, 2 1 0, S_0000018fffde4b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe3a820 .functor NMOS 1, L_0000018fffe3a970, L_0000018fffe39470, C4<0>, C4<0>;
L_0000018fffe39400 .functor AND 1, v0000018fffe20000_0, L_0000018fffe1e840, C4<1>, C4<1>;
L_0000018fffe39470 .functor AND 1, L_0000018fffe3a040, L_0000018fffe1e840, C4<1>, C4<1>;
L_0000018fffe3a040 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffde5400_0 .net *"_ivl_3", 0 0, L_0000018fffe3a040;  1 drivers
v0000018fffde5680_0 .net "inp", 0 0, L_0000018fffe1f1a0;  1 drivers
v0000018fffde68a0_0 .net8 "outp", 0 0, L_0000018fffe3a820;  1 drivers, strength-aware
v0000018fffde66c0_0 .net "pre_outp", 0 0, L_0000018fffe3a970;  1 drivers
v0000018fffde5720_0 .net "re", 0 0, L_0000018fffe39470;  1 drivers
v0000018fffde5fe0_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffde6da0_0 .net "sel", 0 0, L_0000018fffe1e840;  alias, 1 drivers
v0000018fffde70c0_0 .net "we", 0 0, L_0000018fffe39400;  1 drivers
S_0000018fffde41f0 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffde49c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe39940 .functor NAND 1, L_0000018fffe39400, L_0000018fffe1f1a0, C4<1>, C4<1>;
L_0000018fffe3a350 .functor NAND 1, L_0000018fffe39400, L_0000018fffe39390, C4<1>, C4<1>;
L_0000018fffe39390 .functor NOT 1, L_0000018fffe1f1a0, C4<0>, C4<0>, C4<0>;
L_0000018fffe3a970 .functor NAND 1, L_0000018fffe39940, L_0000018fffe392b0, C4<1>, C4<1>;
L_0000018fffe392b0 .functor NAND 1, L_0000018fffe3a350, L_0000018fffe3a970, C4<1>, C4<1>;
v0000018fffde5cc0_0 .net "Q", 0 0, L_0000018fffe3a970;  alias, 1 drivers
v0000018fffde6800_0 .net "Q1", 0 0, L_0000018fffe39940;  1 drivers
v0000018fffde5360_0 .net "Qn", 0 0, L_0000018fffe392b0;  1 drivers
v0000018fffde6940_0 .net "Qn1", 0 0, L_0000018fffe3a350;  1 drivers
v0000018fffde5180_0 .net *"_ivl_2", 0 0, L_0000018fffe39390;  1 drivers
v0000018fffde5d60_0 .net "data", 0 0, L_0000018fffe1f1a0;  alias, 1 drivers
v0000018fffde6ee0_0 .net "we", 0 0, L_0000018fffe39400;  alias, 1 drivers
S_0000018fffde3890 .scope module, "bitcells[3]" "bitcell" 4 8, 2 1 0, S_0000018fffde4b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe39a90 .functor NMOS 1, L_0000018fffe39fd0, L_0000018fffe3a660, C4<0>, C4<0>;
L_0000018fffe39550 .functor AND 1, v0000018fffe20000_0, L_0000018fffe1e840, C4<1>, C4<1>;
L_0000018fffe3a660 .functor AND 1, L_0000018fffe3a900, L_0000018fffe1e840, C4<1>, C4<1>;
L_0000018fffe3a900 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffde57c0_0 .net *"_ivl_3", 0 0, L_0000018fffe3a900;  1 drivers
v0000018fffde5860_0 .net "inp", 0 0, L_0000018fffe20aa0;  1 drivers
v0000018fffde7200_0 .net8 "outp", 0 0, L_0000018fffe39a90;  1 drivers, strength-aware
v0000018fffde5900_0 .net "pre_outp", 0 0, L_0000018fffe39fd0;  1 drivers
v0000018fffde7700_0 .net "re", 0 0, L_0000018fffe3a660;  1 drivers
v0000018fffde5f40_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffde5e00_0 .net "sel", 0 0, L_0000018fffe1e840;  alias, 1 drivers
v0000018fffde72a0_0 .net "we", 0 0, L_0000018fffe39550;  1 drivers
S_0000018fffde3a20 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffde3890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe399b0 .functor NAND 1, L_0000018fffe39550, L_0000018fffe20aa0, C4<1>, C4<1>;
L_0000018fffe3a0b0 .functor NAND 1, L_0000018fffe39550, L_0000018fffe397f0, C4<1>, C4<1>;
L_0000018fffe397f0 .functor NOT 1, L_0000018fffe20aa0, C4<0>, C4<0>, C4<0>;
L_0000018fffe39fd0 .functor NAND 1, L_0000018fffe399b0, L_0000018fffe38ec0, C4<1>, C4<1>;
L_0000018fffe38ec0 .functor NAND 1, L_0000018fffe3a0b0, L_0000018fffe39fd0, C4<1>, C4<1>;
v0000018fffde77a0_0 .net "Q", 0 0, L_0000018fffe39fd0;  alias, 1 drivers
v0000018fffde7160_0 .net "Q1", 0 0, L_0000018fffe399b0;  1 drivers
v0000018fffde5ea0_0 .net "Qn", 0 0, L_0000018fffe38ec0;  1 drivers
v0000018fffde6c60_0 .net "Qn1", 0 0, L_0000018fffe3a0b0;  1 drivers
v0000018fffde6f80_0 .net *"_ivl_2", 0 0, L_0000018fffe397f0;  1 drivers
v0000018fffde69e0_0 .net "data", 0 0, L_0000018fffe20aa0;  alias, 1 drivers
v0000018fffde73e0_0 .net "we", 0 0, L_0000018fffe39550;  alias, 1 drivers
S_0000018fffde3ed0 .scope module, "bitcells[4]" "bitcell" 4 8, 2 1 0, S_0000018fffde4b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe39b70 .functor NMOS 1, L_0000018fffe3a120, L_0000018fffe3a9e0, C4<0>, C4<0>;
L_0000018fffe3a190 .functor AND 1, v0000018fffe20000_0, L_0000018fffe1e840, C4<1>, C4<1>;
L_0000018fffe3a9e0 .functor AND 1, L_0000018fffe3a6d0, L_0000018fffe1e840, C4<1>, C4<1>;
L_0000018fffe3a6d0 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffde6d00_0 .net *"_ivl_3", 0 0, L_0000018fffe3a6d0;  1 drivers
v0000018fffde5540_0 .net "inp", 0 0, L_0000018fffe1efc0;  1 drivers
v0000018fffde6e40_0 .net8 "outp", 0 0, L_0000018fffe39b70;  1 drivers, strength-aware
v0000018fffde7340_0 .net "pre_outp", 0 0, L_0000018fffe3a120;  1 drivers
v0000018fffde59a0_0 .net "re", 0 0, L_0000018fffe3a9e0;  1 drivers
v0000018fffde5220_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffde7480_0 .net "sel", 0 0, L_0000018fffe1e840;  alias, 1 drivers
v0000018fffde6120_0 .net "we", 0 0, L_0000018fffe3a190;  1 drivers
S_0000018fffde3bb0 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffde3ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe39d30 .functor NAND 1, L_0000018fffe3a190, L_0000018fffe1efc0, C4<1>, C4<1>;
L_0000018fffe39860 .functor NAND 1, L_0000018fffe3a190, L_0000018fffe3a3c0, C4<1>, C4<1>;
L_0000018fffe3a3c0 .functor NOT 1, L_0000018fffe1efc0, C4<0>, C4<0>, C4<0>;
L_0000018fffe3a120 .functor NAND 1, L_0000018fffe39d30, L_0000018fffe39b00, C4<1>, C4<1>;
L_0000018fffe39b00 .functor NAND 1, L_0000018fffe39860, L_0000018fffe3a120, C4<1>, C4<1>;
v0000018fffde6300_0 .net "Q", 0 0, L_0000018fffe3a120;  alias, 1 drivers
v0000018fffde6a80_0 .net "Q1", 0 0, L_0000018fffe39d30;  1 drivers
v0000018fffde52c0_0 .net "Qn", 0 0, L_0000018fffe39b00;  1 drivers
v0000018fffde55e0_0 .net "Qn1", 0 0, L_0000018fffe39860;  1 drivers
v0000018fffde6b20_0 .net *"_ivl_2", 0 0, L_0000018fffe3a3c0;  1 drivers
v0000018fffde6bc0_0 .net "data", 0 0, L_0000018fffe1efc0;  alias, 1 drivers
v0000018fffde6580_0 .net "we", 0 0, L_0000018fffe3a190;  alias, 1 drivers
S_0000018fffde33e0 .scope module, "bitcells[5]" "bitcell" 4 8, 2 1 0, S_0000018fffde4b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe39080 .functor NMOS 1, L_0000018fffe39780, L_0000018fffe3a200, C4<0>, C4<0>;
L_0000018fffe3a270 .functor AND 1, v0000018fffe20000_0, L_0000018fffe1e840, C4<1>, C4<1>;
L_0000018fffe3a200 .functor AND 1, L_0000018fffe3a740, L_0000018fffe1e840, C4<1>, C4<1>;
L_0000018fffe3a740 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffde63a0_0 .net *"_ivl_3", 0 0, L_0000018fffe3a740;  1 drivers
v0000018fffde6440_0 .net "inp", 0 0, L_0000018fffe1e980;  1 drivers
v0000018fffde54a0_0 .net8 "outp", 0 0, L_0000018fffe39080;  1 drivers, strength-aware
v0000018fffde6620_0 .net "pre_outp", 0 0, L_0000018fffe39780;  1 drivers
v0000018fffde7840_0 .net "re", 0 0, L_0000018fffe3a200;  1 drivers
v0000018fffde75c0_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffde7660_0 .net "sel", 0 0, L_0000018fffe1e840;  alias, 1 drivers
v0000018fffde9aa0_0 .net "we", 0 0, L_0000018fffe3a270;  1 drivers
S_0000018fffde3d40 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffde33e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe39710 .functor NAND 1, L_0000018fffe3a270, L_0000018fffe1e980, C4<1>, C4<1>;
L_0000018fffe39630 .functor NAND 1, L_0000018fffe3a270, L_0000018fffe39da0, C4<1>, C4<1>;
L_0000018fffe39da0 .functor NOT 1, L_0000018fffe1e980, C4<0>, C4<0>, C4<0>;
L_0000018fffe39780 .functor NAND 1, L_0000018fffe39710, L_0000018fffe3a430, C4<1>, C4<1>;
L_0000018fffe3a430 .functor NAND 1, L_0000018fffe39630, L_0000018fffe39780, C4<1>, C4<1>;
v0000018fffde7020_0 .net "Q", 0 0, L_0000018fffe39780;  alias, 1 drivers
v0000018fffde5a40_0 .net "Q1", 0 0, L_0000018fffe39710;  1 drivers
v0000018fffde61c0_0 .net "Qn", 0 0, L_0000018fffe3a430;  1 drivers
v0000018fffde5ae0_0 .net "Qn1", 0 0, L_0000018fffe39630;  1 drivers
v0000018fffde7520_0 .net *"_ivl_2", 0 0, L_0000018fffe39da0;  1 drivers
v0000018fffde6260_0 .net "data", 0 0, L_0000018fffe1e980;  alias, 1 drivers
v0000018fffde5c20_0 .net "we", 0 0, L_0000018fffe3a270;  alias, 1 drivers
S_0000018fffde4380 .scope module, "bitcells[6]" "bitcell" 4 8, 2 1 0, S_0000018fffde4b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe39e80 .functor NMOS 1, L_0000018fffe39c50, L_0000018fffe3a2e0, C4<0>, C4<0>;
L_0000018fffe39ef0 .functor AND 1, v0000018fffe20000_0, L_0000018fffe1e840, C4<1>, C4<1>;
L_0000018fffe3a2e0 .functor AND 1, L_0000018fffe39f60, L_0000018fffe1e840, C4<1>, C4<1>;
L_0000018fffe39f60 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffde7d40_0 .net *"_ivl_3", 0 0, L_0000018fffe39f60;  1 drivers
v0000018fffde9460_0 .net "inp", 0 0, L_0000018fffe20be0;  1 drivers
v0000018fffde9320_0 .net8 "outp", 0 0, L_0000018fffe39e80;  1 drivers, strength-aware
v0000018fffde84c0_0 .net "pre_outp", 0 0, L_0000018fffe39c50;  1 drivers
v0000018fffde8f60_0 .net "re", 0 0, L_0000018fffe3a2e0;  1 drivers
v0000018fffde9640_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffde7a20_0 .net "sel", 0 0, L_0000018fffe1e840;  alias, 1 drivers
v0000018fffde9be0_0 .net "we", 0 0, L_0000018fffe39ef0;  1 drivers
S_0000018fffde4ce0 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffde4380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe3a7b0 .functor NAND 1, L_0000018fffe39ef0, L_0000018fffe20be0, C4<1>, C4<1>;
L_0000018fffe39a20 .functor NAND 1, L_0000018fffe39ef0, L_0000018fffe398d0, C4<1>, C4<1>;
L_0000018fffe398d0 .functor NOT 1, L_0000018fffe20be0, C4<0>, C4<0>, C4<0>;
L_0000018fffe39c50 .functor NAND 1, L_0000018fffe3a7b0, L_0000018fffe39cc0, C4<1>, C4<1>;
L_0000018fffe39cc0 .functor NAND 1, L_0000018fffe39a20, L_0000018fffe39c50, C4<1>, C4<1>;
v0000018fffde8880_0 .net "Q", 0 0, L_0000018fffe39c50;  alias, 1 drivers
v0000018fffde8420_0 .net "Q1", 0 0, L_0000018fffe3a7b0;  1 drivers
v0000018fffde8d80_0 .net "Qn", 0 0, L_0000018fffe39cc0;  1 drivers
v0000018fffde93c0_0 .net "Qn1", 0 0, L_0000018fffe39a20;  1 drivers
v0000018fffde81a0_0 .net *"_ivl_2", 0 0, L_0000018fffe398d0;  1 drivers
v0000018fffde96e0_0 .net "data", 0 0, L_0000018fffe20be0;  alias, 1 drivers
v0000018fffde9b40_0 .net "we", 0 0, L_0000018fffe39ef0;  alias, 1 drivers
S_0000018fffde4510 .scope module, "bitcells[7]" "bitcell" 4 8, 2 1 0, S_0000018fffde4b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe39010 .functor NMOS 1, L_0000018fffe38f30, L_0000018fffe391d0, C4<0>, C4<0>;
L_0000018fffe390f0 .functor AND 1, v0000018fffe20000_0, L_0000018fffe1e840, C4<1>, C4<1>;
L_0000018fffe391d0 .functor AND 1, L_0000018fffe39240, L_0000018fffe1e840, C4<1>, C4<1>;
L_0000018fffe39240 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffde90a0_0 .net *"_ivl_3", 0 0, L_0000018fffe39240;  1 drivers
v0000018fffde9780_0 .net "inp", 0 0, L_0000018fffe1fba0;  1 drivers
v0000018fffde87e0_0 .net8 "outp", 0 0, L_0000018fffe39010;  1 drivers, strength-aware
v0000018fffde9d20_0 .net "pre_outp", 0 0, L_0000018fffe38f30;  1 drivers
v0000018fffde9dc0_0 .net "re", 0 0, L_0000018fffe391d0;  1 drivers
v0000018fffde9000_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffde9820_0 .net "sel", 0 0, L_0000018fffe1e840;  alias, 1 drivers
v0000018fffde98c0_0 .net "we", 0 0, L_0000018fffe390f0;  1 drivers
S_0000018fffde4e70 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffde4510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe3a4a0 .functor NAND 1, L_0000018fffe390f0, L_0000018fffe1fba0, C4<1>, C4<1>;
L_0000018fffe3a510 .functor NAND 1, L_0000018fffe390f0, L_0000018fffe3a890, C4<1>, C4<1>;
L_0000018fffe3a890 .functor NOT 1, L_0000018fffe1fba0, C4<0>, C4<0>, C4<0>;
L_0000018fffe38f30 .functor NAND 1, L_0000018fffe3a4a0, L_0000018fffe38fa0, C4<1>, C4<1>;
L_0000018fffe38fa0 .functor NAND 1, L_0000018fffe3a510, L_0000018fffe38f30, C4<1>, C4<1>;
v0000018fffde8920_0 .net "Q", 0 0, L_0000018fffe38f30;  alias, 1 drivers
v0000018fffde95a0_0 .net "Q1", 0 0, L_0000018fffe3a4a0;  1 drivers
v0000018fffde8c40_0 .net "Qn", 0 0, L_0000018fffe38fa0;  1 drivers
v0000018fffde9c80_0 .net "Qn1", 0 0, L_0000018fffe3a510;  1 drivers
v0000018fffde7fc0_0 .net *"_ivl_2", 0 0, L_0000018fffe3a890;  1 drivers
v0000018fffde9500_0 .net "data", 0 0, L_0000018fffe1fba0;  alias, 1 drivers
v0000018fffde89c0_0 .net "we", 0 0, L_0000018fffe390f0;  alias, 1 drivers
S_0000018fffde30c0 .scope generate, "bytecell_insts1[2]" "bytecell_insts1[2]" 5 43, 5 43 0, S_0000018fffde1560;
 .timescale 0 0;
P_0000018fffd0c300 .param/l "i" 0 5 43, +C4<010>;
S_0000018fffde3250 .scope module, "bytecell_inst" "bytecell" 5 44, 4 1 0, S_0000018fffde30c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "outp";
v0000018fffdf46f0_0 .net "inp", 7 0, v0000018fffe1ff60_0;  alias, 1 drivers
v0000018fffdf37f0_0 .net8 "outp", 7 0, RS_0000018fffd813a8;  alias, 8 drivers
v0000018fffdf50f0_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffdf5690_0 .net "sel", 0 0, L_0000018fffe1f880;  1 drivers
L_0000018fffe1f060 .part v0000018fffe1ff60_0, 0, 1;
L_0000018fffe1f4c0 .part v0000018fffe1ff60_0, 1, 1;
L_0000018fffe1f100 .part v0000018fffe1ff60_0, 2, 1;
L_0000018fffe1f600 .part v0000018fffe1ff60_0, 3, 1;
L_0000018fffe1f6a0 .part v0000018fffe1ff60_0, 4, 1;
L_0000018fffe1e660 .part v0000018fffe1ff60_0, 5, 1;
L_0000018fffe20960 .part v0000018fffe1ff60_0, 6, 1;
L_0000018fffe20b40 .part v0000018fffe1ff60_0, 7, 1;
LS_0000018fffe20c80_0_0 .concat [ 1 1 1 1], L_0000018fffe3add0, L_0000018fffe3b000, L_0000018fffe38c90, L_0000018fffe376b0;
LS_0000018fffe20c80_0_4 .concat [ 1 1 1 1], L_0000018fffe38a60, L_0000018fffe38910, L_0000018fffe375d0, L_0000018fffe372c0;
L_0000018fffe20c80 .concat [ 4 4 0 0], LS_0000018fffe20c80_0_0, LS_0000018fffe20c80_0_4;
S_0000018fffded270 .scope module, "bitcells[0]" "bitcell" 4 8, 2 1 0, S_0000018fffde3250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe3add0 .functor NMOS 1, L_0000018fffe3b0e0, L_0000018fffe3ad60, C4<0>, C4<0>;
L_0000018fffe3ac10 .functor AND 1, v0000018fffe20000_0, L_0000018fffe1f880, C4<1>, C4<1>;
L_0000018fffe3ad60 .functor AND 1, L_0000018fffe3b150, L_0000018fffe1f880, C4<1>, C4<1>;
L_0000018fffe3b150 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffde8560_0 .net *"_ivl_3", 0 0, L_0000018fffe3b150;  1 drivers
v0000018fffde7e80_0 .net "inp", 0 0, L_0000018fffe1f060;  1 drivers
v0000018fffde8b00_0 .net8 "outp", 0 0, L_0000018fffe3add0;  1 drivers, strength-aware
v0000018fffde7980_0 .net "pre_outp", 0 0, L_0000018fffe3b0e0;  1 drivers
v0000018fffde7ac0_0 .net "re", 0 0, L_0000018fffe3ad60;  1 drivers
v0000018fffde7b60_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffde7ca0_0 .net "sel", 0 0, L_0000018fffe1f880;  alias, 1 drivers
v0000018fffde7f20_0 .net "we", 0 0, L_0000018fffe3ac10;  1 drivers
S_0000018fffdee210 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffded270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe3aba0 .functor NAND 1, L_0000018fffe3ac10, L_0000018fffe1f060, C4<1>, C4<1>;
L_0000018fffe3ae40 .functor NAND 1, L_0000018fffe3ac10, L_0000018fffe3aac0, C4<1>, C4<1>;
L_0000018fffe3aac0 .functor NOT 1, L_0000018fffe1f060, C4<0>, C4<0>, C4<0>;
L_0000018fffe3b0e0 .functor NAND 1, L_0000018fffe3aba0, L_0000018fffe3ab30, C4<1>, C4<1>;
L_0000018fffe3ab30 .functor NAND 1, L_0000018fffe3ae40, L_0000018fffe3b0e0, C4<1>, C4<1>;
v0000018fffde7c00_0 .net "Q", 0 0, L_0000018fffe3b0e0;  alias, 1 drivers
v0000018fffde78e0_0 .net "Q1", 0 0, L_0000018fffe3aba0;  1 drivers
v0000018fffde9960_0 .net "Qn", 0 0, L_0000018fffe3ab30;  1 drivers
v0000018fffde9a00_0 .net "Qn1", 0 0, L_0000018fffe3ae40;  1 drivers
v0000018fffde9fa0_0 .net *"_ivl_2", 0 0, L_0000018fffe3aac0;  1 drivers
v0000018fffdea040_0 .net "data", 0 0, L_0000018fffe1f060;  alias, 1 drivers
v0000018fffde8a60_0 .net "we", 0 0, L_0000018fffe3ac10;  alias, 1 drivers
S_0000018fffdee3a0 .scope module, "bitcells[1]" "bitcell" 4 8, 2 1 0, S_0000018fffde3250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe3b000 .functor NMOS 1, L_0000018fffe3ac80, L_0000018fffe3aa50, C4<0>, C4<0>;
L_0000018fffe3b070 .functor AND 1, v0000018fffe20000_0, L_0000018fffe1f880, C4<1>, C4<1>;
L_0000018fffe3aa50 .functor AND 1, L_0000018fffe38de0, L_0000018fffe1f880, C4<1>, C4<1>;
L_0000018fffe38de0 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffde8240_0 .net *"_ivl_3", 0 0, L_0000018fffe38de0;  1 drivers
v0000018fffde8600_0 .net "inp", 0 0, L_0000018fffe1f4c0;  1 drivers
v0000018fffde82e0_0 .net8 "outp", 0 0, L_0000018fffe3b000;  1 drivers, strength-aware
v0000018fffde8380_0 .net "pre_outp", 0 0, L_0000018fffe3ac80;  1 drivers
v0000018fffde86a0_0 .net "re", 0 0, L_0000018fffe3aa50;  1 drivers
v0000018fffde8740_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffde8ec0_0 .net "sel", 0 0, L_0000018fffe1f880;  alias, 1 drivers
v0000018fffdebda0_0 .net "we", 0 0, L_0000018fffe3b070;  1 drivers
S_0000018fffded590 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffdee3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe3af20 .functor NAND 1, L_0000018fffe3b070, L_0000018fffe1f4c0, C4<1>, C4<1>;
L_0000018fffe3aeb0 .functor NAND 1, L_0000018fffe3b070, L_0000018fffe3af90, C4<1>, C4<1>;
L_0000018fffe3af90 .functor NOT 1, L_0000018fffe1f4c0, C4<0>, C4<0>, C4<0>;
L_0000018fffe3ac80 .functor NAND 1, L_0000018fffe3af20, L_0000018fffe3acf0, C4<1>, C4<1>;
L_0000018fffe3acf0 .functor NAND 1, L_0000018fffe3aeb0, L_0000018fffe3ac80, C4<1>, C4<1>;
v0000018fffde7de0_0 .net "Q", 0 0, L_0000018fffe3ac80;  alias, 1 drivers
v0000018fffde91e0_0 .net "Q1", 0 0, L_0000018fffe3af20;  1 drivers
v0000018fffde9280_0 .net "Qn", 0 0, L_0000018fffe3acf0;  1 drivers
v0000018fffde8ba0_0 .net "Qn1", 0 0, L_0000018fffe3aeb0;  1 drivers
v0000018fffde8060_0 .net *"_ivl_2", 0 0, L_0000018fffe3af90;  1 drivers
v0000018fffde8100_0 .net "data", 0 0, L_0000018fffe1f4c0;  alias, 1 drivers
v0000018fffde8e20_0 .net "we", 0 0, L_0000018fffe3b070;  alias, 1 drivers
S_0000018fffdee6c0 .scope module, "bitcells[2]" "bitcell" 4 8, 2 1 0, S_0000018fffde3250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe38c90 .functor NMOS 1, L_0000018fffe38050, L_0000018fffe37d40, C4<0>, C4<0>;
L_0000018fffe38440 .functor AND 1, v0000018fffe20000_0, L_0000018fffe1f880, C4<1>, C4<1>;
L_0000018fffe37d40 .functor AND 1, L_0000018fffe37250, L_0000018fffe1f880, C4<1>, C4<1>;
L_0000018fffe37250 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffdeb3a0_0 .net *"_ivl_3", 0 0, L_0000018fffe37250;  1 drivers
v0000018fffdebb20_0 .net "inp", 0 0, L_0000018fffe1f100;  1 drivers
v0000018fffdea860_0 .net8 "outp", 0 0, L_0000018fffe38c90;  1 drivers, strength-aware
v0000018fffdea360_0 .net "pre_outp", 0 0, L_0000018fffe38050;  1 drivers
v0000018fffdebd00_0 .net "re", 0 0, L_0000018fffe37d40;  1 drivers
v0000018fffdeb760_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffdeafe0_0 .net "sel", 0 0, L_0000018fffe1f880;  alias, 1 drivers
v0000018fffdeb9e0_0 .net "we", 0 0, L_0000018fffe38440;  1 drivers
S_0000018fffdee850 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffdee6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe37410 .functor NAND 1, L_0000018fffe38440, L_0000018fffe1f100, C4<1>, C4<1>;
L_0000018fffe38d70 .functor NAND 1, L_0000018fffe38440, L_0000018fffe388a0, C4<1>, C4<1>;
L_0000018fffe388a0 .functor NOT 1, L_0000018fffe1f100, C4<0>, C4<0>, C4<0>;
L_0000018fffe38050 .functor NAND 1, L_0000018fffe37410, L_0000018fffe37cd0, C4<1>, C4<1>;
L_0000018fffe37cd0 .functor NAND 1, L_0000018fffe38d70, L_0000018fffe38050, C4<1>, C4<1>;
v0000018fffdead60_0 .net "Q", 0 0, L_0000018fffe38050;  alias, 1 drivers
v0000018fffdec5c0_0 .net "Q1", 0 0, L_0000018fffe37410;  1 drivers
v0000018fffdea7c0_0 .net "Qn", 0 0, L_0000018fffe37cd0;  1 drivers
v0000018fffdea720_0 .net "Qn1", 0 0, L_0000018fffe38d70;  1 drivers
v0000018fffdec2a0_0 .net *"_ivl_2", 0 0, L_0000018fffe388a0;  1 drivers
v0000018fffdebc60_0 .net "data", 0 0, L_0000018fffe1f100;  alias, 1 drivers
v0000018fffdeaa40_0 .net "we", 0 0, L_0000018fffe38440;  alias, 1 drivers
S_0000018fffdee530 .scope module, "bitcells[3]" "bitcell" 4 8, 2 1 0, S_0000018fffde3250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe376b0 .functor NMOS 1, L_0000018fffe38600, L_0000018fffe38130, C4<0>, C4<0>;
L_0000018fffe38d00 .functor AND 1, v0000018fffe20000_0, L_0000018fffe1f880, C4<1>, C4<1>;
L_0000018fffe38130 .functor AND 1, L_0000018fffe37b10, L_0000018fffe1f880, C4<1>, C4<1>;
L_0000018fffe37b10 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffdeb6c0_0 .net *"_ivl_3", 0 0, L_0000018fffe37b10;  1 drivers
v0000018fffdeaae0_0 .net "inp", 0 0, L_0000018fffe1f600;  1 drivers
v0000018fffdea4a0_0 .net8 "outp", 0 0, L_0000018fffe376b0;  1 drivers, strength-aware
v0000018fffdeba80_0 .net "pre_outp", 0 0, L_0000018fffe38600;  1 drivers
v0000018fffdea5e0_0 .net "re", 0 0, L_0000018fffe38130;  1 drivers
v0000018fffdea400_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffdeae00_0 .net "sel", 0 0, L_0000018fffe1f880;  alias, 1 drivers
v0000018fffdebee0_0 .net "we", 0 0, L_0000018fffe38d00;  1 drivers
S_0000018fffded720 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffdee530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe37790 .functor NAND 1, L_0000018fffe38d00, L_0000018fffe1f600, C4<1>, C4<1>;
L_0000018fffe383d0 .functor NAND 1, L_0000018fffe38d00, L_0000018fffe384b0, C4<1>, C4<1>;
L_0000018fffe384b0 .functor NOT 1, L_0000018fffe1f600, C4<0>, C4<0>, C4<0>;
L_0000018fffe38600 .functor NAND 1, L_0000018fffe37790, L_0000018fffe387c0, C4<1>, C4<1>;
L_0000018fffe387c0 .functor NAND 1, L_0000018fffe383d0, L_0000018fffe38600, C4<1>, C4<1>;
v0000018fffdebe40_0 .net "Q", 0 0, L_0000018fffe38600;  alias, 1 drivers
v0000018fffdeb800_0 .net "Q1", 0 0, L_0000018fffe37790;  1 drivers
v0000018fffdec840_0 .net "Qn", 0 0, L_0000018fffe387c0;  1 drivers
v0000018fffdec340_0 .net "Qn1", 0 0, L_0000018fffe383d0;  1 drivers
v0000018fffdeb080_0 .net *"_ivl_2", 0 0, L_0000018fffe384b0;  1 drivers
v0000018fffdeab80_0 .net "data", 0 0, L_0000018fffe1f600;  alias, 1 drivers
v0000018fffdec0c0_0 .net "we", 0 0, L_0000018fffe38d00;  alias, 1 drivers
S_0000018fffdeed00 .scope module, "bitcells[4]" "bitcell" 4 8, 2 1 0, S_0000018fffde3250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe38a60 .functor NMOS 1, L_0000018fffe379c0, L_0000018fffe37b80, C4<0>, C4<0>;
L_0000018fffe38670 .functor AND 1, v0000018fffe20000_0, L_0000018fffe1f880, C4<1>, C4<1>;
L_0000018fffe37b80 .functor AND 1, L_0000018fffe389f0, L_0000018fffe1f880, C4<1>, C4<1>;
L_0000018fffe389f0 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffdea900_0 .net *"_ivl_3", 0 0, L_0000018fffe389f0;  1 drivers
v0000018fffdec020_0 .net "inp", 0 0, L_0000018fffe1f6a0;  1 drivers
v0000018fffdeb440_0 .net8 "outp", 0 0, L_0000018fffe38a60;  1 drivers, strength-aware
v0000018fffdec3e0_0 .net "pre_outp", 0 0, L_0000018fffe379c0;  1 drivers
v0000018fffdea9a0_0 .net "re", 0 0, L_0000018fffe37b80;  1 drivers
v0000018fffdec660_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffdec160_0 .net "sel", 0 0, L_0000018fffe1f880;  alias, 1 drivers
v0000018fffdeb1c0_0 .net "we", 0 0, L_0000018fffe38670;  1 drivers
S_0000018fffdee9e0 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffdeed00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe37e20 .functor NAND 1, L_0000018fffe38670, L_0000018fffe1f6a0, C4<1>, C4<1>;
L_0000018fffe38520 .functor NAND 1, L_0000018fffe38670, L_0000018fffe378e0, C4<1>, C4<1>;
L_0000018fffe378e0 .functor NOT 1, L_0000018fffe1f6a0, C4<0>, C4<0>, C4<0>;
L_0000018fffe379c0 .functor NAND 1, L_0000018fffe37e20, L_0000018fffe38590, C4<1>, C4<1>;
L_0000018fffe38590 .functor NAND 1, L_0000018fffe38520, L_0000018fffe379c0, C4<1>, C4<1>;
v0000018fffdec200_0 .net "Q", 0 0, L_0000018fffe379c0;  alias, 1 drivers
v0000018fffdeb8a0_0 .net "Q1", 0 0, L_0000018fffe37e20;  1 drivers
v0000018fffdebf80_0 .net "Qn", 0 0, L_0000018fffe38590;  1 drivers
v0000018fffdea0e0_0 .net "Qn1", 0 0, L_0000018fffe38520;  1 drivers
v0000018fffdea540_0 .net *"_ivl_2", 0 0, L_0000018fffe378e0;  1 drivers
v0000018fffdeb940_0 .net "data", 0 0, L_0000018fffe1f6a0;  alias, 1 drivers
v0000018fffdea680_0 .net "we", 0 0, L_0000018fffe38670;  alias, 1 drivers
S_0000018fffdeeb70 .scope module, "bitcells[5]" "bitcell" 4 8, 2 1 0, S_0000018fffde3250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe38910 .functor NMOS 1, L_0000018fffe386e0, L_0000018fffe38210, C4<0>, C4<0>;
L_0000018fffe38750 .functor AND 1, v0000018fffe20000_0, L_0000018fffe1f880, C4<1>, C4<1>;
L_0000018fffe38210 .functor AND 1, L_0000018fffe37950, L_0000018fffe1f880, C4<1>, C4<1>;
L_0000018fffe37950 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffdea180_0 .net *"_ivl_3", 0 0, L_0000018fffe37950;  1 drivers
v0000018fffdeacc0_0 .net "inp", 0 0, L_0000018fffe1e660;  1 drivers
v0000018fffdeaea0_0 .net8 "outp", 0 0, L_0000018fffe38910;  1 drivers, strength-aware
v0000018fffdeaf40_0 .net "pre_outp", 0 0, L_0000018fffe386e0;  1 drivers
v0000018fffdea220_0 .net "re", 0 0, L_0000018fffe38210;  1 drivers
v0000018fffdeb580_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffdeb120_0 .net "sel", 0 0, L_0000018fffe1f880;  alias, 1 drivers
v0000018fffdea2c0_0 .net "we", 0 0, L_0000018fffe38750;  1 drivers
S_0000018fffdeee90 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffdeeb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe37c60 .functor NAND 1, L_0000018fffe38750, L_0000018fffe1e660, C4<1>, C4<1>;
L_0000018fffe38830 .functor NAND 1, L_0000018fffe38750, L_0000018fffe37a30, C4<1>, C4<1>;
L_0000018fffe37a30 .functor NOT 1, L_0000018fffe1e660, C4<0>, C4<0>, C4<0>;
L_0000018fffe386e0 .functor NAND 1, L_0000018fffe37c60, L_0000018fffe374f0, C4<1>, C4<1>;
L_0000018fffe374f0 .functor NAND 1, L_0000018fffe38830, L_0000018fffe386e0, C4<1>, C4<1>;
v0000018fffdec480_0 .net "Q", 0 0, L_0000018fffe386e0;  alias, 1 drivers
v0000018fffdec520_0 .net "Q1", 0 0, L_0000018fffe37c60;  1 drivers
v0000018fffdec700_0 .net "Qn", 0 0, L_0000018fffe374f0;  1 drivers
v0000018fffdebbc0_0 .net "Qn1", 0 0, L_0000018fffe38830;  1 drivers
v0000018fffdec7a0_0 .net *"_ivl_2", 0 0, L_0000018fffe37a30;  1 drivers
v0000018fffdeac20_0 .net "data", 0 0, L_0000018fffe1e660;  alias, 1 drivers
v0000018fffdeb4e0_0 .net "we", 0 0, L_0000018fffe38750;  alias, 1 drivers
S_0000018fffded8b0 .scope module, "bitcells[6]" "bitcell" 4 8, 2 1 0, S_0000018fffde3250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe375d0 .functor NMOS 1, L_0000018fffe37640, L_0000018fffe38280, C4<0>, C4<0>;
L_0000018fffe38980 .functor AND 1, v0000018fffe20000_0, L_0000018fffe1f880, C4<1>, C4<1>;
L_0000018fffe38280 .functor AND 1, L_0000018fffe381a0, L_0000018fffe1f880, C4<1>, C4<1>;
L_0000018fffe381a0 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffdecc00_0 .net *"_ivl_3", 0 0, L_0000018fffe381a0;  1 drivers
v0000018fffdec980_0 .net "inp", 0 0, L_0000018fffe20960;  1 drivers
v0000018fffdecb60_0 .net8 "outp", 0 0, L_0000018fffe375d0;  1 drivers, strength-aware
v0000018fffdecfc0_0 .net "pre_outp", 0 0, L_0000018fffe37640;  1 drivers
v0000018fffdece80_0 .net "re", 0 0, L_0000018fffe38280;  1 drivers
v0000018fffdeca20_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffdecca0_0 .net "sel", 0 0, L_0000018fffe1f880;  alias, 1 drivers
v0000018fffdecd40_0 .net "we", 0 0, L_0000018fffe38980;  1 drivers
S_0000018fffded0e0 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffded8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe37480 .functor NAND 1, L_0000018fffe38980, L_0000018fffe20960, C4<1>, C4<1>;
L_0000018fffe382f0 .functor NAND 1, L_0000018fffe38980, L_0000018fffe38ad0, C4<1>, C4<1>;
L_0000018fffe38ad0 .functor NOT 1, L_0000018fffe20960, C4<0>, C4<0>, C4<0>;
L_0000018fffe37640 .functor NAND 1, L_0000018fffe37480, L_0000018fffe37560, C4<1>, C4<1>;
L_0000018fffe37560 .functor NAND 1, L_0000018fffe382f0, L_0000018fffe37640, C4<1>, C4<1>;
v0000018fffdeb260_0 .net "Q", 0 0, L_0000018fffe37640;  alias, 1 drivers
v0000018fffdeb300_0 .net "Q1", 0 0, L_0000018fffe37480;  1 drivers
v0000018fffdeb620_0 .net "Qn", 0 0, L_0000018fffe37560;  1 drivers
v0000018fffdecac0_0 .net "Qn1", 0 0, L_0000018fffe382f0;  1 drivers
v0000018fffdec8e0_0 .net *"_ivl_2", 0 0, L_0000018fffe38ad0;  1 drivers
v0000018fffdecf20_0 .net "data", 0 0, L_0000018fffe20960;  alias, 1 drivers
v0000018fffdecde0_0 .net "we", 0 0, L_0000018fffe38980;  alias, 1 drivers
S_0000018fffdedef0 .scope module, "bitcells[7]" "bitcell" 4 8, 2 1 0, S_0000018fffde3250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe372c0 .functor NMOS 1, L_0000018fffe37f00, L_0000018fffe37330, C4<0>, C4<0>;
L_0000018fffe38360 .functor AND 1, v0000018fffe20000_0, L_0000018fffe1f880, C4<1>, C4<1>;
L_0000018fffe37330 .functor AND 1, L_0000018fffe37bf0, L_0000018fffe1f880, C4<1>, C4<1>;
L_0000018fffe37bf0 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffdf39d0_0 .net *"_ivl_3", 0 0, L_0000018fffe37bf0;  1 drivers
v0000018fffdf4dd0_0 .net "inp", 0 0, L_0000018fffe20b40;  1 drivers
v0000018fffdf4f10_0 .net8 "outp", 0 0, L_0000018fffe372c0;  1 drivers, strength-aware
v0000018fffdf3890_0 .net "pre_outp", 0 0, L_0000018fffe37f00;  1 drivers
v0000018fffdf5370_0 .net "re", 0 0, L_0000018fffe37330;  1 drivers
v0000018fffdf41f0_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffdf4470_0 .net "sel", 0 0, L_0000018fffe1f880;  alias, 1 drivers
v0000018fffdf4fb0_0 .net "we", 0 0, L_0000018fffe38360;  1 drivers
S_0000018fffded400 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffdedef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe38b40 .functor NAND 1, L_0000018fffe38360, L_0000018fffe20b40, C4<1>, C4<1>;
L_0000018fffe380c0 .functor NAND 1, L_0000018fffe38360, L_0000018fffe38bb0, C4<1>, C4<1>;
L_0000018fffe38bb0 .functor NOT 1, L_0000018fffe20b40, C4<0>, C4<0>, C4<0>;
L_0000018fffe37f00 .functor NAND 1, L_0000018fffe38b40, L_0000018fffe38c20, C4<1>, C4<1>;
L_0000018fffe38c20 .functor NAND 1, L_0000018fffe380c0, L_0000018fffe37f00, C4<1>, C4<1>;
v0000018fffdf4a10_0 .net "Q", 0 0, L_0000018fffe37f00;  alias, 1 drivers
v0000018fffdf3cf0_0 .net "Q1", 0 0, L_0000018fffe38b40;  1 drivers
v0000018fffdf43d0_0 .net "Qn", 0 0, L_0000018fffe38c20;  1 drivers
v0000018fffdf4650_0 .net "Qn1", 0 0, L_0000018fffe380c0;  1 drivers
v0000018fffdf34d0_0 .net *"_ivl_2", 0 0, L_0000018fffe38bb0;  1 drivers
v0000018fffdf5730_0 .net "data", 0 0, L_0000018fffe20b40;  alias, 1 drivers
v0000018fffdf4790_0 .net "we", 0 0, L_0000018fffe38360;  alias, 1 drivers
S_0000018fffdee080 .scope generate, "bytecell_insts1[3]" "bytecell_insts1[3]" 5 43, 5 43 0, S_0000018fffde1560;
 .timescale 0 0;
P_0000018fffd0c380 .param/l "i" 0 5 43, +C4<011>;
S_0000018fffdeda40 .scope module, "bytecell_inst" "bytecell" 5 44, 4 1 0, S_0000018fffdee080;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "outp";
v0000018fffdfa690_0 .net "inp", 7 0, v0000018fffe1ff60_0;  alias, 1 drivers
v0000018fffdf96f0_0 .net8 "outp", 7 0, RS_0000018fffd813a8;  alias, 8 drivers
v0000018fffdf8390_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffdf8890_0 .net "sel", 0 0, L_0000018fffe1f7e0;  1 drivers
L_0000018fffe20d20 .part v0000018fffe1ff60_0, 0, 1;
L_0000018fffe1fc40 .part v0000018fffe1ff60_0, 1, 1;
L_0000018fffe1fa60 .part v0000018fffe1ff60_0, 2, 1;
L_0000018fffe1e5c0 .part v0000018fffe1ff60_0, 3, 1;
L_0000018fffe1fce0 .part v0000018fffe1ff60_0, 4, 1;
L_0000018fffe1e700 .part v0000018fffe1ff60_0, 5, 1;
L_0000018fffe1e7a0 .part v0000018fffe1ff60_0, 6, 1;
L_0000018fffe1e8e0 .part v0000018fffe1ff60_0, 7, 1;
LS_0000018fffe1f740_0_0 .concat [ 1 1 1 1], L_0000018fffe37870, L_0000018fffe3ec00, L_0000018fffe3d770, L_0000018fffe3f220;
LS_0000018fffe1f740_0_4 .concat [ 1 1 1 1], L_0000018fffe3eab0, L_0000018fffe3da10, L_0000018fffe3d7e0, L_0000018fffe3e0a0;
L_0000018fffe1f740 .concat [ 4 4 0 0], LS_0000018fffe1f740_0_0, LS_0000018fffe1f740_0_4;
S_0000018fffdedbd0 .scope module, "bitcells[0]" "bitcell" 4 8, 2 1 0, S_0000018fffdeda40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe37870 .functor NMOS 1, L_0000018fffe37db0, L_0000018fffe37aa0, C4<0>, C4<0>;
L_0000018fffe37f70 .functor AND 1, v0000018fffe20000_0, L_0000018fffe1f7e0, C4<1>, C4<1>;
L_0000018fffe37aa0 .functor AND 1, L_0000018fffe37fe0, L_0000018fffe1f7e0, C4<1>, C4<1>;
L_0000018fffe37fe0 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffdf5870_0 .net *"_ivl_3", 0 0, L_0000018fffe37fe0;  1 drivers
v0000018fffdf4830_0 .net "inp", 0 0, L_0000018fffe20d20;  1 drivers
v0000018fffdf36b0_0 .net8 "outp", 0 0, L_0000018fffe37870;  1 drivers, strength-aware
v0000018fffdf4510_0 .net "pre_outp", 0 0, L_0000018fffe37db0;  1 drivers
v0000018fffdf54b0_0 .net "re", 0 0, L_0000018fffe37aa0;  1 drivers
v0000018fffdf5190_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffdf3930_0 .net "sel", 0 0, L_0000018fffe1f7e0;  alias, 1 drivers
v0000018fffdf48d0_0 .net "we", 0 0, L_0000018fffe37f70;  1 drivers
S_0000018fffdedd60 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffdedbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe373a0 .functor NAND 1, L_0000018fffe37f70, L_0000018fffe20d20, C4<1>, C4<1>;
L_0000018fffe37e90 .functor NAND 1, L_0000018fffe37f70, L_0000018fffe37720, C4<1>, C4<1>;
L_0000018fffe37720 .functor NOT 1, L_0000018fffe20d20, C4<0>, C4<0>, C4<0>;
L_0000018fffe37db0 .functor NAND 1, L_0000018fffe373a0, L_0000018fffe37800, C4<1>, C4<1>;
L_0000018fffe37800 .functor NAND 1, L_0000018fffe37e90, L_0000018fffe37db0, C4<1>, C4<1>;
v0000018fffdf4ab0_0 .net "Q", 0 0, L_0000018fffe37db0;  alias, 1 drivers
v0000018fffdf5410_0 .net "Q1", 0 0, L_0000018fffe373a0;  1 drivers
v0000018fffdf4d30_0 .net "Qn", 0 0, L_0000018fffe37800;  1 drivers
v0000018fffdf4970_0 .net "Qn1", 0 0, L_0000018fffe37e90;  1 drivers
v0000018fffdf5050_0 .net *"_ivl_2", 0 0, L_0000018fffe37720;  1 drivers
v0000018fffdf57d0_0 .net "data", 0 0, L_0000018fffe20d20;  alias, 1 drivers
v0000018fffdf5230_0 .net "we", 0 0, L_0000018fffe37f70;  alias, 1 drivers
S_0000018fffdfbd90 .scope module, "bitcells[1]" "bitcell" 4 8, 2 1 0, S_0000018fffdeda40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe3ec00 .functor NMOS 1, L_0000018fffe3e6c0, L_0000018fffe3e5e0, C4<0>, C4<0>;
L_0000018fffe3e3b0 .functor AND 1, v0000018fffe20000_0, L_0000018fffe1f7e0, C4<1>, C4<1>;
L_0000018fffe3e5e0 .functor AND 1, L_0000018fffe3d850, L_0000018fffe1f7e0, C4<1>, C4<1>;
L_0000018fffe3d850 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffdf55f0_0 .net *"_ivl_3", 0 0, L_0000018fffe3d850;  1 drivers
v0000018fffdf3110_0 .net "inp", 0 0, L_0000018fffe1fc40;  1 drivers
v0000018fffdf4e70_0 .net8 "outp", 0 0, L_0000018fffe3ec00;  1 drivers, strength-aware
v0000018fffdf52d0_0 .net "pre_outp", 0 0, L_0000018fffe3e6c0;  1 drivers
v0000018fffdf31b0_0 .net "re", 0 0, L_0000018fffe3e5e0;  1 drivers
v0000018fffdf3b10_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffdf3250_0 .net "sel", 0 0, L_0000018fffe1f7e0;  alias, 1 drivers
v0000018fffdf32f0_0 .net "we", 0 0, L_0000018fffe3e3b0;  1 drivers
S_0000018fffdfc3d0 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffdfbd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe3e110 .functor NAND 1, L_0000018fffe3e3b0, L_0000018fffe1fc40, C4<1>, C4<1>;
L_0000018fffe3de70 .functor NAND 1, L_0000018fffe3e3b0, L_0000018fffe3f140, C4<1>, C4<1>;
L_0000018fffe3f140 .functor NOT 1, L_0000018fffe1fc40, C4<0>, C4<0>, C4<0>;
L_0000018fffe3e6c0 .functor NAND 1, L_0000018fffe3e110, L_0000018fffe3e7a0, C4<1>, C4<1>;
L_0000018fffe3e7a0 .functor NAND 1, L_0000018fffe3de70, L_0000018fffe3e6c0, C4<1>, C4<1>;
v0000018fffdf5550_0 .net "Q", 0 0, L_0000018fffe3e6c0;  alias, 1 drivers
v0000018fffdf3d90_0 .net "Q1", 0 0, L_0000018fffe3e110;  1 drivers
v0000018fffdf4b50_0 .net "Qn", 0 0, L_0000018fffe3e7a0;  1 drivers
v0000018fffdf3a70_0 .net "Qn1", 0 0, L_0000018fffe3de70;  1 drivers
v0000018fffdf4bf0_0 .net *"_ivl_2", 0 0, L_0000018fffe3f140;  1 drivers
v0000018fffdf4c90_0 .net "data", 0 0, L_0000018fffe1fc40;  alias, 1 drivers
v0000018fffdf3e30_0 .net "we", 0 0, L_0000018fffe3e3b0;  alias, 1 drivers
S_0000018fffdfcec0 .scope module, "bitcells[2]" "bitcell" 4 8, 2 1 0, S_0000018fffdeda40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe3d770 .functor NMOS 1, L_0000018fffe3ed50, L_0000018fffe3f1b0, C4<0>, C4<0>;
L_0000018fffe3e180 .functor AND 1, v0000018fffe20000_0, L_0000018fffe1f7e0, C4<1>, C4<1>;
L_0000018fffe3f1b0 .functor AND 1, L_0000018fffe3dbd0, L_0000018fffe1f7e0, C4<1>, C4<1>;
L_0000018fffe3dbd0 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffdf3610_0 .net *"_ivl_3", 0 0, L_0000018fffe3dbd0;  1 drivers
v0000018fffdf3c50_0 .net "inp", 0 0, L_0000018fffe1fa60;  1 drivers
v0000018fffdf3ed0_0 .net8 "outp", 0 0, L_0000018fffe3d770;  1 drivers, strength-aware
v0000018fffdf3f70_0 .net "pre_outp", 0 0, L_0000018fffe3ed50;  1 drivers
v0000018fffdf4010_0 .net "re", 0 0, L_0000018fffe3f1b0;  1 drivers
v0000018fffdf4150_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffdf4330_0 .net "sel", 0 0, L_0000018fffe1f7e0;  alias, 1 drivers
v0000018fffdf45b0_0 .net "we", 0 0, L_0000018fffe3e180;  1 drivers
S_0000018fffdfc880 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffdfcec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe3eea0 .functor NAND 1, L_0000018fffe3e180, L_0000018fffe1fa60, C4<1>, C4<1>;
L_0000018fffe3da80 .functor NAND 1, L_0000018fffe3e180, L_0000018fffe3e490, C4<1>, C4<1>;
L_0000018fffe3e490 .functor NOT 1, L_0000018fffe1fa60, C4<0>, C4<0>, C4<0>;
L_0000018fffe3ed50 .functor NAND 1, L_0000018fffe3eea0, L_0000018fffe3ee30, C4<1>, C4<1>;
L_0000018fffe3ee30 .functor NAND 1, L_0000018fffe3da80, L_0000018fffe3ed50, C4<1>, C4<1>;
v0000018fffdf3390_0 .net "Q", 0 0, L_0000018fffe3ed50;  alias, 1 drivers
v0000018fffdf3430_0 .net "Q1", 0 0, L_0000018fffe3eea0;  1 drivers
v0000018fffdf3570_0 .net "Qn", 0 0, L_0000018fffe3ee30;  1 drivers
v0000018fffdf40b0_0 .net "Qn1", 0 0, L_0000018fffe3da80;  1 drivers
v0000018fffdf3bb0_0 .net *"_ivl_2", 0 0, L_0000018fffe3e490;  1 drivers
v0000018fffdf4290_0 .net "data", 0 0, L_0000018fffe1fa60;  alias, 1 drivers
v0000018fffdf3750_0 .net "we", 0 0, L_0000018fffe3e180;  alias, 1 drivers
S_0000018fffdfb110 .scope module, "bitcells[3]" "bitcell" 4 8, 2 1 0, S_0000018fffdeda40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe3f220 .functor NMOS 1, L_0000018fffe3e880, L_0000018fffe3e9d0, C4<0>, C4<0>;
L_0000018fffe3edc0 .functor AND 1, v0000018fffe20000_0, L_0000018fffe1f7e0, C4<1>, C4<1>;
L_0000018fffe3e9d0 .functor AND 1, L_0000018fffe3e960, L_0000018fffe1f7e0, C4<1>, C4<1>;
L_0000018fffe3e960 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffdf6450_0 .net *"_ivl_3", 0 0, L_0000018fffe3e960;  1 drivers
v0000018fffdf6270_0 .net "inp", 0 0, L_0000018fffe1e5c0;  1 drivers
v0000018fffdf5b90_0 .net8 "outp", 0 0, L_0000018fffe3f220;  1 drivers, strength-aware
v0000018fffdf68b0_0 .net "pre_outp", 0 0, L_0000018fffe3e880;  1 drivers
v0000018fffdf7490_0 .net "re", 0 0, L_0000018fffe3e9d0;  1 drivers
v0000018fffdf6810_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffdf6130_0 .net "sel", 0 0, L_0000018fffe1f7e0;  alias, 1 drivers
v0000018fffdf59b0_0 .net "we", 0 0, L_0000018fffe3edc0;  1 drivers
S_0000018fffdfb2a0 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffdfb110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe3e730 .functor NAND 1, L_0000018fffe3edc0, L_0000018fffe1e5c0, C4<1>, C4<1>;
L_0000018fffe3e810 .functor NAND 1, L_0000018fffe3edc0, L_0000018fffe3ea40, C4<1>, C4<1>;
L_0000018fffe3ea40 .functor NOT 1, L_0000018fffe1e5c0, C4<0>, C4<0>, C4<0>;
L_0000018fffe3e880 .functor NAND 1, L_0000018fffe3e730, L_0000018fffe3e8f0, C4<1>, C4<1>;
L_0000018fffe3e8f0 .functor NAND 1, L_0000018fffe3e810, L_0000018fffe3e880, C4<1>, C4<1>;
v0000018fffdf5eb0_0 .net "Q", 0 0, L_0000018fffe3e880;  alias, 1 drivers
v0000018fffdf6090_0 .net "Q1", 0 0, L_0000018fffe3e730;  1 drivers
v0000018fffdf7710_0 .net "Qn", 0 0, L_0000018fffe3e8f0;  1 drivers
v0000018fffdf72b0_0 .net "Qn1", 0 0, L_0000018fffe3e810;  1 drivers
v0000018fffdf75d0_0 .net *"_ivl_2", 0 0, L_0000018fffe3ea40;  1 drivers
v0000018fffdf7ad0_0 .net "data", 0 0, L_0000018fffe1e5c0;  alias, 1 drivers
v0000018fffdf7b70_0 .net "we", 0 0, L_0000018fffe3edc0;  alias, 1 drivers
S_0000018fffdfcba0 .scope module, "bitcells[4]" "bitcell" 4 8, 2 1 0, S_0000018fffdeda40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe3eab0 .functor NMOS 1, L_0000018fffe3d930, L_0000018fffe3dc40, C4<0>, C4<0>;
L_0000018fffe3e500 .functor AND 1, v0000018fffe20000_0, L_0000018fffe1f7e0, C4<1>, C4<1>;
L_0000018fffe3dc40 .functor AND 1, L_0000018fffe3e340, L_0000018fffe1f7e0, C4<1>, C4<1>;
L_0000018fffe3e340 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffdf8070_0 .net *"_ivl_3", 0 0, L_0000018fffe3e340;  1 drivers
v0000018fffdf6590_0 .net "inp", 0 0, L_0000018fffe1fce0;  1 drivers
v0000018fffdf7fd0_0 .net8 "outp", 0 0, L_0000018fffe3eab0;  1 drivers, strength-aware
v0000018fffdf6ef0_0 .net "pre_outp", 0 0, L_0000018fffe3d930;  1 drivers
v0000018fffdf5c30_0 .net "re", 0 0, L_0000018fffe3dc40;  1 drivers
v0000018fffdf7170_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffdf6310_0 .net "sel", 0 0, L_0000018fffe1f7e0;  alias, 1 drivers
v0000018fffdf7210_0 .net "we", 0 0, L_0000018fffe3e500;  1 drivers
S_0000018fffdfb430 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffdfcba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe3e2d0 .functor NAND 1, L_0000018fffe3e500, L_0000018fffe1fce0, C4<1>, C4<1>;
L_0000018fffe3db60 .functor NAND 1, L_0000018fffe3e500, L_0000018fffe3d690, C4<1>, C4<1>;
L_0000018fffe3d690 .functor NOT 1, L_0000018fffe1fce0, C4<0>, C4<0>, C4<0>;
L_0000018fffe3d930 .functor NAND 1, L_0000018fffe3e2d0, L_0000018fffe3dd20, C4<1>, C4<1>;
L_0000018fffe3dd20 .functor NAND 1, L_0000018fffe3db60, L_0000018fffe3d930, C4<1>, C4<1>;
v0000018fffdf6c70_0 .net "Q", 0 0, L_0000018fffe3d930;  alias, 1 drivers
v0000018fffdf7350_0 .net "Q1", 0 0, L_0000018fffe3e2d0;  1 drivers
v0000018fffdf61d0_0 .net "Qn", 0 0, L_0000018fffe3dd20;  1 drivers
v0000018fffdf6f90_0 .net "Qn1", 0 0, L_0000018fffe3db60;  1 drivers
v0000018fffdf7e90_0 .net *"_ivl_2", 0 0, L_0000018fffe3d690;  1 drivers
v0000018fffdf5ff0_0 .net "data", 0 0, L_0000018fffe1fce0;  alias, 1 drivers
v0000018fffdf7f30_0 .net "we", 0 0, L_0000018fffe3e500;  alias, 1 drivers
S_0000018fffdfb5c0 .scope module, "bitcells[5]" "bitcell" 4 8, 2 1 0, S_0000018fffdeda40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe3da10 .functor NMOS 1, L_0000018fffe3df50, L_0000018fffe3dee0, C4<0>, C4<0>;
L_0000018fffe3daf0 .functor AND 1, v0000018fffe20000_0, L_0000018fffe1f7e0, C4<1>, C4<1>;
L_0000018fffe3dee0 .functor AND 1, L_0000018fffe3d700, L_0000018fffe1f7e0, C4<1>, C4<1>;
L_0000018fffe3d700 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffdf5cd0_0 .net *"_ivl_3", 0 0, L_0000018fffe3d700;  1 drivers
v0000018fffdf73f0_0 .net "inp", 0 0, L_0000018fffe1e700;  1 drivers
v0000018fffdf7530_0 .net8 "outp", 0 0, L_0000018fffe3da10;  1 drivers, strength-aware
v0000018fffdf64f0_0 .net "pre_outp", 0 0, L_0000018fffe3df50;  1 drivers
v0000018fffdf66d0_0 .net "re", 0 0, L_0000018fffe3dee0;  1 drivers
v0000018fffdf77b0_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffdf7850_0 .net "sel", 0 0, L_0000018fffe1f7e0;  alias, 1 drivers
v0000018fffdf78f0_0 .net "we", 0 0, L_0000018fffe3daf0;  1 drivers
S_0000018fffdfb8e0 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffdfb5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe3f0d0 .functor NAND 1, L_0000018fffe3daf0, L_0000018fffe1e700, C4<1>, C4<1>;
L_0000018fffe3dcb0 .functor NAND 1, L_0000018fffe3daf0, L_0000018fffe3eb20, C4<1>, C4<1>;
L_0000018fffe3eb20 .functor NOT 1, L_0000018fffe1e700, C4<0>, C4<0>, C4<0>;
L_0000018fffe3df50 .functor NAND 1, L_0000018fffe3f0d0, L_0000018fffe3dd90, C4<1>, C4<1>;
L_0000018fffe3dd90 .functor NAND 1, L_0000018fffe3dcb0, L_0000018fffe3df50, C4<1>, C4<1>;
v0000018fffdf6770_0 .net "Q", 0 0, L_0000018fffe3df50;  alias, 1 drivers
v0000018fffdf6630_0 .net "Q1", 0 0, L_0000018fffe3f0d0;  1 drivers
v0000018fffdf7df0_0 .net "Qn", 0 0, L_0000018fffe3dd90;  1 drivers
v0000018fffdf63b0_0 .net "Qn1", 0 0, L_0000018fffe3dcb0;  1 drivers
v0000018fffdf7670_0 .net *"_ivl_2", 0 0, L_0000018fffe3eb20;  1 drivers
v0000018fffdf5910_0 .net "data", 0 0, L_0000018fffe1e700;  alias, 1 drivers
v0000018fffdf6db0_0 .net "we", 0 0, L_0000018fffe3daf0;  alias, 1 drivers
S_0000018fffdfc560 .scope module, "bitcells[6]" "bitcell" 4 8, 2 1 0, S_0000018fffdeda40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe3d7e0 .functor NMOS 1, L_0000018fffe3e650, L_0000018fffe3ef10, C4<0>, C4<0>;
L_0000018fffe3ece0 .functor AND 1, v0000018fffe20000_0, L_0000018fffe1f7e0, C4<1>, C4<1>;
L_0000018fffe3ef10 .functor AND 1, L_0000018fffe3d8c0, L_0000018fffe1f7e0, C4<1>, C4<1>;
L_0000018fffe3d8c0 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffdf6a90_0 .net *"_ivl_3", 0 0, L_0000018fffe3d8c0;  1 drivers
v0000018fffdf7c10_0 .net "inp", 0 0, L_0000018fffe1e7a0;  1 drivers
v0000018fffdf69f0_0 .net8 "outp", 0 0, L_0000018fffe3d7e0;  1 drivers, strength-aware
v0000018fffdf7cb0_0 .net "pre_outp", 0 0, L_0000018fffe3e650;  1 drivers
v0000018fffdf5d70_0 .net "re", 0 0, L_0000018fffe3ef10;  1 drivers
v0000018fffdf5af0_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffdf7d50_0 .net "sel", 0 0, L_0000018fffe1f7e0;  alias, 1 drivers
v0000018fffdf5e10_0 .net "we", 0 0, L_0000018fffe3ece0;  1 drivers
S_0000018fffdfc6f0 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffdfc560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe3de00 .functor NAND 1, L_0000018fffe3ece0, L_0000018fffe1e7a0, C4<1>, C4<1>;
L_0000018fffe3dfc0 .functor NAND 1, L_0000018fffe3ece0, L_0000018fffe3eb90, C4<1>, C4<1>;
L_0000018fffe3eb90 .functor NOT 1, L_0000018fffe1e7a0, C4<0>, C4<0>, C4<0>;
L_0000018fffe3e650 .functor NAND 1, L_0000018fffe3de00, L_0000018fffe3ec70, C4<1>, C4<1>;
L_0000018fffe3ec70 .functor NAND 1, L_0000018fffe3dfc0, L_0000018fffe3e650, C4<1>, C4<1>;
v0000018fffdf6bd0_0 .net "Q", 0 0, L_0000018fffe3e650;  alias, 1 drivers
v0000018fffdf5a50_0 .net "Q1", 0 0, L_0000018fffe3de00;  1 drivers
v0000018fffdf7990_0 .net "Qn", 0 0, L_0000018fffe3ec70;  1 drivers
v0000018fffdf6950_0 .net "Qn1", 0 0, L_0000018fffe3dfc0;  1 drivers
v0000018fffdf70d0_0 .net *"_ivl_2", 0 0, L_0000018fffe3eb90;  1 drivers
v0000018fffdf7030_0 .net "data", 0 0, L_0000018fffe1e7a0;  alias, 1 drivers
v0000018fffdf7a30_0 .net "we", 0 0, L_0000018fffe3ece0;  alias, 1 drivers
S_0000018fffdfba70 .scope module, "bitcells[7]" "bitcell" 4 8, 2 1 0, S_0000018fffdeda40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe3e0a0 .functor NMOS 1, L_0000018fffe3f060, L_0000018fffe3e260, C4<0>, C4<0>;
L_0000018fffe3e1f0 .functor AND 1, v0000018fffe20000_0, L_0000018fffe1f7e0, C4<1>, C4<1>;
L_0000018fffe3e260 .functor AND 1, L_0000018fffe3e420, L_0000018fffe1f7e0, C4<1>, C4<1>;
L_0000018fffe3e420 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffdf82f0_0 .net *"_ivl_3", 0 0, L_0000018fffe3e420;  1 drivers
v0000018fffdf9c90_0 .net "inp", 0 0, L_0000018fffe1e8e0;  1 drivers
v0000018fffdf9bf0_0 .net8 "outp", 0 0, L_0000018fffe3e0a0;  1 drivers, strength-aware
v0000018fffdf9b50_0 .net "pre_outp", 0 0, L_0000018fffe3f060;  1 drivers
v0000018fffdfa230_0 .net "re", 0 0, L_0000018fffe3e260;  1 drivers
v0000018fffdf9790_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffdf89d0_0 .net "sel", 0 0, L_0000018fffe1f7e0;  alias, 1 drivers
v0000018fffdf9a10_0 .net "we", 0 0, L_0000018fffe3e1f0;  1 drivers
S_0000018fffdfb750 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffdfba70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe3eff0 .functor NAND 1, L_0000018fffe3e1f0, L_0000018fffe1e8e0, C4<1>, C4<1>;
L_0000018fffe3e030 .functor NAND 1, L_0000018fffe3e1f0, L_0000018fffe3ef80, C4<1>, C4<1>;
L_0000018fffe3ef80 .functor NOT 1, L_0000018fffe1e8e0, C4<0>, C4<0>, C4<0>;
L_0000018fffe3f060 .functor NAND 1, L_0000018fffe3eff0, L_0000018fffe3d9a0, C4<1>, C4<1>;
L_0000018fffe3d9a0 .functor NAND 1, L_0000018fffe3e030, L_0000018fffe3f060, C4<1>, C4<1>;
v0000018fffdf5f50_0 .net "Q", 0 0, L_0000018fffe3f060;  alias, 1 drivers
v0000018fffdf6b30_0 .net "Q1", 0 0, L_0000018fffe3eff0;  1 drivers
v0000018fffdf6d10_0 .net "Qn", 0 0, L_0000018fffe3d9a0;  1 drivers
v0000018fffdf6e50_0 .net "Qn1", 0 0, L_0000018fffe3e030;  1 drivers
v0000018fffdf86b0_0 .net *"_ivl_2", 0 0, L_0000018fffe3ef80;  1 drivers
v0000018fffdf9ab0_0 .net "data", 0 0, L_0000018fffe1e8e0;  alias, 1 drivers
v0000018fffdf8d90_0 .net "we", 0 0, L_0000018fffe3e1f0;  alias, 1 drivers
S_0000018fffdfbc00 .scope generate, "bytecell_insts1[4]" "bytecell_insts1[4]" 5 43, 5 43 0, S_0000018fffde1560;
 .timescale 0 0;
P_0000018fffd0ce80 .param/l "i" 0 5 43, +C4<0100>;
S_0000018fffdfca10 .scope module, "bytecell_inst" "bytecell" 5 44, 4 1 0, S_0000018fffdfbc00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "outp";
v0000018fffe04cd0_0 .net "inp", 7 0, v0000018fffe1ff60_0;  alias, 1 drivers
v0000018fffe03830_0 .net8 "outp", 7 0, RS_0000018fffd813a8;  alias, 8 drivers
v0000018fffe038d0_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffe03ab0_0 .net "sel", 0 0, L_0000018fffe224e0;  1 drivers
L_0000018fffe1f920 .part v0000018fffe1ff60_0, 0, 1;
L_0000018fffe1fb00 .part v0000018fffe1ff60_0, 1, 1;
L_0000018fffe22940 .part v0000018fffe1ff60_0, 2, 1;
L_0000018fffe22440 .part v0000018fffe1ff60_0, 3, 1;
L_0000018fffe21220 .part v0000018fffe1ff60_0, 4, 1;
L_0000018fffe217c0 .part v0000018fffe1ff60_0, 5, 1;
L_0000018fffe22c60 .part v0000018fffe1ff60_0, 6, 1;
L_0000018fffe22d00 .part v0000018fffe1ff60_0, 7, 1;
LS_0000018fffe229e0_0_0 .concat [ 1 1 1 1], L_0000018fffe3f8b0, L_0000018fffe3f4c0, L_0000018fffe3be80, L_0000018fffe3ccf0;
LS_0000018fffe229e0_0_4 .concat [ 1 1 1 1], L_0000018fffe3c890, L_0000018fffe3cac0, L_0000018fffe3c9e0, L_0000018fffe3c3c0;
L_0000018fffe229e0 .concat [ 4 4 0 0], LS_0000018fffe229e0_0_0, LS_0000018fffe229e0_0_4;
S_0000018fffdfcd30 .scope module, "bitcells[0]" "bitcell" 4 8, 2 1 0, S_0000018fffdfca10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe3f8b0 .functor NMOS 1, L_0000018fffe3f840, L_0000018fffe3f300, C4<0>, C4<0>;
L_0000018fffe3f530 .functor AND 1, v0000018fffe20000_0, L_0000018fffe224e0, C4<1>, C4<1>;
L_0000018fffe3f300 .functor AND 1, L_0000018fffe3f370, L_0000018fffe224e0, C4<1>, C4<1>;
L_0000018fffe3f370 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffdf9470_0 .net *"_ivl_3", 0 0, L_0000018fffe3f370;  1 drivers
v0000018fffdf90b0_0 .net "inp", 0 0, L_0000018fffe1f920;  1 drivers
v0000018fffdf9970_0 .net8 "outp", 0 0, L_0000018fffe3f8b0;  1 drivers, strength-aware
v0000018fffdf8250_0 .net "pre_outp", 0 0, L_0000018fffe3f840;  1 drivers
v0000018fffdf9290_0 .net "re", 0 0, L_0000018fffe3f300;  1 drivers
v0000018fffdf87f0_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffdf9d30_0 .net "sel", 0 0, L_0000018fffe224e0;  alias, 1 drivers
v0000018fffdf8ed0_0 .net "we", 0 0, L_0000018fffe3f530;  1 drivers
S_0000018fffdfbf20 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffdfcd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe3e570 .functor NAND 1, L_0000018fffe3f530, L_0000018fffe1f920, C4<1>, C4<1>;
L_0000018fffe3f990 .functor NAND 1, L_0000018fffe3f530, L_0000018fffe3f680, C4<1>, C4<1>;
L_0000018fffe3f680 .functor NOT 1, L_0000018fffe1f920, C4<0>, C4<0>, C4<0>;
L_0000018fffe3f840 .functor NAND 1, L_0000018fffe3e570, L_0000018fffe3f7d0, C4<1>, C4<1>;
L_0000018fffe3f7d0 .functor NAND 1, L_0000018fffe3f990, L_0000018fffe3f840, C4<1>, C4<1>;
v0000018fffdf9510_0 .net "Q", 0 0, L_0000018fffe3f840;  alias, 1 drivers
v0000018fffdf8a70_0 .net "Q1", 0 0, L_0000018fffe3e570;  1 drivers
v0000018fffdf81b0_0 .net "Qn", 0 0, L_0000018fffe3f7d0;  1 drivers
v0000018fffdfa2d0_0 .net "Qn1", 0 0, L_0000018fffe3f990;  1 drivers
v0000018fffdf8750_0 .net *"_ivl_2", 0 0, L_0000018fffe3f680;  1 drivers
v0000018fffdf9830_0 .net "data", 0 0, L_0000018fffe1f920;  alias, 1 drivers
v0000018fffdf91f0_0 .net "we", 0 0, L_0000018fffe3f530;  alias, 1 drivers
S_0000018fffdfc0b0 .scope module, "bitcells[1]" "bitcell" 4 8, 2 1 0, S_0000018fffdfca10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe3f4c0 .functor NMOS 1, L_0000018fffe3f290, L_0000018fffe3f450, C4<0>, C4<0>;
L_0000018fffe3f760 .functor AND 1, v0000018fffe20000_0, L_0000018fffe224e0, C4<1>, C4<1>;
L_0000018fffe3f450 .functor AND 1, L_0000018fffe3f5a0, L_0000018fffe224e0, C4<1>, C4<1>;
L_0000018fffe3f5a0 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffdf8b10_0 .net *"_ivl_3", 0 0, L_0000018fffe3f5a0;  1 drivers
v0000018fffdf98d0_0 .net "inp", 0 0, L_0000018fffe1fb00;  1 drivers
v0000018fffdfa190_0 .net8 "outp", 0 0, L_0000018fffe3f4c0;  1 drivers, strength-aware
v0000018fffdfa050_0 .net "pre_outp", 0 0, L_0000018fffe3f290;  1 drivers
v0000018fffdfa0f0_0 .net "re", 0 0, L_0000018fffe3f450;  1 drivers
v0000018fffdf8930_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffdf95b0_0 .net "sel", 0 0, L_0000018fffe224e0;  alias, 1 drivers
v0000018fffdfa730_0 .net "we", 0 0, L_0000018fffe3f760;  1 drivers
S_0000018fffdfc240 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffdfc0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe3f920 .functor NAND 1, L_0000018fffe3f760, L_0000018fffe1fb00, C4<1>, C4<1>;
L_0000018fffe3f610 .functor NAND 1, L_0000018fffe3f760, L_0000018fffe3f6f0, C4<1>, C4<1>;
L_0000018fffe3f6f0 .functor NOT 1, L_0000018fffe1fb00, C4<0>, C4<0>, C4<0>;
L_0000018fffe3f290 .functor NAND 1, L_0000018fffe3f920, L_0000018fffe3f3e0, C4<1>, C4<1>;
L_0000018fffe3f3e0 .functor NAND 1, L_0000018fffe3f610, L_0000018fffe3f290, C4<1>, C4<1>;
v0000018fffdf8430_0 .net "Q", 0 0, L_0000018fffe3f290;  alias, 1 drivers
v0000018fffdf9dd0_0 .net "Q1", 0 0, L_0000018fffe3f920;  1 drivers
v0000018fffdf9e70_0 .net "Qn", 0 0, L_0000018fffe3f3e0;  1 drivers
v0000018fffdf8cf0_0 .net "Qn1", 0 0, L_0000018fffe3f610;  1 drivers
v0000018fffdf9f10_0 .net *"_ivl_2", 0 0, L_0000018fffe3f6f0;  1 drivers
v0000018fffdf9fb0_0 .net "data", 0 0, L_0000018fffe1fb00;  alias, 1 drivers
v0000018fffdfa370_0 .net "we", 0 0, L_0000018fffe3f760;  alias, 1 drivers
S_0000018fffdff670 .scope module, "bitcells[2]" "bitcell" 4 8, 2 1 0, S_0000018fffdfca10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe3be80 .functor NMOS 1, L_0000018fffe3d310, L_0000018fffe3be10, C4<0>, C4<0>;
L_0000018fffe3c580 .functor AND 1, v0000018fffe20000_0, L_0000018fffe224e0, C4<1>, C4<1>;
L_0000018fffe3be10 .functor AND 1, L_0000018fffe3d2a0, L_0000018fffe224e0, C4<1>, C4<1>;
L_0000018fffe3d2a0 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffdfa7d0_0 .net *"_ivl_3", 0 0, L_0000018fffe3d2a0;  1 drivers
v0000018fffdfa870_0 .net "inp", 0 0, L_0000018fffe22940;  1 drivers
v0000018fffdf9330_0 .net8 "outp", 0 0, L_0000018fffe3be80;  1 drivers, strength-aware
v0000018fffdf8e30_0 .net "pre_outp", 0 0, L_0000018fffe3d310;  1 drivers
v0000018fffdf84d0_0 .net "re", 0 0, L_0000018fffe3be10;  1 drivers
v0000018fffdf8110_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffdf8610_0 .net "sel", 0 0, L_0000018fffe224e0;  alias, 1 drivers
v0000018fffdf9150_0 .net "we", 0 0, L_0000018fffe3c580;  1 drivers
S_0000018fffdff800 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffdff670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe3c6d0 .functor NAND 1, L_0000018fffe3c580, L_0000018fffe22940, C4<1>, C4<1>;
L_0000018fffe3cdd0 .functor NAND 1, L_0000018fffe3c580, L_0000018fffe3cd60, C4<1>, C4<1>;
L_0000018fffe3cd60 .functor NOT 1, L_0000018fffe22940, C4<0>, C4<0>, C4<0>;
L_0000018fffe3d310 .functor NAND 1, L_0000018fffe3c6d0, L_0000018fffe3d3f0, C4<1>, C4<1>;
L_0000018fffe3d3f0 .functor NAND 1, L_0000018fffe3cdd0, L_0000018fffe3d310, C4<1>, C4<1>;
v0000018fffdfa410_0 .net "Q", 0 0, L_0000018fffe3d310;  alias, 1 drivers
v0000018fffdf8570_0 .net "Q1", 0 0, L_0000018fffe3c6d0;  1 drivers
v0000018fffdf8bb0_0 .net "Qn", 0 0, L_0000018fffe3d3f0;  1 drivers
v0000018fffdfa4b0_0 .net "Qn1", 0 0, L_0000018fffe3cdd0;  1 drivers
v0000018fffdfa550_0 .net *"_ivl_2", 0 0, L_0000018fffe3cd60;  1 drivers
v0000018fffdfa5f0_0 .net "data", 0 0, L_0000018fffe22940;  alias, 1 drivers
v0000018fffdf8c50_0 .net "we", 0 0, L_0000018fffe3c580;  alias, 1 drivers
S_0000018fffe00160 .scope module, "bitcells[3]" "bitcell" 4 8, 2 1 0, S_0000018fffdfca10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe3ccf0 .functor NMOS 1, L_0000018fffe3d1c0, L_0000018fffe3cf20, C4<0>, C4<0>;
L_0000018fffe3d4d0 .functor AND 1, v0000018fffe20000_0, L_0000018fffe224e0, C4<1>, C4<1>;
L_0000018fffe3cf20 .functor AND 1, L_0000018fffe3c5f0, L_0000018fffe224e0, C4<1>, C4<1>;
L_0000018fffe3c5f0 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffdfab90_0 .net *"_ivl_3", 0 0, L_0000018fffe3c5f0;  1 drivers
v0000018fffdfa9b0_0 .net "inp", 0 0, L_0000018fffe22440;  1 drivers
v0000018fffdfaaf0_0 .net8 "outp", 0 0, L_0000018fffe3ccf0;  1 drivers, strength-aware
v0000018fffdfaf50_0 .net "pre_outp", 0 0, L_0000018fffe3d1c0;  1 drivers
v0000018fffdfac30_0 .net "re", 0 0, L_0000018fffe3cf20;  1 drivers
v0000018fffdfae10_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffdfacd0_0 .net "sel", 0 0, L_0000018fffe224e0;  alias, 1 drivers
v0000018fffdfaff0_0 .net "we", 0 0, L_0000018fffe3d4d0;  1 drivers
S_0000018fffdff990 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffe00160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe3bcc0 .functor NAND 1, L_0000018fffe3d4d0, L_0000018fffe22440, C4<1>, C4<1>;
L_0000018fffe3ceb0 .functor NAND 1, L_0000018fffe3d4d0, L_0000018fffe3bda0, C4<1>, C4<1>;
L_0000018fffe3bda0 .functor NOT 1, L_0000018fffe22440, C4<0>, C4<0>, C4<0>;
L_0000018fffe3d1c0 .functor NAND 1, L_0000018fffe3bcc0, L_0000018fffe3c430, C4<1>, C4<1>;
L_0000018fffe3c430 .functor NAND 1, L_0000018fffe3ceb0, L_0000018fffe3d1c0, C4<1>, C4<1>;
v0000018fffdf8f70_0 .net "Q", 0 0, L_0000018fffe3d1c0;  alias, 1 drivers
v0000018fffdf9010_0 .net "Q1", 0 0, L_0000018fffe3bcc0;  1 drivers
v0000018fffdf93d0_0 .net "Qn", 0 0, L_0000018fffe3c430;  1 drivers
v0000018fffdf9650_0 .net "Qn1", 0 0, L_0000018fffe3ceb0;  1 drivers
v0000018fffdfaeb0_0 .net *"_ivl_2", 0 0, L_0000018fffe3bda0;  1 drivers
v0000018fffdfa910_0 .net "data", 0 0, L_0000018fffe22440;  alias, 1 drivers
v0000018fffdfaa50_0 .net "we", 0 0, L_0000018fffe3d4d0;  alias, 1 drivers
S_0000018fffdff030 .scope module, "bitcells[4]" "bitcell" 4 8, 2 1 0, S_0000018fffdfca10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe3c890 .functor NMOS 1, L_0000018fffe3bef0, L_0000018fffe3d460, C4<0>, C4<0>;
L_0000018fffe3bb70 .functor AND 1, v0000018fffe20000_0, L_0000018fffe224e0, C4<1>, C4<1>;
L_0000018fffe3d460 .functor AND 1, L_0000018fffe3cb30, L_0000018fffe224e0, C4<1>, C4<1>;
L_0000018fffe3cb30 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffe02610_0 .net *"_ivl_3", 0 0, L_0000018fffe3cb30;  1 drivers
v0000018fffe04190_0 .net "inp", 0 0, L_0000018fffe21220;  1 drivers
v0000018fffe03dd0_0 .net8 "outp", 0 0, L_0000018fffe3c890;  1 drivers, strength-aware
v0000018fffe036f0_0 .net "pre_outp", 0 0, L_0000018fffe3bef0;  1 drivers
v0000018fffe02cf0_0 .net "re", 0 0, L_0000018fffe3d460;  1 drivers
v0000018fffe04690_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffe04230_0 .net "sel", 0 0, L_0000018fffe224e0;  alias, 1 drivers
v0000018fffe02d90_0 .net "we", 0 0, L_0000018fffe3bb70;  1 drivers
S_0000018fffdfe9f0 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffdff030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe3c660 .functor NAND 1, L_0000018fffe3bb70, L_0000018fffe21220, C4<1>, C4<1>;
L_0000018fffe3c740 .functor NAND 1, L_0000018fffe3bb70, L_0000018fffe3bb00, C4<1>, C4<1>;
L_0000018fffe3bb00 .functor NOT 1, L_0000018fffe21220, C4<0>, C4<0>, C4<0>;
L_0000018fffe3bef0 .functor NAND 1, L_0000018fffe3c660, L_0000018fffe3d000, C4<1>, C4<1>;
L_0000018fffe3d000 .functor NAND 1, L_0000018fffe3c740, L_0000018fffe3bef0, C4<1>, C4<1>;
v0000018fffdfad70_0 .net "Q", 0 0, L_0000018fffe3bef0;  alias, 1 drivers
v0000018fffe03510_0 .net "Q1", 0 0, L_0000018fffe3c660;  1 drivers
v0000018fffe03f10_0 .net "Qn", 0 0, L_0000018fffe3d000;  1 drivers
v0000018fffe03fb0_0 .net "Qn1", 0 0, L_0000018fffe3c740;  1 drivers
v0000018fffe045f0_0 .net *"_ivl_2", 0 0, L_0000018fffe3bb00;  1 drivers
v0000018fffe027f0_0 .net "data", 0 0, L_0000018fffe21220;  alias, 1 drivers
v0000018fffe040f0_0 .net "we", 0 0, L_0000018fffe3bb70;  alias, 1 drivers
S_0000018fffdfffd0 .scope module, "bitcells[5]" "bitcell" 4 8, 2 1 0, S_0000018fffdfca10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe3cac0 .functor NMOS 1, L_0000018fffe3d540, L_0000018fffe3d5b0, C4<0>, C4<0>;
L_0000018fffe3cc80 .functor AND 1, v0000018fffe20000_0, L_0000018fffe224e0, C4<1>, C4<1>;
L_0000018fffe3d5b0 .functor AND 1, L_0000018fffe3bc50, L_0000018fffe224e0, C4<1>, C4<1>;
L_0000018fffe3bc50 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffe047d0_0 .net *"_ivl_3", 0 0, L_0000018fffe3bc50;  1 drivers
v0000018fffe02750_0 .net "inp", 0 0, L_0000018fffe217c0;  1 drivers
v0000018fffe029d0_0 .net8 "outp", 0 0, L_0000018fffe3cac0;  1 drivers, strength-aware
v0000018fffe030b0_0 .net "pre_outp", 0 0, L_0000018fffe3d540;  1 drivers
v0000018fffe02a70_0 .net "re", 0 0, L_0000018fffe3d5b0;  1 drivers
v0000018fffe03e70_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffe04730_0 .net "sel", 0 0, L_0000018fffe224e0;  alias, 1 drivers
v0000018fffe03150_0 .net "we", 0 0, L_0000018fffe3cc80;  1 drivers
S_0000018fffdfe860 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffdfffd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe3c820 .functor NAND 1, L_0000018fffe3cc80, L_0000018fffe217c0, C4<1>, C4<1>;
L_0000018fffe3cba0 .functor NAND 1, L_0000018fffe3cc80, L_0000018fffe3c510, C4<1>, C4<1>;
L_0000018fffe3c510 .functor NOT 1, L_0000018fffe217c0, C4<0>, C4<0>, C4<0>;
L_0000018fffe3d540 .functor NAND 1, L_0000018fffe3c820, L_0000018fffe3cc10, C4<1>, C4<1>;
L_0000018fffe3cc10 .functor NAND 1, L_0000018fffe3cba0, L_0000018fffe3d540, C4<1>, C4<1>;
v0000018fffe03970_0 .net "Q", 0 0, L_0000018fffe3d540;  alias, 1 drivers
v0000018fffe02e30_0 .net "Q1", 0 0, L_0000018fffe3c820;  1 drivers
v0000018fffe03790_0 .net "Qn", 0 0, L_0000018fffe3cc10;  1 drivers
v0000018fffe02ed0_0 .net "Qn1", 0 0, L_0000018fffe3cba0;  1 drivers
v0000018fffe02f70_0 .net *"_ivl_2", 0 0, L_0000018fffe3c510;  1 drivers
v0000018fffe02b10_0 .net "data", 0 0, L_0000018fffe217c0;  alias, 1 drivers
v0000018fffe03010_0 .net "we", 0 0, L_0000018fffe3cc80;  alias, 1 drivers
S_0000018fffe002f0 .scope module, "bitcells[6]" "bitcell" 4 8, 2 1 0, S_0000018fffdfca10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe3c9e0 .functor NMOS 1, L_0000018fffe3c350, L_0000018fffe3cf90, C4<0>, C4<0>;
L_0000018fffe3c040 .functor AND 1, v0000018fffe20000_0, L_0000018fffe224e0, C4<1>, C4<1>;
L_0000018fffe3cf90 .functor AND 1, L_0000018fffe3bd30, L_0000018fffe224e0, C4<1>, C4<1>;
L_0000018fffe3bd30 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffe03330_0 .net *"_ivl_3", 0 0, L_0000018fffe3bd30;  1 drivers
v0000018fffe03bf0_0 .net "inp", 0 0, L_0000018fffe22c60;  1 drivers
v0000018fffe02890_0 .net8 "outp", 0 0, L_0000018fffe3c9e0;  1 drivers, strength-aware
v0000018fffe042d0_0 .net "pre_outp", 0 0, L_0000018fffe3c350;  1 drivers
v0000018fffe02570_0 .net "re", 0 0, L_0000018fffe3cf90;  1 drivers
v0000018fffe04370_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffe033d0_0 .net "sel", 0 0, L_0000018fffe224e0;  alias, 1 drivers
v0000018fffe04410_0 .net "we", 0 0, L_0000018fffe3c040;  1 drivers
S_0000018fffdfe540 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffe002f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe3bf60 .functor NAND 1, L_0000018fffe3c040, L_0000018fffe22c60, C4<1>, C4<1>;
L_0000018fffe3d620 .functor NAND 1, L_0000018fffe3c040, L_0000018fffe3d380, C4<1>, C4<1>;
L_0000018fffe3d380 .functor NOT 1, L_0000018fffe22c60, C4<0>, C4<0>, C4<0>;
L_0000018fffe3c350 .functor NAND 1, L_0000018fffe3bf60, L_0000018fffe3bfd0, C4<1>, C4<1>;
L_0000018fffe3bfd0 .functor NAND 1, L_0000018fffe3d620, L_0000018fffe3c350, C4<1>, C4<1>;
v0000018fffe035b0_0 .net "Q", 0 0, L_0000018fffe3c350;  alias, 1 drivers
v0000018fffe04050_0 .net "Q1", 0 0, L_0000018fffe3bf60;  1 drivers
v0000018fffe026b0_0 .net "Qn", 0 0, L_0000018fffe3bfd0;  1 drivers
v0000018fffe031f0_0 .net "Qn1", 0 0, L_0000018fffe3d620;  1 drivers
v0000018fffe02c50_0 .net *"_ivl_2", 0 0, L_0000018fffe3d380;  1 drivers
v0000018fffe03290_0 .net "data", 0 0, L_0000018fffe22c60;  alias, 1 drivers
v0000018fffe03c90_0 .net "we", 0 0, L_0000018fffe3c040;  alias, 1 drivers
S_0000018fffdfe6d0 .scope module, "bitcells[7]" "bitcell" 4 8, 2 1 0, S_0000018fffdfca10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe3c3c0 .functor NMOS 1, L_0000018fffe3bbe0, L_0000018fffe3c0b0, C4<0>, C4<0>;
L_0000018fffe3d070 .functor AND 1, v0000018fffe20000_0, L_0000018fffe224e0, C4<1>, C4<1>;
L_0000018fffe3c0b0 .functor AND 1, L_0000018fffe3c900, L_0000018fffe224e0, C4<1>, C4<1>;
L_0000018fffe3c900 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffe04870_0 .net *"_ivl_3", 0 0, L_0000018fffe3c900;  1 drivers
v0000018fffe04910_0 .net "inp", 0 0, L_0000018fffe22d00;  1 drivers
v0000018fffe049b0_0 .net8 "outp", 0 0, L_0000018fffe3c3c0;  1 drivers, strength-aware
v0000018fffe03d30_0 .net "pre_outp", 0 0, L_0000018fffe3bbe0;  1 drivers
v0000018fffe04a50_0 .net "re", 0 0, L_0000018fffe3c0b0;  1 drivers
v0000018fffe03650_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffe04b90_0 .net "sel", 0 0, L_0000018fffe224e0;  alias, 1 drivers
v0000018fffe04c30_0 .net "we", 0 0, L_0000018fffe3d070;  1 drivers
S_0000018fffdfeea0 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffdfe6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe3ba90 .functor NAND 1, L_0000018fffe3d070, L_0000018fffe22d00, C4<1>, C4<1>;
L_0000018fffe3ce40 .functor NAND 1, L_0000018fffe3d070, L_0000018fffe3d230, C4<1>, C4<1>;
L_0000018fffe3d230 .functor NOT 1, L_0000018fffe22d00, C4<0>, C4<0>, C4<0>;
L_0000018fffe3bbe0 .functor NAND 1, L_0000018fffe3ba90, L_0000018fffe3c7b0, C4<1>, C4<1>;
L_0000018fffe3c7b0 .functor NAND 1, L_0000018fffe3ce40, L_0000018fffe3bbe0, C4<1>, C4<1>;
v0000018fffe03a10_0 .net "Q", 0 0, L_0000018fffe3bbe0;  alias, 1 drivers
v0000018fffe02bb0_0 .net "Q1", 0 0, L_0000018fffe3ba90;  1 drivers
v0000018fffe03470_0 .net "Qn", 0 0, L_0000018fffe3c7b0;  1 drivers
v0000018fffe04550_0 .net "Qn1", 0 0, L_0000018fffe3ce40;  1 drivers
v0000018fffe04af0_0 .net *"_ivl_2", 0 0, L_0000018fffe3d230;  1 drivers
v0000018fffe02930_0 .net "data", 0 0, L_0000018fffe22d00;  alias, 1 drivers
v0000018fffe044b0_0 .net "we", 0 0, L_0000018fffe3d070;  alias, 1 drivers
S_0000018fffdff4e0 .scope generate, "bytecell_insts1[5]" "bytecell_insts1[5]" 5 43, 5 43 0, S_0000018fffde1560;
 .timescale 0 0;
P_0000018fffd0cd40 .param/l "i" 0 5 43, +C4<0101>;
S_0000018fffdff1c0 .scope module, "bytecell_inst" "bytecell" 5 44, 4 1 0, S_0000018fffdff4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "outp";
v0000018fffe07cf0_0 .net "inp", 7 0, v0000018fffe1ff60_0;  alias, 1 drivers
v0000018fffe07d90_0 .net8 "outp", 7 0, RS_0000018fffd813a8;  alias, 8 drivers
v0000018fffe08790_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffe083d0_0 .net "sel", 0 0, L_0000018fffe21360;  1 drivers
L_0000018fffe21040 .part v0000018fffe1ff60_0, 0, 1;
L_0000018fffe226c0 .part v0000018fffe1ff60_0, 1, 1;
L_0000018fffe21cc0 .part v0000018fffe1ff60_0, 2, 1;
L_0000018fffe20e60 .part v0000018fffe1ff60_0, 3, 1;
L_0000018fffe22a80 .part v0000018fffe1ff60_0, 4, 1;
L_0000018fffe228a0 .part v0000018fffe1ff60_0, 5, 1;
L_0000018fffe22da0 .part v0000018fffe1ff60_0, 6, 1;
L_0000018fffe22b20 .part v0000018fffe1ff60_0, 7, 1;
LS_0000018fffe230c0_0_0 .concat [ 1 1 1 1], L_0000018fffe3d150, L_0000018fffe4d390, L_0000018fffe4d710, L_0000018fffe4e510;
LS_0000018fffe230c0_0_4 .concat [ 1 1 1 1], L_0000018fffe4cf30, L_0000018fffe4e430, L_0000018fffe4e270, L_0000018fffe4de80;
L_0000018fffe230c0 .concat [ 4 4 0 0], LS_0000018fffe230c0_0_0, LS_0000018fffe230c0_0_4;
S_0000018fffdffb20 .scope module, "bitcells[0]" "bitcell" 4 8, 2 1 0, S_0000018fffdff1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe3d150 .functor NMOS 1, L_0000018fffe3c190, L_0000018fffe3c4a0, C4<0>, C4<0>;
L_0000018fffe3c270 .functor AND 1, v0000018fffe20000_0, L_0000018fffe21360, C4<1>, C4<1>;
L_0000018fffe3c4a0 .functor AND 1, L_0000018fffe3c970, L_0000018fffe21360, C4<1>, C4<1>;
L_0000018fffe3c970 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffe06850_0 .net *"_ivl_3", 0 0, L_0000018fffe3c970;  1 drivers
v0000018fffe065d0_0 .net "inp", 0 0, L_0000018fffe21040;  1 drivers
v0000018fffe06df0_0 .net8 "outp", 0 0, L_0000018fffe3d150;  1 drivers, strength-aware
v0000018fffe06670_0 .net "pre_outp", 0 0, L_0000018fffe3c190;  1 drivers
v0000018fffe04eb0_0 .net "re", 0 0, L_0000018fffe3c4a0;  1 drivers
v0000018fffe059f0_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffe05130_0 .net "sel", 0 0, L_0000018fffe21360;  alias, 1 drivers
v0000018fffe04e10_0 .net "we", 0 0, L_0000018fffe3c270;  1 drivers
S_0000018fffdffcb0 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffdffb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe3c200 .functor NAND 1, L_0000018fffe3c270, L_0000018fffe21040, C4<1>, C4<1>;
L_0000018fffe3c120 .functor NAND 1, L_0000018fffe3c270, L_0000018fffe3d0e0, C4<1>, C4<1>;
L_0000018fffe3d0e0 .functor NOT 1, L_0000018fffe21040, C4<0>, C4<0>, C4<0>;
L_0000018fffe3c190 .functor NAND 1, L_0000018fffe3c200, L_0000018fffe3c2e0, C4<1>, C4<1>;
L_0000018fffe3c2e0 .functor NAND 1, L_0000018fffe3c120, L_0000018fffe3c190, C4<1>, C4<1>;
v0000018fffe03b50_0 .net "Q", 0 0, L_0000018fffe3c190;  alias, 1 drivers
v0000018fffe06350_0 .net "Q1", 0 0, L_0000018fffe3c200;  1 drivers
v0000018fffe056d0_0 .net "Qn", 0 0, L_0000018fffe3c2e0;  1 drivers
v0000018fffe05090_0 .net "Qn1", 0 0, L_0000018fffe3c120;  1 drivers
v0000018fffe06b70_0 .net *"_ivl_2", 0 0, L_0000018fffe3d0e0;  1 drivers
v0000018fffe06a30_0 .net "data", 0 0, L_0000018fffe21040;  alias, 1 drivers
v0000018fffe04f50_0 .net "we", 0 0, L_0000018fffe3c270;  alias, 1 drivers
S_0000018fffdfed10 .scope module, "bitcells[1]" "bitcell" 4 8, 2 1 0, S_0000018fffdff1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe4d390 .functor NMOS 1, L_0000018fffe4def0, L_0000018fffe4e120, C4<0>, C4<0>;
L_0000018fffe4cfa0 .functor AND 1, v0000018fffe20000_0, L_0000018fffe21360, C4<1>, C4<1>;
L_0000018fffe4e120 .functor AND 1, L_0000018fffe4de10, L_0000018fffe21360, C4<1>, C4<1>;
L_0000018fffe4de10 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffe05770_0 .net *"_ivl_3", 0 0, L_0000018fffe4de10;  1 drivers
v0000018fffe07070_0 .net "inp", 0 0, L_0000018fffe226c0;  1 drivers
v0000018fffe071b0_0 .net8 "outp", 0 0, L_0000018fffe4d390;  1 drivers, strength-aware
v0000018fffe06c10_0 .net "pre_outp", 0 0, L_0000018fffe4def0;  1 drivers
v0000018fffe063f0_0 .net "re", 0 0, L_0000018fffe4e120;  1 drivers
v0000018fffe07110_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffe07250_0 .net "sel", 0 0, L_0000018fffe21360;  alias, 1 drivers
v0000018fffe060d0_0 .net "we", 0 0, L_0000018fffe4cfa0;  1 drivers
S_0000018fffdffe40 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffdfed10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe3ca50 .functor NAND 1, L_0000018fffe4cfa0, L_0000018fffe226c0, C4<1>, C4<1>;
L_0000018fffe4cc20 .functor NAND 1, L_0000018fffe4cfa0, L_0000018fffe4dfd0, C4<1>, C4<1>;
L_0000018fffe4dfd0 .functor NOT 1, L_0000018fffe226c0, C4<0>, C4<0>, C4<0>;
L_0000018fffe4def0 .functor NAND 1, L_0000018fffe3ca50, L_0000018fffe4d550, C4<1>, C4<1>;
L_0000018fffe4d550 .functor NAND 1, L_0000018fffe4cc20, L_0000018fffe4def0, C4<1>, C4<1>;
v0000018fffe06210_0 .net "Q", 0 0, L_0000018fffe4def0;  alias, 1 drivers
v0000018fffe05810_0 .net "Q1", 0 0, L_0000018fffe3ca50;  1 drivers
v0000018fffe04ff0_0 .net "Qn", 0 0, L_0000018fffe4d550;  1 drivers
v0000018fffe05450_0 .net "Qn1", 0 0, L_0000018fffe4cc20;  1 drivers
v0000018fffe05e50_0 .net *"_ivl_2", 0 0, L_0000018fffe4dfd0;  1 drivers
v0000018fffe053b0_0 .net "data", 0 0, L_0000018fffe226c0;  alias, 1 drivers
v0000018fffe051d0_0 .net "we", 0 0, L_0000018fffe4cfa0;  alias, 1 drivers
S_0000018fffdfeb80 .scope module, "bitcells[2]" "bitcell" 4 8, 2 1 0, S_0000018fffdff1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe4d710 .functor NMOS 1, L_0000018fffe4cc90, L_0000018fffe4d080, C4<0>, C4<0>;
L_0000018fffe4d010 .functor AND 1, v0000018fffe20000_0, L_0000018fffe21360, C4<1>, C4<1>;
L_0000018fffe4d080 .functor AND 1, L_0000018fffe4cd70, L_0000018fffe21360, C4<1>, C4<1>;
L_0000018fffe4cd70 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffe05ef0_0 .net *"_ivl_3", 0 0, L_0000018fffe4cd70;  1 drivers
v0000018fffe06cb0_0 .net "inp", 0 0, L_0000018fffe21cc0;  1 drivers
v0000018fffe054f0_0 .net8 "outp", 0 0, L_0000018fffe4d710;  1 drivers, strength-aware
v0000018fffe06f30_0 .net "pre_outp", 0 0, L_0000018fffe4cc90;  1 drivers
v0000018fffe05270_0 .net "re", 0 0, L_0000018fffe4d080;  1 drivers
v0000018fffe07390_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffe06fd0_0 .net "sel", 0 0, L_0000018fffe21360;  alias, 1 drivers
v0000018fffe05bd0_0 .net "we", 0 0, L_0000018fffe4d010;  1 drivers
S_0000018fffdff350 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffdfeb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe4d8d0 .functor NAND 1, L_0000018fffe4d010, L_0000018fffe21cc0, C4<1>, C4<1>;
L_0000018fffe4dcc0 .functor NAND 1, L_0000018fffe4d010, L_0000018fffe4e190, C4<1>, C4<1>;
L_0000018fffe4e190 .functor NOT 1, L_0000018fffe21cc0, C4<0>, C4<0>, C4<0>;
L_0000018fffe4cc90 .functor NAND 1, L_0000018fffe4d8d0, L_0000018fffe4d5c0, C4<1>, C4<1>;
L_0000018fffe4d5c0 .functor NAND 1, L_0000018fffe4dcc0, L_0000018fffe4cc90, C4<1>, C4<1>;
v0000018fffe06030_0 .net "Q", 0 0, L_0000018fffe4cc90;  alias, 1 drivers
v0000018fffe07430_0 .net "Q1", 0 0, L_0000018fffe4d8d0;  1 drivers
v0000018fffe06e90_0 .net "Qn", 0 0, L_0000018fffe4d5c0;  1 drivers
v0000018fffe05b30_0 .net "Qn1", 0 0, L_0000018fffe4dcc0;  1 drivers
v0000018fffe06530_0 .net *"_ivl_2", 0 0, L_0000018fffe4e190;  1 drivers
v0000018fffe06490_0 .net "data", 0 0, L_0000018fffe21cc0;  alias, 1 drivers
v0000018fffe06710_0 .net "we", 0 0, L_0000018fffe4d010;  alias, 1 drivers
S_0000018fffe141a0 .scope module, "bitcells[3]" "bitcell" 4 8, 2 1 0, S_0000018fffdff1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe4e510 .functor NMOS 1, L_0000018fffe4cec0, L_0000018fffe4e040, C4<0>, C4<0>;
L_0000018fffe4d0f0 .functor AND 1, v0000018fffe20000_0, L_0000018fffe21360, C4<1>, C4<1>;
L_0000018fffe4e040 .functor AND 1, L_0000018fffe4d400, L_0000018fffe21360, C4<1>, C4<1>;
L_0000018fffe4d400 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffe068f0_0 .net *"_ivl_3", 0 0, L_0000018fffe4d400;  1 drivers
v0000018fffe05590_0 .net "inp", 0 0, L_0000018fffe20e60;  1 drivers
v0000018fffe05630_0 .net8 "outp", 0 0, L_0000018fffe4e510;  1 drivers, strength-aware
v0000018fffe072f0_0 .net "pre_outp", 0 0, L_0000018fffe4cec0;  1 drivers
v0000018fffe074d0_0 .net "re", 0 0, L_0000018fffe4e040;  1 drivers
v0000018fffe06990_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffe06ad0_0 .net "sel", 0 0, L_0000018fffe21360;  alias, 1 drivers
v0000018fffe05d10_0 .net "we", 0 0, L_0000018fffe4d0f0;  1 drivers
S_0000018fffe128a0 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffe141a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe4dda0 .functor NAND 1, L_0000018fffe4d0f0, L_0000018fffe20e60, C4<1>, C4<1>;
L_0000018fffe4cde0 .functor NAND 1, L_0000018fffe4d0f0, L_0000018fffe4d7f0, C4<1>, C4<1>;
L_0000018fffe4d7f0 .functor NOT 1, L_0000018fffe20e60, C4<0>, C4<0>, C4<0>;
L_0000018fffe4cec0 .functor NAND 1, L_0000018fffe4dda0, L_0000018fffe4d630, C4<1>, C4<1>;
L_0000018fffe4d630 .functor NAND 1, L_0000018fffe4cde0, L_0000018fffe4cec0, C4<1>, C4<1>;
v0000018fffe05f90_0 .net "Q", 0 0, L_0000018fffe4cec0;  alias, 1 drivers
v0000018fffe058b0_0 .net "Q1", 0 0, L_0000018fffe4dda0;  1 drivers
v0000018fffe05a90_0 .net "Qn", 0 0, L_0000018fffe4d630;  1 drivers
v0000018fffe05310_0 .net "Qn1", 0 0, L_0000018fffe4cde0;  1 drivers
v0000018fffe05950_0 .net *"_ivl_2", 0 0, L_0000018fffe4d7f0;  1 drivers
v0000018fffe05c70_0 .net "data", 0 0, L_0000018fffe20e60;  alias, 1 drivers
v0000018fffe067b0_0 .net "we", 0 0, L_0000018fffe4d0f0;  alias, 1 drivers
S_0000018fffe12d50 .scope module, "bitcells[4]" "bitcell" 4 8, 2 1 0, S_0000018fffdff1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe4cf30 .functor NMOS 1, L_0000018fffe4dd30, L_0000018fffe4d1d0, C4<0>, C4<0>;
L_0000018fffe4d470 .functor AND 1, v0000018fffe20000_0, L_0000018fffe21360, C4<1>, C4<1>;
L_0000018fffe4d1d0 .functor AND 1, L_0000018fffe4d780, L_0000018fffe21360, C4<1>, C4<1>;
L_0000018fffe4d780 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffe08d30_0 .net *"_ivl_3", 0 0, L_0000018fffe4d780;  1 drivers
v0000018fffe090f0_0 .net "inp", 0 0, L_0000018fffe22a80;  1 drivers
v0000018fffe08470_0 .net8 "outp", 0 0, L_0000018fffe4cf30;  1 drivers, strength-aware
v0000018fffe09870_0 .net "pre_outp", 0 0, L_0000018fffe4dd30;  1 drivers
v0000018fffe09730_0 .net "re", 0 0, L_0000018fffe4d1d0;  1 drivers
v0000018fffe08bf0_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffe09370_0 .net "sel", 0 0, L_0000018fffe21360;  alias, 1 drivers
v0000018fffe08c90_0 .net "we", 0 0, L_0000018fffe4d470;  1 drivers
S_0000018fffe12710 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffe12d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe4ce50 .functor NAND 1, L_0000018fffe4d470, L_0000018fffe22a80, C4<1>, C4<1>;
L_0000018fffe4d160 .functor NAND 1, L_0000018fffe4d470, L_0000018fffe4e350, C4<1>, C4<1>;
L_0000018fffe4e350 .functor NOT 1, L_0000018fffe22a80, C4<0>, C4<0>, C4<0>;
L_0000018fffe4dd30 .functor NAND 1, L_0000018fffe4ce50, L_0000018fffe4e580, C4<1>, C4<1>;
L_0000018fffe4e580 .functor NAND 1, L_0000018fffe4d160, L_0000018fffe4dd30, C4<1>, C4<1>;
v0000018fffe05db0_0 .net "Q", 0 0, L_0000018fffe4dd30;  alias, 1 drivers
v0000018fffe06d50_0 .net "Q1", 0 0, L_0000018fffe4ce50;  1 drivers
v0000018fffe062b0_0 .net "Qn", 0 0, L_0000018fffe4e580;  1 drivers
v0000018fffe06170_0 .net "Qn1", 0 0, L_0000018fffe4d160;  1 drivers
v0000018fffe04d70_0 .net *"_ivl_2", 0 0, L_0000018fffe4e350;  1 drivers
v0000018fffe07c50_0 .net "data", 0 0, L_0000018fffe22a80;  alias, 1 drivers
v0000018fffe08650_0 .net "we", 0 0, L_0000018fffe4d470;  alias, 1 drivers
S_0000018fffe12a30 .scope module, "bitcells[5]" "bitcell" 4 8, 2 1 0, S_0000018fffdff1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe4e430 .functor NMOS 1, L_0000018fffe4d860, L_0000018fffe4cad0, C4<0>, C4<0>;
L_0000018fffe4d4e0 .functor AND 1, v0000018fffe20000_0, L_0000018fffe21360, C4<1>, C4<1>;
L_0000018fffe4cad0 .functor AND 1, L_0000018fffe4e200, L_0000018fffe21360, C4<1>, C4<1>;
L_0000018fffe4e200 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffe09410_0 .net *"_ivl_3", 0 0, L_0000018fffe4e200;  1 drivers
v0000018fffe077f0_0 .net "inp", 0 0, L_0000018fffe228a0;  1 drivers
v0000018fffe08e70_0 .net8 "outp", 0 0, L_0000018fffe4e430;  1 drivers, strength-aware
v0000018fffe08f10_0 .net "pre_outp", 0 0, L_0000018fffe4d860;  1 drivers
v0000018fffe09230_0 .net "re", 0 0, L_0000018fffe4cad0;  1 drivers
v0000018fffe09550_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffe07890_0 .net "sel", 0 0, L_0000018fffe21360;  alias, 1 drivers
v0000018fffe09c30_0 .net "we", 0 0, L_0000018fffe4d4e0;  1 drivers
S_0000018fffe139d0 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffe12a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe4e660 .functor NAND 1, L_0000018fffe4d4e0, L_0000018fffe228a0, C4<1>, C4<1>;
L_0000018fffe4d6a0 .functor NAND 1, L_0000018fffe4d4e0, L_0000018fffe4e0b0, C4<1>, C4<1>;
L_0000018fffe4e0b0 .functor NOT 1, L_0000018fffe228a0, C4<0>, C4<0>, C4<0>;
L_0000018fffe4d860 .functor NAND 1, L_0000018fffe4e660, L_0000018fffe4d240, C4<1>, C4<1>;
L_0000018fffe4d240 .functor NAND 1, L_0000018fffe4d6a0, L_0000018fffe4d860, C4<1>, C4<1>;
v0000018fffe099b0_0 .net "Q", 0 0, L_0000018fffe4d860;  alias, 1 drivers
v0000018fffe09af0_0 .net "Q1", 0 0, L_0000018fffe4e660;  1 drivers
v0000018fffe08dd0_0 .net "Qn", 0 0, L_0000018fffe4d240;  1 drivers
v0000018fffe09b90_0 .net "Qn1", 0 0, L_0000018fffe4d6a0;  1 drivers
v0000018fffe08150_0 .net *"_ivl_2", 0 0, L_0000018fffe4e0b0;  1 drivers
v0000018fffe094b0_0 .net "data", 0 0, L_0000018fffe228a0;  alias, 1 drivers
v0000018fffe07ed0_0 .net "we", 0 0, L_0000018fffe4d4e0;  alias, 1 drivers
S_0000018fffe13390 .scope module, "bitcells[6]" "bitcell" 4 8, 2 1 0, S_0000018fffdff1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe4e270 .functor NMOS 1, L_0000018fffe4db00, L_0000018fffe4cd00, C4<0>, C4<0>;
L_0000018fffe4cb40 .functor AND 1, v0000018fffe20000_0, L_0000018fffe21360, C4<1>, C4<1>;
L_0000018fffe4cd00 .functor AND 1, L_0000018fffe4e2e0, L_0000018fffe21360, C4<1>, C4<1>;
L_0000018fffe4e2e0 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffe07750_0 .net *"_ivl_3", 0 0, L_0000018fffe4e2e0;  1 drivers
v0000018fffe09690_0 .net "inp", 0 0, L_0000018fffe22da0;  1 drivers
v0000018fffe097d0_0 .net8 "outp", 0 0, L_0000018fffe4e270;  1 drivers, strength-aware
v0000018fffe09190_0 .net "pre_outp", 0 0, L_0000018fffe4db00;  1 drivers
v0000018fffe07f70_0 .net "re", 0 0, L_0000018fffe4cd00;  1 drivers
v0000018fffe07610_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffe09910_0 .net "sel", 0 0, L_0000018fffe21360;  alias, 1 drivers
v0000018fffe076b0_0 .net "we", 0 0, L_0000018fffe4cb40;  1 drivers
S_0000018fffe136b0 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffe13390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe4d940 .functor NAND 1, L_0000018fffe4cb40, L_0000018fffe22da0, C4<1>, C4<1>;
L_0000018fffe4d2b0 .functor NAND 1, L_0000018fffe4cb40, L_0000018fffe4e5f0, C4<1>, C4<1>;
L_0000018fffe4e5f0 .functor NOT 1, L_0000018fffe22da0, C4<0>, C4<0>, C4<0>;
L_0000018fffe4db00 .functor NAND 1, L_0000018fffe4d940, L_0000018fffe4dbe0, C4<1>, C4<1>;
L_0000018fffe4dbe0 .functor NAND 1, L_0000018fffe4d2b0, L_0000018fffe4db00, C4<1>, C4<1>;
v0000018fffe07b10_0 .net "Q", 0 0, L_0000018fffe4db00;  alias, 1 drivers
v0000018fffe08510_0 .net "Q1", 0 0, L_0000018fffe4d940;  1 drivers
v0000018fffe095f0_0 .net "Qn", 0 0, L_0000018fffe4dbe0;  1 drivers
v0000018fffe07bb0_0 .net "Qn1", 0 0, L_0000018fffe4d2b0;  1 drivers
v0000018fffe09a50_0 .net *"_ivl_2", 0 0, L_0000018fffe4e5f0;  1 drivers
v0000018fffe08010_0 .net "data", 0 0, L_0000018fffe22da0;  alias, 1 drivers
v0000018fffe09cd0_0 .net "we", 0 0, L_0000018fffe4cb40;  alias, 1 drivers
S_0000018fffe13840 .scope module, "bitcells[7]" "bitcell" 4 8, 2 1 0, S_0000018fffdff1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe4de80 .functor NMOS 1, L_0000018fffe4d320, L_0000018fffe4e4a0, C4<0>, C4<0>;
L_0000018fffe4db70 .functor AND 1, v0000018fffe20000_0, L_0000018fffe21360, C4<1>, C4<1>;
L_0000018fffe4e4a0 .functor AND 1, L_0000018fffe4cbb0, L_0000018fffe21360, C4<1>, C4<1>;
L_0000018fffe4cbb0 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffe080b0_0 .net *"_ivl_3", 0 0, L_0000018fffe4cbb0;  1 drivers
v0000018fffe07e30_0 .net "inp", 0 0, L_0000018fffe22b20;  1 drivers
v0000018fffe07570_0 .net8 "outp", 0 0, L_0000018fffe4de80;  1 drivers, strength-aware
v0000018fffe081f0_0 .net "pre_outp", 0 0, L_0000018fffe4d320;  1 drivers
v0000018fffe08970_0 .net "re", 0 0, L_0000018fffe4e4a0;  1 drivers
v0000018fffe08290_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffe079d0_0 .net "sel", 0 0, L_0000018fffe21360;  alias, 1 drivers
v0000018fffe07a70_0 .net "we", 0 0, L_0000018fffe4db70;  1 drivers
S_0000018fffe12ee0 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffe13840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe4df60 .functor NAND 1, L_0000018fffe4db70, L_0000018fffe22b20, C4<1>, C4<1>;
L_0000018fffe4d9b0 .functor NAND 1, L_0000018fffe4db70, L_0000018fffe4da20, C4<1>, C4<1>;
L_0000018fffe4da20 .functor NOT 1, L_0000018fffe22b20, C4<0>, C4<0>, C4<0>;
L_0000018fffe4d320 .functor NAND 1, L_0000018fffe4df60, L_0000018fffe4e3c0, C4<1>, C4<1>;
L_0000018fffe4e3c0 .functor NAND 1, L_0000018fffe4d9b0, L_0000018fffe4d320, C4<1>, C4<1>;
v0000018fffe08fb0_0 .net "Q", 0 0, L_0000018fffe4d320;  alias, 1 drivers
v0000018fffe085b0_0 .net "Q1", 0 0, L_0000018fffe4df60;  1 drivers
v0000018fffe09050_0 .net "Qn", 0 0, L_0000018fffe4e3c0;  1 drivers
v0000018fffe07930_0 .net "Qn1", 0 0, L_0000018fffe4d9b0;  1 drivers
v0000018fffe086f0_0 .net *"_ivl_2", 0 0, L_0000018fffe4da20;  1 drivers
v0000018fffe092d0_0 .net "data", 0 0, L_0000018fffe22b20;  alias, 1 drivers
v0000018fffe08330_0 .net "we", 0 0, L_0000018fffe4db70;  alias, 1 drivers
S_0000018fffe13b60 .scope generate, "bytecell_insts1[6]" "bytecell_insts1[6]" 5 43, 5 43 0, S_0000018fffde1560;
 .timescale 0 0;
P_0000018fffd0d040 .param/l "i" 0 5 43, +C4<0110>;
S_0000018fffe12bc0 .scope module, "bytecell_inst" "bytecell" 5 44, 4 1 0, S_0000018fffe13b60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "outp";
v0000018fffe17ae0_0 .net "inp", 7 0, v0000018fffe1ff60_0;  alias, 1 drivers
v0000018fffe19020_0 .net8 "outp", 7 0, RS_0000018fffd813a8;  alias, 8 drivers
v0000018fffe17c20_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffe19200_0 .net "sel", 0 0, L_0000018fffe22ee0;  1 drivers
L_0000018fffe21a40 .part v0000018fffe1ff60_0, 0, 1;
L_0000018fffe21400 .part v0000018fffe1ff60_0, 1, 1;
L_0000018fffe210e0 .part v0000018fffe1ff60_0, 2, 1;
L_0000018fffe223a0 .part v0000018fffe1ff60_0, 3, 1;
L_0000018fffe22e40 .part v0000018fffe1ff60_0, 4, 1;
L_0000018fffe22bc0 .part v0000018fffe1ff60_0, 5, 1;
L_0000018fffe22f80 .part v0000018fffe1ff60_0, 6, 1;
L_0000018fffe20f00 .part v0000018fffe1ff60_0, 7, 1;
LS_0000018fffe221c0_0_0 .concat [ 1 1 1 1], L_0000018fffe4ed60, L_0000018fffe4eac0, L_0000018fffe4c130, L_0000018fffe4b090;
LS_0000018fffe221c0_0_4 .concat [ 1 1 1 1], L_0000018fffe4b480, L_0000018fffe4c7c0, L_0000018fffe4b640, L_0000018fffe4b790;
L_0000018fffe221c0 .concat [ 4 4 0 0], LS_0000018fffe221c0_0_0, LS_0000018fffe221c0_0_4;
S_0000018fffe13520 .scope module, "bitcells[0]" "bitcell" 4 8, 2 1 0, S_0000018fffe12bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe4ed60 .functor NMOS 1, L_0000018fffe4e820, L_0000018fffe4e6d0, C4<0>, C4<0>;
L_0000018fffe4edd0 .functor AND 1, v0000018fffe20000_0, L_0000018fffe22ee0, C4<1>, C4<1>;
L_0000018fffe4e6d0 .functor AND 1, L_0000018fffe4e890, L_0000018fffe22ee0, C4<1>, C4<1>;
L_0000018fffe4e890 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffe0a270_0 .net *"_ivl_3", 0 0, L_0000018fffe4e890;  1 drivers
v0000018fffe0a090_0 .net "inp", 0 0, L_0000018fffe21a40;  1 drivers
v0000018fffe0a450_0 .net8 "outp", 0 0, L_0000018fffe4ed60;  1 drivers, strength-aware
v0000018fffe0a310_0 .net "pre_outp", 0 0, L_0000018fffe4e820;  1 drivers
v0000018fffe09eb0_0 .net "re", 0 0, L_0000018fffe4e6d0;  1 drivers
v0000018fffe0a3b0_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffe09d70_0 .net "sel", 0 0, L_0000018fffe22ee0;  alias, 1 drivers
v0000018fffe0a130_0 .net "we", 0 0, L_0000018fffe4edd0;  1 drivers
S_0000018fffe13070 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffe13520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe4da90 .functor NAND 1, L_0000018fffe4edd0, L_0000018fffe21a40, C4<1>, C4<1>;
L_0000018fffe4dc50 .functor NAND 1, L_0000018fffe4edd0, L_0000018fffe4eba0, C4<1>, C4<1>;
L_0000018fffe4eba0 .functor NOT 1, L_0000018fffe21a40, C4<0>, C4<0>, C4<0>;
L_0000018fffe4e820 .functor NAND 1, L_0000018fffe4da90, L_0000018fffe4ecf0, C4<1>, C4<1>;
L_0000018fffe4ecf0 .functor NAND 1, L_0000018fffe4dc50, L_0000018fffe4e820, C4<1>, C4<1>;
v0000018fffe08830_0 .net "Q", 0 0, L_0000018fffe4e820;  alias, 1 drivers
v0000018fffe088d0_0 .net "Q1", 0 0, L_0000018fffe4da90;  1 drivers
v0000018fffe08a10_0 .net "Qn", 0 0, L_0000018fffe4ecf0;  1 drivers
v0000018fffe08ab0_0 .net "Qn1", 0 0, L_0000018fffe4dc50;  1 drivers
v0000018fffe08b50_0 .net *"_ivl_2", 0 0, L_0000018fffe4eba0;  1 drivers
v0000018fffe09ff0_0 .net "data", 0 0, L_0000018fffe21a40;  alias, 1 drivers
v0000018fffe0a1d0_0 .net "we", 0 0, L_0000018fffe4edd0;  alias, 1 drivers
S_0000018fffe14330 .scope module, "bitcells[1]" "bitcell" 4 8, 2 1 0, S_0000018fffe12bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe4eac0 .functor NMOS 1, L_0000018fffe4e9e0, L_0000018fffe4ec10, C4<0>, C4<0>;
L_0000018fffe4eb30 .functor AND 1, v0000018fffe20000_0, L_0000018fffe22ee0, C4<1>, C4<1>;
L_0000018fffe4ec10 .functor AND 1, L_0000018fffe4ec80, L_0000018fffe22ee0, C4<1>, C4<1>;
L_0000018fffe4ec80 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffe16140_0 .net *"_ivl_3", 0 0, L_0000018fffe4ec80;  1 drivers
v0000018fffe14a20_0 .net "inp", 0 0, L_0000018fffe21400;  1 drivers
v0000018fffe15e20_0 .net8 "outp", 0 0, L_0000018fffe4eac0;  1 drivers, strength-aware
v0000018fffe16640_0 .net "pre_outp", 0 0, L_0000018fffe4e9e0;  1 drivers
v0000018fffe14e80_0 .net "re", 0 0, L_0000018fffe4ec10;  1 drivers
v0000018fffe14700_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffe168c0_0 .net "sel", 0 0, L_0000018fffe22ee0;  alias, 1 drivers
v0000018fffe15240_0 .net "we", 0 0, L_0000018fffe4eb30;  1 drivers
S_0000018fffe13e80 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffe14330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe4e900 .functor NAND 1, L_0000018fffe4eb30, L_0000018fffe21400, C4<1>, C4<1>;
L_0000018fffe4e970 .functor NAND 1, L_0000018fffe4eb30, L_0000018fffe4e740, C4<1>, C4<1>;
L_0000018fffe4e740 .functor NOT 1, L_0000018fffe21400, C4<0>, C4<0>, C4<0>;
L_0000018fffe4e9e0 .functor NAND 1, L_0000018fffe4e900, L_0000018fffe4ea50, C4<1>, C4<1>;
L_0000018fffe4ea50 .functor NAND 1, L_0000018fffe4e970, L_0000018fffe4e9e0, C4<1>, C4<1>;
v0000018fffe09e10_0 .net "Q", 0 0, L_0000018fffe4e9e0;  alias, 1 drivers
v0000018fffe09f50_0 .net "Q1", 0 0, L_0000018fffe4e900;  1 drivers
v0000018fffe160a0_0 .net "Qn", 0 0, L_0000018fffe4ea50;  1 drivers
v0000018fffe15a60_0 .net "Qn1", 0 0, L_0000018fffe4e970;  1 drivers
v0000018fffe15f60_0 .net *"_ivl_2", 0 0, L_0000018fffe4e740;  1 drivers
v0000018fffe15d80_0 .net "data", 0 0, L_0000018fffe21400;  alias, 1 drivers
v0000018fffe159c0_0 .net "we", 0 0, L_0000018fffe4eb30;  alias, 1 drivers
S_0000018fffe13200 .scope module, "bitcells[2]" "bitcell" 4 8, 2 1 0, S_0000018fffe12bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe4c130 .functor NMOS 1, L_0000018fffe4b720, L_0000018fffe4b3a0, C4<0>, C4<0>;
L_0000018fffe4b250 .functor AND 1, v0000018fffe20000_0, L_0000018fffe22ee0, C4<1>, C4<1>;
L_0000018fffe4b3a0 .functor AND 1, L_0000018fffe4b870, L_0000018fffe22ee0, C4<1>, C4<1>;
L_0000018fffe4b870 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffe15ba0_0 .net *"_ivl_3", 0 0, L_0000018fffe4b870;  1 drivers
v0000018fffe154c0_0 .net "inp", 0 0, L_0000018fffe210e0;  1 drivers
v0000018fffe16960_0 .net8 "outp", 0 0, L_0000018fffe4c130;  1 drivers, strength-aware
v0000018fffe16a00_0 .net "pre_outp", 0 0, L_0000018fffe4b720;  1 drivers
v0000018fffe15ce0_0 .net "re", 0 0, L_0000018fffe4b3a0;  1 drivers
v0000018fffe15ec0_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffe161e0_0 .net "sel", 0 0, L_0000018fffe22ee0;  alias, 1 drivers
v0000018fffe16aa0_0 .net "we", 0 0, L_0000018fffe4b250;  1 drivers
S_0000018fffe13cf0 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffe13200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe4e7b0 .functor NAND 1, L_0000018fffe4b250, L_0000018fffe210e0, C4<1>, C4<1>;
L_0000018fffe4c750 .functor NAND 1, L_0000018fffe4b250, L_0000018fffe4be90, C4<1>, C4<1>;
L_0000018fffe4be90 .functor NOT 1, L_0000018fffe210e0, C4<0>, C4<0>, C4<0>;
L_0000018fffe4b720 .functor NAND 1, L_0000018fffe4e7b0, L_0000018fffe4b100, C4<1>, C4<1>;
L_0000018fffe4b100 .functor NAND 1, L_0000018fffe4c750, L_0000018fffe4b720, C4<1>, C4<1>;
v0000018fffe16000_0 .net "Q", 0 0, L_0000018fffe4b720;  alias, 1 drivers
v0000018fffe15b00_0 .net "Q1", 0 0, L_0000018fffe4e7b0;  1 drivers
v0000018fffe15060_0 .net "Qn", 0 0, L_0000018fffe4b100;  1 drivers
v0000018fffe14660_0 .net "Qn1", 0 0, L_0000018fffe4c750;  1 drivers
v0000018fffe15c40_0 .net *"_ivl_2", 0 0, L_0000018fffe4be90;  1 drivers
v0000018fffe147a0_0 .net "data", 0 0, L_0000018fffe210e0;  alias, 1 drivers
v0000018fffe14f20_0 .net "we", 0 0, L_0000018fffe4b250;  alias, 1 drivers
S_0000018fffe14010 .scope module, "bitcells[3]" "bitcell" 4 8, 2 1 0, S_0000018fffe12bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe4b090 .functor NMOS 1, L_0000018fffe4bcd0, L_0000018fffe4b2c0, C4<0>, C4<0>;
L_0000018fffe4c9f0 .functor AND 1, v0000018fffe20000_0, L_0000018fffe22ee0, C4<1>, C4<1>;
L_0000018fffe4b2c0 .functor AND 1, L_0000018fffe4bd40, L_0000018fffe22ee0, C4<1>, C4<1>;
L_0000018fffe4bd40 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffe14fc0_0 .net *"_ivl_3", 0 0, L_0000018fffe4bd40;  1 drivers
v0000018fffe16320_0 .net "inp", 0 0, L_0000018fffe223a0;  1 drivers
v0000018fffe163c0_0 .net8 "outp", 0 0, L_0000018fffe4b090;  1 drivers, strength-aware
v0000018fffe151a0_0 .net "pre_outp", 0 0, L_0000018fffe4bcd0;  1 drivers
v0000018fffe16460_0 .net "re", 0 0, L_0000018fffe4b2c0;  1 drivers
v0000018fffe14d40_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffe16500_0 .net "sel", 0 0, L_0000018fffe22ee0;  alias, 1 drivers
v0000018fffe16820_0 .net "we", 0 0, L_0000018fffe4c9f0;  1 drivers
S_0000018fffe12580 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffe14010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe4c830 .functor NAND 1, L_0000018fffe4c9f0, L_0000018fffe223a0, C4<1>, C4<1>;
L_0000018fffe4b170 .functor NAND 1, L_0000018fffe4c9f0, L_0000018fffe4bf00, C4<1>, C4<1>;
L_0000018fffe4bf00 .functor NOT 1, L_0000018fffe223a0, C4<0>, C4<0>, C4<0>;
L_0000018fffe4bcd0 .functor NAND 1, L_0000018fffe4c830, L_0000018fffe4c1a0, C4<1>, C4<1>;
L_0000018fffe4c1a0 .functor NAND 1, L_0000018fffe4b170, L_0000018fffe4bcd0, C4<1>, C4<1>;
v0000018fffe16b40_0 .net "Q", 0 0, L_0000018fffe4bcd0;  alias, 1 drivers
v0000018fffe16280_0 .net "Q1", 0 0, L_0000018fffe4c830;  1 drivers
v0000018fffe16be0_0 .net "Qn", 0 0, L_0000018fffe4c1a0;  1 drivers
v0000018fffe14ac0_0 .net "Qn1", 0 0, L_0000018fffe4b170;  1 drivers
v0000018fffe16c80_0 .net *"_ivl_2", 0 0, L_0000018fffe4bf00;  1 drivers
v0000018fffe145c0_0 .net "data", 0 0, L_0000018fffe223a0;  alias, 1 drivers
v0000018fffe14980_0 .net "we", 0 0, L_0000018fffe4c9f0;  alias, 1 drivers
S_0000018fffe24a50 .scope module, "bitcells[4]" "bitcell" 4 8, 2 1 0, S_0000018fffe12bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe4b480 .functor NMOS 1, L_0000018fffe4b410, L_0000018fffe4c0c0, C4<0>, C4<0>;
L_0000018fffe4c050 .functor AND 1, v0000018fffe20000_0, L_0000018fffe22ee0, C4<1>, C4<1>;
L_0000018fffe4c0c0 .functor AND 1, L_0000018fffe4c280, L_0000018fffe22ee0, C4<1>, C4<1>;
L_0000018fffe4c280 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffe15380_0 .net *"_ivl_3", 0 0, L_0000018fffe4c280;  1 drivers
v0000018fffe16780_0 .net "inp", 0 0, L_0000018fffe22e40;  1 drivers
v0000018fffe15560_0 .net8 "outp", 0 0, L_0000018fffe4b480;  1 drivers, strength-aware
v0000018fffe148e0_0 .net "pre_outp", 0 0, L_0000018fffe4b410;  1 drivers
v0000018fffe15740_0 .net "re", 0 0, L_0000018fffe4c0c0;  1 drivers
v0000018fffe157e0_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffe14b60_0 .net "sel", 0 0, L_0000018fffe22ee0;  alias, 1 drivers
v0000018fffe14ca0_0 .net "we", 0 0, L_0000018fffe4c050;  1 drivers
S_0000018fffe248c0 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffe24a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe4c590 .functor NAND 1, L_0000018fffe4c050, L_0000018fffe22e40, C4<1>, C4<1>;
L_0000018fffe4c670 .functor NAND 1, L_0000018fffe4c050, L_0000018fffe4afb0, C4<1>, C4<1>;
L_0000018fffe4afb0 .functor NOT 1, L_0000018fffe22e40, C4<0>, C4<0>, C4<0>;
L_0000018fffe4b410 .functor NAND 1, L_0000018fffe4c590, L_0000018fffe4ca60, C4<1>, C4<1>;
L_0000018fffe4ca60 .functor NAND 1, L_0000018fffe4c670, L_0000018fffe4b410, C4<1>, C4<1>;
v0000018fffe14c00_0 .net "Q", 0 0, L_0000018fffe4b410;  alias, 1 drivers
v0000018fffe16d20_0 .net "Q1", 0 0, L_0000018fffe4c590;  1 drivers
v0000018fffe165a0_0 .net "Qn", 0 0, L_0000018fffe4ca60;  1 drivers
v0000018fffe166e0_0 .net "Qn1", 0 0, L_0000018fffe4c670;  1 drivers
v0000018fffe14de0_0 .net *"_ivl_2", 0 0, L_0000018fffe4afb0;  1 drivers
v0000018fffe15880_0 .net "data", 0 0, L_0000018fffe22e40;  alias, 1 drivers
v0000018fffe14840_0 .net "we", 0 0, L_0000018fffe4c050;  alias, 1 drivers
S_0000018fffe25ea0 .scope module, "bitcells[5]" "bitcell" 4 8, 2 1 0, S_0000018fffe12bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe4c7c0 .functor NMOS 1, L_0000018fffe4b1e0, L_0000018fffe4bb80, C4<0>, C4<0>;
L_0000018fffe4b560 .functor AND 1, v0000018fffe20000_0, L_0000018fffe22ee0, C4<1>, C4<1>;
L_0000018fffe4bb80 .functor AND 1, L_0000018fffe4af40, L_0000018fffe22ee0, C4<1>, C4<1>;
L_0000018fffe4af40 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffe18bc0_0 .net *"_ivl_3", 0 0, L_0000018fffe4af40;  1 drivers
v0000018fffe18760_0 .net "inp", 0 0, L_0000018fffe22bc0;  1 drivers
v0000018fffe18c60_0 .net8 "outp", 0 0, L_0000018fffe4c7c0;  1 drivers, strength-aware
v0000018fffe181c0_0 .net "pre_outp", 0 0, L_0000018fffe4b1e0;  1 drivers
v0000018fffe17a40_0 .net "re", 0 0, L_0000018fffe4bb80;  1 drivers
v0000018fffe186c0_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffe17220_0 .net "sel", 0 0, L_0000018fffe22ee0;  alias, 1 drivers
v0000018fffe18940_0 .net "we", 0 0, L_0000018fffe4b560;  1 drivers
S_0000018fffe26350 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffe25ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe4bfe0 .functor NAND 1, L_0000018fffe4b560, L_0000018fffe22bc0, C4<1>, C4<1>;
L_0000018fffe4c980 .functor NAND 1, L_0000018fffe4b560, L_0000018fffe4b4f0, C4<1>, C4<1>;
L_0000018fffe4b4f0 .functor NOT 1, L_0000018fffe22bc0, C4<0>, C4<0>, C4<0>;
L_0000018fffe4b1e0 .functor NAND 1, L_0000018fffe4bfe0, L_0000018fffe4b330, C4<1>, C4<1>;
L_0000018fffe4b330 .functor NAND 1, L_0000018fffe4c980, L_0000018fffe4b1e0, C4<1>, C4<1>;
v0000018fffe15100_0 .net "Q", 0 0, L_0000018fffe4b1e0;  alias, 1 drivers
v0000018fffe152e0_0 .net "Q1", 0 0, L_0000018fffe4bfe0;  1 drivers
v0000018fffe15920_0 .net "Qn", 0 0, L_0000018fffe4b330;  1 drivers
v0000018fffe15420_0 .net "Qn1", 0 0, L_0000018fffe4c980;  1 drivers
v0000018fffe15600_0 .net *"_ivl_2", 0 0, L_0000018fffe4b4f0;  1 drivers
v0000018fffe156a0_0 .net "data", 0 0, L_0000018fffe22bc0;  alias, 1 drivers
v0000018fffe17fe0_0 .net "we", 0 0, L_0000018fffe4b560;  alias, 1 drivers
S_0000018fffe25860 .scope module, "bitcells[6]" "bitcell" 4 8, 2 1 0, S_0000018fffe12bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe4b640 .functor NMOS 1, L_0000018fffe4b950, L_0000018fffe4c210, C4<0>, C4<0>;
L_0000018fffe4aed0 .functor AND 1, v0000018fffe20000_0, L_0000018fffe22ee0, C4<1>, C4<1>;
L_0000018fffe4c210 .functor AND 1, L_0000018fffe4b9c0, L_0000018fffe22ee0, C4<1>, C4<1>;
L_0000018fffe4b9c0 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffe18300_0 .net *"_ivl_3", 0 0, L_0000018fffe4b9c0;  1 drivers
v0000018fffe18580_0 .net "inp", 0 0, L_0000018fffe22f80;  1 drivers
v0000018fffe18080_0 .net8 "outp", 0 0, L_0000018fffe4b640;  1 drivers, strength-aware
v0000018fffe19480_0 .net "pre_outp", 0 0, L_0000018fffe4b950;  1 drivers
v0000018fffe18e40_0 .net "re", 0 0, L_0000018fffe4c210;  1 drivers
v0000018fffe18ee0_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffe17b80_0 .net "sel", 0 0, L_0000018fffe22ee0;  alias, 1 drivers
v0000018fffe17040_0 .net "we", 0 0, L_0000018fffe4aed0;  1 drivers
S_0000018fffe24be0 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffe25860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe4b5d0 .functor NAND 1, L_0000018fffe4aed0, L_0000018fffe22f80, C4<1>, C4<1>;
L_0000018fffe4c440 .functor NAND 1, L_0000018fffe4aed0, L_0000018fffe4bdb0, C4<1>, C4<1>;
L_0000018fffe4bdb0 .functor NOT 1, L_0000018fffe22f80, C4<0>, C4<0>, C4<0>;
L_0000018fffe4b950 .functor NAND 1, L_0000018fffe4b5d0, L_0000018fffe4c8a0, C4<1>, C4<1>;
L_0000018fffe4c8a0 .functor NAND 1, L_0000018fffe4c440, L_0000018fffe4b950, C4<1>, C4<1>;
v0000018fffe16dc0_0 .net "Q", 0 0, L_0000018fffe4b950;  alias, 1 drivers
v0000018fffe19340_0 .net "Q1", 0 0, L_0000018fffe4b5d0;  1 drivers
v0000018fffe183a0_0 .net "Qn", 0 0, L_0000018fffe4c8a0;  1 drivers
v0000018fffe17e00_0 .net "Qn1", 0 0, L_0000018fffe4c440;  1 drivers
v0000018fffe17180_0 .net *"_ivl_2", 0 0, L_0000018fffe4bdb0;  1 drivers
v0000018fffe18d00_0 .net "data", 0 0, L_0000018fffe22f80;  alias, 1 drivers
v0000018fffe184e0_0 .net "we", 0 0, L_0000018fffe4aed0;  alias, 1 drivers
S_0000018fffe259f0 .scope module, "bitcells[7]" "bitcell" 4 8, 2 1 0, S_0000018fffe12bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe4b790 .functor NMOS 1, L_0000018fffe4b6b0, L_0000018fffe4c360, C4<0>, C4<0>;
L_0000018fffe4b800 .functor AND 1, v0000018fffe20000_0, L_0000018fffe22ee0, C4<1>, C4<1>;
L_0000018fffe4c360 .functor AND 1, L_0000018fffe4c3d0, L_0000018fffe22ee0, C4<1>, C4<1>;
L_0000018fffe4c3d0 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffe18120_0 .net *"_ivl_3", 0 0, L_0000018fffe4c3d0;  1 drivers
v0000018fffe17360_0 .net "inp", 0 0, L_0000018fffe20f00;  1 drivers
v0000018fffe18800_0 .net8 "outp", 0 0, L_0000018fffe4b790;  1 drivers, strength-aware
v0000018fffe17d60_0 .net "pre_outp", 0 0, L_0000018fffe4b6b0;  1 drivers
v0000018fffe177c0_0 .net "re", 0 0, L_0000018fffe4c360;  1 drivers
v0000018fffe193e0_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffe17860_0 .net "sel", 0 0, L_0000018fffe22ee0;  alias, 1 drivers
v0000018fffe188a0_0 .net "we", 0 0, L_0000018fffe4b800;  1 drivers
S_0000018fffe25b80 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffe259f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe4c910 .functor NAND 1, L_0000018fffe4b800, L_0000018fffe20f00, C4<1>, C4<1>;
L_0000018fffe4c2f0 .functor NAND 1, L_0000018fffe4b800, L_0000018fffe4bf70, C4<1>, C4<1>;
L_0000018fffe4bf70 .functor NOT 1, L_0000018fffe20f00, C4<0>, C4<0>, C4<0>;
L_0000018fffe4b6b0 .functor NAND 1, L_0000018fffe4c910, L_0000018fffe4b020, C4<1>, C4<1>;
L_0000018fffe4b020 .functor NAND 1, L_0000018fffe4c2f0, L_0000018fffe4b6b0, C4<1>, C4<1>;
v0000018fffe174a0_0 .net "Q", 0 0, L_0000018fffe4b6b0;  alias, 1 drivers
v0000018fffe17400_0 .net "Q1", 0 0, L_0000018fffe4c910;  1 drivers
v0000018fffe17540_0 .net "Qn", 0 0, L_0000018fffe4b020;  1 drivers
v0000018fffe172c0_0 .net "Qn1", 0 0, L_0000018fffe4c2f0;  1 drivers
v0000018fffe18440_0 .net *"_ivl_2", 0 0, L_0000018fffe4bf70;  1 drivers
v0000018fffe17720_0 .net "data", 0 0, L_0000018fffe20f00;  alias, 1 drivers
v0000018fffe190c0_0 .net "we", 0 0, L_0000018fffe4b800;  alias, 1 drivers
S_0000018fffe24d70 .scope generate, "bytecell_insts1[7]" "bytecell_insts1[7]" 5 43, 5 43 0, S_0000018fffde1560;
 .timescale 0 0;
P_0000018fffd0cdc0 .param/l "i" 0 5 43, +C4<0111>;
S_0000018fffe256d0 .scope module, "bytecell_inst" "bytecell" 5 44, 4 1 0, S_0000018fffe24d70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "outp";
v0000018fffe1c7c0_0 .net "inp", 7 0, v0000018fffe1ff60_0;  alias, 1 drivers
v0000018fffe1c9a0_0 .net8 "outp", 7 0, RS_0000018fffd813a8;  alias, 8 drivers
v0000018fffe1d940_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffe1e3e0_0 .net "sel", 0 0, L_0000018fffe21d60;  1 drivers
L_0000018fffe23020 .part v0000018fffe1ff60_0, 0, 1;
L_0000018fffe23160 .part v0000018fffe1ff60_0, 1, 1;
L_0000018fffe21540 .part v0000018fffe1ff60_0, 2, 1;
L_0000018fffe23200 .part v0000018fffe1ff60_0, 3, 1;
L_0000018fffe215e0 .part v0000018fffe1ff60_0, 4, 1;
L_0000018fffe232a0 .part v0000018fffe1ff60_0, 5, 1;
L_0000018fffe23340 .part v0000018fffe1ff60_0, 6, 1;
L_0000018fffe233e0 .part v0000018fffe1ff60_0, 7, 1;
LS_0000018fffe23480_0_0 .concat [ 1 1 1 1], L_0000018fffe4c520, L_0000018fffe597c0, L_0000018fffe58f00, L_0000018fffe59ec0;
LS_0000018fffe23480_0_4 .concat [ 1 1 1 1], L_0000018fffe59600, L_0000018fffe598a0, L_0000018fffe5a5c0, L_0000018fffe59050;
L_0000018fffe23480 .concat [ 4 4 0 0], LS_0000018fffe23480_0_0, LS_0000018fffe23480_0_4;
S_0000018fffe26030 .scope module, "bitcells[0]" "bitcell" 4 8, 2 1 0, S_0000018fffe256d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe4c520 .functor NMOS 1, L_0000018fffe4bb10, L_0000018fffe4c6e0, C4<0>, C4<0>;
L_0000018fffe4c600 .functor AND 1, v0000018fffe20000_0, L_0000018fffe21d60, C4<1>, C4<1>;
L_0000018fffe4c6e0 .functor AND 1, L_0000018fffe4bbf0, L_0000018fffe21d60, C4<1>, C4<1>;
L_0000018fffe4bbf0 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffe16fa0_0 .net *"_ivl_3", 0 0, L_0000018fffe4bbf0;  1 drivers
v0000018fffe18da0_0 .net "inp", 0 0, L_0000018fffe23020;  1 drivers
v0000018fffe18f80_0 .net8 "outp", 0 0, L_0000018fffe4c520;  1 drivers, strength-aware
v0000018fffe18a80_0 .net "pre_outp", 0 0, L_0000018fffe4bb10;  1 drivers
v0000018fffe17ea0_0 .net "re", 0 0, L_0000018fffe4c6e0;  1 drivers
v0000018fffe16f00_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffe19160_0 .net "sel", 0 0, L_0000018fffe21d60;  alias, 1 drivers
v0000018fffe170e0_0 .net "we", 0 0, L_0000018fffe4c600;  1 drivers
S_0000018fffe24f00 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffe26030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe4b8e0 .functor NAND 1, L_0000018fffe4c600, L_0000018fffe23020, C4<1>, C4<1>;
L_0000018fffe4c4b0 .functor NAND 1, L_0000018fffe4c600, L_0000018fffe4ba30, C4<1>, C4<1>;
L_0000018fffe4ba30 .functor NOT 1, L_0000018fffe23020, C4<0>, C4<0>, C4<0>;
L_0000018fffe4bb10 .functor NAND 1, L_0000018fffe4b8e0, L_0000018fffe4baa0, C4<1>, C4<1>;
L_0000018fffe4baa0 .functor NAND 1, L_0000018fffe4c4b0, L_0000018fffe4bb10, C4<1>, C4<1>;
v0000018fffe19520_0 .net "Q", 0 0, L_0000018fffe4bb10;  alias, 1 drivers
v0000018fffe17900_0 .net "Q1", 0 0, L_0000018fffe4b8e0;  1 drivers
v0000018fffe179a0_0 .net "Qn", 0 0, L_0000018fffe4baa0;  1 drivers
v0000018fffe189e0_0 .net "Qn1", 0 0, L_0000018fffe4c4b0;  1 drivers
v0000018fffe192a0_0 .net *"_ivl_2", 0 0, L_0000018fffe4ba30;  1 drivers
v0000018fffe17cc0_0 .net "data", 0 0, L_0000018fffe23020;  alias, 1 drivers
v0000018fffe16e60_0 .net "we", 0 0, L_0000018fffe4c600;  alias, 1 drivers
S_0000018fffe25d10 .scope module, "bitcells[1]" "bitcell" 4 8, 2 1 0, S_0000018fffe256d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe597c0 .functor NMOS 1, L_0000018fffe592f0, L_0000018fffe59520, C4<0>, C4<0>;
L_0000018fffe594b0 .functor AND 1, v0000018fffe20000_0, L_0000018fffe21d60, C4<1>, C4<1>;
L_0000018fffe59520 .functor AND 1, L_0000018fffe5a780, L_0000018fffe21d60, C4<1>, C4<1>;
L_0000018fffe5a780 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffe1ae20_0 .net *"_ivl_3", 0 0, L_0000018fffe5a780;  1 drivers
v0000018fffe1bbe0_0 .net "inp", 0 0, L_0000018fffe23160;  1 drivers
v0000018fffe1aba0_0 .net8 "outp", 0 0, L_0000018fffe597c0;  1 drivers, strength-aware
v0000018fffe1a9c0_0 .net "pre_outp", 0 0, L_0000018fffe592f0;  1 drivers
v0000018fffe1aec0_0 .net "re", 0 0, L_0000018fffe59520;  1 drivers
v0000018fffe1af60_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffe19660_0 .net "sel", 0 0, L_0000018fffe21d60;  alias, 1 drivers
v0000018fffe1a1a0_0 .net "we", 0 0, L_0000018fffe594b0;  1 drivers
S_0000018fffe24730 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffe25d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe4bc60 .functor NAND 1, L_0000018fffe594b0, L_0000018fffe23160, C4<1>, C4<1>;
L_0000018fffe4be20 .functor NAND 1, L_0000018fffe594b0, L_0000018fffe5a6a0, C4<1>, C4<1>;
L_0000018fffe5a6a0 .functor NOT 1, L_0000018fffe23160, C4<0>, C4<0>, C4<0>;
L_0000018fffe592f0 .functor NAND 1, L_0000018fffe4bc60, L_0000018fffe5a400, C4<1>, C4<1>;
L_0000018fffe5a400 .functor NAND 1, L_0000018fffe4be20, L_0000018fffe592f0, C4<1>, C4<1>;
v0000018fffe18b20_0 .net "Q", 0 0, L_0000018fffe592f0;  alias, 1 drivers
v0000018fffe175e0_0 .net "Q1", 0 0, L_0000018fffe4bc60;  1 drivers
v0000018fffe18620_0 .net "Qn", 0 0, L_0000018fffe5a400;  1 drivers
v0000018fffe17f40_0 .net "Qn1", 0 0, L_0000018fffe4be20;  1 drivers
v0000018fffe17680_0 .net *"_ivl_2", 0 0, L_0000018fffe5a6a0;  1 drivers
v0000018fffe18260_0 .net "data", 0 0, L_0000018fffe23160;  alias, 1 drivers
v0000018fffe19a20_0 .net "we", 0 0, L_0000018fffe594b0;  alias, 1 drivers
S_0000018fffe261c0 .scope module, "bitcells[2]" "bitcell" 4 8, 2 1 0, S_0000018fffe256d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe58f00 .functor NMOS 1, L_0000018fffe593d0, L_0000018fffe590c0, C4<0>, C4<0>;
L_0000018fffe5a470 .functor AND 1, v0000018fffe20000_0, L_0000018fffe21d60, C4<1>, C4<1>;
L_0000018fffe590c0 .functor AND 1, L_0000018fffe59590, L_0000018fffe21d60, C4<1>, C4<1>;
L_0000018fffe59590 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffe1b000_0 .net *"_ivl_3", 0 0, L_0000018fffe59590;  1 drivers
v0000018fffe1b320_0 .net "inp", 0 0, L_0000018fffe21540;  1 drivers
v0000018fffe1bc80_0 .net8 "outp", 0 0, L_0000018fffe58f00;  1 drivers, strength-aware
v0000018fffe1b820_0 .net "pre_outp", 0 0, L_0000018fffe593d0;  1 drivers
v0000018fffe1bd20_0 .net "re", 0 0, L_0000018fffe590c0;  1 drivers
v0000018fffe1a560_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffe19c00_0 .net "sel", 0 0, L_0000018fffe21d60;  alias, 1 drivers
v0000018fffe19ca0_0 .net "we", 0 0, L_0000018fffe5a470;  1 drivers
S_0000018fffe25090 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffe261c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe5a160 .functor NAND 1, L_0000018fffe5a470, L_0000018fffe21540, C4<1>, C4<1>;
L_0000018fffe59980 .functor NAND 1, L_0000018fffe5a470, L_0000018fffe59750, C4<1>, C4<1>;
L_0000018fffe59750 .functor NOT 1, L_0000018fffe21540, C4<0>, C4<0>, C4<0>;
L_0000018fffe593d0 .functor NAND 1, L_0000018fffe5a160, L_0000018fffe59f30, C4<1>, C4<1>;
L_0000018fffe59f30 .functor NAND 1, L_0000018fffe59980, L_0000018fffe593d0, C4<1>, C4<1>;
v0000018fffe1aa60_0 .net "Q", 0 0, L_0000018fffe593d0;  alias, 1 drivers
v0000018fffe19b60_0 .net "Q1", 0 0, L_0000018fffe5a160;  1 drivers
v0000018fffe1a4c0_0 .net "Qn", 0 0, L_0000018fffe59f30;  1 drivers
v0000018fffe1b5a0_0 .net "Qn1", 0 0, L_0000018fffe59980;  1 drivers
v0000018fffe1bb40_0 .net *"_ivl_2", 0 0, L_0000018fffe59750;  1 drivers
v0000018fffe1ac40_0 .net "data", 0 0, L_0000018fffe21540;  alias, 1 drivers
v0000018fffe19f20_0 .net "we", 0 0, L_0000018fffe5a470;  alias, 1 drivers
S_0000018fffe245a0 .scope module, "bitcells[3]" "bitcell" 4 8, 2 1 0, S_0000018fffe256d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe59ec0 .functor NMOS 1, L_0000018fffe59360, L_0000018fffe59d70, C4<0>, C4<0>;
L_0000018fffe59d00 .functor AND 1, v0000018fffe20000_0, L_0000018fffe21d60, C4<1>, C4<1>;
L_0000018fffe59d70 .functor AND 1, L_0000018fffe59c20, L_0000018fffe21d60, C4<1>, C4<1>;
L_0000018fffe59c20 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffe1ace0_0 .net *"_ivl_3", 0 0, L_0000018fffe59c20;  1 drivers
v0000018fffe19700_0 .net "inp", 0 0, L_0000018fffe23200;  1 drivers
v0000018fffe1b1e0_0 .net8 "outp", 0 0, L_0000018fffe59ec0;  1 drivers, strength-aware
v0000018fffe1b280_0 .net "pre_outp", 0 0, L_0000018fffe59360;  1 drivers
v0000018fffe19d40_0 .net "re", 0 0, L_0000018fffe59d70;  1 drivers
v0000018fffe19de0_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffe19e80_0 .net "sel", 0 0, L_0000018fffe21d60;  alias, 1 drivers
v0000018fffe197a0_0 .net "we", 0 0, L_0000018fffe59d00;  1 drivers
S_0000018fffe25220 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffe245a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe59910 .functor NAND 1, L_0000018fffe59d00, L_0000018fffe23200, C4<1>, C4<1>;
L_0000018fffe5a320 .functor NAND 1, L_0000018fffe59d00, L_0000018fffe59e50, C4<1>, C4<1>;
L_0000018fffe59e50 .functor NOT 1, L_0000018fffe23200, C4<0>, C4<0>, C4<0>;
L_0000018fffe59360 .functor NAND 1, L_0000018fffe59910, L_0000018fffe59440, C4<1>, C4<1>;
L_0000018fffe59440 .functor NAND 1, L_0000018fffe5a320, L_0000018fffe59360, C4<1>, C4<1>;
v0000018fffe1b140_0 .net "Q", 0 0, L_0000018fffe59360;  alias, 1 drivers
v0000018fffe1b0a0_0 .net "Q1", 0 0, L_0000018fffe59910;  1 drivers
v0000018fffe1ad80_0 .net "Qn", 0 0, L_0000018fffe59440;  1 drivers
v0000018fffe1a880_0 .net "Qn1", 0 0, L_0000018fffe5a320;  1 drivers
v0000018fffe195c0_0 .net *"_ivl_2", 0 0, L_0000018fffe59e50;  1 drivers
v0000018fffe1b640_0 .net "data", 0 0, L_0000018fffe23200;  alias, 1 drivers
v0000018fffe1b6e0_0 .net "we", 0 0, L_0000018fffe59d00;  alias, 1 drivers
S_0000018fffe253b0 .scope module, "bitcells[4]" "bitcell" 4 8, 2 1 0, S_0000018fffe256d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe59600 .functor NMOS 1, L_0000018fffe58f70, L_0000018fffe5a2b0, C4<0>, C4<0>;
L_0000018fffe591a0 .functor AND 1, v0000018fffe20000_0, L_0000018fffe21d60, C4<1>, C4<1>;
L_0000018fffe5a2b0 .functor AND 1, L_0000018fffe5a010, L_0000018fffe21d60, C4<1>, C4<1>;
L_0000018fffe5a010 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffe198e0_0 .net *"_ivl_3", 0 0, L_0000018fffe5a010;  1 drivers
v0000018fffe1b8c0_0 .net "inp", 0 0, L_0000018fffe215e0;  1 drivers
v0000018fffe1a240_0 .net8 "outp", 0 0, L_0000018fffe59600;  1 drivers, strength-aware
v0000018fffe1b460_0 .net "pre_outp", 0 0, L_0000018fffe58f70;  1 drivers
v0000018fffe1b500_0 .net "re", 0 0, L_0000018fffe5a2b0;  1 drivers
v0000018fffe1b960_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffe19fc0_0 .net "sel", 0 0, L_0000018fffe21d60;  alias, 1 drivers
v0000018fffe1baa0_0 .net "we", 0 0, L_0000018fffe591a0;  1 drivers
S_0000018fffe25540 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffe253b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe5a1d0 .functor NAND 1, L_0000018fffe591a0, L_0000018fffe215e0, C4<1>, C4<1>;
L_0000018fffe59130 .functor NAND 1, L_0000018fffe591a0, L_0000018fffe59fa0, C4<1>, C4<1>;
L_0000018fffe59fa0 .functor NOT 1, L_0000018fffe215e0, C4<0>, C4<0>, C4<0>;
L_0000018fffe58f70 .functor NAND 1, L_0000018fffe5a1d0, L_0000018fffe5a240, C4<1>, C4<1>;
L_0000018fffe5a240 .functor NAND 1, L_0000018fffe59130, L_0000018fffe58f70, C4<1>, C4<1>;
v0000018fffe1ba00_0 .net "Q", 0 0, L_0000018fffe58f70;  alias, 1 drivers
v0000018fffe1ab00_0 .net "Q1", 0 0, L_0000018fffe5a1d0;  1 drivers
v0000018fffe1b780_0 .net "Qn", 0 0, L_0000018fffe5a240;  1 drivers
v0000018fffe1b3c0_0 .net "Qn1", 0 0, L_0000018fffe59130;  1 drivers
v0000018fffe1a600_0 .net *"_ivl_2", 0 0, L_0000018fffe59fa0;  1 drivers
v0000018fffe19ac0_0 .net "data", 0 0, L_0000018fffe215e0;  alias, 1 drivers
v0000018fffe1a060_0 .net "we", 0 0, L_0000018fffe591a0;  alias, 1 drivers
S_0000018fffe2c220 .scope module, "bitcells[5]" "bitcell" 4 8, 2 1 0, S_0000018fffe256d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe598a0 .functor NMOS 1, L_0000018fffe596e0, L_0000018fffe59210, C4<0>, C4<0>;
L_0000018fffe599f0 .functor AND 1, v0000018fffe20000_0, L_0000018fffe21d60, C4<1>, C4<1>;
L_0000018fffe59210 .functor AND 1, L_0000018fffe5a0f0, L_0000018fffe21d60, C4<1>, C4<1>;
L_0000018fffe5a0f0 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffe1a6a0_0 .net *"_ivl_3", 0 0, L_0000018fffe5a0f0;  1 drivers
v0000018fffe1a740_0 .net "inp", 0 0, L_0000018fffe232a0;  1 drivers
v0000018fffe1a7e0_0 .net8 "outp", 0 0, L_0000018fffe598a0;  1 drivers, strength-aware
v0000018fffe1dc60_0 .net "pre_outp", 0 0, L_0000018fffe596e0;  1 drivers
v0000018fffe1d1c0_0 .net "re", 0 0, L_0000018fffe59210;  1 drivers
v0000018fffe1c720_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffe1ccc0_0 .net "sel", 0 0, L_0000018fffe21d60;  alias, 1 drivers
v0000018fffe1c5e0_0 .net "we", 0 0, L_0000018fffe599f0;  1 drivers
S_0000018fffe2b0f0 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffe2c220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe5a080 .functor NAND 1, L_0000018fffe599f0, L_0000018fffe232a0, C4<1>, C4<1>;
L_0000018fffe59670 .functor NAND 1, L_0000018fffe599f0, L_0000018fffe59b40, C4<1>, C4<1>;
L_0000018fffe59b40 .functor NOT 1, L_0000018fffe232a0, C4<0>, C4<0>, C4<0>;
L_0000018fffe596e0 .functor NAND 1, L_0000018fffe5a080, L_0000018fffe59830, C4<1>, C4<1>;
L_0000018fffe59830 .functor NAND 1, L_0000018fffe59670, L_0000018fffe596e0, C4<1>, C4<1>;
v0000018fffe19840_0 .net "Q", 0 0, L_0000018fffe596e0;  alias, 1 drivers
v0000018fffe19980_0 .net "Q1", 0 0, L_0000018fffe5a080;  1 drivers
v0000018fffe1a100_0 .net "Qn", 0 0, L_0000018fffe59830;  1 drivers
v0000018fffe1a2e0_0 .net "Qn1", 0 0, L_0000018fffe59670;  1 drivers
v0000018fffe1a380_0 .net *"_ivl_2", 0 0, L_0000018fffe59b40;  1 drivers
v0000018fffe1a420_0 .net "data", 0 0, L_0000018fffe232a0;  alias, 1 drivers
v0000018fffe1a920_0 .net "we", 0 0, L_0000018fffe599f0;  alias, 1 drivers
S_0000018fffe2bf00 .scope module, "bitcells[6]" "bitcell" 4 8, 2 1 0, S_0000018fffe256d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe5a5c0 .functor NMOS 1, L_0000018fffe5a550, L_0000018fffe5aa90, C4<0>, C4<0>;
L_0000018fffe59bb0 .functor AND 1, v0000018fffe20000_0, L_0000018fffe21d60, C4<1>, C4<1>;
L_0000018fffe5aa90 .functor AND 1, L_0000018fffe59ad0, L_0000018fffe21d60, C4<1>, C4<1>;
L_0000018fffe59ad0 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffe1e200_0 .net *"_ivl_3", 0 0, L_0000018fffe59ad0;  1 drivers
v0000018fffe1bdc0_0 .net "inp", 0 0, L_0000018fffe23340;  1 drivers
v0000018fffe1c680_0 .net8 "outp", 0 0, L_0000018fffe5a5c0;  1 drivers, strength-aware
v0000018fffe1e0c0_0 .net "pre_outp", 0 0, L_0000018fffe5a550;  1 drivers
v0000018fffe1c180_0 .net "re", 0 0, L_0000018fffe5aa90;  1 drivers
v0000018fffe1d3a0_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffe1e2a0_0 .net "sel", 0 0, L_0000018fffe21d60;  alias, 1 drivers
v0000018fffe1d080_0 .net "we", 0 0, L_0000018fffe59bb0;  1 drivers
S_0000018fffe2ba50 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffe2bf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe5a390 .functor NAND 1, L_0000018fffe59bb0, L_0000018fffe23340, C4<1>, C4<1>;
L_0000018fffe5a4e0 .functor NAND 1, L_0000018fffe59bb0, L_0000018fffe59280, C4<1>, C4<1>;
L_0000018fffe59280 .functor NOT 1, L_0000018fffe23340, C4<0>, C4<0>, C4<0>;
L_0000018fffe5a550 .functor NAND 1, L_0000018fffe5a390, L_0000018fffe59a60, C4<1>, C4<1>;
L_0000018fffe59a60 .functor NAND 1, L_0000018fffe5a4e0, L_0000018fffe5a550, C4<1>, C4<1>;
v0000018fffe1c0e0_0 .net "Q", 0 0, L_0000018fffe5a550;  alias, 1 drivers
v0000018fffe1d620_0 .net "Q1", 0 0, L_0000018fffe5a390;  1 drivers
v0000018fffe1cd60_0 .net "Qn", 0 0, L_0000018fffe59a60;  1 drivers
v0000018fffe1d6c0_0 .net "Qn1", 0 0, L_0000018fffe5a4e0;  1 drivers
v0000018fffe1d440_0 .net *"_ivl_2", 0 0, L_0000018fffe59280;  1 drivers
v0000018fffe1ca40_0 .net "data", 0 0, L_0000018fffe23340;  alias, 1 drivers
v0000018fffe1c4a0_0 .net "we", 0 0, L_0000018fffe59bb0;  alias, 1 drivers
S_0000018fffe2c3b0 .scope module, "bitcells[7]" "bitcell" 4 8, 2 1 0, S_0000018fffe256d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_0000018fffe59050 .functor NMOS 1, L_0000018fffe58fe0, L_0000018fffe5a860, C4<0>, C4<0>;
L_0000018fffe5a7f0 .functor AND 1, v0000018fffe20000_0, L_0000018fffe21d60, C4<1>, C4<1>;
L_0000018fffe5a860 .functor AND 1, L_0000018fffe5a8d0, L_0000018fffe21d60, C4<1>, C4<1>;
L_0000018fffe5a8d0 .functor NOT 1, v0000018fffe20000_0, C4<0>, C4<0>, C4<0>;
v0000018fffe1d800_0 .net *"_ivl_3", 0 0, L_0000018fffe5a8d0;  1 drivers
v0000018fffe1e160_0 .net "inp", 0 0, L_0000018fffe233e0;  1 drivers
v0000018fffe1ce00_0 .net8 "outp", 0 0, L_0000018fffe59050;  1 drivers, strength-aware
v0000018fffe1c900_0 .net "pre_outp", 0 0, L_0000018fffe58fe0;  1 drivers
v0000018fffe1cae0_0 .net "re", 0 0, L_0000018fffe5a860;  1 drivers
v0000018fffe1be60_0 .net "rw", 0 0, v0000018fffe20000_0;  alias, 1 drivers
v0000018fffe1c860_0 .net "sel", 0 0, L_0000018fffe21d60;  alias, 1 drivers
v0000018fffe1d4e0_0 .net "we", 0 0, L_0000018fffe5a7f0;  1 drivers
S_0000018fffe2b410 .scope module, "dff_inst1" "dff" 2 12, 3 2 0, S_0000018fffe2c3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000018fffe59c90 .functor NAND 1, L_0000018fffe5a7f0, L_0000018fffe233e0, C4<1>, C4<1>;
L_0000018fffe59de0 .functor NAND 1, L_0000018fffe5a7f0, L_0000018fffe5a630, C4<1>, C4<1>;
L_0000018fffe5a630 .functor NOT 1, L_0000018fffe233e0, C4<0>, C4<0>, C4<0>;
L_0000018fffe58fe0 .functor NAND 1, L_0000018fffe59c90, L_0000018fffe5a710, C4<1>, C4<1>;
L_0000018fffe5a710 .functor NAND 1, L_0000018fffe59de0, L_0000018fffe58fe0, C4<1>, C4<1>;
v0000018fffe1d8a0_0 .net "Q", 0 0, L_0000018fffe58fe0;  alias, 1 drivers
v0000018fffe1d260_0 .net "Q1", 0 0, L_0000018fffe59c90;  1 drivers
v0000018fffe1c220_0 .net "Qn", 0 0, L_0000018fffe5a710;  1 drivers
v0000018fffe1d580_0 .net "Qn1", 0 0, L_0000018fffe59de0;  1 drivers
v0000018fffe1d300_0 .net *"_ivl_2", 0 0, L_0000018fffe5a630;  1 drivers
v0000018fffe1e340_0 .net "data", 0 0, L_0000018fffe233e0;  alias, 1 drivers
v0000018fffe1c2c0_0 .net "we", 0 0, L_0000018fffe5a7f0;  alias, 1 drivers
S_0000018fffe2add0 .scope module, "demux1to8bit_inst1" "demux1to8bit" 5 35, 5 1 0, S_0000018fffde1560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 3 "addr";
    .port_info 2 /OUTPUT 8 "outp";
L_0000018fffe5a940 .functor NOT 1, L_0000018fffe23520, C4<0>, C4<0>, C4<0>;
L_0000018fffe5a9b0 .functor NOT 1, L_0000018fffe20dc0, C4<0>, C4<0>, C4<0>;
L_0000018fffe5aa20 .functor NOT 1, L_0000018fffe212c0, C4<0>, C4<0>, C4<0>;
L_0000018fffe5b430 .functor AND 1, v0000018fffe206e0_0, L_0000018fffe5a940, L_0000018fffe5a9b0, L_0000018fffe5aa20;
L_0000018fffe5b4a0 .functor AND 1, v0000018fffe206e0_0, L_0000018fffe5a940, L_0000018fffe5a9b0, L_0000018fffe21b80;
L_0000018fffe5b3c0 .functor AND 1, v0000018fffe206e0_0, L_0000018fffe5a940, L_0000018fffe20fa0, L_0000018fffe5aa20;
L_0000018fffe5c070 .functor AND 1, v0000018fffe206e0_0, L_0000018fffe5a940, L_0000018fffe21ea0, L_0000018fffe21180;
L_0000018fffe5b7b0 .functor AND 1, v0000018fffe206e0_0, L_0000018fffe22580, L_0000018fffe5a9b0, L_0000018fffe5aa20;
L_0000018fffe5b6d0 .functor AND 1, v0000018fffe206e0_0, L_0000018fffe22620, L_0000018fffe5a9b0, L_0000018fffe22260;
L_0000018fffe5b190 .functor AND 1, v0000018fffe206e0_0, L_0000018fffe214a0, L_0000018fffe22760, L_0000018fffe5aa20;
L_0000018fffe5c230 .functor AND 1, v0000018fffe206e0_0, L_0000018fffe21720, L_0000018fffe219a0, L_0000018fffe21860;
v0000018fffe1cea0_0 .net *"_ivl_11", 0 0, L_0000018fffe212c0;  1 drivers
v0000018fffe1c400_0 .net *"_ivl_13", 0 0, L_0000018fffe5b430;  1 drivers
v0000018fffe1dd00_0 .net *"_ivl_19", 0 0, L_0000018fffe5b4a0;  1 drivers
v0000018fffe1d760_0 .net *"_ivl_24", 0 0, L_0000018fffe21b80;  1 drivers
v0000018fffe1cb80_0 .net *"_ivl_26", 0 0, L_0000018fffe5b3c0;  1 drivers
v0000018fffe1df80_0 .net *"_ivl_3", 0 0, L_0000018fffe23520;  1 drivers
v0000018fffe1d9e0_0 .net *"_ivl_30", 0 0, L_0000018fffe20fa0;  1 drivers
v0000018fffe1da80_0 .net *"_ivl_33", 0 0, L_0000018fffe5c070;  1 drivers
v0000018fffe1e480_0 .net *"_ivl_37", 0 0, L_0000018fffe21ea0;  1 drivers
v0000018fffe1c360_0 .net *"_ivl_39", 0 0, L_0000018fffe21180;  1 drivers
v0000018fffe1db20_0 .net *"_ivl_41", 0 0, L_0000018fffe5b7b0;  1 drivers
v0000018fffe1cf40_0 .net *"_ivl_44", 0 0, L_0000018fffe22580;  1 drivers
v0000018fffe1dbc0_0 .net *"_ivl_48", 0 0, L_0000018fffe5b6d0;  1 drivers
v0000018fffe1bf00_0 .net *"_ivl_51", 0 0, L_0000018fffe22620;  1 drivers
v0000018fffe1cc20_0 .net *"_ivl_54", 0 0, L_0000018fffe22260;  1 drivers
v0000018fffe1dda0_0 .net *"_ivl_56", 0 0, L_0000018fffe5b190;  1 drivers
v0000018fffe1cfe0_0 .net *"_ivl_59", 0 0, L_0000018fffe214a0;  1 drivers
v0000018fffe1de40_0 .net *"_ivl_61", 0 0, L_0000018fffe22760;  1 drivers
v0000018fffe1bfa0_0 .net *"_ivl_64", 0 0, L_0000018fffe5c230;  1 drivers
v0000018fffe1d120_0 .net *"_ivl_68", 0 0, L_0000018fffe21720;  1 drivers
v0000018fffe1dee0_0 .net *"_ivl_7", 0 0, L_0000018fffe20dc0;  1 drivers
v0000018fffe1e020_0 .net *"_ivl_70", 0 0, L_0000018fffe219a0;  1 drivers
v0000018fffe1c540_0 .net *"_ivl_72", 0 0, L_0000018fffe21860;  1 drivers
v0000018fffe1c040_0 .net "addr", 2 0, v0000018fffe1fd80_0;  alias, 1 drivers
v0000018fffe1e520_0 .net "inp", 0 0, v0000018fffe206e0_0;  alias, 1 drivers
v0000018fffe20320 .array "not_addr", 0 2;
v0000018fffe20320_0 .net v0000018fffe20320 0, 0 0, L_0000018fffe5a940; 1 drivers
v0000018fffe20320_1 .net v0000018fffe20320 1, 0 0, L_0000018fffe5a9b0; 1 drivers
v0000018fffe20320_2 .net v0000018fffe20320 2, 0 0, L_0000018fffe5aa20; 1 drivers
v0000018fffe20280_0 .net "outp", 7 0, L_0000018fffe21680;  alias, 1 drivers
L_0000018fffe23520 .part v0000018fffe1fd80_0, 0, 1;
L_0000018fffe20dc0 .part v0000018fffe1fd80_0, 1, 1;
L_0000018fffe212c0 .part v0000018fffe1fd80_0, 2, 1;
L_0000018fffe21b80 .part v0000018fffe1fd80_0, 2, 1;
L_0000018fffe20fa0 .part v0000018fffe1fd80_0, 1, 1;
L_0000018fffe21ea0 .part v0000018fffe1fd80_0, 1, 1;
L_0000018fffe21180 .part v0000018fffe1fd80_0, 2, 1;
L_0000018fffe22580 .part v0000018fffe1fd80_0, 0, 1;
L_0000018fffe22620 .part v0000018fffe1fd80_0, 0, 1;
L_0000018fffe22260 .part v0000018fffe1fd80_0, 2, 1;
L_0000018fffe214a0 .part v0000018fffe1fd80_0, 0, 1;
L_0000018fffe22760 .part v0000018fffe1fd80_0, 1, 1;
LS_0000018fffe21680_0_0 .concat8 [ 1 1 1 1], L_0000018fffe5b430, L_0000018fffe5b4a0, L_0000018fffe5b3c0, L_0000018fffe5c070;
LS_0000018fffe21680_0_4 .concat8 [ 1 1 1 1], L_0000018fffe5b7b0, L_0000018fffe5b6d0, L_0000018fffe5b190, L_0000018fffe5c230;
L_0000018fffe21680 .concat8 [ 4 4 0 0], LS_0000018fffe21680_0_0, LS_0000018fffe21680_0_4;
L_0000018fffe21720 .part v0000018fffe1fd80_0, 0, 1;
L_0000018fffe219a0 .part v0000018fffe1fd80_0, 1, 1;
L_0000018fffe21860 .part v0000018fffe1fd80_0, 2, 1;
    .scope S_0000018fffc6db00;
T_0 ;
    %vpi_call 2 42 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000001, S_0000018fffc6db00 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018fffd7cd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018fffd7b9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018fffd7c960_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018fffd7b9c0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018fffd7b9c0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018fffd7cd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018fffd7b9c0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018fffd7c960_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018fffd7b9c0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018fffd7c960_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018fffd7b9c0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018fffd7b9c0_0, 0;
    %delay 10, 0;
    %end;
    .thread T_0;
    .scope S_0000018fffc6dc90;
T_1 ;
    %vpi_call 4 33 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 4 34 "$dumpvars", 32'sb00000000000000000000000000000001, S_0000018fffc6dc90 {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018fffddb810_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018fffddb130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018fffdd9e70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018fffdd9e70_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018fffddb130_0, 0;
    %pushi/vec4 170, 0, 8;
    %assign/vec4 v0000018fffddb810_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018fffddb130_0, 0;
    %delay 10, 0;
    %pushi/vec4 204, 0, 8;
    %assign/vec4 v0000018fffddb810_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018fffddb130_0, 0;
    %pushi/vec4 240, 0, 8;
    %assign/vec4 v0000018fffddb810_0, 0;
    %delay 10, 0;
    %end;
    .thread T_1;
    .scope S_0000018fffc5fcd0;
T_2 ;
    %vpi_call 3 34 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 3 35 "$dumpvars", 32'sb00000000000000000000000000000001, S_0000018fffc5fcd0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018fffddb1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018fffdd96f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018fffddb1d0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018fffddb1d0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018fffdd96f0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018fffdd96f0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018fffddb1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018fffdd96f0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018fffdd96f0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018fffddb1d0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018fffdd96f0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018fffdd96f0_0, 0;
    %delay 10, 0;
    %end;
    .thread T_2;
    .scope S_0000018fffc5fe60;
T_3 ;
    %vpi_call 5 74 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 5 75 "$dumpvars", 32'sb00000000000000000000000000000001, S_0000018fffc5fe60 {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018fffe1ff60_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000018fffe1fd80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018fffe20000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018fffe206e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018fffe206e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018fffe20000_0, 0, 1;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0000018fffe1ff60_0, 0, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000018fffe1fd80_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018fffe206e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018fffe206e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018fffe20000_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000018fffe1fd80_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018fffe206e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018fffe206e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018fffe20000_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000018fffe1fd80_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018fffe20000_0, 0, 1;
    %pushi/vec4 171, 0, 8;
    %store/vec4 v0000018fffe1ff60_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018fffe20000_0, 0, 1;
    %delay 10, 0;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    ".\bitcell.v";
    ".\dff.v";
    ".\bytecell.v";
    ".\ram.v";
