# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../practical_8.srcs/sources_1/imports/new/full_adder.vhd" \
"../../../../practical_8.srcs/sources_1/new/adder.vhd" \
"../../../../practical_8.srcs/sim_1/new/adder_tb.vhd" \

# Do not sort compile order
nosort
