
IESM-XMEGA32A4U--IrrigationController.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003b98  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000188  00802000  00003b98  00003c2c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000022b  00802188  00802188  00003db4  2**0
                  ALLOC
  3 .stab         00001218  00000000  00000000  00003db4  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000817  00000000  00000000  00004fcc  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      0000002f  00000000  00000000  000057e3  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 000008d8  00000000  00000000  00005818  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00013487  00000000  00000000  000060f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000039c6  00000000  00000000  00019577  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00010810  00000000  00000000  0001cf3d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000021a4  00000000  00000000  0002d750  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00028e58  00000000  00000000  0002f8f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00009d26  00000000  00000000  0005874c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000a38  00000000  00000000  00062478  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  0000c8e9  00000000  00000000  00062eb0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	fd c0       	rjmp	.+506    	; 0x1fc <__ctors_end>
       2:	00 00       	nop
       4:	18 c1       	rjmp	.+560    	; 0x236 <__bad_interrupt>
       6:	00 00       	nop
       8:	0c 94 64 10 	jmp	0x20c8	; 0x20c8 <__vector_2>
       c:	14 c1       	rjmp	.+552    	; 0x236 <__bad_interrupt>
       e:	00 00       	nop
      10:	12 c1       	rjmp	.+548    	; 0x236 <__bad_interrupt>
      12:	00 00       	nop
      14:	10 c1       	rjmp	.+544    	; 0x236 <__bad_interrupt>
      16:	00 00       	nop
      18:	0e c1       	rjmp	.+540    	; 0x236 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	0c c1       	rjmp	.+536    	; 0x236 <__bad_interrupt>
      1e:	00 00       	nop
      20:	0a c1       	rjmp	.+532    	; 0x236 <__bad_interrupt>
      22:	00 00       	nop
      24:	08 c1       	rjmp	.+528    	; 0x236 <__bad_interrupt>
      26:	00 00       	nop
      28:	7e c5       	rjmp	.+2812   	; 0xb26 <__vector_10>
      2a:	00 00       	nop
      2c:	95 c5       	rjmp	.+2858   	; 0xb58 <__vector_11>
      2e:	00 00       	nop
      30:	02 c1       	rjmp	.+516    	; 0x236 <__bad_interrupt>
      32:	00 00       	nop
      34:	0c 94 42 0b 	jmp	0x1684	; 0x1684 <__vector_13>
      38:	06 c6       	rjmp	.+3084   	; 0xc46 <__vector_14>
      3a:	00 00       	nop
      3c:	2d c6       	rjmp	.+3162   	; 0xc98 <__vector_15>
      3e:	00 00       	nop
      40:	54 c6       	rjmp	.+3240   	; 0xcea <__vector_16>
      42:	00 00       	nop
      44:	7b c6       	rjmp	.+3318   	; 0xd3c <__vector_17>
      46:	00 00       	nop
      48:	a2 c6       	rjmp	.+3396   	; 0xd8e <__vector_18>
      4a:	00 00       	nop
      4c:	c9 c6       	rjmp	.+3474   	; 0xde0 <__vector_19>
      4e:	00 00       	nop
      50:	f0 c6       	rjmp	.+3552   	; 0xe32 <__vector_20>
      52:	00 00       	nop
      54:	17 c7       	rjmp	.+3630   	; 0xe84 <__vector_21>
      56:	00 00       	nop
      58:	3e c7       	rjmp	.+3708   	; 0xed6 <__vector_22>
      5a:	00 00       	nop
      5c:	65 c7       	rjmp	.+3786   	; 0xf28 <__vector_23>
      5e:	00 00       	nop
      60:	ea c0       	rjmp	.+468    	; 0x236 <__bad_interrupt>
      62:	00 00       	nop
      64:	e8 c0       	rjmp	.+464    	; 0x236 <__bad_interrupt>
      66:	00 00       	nop
      68:	e6 c0       	rjmp	.+460    	; 0x236 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	e4 c0       	rjmp	.+456    	; 0x236 <__bad_interrupt>
      6e:	00 00       	nop
      70:	02 c1       	rjmp	.+516    	; 0x276 <__vector_28>
      72:	00 00       	nop
      74:	34 c1       	rjmp	.+616    	; 0x2de <__vector_29>
      76:	00 00       	nop
      78:	28 c1       	rjmp	.+592    	; 0x2ca <__vector_30>
      7a:	00 00       	nop
      7c:	dc c0       	rjmp	.+440    	; 0x236 <__bad_interrupt>
      7e:	00 00       	nop
      80:	da c0       	rjmp	.+436    	; 0x236 <__bad_interrupt>
      82:	00 00       	nop
      84:	d8 c0       	rjmp	.+432    	; 0x236 <__bad_interrupt>
      86:	00 00       	nop
      88:	0c 94 78 10 	jmp	0x20f0	; 0x20f0 <__vector_34>
      8c:	d4 c0       	rjmp	.+424    	; 0x236 <__bad_interrupt>
      8e:	00 00       	nop
      90:	d2 c0       	rjmp	.+420    	; 0x236 <__bad_interrupt>
      92:	00 00       	nop
      94:	d0 c0       	rjmp	.+416    	; 0x236 <__bad_interrupt>
      96:	00 00       	nop
      98:	ce c0       	rjmp	.+412    	; 0x236 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	cc c0       	rjmp	.+408    	; 0x236 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	ca c0       	rjmp	.+404    	; 0x236 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	c8 c0       	rjmp	.+400    	; 0x236 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	c6 c0       	rjmp	.+396    	; 0x236 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	c4 c0       	rjmp	.+392    	; 0x236 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	c2 c0       	rjmp	.+388    	; 0x236 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	c0 c0       	rjmp	.+384    	; 0x236 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	0c 94 65 0b 	jmp	0x16ca	; 0x16ca <__vector_46>
      bc:	0c 94 57 09 	jmp	0x12ae	; 0x12ae <__vector_47>
      c0:	0c 94 80 09 	jmp	0x1300	; 0x1300 <__vector_48>
      c4:	0c 94 a9 09 	jmp	0x1352	; 0x1352 <__vector_49>
      c8:	0c 94 d2 09 	jmp	0x13a4	; 0x13a4 <__vector_50>
      cc:	0c 94 fb 09 	jmp	0x13f6	; 0x13f6 <__vector_51>
      d0:	0c 94 24 0a 	jmp	0x1448	; 0x1448 <__vector_52>
      d4:	b0 c0       	rjmp	.+352    	; 0x236 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	ae c0       	rjmp	.+348    	; 0x236 <__bad_interrupt>
      da:	00 00       	nop
      dc:	ac c0       	rjmp	.+344    	; 0x236 <__bad_interrupt>
      de:	00 00       	nop
      e0:	aa c0       	rjmp	.+340    	; 0x236 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	a8 c0       	rjmp	.+336    	; 0x236 <__bad_interrupt>
      e6:	00 00       	nop
      e8:	9c c1       	rjmp	.+824    	; 0x422 <__vector_58>
      ea:	00 00       	nop
      ec:	ce c1       	rjmp	.+924    	; 0x48a <__vector_59>
      ee:	00 00       	nop
      f0:	c2 c1       	rjmp	.+900    	; 0x476 <__vector_60>
      f2:	00 00       	nop
      f4:	a0 c0       	rjmp	.+320    	; 0x236 <__bad_interrupt>
      f6:	00 00       	nop
      f8:	9e c0       	rjmp	.+316    	; 0x236 <__bad_interrupt>
      fa:	00 00       	nop
      fc:	9c c0       	rjmp	.+312    	; 0x236 <__bad_interrupt>
      fe:	00 00       	nop
     100:	0c 94 50 10 	jmp	0x20a0	; 0x20a0 <__vector_64>
     104:	98 c0       	rjmp	.+304    	; 0x236 <__bad_interrupt>
     106:	00 00       	nop
     108:	0c 94 8c 10 	jmp	0x2118	; 0x2118 <__vector_66>
     10c:	94 c0       	rjmp	.+296    	; 0x236 <__bad_interrupt>
     10e:	00 00       	nop
     110:	92 c0       	rjmp	.+292    	; 0x236 <__bad_interrupt>
     112:	00 00       	nop
     114:	90 c0       	rjmp	.+288    	; 0x236 <__bad_interrupt>
     116:	00 00       	nop
     118:	8e c0       	rjmp	.+284    	; 0x236 <__bad_interrupt>
     11a:	00 00       	nop
     11c:	8c c0       	rjmp	.+280    	; 0x236 <__bad_interrupt>
     11e:	00 00       	nop
     120:	8a c0       	rjmp	.+276    	; 0x236 <__bad_interrupt>
     122:	00 00       	nop
     124:	88 c0       	rjmp	.+272    	; 0x236 <__bad_interrupt>
     126:	00 00       	nop
     128:	86 c0       	rjmp	.+268    	; 0x236 <__bad_interrupt>
     12a:	00 00       	nop
     12c:	84 c0       	rjmp	.+264    	; 0x236 <__bad_interrupt>
     12e:	00 00       	nop
     130:	82 c0       	rjmp	.+260    	; 0x236 <__bad_interrupt>
     132:	00 00       	nop
     134:	22 c7       	rjmp	.+3652   	; 0xf7a <__vector_77>
     136:	00 00       	nop
     138:	49 c7       	rjmp	.+3730   	; 0xfcc <__vector_78>
     13a:	00 00       	nop
     13c:	70 c7       	rjmp	.+3808   	; 0x101e <__vector_79>
     13e:	00 00       	nop
     140:	97 c7       	rjmp	.+3886   	; 0x1070 <__vector_80>
     142:	00 00       	nop
     144:	be c7       	rjmp	.+3964   	; 0x10c2 <__vector_81>
     146:	00 00       	nop
     148:	e5 c7       	rjmp	.+4042   	; 0x1114 <__vector_82>
     14a:	00 00       	nop
     14c:	0c 94 b3 08 	jmp	0x1166	; 0x1166 <__vector_83>
     150:	0c 94 dc 08 	jmp	0x11b8	; 0x11b8 <__vector_84>
     154:	0c 94 05 09 	jmp	0x120a	; 0x120a <__vector_85>
     158:	0c 94 2e 09 	jmp	0x125c	; 0x125c <__vector_86>
     15c:	6c c0       	rjmp	.+216    	; 0x236 <__bad_interrupt>
     15e:	00 00       	nop
     160:	6a c0       	rjmp	.+212    	; 0x236 <__bad_interrupt>
     162:	00 00       	nop
     164:	68 c0       	rjmp	.+208    	; 0x236 <__bad_interrupt>
     166:	00 00       	nop
     168:	66 c0       	rjmp	.+204    	; 0x236 <__bad_interrupt>
     16a:	00 00       	nop
     16c:	64 c0       	rjmp	.+200    	; 0x236 <__bad_interrupt>
     16e:	00 00       	nop
     170:	62 c0       	rjmp	.+196    	; 0x236 <__bad_interrupt>
     172:	00 00       	nop
     174:	60 c0       	rjmp	.+192    	; 0x236 <__bad_interrupt>
     176:	00 00       	nop
     178:	5e c0       	rjmp	.+188    	; 0x236 <__bad_interrupt>
     17a:	00 00       	nop
     17c:	5c c0       	rjmp	.+184    	; 0x236 <__bad_interrupt>
     17e:	00 00       	nop
     180:	5a c0       	rjmp	.+180    	; 0x236 <__bad_interrupt>
     182:	00 00       	nop
     184:	58 c0       	rjmp	.+176    	; 0x236 <__bad_interrupt>
     186:	00 00       	nop
     188:	56 c0       	rjmp	.+172    	; 0x236 <__bad_interrupt>
     18a:	00 00       	nop
     18c:	54 c0       	rjmp	.+168    	; 0x236 <__bad_interrupt>
     18e:	00 00       	nop
     190:	52 c0       	rjmp	.+164    	; 0x236 <__bad_interrupt>
     192:	00 00       	nop
     194:	50 c0       	rjmp	.+160    	; 0x236 <__bad_interrupt>
     196:	00 00       	nop
     198:	4e c0       	rjmp	.+156    	; 0x236 <__bad_interrupt>
     19a:	00 00       	nop
     19c:	4c c0       	rjmp	.+152    	; 0x236 <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	4a c0       	rjmp	.+148    	; 0x236 <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	48 c0       	rjmp	.+144    	; 0x236 <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	46 c0       	rjmp	.+140    	; 0x236 <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	44 c0       	rjmp	.+136    	; 0x236 <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	42 c0       	rjmp	.+132    	; 0x236 <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	40 c0       	rjmp	.+128    	; 0x236 <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	3e c0       	rjmp	.+124    	; 0x236 <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	3c c0       	rjmp	.+120    	; 0x236 <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	3a c0       	rjmp	.+116    	; 0x236 <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	38 c0       	rjmp	.+112    	; 0x236 <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	36 c0       	rjmp	.+108    	; 0x236 <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	34 c0       	rjmp	.+104    	; 0x236 <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	32 c0       	rjmp	.+100    	; 0x236 <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	30 c0       	rjmp	.+96     	; 0x236 <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	2e c0       	rjmp	.+92     	; 0x236 <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	2c c0       	rjmp	.+88     	; 0x236 <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	2a c0       	rjmp	.+84     	; 0x236 <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	28 c0       	rjmp	.+80     	; 0x236 <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	26 c0       	rjmp	.+76     	; 0x236 <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	24 c0       	rjmp	.+72     	; 0x236 <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	22 c0       	rjmp	.+68     	; 0x236 <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	20 c0       	rjmp	.+64     	; 0x236 <__bad_interrupt>
     1f6:	00 00       	nop
     1f8:	1e c0       	rjmp	.+60     	; 0x236 <__bad_interrupt>
	...

000001fc <__ctors_end>:
     1fc:	11 24       	eor	r1, r1
     1fe:	1f be       	out	0x3f, r1	; 63
     200:	cf ef       	ldi	r28, 0xFF	; 255
     202:	df e2       	ldi	r29, 0x2F	; 47
     204:	de bf       	out	0x3e, r29	; 62
     206:	cd bf       	out	0x3d, r28	; 61

00000208 <__do_copy_data>:
     208:	11 e2       	ldi	r17, 0x21	; 33
     20a:	a0 e0       	ldi	r26, 0x00	; 0
     20c:	b0 e2       	ldi	r27, 0x20	; 32
     20e:	e8 e9       	ldi	r30, 0x98	; 152
     210:	fb e3       	ldi	r31, 0x3B	; 59
     212:	02 c0       	rjmp	.+4      	; 0x218 <__do_copy_data+0x10>
     214:	05 90       	lpm	r0, Z+
     216:	0d 92       	st	X+, r0
     218:	a8 38       	cpi	r26, 0x88	; 136
     21a:	b1 07       	cpc	r27, r17
     21c:	d9 f7       	brne	.-10     	; 0x214 <__do_copy_data+0xc>

0000021e <__do_clear_bss>:
     21e:	23 e2       	ldi	r18, 0x23	; 35
     220:	a8 e8       	ldi	r26, 0x88	; 136
     222:	b1 e2       	ldi	r27, 0x21	; 33
     224:	01 c0       	rjmp	.+2      	; 0x228 <.do_clear_bss_start>

00000226 <.do_clear_bss_loop>:
     226:	1d 92       	st	X+, r1

00000228 <.do_clear_bss_start>:
     228:	a3 3b       	cpi	r26, 0xB3	; 179
     22a:	b2 07       	cpc	r27, r18
     22c:	e1 f7       	brne	.-8      	; 0x226 <.do_clear_bss_loop>
     22e:	0e 94 36 1c 	call	0x386c	; 0x386c <main>
     232:	0c 94 ca 1d 	jmp	0x3b94	; 0x3b94 <_exit>

00000236 <__bad_interrupt>:
     236:	e4 ce       	rjmp	.-568    	; 0x0 <__vectors>

00000238 <crc8_update>:
    for (uint16_t counter = 0; counter < len; counter++)
    {
        seed = crc_ccitt16_update(seed, *buf++);
    }
    return seed;
}
     238:	86 27       	eor	r24, r22
     23a:	98 e0       	ldi	r25, 0x08	; 8
     23c:	2c e8       	ldi	r18, 0x8C	; 140
     23e:	80 ff       	sbrs	r24, 0
     240:	03 c0       	rjmp	.+6      	; 0x248 <crc8_update+0x10>
     242:	86 95       	lsr	r24
     244:	82 27       	eor	r24, r18
     246:	01 c0       	rjmp	.+2      	; 0x24a <crc8_update+0x12>
     248:	86 95       	lsr	r24
     24a:	91 50       	subi	r25, 0x01	; 1
     24c:	c1 f7       	brne	.-16     	; 0x23e <crc8_update+0x6>
     24e:	08 95       	ret

00000250 <crc8_compute>:

uint8_t crc8_compute(uint8_t* buffer, uint8_t buffer_length)
{
     250:	1f 93       	push	r17
     252:	cf 93       	push	r28
     254:	df 93       	push	r29
     256:	ec 01       	movw	r28, r24
    uint8_t crc8 = 0;
    while (buffer_length--)
     258:	16 2f       	mov	r17, r22
     25a:	11 50       	subi	r17, 0x01	; 1
     25c:	66 23       	and	r22, r22
     25e:	31 f0       	breq	.+12     	; 0x26c <crc8_compute+0x1c>
    return seed;
}

uint8_t crc8_compute(uint8_t* buffer, uint8_t buffer_length)
{
    uint8_t crc8 = 0;
     260:	80 e0       	ldi	r24, 0x00	; 0
    while (buffer_length--)
    {
        crc8 = crc8_update(crc8, *buffer++);
     262:	69 91       	ld	r22, Y+
     264:	e9 df       	rcall	.-46     	; 0x238 <crc8_update>
}

uint8_t crc8_compute(uint8_t* buffer, uint8_t buffer_length)
{
    uint8_t crc8 = 0;
    while (buffer_length--)
     266:	11 50       	subi	r17, 0x01	; 1
     268:	e0 f7       	brcc	.-8      	; 0x262 <crc8_compute+0x12>
     26a:	01 c0       	rjmp	.+2      	; 0x26e <crc8_compute+0x1e>
    return seed;
}

uint8_t crc8_compute(uint8_t* buffer, uint8_t buffer_length)
{
    uint8_t crc8 = 0;
     26c:	80 e0       	ldi	r24, 0x00	; 0
    while (buffer_length--)
    {
        crc8 = crc8_update(crc8, *buffer++);
    }
    return crc8;
}
     26e:	df 91       	pop	r29
     270:	cf 91       	pop	r28
     272:	1f 91       	pop	r17
     274:	08 95       	ret

00000276 <__vector_28>:
}

bool _uartc1_byte_available(void)
{
    return buffer.rx_front != buffer.rx_back;
}
     276:	1f 92       	push	r1
     278:	0f 92       	push	r0
     27a:	0f b6       	in	r0, 0x3f	; 63
     27c:	0f 92       	push	r0
     27e:	11 24       	eor	r1, r1
     280:	2f 93       	push	r18
     282:	8f 93       	push	r24
     284:	9f 93       	push	r25
     286:	af 93       	push	r26
     288:	bf 93       	push	r27
     28a:	ef 93       	push	r30
     28c:	ff 93       	push	r31
     28e:	20 91 b0 08 	lds	r18, 0x08B0
     292:	80 91 1a 22 	lds	r24, 0x221A
     296:	8f 5f       	subi	r24, 0xFF	; 255
     298:	8f 70       	andi	r24, 0x0F	; 15
     29a:	90 91 1b 22 	lds	r25, 0x221B
     29e:	98 17       	cp	r25, r24
     2a0:	41 f0       	breq	.+16     	; 0x2b2 <__vector_28+0x3c>
     2a2:	ea e1       	ldi	r30, 0x1A	; 26
     2a4:	f2 e2       	ldi	r31, 0x22	; 34
     2a6:	a0 81       	ld	r26, Z
     2a8:	b0 e0       	ldi	r27, 0x00	; 0
     2aa:	a6 57       	subi	r26, 0x76	; 118
     2ac:	be 4d       	sbci	r27, 0xDE	; 222
     2ae:	2c 93       	st	X, r18
     2b0:	80 83       	st	Z, r24
     2b2:	ff 91       	pop	r31
     2b4:	ef 91       	pop	r30
     2b6:	bf 91       	pop	r27
     2b8:	af 91       	pop	r26
     2ba:	9f 91       	pop	r25
     2bc:	8f 91       	pop	r24
     2be:	2f 91       	pop	r18
     2c0:	0f 90       	pop	r0
     2c2:	0f be       	out	0x3f, r0	; 63
     2c4:	0f 90       	pop	r0
     2c6:	1f 90       	pop	r1
     2c8:	18 95       	reti

000002ca <__vector_30>:
     2ca:	1f 92       	push	r1
     2cc:	0f 92       	push	r0
     2ce:	0f b6       	in	r0, 0x3f	; 63
     2d0:	0f 92       	push	r0
     2d2:	11 24       	eor	r1, r1
     2d4:	0f 90       	pop	r0
     2d6:	0f be       	out	0x3f, r0	; 63
     2d8:	0f 90       	pop	r0
     2da:	1f 90       	pop	r1
     2dc:	18 95       	reti

000002de <__vector_29>:
     2de:	1f 92       	push	r1
     2e0:	0f 92       	push	r0
     2e2:	0f b6       	in	r0, 0x3f	; 63
     2e4:	0f 92       	push	r0
     2e6:	11 24       	eor	r1, r1
     2e8:	8f 93       	push	r24
     2ea:	9f 93       	push	r25
     2ec:	af 93       	push	r26
     2ee:	bf 93       	push	r27
     2f0:	ef 93       	push	r30
     2f2:	ff 93       	push	r31
     2f4:	90 91 1c 22 	lds	r25, 0x221C
     2f8:	80 91 1d 22 	lds	r24, 0x221D
     2fc:	98 13       	cpse	r25, r24
     2fe:	06 c0       	rjmp	.+12     	; 0x30c <__vector_29+0x2e>
     300:	e0 eb       	ldi	r30, 0xB0	; 176
     302:	f8 e0       	ldi	r31, 0x08	; 8
     304:	83 81       	ldd	r24, Z+3	; 0x03
     306:	8c 7f       	andi	r24, 0xFC	; 252
     308:	83 83       	std	Z+3, r24	; 0x03
     30a:	0e c0       	rjmp	.+28     	; 0x328 <__vector_29+0x4a>
     30c:	ed e1       	ldi	r30, 0x1D	; 29
     30e:	f2 e2       	ldi	r31, 0x22	; 34
     310:	a0 81       	ld	r26, Z
     312:	b0 e0       	ldi	r27, 0x00	; 0
     314:	a6 57       	subi	r26, 0x76	; 118
     316:	be 4d       	sbci	r27, 0xDE	; 222
     318:	50 96       	adiw	r26, 0x10	; 16
     31a:	8c 91       	ld	r24, X
     31c:	80 93 b0 08 	sts	0x08B0, r24
     320:	80 81       	ld	r24, Z
     322:	8f 5f       	subi	r24, 0xFF	; 255
     324:	8f 77       	andi	r24, 0x7F	; 127
     326:	80 83       	st	Z, r24
     328:	ff 91       	pop	r31
     32a:	ef 91       	pop	r30
     32c:	bf 91       	pop	r27
     32e:	af 91       	pop	r26
     330:	9f 91       	pop	r25
     332:	8f 91       	pop	r24
     334:	0f 90       	pop	r0
     336:	0f be       	out	0x3f, r0	; 63
     338:	0f 90       	pop	r0
     33a:	1f 90       	pop	r1
     33c:	18 95       	reti

0000033e <_uartc1_enable_interrupt>:
     33e:	e0 eb       	ldi	r30, 0xB0	; 176
     340:	f8 e0       	ldi	r31, 0x08	; 8
     342:	93 81       	ldd	r25, Z+3	; 0x03
     344:	82 95       	swap	r24
     346:	80 7f       	andi	r24, 0xF0	; 240
     348:	9f 7c       	andi	r25, 0xCF	; 207
     34a:	98 2b       	or	r25, r24
     34c:	93 83       	std	Z+3, r25	; 0x03
     34e:	08 95       	ret

00000350 <_uartc1_init>:
     350:	cf 93       	push	r28
     352:	df 93       	push	r29
     354:	cd b7       	in	r28, 0x3d	; 61
     356:	de b7       	in	r29, 0x3e	; 62
     358:	29 97       	sbiw	r28, 0x09	; 9
     35a:	cd bf       	out	0x3d, r28	; 61
     35c:	de bf       	out	0x3e, r29	; 62
     35e:	89 e0       	ldi	r24, 0x09	; 9
     360:	e0 e0       	ldi	r30, 0x00	; 0
     362:	f0 e2       	ldi	r31, 0x20	; 32
     364:	de 01       	movw	r26, r28
     366:	11 96       	adiw	r26, 0x01	; 1
     368:	01 90       	ld	r0, Z+
     36a:	0d 92       	st	X+, r0
     36c:	8a 95       	dec	r24
     36e:	e1 f7       	brne	.-8      	; 0x368 <_uartc1_init+0x18>
     370:	10 92 1b 22 	sts	0x221B, r1
     374:	10 92 1a 22 	sts	0x221A, r1
     378:	10 92 1d 22 	sts	0x221D, r1
     37c:	10 92 1c 22 	sts	0x221C, r1
     380:	be 01       	movw	r22, r28
     382:	6f 5f       	subi	r22, 0xFF	; 255
     384:	7f 4f       	sbci	r23, 0xFF	; 255
     386:	80 eb       	ldi	r24, 0xB0	; 176
     388:	98 e0       	ldi	r25, 0x08	; 8
     38a:	0e 94 9a 0c 	call	0x1934	; 0x1934 <usart_init_rs232>
     38e:	e0 eb       	ldi	r30, 0xB0	; 176
     390:	f8 e0       	ldi	r31, 0x08	; 8
     392:	83 81       	ldd	r24, Z+3	; 0x03
     394:	8f 7c       	andi	r24, 0xCF	; 207
     396:	83 83       	std	Z+3, r24	; 0x03
     398:	83 81       	ldd	r24, Z+3	; 0x03
     39a:	83 7f       	andi	r24, 0xF3	; 243
     39c:	83 83       	std	Z+3, r24	; 0x03
     39e:	83 81       	ldd	r24, Z+3	; 0x03
     3a0:	8c 7f       	andi	r24, 0xFC	; 252
     3a2:	81 60       	ori	r24, 0x01	; 1
     3a4:	83 83       	std	Z+3, r24	; 0x03
     3a6:	29 96       	adiw	r28, 0x09	; 9
     3a8:	cd bf       	out	0x3d, r28	; 61
     3aa:	de bf       	out	0x3e, r29	; 62
     3ac:	df 91       	pop	r29
     3ae:	cf 91       	pop	r28
     3b0:	08 95       	ret

000003b2 <_uartc1_putc>:

void reset_avr(void);

void _uartc1_putc(char ch)
{
     3b2:	ff 92       	push	r15
     3b4:	0f 93       	push	r16
     3b6:	1f 93       	push	r17
     3b8:	cf 93       	push	r28
     3ba:	df 93       	push	r29
     3bc:	f8 2e       	mov	r15, r24
    timeout_start_singleshot(TIMEOUT_UART, TIMEOUT_TICK_HZ);
     3be:	68 e0       	ldi	r22, 0x08	; 8
     3c0:	70 e0       	ldi	r23, 0x00	; 0
     3c2:	81 e0       	ldi	r24, 0x01	; 1
     3c4:	0e 94 c8 0f 	call	0x1f90	; 0x1f90 <timeout_start_singleshot>
}

static bool putb(uint8_t byte)
{
    uint8_t tx_back;
    tx_back = (buffer.tx_back + 1) & TX_BUFFER_MASK;
     3c8:	0c e1       	ldi	r16, 0x1C	; 28
     3ca:	12 e2       	ldi	r17, 0x22	; 34
    if (tx_back != buffer.tx_front) {
     3cc:	cd e1       	ldi	r28, 0x1D	; 29
     3ce:	d2 e2       	ldi	r29, 0x22	; 34
void reset_avr(void);

void _uartc1_putc(char ch)
{
    timeout_start_singleshot(TIMEOUT_UART, TIMEOUT_TICK_HZ);
    while (!putb(ch)) {
     3d0:	02 c0       	rjmp	.+4      	; 0x3d6 <_uartc1_putc+0x24>
        if (timeout_test_and_clear_expired(TIMEOUT_UART)) {
            reset_avr();
     3d2:	0e 94 12 10 	call	0x2024	; 0x2024 <reset_avr>
}

static bool putb(uint8_t byte)
{
    uint8_t tx_back;
    tx_back = (buffer.tx_back + 1) & TX_BUFFER_MASK;
     3d6:	f8 01       	movw	r30, r16
     3d8:	90 81       	ld	r25, Z
     3da:	9f 5f       	subi	r25, 0xFF	; 255
     3dc:	9f 77       	andi	r25, 0x7F	; 127
    if (tx_back != buffer.tx_front) {
     3de:	28 81       	ld	r18, Y
     3e0:	92 17       	cp	r25, r18
     3e2:	99 f0       	breq	.+38     	; 0x40a <_uartc1_putc+0x58>
        buffer.TX[buffer.tx_back] = byte;
     3e4:	ec e1       	ldi	r30, 0x1C	; 28
     3e6:	f2 e2       	ldi	r31, 0x22	; 34
     3e8:	a0 81       	ld	r26, Z
     3ea:	b0 e0       	ldi	r27, 0x00	; 0
     3ec:	a6 57       	subi	r26, 0x76	; 118
     3ee:	be 4d       	sbci	r27, 0xDE	; 222
     3f0:	50 96       	adiw	r26, 0x10	; 16
     3f2:	fc 92       	st	X, r15
        buffer.tx_back = tx_back;
     3f4:	90 83       	st	Z, r25
 *              Use USART_DREINTLVL_t type.
 */
static inline void usart_set_dre_interrupt_level(USART_t *usart,
		enum usart_int_level_t level)
{
	(usart)->CTRLA = ((usart)->CTRLA & ~USART_DREINTLVL_gm) |
     3f6:	e0 eb       	ldi	r30, 0xB0	; 176
     3f8:	f8 e0       	ldi	r31, 0x08	; 8
     3fa:	83 81       	ldd	r24, Z+3	; 0x03
     3fc:	8c 7f       	andi	r24, 0xFC	; 252
     3fe:	81 60       	ori	r24, 0x01	; 1
     400:	83 83       	std	Z+3, r24	; 0x03
    while (!putb(ch)) {
        if (timeout_test_and_clear_expired(TIMEOUT_UART)) {
            reset_avr();
        }
    }
    timeout_stop(TIMEOUT_UART);
     402:	81 e0       	ldi	r24, 0x01	; 1
     404:	0e 94 f1 0f 	call	0x1fe2	; 0x1fe2 <timeout_stop>
     408:	06 c0       	rjmp	.+12     	; 0x416 <_uartc1_putc+0x64>

void _uartc1_putc(char ch)
{
    timeout_start_singleshot(TIMEOUT_UART, TIMEOUT_TICK_HZ);
    while (!putb(ch)) {
        if (timeout_test_and_clear_expired(TIMEOUT_UART)) {
     40a:	81 e0       	ldi	r24, 0x01	; 1
     40c:	0e 94 cc 0f 	call	0x1f98	; 0x1f98 <timeout_test_and_clear_expired>
     410:	88 23       	and	r24, r24
     412:	09 f3       	breq	.-62     	; 0x3d6 <_uartc1_putc+0x24>
     414:	de cf       	rjmp	.-68     	; 0x3d2 <_uartc1_putc+0x20>
            reset_avr();
        }
    }
    timeout_stop(TIMEOUT_UART);
}
     416:	df 91       	pop	r29
     418:	cf 91       	pop	r28
     41a:	1f 91       	pop	r17
     41c:	0f 91       	pop	r16
     41e:	ff 90       	pop	r15
     420:	08 95       	ret

00000422 <__vector_58>:
    volatile uint8_t tx_back;
    volatile uint8_t tx_front;
} buffer;

ISR(USARTE0_RXC_vect)
{
     422:	1f 92       	push	r1
     424:	0f 92       	push	r0
     426:	0f b6       	in	r0, 0x3f	; 63
     428:	0f 92       	push	r0
     42a:	11 24       	eor	r1, r1
     42c:	2f 93       	push	r18
     42e:	8f 93       	push	r24
     430:	9f 93       	push	r25
     432:	af 93       	push	r26
     434:	bf 93       	push	r27
     436:	ef 93       	push	r30
     438:	ff 93       	push	r31
    uint8_t data = USARTE0.DATA;
     43a:	20 91 a0 0a 	lds	r18, 0x0AA0
    uint8_t back = (buffer.rx_back + 1) & RX_BUFFER_MASK;
     43e:	80 91 1e 23 	lds	r24, 0x231E
     442:	8f 5f       	subi	r24, 0xFF	; 255
     444:	8f 77       	andi	r24, 0x7F	; 127
    if (back != buffer.rx_front) {
     446:	90 91 1f 23 	lds	r25, 0x231F
     44a:	98 17       	cp	r25, r24
     44c:	41 f0       	breq	.+16     	; 0x45e <__vector_58+0x3c>
        buffer.RX[buffer.rx_back] = data;
     44e:	ee e1       	ldi	r30, 0x1E	; 30
     450:	f3 e2       	ldi	r31, 0x23	; 35
     452:	a0 81       	ld	r26, Z
     454:	b0 e0       	ldi	r27, 0x00	; 0
     456:	a2 5e       	subi	r26, 0xE2	; 226
     458:	bd 4d       	sbci	r27, 0xDD	; 221
     45a:	2c 93       	st	X, r18
        buffer.rx_back = back;
     45c:	80 83       	st	Z, r24
    }
}
     45e:	ff 91       	pop	r31
     460:	ef 91       	pop	r30
     462:	bf 91       	pop	r27
     464:	af 91       	pop	r26
     466:	9f 91       	pop	r25
     468:	8f 91       	pop	r24
     46a:	2f 91       	pop	r18
     46c:	0f 90       	pop	r0
     46e:	0f be       	out	0x3f, r0	; 63
     470:	0f 90       	pop	r0
     472:	1f 90       	pop	r1
     474:	18 95       	reti

00000476 <__vector_60>:

ISR(USARTE0_TXC_vect)
{
     476:	1f 92       	push	r1
     478:	0f 92       	push	r0
     47a:	0f b6       	in	r0, 0x3f	; 63
     47c:	0f 92       	push	r0
     47e:	11 24       	eor	r1, r1
}
     480:	0f 90       	pop	r0
     482:	0f be       	out	0x3f, r0	; 63
     484:	0f 90       	pop	r0
     486:	1f 90       	pop	r1
     488:	18 95       	reti

0000048a <__vector_59>:

ISR(USARTE0_DRE_vect)
{
     48a:	1f 92       	push	r1
     48c:	0f 92       	push	r0
     48e:	0f b6       	in	r0, 0x3f	; 63
     490:	0f 92       	push	r0
     492:	11 24       	eor	r1, r1
     494:	8f 93       	push	r24
     496:	9f 93       	push	r25
     498:	af 93       	push	r26
     49a:	bf 93       	push	r27
     49c:	ef 93       	push	r30
     49e:	ff 93       	push	r31
    if (buffer.tx_back == buffer.tx_front) {
     4a0:	90 91 20 23 	lds	r25, 0x2320
     4a4:	80 91 21 23 	lds	r24, 0x2321
     4a8:	98 13       	cpse	r25, r24
     4aa:	06 c0       	rjmp	.+12     	; 0x4b8 <__vector_59+0x2e>
     4ac:	e0 ea       	ldi	r30, 0xA0	; 160
     4ae:	fa e0       	ldi	r31, 0x0A	; 10
     4b0:	83 81       	ldd	r24, Z+3	; 0x03
     4b2:	8c 7f       	andi	r24, 0xFC	; 252
     4b4:	83 83       	std	Z+3, r24	; 0x03
     4b6:	0d c0       	rjmp	.+26     	; 0x4d2 <__vector_59+0x48>
        usart_set_dre_interrupt_level(&USARTE0, USART_INT_LVL_OFF);
    } else {
        USARTE0.DATA = buffer.TX[buffer.tx_front];
     4b8:	e1 e2       	ldi	r30, 0x21	; 33
     4ba:	f3 e2       	ldi	r31, 0x23	; 35
     4bc:	a0 81       	ld	r26, Z
     4be:	b0 e0       	ldi	r27, 0x00	; 0
     4c0:	a2 56       	subi	r26, 0x62	; 98
     4c2:	bd 4d       	sbci	r27, 0xDD	; 221
     4c4:	8c 91       	ld	r24, X
     4c6:	80 93 a0 0a 	sts	0x0AA0, r24
        buffer.tx_front = (buffer.tx_front + 1) & TX_BUFFER_MASK;
     4ca:	80 81       	ld	r24, Z
     4cc:	8f 5f       	subi	r24, 0xFF	; 255
     4ce:	8f 77       	andi	r24, 0x7F	; 127
     4d0:	80 83       	st	Z, r24
    }
}
     4d2:	ff 91       	pop	r31
     4d4:	ef 91       	pop	r30
     4d6:	bf 91       	pop	r27
     4d8:	af 91       	pop	r26
     4da:	9f 91       	pop	r25
     4dc:	8f 91       	pop	r24
     4de:	0f 90       	pop	r0
     4e0:	0f be       	out	0x3f, r0	; 63
     4e2:	0f 90       	pop	r0
     4e4:	1f 90       	pop	r1
     4e6:	18 95       	reti

000004e8 <_uarte0_enable_interrupt>:
 * \param level Interrupt level of the RXD interrupt.
 */
static inline void usart_set_rx_interrupt_level(USART_t *usart,
		enum usart_int_level_t level)
{
	(usart)->CTRLA = ((usart)->CTRLA & ~USART_RXCINTLVL_gm) |
     4e8:	e0 ea       	ldi	r30, 0xA0	; 160
     4ea:	fa e0       	ldi	r31, 0x0A	; 10
     4ec:	93 81       	ldd	r25, Z+3	; 0x03
     4ee:	82 95       	swap	r24
     4f0:	80 7f       	andi	r24, 0xF0	; 240
     4f2:	9f 7c       	andi	r25, 0xCF	; 207
     4f4:	98 2b       	or	r25, r24
     4f6:	93 83       	std	Z+3, r25	; 0x03
     4f8:	08 95       	ret

000004fa <_uarte0_init>:
{
    usart_set_rx_interrupt_level(&USARTE0, level);
}

void _uarte0_init(void)
{
     4fa:	cf 93       	push	r28
     4fc:	df 93       	push	r29
     4fe:	cd b7       	in	r28, 0x3d	; 61
     500:	de b7       	in	r29, 0x3e	; 62
     502:	29 97       	sbiw	r28, 0x09	; 9
     504:	cd bf       	out	0x3d, r28	; 61
     506:	de bf       	out	0x3e, r29	; 62
    usart_rs232_options_t rs232_options = {
     508:	89 e0       	ldi	r24, 0x09	; 9
     50a:	e9 e0       	ldi	r30, 0x09	; 9
     50c:	f0 e2       	ldi	r31, 0x20	; 32
     50e:	de 01       	movw	r26, r28
     510:	11 96       	adiw	r26, 0x01	; 1
     512:	01 90       	ld	r0, Z+
     514:	0d 92       	st	X+, r0
     516:	8a 95       	dec	r24
     518:	e1 f7       	brne	.-8      	; 0x512 <_uarte0_init+0x18>
        .baudrate = 115200,
        .charlength = USART_CHSIZE_8BIT_gc,
        .paritytype = USART_PMODE_DISABLED_gc,
        .stopbits = false
    };
    buffer.rx_front = 0;
     51a:	10 92 1f 23 	sts	0x231F, r1
    buffer.rx_back = 0;
     51e:	10 92 1e 23 	sts	0x231E, r1
    buffer.tx_front = 0;
     522:	10 92 21 23 	sts	0x2321, r1
    buffer.tx_back = 0;
     526:	10 92 20 23 	sts	0x2320, r1
    usart_init_rs232(&USARTE0, &rs232_options);
     52a:	be 01       	movw	r22, r28
     52c:	6f 5f       	subi	r22, 0xFF	; 255
     52e:	7f 4f       	sbci	r23, 0xFF	; 255
     530:	80 ea       	ldi	r24, 0xA0	; 160
     532:	9a e0       	ldi	r25, 0x0A	; 10
     534:	0e 94 9a 0c 	call	0x1934	; 0x1934 <usart_init_rs232>
     538:	e0 ea       	ldi	r30, 0xA0	; 160
     53a:	fa e0       	ldi	r31, 0x0A	; 10
     53c:	83 81       	ldd	r24, Z+3	; 0x03
     53e:	8f 7c       	andi	r24, 0xCF	; 207
     540:	83 83       	std	Z+3, r24	; 0x03
 * \param level Interrupt level of the TXD interrupt.
 */
static inline void usart_set_tx_interrupt_level(USART_t *usart,
		enum usart_int_level_t level)
{
	(usart)->CTRLA = ((usart)->CTRLA & ~USART_TXCINTLVL_gm) |
     542:	83 81       	ldd	r24, Z+3	; 0x03
     544:	83 7f       	andi	r24, 0xF3	; 243
     546:	83 83       	std	Z+3, r24	; 0x03
 *              Use USART_DREINTLVL_t type.
 */
static inline void usart_set_dre_interrupt_level(USART_t *usart,
		enum usart_int_level_t level)
{
	(usart)->CTRLA = ((usart)->CTRLA & ~USART_DREINTLVL_gm) |
     548:	83 81       	ldd	r24, Z+3	; 0x03
     54a:	8c 7f       	andi	r24, 0xFC	; 252
     54c:	81 60       	ori	r24, 0x01	; 1
     54e:	83 83       	std	Z+3, r24	; 0x03
    usart_set_rx_interrupt_level(&USARTE0, USART_INT_LVL_OFF);
    usart_set_tx_interrupt_level(&USARTE0, USART_INT_LVL_OFF);
    usart_set_dre_interrupt_level(&USARTE0, USART_INT_LVL_LO);
}
     550:	29 96       	adiw	r28, 0x09	; 9
     552:	cd bf       	out	0x3d, r28	; 61
     554:	de bf       	out	0x3e, r29	; 62
     556:	df 91       	pop	r29
     558:	cf 91       	pop	r28
     55a:	08 95       	ret

0000055c <_uarte0_getc>:

int16_t _uarte0_getc(void)
{
    uint8_t ans;
    if (buffer.rx_front == buffer.rx_back) {
     55c:	90 91 1f 23 	lds	r25, 0x231F
     560:	80 91 1e 23 	lds	r24, 0x231E
     564:	98 17       	cp	r25, r24
     566:	69 f0       	breq	.+26     	; 0x582 <_uarte0_getc+0x26>
        return -1;
    }
    ans = buffer.RX[buffer.rx_front];
     568:	ef e1       	ldi	r30, 0x1F	; 31
     56a:	f3 e2       	ldi	r31, 0x23	; 35
     56c:	a0 81       	ld	r26, Z
     56e:	b0 e0       	ldi	r27, 0x00	; 0
     570:	a2 5e       	subi	r26, 0xE2	; 226
     572:	bd 4d       	sbci	r27, 0xDD	; 221
     574:	2c 91       	ld	r18, X
    buffer.rx_front = (buffer.rx_front + 1) & RX_BUFFER_MASK;
     576:	80 81       	ld	r24, Z
     578:	8f 5f       	subi	r24, 0xFF	; 255
     57a:	8f 77       	andi	r24, 0x7F	; 127
     57c:	80 83       	st	Z, r24
    return ans;
     57e:	30 e0       	ldi	r19, 0x00	; 0
     580:	02 c0       	rjmp	.+4      	; 0x586 <_uarte0_getc+0x2a>

int16_t _uarte0_getc(void)
{
    uint8_t ans;
    if (buffer.rx_front == buffer.rx_back) {
        return -1;
     582:	2f ef       	ldi	r18, 0xFF	; 255
     584:	3f ef       	ldi	r19, 0xFF	; 255
    }
    ans = buffer.RX[buffer.rx_front];
    buffer.rx_front = (buffer.rx_front + 1) & RX_BUFFER_MASK;
    return ans;
}
     586:	82 2f       	mov	r24, r18
     588:	93 2f       	mov	r25, r19
     58a:	08 95       	ret

0000058c <_uarte0_byte_available>:

bool _uarte0_byte_available(void)
{
	return buffer.rx_front != buffer.rx_back;
     58c:	20 91 1f 23 	lds	r18, 0x231F
     590:	90 91 1e 23 	lds	r25, 0x231E
     594:	81 e0       	ldi	r24, 0x01	; 1
     596:	29 13       	cpse	r18, r25
     598:	01 c0       	rjmp	.+2      	; 0x59c <_uarte0_byte_available+0x10>
     59a:	80 e0       	ldi	r24, 0x00	; 0
}
     59c:	08 95       	ret

0000059e <_uarte0_putc>:

void reset_avr(void);

void _uarte0_putc(char ch)
{
     59e:	ff 92       	push	r15
     5a0:	0f 93       	push	r16
     5a2:	1f 93       	push	r17
     5a4:	cf 93       	push	r28
     5a6:	df 93       	push	r29
     5a8:	f8 2e       	mov	r15, r24
    timeout_start_singleshot(TIMEOUT_UART, TIMEOUT_TICK_HZ);
     5aa:	68 e0       	ldi	r22, 0x08	; 8
     5ac:	70 e0       	ldi	r23, 0x00	; 0
     5ae:	81 e0       	ldi	r24, 0x01	; 1
     5b0:	0e 94 c8 0f 	call	0x1f90	; 0x1f90 <timeout_start_singleshot>
}

static bool putb(uint8_t byte)
{
    uint8_t tx_back;
    tx_back = (buffer.tx_back + 1) & TX_BUFFER_MASK;
     5b4:	00 e2       	ldi	r16, 0x20	; 32
     5b6:	13 e2       	ldi	r17, 0x23	; 35
    if (tx_back != buffer.tx_front) {
     5b8:	c1 e2       	ldi	r28, 0x21	; 33
     5ba:	d3 e2       	ldi	r29, 0x23	; 35
void reset_avr(void);

void _uarte0_putc(char ch)
{
    timeout_start_singleshot(TIMEOUT_UART, TIMEOUT_TICK_HZ);
    while (!putb(ch)) {
     5bc:	02 c0       	rjmp	.+4      	; 0x5c2 <_uarte0_putc+0x24>
        if (timeout_test_and_clear_expired(TIMEOUT_UART)) {
            reset_avr();
     5be:	0e 94 12 10 	call	0x2024	; 0x2024 <reset_avr>
}

static bool putb(uint8_t byte)
{
    uint8_t tx_back;
    tx_back = (buffer.tx_back + 1) & TX_BUFFER_MASK;
     5c2:	f8 01       	movw	r30, r16
     5c4:	90 81       	ld	r25, Z
     5c6:	9f 5f       	subi	r25, 0xFF	; 255
     5c8:	9f 77       	andi	r25, 0x7F	; 127
    if (tx_back != buffer.tx_front) {
     5ca:	28 81       	ld	r18, Y
     5cc:	92 17       	cp	r25, r18
     5ce:	91 f0       	breq	.+36     	; 0x5f4 <_uarte0_putc+0x56>
        buffer.TX[buffer.tx_back] = byte;
     5d0:	e0 e2       	ldi	r30, 0x20	; 32
     5d2:	f3 e2       	ldi	r31, 0x23	; 35
     5d4:	a0 81       	ld	r26, Z
     5d6:	b0 e0       	ldi	r27, 0x00	; 0
     5d8:	a2 56       	subi	r26, 0x62	; 98
     5da:	bd 4d       	sbci	r27, 0xDD	; 221
     5dc:	fc 92       	st	X, r15
        buffer.tx_back = tx_back;
     5de:	90 83       	st	Z, r25
     5e0:	e0 ea       	ldi	r30, 0xA0	; 160
     5e2:	fa e0       	ldi	r31, 0x0A	; 10
     5e4:	83 81       	ldd	r24, Z+3	; 0x03
     5e6:	8c 7f       	andi	r24, 0xFC	; 252
     5e8:	81 60       	ori	r24, 0x01	; 1
     5ea:	83 83       	std	Z+3, r24	; 0x03
    while (!putb(ch)) {
        if (timeout_test_and_clear_expired(TIMEOUT_UART)) {
            reset_avr();
        }
    }
    timeout_stop(TIMEOUT_UART);
     5ec:	81 e0       	ldi	r24, 0x01	; 1
     5ee:	0e 94 f1 0f 	call	0x1fe2	; 0x1fe2 <timeout_stop>
     5f2:	06 c0       	rjmp	.+12     	; 0x600 <_uarte0_putc+0x62>

void _uarte0_putc(char ch)
{
    timeout_start_singleshot(TIMEOUT_UART, TIMEOUT_TICK_HZ);
    while (!putb(ch)) {
        if (timeout_test_and_clear_expired(TIMEOUT_UART)) {
     5f4:	81 e0       	ldi	r24, 0x01	; 1
     5f6:	0e 94 cc 0f 	call	0x1f98	; 0x1f98 <timeout_test_and_clear_expired>
     5fa:	88 23       	and	r24, r24
     5fc:	11 f3       	breq	.-60     	; 0x5c2 <_uarte0_putc+0x24>
     5fe:	df cf       	rjmp	.-66     	; 0x5be <_uarte0_putc+0x20>
            reset_avr();
        }
    }
    timeout_stop(TIMEOUT_UART);
}
     600:	df 91       	pop	r29
     602:	cf 91       	pop	r28
     604:	1f 91       	pop	r17
     606:	0f 91       	pop	r16
     608:	ff 90       	pop	r15
     60a:	08 95       	ret

0000060c <DEBUG_puts>:
#if (DEBUG_UART != UART_NONE)
    static const char hex[] = "0123456789ABCDEF";
#endif
    _DEBUG_putc(hex[b >> 4]);
    _DEBUG_putc(hex[b & 0x0F]);
}
     60c:	cf 93       	push	r28
     60e:	df 93       	push	r29
     610:	ec 01       	movw	r28, r24
     612:	88 81       	ld	r24, Y
     614:	88 23       	and	r24, r24
     616:	29 f0       	breq	.+10     	; 0x622 <DEBUG_puts+0x16>
     618:	21 96       	adiw	r28, 0x01	; 1
     61a:	cb de       	rcall	.-618    	; 0x3b2 <_uartc1_putc>
     61c:	89 91       	ld	r24, Y+
     61e:	81 11       	cpse	r24, r1
     620:	fc cf       	rjmp	.-8      	; 0x61a <DEBUG_puts+0xe>
     622:	df 91       	pop	r29
     624:	cf 91       	pop	r28
     626:	08 95       	ret

00000628 <DEBUG_putcrlf>:
     628:	00 97       	sbiw	r24, 0x00	; 0
     62a:	09 f0       	breq	.+2      	; 0x62e <DEBUG_putcrlf+0x6>
     62c:	ef df       	rcall	.-34     	; 0x60c <DEBUG_puts>
     62e:	82 e1       	ldi	r24, 0x12	; 18
     630:	90 e2       	ldi	r25, 0x20	; 32
     632:	ec cf       	rjmp	.-40     	; 0x60c <DEBUG_puts>

00000634 <DEBUG_putu>:

void DEBUG_putu(uint32_t v)
{
     634:	cf 92       	push	r12
     636:	df 92       	push	r13
     638:	ef 92       	push	r14
     63a:	ff 92       	push	r15
     63c:	6b 01       	movw	r12, r22
     63e:	7c 01       	movw	r14, r24
    if (v > 9) {
     640:	8a e0       	ldi	r24, 0x0A	; 10
     642:	c8 16       	cp	r12, r24
     644:	d1 04       	cpc	r13, r1
     646:	e1 04       	cpc	r14, r1
     648:	f1 04       	cpc	r15, r1
     64a:	58 f0       	brcs	.+22     	; 0x662 <DEBUG_putu+0x2e>
        DEBUG_putu(v / 10);
     64c:	c7 01       	movw	r24, r14
     64e:	b6 01       	movw	r22, r12
     650:	2a e0       	ldi	r18, 0x0A	; 10
     652:	30 e0       	ldi	r19, 0x00	; 0
     654:	40 e0       	ldi	r20, 0x00	; 0
     656:	50 e0       	ldi	r21, 0x00	; 0
     658:	0e 94 2d 1d 	call	0x3a5a	; 0x3a5a <__udivmodsi4>
     65c:	ca 01       	movw	r24, r20
     65e:	b9 01       	movw	r22, r18
     660:	e9 df       	rcall	.-46     	; 0x634 <DEBUG_putu>
    }
    _DEBUG_putc('0' + v % 10);
     662:	c7 01       	movw	r24, r14
     664:	b6 01       	movw	r22, r12
     666:	2a e0       	ldi	r18, 0x0A	; 10
     668:	30 e0       	ldi	r19, 0x00	; 0
     66a:	40 e0       	ldi	r20, 0x00	; 0
     66c:	50 e0       	ldi	r21, 0x00	; 0
     66e:	0e 94 2d 1d 	call	0x3a5a	; 0x3a5a <__udivmodsi4>
     672:	86 2f       	mov	r24, r22
     674:	80 5d       	subi	r24, 0xD0	; 208
     676:	9d de       	rcall	.-710    	; 0x3b2 <_uartc1_putc>
}
     678:	ff 90       	pop	r15
     67a:	ef 90       	pop	r14
     67c:	df 90       	pop	r13
     67e:	cf 90       	pop	r12
     680:	08 95       	ret

00000682 <MODEM_get_byte>:
#include "crc.h"

int16_t MODEM_get_byte(void)
{
    int16_t ans;
    ans = _MODEM_getc();
     682:	6c cf       	rjmp	.-296    	; 0x55c <_uarte0_getc>
    if (ans < 0) {
        return ans;
    }
    //_DEBUG_putc(ans); //eccho every byte that recieved by modem to debug serial port
    return ans;
}
     684:	08 95       	ret

00000686 <MODEM_raw_putb>:

void MODEM_raw_putb(uint8_t byte)
{
     686:	cf 93       	push	r28
     688:	c8 2f       	mov	r28, r24
    _MODEM_putc(byte);
     68a:	89 df       	rcall	.-238    	; 0x59e <_uarte0_putc>
    _DEBUG_putc(byte);
     68c:	8c 2f       	mov	r24, r28
     68e:	91 de       	rcall	.-734    	; 0x3b2 <_uartc1_putc>
}
     690:	cf 91       	pop	r28
     692:	08 95       	ret

00000694 <MODEM_raw_puts>:

void MODEM_raw_puts(const char* data)
{
     694:	cf 93       	push	r28
     696:	df 93       	push	r29
     698:	ec 01       	movw	r28, r24
    while (*data != '\x00') {
     69a:	88 81       	ld	r24, Y
     69c:	88 23       	and	r24, r24
     69e:	29 f0       	breq	.+10     	; 0x6aa <MODEM_raw_puts+0x16>
{
    _MODEM_putc(byte);
    _DEBUG_putc(byte);
}

void MODEM_raw_puts(const char* data)
     6a0:	21 96       	adiw	r28, 0x01	; 1
{
    while (*data != '\x00') {
        MODEM_raw_putb(*data);
     6a2:	f1 df       	rcall	.-30     	; 0x686 <MODEM_raw_putb>
    _DEBUG_putc(byte);
}

void MODEM_raw_puts(const char* data)
{
    while (*data != '\x00') {
     6a4:	89 91       	ld	r24, Y+
     6a6:	81 11       	cpse	r24, r1
     6a8:	fc cf       	rjmp	.-8      	; 0x6a2 <MODEM_raw_puts+0xe>
        MODEM_raw_putb(*data);
        data++;
    }
}
     6aa:	df 91       	pop	r29
     6ac:	cf 91       	pop	r28
     6ae:	08 95       	ret

000006b0 <board_init>:
 * \param flags Bitmask of flags specifying additional configuration
 * parameters.
 */
static inline void ioport_configure_pin(port_pin_t pin, port_pin_flags_t flags)
{
	ioport_configure_port_pin(arch_ioport_pin_to_base(pin),
     6b0:	43 e0       	ldi	r20, 0x03	; 3
     6b2:	50 e0       	ldi	r21, 0x00	; 0
     6b4:	68 e0       	ldi	r22, 0x08	; 8
     6b6:	80 e2       	ldi	r24, 0x20	; 32
     6b8:	96 e0       	ldi	r25, 0x06	; 6
     6ba:	bd d0       	rcall	.+378    	; 0x836 <ioport_configure_port_pin>
     6bc:	43 e0       	ldi	r20, 0x03	; 3
     6be:	50 e0       	ldi	r21, 0x00	; 0
     6c0:	60 e2       	ldi	r22, 0x20	; 32
     6c2:	80 e0       	ldi	r24, 0x00	; 0
     6c4:	96 e0       	ldi	r25, 0x06	; 6
     6c6:	b7 d0       	rcall	.+366    	; 0x836 <ioport_configure_port_pin>
     6c8:	43 e0       	ldi	r20, 0x03	; 3
     6ca:	50 e0       	ldi	r21, 0x00	; 0
     6cc:	68 e0       	ldi	r22, 0x08	; 8
     6ce:	80 e8       	ldi	r24, 0x80	; 128
     6d0:	96 e0       	ldi	r25, 0x06	; 6
     6d2:	b1 d0       	rcall	.+354    	; 0x836 <ioport_configure_port_pin>
     6d4:	40 e0       	ldi	r20, 0x00	; 0
     6d6:	50 e0       	ldi	r21, 0x00	; 0
     6d8:	64 e0       	ldi	r22, 0x04	; 4
     6da:	80 e8       	ldi	r24, 0x80	; 128
     6dc:	96 e0       	ldi	r25, 0x06	; 6
     6de:	ab d0       	rcall	.+342    	; 0x836 <ioport_configure_port_pin>
     6e0:	43 e0       	ldi	r20, 0x03	; 3
     6e2:	50 e0       	ldi	r21, 0x00	; 0
     6e4:	68 e0       	ldi	r22, 0x08	; 8
     6e6:	80 e8       	ldi	r24, 0x80	; 128
     6e8:	96 e0       	ldi	r25, 0x06	; 6
     6ea:	a5 d0       	rcall	.+330    	; 0x836 <ioport_configure_port_pin>
     6ec:	40 e0       	ldi	r20, 0x00	; 0
     6ee:	50 e0       	ldi	r21, 0x00	; 0
     6f0:	64 e0       	ldi	r22, 0x04	; 4
     6f2:	80 e8       	ldi	r24, 0x80	; 128
     6f4:	96 e0       	ldi	r25, 0x06	; 6
     6f6:	9f d0       	rcall	.+318    	; 0x836 <ioport_configure_port_pin>
     6f8:	43 e0       	ldi	r20, 0x03	; 3
     6fa:	50 e0       	ldi	r21, 0x00	; 0
     6fc:	60 e8       	ldi	r22, 0x80	; 128
     6fe:	80 e4       	ldi	r24, 0x40	; 64
     700:	96 e0       	ldi	r25, 0x06	; 6
     702:	99 d0       	rcall	.+306    	; 0x836 <ioport_configure_port_pin>
     704:	40 e0       	ldi	r20, 0x00	; 0
     706:	50 e0       	ldi	r21, 0x00	; 0
     708:	60 e4       	ldi	r22, 0x40	; 64
     70a:	80 e4       	ldi	r24, 0x40	; 64
     70c:	96 e0       	ldi	r25, 0x06	; 6
     70e:	93 d0       	rcall	.+294    	; 0x836 <ioport_configure_port_pin>
     710:	43 e0       	ldi	r20, 0x03	; 3
     712:	50 e0       	ldi	r21, 0x00	; 0
     714:	62 e0       	ldi	r22, 0x02	; 2
     716:	80 e2       	ldi	r24, 0x20	; 32
     718:	96 e0       	ldi	r25, 0x06	; 6
     71a:	8d d0       	rcall	.+282    	; 0x836 <ioport_configure_port_pin>
     71c:	43 e0       	ldi	r20, 0x03	; 3
     71e:	50 e0       	ldi	r21, 0x00	; 0
     720:	60 e4       	ldi	r22, 0x40	; 64
     722:	80 e0       	ldi	r24, 0x00	; 0
     724:	96 e0       	ldi	r25, 0x06	; 6
     726:	87 d0       	rcall	.+270    	; 0x836 <ioport_configure_port_pin>
     728:	41 e0       	ldi	r20, 0x01	; 1
     72a:	50 e0       	ldi	r21, 0x00	; 0
     72c:	61 e0       	ldi	r22, 0x01	; 1
     72e:	80 e6       	ldi	r24, 0x60	; 96
     730:	96 e0       	ldi	r25, 0x06	; 6
     732:	81 d0       	rcall	.+258    	; 0x836 <ioport_configure_port_pin>
     734:	41 e0       	ldi	r20, 0x01	; 1
     736:	50 e0       	ldi	r21, 0x00	; 0
     738:	62 e0       	ldi	r22, 0x02	; 2
     73a:	80 e6       	ldi	r24, 0x60	; 96
     73c:	96 e0       	ldi	r25, 0x06	; 6
     73e:	7b d0       	rcall	.+246    	; 0x836 <ioport_configure_port_pin>
     740:	43 e0       	ldi	r20, 0x03	; 3
     742:	50 e0       	ldi	r21, 0x00	; 0
     744:	68 e0       	ldi	r22, 0x08	; 8
     746:	80 e6       	ldi	r24, 0x60	; 96
     748:	96 e0       	ldi	r25, 0x06	; 6
     74a:	75 d0       	rcall	.+234    	; 0x836 <ioport_configure_port_pin>
     74c:	40 e0       	ldi	r20, 0x00	; 0
     74e:	50 e0       	ldi	r21, 0x00	; 0
     750:	64 e0       	ldi	r22, 0x04	; 4
     752:	80 e4       	ldi	r24, 0x40	; 64
     754:	96 e0       	ldi	r25, 0x06	; 6
     756:	6f d0       	rcall	.+222    	; 0x836 <ioport_configure_port_pin>
     758:	40 e0       	ldi	r20, 0x00	; 0
     75a:	50 e0       	ldi	r21, 0x00	; 0
     75c:	64 e0       	ldi	r22, 0x04	; 4
     75e:	80 e6       	ldi	r24, 0x60	; 96
     760:	96 e0       	ldi	r25, 0x06	; 6
     762:	69 d0       	rcall	.+210    	; 0x836 <ioport_configure_port_pin>
     764:	40 e0       	ldi	r20, 0x00	; 0
     766:	50 e0       	ldi	r21, 0x00	; 0
     768:	64 e0       	ldi	r22, 0x04	; 4
     76a:	80 e2       	ldi	r24, 0x20	; 32
     76c:	96 e0       	ldi	r25, 0x06	; 6
     76e:	63 d0       	rcall	.+198    	; 0x836 <ioport_configure_port_pin>
     770:	40 e0       	ldi	r20, 0x00	; 0
     772:	50 e0       	ldi	r21, 0x00	; 0
     774:	64 e0       	ldi	r22, 0x04	; 4
     776:	80 e0       	ldi	r24, 0x00	; 0
     778:	96 e0       	ldi	r25, 0x06	; 6
     77a:	5d c0       	rjmp	.+186    	; 0x836 <ioport_configure_port_pin>

0000077c <sysclk_init>:
#  include <nvm.h>
#endif


void sysclk_init(void)
{
     77c:	cf 93       	push	r28
     77e:	df 93       	push	r29
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
		*(reg++) = 0xff;
     780:	8f ef       	ldi	r24, 0xFF	; 255
     782:	80 93 70 00 	sts	0x0070, r24
     786:	80 93 71 00 	sts	0x0071, r24
     78a:	80 93 72 00 	sts	0x0072, r24
     78e:	80 93 73 00 	sts	0x0073, r24
     792:	80 93 74 00 	sts	0x0074, r24
     796:	80 93 75 00 	sts	0x0075, r24
     79a:	80 93 76 00 	sts	0x0076, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     79e:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     7a0:	f8 94       	cli
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
     7a2:	e0 e5       	ldi	r30, 0x50	; 80
     7a4:	f0 e0       	ldi	r31, 0x00	; 0
     7a6:	90 81       	ld	r25, Z
     7a8:	92 60       	ori	r25, 0x02	; 2
     7aa:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     7ac:	8f bf       	out	0x3f, r24	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
     7ae:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
     7b0:	81 ff       	sbrs	r24, 1
     7b2:	fd cf       	rjmp	.-6      	; 0x7ae <sysclk_init+0x32>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     7b4:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     7b6:	f8 94       	cli
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
     7b8:	e0 e5       	ldi	r30, 0x50	; 80
     7ba:	f0 e0       	ldi	r31, 0x00	; 0
     7bc:	90 81       	ld	r25, Z
     7be:	94 60       	ori	r25, 0x04	; 4
     7c0:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     7c2:	8f bf       	out	0x3f, r24	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
     7c4:	81 81       	ldd	r24, Z+1	; 0x01
     7c6:	82 ff       	sbrs	r24, 2
     7c8:	fd cf       	rjmp	.-6      	; 0x7c4 <sysclk_init+0x48>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     7ca:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     7cc:	f8 94       	cli
#if XMEGA_AU || XMEGA_B || XMEGA_C || XMEGA_E
		Assert((ref_id == OSC_ID_RC32KHZ)
				|| (ref_id == OSC_ID_XOSC)
				|| (ref_id == OSC_ID_USBSOF));

		OSC.DFLLCTRL &= ~(OSC_RC32MCREF_gm);
     7ce:	c0 e5       	ldi	r28, 0x50	; 80
     7d0:	d0 e0       	ldi	r29, 0x00	; 0
     7d2:	9e 81       	ldd	r25, Y+6	; 0x06
     7d4:	99 7f       	andi	r25, 0xF9	; 249
     7d6:	9e 83       	std	Y+6, r25	; 0x06
		if (ref_id == OSC_ID_XOSC) {
			osc_enable(OSC_ID_RC32KHZ);
			OSC.DFLLCTRL |= OSC_RC32MCREF_XOSC32K_gc;
		}
		else if (ref_id == OSC_ID_RC32KHZ) {
			OSC.DFLLCTRL |= OSC_RC32MCREF_RC32K_gc;
     7d8:	9e 81       	ldd	r25, Y+6	; 0x06
     7da:	9e 83       	std	Y+6, r25	; 0x06
		}
		else if (ref_id == OSC_ID_RC32KHZ) {
			OSC.DFLLCTRL &= ~(OSC_RC32MCREF_bm);
		}
#endif
		DFLLRC32M.CTRL |= DFLL_ENABLE_bm;
     7dc:	e0 e6       	ldi	r30, 0x60	; 96
     7de:	f0 e0       	ldi	r31, 0x00	; 0
     7e0:	90 81       	ld	r25, Z
     7e2:	91 60       	ori	r25, 0x01	; 1
     7e4:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     7e6:	8f bf       	out	0x3f, r24	; 63
		default:
			//unhandled_case(CONFIG_SYSCLK_SOURCE);
			return;
		}

		ccp_write_io((uint8_t *)&CLK.CTRL, CONFIG_SYSCLK_SOURCE);
     7e8:	61 e0       	ldi	r22, 0x01	; 1
     7ea:	80 e4       	ldi	r24, 0x40	; 64
     7ec:	90 e0       	ldi	r25, 0x00	; 0
     7ee:	4b d0       	rcall	.+150    	; 0x886 <ccp_write_io>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     7f0:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     7f2:	f8 94       	cli
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL &= ~id;
     7f4:	98 81       	ld	r25, Y
     7f6:	9e 7f       	andi	r25, 0xFE	; 254
     7f8:	98 83       	st	Y, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     7fa:	8f bf       	out	0x3f, r24	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     7fc:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     7fe:	f8 94       	cli
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
     800:	98 81       	ld	r25, Y
     802:	94 60       	ori	r25, 0x04	; 4
     804:	98 83       	st	Y, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     806:	8f bf       	out	0x3f, r24	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
     808:	e0 e5       	ldi	r30, 0x50	; 80
     80a:	f0 e0       	ldi	r31, 0x00	; 0
     80c:	81 81       	ldd	r24, Z+1	; 0x01
     80e:	82 ff       	sbrs	r24, 2
     810:	fd cf       	rjmp	.-6      	; 0x80c <sysclk_init+0x90>
		osc_enable(OSC_ID_XOSC);
		osc_wait_ready(OSC_ID_XOSC);
		break;
	}

	CLK.RTCCTRL = id | CLK_RTCEN_bm;
     812:	85 e0       	ldi	r24, 0x05	; 5
     814:	e0 e4       	ldi	r30, 0x40	; 64
     816:	f0 e0       	ldi	r31, 0x00	; 0
     818:	83 83       	std	Z+3, r24	; 0x03
	}

#ifdef CONFIG_RTC_SOURCE
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}
     81a:	df 91       	pop	r29
     81c:	cf 91       	pop	r28
     81e:	08 95       	ret

00000820 <sysclk_enable_module>:

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     820:	2f b7       	in	r18, 0x3f	; 63
	cpu_irq_disable();
     822:	f8 94       	cli

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
     824:	fc 01       	movw	r30, r24
     826:	e0 59       	subi	r30, 0x90	; 144
     828:	ff 4f       	sbci	r31, 0xFF	; 255
     82a:	60 95       	com	r22
     82c:	80 81       	ld	r24, Z
     82e:	68 23       	and	r22, r24
     830:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     832:	2f bf       	out	0x3f, r18	; 63
     834:	08 95       	ret

00000836 <ioport_configure_port_pin>:
#include "ioport_compat.h"

#if defined(IOPORT_XMEGA_COMPAT)
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
     836:	cf 93       	push	r28
     838:	df 93       	push	r29
 *
 */
#include "ioport_compat.h"

#if defined(IOPORT_XMEGA_COMPAT)
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
     83a:	fc 01       	movw	r30, r24
     83c:	70 96       	adiw	r30, 0x10	; 16
     83e:	20 e0       	ldi	r18, 0x00	; 0
     840:	30 e0       	ldi	r19, 0x00	; 0
		port_pin_flags_t flags)
{
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
		if (pin_mask & (1 << pin)) {
     842:	c6 2f       	mov	r28, r22
     844:	d0 e0       	ldi	r29, 0x00	; 0
     846:	de 01       	movw	r26, r28
     848:	02 2e       	mov	r0, r18
     84a:	02 c0       	rjmp	.+4      	; 0x850 <ioport_configure_port_pin+0x1a>
     84c:	b5 95       	asr	r27
     84e:	a7 95       	ror	r26
     850:	0a 94       	dec	r0
     852:	e2 f7       	brpl	.-8      	; 0x84c <ioport_configure_port_pin+0x16>
     854:	a0 fd       	sbrc	r26, 0
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
     856:	50 83       	st	Z, r21
     858:	2f 5f       	subi	r18, 0xFF	; 255
     85a:	3f 4f       	sbci	r19, 0xFF	; 255
     85c:	31 96       	adiw	r30, 0x01	; 1
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
     85e:	28 30       	cpi	r18, 0x08	; 8
     860:	31 05       	cpc	r19, r1
     862:	89 f7       	brne	.-30     	; 0x846 <ioport_configure_port_pin+0x10>
		if (pin_mask & (1 << pin)) {
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
		}
	}
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
     864:	40 ff       	sbrs	r20, 0
     866:	0a c0       	rjmp	.+20     	; 0x87c <ioport_configure_port_pin+0x46>
		if (flags & IOPORT_INIT_HIGH) {
     868:	41 ff       	sbrs	r20, 1
     86a:	03 c0       	rjmp	.+6      	; 0x872 <ioport_configure_port_pin+0x3c>
			*((uint8_t *)port + PORT_OUTSET) = pin_mask;
     86c:	fc 01       	movw	r30, r24
     86e:	65 83       	std	Z+5, r22	; 0x05
     870:	02 c0       	rjmp	.+4      	; 0x876 <ioport_configure_port_pin+0x40>
		} else {
			*((uint8_t *)port + PORT_OUTCLR) = pin_mask;
     872:	fc 01       	movw	r30, r24
     874:	66 83       	std	Z+6, r22	; 0x06
		}

		*((uint8_t *)port + PORT_DIRSET) = pin_mask;
     876:	fc 01       	movw	r30, r24
     878:	61 83       	std	Z+1, r22	; 0x01
     87a:	02 c0       	rjmp	.+4      	; 0x880 <ioport_configure_port_pin+0x4a>
	} else {
		*((uint8_t *)port + PORT_DIRCLR) = pin_mask;
     87c:	fc 01       	movw	r30, r24
     87e:	62 83       	std	Z+2, r22	; 0x02
	}
}
     880:	df 91       	pop	r29
     882:	cf 91       	pop	r28
     884:	08 95       	ret

00000886 <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
     886:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
     888:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
     88a:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
     88c:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
     88e:	60 83       	st	Z, r22
	ret                             // Return to caller
     890:	08 95       	ret

00000892 <nvm_eeprom_read_byte>:
{
	nvm_wait_until_ready();
	eeprom_enable_mapping();
	memcpy( buf,(void*)(address+MAPPED_EEPROM_START), len );
	eeprom_disable_mapping();
}
     892:	e0 ec       	ldi	r30, 0xC0	; 192
     894:	f1 e0       	ldi	r31, 0x01	; 1
     896:	27 85       	ldd	r18, Z+15	; 0x0f
     898:	22 23       	and	r18, r18
     89a:	ec f3       	brlt	.-6      	; 0x896 <nvm_eeprom_read_byte+0x4>
     89c:	ec ec       	ldi	r30, 0xCC	; 204
     89e:	f1 e0       	ldi	r31, 0x01	; 1
     8a0:	20 81       	ld	r18, Z
     8a2:	28 60       	ori	r18, 0x08	; 8
     8a4:	20 83       	st	Z, r18
     8a6:	dc 01       	movw	r26, r24
     8a8:	b0 5f       	subi	r27, 0xF0	; 240
     8aa:	8c 91       	ld	r24, X
     8ac:	90 81       	ld	r25, Z
     8ae:	97 7f       	andi	r25, 0xF7	; 247
     8b0:	90 83       	st	Z, r25
     8b2:	08 95       	ret

000008b4 <nvm_eeprom_flush_buffer>:
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
     8b4:	e0 ec       	ldi	r30, 0xC0	; 192
     8b6:	f1 e0       	ldi	r31, 0x01	; 1
     8b8:	87 85       	ldd	r24, Z+15	; 0x0f
     8ba:	88 23       	and	r24, r24
     8bc:	ec f3       	brlt	.-6      	; 0x8b8 <nvm_eeprom_flush_buffer+0x4>
{
	// Wait until NVM is ready
	nvm_wait_until_ready();

	// Flush EEPROM page buffer if necessary
	if ((NVM.STATUS & NVM_EELOAD_bm) != 0) {
     8be:	e0 ec       	ldi	r30, 0xC0	; 192
     8c0:	f1 e0       	ldi	r31, 0x01	; 1
     8c2:	87 85       	ldd	r24, Z+15	; 0x0f
     8c4:	81 ff       	sbrs	r24, 1
     8c6:	06 c0       	rjmp	.+12     	; 0x8d4 <nvm_eeprom_flush_buffer+0x20>
		NVM.CMD = NVM_CMD_ERASE_EEPROM_BUFFER_gc;
     8c8:	86 e3       	ldi	r24, 0x36	; 54
     8ca:	82 87       	std	Z+10, r24	; 0x0a
 * \note The correct NVM command must be set in the NVM.CMD register before
 *       calling this function.
 */
static inline void nvm_exec(void)
{
	ccp_write_io((uint8_t *)&NVM.CTRLA, NVM_CMDEX_bm);
     8cc:	61 e0       	ldi	r22, 0x01	; 1
     8ce:	8b ec       	ldi	r24, 0xCB	; 203
     8d0:	91 e0       	ldi	r25, 0x01	; 1
     8d2:	d9 cf       	rjmp	.-78     	; 0x886 <ccp_write_io>
     8d4:	08 95       	ret

000008d6 <nvm_eeprom_load_byte_to_buffer>:
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
     8d6:	e0 ec       	ldi	r30, 0xC0	; 192
     8d8:	f1 e0       	ldi	r31, 0x01	; 1
     8da:	97 85       	ldd	r25, Z+15	; 0x0f
     8dc:	99 23       	and	r25, r25
     8de:	ec f3       	brlt	.-6      	; 0x8da <nvm_eeprom_load_byte_to_buffer+0x4>
 *        write operations still needs to be done through IO register.
 */
static inline void eeprom_enable_mapping(void)
{
#if !XMEGA_E
	NVM_CTRLB = NVM_CTRLB | NVM_EEMAPEN_bm;
     8e0:	ec ec       	ldi	r30, 0xCC	; 204
     8e2:	f1 e0       	ldi	r31, 0x01	; 1
     8e4:	90 81       	ld	r25, Z
     8e6:	98 60       	ori	r25, 0x08	; 8
     8e8:	90 83       	st	Z, r25
{
	// Wait until NVM is ready
	nvm_wait_until_ready();

	eeprom_enable_mapping();
	*(uint8_t*)(byte_addr + MAPPED_EEPROM_START) = value;
     8ea:	a8 2f       	mov	r26, r24
     8ec:	b0 e0       	ldi	r27, 0x00	; 0
     8ee:	b0 5f       	subi	r27, 0xF0	; 240
     8f0:	6c 93       	st	X, r22
 *  IO mapped access is now enabled.
 */
static inline void eeprom_disable_mapping(void)
{
#if !XMEGA_E
	NVM_CTRLB = NVM_CTRLB & ~NVM_EEMAPEN_bm;
     8f2:	80 81       	ld	r24, Z
     8f4:	87 7f       	andi	r24, 0xF7	; 247
     8f6:	80 83       	st	Z, r24
     8f8:	08 95       	ret

000008fa <nvm_eeprom_write_byte>:
 *
 * \param  address    EEPROM address (max EEPROM_SIZE)
 * \param  value      Byte value to write to EEPROM.
 */
void nvm_eeprom_write_byte(eeprom_addr_t address, uint8_t value)
{
     8fa:	ff 92       	push	r15
     8fc:	0f 93       	push	r16
     8fe:	1f 93       	push	r17
     900:	cf 93       	push	r28
     902:	df 93       	push	r29
     904:	18 2f       	mov	r17, r24
     906:	f9 2e       	mov	r15, r25
     908:	c6 2f       	mov	r28, r22

	Assert(address <= EEPROM_SIZE);
	/*  Flush buffer to make sure no unintentional data is written and load
	 *  the "Page Load" command into the command register.
	 */
	old_cmd = NVM.CMD;
     90a:	e0 ec       	ldi	r30, 0xC0	; 192
     90c:	f1 e0       	ldi	r31, 0x01	; 1
     90e:	02 85       	ldd	r16, Z+10	; 0x0a
	nvm_eeprom_flush_buffer();
     910:	d1 df       	rcall	.-94     	; 0x8b4 <nvm_eeprom_flush_buffer>
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
     912:	e0 ec       	ldi	r30, 0xC0	; 192
     914:	f1 e0       	ldi	r31, 0x01	; 1
     916:	27 85       	ldd	r18, Z+15	; 0x0f
     918:	22 23       	and	r18, r18
     91a:	ec f3       	brlt	.-6      	; 0x916 <nvm_eeprom_write_byte+0x1c>
	// Wait until NVM is ready
	nvm_wait_until_ready();
	nvm_eeprom_load_byte_to_buffer(address, value);
     91c:	6c 2f       	mov	r22, r28
     91e:	81 2f       	mov	r24, r17
     920:	da df       	rcall	.-76     	; 0x8d6 <nvm_eeprom_load_byte_to_buffer>

	// Set address to write to
	NVM.ADDR2 = 0x00;
     922:	c0 ec       	ldi	r28, 0xC0	; 192
     924:	d1 e0       	ldi	r29, 0x01	; 1
     926:	1a 82       	std	Y+2, r1	; 0x02
	NVM.ADDR1 = (address >> 8) & 0xFF;
     928:	f9 82       	std	Y+1, r15	; 0x01
	NVM.ADDR0 = address & 0xFF;
     92a:	18 83       	st	Y, r17

	/*  Issue EEPROM Atomic Write (Erase&Write) command. Load command, write
	 *  the protection signature and execute command.
	 */
	NVM.CMD = NVM_CMD_ERASE_WRITE_EEPROM_PAGE_gc;
     92c:	85 e3       	ldi	r24, 0x35	; 53
     92e:	8a 87       	std	Y+10, r24	; 0x0a
 * \note The correct NVM command must be set in the NVM.CMD register before
 *       calling this function.
 */
static inline void nvm_exec(void)
{
	ccp_write_io((uint8_t *)&NVM.CTRLA, NVM_CMDEX_bm);
     930:	61 e0       	ldi	r22, 0x01	; 1
     932:	8b ec       	ldi	r24, 0xCB	; 203
     934:	91 e0       	ldi	r25, 0x01	; 1
     936:	a7 df       	rcall	.-178    	; 0x886 <ccp_write_io>
	nvm_exec();
	NVM.CMD = old_cmd;
     938:	0a 87       	std	Y+10, r16	; 0x0a
}
     93a:	df 91       	pop	r29
     93c:	cf 91       	pop	r28
     93e:	1f 91       	pop	r17
     940:	0f 91       	pop	r16
     942:	ff 90       	pop	r15
     944:	08 95       	ret

00000946 <nvm_eeprom_load_page_to_buffer>:
 *       EEPROM write page operation.
 *
 * \param  values   Pointer to SRAM buffer containing an entire page.
 */
void nvm_eeprom_load_page_to_buffer(const uint8_t *values)
{
     946:	ef 92       	push	r14
     948:	ff 92       	push	r15
     94a:	0f 93       	push	r16
     94c:	1f 93       	push	r17
     94e:	cf 93       	push	r28
     950:	df 93       	push	r29
     952:	8c 01       	movw	r16, r24
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
     954:	e0 ec       	ldi	r30, 0xC0	; 192
     956:	f1 e0       	ldi	r31, 0x01	; 1
     958:	87 85       	ldd	r24, Z+15	; 0x0f
     95a:	88 23       	and	r24, r24
     95c:	ec f3       	brlt	.-6      	; 0x958 <nvm_eeprom_load_page_to_buffer+0x12>
 *       is written to the EEPROM page given by the address parameter to the
 *       EEPROM write page operation.
 *
 * \param  values   Pointer to SRAM buffer containing an entire page.
 */
void nvm_eeprom_load_page_to_buffer(const uint8_t *values)
     95e:	78 01       	movw	r14, r16
     960:	80 e2       	ldi	r24, 0x20	; 32
     962:	e8 0e       	add	r14, r24
     964:	f1 1c       	adc	r15, r1
     966:	e8 01       	movw	r28, r16
     968:	8c 2f       	mov	r24, r28
     96a:	80 1b       	sub	r24, r16
	nvm_wait_until_ready();

	// Load multiple bytes into page buffer
	uint8_t i;
	for (i = 0; i < EEPROM_PAGE_SIZE; ++i) {
		nvm_eeprom_load_byte_to_buffer(i, *values);
     96c:	69 91       	ld	r22, Y+
     96e:	b3 df       	rcall	.-154    	; 0x8d6 <nvm_eeprom_load_byte_to_buffer>
	// Wait until NVM is ready
	nvm_wait_until_ready();

	// Load multiple bytes into page buffer
	uint8_t i;
	for (i = 0; i < EEPROM_PAGE_SIZE; ++i) {
     970:	ce 15       	cp	r28, r14
     972:	df 05       	cpc	r29, r15
     974:	c9 f7       	brne	.-14     	; 0x968 <nvm_eeprom_load_page_to_buffer+0x22>
		nvm_eeprom_load_byte_to_buffer(i, *values);
		++values;
	}
}
     976:	df 91       	pop	r29
     978:	cf 91       	pop	r28
     97a:	1f 91       	pop	r17
     97c:	0f 91       	pop	r16
     97e:	ff 90       	pop	r15
     980:	ef 90       	pop	r14
     982:	08 95       	ret

00000984 <nvm_eeprom_atomic_write_page>:
 * locations that have not been loaded will be left untouched in EEPROM.
 *
 * \param  page_addr  EEPROM Page address, between 0 and EEPROM_SIZE/EEPROM_PAGE_SIZE
 */
void nvm_eeprom_atomic_write_page(uint8_t page_addr)
{
     984:	1f 93       	push	r17
     986:	cf 93       	push	r28
     988:	df 93       	push	r29
     98a:	e0 ec       	ldi	r30, 0xC0	; 192
     98c:	f1 e0       	ldi	r31, 0x01	; 1
     98e:	97 85       	ldd	r25, Z+15	; 0x0f
     990:	99 23       	and	r25, r25
     992:	ec f3       	brlt	.-6      	; 0x98e <nvm_eeprom_atomic_write_page+0xa>
	// Wait until NVM is ready
	nvm_wait_until_ready();

	// Calculate page address
	uint16_t address = (uint16_t)(page_addr * EEPROM_PAGE_SIZE);
     994:	20 e2       	ldi	r18, 0x20	; 32
     996:	82 9f       	mul	r24, r18
     998:	c0 01       	movw	r24, r0
     99a:	11 24       	eor	r1, r1

	Assert(address <= EEPROM_SIZE);

	// Set address
	NVM.ADDR2 = 0x00;
     99c:	c0 ec       	ldi	r28, 0xC0	; 192
     99e:	d1 e0       	ldi	r29, 0x01	; 1
     9a0:	1a 82       	std	Y+2, r1	; 0x02
	NVM.ADDR1 = (address >> 8) & 0xFF;
     9a2:	99 83       	std	Y+1, r25	; 0x01
	NVM.ADDR0 = address & 0xFF;
     9a4:	88 83       	st	Y, r24
 */
static inline void nvm_issue_command(NVM_CMD_t nvm_command)
{
	uint8_t old_cmd;

	old_cmd = NVM.CMD;
     9a6:	1a 85       	ldd	r17, Y+10	; 0x0a
	NVM.CMD = nvm_command;
     9a8:	85 e3       	ldi	r24, 0x35	; 53
     9aa:	8a 87       	std	Y+10, r24	; 0x0a
	ccp_write_io((uint8_t *)&NVM.CTRLA, NVM_CMDEX_bm);
     9ac:	61 e0       	ldi	r22, 0x01	; 1
     9ae:	8b ec       	ldi	r24, 0xCB	; 203
     9b0:	91 e0       	ldi	r25, 0x01	; 1
     9b2:	69 df       	rcall	.-302    	; 0x886 <ccp_write_io>
	NVM.CMD = old_cmd;
     9b4:	1a 87       	std	Y+10, r17	; 0x0a

	// Issue EEPROM Atomic Write (Erase&Write) command
	nvm_issue_command(NVM_CMD_ERASE_WRITE_EEPROM_PAGE_gc);
}
     9b6:	df 91       	pop	r29
     9b8:	cf 91       	pop	r28
     9ba:	1f 91       	pop	r17
     9bc:	08 95       	ret

000009be <nvm_eeprom_erase_and_write_buffer>:
 * \param address   the address to where to write
 * \param buf       pointer to the data
 * \param len       the number of bytes to write
 */
void nvm_eeprom_erase_and_write_buffer(eeprom_addr_t address, const void *buf, uint16_t len)
{
     9be:	cf 92       	push	r12
     9c0:	df 92       	push	r13
     9c2:	ef 92       	push	r14
     9c4:	ff 92       	push	r15
     9c6:	0f 93       	push	r16
     9c8:	1f 93       	push	r17
     9ca:	cf 93       	push	r28
     9cc:	df 93       	push	r29
     9ce:	ec 01       	movw	r28, r24
     9d0:	7b 01       	movw	r14, r22
     9d2:	8a 01       	movw	r16, r20
	while (len) {
     9d4:	41 15       	cp	r20, r1
     9d6:	51 05       	cpc	r21, r1
     9d8:	51 f1       	breq	.+84     	; 0xa2e <nvm_eeprom_erase_and_write_buffer+0x70>
		if (((address%EEPROM_PAGE_SIZE)==0) && (len>=EEPROM_PAGE_SIZE)) {
     9da:	ce 01       	movw	r24, r28
     9dc:	8f 71       	andi	r24, 0x1F	; 31
     9de:	99 27       	eor	r25, r25
     9e0:	89 2b       	or	r24, r25
     9e2:	b1 f4       	brne	.+44     	; 0xa10 <nvm_eeprom_erase_and_write_buffer+0x52>
     9e4:	00 32       	cpi	r16, 0x20	; 32
     9e6:	11 05       	cpc	r17, r1
     9e8:	98 f0       	brcs	.+38     	; 0xa10 <nvm_eeprom_erase_and_write_buffer+0x52>
			// A full page can be written
			nvm_eeprom_load_page_to_buffer((uint8_t*)buf);
     9ea:	c7 01       	movw	r24, r14
     9ec:	ac df       	rcall	.-168    	; 0x946 <nvm_eeprom_load_page_to_buffer>
			nvm_eeprom_atomic_write_page(address/EEPROM_PAGE_SIZE);
     9ee:	ce 01       	movw	r24, r28
     9f0:	96 95       	lsr	r25
     9f2:	87 95       	ror	r24
     9f4:	92 95       	swap	r25
     9f6:	82 95       	swap	r24
     9f8:	8f 70       	andi	r24, 0x0F	; 15
     9fa:	89 27       	eor	r24, r25
     9fc:	9f 70       	andi	r25, 0x0F	; 15
     9fe:	89 27       	eor	r24, r25
     a00:	c1 df       	rcall	.-126    	; 0x984 <nvm_eeprom_atomic_write_page>
			address += EEPROM_PAGE_SIZE;
     a02:	a0 96       	adiw	r28, 0x20	; 32
			buf = (uint8_t*)buf + EEPROM_PAGE_SIZE;
     a04:	80 e2       	ldi	r24, 0x20	; 32
     a06:	e8 0e       	add	r14, r24
     a08:	f1 1c       	adc	r15, r1
			len -= EEPROM_PAGE_SIZE;
     a0a:	00 52       	subi	r16, 0x20	; 32
     a0c:	11 09       	sbc	r17, r1
     a0e:	0c c0       	rjmp	.+24     	; 0xa28 <nvm_eeprom_erase_and_write_buffer+0x6a>
		} else {
			nvm_eeprom_write_byte(address++, *(uint8_t*)buf);
     a10:	6e 01       	movw	r12, r28
     a12:	ef ef       	ldi	r30, 0xFF	; 255
     a14:	ce 1a       	sub	r12, r30
     a16:	de 0a       	sbc	r13, r30
     a18:	f7 01       	movw	r30, r14
     a1a:	61 91       	ld	r22, Z+
     a1c:	7f 01       	movw	r14, r30
     a1e:	ce 01       	movw	r24, r28
     a20:	6c df       	rcall	.-296    	; 0x8fa <nvm_eeprom_write_byte>
			buf = (uint8_t*)buf + 1;
			len--;
     a22:	01 50       	subi	r16, 0x01	; 1
     a24:	11 09       	sbc	r17, r1
			nvm_eeprom_atomic_write_page(address/EEPROM_PAGE_SIZE);
			address += EEPROM_PAGE_SIZE;
			buf = (uint8_t*)buf + EEPROM_PAGE_SIZE;
			len -= EEPROM_PAGE_SIZE;
		} else {
			nvm_eeprom_write_byte(address++, *(uint8_t*)buf);
     a26:	e6 01       	movw	r28, r12
 * \param buf       pointer to the data
 * \param len       the number of bytes to write
 */
void nvm_eeprom_erase_and_write_buffer(eeprom_addr_t address, const void *buf, uint16_t len)
{
	while (len) {
     a28:	01 15       	cp	r16, r1
     a2a:	11 05       	cpc	r17, r1
     a2c:	b1 f6       	brne	.-84     	; 0x9da <nvm_eeprom_erase_and_write_buffer+0x1c>
			nvm_eeprom_write_byte(address++, *(uint8_t*)buf);
			buf = (uint8_t*)buf + 1;
			len--;
		}
	}
}
     a2e:	df 91       	pop	r29
     a30:	cf 91       	pop	r28
     a32:	1f 91       	pop	r17
     a34:	0f 91       	pop	r16
     a36:	ff 90       	pop	r15
     a38:	ef 90       	pop	r14
     a3a:	df 90       	pop	r13
     a3c:	cf 90       	pop	r12
     a3e:	08 95       	ret

00000a40 <rtc_set_time>:
 *
 * \param time Time value to set
 */
void rtc_set_time(uint32_t time)
{
	RTC.CTRL = RTC_PRESCALER_OFF_gc;
     a40:	10 92 00 04 	sts	0x0400, r1
 * \brief Check if RTC is busy synchronizing
 */
__always_inline bool rtc_is_busy(void);
__always_inline bool rtc_is_busy(void)
{
	return RTC.STATUS & RTC_SYNCBUSY_bm;
     a44:	e0 e0       	ldi	r30, 0x00	; 0
     a46:	f4 e0       	ldi	r31, 0x04	; 4
     a48:	21 81       	ldd	r18, Z+1	; 0x01
 */
void rtc_set_time(uint32_t time)
{
	RTC.CTRL = RTC_PRESCALER_OFF_gc;

	while (rtc_is_busy());
     a4a:	20 fd       	sbrc	r18, 0
     a4c:	fd cf       	rjmp	.-6      	; 0xa48 <rtc_set_time+0x8>

	RTC.CNT = time;
     a4e:	e0 e0       	ldi	r30, 0x00	; 0
     a50:	f4 e0       	ldi	r31, 0x04	; 4
     a52:	60 87       	std	Z+8, r22	; 0x08
     a54:	71 87       	std	Z+9, r23	; 0x09
	rtc_data.counter_high = time >> 16;
     a56:	80 93 ab 23 	sts	0x23AB, r24
     a5a:	90 93 ac 23 	sts	0x23AC, r25
	RTC.CTRL = CONFIG_RTC_PRESCALER;
     a5e:	87 e0       	ldi	r24, 0x07	; 7
     a60:	80 83       	st	Z, r24
     a62:	08 95       	ret

00000a64 <rtc_get_time>:
 *       sleep.
 * \note Without this errata this function can block for up to 1 RTC
 *       clock source cycle after waking up from sleep.
 */
uint32_t rtc_get_time(void)
{
     a64:	0f 93       	push	r16
     a66:	1f 93       	push	r17
 * \brief Check if RTC is busy synchronizing
 */
__always_inline bool rtc_is_busy(void);
__always_inline bool rtc_is_busy(void)
{
	return RTC.STATUS & RTC_SYNCBUSY_bm;
     a68:	e0 e0       	ldi	r30, 0x00	; 0
     a6a:	f4 e0       	ldi	r31, 0x04	; 4
     a6c:	81 81       	ldd	r24, Z+1	; 0x01
{
	irqflags_t flags;
	uint16_t   count_high;
	uint16_t   count_low;

	while (rtc_is_busy());
     a6e:	80 fd       	sbrc	r24, 0
     a70:	fd cf       	rjmp	.-6      	; 0xa6c <rtc_get_time+0x8>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     a72:	2f b7       	in	r18, 0x3f	; 63
	cpu_irq_disable();
     a74:	f8 94       	cli

	flags = cpu_irq_save();
	count_high = rtc_data.counter_high;
     a76:	00 91 ab 23 	lds	r16, 0x23AB
     a7a:	10 91 ac 23 	lds	r17, 0x23AC
	count_low = RTC.CNT;
     a7e:	e0 e0       	ldi	r30, 0x00	; 0
     a80:	f4 e0       	ldi	r31, 0x04	; 4
     a82:	80 85       	ldd	r24, Z+8	; 0x08
     a84:	91 85       	ldd	r25, Z+9	; 0x09
	// Test for possible pending increase of high count value
	if ((count_low == 0) && (RTC.INTFLAGS & RTC_OVFIF_bm))
     a86:	00 97       	sbiw	r24, 0x00	; 0
     a88:	29 f4       	brne	.+10     	; 0xa94 <rtc_get_time+0x30>
     a8a:	33 81       	ldd	r19, Z+3	; 0x03
     a8c:	30 ff       	sbrs	r19, 0
     a8e:	02 c0       	rjmp	.+4      	; 0xa94 <rtc_get_time+0x30>
		count_high++;
     a90:	0f 5f       	subi	r16, 0xFF	; 255
     a92:	1f 4f       	sbci	r17, 0xFF	; 255
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     a94:	2f bf       	out	0x3f, r18	; 63
	cpu_irq_restore(flags);

	return ((uint32_t)count_high << 16) | count_low;
     a96:	20 e0       	ldi	r18, 0x00	; 0
     a98:	30 e0       	ldi	r19, 0x00	; 0
     a9a:	98 01       	movw	r18, r16
     a9c:	11 27       	eor	r17, r17
     a9e:	00 27       	eor	r16, r16
     aa0:	a0 e0       	ldi	r26, 0x00	; 0
     aa2:	b0 e0       	ldi	r27, 0x00	; 0
     aa4:	08 2b       	or	r16, r24
     aa6:	19 2b       	or	r17, r25
     aa8:	2a 2b       	or	r18, r26
     aaa:	3b 2b       	or	r19, r27
}
     aac:	60 2f       	mov	r22, r16
     aae:	71 2f       	mov	r23, r17
     ab0:	82 2f       	mov	r24, r18
     ab2:	93 2f       	mov	r25, r19
     ab4:	1f 91       	pop	r17
     ab6:	0f 91       	pop	r16
     ab8:	08 95       	ret

00000aba <rtc_set_alarm>:
 * \param time Absolute time value. See also \ref rtc_min_alarm_time
 * \pre Needs interrupts disabled if used from several contexts
 */
void rtc_set_alarm(uint32_t time)
{
	RTC.INTCTRL = RTC_OVERFLOW_INT_LEVEL;
     aba:	e0 e0       	ldi	r30, 0x00	; 0
     abc:	f4 e0       	ldi	r31, 0x04	; 4
     abe:	21 e0       	ldi	r18, 0x01	; 1
     ac0:	22 83       	std	Z+2, r18	; 0x02
	RTC.COMP = time;
     ac2:	64 87       	std	Z+12, r22	; 0x0c
     ac4:	75 87       	std	Z+13, r23	; 0x0d
	rtc_data.alarm_low = time;
     ac6:	60 93 af 23 	sts	0x23AF, r22
     aca:	70 93 b0 23 	sts	0x23B0, r23
	rtc_data.alarm_high = time >> 16;
     ace:	80 93 ad 23 	sts	0x23AD, r24
     ad2:	90 93 ae 23 	sts	0x23AE, r25
 * \brief Check if RTC is busy synchronizing
 */
__always_inline bool rtc_is_busy(void);
__always_inline bool rtc_is_busy(void)
{
	return RTC.STATUS & RTC_SYNCBUSY_bm;
     ad6:	81 81       	ldd	r24, Z+1	; 0x01
	RTC.INTCTRL = RTC_OVERFLOW_INT_LEVEL;
	RTC.COMP = time;
	rtc_data.alarm_low = time;
	rtc_data.alarm_high = time >> 16;

	while (rtc_is_busy());
     ad8:	80 fd       	sbrc	r24, 0
     ada:	fd cf       	rjmp	.-6      	; 0xad6 <rtc_set_alarm+0x1c>

	RTC.INTFLAGS = RTC_COMPIF_bm;
     adc:	e0 e0       	ldi	r30, 0x00	; 0
     ade:	f4 e0       	ldi	r31, 0x04	; 4
     ae0:	82 e0       	ldi	r24, 0x02	; 2
     ae2:	83 83       	std	Z+3, r24	; 0x03
	RTC.INTCTRL = (uint8_t)RTC_COMPARE_INT_LEVEL
     ae4:	85 e0       	ldi	r24, 0x05	; 5
     ae6:	82 83       	std	Z+2, r24	; 0x02
     ae8:	08 95       	ret

00000aea <rtc_set_callback>:
 *
 * \param callback Callback function pointer
 */
void rtc_set_callback(rtc_callback_t callback)
{
	rtc_data.callback = callback;
     aea:	80 93 b1 23 	sts	0x23B1, r24
     aee:	90 93 b2 23 	sts	0x23B2, r25
     af2:	08 95       	ret

00000af4 <rtc_init>:
 * \note The RTC clock source used by the RTC module should be set up before
 *       calling this function. 
 */
void rtc_init(void)
{
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
     af4:	64 e0       	ldi	r22, 0x04	; 4
     af6:	80 e0       	ldi	r24, 0x00	; 0
     af8:	90 e0       	ldi	r25, 0x00	; 0
     afa:	92 de       	rcall	.-732    	; 0x820 <sysclk_enable_module>
	RTC.PER = 0xffff;
     afc:	e0 e0       	ldi	r30, 0x00	; 0
     afe:	f4 e0       	ldi	r31, 0x04	; 4
     b00:	8f ef       	ldi	r24, 0xFF	; 255
     b02:	9f ef       	ldi	r25, 0xFF	; 255
     b04:	82 87       	std	Z+10, r24	; 0x0a
     b06:	93 87       	std	Z+11, r25	; 0x0b
	RTC.CNT = 0;
     b08:	10 86       	std	Z+8, r1	; 0x08
     b0a:	11 86       	std	Z+9, r1	; 0x09

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     b0c:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     b0e:	f8 94       	cli
	Assert(sleepmgr_locks[mode] < 0xff);

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
     b10:	a8 ea       	ldi	r26, 0xA8	; 168
     b12:	b3 e2       	ldi	r27, 0x23	; 35
     b14:	9c 91       	ld	r25, X
     b16:	9f 5f       	subi	r25, 0xFF	; 255
     b18:	9c 93       	st	X, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     b1a:	8f bf       	out	0x3f, r24	; 63
	/* Since overflow interrupt is needed all the time we limit sleep to
	 * power-save.
	 */
	sleepmgr_lock_mode(SLEEPMGR_PSAVE);
	RTC.INTCTRL = RTC_OVERFLOW_INT_LEVEL;
     b1c:	81 e0       	ldi	r24, 0x01	; 1
     b1e:	82 83       	std	Z+2, r24	; 0x02
	RTC.CTRL = CONFIG_RTC_PRESCALER;
     b20:	87 e0       	ldi	r24, 0x07	; 7
     b22:	80 83       	st	Z, r24
     b24:	08 95       	ret

00000b26 <__vector_10>:
/**
 * \internal
 * \brief Overflow interrupt handling high counter
 */
ISR(RTC_OVF_vect)
{
     b26:	1f 92       	push	r1
     b28:	0f 92       	push	r0
     b2a:	0f b6       	in	r0, 0x3f	; 63
     b2c:	0f 92       	push	r0
     b2e:	11 24       	eor	r1, r1
     b30:	8f 93       	push	r24
     b32:	9f 93       	push	r25
     b34:	ef 93       	push	r30
     b36:	ff 93       	push	r31
	rtc_data.counter_high++;
     b38:	eb ea       	ldi	r30, 0xAB	; 171
     b3a:	f3 e2       	ldi	r31, 0x23	; 35
     b3c:	80 81       	ld	r24, Z
     b3e:	91 81       	ldd	r25, Z+1	; 0x01
     b40:	01 96       	adiw	r24, 0x01	; 1
     b42:	80 83       	st	Z, r24
     b44:	91 83       	std	Z+1, r25	; 0x01
}
     b46:	ff 91       	pop	r31
     b48:	ef 91       	pop	r30
     b4a:	9f 91       	pop	r25
     b4c:	8f 91       	pop	r24
     b4e:	0f 90       	pop	r0
     b50:	0f be       	out	0x3f, r0	; 63
     b52:	0f 90       	pop	r0
     b54:	1f 90       	pop	r1
     b56:	18 95       	reti

00000b58 <__vector_11>:
/**
 * \internal
 * \brief Compare interrupt used for alarm
 */
ISR(RTC_COMP_vect)
{
     b58:	1f 92       	push	r1
     b5a:	0f 92       	push	r0
     b5c:	0f b6       	in	r0, 0x3f	; 63
     b5e:	0f 92       	push	r0
     b60:	11 24       	eor	r1, r1
     b62:	cf 92       	push	r12
     b64:	df 92       	push	r13
     b66:	ef 92       	push	r14
     b68:	ff 92       	push	r15
     b6a:	0f 93       	push	r16
     b6c:	1f 93       	push	r17
     b6e:	2f 93       	push	r18
     b70:	3f 93       	push	r19
     b72:	4f 93       	push	r20
     b74:	5f 93       	push	r21
     b76:	6f 93       	push	r22
     b78:	7f 93       	push	r23
     b7a:	8f 93       	push	r24
     b7c:	9f 93       	push	r25
     b7e:	af 93       	push	r26
     b80:	bf 93       	push	r27
     b82:	ef 93       	push	r30
     b84:	ff 93       	push	r31
	if (rtc_data.counter_high >= rtc_data.alarm_high) {
     b86:	40 91 ab 23 	lds	r20, 0x23AB
     b8a:	50 91 ac 23 	lds	r21, 0x23AC
     b8e:	80 91 ad 23 	lds	r24, 0x23AD
     b92:	90 91 ae 23 	lds	r25, 0x23AE
     b96:	48 17       	cp	r20, r24
     b98:	59 07       	cpc	r21, r25
     b9a:	f0 f1       	brcs	.+124    	; 0xc18 <__vector_11+0xc0>
		RTC.INTCTRL = RTC_OVERFLOW_INT_LEVEL;
     b9c:	81 e0       	ldi	r24, 0x01	; 1
     b9e:	e0 e0       	ldi	r30, 0x00	; 0
     ba0:	f4 e0       	ldi	r31, 0x04	; 4
     ba2:	82 83       	std	Z+2, r24	; 0x02
		if (rtc_data.callback) {
     ba4:	e0 91 b1 23 	lds	r30, 0x23B1
     ba8:	f0 91 b2 23 	lds	r31, 0x23B2
     bac:	30 97       	sbiw	r30, 0x00	; 0
     bae:	a1 f1       	breq	.+104    	; 0xc18 <__vector_11+0xc0>
			uint32_t count = ((uint32_t)rtc_data.counter_high << 16)
					| RTC.CNT;
     bb0:	a0 e0       	ldi	r26, 0x00	; 0
     bb2:	b4 e0       	ldi	r27, 0x04	; 4
     bb4:	18 96       	adiw	r26, 0x08	; 8
     bb6:	8d 91       	ld	r24, X+
     bb8:	9c 91       	ld	r25, X
     bba:	19 97       	sbiw	r26, 0x09	; 9
ISR(RTC_COMP_vect)
{
	if (rtc_data.counter_high >= rtc_data.alarm_high) {
		RTC.INTCTRL = RTC_OVERFLOW_INT_LEVEL;
		if (rtc_data.callback) {
			uint32_t count = ((uint32_t)rtc_data.counter_high << 16)
     bbc:	60 e0       	ldi	r22, 0x00	; 0
     bbe:	70 e0       	ldi	r23, 0x00	; 0
     bc0:	ba 01       	movw	r22, r20
     bc2:	55 27       	eor	r21, r21
     bc4:	44 27       	eor	r20, r20
					| RTC.CNT;
     bc6:	a0 e0       	ldi	r26, 0x00	; 0
     bc8:	b0 e0       	ldi	r27, 0x00	; 0
ISR(RTC_COMP_vect)
{
	if (rtc_data.counter_high >= rtc_data.alarm_high) {
		RTC.INTCTRL = RTC_OVERFLOW_INT_LEVEL;
		if (rtc_data.callback) {
			uint32_t count = ((uint32_t)rtc_data.counter_high << 16)
     bca:	8a 01       	movw	r16, r20
     bcc:	9b 01       	movw	r18, r22
     bce:	08 2b       	or	r16, r24
     bd0:	19 2b       	or	r17, r25
     bd2:	2a 2b       	or	r18, r26
     bd4:	3b 2b       	or	r19, r27
     bd6:	c9 01       	movw	r24, r18
     bd8:	b8 01       	movw	r22, r16
					| RTC.CNT;
			uint32_t alarm = ((uint32_t)rtc_data.alarm_high << 16)
     bda:	00 91 ad 23 	lds	r16, 0x23AD
     bde:	10 91 ae 23 	lds	r17, 0x23AE
     be2:	20 e0       	ldi	r18, 0x00	; 0
     be4:	30 e0       	ldi	r19, 0x00	; 0
     be6:	98 01       	movw	r18, r16
     be8:	11 27       	eor	r17, r17
     bea:	00 27       	eor	r16, r16
					| rtc_data.alarm_low;
     bec:	c0 90 af 23 	lds	r12, 0x23AF
     bf0:	d0 90 b0 23 	lds	r13, 0x23B0
     bf4:	e1 2c       	mov	r14, r1
     bf6:	f1 2c       	mov	r15, r1
	if (rtc_data.counter_high >= rtc_data.alarm_high) {
		RTC.INTCTRL = RTC_OVERFLOW_INT_LEVEL;
		if (rtc_data.callback) {
			uint32_t count = ((uint32_t)rtc_data.counter_high << 16)
					| RTC.CNT;
			uint32_t alarm = ((uint32_t)rtc_data.alarm_high << 16)
     bf8:	0c 29       	or	r16, r12
     bfa:	1d 29       	or	r17, r13
     bfc:	2e 29       	or	r18, r14
     bfe:	3f 29       	or	r19, r15
					| rtc_data.alarm_low;
			/* Workaround for errata. Count might not be updated
			 * when waking up from sleep, so in this case use alarm
			 * time plus one.
			 */
			if (alarm >= count)
     c00:	06 17       	cp	r16, r22
     c02:	17 07       	cpc	r17, r23
     c04:	28 07       	cpc	r18, r24
     c06:	39 07       	cpc	r19, r25
     c08:	30 f0       	brcs	.+12     	; 0xc16 <__vector_11+0xbe>
				count = alarm + 1;
     c0a:	c9 01       	movw	r24, r18
     c0c:	b8 01       	movw	r22, r16
     c0e:	6f 5f       	subi	r22, 0xFF	; 255
     c10:	7f 4f       	sbci	r23, 0xFF	; 255
     c12:	8f 4f       	sbci	r24, 0xFF	; 255
     c14:	9f 4f       	sbci	r25, 0xFF	; 255
			rtc_data.callback(count);
     c16:	09 95       	icall
		}
	}
}
     c18:	ff 91       	pop	r31
     c1a:	ef 91       	pop	r30
     c1c:	bf 91       	pop	r27
     c1e:	af 91       	pop	r26
     c20:	9f 91       	pop	r25
     c22:	8f 91       	pop	r24
     c24:	7f 91       	pop	r23
     c26:	6f 91       	pop	r22
     c28:	5f 91       	pop	r21
     c2a:	4f 91       	pop	r20
     c2c:	3f 91       	pop	r19
     c2e:	2f 91       	pop	r18
     c30:	1f 91       	pop	r17
     c32:	0f 91       	pop	r16
     c34:	ff 90       	pop	r15
     c36:	ef 90       	pop	r14
     c38:	df 90       	pop	r13
     c3a:	cf 90       	pop	r12
     c3c:	0f 90       	pop	r0
     c3e:	0f be       	out	0x3f, r0	; 63
     c40:	0f 90       	pop	r0
     c42:	1f 90       	pop	r1
     c44:	18 95       	reti

00000c46 <__vector_14>:
 *
 * This function will handle interrupt on Timer Counter CO overflow and
 * call the callback function.
 */
ISR(TCC0_OVF_vect)
{
     c46:	1f 92       	push	r1
     c48:	0f 92       	push	r0
     c4a:	0f b6       	in	r0, 0x3f	; 63
     c4c:	0f 92       	push	r0
     c4e:	11 24       	eor	r1, r1
     c50:	2f 93       	push	r18
     c52:	3f 93       	push	r19
     c54:	4f 93       	push	r20
     c56:	5f 93       	push	r21
     c58:	6f 93       	push	r22
     c5a:	7f 93       	push	r23
     c5c:	8f 93       	push	r24
     c5e:	9f 93       	push	r25
     c60:	af 93       	push	r26
     c62:	bf 93       	push	r27
     c64:	ef 93       	push	r30
     c66:	ff 93       	push	r31
	if (tc_tcc0_ovf_callback) {
     c68:	e0 91 22 23 	lds	r30, 0x2322
     c6c:	f0 91 23 23 	lds	r31, 0x2323
     c70:	30 97       	sbiw	r30, 0x00	; 0
     c72:	09 f0       	breq	.+2      	; 0xc76 <__vector_14+0x30>
		tc_tcc0_ovf_callback();
     c74:	09 95       	icall
	}
}
     c76:	ff 91       	pop	r31
     c78:	ef 91       	pop	r30
     c7a:	bf 91       	pop	r27
     c7c:	af 91       	pop	r26
     c7e:	9f 91       	pop	r25
     c80:	8f 91       	pop	r24
     c82:	7f 91       	pop	r23
     c84:	6f 91       	pop	r22
     c86:	5f 91       	pop	r21
     c88:	4f 91       	pop	r20
     c8a:	3f 91       	pop	r19
     c8c:	2f 91       	pop	r18
     c8e:	0f 90       	pop	r0
     c90:	0f be       	out	0x3f, r0	; 63
     c92:	0f 90       	pop	r0
     c94:	1f 90       	pop	r1
     c96:	18 95       	reti

00000c98 <__vector_15>:
 *
 * This function will handle interrupt on Timer Counter CO error and
 * call the callback function.
 */
ISR(TCC0_ERR_vect)
{
     c98:	1f 92       	push	r1
     c9a:	0f 92       	push	r0
     c9c:	0f b6       	in	r0, 0x3f	; 63
     c9e:	0f 92       	push	r0
     ca0:	11 24       	eor	r1, r1
     ca2:	2f 93       	push	r18
     ca4:	3f 93       	push	r19
     ca6:	4f 93       	push	r20
     ca8:	5f 93       	push	r21
     caa:	6f 93       	push	r22
     cac:	7f 93       	push	r23
     cae:	8f 93       	push	r24
     cb0:	9f 93       	push	r25
     cb2:	af 93       	push	r26
     cb4:	bf 93       	push	r27
     cb6:	ef 93       	push	r30
     cb8:	ff 93       	push	r31
	if (tc_tcc0_err_callback) {
     cba:	e0 91 24 23 	lds	r30, 0x2324
     cbe:	f0 91 25 23 	lds	r31, 0x2325
     cc2:	30 97       	sbiw	r30, 0x00	; 0
     cc4:	09 f0       	breq	.+2      	; 0xcc8 <__vector_15+0x30>
		tc_tcc0_err_callback();
     cc6:	09 95       	icall
	}
}
     cc8:	ff 91       	pop	r31
     cca:	ef 91       	pop	r30
     ccc:	bf 91       	pop	r27
     cce:	af 91       	pop	r26
     cd0:	9f 91       	pop	r25
     cd2:	8f 91       	pop	r24
     cd4:	7f 91       	pop	r23
     cd6:	6f 91       	pop	r22
     cd8:	5f 91       	pop	r21
     cda:	4f 91       	pop	r20
     cdc:	3f 91       	pop	r19
     cde:	2f 91       	pop	r18
     ce0:	0f 90       	pop	r0
     ce2:	0f be       	out	0x3f, r0	; 63
     ce4:	0f 90       	pop	r0
     ce6:	1f 90       	pop	r1
     ce8:	18 95       	reti

00000cea <__vector_16>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureA and
 * call the callback function.
 */
ISR(TCC0_CCA_vect)
{
     cea:	1f 92       	push	r1
     cec:	0f 92       	push	r0
     cee:	0f b6       	in	r0, 0x3f	; 63
     cf0:	0f 92       	push	r0
     cf2:	11 24       	eor	r1, r1
     cf4:	2f 93       	push	r18
     cf6:	3f 93       	push	r19
     cf8:	4f 93       	push	r20
     cfa:	5f 93       	push	r21
     cfc:	6f 93       	push	r22
     cfe:	7f 93       	push	r23
     d00:	8f 93       	push	r24
     d02:	9f 93       	push	r25
     d04:	af 93       	push	r26
     d06:	bf 93       	push	r27
     d08:	ef 93       	push	r30
     d0a:	ff 93       	push	r31
	if (tc_tcc0_cca_callback) {
     d0c:	e0 91 26 23 	lds	r30, 0x2326
     d10:	f0 91 27 23 	lds	r31, 0x2327
     d14:	30 97       	sbiw	r30, 0x00	; 0
     d16:	09 f0       	breq	.+2      	; 0xd1a <__vector_16+0x30>
		tc_tcc0_cca_callback();
     d18:	09 95       	icall
	}
}
     d1a:	ff 91       	pop	r31
     d1c:	ef 91       	pop	r30
     d1e:	bf 91       	pop	r27
     d20:	af 91       	pop	r26
     d22:	9f 91       	pop	r25
     d24:	8f 91       	pop	r24
     d26:	7f 91       	pop	r23
     d28:	6f 91       	pop	r22
     d2a:	5f 91       	pop	r21
     d2c:	4f 91       	pop	r20
     d2e:	3f 91       	pop	r19
     d30:	2f 91       	pop	r18
     d32:	0f 90       	pop	r0
     d34:	0f be       	out	0x3f, r0	; 63
     d36:	0f 90       	pop	r0
     d38:	1f 90       	pop	r1
     d3a:	18 95       	reti

00000d3c <__vector_17>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureB and
 * call the callback function.
 */
ISR(TCC0_CCB_vect)
{
     d3c:	1f 92       	push	r1
     d3e:	0f 92       	push	r0
     d40:	0f b6       	in	r0, 0x3f	; 63
     d42:	0f 92       	push	r0
     d44:	11 24       	eor	r1, r1
     d46:	2f 93       	push	r18
     d48:	3f 93       	push	r19
     d4a:	4f 93       	push	r20
     d4c:	5f 93       	push	r21
     d4e:	6f 93       	push	r22
     d50:	7f 93       	push	r23
     d52:	8f 93       	push	r24
     d54:	9f 93       	push	r25
     d56:	af 93       	push	r26
     d58:	bf 93       	push	r27
     d5a:	ef 93       	push	r30
     d5c:	ff 93       	push	r31
	if (tc_tcc0_ccb_callback) {
     d5e:	e0 91 28 23 	lds	r30, 0x2328
     d62:	f0 91 29 23 	lds	r31, 0x2329
     d66:	30 97       	sbiw	r30, 0x00	; 0
     d68:	09 f0       	breq	.+2      	; 0xd6c <__vector_17+0x30>
		tc_tcc0_ccb_callback();
     d6a:	09 95       	icall
	}
}
     d6c:	ff 91       	pop	r31
     d6e:	ef 91       	pop	r30
     d70:	bf 91       	pop	r27
     d72:	af 91       	pop	r26
     d74:	9f 91       	pop	r25
     d76:	8f 91       	pop	r24
     d78:	7f 91       	pop	r23
     d7a:	6f 91       	pop	r22
     d7c:	5f 91       	pop	r21
     d7e:	4f 91       	pop	r20
     d80:	3f 91       	pop	r19
     d82:	2f 91       	pop	r18
     d84:	0f 90       	pop	r0
     d86:	0f be       	out	0x3f, r0	; 63
     d88:	0f 90       	pop	r0
     d8a:	1f 90       	pop	r1
     d8c:	18 95       	reti

00000d8e <__vector_18>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureC and
 * call the callback function.
 */
ISR(TCC0_CCC_vect)
{
     d8e:	1f 92       	push	r1
     d90:	0f 92       	push	r0
     d92:	0f b6       	in	r0, 0x3f	; 63
     d94:	0f 92       	push	r0
     d96:	11 24       	eor	r1, r1
     d98:	2f 93       	push	r18
     d9a:	3f 93       	push	r19
     d9c:	4f 93       	push	r20
     d9e:	5f 93       	push	r21
     da0:	6f 93       	push	r22
     da2:	7f 93       	push	r23
     da4:	8f 93       	push	r24
     da6:	9f 93       	push	r25
     da8:	af 93       	push	r26
     daa:	bf 93       	push	r27
     dac:	ef 93       	push	r30
     dae:	ff 93       	push	r31
	if (tc_tcc0_ccc_callback) {
     db0:	e0 91 2a 23 	lds	r30, 0x232A
     db4:	f0 91 2b 23 	lds	r31, 0x232B
     db8:	30 97       	sbiw	r30, 0x00	; 0
     dba:	09 f0       	breq	.+2      	; 0xdbe <__vector_18+0x30>
		tc_tcc0_ccc_callback();
     dbc:	09 95       	icall
	}
}
     dbe:	ff 91       	pop	r31
     dc0:	ef 91       	pop	r30
     dc2:	bf 91       	pop	r27
     dc4:	af 91       	pop	r26
     dc6:	9f 91       	pop	r25
     dc8:	8f 91       	pop	r24
     dca:	7f 91       	pop	r23
     dcc:	6f 91       	pop	r22
     dce:	5f 91       	pop	r21
     dd0:	4f 91       	pop	r20
     dd2:	3f 91       	pop	r19
     dd4:	2f 91       	pop	r18
     dd6:	0f 90       	pop	r0
     dd8:	0f be       	out	0x3f, r0	; 63
     dda:	0f 90       	pop	r0
     ddc:	1f 90       	pop	r1
     dde:	18 95       	reti

00000de0 <__vector_19>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureD and
 * call the callback function.
 */
ISR(TCC0_CCD_vect)
{
     de0:	1f 92       	push	r1
     de2:	0f 92       	push	r0
     de4:	0f b6       	in	r0, 0x3f	; 63
     de6:	0f 92       	push	r0
     de8:	11 24       	eor	r1, r1
     dea:	2f 93       	push	r18
     dec:	3f 93       	push	r19
     dee:	4f 93       	push	r20
     df0:	5f 93       	push	r21
     df2:	6f 93       	push	r22
     df4:	7f 93       	push	r23
     df6:	8f 93       	push	r24
     df8:	9f 93       	push	r25
     dfa:	af 93       	push	r26
     dfc:	bf 93       	push	r27
     dfe:	ef 93       	push	r30
     e00:	ff 93       	push	r31
	if (tc_tcc0_ccd_callback) {
     e02:	e0 91 2c 23 	lds	r30, 0x232C
     e06:	f0 91 2d 23 	lds	r31, 0x232D
     e0a:	30 97       	sbiw	r30, 0x00	; 0
     e0c:	09 f0       	breq	.+2      	; 0xe10 <__vector_19+0x30>
		tc_tcc0_ccd_callback();
     e0e:	09 95       	icall
	}
}
     e10:	ff 91       	pop	r31
     e12:	ef 91       	pop	r30
     e14:	bf 91       	pop	r27
     e16:	af 91       	pop	r26
     e18:	9f 91       	pop	r25
     e1a:	8f 91       	pop	r24
     e1c:	7f 91       	pop	r23
     e1e:	6f 91       	pop	r22
     e20:	5f 91       	pop	r21
     e22:	4f 91       	pop	r20
     e24:	3f 91       	pop	r19
     e26:	2f 91       	pop	r18
     e28:	0f 90       	pop	r0
     e2a:	0f be       	out	0x3f, r0	; 63
     e2c:	0f 90       	pop	r0
     e2e:	1f 90       	pop	r1
     e30:	18 95       	reti

00000e32 <__vector_20>:
 *
 * This function will handle interrupt on Timer Counter C1 overflow and
 * call the callback function.
 */
ISR(TCC1_OVF_vect)
{
     e32:	1f 92       	push	r1
     e34:	0f 92       	push	r0
     e36:	0f b6       	in	r0, 0x3f	; 63
     e38:	0f 92       	push	r0
     e3a:	11 24       	eor	r1, r1
     e3c:	2f 93       	push	r18
     e3e:	3f 93       	push	r19
     e40:	4f 93       	push	r20
     e42:	5f 93       	push	r21
     e44:	6f 93       	push	r22
     e46:	7f 93       	push	r23
     e48:	8f 93       	push	r24
     e4a:	9f 93       	push	r25
     e4c:	af 93       	push	r26
     e4e:	bf 93       	push	r27
     e50:	ef 93       	push	r30
     e52:	ff 93       	push	r31
	if (tc_tcc1_ovf_callback) {
     e54:	e0 91 2e 23 	lds	r30, 0x232E
     e58:	f0 91 2f 23 	lds	r31, 0x232F
     e5c:	30 97       	sbiw	r30, 0x00	; 0
     e5e:	09 f0       	breq	.+2      	; 0xe62 <__vector_20+0x30>
		tc_tcc1_ovf_callback();
     e60:	09 95       	icall
	}
}
     e62:	ff 91       	pop	r31
     e64:	ef 91       	pop	r30
     e66:	bf 91       	pop	r27
     e68:	af 91       	pop	r26
     e6a:	9f 91       	pop	r25
     e6c:	8f 91       	pop	r24
     e6e:	7f 91       	pop	r23
     e70:	6f 91       	pop	r22
     e72:	5f 91       	pop	r21
     e74:	4f 91       	pop	r20
     e76:	3f 91       	pop	r19
     e78:	2f 91       	pop	r18
     e7a:	0f 90       	pop	r0
     e7c:	0f be       	out	0x3f, r0	; 63
     e7e:	0f 90       	pop	r0
     e80:	1f 90       	pop	r1
     e82:	18 95       	reti

00000e84 <__vector_21>:
 *
 * This function will handle interrupt on Timer Counter C1 error and
 * call the callback function.
 */
ISR(TCC1_ERR_vect)
{
     e84:	1f 92       	push	r1
     e86:	0f 92       	push	r0
     e88:	0f b6       	in	r0, 0x3f	; 63
     e8a:	0f 92       	push	r0
     e8c:	11 24       	eor	r1, r1
     e8e:	2f 93       	push	r18
     e90:	3f 93       	push	r19
     e92:	4f 93       	push	r20
     e94:	5f 93       	push	r21
     e96:	6f 93       	push	r22
     e98:	7f 93       	push	r23
     e9a:	8f 93       	push	r24
     e9c:	9f 93       	push	r25
     e9e:	af 93       	push	r26
     ea0:	bf 93       	push	r27
     ea2:	ef 93       	push	r30
     ea4:	ff 93       	push	r31
	if (tc_tcc1_err_callback) {
     ea6:	e0 91 30 23 	lds	r30, 0x2330
     eaa:	f0 91 31 23 	lds	r31, 0x2331
     eae:	30 97       	sbiw	r30, 0x00	; 0
     eb0:	09 f0       	breq	.+2      	; 0xeb4 <__vector_21+0x30>
		tc_tcc1_err_callback();
     eb2:	09 95       	icall
	}
}
     eb4:	ff 91       	pop	r31
     eb6:	ef 91       	pop	r30
     eb8:	bf 91       	pop	r27
     eba:	af 91       	pop	r26
     ebc:	9f 91       	pop	r25
     ebe:	8f 91       	pop	r24
     ec0:	7f 91       	pop	r23
     ec2:	6f 91       	pop	r22
     ec4:	5f 91       	pop	r21
     ec6:	4f 91       	pop	r20
     ec8:	3f 91       	pop	r19
     eca:	2f 91       	pop	r18
     ecc:	0f 90       	pop	r0
     ece:	0f be       	out	0x3f, r0	; 63
     ed0:	0f 90       	pop	r0
     ed2:	1f 90       	pop	r1
     ed4:	18 95       	reti

00000ed6 <__vector_22>:
 *
 * This function will handle interrupt on Timer Counter C1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCC1_CCA_vect)
{
     ed6:	1f 92       	push	r1
     ed8:	0f 92       	push	r0
     eda:	0f b6       	in	r0, 0x3f	; 63
     edc:	0f 92       	push	r0
     ede:	11 24       	eor	r1, r1
     ee0:	2f 93       	push	r18
     ee2:	3f 93       	push	r19
     ee4:	4f 93       	push	r20
     ee6:	5f 93       	push	r21
     ee8:	6f 93       	push	r22
     eea:	7f 93       	push	r23
     eec:	8f 93       	push	r24
     eee:	9f 93       	push	r25
     ef0:	af 93       	push	r26
     ef2:	bf 93       	push	r27
     ef4:	ef 93       	push	r30
     ef6:	ff 93       	push	r31
	if (tc_tcc1_cca_callback) {
     ef8:	e0 91 32 23 	lds	r30, 0x2332
     efc:	f0 91 33 23 	lds	r31, 0x2333
     f00:	30 97       	sbiw	r30, 0x00	; 0
     f02:	09 f0       	breq	.+2      	; 0xf06 <__vector_22+0x30>
		tc_tcc1_cca_callback();
     f04:	09 95       	icall
	}
}
     f06:	ff 91       	pop	r31
     f08:	ef 91       	pop	r30
     f0a:	bf 91       	pop	r27
     f0c:	af 91       	pop	r26
     f0e:	9f 91       	pop	r25
     f10:	8f 91       	pop	r24
     f12:	7f 91       	pop	r23
     f14:	6f 91       	pop	r22
     f16:	5f 91       	pop	r21
     f18:	4f 91       	pop	r20
     f1a:	3f 91       	pop	r19
     f1c:	2f 91       	pop	r18
     f1e:	0f 90       	pop	r0
     f20:	0f be       	out	0x3f, r0	; 63
     f22:	0f 90       	pop	r0
     f24:	1f 90       	pop	r1
     f26:	18 95       	reti

00000f28 <__vector_23>:
 *
 * This function will handle interrupt on Timer Counter C1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCC1_CCB_vect)
{
     f28:	1f 92       	push	r1
     f2a:	0f 92       	push	r0
     f2c:	0f b6       	in	r0, 0x3f	; 63
     f2e:	0f 92       	push	r0
     f30:	11 24       	eor	r1, r1
     f32:	2f 93       	push	r18
     f34:	3f 93       	push	r19
     f36:	4f 93       	push	r20
     f38:	5f 93       	push	r21
     f3a:	6f 93       	push	r22
     f3c:	7f 93       	push	r23
     f3e:	8f 93       	push	r24
     f40:	9f 93       	push	r25
     f42:	af 93       	push	r26
     f44:	bf 93       	push	r27
     f46:	ef 93       	push	r30
     f48:	ff 93       	push	r31
	if (tc_tcc1_ccb_callback) {
     f4a:	e0 91 34 23 	lds	r30, 0x2334
     f4e:	f0 91 35 23 	lds	r31, 0x2335
     f52:	30 97       	sbiw	r30, 0x00	; 0
     f54:	09 f0       	breq	.+2      	; 0xf58 <__vector_23+0x30>
		tc_tcc1_ccb_callback();
     f56:	09 95       	icall
	}
}
     f58:	ff 91       	pop	r31
     f5a:	ef 91       	pop	r30
     f5c:	bf 91       	pop	r27
     f5e:	af 91       	pop	r26
     f60:	9f 91       	pop	r25
     f62:	8f 91       	pop	r24
     f64:	7f 91       	pop	r23
     f66:	6f 91       	pop	r22
     f68:	5f 91       	pop	r21
     f6a:	4f 91       	pop	r20
     f6c:	3f 91       	pop	r19
     f6e:	2f 91       	pop	r18
     f70:	0f 90       	pop	r0
     f72:	0f be       	out	0x3f, r0	; 63
     f74:	0f 90       	pop	r0
     f76:	1f 90       	pop	r1
     f78:	18 95       	reti

00000f7a <__vector_77>:
 *
 * This function will handle interrupt on Timer Counter D0 overflow and
 * call the callback function.
 */
ISR(TCD0_OVF_vect)
{
     f7a:	1f 92       	push	r1
     f7c:	0f 92       	push	r0
     f7e:	0f b6       	in	r0, 0x3f	; 63
     f80:	0f 92       	push	r0
     f82:	11 24       	eor	r1, r1
     f84:	2f 93       	push	r18
     f86:	3f 93       	push	r19
     f88:	4f 93       	push	r20
     f8a:	5f 93       	push	r21
     f8c:	6f 93       	push	r22
     f8e:	7f 93       	push	r23
     f90:	8f 93       	push	r24
     f92:	9f 93       	push	r25
     f94:	af 93       	push	r26
     f96:	bf 93       	push	r27
     f98:	ef 93       	push	r30
     f9a:	ff 93       	push	r31
	if (tc_tcd0_ovf_callback) {
     f9c:	e0 91 36 23 	lds	r30, 0x2336
     fa0:	f0 91 37 23 	lds	r31, 0x2337
     fa4:	30 97       	sbiw	r30, 0x00	; 0
     fa6:	09 f0       	breq	.+2      	; 0xfaa <__vector_77+0x30>
		tc_tcd0_ovf_callback();
     fa8:	09 95       	icall
	}
}
     faa:	ff 91       	pop	r31
     fac:	ef 91       	pop	r30
     fae:	bf 91       	pop	r27
     fb0:	af 91       	pop	r26
     fb2:	9f 91       	pop	r25
     fb4:	8f 91       	pop	r24
     fb6:	7f 91       	pop	r23
     fb8:	6f 91       	pop	r22
     fba:	5f 91       	pop	r21
     fbc:	4f 91       	pop	r20
     fbe:	3f 91       	pop	r19
     fc0:	2f 91       	pop	r18
     fc2:	0f 90       	pop	r0
     fc4:	0f be       	out	0x3f, r0	; 63
     fc6:	0f 90       	pop	r0
     fc8:	1f 90       	pop	r1
     fca:	18 95       	reti

00000fcc <__vector_78>:
 *
 * This function will handle interrupt on Timer Counter D0 error and
 * call the callback function.
 */
ISR(TCD0_ERR_vect)
{
     fcc:	1f 92       	push	r1
     fce:	0f 92       	push	r0
     fd0:	0f b6       	in	r0, 0x3f	; 63
     fd2:	0f 92       	push	r0
     fd4:	11 24       	eor	r1, r1
     fd6:	2f 93       	push	r18
     fd8:	3f 93       	push	r19
     fda:	4f 93       	push	r20
     fdc:	5f 93       	push	r21
     fde:	6f 93       	push	r22
     fe0:	7f 93       	push	r23
     fe2:	8f 93       	push	r24
     fe4:	9f 93       	push	r25
     fe6:	af 93       	push	r26
     fe8:	bf 93       	push	r27
     fea:	ef 93       	push	r30
     fec:	ff 93       	push	r31
	if (tc_tcd0_err_callback) {
     fee:	e0 91 38 23 	lds	r30, 0x2338
     ff2:	f0 91 39 23 	lds	r31, 0x2339
     ff6:	30 97       	sbiw	r30, 0x00	; 0
     ff8:	09 f0       	breq	.+2      	; 0xffc <__vector_78+0x30>
		tc_tcd0_err_callback();
     ffa:	09 95       	icall
	}
}
     ffc:	ff 91       	pop	r31
     ffe:	ef 91       	pop	r30
    1000:	bf 91       	pop	r27
    1002:	af 91       	pop	r26
    1004:	9f 91       	pop	r25
    1006:	8f 91       	pop	r24
    1008:	7f 91       	pop	r23
    100a:	6f 91       	pop	r22
    100c:	5f 91       	pop	r21
    100e:	4f 91       	pop	r20
    1010:	3f 91       	pop	r19
    1012:	2f 91       	pop	r18
    1014:	0f 90       	pop	r0
    1016:	0f be       	out	0x3f, r0	; 63
    1018:	0f 90       	pop	r0
    101a:	1f 90       	pop	r1
    101c:	18 95       	reti

0000101e <__vector_79>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCD0_CCA_vect)
{
    101e:	1f 92       	push	r1
    1020:	0f 92       	push	r0
    1022:	0f b6       	in	r0, 0x3f	; 63
    1024:	0f 92       	push	r0
    1026:	11 24       	eor	r1, r1
    1028:	2f 93       	push	r18
    102a:	3f 93       	push	r19
    102c:	4f 93       	push	r20
    102e:	5f 93       	push	r21
    1030:	6f 93       	push	r22
    1032:	7f 93       	push	r23
    1034:	8f 93       	push	r24
    1036:	9f 93       	push	r25
    1038:	af 93       	push	r26
    103a:	bf 93       	push	r27
    103c:	ef 93       	push	r30
    103e:	ff 93       	push	r31
	if (tc_tcd0_cca_callback) {
    1040:	e0 91 3a 23 	lds	r30, 0x233A
    1044:	f0 91 3b 23 	lds	r31, 0x233B
    1048:	30 97       	sbiw	r30, 0x00	; 0
    104a:	09 f0       	breq	.+2      	; 0x104e <__vector_79+0x30>
		tc_tcd0_cca_callback();
    104c:	09 95       	icall
	}
}
    104e:	ff 91       	pop	r31
    1050:	ef 91       	pop	r30
    1052:	bf 91       	pop	r27
    1054:	af 91       	pop	r26
    1056:	9f 91       	pop	r25
    1058:	8f 91       	pop	r24
    105a:	7f 91       	pop	r23
    105c:	6f 91       	pop	r22
    105e:	5f 91       	pop	r21
    1060:	4f 91       	pop	r20
    1062:	3f 91       	pop	r19
    1064:	2f 91       	pop	r18
    1066:	0f 90       	pop	r0
    1068:	0f be       	out	0x3f, r0	; 63
    106a:	0f 90       	pop	r0
    106c:	1f 90       	pop	r1
    106e:	18 95       	reti

00001070 <__vector_80>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCD0_CCB_vect)
{
    1070:	1f 92       	push	r1
    1072:	0f 92       	push	r0
    1074:	0f b6       	in	r0, 0x3f	; 63
    1076:	0f 92       	push	r0
    1078:	11 24       	eor	r1, r1
    107a:	2f 93       	push	r18
    107c:	3f 93       	push	r19
    107e:	4f 93       	push	r20
    1080:	5f 93       	push	r21
    1082:	6f 93       	push	r22
    1084:	7f 93       	push	r23
    1086:	8f 93       	push	r24
    1088:	9f 93       	push	r25
    108a:	af 93       	push	r26
    108c:	bf 93       	push	r27
    108e:	ef 93       	push	r30
    1090:	ff 93       	push	r31
	if (tc_tcd0_ccb_callback) {
    1092:	e0 91 3c 23 	lds	r30, 0x233C
    1096:	f0 91 3d 23 	lds	r31, 0x233D
    109a:	30 97       	sbiw	r30, 0x00	; 0
    109c:	09 f0       	breq	.+2      	; 0x10a0 <__vector_80+0x30>
		tc_tcd0_ccb_callback();
    109e:	09 95       	icall
	}
}
    10a0:	ff 91       	pop	r31
    10a2:	ef 91       	pop	r30
    10a4:	bf 91       	pop	r27
    10a6:	af 91       	pop	r26
    10a8:	9f 91       	pop	r25
    10aa:	8f 91       	pop	r24
    10ac:	7f 91       	pop	r23
    10ae:	6f 91       	pop	r22
    10b0:	5f 91       	pop	r21
    10b2:	4f 91       	pop	r20
    10b4:	3f 91       	pop	r19
    10b6:	2f 91       	pop	r18
    10b8:	0f 90       	pop	r0
    10ba:	0f be       	out	0x3f, r0	; 63
    10bc:	0f 90       	pop	r0
    10be:	1f 90       	pop	r1
    10c0:	18 95       	reti

000010c2 <__vector_81>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCD0_CCC_vect)
{
    10c2:	1f 92       	push	r1
    10c4:	0f 92       	push	r0
    10c6:	0f b6       	in	r0, 0x3f	; 63
    10c8:	0f 92       	push	r0
    10ca:	11 24       	eor	r1, r1
    10cc:	2f 93       	push	r18
    10ce:	3f 93       	push	r19
    10d0:	4f 93       	push	r20
    10d2:	5f 93       	push	r21
    10d4:	6f 93       	push	r22
    10d6:	7f 93       	push	r23
    10d8:	8f 93       	push	r24
    10da:	9f 93       	push	r25
    10dc:	af 93       	push	r26
    10de:	bf 93       	push	r27
    10e0:	ef 93       	push	r30
    10e2:	ff 93       	push	r31
	if (tc_tcd0_ccc_callback) {
    10e4:	e0 91 3e 23 	lds	r30, 0x233E
    10e8:	f0 91 3f 23 	lds	r31, 0x233F
    10ec:	30 97       	sbiw	r30, 0x00	; 0
    10ee:	09 f0       	breq	.+2      	; 0x10f2 <__vector_81+0x30>
		tc_tcd0_ccc_callback();
    10f0:	09 95       	icall
	}
}
    10f2:	ff 91       	pop	r31
    10f4:	ef 91       	pop	r30
    10f6:	bf 91       	pop	r27
    10f8:	af 91       	pop	r26
    10fa:	9f 91       	pop	r25
    10fc:	8f 91       	pop	r24
    10fe:	7f 91       	pop	r23
    1100:	6f 91       	pop	r22
    1102:	5f 91       	pop	r21
    1104:	4f 91       	pop	r20
    1106:	3f 91       	pop	r19
    1108:	2f 91       	pop	r18
    110a:	0f 90       	pop	r0
    110c:	0f be       	out	0x3f, r0	; 63
    110e:	0f 90       	pop	r0
    1110:	1f 90       	pop	r1
    1112:	18 95       	reti

00001114 <__vector_82>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCD0_CCD_vect)
{
    1114:	1f 92       	push	r1
    1116:	0f 92       	push	r0
    1118:	0f b6       	in	r0, 0x3f	; 63
    111a:	0f 92       	push	r0
    111c:	11 24       	eor	r1, r1
    111e:	2f 93       	push	r18
    1120:	3f 93       	push	r19
    1122:	4f 93       	push	r20
    1124:	5f 93       	push	r21
    1126:	6f 93       	push	r22
    1128:	7f 93       	push	r23
    112a:	8f 93       	push	r24
    112c:	9f 93       	push	r25
    112e:	af 93       	push	r26
    1130:	bf 93       	push	r27
    1132:	ef 93       	push	r30
    1134:	ff 93       	push	r31
	if (tc_tcd0_ccd_callback) {
    1136:	e0 91 40 23 	lds	r30, 0x2340
    113a:	f0 91 41 23 	lds	r31, 0x2341
    113e:	30 97       	sbiw	r30, 0x00	; 0
    1140:	09 f0       	breq	.+2      	; 0x1144 <__vector_82+0x30>
		tc_tcd0_ccd_callback();
    1142:	09 95       	icall
	}
}
    1144:	ff 91       	pop	r31
    1146:	ef 91       	pop	r30
    1148:	bf 91       	pop	r27
    114a:	af 91       	pop	r26
    114c:	9f 91       	pop	r25
    114e:	8f 91       	pop	r24
    1150:	7f 91       	pop	r23
    1152:	6f 91       	pop	r22
    1154:	5f 91       	pop	r21
    1156:	4f 91       	pop	r20
    1158:	3f 91       	pop	r19
    115a:	2f 91       	pop	r18
    115c:	0f 90       	pop	r0
    115e:	0f be       	out	0x3f, r0	; 63
    1160:	0f 90       	pop	r0
    1162:	1f 90       	pop	r1
    1164:	18 95       	reti

00001166 <__vector_83>:
 *
 * This function will handle interrupt on Timer Counter D1 overflow and
 * call the callback function.
 */
ISR(TCD1_OVF_vect)
{
    1166:	1f 92       	push	r1
    1168:	0f 92       	push	r0
    116a:	0f b6       	in	r0, 0x3f	; 63
    116c:	0f 92       	push	r0
    116e:	11 24       	eor	r1, r1
    1170:	2f 93       	push	r18
    1172:	3f 93       	push	r19
    1174:	4f 93       	push	r20
    1176:	5f 93       	push	r21
    1178:	6f 93       	push	r22
    117a:	7f 93       	push	r23
    117c:	8f 93       	push	r24
    117e:	9f 93       	push	r25
    1180:	af 93       	push	r26
    1182:	bf 93       	push	r27
    1184:	ef 93       	push	r30
    1186:	ff 93       	push	r31
	if (tc_tcd1_ovf_callback) {
    1188:	e0 91 42 23 	lds	r30, 0x2342
    118c:	f0 91 43 23 	lds	r31, 0x2343
    1190:	30 97       	sbiw	r30, 0x00	; 0
    1192:	09 f0       	breq	.+2      	; 0x1196 <__vector_83+0x30>
		tc_tcd1_ovf_callback();
    1194:	09 95       	icall
	}
}
    1196:	ff 91       	pop	r31
    1198:	ef 91       	pop	r30
    119a:	bf 91       	pop	r27
    119c:	af 91       	pop	r26
    119e:	9f 91       	pop	r25
    11a0:	8f 91       	pop	r24
    11a2:	7f 91       	pop	r23
    11a4:	6f 91       	pop	r22
    11a6:	5f 91       	pop	r21
    11a8:	4f 91       	pop	r20
    11aa:	3f 91       	pop	r19
    11ac:	2f 91       	pop	r18
    11ae:	0f 90       	pop	r0
    11b0:	0f be       	out	0x3f, r0	; 63
    11b2:	0f 90       	pop	r0
    11b4:	1f 90       	pop	r1
    11b6:	18 95       	reti

000011b8 <__vector_84>:
 *
 * This function will handle interrupt on Timer Counter D1 error and
 * call the callback function.
 */
ISR(TCD1_ERR_vect)
{
    11b8:	1f 92       	push	r1
    11ba:	0f 92       	push	r0
    11bc:	0f b6       	in	r0, 0x3f	; 63
    11be:	0f 92       	push	r0
    11c0:	11 24       	eor	r1, r1
    11c2:	2f 93       	push	r18
    11c4:	3f 93       	push	r19
    11c6:	4f 93       	push	r20
    11c8:	5f 93       	push	r21
    11ca:	6f 93       	push	r22
    11cc:	7f 93       	push	r23
    11ce:	8f 93       	push	r24
    11d0:	9f 93       	push	r25
    11d2:	af 93       	push	r26
    11d4:	bf 93       	push	r27
    11d6:	ef 93       	push	r30
    11d8:	ff 93       	push	r31
	if (tc_tcd1_err_callback) {
    11da:	e0 91 44 23 	lds	r30, 0x2344
    11de:	f0 91 45 23 	lds	r31, 0x2345
    11e2:	30 97       	sbiw	r30, 0x00	; 0
    11e4:	09 f0       	breq	.+2      	; 0x11e8 <__vector_84+0x30>
		tc_tcd1_err_callback();
    11e6:	09 95       	icall
	}
}
    11e8:	ff 91       	pop	r31
    11ea:	ef 91       	pop	r30
    11ec:	bf 91       	pop	r27
    11ee:	af 91       	pop	r26
    11f0:	9f 91       	pop	r25
    11f2:	8f 91       	pop	r24
    11f4:	7f 91       	pop	r23
    11f6:	6f 91       	pop	r22
    11f8:	5f 91       	pop	r21
    11fa:	4f 91       	pop	r20
    11fc:	3f 91       	pop	r19
    11fe:	2f 91       	pop	r18
    1200:	0f 90       	pop	r0
    1202:	0f be       	out	0x3f, r0	; 63
    1204:	0f 90       	pop	r0
    1206:	1f 90       	pop	r1
    1208:	18 95       	reti

0000120a <__vector_85>:
 *
 * This function will handle interrupt on Timer Counter D1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCD1_CCA_vect)
{
    120a:	1f 92       	push	r1
    120c:	0f 92       	push	r0
    120e:	0f b6       	in	r0, 0x3f	; 63
    1210:	0f 92       	push	r0
    1212:	11 24       	eor	r1, r1
    1214:	2f 93       	push	r18
    1216:	3f 93       	push	r19
    1218:	4f 93       	push	r20
    121a:	5f 93       	push	r21
    121c:	6f 93       	push	r22
    121e:	7f 93       	push	r23
    1220:	8f 93       	push	r24
    1222:	9f 93       	push	r25
    1224:	af 93       	push	r26
    1226:	bf 93       	push	r27
    1228:	ef 93       	push	r30
    122a:	ff 93       	push	r31
	if (tc_tcd1_cca_callback) {
    122c:	e0 91 46 23 	lds	r30, 0x2346
    1230:	f0 91 47 23 	lds	r31, 0x2347
    1234:	30 97       	sbiw	r30, 0x00	; 0
    1236:	09 f0       	breq	.+2      	; 0x123a <__vector_85+0x30>
		tc_tcd1_cca_callback();
    1238:	09 95       	icall
	}
}
    123a:	ff 91       	pop	r31
    123c:	ef 91       	pop	r30
    123e:	bf 91       	pop	r27
    1240:	af 91       	pop	r26
    1242:	9f 91       	pop	r25
    1244:	8f 91       	pop	r24
    1246:	7f 91       	pop	r23
    1248:	6f 91       	pop	r22
    124a:	5f 91       	pop	r21
    124c:	4f 91       	pop	r20
    124e:	3f 91       	pop	r19
    1250:	2f 91       	pop	r18
    1252:	0f 90       	pop	r0
    1254:	0f be       	out	0x3f, r0	; 63
    1256:	0f 90       	pop	r0
    1258:	1f 90       	pop	r1
    125a:	18 95       	reti

0000125c <__vector_86>:
 *
 * This function will handle interrupt on Timer Counter D1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCD1_CCB_vect)
{
    125c:	1f 92       	push	r1
    125e:	0f 92       	push	r0
    1260:	0f b6       	in	r0, 0x3f	; 63
    1262:	0f 92       	push	r0
    1264:	11 24       	eor	r1, r1
    1266:	2f 93       	push	r18
    1268:	3f 93       	push	r19
    126a:	4f 93       	push	r20
    126c:	5f 93       	push	r21
    126e:	6f 93       	push	r22
    1270:	7f 93       	push	r23
    1272:	8f 93       	push	r24
    1274:	9f 93       	push	r25
    1276:	af 93       	push	r26
    1278:	bf 93       	push	r27
    127a:	ef 93       	push	r30
    127c:	ff 93       	push	r31
	if (tc_tcd1_ccb_callback) {
    127e:	e0 91 48 23 	lds	r30, 0x2348
    1282:	f0 91 49 23 	lds	r31, 0x2349
    1286:	30 97       	sbiw	r30, 0x00	; 0
    1288:	09 f0       	breq	.+2      	; 0x128c <__vector_86+0x30>
		tc_tcd1_ccb_callback();
    128a:	09 95       	icall
	}
}
    128c:	ff 91       	pop	r31
    128e:	ef 91       	pop	r30
    1290:	bf 91       	pop	r27
    1292:	af 91       	pop	r26
    1294:	9f 91       	pop	r25
    1296:	8f 91       	pop	r24
    1298:	7f 91       	pop	r23
    129a:	6f 91       	pop	r22
    129c:	5f 91       	pop	r21
    129e:	4f 91       	pop	r20
    12a0:	3f 91       	pop	r19
    12a2:	2f 91       	pop	r18
    12a4:	0f 90       	pop	r0
    12a6:	0f be       	out	0x3f, r0	; 63
    12a8:	0f 90       	pop	r0
    12aa:	1f 90       	pop	r1
    12ac:	18 95       	reti

000012ae <__vector_47>:
 *
 * This function will handle interrupt on Timer Counter E0 overflow and
 * call the callback function.
 */
ISR(TCE0_OVF_vect)
{
    12ae:	1f 92       	push	r1
    12b0:	0f 92       	push	r0
    12b2:	0f b6       	in	r0, 0x3f	; 63
    12b4:	0f 92       	push	r0
    12b6:	11 24       	eor	r1, r1
    12b8:	2f 93       	push	r18
    12ba:	3f 93       	push	r19
    12bc:	4f 93       	push	r20
    12be:	5f 93       	push	r21
    12c0:	6f 93       	push	r22
    12c2:	7f 93       	push	r23
    12c4:	8f 93       	push	r24
    12c6:	9f 93       	push	r25
    12c8:	af 93       	push	r26
    12ca:	bf 93       	push	r27
    12cc:	ef 93       	push	r30
    12ce:	ff 93       	push	r31
	if (tc_tce0_ovf_callback) {
    12d0:	e0 91 4a 23 	lds	r30, 0x234A
    12d4:	f0 91 4b 23 	lds	r31, 0x234B
    12d8:	30 97       	sbiw	r30, 0x00	; 0
    12da:	09 f0       	breq	.+2      	; 0x12de <__vector_47+0x30>
		tc_tce0_ovf_callback();
    12dc:	09 95       	icall
	}
}
    12de:	ff 91       	pop	r31
    12e0:	ef 91       	pop	r30
    12e2:	bf 91       	pop	r27
    12e4:	af 91       	pop	r26
    12e6:	9f 91       	pop	r25
    12e8:	8f 91       	pop	r24
    12ea:	7f 91       	pop	r23
    12ec:	6f 91       	pop	r22
    12ee:	5f 91       	pop	r21
    12f0:	4f 91       	pop	r20
    12f2:	3f 91       	pop	r19
    12f4:	2f 91       	pop	r18
    12f6:	0f 90       	pop	r0
    12f8:	0f be       	out	0x3f, r0	; 63
    12fa:	0f 90       	pop	r0
    12fc:	1f 90       	pop	r1
    12fe:	18 95       	reti

00001300 <__vector_48>:
 *
 * This function will handle interrupt on Timer Counter E0 error and
 * call the callback function.
 */
ISR(TCE0_ERR_vect)
{
    1300:	1f 92       	push	r1
    1302:	0f 92       	push	r0
    1304:	0f b6       	in	r0, 0x3f	; 63
    1306:	0f 92       	push	r0
    1308:	11 24       	eor	r1, r1
    130a:	2f 93       	push	r18
    130c:	3f 93       	push	r19
    130e:	4f 93       	push	r20
    1310:	5f 93       	push	r21
    1312:	6f 93       	push	r22
    1314:	7f 93       	push	r23
    1316:	8f 93       	push	r24
    1318:	9f 93       	push	r25
    131a:	af 93       	push	r26
    131c:	bf 93       	push	r27
    131e:	ef 93       	push	r30
    1320:	ff 93       	push	r31
	if (tc_tce0_err_callback) {
    1322:	e0 91 4c 23 	lds	r30, 0x234C
    1326:	f0 91 4d 23 	lds	r31, 0x234D
    132a:	30 97       	sbiw	r30, 0x00	; 0
    132c:	09 f0       	breq	.+2      	; 0x1330 <__vector_48+0x30>
		tc_tce0_err_callback();
    132e:	09 95       	icall
	}
}
    1330:	ff 91       	pop	r31
    1332:	ef 91       	pop	r30
    1334:	bf 91       	pop	r27
    1336:	af 91       	pop	r26
    1338:	9f 91       	pop	r25
    133a:	8f 91       	pop	r24
    133c:	7f 91       	pop	r23
    133e:	6f 91       	pop	r22
    1340:	5f 91       	pop	r21
    1342:	4f 91       	pop	r20
    1344:	3f 91       	pop	r19
    1346:	2f 91       	pop	r18
    1348:	0f 90       	pop	r0
    134a:	0f be       	out	0x3f, r0	; 63
    134c:	0f 90       	pop	r0
    134e:	1f 90       	pop	r1
    1350:	18 95       	reti

00001352 <__vector_49>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCE0_CCA_vect)
{
    1352:	1f 92       	push	r1
    1354:	0f 92       	push	r0
    1356:	0f b6       	in	r0, 0x3f	; 63
    1358:	0f 92       	push	r0
    135a:	11 24       	eor	r1, r1
    135c:	2f 93       	push	r18
    135e:	3f 93       	push	r19
    1360:	4f 93       	push	r20
    1362:	5f 93       	push	r21
    1364:	6f 93       	push	r22
    1366:	7f 93       	push	r23
    1368:	8f 93       	push	r24
    136a:	9f 93       	push	r25
    136c:	af 93       	push	r26
    136e:	bf 93       	push	r27
    1370:	ef 93       	push	r30
    1372:	ff 93       	push	r31
	if (tc_tce0_cca_callback) {
    1374:	e0 91 4e 23 	lds	r30, 0x234E
    1378:	f0 91 4f 23 	lds	r31, 0x234F
    137c:	30 97       	sbiw	r30, 0x00	; 0
    137e:	09 f0       	breq	.+2      	; 0x1382 <__vector_49+0x30>
		tc_tce0_cca_callback();
    1380:	09 95       	icall
	}
}
    1382:	ff 91       	pop	r31
    1384:	ef 91       	pop	r30
    1386:	bf 91       	pop	r27
    1388:	af 91       	pop	r26
    138a:	9f 91       	pop	r25
    138c:	8f 91       	pop	r24
    138e:	7f 91       	pop	r23
    1390:	6f 91       	pop	r22
    1392:	5f 91       	pop	r21
    1394:	4f 91       	pop	r20
    1396:	3f 91       	pop	r19
    1398:	2f 91       	pop	r18
    139a:	0f 90       	pop	r0
    139c:	0f be       	out	0x3f, r0	; 63
    139e:	0f 90       	pop	r0
    13a0:	1f 90       	pop	r1
    13a2:	18 95       	reti

000013a4 <__vector_50>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCE0_CCB_vect)
{
    13a4:	1f 92       	push	r1
    13a6:	0f 92       	push	r0
    13a8:	0f b6       	in	r0, 0x3f	; 63
    13aa:	0f 92       	push	r0
    13ac:	11 24       	eor	r1, r1
    13ae:	2f 93       	push	r18
    13b0:	3f 93       	push	r19
    13b2:	4f 93       	push	r20
    13b4:	5f 93       	push	r21
    13b6:	6f 93       	push	r22
    13b8:	7f 93       	push	r23
    13ba:	8f 93       	push	r24
    13bc:	9f 93       	push	r25
    13be:	af 93       	push	r26
    13c0:	bf 93       	push	r27
    13c2:	ef 93       	push	r30
    13c4:	ff 93       	push	r31
	if (tc_tce0_ccb_callback) {
    13c6:	e0 91 50 23 	lds	r30, 0x2350
    13ca:	f0 91 51 23 	lds	r31, 0x2351
    13ce:	30 97       	sbiw	r30, 0x00	; 0
    13d0:	09 f0       	breq	.+2      	; 0x13d4 <__vector_50+0x30>
		tc_tce0_ccb_callback();
    13d2:	09 95       	icall
	}
}
    13d4:	ff 91       	pop	r31
    13d6:	ef 91       	pop	r30
    13d8:	bf 91       	pop	r27
    13da:	af 91       	pop	r26
    13dc:	9f 91       	pop	r25
    13de:	8f 91       	pop	r24
    13e0:	7f 91       	pop	r23
    13e2:	6f 91       	pop	r22
    13e4:	5f 91       	pop	r21
    13e6:	4f 91       	pop	r20
    13e8:	3f 91       	pop	r19
    13ea:	2f 91       	pop	r18
    13ec:	0f 90       	pop	r0
    13ee:	0f be       	out	0x3f, r0	; 63
    13f0:	0f 90       	pop	r0
    13f2:	1f 90       	pop	r1
    13f4:	18 95       	reti

000013f6 <__vector_51>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCE0_CCC_vect)
{
    13f6:	1f 92       	push	r1
    13f8:	0f 92       	push	r0
    13fa:	0f b6       	in	r0, 0x3f	; 63
    13fc:	0f 92       	push	r0
    13fe:	11 24       	eor	r1, r1
    1400:	2f 93       	push	r18
    1402:	3f 93       	push	r19
    1404:	4f 93       	push	r20
    1406:	5f 93       	push	r21
    1408:	6f 93       	push	r22
    140a:	7f 93       	push	r23
    140c:	8f 93       	push	r24
    140e:	9f 93       	push	r25
    1410:	af 93       	push	r26
    1412:	bf 93       	push	r27
    1414:	ef 93       	push	r30
    1416:	ff 93       	push	r31
	if (tc_tce0_ccc_callback) {
    1418:	e0 91 52 23 	lds	r30, 0x2352
    141c:	f0 91 53 23 	lds	r31, 0x2353
    1420:	30 97       	sbiw	r30, 0x00	; 0
    1422:	09 f0       	breq	.+2      	; 0x1426 <__vector_51+0x30>
		tc_tce0_ccc_callback();
    1424:	09 95       	icall
	}
}
    1426:	ff 91       	pop	r31
    1428:	ef 91       	pop	r30
    142a:	bf 91       	pop	r27
    142c:	af 91       	pop	r26
    142e:	9f 91       	pop	r25
    1430:	8f 91       	pop	r24
    1432:	7f 91       	pop	r23
    1434:	6f 91       	pop	r22
    1436:	5f 91       	pop	r21
    1438:	4f 91       	pop	r20
    143a:	3f 91       	pop	r19
    143c:	2f 91       	pop	r18
    143e:	0f 90       	pop	r0
    1440:	0f be       	out	0x3f, r0	; 63
    1442:	0f 90       	pop	r0
    1444:	1f 90       	pop	r1
    1446:	18 95       	reti

00001448 <__vector_52>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCE0_CCD_vect)
{
    1448:	1f 92       	push	r1
    144a:	0f 92       	push	r0
    144c:	0f b6       	in	r0, 0x3f	; 63
    144e:	0f 92       	push	r0
    1450:	11 24       	eor	r1, r1
    1452:	2f 93       	push	r18
    1454:	3f 93       	push	r19
    1456:	4f 93       	push	r20
    1458:	5f 93       	push	r21
    145a:	6f 93       	push	r22
    145c:	7f 93       	push	r23
    145e:	8f 93       	push	r24
    1460:	9f 93       	push	r25
    1462:	af 93       	push	r26
    1464:	bf 93       	push	r27
    1466:	ef 93       	push	r30
    1468:	ff 93       	push	r31
	if (tc_tce0_ccd_callback) {
    146a:	e0 91 54 23 	lds	r30, 0x2354
    146e:	f0 91 55 23 	lds	r31, 0x2355
    1472:	30 97       	sbiw	r30, 0x00	; 0
    1474:	09 f0       	breq	.+2      	; 0x1478 <__vector_52+0x30>
		tc_tce0_ccd_callback();
    1476:	09 95       	icall
	}
}
    1478:	ff 91       	pop	r31
    147a:	ef 91       	pop	r30
    147c:	bf 91       	pop	r27
    147e:	af 91       	pop	r26
    1480:	9f 91       	pop	r25
    1482:	8f 91       	pop	r24
    1484:	7f 91       	pop	r23
    1486:	6f 91       	pop	r22
    1488:	5f 91       	pop	r21
    148a:	4f 91       	pop	r20
    148c:	3f 91       	pop	r19
    148e:	2f 91       	pop	r18
    1490:	0f 90       	pop	r0
    1492:	0f be       	out	0x3f, r0	; 63
    1494:	0f 90       	pop	r0
    1496:	1f 90       	pop	r1
    1498:	18 95       	reti

0000149a <tc_enable>:
 *
 * \note
 * unmask TC clock (sysclk), but does not configure the TC clock source.
 */
void tc_enable(volatile void *tc)
{
    149a:	cf 93       	push	r28

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    149c:	cf b7       	in	r28, 0x3f	; 63
	cpu_irq_disable();
    149e:	f8 94       	cli
	irqflags_t iflags = cpu_irq_save();

#ifdef TCC0
	if ((uintptr_t) tc == (uintptr_t) & TCC0) {
    14a0:	81 15       	cp	r24, r1
    14a2:	28 e0       	ldi	r18, 0x08	; 8
    14a4:	92 07       	cpc	r25, r18
    14a6:	49 f4       	brne	.+18     	; 0x14ba <tc_enable+0x20>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
    14a8:	61 e0       	ldi	r22, 0x01	; 1
    14aa:	83 e0       	ldi	r24, 0x03	; 3
    14ac:	90 e0       	ldi	r25, 0x00	; 0
    14ae:	b8 d9       	rcall	.-3216   	; 0x820 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    14b0:	64 e0       	ldi	r22, 0x04	; 4
    14b2:	83 e0       	ldi	r24, 0x03	; 3
    14b4:	90 e0       	ldi	r25, 0x00	; 0
    14b6:	b4 d9       	rcall	.-3224   	; 0x820 <sysclk_enable_module>
    14b8:	35 c0       	rjmp	.+106    	; 0x1524 <tc_enable+0x8a>
	} else
#endif
#ifdef TCC1
	if ((uintptr_t) tc == (uintptr_t) & TCC1) {
    14ba:	80 34       	cpi	r24, 0x40	; 64
    14bc:	28 e0       	ldi	r18, 0x08	; 8
    14be:	92 07       	cpc	r25, r18
    14c0:	49 f4       	brne	.+18     	; 0x14d4 <tc_enable+0x3a>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
    14c2:	62 e0       	ldi	r22, 0x02	; 2
    14c4:	83 e0       	ldi	r24, 0x03	; 3
    14c6:	90 e0       	ldi	r25, 0x00	; 0
    14c8:	ab d9       	rcall	.-3242   	; 0x820 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    14ca:	64 e0       	ldi	r22, 0x04	; 4
    14cc:	83 e0       	ldi	r24, 0x03	; 3
    14ce:	90 e0       	ldi	r25, 0x00	; 0
    14d0:	a7 d9       	rcall	.-3250   	; 0x820 <sysclk_enable_module>
    14d2:	28 c0       	rjmp	.+80     	; 0x1524 <tc_enable+0x8a>
	} else
#endif
#ifdef TCD0
	if ((uintptr_t) tc == (uintptr_t) & TCD0) {
    14d4:	81 15       	cp	r24, r1
    14d6:	29 e0       	ldi	r18, 0x09	; 9
    14d8:	92 07       	cpc	r25, r18
    14da:	49 f4       	brne	.+18     	; 0x14ee <tc_enable+0x54>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
    14dc:	61 e0       	ldi	r22, 0x01	; 1
    14de:	84 e0       	ldi	r24, 0x04	; 4
    14e0:	90 e0       	ldi	r25, 0x00	; 0
    14e2:	9e d9       	rcall	.-3268   	; 0x820 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    14e4:	64 e0       	ldi	r22, 0x04	; 4
    14e6:	84 e0       	ldi	r24, 0x04	; 4
    14e8:	90 e0       	ldi	r25, 0x00	; 0
    14ea:	9a d9       	rcall	.-3276   	; 0x820 <sysclk_enable_module>
    14ec:	1b c0       	rjmp	.+54     	; 0x1524 <tc_enable+0x8a>
	} else
#endif
#ifdef TCD1
	if ((uintptr_t) tc == (uintptr_t) & TCD1) {
    14ee:	80 34       	cpi	r24, 0x40	; 64
    14f0:	29 e0       	ldi	r18, 0x09	; 9
    14f2:	92 07       	cpc	r25, r18
    14f4:	49 f4       	brne	.+18     	; 0x1508 <tc_enable+0x6e>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
    14f6:	62 e0       	ldi	r22, 0x02	; 2
    14f8:	84 e0       	ldi	r24, 0x04	; 4
    14fa:	90 e0       	ldi	r25, 0x00	; 0
    14fc:	91 d9       	rcall	.-3294   	; 0x820 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    14fe:	64 e0       	ldi	r22, 0x04	; 4
    1500:	84 e0       	ldi	r24, 0x04	; 4
    1502:	90 e0       	ldi	r25, 0x00	; 0
    1504:	8d d9       	rcall	.-3302   	; 0x820 <sysclk_enable_module>
    1506:	0e c0       	rjmp	.+28     	; 0x1524 <tc_enable+0x8a>
	} else
#endif
#ifdef TCE0
	if ((uintptr_t) tc == (uintptr_t) & TCE0) {
    1508:	81 15       	cp	r24, r1
    150a:	9a 40       	sbci	r25, 0x0A	; 10
    150c:	49 f4       	brne	.+18     	; 0x1520 <tc_enable+0x86>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
    150e:	61 e0       	ldi	r22, 0x01	; 1
    1510:	85 e0       	ldi	r24, 0x05	; 5
    1512:	90 e0       	ldi	r25, 0x00	; 0
    1514:	85 d9       	rcall	.-3318   	; 0x820 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    1516:	64 e0       	ldi	r22, 0x04	; 4
    1518:	85 e0       	ldi	r24, 0x05	; 5
    151a:	90 e0       	ldi	r25, 0x00	; 0
    151c:	81 d9       	rcall	.-3326   	; 0x820 <sysclk_enable_module>
    151e:	02 c0       	rjmp	.+4      	; 0x1524 <tc_enable+0x8a>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1520:	cf bf       	out	0x3f, r28	; 63
    1522:	09 c0       	rjmp	.+18     	; 0x1536 <tc_enable+0x9c>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    1524:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
    1526:	f8 94       	cli
    1528:	e6 ea       	ldi	r30, 0xA6	; 166
    152a:	f3 e2       	ldi	r31, 0x23	; 35
    152c:	90 81       	ld	r25, Z
    152e:	9f 5f       	subi	r25, 0xFF	; 255
    1530:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1532:	8f bf       	out	0x3f, r24	; 63
    1534:	cf bf       	out	0x3f, r28	; 63
		cpu_irq_restore(iflags);
		return;
	}
	sleepmgr_lock_mode(SLEEPMGR_IDLE);
	cpu_irq_restore(iflags);
}
    1536:	cf 91       	pop	r28
    1538:	08 95       	ret

0000153a <twim_interrupt_handler>:
 * \brief Common TWI master interrupt service routine.
 *
 *  Check current status and calls the appropriate handler.
 */
static void twim_interrupt_handler(void)
{
    153a:	cf 93       	push	r28
    153c:	df 93       	push	r29
	uint8_t const master_status = transfer.bus->MASTER.STATUS;
    153e:	e0 91 56 23 	lds	r30, 0x2356
    1542:	f0 91 57 23 	lds	r31, 0x2357
    1546:	84 81       	ldd	r24, Z+4	; 0x04

	if (master_status & TWI_MASTER_ARBLOST_bm) {
    1548:	83 ff       	sbrs	r24, 3
    154a:	0b c0       	rjmp	.+22     	; 0x1562 <twim_interrupt_handler+0x28>

		transfer.bus->MASTER.STATUS = master_status | TWI_MASTER_ARBLOST_bm;
    154c:	88 60       	ori	r24, 0x08	; 8
    154e:	84 83       	std	Z+4, r24	; 0x04
		transfer.bus->MASTER.CTRLC  = TWI_MASTER_CMD_STOP_gc;
    1550:	83 e0       	ldi	r24, 0x03	; 3
    1552:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_BUSY;
    1554:	86 ef       	ldi	r24, 0xF6	; 246
    1556:	9f ef       	ldi	r25, 0xFF	; 255
    1558:	80 93 60 23 	sts	0x2360, r24
    155c:	90 93 61 23 	sts	0x2361, r25
    1560:	8e c0       	rjmp	.+284    	; 0x167e <twim_interrupt_handler+0x144>
 *
 * \brief Common TWI master interrupt service routine.
 *
 *  Check current status and calls the appropriate handler.
 */
static void twim_interrupt_handler(void)
    1562:	98 2f       	mov	r25, r24
    1564:	94 71       	andi	r25, 0x14	; 20

		transfer.bus->MASTER.STATUS = master_status | TWI_MASTER_ARBLOST_bm;
		transfer.bus->MASTER.CTRLC  = TWI_MASTER_CMD_STOP_gc;
		transfer.status = ERR_BUSY;

	} else if ((master_status & TWI_MASTER_BUSERR_bm) ||
    1566:	49 f0       	breq	.+18     	; 0x157a <twim_interrupt_handler+0x40>
		(master_status & TWI_MASTER_RXACK_bm)) {

		transfer.bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    1568:	83 e0       	ldi	r24, 0x03	; 3
    156a:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_IO_ERROR;
    156c:	8f ef       	ldi	r24, 0xFF	; 255
    156e:	9f ef       	ldi	r25, 0xFF	; 255
    1570:	80 93 60 23 	sts	0x2360, r24
    1574:	90 93 61 23 	sts	0x2361, r25
    1578:	82 c0       	rjmp	.+260    	; 0x167e <twim_interrupt_handler+0x144>

	} else if (master_status & TWI_MASTER_WIF_bm) {
    157a:	86 ff       	sbrs	r24, 6
    157c:	42 c0       	rjmp	.+132    	; 0x1602 <twim_interrupt_handler+0xc8>
 *  Handles TWI transactions (master write) and responses to (N)ACK.
 */
static inline void twim_write_handler(void)
{
	TWI_t * const         bus = transfer.bus;
	twi_package_t * const pkg = transfer.pkg;
    157e:	a0 91 58 23 	lds	r26, 0x2358
    1582:	b0 91 59 23 	lds	r27, 0x2359

	if (transfer.addr_count < pkg->addr_length) {
    1586:	80 91 5a 23 	lds	r24, 0x235A
    158a:	90 91 5b 23 	lds	r25, 0x235B
    158e:	14 96       	adiw	r26, 0x04	; 4
    1590:	2d 91       	ld	r18, X+
    1592:	3c 91       	ld	r19, X
    1594:	15 97       	sbiw	r26, 0x05	; 5
    1596:	82 17       	cp	r24, r18
    1598:	93 07       	cpc	r25, r19
    159a:	5c f4       	brge	.+22     	; 0x15b2 <twim_interrupt_handler+0x78>

		const uint8_t * const data = pkg->addr;
		bus->MASTER.DATA = data[transfer.addr_count++];
    159c:	a8 0f       	add	r26, r24
    159e:	b9 1f       	adc	r27, r25
    15a0:	11 96       	adiw	r26, 0x01	; 1
    15a2:	2c 91       	ld	r18, X
    15a4:	27 83       	std	Z+7, r18	; 0x07
    15a6:	01 96       	adiw	r24, 0x01	; 1
    15a8:	80 93 5a 23 	sts	0x235A, r24
    15ac:	90 93 5b 23 	sts	0x235B, r25
    15b0:	66 c0       	rjmp	.+204    	; 0x167e <twim_interrupt_handler+0x144>

	} else if (transfer.data_count < pkg->length) {
    15b2:	80 91 5c 23 	lds	r24, 0x235C
    15b6:	90 91 5d 23 	lds	r25, 0x235D
    15ba:	18 96       	adiw	r26, 0x08	; 8
    15bc:	2d 91       	ld	r18, X+
    15be:	3c 91       	ld	r19, X
    15c0:	19 97       	sbiw	r26, 0x09	; 9
    15c2:	82 17       	cp	r24, r18
    15c4:	93 07       	cpc	r25, r19
    15c6:	b0 f4       	brcc	.+44     	; 0x15f4 <twim_interrupt_handler+0xba>

		if (transfer.read) {
    15c8:	20 91 5e 23 	lds	r18, 0x235E
    15cc:	22 23       	and	r18, r18
    15ce:	21 f0       	breq	.+8      	; 0x15d8 <twim_interrupt_handler+0x9e>

			/* Send repeated START condition (Address|R/W=1). */

			bus->MASTER.ADDR |= 0x01;
    15d0:	86 81       	ldd	r24, Z+6	; 0x06
    15d2:	81 60       	ori	r24, 0x01	; 1
    15d4:	86 83       	std	Z+6, r24	; 0x06
    15d6:	53 c0       	rjmp	.+166    	; 0x167e <twim_interrupt_handler+0x144>

		} else {
			const uint8_t * const data = pkg->buffer;
			bus->MASTER.DATA = data[transfer.data_count++];
    15d8:	16 96       	adiw	r26, 0x06	; 6
    15da:	0d 90       	ld	r0, X+
    15dc:	bc 91       	ld	r27, X
    15de:	a0 2d       	mov	r26, r0
    15e0:	a8 0f       	add	r26, r24
    15e2:	b9 1f       	adc	r27, r25
    15e4:	2c 91       	ld	r18, X
    15e6:	27 83       	std	Z+7, r18	; 0x07
    15e8:	01 96       	adiw	r24, 0x01	; 1
    15ea:	80 93 5c 23 	sts	0x235C, r24
    15ee:	90 93 5d 23 	sts	0x235D, r25
    15f2:	45 c0       	rjmp	.+138    	; 0x167e <twim_interrupt_handler+0x144>

	} else {

		/* Send STOP condition to complete the transaction. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    15f4:	83 e0       	ldi	r24, 0x03	; 3
    15f6:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = STATUS_OK;
    15f8:	10 92 60 23 	sts	0x2360, r1
    15fc:	10 92 61 23 	sts	0x2361, r1
    1600:	3e c0       	rjmp	.+124    	; 0x167e <twim_interrupt_handler+0x144>

	} else if (master_status & TWI_MASTER_WIF_bm) {

		twim_write_handler();

	} else if (master_status & TWI_MASTER_RIF_bm) {
    1602:	88 23       	and	r24, r24
    1604:	b4 f5       	brge	.+108    	; 0x1672 <twim_interrupt_handler+0x138>
 *  reading bytes from the TWI slave.
 */
static inline void twim_read_handler(void)
{
	TWI_t * const         bus = transfer.bus;
	twi_package_t * const pkg = transfer.pkg;
    1606:	a0 91 58 23 	lds	r26, 0x2358
    160a:	b0 91 59 23 	lds	r27, 0x2359

	if (transfer.data_count < pkg->length) {
    160e:	80 91 5c 23 	lds	r24, 0x235C
    1612:	90 91 5d 23 	lds	r25, 0x235D
    1616:	18 96       	adiw	r26, 0x08	; 8
    1618:	2d 91       	ld	r18, X+
    161a:	3c 91       	ld	r19, X
    161c:	19 97       	sbiw	r26, 0x09	; 9
    161e:	82 17       	cp	r24, r18
    1620:	93 07       	cpc	r25, r19
    1622:	f0 f4       	brcc	.+60     	; 0x1660 <twim_interrupt_handler+0x126>

		uint8_t * const data = pkg->buffer;
		data[transfer.data_count++] = bus->MASTER.DATA;
    1624:	27 81       	ldd	r18, Z+7	; 0x07
    1626:	16 96       	adiw	r26, 0x06	; 6
    1628:	cd 91       	ld	r28, X+
    162a:	dc 91       	ld	r29, X
    162c:	17 97       	sbiw	r26, 0x07	; 7
    162e:	c8 0f       	add	r28, r24
    1630:	d9 1f       	adc	r29, r25
    1632:	28 83       	st	Y, r18
    1634:	01 96       	adiw	r24, 0x01	; 1
    1636:	80 93 5c 23 	sts	0x235C, r24
    163a:	90 93 5d 23 	sts	0x235D, r25

		/* If there is more to read, issue ACK and start a byte read.
		 * Otherwise, issue NACK and STOP to complete the transaction.
		 */
		if (transfer.data_count < pkg->length) {
    163e:	18 96       	adiw	r26, 0x08	; 8
    1640:	2d 91       	ld	r18, X+
    1642:	3c 91       	ld	r19, X
    1644:	19 97       	sbiw	r26, 0x09	; 9
    1646:	82 17       	cp	r24, r18
    1648:	93 07       	cpc	r25, r19
    164a:	18 f4       	brcc	.+6      	; 0x1652 <twim_interrupt_handler+0x118>

			bus->MASTER.CTRLC = TWI_MASTER_CMD_RECVTRANS_gc;
    164c:	82 e0       	ldi	r24, 0x02	; 2
    164e:	83 83       	std	Z+3, r24	; 0x03
    1650:	16 c0       	rjmp	.+44     	; 0x167e <twim_interrupt_handler+0x144>

		} else {

			bus->MASTER.CTRLC = TWI_MASTER_ACKACT_bm | TWI_MASTER_CMD_STOP_gc;
    1652:	87 e0       	ldi	r24, 0x07	; 7
    1654:	83 83       	std	Z+3, r24	; 0x03
			transfer.status = STATUS_OK;
    1656:	10 92 60 23 	sts	0x2360, r1
    165a:	10 92 61 23 	sts	0x2361, r1
    165e:	0f c0       	rjmp	.+30     	; 0x167e <twim_interrupt_handler+0x144>

	} else {

		/* Issue STOP and buffer overflow condition. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    1660:	83 e0       	ldi	r24, 0x03	; 3
    1662:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_NO_MEMORY;
    1664:	89 ef       	ldi	r24, 0xF9	; 249
    1666:	9f ef       	ldi	r25, 0xFF	; 255
    1668:	80 93 60 23 	sts	0x2360, r24
    166c:	90 93 61 23 	sts	0x2361, r25
    1670:	06 c0       	rjmp	.+12     	; 0x167e <twim_interrupt_handler+0x144>

		twim_read_handler();

	} else {

		transfer.status = ERR_PROTOCOL;
    1672:	8b ef       	ldi	r24, 0xFB	; 251
    1674:	9f ef       	ldi	r25, 0xFF	; 255
    1676:	80 93 60 23 	sts	0x2360, r24
    167a:	90 93 61 23 	sts	0x2361, r25
	}
}
    167e:	df 91       	pop	r29
    1680:	cf 91       	pop	r28
    1682:	08 95       	ret

00001684 <__vector_13>:
 * parameters specified in the global \c transfer structure.
 */
static void twim_interrupt_handler(void);

#ifdef TWIC
ISR(TWIC_TWIM_vect) { twim_interrupt_handler(); }
    1684:	1f 92       	push	r1
    1686:	0f 92       	push	r0
    1688:	0f b6       	in	r0, 0x3f	; 63
    168a:	0f 92       	push	r0
    168c:	11 24       	eor	r1, r1
    168e:	2f 93       	push	r18
    1690:	3f 93       	push	r19
    1692:	4f 93       	push	r20
    1694:	5f 93       	push	r21
    1696:	6f 93       	push	r22
    1698:	7f 93       	push	r23
    169a:	8f 93       	push	r24
    169c:	9f 93       	push	r25
    169e:	af 93       	push	r26
    16a0:	bf 93       	push	r27
    16a2:	ef 93       	push	r30
    16a4:	ff 93       	push	r31
    16a6:	49 df       	rcall	.-366    	; 0x153a <twim_interrupt_handler>
    16a8:	ff 91       	pop	r31
    16aa:	ef 91       	pop	r30
    16ac:	bf 91       	pop	r27
    16ae:	af 91       	pop	r26
    16b0:	9f 91       	pop	r25
    16b2:	8f 91       	pop	r24
    16b4:	7f 91       	pop	r23
    16b6:	6f 91       	pop	r22
    16b8:	5f 91       	pop	r21
    16ba:	4f 91       	pop	r20
    16bc:	3f 91       	pop	r19
    16be:	2f 91       	pop	r18
    16c0:	0f 90       	pop	r0
    16c2:	0f be       	out	0x3f, r0	; 63
    16c4:	0f 90       	pop	r0
    16c6:	1f 90       	pop	r1
    16c8:	18 95       	reti

000016ca <__vector_46>:
#endif
#ifdef TWID
ISR(TWID_TWIM_vect) { twim_interrupt_handler(); }
#endif
#ifdef TWIE
ISR(TWIE_TWIM_vect) { twim_interrupt_handler(); }
    16ca:	1f 92       	push	r1
    16cc:	0f 92       	push	r0
    16ce:	0f b6       	in	r0, 0x3f	; 63
    16d0:	0f 92       	push	r0
    16d2:	11 24       	eor	r1, r1
    16d4:	2f 93       	push	r18
    16d6:	3f 93       	push	r19
    16d8:	4f 93       	push	r20
    16da:	5f 93       	push	r21
    16dc:	6f 93       	push	r22
    16de:	7f 93       	push	r23
    16e0:	8f 93       	push	r24
    16e2:	9f 93       	push	r25
    16e4:	af 93       	push	r26
    16e6:	bf 93       	push	r27
    16e8:	ef 93       	push	r30
    16ea:	ff 93       	push	r31
    16ec:	26 df       	rcall	.-436    	; 0x153a <twim_interrupt_handler>
    16ee:	ff 91       	pop	r31
    16f0:	ef 91       	pop	r30
    16f2:	bf 91       	pop	r27
    16f4:	af 91       	pop	r26
    16f6:	9f 91       	pop	r25
    16f8:	8f 91       	pop	r24
    16fa:	7f 91       	pop	r23
    16fc:	6f 91       	pop	r22
    16fe:	5f 91       	pop	r21
    1700:	4f 91       	pop	r20
    1702:	3f 91       	pop	r19
    1704:	2f 91       	pop	r18
    1706:	0f 90       	pop	r0
    1708:	0f be       	out	0x3f, r0	; 63
    170a:	0f 90       	pop	r0
    170c:	1f 90       	pop	r1
    170e:	18 95       	reti

00001710 <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
    1710:	4f 92       	push	r4
    1712:	5f 92       	push	r5
    1714:	6f 92       	push	r6
    1716:	7f 92       	push	r7
    1718:	8f 92       	push	r8
    171a:	9f 92       	push	r9
    171c:	af 92       	push	r10
    171e:	bf 92       	push	r11
    1720:	cf 92       	push	r12
    1722:	df 92       	push	r13
    1724:	ef 92       	push	r14
    1726:	ff 92       	push	r15
    1728:	0f 93       	push	r16
    172a:	1f 93       	push	r17
    172c:	cf 93       	push	r28
    172e:	df 93       	push	r29
    1730:	ec 01       	movw	r28, r24
    1732:	4a 01       	movw	r8, r20
    1734:	5b 01       	movw	r10, r22
    1736:	28 01       	movw	r4, r16
    1738:	39 01       	movw	r6, r18

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
    173a:	d9 01       	movw	r26, r18
    173c:	c8 01       	movw	r24, r16
    173e:	68 94       	set
    1740:	12 f8       	bld	r1, 2
    1742:	b6 95       	lsr	r27
    1744:	a7 95       	ror	r26
    1746:	97 95       	ror	r25
    1748:	87 95       	ror	r24
    174a:	16 94       	lsr	r1
    174c:	d1 f7       	brne	.-12     	; 0x1742 <usart_set_baudrate+0x32>
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;
    174e:	b9 01       	movw	r22, r18
    1750:	a8 01       	movw	r20, r16
    1752:	03 2e       	mov	r0, r19
    1754:	36 e1       	ldi	r19, 0x16	; 22
    1756:	76 95       	lsr	r23
    1758:	67 95       	ror	r22
    175a:	57 95       	ror	r21
    175c:	47 95       	ror	r20
    175e:	3a 95       	dec	r19
    1760:	d1 f7       	brne	.-12     	; 0x1756 <usart_set_baudrate+0x46>
    1762:	30 2d       	mov	r19, r0

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    1764:	2c 81       	ldd	r18, Y+4	; 0x04
    1766:	22 fd       	sbrc	r18, 2
    1768:	08 c0       	rjmp	.+16     	; 0x177a <usart_set_baudrate+0x6a>
		max_rate /= 2;
    176a:	b6 95       	lsr	r27
    176c:	a7 95       	ror	r26
    176e:	97 95       	ror	r25
    1770:	87 95       	ror	r24
		min_rate /= 2;
    1772:	76 95       	lsr	r23
    1774:	67 95       	ror	r22
    1776:	57 95       	ror	r21
    1778:	47 95       	ror	r20
	}

	if ((baud > max_rate) || (baud < min_rate)) {
    177a:	88 15       	cp	r24, r8
    177c:	99 05       	cpc	r25, r9
    177e:	aa 05       	cpc	r26, r10
    1780:	bb 05       	cpc	r27, r11
    1782:	08 f4       	brcc	.+2      	; 0x1786 <usart_set_baudrate+0x76>
    1784:	ae c0       	rjmp	.+348    	; 0x18e2 <usart_set_baudrate+0x1d2>
    1786:	84 16       	cp	r8, r20
    1788:	95 06       	cpc	r9, r21
    178a:	a6 06       	cpc	r10, r22
    178c:	b7 06       	cpc	r11, r23
    178e:	08 f4       	brcc	.+2      	; 0x1792 <usart_set_baudrate+0x82>
    1790:	aa c0       	rjmp	.+340    	; 0x18e6 <usart_set_baudrate+0x1d6>
		return false;
	}

	/* Check if double speed is enabled. */
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    1792:	8c 81       	ldd	r24, Y+4	; 0x04
    1794:	82 fd       	sbrc	r24, 2
    1796:	04 c0       	rjmp	.+8      	; 0x17a0 <usart_set_baudrate+0x90>
		baud *= 2;
    1798:	88 0c       	add	r8, r8
    179a:	99 1c       	adc	r9, r9
    179c:	aa 1c       	adc	r10, r10
    179e:	bb 1c       	adc	r11, r11
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;
    17a0:	c3 01       	movw	r24, r6
    17a2:	b2 01       	movw	r22, r4
    17a4:	a5 01       	movw	r20, r10
    17a6:	94 01       	movw	r18, r8
    17a8:	0e 94 2d 1d 	call	0x3a5a	; 0x3a5a <__udivmodsi4>

	for (exp = -7; exp < 7; exp++) {
		if (ratio < limit) {
    17ac:	2f 3f       	cpi	r18, 0xFF	; 255
    17ae:	31 05       	cpc	r19, r1
    17b0:	41 05       	cpc	r20, r1
    17b2:	51 05       	cpc	r21, r1
    17b4:	08 f4       	brcc	.+2      	; 0x17b8 <usart_set_baudrate+0xa8>
    17b6:	99 c0       	rjmp	.+306    	; 0x18ea <usart_set_baudrate+0x1da>
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
		baud *= 2;
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
    17b8:	c1 2c       	mov	r12, r1
    17ba:	d1 2c       	mov	r13, r1
    17bc:	76 01       	movw	r14, r12
    17be:	ca 94       	dec	r12
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    17c0:	19 ef       	ldi	r17, 0xF9	; 249
    17c2:	05 c0       	rjmp	.+10     	; 0x17ce <usart_set_baudrate+0xbe>
		if (ratio < limit) {
    17c4:	2c 15       	cp	r18, r12
    17c6:	3d 05       	cpc	r19, r13
    17c8:	4e 05       	cpc	r20, r14
    17ca:	5f 05       	cpc	r21, r15
    17cc:	68 f0       	brcs	.+26     	; 0x17e8 <usart_set_baudrate+0xd8>
			break;
		}

		limit <<= 1;
    17ce:	cc 0c       	add	r12, r12
    17d0:	dd 1c       	adc	r13, r13
    17d2:	ee 1c       	adc	r14, r14
    17d4:	ff 1c       	adc	r15, r15

		if (exp < -3) {
    17d6:	1d 3f       	cpi	r17, 0xFD	; 253
    17d8:	14 f4       	brge	.+4      	; 0x17de <usart_set_baudrate+0xce>
			limit |= 1;
    17da:	68 94       	set
    17dc:	c0 f8       	bld	r12, 0

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    17de:	1f 5f       	subi	r17, 0xFF	; 255
    17e0:	17 30       	cpi	r17, 0x07	; 7
    17e2:	81 f7       	brne	.-32     	; 0x17c4 <usart_set_baudrate+0xb4>
    17e4:	21 2f       	mov	r18, r17
    17e6:	54 c0       	rjmp	.+168    	; 0x1890 <usart_set_baudrate+0x180>
    17e8:	21 2f       	mov	r18, r17
	 * point.
	 *
	 * The formula for calculating BSEL is slightly different when exp is
	 * negative than it is when exp is positive.
	 */
	if (exp < 0) {
    17ea:	11 23       	and	r17, r17
    17ec:	0c f0       	brlt	.+2      	; 0x17f0 <usart_set_baudrate+0xe0>
    17ee:	50 c0       	rjmp	.+160    	; 0x1890 <usart_set_baudrate+0x180>
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    17f0:	d5 01       	movw	r26, r10
    17f2:	c4 01       	movw	r24, r8
    17f4:	88 0f       	add	r24, r24
    17f6:	99 1f       	adc	r25, r25
    17f8:	aa 1f       	adc	r26, r26
    17fa:	bb 1f       	adc	r27, r27
    17fc:	88 0f       	add	r24, r24
    17fe:	99 1f       	adc	r25, r25
    1800:	aa 1f       	adc	r26, r26
    1802:	bb 1f       	adc	r27, r27
    1804:	88 0f       	add	r24, r24
    1806:	99 1f       	adc	r25, r25
    1808:	aa 1f       	adc	r26, r26
    180a:	bb 1f       	adc	r27, r27
    180c:	48 1a       	sub	r4, r24
    180e:	59 0a       	sbc	r5, r25
    1810:	6a 0a       	sbc	r6, r26
    1812:	7b 0a       	sbc	r7, r27
		/* If we end up with a left-shift after taking the final
		 * divide-by-8 into account, do the shift before the divide.
		 * Otherwise, left-shift the denominator instead (effectively
		 * resulting in an overall right shift.)
		 */
		if (exp <= -3) {
    1814:	1e 3f       	cpi	r17, 0xFE	; 254
    1816:	f4 f4       	brge	.+60     	; 0x1854 <usart_set_baudrate+0x144>
			div = ((cpu_hz << (-exp - 3)) + baud / 2) / baud;
    1818:	6d ef       	ldi	r22, 0xFD	; 253
    181a:	7f ef       	ldi	r23, 0xFF	; 255
    181c:	61 1b       	sub	r22, r17
    181e:	71 09       	sbc	r23, r1
    1820:	17 fd       	sbrc	r17, 7
    1822:	73 95       	inc	r23
    1824:	04 c0       	rjmp	.+8      	; 0x182e <usart_set_baudrate+0x11e>
    1826:	44 0c       	add	r4, r4
    1828:	55 1c       	adc	r5, r5
    182a:	66 1c       	adc	r6, r6
    182c:	77 1c       	adc	r7, r7
    182e:	6a 95       	dec	r22
    1830:	d2 f7       	brpl	.-12     	; 0x1826 <usart_set_baudrate+0x116>
    1832:	d5 01       	movw	r26, r10
    1834:	c4 01       	movw	r24, r8
    1836:	b6 95       	lsr	r27
    1838:	a7 95       	ror	r26
    183a:	97 95       	ror	r25
    183c:	87 95       	ror	r24
    183e:	bc 01       	movw	r22, r24
    1840:	cd 01       	movw	r24, r26
    1842:	64 0d       	add	r22, r4
    1844:	75 1d       	adc	r23, r5
    1846:	86 1d       	adc	r24, r6
    1848:	97 1d       	adc	r25, r7
    184a:	a5 01       	movw	r20, r10
    184c:	94 01       	movw	r18, r8
    184e:	0e 94 2d 1d 	call	0x3a5a	; 0x3a5a <__udivmodsi4>
    1852:	3e c0       	rjmp	.+124    	; 0x18d0 <usart_set_baudrate+0x1c0>
		} else {
			baud <<= exp + 3;
    1854:	21 2f       	mov	r18, r17
    1856:	33 27       	eor	r19, r19
    1858:	27 fd       	sbrc	r18, 7
    185a:	30 95       	com	r19
    185c:	2d 5f       	subi	r18, 0xFD	; 253
    185e:	3f 4f       	sbci	r19, 0xFF	; 255
    1860:	d5 01       	movw	r26, r10
    1862:	c4 01       	movw	r24, r8
    1864:	04 c0       	rjmp	.+8      	; 0x186e <usart_set_baudrate+0x15e>
    1866:	88 0f       	add	r24, r24
    1868:	99 1f       	adc	r25, r25
    186a:	aa 1f       	adc	r26, r26
    186c:	bb 1f       	adc	r27, r27
    186e:	2a 95       	dec	r18
    1870:	d2 f7       	brpl	.-12     	; 0x1866 <usart_set_baudrate+0x156>
    1872:	9c 01       	movw	r18, r24
    1874:	ad 01       	movw	r20, r26
			div = (cpu_hz + baud / 2) / baud;
    1876:	b6 95       	lsr	r27
    1878:	a7 95       	ror	r26
    187a:	97 95       	ror	r25
    187c:	87 95       	ror	r24
    187e:	bc 01       	movw	r22, r24
    1880:	cd 01       	movw	r24, r26
    1882:	64 0d       	add	r22, r4
    1884:	75 1d       	adc	r23, r5
    1886:	86 1d       	adc	r24, r6
    1888:	97 1d       	adc	r25, r7
    188a:	0e 94 2d 1d 	call	0x3a5a	; 0x3a5a <__udivmodsi4>
    188e:	20 c0       	rjmp	.+64     	; 0x18d0 <usart_set_baudrate+0x1c0>
		}
	} else {
		/* We will always do a right shift in this case, but we need to
		 * shift three extra positions because of the divide-by-8.
		 */
		baud <<= exp + 3;
    1890:	33 27       	eor	r19, r19
    1892:	27 fd       	sbrc	r18, 7
    1894:	30 95       	com	r19
    1896:	2d 5f       	subi	r18, 0xFD	; 253
    1898:	3f 4f       	sbci	r19, 0xFF	; 255
    189a:	d5 01       	movw	r26, r10
    189c:	c4 01       	movw	r24, r8
    189e:	04 c0       	rjmp	.+8      	; 0x18a8 <usart_set_baudrate+0x198>
    18a0:	88 0f       	add	r24, r24
    18a2:	99 1f       	adc	r25, r25
    18a4:	aa 1f       	adc	r26, r26
    18a6:	bb 1f       	adc	r27, r27
    18a8:	2a 95       	dec	r18
    18aa:	d2 f7       	brpl	.-12     	; 0x18a0 <usart_set_baudrate+0x190>
    18ac:	9c 01       	movw	r18, r24
    18ae:	ad 01       	movw	r20, r26
		div = (cpu_hz + baud / 2) / baud - 1;
    18b0:	b6 95       	lsr	r27
    18b2:	a7 95       	ror	r26
    18b4:	97 95       	ror	r25
    18b6:	87 95       	ror	r24
    18b8:	bc 01       	movw	r22, r24
    18ba:	cd 01       	movw	r24, r26
    18bc:	64 0d       	add	r22, r4
    18be:	75 1d       	adc	r23, r5
    18c0:	86 1d       	adc	r24, r6
    18c2:	97 1d       	adc	r25, r7
    18c4:	0e 94 2d 1d 	call	0x3a5a	; 0x3a5a <__udivmodsi4>
    18c8:	21 50       	subi	r18, 0x01	; 1
    18ca:	31 09       	sbc	r19, r1
    18cc:	41 09       	sbc	r20, r1
    18ce:	51 09       	sbc	r21, r1
	}

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
    18d0:	83 2f       	mov	r24, r19
    18d2:	8f 70       	andi	r24, 0x0F	; 15
    18d4:	12 95       	swap	r17
    18d6:	10 7f       	andi	r17, 0xF0	; 240
    18d8:	18 2b       	or	r17, r24
    18da:	1f 83       	std	Y+7, r17	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)div;
    18dc:	2e 83       	std	Y+6, r18	; 0x06

	return true;
    18de:	81 e0       	ldi	r24, 0x01	; 1
    18e0:	18 c0       	rjmp	.+48     	; 0x1912 <usart_set_baudrate+0x202>
		max_rate /= 2;
		min_rate /= 2;
	}

	if ((baud > max_rate) || (baud < min_rate)) {
		return false;
    18e2:	80 e0       	ldi	r24, 0x00	; 0
    18e4:	16 c0       	rjmp	.+44     	; 0x1912 <usart_set_baudrate+0x202>
    18e6:	80 e0       	ldi	r24, 0x00	; 0
    18e8:	14 c0       	rjmp	.+40     	; 0x1912 <usart_set_baudrate+0x202>
	if (exp < 0) {
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    18ea:	d5 01       	movw	r26, r10
    18ec:	c4 01       	movw	r24, r8
    18ee:	88 0f       	add	r24, r24
    18f0:	99 1f       	adc	r25, r25
    18f2:	aa 1f       	adc	r26, r26
    18f4:	bb 1f       	adc	r27, r27
    18f6:	88 0f       	add	r24, r24
    18f8:	99 1f       	adc	r25, r25
    18fa:	aa 1f       	adc	r26, r26
    18fc:	bb 1f       	adc	r27, r27
    18fe:	88 0f       	add	r24, r24
    1900:	99 1f       	adc	r25, r25
    1902:	aa 1f       	adc	r26, r26
    1904:	bb 1f       	adc	r27, r27
    1906:	48 1a       	sub	r4, r24
    1908:	59 0a       	sbc	r5, r25
    190a:	6a 0a       	sbc	r6, r26
    190c:	7b 0a       	sbc	r7, r27

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    190e:	19 ef       	ldi	r17, 0xF9	; 249
    1910:	83 cf       	rjmp	.-250    	; 0x1818 <usart_set_baudrate+0x108>

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
	(usart)->BAUDCTRLA = (uint8_t)div;

	return true;
}
    1912:	df 91       	pop	r29
    1914:	cf 91       	pop	r28
    1916:	1f 91       	pop	r17
    1918:	0f 91       	pop	r16
    191a:	ff 90       	pop	r15
    191c:	ef 90       	pop	r14
    191e:	df 90       	pop	r13
    1920:	cf 90       	pop	r12
    1922:	bf 90       	pop	r11
    1924:	af 90       	pop	r10
    1926:	9f 90       	pop	r9
    1928:	8f 90       	pop	r8
    192a:	7f 90       	pop	r7
    192c:	6f 90       	pop	r6
    192e:	5f 90       	pop	r5
    1930:	4f 90       	pop	r4
    1932:	08 95       	ret

00001934 <usart_init_rs232>:
 *
 * \retval true if the initialization was successfull
 * \retval false if the initialization failed (error in baud rate calculation)
 */
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
    1934:	0f 93       	push	r16
    1936:	1f 93       	push	r17
    1938:	cf 93       	push	r28
    193a:	df 93       	push	r29
    193c:	ec 01       	movw	r28, r24
    193e:	8b 01       	movw	r16, r22
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
    1940:	00 97       	sbiw	r24, 0x00	; 0
    1942:	09 f4       	brne	.+2      	; 0x1946 <usart_init_rs232+0x12>
    1944:	ee c0       	rjmp	.+476    	; 0x1b22 <usart_init_rs232+0x1ee>
		Assert(false);
	}
#ifdef AES
	else if (module == &AES) {
    1946:	80 3c       	cpi	r24, 0xC0	; 192
    1948:	91 05       	cpc	r25, r1
    194a:	31 f4       	brne	.+12     	; 0x1958 <usart_init_rs232+0x24>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_AES);
    194c:	60 e1       	ldi	r22, 0x10	; 16
    194e:	80 e0       	ldi	r24, 0x00	; 0
    1950:	90 e0       	ldi	r25, 0x00	; 0
    1952:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    1956:	e5 c0       	rjmp	.+458    	; 0x1b22 <usart_init_rs232+0x1ee>
	else if (module == &EBI) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EBI);
	}
#endif
#ifdef RTC
	else if (module == &RTC) {
    1958:	c1 15       	cp	r28, r1
    195a:	84 e0       	ldi	r24, 0x04	; 4
    195c:	d8 07       	cpc	r29, r24
    195e:	31 f4       	brne	.+12     	; 0x196c <usart_init_rs232+0x38>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
    1960:	64 e0       	ldi	r22, 0x04	; 4
    1962:	80 e0       	ldi	r24, 0x00	; 0
    1964:	90 e0       	ldi	r25, 0x00	; 0
    1966:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    196a:	db c0       	rjmp	.+438    	; 0x1b22 <usart_init_rs232+0x1ee>
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
    196c:	c0 38       	cpi	r28, 0x80	; 128
    196e:	e1 e0       	ldi	r30, 0x01	; 1
    1970:	de 07       	cpc	r29, r30
    1972:	31 f4       	brne	.+12     	; 0x1980 <usart_init_rs232+0x4c>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
    1974:	62 e0       	ldi	r22, 0x02	; 2
    1976:	80 e0       	ldi	r24, 0x00	; 0
    1978:	90 e0       	ldi	r25, 0x00	; 0
    197a:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    197e:	d1 c0       	rjmp	.+418    	; 0x1b22 <usart_init_rs232+0x1ee>
	}
#endif
#ifdef DMA
	else if (module == &DMA) {
    1980:	c1 15       	cp	r28, r1
    1982:	f1 e0       	ldi	r31, 0x01	; 1
    1984:	df 07       	cpc	r29, r31
    1986:	31 f4       	brne	.+12     	; 0x1994 <usart_init_rs232+0x60>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
    1988:	61 e0       	ldi	r22, 0x01	; 1
    198a:	80 e0       	ldi	r24, 0x00	; 0
    198c:	90 e0       	ldi	r25, 0x00	; 0
    198e:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    1992:	c7 c0       	rjmp	.+398    	; 0x1b22 <usart_init_rs232+0x1ee>
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
    1994:	c0 38       	cpi	r28, 0x80	; 128
    1996:	83 e0       	ldi	r24, 0x03	; 3
    1998:	d8 07       	cpc	r29, r24
    199a:	31 f4       	brne	.+12     	; 0x19a8 <usart_init_rs232+0x74>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
    199c:	61 e0       	ldi	r22, 0x01	; 1
    199e:	81 e0       	ldi	r24, 0x01	; 1
    19a0:	90 e0       	ldi	r25, 0x00	; 0
    19a2:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    19a6:	bd c0       	rjmp	.+378    	; 0x1b22 <usart_init_rs232+0x1ee>
	else if (module == &ACB) {
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
    19a8:	c1 15       	cp	r28, r1
    19aa:	e2 e0       	ldi	r30, 0x02	; 2
    19ac:	de 07       	cpc	r29, r30
    19ae:	31 f4       	brne	.+12     	; 0x19bc <usart_init_rs232+0x88>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    19b0:	62 e0       	ldi	r22, 0x02	; 2
    19b2:	81 e0       	ldi	r24, 0x01	; 1
    19b4:	90 e0       	ldi	r25, 0x00	; 0
    19b6:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    19ba:	b3 c0       	rjmp	.+358    	; 0x1b22 <usart_init_rs232+0x1ee>
	}
#endif
// Workaround for bad XMEGA D header file
#if !XMEGA_D
#ifdef DACB
	else if (module == &DACB) {
    19bc:	c0 32       	cpi	r28, 0x20	; 32
    19be:	f3 e0       	ldi	r31, 0x03	; 3
    19c0:	df 07       	cpc	r29, r31
    19c2:	31 f4       	brne	.+12     	; 0x19d0 <usart_init_rs232+0x9c>
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
    19c4:	64 e0       	ldi	r22, 0x04	; 4
    19c6:	82 e0       	ldi	r24, 0x02	; 2
    19c8:	90 e0       	ldi	r25, 0x00	; 0
    19ca:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    19ce:	a9 c0       	rjmp	.+338    	; 0x1b22 <usart_init_rs232+0x1ee>
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
    19d0:	c1 15       	cp	r28, r1
    19d2:	88 e0       	ldi	r24, 0x08	; 8
    19d4:	d8 07       	cpc	r29, r24
    19d6:	31 f4       	brne	.+12     	; 0x19e4 <usart_init_rs232+0xb0>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
    19d8:	61 e0       	ldi	r22, 0x01	; 1
    19da:	83 e0       	ldi	r24, 0x03	; 3
    19dc:	90 e0       	ldi	r25, 0x00	; 0
    19de:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    19e2:	9f c0       	rjmp	.+318    	; 0x1b22 <usart_init_rs232+0x1ee>
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
    19e4:	c1 15       	cp	r28, r1
    19e6:	e9 e0       	ldi	r30, 0x09	; 9
    19e8:	de 07       	cpc	r29, r30
    19ea:	31 f4       	brne	.+12     	; 0x19f8 <usart_init_rs232+0xc4>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
    19ec:	61 e0       	ldi	r22, 0x01	; 1
    19ee:	84 e0       	ldi	r24, 0x04	; 4
    19f0:	90 e0       	ldi	r25, 0x00	; 0
    19f2:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    19f6:	95 c0       	rjmp	.+298    	; 0x1b22 <usart_init_rs232+0x1ee>
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
    19f8:	c1 15       	cp	r28, r1
    19fa:	fa e0       	ldi	r31, 0x0A	; 10
    19fc:	df 07       	cpc	r29, r31
    19fe:	31 f4       	brne	.+12     	; 0x1a0c <usart_init_rs232+0xd8>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
    1a00:	61 e0       	ldi	r22, 0x01	; 1
    1a02:	85 e0       	ldi	r24, 0x05	; 5
    1a04:	90 e0       	ldi	r25, 0x00	; 0
    1a06:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    1a0a:	8b c0       	rjmp	.+278    	; 0x1b22 <usart_init_rs232+0x1ee>
	else if (module == &TCF0) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
    1a0c:	c0 34       	cpi	r28, 0x40	; 64
    1a0e:	88 e0       	ldi	r24, 0x08	; 8
    1a10:	d8 07       	cpc	r29, r24
    1a12:	31 f4       	brne	.+12     	; 0x1a20 <usart_init_rs232+0xec>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
    1a14:	62 e0       	ldi	r22, 0x02	; 2
    1a16:	83 e0       	ldi	r24, 0x03	; 3
    1a18:	90 e0       	ldi	r25, 0x00	; 0
    1a1a:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    1a1e:	81 c0       	rjmp	.+258    	; 0x1b22 <usart_init_rs232+0x1ee>
	}
#endif
#ifdef TCD1
	else if (module == &TCD1) {
    1a20:	c0 34       	cpi	r28, 0x40	; 64
    1a22:	e9 e0       	ldi	r30, 0x09	; 9
    1a24:	de 07       	cpc	r29, r30
    1a26:	31 f4       	brne	.+12     	; 0x1a34 <usart_init_rs232+0x100>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
    1a28:	62 e0       	ldi	r22, 0x02	; 2
    1a2a:	84 e0       	ldi	r24, 0x04	; 4
    1a2c:	90 e0       	ldi	r25, 0x00	; 0
    1a2e:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    1a32:	77 c0       	rjmp	.+238    	; 0x1b22 <usart_init_rs232+0x1ee>
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
    1a34:	c0 39       	cpi	r28, 0x90	; 144
    1a36:	f8 e0       	ldi	r31, 0x08	; 8
    1a38:	df 07       	cpc	r29, r31
    1a3a:	31 f4       	brne	.+12     	; 0x1a48 <usart_init_rs232+0x114>
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    1a3c:	64 e0       	ldi	r22, 0x04	; 4
    1a3e:	83 e0       	ldi	r24, 0x03	; 3
    1a40:	90 e0       	ldi	r25, 0x00	; 0
    1a42:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    1a46:	6d c0       	rjmp	.+218    	; 0x1b22 <usart_init_rs232+0x1ee>
	}
#endif
#ifdef HIRESD
	else if (module == &HIRESD) {
    1a48:	c0 39       	cpi	r28, 0x90	; 144
    1a4a:	89 e0       	ldi	r24, 0x09	; 9
    1a4c:	d8 07       	cpc	r29, r24
    1a4e:	31 f4       	brne	.+12     	; 0x1a5c <usart_init_rs232+0x128>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    1a50:	64 e0       	ldi	r22, 0x04	; 4
    1a52:	84 e0       	ldi	r24, 0x04	; 4
    1a54:	90 e0       	ldi	r25, 0x00	; 0
    1a56:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    1a5a:	63 c0       	rjmp	.+198    	; 0x1b22 <usart_init_rs232+0x1ee>
	}
#endif
#ifdef HIRESE
	else if (module == &HIRESE) {
    1a5c:	c0 39       	cpi	r28, 0x90	; 144
    1a5e:	ea e0       	ldi	r30, 0x0A	; 10
    1a60:	de 07       	cpc	r29, r30
    1a62:	31 f4       	brne	.+12     	; 0x1a70 <usart_init_rs232+0x13c>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    1a64:	64 e0       	ldi	r22, 0x04	; 4
    1a66:	85 e0       	ldi	r24, 0x05	; 5
    1a68:	90 e0       	ldi	r25, 0x00	; 0
    1a6a:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    1a6e:	59 c0       	rjmp	.+178    	; 0x1b22 <usart_init_rs232+0x1ee>
	else if (module == &HIRESF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
    1a70:	c0 3c       	cpi	r28, 0xC0	; 192
    1a72:	f8 e0       	ldi	r31, 0x08	; 8
    1a74:	df 07       	cpc	r29, r31
    1a76:	31 f4       	brne	.+12     	; 0x1a84 <usart_init_rs232+0x150>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
    1a78:	68 e0       	ldi	r22, 0x08	; 8
    1a7a:	83 e0       	ldi	r24, 0x03	; 3
    1a7c:	90 e0       	ldi	r25, 0x00	; 0
    1a7e:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    1a82:	4f c0       	rjmp	.+158    	; 0x1b22 <usart_init_rs232+0x1ee>
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
    1a84:	c0 3c       	cpi	r28, 0xC0	; 192
    1a86:	89 e0       	ldi	r24, 0x09	; 9
    1a88:	d8 07       	cpc	r29, r24
    1a8a:	31 f4       	brne	.+12     	; 0x1a98 <usart_init_rs232+0x164>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
    1a8c:	68 e0       	ldi	r22, 0x08	; 8
    1a8e:	84 e0       	ldi	r24, 0x04	; 4
    1a90:	90 e0       	ldi	r25, 0x00	; 0
    1a92:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    1a96:	45 c0       	rjmp	.+138    	; 0x1b22 <usart_init_rs232+0x1ee>
	else if (module == &SPIF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
    1a98:	c0 3a       	cpi	r28, 0xA0	; 160
    1a9a:	e8 e0       	ldi	r30, 0x08	; 8
    1a9c:	de 07       	cpc	r29, r30
    1a9e:	31 f4       	brne	.+12     	; 0x1aac <usart_init_rs232+0x178>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
    1aa0:	60 e1       	ldi	r22, 0x10	; 16
    1aa2:	83 e0       	ldi	r24, 0x03	; 3
    1aa4:	90 e0       	ldi	r25, 0x00	; 0
    1aa6:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    1aaa:	3b c0       	rjmp	.+118    	; 0x1b22 <usart_init_rs232+0x1ee>
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
    1aac:	c0 3a       	cpi	r28, 0xA0	; 160
    1aae:	f9 e0       	ldi	r31, 0x09	; 9
    1ab0:	df 07       	cpc	r29, r31
    1ab2:	31 f4       	brne	.+12     	; 0x1ac0 <usart_init_rs232+0x18c>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
    1ab4:	60 e1       	ldi	r22, 0x10	; 16
    1ab6:	84 e0       	ldi	r24, 0x04	; 4
    1ab8:	90 e0       	ldi	r25, 0x00	; 0
    1aba:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    1abe:	31 c0       	rjmp	.+98     	; 0x1b22 <usart_init_rs232+0x1ee>
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
    1ac0:	c0 3a       	cpi	r28, 0xA0	; 160
    1ac2:	8a e0       	ldi	r24, 0x0A	; 10
    1ac4:	d8 07       	cpc	r29, r24
    1ac6:	31 f4       	brne	.+12     	; 0x1ad4 <usart_init_rs232+0x1a0>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
    1ac8:	60 e1       	ldi	r22, 0x10	; 16
    1aca:	85 e0       	ldi	r24, 0x05	; 5
    1acc:	90 e0       	ldi	r25, 0x00	; 0
    1ace:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    1ad2:	27 c0       	rjmp	.+78     	; 0x1b22 <usart_init_rs232+0x1ee>
	else if (module == &USARTF0) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
	}
#endif
#ifdef USARTC1
	else if (module == &USARTC1) {
    1ad4:	c0 3b       	cpi	r28, 0xB0	; 176
    1ad6:	e8 e0       	ldi	r30, 0x08	; 8
    1ad8:	de 07       	cpc	r29, r30
    1ada:	31 f4       	brne	.+12     	; 0x1ae8 <usart_init_rs232+0x1b4>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
    1adc:	60 e2       	ldi	r22, 0x20	; 32
    1ade:	83 e0       	ldi	r24, 0x03	; 3
    1ae0:	90 e0       	ldi	r25, 0x00	; 0
    1ae2:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    1ae6:	1d c0       	rjmp	.+58     	; 0x1b22 <usart_init_rs232+0x1ee>
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
    1ae8:	c0 3b       	cpi	r28, 0xB0	; 176
    1aea:	f9 e0       	ldi	r31, 0x09	; 9
    1aec:	df 07       	cpc	r29, r31
    1aee:	31 f4       	brne	.+12     	; 0x1afc <usart_init_rs232+0x1c8>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
    1af0:	60 e2       	ldi	r22, 0x20	; 32
    1af2:	84 e0       	ldi	r24, 0x04	; 4
    1af4:	90 e0       	ldi	r25, 0x00	; 0
    1af6:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    1afa:	13 c0       	rjmp	.+38     	; 0x1b22 <usart_init_rs232+0x1ee>
	else if (module == &USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
    1afc:	c0 38       	cpi	r28, 0x80	; 128
    1afe:	84 e0       	ldi	r24, 0x04	; 4
    1b00:	d8 07       	cpc	r29, r24
    1b02:	31 f4       	brne	.+12     	; 0x1b10 <usart_init_rs232+0x1dc>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
    1b04:	60 e4       	ldi	r22, 0x40	; 64
    1b06:	83 e0       	ldi	r24, 0x03	; 3
    1b08:	90 e0       	ldi	r25, 0x00	; 0
    1b0a:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
    1b0e:	09 c0       	rjmp	.+18     	; 0x1b22 <usart_init_rs232+0x1ee>
	else if (module == &TWID) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
    1b10:	c0 3a       	cpi	r28, 0xA0	; 160
    1b12:	e4 e0       	ldi	r30, 0x04	; 4
    1b14:	de 07       	cpc	r29, r30
    1b16:	29 f4       	brne	.+10     	; 0x1b22 <usart_init_rs232+0x1ee>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
    1b18:	60 e4       	ldi	r22, 0x40	; 64
    1b1a:	85 e0       	ldi	r24, 0x05	; 5
    1b1c:	90 e0       	ldi	r25, 0x00	; 0
    1b1e:	0e 94 10 04 	call	0x820	; 0x820 <sysclk_enable_module>
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
    1b22:	8d 81       	ldd	r24, Y+5	; 0x05
    1b24:	8f 73       	andi	r24, 0x3F	; 63
    1b26:	8d 83       	std	Y+5, r24	; 0x05
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->CTRLC = (uint8_t)charSize | parityMode
    1b28:	f8 01       	movw	r30, r16
    1b2a:	96 81       	ldd	r25, Z+6	; 0x06
    1b2c:	84 81       	ldd	r24, Z+4	; 0x04
    1b2e:	89 2b       	or	r24, r25
    1b30:	90 85       	ldd	r25, Z+8	; 0x08
    1b32:	99 23       	and	r25, r25
    1b34:	11 f0       	breq	.+4      	; 0x1b3a <usart_init_rs232+0x206>
    1b36:	98 e0       	ldi	r25, 0x08	; 8
    1b38:	01 c0       	rjmp	.+2      	; 0x1b3c <usart_init_rs232+0x208>
    1b3a:	90 e0       	ldi	r25, 0x00	; 0
    1b3c:	89 2b       	or	r24, r25
    1b3e:	8d 83       	std	Y+5, r24	; 0x05
	bool result;
	sysclk_enable_peripheral_clock(usart);
	usart_set_mode(usart, USART_CMODE_ASYNCHRONOUS_gc);
	usart_format_set(usart, opt->charlength, opt->paritytype,
			opt->stopbits);
	result = usart_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
    1b40:	f8 01       	movw	r30, r16
    1b42:	40 81       	ld	r20, Z
    1b44:	51 81       	ldd	r21, Z+1	; 0x01
    1b46:	62 81       	ldd	r22, Z+2	; 0x02
    1b48:	73 81       	ldd	r23, Z+3	; 0x03
    1b4a:	00 e0       	ldi	r16, 0x00	; 0
    1b4c:	18 e4       	ldi	r17, 0x48	; 72
    1b4e:	28 ee       	ldi	r18, 0xE8	; 232
    1b50:	31 e0       	ldi	r19, 0x01	; 1
    1b52:	ce 01       	movw	r24, r28
    1b54:	dd dd       	rcall	.-1094   	; 0x1710 <usart_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
    1b56:	9c 81       	ldd	r25, Y+4	; 0x04
    1b58:	98 60       	ori	r25, 0x08	; 8
    1b5a:	9c 83       	std	Y+4, r25	; 0x04
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
    1b5c:	9c 81       	ldd	r25, Y+4	; 0x04
    1b5e:	90 61       	ori	r25, 0x10	; 16
    1b60:	9c 83       	std	Y+4, r25	; 0x04
	usart_tx_enable(usart);
	usart_rx_enable(usart);
	
	return result;
}
    1b62:	df 91       	pop	r29
    1b64:	cf 91       	pop	r28
    1b66:	1f 91       	pop	r17
    1b68:	0f 91       	pop	r16
    1b6a:	08 95       	ret

00001b6c <pwm_set_frequency>:
 *
 * \param config Pointer to PWM configuration.
 * \param freq_hz Wanted PWM frequency in Hz.
 */
void pwm_set_frequency(struct pwm_config *config, uint16_t freq_hz)
{
    1b6c:	cf 92       	push	r12
    1b6e:	df 92       	push	r13
    1b70:	ef 92       	push	r14
    1b72:	ff 92       	push	r15
    1b74:	cf 93       	push	r28
    1b76:	df 93       	push	r29
    1b78:	ec 01       	movw	r28, r24
	/* Avoid division by zero. */
	Assert(freq_hz != 0);

	/* Calculate the smallest divider for the requested frequency
	   related to the CPU frequency */
	smallest_div = cpu_hz / freq_hz / 0xFFFF;
    1b7a:	6b 01       	movw	r12, r22
    1b7c:	e1 2c       	mov	r14, r1
    1b7e:	f1 2c       	mov	r15, r1
    1b80:	60 e0       	ldi	r22, 0x00	; 0
    1b82:	78 e4       	ldi	r23, 0x48	; 72
    1b84:	88 ee       	ldi	r24, 0xE8	; 232
    1b86:	91 e0       	ldi	r25, 0x01	; 1
    1b88:	a7 01       	movw	r20, r14
    1b8a:	96 01       	movw	r18, r12
    1b8c:	0e 94 2d 1d 	call	0x3a5a	; 0x3a5a <__udivmodsi4>
    1b90:	ca 01       	movw	r24, r20
    1b92:	b9 01       	movw	r22, r18
    1b94:	2f ef       	ldi	r18, 0xFF	; 255
    1b96:	3f ef       	ldi	r19, 0xFF	; 255
    1b98:	40 e0       	ldi	r20, 0x00	; 0
    1b9a:	50 e0       	ldi	r21, 0x00	; 0
    1b9c:	0e 94 2d 1d 	call	0x3a5a	; 0x3a5a <__udivmodsi4>
	if (smallest_div < 1) {
    1ba0:	21 15       	cp	r18, r1
    1ba2:	31 05       	cpc	r19, r1
    1ba4:	39 f4       	brne	.+14     	; 0x1bb4 <pwm_set_frequency+0x48>
		dividor = 1;
		config->clk_sel = PWM_CLK_DIV1;
    1ba6:	81 e0       	ldi	r24, 0x01	; 1
    1ba8:	90 e0       	ldi	r25, 0x00	; 0
    1baa:	8e 83       	std	Y+6, r24	; 0x06
    1bac:	9f 83       	std	Y+7, r25	; 0x07

	/* Calculate the smallest divider for the requested frequency
	   related to the CPU frequency */
	smallest_div = cpu_hz / freq_hz / 0xFFFF;
	if (smallest_div < 1) {
		dividor = 1;
    1bae:	21 e0       	ldi	r18, 0x01	; 1
    1bb0:	30 e0       	ldi	r19, 0x00	; 0
    1bb2:	39 c0       	rjmp	.+114    	; 0x1c26 <pwm_set_frequency+0xba>
		config->clk_sel = PWM_CLK_DIV1;
	} else if (smallest_div < 2) {
    1bb4:	22 30       	cpi	r18, 0x02	; 2
    1bb6:	31 05       	cpc	r19, r1
    1bb8:	38 f4       	brcc	.+14     	; 0x1bc8 <pwm_set_frequency+0x5c>
		dividor = 2;
		config->clk_sel = PWM_CLK_DIV2;
    1bba:	82 e0       	ldi	r24, 0x02	; 2
    1bbc:	90 e0       	ldi	r25, 0x00	; 0
    1bbe:	8e 83       	std	Y+6, r24	; 0x06
    1bc0:	9f 83       	std	Y+7, r25	; 0x07
	smallest_div = cpu_hz / freq_hz / 0xFFFF;
	if (smallest_div < 1) {
		dividor = 1;
		config->clk_sel = PWM_CLK_DIV1;
	} else if (smallest_div < 2) {
		dividor = 2;
    1bc2:	22 e0       	ldi	r18, 0x02	; 2
    1bc4:	30 e0       	ldi	r19, 0x00	; 0
    1bc6:	2f c0       	rjmp	.+94     	; 0x1c26 <pwm_set_frequency+0xba>
		config->clk_sel = PWM_CLK_DIV2;
	} else if (smallest_div < 4) {
    1bc8:	24 30       	cpi	r18, 0x04	; 4
    1bca:	31 05       	cpc	r19, r1
    1bcc:	38 f4       	brcc	.+14     	; 0x1bdc <pwm_set_frequency+0x70>
		dividor = 4;
		config->clk_sel = PWM_CLK_DIV4;
    1bce:	83 e0       	ldi	r24, 0x03	; 3
    1bd0:	90 e0       	ldi	r25, 0x00	; 0
    1bd2:	8e 83       	std	Y+6, r24	; 0x06
    1bd4:	9f 83       	std	Y+7, r25	; 0x07
		config->clk_sel = PWM_CLK_DIV1;
	} else if (smallest_div < 2) {
		dividor = 2;
		config->clk_sel = PWM_CLK_DIV2;
	} else if (smallest_div < 4) {
		dividor = 4;
    1bd6:	24 e0       	ldi	r18, 0x04	; 4
    1bd8:	30 e0       	ldi	r19, 0x00	; 0
    1bda:	25 c0       	rjmp	.+74     	; 0x1c26 <pwm_set_frequency+0xba>
		config->clk_sel = PWM_CLK_DIV4;
	} else if (smallest_div < 8) {
    1bdc:	28 30       	cpi	r18, 0x08	; 8
    1bde:	31 05       	cpc	r19, r1
    1be0:	38 f4       	brcc	.+14     	; 0x1bf0 <pwm_set_frequency+0x84>
		dividor = 8;
		config->clk_sel = PWM_CLK_DIV8;
    1be2:	84 e0       	ldi	r24, 0x04	; 4
    1be4:	90 e0       	ldi	r25, 0x00	; 0
    1be6:	8e 83       	std	Y+6, r24	; 0x06
    1be8:	9f 83       	std	Y+7, r25	; 0x07
		config->clk_sel = PWM_CLK_DIV2;
	} else if (smallest_div < 4) {
		dividor = 4;
		config->clk_sel = PWM_CLK_DIV4;
	} else if (smallest_div < 8) {
		dividor = 8;
    1bea:	28 e0       	ldi	r18, 0x08	; 8
    1bec:	30 e0       	ldi	r19, 0x00	; 0
    1bee:	1b c0       	rjmp	.+54     	; 0x1c26 <pwm_set_frequency+0xba>
		config->clk_sel = PWM_CLK_DIV8;
	} else if (smallest_div < 64) {
    1bf0:	20 34       	cpi	r18, 0x40	; 64
    1bf2:	31 05       	cpc	r19, r1
    1bf4:	38 f4       	brcc	.+14     	; 0x1c04 <pwm_set_frequency+0x98>
		dividor = 64;
		config->clk_sel = PWM_CLK_DIV64;
    1bf6:	85 e0       	ldi	r24, 0x05	; 5
    1bf8:	90 e0       	ldi	r25, 0x00	; 0
    1bfa:	8e 83       	std	Y+6, r24	; 0x06
    1bfc:	9f 83       	std	Y+7, r25	; 0x07
		config->clk_sel = PWM_CLK_DIV4;
	} else if (smallest_div < 8) {
		dividor = 8;
		config->clk_sel = PWM_CLK_DIV8;
	} else if (smallest_div < 64) {
		dividor = 64;
    1bfe:	20 e4       	ldi	r18, 0x40	; 64
    1c00:	30 e0       	ldi	r19, 0x00	; 0
    1c02:	11 c0       	rjmp	.+34     	; 0x1c26 <pwm_set_frequency+0xba>
		config->clk_sel = PWM_CLK_DIV64;
	} else if (smallest_div < 256) {
    1c04:	2f 3f       	cpi	r18, 0xFF	; 255
    1c06:	31 05       	cpc	r19, r1
    1c08:	09 f0       	breq	.+2      	; 0x1c0c <pwm_set_frequency+0xa0>
    1c0a:	38 f4       	brcc	.+14     	; 0x1c1a <pwm_set_frequency+0xae>
		dividor = 256;
		config->clk_sel = PWM_CLK_DIV256;
    1c0c:	86 e0       	ldi	r24, 0x06	; 6
    1c0e:	90 e0       	ldi	r25, 0x00	; 0
    1c10:	8e 83       	std	Y+6, r24	; 0x06
    1c12:	9f 83       	std	Y+7, r25	; 0x07
		config->clk_sel = PWM_CLK_DIV8;
	} else if (smallest_div < 64) {
		dividor = 64;
		config->clk_sel = PWM_CLK_DIV64;
	} else if (smallest_div < 256) {
		dividor = 256;
    1c14:	20 e0       	ldi	r18, 0x00	; 0
    1c16:	31 e0       	ldi	r19, 0x01	; 1
    1c18:	06 c0       	rjmp	.+12     	; 0x1c26 <pwm_set_frequency+0xba>
		config->clk_sel = PWM_CLK_DIV256;
	} else {
		dividor = 1024;
		config->clk_sel = PWM_CLK_DIV1024;
    1c1a:	87 e0       	ldi	r24, 0x07	; 7
    1c1c:	90 e0       	ldi	r25, 0x00	; 0
    1c1e:	8e 83       	std	Y+6, r24	; 0x06
    1c20:	9f 83       	std	Y+7, r25	; 0x07
		config->clk_sel = PWM_CLK_DIV64;
	} else if (smallest_div < 256) {
		dividor = 256;
		config->clk_sel = PWM_CLK_DIV256;
	} else {
		dividor = 1024;
    1c22:	20 e0       	ldi	r18, 0x00	; 0
    1c24:	34 e0       	ldi	r19, 0x04	; 4
		config->clk_sel = PWM_CLK_DIV1024;
	}

	/* Calculate the period from the just found divider */
	config->period = cpu_hz / dividor / freq_hz;
    1c26:	40 e0       	ldi	r20, 0x00	; 0
    1c28:	50 e0       	ldi	r21, 0x00	; 0
    1c2a:	60 e0       	ldi	r22, 0x00	; 0
    1c2c:	78 e4       	ldi	r23, 0x48	; 72
    1c2e:	88 ee       	ldi	r24, 0xE8	; 232
    1c30:	91 e0       	ldi	r25, 0x01	; 1
    1c32:	0e 94 2d 1d 	call	0x3a5a	; 0x3a5a <__udivmodsi4>
    1c36:	ca 01       	movw	r24, r20
    1c38:	b9 01       	movw	r22, r18
    1c3a:	a7 01       	movw	r20, r14
    1c3c:	96 01       	movw	r18, r12
    1c3e:	0e 94 2d 1d 	call	0x3a5a	; 0x3a5a <__udivmodsi4>
    1c42:	28 87       	std	Y+8, r18	; 0x08
    1c44:	39 87       	std	Y+9, r19	; 0x09

	/* Make sure our period is at least 100 ticks so we are able to provide
	   a full range (0-100% duty cycle */
	if (config->period < 100) {
    1c46:	24 36       	cpi	r18, 0x64	; 100
    1c48:	31 05       	cpc	r19, r1
    1c4a:	20 f4       	brcc	.+8      	; 0x1c54 <pwm_set_frequency+0xe8>
		/* The period is too short. */
		config->clk_sel = PWM_CLK_OFF;
    1c4c:	1e 82       	std	Y+6, r1	; 0x06
    1c4e:	1f 82       	std	Y+7, r1	; 0x07
		config->period = 0;
    1c50:	18 86       	std	Y+8, r1	; 0x08
    1c52:	19 86       	std	Y+9, r1	; 0x09
		Assert(false);
	}
}
    1c54:	df 91       	pop	r29
    1c56:	cf 91       	pop	r28
    1c58:	ff 90       	pop	r15
    1c5a:	ef 90       	pop	r14
    1c5c:	df 90       	pop	r13
    1c5e:	cf 90       	pop	r12
    1c60:	08 95       	ret

00001c62 <pwm_init>:
 * \param channel \ref pwm_channel_t "CC channel" to use for this PWM.
 * \param freq_hz Frequency to use for this PWM.
  */
void pwm_init(struct pwm_config *config, enum pwm_tc_t tc,
		enum pwm_channel_t channel, uint16_t freq_hz)
{
    1c62:	0f 93       	push	r16
    1c64:	1f 93       	push	r17
    1c66:	cf 93       	push	r28
    1c68:	df 93       	push	r29
    1c6a:	ec 01       	movw	r28, r24
    1c6c:	89 01       	movw	r16, r18
	/* Number of channels for this TC */
	uint8_t num_chan = 0;
	UNUSED(num_chan);

	/* Set TC and correct I/O pin to output */
	switch (tc) {
    1c6e:	62 30       	cpi	r22, 0x02	; 2
    1c70:	71 05       	cpc	r23, r1
    1c72:	e1 f1       	breq	.+120    	; 0x1cec <pwm_init+0x8a>
    1c74:	40 f4       	brcc	.+16     	; 0x1c86 <pwm_init+0x24>
    1c76:	61 15       	cp	r22, r1
    1c78:	71 05       	cpc	r23, r1
    1c7a:	71 f0       	breq	.+28     	; 0x1c98 <pwm_init+0x36>
    1c7c:	61 30       	cpi	r22, 0x01	; 1
    1c7e:	71 05       	cpc	r23, r1
    1c80:	09 f0       	breq	.+2      	; 0x1c84 <pwm_init+0x22>
    1c82:	72 c0       	rjmp	.+228    	; 0x1d68 <pwm_init+0x106>
    1c84:	1e c0       	rjmp	.+60     	; 0x1cc2 <pwm_init+0x60>
    1c86:	63 30       	cpi	r22, 0x03	; 3
    1c88:	71 05       	cpc	r23, r1
    1c8a:	09 f4       	brne	.+2      	; 0x1c8e <pwm_init+0x2c>
    1c8c:	44 c0       	rjmp	.+136    	; 0x1d16 <pwm_init+0xb4>
    1c8e:	64 30       	cpi	r22, 0x04	; 4
    1c90:	71 05       	cpc	r23, r1
    1c92:	09 f0       	breq	.+2      	; 0x1c96 <pwm_init+0x34>
    1c94:	69 c0       	rjmp	.+210    	; 0x1d68 <pwm_init+0x106>
    1c96:	54 c0       	rjmp	.+168    	; 0x1d40 <pwm_init+0xde>
#if defined(TCC0)
	case PWM_TCC0:
		config->tc = &TCC0;
    1c98:	80 e0       	ldi	r24, 0x00	; 0
    1c9a:	98 e0       	ldi	r25, 0x08	; 8
    1c9c:	88 83       	st	Y, r24
    1c9e:	99 83       	std	Y+1, r25	; 0x01
		PORTC.DIR |= (1 << (channel-1));
    1ca0:	e0 e4       	ldi	r30, 0x40	; 64
    1ca2:	f6 e0       	ldi	r31, 0x06	; 6
    1ca4:	a0 81       	ld	r26, Z
    1ca6:	9a 01       	movw	r18, r20
    1ca8:	21 50       	subi	r18, 0x01	; 1
    1caa:	31 09       	sbc	r19, r1
    1cac:	61 e0       	ldi	r22, 0x01	; 1
    1cae:	70 e0       	ldi	r23, 0x00	; 0
    1cb0:	cb 01       	movw	r24, r22
    1cb2:	02 c0       	rjmp	.+4      	; 0x1cb8 <pwm_init+0x56>
    1cb4:	88 0f       	add	r24, r24
    1cb6:	99 1f       	adc	r25, r25
    1cb8:	2a 95       	dec	r18
    1cba:	e2 f7       	brpl	.-8      	; 0x1cb4 <pwm_init+0x52>
    1cbc:	8a 2b       	or	r24, r26
    1cbe:	80 83       	st	Z, r24
		num_chan = 4;
		break;
    1cc0:	53 c0       	rjmp	.+166    	; 0x1d68 <pwm_init+0x106>
#endif
#if defined(TCC1)
	case PWM_TCC1:
		config->tc = &TCC1;
    1cc2:	80 e4       	ldi	r24, 0x40	; 64
    1cc4:	98 e0       	ldi	r25, 0x08	; 8
    1cc6:	88 83       	st	Y, r24
    1cc8:	99 83       	std	Y+1, r25	; 0x01
		PORTC.DIR |= (1 << (channel+3));
    1cca:	e0 e4       	ldi	r30, 0x40	; 64
    1ccc:	f6 e0       	ldi	r31, 0x06	; 6
    1cce:	a0 81       	ld	r26, Z
    1cd0:	9a 01       	movw	r18, r20
    1cd2:	2d 5f       	subi	r18, 0xFD	; 253
    1cd4:	3f 4f       	sbci	r19, 0xFF	; 255
    1cd6:	61 e0       	ldi	r22, 0x01	; 1
    1cd8:	70 e0       	ldi	r23, 0x00	; 0
    1cda:	cb 01       	movw	r24, r22
    1cdc:	02 c0       	rjmp	.+4      	; 0x1ce2 <pwm_init+0x80>
    1cde:	88 0f       	add	r24, r24
    1ce0:	99 1f       	adc	r25, r25
    1ce2:	2a 95       	dec	r18
    1ce4:	e2 f7       	brpl	.-8      	; 0x1cde <pwm_init+0x7c>
    1ce6:	8a 2b       	or	r24, r26
    1ce8:	80 83       	st	Z, r24
		num_chan = 2;
		break;
    1cea:	3e c0       	rjmp	.+124    	; 0x1d68 <pwm_init+0x106>
#endif
#if defined(TCD0)
	case PWM_TCD0:
		config->tc = &TCD0;
    1cec:	80 e0       	ldi	r24, 0x00	; 0
    1cee:	99 e0       	ldi	r25, 0x09	; 9
    1cf0:	88 83       	st	Y, r24
    1cf2:	99 83       	std	Y+1, r25	; 0x01
		PORTD.DIR |= (1 << (channel-1));
    1cf4:	e0 e6       	ldi	r30, 0x60	; 96
    1cf6:	f6 e0       	ldi	r31, 0x06	; 6
    1cf8:	a0 81       	ld	r26, Z
    1cfa:	9a 01       	movw	r18, r20
    1cfc:	21 50       	subi	r18, 0x01	; 1
    1cfe:	31 09       	sbc	r19, r1
    1d00:	61 e0       	ldi	r22, 0x01	; 1
    1d02:	70 e0       	ldi	r23, 0x00	; 0
    1d04:	cb 01       	movw	r24, r22
    1d06:	02 c0       	rjmp	.+4      	; 0x1d0c <pwm_init+0xaa>
    1d08:	88 0f       	add	r24, r24
    1d0a:	99 1f       	adc	r25, r25
    1d0c:	2a 95       	dec	r18
    1d0e:	e2 f7       	brpl	.-8      	; 0x1d08 <pwm_init+0xa6>
    1d10:	8a 2b       	or	r24, r26
    1d12:	80 83       	st	Z, r24
		num_chan = 4;
		break;
    1d14:	29 c0       	rjmp	.+82     	; 0x1d68 <pwm_init+0x106>
#endif
#if defined(TCD1)
	case PWM_TCD1:
		config->tc = &TCD1;
    1d16:	80 e4       	ldi	r24, 0x40	; 64
    1d18:	99 e0       	ldi	r25, 0x09	; 9
    1d1a:	88 83       	st	Y, r24
    1d1c:	99 83       	std	Y+1, r25	; 0x01
		PORTD.DIR |= (1 << (channel+3));
    1d1e:	e0 e6       	ldi	r30, 0x60	; 96
    1d20:	f6 e0       	ldi	r31, 0x06	; 6
    1d22:	a0 81       	ld	r26, Z
    1d24:	9a 01       	movw	r18, r20
    1d26:	2d 5f       	subi	r18, 0xFD	; 253
    1d28:	3f 4f       	sbci	r19, 0xFF	; 255
    1d2a:	61 e0       	ldi	r22, 0x01	; 1
    1d2c:	70 e0       	ldi	r23, 0x00	; 0
    1d2e:	cb 01       	movw	r24, r22
    1d30:	02 c0       	rjmp	.+4      	; 0x1d36 <pwm_init+0xd4>
    1d32:	88 0f       	add	r24, r24
    1d34:	99 1f       	adc	r25, r25
    1d36:	2a 95       	dec	r18
    1d38:	e2 f7       	brpl	.-8      	; 0x1d32 <pwm_init+0xd0>
    1d3a:	8a 2b       	or	r24, r26
    1d3c:	80 83       	st	Z, r24
		num_chan = 2;
		break;
    1d3e:	14 c0       	rjmp	.+40     	; 0x1d68 <pwm_init+0x106>
#endif

#if defined(TCE0)
	case PWM_TCE0:
		config->tc = &TCE0;
    1d40:	80 e0       	ldi	r24, 0x00	; 0
    1d42:	9a e0       	ldi	r25, 0x0A	; 10
    1d44:	88 83       	st	Y, r24
    1d46:	99 83       	std	Y+1, r25	; 0x01
		PORTE.DIR |= (1 << (channel-1));
    1d48:	e0 e8       	ldi	r30, 0x80	; 128
    1d4a:	f6 e0       	ldi	r31, 0x06	; 6
    1d4c:	a0 81       	ld	r26, Z
    1d4e:	9a 01       	movw	r18, r20
    1d50:	21 50       	subi	r18, 0x01	; 1
    1d52:	31 09       	sbc	r19, r1
    1d54:	61 e0       	ldi	r22, 0x01	; 1
    1d56:	70 e0       	ldi	r23, 0x00	; 0
    1d58:	cb 01       	movw	r24, r22
    1d5a:	02 c0       	rjmp	.+4      	; 0x1d60 <pwm_init+0xfe>
    1d5c:	88 0f       	add	r24, r24
    1d5e:	99 1f       	adc	r25, r25
    1d60:	2a 95       	dec	r18
    1d62:	e2 f7       	brpl	.-8      	; 0x1d5c <pwm_init+0xfa>
    1d64:	8a 2b       	or	r24, r26
    1d66:	80 83       	st	Z, r24
	}

	/* Make sure we are not given a channel number larger
	   than this TC can handle */
	Assert(channel <= num_chan);
	config->channel = channel;
    1d68:	4a 83       	std	Y+2, r20	; 0x02
    1d6a:	5b 83       	std	Y+3, r21	; 0x03

	/* Set the correct cc_mask */
	switch (channel) {
    1d6c:	42 30       	cpi	r20, 0x02	; 2
    1d6e:	51 05       	cpc	r21, r1
    1d70:	89 f0       	breq	.+34     	; 0x1d94 <pwm_init+0x132>
    1d72:	20 f4       	brcc	.+8      	; 0x1d7c <pwm_init+0x11a>
    1d74:	41 30       	cpi	r20, 0x01	; 1
    1d76:	51 05       	cpc	r21, r1
    1d78:	d9 f4       	brne	.+54     	; 0x1db0 <pwm_init+0x14e>
    1d7a:	07 c0       	rjmp	.+14     	; 0x1d8a <pwm_init+0x128>
    1d7c:	43 30       	cpi	r20, 0x03	; 3
    1d7e:	51 05       	cpc	r21, r1
    1d80:	71 f0       	breq	.+28     	; 0x1d9e <pwm_init+0x13c>
    1d82:	44 30       	cpi	r20, 0x04	; 4
    1d84:	51 05       	cpc	r21, r1
    1d86:	a1 f4       	brne	.+40     	; 0x1db0 <pwm_init+0x14e>
    1d88:	0f c0       	rjmp	.+30     	; 0x1da8 <pwm_init+0x146>
	case PWM_CH_A:
		config->cc_mask = TC_CCAEN;
    1d8a:	80 e1       	ldi	r24, 0x10	; 16
    1d8c:	90 e0       	ldi	r25, 0x00	; 0
    1d8e:	8c 83       	std	Y+4, r24	; 0x04
    1d90:	9d 83       	std	Y+5, r25	; 0x05
		break;
    1d92:	0e c0       	rjmp	.+28     	; 0x1db0 <pwm_init+0x14e>
	case PWM_CH_B:
		config->cc_mask = TC_CCBEN;
    1d94:	80 e2       	ldi	r24, 0x20	; 32
    1d96:	90 e0       	ldi	r25, 0x00	; 0
    1d98:	8c 83       	std	Y+4, r24	; 0x04
    1d9a:	9d 83       	std	Y+5, r25	; 0x05
		break;
    1d9c:	09 c0       	rjmp	.+18     	; 0x1db0 <pwm_init+0x14e>
	case PWM_CH_C:
		config->cc_mask = TC_CCCEN;
    1d9e:	80 e4       	ldi	r24, 0x40	; 64
    1da0:	90 e0       	ldi	r25, 0x00	; 0
    1da2:	8c 83       	std	Y+4, r24	; 0x04
    1da4:	9d 83       	std	Y+5, r25	; 0x05
		break;
    1da6:	04 c0       	rjmp	.+8      	; 0x1db0 <pwm_init+0x14e>
	case PWM_CH_D:
		config->cc_mask = TC_CCDEN;
    1da8:	80 e8       	ldi	r24, 0x80	; 128
    1daa:	90 e0       	ldi	r25, 0x00	; 0
    1dac:	8c 83       	std	Y+4, r24	; 0x04
    1dae:	9d 83       	std	Y+5, r25	; 0x05
		Assert(false);
		break;
	}

	/* Enable peripheral clock for this TC */
	tc_enable(config->tc);
    1db0:	88 81       	ld	r24, Y
    1db2:	99 81       	ldd	r25, Y+1	; 0x01
    1db4:	72 db       	rcall	.-2332   	; 0x149a <tc_enable>

	/* Set this TC's waveform generator in single slope mode */
	tc_set_wgm(config->tc, TC_WG_SS);
    1db6:	e8 81       	ld	r30, Y
    1db8:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param tc Pointer to TC module.
 * \param wgm : waveform generator
 */
static inline void tc_set_wgm(volatile void *tc, enum tc_wg_mode_t wgm)
{
	((TC0_t *)tc)->CTRLB = (((TC0_t *)tc)->CTRLB & ~TC0_WGMODE_gm) | wgm;
    1dba:	81 81       	ldd	r24, Z+1	; 0x01
    1dbc:	88 7f       	andi	r24, 0xF8	; 248
    1dbe:	83 60       	ori	r24, 0x03	; 3
    1dc0:	81 83       	std	Z+1, r24	; 0x01

	/* Default values (disable TC and set minimum period)*/
	config->period = 0;
    1dc2:	18 86       	std	Y+8, r1	; 0x08
    1dc4:	19 86       	std	Y+9, r1	; 0x09
	config->clk_sel = PWM_CLK_OFF;
    1dc6:	1e 82       	std	Y+6, r1	; 0x06
    1dc8:	1f 82       	std	Y+7, r1	; 0x07
	tc_write_clock_source(config->tc, PWM_CLK_OFF);
    1dca:	e8 81       	ld	r30, Y
    1dcc:	f9 81       	ldd	r31, Y+1	; 0x01
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
    1dce:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
    1dd0:	80 7f       	andi	r24, 0xF0	; 240
    1dd2:	80 83       	st	Z, r24

	/* Set the PWM frequency */
	pwm_set_frequency(config, freq_hz);
    1dd4:	b8 01       	movw	r22, r16
    1dd6:	ce 01       	movw	r24, r28
    1dd8:	c9 de       	rcall	.-622    	; 0x1b6c <pwm_set_frequency>
}
    1dda:	df 91       	pop	r29
    1ddc:	cf 91       	pop	r28
    1dde:	1f 91       	pop	r17
    1de0:	0f 91       	pop	r16
    1de2:	08 95       	ret

00001de4 <pwm_start>:
 *
 * \param *config           Pointer to the PWM configuration struct
 * \param duty_cycle_scale  Duty cycle as a value between 0 and 100.
 */
void pwm_start(struct pwm_config *config, uint8_t duty_cycle_scale)
{
    1de4:	cf 93       	push	r28
    1de6:	df 93       	push	r29
    1de8:	ec 01       	movw	r28, r24
static inline void pwm_set_duty_cycle_percent(struct pwm_config *config,
		uint8_t duty_cycle_scale)
{
	Assert( duty_cycle_scale <= 100 );
	tc_write_cc_buffer(config->tc, config->channel,
			(uint16_t)(((uint32_t)config->period *
    1dea:	a8 85       	ldd	r26, Y+8	; 0x08
    1dec:	b9 85       	ldd	r27, Y+9	; 0x09
    1dee:	26 2f       	mov	r18, r22
    1df0:	30 e0       	ldi	r19, 0x00	; 0
    1df2:	0e 94 4f 1d 	call	0x3a9e	; 0x3a9e <__umulhisi3>
			(uint32_t)duty_cycle_scale) / 100));
    1df6:	24 e6       	ldi	r18, 0x64	; 100
    1df8:	30 e0       	ldi	r19, 0x00	; 0
    1dfa:	40 e0       	ldi	r20, 0x00	; 0
    1dfc:	50 e0       	ldi	r21, 0x00	; 0
    1dfe:	0e 94 2d 1d 	call	0x3a5a	; 0x3a5a <__udivmodsi4>
 */
static inline void pwm_set_duty_cycle_percent(struct pwm_config *config,
		uint8_t duty_cycle_scale)
{
	Assert( duty_cycle_scale <= 100 );
	tc_write_cc_buffer(config->tc, config->channel,
    1e02:	8a 81       	ldd	r24, Y+2	; 0x02
    1e04:	9b 81       	ldd	r25, Y+3	; 0x03
    1e06:	e8 81       	ld	r30, Y
    1e08:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param buffer_value Counter Buffer value
 */
static inline void tc_write_cc_buffer(volatile void *tc,
		enum tc_cc_channel_t channel_index, uint16_t buffer_value)
{
	if (tc_is_tc0(void *tc)) {
    1e0a:	e6 fd       	sbrc	r30, 6
    1e0c:	19 c0       	rjmp	.+50     	; 0x1e40 <pwm_start+0x5c>
		switch (channel_index) {
    1e0e:	82 30       	cpi	r24, 0x02	; 2
    1e10:	91 05       	cpc	r25, r1
    1e12:	69 f0       	breq	.+26     	; 0x1e2e <pwm_start+0x4a>
    1e14:	18 f4       	brcc	.+6      	; 0x1e1c <pwm_start+0x38>
    1e16:	01 97       	sbiw	r24, 0x01	; 1
    1e18:	f1 f4       	brne	.+60     	; 0x1e56 <pwm_start+0x72>
    1e1a:	06 c0       	rjmp	.+12     	; 0x1e28 <pwm_start+0x44>
    1e1c:	83 30       	cpi	r24, 0x03	; 3
    1e1e:	91 05       	cpc	r25, r1
    1e20:	49 f0       	breq	.+18     	; 0x1e34 <pwm_start+0x50>
    1e22:	04 97       	sbiw	r24, 0x04	; 4
    1e24:	c1 f4       	brne	.+48     	; 0x1e56 <pwm_start+0x72>
    1e26:	09 c0       	rjmp	.+18     	; 0x1e3a <pwm_start+0x56>
		case TC_CCA:
			((TC0_t *)tc)->CCABUF = buffer_value;
    1e28:	20 af       	std	Z+56, r18	; 0x38
    1e2a:	31 af       	std	Z+57, r19	; 0x39
    1e2c:	14 c0       	rjmp	.+40     	; 0x1e56 <pwm_start+0x72>
			break;
		case TC_CCB:
			((TC0_t *)tc)->CCBBUF = buffer_value;
    1e2e:	22 af       	std	Z+58, r18	; 0x3a
    1e30:	33 af       	std	Z+59, r19	; 0x3b
    1e32:	11 c0       	rjmp	.+34     	; 0x1e56 <pwm_start+0x72>
			break;
		case TC_CCC:
			((TC0_t *)tc)->CCCBUF = buffer_value;
    1e34:	24 af       	std	Z+60, r18	; 0x3c
    1e36:	35 af       	std	Z+61, r19	; 0x3d
    1e38:	0e c0       	rjmp	.+28     	; 0x1e56 <pwm_start+0x72>
			break;
		case TC_CCD:
			((TC0_t *)tc)->CCDBUF = buffer_value;
    1e3a:	26 af       	std	Z+62, r18	; 0x3e
    1e3c:	37 af       	std	Z+63, r19	; 0x3f
    1e3e:	0b c0       	rjmp	.+22     	; 0x1e56 <pwm_start+0x72>
			break;
		}
	} else if (tc_is_tc1(void *tc)) {
			switch (channel_index) {
    1e40:	81 30       	cpi	r24, 0x01	; 1
    1e42:	91 05       	cpc	r25, r1
    1e44:	19 f0       	breq	.+6      	; 0x1e4c <pwm_start+0x68>
    1e46:	02 97       	sbiw	r24, 0x02	; 2
    1e48:	31 f4       	brne	.+12     	; 0x1e56 <pwm_start+0x72>
    1e4a:	03 c0       	rjmp	.+6      	; 0x1e52 <pwm_start+0x6e>
			case TC_CCA:
				((TC1_t *)tc)->CCABUF = buffer_value;
    1e4c:	20 af       	std	Z+56, r18	; 0x38
    1e4e:	31 af       	std	Z+57, r19	; 0x39
    1e50:	02 c0       	rjmp	.+4      	; 0x1e56 <pwm_start+0x72>
				break;
			case TC_CCB:
				((TC1_t *)tc)->CCBBUF = buffer_value;
    1e52:	22 af       	std	Z+58, r18	; 0x3a
    1e54:	33 af       	std	Z+59, r19	; 0x3b
	/* Set given duty cycle */
	pwm_set_duty_cycle_percent(config, duty_cycle_scale);
	/* Set correct TC period */
	tc_write_period(config->tc, config->period);
    1e56:	88 85       	ldd	r24, Y+8	; 0x08
    1e58:	99 85       	ldd	r25, Y+9	; 0x09
    1e5a:	e8 81       	ld	r30, Y
    1e5c:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
	((TC0_t *)tc)->PER = per_value;
    1e5e:	86 a3       	std	Z+38, r24	; 0x26
    1e60:	97 a3       	std	Z+39, r25	; 0x27
	/* Enable CC channel for this TC */
	tc_enable_cc_channels(config->tc, config->cc_mask);
    1e62:	8c 81       	ldd	r24, Y+4	; 0x04
    1e64:	9d 81       	ldd	r25, Y+5	; 0x05
    1e66:	e8 81       	ld	r30, Y
    1e68:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param enablemask CC channel
 */
static inline void tc_enable_cc_channels(volatile void *tc,
		enum tc_cc_channel_mask_enable_t enablemask)
{
	if (tc_is_tc0(void *tc)) {
    1e6a:	e6 fd       	sbrc	r30, 6
    1e6c:	04 c0       	rjmp	.+8      	; 0x1e76 <pwm_start+0x92>
		((TC0_t *)tc)->CTRLB |= enablemask;
    1e6e:	91 81       	ldd	r25, Z+1	; 0x01
    1e70:	89 2b       	or	r24, r25
    1e72:	81 83       	std	Z+1, r24	; 0x01
    1e74:	05 c0       	rjmp	.+10     	; 0x1e80 <pwm_start+0x9c>
	} else if (tc_is_tc1(void *tc)) {
		((TC1_t *)tc)->CTRLB |=
    1e76:	21 81       	ldd	r18, Z+1	; 0x01
    1e78:	80 73       	andi	r24, 0x30	; 48
    1e7a:	99 27       	eor	r25, r25
    1e7c:	82 2b       	or	r24, r18
    1e7e:	81 83       	std	Z+1, r24	; 0x01
	/* Enable TC by setting correct clock prescaler */
	tc_write_clock_source(config->tc, config->clk_sel);
    1e80:	e8 81       	ld	r30, Y
    1e82:	f9 81       	ldd	r31, Y+1	; 0x01
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
    1e84:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
    1e86:	80 7f       	andi	r24, 0xF0	; 240
    1e88:	9e 81       	ldd	r25, Y+6	; 0x06
    1e8a:	89 2b       	or	r24, r25
    1e8c:	80 83       	st	Z, r24
}
    1e8e:	df 91       	pop	r29
    1e90:	cf 91       	pop	r28
    1e92:	08 95       	ret

00001e94 <tick_handler>:
 * \param id      \ref timeout_id_t
 * \param period  Time period in number of ticks
 */
void timeout_start_periodic(timeout_id_t id, uint16_t period)
{
	timeout_start_offset(id, period, period);
    1e94:	cf 93       	push	r28
    1e96:	df 93       	push	r29
    1e98:	c0 91 62 23 	lds	r28, 0x2362
    1e9c:	d0 91 83 23 	lds	r29, 0x2383
    1ea0:	e3 e6       	ldi	r30, 0x63	; 99
    1ea2:	f3 e2       	ldi	r31, 0x23	; 35
    1ea4:	80 e0       	ldi	r24, 0x00	; 0
    1ea6:	90 e0       	ldi	r25, 0x00	; 0
    1ea8:	61 e0       	ldi	r22, 0x01	; 1
    1eaa:	70 e0       	ldi	r23, 0x00	; 0
    1eac:	2c 2f       	mov	r18, r28
    1eae:	30 e0       	ldi	r19, 0x00	; 0
    1eb0:	08 2e       	mov	r0, r24
    1eb2:	02 c0       	rjmp	.+4      	; 0x1eb8 <tick_handler+0x24>
    1eb4:	35 95       	asr	r19
    1eb6:	27 95       	ror	r18
    1eb8:	0a 94       	dec	r0
    1eba:	e2 f7       	brpl	.-8      	; 0x1eb4 <tick_handler+0x20>
    1ebc:	20 ff       	sbrs	r18, 0
    1ebe:	1a c0       	rjmp	.+52     	; 0x1ef4 <tick_handler+0x60>
    1ec0:	20 81       	ld	r18, Z
    1ec2:	31 81       	ldd	r19, Z+1	; 0x01
    1ec4:	21 50       	subi	r18, 0x01	; 1
    1ec6:	31 09       	sbc	r19, r1
    1ec8:	20 83       	st	Z, r18
    1eca:	31 83       	std	Z+1, r19	; 0x01
    1ecc:	23 2b       	or	r18, r19
    1ece:	91 f4       	brne	.+36     	; 0x1ef4 <tick_handler+0x60>
    1ed0:	9b 01       	movw	r18, r22
    1ed2:	08 2e       	mov	r0, r24
    1ed4:	02 c0       	rjmp	.+4      	; 0x1eda <tick_handler+0x46>
    1ed6:	22 0f       	add	r18, r18
    1ed8:	33 1f       	adc	r19, r19
    1eda:	0a 94       	dec	r0
    1edc:	e2 f7       	brpl	.-8      	; 0x1ed6 <tick_handler+0x42>
    1ede:	d2 2b       	or	r29, r18
    1ee0:	42 81       	ldd	r20, Z+2	; 0x02
    1ee2:	53 81       	ldd	r21, Z+3	; 0x03
    1ee4:	41 15       	cp	r20, r1
    1ee6:	51 05       	cpc	r21, r1
    1ee8:	19 f0       	breq	.+6      	; 0x1ef0 <tick_handler+0x5c>
    1eea:	40 83       	st	Z, r20
    1eec:	51 83       	std	Z+1, r21	; 0x01
    1eee:	02 c0       	rjmp	.+4      	; 0x1ef4 <tick_handler+0x60>
    1ef0:	20 95       	com	r18
    1ef2:	c2 23       	and	r28, r18
    1ef4:	01 96       	adiw	r24, 0x01	; 1
    1ef6:	34 96       	adiw	r30, 0x04	; 4
    1ef8:	88 30       	cpi	r24, 0x08	; 8
    1efa:	91 05       	cpc	r25, r1
    1efc:	b9 f6       	brne	.-82     	; 0x1eac <tick_handler+0x18>
    1efe:	c0 93 62 23 	sts	0x2362, r28
    1f02:	d0 93 83 23 	sts	0x2383, r29
    1f06:	60 e0       	ldi	r22, 0x00	; 0
    1f08:	70 e0       	ldi	r23, 0x00	; 0
    1f0a:	cb 01       	movw	r24, r22
    1f0c:	0e 94 20 05 	call	0xa40	; 0xa40 <rtc_set_time>
    1f10:	60 e8       	ldi	r22, 0x80	; 128
    1f12:	70 e0       	ldi	r23, 0x00	; 0
    1f14:	80 e0       	ldi	r24, 0x00	; 0
    1f16:	90 e0       	ldi	r25, 0x00	; 0
    1f18:	0e 94 5d 05 	call	0xaba	; 0xaba <rtc_set_alarm>
    1f1c:	df 91       	pop	r29
    1f1e:	cf 91       	pop	r28
    1f20:	08 95       	ret

00001f22 <timeout_init>:
    1f22:	0e 94 7a 05 	call	0xaf4	; 0xaf4 <rtc_init>
    1f26:	8a e4       	ldi	r24, 0x4A	; 74
    1f28:	9f e0       	ldi	r25, 0x0F	; 15
    1f2a:	0e 94 75 05 	call	0xaea	; 0xaea <rtc_set_callback>
    1f2e:	60 e0       	ldi	r22, 0x00	; 0
    1f30:	70 e0       	ldi	r23, 0x00	; 0
    1f32:	cb 01       	movw	r24, r22
    1f34:	0e 94 20 05 	call	0xa40	; 0xa40 <rtc_set_time>
    1f38:	60 e8       	ldi	r22, 0x80	; 128
    1f3a:	70 e0       	ldi	r23, 0x00	; 0
    1f3c:	80 e0       	ldi	r24, 0x00	; 0
    1f3e:	90 e0       	ldi	r25, 0x00	; 0
    1f40:	0c 94 5d 05 	jmp	0xaba	; 0xaba <rtc_set_alarm>

00001f44 <timeout_start_offset>:
    1f44:	88 30       	cpi	r24, 0x08	; 8
    1f46:	18 f5       	brcc	.+70     	; 0x1f8e <timeout_start_offset+0x4a>
    1f48:	af b7       	in	r26, 0x3f	; 63
    1f4a:	f8 94       	cli
    1f4c:	e8 2f       	mov	r30, r24
    1f4e:	f0 e0       	ldi	r31, 0x00	; 0
    1f50:	ee 0f       	add	r30, r30
    1f52:	ff 1f       	adc	r31, r31
    1f54:	ee 0f       	add	r30, r30
    1f56:	ff 1f       	adc	r31, r31
    1f58:	ed 59       	subi	r30, 0x9D	; 157
    1f5a:	fc 4d       	sbci	r31, 0xDC	; 220
    1f5c:	40 83       	st	Z, r20
    1f5e:	51 83       	std	Z+1, r21	; 0x01
    1f60:	62 83       	std	Z+2, r22	; 0x02
    1f62:	73 83       	std	Z+3, r23	; 0x03
    1f64:	21 e0       	ldi	r18, 0x01	; 1
    1f66:	30 e0       	ldi	r19, 0x00	; 0
    1f68:	a9 01       	movw	r20, r18
    1f6a:	02 c0       	rjmp	.+4      	; 0x1f70 <timeout_start_offset+0x2c>
    1f6c:	44 0f       	add	r20, r20
    1f6e:	55 1f       	adc	r21, r21
    1f70:	8a 95       	dec	r24
    1f72:	e2 f7       	brpl	.-8      	; 0x1f6c <timeout_start_offset+0x28>
    1f74:	ca 01       	movw	r24, r20
    1f76:	90 91 62 23 	lds	r25, 0x2362
    1f7a:	98 2b       	or	r25, r24
    1f7c:	90 93 62 23 	sts	0x2362, r25
    1f80:	80 95       	com	r24
    1f82:	90 91 83 23 	lds	r25, 0x2383
    1f86:	89 23       	and	r24, r25
    1f88:	80 93 83 23 	sts	0x2383, r24
    1f8c:	af bf       	out	0x3f, r26	; 63
    1f8e:	08 95       	ret

00001f90 <timeout_start_singleshot>:
    1f90:	ab 01       	movw	r20, r22
    1f92:	60 e0       	ldi	r22, 0x00	; 0
    1f94:	70 e0       	ldi	r23, 0x00	; 0
    1f96:	d6 cf       	rjmp	.-84     	; 0x1f44 <timeout_start_offset>

00001f98 <timeout_test_and_clear_expired>:
 * \retval false  Timer still running
 */
bool timeout_test_and_clear_expired(timeout_id_t id)
{
	/* Check that ID within the TIMEOUT_COUNT range */
	if (id < TIMEOUT_COUNT) {
    1f98:	88 30       	cpi	r24, 0x08	; 8
    1f9a:	f8 f4       	brcc	.+62     	; 0x1fda <timeout_test_and_clear_expired+0x42>
		irqflags_t flags;

		/* Check if timeout has expired */
		if (timeout_expired & (1 << id)) {
    1f9c:	20 91 83 23 	lds	r18, 0x2383
    1fa0:	30 e0       	ldi	r19, 0x00	; 0
    1fa2:	08 2e       	mov	r0, r24
    1fa4:	02 c0       	rjmp	.+4      	; 0x1faa <timeout_test_and_clear_expired+0x12>
    1fa6:	35 95       	asr	r19
    1fa8:	27 95       	ror	r18
    1faa:	0a 94       	dec	r0
    1fac:	e2 f7       	brpl	.-8      	; 0x1fa6 <timeout_test_and_clear_expired+0xe>
    1fae:	20 ff       	sbrs	r18, 0
    1fb0:	16 c0       	rjmp	.+44     	; 0x1fde <timeout_test_and_clear_expired+0x46>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    1fb2:	4f b7       	in	r20, 0x3f	; 63
	cpu_irq_disable();
    1fb4:	f8 94       	cli
			flags = cpu_irq_save();
			timeout_expired &= ~(1 << id);
    1fb6:	21 e0       	ldi	r18, 0x01	; 1
    1fb8:	30 e0       	ldi	r19, 0x00	; 0
    1fba:	b9 01       	movw	r22, r18
    1fbc:	02 c0       	rjmp	.+4      	; 0x1fc2 <timeout_test_and_clear_expired+0x2a>
    1fbe:	66 0f       	add	r22, r22
    1fc0:	77 1f       	adc	r23, r23
    1fc2:	8a 95       	dec	r24
    1fc4:	e2 f7       	brpl	.-8      	; 0x1fbe <timeout_test_and_clear_expired+0x26>
    1fc6:	cb 01       	movw	r24, r22
    1fc8:	80 95       	com	r24
    1fca:	90 91 83 23 	lds	r25, 0x2383
    1fce:	89 23       	and	r24, r25
    1fd0:	80 93 83 23 	sts	0x2383, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1fd4:	4f bf       	out	0x3f, r20	; 63
			cpu_irq_restore(flags);
			return true;
    1fd6:	81 e0       	ldi	r24, 0x01	; 1
    1fd8:	08 95       	ret
		}
	}

	return false;
    1fda:	80 e0       	ldi	r24, 0x00	; 0
    1fdc:	08 95       	ret
    1fde:	80 e0       	ldi	r24, 0x00	; 0
}
    1fe0:	08 95       	ret

00001fe2 <timeout_stop>:

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    1fe2:	4f b7       	in	r20, 0x3f	; 63
	cpu_irq_disable();
    1fe4:	f8 94       	cli
 */
void timeout_stop(timeout_id_t id)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	timeout_active &= ~(1 << id);
    1fe6:	21 e0       	ldi	r18, 0x01	; 1
    1fe8:	30 e0       	ldi	r19, 0x00	; 0
    1fea:	b9 01       	movw	r22, r18
    1fec:	02 c0       	rjmp	.+4      	; 0x1ff2 <timeout_stop+0x10>
    1fee:	66 0f       	add	r22, r22
    1ff0:	77 1f       	adc	r23, r23
    1ff2:	8a 95       	dec	r24
    1ff4:	e2 f7       	brpl	.-8      	; 0x1fee <timeout_stop+0xc>
    1ff6:	cb 01       	movw	r24, r22
    1ff8:	80 95       	com	r24
    1ffa:	90 91 62 23 	lds	r25, 0x2362
    1ffe:	89 23       	and	r24, r25
    2000:	80 93 62 23 	sts	0x2362, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    2004:	4f bf       	out	0x3f, r20	; 63
    2006:	08 95       	ret

00002008 <get_current_pulse_counter>:
        _DEBUG_putc((char)nvm_eeprom_read_byte(addr));
        DEBUG_puts("\n \r");
        addr++;
    }
    return 0;
}
    2008:	8f b7       	in	r24, 0x3f	; 63
    200a:	f8 94       	cli
    200c:	8f bf       	out	0x3f, r24	; 63
    200e:	60 e0       	ldi	r22, 0x00	; 0
    2010:	70 e0       	ldi	r23, 0x00	; 0
    2012:	cb 01       	movw	r24, r22
    2014:	08 95       	ret

00002016 <get_midnight_pulse_counter>:
    2016:	8f b7       	in	r24, 0x3f	; 63
    2018:	f8 94       	cli
    201a:	8f bf       	out	0x3f, r24	; 63
    201c:	60 e0       	ldi	r22, 0x00	; 0
    201e:	70 e0       	ldi	r23, 0x00	; 0
    2020:	cb 01       	movw	r24, r22
    2022:	08 95       	ret

00002024 <reset_avr>:
    2024:	cf 93       	push	r28
    2026:	df 93       	push	r29
    2028:	cd b7       	in	r28, 0x3d	; 61
    202a:	de b7       	in	r29, 0x3e	; 62
    202c:	61 97       	sbiw	r28, 0x11	; 17
    202e:	cd bf       	out	0x3d, r28	; 61
    2030:	de bf       	out	0x3e, r29	; 62
    2032:	80 e0       	ldi	r24, 0x00	; 0
    2034:	e9 df       	rcall	.-46     	; 0x2008 <get_current_pulse_counter>
    2036:	69 83       	std	Y+1, r22	; 0x01
    2038:	7a 83       	std	Y+2, r23	; 0x02
    203a:	8b 83       	std	Y+3, r24	; 0x03
    203c:	9c 83       	std	Y+4, r25	; 0x04
    203e:	81 e0       	ldi	r24, 0x01	; 1
    2040:	e3 df       	rcall	.-58     	; 0x2008 <get_current_pulse_counter>
    2042:	6d 83       	std	Y+5, r22	; 0x05
    2044:	7e 83       	std	Y+6, r23	; 0x06
    2046:	8f 83       	std	Y+7, r24	; 0x07
    2048:	98 87       	std	Y+8, r25	; 0x08
    204a:	80 e0       	ldi	r24, 0x00	; 0
    204c:	e4 df       	rcall	.-56     	; 0x2016 <get_midnight_pulse_counter>
    204e:	69 87       	std	Y+9, r22	; 0x09
    2050:	7a 87       	std	Y+10, r23	; 0x0a
    2052:	8b 87       	std	Y+11, r24	; 0x0b
    2054:	9c 87       	std	Y+12, r25	; 0x0c
    2056:	81 e0       	ldi	r24, 0x01	; 1
    2058:	de df       	rcall	.-68     	; 0x2016 <get_midnight_pulse_counter>
    205a:	6d 87       	std	Y+13, r22	; 0x0d
    205c:	7e 87       	std	Y+14, r23	; 0x0e
    205e:	8f 87       	std	Y+15, r24	; 0x0f
    2060:	98 8b       	std	Y+16, r25	; 0x10
    2062:	60 e1       	ldi	r22, 0x10	; 16
    2064:	ce 01       	movw	r24, r28
    2066:	01 96       	adiw	r24, 0x01	; 1
    2068:	0e 94 28 01 	call	0x250	; 0x250 <crc8_compute>
    206c:	89 8b       	std	Y+17, r24	; 0x11
    206e:	41 e1       	ldi	r20, 0x11	; 17
    2070:	50 e0       	ldi	r21, 0x00	; 0
    2072:	be 01       	movw	r22, r28
    2074:	6f 5f       	subi	r22, 0xFF	; 255
    2076:	7f 4f       	sbci	r23, 0xFF	; 255
    2078:	83 ec       	ldi	r24, 0xC3	; 195
    207a:	90 e0       	ldi	r25, 0x00	; 0
    207c:	0e 94 df 04 	call	0x9be	; 0x9be <nvm_eeprom_erase_and_write_buffer>
    2080:	e0 ec       	ldi	r30, 0xC0	; 192
    2082:	f1 e0       	ldi	r31, 0x01	; 1
    2084:	87 85       	ldd	r24, Z+15	; 0x0f
    2086:	88 23       	and	r24, r24
    2088:	ec f3       	brlt	.-6      	; 0x2084 <reset_avr+0x60>
    208a:	8c e6       	ldi	r24, 0x6C	; 108
    208c:	91 e2       	ldi	r25, 0x21	; 33
    208e:	0e 94 14 03 	call	0x628	; 0x628 <DEBUG_putcrlf>
    2092:	f8 94       	cli
    2094:	61 e0       	ldi	r22, 0x01	; 1
    2096:	89 e7       	ldi	r24, 0x79	; 121
    2098:	90 e0       	ldi	r25, 0x00	; 0
    209a:	0e 94 43 04 	call	0x886	; 0x886 <ccp_write_io>
    209e:	ff cf       	rjmp	.-2      	; 0x209e <reset_avr+0x7a>

000020a0 <__vector_64>:
    20a0:	1f 92       	push	r1
    20a2:	0f 92       	push	r0
    20a4:	0f b6       	in	r0, 0x3f	; 63
    20a6:	0f 92       	push	r0
    20a8:	11 24       	eor	r1, r1
    20aa:	8f 93       	push	r24
    20ac:	ef 93       	push	r30
    20ae:	ff 93       	push	r31
    20b0:	81 e0       	ldi	r24, 0x01	; 1
    20b2:	e0 e6       	ldi	r30, 0x60	; 96
    20b4:	f6 e0       	ldi	r31, 0x06	; 6
    20b6:	84 87       	std	Z+12, r24	; 0x0c
    20b8:	ff 91       	pop	r31
    20ba:	ef 91       	pop	r30
    20bc:	8f 91       	pop	r24
    20be:	0f 90       	pop	r0
    20c0:	0f be       	out	0x3f, r0	; 63
    20c2:	0f 90       	pop	r0
    20c4:	1f 90       	pop	r1
    20c6:	18 95       	reti

000020c8 <__vector_2>:
    20c8:	1f 92       	push	r1
    20ca:	0f 92       	push	r0
    20cc:	0f b6       	in	r0, 0x3f	; 63
    20ce:	0f 92       	push	r0
    20d0:	11 24       	eor	r1, r1
    20d2:	8f 93       	push	r24
    20d4:	ef 93       	push	r30
    20d6:	ff 93       	push	r31
    20d8:	81 e0       	ldi	r24, 0x01	; 1
    20da:	e0 e4       	ldi	r30, 0x40	; 64
    20dc:	f6 e0       	ldi	r31, 0x06	; 6
    20de:	84 87       	std	Z+12, r24	; 0x0c
    20e0:	ff 91       	pop	r31
    20e2:	ef 91       	pop	r30
    20e4:	8f 91       	pop	r24
    20e6:	0f 90       	pop	r0
    20e8:	0f be       	out	0x3f, r0	; 63
    20ea:	0f 90       	pop	r0
    20ec:	1f 90       	pop	r1
    20ee:	18 95       	reti

000020f0 <__vector_34>:
    20f0:	1f 92       	push	r1
    20f2:	0f 92       	push	r0
    20f4:	0f b6       	in	r0, 0x3f	; 63
    20f6:	0f 92       	push	r0
    20f8:	11 24       	eor	r1, r1
    20fa:	8f 93       	push	r24
    20fc:	ef 93       	push	r30
    20fe:	ff 93       	push	r31
    2100:	81 e0       	ldi	r24, 0x01	; 1
    2102:	e0 e2       	ldi	r30, 0x20	; 32
    2104:	f6 e0       	ldi	r31, 0x06	; 6
    2106:	84 87       	std	Z+12, r24	; 0x0c
    2108:	ff 91       	pop	r31
    210a:	ef 91       	pop	r30
    210c:	8f 91       	pop	r24
    210e:	0f 90       	pop	r0
    2110:	0f be       	out	0x3f, r0	; 63
    2112:	0f 90       	pop	r0
    2114:	1f 90       	pop	r1
    2116:	18 95       	reti

00002118 <__vector_66>:
    2118:	1f 92       	push	r1
    211a:	0f 92       	push	r0
    211c:	0f b6       	in	r0, 0x3f	; 63
    211e:	0f 92       	push	r0
    2120:	11 24       	eor	r1, r1
    2122:	8f 93       	push	r24
    2124:	ef 93       	push	r30
    2126:	ff 93       	push	r31
    2128:	81 e0       	ldi	r24, 0x01	; 1
    212a:	e0 e0       	ldi	r30, 0x00	; 0
    212c:	f6 e0       	ldi	r31, 0x06	; 6
    212e:	84 87       	std	Z+12, r24	; 0x0c
    2130:	ff 91       	pop	r31
    2132:	ef 91       	pop	r30
    2134:	8f 91       	pop	r24
    2136:	0f 90       	pop	r0
    2138:	0f be       	out	0x3f, r0	; 63
    213a:	0f 90       	pop	r0
    213c:	1f 90       	pop	r1
    213e:	18 95       	reti

00002140 <wipe_ica1_eeprom>:
    2140:	cf 93       	push	r28
    2142:	df 93       	push	r29
    2144:	81 30       	cpi	r24, 0x01	; 1
    2146:	79 f0       	breq	.+30     	; 0x2166 <wipe_ica1_eeprom+0x26>
    2148:	82 30       	cpi	r24, 0x02	; 2
    214a:	c1 f0       	breq	.+48     	; 0x217c <wipe_ica1_eeprom+0x3c>
    214c:	81 11       	cpse	r24, r1
    214e:	20 c0       	rjmp	.+64     	; 0x2190 <wipe_ica1_eeprom+0x50>
    2150:	c0 e0       	ldi	r28, 0x00	; 0
    2152:	d0 e0       	ldi	r29, 0x00	; 0
    2154:	6f ef       	ldi	r22, 0xFF	; 255
    2156:	ce 01       	movw	r24, r28
    2158:	0e 94 7d 04 	call	0x8fa	; 0x8fa <nvm_eeprom_write_byte>
    215c:	21 96       	adiw	r28, 0x01	; 1
    215e:	c0 31       	cpi	r28, 0x10	; 16
    2160:	d1 05       	cpc	r29, r1
    2162:	c1 f7       	brne	.-16     	; 0x2154 <wipe_ica1_eeprom+0x14>
    2164:	15 c0       	rjmp	.+42     	; 0x2190 <wipe_ica1_eeprom+0x50>
    2166:	ca e0       	ldi	r28, 0x0A	; 10
    2168:	d0 e0       	ldi	r29, 0x00	; 0
    216a:	6f ef       	ldi	r22, 0xFF	; 255
    216c:	ce 01       	movw	r24, r28
    216e:	0e 94 7d 04 	call	0x8fa	; 0x8fa <nvm_eeprom_write_byte>
    2172:	21 96       	adiw	r28, 0x01	; 1
    2174:	c0 32       	cpi	r28, 0x20	; 32
    2176:	d1 05       	cpc	r29, r1
    2178:	c1 f7       	brne	.-16     	; 0x216a <wipe_ica1_eeprom+0x2a>
    217a:	0a c0       	rjmp	.+20     	; 0x2190 <wipe_ica1_eeprom+0x50>
    217c:	c4 e1       	ldi	r28, 0x14	; 20
    217e:	d0 e0       	ldi	r29, 0x00	; 0
    2180:	6f ef       	ldi	r22, 0xFF	; 255
    2182:	ce 01       	movw	r24, r28
    2184:	0e 94 7d 04 	call	0x8fa	; 0x8fa <nvm_eeprom_write_byte>
    2188:	21 96       	adiw	r28, 0x01	; 1
    218a:	c0 33       	cpi	r28, 0x30	; 48
    218c:	d1 05       	cpc	r29, r1
    218e:	c1 f7       	brne	.-16     	; 0x2180 <wipe_ica1_eeprom+0x40>
    2190:	df 91       	pop	r29
    2192:	cf 91       	pop	r28
    2194:	08 95       	ret

00002196 <wipe_ica2_eeprom>:
    2196:	cf 93       	push	r28
    2198:	df 93       	push	r29
    219a:	81 30       	cpi	r24, 0x01	; 1
    219c:	79 f0       	breq	.+30     	; 0x21bc <wipe_ica2_eeprom+0x26>
    219e:	82 30       	cpi	r24, 0x02	; 2
    21a0:	c1 f0       	breq	.+48     	; 0x21d2 <wipe_ica2_eeprom+0x3c>
    21a2:	81 11       	cpse	r24, r1
    21a4:	20 c0       	rjmp	.+64     	; 0x21e6 <wipe_ica2_eeprom+0x50>
    21a6:	ce e1       	ldi	r28, 0x1E	; 30
    21a8:	d0 e0       	ldi	r29, 0x00	; 0
    21aa:	6f ef       	ldi	r22, 0xFF	; 255
    21ac:	ce 01       	movw	r24, r28
    21ae:	0e 94 7d 04 	call	0x8fa	; 0x8fa <nvm_eeprom_write_byte>
    21b2:	21 96       	adiw	r28, 0x01	; 1
    21b4:	c0 34       	cpi	r28, 0x40	; 64
    21b6:	d1 05       	cpc	r29, r1
    21b8:	c1 f7       	brne	.-16     	; 0x21aa <wipe_ica2_eeprom+0x14>
    21ba:	15 c0       	rjmp	.+42     	; 0x21e6 <wipe_ica2_eeprom+0x50>
    21bc:	c8 e2       	ldi	r28, 0x28	; 40
    21be:	d0 e0       	ldi	r29, 0x00	; 0
    21c0:	6f ef       	ldi	r22, 0xFF	; 255
    21c2:	ce 01       	movw	r24, r28
    21c4:	0e 94 7d 04 	call	0x8fa	; 0x8fa <nvm_eeprom_write_byte>
    21c8:	21 96       	adiw	r28, 0x01	; 1
    21ca:	c0 35       	cpi	r28, 0x50	; 80
    21cc:	d1 05       	cpc	r29, r1
    21ce:	c1 f7       	brne	.-16     	; 0x21c0 <wipe_ica2_eeprom+0x2a>
    21d0:	0a c0       	rjmp	.+20     	; 0x21e6 <wipe_ica2_eeprom+0x50>
    21d2:	c2 e3       	ldi	r28, 0x32	; 50
    21d4:	d0 e0       	ldi	r29, 0x00	; 0
    21d6:	6f ef       	ldi	r22, 0xFF	; 255
    21d8:	ce 01       	movw	r24, r28
    21da:	0e 94 7d 04 	call	0x8fa	; 0x8fa <nvm_eeprom_write_byte>
    21de:	21 96       	adiw	r28, 0x01	; 1
    21e0:	c0 36       	cpi	r28, 0x60	; 96
    21e2:	d1 05       	cpc	r29, r1
    21e4:	c1 f7       	brne	.-16     	; 0x21d6 <wipe_ica2_eeprom+0x40>
    21e6:	df 91       	pop	r29
    21e8:	cf 91       	pop	r28
    21ea:	08 95       	ret

000021ec <wipe_ica3_eeprom>:
    21ec:	cf 93       	push	r28
    21ee:	df 93       	push	r29
    21f0:	81 30       	cpi	r24, 0x01	; 1
    21f2:	79 f0       	breq	.+30     	; 0x2212 <wipe_ica3_eeprom+0x26>
    21f4:	82 30       	cpi	r24, 0x02	; 2
    21f6:	c1 f0       	breq	.+48     	; 0x2228 <wipe_ica3_eeprom+0x3c>
    21f8:	81 11       	cpse	r24, r1
    21fa:	20 c0       	rjmp	.+64     	; 0x223c <wipe_ica3_eeprom+0x50>
    21fc:	cc e3       	ldi	r28, 0x3C	; 60
    21fe:	d0 e0       	ldi	r29, 0x00	; 0
    2200:	6f ef       	ldi	r22, 0xFF	; 255
    2202:	ce 01       	movw	r24, r28
    2204:	0e 94 7d 04 	call	0x8fa	; 0x8fa <nvm_eeprom_write_byte>
    2208:	21 96       	adiw	r28, 0x01	; 1
    220a:	c0 37       	cpi	r28, 0x70	; 112
    220c:	d1 05       	cpc	r29, r1
    220e:	c1 f7       	brne	.-16     	; 0x2200 <wipe_ica3_eeprom+0x14>
    2210:	15 c0       	rjmp	.+42     	; 0x223c <wipe_ica3_eeprom+0x50>
    2212:	c6 e4       	ldi	r28, 0x46	; 70
    2214:	d0 e0       	ldi	r29, 0x00	; 0
    2216:	6f ef       	ldi	r22, 0xFF	; 255
    2218:	ce 01       	movw	r24, r28
    221a:	0e 94 7d 04 	call	0x8fa	; 0x8fa <nvm_eeprom_write_byte>
    221e:	21 96       	adiw	r28, 0x01	; 1
    2220:	c0 38       	cpi	r28, 0x80	; 128
    2222:	d1 05       	cpc	r29, r1
    2224:	c1 f7       	brne	.-16     	; 0x2216 <wipe_ica3_eeprom+0x2a>
    2226:	0a c0       	rjmp	.+20     	; 0x223c <wipe_ica3_eeprom+0x50>
    2228:	c0 e5       	ldi	r28, 0x50	; 80
    222a:	d0 e0       	ldi	r29, 0x00	; 0
    222c:	6f ef       	ldi	r22, 0xFF	; 255
    222e:	ce 01       	movw	r24, r28
    2230:	0e 94 7d 04 	call	0x8fa	; 0x8fa <nvm_eeprom_write_byte>
    2234:	21 96       	adiw	r28, 0x01	; 1
    2236:	c0 39       	cpi	r28, 0x90	; 144
    2238:	d1 05       	cpc	r29, r1
    223a:	c1 f7       	brne	.-16     	; 0x222c <wipe_ica3_eeprom+0x40>
    223c:	df 91       	pop	r29
    223e:	cf 91       	pop	r28
    2240:	08 95       	ret

00002242 <get_unsolicited_commands>:
    2242:	cf 92       	push	r12
    2244:	df 92       	push	r13
    2246:	ef 92       	push	r14
    2248:	ff 92       	push	r15
    224a:	0f 93       	push	r16
    224c:	1f 93       	push	r17
    224e:	cf 93       	push	r28
    2250:	df 93       	push	r29
    2252:	6c 01       	movw	r12, r24
    2254:	7b 01       	movw	r14, r22
    2256:	c0 e0       	ldi	r28, 0x00	; 0
    2258:	d0 e0       	ldi	r29, 0x00	; 0
    225a:	8c 01       	movw	r16, r24
    225c:	01 50       	subi	r16, 0x01	; 1
    225e:	11 09       	sbc	r17, r1
    2260:	0e 94 41 03 	call	0x682	; 0x682 <MODEM_get_byte>
    2264:	c0 17       	cp	r28, r16
    2266:	d1 07       	cpc	r29, r17
    2268:	24 f4       	brge	.+8      	; 0x2272 <get_unsolicited_commands+0x30>
    226a:	f7 01       	movw	r30, r14
    226c:	ec 0f       	add	r30, r28
    226e:	fd 1f       	adc	r31, r29
    2270:	80 83       	st	Z, r24
    2272:	21 96       	adiw	r28, 0x01	; 1
    2274:	8d 30       	cpi	r24, 0x0D	; 13
    2276:	11 f0       	breq	.+4      	; 0x227c <get_unsolicited_commands+0x3a>
    2278:	8a 30       	cpi	r24, 0x0A	; 10
    227a:	91 f7       	brne	.-28     	; 0x2260 <get_unsolicited_commands+0x1e>
    227c:	ec 0c       	add	r14, r12
    227e:	fd 1c       	adc	r15, r13
    2280:	f7 01       	movw	r30, r14
    2282:	31 97       	sbiw	r30, 0x01	; 1
    2284:	10 82       	st	Z, r1
    2286:	df 91       	pop	r29
    2288:	cf 91       	pop	r28
    228a:	1f 91       	pop	r17
    228c:	0f 91       	pop	r16
    228e:	ff 90       	pop	r15
    2290:	ef 90       	pop	r14
    2292:	df 90       	pop	r13
    2294:	cf 90       	pop	r12
    2296:	08 95       	ret

00002298 <clear_temp_string>:
    2298:	e6 2f       	mov	r30, r22
    229a:	f7 2f       	mov	r31, r23
    229c:	80 e0       	ldi	r24, 0x00	; 0
    229e:	90 e0       	ldi	r25, 0x00	; 0
    22a0:	11 92       	st	Z+, r1
    22a2:	01 96       	adiw	r24, 0x01	; 1
    22a4:	8c 33       	cpi	r24, 0x3C	; 60
    22a6:	91 05       	cpc	r25, r1
    22a8:	d9 f7       	brne	.-10     	; 0x22a0 <clear_temp_string+0x8>
    22aa:	08 95       	ret

000022ac <ack_job>:
    22ac:	cf 93       	push	r28
    22ae:	df 93       	push	r29
    22b0:	cd b7       	in	r28, 0x3d	; 61
    22b2:	de b7       	in	r29, 0x3e	; 62
    22b4:	ec 97       	sbiw	r28, 0x3c	; 60
    22b6:	cd bf       	out	0x3d, r28	; 61
    22b8:	de bf       	out	0x3e, r29	; 62
    22ba:	23 e1       	ldi	r18, 0x13	; 19
    22bc:	e5 e1       	ldi	r30, 0x15	; 21
    22be:	f0 e2       	ldi	r31, 0x20	; 32
    22c0:	de 01       	movw	r26, r28
    22c2:	11 96       	adiw	r26, 0x01	; 1
    22c4:	01 90       	ld	r0, Z+
    22c6:	0d 92       	st	X+, r0
    22c8:	2a 95       	dec	r18
    22ca:	e1 f7       	brne	.-8      	; 0x22c4 <ack_job+0x18>
    22cc:	bc 01       	movw	r22, r24
    22ce:	ce 01       	movw	r24, r28
    22d0:	01 96       	adiw	r24, 0x01	; 1
    22d2:	0e 94 6e 1d 	call	0x3adc	; 0x3adc <strcat>
    22d6:	ce 01       	movw	r24, r28
    22d8:	01 96       	adiw	r24, 0x01	; 1
    22da:	0e 94 4a 03 	call	0x694	; 0x694 <MODEM_raw_puts>
    22de:	8a e0       	ldi	r24, 0x0A	; 10
    22e0:	0e 94 43 03 	call	0x686	; 0x686 <MODEM_raw_putb>
    22e4:	8d e0       	ldi	r24, 0x0D	; 13
    22e6:	0e 94 43 03 	call	0x686	; 0x686 <MODEM_raw_putb>
    22ea:	80 e0       	ldi	r24, 0x00	; 0
    22ec:	92 e1       	ldi	r25, 0x12	; 18
    22ee:	aa e7       	ldi	r26, 0x7A	; 122
    22f0:	b0 e0       	ldi	r27, 0x00	; 0
    22f2:	01 97       	sbiw	r24, 0x01	; 1
    22f4:	a1 09       	sbc	r26, r1
    22f6:	b1 09       	sbc	r27, r1
    22f8:	e1 f7       	brne	.-8      	; 0x22f2 <ack_job+0x46>
    22fa:	ec 96       	adiw	r28, 0x3c	; 60
    22fc:	cd bf       	out	0x3d, r28	; 61
    22fe:	de bf       	out	0x3e, r29	; 62
    2300:	df 91       	pop	r29
    2302:	cf 91       	pop	r28
    2304:	08 95       	ret

00002306 <pwm_toggle>:
    2306:	0f 93       	push	r16
    2308:	1f 93       	push	r17
    230a:	cf 93       	push	r28
    230c:	df 93       	push	r29
    230e:	cd b7       	in	r28, 0x3d	; 61
    2310:	de b7       	in	r29, 0x3e	; 62
    2312:	2a 97       	sbiw	r28, 0x0a	; 10
    2314:	cd bf       	out	0x3d, r28	; 61
    2316:	de bf       	out	0x3e, r29	; 62
    2318:	16 2f       	mov	r17, r22
    231a:	04 2f       	mov	r16, r20
    231c:	81 30       	cpi	r24, 0x01	; 1
    231e:	91 05       	cpc	r25, r1
    2320:	91 f0       	breq	.+36     	; 0x2346 <pwm_toggle+0x40>
    2322:	1c f4       	brge	.+6      	; 0x232a <pwm_toggle+0x24>
    2324:	89 2b       	or	r24, r25
    2326:	39 f0       	breq	.+14     	; 0x2336 <pwm_toggle+0x30>
    2328:	25 c0       	rjmp	.+74     	; 0x2374 <pwm_toggle+0x6e>
    232a:	82 30       	cpi	r24, 0x02	; 2
    232c:	91 05       	cpc	r25, r1
    232e:	99 f0       	breq	.+38     	; 0x2356 <pwm_toggle+0x50>
    2330:	03 97       	sbiw	r24, 0x03	; 3
    2332:	01 f5       	brne	.+64     	; 0x2374 <pwm_toggle+0x6e>
    2334:	18 c0       	rjmp	.+48     	; 0x2366 <pwm_toggle+0x60>
    2336:	41 e0       	ldi	r20, 0x01	; 1
    2338:	50 e0       	ldi	r21, 0x00	; 0
    233a:	62 e0       	ldi	r22, 0x02	; 2
    233c:	70 e0       	ldi	r23, 0x00	; 0
    233e:	ce 01       	movw	r24, r28
    2340:	01 96       	adiw	r24, 0x01	; 1
    2342:	8f dc       	rcall	.-1762   	; 0x1c62 <pwm_init>
    2344:	17 c0       	rjmp	.+46     	; 0x2374 <pwm_toggle+0x6e>
    2346:	42 e0       	ldi	r20, 0x02	; 2
    2348:	50 e0       	ldi	r21, 0x00	; 0
    234a:	62 e0       	ldi	r22, 0x02	; 2
    234c:	70 e0       	ldi	r23, 0x00	; 0
    234e:	ce 01       	movw	r24, r28
    2350:	01 96       	adiw	r24, 0x01	; 1
    2352:	87 dc       	rcall	.-1778   	; 0x1c62 <pwm_init>
    2354:	0f c0       	rjmp	.+30     	; 0x2374 <pwm_toggle+0x6e>
    2356:	43 e0       	ldi	r20, 0x03	; 3
    2358:	50 e0       	ldi	r21, 0x00	; 0
    235a:	62 e0       	ldi	r22, 0x02	; 2
    235c:	70 e0       	ldi	r23, 0x00	; 0
    235e:	ce 01       	movw	r24, r28
    2360:	01 96       	adiw	r24, 0x01	; 1
    2362:	7f dc       	rcall	.-1794   	; 0x1c62 <pwm_init>
    2364:	07 c0       	rjmp	.+14     	; 0x2374 <pwm_toggle+0x6e>
    2366:	44 e0       	ldi	r20, 0x04	; 4
    2368:	50 e0       	ldi	r21, 0x00	; 0
    236a:	62 e0       	ldi	r22, 0x02	; 2
    236c:	70 e0       	ldi	r23, 0x00	; 0
    236e:	ce 01       	movw	r24, r28
    2370:	01 96       	adiw	r24, 0x01	; 1
    2372:	77 dc       	rcall	.-1810   	; 0x1c62 <pwm_init>
    2374:	11 23       	and	r17, r17
    2376:	29 f0       	breq	.+10     	; 0x2382 <pwm_toggle+0x7c>
    2378:	60 2f       	mov	r22, r16
    237a:	ce 01       	movw	r24, r28
    237c:	01 96       	adiw	r24, 0x01	; 1
    237e:	32 dd       	rcall	.-1436   	; 0x1de4 <pwm_start>
    2380:	05 c0       	rjmp	.+10     	; 0x238c <pwm_toggle+0x86>
    2382:	e9 81       	ldd	r30, Y+1	; 0x01
    2384:	fa 81       	ldd	r31, Y+2	; 0x02
    2386:	80 81       	ld	r24, Z
    2388:	80 7f       	andi	r24, 0xF0	; 240
    238a:	80 83       	st	Z, r24
    238c:	2a 96       	adiw	r28, 0x0a	; 10
    238e:	cd bf       	out	0x3d, r28	; 61
    2390:	de bf       	out	0x3e, r29	; 62
    2392:	df 91       	pop	r29
    2394:	cf 91       	pop	r28
    2396:	1f 91       	pop	r17
    2398:	0f 91       	pop	r16
    239a:	08 95       	ret

0000239c <decode>:
    239c:	2f 92       	push	r2
    239e:	3f 92       	push	r3
    23a0:	4f 92       	push	r4
    23a2:	5f 92       	push	r5
    23a4:	6f 92       	push	r6
    23a6:	7f 92       	push	r7
    23a8:	8f 92       	push	r8
    23aa:	9f 92       	push	r9
    23ac:	af 92       	push	r10
    23ae:	bf 92       	push	r11
    23b0:	cf 92       	push	r12
    23b2:	df 92       	push	r13
    23b4:	ef 92       	push	r14
    23b6:	ff 92       	push	r15
    23b8:	0f 93       	push	r16
    23ba:	1f 93       	push	r17
    23bc:	cf 93       	push	r28
    23be:	df 93       	push	r29
    23c0:	cd b7       	in	r28, 0x3d	; 61
    23c2:	de b7       	in	r29, 0x3e	; 62
    23c4:	28 97       	sbiw	r28, 0x08	; 8
    23c6:	cd bf       	out	0x3d, r28	; 61
    23c8:	de bf       	out	0x3e, r29	; 62
    23ca:	7c 01       	movw	r14, r24
    23cc:	68 e2       	ldi	r22, 0x28	; 40
    23ce:	70 e2       	ldi	r23, 0x20	; 32
    23d0:	0e 94 6b 1d 	call	0x3ad6	; 0x3ad6 <strtok>
    23d4:	8c 01       	movw	r16, r24
    23d6:	6c e2       	ldi	r22, 0x2C	; 44
    23d8:	70 e2       	ldi	r23, 0x20	; 32
    23da:	c7 01       	movw	r24, r14
    23dc:	0e 94 89 1d 	call	0x3b12	; 0x3b12 <strstr>
    23e0:	89 2b       	or	r24, r25
    23e2:	09 f4       	brne	.+2      	; 0x23e6 <decode+0x4a>
    23e4:	9e c0       	rjmp	.+316    	; 0x2522 <decode+0x186>
    23e6:	d7 01       	movw	r26, r14
    23e8:	50 96       	adiw	r26, 0x10	; 16
    23ea:	fe 01       	movw	r30, r28
    23ec:	31 96       	adiw	r30, 0x01	; 1
    23ee:	ce 01       	movw	r24, r28
    23f0:	09 96       	adiw	r24, 0x09	; 9
    23f2:	2d 91       	ld	r18, X+
    23f4:	21 93       	st	Z+, r18
    23f6:	e8 17       	cp	r30, r24
    23f8:	f9 07       	cpc	r31, r25
    23fa:	d9 f7       	brne	.-10     	; 0x23f2 <decode+0x56>
    23fc:	8f 81       	ldd	r24, Y+7	; 0x07
    23fe:	99 27       	eor	r25, r25
    2400:	87 fd       	sbrc	r24, 7
    2402:	90 95       	com	r25
    2404:	c0 97       	sbiw	r24, 0x30	; 48
    2406:	aa 27       	eor	r26, r26
    2408:	97 fd       	sbrc	r25, 7
    240a:	a0 95       	com	r26
    240c:	ba 2f       	mov	r27, r26
    240e:	88 0f       	add	r24, r24
    2410:	99 1f       	adc	r25, r25
    2412:	aa 1f       	adc	r26, r26
    2414:	bb 1f       	adc	r27, r27
    2416:	6c 01       	movw	r12, r24
    2418:	7d 01       	movw	r14, r26
    241a:	cc 0c       	add	r12, r12
    241c:	dd 1c       	adc	r13, r13
    241e:	ee 1c       	adc	r14, r14
    2420:	ff 1c       	adc	r15, r15
    2422:	cc 0c       	add	r12, r12
    2424:	dd 1c       	adc	r13, r13
    2426:	ee 1c       	adc	r14, r14
    2428:	ff 1c       	adc	r15, r15
    242a:	8c 0d       	add	r24, r12
    242c:	9d 1d       	adc	r25, r13
    242e:	ae 1d       	adc	r26, r14
    2430:	bf 1d       	adc	r27, r15
    2432:	48 85       	ldd	r20, Y+8	; 0x08
    2434:	55 27       	eor	r21, r21
    2436:	47 fd       	sbrc	r20, 7
    2438:	50 95       	com	r21
    243a:	40 53       	subi	r20, 0x30	; 48
    243c:	51 09       	sbc	r21, r1
    243e:	66 27       	eor	r22, r22
    2440:	57 fd       	sbrc	r21, 7
    2442:	60 95       	com	r22
    2444:	76 2f       	mov	r23, r22
    2446:	6c 01       	movw	r12, r24
    2448:	7d 01       	movw	r14, r26
    244a:	c4 0e       	add	r12, r20
    244c:	d5 1e       	adc	r13, r21
    244e:	e6 1e       	adc	r14, r22
    2450:	f7 1e       	adc	r15, r23
    2452:	89 81       	ldd	r24, Y+1	; 0x01
    2454:	99 27       	eor	r25, r25
    2456:	87 fd       	sbrc	r24, 7
    2458:	90 95       	com	r25
    245a:	c0 97       	sbiw	r24, 0x30	; 48
    245c:	aa 27       	eor	r26, r26
    245e:	97 fd       	sbrc	r25, 7
    2460:	a0 95       	com	r26
    2462:	ba 2f       	mov	r27, r26
    2464:	88 0f       	add	r24, r24
    2466:	99 1f       	adc	r25, r25
    2468:	aa 1f       	adc	r26, r26
    246a:	bb 1f       	adc	r27, r27
    246c:	ac 01       	movw	r20, r24
    246e:	bd 01       	movw	r22, r26
    2470:	44 0f       	add	r20, r20
    2472:	55 1f       	adc	r21, r21
    2474:	66 1f       	adc	r22, r22
    2476:	77 1f       	adc	r23, r23
    2478:	44 0f       	add	r20, r20
    247a:	55 1f       	adc	r21, r21
    247c:	66 1f       	adc	r22, r22
    247e:	77 1f       	adc	r23, r23
    2480:	84 0f       	add	r24, r20
    2482:	95 1f       	adc	r25, r21
    2484:	a6 1f       	adc	r26, r22
    2486:	b7 1f       	adc	r27, r23
    2488:	4a 81       	ldd	r20, Y+2	; 0x02
    248a:	55 27       	eor	r21, r21
    248c:	47 fd       	sbrc	r20, 7
    248e:	50 95       	com	r21
    2490:	40 53       	subi	r20, 0x30	; 48
    2492:	51 09       	sbc	r21, r1
    2494:	66 27       	eor	r22, r22
    2496:	57 fd       	sbrc	r21, 7
    2498:	60 95       	com	r22
    249a:	76 2f       	mov	r23, r22
    249c:	9a 01       	movw	r18, r20
    249e:	ab 01       	movw	r20, r22
    24a0:	28 0f       	add	r18, r24
    24a2:	39 1f       	adc	r19, r25
    24a4:	4a 1f       	adc	r20, r26
    24a6:	5b 1f       	adc	r21, r27
    24a8:	a0 e1       	ldi	r26, 0x10	; 16
    24aa:	be e0       	ldi	r27, 0x0E	; 14
    24ac:	0e 94 5b 1d 	call	0x3ab6	; 0x3ab6 <__muluhisi3>
    24b0:	c6 0e       	add	r12, r22
    24b2:	d7 1e       	adc	r13, r23
    24b4:	e8 1e       	adc	r14, r24
    24b6:	f9 1e       	adc	r15, r25
    24b8:	4c 81       	ldd	r20, Y+4	; 0x04
    24ba:	55 27       	eor	r21, r21
    24bc:	47 fd       	sbrc	r20, 7
    24be:	50 95       	com	r21
    24c0:	40 53       	subi	r20, 0x30	; 48
    24c2:	51 09       	sbc	r21, r1
    24c4:	66 27       	eor	r22, r22
    24c6:	57 fd       	sbrc	r21, 7
    24c8:	60 95       	com	r22
    24ca:	76 2f       	mov	r23, r22
    24cc:	44 0f       	add	r20, r20
    24ce:	55 1f       	adc	r21, r21
    24d0:	66 1f       	adc	r22, r22
    24d2:	77 1f       	adc	r23, r23
    24d4:	db 01       	movw	r26, r22
    24d6:	ca 01       	movw	r24, r20
    24d8:	88 0f       	add	r24, r24
    24da:	99 1f       	adc	r25, r25
    24dc:	aa 1f       	adc	r26, r26
    24de:	bb 1f       	adc	r27, r27
    24e0:	88 0f       	add	r24, r24
    24e2:	99 1f       	adc	r25, r25
    24e4:	aa 1f       	adc	r26, r26
    24e6:	bb 1f       	adc	r27, r27
    24e8:	48 0f       	add	r20, r24
    24ea:	59 1f       	adc	r21, r25
    24ec:	6a 1f       	adc	r22, r26
    24ee:	7b 1f       	adc	r23, r27
    24f0:	8d 81       	ldd	r24, Y+5	; 0x05
    24f2:	99 27       	eor	r25, r25
    24f4:	87 fd       	sbrc	r24, 7
    24f6:	90 95       	com	r25
    24f8:	c0 97       	sbiw	r24, 0x30	; 48
    24fa:	aa 27       	eor	r26, r26
    24fc:	97 fd       	sbrc	r25, 7
    24fe:	a0 95       	com	r26
    2500:	ba 2f       	mov	r27, r26
    2502:	9a 01       	movw	r18, r20
    2504:	ab 01       	movw	r20, r22
    2506:	28 0f       	add	r18, r24
    2508:	39 1f       	adc	r19, r25
    250a:	4a 1f       	adc	r20, r26
    250c:	5b 1f       	adc	r21, r27
    250e:	ac e3       	ldi	r26, 0x3C	; 60
    2510:	b0 e0       	ldi	r27, 0x00	; 0
    2512:	0e 94 5b 1d 	call	0x3ab6	; 0x3ab6 <__muluhisi3>
    2516:	6c 0d       	add	r22, r12
    2518:	7d 1d       	adc	r23, r13
    251a:	8e 1d       	adc	r24, r14
    251c:	9f 1d       	adc	r25, r15
    251e:	0e 94 20 05 	call	0xa40	; 0xa40 <rtc_set_time>
    2522:	01 2b       	or	r16, r17
    2524:	09 f4       	brne	.+2      	; 0x2528 <decode+0x18c>
    2526:	6f c0       	rjmp	.+222    	; 0x2606 <decode+0x26a>
    2528:	00 e0       	ldi	r16, 0x00	; 0
    252a:	10 e0       	ldi	r17, 0x00	; 0
    252c:	0f 2e       	mov	r0, r31
    252e:	fb e8       	ldi	r31, 0x8B	; 139
    2530:	8f 2e       	mov	r8, r31
    2532:	f3 e2       	ldi	r31, 0x23	; 35
    2534:	9f 2e       	mov	r9, r31
    2536:	f0 2d       	mov	r31, r0
    2538:	0f 2e       	mov	r0, r31
    253a:	ff e8       	ldi	r31, 0x8F	; 143
    253c:	af 2e       	mov	r10, r31
    253e:	f3 e2       	ldi	r31, 0x23	; 35
    2540:	bf 2e       	mov	r11, r31
    2542:	f0 2d       	mov	r31, r0
    2544:	0f 2e       	mov	r0, r31
    2546:	fd e8       	ldi	r31, 0x8D	; 141
    2548:	cf 2e       	mov	r12, r31
    254a:	f3 e2       	ldi	r31, 0x23	; 35
    254c:	df 2e       	mov	r13, r31
    254e:	f0 2d       	mov	r31, r0
    2550:	0f 2e       	mov	r0, r31
    2552:	f3 e9       	ldi	r31, 0x93	; 147
    2554:	6f 2e       	mov	r6, r31
    2556:	f3 e2       	ldi	r31, 0x23	; 35
    2558:	7f 2e       	mov	r7, r31
    255a:	f0 2d       	mov	r31, r0
    255c:	0f 2e       	mov	r0, r31
    255e:	f5 e8       	ldi	r31, 0x85	; 133
    2560:	4f 2e       	mov	r4, r31
    2562:	f3 e2       	ldi	r31, 0x23	; 35
    2564:	5f 2e       	mov	r5, r31
    2566:	f0 2d       	mov	r31, r0
    2568:	0f 2e       	mov	r0, r31
    256a:	f9 e8       	ldi	r31, 0x89	; 137
    256c:	2f 2e       	mov	r2, r31
    256e:	f3 e2       	ldi	r31, 0x23	; 35
    2570:	3f 2e       	mov	r3, r31
    2572:	f0 2d       	mov	r31, r0
    2574:	6a e2       	ldi	r22, 0x2A	; 42
    2576:	70 e2       	ldi	r23, 0x20	; 32
    2578:	80 e0       	ldi	r24, 0x00	; 0
    257a:	90 e0       	ldi	r25, 0x00	; 0
    257c:	0e 94 6b 1d 	call	0x3ad6	; 0x3ad6 <strtok>
    2580:	7c 01       	movw	r14, r24
    2582:	03 30       	cpi	r16, 0x03	; 3
    2584:	11 05       	cpc	r17, r1
    2586:	29 f1       	breq	.+74     	; 0x25d2 <decode+0x236>
    2588:	44 f4       	brge	.+16     	; 0x259a <decode+0x1fe>
    258a:	01 30       	cpi	r16, 0x01	; 1
    258c:	11 05       	cpc	r17, r1
    258e:	89 f0       	breq	.+34     	; 0x25b2 <decode+0x216>
    2590:	e4 f4       	brge	.+56     	; 0x25ca <decode+0x22e>
    2592:	01 15       	cp	r16, r1
    2594:	11 05       	cpc	r17, r1
    2596:	49 f0       	breq	.+18     	; 0x25aa <decode+0x20e>
    2598:	31 c0       	rjmp	.+98     	; 0x25fc <decode+0x260>
    259a:	05 30       	cpi	r16, 0x05	; 5
    259c:	11 05       	cpc	r17, r1
    259e:	09 f1       	breq	.+66     	; 0x25e2 <decode+0x246>
    25a0:	e4 f0       	brlt	.+56     	; 0x25da <decode+0x23e>
    25a2:	06 30       	cpi	r16, 0x06	; 6
    25a4:	11 05       	cpc	r17, r1
    25a6:	51 f5       	brne	.+84     	; 0x25fc <decode+0x260>
    25a8:	26 c0       	rjmp	.+76     	; 0x25f6 <decode+0x25a>
    25aa:	e4 e8       	ldi	r30, 0x84	; 132
    25ac:	f3 e2       	ldi	r31, 0x23	; 35
    25ae:	80 83       	st	Z, r24
    25b0:	25 c0       	rjmp	.+74     	; 0x25fc <decode+0x260>
    25b2:	7c de       	rcall	.-776    	; 0x22ac <ack_job>
    25b4:	c7 01       	movw	r24, r14
    25b6:	aa 27       	eor	r26, r26
    25b8:	97 fd       	sbrc	r25, 7
    25ba:	a0 95       	com	r26
    25bc:	ba 2f       	mov	r27, r26
    25be:	f2 01       	movw	r30, r4
    25c0:	80 83       	st	Z, r24
    25c2:	91 83       	std	Z+1, r25	; 0x01
    25c4:	a2 83       	std	Z+2, r26	; 0x02
    25c6:	b3 83       	std	Z+3, r27	; 0x03
    25c8:	19 c0       	rjmp	.+50     	; 0x25fc <decode+0x260>
    25ca:	f1 01       	movw	r30, r2
    25cc:	80 83       	st	Z, r24
    25ce:	91 83       	std	Z+1, r25	; 0x01
    25d0:	15 c0       	rjmp	.+42     	; 0x25fc <decode+0x260>
    25d2:	f4 01       	movw	r30, r8
    25d4:	80 83       	st	Z, r24
    25d6:	91 83       	std	Z+1, r25	; 0x01
    25d8:	11 c0       	rjmp	.+34     	; 0x25fc <decode+0x260>
    25da:	f6 01       	movw	r30, r12
    25dc:	80 83       	st	Z, r24
    25de:	91 83       	std	Z+1, r25	; 0x01
    25e0:	0d c0       	rjmp	.+26     	; 0x25fc <decode+0x260>
    25e2:	aa 27       	eor	r26, r26
    25e4:	97 fd       	sbrc	r25, 7
    25e6:	a0 95       	com	r26
    25e8:	ba 2f       	mov	r27, r26
    25ea:	f5 01       	movw	r30, r10
    25ec:	80 83       	st	Z, r24
    25ee:	91 83       	std	Z+1, r25	; 0x01
    25f0:	a2 83       	std	Z+2, r26	; 0x02
    25f2:	b3 83       	std	Z+3, r27	; 0x03
    25f4:	03 c0       	rjmp	.+6      	; 0x25fc <decode+0x260>
    25f6:	f3 01       	movw	r30, r6
    25f8:	80 83       	st	Z, r24
    25fa:	91 83       	std	Z+1, r25	; 0x01
    25fc:	0f 5f       	subi	r16, 0xFF	; 255
    25fe:	1f 4f       	sbci	r17, 0xFF	; 255
    2600:	ef 28       	or	r14, r15
    2602:	09 f0       	breq	.+2      	; 0x2606 <decode+0x26a>
    2604:	b7 cf       	rjmp	.-146    	; 0x2574 <decode+0x1d8>
    2606:	84 e8       	ldi	r24, 0x84	; 132
    2608:	93 e2       	ldi	r25, 0x23	; 35
    260a:	28 96       	adiw	r28, 0x08	; 8
    260c:	cd bf       	out	0x3d, r28	; 61
    260e:	de bf       	out	0x3e, r29	; 62
    2610:	df 91       	pop	r29
    2612:	cf 91       	pop	r28
    2614:	1f 91       	pop	r17
    2616:	0f 91       	pop	r16
    2618:	ff 90       	pop	r15
    261a:	ef 90       	pop	r14
    261c:	df 90       	pop	r13
    261e:	cf 90       	pop	r12
    2620:	bf 90       	pop	r11
    2622:	af 90       	pop	r10
    2624:	9f 90       	pop	r9
    2626:	8f 90       	pop	r8
    2628:	7f 90       	pop	r7
    262a:	6f 90       	pop	r6
    262c:	5f 90       	pop	r5
    262e:	4f 90       	pop	r4
    2630:	3f 90       	pop	r3
    2632:	2f 90       	pop	r2
    2634:	08 95       	ret

00002636 <clear_eeprom>:
    2636:	0f 93       	push	r16
    2638:	1f 93       	push	r17
    263a:	cf 93       	push	r28
    263c:	df 93       	push	r29
    263e:	8b 01       	movw	r16, r22
    2640:	68 17       	cp	r22, r24
    2642:	79 07       	cpc	r23, r25
    2644:	4c f0       	brlt	.+18     	; 0x2658 <clear_eeprom+0x22>
    2646:	ec 01       	movw	r28, r24
    2648:	6f ef       	ldi	r22, 0xFF	; 255
    264a:	ce 01       	movw	r24, r28
    264c:	0e 94 7d 04 	call	0x8fa	; 0x8fa <nvm_eeprom_write_byte>
    2650:	21 96       	adiw	r28, 0x01	; 1
    2652:	0c 17       	cp	r16, r28
    2654:	1d 07       	cpc	r17, r29
    2656:	c4 f7       	brge	.-16     	; 0x2648 <clear_eeprom+0x12>
    2658:	df 91       	pop	r29
    265a:	cf 91       	pop	r28
    265c:	1f 91       	pop	r17
    265e:	0f 91       	pop	r16
    2660:	08 95       	ret

00002662 <schedule_job>:
    2662:	cf 92       	push	r12
    2664:	df 92       	push	r13
    2666:	ef 92       	push	r14
    2668:	ff 92       	push	r15
    266a:	0f 93       	push	r16
    266c:	1f 93       	push	r17
    266e:	cf 93       	push	r28
    2670:	df 93       	push	r29
    2672:	cd b7       	in	r28, 0x3d	; 61
    2674:	de b7       	in	r29, 0x3e	; 62
    2676:	2f 97       	sbiw	r28, 0x0f	; 15
    2678:	cd bf       	out	0x3d, r28	; 61
    267a:	de bf       	out	0x3e, r29	; 62
    267c:	8c 01       	movw	r16, r24
    267e:	61 e3       	ldi	r22, 0x31	; 49
    2680:	70 e2       	ldi	r23, 0x20	; 32
    2682:	fc 01       	movw	r30, r24
    2684:	85 81       	ldd	r24, Z+5	; 0x05
    2686:	96 81       	ldd	r25, Z+6	; 0x06
    2688:	0e 94 79 1d 	call	0x3af2	; 0x3af2 <strcmp>
    268c:	28 2f       	mov	r18, r24
    268e:	39 2f       	mov	r19, r25
    2690:	23 2b       	or	r18, r19
    2692:	09 f0       	breq	.+2      	; 0x2696 <schedule_job+0x34>
    2694:	ac c0       	rjmp	.+344    	; 0x27ee <schedule_job+0x18c>
    2696:	66 e3       	ldi	r22, 0x36	; 54
    2698:	70 e2       	ldi	r23, 0x20	; 32
    269a:	f8 01       	movw	r30, r16
    269c:	87 81       	ldd	r24, Z+7	; 0x07
    269e:	90 85       	ldd	r25, Z+8	; 0x08
    26a0:	0e 94 79 1d 	call	0x3af2	; 0x3af2 <strcmp>
    26a4:	28 2f       	mov	r18, r24
    26a6:	39 2f       	mov	r19, r25
    26a8:	23 2b       	or	r18, r19
    26aa:	01 f5       	brne	.+64     	; 0x26ec <schedule_job+0x8a>
    26ac:	6f e0       	ldi	r22, 0x0F	; 15
    26ae:	70 e0       	ldi	r23, 0x00	; 0
    26b0:	80 e0       	ldi	r24, 0x00	; 0
    26b2:	90 e0       	ldi	r25, 0x00	; 0
    26b4:	c0 df       	rcall	.-128    	; 0x2636 <clear_eeprom>
    26b6:	f8 01       	movw	r30, r16
    26b8:	63 85       	ldd	r22, Z+11	; 0x0b
    26ba:	74 85       	ldd	r23, Z+12	; 0x0c
    26bc:	ce 01       	movw	r24, r28
    26be:	01 96       	adiw	r24, 0x01	; 1
    26c0:	0e 94 82 1d 	call	0x3b04	; 0x3b04 <strcpy>
    26c4:	69 81       	ldd	r22, Y+1	; 0x01
    26c6:	66 23       	and	r22, r22
    26c8:	89 f0       	breq	.+34     	; 0x26ec <schedule_job+0x8a>
    26ca:	6e 01       	movw	r12, r28
    26cc:	f2 e0       	ldi	r31, 0x02	; 2
    26ce:	cf 0e       	add	r12, r31
    26d0:	d1 1c       	adc	r13, r1
    26d2:	e1 2c       	mov	r14, r1
    26d4:	f1 2c       	mov	r15, r1
    26d6:	c7 01       	movw	r24, r14
    26d8:	0e 94 7d 04 	call	0x8fa	; 0x8fa <nvm_eeprom_write_byte>
    26dc:	8f ef       	ldi	r24, 0xFF	; 255
    26de:	e8 1a       	sub	r14, r24
    26e0:	f8 0a       	sbc	r15, r24
    26e2:	f6 01       	movw	r30, r12
    26e4:	61 91       	ld	r22, Z+
    26e6:	6f 01       	movw	r12, r30
    26e8:	61 11       	cpse	r22, r1
    26ea:	f5 cf       	rjmp	.-22     	; 0x26d6 <schedule_job+0x74>
    26ec:	6d e3       	ldi	r22, 0x3D	; 61
    26ee:	70 e2       	ldi	r23, 0x20	; 32
    26f0:	f8 01       	movw	r30, r16
    26f2:	87 81       	ldd	r24, Z+7	; 0x07
    26f4:	90 85       	ldd	r25, Z+8	; 0x08
    26f6:	0e 94 79 1d 	call	0x3af2	; 0x3af2 <strcmp>
    26fa:	28 2f       	mov	r18, r24
    26fc:	39 2f       	mov	r19, r25
    26fe:	23 2b       	or	r18, r19
    2700:	11 f5       	brne	.+68     	; 0x2746 <schedule_job+0xe4>
    2702:	6f e1       	ldi	r22, 0x1F	; 31
    2704:	70 e0       	ldi	r23, 0x00	; 0
    2706:	80 e1       	ldi	r24, 0x10	; 16
    2708:	90 e0       	ldi	r25, 0x00	; 0
    270a:	95 df       	rcall	.-214    	; 0x2636 <clear_eeprom>
    270c:	f8 01       	movw	r30, r16
    270e:	63 85       	ldd	r22, Z+11	; 0x0b
    2710:	74 85       	ldd	r23, Z+12	; 0x0c
    2712:	ce 01       	movw	r24, r28
    2714:	01 96       	adiw	r24, 0x01	; 1
    2716:	0e 94 82 1d 	call	0x3b04	; 0x3b04 <strcpy>
    271a:	69 81       	ldd	r22, Y+1	; 0x01
    271c:	66 23       	and	r22, r22
    271e:	99 f0       	breq	.+38     	; 0x2746 <schedule_job+0xe4>
    2720:	6e 01       	movw	r12, r28
    2722:	f2 e0       	ldi	r31, 0x02	; 2
    2724:	cf 0e       	add	r12, r31
    2726:	d1 1c       	adc	r13, r1
    2728:	68 94       	set
    272a:	ee 24       	eor	r14, r14
    272c:	e4 f8       	bld	r14, 4
    272e:	f1 2c       	mov	r15, r1
    2730:	c7 01       	movw	r24, r14
    2732:	0e 94 7d 04 	call	0x8fa	; 0x8fa <nvm_eeprom_write_byte>
    2736:	8f ef       	ldi	r24, 0xFF	; 255
    2738:	e8 1a       	sub	r14, r24
    273a:	f8 0a       	sbc	r15, r24
    273c:	f6 01       	movw	r30, r12
    273e:	61 91       	ld	r22, Z+
    2740:	6f 01       	movw	r12, r30
    2742:	61 11       	cpse	r22, r1
    2744:	f5 cf       	rjmp	.-22     	; 0x2730 <schedule_job+0xce>
    2746:	64 e4       	ldi	r22, 0x44	; 68
    2748:	70 e2       	ldi	r23, 0x20	; 32
    274a:	f8 01       	movw	r30, r16
    274c:	87 81       	ldd	r24, Z+7	; 0x07
    274e:	90 85       	ldd	r25, Z+8	; 0x08
    2750:	0e 94 79 1d 	call	0x3af2	; 0x3af2 <strcmp>
    2754:	28 2f       	mov	r18, r24
    2756:	39 2f       	mov	r19, r25
    2758:	23 2b       	or	r18, r19
    275a:	11 f5       	brne	.+68     	; 0x27a0 <schedule_job+0x13e>
    275c:	6f e2       	ldi	r22, 0x2F	; 47
    275e:	70 e0       	ldi	r23, 0x00	; 0
    2760:	80 e2       	ldi	r24, 0x20	; 32
    2762:	90 e0       	ldi	r25, 0x00	; 0
    2764:	68 df       	rcall	.-304    	; 0x2636 <clear_eeprom>
    2766:	f8 01       	movw	r30, r16
    2768:	63 85       	ldd	r22, Z+11	; 0x0b
    276a:	74 85       	ldd	r23, Z+12	; 0x0c
    276c:	ce 01       	movw	r24, r28
    276e:	01 96       	adiw	r24, 0x01	; 1
    2770:	0e 94 82 1d 	call	0x3b04	; 0x3b04 <strcpy>
    2774:	69 81       	ldd	r22, Y+1	; 0x01
    2776:	66 23       	and	r22, r22
    2778:	99 f0       	breq	.+38     	; 0x27a0 <schedule_job+0x13e>
    277a:	6e 01       	movw	r12, r28
    277c:	f2 e0       	ldi	r31, 0x02	; 2
    277e:	cf 0e       	add	r12, r31
    2780:	d1 1c       	adc	r13, r1
    2782:	68 94       	set
    2784:	ee 24       	eor	r14, r14
    2786:	e5 f8       	bld	r14, 5
    2788:	f1 2c       	mov	r15, r1
    278a:	c7 01       	movw	r24, r14
    278c:	0e 94 7d 04 	call	0x8fa	; 0x8fa <nvm_eeprom_write_byte>
    2790:	8f ef       	ldi	r24, 0xFF	; 255
    2792:	e8 1a       	sub	r14, r24
    2794:	f8 0a       	sbc	r15, r24
    2796:	f6 01       	movw	r30, r12
    2798:	61 91       	ld	r22, Z+
    279a:	6f 01       	movw	r12, r30
    279c:	61 11       	cpse	r22, r1
    279e:	f5 cf       	rjmp	.-22     	; 0x278a <schedule_job+0x128>
    27a0:	6b e4       	ldi	r22, 0x4B	; 75
    27a2:	70 e2       	ldi	r23, 0x20	; 32
    27a4:	f8 01       	movw	r30, r16
    27a6:	87 81       	ldd	r24, Z+7	; 0x07
    27a8:	90 85       	ldd	r25, Z+8	; 0x08
    27aa:	0e 94 79 1d 	call	0x3af2	; 0x3af2 <strcmp>
    27ae:	28 2f       	mov	r18, r24
    27b0:	39 2f       	mov	r19, r25
    27b2:	23 2b       	or	r18, r19
    27b4:	11 f4       	brne	.+4      	; 0x27ba <schedule_job+0x158>
    27b6:	80 e0       	ldi	r24, 0x00	; 0
    27b8:	c3 dc       	rcall	.-1658   	; 0x2140 <wipe_ica1_eeprom>
    27ba:	62 e5       	ldi	r22, 0x52	; 82
    27bc:	70 e2       	ldi	r23, 0x20	; 32
    27be:	f8 01       	movw	r30, r16
    27c0:	87 81       	ldd	r24, Z+7	; 0x07
    27c2:	90 85       	ldd	r25, Z+8	; 0x08
    27c4:	0e 94 79 1d 	call	0x3af2	; 0x3af2 <strcmp>
    27c8:	28 2f       	mov	r18, r24
    27ca:	39 2f       	mov	r19, r25
    27cc:	23 2b       	or	r18, r19
    27ce:	11 f4       	brne	.+4      	; 0x27d4 <schedule_job+0x172>
    27d0:	81 e0       	ldi	r24, 0x01	; 1
    27d2:	b6 dc       	rcall	.-1684   	; 0x2140 <wipe_ica1_eeprom>
    27d4:	69 e5       	ldi	r22, 0x59	; 89
    27d6:	70 e2       	ldi	r23, 0x20	; 32
    27d8:	f8 01       	movw	r30, r16
    27da:	87 81       	ldd	r24, Z+7	; 0x07
    27dc:	90 85       	ldd	r25, Z+8	; 0x08
    27de:	0e 94 79 1d 	call	0x3af2	; 0x3af2 <strcmp>
    27e2:	28 2f       	mov	r18, r24
    27e4:	39 2f       	mov	r19, r25
    27e6:	23 2b       	or	r18, r19
    27e8:	11 f4       	brne	.+4      	; 0x27ee <schedule_job+0x18c>
    27ea:	82 e0       	ldi	r24, 0x02	; 2
    27ec:	a9 dc       	rcall	.-1710   	; 0x2140 <wipe_ica1_eeprom>
    27ee:	60 e6       	ldi	r22, 0x60	; 96
    27f0:	70 e2       	ldi	r23, 0x20	; 32
    27f2:	f8 01       	movw	r30, r16
    27f4:	85 81       	ldd	r24, Z+5	; 0x05
    27f6:	96 81       	ldd	r25, Z+6	; 0x06
    27f8:	0e 94 79 1d 	call	0x3af2	; 0x3af2 <strcmp>
    27fc:	28 2f       	mov	r18, r24
    27fe:	39 2f       	mov	r19, r25
    2800:	23 2b       	or	r18, r19
    2802:	09 f0       	breq	.+2      	; 0x2806 <schedule_job+0x1a4>
    2804:	b0 c0       	rjmp	.+352    	; 0x2966 <schedule_job+0x304>
    2806:	66 e3       	ldi	r22, 0x36	; 54
    2808:	70 e2       	ldi	r23, 0x20	; 32
    280a:	f8 01       	movw	r30, r16
    280c:	87 81       	ldd	r24, Z+7	; 0x07
    280e:	90 85       	ldd	r25, Z+8	; 0x08
    2810:	0e 94 79 1d 	call	0x3af2	; 0x3af2 <strcmp>
    2814:	28 2f       	mov	r18, r24
    2816:	39 2f       	mov	r19, r25
    2818:	23 2b       	or	r18, r19
    281a:	19 f5       	brne	.+70     	; 0x2862 <schedule_job+0x200>
    281c:	6f e3       	ldi	r22, 0x3F	; 63
    281e:	70 e0       	ldi	r23, 0x00	; 0
    2820:	80 e3       	ldi	r24, 0x30	; 48
    2822:	90 e0       	ldi	r25, 0x00	; 0
    2824:	08 df       	rcall	.-496    	; 0x2636 <clear_eeprom>
    2826:	f8 01       	movw	r30, r16
    2828:	63 85       	ldd	r22, Z+11	; 0x0b
    282a:	74 85       	ldd	r23, Z+12	; 0x0c
    282c:	ce 01       	movw	r24, r28
    282e:	01 96       	adiw	r24, 0x01	; 1
    2830:	0e 94 82 1d 	call	0x3b04	; 0x3b04 <strcpy>
    2834:	69 81       	ldd	r22, Y+1	; 0x01
    2836:	66 23       	and	r22, r22
    2838:	a1 f0       	breq	.+40     	; 0x2862 <schedule_job+0x200>
    283a:	6e 01       	movw	r12, r28
    283c:	f2 e0       	ldi	r31, 0x02	; 2
    283e:	cf 0e       	add	r12, r31
    2840:	d1 1c       	adc	r13, r1
    2842:	0f 2e       	mov	r0, r31
    2844:	f0 e3       	ldi	r31, 0x30	; 48
    2846:	ef 2e       	mov	r14, r31
    2848:	f1 2c       	mov	r15, r1
    284a:	f0 2d       	mov	r31, r0
    284c:	c7 01       	movw	r24, r14
    284e:	0e 94 7d 04 	call	0x8fa	; 0x8fa <nvm_eeprom_write_byte>
    2852:	8f ef       	ldi	r24, 0xFF	; 255
    2854:	e8 1a       	sub	r14, r24
    2856:	f8 0a       	sbc	r15, r24
    2858:	f6 01       	movw	r30, r12
    285a:	61 91       	ld	r22, Z+
    285c:	6f 01       	movw	r12, r30
    285e:	61 11       	cpse	r22, r1
    2860:	f5 cf       	rjmp	.-22     	; 0x284c <schedule_job+0x1ea>
    2862:	6d e3       	ldi	r22, 0x3D	; 61
    2864:	70 e2       	ldi	r23, 0x20	; 32
    2866:	f8 01       	movw	r30, r16
    2868:	87 81       	ldd	r24, Z+7	; 0x07
    286a:	90 85       	ldd	r25, Z+8	; 0x08
    286c:	0e 94 79 1d 	call	0x3af2	; 0x3af2 <strcmp>
    2870:	28 2f       	mov	r18, r24
    2872:	39 2f       	mov	r19, r25
    2874:	23 2b       	or	r18, r19
    2876:	11 f5       	brne	.+68     	; 0x28bc <schedule_job+0x25a>
    2878:	6f e4       	ldi	r22, 0x4F	; 79
    287a:	70 e0       	ldi	r23, 0x00	; 0
    287c:	80 e4       	ldi	r24, 0x40	; 64
    287e:	90 e0       	ldi	r25, 0x00	; 0
    2880:	da de       	rcall	.-588    	; 0x2636 <clear_eeprom>
    2882:	f8 01       	movw	r30, r16
    2884:	63 85       	ldd	r22, Z+11	; 0x0b
    2886:	74 85       	ldd	r23, Z+12	; 0x0c
    2888:	ce 01       	movw	r24, r28
    288a:	01 96       	adiw	r24, 0x01	; 1
    288c:	0e 94 82 1d 	call	0x3b04	; 0x3b04 <strcpy>
    2890:	69 81       	ldd	r22, Y+1	; 0x01
    2892:	66 23       	and	r22, r22
    2894:	99 f0       	breq	.+38     	; 0x28bc <schedule_job+0x25a>
    2896:	6e 01       	movw	r12, r28
    2898:	f2 e0       	ldi	r31, 0x02	; 2
    289a:	cf 0e       	add	r12, r31
    289c:	d1 1c       	adc	r13, r1
    289e:	68 94       	set
    28a0:	ee 24       	eor	r14, r14
    28a2:	e6 f8       	bld	r14, 6
    28a4:	f1 2c       	mov	r15, r1
    28a6:	c7 01       	movw	r24, r14
    28a8:	0e 94 7d 04 	call	0x8fa	; 0x8fa <nvm_eeprom_write_byte>
    28ac:	8f ef       	ldi	r24, 0xFF	; 255
    28ae:	e8 1a       	sub	r14, r24
    28b0:	f8 0a       	sbc	r15, r24
    28b2:	f6 01       	movw	r30, r12
    28b4:	61 91       	ld	r22, Z+
    28b6:	6f 01       	movw	r12, r30
    28b8:	61 11       	cpse	r22, r1
    28ba:	f5 cf       	rjmp	.-22     	; 0x28a6 <schedule_job+0x244>
    28bc:	64 e4       	ldi	r22, 0x44	; 68
    28be:	70 e2       	ldi	r23, 0x20	; 32
    28c0:	f8 01       	movw	r30, r16
    28c2:	87 81       	ldd	r24, Z+7	; 0x07
    28c4:	90 85       	ldd	r25, Z+8	; 0x08
    28c6:	0e 94 79 1d 	call	0x3af2	; 0x3af2 <strcmp>
    28ca:	28 2f       	mov	r18, r24
    28cc:	39 2f       	mov	r19, r25
    28ce:	23 2b       	or	r18, r19
    28d0:	19 f5       	brne	.+70     	; 0x2918 <schedule_job+0x2b6>
    28d2:	6f e5       	ldi	r22, 0x5F	; 95
    28d4:	70 e0       	ldi	r23, 0x00	; 0
    28d6:	80 e5       	ldi	r24, 0x50	; 80
    28d8:	90 e0       	ldi	r25, 0x00	; 0
    28da:	ad de       	rcall	.-678    	; 0x2636 <clear_eeprom>
    28dc:	f8 01       	movw	r30, r16
    28de:	63 85       	ldd	r22, Z+11	; 0x0b
    28e0:	74 85       	ldd	r23, Z+12	; 0x0c
    28e2:	ce 01       	movw	r24, r28
    28e4:	01 96       	adiw	r24, 0x01	; 1
    28e6:	0e 94 82 1d 	call	0x3b04	; 0x3b04 <strcpy>
    28ea:	69 81       	ldd	r22, Y+1	; 0x01
    28ec:	66 23       	and	r22, r22
    28ee:	a1 f0       	breq	.+40     	; 0x2918 <schedule_job+0x2b6>
    28f0:	6e 01       	movw	r12, r28
    28f2:	f2 e0       	ldi	r31, 0x02	; 2
    28f4:	cf 0e       	add	r12, r31
    28f6:	d1 1c       	adc	r13, r1
    28f8:	0f 2e       	mov	r0, r31
    28fa:	f0 e5       	ldi	r31, 0x50	; 80
    28fc:	ef 2e       	mov	r14, r31
    28fe:	f1 2c       	mov	r15, r1
    2900:	f0 2d       	mov	r31, r0
    2902:	c7 01       	movw	r24, r14
    2904:	0e 94 7d 04 	call	0x8fa	; 0x8fa <nvm_eeprom_write_byte>
    2908:	8f ef       	ldi	r24, 0xFF	; 255
    290a:	e8 1a       	sub	r14, r24
    290c:	f8 0a       	sbc	r15, r24
    290e:	f6 01       	movw	r30, r12
    2910:	61 91       	ld	r22, Z+
    2912:	6f 01       	movw	r12, r30
    2914:	61 11       	cpse	r22, r1
    2916:	f5 cf       	rjmp	.-22     	; 0x2902 <schedule_job+0x2a0>
    2918:	6b e4       	ldi	r22, 0x4B	; 75
    291a:	70 e2       	ldi	r23, 0x20	; 32
    291c:	f8 01       	movw	r30, r16
    291e:	87 81       	ldd	r24, Z+7	; 0x07
    2920:	90 85       	ldd	r25, Z+8	; 0x08
    2922:	0e 94 79 1d 	call	0x3af2	; 0x3af2 <strcmp>
    2926:	28 2f       	mov	r18, r24
    2928:	39 2f       	mov	r19, r25
    292a:	23 2b       	or	r18, r19
    292c:	11 f4       	brne	.+4      	; 0x2932 <schedule_job+0x2d0>
    292e:	80 e0       	ldi	r24, 0x00	; 0
    2930:	32 dc       	rcall	.-1948   	; 0x2196 <wipe_ica2_eeprom>
    2932:	62 e5       	ldi	r22, 0x52	; 82
    2934:	70 e2       	ldi	r23, 0x20	; 32
    2936:	f8 01       	movw	r30, r16
    2938:	87 81       	ldd	r24, Z+7	; 0x07
    293a:	90 85       	ldd	r25, Z+8	; 0x08
    293c:	0e 94 79 1d 	call	0x3af2	; 0x3af2 <strcmp>
    2940:	28 2f       	mov	r18, r24
    2942:	39 2f       	mov	r19, r25
    2944:	23 2b       	or	r18, r19
    2946:	11 f4       	brne	.+4      	; 0x294c <schedule_job+0x2ea>
    2948:	81 e0       	ldi	r24, 0x01	; 1
    294a:	25 dc       	rcall	.-1974   	; 0x2196 <wipe_ica2_eeprom>
    294c:	69 e5       	ldi	r22, 0x59	; 89
    294e:	70 e2       	ldi	r23, 0x20	; 32
    2950:	f8 01       	movw	r30, r16
    2952:	87 81       	ldd	r24, Z+7	; 0x07
    2954:	90 85       	ldd	r25, Z+8	; 0x08
    2956:	0e 94 79 1d 	call	0x3af2	; 0x3af2 <strcmp>
    295a:	28 2f       	mov	r18, r24
    295c:	39 2f       	mov	r19, r25
    295e:	23 2b       	or	r18, r19
    2960:	11 f4       	brne	.+4      	; 0x2966 <schedule_job+0x304>
    2962:	82 e0       	ldi	r24, 0x02	; 2
    2964:	18 dc       	rcall	.-2000   	; 0x2196 <wipe_ica2_eeprom>
    2966:	65 e6       	ldi	r22, 0x65	; 101
    2968:	70 e2       	ldi	r23, 0x20	; 32
    296a:	f8 01       	movw	r30, r16
    296c:	85 81       	ldd	r24, Z+5	; 0x05
    296e:	96 81       	ldd	r25, Z+6	; 0x06
    2970:	0e 94 79 1d 	call	0x3af2	; 0x3af2 <strcmp>
    2974:	28 2f       	mov	r18, r24
    2976:	39 2f       	mov	r19, r25
    2978:	23 2b       	or	r18, r19
    297a:	09 f0       	breq	.+2      	; 0x297e <schedule_job+0x31c>
    297c:	b0 c0       	rjmp	.+352    	; 0x2ade <schedule_job+0x47c>
    297e:	66 e3       	ldi	r22, 0x36	; 54
    2980:	70 e2       	ldi	r23, 0x20	; 32
    2982:	f8 01       	movw	r30, r16
    2984:	87 81       	ldd	r24, Z+7	; 0x07
    2986:	90 85       	ldd	r25, Z+8	; 0x08
    2988:	0e 94 79 1d 	call	0x3af2	; 0x3af2 <strcmp>
    298c:	28 2f       	mov	r18, r24
    298e:	39 2f       	mov	r19, r25
    2990:	23 2b       	or	r18, r19
    2992:	19 f5       	brne	.+70     	; 0x29da <schedule_job+0x378>
    2994:	6f e6       	ldi	r22, 0x6F	; 111
    2996:	70 e0       	ldi	r23, 0x00	; 0
    2998:	80 e6       	ldi	r24, 0x60	; 96
    299a:	90 e0       	ldi	r25, 0x00	; 0
    299c:	4c de       	rcall	.-872    	; 0x2636 <clear_eeprom>
    299e:	f8 01       	movw	r30, r16
    29a0:	63 85       	ldd	r22, Z+11	; 0x0b
    29a2:	74 85       	ldd	r23, Z+12	; 0x0c
    29a4:	ce 01       	movw	r24, r28
    29a6:	01 96       	adiw	r24, 0x01	; 1
    29a8:	0e 94 82 1d 	call	0x3b04	; 0x3b04 <strcpy>
    29ac:	69 81       	ldd	r22, Y+1	; 0x01
    29ae:	66 23       	and	r22, r22
    29b0:	a1 f0       	breq	.+40     	; 0x29da <schedule_job+0x378>
    29b2:	6e 01       	movw	r12, r28
    29b4:	f2 e0       	ldi	r31, 0x02	; 2
    29b6:	cf 0e       	add	r12, r31
    29b8:	d1 1c       	adc	r13, r1
    29ba:	0f 2e       	mov	r0, r31
    29bc:	f0 e6       	ldi	r31, 0x60	; 96
    29be:	ef 2e       	mov	r14, r31
    29c0:	f1 2c       	mov	r15, r1
    29c2:	f0 2d       	mov	r31, r0
    29c4:	c7 01       	movw	r24, r14
    29c6:	0e 94 7d 04 	call	0x8fa	; 0x8fa <nvm_eeprom_write_byte>
    29ca:	8f ef       	ldi	r24, 0xFF	; 255
    29cc:	e8 1a       	sub	r14, r24
    29ce:	f8 0a       	sbc	r15, r24
    29d0:	f6 01       	movw	r30, r12
    29d2:	61 91       	ld	r22, Z+
    29d4:	6f 01       	movw	r12, r30
    29d6:	61 11       	cpse	r22, r1
    29d8:	f5 cf       	rjmp	.-22     	; 0x29c4 <schedule_job+0x362>
    29da:	6d e3       	ldi	r22, 0x3D	; 61
    29dc:	70 e2       	ldi	r23, 0x20	; 32
    29de:	f8 01       	movw	r30, r16
    29e0:	87 81       	ldd	r24, Z+7	; 0x07
    29e2:	90 85       	ldd	r25, Z+8	; 0x08
    29e4:	0e 94 79 1d 	call	0x3af2	; 0x3af2 <strcmp>
    29e8:	28 2f       	mov	r18, r24
    29ea:	39 2f       	mov	r19, r25
    29ec:	23 2b       	or	r18, r19
    29ee:	19 f5       	brne	.+70     	; 0x2a36 <schedule_job+0x3d4>
    29f0:	6f e7       	ldi	r22, 0x7F	; 127
    29f2:	70 e0       	ldi	r23, 0x00	; 0
    29f4:	80 e7       	ldi	r24, 0x70	; 112
    29f6:	90 e0       	ldi	r25, 0x00	; 0
    29f8:	1e de       	rcall	.-964    	; 0x2636 <clear_eeprom>
    29fa:	f8 01       	movw	r30, r16
    29fc:	63 85       	ldd	r22, Z+11	; 0x0b
    29fe:	74 85       	ldd	r23, Z+12	; 0x0c
    2a00:	ce 01       	movw	r24, r28
    2a02:	01 96       	adiw	r24, 0x01	; 1
    2a04:	0e 94 82 1d 	call	0x3b04	; 0x3b04 <strcpy>
    2a08:	69 81       	ldd	r22, Y+1	; 0x01
    2a0a:	66 23       	and	r22, r22
    2a0c:	a1 f0       	breq	.+40     	; 0x2a36 <schedule_job+0x3d4>
    2a0e:	6e 01       	movw	r12, r28
    2a10:	f2 e0       	ldi	r31, 0x02	; 2
    2a12:	cf 0e       	add	r12, r31
    2a14:	d1 1c       	adc	r13, r1
    2a16:	0f 2e       	mov	r0, r31
    2a18:	f0 e7       	ldi	r31, 0x70	; 112
    2a1a:	ef 2e       	mov	r14, r31
    2a1c:	f1 2c       	mov	r15, r1
    2a1e:	f0 2d       	mov	r31, r0
    2a20:	c7 01       	movw	r24, r14
    2a22:	0e 94 7d 04 	call	0x8fa	; 0x8fa <nvm_eeprom_write_byte>
    2a26:	8f ef       	ldi	r24, 0xFF	; 255
    2a28:	e8 1a       	sub	r14, r24
    2a2a:	f8 0a       	sbc	r15, r24
    2a2c:	f6 01       	movw	r30, r12
    2a2e:	61 91       	ld	r22, Z+
    2a30:	6f 01       	movw	r12, r30
    2a32:	61 11       	cpse	r22, r1
    2a34:	f5 cf       	rjmp	.-22     	; 0x2a20 <schedule_job+0x3be>
    2a36:	64 e4       	ldi	r22, 0x44	; 68
    2a38:	70 e2       	ldi	r23, 0x20	; 32
    2a3a:	f8 01       	movw	r30, r16
    2a3c:	87 81       	ldd	r24, Z+7	; 0x07
    2a3e:	90 85       	ldd	r25, Z+8	; 0x08
    2a40:	0e 94 79 1d 	call	0x3af2	; 0x3af2 <strcmp>
    2a44:	28 2f       	mov	r18, r24
    2a46:	39 2f       	mov	r19, r25
    2a48:	23 2b       	or	r18, r19
    2a4a:	11 f5       	brne	.+68     	; 0x2a90 <schedule_job+0x42e>
    2a4c:	6f e8       	ldi	r22, 0x8F	; 143
    2a4e:	70 e0       	ldi	r23, 0x00	; 0
    2a50:	80 e8       	ldi	r24, 0x80	; 128
    2a52:	90 e0       	ldi	r25, 0x00	; 0
    2a54:	f0 dd       	rcall	.-1056   	; 0x2636 <clear_eeprom>
    2a56:	f8 01       	movw	r30, r16
    2a58:	63 85       	ldd	r22, Z+11	; 0x0b
    2a5a:	74 85       	ldd	r23, Z+12	; 0x0c
    2a5c:	ce 01       	movw	r24, r28
    2a5e:	01 96       	adiw	r24, 0x01	; 1
    2a60:	0e 94 82 1d 	call	0x3b04	; 0x3b04 <strcpy>
    2a64:	69 81       	ldd	r22, Y+1	; 0x01
    2a66:	66 23       	and	r22, r22
    2a68:	99 f0       	breq	.+38     	; 0x2a90 <schedule_job+0x42e>
    2a6a:	6e 01       	movw	r12, r28
    2a6c:	f2 e0       	ldi	r31, 0x02	; 2
    2a6e:	cf 0e       	add	r12, r31
    2a70:	d1 1c       	adc	r13, r1
    2a72:	68 94       	set
    2a74:	ee 24       	eor	r14, r14
    2a76:	e7 f8       	bld	r14, 7
    2a78:	f1 2c       	mov	r15, r1
    2a7a:	c7 01       	movw	r24, r14
    2a7c:	0e 94 7d 04 	call	0x8fa	; 0x8fa <nvm_eeprom_write_byte>
    2a80:	8f ef       	ldi	r24, 0xFF	; 255
    2a82:	e8 1a       	sub	r14, r24
    2a84:	f8 0a       	sbc	r15, r24
    2a86:	f6 01       	movw	r30, r12
    2a88:	61 91       	ld	r22, Z+
    2a8a:	6f 01       	movw	r12, r30
    2a8c:	61 11       	cpse	r22, r1
    2a8e:	f5 cf       	rjmp	.-22     	; 0x2a7a <schedule_job+0x418>
    2a90:	6b e4       	ldi	r22, 0x4B	; 75
    2a92:	70 e2       	ldi	r23, 0x20	; 32
    2a94:	f8 01       	movw	r30, r16
    2a96:	87 81       	ldd	r24, Z+7	; 0x07
    2a98:	90 85       	ldd	r25, Z+8	; 0x08
    2a9a:	0e 94 79 1d 	call	0x3af2	; 0x3af2 <strcmp>
    2a9e:	28 2f       	mov	r18, r24
    2aa0:	39 2f       	mov	r19, r25
    2aa2:	23 2b       	or	r18, r19
    2aa4:	11 f4       	brne	.+4      	; 0x2aaa <schedule_job+0x448>
    2aa6:	80 e0       	ldi	r24, 0x00	; 0
    2aa8:	a1 db       	rcall	.-2238   	; 0x21ec <wipe_ica3_eeprom>
    2aaa:	62 e5       	ldi	r22, 0x52	; 82
    2aac:	70 e2       	ldi	r23, 0x20	; 32
    2aae:	f8 01       	movw	r30, r16
    2ab0:	87 81       	ldd	r24, Z+7	; 0x07
    2ab2:	90 85       	ldd	r25, Z+8	; 0x08
    2ab4:	0e 94 79 1d 	call	0x3af2	; 0x3af2 <strcmp>
    2ab8:	28 2f       	mov	r18, r24
    2aba:	39 2f       	mov	r19, r25
    2abc:	23 2b       	or	r18, r19
    2abe:	11 f4       	brne	.+4      	; 0x2ac4 <schedule_job+0x462>
    2ac0:	81 e0       	ldi	r24, 0x01	; 1
    2ac2:	94 db       	rcall	.-2264   	; 0x21ec <wipe_ica3_eeprom>
    2ac4:	69 e5       	ldi	r22, 0x59	; 89
    2ac6:	70 e2       	ldi	r23, 0x20	; 32
    2ac8:	f8 01       	movw	r30, r16
    2aca:	87 81       	ldd	r24, Z+7	; 0x07
    2acc:	90 85       	ldd	r25, Z+8	; 0x08
    2ace:	0e 94 79 1d 	call	0x3af2	; 0x3af2 <strcmp>
    2ad2:	28 2f       	mov	r18, r24
    2ad4:	39 2f       	mov	r19, r25
    2ad6:	23 2b       	or	r18, r19
    2ad8:	11 f4       	brne	.+4      	; 0x2ade <schedule_job+0x47c>
    2ada:	82 e0       	ldi	r24, 0x02	; 2
    2adc:	87 db       	rcall	.-2290   	; 0x21ec <wipe_ica3_eeprom>
    2ade:	2f 96       	adiw	r28, 0x0f	; 15
    2ae0:	cd bf       	out	0x3d, r28	; 61
    2ae2:	de bf       	out	0x3e, r29	; 62
    2ae4:	df 91       	pop	r29
    2ae6:	cf 91       	pop	r28
    2ae8:	1f 91       	pop	r17
    2aea:	0f 91       	pop	r16
    2aec:	ff 90       	pop	r15
    2aee:	ef 90       	pop	r14
    2af0:	df 90       	pop	r13
    2af2:	cf 90       	pop	r12
    2af4:	08 95       	ret

00002af6 <int_to_binary>:

void int_to_binary(int32_t k, int8_t bin_array[32])
{
    2af6:	cf 92       	push	r12
    2af8:	df 92       	push	r13
    2afa:	ef 92       	push	r14
    2afc:	ff 92       	push	r15
    2afe:	cf 93       	push	r28
    2b00:	df 93       	push	r29
    2b02:	6b 01       	movw	r12, r22
    2b04:	7c 01       	movw	r14, r24
    2b06:	ea 01       	movw	r28, r20
    int8_t count = 0;
    int32_t value = k;
    DEBUG_puts("k : ");
    2b08:	84 e7       	ldi	r24, 0x74	; 116
    2b0a:	90 e2       	ldi	r25, 0x20	; 32
    2b0c:	0e 94 06 03 	call	0x60c	; 0x60c <DEBUG_puts>
    DEBUG_putu(k);
    2b10:	c7 01       	movw	r24, r14
    2b12:	b6 01       	movw	r22, r12
    2b14:	0e 94 1a 03 	call	0x634	; 0x634 <DEBUG_putu>
    DEBUG_puts("\n \r");
    2b18:	8e ed       	ldi	r24, 0xDE	; 222
    2b1a:	90 e2       	ldi	r25, 0x20	; 32
    2b1c:	0e 94 06 03 	call	0x60c	; 0x60c <DEBUG_puts>
    return 0;
}

void int_to_binary(int32_t k, int8_t bin_array[32])
{
    int8_t count = 0;
    2b20:	20 e0       	ldi	r18, 0x00	; 0
        bin_array[count] = k % 2;
        count++;
        value = k / 2 ;
        k = value;
        if (value == 1) {
            bin_array[count] = 1;
    2b22:	41 e0       	ldi	r20, 0x01	; 1
    int8_t count = 0;
    int32_t value = k;
    DEBUG_puts("k : ");
    DEBUG_putu(k);
    DEBUG_puts("\n \r");
    while (value != 0 && value != 1) {
    2b24:	3a c0       	rjmp	.+116    	; 0x2b9a <int_to_binary+0xa4>
        bin_array[count] = k % 2;
    2b26:	fe 01       	movw	r30, r28
    2b28:	e2 0f       	add	r30, r18
    2b2a:	f1 1d       	adc	r31, r1
    2b2c:	27 fd       	sbrc	r18, 7
    2b2e:	fa 95       	dec	r31
    2b30:	d7 01       	movw	r26, r14
    2b32:	c6 01       	movw	r24, r12
    2b34:	81 70       	andi	r24, 0x01	; 1
    2b36:	99 27       	eor	r25, r25
    2b38:	aa 27       	eor	r26, r26
    2b3a:	b0 78       	andi	r27, 0x80	; 128
    2b3c:	bb 23       	and	r27, r27
    2b3e:	54 f4       	brge	.+20     	; 0x2b54 <int_to_binary+0x5e>
    2b40:	01 97       	sbiw	r24, 0x01	; 1
    2b42:	a1 09       	sbc	r26, r1
    2b44:	b1 09       	sbc	r27, r1
    2b46:	8e 6f       	ori	r24, 0xFE	; 254
    2b48:	9f 6f       	ori	r25, 0xFF	; 255
    2b4a:	af 6f       	ori	r26, 0xFF	; 255
    2b4c:	bf 6f       	ori	r27, 0xFF	; 255
    2b4e:	01 96       	adiw	r24, 0x01	; 1
    2b50:	a1 1d       	adc	r26, r1
    2b52:	b1 1d       	adc	r27, r1
    2b54:	80 83       	st	Z, r24
        count++;
    2b56:	32 2f       	mov	r19, r18
    2b58:	3f 5f       	subi	r19, 0xFF	; 255
        value = k / 2 ;
    2b5a:	d7 01       	movw	r26, r14
    2b5c:	c6 01       	movw	r24, r12
    2b5e:	ff 20       	and	r15, r15
    2b60:	1c f4       	brge	.+6      	; 0x2b68 <int_to_binary+0x72>
    2b62:	01 96       	adiw	r24, 0x01	; 1
    2b64:	a1 1d       	adc	r26, r1
    2b66:	b1 1d       	adc	r27, r1
    2b68:	6c 01       	movw	r12, r24
    2b6a:	7d 01       	movw	r14, r26
    2b6c:	f5 94       	asr	r15
    2b6e:	e7 94       	ror	r14
    2b70:	d7 94       	ror	r13
    2b72:	c7 94       	ror	r12
        k = value;
        if (value == 1) {
    2b74:	81 e0       	ldi	r24, 0x01	; 1
    2b76:	c8 16       	cp	r12, r24
    2b78:	d1 04       	cpc	r13, r1
    2b7a:	e1 04       	cpc	r14, r1
    2b7c:	f1 04       	cpc	r15, r1
    2b7e:	61 f4       	brne	.+24     	; 0x2b98 <int_to_binary+0xa2>
            bin_array[count] = 1;
    2b80:	fe 01       	movw	r30, r28
    2b82:	e3 0f       	add	r30, r19
    2b84:	f1 1d       	adc	r31, r1
    2b86:	37 fd       	sbrc	r19, 7
    2b88:	fa 95       	dec	r31
    2b8a:	40 83       	st	Z, r20
            count++;
    2b8c:	32 2f       	mov	r19, r18
    2b8e:	3e 5f       	subi	r19, 0xFE	; 254
    2b90:	c1 2c       	mov	r12, r1
    2b92:	d1 2c       	mov	r13, r1
    2b94:	76 01       	movw	r14, r12
    2b96:	c3 94       	inc	r12
    2b98:	23 2f       	mov	r18, r19
    int8_t count = 0;
    int32_t value = k;
    DEBUG_puts("k : ");
    DEBUG_putu(k);
    DEBUG_puts("\n \r");
    while (value != 0 && value != 1) {
    2b9a:	82 e0       	ldi	r24, 0x02	; 2
    2b9c:	c8 16       	cp	r12, r24
    2b9e:	d1 04       	cpc	r13, r1
    2ba0:	e1 04       	cpc	r14, r1
    2ba2:	f1 04       	cpc	r15, r1
    2ba4:	08 f0       	brcs	.+2      	; 0x2ba8 <int_to_binary+0xb2>
    2ba6:	bf cf       	rjmp	.-130    	; 0x2b26 <int_to_binary+0x30>
            bin_array[count] = 1;
            count++;
        }
    }
    return 0;
}//int_to_binary
    2ba8:	df 91       	pop	r29
    2baa:	cf 91       	pop	r28
    2bac:	ff 90       	pop	r15
    2bae:	ef 90       	pop	r14
    2bb0:	df 90       	pop	r13
    2bb2:	cf 90       	pop	r12
    2bb4:	08 95       	ret

00002bb6 <execute_jobs>:



void execute_jobs(char* scheduled_char_time_ptr, int8_t size, char* asset)
{
    2bb6:	2f 92       	push	r2
    2bb8:	3f 92       	push	r3
    2bba:	4f 92       	push	r4
    2bbc:	5f 92       	push	r5
    2bbe:	6f 92       	push	r6
    2bc0:	7f 92       	push	r7
    2bc2:	8f 92       	push	r8
    2bc4:	9f 92       	push	r9
    2bc6:	af 92       	push	r10
    2bc8:	bf 92       	push	r11
    2bca:	cf 92       	push	r12
    2bcc:	df 92       	push	r13
    2bce:	ef 92       	push	r14
    2bd0:	ff 92       	push	r15
    2bd2:	0f 93       	push	r16
    2bd4:	1f 93       	push	r17
    2bd6:	cf 93       	push	r28
    2bd8:	df 93       	push	r29
    2bda:	cd b7       	in	r28, 0x3d	; 61
    2bdc:	de b7       	in	r29, 0x3e	; 62
    2bde:	a0 97       	sbiw	r28, 0x20	; 32
    2be0:	cd bf       	out	0x3d, r28	; 61
    2be2:	de bf       	out	0x3e, r29	; 62
    2be4:	6c 01       	movw	r12, r24
    2be6:	f6 2e       	mov	r15, r22
    2be8:	5a 01       	movw	r10, r20
    int32_t job_value = 0;
    int8_t array_pos = 0;
    int8_t bin_array_pass [32] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
    2bea:	de 01       	movw	r26, r28
    2bec:	11 96       	adiw	r26, 0x01	; 1
    2bee:	80 e2       	ldi	r24, 0x20	; 32
    2bf0:	fd 01       	movw	r30, r26
    2bf2:	11 92       	st	Z+, r1
    2bf4:	8a 95       	dec	r24
    2bf6:	e9 f7       	brne	.-6      	; 0x2bf2 <execute_jobs+0x3c>
    uint32_t current_time = rtc_get_time(); //seconds
    2bf8:	0e 94 32 05 	call	0xa64	; 0xa64 <rtc_get_time>
    uint32_t end_time = 0; //seconds
    uint32_t timeslot_offset = 0;
    int8_t next_bin_value = 0; // check the next value of the binary array to check if next job has been set to not stop the current job.
    bool next_job = false;

    for (int x = (size - 1); x >= 0; x--) {
    2bfc:	ef 2d       	mov	r30, r15
    2bfe:	ff 27       	eor	r31, r31
    2c00:	e7 fd       	sbrc	r30, 7
    2c02:	f0 95       	com	r31
    2c04:	31 97       	sbiw	r30, 0x01	; 1
    2c06:	0a f4       	brpl	.+2      	; 0x2c0a <execute_jobs+0x54>
    2c08:	b5 c0       	rjmp	.+362    	; 0x2d74 <execute_jobs+0x1be>
    return 0;
}//int_to_binary



void execute_jobs(char* scheduled_char_time_ptr, int8_t size, char* asset)
    2c0a:	ec 0d       	add	r30, r12
    2c0c:	fd 1d       	adc	r31, r13
    2c0e:	76 01       	movw	r14, r12
    2c10:	81 e0       	ldi	r24, 0x01	; 1
    2c12:	e8 1a       	sub	r14, r24
    2c14:	f1 08       	sbc	r15, r1
{
    int32_t job_value = 0;
    int8_t array_pos = 0;
    2c16:	10 e0       	ldi	r17, 0x00	; 0



void execute_jobs(char* scheduled_char_time_ptr, int8_t size, char* asset)
{
    int32_t job_value = 0;
    2c18:	41 2c       	mov	r4, r1
    2c1a:	51 2c       	mov	r5, r1
    2c1c:	32 01       	movw	r6, r4
    uint32_t timeslot_offset = 0;
    int8_t next_bin_value = 0; // check the next value of the binary array to check if next job has been set to not stop the current job.
    bool next_job = false;

    for (int x = (size - 1); x >= 0; x--) {
        if ((Byte)(scheduled_char_time_ptr) != 0xFF) {
    2c1e:	8f ef       	ldi	r24, 0xFF	; 255
    2c20:	c8 16       	cp	r12, r24
    2c22:	09 f4       	brne	.+2      	; 0x2c26 <execute_jobs+0x70>
    2c24:	a1 c0       	rjmp	.+322    	; 0x2d68 <execute_jobs+0x1b2>
            int32_t char_byte = (int32_t)(scheduled_char_time_ptr[x] - '0');
    2c26:	a0 81       	ld	r26, Z
    2c28:	bb 27       	eor	r27, r27
    2c2a:	a7 fd       	sbrc	r26, 7
    2c2c:	b0 95       	com	r27
    2c2e:	d0 97       	sbiw	r26, 0x30	; 48
    2c30:	9d 01       	movw	r18, r26
    2c32:	44 27       	eor	r20, r20
    2c34:	37 fd       	sbrc	r19, 7
    2c36:	40 95       	com	r20
    2c38:	54 2f       	mov	r21, r20
            switch (array_pos) {
    2c3a:	15 30       	cpi	r17, 0x05	; 5
    2c3c:	09 f4       	brne	.+2      	; 0x2c40 <execute_jobs+0x8a>
    2c3e:	58 c0       	rjmp	.+176    	; 0x2cf0 <execute_jobs+0x13a>
    2c40:	7c f4       	brge	.+30     	; 0x2c60 <execute_jobs+0xaa>
    2c42:	12 30       	cpi	r17, 0x02	; 2
    2c44:	e9 f1       	breq	.+122    	; 0x2cc0 <execute_jobs+0x10a>
    2c46:	34 f4       	brge	.+12     	; 0x2c54 <execute_jobs+0x9e>
    2c48:	11 23       	and	r17, r17
    2c4a:	e1 f0       	breq	.+56     	; 0x2c84 <execute_jobs+0xce>
    2c4c:	11 30       	cpi	r17, 0x01	; 1
    2c4e:	09 f0       	breq	.+2      	; 0x2c52 <execute_jobs+0x9c>
    2c50:	8a c0       	rjmp	.+276    	; 0x2d66 <execute_jobs+0x1b0>
    2c52:	1d c0       	rjmp	.+58     	; 0x2c8e <execute_jobs+0xd8>
    2c54:	13 30       	cpi	r17, 0x03	; 3
    2c56:	e1 f1       	breq	.+120    	; 0x2cd0 <execute_jobs+0x11a>
    2c58:	14 30       	cpi	r17, 0x04	; 4
    2c5a:	09 f0       	breq	.+2      	; 0x2c5e <execute_jobs+0xa8>
    2c5c:	84 c0       	rjmp	.+264    	; 0x2d66 <execute_jobs+0x1b0>
    2c5e:	40 c0       	rjmp	.+128    	; 0x2ce0 <execute_jobs+0x12a>
    2c60:	18 30       	cpi	r17, 0x08	; 8
    2c62:	09 f4       	brne	.+2      	; 0x2c66 <execute_jobs+0xb0>
    2c64:	63 c0       	rjmp	.+198    	; 0x2d2c <execute_jobs+0x176>
    2c66:	3c f4       	brge	.+14     	; 0x2c76 <execute_jobs+0xc0>
    2c68:	16 30       	cpi	r17, 0x06	; 6
    2c6a:	09 f4       	brne	.+2      	; 0x2c6e <execute_jobs+0xb8>
    2c6c:	4b c0       	rjmp	.+150    	; 0x2d04 <execute_jobs+0x14e>
    2c6e:	17 30       	cpi	r17, 0x07	; 7
    2c70:	09 f0       	breq	.+2      	; 0x2c74 <execute_jobs+0xbe>
    2c72:	79 c0       	rjmp	.+242    	; 0x2d66 <execute_jobs+0x1b0>
    2c74:	51 c0       	rjmp	.+162    	; 0x2d18 <execute_jobs+0x162>
    2c76:	19 30       	cpi	r17, 0x09	; 9
    2c78:	09 f4       	brne	.+2      	; 0x2c7c <execute_jobs+0xc6>
    2c7a:	62 c0       	rjmp	.+196    	; 0x2d40 <execute_jobs+0x18a>
    2c7c:	1a 30       	cpi	r17, 0x0A	; 10
    2c7e:	09 f0       	breq	.+2      	; 0x2c82 <execute_jobs+0xcc>
    2c80:	72 c0       	rjmp	.+228    	; 0x2d66 <execute_jobs+0x1b0>
    2c82:	68 c0       	rjmp	.+208    	; 0x2d54 <execute_jobs+0x19e>
            case 0 : {
                job_value = job_value + char_byte;
    2c84:	42 0e       	add	r4, r18
    2c86:	53 1e       	adc	r5, r19
    2c88:	64 1e       	adc	r6, r20
    2c8a:	75 1e       	adc	r7, r21
                break;
    2c8c:	6c c0       	rjmp	.+216    	; 0x2d66 <execute_jobs+0x1b0>
            }
            case 1: {
                job_value = job_value + 10 * char_byte;
    2c8e:	ba 01       	movw	r22, r20
    2c90:	a9 01       	movw	r20, r18
    2c92:	44 0f       	add	r20, r20
    2c94:	55 1f       	adc	r21, r21
    2c96:	66 1f       	adc	r22, r22
    2c98:	77 1f       	adc	r23, r23
    2c9a:	db 01       	movw	r26, r22
    2c9c:	ca 01       	movw	r24, r20
    2c9e:	88 0f       	add	r24, r24
    2ca0:	99 1f       	adc	r25, r25
    2ca2:	aa 1f       	adc	r26, r26
    2ca4:	bb 1f       	adc	r27, r27
    2ca6:	88 0f       	add	r24, r24
    2ca8:	99 1f       	adc	r25, r25
    2caa:	aa 1f       	adc	r26, r26
    2cac:	bb 1f       	adc	r27, r27
    2cae:	84 0f       	add	r24, r20
    2cb0:	95 1f       	adc	r25, r21
    2cb2:	a6 1f       	adc	r26, r22
    2cb4:	b7 1f       	adc	r27, r23
    2cb6:	48 0e       	add	r4, r24
    2cb8:	59 1e       	adc	r5, r25
    2cba:	6a 1e       	adc	r6, r26
    2cbc:	7b 1e       	adc	r7, r27
                break;
    2cbe:	53 c0       	rjmp	.+166    	; 0x2d66 <execute_jobs+0x1b0>
            }
            case 2: {
                job_value = job_value + 100 * char_byte;
    2cc0:	a4 e6       	ldi	r26, 0x64	; 100
    2cc2:	b0 e0       	ldi	r27, 0x00	; 0
    2cc4:	f8 d6       	rcall	.+3568   	; 0x3ab6 <__muluhisi3>
    2cc6:	46 0e       	add	r4, r22
    2cc8:	57 1e       	adc	r5, r23
    2cca:	68 1e       	adc	r6, r24
    2ccc:	79 1e       	adc	r7, r25
                break;
    2cce:	4b c0       	rjmp	.+150    	; 0x2d66 <execute_jobs+0x1b0>
            }
            case 3: {
                job_value = job_value + 1000 * char_byte;
    2cd0:	a8 ee       	ldi	r26, 0xE8	; 232
    2cd2:	b3 e0       	ldi	r27, 0x03	; 3
    2cd4:	f0 d6       	rcall	.+3552   	; 0x3ab6 <__muluhisi3>
    2cd6:	46 0e       	add	r4, r22
    2cd8:	57 1e       	adc	r5, r23
    2cda:	68 1e       	adc	r6, r24
    2cdc:	79 1e       	adc	r7, r25
                break;
    2cde:	43 c0       	rjmp	.+134    	; 0x2d66 <execute_jobs+0x1b0>
            }
            case 4: {
                job_value = job_value + 10000 * char_byte;
    2ce0:	a0 e1       	ldi	r26, 0x10	; 16
    2ce2:	b7 e2       	ldi	r27, 0x27	; 39
    2ce4:	e8 d6       	rcall	.+3536   	; 0x3ab6 <__muluhisi3>
    2ce6:	46 0e       	add	r4, r22
    2ce8:	57 1e       	adc	r5, r23
    2cea:	68 1e       	adc	r6, r24
    2cec:	79 1e       	adc	r7, r25
                break;
    2cee:	3b c0       	rjmp	.+118    	; 0x2d66 <execute_jobs+0x1b0>
            }
            case 5: {
                job_value = job_value + 100000 * char_byte;
    2cf0:	60 ea       	ldi	r22, 0xA0	; 160
    2cf2:	76 e8       	ldi	r23, 0x86	; 134
    2cf4:	81 e0       	ldi	r24, 0x01	; 1
    2cf6:	90 e0       	ldi	r25, 0x00	; 0
    2cf8:	a1 d6       	rcall	.+3394   	; 0x3a3c <__mulsi3>
    2cfa:	46 0e       	add	r4, r22
    2cfc:	57 1e       	adc	r5, r23
    2cfe:	68 1e       	adc	r6, r24
    2d00:	79 1e       	adc	r7, r25
                break;
    2d02:	31 c0       	rjmp	.+98     	; 0x2d66 <execute_jobs+0x1b0>
            }
            case 6: {
                job_value = job_value + 1000000 * char_byte;
    2d04:	60 e4       	ldi	r22, 0x40	; 64
    2d06:	72 e4       	ldi	r23, 0x42	; 66
    2d08:	8f e0       	ldi	r24, 0x0F	; 15
    2d0a:	90 e0       	ldi	r25, 0x00	; 0
    2d0c:	97 d6       	rcall	.+3374   	; 0x3a3c <__mulsi3>
    2d0e:	46 0e       	add	r4, r22
    2d10:	57 1e       	adc	r5, r23
    2d12:	68 1e       	adc	r6, r24
    2d14:	79 1e       	adc	r7, r25
                break;
    2d16:	27 c0       	rjmp	.+78     	; 0x2d66 <execute_jobs+0x1b0>
            }
            case 7: {
                job_value = job_value + 10000000 * char_byte;
    2d18:	60 e8       	ldi	r22, 0x80	; 128
    2d1a:	76 e9       	ldi	r23, 0x96	; 150
    2d1c:	88 e9       	ldi	r24, 0x98	; 152
    2d1e:	90 e0       	ldi	r25, 0x00	; 0
    2d20:	8d d6       	rcall	.+3354   	; 0x3a3c <__mulsi3>
    2d22:	46 0e       	add	r4, r22
    2d24:	57 1e       	adc	r5, r23
    2d26:	68 1e       	adc	r6, r24
    2d28:	79 1e       	adc	r7, r25
                break;
    2d2a:	1d c0       	rjmp	.+58     	; 0x2d66 <execute_jobs+0x1b0>
            }
            case 8: {
                job_value = job_value + 100000000 * char_byte;
    2d2c:	60 e0       	ldi	r22, 0x00	; 0
    2d2e:	71 ee       	ldi	r23, 0xE1	; 225
    2d30:	85 ef       	ldi	r24, 0xF5	; 245
    2d32:	95 e0       	ldi	r25, 0x05	; 5
    2d34:	83 d6       	rcall	.+3334   	; 0x3a3c <__mulsi3>
    2d36:	46 0e       	add	r4, r22
    2d38:	57 1e       	adc	r5, r23
    2d3a:	68 1e       	adc	r6, r24
    2d3c:	79 1e       	adc	r7, r25
                break;
    2d3e:	13 c0       	rjmp	.+38     	; 0x2d66 <execute_jobs+0x1b0>
            }
            case 9: {
                job_value = job_value + 1000000000 * char_byte;
    2d40:	60 e0       	ldi	r22, 0x00	; 0
    2d42:	7a ec       	ldi	r23, 0xCA	; 202
    2d44:	8a e9       	ldi	r24, 0x9A	; 154
    2d46:	9b e3       	ldi	r25, 0x3B	; 59
    2d48:	79 d6       	rcall	.+3314   	; 0x3a3c <__mulsi3>
    2d4a:	46 0e       	add	r4, r22
    2d4c:	57 1e       	adc	r5, r23
    2d4e:	68 1e       	adc	r6, r24
    2d50:	79 1e       	adc	r7, r25
                break;
    2d52:	09 c0       	rjmp	.+18     	; 0x2d66 <execute_jobs+0x1b0>
            }
            case 10: {
                job_value = job_value + 10000000000 * char_byte;
    2d54:	20 e0       	ldi	r18, 0x00	; 0
    2d56:	34 ee       	ldi	r19, 0xE4	; 228
    2d58:	4b e0       	ldi	r20, 0x0B	; 11
    2d5a:	54 e5       	ldi	r21, 0x54	; 84
    2d5c:	b6 d6       	rcall	.+3436   	; 0x3aca <__mulshisi3>
    2d5e:	46 0e       	add	r4, r22
    2d60:	57 1e       	adc	r5, r23
    2d62:	68 1e       	adc	r6, r24
    2d64:	79 1e       	adc	r7, r25
                break;
            }
            }//switch
            array_pos++;
    2d66:	1f 5f       	subi	r17, 0xFF	; 255
    2d68:	31 97       	sbiw	r30, 0x01	; 1
    uint32_t end_time = 0; //seconds
    uint32_t timeslot_offset = 0;
    int8_t next_bin_value = 0; // check the next value of the binary array to check if next job has been set to not stop the current job.
    bool next_job = false;

    for (int x = (size - 1); x >= 0; x--) {
    2d6a:	ee 15       	cp	r30, r14
    2d6c:	ff 05       	cpc	r31, r15
    2d6e:	09 f0       	breq	.+2      	; 0x2d72 <execute_jobs+0x1bc>
    2d70:	56 cf       	rjmp	.-340    	; 0x2c1e <execute_jobs+0x68>
    2d72:	03 c0       	rjmp	.+6      	; 0x2d7a <execute_jobs+0x1c4>



void execute_jobs(char* scheduled_char_time_ptr, int8_t size, char* asset)
{
    int32_t job_value = 0;
    2d74:	41 2c       	mov	r4, r1
    2d76:	51 2c       	mov	r5, r1
    2d78:	32 01       	movw	r6, r4
            }
            }//switch
            array_pos++;
        }//if
    }//for
    int_to_binary(job_value, bin_array_pass);
    2d7a:	ae 01       	movw	r20, r28
    2d7c:	4f 5f       	subi	r20, 0xFF	; 255
    2d7e:	5f 4f       	sbci	r21, 0xFF	; 255
    2d80:	c3 01       	movw	r24, r6
    2d82:	b2 01       	movw	r22, r4
    2d84:	b8 de       	rcall	.-656    	; 0x2af6 <int_to_binary>
    current_time = rtc_get_time();
    2d86:	0e 94 32 05 	call	0xa64	; 0xa64 <rtc_get_time>
    2d8a:	6b 01       	movw	r12, r22
    2d8c:	7c 01       	movw	r14, r24
    if (job_value < 0) {
        uint32_t temp_value = -1 * job_value + 2147483648;
        job_value = temp_value;
    }

    if (asset == "ICA1_ts0") {
    2d8e:	e9 e7       	ldi	r30, 0x79	; 121
    2d90:	ae 16       	cp	r10, r30
    2d92:	e0 e2       	ldi	r30, 0x20	; 32
    2d94:	be 06       	cpc	r11, r30
    2d96:	09 f0       	breq	.+2      	; 0x2d9a <execute_jobs+0x1e4>
    2d98:	66 c0       	rjmp	.+204    	; 0x2e66 <execute_jobs+0x2b0>
    2d9a:	88 24       	eor	r8, r8
    2d9c:	83 94       	inc	r8
    2d9e:	91 2c       	mov	r9, r1
    2da0:	8c 0e       	add	r8, r28
    2da2:	9d 1e       	adc	r9, r29
    2da4:	21 2c       	mov	r2, r1
    2da6:	31 2c       	mov	r3, r1
    2da8:	21 01       	movw	r4, r2
    2daa:	00 e0       	ldi	r16, 0x00	; 0
    2dac:	10 e0       	ldi	r17, 0x00	; 0
    2dae:	71 2c       	mov	r7, r1
        timeslot_offset = 0;
        for (int arr_index = 0; arr_index < 32; arr_index ++) {
            if (bin_array_pass[arr_index] == 1) {
    2db0:	f4 01       	movw	r30, r8
    2db2:	81 91       	ld	r24, Z+
    2db4:	4f 01       	movw	r8, r30
    2db6:	81 30       	cpi	r24, 0x01	; 1
    2db8:	09 f0       	breq	.+2      	; 0x2dbc <execute_jobs+0x206>
    2dba:	48 c0       	rjmp	.+144    	; 0x2e4c <execute_jobs+0x296>
                start_time = arr_index * (15 * 60) + timeslot_offset;
                end_time = start_time + (15 * 60);
                if ((arr_index + 1) <= 31) {
    2dbc:	0f 31       	cpi	r16, 0x1F	; 31
    2dbe:	11 05       	cpc	r17, r1
    2dc0:	34 f4       	brge	.+12     	; 0x2dce <execute_jobs+0x218>
                    next_bin_value = bin_array_pass[arr_index + 1];
                    if (next_bin_value == 1) {
    2dc2:	77 24       	eor	r7, r7
    2dc4:	73 94       	inc	r7
    2dc6:	80 81       	ld	r24, Z
    2dc8:	81 30       	cpi	r24, 0x01	; 1
    2dca:	09 f0       	breq	.+2      	; 0x2dce <execute_jobs+0x218>
    2dcc:	71 2c       	mov	r7, r1
                        next_job = true;
                    } else {
                        next_job = false;
                    }
                }
                if (current_time  >= start_time && current_time <= (start_time + 60)) {
    2dce:	c2 14       	cp	r12, r2
    2dd0:	d3 04       	cpc	r13, r3
    2dd2:	e4 04       	cpc	r14, r4
    2dd4:	f5 04       	cpc	r15, r5
    2dd6:	b0 f0       	brcs	.+44     	; 0x2e04 <execute_jobs+0x24e>
    2dd8:	d2 01       	movw	r26, r4
    2dda:	c1 01       	movw	r24, r2
    2ddc:	cc 96       	adiw	r24, 0x3c	; 60
    2dde:	a1 1d       	adc	r26, r1
    2de0:	b1 1d       	adc	r27, r1
    2de2:	8c 15       	cp	r24, r12
    2de4:	9d 05       	cpc	r25, r13
    2de6:	ae 05       	cpc	r26, r14
    2de8:	bf 05       	cpc	r27, r15
    2dea:	60 f0       	brcs	.+24     	; 0x2e04 <execute_jobs+0x24e>
                    //start pwm method
                    DEBUG_puts("!!!!!!!!!!!!!!start pwm method!!!!!!!!!!!!! \n \r");
    2dec:	82 e8       	ldi	r24, 0x82	; 130
    2dee:	90 e2       	ldi	r25, 0x20	; 32
    2df0:	0e 94 06 03 	call	0x60c	; 0x60c <DEBUG_puts>
                    pwm_toggle(0, true, 10, 10);
    2df4:	2a e0       	ldi	r18, 0x0A	; 10
    2df6:	30 e0       	ldi	r19, 0x00	; 0
    2df8:	4a e0       	ldi	r20, 0x0A	; 10
    2dfa:	50 e0       	ldi	r21, 0x00	; 0
    2dfc:	61 e0       	ldi	r22, 0x01	; 1
    2dfe:	80 e0       	ldi	r24, 0x00	; 0
    2e00:	90 e0       	ldi	r25, 0x00	; 0
    2e02:	81 da       	rcall	.-2814   	; 0x2306 <pwm_toggle>
                }
                if (current_time >= end_time && current_time <= (end_time + 60)) {
    2e04:	d2 01       	movw	r26, r4
    2e06:	c1 01       	movw	r24, r2
    2e08:	8c 57       	subi	r24, 0x7C	; 124
    2e0a:	9c 4f       	sbci	r25, 0xFC	; 252
    2e0c:	af 4f       	sbci	r26, 0xFF	; 255
    2e0e:	bf 4f       	sbci	r27, 0xFF	; 255
    2e10:	c8 16       	cp	r12, r24
    2e12:	d9 06       	cpc	r13, r25
    2e14:	ea 06       	cpc	r14, r26
    2e16:	fb 06       	cpc	r15, r27
    2e18:	c8 f0       	brcs	.+50     	; 0x2e4c <execute_jobs+0x296>
    2e1a:	d2 01       	movw	r26, r4
    2e1c:	c1 01       	movw	r24, r2
    2e1e:	80 54       	subi	r24, 0x40	; 64
    2e20:	9c 4f       	sbci	r25, 0xFC	; 252
    2e22:	af 4f       	sbci	r26, 0xFF	; 255
    2e24:	bf 4f       	sbci	r27, 0xFF	; 255
    2e26:	8c 15       	cp	r24, r12
    2e28:	9d 05       	cpc	r25, r13
    2e2a:	ae 05       	cpc	r26, r14
    2e2c:	bf 05       	cpc	r27, r15
    2e2e:	70 f0       	brcs	.+28     	; 0x2e4c <execute_jobs+0x296>
                    if (next_job == false) {
    2e30:	71 10       	cpse	r7, r1
    2e32:	0c c0       	rjmp	.+24     	; 0x2e4c <execute_jobs+0x296>
                        DEBUG_puts("!!!!!!!!!!!!!!end pwm method!!!!!!!!!!!!!!! \n \r"); //////////complete for all ifs
    2e34:	82 eb       	ldi	r24, 0xB2	; 178
    2e36:	90 e2       	ldi	r25, 0x20	; 32
    2e38:	0e 94 06 03 	call	0x60c	; 0x60c <DEBUG_puts>
                        pwm_toggle(0, false, 0, 0);
    2e3c:	20 e0       	ldi	r18, 0x00	; 0
    2e3e:	30 e0       	ldi	r19, 0x00	; 0
    2e40:	40 e0       	ldi	r20, 0x00	; 0
    2e42:	50 e0       	ldi	r21, 0x00	; 0
    2e44:	60 e0       	ldi	r22, 0x00	; 0
    2e46:	80 e0       	ldi	r24, 0x00	; 0
    2e48:	90 e0       	ldi	r25, 0x00	; 0
    2e4a:	5d da       	rcall	.-2886   	; 0x2306 <pwm_toggle>
        job_value = temp_value;
    }

    if (asset == "ICA1_ts0") {
        timeslot_offset = 0;
        for (int arr_index = 0; arr_index < 32; arr_index ++) {
    2e4c:	0f 5f       	subi	r16, 0xFF	; 255
    2e4e:	1f 4f       	sbci	r17, 0xFF	; 255
    2e50:	f4 e8       	ldi	r31, 0x84	; 132
    2e52:	2f 0e       	add	r2, r31
    2e54:	f3 e0       	ldi	r31, 0x03	; 3
    2e56:	3f 1e       	adc	r3, r31
    2e58:	41 1c       	adc	r4, r1
    2e5a:	51 1c       	adc	r5, r1
    2e5c:	00 32       	cpi	r16, 0x20	; 32
    2e5e:	11 05       	cpc	r17, r1
    2e60:	09 f0       	breq	.+2      	; 0x2e64 <execute_jobs+0x2ae>
    2e62:	a6 cf       	rjmp	.-180    	; 0x2db0 <execute_jobs+0x1fa>
    2e64:	e3 c0       	rjmp	.+454    	; 0x302c <__stack+0x2d>
                }

            }
        }
    }
    if (asset == "ICA1_ts1") {
    2e66:	82 ee       	ldi	r24, 0xE2	; 226
    2e68:	a8 16       	cp	r10, r24
    2e6a:	80 e2       	ldi	r24, 0x20	; 32
    2e6c:	b8 06       	cpc	r11, r24
    2e6e:	09 f0       	breq	.+2      	; 0x2e72 <execute_jobs+0x2bc>
    2e70:	6b c0       	rjmp	.+214    	; 0x2f48 <execute_jobs+0x392>
    2e72:	88 24       	eor	r8, r8
    2e74:	83 94       	inc	r8
    2e76:	91 2c       	mov	r9, r1
    2e78:	8c 0e       	add	r8, r28
    2e7a:	9d 1e       	adc	r9, r29
    2e7c:	0f 2e       	mov	r0, r31
    2e7e:	f4 e0       	ldi	r31, 0x04	; 4
    2e80:	2f 2e       	mov	r2, r31
    2e82:	f4 e7       	ldi	r31, 0x74	; 116
    2e84:	3f 2e       	mov	r3, r31
    2e86:	41 2c       	mov	r4, r1
    2e88:	51 2c       	mov	r5, r1
    2e8a:	f0 2d       	mov	r31, r0
    2e8c:	00 e0       	ldi	r16, 0x00	; 0
    2e8e:	10 e0       	ldi	r17, 0x00	; 0
    uint32_t current_time = rtc_get_time(); //seconds
    uint32_t start_time = 0; //seconds
    uint32_t end_time = 0; //seconds
    uint32_t timeslot_offset = 0;
    int8_t next_bin_value = 0; // check the next value of the binary array to check if next job has been set to not stop the current job.
    bool next_job = false;
    2e90:	71 2c       	mov	r7, r1
        }
    }
    if (asset == "ICA1_ts1") {
        timeslot_offset = 8 * 60 * 60L;
        for (int arr_index = 0; arr_index < 32; arr_index ++) {
            if (bin_array_pass[arr_index] == 1) {
    2e92:	f4 01       	movw	r30, r8
    2e94:	81 91       	ld	r24, Z+
    2e96:	4f 01       	movw	r8, r30
    2e98:	81 30       	cpi	r24, 0x01	; 1
    2e9a:	09 f0       	breq	.+2      	; 0x2e9e <execute_jobs+0x2e8>
    2e9c:	48 c0       	rjmp	.+144    	; 0x2f2e <execute_jobs+0x378>
                start_time = arr_index * (15 * 60) + timeslot_offset;
                end_time = start_time + (15 * 60);
                if ((arr_index + 1) <= 31) {
    2e9e:	0f 31       	cpi	r16, 0x1F	; 31
    2ea0:	11 05       	cpc	r17, r1
    2ea2:	34 f4       	brge	.+12     	; 0x2eb0 <execute_jobs+0x2fa>
                    next_bin_value = bin_array_pass[arr_index + 1];
                    if (next_bin_value == 1) {
    2ea4:	77 24       	eor	r7, r7
    2ea6:	73 94       	inc	r7
    2ea8:	80 81       	ld	r24, Z
    2eaa:	81 30       	cpi	r24, 0x01	; 1
    2eac:	09 f0       	breq	.+2      	; 0x2eb0 <execute_jobs+0x2fa>
    2eae:	71 2c       	mov	r7, r1
                        next_job = true;
                    } else {
                        next_job = false;
                    }
                }
                if (current_time  >= start_time && current_time <= (start_time + 60)) {
    2eb0:	d2 01       	movw	r26, r4
    2eb2:	c1 01       	movw	r24, r2
    2eb4:	84 58       	subi	r24, 0x84	; 132
    2eb6:	93 40       	sbci	r25, 0x03	; 3
    2eb8:	a1 09       	sbc	r26, r1
    2eba:	b1 09       	sbc	r27, r1
    2ebc:	c8 16       	cp	r12, r24
    2ebe:	d9 06       	cpc	r13, r25
    2ec0:	ea 06       	cpc	r14, r26
    2ec2:	fb 06       	cpc	r15, r27
    2ec4:	b8 f0       	brcs	.+46     	; 0x2ef4 <execute_jobs+0x33e>
    2ec6:	d2 01       	movw	r26, r4
    2ec8:	c1 01       	movw	r24, r2
    2eca:	88 54       	subi	r24, 0x48	; 72
    2ecc:	93 40       	sbci	r25, 0x03	; 3
    2ece:	a1 09       	sbc	r26, r1
    2ed0:	b1 09       	sbc	r27, r1
    2ed2:	8c 15       	cp	r24, r12
    2ed4:	9d 05       	cpc	r25, r13
    2ed6:	ae 05       	cpc	r26, r14
    2ed8:	bf 05       	cpc	r27, r15
    2eda:	60 f0       	brcs	.+24     	; 0x2ef4 <execute_jobs+0x33e>
                    //start pwm method
                    DEBUG_puts("!!!!!!!!!!!!!!start pwm method!!!!!!!!!!!!! \n \r");
    2edc:	82 e8       	ldi	r24, 0x82	; 130
    2ede:	90 e2       	ldi	r25, 0x20	; 32
    2ee0:	0e 94 06 03 	call	0x60c	; 0x60c <DEBUG_puts>
                    pwm_toggle(0, true, 10, 10);
    2ee4:	2a e0       	ldi	r18, 0x0A	; 10
    2ee6:	30 e0       	ldi	r19, 0x00	; 0
    2ee8:	4a e0       	ldi	r20, 0x0A	; 10
    2eea:	50 e0       	ldi	r21, 0x00	; 0
    2eec:	61 e0       	ldi	r22, 0x01	; 1
    2eee:	80 e0       	ldi	r24, 0x00	; 0
    2ef0:	90 e0       	ldi	r25, 0x00	; 0
    2ef2:	09 da       	rcall	.-3054   	; 0x2306 <pwm_toggle>
                }
                if (current_time >= end_time && current_time <= (end_time + 60)) {
    2ef4:	c2 14       	cp	r12, r2
    2ef6:	d3 04       	cpc	r13, r3
    2ef8:	e4 04       	cpc	r14, r4
    2efa:	f5 04       	cpc	r15, r5
    2efc:	c0 f0       	brcs	.+48     	; 0x2f2e <execute_jobs+0x378>
    2efe:	d2 01       	movw	r26, r4
    2f00:	c1 01       	movw	r24, r2
    2f02:	cc 96       	adiw	r24, 0x3c	; 60
    2f04:	a1 1d       	adc	r26, r1
    2f06:	b1 1d       	adc	r27, r1
    2f08:	8c 15       	cp	r24, r12
    2f0a:	9d 05       	cpc	r25, r13
    2f0c:	ae 05       	cpc	r26, r14
    2f0e:	bf 05       	cpc	r27, r15
    2f10:	70 f0       	brcs	.+28     	; 0x2f2e <execute_jobs+0x378>
                    if (next_job == false) {
    2f12:	71 10       	cpse	r7, r1
    2f14:	0c c0       	rjmp	.+24     	; 0x2f2e <execute_jobs+0x378>
                        DEBUG_puts("!!!!!!!!!!!!!!end pwm method!!!!!!!!!!!!!!! \n \r"); //////////complete for all ifs
    2f16:	82 eb       	ldi	r24, 0xB2	; 178
    2f18:	90 e2       	ldi	r25, 0x20	; 32
    2f1a:	0e 94 06 03 	call	0x60c	; 0x60c <DEBUG_puts>
                        pwm_toggle(0, false, 0, 0);
    2f1e:	20 e0       	ldi	r18, 0x00	; 0
    2f20:	30 e0       	ldi	r19, 0x00	; 0
    2f22:	40 e0       	ldi	r20, 0x00	; 0
    2f24:	50 e0       	ldi	r21, 0x00	; 0
    2f26:	60 e0       	ldi	r22, 0x00	; 0
    2f28:	80 e0       	ldi	r24, 0x00	; 0
    2f2a:	90 e0       	ldi	r25, 0x00	; 0
    2f2c:	ec d9       	rcall	.-3112   	; 0x2306 <pwm_toggle>
            }
        }
    }
    if (asset == "ICA1_ts1") {
        timeslot_offset = 8 * 60 * 60L;
        for (int arr_index = 0; arr_index < 32; arr_index ++) {
    2f2e:	0f 5f       	subi	r16, 0xFF	; 255
    2f30:	1f 4f       	sbci	r17, 0xFF	; 255
    2f32:	f4 e8       	ldi	r31, 0x84	; 132
    2f34:	2f 0e       	add	r2, r31
    2f36:	f3 e0       	ldi	r31, 0x03	; 3
    2f38:	3f 1e       	adc	r3, r31
    2f3a:	41 1c       	adc	r4, r1
    2f3c:	51 1c       	adc	r5, r1
    2f3e:	00 32       	cpi	r16, 0x20	; 32
    2f40:	11 05       	cpc	r17, r1
    2f42:	09 f0       	breq	.+2      	; 0x2f46 <execute_jobs+0x390>
    2f44:	a6 cf       	rjmp	.-180    	; 0x2e92 <execute_jobs+0x2dc>
    2f46:	dd c0       	rjmp	.+442    	; 0x3102 <__stack+0x103>
                }

            }
        }
    }
    if (asset == "ICA1_ts2") {
    2f48:	8b ee       	ldi	r24, 0xEB	; 235
    2f4a:	a8 16       	cp	r10, r24
    2f4c:	80 e2       	ldi	r24, 0x20	; 32
    2f4e:	b8 06       	cpc	r11, r24
    2f50:	09 f0       	breq	.+2      	; 0x2f54 <execute_jobs+0x39e>
    2f52:	6b c0       	rjmp	.+214    	; 0x302a <__stack+0x2b>
    2f54:	88 24       	eor	r8, r8
    2f56:	83 94       	inc	r8
    2f58:	91 2c       	mov	r9, r1
    2f5a:	8c 0e       	add	r8, r28
    2f5c:	9d 1e       	adc	r9, r29
    2f5e:	0f 2e       	mov	r0, r31
    2f60:	f4 e8       	ldi	r31, 0x84	; 132
    2f62:	2f 2e       	mov	r2, r31
    2f64:	f4 ee       	ldi	r31, 0xE4	; 228
    2f66:	3f 2e       	mov	r3, r31
    2f68:	41 2c       	mov	r4, r1
    2f6a:	51 2c       	mov	r5, r1
    2f6c:	f0 2d       	mov	r31, r0
    2f6e:	00 e0       	ldi	r16, 0x00	; 0
    2f70:	10 e0       	ldi	r17, 0x00	; 0
    uint32_t current_time = rtc_get_time(); //seconds
    uint32_t start_time = 0; //seconds
    uint32_t end_time = 0; //seconds
    uint32_t timeslot_offset = 0;
    int8_t next_bin_value = 0; // check the next value of the binary array to check if next job has been set to not stop the current job.
    bool next_job = false;
    2f72:	71 2c       	mov	r7, r1
        }
    }
    if (asset == "ICA1_ts2") {
        timeslot_offset = 16 * 60 * 60L; //change to L for all the rest multiplications so that the sum works correctly
        for (int arr_index = 0; arr_index < 32; arr_index ++) {
            if (bin_array_pass[arr_index] == 1) {
    2f74:	f4 01       	movw	r30, r8
    2f76:	81 91       	ld	r24, Z+
    2f78:	4f 01       	movw	r8, r30
    2f7a:	81 30       	cpi	r24, 0x01	; 1
    2f7c:	09 f0       	breq	.+2      	; 0x2f80 <execute_jobs+0x3ca>
    2f7e:	48 c0       	rjmp	.+144    	; 0x3010 <__stack+0x11>
                start_time = arr_index * (15 * 60) + timeslot_offset;
                end_time = start_time + (15 * 60);
                if ((arr_index + 1) <= 31) {
    2f80:	0f 31       	cpi	r16, 0x1F	; 31
    2f82:	11 05       	cpc	r17, r1
    2f84:	34 f4       	brge	.+12     	; 0x2f92 <execute_jobs+0x3dc>
                    next_bin_value = bin_array_pass[arr_index + 1];
                    if (next_bin_value == 1) {
    2f86:	77 24       	eor	r7, r7
    2f88:	73 94       	inc	r7
    2f8a:	80 81       	ld	r24, Z
    2f8c:	81 30       	cpi	r24, 0x01	; 1
    2f8e:	09 f0       	breq	.+2      	; 0x2f92 <execute_jobs+0x3dc>
    2f90:	71 2c       	mov	r7, r1
                        next_job = true;
                    } else {
                        next_job = false;
                    }
                }
                if (current_time  >= start_time && current_time <= (start_time + 60)) {
    2f92:	d2 01       	movw	r26, r4
    2f94:	c1 01       	movw	r24, r2
    2f96:	84 58       	subi	r24, 0x84	; 132
    2f98:	93 40       	sbci	r25, 0x03	; 3
    2f9a:	a1 09       	sbc	r26, r1
    2f9c:	b1 09       	sbc	r27, r1
    2f9e:	c8 16       	cp	r12, r24
    2fa0:	d9 06       	cpc	r13, r25
    2fa2:	ea 06       	cpc	r14, r26
    2fa4:	fb 06       	cpc	r15, r27
    2fa6:	b8 f0       	brcs	.+46     	; 0x2fd6 <execute_jobs+0x420>
    2fa8:	d2 01       	movw	r26, r4
    2faa:	c1 01       	movw	r24, r2
    2fac:	88 54       	subi	r24, 0x48	; 72
    2fae:	93 40       	sbci	r25, 0x03	; 3
    2fb0:	a1 09       	sbc	r26, r1
    2fb2:	b1 09       	sbc	r27, r1
    2fb4:	8c 15       	cp	r24, r12
    2fb6:	9d 05       	cpc	r25, r13
    2fb8:	ae 05       	cpc	r26, r14
    2fba:	bf 05       	cpc	r27, r15
    2fbc:	60 f0       	brcs	.+24     	; 0x2fd6 <execute_jobs+0x420>
                    //start pwm method
                    DEBUG_puts("!!!!!!!!!!!!!!start pwm method!!!!!!!!!!!!! \n \r");
    2fbe:	82 e8       	ldi	r24, 0x82	; 130
    2fc0:	90 e2       	ldi	r25, 0x20	; 32
    2fc2:	0e 94 06 03 	call	0x60c	; 0x60c <DEBUG_puts>
                    pwm_toggle(0, true, 10, 10);
    2fc6:	2a e0       	ldi	r18, 0x0A	; 10
    2fc8:	30 e0       	ldi	r19, 0x00	; 0
    2fca:	4a e0       	ldi	r20, 0x0A	; 10
    2fcc:	50 e0       	ldi	r21, 0x00	; 0
    2fce:	61 e0       	ldi	r22, 0x01	; 1
    2fd0:	80 e0       	ldi	r24, 0x00	; 0
    2fd2:	90 e0       	ldi	r25, 0x00	; 0
    2fd4:	98 d9       	rcall	.-3280   	; 0x2306 <pwm_toggle>
                }
                if (current_time >= end_time && current_time <= (end_time + 60)) {
    2fd6:	c2 14       	cp	r12, r2
    2fd8:	d3 04       	cpc	r13, r3
    2fda:	e4 04       	cpc	r14, r4
    2fdc:	f5 04       	cpc	r15, r5
    2fde:	c0 f0       	brcs	.+48     	; 0x3010 <__stack+0x11>
    2fe0:	d2 01       	movw	r26, r4
    2fe2:	c1 01       	movw	r24, r2
    2fe4:	cc 96       	adiw	r24, 0x3c	; 60
    2fe6:	a1 1d       	adc	r26, r1
    2fe8:	b1 1d       	adc	r27, r1
    2fea:	8c 15       	cp	r24, r12
    2fec:	9d 05       	cpc	r25, r13
    2fee:	ae 05       	cpc	r26, r14
    2ff0:	bf 05       	cpc	r27, r15
    2ff2:	70 f0       	brcs	.+28     	; 0x3010 <__stack+0x11>
                    if (next_job == false) {
    2ff4:	71 10       	cpse	r7, r1
    2ff6:	0c c0       	rjmp	.+24     	; 0x3010 <__stack+0x11>
                        DEBUG_puts("!!!!!!!!!!!!!!end pwm method!!!!!!!!!!!!!!! \n \r"); //////////complete for all ifs
    2ff8:	82 eb       	ldi	r24, 0xB2	; 178
    2ffa:	90 e2       	ldi	r25, 0x20	; 32
    2ffc:	0e 94 06 03 	call	0x60c	; 0x60c <DEBUG_puts>
                        pwm_toggle(0, false, 0, 0);
    3000:	20 e0       	ldi	r18, 0x00	; 0
    3002:	30 e0       	ldi	r19, 0x00	; 0
    3004:	40 e0       	ldi	r20, 0x00	; 0
    3006:	50 e0       	ldi	r21, 0x00	; 0
    3008:	60 e0       	ldi	r22, 0x00	; 0
    300a:	80 e0       	ldi	r24, 0x00	; 0
    300c:	90 e0       	ldi	r25, 0x00	; 0
    300e:	7b d9       	rcall	.-3338   	; 0x2306 <pwm_toggle>
            }
        }
    }
    if (asset == "ICA1_ts2") {
        timeslot_offset = 16 * 60 * 60L; //change to L for all the rest multiplications so that the sum works correctly
        for (int arr_index = 0; arr_index < 32; arr_index ++) {
    3010:	0f 5f       	subi	r16, 0xFF	; 255
    3012:	1f 4f       	sbci	r17, 0xFF	; 255
    3014:	f4 e8       	ldi	r31, 0x84	; 132
    3016:	2f 0e       	add	r2, r31
    3018:	f3 e0       	ldi	r31, 0x03	; 3
    301a:	3f 1e       	adc	r3, r31
    301c:	41 1c       	adc	r4, r1
    301e:	51 1c       	adc	r5, r1
    3020:	00 32       	cpi	r16, 0x20	; 32
    3022:	11 05       	cpc	r17, r1
    3024:	09 f0       	breq	.+2      	; 0x3028 <__stack+0x29>
    3026:	a6 cf       	rjmp	.-180    	; 0x2f74 <execute_jobs+0x3be>
    3028:	dc c0       	rjmp	.+440    	; 0x31e2 <__stack+0x1e3>
    uint32_t current_time = rtc_get_time(); //seconds
    uint32_t start_time = 0; //seconds
    uint32_t end_time = 0; //seconds
    uint32_t timeslot_offset = 0;
    int8_t next_bin_value = 0; // check the next value of the binary array to check if next job has been set to not stop the current job.
    bool next_job = false;
    302a:	71 2c       	mov	r7, r1
                }

            }
        }
    }
    if (asset == "ICA2_ts0") {
    302c:	84 ef       	ldi	r24, 0xF4	; 244
    302e:	a8 16       	cp	r10, r24
    3030:	80 e2       	ldi	r24, 0x20	; 32
    3032:	b8 06       	cpc	r11, r24
    3034:	09 f0       	breq	.+2      	; 0x3038 <__stack+0x39>
    3036:	65 c0       	rjmp	.+202    	; 0x3102 <__stack+0x103>
    3038:	88 24       	eor	r8, r8
    303a:	83 94       	inc	r8
    303c:	91 2c       	mov	r9, r1
    303e:	8c 0e       	add	r8, r28
    3040:	9d 1e       	adc	r9, r29
    3042:	21 2c       	mov	r2, r1
    3044:	31 2c       	mov	r3, r1
    3046:	21 01       	movw	r4, r2
    3048:	00 e0       	ldi	r16, 0x00	; 0
    304a:	10 e0       	ldi	r17, 0x00	; 0
        timeslot_offset = 0;
        for (int arr_index = 0; arr_index < 32; arr_index ++) {
            if (bin_array_pass[arr_index] == 1) {
    304c:	f4 01       	movw	r30, r8
    304e:	81 91       	ld	r24, Z+
    3050:	4f 01       	movw	r8, r30
    3052:	81 30       	cpi	r24, 0x01	; 1
    3054:	09 f0       	breq	.+2      	; 0x3058 <__stack+0x59>
    3056:	48 c0       	rjmp	.+144    	; 0x30e8 <__stack+0xe9>
                start_time = arr_index * (15 * 60) + timeslot_offset;
                end_time = start_time + (15 * 60);
                if ((arr_index + 1) <= 31) {
    3058:	0f 31       	cpi	r16, 0x1F	; 31
    305a:	11 05       	cpc	r17, r1
    305c:	34 f4       	brge	.+12     	; 0x306a <__stack+0x6b>
                    next_bin_value = bin_array_pass[arr_index + 1];
                    if (next_bin_value == 1) {
    305e:	77 24       	eor	r7, r7
    3060:	73 94       	inc	r7
    3062:	80 81       	ld	r24, Z
    3064:	81 30       	cpi	r24, 0x01	; 1
    3066:	09 f0       	breq	.+2      	; 0x306a <__stack+0x6b>
    3068:	71 2c       	mov	r7, r1
                        next_job = true;
                    } else {
                        next_job = false;
                    }
                }
                if (current_time  >= start_time && current_time <= (start_time + 60)) {
    306a:	c2 14       	cp	r12, r2
    306c:	d3 04       	cpc	r13, r3
    306e:	e4 04       	cpc	r14, r4
    3070:	f5 04       	cpc	r15, r5
    3072:	b0 f0       	brcs	.+44     	; 0x30a0 <__stack+0xa1>
    3074:	d2 01       	movw	r26, r4
    3076:	c1 01       	movw	r24, r2
    3078:	cc 96       	adiw	r24, 0x3c	; 60
    307a:	a1 1d       	adc	r26, r1
    307c:	b1 1d       	adc	r27, r1
    307e:	8c 15       	cp	r24, r12
    3080:	9d 05       	cpc	r25, r13
    3082:	ae 05       	cpc	r26, r14
    3084:	bf 05       	cpc	r27, r15
    3086:	60 f0       	brcs	.+24     	; 0x30a0 <__stack+0xa1>
                    //start pwm method
                    DEBUG_puts("!!!!!!!!!!!!!!start pwm method!!!!!!!!!!!!! \n \r");
    3088:	82 e8       	ldi	r24, 0x82	; 130
    308a:	90 e2       	ldi	r25, 0x20	; 32
    308c:	0e 94 06 03 	call	0x60c	; 0x60c <DEBUG_puts>
                    pwm_toggle(1, true, 10, 10);
    3090:	2a e0       	ldi	r18, 0x0A	; 10
    3092:	30 e0       	ldi	r19, 0x00	; 0
    3094:	4a e0       	ldi	r20, 0x0A	; 10
    3096:	50 e0       	ldi	r21, 0x00	; 0
    3098:	61 e0       	ldi	r22, 0x01	; 1
    309a:	81 e0       	ldi	r24, 0x01	; 1
    309c:	90 e0       	ldi	r25, 0x00	; 0
    309e:	33 d9       	rcall	.-3482   	; 0x2306 <pwm_toggle>
                }
                if (current_time >= end_time && current_time <= (end_time + 60)) {
    30a0:	d2 01       	movw	r26, r4
    30a2:	c1 01       	movw	r24, r2
    30a4:	8c 57       	subi	r24, 0x7C	; 124
    30a6:	9c 4f       	sbci	r25, 0xFC	; 252
    30a8:	af 4f       	sbci	r26, 0xFF	; 255
    30aa:	bf 4f       	sbci	r27, 0xFF	; 255
    30ac:	c8 16       	cp	r12, r24
    30ae:	d9 06       	cpc	r13, r25
    30b0:	ea 06       	cpc	r14, r26
    30b2:	fb 06       	cpc	r15, r27
    30b4:	c8 f0       	brcs	.+50     	; 0x30e8 <__stack+0xe9>
    30b6:	d2 01       	movw	r26, r4
    30b8:	c1 01       	movw	r24, r2
    30ba:	80 54       	subi	r24, 0x40	; 64
    30bc:	9c 4f       	sbci	r25, 0xFC	; 252
    30be:	af 4f       	sbci	r26, 0xFF	; 255
    30c0:	bf 4f       	sbci	r27, 0xFF	; 255
    30c2:	8c 15       	cp	r24, r12
    30c4:	9d 05       	cpc	r25, r13
    30c6:	ae 05       	cpc	r26, r14
    30c8:	bf 05       	cpc	r27, r15
    30ca:	70 f0       	brcs	.+28     	; 0x30e8 <__stack+0xe9>
                    if (next_job == false) {
    30cc:	71 10       	cpse	r7, r1
    30ce:	0c c0       	rjmp	.+24     	; 0x30e8 <__stack+0xe9>
                        DEBUG_puts("!!!!!!!!!!!!!!end pwm method!!!!!!!!!!!!!!! \n \r"); //////////complete for all ifs
    30d0:	82 eb       	ldi	r24, 0xB2	; 178
    30d2:	90 e2       	ldi	r25, 0x20	; 32
    30d4:	0e 94 06 03 	call	0x60c	; 0x60c <DEBUG_puts>
                        pwm_toggle(1, false, 0, 0);
    30d8:	20 e0       	ldi	r18, 0x00	; 0
    30da:	30 e0       	ldi	r19, 0x00	; 0
    30dc:	40 e0       	ldi	r20, 0x00	; 0
    30de:	50 e0       	ldi	r21, 0x00	; 0
    30e0:	60 e0       	ldi	r22, 0x00	; 0
    30e2:	81 e0       	ldi	r24, 0x01	; 1
    30e4:	90 e0       	ldi	r25, 0x00	; 0
    30e6:	0f d9       	rcall	.-3554   	; 0x2306 <pwm_toggle>
            }
        }
    }
    if (asset == "ICA2_ts0") {
        timeslot_offset = 0;
        for (int arr_index = 0; arr_index < 32; arr_index ++) {
    30e8:	0f 5f       	subi	r16, 0xFF	; 255
    30ea:	1f 4f       	sbci	r17, 0xFF	; 255
    30ec:	f4 e8       	ldi	r31, 0x84	; 132
    30ee:	2f 0e       	add	r2, r31
    30f0:	f3 e0       	ldi	r31, 0x03	; 3
    30f2:	3f 1e       	adc	r3, r31
    30f4:	41 1c       	adc	r4, r1
    30f6:	51 1c       	adc	r5, r1
    30f8:	00 32       	cpi	r16, 0x20	; 32
    30fa:	11 05       	cpc	r17, r1
    30fc:	09 f0       	breq	.+2      	; 0x3100 <__stack+0x101>
    30fe:	a6 cf       	rjmp	.-180    	; 0x304c <__stack+0x4d>
    3100:	e0 c0       	rjmp	.+448    	; 0x32c2 <__stack+0x2c3>
                }

            }
        }
    }
    if (asset == "ICA2_ts1") {
    3102:	8d ef       	ldi	r24, 0xFD	; 253
    3104:	a8 16       	cp	r10, r24
    3106:	80 e2       	ldi	r24, 0x20	; 32
    3108:	b8 06       	cpc	r11, r24
    310a:	09 f0       	breq	.+2      	; 0x310e <__stack+0x10f>
    310c:	6a c0       	rjmp	.+212    	; 0x31e2 <__stack+0x1e3>
    310e:	88 24       	eor	r8, r8
    3110:	83 94       	inc	r8
    3112:	91 2c       	mov	r9, r1
    3114:	8c 0e       	add	r8, r28
    3116:	9d 1e       	adc	r9, r29
    3118:	0f 2e       	mov	r0, r31
    311a:	f4 e0       	ldi	r31, 0x04	; 4
    311c:	2f 2e       	mov	r2, r31
    311e:	f4 e7       	ldi	r31, 0x74	; 116
    3120:	3f 2e       	mov	r3, r31
    3122:	41 2c       	mov	r4, r1
    3124:	51 2c       	mov	r5, r1
    3126:	f0 2d       	mov	r31, r0
    3128:	00 e0       	ldi	r16, 0x00	; 0
    312a:	10 e0       	ldi	r17, 0x00	; 0
        timeslot_offset = 8 * 60 * 60L;
        for (int arr_index = 0; arr_index < 32; arr_index ++) {
            if (bin_array_pass[arr_index] == 1) {
    312c:	f4 01       	movw	r30, r8
    312e:	81 91       	ld	r24, Z+
    3130:	4f 01       	movw	r8, r30
    3132:	81 30       	cpi	r24, 0x01	; 1
    3134:	09 f0       	breq	.+2      	; 0x3138 <__stack+0x139>
    3136:	48 c0       	rjmp	.+144    	; 0x31c8 <__stack+0x1c9>
                start_time = arr_index * (15 * 60) + timeslot_offset;
                end_time = start_time + (15 * 60);
                if ((arr_index + 1) <= 31) {
    3138:	0f 31       	cpi	r16, 0x1F	; 31
    313a:	11 05       	cpc	r17, r1
    313c:	34 f4       	brge	.+12     	; 0x314a <__stack+0x14b>
                    next_bin_value = bin_array_pass[arr_index + 1];
                    if (next_bin_value == 1) {
    313e:	77 24       	eor	r7, r7
    3140:	73 94       	inc	r7
    3142:	80 81       	ld	r24, Z
    3144:	81 30       	cpi	r24, 0x01	; 1
    3146:	09 f0       	breq	.+2      	; 0x314a <__stack+0x14b>
    3148:	71 2c       	mov	r7, r1
                        next_job = true;
                    } else {
                        next_job = false;
                    }
                }
                if (current_time  >= start_time && current_time <= (start_time + 60)) {
    314a:	d2 01       	movw	r26, r4
    314c:	c1 01       	movw	r24, r2
    314e:	84 58       	subi	r24, 0x84	; 132
    3150:	93 40       	sbci	r25, 0x03	; 3
    3152:	a1 09       	sbc	r26, r1
    3154:	b1 09       	sbc	r27, r1
    3156:	c8 16       	cp	r12, r24
    3158:	d9 06       	cpc	r13, r25
    315a:	ea 06       	cpc	r14, r26
    315c:	fb 06       	cpc	r15, r27
    315e:	b8 f0       	brcs	.+46     	; 0x318e <__stack+0x18f>
    3160:	d2 01       	movw	r26, r4
    3162:	c1 01       	movw	r24, r2
    3164:	88 54       	subi	r24, 0x48	; 72
    3166:	93 40       	sbci	r25, 0x03	; 3
    3168:	a1 09       	sbc	r26, r1
    316a:	b1 09       	sbc	r27, r1
    316c:	8c 15       	cp	r24, r12
    316e:	9d 05       	cpc	r25, r13
    3170:	ae 05       	cpc	r26, r14
    3172:	bf 05       	cpc	r27, r15
    3174:	60 f0       	brcs	.+24     	; 0x318e <__stack+0x18f>
                    //start pwm method
                    DEBUG_puts("!!!!!!!!!!!!!!start pwm method!!!!!!!!!!!!! \n \r");
    3176:	82 e8       	ldi	r24, 0x82	; 130
    3178:	90 e2       	ldi	r25, 0x20	; 32
    317a:	0e 94 06 03 	call	0x60c	; 0x60c <DEBUG_puts>
                    pwm_toggle(1, true, 10, 10);
    317e:	2a e0       	ldi	r18, 0x0A	; 10
    3180:	30 e0       	ldi	r19, 0x00	; 0
    3182:	4a e0       	ldi	r20, 0x0A	; 10
    3184:	50 e0       	ldi	r21, 0x00	; 0
    3186:	61 e0       	ldi	r22, 0x01	; 1
    3188:	81 e0       	ldi	r24, 0x01	; 1
    318a:	90 e0       	ldi	r25, 0x00	; 0
    318c:	bc d8       	rcall	.-3720   	; 0x2306 <pwm_toggle>
                }
                if (current_time >= end_time && current_time <= (end_time + 60)) {
    318e:	c2 14       	cp	r12, r2
    3190:	d3 04       	cpc	r13, r3
    3192:	e4 04       	cpc	r14, r4
    3194:	f5 04       	cpc	r15, r5
    3196:	c0 f0       	brcs	.+48     	; 0x31c8 <__stack+0x1c9>
    3198:	d2 01       	movw	r26, r4
    319a:	c1 01       	movw	r24, r2
    319c:	cc 96       	adiw	r24, 0x3c	; 60
    319e:	a1 1d       	adc	r26, r1
    31a0:	b1 1d       	adc	r27, r1
    31a2:	8c 15       	cp	r24, r12
    31a4:	9d 05       	cpc	r25, r13
    31a6:	ae 05       	cpc	r26, r14
    31a8:	bf 05       	cpc	r27, r15
    31aa:	70 f0       	brcs	.+28     	; 0x31c8 <__stack+0x1c9>
                    if (next_job == false) {
    31ac:	71 10       	cpse	r7, r1
    31ae:	0c c0       	rjmp	.+24     	; 0x31c8 <__stack+0x1c9>
                        DEBUG_puts("!!!!!!!!!!!!!!end pwm method!!!!!!!!!!!!!!! \n \r"); //////////complete for all ifs
    31b0:	82 eb       	ldi	r24, 0xB2	; 178
    31b2:	90 e2       	ldi	r25, 0x20	; 32
    31b4:	0e 94 06 03 	call	0x60c	; 0x60c <DEBUG_puts>
                        pwm_toggle(1, false, 0, 0);
    31b8:	20 e0       	ldi	r18, 0x00	; 0
    31ba:	30 e0       	ldi	r19, 0x00	; 0
    31bc:	40 e0       	ldi	r20, 0x00	; 0
    31be:	50 e0       	ldi	r21, 0x00	; 0
    31c0:	60 e0       	ldi	r22, 0x00	; 0
    31c2:	81 e0       	ldi	r24, 0x01	; 1
    31c4:	90 e0       	ldi	r25, 0x00	; 0
    31c6:	9f d8       	rcall	.-3778   	; 0x2306 <pwm_toggle>
            }
        }
    }
    if (asset == "ICA2_ts1") {
        timeslot_offset = 8 * 60 * 60L;
        for (int arr_index = 0; arr_index < 32; arr_index ++) {
    31c8:	0f 5f       	subi	r16, 0xFF	; 255
    31ca:	1f 4f       	sbci	r17, 0xFF	; 255
    31cc:	f4 e8       	ldi	r31, 0x84	; 132
    31ce:	2f 0e       	add	r2, r31
    31d0:	f3 e0       	ldi	r31, 0x03	; 3
    31d2:	3f 1e       	adc	r3, r31
    31d4:	41 1c       	adc	r4, r1
    31d6:	51 1c       	adc	r5, r1
    31d8:	00 32       	cpi	r16, 0x20	; 32
    31da:	11 05       	cpc	r17, r1
    31dc:	09 f0       	breq	.+2      	; 0x31e0 <__stack+0x1e1>
    31de:	a6 cf       	rjmp	.-180    	; 0x312c <__stack+0x12d>
    31e0:	dd c0       	rjmp	.+442    	; 0x339c <__stack+0x39d>
                }

            }
        }
    }
    if (asset == "ICA2_ts2") {
    31e2:	86 e0       	ldi	r24, 0x06	; 6
    31e4:	a8 16       	cp	r10, r24
    31e6:	81 e2       	ldi	r24, 0x21	; 33
    31e8:	b8 06       	cpc	r11, r24
    31ea:	09 f0       	breq	.+2      	; 0x31ee <__stack+0x1ef>
    31ec:	6a c0       	rjmp	.+212    	; 0x32c2 <__stack+0x2c3>
    31ee:	88 24       	eor	r8, r8
    31f0:	83 94       	inc	r8
    31f2:	91 2c       	mov	r9, r1
    31f4:	8c 0e       	add	r8, r28
    31f6:	9d 1e       	adc	r9, r29
    31f8:	0f 2e       	mov	r0, r31
    31fa:	f4 e8       	ldi	r31, 0x84	; 132
    31fc:	2f 2e       	mov	r2, r31
    31fe:	f4 ee       	ldi	r31, 0xE4	; 228
    3200:	3f 2e       	mov	r3, r31
    3202:	41 2c       	mov	r4, r1
    3204:	51 2c       	mov	r5, r1
    3206:	f0 2d       	mov	r31, r0
    3208:	00 e0       	ldi	r16, 0x00	; 0
    320a:	10 e0       	ldi	r17, 0x00	; 0
        timeslot_offset = 16 * 60 * 60L;
        for (int arr_index = 0; arr_index < 32; arr_index ++) {
            if (bin_array_pass[arr_index] == 1) {
    320c:	f4 01       	movw	r30, r8
    320e:	81 91       	ld	r24, Z+
    3210:	4f 01       	movw	r8, r30
    3212:	81 30       	cpi	r24, 0x01	; 1
    3214:	09 f0       	breq	.+2      	; 0x3218 <__stack+0x219>
    3216:	48 c0       	rjmp	.+144    	; 0x32a8 <__stack+0x2a9>
                start_time = arr_index * (15 * 60) + timeslot_offset;
                end_time = start_time + (15 * 60);
                if ((arr_index + 1) <= 31) {
    3218:	0f 31       	cpi	r16, 0x1F	; 31
    321a:	11 05       	cpc	r17, r1
    321c:	34 f4       	brge	.+12     	; 0x322a <__stack+0x22b>
                    next_bin_value = bin_array_pass[arr_index + 1];
                    if (next_bin_value == 1) {
    321e:	77 24       	eor	r7, r7
    3220:	73 94       	inc	r7
    3222:	80 81       	ld	r24, Z
    3224:	81 30       	cpi	r24, 0x01	; 1
    3226:	09 f0       	breq	.+2      	; 0x322a <__stack+0x22b>
    3228:	71 2c       	mov	r7, r1
                        next_job = true;
                    } else {
                        next_job = false;
                    }
                }
                if (current_time  >= start_time && current_time <= (start_time + 60)) {
    322a:	d2 01       	movw	r26, r4
    322c:	c1 01       	movw	r24, r2
    322e:	84 58       	subi	r24, 0x84	; 132
    3230:	93 40       	sbci	r25, 0x03	; 3
    3232:	a1 09       	sbc	r26, r1
    3234:	b1 09       	sbc	r27, r1
    3236:	c8 16       	cp	r12, r24
    3238:	d9 06       	cpc	r13, r25
    323a:	ea 06       	cpc	r14, r26
    323c:	fb 06       	cpc	r15, r27
    323e:	b8 f0       	brcs	.+46     	; 0x326e <__stack+0x26f>
    3240:	d2 01       	movw	r26, r4
    3242:	c1 01       	movw	r24, r2
    3244:	88 54       	subi	r24, 0x48	; 72
    3246:	93 40       	sbci	r25, 0x03	; 3
    3248:	a1 09       	sbc	r26, r1
    324a:	b1 09       	sbc	r27, r1
    324c:	8c 15       	cp	r24, r12
    324e:	9d 05       	cpc	r25, r13
    3250:	ae 05       	cpc	r26, r14
    3252:	bf 05       	cpc	r27, r15
    3254:	60 f0       	brcs	.+24     	; 0x326e <__stack+0x26f>
                    //start pwm method
                    DEBUG_puts("!!!!!!!!!!!!!!start pwm method!!!!!!!!!!!!! \n \r");
    3256:	82 e8       	ldi	r24, 0x82	; 130
    3258:	90 e2       	ldi	r25, 0x20	; 32
    325a:	0e 94 06 03 	call	0x60c	; 0x60c <DEBUG_puts>
                    pwm_toggle(1, true, 10, 10);
    325e:	2a e0       	ldi	r18, 0x0A	; 10
    3260:	30 e0       	ldi	r19, 0x00	; 0
    3262:	4a e0       	ldi	r20, 0x0A	; 10
    3264:	50 e0       	ldi	r21, 0x00	; 0
    3266:	61 e0       	ldi	r22, 0x01	; 1
    3268:	81 e0       	ldi	r24, 0x01	; 1
    326a:	90 e0       	ldi	r25, 0x00	; 0
    326c:	4c d8       	rcall	.-3944   	; 0x2306 <pwm_toggle>
                }
                if (current_time >= end_time && current_time <= (end_time + 60)) {
    326e:	c2 14       	cp	r12, r2
    3270:	d3 04       	cpc	r13, r3
    3272:	e4 04       	cpc	r14, r4
    3274:	f5 04       	cpc	r15, r5
    3276:	c0 f0       	brcs	.+48     	; 0x32a8 <__stack+0x2a9>
    3278:	d2 01       	movw	r26, r4
    327a:	c1 01       	movw	r24, r2
    327c:	cc 96       	adiw	r24, 0x3c	; 60
    327e:	a1 1d       	adc	r26, r1
    3280:	b1 1d       	adc	r27, r1
    3282:	8c 15       	cp	r24, r12
    3284:	9d 05       	cpc	r25, r13
    3286:	ae 05       	cpc	r26, r14
    3288:	bf 05       	cpc	r27, r15
    328a:	70 f0       	brcs	.+28     	; 0x32a8 <__stack+0x2a9>
                    if (next_job == false) {
    328c:	71 10       	cpse	r7, r1
    328e:	0c c0       	rjmp	.+24     	; 0x32a8 <__stack+0x2a9>
                        DEBUG_puts("!!!!!!!!!!!!!!end pwm method!!!!!!!!!!!!!!! \n \r"); //////////complete for all ifs
    3290:	82 eb       	ldi	r24, 0xB2	; 178
    3292:	90 e2       	ldi	r25, 0x20	; 32
    3294:	0e 94 06 03 	call	0x60c	; 0x60c <DEBUG_puts>
                        pwm_toggle(1, false, 0, 0);
    3298:	20 e0       	ldi	r18, 0x00	; 0
    329a:	30 e0       	ldi	r19, 0x00	; 0
    329c:	40 e0       	ldi	r20, 0x00	; 0
    329e:	50 e0       	ldi	r21, 0x00	; 0
    32a0:	60 e0       	ldi	r22, 0x00	; 0
    32a2:	81 e0       	ldi	r24, 0x01	; 1
    32a4:	90 e0       	ldi	r25, 0x00	; 0
    32a6:	2f d8       	rcall	.-4002   	; 0x2306 <pwm_toggle>
            }
        }
    }
    if (asset == "ICA2_ts2") {
        timeslot_offset = 16 * 60 * 60L;
        for (int arr_index = 0; arr_index < 32; arr_index ++) {
    32a8:	0f 5f       	subi	r16, 0xFF	; 255
    32aa:	1f 4f       	sbci	r17, 0xFF	; 255
    32ac:	f4 e8       	ldi	r31, 0x84	; 132
    32ae:	2f 0e       	add	r2, r31
    32b0:	f3 e0       	ldi	r31, 0x03	; 3
    32b2:	3f 1e       	adc	r3, r31
    32b4:	41 1c       	adc	r4, r1
    32b6:	51 1c       	adc	r5, r1
    32b8:	00 32       	cpi	r16, 0x20	; 32
    32ba:	11 05       	cpc	r17, r1
    32bc:	09 f0       	breq	.+2      	; 0x32c0 <__stack+0x2c1>
    32be:	a6 cf       	rjmp	.-180    	; 0x320c <__stack+0x20d>
    32c0:	df c0       	rjmp	.+446    	; 0x3480 <__stack+0x481>
                }

            }
        }
    }
    if (asset == "ICA3_ts0") {
    32c2:	8f e0       	ldi	r24, 0x0F	; 15
    32c4:	a8 16       	cp	r10, r24
    32c6:	81 e2       	ldi	r24, 0x21	; 33
    32c8:	b8 06       	cpc	r11, r24
    32ca:	09 f0       	breq	.+2      	; 0x32ce <__stack+0x2cf>
    32cc:	67 c0       	rjmp	.+206    	; 0x339c <__stack+0x39d>
    32ce:	aa 24       	eor	r10, r10
    32d0:	a3 94       	inc	r10
    32d2:	b1 2c       	mov	r11, r1
    32d4:	ac 0e       	add	r10, r28
    32d6:	bd 1e       	adc	r11, r29
    32d8:	21 2c       	mov	r2, r1
    32da:	31 2c       	mov	r3, r1
    32dc:	21 01       	movw	r4, r2
    32de:	00 e0       	ldi	r16, 0x00	; 0
    32e0:	10 e0       	ldi	r17, 0x00	; 0
        timeslot_offset = 0;
        for (int arr_index = 0; arr_index < 32; arr_index ++) {
            if (bin_array_pass[arr_index] == 1) {
    32e2:	f5 01       	movw	r30, r10
    32e4:	81 91       	ld	r24, Z+
    32e6:	5f 01       	movw	r10, r30
    32e8:	81 30       	cpi	r24, 0x01	; 1
    32ea:	09 f0       	breq	.+2      	; 0x32ee <__stack+0x2ef>
    32ec:	4a c0       	rjmp	.+148    	; 0x3382 <__stack+0x383>
                start_time = arr_index * (15 * 60) + timeslot_offset;
                end_time = start_time + (15 * 60);
                if ((arr_index + 1) <= 31) {
    32ee:	0f 31       	cpi	r16, 0x1F	; 31
    32f0:	11 05       	cpc	r17, r1
    32f2:	34 f4       	brge	.+12     	; 0x3300 <__stack+0x301>
                    next_bin_value = bin_array_pass[arr_index + 1];
                    if (next_bin_value == 1) {
    32f4:	77 24       	eor	r7, r7
    32f6:	73 94       	inc	r7
    32f8:	80 81       	ld	r24, Z
    32fa:	81 30       	cpi	r24, 0x01	; 1
    32fc:	09 f0       	breq	.+2      	; 0x3300 <__stack+0x301>
    32fe:	71 2c       	mov	r7, r1
                        next_job = true;
                    } else {
                        next_job = false;
                    }
                }
                if (current_time  >= start_time && current_time <= (start_time + 60)) {
    3300:	c2 14       	cp	r12, r2
    3302:	d3 04       	cpc	r13, r3
    3304:	e4 04       	cpc	r14, r4
    3306:	f5 04       	cpc	r15, r5
    3308:	b8 f0       	brcs	.+46     	; 0x3338 <__stack+0x339>
    330a:	d2 01       	movw	r26, r4
    330c:	c1 01       	movw	r24, r2
    330e:	cc 96       	adiw	r24, 0x3c	; 60
    3310:	a1 1d       	adc	r26, r1
    3312:	b1 1d       	adc	r27, r1
    3314:	8c 15       	cp	r24, r12
    3316:	9d 05       	cpc	r25, r13
    3318:	ae 05       	cpc	r26, r14
    331a:	bf 05       	cpc	r27, r15
    331c:	68 f0       	brcs	.+26     	; 0x3338 <__stack+0x339>
                    //start pwm method
                    DEBUG_puts("!!!!!!!!!!!!!!start pwm method!!!!!!!!!!!!! \n \r");
    331e:	82 e8       	ldi	r24, 0x82	; 130
    3320:	90 e2       	ldi	r25, 0x20	; 32
    3322:	0e 94 06 03 	call	0x60c	; 0x60c <DEBUG_puts>
                    pwm_toggle(3, true, 10, 10);
    3326:	2a e0       	ldi	r18, 0x0A	; 10
    3328:	30 e0       	ldi	r19, 0x00	; 0
    332a:	4a e0       	ldi	r20, 0x0A	; 10
    332c:	50 e0       	ldi	r21, 0x00	; 0
    332e:	61 e0       	ldi	r22, 0x01	; 1
    3330:	83 e0       	ldi	r24, 0x03	; 3
    3332:	90 e0       	ldi	r25, 0x00	; 0
    3334:	0e 94 83 11 	call	0x2306	; 0x2306 <pwm_toggle>
                }
                if (current_time >= end_time && current_time <= (end_time + 60)) {
    3338:	d2 01       	movw	r26, r4
    333a:	c1 01       	movw	r24, r2
    333c:	8c 57       	subi	r24, 0x7C	; 124
    333e:	9c 4f       	sbci	r25, 0xFC	; 252
    3340:	af 4f       	sbci	r26, 0xFF	; 255
    3342:	bf 4f       	sbci	r27, 0xFF	; 255
    3344:	c8 16       	cp	r12, r24
    3346:	d9 06       	cpc	r13, r25
    3348:	ea 06       	cpc	r14, r26
    334a:	fb 06       	cpc	r15, r27
    334c:	d0 f0       	brcs	.+52     	; 0x3382 <__stack+0x383>
    334e:	d2 01       	movw	r26, r4
    3350:	c1 01       	movw	r24, r2
    3352:	80 54       	subi	r24, 0x40	; 64
    3354:	9c 4f       	sbci	r25, 0xFC	; 252
    3356:	af 4f       	sbci	r26, 0xFF	; 255
    3358:	bf 4f       	sbci	r27, 0xFF	; 255
    335a:	8c 15       	cp	r24, r12
    335c:	9d 05       	cpc	r25, r13
    335e:	ae 05       	cpc	r26, r14
    3360:	bf 05       	cpc	r27, r15
    3362:	78 f0       	brcs	.+30     	; 0x3382 <__stack+0x383>
                    if (next_job == false) {
    3364:	71 10       	cpse	r7, r1
    3366:	0d c0       	rjmp	.+26     	; 0x3382 <__stack+0x383>
                        DEBUG_puts("!!!!!!!!!!!!!!end pwm method!!!!!!!!!!!!!!! \n \r"); //////////complete for all ifs
    3368:	82 eb       	ldi	r24, 0xB2	; 178
    336a:	90 e2       	ldi	r25, 0x20	; 32
    336c:	0e 94 06 03 	call	0x60c	; 0x60c <DEBUG_puts>
                        pwm_toggle(3, false, 0, 0);
    3370:	20 e0       	ldi	r18, 0x00	; 0
    3372:	30 e0       	ldi	r19, 0x00	; 0
    3374:	40 e0       	ldi	r20, 0x00	; 0
    3376:	50 e0       	ldi	r21, 0x00	; 0
    3378:	60 e0       	ldi	r22, 0x00	; 0
    337a:	83 e0       	ldi	r24, 0x03	; 3
    337c:	90 e0       	ldi	r25, 0x00	; 0
    337e:	0e 94 83 11 	call	0x2306	; 0x2306 <pwm_toggle>
            }
        }
    }
    if (asset == "ICA3_ts0") {
        timeslot_offset = 0;
        for (int arr_index = 0; arr_index < 32; arr_index ++) {
    3382:	0f 5f       	subi	r16, 0xFF	; 255
    3384:	1f 4f       	sbci	r17, 0xFF	; 255
    3386:	f4 e8       	ldi	r31, 0x84	; 132
    3388:	2f 0e       	add	r2, r31
    338a:	f3 e0       	ldi	r31, 0x03	; 3
    338c:	3f 1e       	adc	r3, r31
    338e:	41 1c       	adc	r4, r1
    3390:	51 1c       	adc	r5, r1
    3392:	00 32       	cpi	r16, 0x20	; 32
    3394:	11 05       	cpc	r17, r1
    3396:	09 f0       	breq	.+2      	; 0x339a <__stack+0x39b>
    3398:	a4 cf       	rjmp	.-184    	; 0x32e2 <__stack+0x2e3>
    339a:	e7 c0       	rjmp	.+462    	; 0x356a <__stack+0x56b>
                }

            }
        }
    }
    if (asset == "ICA3_ts1") {
    339c:	88 e1       	ldi	r24, 0x18	; 24
    339e:	a8 16       	cp	r10, r24
    33a0:	81 e2       	ldi	r24, 0x21	; 33
    33a2:	b8 06       	cpc	r11, r24
    33a4:	09 f0       	breq	.+2      	; 0x33a8 <__stack+0x3a9>
    33a6:	6c c0       	rjmp	.+216    	; 0x3480 <__stack+0x481>
    33a8:	aa 24       	eor	r10, r10
    33aa:	a3 94       	inc	r10
    33ac:	b1 2c       	mov	r11, r1
    33ae:	ac 0e       	add	r10, r28
    33b0:	bd 1e       	adc	r11, r29
    33b2:	0f 2e       	mov	r0, r31
    33b4:	f4 e0       	ldi	r31, 0x04	; 4
    33b6:	2f 2e       	mov	r2, r31
    33b8:	f4 e7       	ldi	r31, 0x74	; 116
    33ba:	3f 2e       	mov	r3, r31
    33bc:	41 2c       	mov	r4, r1
    33be:	51 2c       	mov	r5, r1
    33c0:	f0 2d       	mov	r31, r0
    33c2:	00 e0       	ldi	r16, 0x00	; 0
    33c4:	10 e0       	ldi	r17, 0x00	; 0
        timeslot_offset = 8 * 60 * 60L;
        for (int arr_index = 0; arr_index < 32; arr_index ++) {
            if (bin_array_pass[arr_index] == 1) {
    33c6:	f5 01       	movw	r30, r10
    33c8:	81 91       	ld	r24, Z+
    33ca:	5f 01       	movw	r10, r30
    33cc:	81 30       	cpi	r24, 0x01	; 1
    33ce:	09 f0       	breq	.+2      	; 0x33d2 <__stack+0x3d3>
    33d0:	4a c0       	rjmp	.+148    	; 0x3466 <__stack+0x467>
                start_time = arr_index * (15 * 60) + timeslot_offset;
                end_time = start_time + (15 * 60);
                if ((arr_index + 1) <= 31) {
    33d2:	0f 31       	cpi	r16, 0x1F	; 31
    33d4:	11 05       	cpc	r17, r1
    33d6:	34 f4       	brge	.+12     	; 0x33e4 <__stack+0x3e5>
                    next_bin_value = bin_array_pass[arr_index + 1];
                    if (next_bin_value == 1) {
    33d8:	77 24       	eor	r7, r7
    33da:	73 94       	inc	r7
    33dc:	80 81       	ld	r24, Z
    33de:	81 30       	cpi	r24, 0x01	; 1
    33e0:	09 f0       	breq	.+2      	; 0x33e4 <__stack+0x3e5>
    33e2:	71 2c       	mov	r7, r1
                        next_job = true;
                    } else {
                        next_job = false;
                    }
                }
                if (current_time  >= start_time && current_time <= (start_time + 60)) {
    33e4:	d2 01       	movw	r26, r4
    33e6:	c1 01       	movw	r24, r2
    33e8:	84 58       	subi	r24, 0x84	; 132
    33ea:	93 40       	sbci	r25, 0x03	; 3
    33ec:	a1 09       	sbc	r26, r1
    33ee:	b1 09       	sbc	r27, r1
    33f0:	c8 16       	cp	r12, r24
    33f2:	d9 06       	cpc	r13, r25
    33f4:	ea 06       	cpc	r14, r26
    33f6:	fb 06       	cpc	r15, r27
    33f8:	c0 f0       	brcs	.+48     	; 0x342a <__stack+0x42b>
    33fa:	d2 01       	movw	r26, r4
    33fc:	c1 01       	movw	r24, r2
    33fe:	88 54       	subi	r24, 0x48	; 72
    3400:	93 40       	sbci	r25, 0x03	; 3
    3402:	a1 09       	sbc	r26, r1
    3404:	b1 09       	sbc	r27, r1
    3406:	8c 15       	cp	r24, r12
    3408:	9d 05       	cpc	r25, r13
    340a:	ae 05       	cpc	r26, r14
    340c:	bf 05       	cpc	r27, r15
    340e:	68 f0       	brcs	.+26     	; 0x342a <__stack+0x42b>
                    //start pwm method
                    DEBUG_puts("!!!!!!!!!!!!!!start pwm method!!!!!!!!!!!!! \n \r");
    3410:	82 e8       	ldi	r24, 0x82	; 130
    3412:	90 e2       	ldi	r25, 0x20	; 32
    3414:	0e 94 06 03 	call	0x60c	; 0x60c <DEBUG_puts>
                    pwm_toggle(3, true, 10, 10);
    3418:	2a e0       	ldi	r18, 0x0A	; 10
    341a:	30 e0       	ldi	r19, 0x00	; 0
    341c:	4a e0       	ldi	r20, 0x0A	; 10
    341e:	50 e0       	ldi	r21, 0x00	; 0
    3420:	61 e0       	ldi	r22, 0x01	; 1
    3422:	83 e0       	ldi	r24, 0x03	; 3
    3424:	90 e0       	ldi	r25, 0x00	; 0
    3426:	0e 94 83 11 	call	0x2306	; 0x2306 <pwm_toggle>
                }
                if (current_time >= end_time && current_time <= (end_time + 60)) {
    342a:	c2 14       	cp	r12, r2
    342c:	d3 04       	cpc	r13, r3
    342e:	e4 04       	cpc	r14, r4
    3430:	f5 04       	cpc	r15, r5
    3432:	c8 f0       	brcs	.+50     	; 0x3466 <__stack+0x467>
    3434:	d2 01       	movw	r26, r4
    3436:	c1 01       	movw	r24, r2
    3438:	cc 96       	adiw	r24, 0x3c	; 60
    343a:	a1 1d       	adc	r26, r1
    343c:	b1 1d       	adc	r27, r1
    343e:	8c 15       	cp	r24, r12
    3440:	9d 05       	cpc	r25, r13
    3442:	ae 05       	cpc	r26, r14
    3444:	bf 05       	cpc	r27, r15
    3446:	78 f0       	brcs	.+30     	; 0x3466 <__stack+0x467>
                    if (next_job == false) {
    3448:	71 10       	cpse	r7, r1
    344a:	0d c0       	rjmp	.+26     	; 0x3466 <__stack+0x467>
                        DEBUG_puts("!!!!!!!!!!!!!!end pwm method!!!!!!!!!!!!!!! \n \r"); //////////complete for all ifs
    344c:	82 eb       	ldi	r24, 0xB2	; 178
    344e:	90 e2       	ldi	r25, 0x20	; 32
    3450:	0e 94 06 03 	call	0x60c	; 0x60c <DEBUG_puts>
                        pwm_toggle(3, false, 0, 0);
    3454:	20 e0       	ldi	r18, 0x00	; 0
    3456:	30 e0       	ldi	r19, 0x00	; 0
    3458:	40 e0       	ldi	r20, 0x00	; 0
    345a:	50 e0       	ldi	r21, 0x00	; 0
    345c:	60 e0       	ldi	r22, 0x00	; 0
    345e:	83 e0       	ldi	r24, 0x03	; 3
    3460:	90 e0       	ldi	r25, 0x00	; 0
    3462:	0e 94 83 11 	call	0x2306	; 0x2306 <pwm_toggle>
            }
        }
    }
    if (asset == "ICA3_ts1") {
        timeslot_offset = 8 * 60 * 60L;
        for (int arr_index = 0; arr_index < 32; arr_index ++) {
    3466:	0f 5f       	subi	r16, 0xFF	; 255
    3468:	1f 4f       	sbci	r17, 0xFF	; 255
    346a:	f4 e8       	ldi	r31, 0x84	; 132
    346c:	2f 0e       	add	r2, r31
    346e:	f3 e0       	ldi	r31, 0x03	; 3
    3470:	3f 1e       	adc	r3, r31
    3472:	41 1c       	adc	r4, r1
    3474:	51 1c       	adc	r5, r1
    3476:	00 32       	cpi	r16, 0x20	; 32
    3478:	11 05       	cpc	r17, r1
    347a:	09 f0       	breq	.+2      	; 0x347e <__stack+0x47f>
    347c:	a4 cf       	rjmp	.-184    	; 0x33c6 <__stack+0x3c7>
    347e:	75 c0       	rjmp	.+234    	; 0x356a <__stack+0x56b>
                }

            }
        }
    }
    if (asset == "ICA3_ts2") {
    3480:	81 e2       	ldi	r24, 0x21	; 33
    3482:	a8 16       	cp	r10, r24
    3484:	81 e2       	ldi	r24, 0x21	; 33
    3486:	b8 06       	cpc	r11, r24
    3488:	09 f0       	breq	.+2      	; 0x348c <__stack+0x48d>
    348a:	6f c0       	rjmp	.+222    	; 0x356a <__stack+0x56b>
    348c:	aa 24       	eor	r10, r10
    348e:	a3 94       	inc	r10
    3490:	b1 2c       	mov	r11, r1
    3492:	ac 0e       	add	r10, r28
    3494:	bd 1e       	adc	r11, r29
    3496:	0f 2e       	mov	r0, r31
    3498:	f4 e8       	ldi	r31, 0x84	; 132
    349a:	2f 2e       	mov	r2, r31
    349c:	f4 ee       	ldi	r31, 0xE4	; 228
    349e:	3f 2e       	mov	r3, r31
    34a0:	41 2c       	mov	r4, r1
    34a2:	51 2c       	mov	r5, r1
    34a4:	f0 2d       	mov	r31, r0
    34a6:	00 e0       	ldi	r16, 0x00	; 0
    34a8:	10 e0       	ldi	r17, 0x00	; 0
        timeslot_offset = 16 * 60 * 60L;
        for (int arr_index = 0; arr_index < 32; arr_index ++) {
            if (bin_array_pass[arr_index] == 1) {
    34aa:	f5 01       	movw	r30, r10
    34ac:	81 91       	ld	r24, Z+
    34ae:	5f 01       	movw	r10, r30
    34b0:	81 30       	cpi	r24, 0x01	; 1
    34b2:	09 f0       	breq	.+2      	; 0x34b6 <__stack+0x4b7>
    34b4:	4a c0       	rjmp	.+148    	; 0x354a <__stack+0x54b>
                start_time = arr_index * (15 * 60) + timeslot_offset;
                end_time = start_time + (15 * 60);
                if ((arr_index + 1) <= 31) {
    34b6:	0f 31       	cpi	r16, 0x1F	; 31
    34b8:	11 05       	cpc	r17, r1
    34ba:	34 f4       	brge	.+12     	; 0x34c8 <__stack+0x4c9>
                    next_bin_value = bin_array_pass[arr_index + 1];
                    if (next_bin_value == 1) {
    34bc:	77 24       	eor	r7, r7
    34be:	73 94       	inc	r7
    34c0:	80 81       	ld	r24, Z
    34c2:	81 30       	cpi	r24, 0x01	; 1
    34c4:	09 f0       	breq	.+2      	; 0x34c8 <__stack+0x4c9>
    34c6:	71 2c       	mov	r7, r1
                        next_job = true;
                    } else {
                        next_job = false;
                    }
                }
                if (current_time  >= start_time && current_time <= (start_time + 60)) {
    34c8:	d2 01       	movw	r26, r4
    34ca:	c1 01       	movw	r24, r2
    34cc:	84 58       	subi	r24, 0x84	; 132
    34ce:	93 40       	sbci	r25, 0x03	; 3
    34d0:	a1 09       	sbc	r26, r1
    34d2:	b1 09       	sbc	r27, r1
    34d4:	c8 16       	cp	r12, r24
    34d6:	d9 06       	cpc	r13, r25
    34d8:	ea 06       	cpc	r14, r26
    34da:	fb 06       	cpc	r15, r27
    34dc:	c0 f0       	brcs	.+48     	; 0x350e <__stack+0x50f>
    34de:	d2 01       	movw	r26, r4
    34e0:	c1 01       	movw	r24, r2
    34e2:	88 54       	subi	r24, 0x48	; 72
    34e4:	93 40       	sbci	r25, 0x03	; 3
    34e6:	a1 09       	sbc	r26, r1
    34e8:	b1 09       	sbc	r27, r1
    34ea:	8c 15       	cp	r24, r12
    34ec:	9d 05       	cpc	r25, r13
    34ee:	ae 05       	cpc	r26, r14
    34f0:	bf 05       	cpc	r27, r15
    34f2:	68 f0       	brcs	.+26     	; 0x350e <__stack+0x50f>
                    //start pwm method
                    DEBUG_puts("!!!!!!!!!!!!!!start pwm method!!!!!!!!!!!!! \n \r");
    34f4:	82 e8       	ldi	r24, 0x82	; 130
    34f6:	90 e2       	ldi	r25, 0x20	; 32
    34f8:	0e 94 06 03 	call	0x60c	; 0x60c <DEBUG_puts>
                    pwm_toggle(3, true, 10, 10);
    34fc:	2a e0       	ldi	r18, 0x0A	; 10
    34fe:	30 e0       	ldi	r19, 0x00	; 0
    3500:	4a e0       	ldi	r20, 0x0A	; 10
    3502:	50 e0       	ldi	r21, 0x00	; 0
    3504:	61 e0       	ldi	r22, 0x01	; 1
    3506:	83 e0       	ldi	r24, 0x03	; 3
    3508:	90 e0       	ldi	r25, 0x00	; 0
    350a:	0e 94 83 11 	call	0x2306	; 0x2306 <pwm_toggle>
                }
                if (current_time >= end_time && current_time <= (end_time + 60)) {
    350e:	c2 14       	cp	r12, r2
    3510:	d3 04       	cpc	r13, r3
    3512:	e4 04       	cpc	r14, r4
    3514:	f5 04       	cpc	r15, r5
    3516:	c8 f0       	brcs	.+50     	; 0x354a <__stack+0x54b>
    3518:	d2 01       	movw	r26, r4
    351a:	c1 01       	movw	r24, r2
    351c:	cc 96       	adiw	r24, 0x3c	; 60
    351e:	a1 1d       	adc	r26, r1
    3520:	b1 1d       	adc	r27, r1
    3522:	8c 15       	cp	r24, r12
    3524:	9d 05       	cpc	r25, r13
    3526:	ae 05       	cpc	r26, r14
    3528:	bf 05       	cpc	r27, r15
    352a:	78 f0       	brcs	.+30     	; 0x354a <__stack+0x54b>
                    if (next_job == false) {
    352c:	71 10       	cpse	r7, r1
    352e:	0d c0       	rjmp	.+26     	; 0x354a <__stack+0x54b>
                        DEBUG_puts("!!!!!!!!!!!!!!end pwm method!!!!!!!!!!!!!!! \n \r"); //////////complete for all ifs
    3530:	82 eb       	ldi	r24, 0xB2	; 178
    3532:	90 e2       	ldi	r25, 0x20	; 32
    3534:	0e 94 06 03 	call	0x60c	; 0x60c <DEBUG_puts>
                        pwm_toggle(3, false, 0, 0);
    3538:	20 e0       	ldi	r18, 0x00	; 0
    353a:	30 e0       	ldi	r19, 0x00	; 0
    353c:	40 e0       	ldi	r20, 0x00	; 0
    353e:	50 e0       	ldi	r21, 0x00	; 0
    3540:	60 e0       	ldi	r22, 0x00	; 0
    3542:	83 e0       	ldi	r24, 0x03	; 3
    3544:	90 e0       	ldi	r25, 0x00	; 0
    3546:	0e 94 83 11 	call	0x2306	; 0x2306 <pwm_toggle>
            }
        }
    }
    if (asset == "ICA3_ts2") {
        timeslot_offset = 16 * 60 * 60L;
        for (int arr_index = 0; arr_index < 32; arr_index ++) {
    354a:	0f 5f       	subi	r16, 0xFF	; 255
    354c:	1f 4f       	sbci	r17, 0xFF	; 255
    354e:	f4 e8       	ldi	r31, 0x84	; 132
    3550:	2f 0e       	add	r2, r31
    3552:	f3 e0       	ldi	r31, 0x03	; 3
    3554:	3f 1e       	adc	r3, r31
    3556:	41 1c       	adc	r4, r1
    3558:	51 1c       	adc	r5, r1
    355a:	00 32       	cpi	r16, 0x20	; 32
    355c:	11 05       	cpc	r17, r1
    355e:	09 f0       	breq	.+2      	; 0x3562 <__stack+0x563>
    3560:	a4 cf       	rjmp	.-184    	; 0x34aa <__stack+0x4ab>
    3562:	03 c0       	rjmp	.+6      	; 0x356a <__stack+0x56b>
    3564:	01 97       	sbiw	r24, 0x01	; 1
                }

            }
        }
    }
    for (int x = 0; x < 32 ; x++) { //clear bin_array_pass
    3566:	f1 f7       	brne	.-4      	; 0x3564 <__stack+0x565>
    3568:	03 c0       	rjmp	.+6      	; 0x3570 <__stack+0x571>
                }

            }
        }
    }
    if (asset == "ICA3_ts2") {
    356a:	80 e2       	ldi	r24, 0x20	; 32
    356c:	90 e0       	ldi	r25, 0x00	; 0
    356e:	fa cf       	rjmp	.-12     	; 0x3564 <__stack+0x565>
    }
    for (int x = 0; x < 32 ; x++) { //clear bin_array_pass
        bin_array_pass[x] = 0;
    }

}//execute_jobs
    3570:	a0 96       	adiw	r28, 0x20	; 32
    3572:	cd bf       	out	0x3d, r28	; 61
    3574:	de bf       	out	0x3e, r29	; 62
    3576:	df 91       	pop	r29
    3578:	cf 91       	pop	r28
    357a:	1f 91       	pop	r17
    357c:	0f 91       	pop	r16
    357e:	ff 90       	pop	r15
    3580:	ef 90       	pop	r14
    3582:	df 90       	pop	r13
    3584:	cf 90       	pop	r12
    3586:	bf 90       	pop	r11
    3588:	af 90       	pop	r10
    358a:	9f 90       	pop	r9
    358c:	8f 90       	pop	r8
    358e:	7f 90       	pop	r7
    3590:	6f 90       	pop	r6
    3592:	5f 90       	pop	r5
    3594:	4f 90       	pop	r4
    3596:	3f 90       	pop	r3
    3598:	2f 90       	pop	r2
    359a:	08 95       	ret

0000359c <look_for_jobs>:
void look_for_jobs(void)
{
    359c:	af 92       	push	r10
    359e:	bf 92       	push	r11
    35a0:	cf 92       	push	r12
    35a2:	df 92       	push	r13
    35a4:	ef 92       	push	r14
    35a6:	ff 92       	push	r15
    35a8:	0f 93       	push	r16
    35aa:	1f 93       	push	r17
    35ac:	cf 93       	push	r28
    35ae:	df 93       	push	r29
    //check eeprom for scheduled jobs and execute them on the minute
    uint32_t current_time = rtc_get_time();
    35b0:	0e 94 32 05 	call	0xa64	; 0xa64 <rtc_get_time>
    int8_t count = 0;
    static char scheduled_char_time[16];
    char eeprom_char_byte;
    for (int address = 0x0000; address <= 0x008F; address++) { //loop through entire eeprom address range
    35b4:	c0 e0       	ldi	r28, 0x00	; 0
    35b6:	d0 e0       	ldi	r29, 0x00	; 0
}//execute_jobs
void look_for_jobs(void)
{
    //check eeprom for scheduled jobs and execute them on the minute
    uint32_t current_time = rtc_get_time();
    int8_t count = 0;
    35b8:	a1 2c       	mov	r10, r1
    for (int x = 0; x < 32 ; x++) { //clear bin_array_pass
        bin_array_pass[x] = 0;
    }

}//execute_jobs
void look_for_jobs(void)
    35ba:	0f 2e       	mov	r0, r31
    35bc:	f5 ea       	ldi	r31, 0xA5	; 165
    35be:	ef 2e       	mov	r14, r31
    35c0:	f3 e2       	ldi	r31, 0x23	; 35
    35c2:	ff 2e       	mov	r15, r31
    35c4:	f0 2d       	mov	r31, r0
            }
            if (address == 0x007F) {
                char* scheduled_char_time_ptr = &scheduled_char_time;
                execute_jobs(scheduled_char_time_ptr, count, "ICA3_ts1");
                for (int x = 0; x <= 15; x++) { //clear array
                    scheduled_char_time[x] = (char)(0xFF);
    35c6:	bb 24       	eor	r11, r11
    35c8:	ba 94       	dec	r11
    uint32_t current_time = rtc_get_time();
    int8_t count = 0;
    static char scheduled_char_time[16];
    char eeprom_char_byte;
    for (int address = 0x0000; address <= 0x008F; address++) { //loop through entire eeprom address range
        if (address <= 0x000F) { //ICA1_ts0
    35ca:	c0 31       	cpi	r28, 0x10	; 16
    35cc:	d1 05       	cpc	r29, r1
    35ce:	14 f5       	brge	.+68     	; 0x3614 <look_for_jobs+0x78>
            eeprom_char_byte = (char) nvm_eeprom_read_byte(address);
    35d0:	ce 01       	movw	r24, r28
    35d2:	0e 94 49 04 	call	0x892	; 0x892 <nvm_eeprom_read_byte>
            if ((Byte) eeprom_char_byte != 0xFF) {
    35d6:	8f 3f       	cpi	r24, 0xFF	; 255
    35d8:	41 f0       	breq	.+16     	; 0x35ea <look_for_jobs+0x4e>
                scheduled_char_time[count] = eeprom_char_byte;
    35da:	ea 2d       	mov	r30, r10
    35dc:	ff 27       	eor	r31, r31
    35de:	e7 fd       	sbrc	r30, 7
    35e0:	f0 95       	com	r31
    35e2:	eb 56       	subi	r30, 0x6B	; 107
    35e4:	fc 4d       	sbci	r31, 0xDC	; 220
    35e6:	80 83       	st	Z, r24
                count ++;
    35e8:	a3 94       	inc	r10
            }
            if (address == 0x000F) {
    35ea:	cf 30       	cpi	r28, 0x0F	; 15
    35ec:	d1 05       	cpc	r29, r1
    35ee:	91 f4       	brne	.+36     	; 0x3614 <look_for_jobs+0x78>
                char* scheduled_char_time_ptr = &scheduled_char_time;
                execute_jobs(scheduled_char_time_ptr, count, "ICA1_ts0");
    35f0:	49 e7       	ldi	r20, 0x79	; 121
    35f2:	50 e2       	ldi	r21, 0x20	; 32
    35f4:	6a 2d       	mov	r22, r10
    35f6:	85 e9       	ldi	r24, 0x95	; 149
    35f8:	93 e2       	ldi	r25, 0x23	; 35
    35fa:	dd da       	rcall	.-2630   	; 0x2bb6 <execute_jobs>
    35fc:	e5 e9       	ldi	r30, 0x95	; 149
    35fe:	f3 e2       	ldi	r31, 0x23	; 35
                for (int x = 0; x <= 15; x++) { //clear array
                    scheduled_char_time[x] = (char)(0xFF);
    3600:	b1 92       	st	Z+, r11
                count ++;
            }
            if (address == 0x000F) {
                char* scheduled_char_time_ptr = &scheduled_char_time;
                execute_jobs(scheduled_char_time_ptr, count, "ICA1_ts0");
                for (int x = 0; x <= 15; x++) { //clear array
    3602:	ee 15       	cp	r30, r14
    3604:	ff 05       	cpc	r31, r15
    3606:	e1 f7       	brne	.-8      	; 0x3600 <look_for_jobs+0x64>
                    scheduled_char_time[x] = (char)(0xFF);
                }
                count = 0;
            }
        }//ICA1_ts0
        if (address >= 0x0010 && address <= 0x001F) { //ICA1_ts1
    3608:	0f 2e       	mov	r0, r31
    360a:	ff e0       	ldi	r31, 0x0F	; 15
    360c:	cf 2e       	mov	r12, r31
    360e:	d1 2c       	mov	r13, r1
    3610:	f0 2d       	mov	r31, r0
    3612:	1e c1       	rjmp	.+572    	; 0x3850 <look_for_jobs+0x2b4>
    3614:	6e 01       	movw	r12, r28
    3616:	ce 01       	movw	r24, r28
    3618:	40 97       	sbiw	r24, 0x10	; 16
    361a:	40 97       	sbiw	r24, 0x10	; 16
    361c:	e8 f4       	brcc	.+58     	; 0x3658 <look_for_jobs+0xbc>
            eeprom_char_byte = (char) nvm_eeprom_read_byte(address);
    361e:	ce 01       	movw	r24, r28
    3620:	0e 94 49 04 	call	0x892	; 0x892 <nvm_eeprom_read_byte>
            if ((Byte) eeprom_char_byte != 0xFF) {
    3624:	8f 3f       	cpi	r24, 0xFF	; 255
    3626:	41 f0       	breq	.+16     	; 0x3638 <look_for_jobs+0x9c>
                scheduled_char_time[count] = eeprom_char_byte;
    3628:	ea 2d       	mov	r30, r10
    362a:	ff 27       	eor	r31, r31
    362c:	e7 fd       	sbrc	r30, 7
    362e:	f0 95       	com	r31
    3630:	eb 56       	subi	r30, 0x6B	; 107
    3632:	fc 4d       	sbci	r31, 0xDC	; 220
    3634:	80 83       	st	Z, r24
                count ++;
    3636:	a3 94       	inc	r10
            }
            if (address == 0x001F) {
    3638:	cf 31       	cpi	r28, 0x1F	; 31
    363a:	d1 05       	cpc	r29, r1
    363c:	69 f4       	brne	.+26     	; 0x3658 <look_for_jobs+0xbc>
                char* scheduled_char_time_ptr = &scheduled_char_time;
                execute_jobs(scheduled_char_time_ptr, count, "ICA1_ts1");
    363e:	42 ee       	ldi	r20, 0xE2	; 226
    3640:	50 e2       	ldi	r21, 0x20	; 32
    3642:	6a 2d       	mov	r22, r10
    3644:	85 e9       	ldi	r24, 0x95	; 149
    3646:	93 e2       	ldi	r25, 0x23	; 35
    3648:	b6 da       	rcall	.-2708   	; 0x2bb6 <execute_jobs>
    364a:	e5 e9       	ldi	r30, 0x95	; 149
    364c:	f3 e2       	ldi	r31, 0x23	; 35
                for (int x = 0; x <= 15; x++) { //clear array
                    scheduled_char_time[x] = (char)(0xFF);
    364e:	b1 92       	st	Z+, r11
                count ++;
            }
            if (address == 0x001F) {
                char* scheduled_char_time_ptr = &scheduled_char_time;
                execute_jobs(scheduled_char_time_ptr, count, "ICA1_ts1");
                for (int x = 0; x <= 15; x++) { //clear array
    3650:	ee 15       	cp	r30, r14
    3652:	ff 05       	cpc	r31, r15
    3654:	e1 f7       	brne	.-8      	; 0x364e <look_for_jobs+0xb2>
    3656:	fc c0       	rjmp	.+504    	; 0x3850 <look_for_jobs+0x2b4>
    for (int x = 0; x < 32 ; x++) { //clear bin_array_pass
        bin_array_pass[x] = 0;
    }

}//execute_jobs
void look_for_jobs(void)
    3658:	8e 01       	movw	r16, r28
                    scheduled_char_time[x] = (char)(0xFF);
                }
                count = 0;
            }
        }//ICA1_ts1
        if (address >= 0x0020 && address <= 0x002F) { //ICA1_ts2
    365a:	ce 01       	movw	r24, r28
    365c:	80 97       	sbiw	r24, 0x20	; 32
    365e:	40 97       	sbiw	r24, 0x10	; 16
    3660:	f0 f4       	brcc	.+60     	; 0x369e <look_for_jobs+0x102>
            eeprom_char_byte = (char) nvm_eeprom_read_byte(address);
    3662:	c6 01       	movw	r24, r12
    3664:	0e 94 49 04 	call	0x892	; 0x892 <nvm_eeprom_read_byte>
            if ((Byte) eeprom_char_byte != 0xFF) {
    3668:	8f 3f       	cpi	r24, 0xFF	; 255
    366a:	41 f0       	breq	.+16     	; 0x367c <look_for_jobs+0xe0>
                scheduled_char_time[count] = eeprom_char_byte;
    366c:	ea 2d       	mov	r30, r10
    366e:	ff 27       	eor	r31, r31
    3670:	e7 fd       	sbrc	r30, 7
    3672:	f0 95       	com	r31
    3674:	eb 56       	subi	r30, 0x6B	; 107
    3676:	fc 4d       	sbci	r31, 0xDC	; 220
    3678:	80 83       	st	Z, r24
                count ++;
    367a:	a3 94       	inc	r10
            }
            if (address == 0x002F) {
    367c:	cf 32       	cpi	r28, 0x2F	; 47
    367e:	d1 05       	cpc	r29, r1
    3680:	71 f4       	brne	.+28     	; 0x369e <look_for_jobs+0x102>
                char* scheduled_char_time_ptr = &scheduled_char_time;
                execute_jobs(scheduled_char_time_ptr, count, "ICA1_ts2");
    3682:	4b ee       	ldi	r20, 0xEB	; 235
    3684:	50 e2       	ldi	r21, 0x20	; 32
    3686:	6a 2d       	mov	r22, r10
    3688:	85 e9       	ldi	r24, 0x95	; 149
    368a:	93 e2       	ldi	r25, 0x23	; 35
    368c:	94 da       	rcall	.-2776   	; 0x2bb6 <execute_jobs>
    368e:	e5 e9       	ldi	r30, 0x95	; 149
    3690:	f3 e2       	ldi	r31, 0x23	; 35
                for (int x = 0; x <= 15; x++) { //clear array
                    scheduled_char_time[x] = (char)(0xFF);
    3692:	b1 92       	st	Z+, r11
                count ++;
            }
            if (address == 0x002F) {
                char* scheduled_char_time_ptr = &scheduled_char_time;
                execute_jobs(scheduled_char_time_ptr, count, "ICA1_ts2");
                for (int x = 0; x <= 15; x++) { //clear array
    3694:	ee 15       	cp	r30, r14
    3696:	ff 05       	cpc	r31, r15
    3698:	e1 f7       	brne	.-8      	; 0x3692 <look_for_jobs+0xf6>
                    scheduled_char_time[x] = (char)(0xFF);
                }
                count = 0;
    369a:	a1 2c       	mov	r10, r1
    369c:	22 c0       	rjmp	.+68     	; 0x36e2 <look_for_jobs+0x146>
            }
        }//ICA1_ts2
        if (address >= 0x0030 && address <= 0x003F) { //ICA2_ts0
    369e:	c8 01       	movw	r24, r16
    36a0:	c0 97       	sbiw	r24, 0x30	; 48
    36a2:	40 97       	sbiw	r24, 0x10	; 16
    36a4:	f0 f4       	brcc	.+60     	; 0x36e2 <look_for_jobs+0x146>
            eeprom_char_byte = (char) nvm_eeprom_read_byte(address);
    36a6:	c6 01       	movw	r24, r12
    36a8:	0e 94 49 04 	call	0x892	; 0x892 <nvm_eeprom_read_byte>
            if ((Byte) eeprom_char_byte != 0xFF) {
    36ac:	8f 3f       	cpi	r24, 0xFF	; 255
    36ae:	41 f0       	breq	.+16     	; 0x36c0 <look_for_jobs+0x124>
                scheduled_char_time[count] = eeprom_char_byte;
    36b0:	ea 2d       	mov	r30, r10
    36b2:	ff 27       	eor	r31, r31
    36b4:	e7 fd       	sbrc	r30, 7
    36b6:	f0 95       	com	r31
    36b8:	eb 56       	subi	r30, 0x6B	; 107
    36ba:	fc 4d       	sbci	r31, 0xDC	; 220
    36bc:	80 83       	st	Z, r24
                count ++;
    36be:	a3 94       	inc	r10
            }
            if (address == 0x003F) {
    36c0:	cf 33       	cpi	r28, 0x3F	; 63
    36c2:	d1 05       	cpc	r29, r1
    36c4:	71 f4       	brne	.+28     	; 0x36e2 <look_for_jobs+0x146>
                char* scheduled_char_time_ptr = &scheduled_char_time;
                execute_jobs(scheduled_char_time_ptr, count, "ICA2_ts0");
    36c6:	44 ef       	ldi	r20, 0xF4	; 244
    36c8:	50 e2       	ldi	r21, 0x20	; 32
    36ca:	6a 2d       	mov	r22, r10
    36cc:	85 e9       	ldi	r24, 0x95	; 149
    36ce:	93 e2       	ldi	r25, 0x23	; 35
    36d0:	72 da       	rcall	.-2844   	; 0x2bb6 <execute_jobs>
    36d2:	e5 e9       	ldi	r30, 0x95	; 149
    36d4:	f3 e2       	ldi	r31, 0x23	; 35
                for (int x = 0; x <= 15; x++) { //clear array
                    scheduled_char_time[x] = (char)(0xFF);
    36d6:	b1 92       	st	Z+, r11
                count ++;
            }
            if (address == 0x003F) {
                char* scheduled_char_time_ptr = &scheduled_char_time;
                execute_jobs(scheduled_char_time_ptr, count, "ICA2_ts0");
                for (int x = 0; x <= 15; x++) { //clear array
    36d8:	ee 15       	cp	r30, r14
    36da:	ff 05       	cpc	r31, r15
    36dc:	e1 f7       	brne	.-8      	; 0x36d6 <look_for_jobs+0x13a>
                    scheduled_char_time[x] = (char)(0xFF);
                }
                count = 0;
    36de:	a1 2c       	mov	r10, r1
    36e0:	23 c0       	rjmp	.+70     	; 0x3728 <look_for_jobs+0x18c>
            }
        }//ICA2_ts0
        if (address >= 0x0040 && address <= 0x004F) { //ICA2_ts1
    36e2:	c8 01       	movw	r24, r16
    36e4:	80 54       	subi	r24, 0x40	; 64
    36e6:	91 09       	sbc	r25, r1
    36e8:	40 97       	sbiw	r24, 0x10	; 16
    36ea:	f0 f4       	brcc	.+60     	; 0x3728 <look_for_jobs+0x18c>
            eeprom_char_byte = (char) nvm_eeprom_read_byte(address);
    36ec:	c6 01       	movw	r24, r12
    36ee:	0e 94 49 04 	call	0x892	; 0x892 <nvm_eeprom_read_byte>
            if ((Byte) eeprom_char_byte != 0xFF) {
    36f2:	8f 3f       	cpi	r24, 0xFF	; 255
    36f4:	41 f0       	breq	.+16     	; 0x3706 <look_for_jobs+0x16a>
                scheduled_char_time[count] = eeprom_char_byte;
    36f6:	ea 2d       	mov	r30, r10
    36f8:	ff 27       	eor	r31, r31
    36fa:	e7 fd       	sbrc	r30, 7
    36fc:	f0 95       	com	r31
    36fe:	eb 56       	subi	r30, 0x6B	; 107
    3700:	fc 4d       	sbci	r31, 0xDC	; 220
    3702:	80 83       	st	Z, r24
                count ++;
    3704:	a3 94       	inc	r10
            }
            if (address == 0x004F) {
    3706:	cf 34       	cpi	r28, 0x4F	; 79
    3708:	d1 05       	cpc	r29, r1
    370a:	71 f4       	brne	.+28     	; 0x3728 <look_for_jobs+0x18c>
                char* scheduled_char_time_ptr = &scheduled_char_time;
                execute_jobs(scheduled_char_time_ptr, count, "ICA2_ts1");
    370c:	4d ef       	ldi	r20, 0xFD	; 253
    370e:	50 e2       	ldi	r21, 0x20	; 32
    3710:	6a 2d       	mov	r22, r10
    3712:	85 e9       	ldi	r24, 0x95	; 149
    3714:	93 e2       	ldi	r25, 0x23	; 35
    3716:	4f da       	rcall	.-2914   	; 0x2bb6 <execute_jobs>
    3718:	e5 e9       	ldi	r30, 0x95	; 149
    371a:	f3 e2       	ldi	r31, 0x23	; 35
                for (int x = 0; x <= 15; x++) { //clear array
                    scheduled_char_time[x] = (char)(0x00FF);
    371c:	b1 92       	st	Z+, r11
                count ++;
            }
            if (address == 0x004F) {
                char* scheduled_char_time_ptr = &scheduled_char_time;
                execute_jobs(scheduled_char_time_ptr, count, "ICA2_ts1");
                for (int x = 0; x <= 15; x++) { //clear array
    371e:	ee 15       	cp	r30, r14
    3720:	ff 05       	cpc	r31, r15
    3722:	e1 f7       	brne	.-8      	; 0x371c <look_for_jobs+0x180>
                    scheduled_char_time[x] = (char)(0x00FF);
                }
                count = 0;
    3724:	a1 2c       	mov	r10, r1
    3726:	23 c0       	rjmp	.+70     	; 0x376e <look_for_jobs+0x1d2>
            }
        }//ICA2_ts1
        if (address >= 0x0050 && address <= 0x005F) { //ICA2_ts2
    3728:	c8 01       	movw	r24, r16
    372a:	80 55       	subi	r24, 0x50	; 80
    372c:	91 09       	sbc	r25, r1
    372e:	40 97       	sbiw	r24, 0x10	; 16
    3730:	f0 f4       	brcc	.+60     	; 0x376e <look_for_jobs+0x1d2>
            eeprom_char_byte = (char) nvm_eeprom_read_byte(address);
    3732:	c6 01       	movw	r24, r12
    3734:	0e 94 49 04 	call	0x892	; 0x892 <nvm_eeprom_read_byte>
            if ((Byte) eeprom_char_byte != 0xFF) {
    3738:	8f 3f       	cpi	r24, 0xFF	; 255
    373a:	41 f0       	breq	.+16     	; 0x374c <look_for_jobs+0x1b0>
                scheduled_char_time[count] = eeprom_char_byte;
    373c:	ea 2d       	mov	r30, r10
    373e:	ff 27       	eor	r31, r31
    3740:	e7 fd       	sbrc	r30, 7
    3742:	f0 95       	com	r31
    3744:	eb 56       	subi	r30, 0x6B	; 107
    3746:	fc 4d       	sbci	r31, 0xDC	; 220
    3748:	80 83       	st	Z, r24
                count ++;
    374a:	a3 94       	inc	r10
            }
            if (address == 0x005F) {
    374c:	cf 35       	cpi	r28, 0x5F	; 95
    374e:	d1 05       	cpc	r29, r1
    3750:	71 f4       	brne	.+28     	; 0x376e <look_for_jobs+0x1d2>
                char* scheduled_char_time_ptr = &scheduled_char_time;
                execute_jobs(scheduled_char_time_ptr, count, "ICA2_ts2");
    3752:	46 e0       	ldi	r20, 0x06	; 6
    3754:	51 e2       	ldi	r21, 0x21	; 33
    3756:	6a 2d       	mov	r22, r10
    3758:	85 e9       	ldi	r24, 0x95	; 149
    375a:	93 e2       	ldi	r25, 0x23	; 35
    375c:	2c da       	rcall	.-2984   	; 0x2bb6 <execute_jobs>
    375e:	e5 e9       	ldi	r30, 0x95	; 149
    3760:	f3 e2       	ldi	r31, 0x23	; 35
                for (int x = 0; x <= 15; x++) { //clear array
                    scheduled_char_time[x] = (char)(0xFF);
    3762:	b1 92       	st	Z+, r11
                count ++;
            }
            if (address == 0x005F) {
                char* scheduled_char_time_ptr = &scheduled_char_time;
                execute_jobs(scheduled_char_time_ptr, count, "ICA2_ts2");
                for (int x = 0; x <= 15; x++) { //clear array
    3764:	ee 15       	cp	r30, r14
    3766:	ff 05       	cpc	r31, r15
    3768:	e1 f7       	brne	.-8      	; 0x3762 <look_for_jobs+0x1c6>
                    scheduled_char_time[x] = (char)(0xFF);
                }
                count = 0;
    376a:	a1 2c       	mov	r10, r1
    376c:	23 c0       	rjmp	.+70     	; 0x37b4 <look_for_jobs+0x218>
            }
        }
        if (address >= 0x0060 && address <= 0x006F) { //ICA3_ts0
    376e:	c8 01       	movw	r24, r16
    3770:	80 56       	subi	r24, 0x60	; 96
    3772:	91 09       	sbc	r25, r1
    3774:	40 97       	sbiw	r24, 0x10	; 16
    3776:	f0 f4       	brcc	.+60     	; 0x37b4 <look_for_jobs+0x218>
            eeprom_char_byte = (char) nvm_eeprom_read_byte(address);
    3778:	c6 01       	movw	r24, r12
    377a:	0e 94 49 04 	call	0x892	; 0x892 <nvm_eeprom_read_byte>
            if ((Byte) eeprom_char_byte != 0xFF) {
    377e:	8f 3f       	cpi	r24, 0xFF	; 255
    3780:	41 f0       	breq	.+16     	; 0x3792 <look_for_jobs+0x1f6>
                scheduled_char_time[count] = eeprom_char_byte;
    3782:	ea 2d       	mov	r30, r10
    3784:	ff 27       	eor	r31, r31
    3786:	e7 fd       	sbrc	r30, 7
    3788:	f0 95       	com	r31
    378a:	eb 56       	subi	r30, 0x6B	; 107
    378c:	fc 4d       	sbci	r31, 0xDC	; 220
    378e:	80 83       	st	Z, r24
                count ++;
    3790:	a3 94       	inc	r10
            }
            if (address == 0x006F) {
    3792:	cf 36       	cpi	r28, 0x6F	; 111
    3794:	d1 05       	cpc	r29, r1
    3796:	71 f4       	brne	.+28     	; 0x37b4 <look_for_jobs+0x218>
                char* scheduled_char_time_ptr = &scheduled_char_time;
                execute_jobs(scheduled_char_time_ptr, count, "ICA3_ts0");
    3798:	4f e0       	ldi	r20, 0x0F	; 15
    379a:	51 e2       	ldi	r21, 0x21	; 33
    379c:	6a 2d       	mov	r22, r10
    379e:	85 e9       	ldi	r24, 0x95	; 149
    37a0:	93 e2       	ldi	r25, 0x23	; 35
    37a2:	09 da       	rcall	.-3054   	; 0x2bb6 <execute_jobs>
    37a4:	e5 e9       	ldi	r30, 0x95	; 149
    37a6:	f3 e2       	ldi	r31, 0x23	; 35
                for (int x = 0; x <= 15; x++) { //clear array
                    scheduled_char_time[x] = (char)(0xFF);
    37a8:	b1 92       	st	Z+, r11
                count ++;
            }
            if (address == 0x006F) {
                char* scheduled_char_time_ptr = &scheduled_char_time;
                execute_jobs(scheduled_char_time_ptr, count, "ICA3_ts0");
                for (int x = 0; x <= 15; x++) { //clear array
    37aa:	ee 15       	cp	r30, r14
    37ac:	ff 05       	cpc	r31, r15
    37ae:	e1 f7       	brne	.-8      	; 0x37a8 <look_for_jobs+0x20c>
                    scheduled_char_time[x] = (char)(0xFF);
                }
                count = 0;
    37b0:	a1 2c       	mov	r10, r1
    37b2:	23 c0       	rjmp	.+70     	; 0x37fa <look_for_jobs+0x25e>
            }
        }//ICA3_ts0
        if (address >= 0x0070 && address <= 0x007F) { //ICA3_ts1
    37b4:	c8 01       	movw	r24, r16
    37b6:	80 57       	subi	r24, 0x70	; 112
    37b8:	91 09       	sbc	r25, r1
    37ba:	40 97       	sbiw	r24, 0x10	; 16
    37bc:	f0 f4       	brcc	.+60     	; 0x37fa <look_for_jobs+0x25e>
            eeprom_char_byte = (char) nvm_eeprom_read_byte(address);
    37be:	c6 01       	movw	r24, r12
    37c0:	0e 94 49 04 	call	0x892	; 0x892 <nvm_eeprom_read_byte>
            if ((Byte) eeprom_char_byte != 0xFF) {
    37c4:	8f 3f       	cpi	r24, 0xFF	; 255
    37c6:	41 f0       	breq	.+16     	; 0x37d8 <look_for_jobs+0x23c>
                scheduled_char_time[count] = eeprom_char_byte;
    37c8:	ea 2d       	mov	r30, r10
    37ca:	ff 27       	eor	r31, r31
    37cc:	e7 fd       	sbrc	r30, 7
    37ce:	f0 95       	com	r31
    37d0:	eb 56       	subi	r30, 0x6B	; 107
    37d2:	fc 4d       	sbci	r31, 0xDC	; 220
    37d4:	80 83       	st	Z, r24
                count ++;
    37d6:	a3 94       	inc	r10
            }
            if (address == 0x007F) {
    37d8:	cf 37       	cpi	r28, 0x7F	; 127
    37da:	d1 05       	cpc	r29, r1
    37dc:	71 f4       	brne	.+28     	; 0x37fa <look_for_jobs+0x25e>
                char* scheduled_char_time_ptr = &scheduled_char_time;
                execute_jobs(scheduled_char_time_ptr, count, "ICA3_ts1");
    37de:	48 e1       	ldi	r20, 0x18	; 24
    37e0:	51 e2       	ldi	r21, 0x21	; 33
    37e2:	6a 2d       	mov	r22, r10
    37e4:	85 e9       	ldi	r24, 0x95	; 149
    37e6:	93 e2       	ldi	r25, 0x23	; 35
    37e8:	e6 d9       	rcall	.-3124   	; 0x2bb6 <execute_jobs>
    37ea:	e5 e9       	ldi	r30, 0x95	; 149
    37ec:	f3 e2       	ldi	r31, 0x23	; 35
                for (int x = 0; x <= 15; x++) { //clear array
                    scheduled_char_time[x] = (char)(0xFF);
    37ee:	b1 92       	st	Z+, r11
                count ++;
            }
            if (address == 0x007F) {
                char* scheduled_char_time_ptr = &scheduled_char_time;
                execute_jobs(scheduled_char_time_ptr, count, "ICA3_ts1");
                for (int x = 0; x <= 15; x++) { //clear array
    37f0:	ee 15       	cp	r30, r14
    37f2:	ff 05       	cpc	r31, r15
    37f4:	e1 f7       	brne	.-8      	; 0x37ee <look_for_jobs+0x252>
                    scheduled_char_time[x] = (char)(0xFF);
                }
                count = 0;
    37f6:	a1 2c       	mov	r10, r1
    37f8:	25 c0       	rjmp	.+74     	; 0x3844 <look_for_jobs+0x2a8>
            }
        }//ICA3_ts1
        if (address >= 0x0080 && address <= 0x008F) { //ICA3_ts2
    37fa:	00 58       	subi	r16, 0x80	; 128
    37fc:	11 09       	sbc	r17, r1
    37fe:	00 31       	cpi	r16, 0x10	; 16
    3800:	11 05       	cpc	r17, r1
    3802:	00 f5       	brcc	.+64     	; 0x3844 <look_for_jobs+0x2a8>
            eeprom_char_byte = (char) nvm_eeprom_read_byte(address);
    3804:	c6 01       	movw	r24, r12
    3806:	0e 94 49 04 	call	0x892	; 0x892 <nvm_eeprom_read_byte>
            if ((Byte) eeprom_char_byte != 0xFF) {
    380a:	8f 3f       	cpi	r24, 0xFF	; 255
    380c:	41 f0       	breq	.+16     	; 0x381e <look_for_jobs+0x282>
                scheduled_char_time[count] = eeprom_char_byte;
    380e:	ea 2d       	mov	r30, r10
    3810:	ff 27       	eor	r31, r31
    3812:	e7 fd       	sbrc	r30, 7
    3814:	f0 95       	com	r31
    3816:	eb 56       	subi	r30, 0x6B	; 107
    3818:	fc 4d       	sbci	r31, 0xDC	; 220
    381a:	80 83       	st	Z, r24
                count ++;
    381c:	a3 94       	inc	r10
            }
            if (address == 0x008F) {
    381e:	cf 38       	cpi	r28, 0x8F	; 143
    3820:	d1 05       	cpc	r29, r1
    3822:	81 f4       	brne	.+32     	; 0x3844 <look_for_jobs+0x2a8>
                char* scheduled_char_time_ptr = &scheduled_char_time;
                execute_jobs(scheduled_char_time_ptr, count, "ICA3_ts2");
    3824:	41 e2       	ldi	r20, 0x21	; 33
    3826:	51 e2       	ldi	r21, 0x21	; 33
    3828:	6a 2d       	mov	r22, r10
    382a:	85 e9       	ldi	r24, 0x95	; 149
    382c:	93 e2       	ldi	r25, 0x23	; 35
    382e:	c3 d9       	rcall	.-3194   	; 0x2bb6 <execute_jobs>
    3830:	e5 e9       	ldi	r30, 0x95	; 149
    3832:	f3 e2       	ldi	r31, 0x23	; 35
    for (int x = 0; x < 32 ; x++) { //clear bin_array_pass
        bin_array_pass[x] = 0;
    }

}//execute_jobs
void look_for_jobs(void)
    3834:	85 ea       	ldi	r24, 0xA5	; 165
    3836:	93 e2       	ldi	r25, 0x23	; 35
            }
            if (address == 0x008F) {
                char* scheduled_char_time_ptr = &scheduled_char_time;
                execute_jobs(scheduled_char_time_ptr, count, "ICA3_ts2");
                for (int x = 0; x <= 15; x++) { //clear array
                    scheduled_char_time[x] = (char)(0xFF);
    3838:	2f ef       	ldi	r18, 0xFF	; 255
    383a:	21 93       	st	Z+, r18
                count ++;
            }
            if (address == 0x008F) {
                char* scheduled_char_time_ptr = &scheduled_char_time;
                execute_jobs(scheduled_char_time_ptr, count, "ICA3_ts2");
                for (int x = 0; x <= 15; x++) { //clear array
    383c:	e8 17       	cp	r30, r24
    383e:	f9 07       	cpc	r31, r25
    3840:	e1 f7       	brne	.-8      	; 0x383a <look_for_jobs+0x29e>
    3842:	09 c0       	rjmp	.+18     	; 0x3856 <look_for_jobs+0x2ba>
    //check eeprom for scheduled jobs and execute them on the minute
    uint32_t current_time = rtc_get_time();
    int8_t count = 0;
    static char scheduled_char_time[16];
    char eeprom_char_byte;
    for (int address = 0x0000; address <= 0x008F; address++) { //loop through entire eeprom address range
    3844:	21 96       	adiw	r28, 0x01	; 1
    3846:	c0 39       	cpi	r28, 0x90	; 144
    3848:	d1 05       	cpc	r29, r1
    384a:	09 f0       	breq	.+2      	; 0x384e <look_for_jobs+0x2b2>
    384c:	be ce       	rjmp	.-644    	; 0x35ca <look_for_jobs+0x2e>
    384e:	03 c0       	rjmp	.+6      	; 0x3856 <look_for_jobs+0x2ba>
    for (int x = 0; x < 32 ; x++) { //clear bin_array_pass
        bin_array_pass[x] = 0;
    }

}//execute_jobs
void look_for_jobs(void)
    3850:	8e 01       	movw	r16, r28
    3852:	a1 2c       	mov	r10, r1
    3854:	24 cf       	rjmp	.-440    	; 0x369e <look_for_jobs+0x102>
                count = 0;
            }
        }//ICA3_ts2
    }//loop through entire eeprom
    return 0;
}
    3856:	df 91       	pop	r29
    3858:	cf 91       	pop	r28
    385a:	1f 91       	pop	r17
    385c:	0f 91       	pop	r16
    385e:	ff 90       	pop	r15
    3860:	ef 90       	pop	r14
    3862:	df 90       	pop	r13
    3864:	cf 90       	pop	r12
    3866:	bf 90       	pop	r11
    3868:	af 90       	pop	r10
    386a:	08 95       	ret

0000386c <main>:

int main(void)
{
    386c:	cf 93       	push	r28
    386e:	df 93       	push	r29
    3870:	cd b7       	in	r28, 0x3d	; 61
    3872:	de b7       	in	r29, 0x3e	; 62
    3874:	ec 97       	sbiw	r28, 0x3c	; 60
    3876:	cd bf       	out	0x3d, r28	; 61
    3878:	de bf       	out	0x3e, r29	; 62
    irq_initialize_vectors();
    387a:	e0 ea       	ldi	r30, 0xA0	; 160
    387c:	f0 e0       	ldi	r31, 0x00	; 0
    387e:	87 e0       	ldi	r24, 0x07	; 7
    3880:	82 83       	std	Z+2, r24	; 0x02
 * Enables all interrupt levels, with vectors located in the application section
 * and fixed priority scheduling.
 */
static inline void pmic_init(void)
{
	PMIC.CTRL = PMIC_LVL_LOW | PMIC_LVL_MEDIUM |
    3882:	82 83       	std	Z+2, r24	; 0x02
    pmic_init();
    sysclk_init();
    3884:	0e 94 be 03 	call	0x77c	; 0x77c <sysclk_init>
    timeout_init();
    3888:	0e 94 91 0f 	call	0x1f22	; 0x1f22 <timeout_init>
    ioport_init();
    board_init();
    388c:	0e 94 58 03 	call	0x6b0	; 0x6b0 <board_init>
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
		sleepmgr_locks[i] = 0;
    3890:	10 92 a5 23 	sts	0x23A5, r1
    3894:	10 92 a6 23 	sts	0x23A6, r1
    3898:	10 92 a7 23 	sts	0x23A7, r1
    389c:	10 92 a8 23 	sts	0x23A8, r1
    38a0:	10 92 a9 23 	sts	0x23A9, r1
	}
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
    38a4:	81 e0       	ldi	r24, 0x01	; 1
    38a6:	80 93 aa 23 	sts	0x23AA, r24
    sleepmgr_init();
    rtc_init();
    38aa:	0e 94 7a 05 	call	0xaf4	; 0xaf4 <rtc_init>
    cpu_irq_enable();
    38ae:	78 94       	sei
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    38b0:	88 e0       	ldi	r24, 0x08	; 8
    38b2:	e0 e2       	ldi	r30, 0x20	; 32
    38b4:	f6 e0       	ldi	r31, 0x06	; 6
    38b6:	86 83       	std	Z+6, r24	; 0x06
    delay_init(F_CPU);

    ioport_set_pin_low(GPIO_LED1);
    _DEBUG_init();
    38b8:	0e 94 a8 01 	call	0x350	; 0x350 <_uartc1_init>
    _DEBUG_enable_interrupt(USART_INT_LVL_LO);
    38bc:	81 e0       	ldi	r24, 0x01	; 1
    38be:	90 e0       	ldi	r25, 0x00	; 0
    38c0:	0e 94 9f 01 	call	0x33e	; 0x33e <_uartc1_enable_interrupt>
    _MODEM_init();
    38c4:	0e 94 7d 02 	call	0x4fa	; 0x4fa <_uarte0_init>
    _MODEM_enable_interrupt(USART_INT_LVL_LO);
    38c8:	81 e0       	ldi	r24, 0x01	; 1
    38ca:	90 e0       	ldi	r25, 0x00	; 0
    38cc:	0e 94 74 02 	call	0x4e8	; 0x4e8 <_uarte0_enable_interrupt>
    char* unsolicited_command_ptr = &unsolicited_command;
    uint32_t dummy_timer;
    uint32_t rtc_timer;
    uint32_t look_for_jobs_timer;

    MODEM_raw_puts("at+awtda=c*");
    38d0:	8a e2       	ldi	r24, 0x2A	; 42
    38d2:	91 e2       	ldi	r25, 0x21	; 33
    38d4:	0e 94 4a 03 	call	0x694	; 0x694 <MODEM_raw_puts>
    MODEM_raw_putb('\r');
    38d8:	8d e0       	ldi	r24, 0x0D	; 13
    38da:	0e 94 43 03 	call	0x686	; 0x686 <MODEM_raw_putb>
    MODEM_raw_putb('\n');
    38de:	8a e0       	ldi	r24, 0x0A	; 10
    38e0:	0e 94 43 03 	call	0x686	; 0x686 <MODEM_raw_putb>
    38e4:	80 e0       	ldi	r24, 0x00	; 0
    38e6:	92 e1       	ldi	r25, 0x12	; 18
    38e8:	aa e7       	ldi	r26, 0x7A	; 122
    38ea:	b0 e0       	ldi	r27, 0x00	; 0
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	do { barrier(); } while (--n);
    38ec:	01 97       	sbiw	r24, 0x01	; 1
    38ee:	a1 09       	sbc	r26, r1
    38f0:	b1 09       	sbc	r27, r1
    38f2:	e1 f7       	brne	.-8      	; 0x38ec <main+0x80>
    delay_s(1.5);
    MODEM_raw_puts("at+awtda=d*");
    38f4:	86 e3       	ldi	r24, 0x36	; 54
    38f6:	91 e2       	ldi	r25, 0x21	; 33
    38f8:	0e 94 4a 03 	call	0x694	; 0x694 <MODEM_raw_puts>
    MODEM_raw_putb('\r');
    38fc:	8d e0       	ldi	r24, 0x0D	; 13
    38fe:	0e 94 43 03 	call	0x686	; 0x686 <MODEM_raw_putb>
    MODEM_raw_putb('\n');
    3902:	8a e0       	ldi	r24, 0x0A	; 10
    3904:	0e 94 43 03 	call	0x686	; 0x686 <MODEM_raw_putb>
    3908:	80 e0       	ldi	r24, 0x00	; 0
    390a:	92 e1       	ldi	r25, 0x12	; 18
    390c:	aa e7       	ldi	r26, 0x7A	; 122
    390e:	b0 e0       	ldi	r27, 0x00	; 0
    3910:	01 97       	sbiw	r24, 0x01	; 1
    3912:	a1 09       	sbc	r26, r1
    3914:	b1 09       	sbc	r27, r1
    3916:	e1 f7       	brne	.-8      	; 0x3910 <main+0xa4>
    delay_s(1.5);
    MODEM_raw_puts(RTC_TIME);
    3918:	82 e4       	ldi	r24, 0x42	; 66
    391a:	91 e2       	ldi	r25, 0x21	; 33
    391c:	0e 94 4a 03 	call	0x694	; 0x694 <MODEM_raw_puts>
    MODEM_raw_putb('\r');
    3920:	8d e0       	ldi	r24, 0x0D	; 13
    3922:	0e 94 43 03 	call	0x686	; 0x686 <MODEM_raw_putb>
    MODEM_raw_putb('\n');
    3926:	8a e0       	ldi	r24, 0x0A	; 10
    3928:	0e 94 43 03 	call	0x686	; 0x686 <MODEM_raw_putb>
    392c:	80 e0       	ldi	r24, 0x00	; 0
    392e:	92 e1       	ldi	r25, 0x12	; 18
    3930:	aa e7       	ldi	r26, 0x7A	; 122
    3932:	b0 e0       	ldi	r27, 0x00	; 0
    3934:	01 97       	sbiw	r24, 0x01	; 1
    3936:	a1 09       	sbc	r26, r1
    3938:	b1 09       	sbc	r27, r1
    393a:	e1 f7       	brne	.-8      	; 0x3934 <main+0xc8>

    //pwm_toggle(0, true, 10, 10);
    //delay_s(5);
    //pwm_toggle(0, false, 0, 0);

    dummy_timer = rtc_get_time();
    393c:	0e 94 32 05 	call	0xa64	; 0xa64 <rtc_get_time>
    3940:	2b 01       	movw	r4, r22
    3942:	3c 01       	movw	r6, r24
    rtc_timer = rtc_get_time();
    3944:	0e 94 32 05 	call	0xa64	; 0xa64 <rtc_get_time>
    3948:	4b 01       	movw	r8, r22
    394a:	5c 01       	movw	r10, r24
    while (1) {
        if ((rtc_get_time() - dummy_timer) >= 4) {
    394c:	0e 94 32 05 	call	0xa64	; 0xa64 <rtc_get_time>
    3950:	dc 01       	movw	r26, r24
    3952:	cb 01       	movw	r24, r22
    3954:	84 19       	sub	r24, r4
    3956:	95 09       	sbc	r25, r5
    3958:	a6 09       	sbc	r26, r6
    395a:	b7 09       	sbc	r27, r7
    395c:	04 97       	sbiw	r24, 0x04	; 4
    395e:	a1 05       	cpc	r26, r1
    3960:	b1 05       	cpc	r27, r1
    3962:	b0 f0       	brcs	.+44     	; 0x3990 <main+0x124>
            MODEM_raw_puts(DUMMY_WRITE);
    3964:	8a e4       	ldi	r24, 0x4A	; 74
    3966:	91 e2       	ldi	r25, 0x21	; 33
    3968:	0e 94 4a 03 	call	0x694	; 0x694 <MODEM_raw_puts>
            MODEM_raw_putb('\n');
    396c:	8a e0       	ldi	r24, 0x0A	; 10
    396e:	0e 94 43 03 	call	0x686	; 0x686 <MODEM_raw_putb>
            MODEM_raw_putb('\r');
    3972:	8d e0       	ldi	r24, 0x0D	; 13
    3974:	0e 94 43 03 	call	0x686	; 0x686 <MODEM_raw_putb>
    3978:	80 e0       	ldi	r24, 0x00	; 0
    397a:	92 e1       	ldi	r25, 0x12	; 18
    397c:	aa e7       	ldi	r26, 0x7A	; 122
    397e:	b0 e0       	ldi	r27, 0x00	; 0
    3980:	01 97       	sbiw	r24, 0x01	; 1
    3982:	a1 09       	sbc	r26, r1
    3984:	b1 09       	sbc	r27, r1
    3986:	e1 f7       	brne	.-8      	; 0x3980 <main+0x114>
            delay_s(1.5);
            dummy_timer = rtc_get_time(); //update timer
    3988:	0e 94 32 05 	call	0xa64	; 0xa64 <rtc_get_time>
    398c:	2b 01       	movw	r4, r22
    398e:	3c 01       	movw	r6, r24
        }

        if (_uarte0_byte_available() == true) { //modem uart gets unsolicted interrupt
    3990:	0e 94 c6 02 	call	0x58c	; 0x58c <_uarte0_byte_available>
    3994:	88 23       	and	r24, r24
    3996:	19 f1       	breq	.+70     	; 0x39de <main+0x172>
            unsolicited_command_ptr = &unsolicited_command;
            get_unsolicited_commands(sizeof(unsolicited_command), unsolicited_command_ptr);
    3998:	be 01       	movw	r22, r28
    399a:	6f 5f       	subi	r22, 0xFF	; 255
    399c:	7f 4f       	sbci	r23, 0xFF	; 255
    399e:	8c e3       	ldi	r24, 0x3C	; 60
    39a0:	90 e0       	ldi	r25, 0x00	; 0
    39a2:	0e 94 21 11 	call	0x2242	; 0x2242 <get_unsolicited_commands>
            if (unsolicited_command[0] != '\n' && unsolicited_command[0] != '\r' && unsolicited_command[0] == '+') {
    39a6:	89 81       	ldd	r24, Y+1	; 0x01
    39a8:	8a 30       	cpi	r24, 0x0A	; 10
    39aa:	91 f0       	breq	.+36     	; 0x39d0 <main+0x164>
    39ac:	8b 32       	cpi	r24, 0x2B	; 43
    39ae:	81 f4       	brne	.+32     	; 0x39d0 <main+0x164>
                DEBUG_puts(unsolicited_command);
    39b0:	ce 01       	movw	r24, r28
    39b2:	01 96       	adiw	r24, 0x01	; 1
    39b4:	0e 94 06 03 	call	0x60c	; 0x60c <DEBUG_puts>
                _DEBUG_putc('\n');
    39b8:	8a e0       	ldi	r24, 0x0A	; 10
    39ba:	0e 94 d9 01 	call	0x3b2	; 0x3b2 <_uartc1_putc>
                _DEBUG_putc('\r');
    39be:	8d e0       	ldi	r24, 0x0D	; 13
    39c0:	0e 94 d9 01 	call	0x3b2	; 0x3b2 <_uartc1_putc>
                asset_model* model_ptr = decode(unsolicited_command_ptr);
    39c4:	ce 01       	movw	r24, r28
    39c6:	01 96       	adiw	r24, 0x01	; 1
    39c8:	0e 94 ce 11 	call	0x239c	; 0x239c <decode>
                schedule_job(model_ptr);
    39cc:	0e 94 31 13 	call	0x2662	; 0x2662 <schedule_job>
                //print_eeprom();
            }
            clear_temp_string(sizeof(unsolicited_command_ptr), unsolicited_command_ptr);
    39d0:	be 01       	movw	r22, r28
    39d2:	6f 5f       	subi	r22, 0xFF	; 255
    39d4:	7f 4f       	sbci	r23, 0xFF	; 255
    39d6:	82 e0       	ldi	r24, 0x02	; 2
    39d8:	90 e0       	ldi	r25, 0x00	; 0
    39da:	0e 94 4c 11 	call	0x2298	; 0x2298 <clear_temp_string>
        }
        if ((rtc_get_time() - rtc_timer) >= 10) { //check currrent time
    39de:	0e 94 32 05 	call	0xa64	; 0xa64 <rtc_get_time>
    39e2:	dc 01       	movw	r26, r24
    39e4:	cb 01       	movw	r24, r22
    39e6:	88 19       	sub	r24, r8
    39e8:	99 09       	sbc	r25, r9
    39ea:	aa 09       	sbc	r26, r10
    39ec:	bb 09       	sbc	r27, r11
    39ee:	0a 97       	sbiw	r24, 0x0a	; 10
    39f0:	a1 05       	cpc	r26, r1
    39f2:	b1 05       	cpc	r27, r1
    39f4:	80 f0       	brcs	.+32     	; 0x3a16 <main+0x1aa>
            DEBUG_puts("Time : ");
    39f6:	84 e6       	ldi	r24, 0x64	; 100
    39f8:	91 e2       	ldi	r25, 0x21	; 33
    39fa:	0e 94 06 03 	call	0x60c	; 0x60c <DEBUG_puts>
            uint32_t time = rtc_get_time();
    39fe:	0e 94 32 05 	call	0xa64	; 0xa64 <rtc_get_time>
            DEBUG_putu(time);
    3a02:	0e 94 1a 03 	call	0x634	; 0x634 <DEBUG_putu>
            DEBUG_puts("\n \r");
    3a06:	8e ed       	ldi	r24, 0xDE	; 222
    3a08:	90 e2       	ldi	r25, 0x20	; 32
    3a0a:	0e 94 06 03 	call	0x60c	; 0x60c <DEBUG_puts>
            rtc_timer = rtc_get_time(); //update timer
    3a0e:	0e 94 32 05 	call	0xa64	; 0xa64 <rtc_get_time>
    3a12:	4b 01       	movw	r8, r22
    3a14:	5c 01       	movw	r10, r24
        }
        if (rtc_get_time() - look_for_jobs_timer >= 20) {
    3a16:	0e 94 32 05 	call	0xa64	; 0xa64 <rtc_get_time>
    3a1a:	dc 01       	movw	r26, r24
    3a1c:	cb 01       	movw	r24, r22
    3a1e:	8c 19       	sub	r24, r12
    3a20:	9d 09       	sbc	r25, r13
    3a22:	ae 09       	sbc	r26, r14
    3a24:	bf 09       	sbc	r27, r15
    3a26:	44 97       	sbiw	r24, 0x14	; 20
    3a28:	a1 05       	cpc	r26, r1
    3a2a:	b1 05       	cpc	r27, r1
    3a2c:	08 f4       	brcc	.+2      	; 0x3a30 <main+0x1c4>
    3a2e:	8e cf       	rjmp	.-228    	; 0x394c <main+0xe0>
            look_for_jobs();
    3a30:	b5 dd       	rcall	.-1174   	; 0x359c <look_for_jobs>
            look_for_jobs_timer = rtc_get_time(); //update timer
    3a32:	0e 94 32 05 	call	0xa64	; 0xa64 <rtc_get_time>
    3a36:	6b 01       	movw	r12, r22
    3a38:	7c 01       	movw	r14, r24
    3a3a:	88 cf       	rjmp	.-240    	; 0x394c <main+0xe0>

00003a3c <__mulsi3>:
    3a3c:	db 01       	movw	r26, r22
    3a3e:	8f 93       	push	r24
    3a40:	9f 93       	push	r25
    3a42:	39 d0       	rcall	.+114    	; 0x3ab6 <__muluhisi3>
    3a44:	bf 91       	pop	r27
    3a46:	af 91       	pop	r26
    3a48:	a2 9f       	mul	r26, r18
    3a4a:	80 0d       	add	r24, r0
    3a4c:	91 1d       	adc	r25, r1
    3a4e:	a3 9f       	mul	r26, r19
    3a50:	90 0d       	add	r25, r0
    3a52:	b2 9f       	mul	r27, r18
    3a54:	90 0d       	add	r25, r0
    3a56:	11 24       	eor	r1, r1
    3a58:	08 95       	ret

00003a5a <__udivmodsi4>:
    3a5a:	a1 e2       	ldi	r26, 0x21	; 33
    3a5c:	1a 2e       	mov	r1, r26
    3a5e:	aa 1b       	sub	r26, r26
    3a60:	bb 1b       	sub	r27, r27
    3a62:	fd 01       	movw	r30, r26
    3a64:	0d c0       	rjmp	.+26     	; 0x3a80 <__udivmodsi4_ep>

00003a66 <__udivmodsi4_loop>:
    3a66:	aa 1f       	adc	r26, r26
    3a68:	bb 1f       	adc	r27, r27
    3a6a:	ee 1f       	adc	r30, r30
    3a6c:	ff 1f       	adc	r31, r31
    3a6e:	a2 17       	cp	r26, r18
    3a70:	b3 07       	cpc	r27, r19
    3a72:	e4 07       	cpc	r30, r20
    3a74:	f5 07       	cpc	r31, r21
    3a76:	20 f0       	brcs	.+8      	; 0x3a80 <__udivmodsi4_ep>
    3a78:	a2 1b       	sub	r26, r18
    3a7a:	b3 0b       	sbc	r27, r19
    3a7c:	e4 0b       	sbc	r30, r20
    3a7e:	f5 0b       	sbc	r31, r21

00003a80 <__udivmodsi4_ep>:
    3a80:	66 1f       	adc	r22, r22
    3a82:	77 1f       	adc	r23, r23
    3a84:	88 1f       	adc	r24, r24
    3a86:	99 1f       	adc	r25, r25
    3a88:	1a 94       	dec	r1
    3a8a:	69 f7       	brne	.-38     	; 0x3a66 <__udivmodsi4_loop>
    3a8c:	60 95       	com	r22
    3a8e:	70 95       	com	r23
    3a90:	80 95       	com	r24
    3a92:	90 95       	com	r25
    3a94:	9b 01       	movw	r18, r22
    3a96:	ac 01       	movw	r20, r24
    3a98:	bd 01       	movw	r22, r26
    3a9a:	cf 01       	movw	r24, r30
    3a9c:	08 95       	ret

00003a9e <__umulhisi3>:
    3a9e:	a2 9f       	mul	r26, r18
    3aa0:	b0 01       	movw	r22, r0
    3aa2:	b3 9f       	mul	r27, r19
    3aa4:	c0 01       	movw	r24, r0
    3aa6:	a3 9f       	mul	r26, r19
    3aa8:	01 d0       	rcall	.+2      	; 0x3aac <__umulhisi3+0xe>
    3aaa:	b2 9f       	mul	r27, r18
    3aac:	70 0d       	add	r23, r0
    3aae:	81 1d       	adc	r24, r1
    3ab0:	11 24       	eor	r1, r1
    3ab2:	91 1d       	adc	r25, r1
    3ab4:	08 95       	ret

00003ab6 <__muluhisi3>:
    3ab6:	f3 df       	rcall	.-26     	; 0x3a9e <__umulhisi3>
    3ab8:	a5 9f       	mul	r26, r21
    3aba:	90 0d       	add	r25, r0
    3abc:	b4 9f       	mul	r27, r20
    3abe:	90 0d       	add	r25, r0
    3ac0:	a4 9f       	mul	r26, r20
    3ac2:	80 0d       	add	r24, r0
    3ac4:	91 1d       	adc	r25, r1
    3ac6:	11 24       	eor	r1, r1
    3ac8:	08 95       	ret

00003aca <__mulshisi3>:
    3aca:	b7 ff       	sbrs	r27, 7
    3acc:	f4 cf       	rjmp	.-24     	; 0x3ab6 <__muluhisi3>

00003ace <__mulohisi3>:
    3ace:	f3 df       	rcall	.-26     	; 0x3ab6 <__muluhisi3>
    3ad0:	82 1b       	sub	r24, r18
    3ad2:	93 0b       	sbc	r25, r19
    3ad4:	08 95       	ret

00003ad6 <strtok>:
    3ad6:	48 e8       	ldi	r20, 0x88	; 136
    3ad8:	51 e2       	ldi	r21, 0x21	; 33
    3ada:	35 c0       	rjmp	.+106    	; 0x3b46 <strtok_r>

00003adc <strcat>:
    3adc:	fb 01       	movw	r30, r22
    3ade:	dc 01       	movw	r26, r24
    3ae0:	0d 90       	ld	r0, X+
    3ae2:	00 20       	and	r0, r0
    3ae4:	e9 f7       	brne	.-6      	; 0x3ae0 <strcat+0x4>
    3ae6:	11 97       	sbiw	r26, 0x01	; 1
    3ae8:	01 90       	ld	r0, Z+
    3aea:	0d 92       	st	X+, r0
    3aec:	00 20       	and	r0, r0
    3aee:	e1 f7       	brne	.-8      	; 0x3ae8 <strcat+0xc>
    3af0:	08 95       	ret

00003af2 <strcmp>:
    3af2:	fb 01       	movw	r30, r22
    3af4:	dc 01       	movw	r26, r24
    3af6:	8d 91       	ld	r24, X+
    3af8:	01 90       	ld	r0, Z+
    3afa:	80 19       	sub	r24, r0
    3afc:	01 10       	cpse	r0, r1
    3afe:	d9 f3       	breq	.-10     	; 0x3af6 <strcmp+0x4>
    3b00:	99 0b       	sbc	r25, r25
    3b02:	08 95       	ret

00003b04 <strcpy>:
    3b04:	fb 01       	movw	r30, r22
    3b06:	dc 01       	movw	r26, r24
    3b08:	01 90       	ld	r0, Z+
    3b0a:	0d 92       	st	X+, r0
    3b0c:	00 20       	and	r0, r0
    3b0e:	e1 f7       	brne	.-8      	; 0x3b08 <strcpy+0x4>
    3b10:	08 95       	ret

00003b12 <strstr>:
    3b12:	fb 01       	movw	r30, r22
    3b14:	51 91       	ld	r21, Z+
    3b16:	55 23       	and	r21, r21
    3b18:	a9 f0       	breq	.+42     	; 0x3b44 <strstr+0x32>
    3b1a:	bf 01       	movw	r22, r30
    3b1c:	dc 01       	movw	r26, r24
    3b1e:	4d 91       	ld	r20, X+
    3b20:	45 17       	cp	r20, r21
    3b22:	41 11       	cpse	r20, r1
    3b24:	e1 f7       	brne	.-8      	; 0x3b1e <strstr+0xc>
    3b26:	59 f4       	brne	.+22     	; 0x3b3e <strstr+0x2c>
    3b28:	cd 01       	movw	r24, r26
    3b2a:	01 90       	ld	r0, Z+
    3b2c:	00 20       	and	r0, r0
    3b2e:	49 f0       	breq	.+18     	; 0x3b42 <strstr+0x30>
    3b30:	4d 91       	ld	r20, X+
    3b32:	40 15       	cp	r20, r0
    3b34:	41 11       	cpse	r20, r1
    3b36:	c9 f3       	breq	.-14     	; 0x3b2a <strstr+0x18>
    3b38:	fb 01       	movw	r30, r22
    3b3a:	41 11       	cpse	r20, r1
    3b3c:	ef cf       	rjmp	.-34     	; 0x3b1c <strstr+0xa>
    3b3e:	81 e0       	ldi	r24, 0x01	; 1
    3b40:	90 e0       	ldi	r25, 0x00	; 0
    3b42:	01 97       	sbiw	r24, 0x01	; 1
    3b44:	08 95       	ret

00003b46 <strtok_r>:
    3b46:	fa 01       	movw	r30, r20
    3b48:	a1 91       	ld	r26, Z+
    3b4a:	b0 81       	ld	r27, Z
    3b4c:	00 97       	sbiw	r24, 0x00	; 0
    3b4e:	19 f4       	brne	.+6      	; 0x3b56 <strtok_r+0x10>
    3b50:	10 97       	sbiw	r26, 0x00	; 0
    3b52:	e1 f0       	breq	.+56     	; 0x3b8c <strtok_r+0x46>
    3b54:	cd 01       	movw	r24, r26
    3b56:	dc 01       	movw	r26, r24
    3b58:	cd 01       	movw	r24, r26
    3b5a:	0d 90       	ld	r0, X+
    3b5c:	00 20       	and	r0, r0
    3b5e:	11 f4       	brne	.+4      	; 0x3b64 <strtok_r+0x1e>
    3b60:	c0 01       	movw	r24, r0
    3b62:	13 c0       	rjmp	.+38     	; 0x3b8a <strtok_r+0x44>
    3b64:	fb 01       	movw	r30, r22
    3b66:	21 91       	ld	r18, Z+
    3b68:	22 23       	and	r18, r18
    3b6a:	19 f0       	breq	.+6      	; 0x3b72 <strtok_r+0x2c>
    3b6c:	20 15       	cp	r18, r0
    3b6e:	d9 f7       	brne	.-10     	; 0x3b66 <strtok_r+0x20>
    3b70:	f3 cf       	rjmp	.-26     	; 0x3b58 <strtok_r+0x12>
    3b72:	fb 01       	movw	r30, r22
    3b74:	21 91       	ld	r18, Z+
    3b76:	20 15       	cp	r18, r0
    3b78:	19 f4       	brne	.+6      	; 0x3b80 <strtok_r+0x3a>
    3b7a:	1e 92       	st	-X, r1
    3b7c:	11 96       	adiw	r26, 0x01	; 1
    3b7e:	06 c0       	rjmp	.+12     	; 0x3b8c <strtok_r+0x46>
    3b80:	22 23       	and	r18, r18
    3b82:	c1 f7       	brne	.-16     	; 0x3b74 <strtok_r+0x2e>
    3b84:	0d 90       	ld	r0, X+
    3b86:	00 20       	and	r0, r0
    3b88:	a1 f7       	brne	.-24     	; 0x3b72 <strtok_r+0x2c>
    3b8a:	d0 01       	movw	r26, r0
    3b8c:	fa 01       	movw	r30, r20
    3b8e:	a1 93       	st	Z+, r26
    3b90:	b0 83       	st	Z, r27
    3b92:	08 95       	ret

00003b94 <_exit>:
    3b94:	f8 94       	cli

00003b96 <__stop_program>:
    3b96:	ff cf       	rjmp	.-2      	; 0x3b96 <__stop_program>
