Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Dec  6 12:46:25 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/vld/default/mul12/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  144         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (144)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (144)
5. checking no_input_delay (23)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (144)
--------------------------
 There are 144 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src15_reg[0]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src16_reg[0]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src17_reg[0]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src18_reg[0]/C
src18_reg[1]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src19_reg[0]/C
src19_reg[1]/C
src19_reg[2]/C
src19_reg[3]/C
src1_reg[0]/C
src1_reg[1]/C
src20_reg[0]/C
src20_reg[1]/C
src20_reg[2]/C
src21_reg[0]/C
src21_reg[1]/C
src22_reg[0]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (144)
--------------------------------------------------
 There are 144 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src15_reg[0]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src16_reg[0]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src17_reg[0]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src18_reg[0]/D
src18_reg[1]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src19_reg[0]/D
src19_reg[1]/D
src19_reg[2]/D
src19_reg[3]/D
src1_reg[0]/D
src1_reg[1]/D
src20_reg[0]/D
src20_reg[1]/D
src20_reg[2]/D
src21_reg[0]/D
src21_reg[1]/D
src22_reg[0]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (23)
-------------------------------
 There are 23 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src21_
src22_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst24[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  169          inf        0.000                      0                  169           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           169 Endpoints
Min Delay           169 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src10_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.865ns  (logic 4.954ns (55.880%)  route 3.911ns (44.120%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE                         0.000     0.000 r  src10_reg[9]/C
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src10_reg[9]/Q
                         net (fo=7, routed)           1.080     1.393    compressor/comp/gpc4/lut6_2_inst1/I0
    SLICE_X4Y70                                                       r  compressor/comp/gpc4/lut6_2_inst1/LUT6/I0
    SLICE_X4Y70          LUT6 (Prop_lut6_I0_O)        0.211     1.604 r  compressor/comp/gpc4/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.604    compressor/comp/gpc4/lut6_2_inst1_n_1
    SLICE_X4Y70                                                       r  compressor/comp/gpc4/carry4_inst0/S[1]
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.081 r  compressor/comp/gpc4/carry4_inst0/O[3]
                         net (fo=4, routed)           0.584     2.664    compressor/comp/gpc47/lut6_2_inst1/I2
    SLICE_X3Y73                                                       r  compressor/comp/gpc47/lut6_2_inst1/LUT6/I2
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.234     2.898 r  compressor/comp/gpc47/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.898    compressor/comp/gpc47/lut6_2_inst1_n_1
    SLICE_X3Y73                                                       r  compressor/comp/gpc47/carry4_inst0/S[1]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.330 r  compressor/comp/gpc47/carry4_inst0/O[2]
                         net (fo=2, routed)           0.590     3.920    compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_gene15_0[2]
    SLICE_X0Y73                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop13/I1
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.230     4.150 r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop13/O
                         net (fo=1, routed)           0.000     4.150    compressor/ra/ra/rowadder_0/cascade_fa_24/prop[13]
    SLICE_X0Y73                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/S[1]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.562 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     4.562    compressor/ra/ra/rowadder_0/cascade_fa_24/carryout[15]
    SLICE_X0Y74                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/CI
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.792 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/O[1]
                         net (fo=1, routed)           1.658     6.450    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.415     8.865 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.865    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst23[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.831ns  (logic 5.040ns (57.077%)  route 3.790ns (42.923%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE                         0.000     0.000 r  src10_reg[9]/C
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src10_reg[9]/Q
                         net (fo=7, routed)           1.080     1.393    compressor/comp/gpc4/lut6_2_inst1/I0
    SLICE_X4Y70                                                       r  compressor/comp/gpc4/lut6_2_inst1/LUT6/I0
    SLICE_X4Y70          LUT6 (Prop_lut6_I0_O)        0.211     1.604 r  compressor/comp/gpc4/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.604    compressor/comp/gpc4/lut6_2_inst1_n_1
    SLICE_X4Y70                                                       r  compressor/comp/gpc4/carry4_inst0/S[1]
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.081 r  compressor/comp/gpc4/carry4_inst0/O[3]
                         net (fo=4, routed)           0.584     2.664    compressor/comp/gpc47/lut6_2_inst1/I2
    SLICE_X3Y73                                                       r  compressor/comp/gpc47/lut6_2_inst1/LUT6/I2
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.234     2.898 r  compressor/comp/gpc47/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.898    compressor/comp/gpc47/lut6_2_inst1_n_1
    SLICE_X3Y73                                                       r  compressor/comp/gpc47/carry4_inst0/S[1]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.330 r  compressor/comp/gpc47/carry4_inst0/O[2]
                         net (fo=2, routed)           0.590     3.920    compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_gene15_0[2]
    SLICE_X0Y73                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop13/I1
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.230     4.150 r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop13/O
                         net (fo=1, routed)           0.000     4.150    compressor/ra/ra/rowadder_0/cascade_fa_24/prop[13]
    SLICE_X0Y73                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/S[1]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.562 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     4.562    compressor/ra/ra/rowadder_0/cascade_fa_24/carryout[15]
    SLICE_X0Y74                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/CI
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.651 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.007     4.659    compressor/ra/ra/rowadder_0/cascade_fa_24/carryout[19]
    SLICE_X0Y75                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst5/CI
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.893 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst5/O[3]
                         net (fo=1, routed)           1.530     6.422    dst23_OBUF[0]
    U17                                                               r  dst23_OBUF[0]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         2.408     8.831 r  dst23_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.831    dst23[0]
    U17                                                               r  dst23[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst21[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.809ns  (logic 5.028ns (57.072%)  route 3.782ns (42.928%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE                         0.000     0.000 r  src10_reg[9]/C
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src10_reg[9]/Q
                         net (fo=7, routed)           1.080     1.393    compressor/comp/gpc4/lut6_2_inst1/I0
    SLICE_X4Y70                                                       r  compressor/comp/gpc4/lut6_2_inst1/LUT6/I0
    SLICE_X4Y70          LUT6 (Prop_lut6_I0_O)        0.211     1.604 r  compressor/comp/gpc4/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.604    compressor/comp/gpc4/lut6_2_inst1_n_1
    SLICE_X4Y70                                                       r  compressor/comp/gpc4/carry4_inst0/S[1]
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.081 r  compressor/comp/gpc4/carry4_inst0/O[3]
                         net (fo=4, routed)           0.584     2.664    compressor/comp/gpc47/lut6_2_inst1/I2
    SLICE_X3Y73                                                       r  compressor/comp/gpc47/lut6_2_inst1/LUT6/I2
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.234     2.898 r  compressor/comp/gpc47/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.898    compressor/comp/gpc47/lut6_2_inst1_n_1
    SLICE_X3Y73                                                       r  compressor/comp/gpc47/carry4_inst0/S[1]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.330 r  compressor/comp/gpc47/carry4_inst0/O[2]
                         net (fo=2, routed)           0.590     3.920    compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_gene15_0[2]
    SLICE_X0Y73                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop13/I1
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.230     4.150 r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop13/O
                         net (fo=1, routed)           0.000     4.150    compressor/ra/ra/rowadder_0/cascade_fa_24/prop[13]
    SLICE_X0Y73                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/S[1]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.562 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     4.562    compressor/ra/ra/rowadder_0/cascade_fa_24/carryout[15]
    SLICE_X0Y74                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/CI
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.651 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.007     4.659    compressor/ra/ra/rowadder_0/cascade_fa_24/carryout[19]
    SLICE_X0Y75                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst5/CI
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.889 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst5/O[1]
                         net (fo=1, routed)           1.521     6.410    dst21_OBUF[0]
    U16                                                               r  dst21_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.400     8.809 r  dst21_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.809    dst21[0]
    U16                                                               r  dst21[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst22[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.761ns  (logic 4.977ns (56.815%)  route 3.783ns (43.185%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE                         0.000     0.000 r  src10_reg[9]/C
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src10_reg[9]/Q
                         net (fo=7, routed)           1.080     1.393    compressor/comp/gpc4/lut6_2_inst1/I0
    SLICE_X4Y70                                                       r  compressor/comp/gpc4/lut6_2_inst1/LUT6/I0
    SLICE_X4Y70          LUT6 (Prop_lut6_I0_O)        0.211     1.604 r  compressor/comp/gpc4/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.604    compressor/comp/gpc4/lut6_2_inst1_n_1
    SLICE_X4Y70                                                       r  compressor/comp/gpc4/carry4_inst0/S[1]
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.081 r  compressor/comp/gpc4/carry4_inst0/O[3]
                         net (fo=4, routed)           0.584     2.664    compressor/comp/gpc47/lut6_2_inst1/I2
    SLICE_X3Y73                                                       r  compressor/comp/gpc47/lut6_2_inst1/LUT6/I2
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.234     2.898 r  compressor/comp/gpc47/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.898    compressor/comp/gpc47/lut6_2_inst1_n_1
    SLICE_X3Y73                                                       r  compressor/comp/gpc47/carry4_inst0/S[1]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.330 r  compressor/comp/gpc47/carry4_inst0/O[2]
                         net (fo=2, routed)           0.590     3.920    compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_gene15_0[2]
    SLICE_X0Y73                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop13/I1
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.230     4.150 r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop13/O
                         net (fo=1, routed)           0.000     4.150    compressor/ra/ra/rowadder_0/cascade_fa_24/prop[13]
    SLICE_X0Y73                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/S[1]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.562 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     4.562    compressor/ra/ra/rowadder_0/cascade_fa_24/carryout[15]
    SLICE_X0Y74                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/CI
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.651 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.007     4.659    compressor/ra/ra/rowadder_0/cascade_fa_24/carryout[19]
    SLICE_X0Y75                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst5/CI
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     4.840 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst5/O[2]
                         net (fo=1, routed)           1.523     6.362    dst22_OBUF[0]
    U18                                                               r  dst22_OBUF[0]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.398     8.761 r  dst22_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.761    dst22[0]
    U18                                                               r  dst22[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst20[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.752ns  (logic 4.952ns (56.584%)  route 3.800ns (43.416%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE                         0.000     0.000 r  src10_reg[9]/C
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src10_reg[9]/Q
                         net (fo=7, routed)           1.080     1.393    compressor/comp/gpc4/lut6_2_inst1/I0
    SLICE_X4Y70                                                       r  compressor/comp/gpc4/lut6_2_inst1/LUT6/I0
    SLICE_X4Y70          LUT6 (Prop_lut6_I0_O)        0.211     1.604 r  compressor/comp/gpc4/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.604    compressor/comp/gpc4/lut6_2_inst1_n_1
    SLICE_X4Y70                                                       r  compressor/comp/gpc4/carry4_inst0/S[1]
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.081 r  compressor/comp/gpc4/carry4_inst0/O[3]
                         net (fo=4, routed)           0.584     2.664    compressor/comp/gpc47/lut6_2_inst1/I2
    SLICE_X3Y73                                                       r  compressor/comp/gpc47/lut6_2_inst1/LUT6/I2
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.234     2.898 r  compressor/comp/gpc47/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.898    compressor/comp/gpc47/lut6_2_inst1_n_1
    SLICE_X3Y73                                                       r  compressor/comp/gpc47/carry4_inst0/S[1]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.330 r  compressor/comp/gpc47/carry4_inst0/O[2]
                         net (fo=2, routed)           0.590     3.920    compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_gene15_0[2]
    SLICE_X0Y73                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop13/I1
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.230     4.150 r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop13/O
                         net (fo=1, routed)           0.000     4.150    compressor/ra/ra/rowadder_0/cascade_fa_24/prop[13]
    SLICE_X0Y73                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/S[1]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.562 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     4.562    compressor/ra/ra/rowadder_0/cascade_fa_24/carryout[15]
    SLICE_X0Y74                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/CI
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.651 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.007     4.659    compressor/ra/ra/rowadder_0/cascade_fa_24/carryout[19]
    SLICE_X0Y75                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst5/CI
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.818 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst5/O[0]
                         net (fo=1, routed)           1.539     6.357    dst20_OBUF[0]
    V17                                                               r  dst20_OBUF[0]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.395     8.752 r  dst20_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.752    dst20[0]
    V17                                                               r  dst20[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst19[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.746ns  (logic 4.961ns (56.726%)  route 3.785ns (43.274%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE                         0.000     0.000 r  src10_reg[9]/C
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src10_reg[9]/Q
                         net (fo=7, routed)           1.080     1.393    compressor/comp/gpc4/lut6_2_inst1/I0
    SLICE_X4Y70                                                       r  compressor/comp/gpc4/lut6_2_inst1/LUT6/I0
    SLICE_X4Y70          LUT6 (Prop_lut6_I0_O)        0.211     1.604 r  compressor/comp/gpc4/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.604    compressor/comp/gpc4/lut6_2_inst1_n_1
    SLICE_X4Y70                                                       r  compressor/comp/gpc4/carry4_inst0/S[1]
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.081 r  compressor/comp/gpc4/carry4_inst0/O[3]
                         net (fo=4, routed)           0.584     2.664    compressor/comp/gpc47/lut6_2_inst1/I2
    SLICE_X3Y73                                                       r  compressor/comp/gpc47/lut6_2_inst1/LUT6/I2
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.234     2.898 r  compressor/comp/gpc47/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.898    compressor/comp/gpc47/lut6_2_inst1_n_1
    SLICE_X3Y73                                                       r  compressor/comp/gpc47/carry4_inst0/S[1]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.330 r  compressor/comp/gpc47/carry4_inst0/O[2]
                         net (fo=2, routed)           0.590     3.920    compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_gene15_0[2]
    SLICE_X0Y73                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop13/I1
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.230     4.150 r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop13/O
                         net (fo=1, routed)           0.000     4.150    compressor/ra/ra/rowadder_0/cascade_fa_24/prop[13]
    SLICE_X0Y73                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/S[1]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.562 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     4.562    compressor/ra/ra/rowadder_0/cascade_fa_24/carryout[15]
    SLICE_X0Y74                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/CI
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.796 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/O[3]
                         net (fo=1, routed)           1.531     6.328    dst19_OBUF[0]
    U11                                                               r  dst19_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.418     8.746 r  dst19_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.746    dst19[0]
    U11                                                               r  dst19[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst15[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.710ns  (logic 4.796ns (55.066%)  route 3.914ns (44.934%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE                         0.000     0.000 r  src10_reg[9]/C
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src10_reg[9]/Q
                         net (fo=7, routed)           1.080     1.393    compressor/comp/gpc4/lut6_2_inst1/I0
    SLICE_X4Y70                                                       r  compressor/comp/gpc4/lut6_2_inst1/LUT6/I0
    SLICE_X4Y70          LUT6 (Prop_lut6_I0_O)        0.211     1.604 r  compressor/comp/gpc4/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.604    compressor/comp/gpc4/lut6_2_inst1_n_1
    SLICE_X4Y70                                                       r  compressor/comp/gpc4/carry4_inst0/S[1]
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.081 r  compressor/comp/gpc4/carry4_inst0/O[3]
                         net (fo=4, routed)           0.584     2.664    compressor/comp/gpc47/lut6_2_inst1/I2
    SLICE_X3Y73                                                       r  compressor/comp/gpc47/lut6_2_inst1/LUT6/I2
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.234     2.898 r  compressor/comp/gpc47/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.898    compressor/comp/gpc47/lut6_2_inst1_n_1
    SLICE_X3Y73                                                       r  compressor/comp/gpc47/carry4_inst0/S[1]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.330 r  compressor/comp/gpc47/carry4_inst0/O[2]
                         net (fo=2, routed)           0.590     3.920    compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_gene15_0[2]
    SLICE_X0Y73                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop13/I1
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.230     4.150 r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop13/O
                         net (fo=1, routed)           0.000     4.150    compressor/ra/ra/rowadder_0/cascade_fa_24/prop[13]
    SLICE_X0Y73                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/S[1]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.627 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/O[3]
                         net (fo=1, routed)           1.660     6.288    dst15_OBUF[0]
    V11                                                               r  dst15_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.422     8.710 r  dst15_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.710    dst15[0]
    V11                                                               r  dst15[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.699ns  (logic 4.890ns (56.220%)  route 3.808ns (43.780%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE                         0.000     0.000 r  src10_reg[9]/C
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src10_reg[9]/Q
                         net (fo=7, routed)           1.080     1.393    compressor/comp/gpc4/lut6_2_inst1/I0
    SLICE_X4Y70                                                       r  compressor/comp/gpc4/lut6_2_inst1/LUT6/I0
    SLICE_X4Y70          LUT6 (Prop_lut6_I0_O)        0.211     1.604 r  compressor/comp/gpc4/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.604    compressor/comp/gpc4/lut6_2_inst1_n_1
    SLICE_X4Y70                                                       r  compressor/comp/gpc4/carry4_inst0/S[1]
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.081 r  compressor/comp/gpc4/carry4_inst0/O[3]
                         net (fo=4, routed)           0.584     2.664    compressor/comp/gpc47/lut6_2_inst1/I2
    SLICE_X3Y73                                                       r  compressor/comp/gpc47/lut6_2_inst1/LUT6/I2
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.234     2.898 r  compressor/comp/gpc47/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.898    compressor/comp/gpc47/lut6_2_inst1_n_1
    SLICE_X3Y73                                                       r  compressor/comp/gpc47/carry4_inst0/S[1]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.330 r  compressor/comp/gpc47/carry4_inst0/O[2]
                         net (fo=2, routed)           0.590     3.920    compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_gene15_0[2]
    SLICE_X0Y73                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop13/I1
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.230     4.150 r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop13/O
                         net (fo=1, routed)           0.000     4.150    compressor/ra/ra/rowadder_0/cascade_fa_24/prop[13]
    SLICE_X0Y73                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/S[1]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.562 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     4.562    compressor/ra/ra/rowadder_0/cascade_fa_24/carryout[15]
    SLICE_X0Y74                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/CI
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.721 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/O[0]
                         net (fo=1, routed)           1.555     6.276    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.422     8.699 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.699    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst18[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.687ns  (logic 4.918ns (56.607%)  route 3.770ns (43.393%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE                         0.000     0.000 r  src10_reg[9]/C
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src10_reg[9]/Q
                         net (fo=7, routed)           1.080     1.393    compressor/comp/gpc4/lut6_2_inst1/I0
    SLICE_X4Y70                                                       r  compressor/comp/gpc4/lut6_2_inst1/LUT6/I0
    SLICE_X4Y70          LUT6 (Prop_lut6_I0_O)        0.211     1.604 r  compressor/comp/gpc4/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.604    compressor/comp/gpc4/lut6_2_inst1_n_1
    SLICE_X4Y70                                                       r  compressor/comp/gpc4/carry4_inst0/S[1]
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.081 r  compressor/comp/gpc4/carry4_inst0/O[3]
                         net (fo=4, routed)           0.584     2.664    compressor/comp/gpc47/lut6_2_inst1/I2
    SLICE_X3Y73                                                       r  compressor/comp/gpc47/lut6_2_inst1/LUT6/I2
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.234     2.898 r  compressor/comp/gpc47/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.898    compressor/comp/gpc47/lut6_2_inst1_n_1
    SLICE_X3Y73                                                       r  compressor/comp/gpc47/carry4_inst0/S[1]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.330 r  compressor/comp/gpc47/carry4_inst0/O[2]
                         net (fo=2, routed)           0.590     3.920    compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_gene15_0[2]
    SLICE_X0Y73                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop13/I1
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.230     4.150 r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop13/O
                         net (fo=1, routed)           0.000     4.150    compressor/ra/ra/rowadder_0/cascade_fa_24/prop[13]
    SLICE_X0Y73                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/S[1]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.562 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     4.562    compressor/ra/ra/rowadder_0/cascade_fa_24/carryout[15]
    SLICE_X0Y74                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/CI
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     4.743 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/O[2]
                         net (fo=1, routed)           1.516     6.260    dst18_OBUF[0]
    U12                                                               r  dst18_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.428     8.687 r  dst18_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.687    dst18[0]
    U12                                                               r  dst18[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst14[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.660ns  (logic 4.731ns (54.631%)  route 3.929ns (45.369%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE                         0.000     0.000 r  src10_reg[9]/C
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src10_reg[9]/Q
                         net (fo=7, routed)           1.080     1.393    compressor/comp/gpc4/lut6_2_inst1/I0
    SLICE_X4Y70                                                       r  compressor/comp/gpc4/lut6_2_inst1/LUT6/I0
    SLICE_X4Y70          LUT6 (Prop_lut6_I0_O)        0.211     1.604 r  compressor/comp/gpc4/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.604    compressor/comp/gpc4/lut6_2_inst1_n_1
    SLICE_X4Y70                                                       r  compressor/comp/gpc4/carry4_inst0/S[1]
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.081 r  compressor/comp/gpc4/carry4_inst0/O[3]
                         net (fo=4, routed)           0.584     2.664    compressor/comp/gpc47/lut6_2_inst1/I2
    SLICE_X3Y73                                                       r  compressor/comp/gpc47/lut6_2_inst1/LUT6/I2
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.234     2.898 r  compressor/comp/gpc47/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.898    compressor/comp/gpc47/lut6_2_inst1_n_1
    SLICE_X3Y73                                                       r  compressor/comp/gpc47/carry4_inst0/S[1]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.330 r  compressor/comp/gpc47/carry4_inst0/O[2]
                         net (fo=2, routed)           0.590     3.920    compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_gene15_0[2]
    SLICE_X0Y73                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop13/I1
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.230     4.150 r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop13/O
                         net (fo=1, routed)           0.000     4.150    compressor/ra/ra/rowadder_0/cascade_fa_24/prop[13]
    SLICE_X0Y73                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/S[1]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.582 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/O[2]
                         net (fo=1, routed)           1.675     6.258    dst14_OBUF[0]
    U14                                                               r  dst14_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.402     8.660 r  dst14_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.660    dst14[0]
    U14                                                               r  dst14[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src16_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src16_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.141ns (68.014%)  route 0.066ns (31.986%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE                         0.000     0.000 r  src16_reg[3]/C
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src16_reg[3]/Q
                         net (fo=4, routed)           0.066     0.207    src16[3]
    SLICE_X0Y77          FDRE                                         r  src16_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.961%)  route 0.107ns (43.039%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE                         0.000     0.000 r  src8_reg[2]/C
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src8_reg[2]/Q
                         net (fo=2, routed)           0.107     0.248    src8[2]
    SLICE_X2Y73          FDRE                                         r  src8_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src4_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.253%)  route 0.110ns (43.747%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE                         0.000     0.000 r  src4_reg[1]/C
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src4_reg[1]/Q
                         net (fo=5, routed)           0.110     0.251    src4[1]
    SLICE_X2Y70          FDRE                                         r  src4_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src3_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.960%)  route 0.111ns (44.040%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE                         0.000     0.000 r  src3_reg[1]/C
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src3_reg[1]/Q
                         net (fo=7, routed)           0.111     0.252    src3[1]
    SLICE_X2Y70          FDRE                                         r  src3_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.681%)  route 0.112ns (44.319%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE                         0.000     0.000 r  src11_reg[7]/C
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src11_reg[7]/Q
                         net (fo=3, routed)           0.112     0.253    src11[7]
    SLICE_X6Y72          FDRE                                         r  src11_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.466%)  route 0.126ns (49.534%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE                         0.000     0.000 r  src7_reg[2]/C
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src7_reg[2]/Q
                         net (fo=5, routed)           0.126     0.254    src7[2]
    SLICE_X3Y70          FDRE                                         r  src7_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src12_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src12_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.585%)  route 0.113ns (44.415%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE                         0.000     0.000 r  src12_reg[1]/C
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src12_reg[1]/Q
                         net (fo=3, routed)           0.113     0.254    src12[1]
    SLICE_X5Y75          FDRE                                         r  src12_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.500%)  route 0.131ns (50.500%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE                         0.000     0.000 r  src9_reg[4]/C
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[4]/Q
                         net (fo=5, routed)           0.131     0.259    src9[4]
    SLICE_X5Y71          FDRE                                         r  src9_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.291%)  route 0.119ns (45.709%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE                         0.000     0.000 r  src11_reg[3]/C
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src11_reg[3]/Q
                         net (fo=5, routed)           0.119     0.260    src11[3]
    SLICE_X5Y71          FDRE                                         r  src11_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.068%)  route 0.120ns (45.932%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE                         0.000     0.000 r  src11_reg[5]/C
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src11_reg[5]/Q
                         net (fo=2, routed)           0.120     0.261    src11[5]
    SLICE_X5Y71          FDRE                                         r  src11_reg[6]/D
  -------------------------------------------------------------------    -------------------





