//
//Written by GowinSynthesis
//Product Version "GowinSynthesis V1.9.7.03Beta"
//Mon Jun 07 14:12:51 2021

//Source file index table:
//file0 "\C:/Users/wu/Desktop/gw_dds/DDS/src/dds.v"
//file1 "\C:/Users/wu/Desktop/gw_dds/DDS/src/gowin_prom/gowin_prom.v"
//file2 "\C:/Users/wu/Desktop/gw_dds/DDS/src/key_control.v"
//file3 "\C:/Users/wu/Desktop/gw_dds/DDS/src/key_filter.v"
//file4 "\C:/Users/wu/Desktop/gw_dds/DDS/src/top.v"
`timescale 100 ps/100 ps
module Gowin_pROM (
  sys_clk_d,
  rom_addr,
  dac_CH1_d
)
;
input sys_clk_d;
input [11:0] rom_addr;
output [7:0] dac_CH1_d;
wire [31:4] DO;
wire [31:4] DO_0;
wire VCC;
wire GND;
  pROM prom_inst_0 (
    .DO({DO[31:4],dac_CH1_d[3:0]}),
    .AD({rom_addr[11:0],GND,GND}),
    .CLK(sys_clk_d),
    .CE(VCC),
    .OCE(VCC),
    .RESET(GND) 
);
defparam prom_inst_0.BIT_WIDTH=4;
defparam prom_inst_0.INIT_RAM_00=256'hFFEDCCBA99876654332100FEDDCBAA987665433210FFEDCCBA9887654432110F;
defparam prom_inst_0.INIT_RAM_01=256'h98877665443321100FEEDDCBBA998776554332110FFEDDCBBA99876654432110;
defparam prom_inst_0.INIT_RAM_02=256'h55444333222111000FFEEEDDCCCBBAA999887766554433221100FFEEDDCCBBAA;
defparam prom_inst_0.INIT_RAM_03=256'hFFFFFFFFFFFFFFEEEEEEEEEEDDDDDDDDCCCCCCBBBBBAAAA99999888877766665;
defparam prom_inst_0.INIT_RAM_04=256'h6666777888899999AAAABBBBBCCCCCCDDDDDDDDEEEEEEEEEEFFFFFFFFFFFFFFF;
defparam prom_inst_0.INIT_RAM_05=256'hABBCCDDEEFF001122334455667788999AABBCCCDDEEEFF000111222333444555;
defparam prom_inst_0.INIT_RAM_06=256'h1123445667899ABBCDDEFF011233455677899ABBCDDEEF00112334456677889A;
defparam prom_inst_0.INIT_RAM_07=256'h0112344567889ABCCDEFF012334566789AABCDDEF00123345667899ABCCDEFF0;
defparam prom_inst_0.INIT_RAM_08=256'hFF0122345567889ABBCDEEF0112344567889ABBCDEFF012234566789AABCDDEF;
defparam prom_inst_0.INIT_RAM_09=256'h56677889AABBCDDEEF0011233455677899ABBCDDEFF01123345567889AABCDDE;
defparam prom_inst_0.INIT_RAM_0A=256'h99AAABBBCCCDDDEEEFF00011222334455566778899AABBCCDDEEFF0011223344;
defparam prom_inst_0.INIT_RAM_0B=256'h0000000000000000000000001111111122222233333444455555666677788889;
defparam prom_inst_0.INIT_RAM_0C=256'h8888777666655555444433333222222111111110000000000000000000000000;
defparam prom_inst_0.INIT_RAM_0D=256'h433221100FFEEDDCCBBAA99887766555443322211000FFEEEDDDCCCBBBAAA999;
defparam prom_inst_0.INIT_RAM_0E=256'hDDCBAA98876554332110FFEDDCBBA9987765543321100FEEDDCBBAA988776654;
defparam prom_inst_0.INIT_RAM_0F=256'hEDDCBAA987665432210FFEDCBBA9887654432110FEEDCBBA9887655432210FFE;
defparam prom_inst_0.INIT_RAM_10=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_0.INIT_RAM_11=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_0.INIT_RAM_12=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_0.INIT_RAM_13=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_0.INIT_RAM_14=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_0.INIT_RAM_15=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_0.INIT_RAM_16=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_0.INIT_RAM_17=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_0.INIT_RAM_18=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_19=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_1A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_1B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_1C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_1D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_1E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_1F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_20=256'hFEEDDCCBBAA99887766554433221100FFEEDDCCBBAA998877665544332211000;
defparam prom_inst_0.INIT_RAM_21=256'hFEEDDCCBBAA99887766554433221100FFEEDDCCBBAA99887766554433221100F;
defparam prom_inst_0.INIT_RAM_22=256'hFEEDDCCBBAA99887766554433221100FFEEDDCCBBAA99887766554433221100F;
defparam prom_inst_0.INIT_RAM_23=256'hFEEDDCCBBAA99887766554433221100FFEEDDCCBBAA99887766554433221100F;
defparam prom_inst_0.INIT_RAM_24=256'hFEEDDCCBBAA99887766554433221100FFEEDDCCBBAA99887766554433221100F;
defparam prom_inst_0.INIT_RAM_25=256'hFEEDDCCBBAA99887766554433221100FFEEDDCCBBAA99887766554433221100F;
defparam prom_inst_0.INIT_RAM_26=256'hFEEDDCCBBAA99887766554433221100FFEEDDCCBBAA99887766554433221100F;
defparam prom_inst_0.INIT_RAM_27=256'hFEEDDCCBBAA99887766554433221100FFEEDDCCBBAA99887766554433221100F;
defparam prom_inst_0.INIT_RAM_28=256'h00112233445566778899AABBCCDDEEFF00112233445566778899AABBCCDDEEFF;
defparam prom_inst_0.INIT_RAM_29=256'h00112233445566778899AABBCCDDEEFF00112233445566778899AABBCCDDEEFF;
defparam prom_inst_0.INIT_RAM_2A=256'h00012223445566778899AABBBCDDDEFF00112233445566678889AABBCCDDEEFF;
defparam prom_inst_0.INIT_RAM_2B=256'hF0111233345566778899AAABCCCDEEEF001122334455567778999ABBCCDDEEFF;
defparam prom_inst_0.INIT_RAM_2C=256'h00012223445566778899AABBBCDDDEFF00112233445566678889AABBCCDDEEFF;
defparam prom_inst_0.INIT_RAM_2D=256'hF0111233345566778899AAABCCCDEEEF001122334455567778999ABBCCDDEEFF;
defparam prom_inst_0.INIT_RAM_2E=256'h00012223445566778899AABBBCDDDEFF00112233444566678889AABBCCDDEEFF;
defparam prom_inst_0.INIT_RAM_2F=256'h00111233345566778899AAABCCCDEEEF001122334455567778999ABBCCDDEEFF;
defparam prom_inst_0.INIT_RAM_30=256'hFFEEEEDDDDCCCCBBBBAAAA999988887777666655554444333322221111000000;
defparam prom_inst_0.INIT_RAM_31=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_32=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_33=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_34=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_35=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_36=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_37=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_38=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_39=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_3A=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_3B=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_3C=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_3D=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_3E=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_3F=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.READ_MODE=1'b0;
defparam prom_inst_0.RESET_MODE="SYNC";
  pROM prom_inst_1 (
    .DO({DO_0[31:4],dac_CH1_d[7:4]}),
    .AD({rom_addr[11:0],GND,GND}),
    .CLK(sys_clk_d),
    .CE(VCC),
    .OCE(VCC),
    .RESET(GND) 
);
defparam prom_inst_1.BIT_WIDTH=4;
defparam prom_inst_1.INIT_RAM_00=256'hAAAAAAAAAAAAAAAAAAAAAA999999999999999999998888888888888888888887;
defparam prom_inst_1.INIT_RAM_01=256'hDDDDDDDDDDDDDDDDDCCCCCCCCCCCCCCCCCCCCCCCCBBBBBBBBBBBBBBBBBBBBBBB;
defparam prom_inst_1.INIT_RAM_02=256'hFFFFFFFFFFFFFFFFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEDDDDDDDDDDDD;
defparam prom_inst_1.INIT_RAM_03=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_04=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_05=256'hDDDDDDDDDDDEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_06=256'hBBBBBBBBBBBBBBBBBBBBBBCCCCCCCCCCCCCCCCCCCCCCCCDDDDDDDDDDDDDDDDDD;
defparam prom_inst_1.INIT_RAM_07=256'h88888888888888888888899999999999999999999AAAAAAAAAAAAAAAAAAAAAAB;
defparam prom_inst_1.INIT_RAM_08=256'h4455555555555555555555566666666666666666666677777777777777777777;
defparam prom_inst_1.INIT_RAM_09=256'h2222222222222222223333333333333333333333333444444444444444444444;
defparam prom_inst_1.INIT_RAM_0A=256'h0000000000000000000111111111111111111111111111111111112222222222;
defparam prom_inst_1.INIT_RAM_0B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_0C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_0D=256'h2222222221111111111111111111111111111111111100000000000000000000;
defparam prom_inst_1.INIT_RAM_0E=256'h4444444444444444444433333333333333333333333332222222222222222222;
defparam prom_inst_1.INIT_RAM_0F=256'h7777777777777777777666666666666666666666555555555555555555555444;
defparam prom_inst_1.INIT_RAM_10=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_11=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_12=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_13=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_14=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_15=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_16=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_17=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_18=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_19=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_1A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_1B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_1C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_1D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_1E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_1F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_20=256'h1111111111111111111111111111111000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_21=256'h3333333333333333333333333333333222222222222222222222222222222221;
defparam prom_inst_1.INIT_RAM_22=256'h5555555555555555555555555555555444444444444444444444444444444443;
defparam prom_inst_1.INIT_RAM_23=256'h7777777777777777777777777777777666666666666666666666666666666665;
defparam prom_inst_1.INIT_RAM_24=256'h9999999999999999999999999999999888888888888888888888888888888887;
defparam prom_inst_1.INIT_RAM_25=256'hBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9;
defparam prom_inst_1.INIT_RAM_26=256'hDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCB;
defparam prom_inst_1.INIT_RAM_27=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEED;
defparam prom_inst_1.INIT_RAM_28=256'hEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_29=256'hCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD;
defparam prom_inst_1.INIT_RAM_2A=256'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB;
defparam prom_inst_1.INIT_RAM_2B=256'h7888888888888888888888888888888899999999999999999999999999999999;
defparam prom_inst_1.INIT_RAM_2C=256'h6666666666666666666666666666666677777777777777777777777777777777;
defparam prom_inst_1.INIT_RAM_2D=256'h3444444444444444444444444444444455555555555555555555555555555555;
defparam prom_inst_1.INIT_RAM_2E=256'h2222222222222222222222222222222233333333333333333333333333333333;
defparam prom_inst_1.INIT_RAM_2F=256'h0000000000000000000000000000000011111111111111111111111111111111;
defparam prom_inst_1.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_31=256'h1111111111111111111111111111111111111111111111111111111111111100;
defparam prom_inst_1.INIT_RAM_32=256'h2222222222222222222222222222222222222222222222222222222222222211;
defparam prom_inst_1.INIT_RAM_33=256'h3333333333333333333333333333333333333333333333333333333333333322;
defparam prom_inst_1.INIT_RAM_34=256'h4444444444444444444444444444444444444444444444444444444444444433;
defparam prom_inst_1.INIT_RAM_35=256'h5555555555555555555555555555555555555555555555555555555555555544;
defparam prom_inst_1.INIT_RAM_36=256'h6666666666666666666666666666666666666666666666666666666666666655;
defparam prom_inst_1.INIT_RAM_37=256'h7777777777777777777777777777777777777777777777777777777777777766;
defparam prom_inst_1.INIT_RAM_38=256'h8888888888888888888888888888888888888888888888888888888888888877;
defparam prom_inst_1.INIT_RAM_39=256'h9999999999999999999999999999999999999999999999999999999999999988;
defparam prom_inst_1.INIT_RAM_3A=256'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA99;
defparam prom_inst_1.INIT_RAM_3B=256'hBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBAA;
defparam prom_inst_1.INIT_RAM_3C=256'hCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCBB;
defparam prom_inst_1.INIT_RAM_3D=256'hDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCC;
defparam prom_inst_1.INIT_RAM_3E=256'hEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEDD;
defparam prom_inst_1.INIT_RAM_3F=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE;
defparam prom_inst_1.READ_MODE=1'b0;
defparam prom_inst_1.RESET_MODE="SYNC";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_pROM */
module dds (
  sys_clk_d,
  sys_rst_n_d,
  fre_add_r_Z,
  ch1_FREQ_CTRL_Z,
  ch1_PHASE_CTRL_Z,
  ch1_wave_select_Z,
  n7_4,
  n151_3,
  n153_3,
  n155_3,
  n157_3,
  n215_5,
  dac_CH1_d
)
;
input sys_clk_d;
input sys_rst_n_d;
input fre_add_r_Z;
input [24:0] ch1_FREQ_CTRL_Z;
input [9:2] ch1_PHASE_CTRL_Z;
input [3:0] ch1_wave_select_Z;
output n7_4;
output n151_3;
output n153_3;
output n155_3;
output n157_3;
output n215_5;
output [7:0] dac_CH1_d;
wire n162_3;
wire n164_3;
wire n196_14;
wire n191_7;
wire n185_7;
wire n179_7;
wire n176_7;
wire n173_7;
wire n167_7;
wire n325_5;
wire n40_1;
wire n40_2;
wire n39_1;
wire n39_2;
wire n38_1;
wire n38_2;
wire n37_1;
wire n37_2;
wire n36_1;
wire n36_2;
wire n35_1;
wire n35_2;
wire n34_1;
wire n34_2;
wire n33_1;
wire n33_2;
wire n32_1;
wire n32_2;
wire n31_1;
wire n31_2;
wire n30_1;
wire n30_2;
wire n29_1;
wire n29_2;
wire n28_1;
wire n28_2;
wire n27_1;
wire n27_2;
wire n26_1;
wire n26_2;
wire n25_1;
wire n25_2;
wire n24_1;
wire n24_2;
wire n23_1;
wire n23_2;
wire n22_1;
wire n22_2;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_2;
wire n17_1;
wire n17_2;
wire n16_1;
wire n16_2;
wire n15_1;
wire n15_2;
wire n14_1;
wire n14_2;
wire n13_1;
wire n13_2;
wire n12_1;
wire n12_2;
wire n11_1;
wire n11_2;
wire n10_1;
wire n10_2;
wire n9_1;
wire n9_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire [31:0] fre_add;
wire [11:0] rom_addr;
wire [9:0] rom_addr_reg;
wire VCC;
wire GND;
  LUT2 n7_s0 (
    .F(n7_4),
    .I0(sys_rst_n_d),
    .I1(fre_add_r_Z) 
);
defparam n7_s0.INIT=4'h7;
  LUT4 n151_s0 (
    .F(n151_3),
    .I0(ch1_wave_select_Z[0]),
    .I1(ch1_wave_select_Z[1]),
    .I2(ch1_wave_select_Z[2]),
    .I3(ch1_wave_select_Z[3]) 
);
defparam n151_s0.INIT=16'h0001;
  LUT4 n153_s0 (
    .F(n153_3),
    .I0(ch1_wave_select_Z[1]),
    .I1(ch1_wave_select_Z[2]),
    .I2(ch1_wave_select_Z[3]),
    .I3(ch1_wave_select_Z[0]) 
);
defparam n153_s0.INIT=16'h0100;
  LUT4 n155_s0 (
    .F(n155_3),
    .I0(ch1_wave_select_Z[0]),
    .I1(ch1_wave_select_Z[2]),
    .I2(ch1_wave_select_Z[3]),
    .I3(ch1_wave_select_Z[1]) 
);
defparam n155_s0.INIT=16'h0100;
  LUT4 n157_s0 (
    .F(n157_3),
    .I0(ch1_wave_select_Z[0]),
    .I1(ch1_wave_select_Z[1]),
    .I2(ch1_wave_select_Z[3]),
    .I3(ch1_wave_select_Z[2]) 
);
defparam n157_s0.INIT=16'h0100;
  LUT4 n162_s0 (
    .F(n162_3),
    .I0(ch1_wave_select_Z[0]),
    .I1(ch1_wave_select_Z[1]),
    .I2(ch1_wave_select_Z[2]),
    .I3(ch1_wave_select_Z[3]) 
);
defparam n162_s0.INIT=16'h0110;
  LUT4 n164_s0 (
    .F(n164_3),
    .I0(ch1_wave_select_Z[0]),
    .I1(ch1_wave_select_Z[2]),
    .I2(ch1_wave_select_Z[1]),
    .I3(ch1_wave_select_Z[3]) 
);
defparam n164_s0.INIT=16'h0110;
  LUT3 n196_s10 (
    .F(n196_14),
    .I0(n153_3),
    .I1(n157_3),
    .I2(n164_3) 
);
defparam n196_s10.INIT=8'hFE;
  LUT4 n191_s2 (
    .F(n191_7),
    .I0(rom_addr_reg[1]),
    .I1(n153_3),
    .I2(n157_3),
    .I3(n164_3) 
);
defparam n191_s2.INIT=16'hAAA8;
  LUT4 n185_s2 (
    .F(n185_7),
    .I0(rom_addr_reg[3]),
    .I1(n153_3),
    .I2(n157_3),
    .I3(n164_3) 
);
defparam n185_s2.INIT=16'hAAA8;
  LUT4 n179_s2 (
    .F(n179_7),
    .I0(rom_addr_reg[5]),
    .I1(n153_3),
    .I2(n157_3),
    .I3(n164_3) 
);
defparam n179_s2.INIT=16'hAAA8;
  LUT4 n176_s2 (
    .F(n176_7),
    .I0(rom_addr_reg[6]),
    .I1(n153_3),
    .I2(n157_3),
    .I3(n164_3) 
);
defparam n176_s2.INIT=16'hAAA8;
  LUT4 n173_s2 (
    .F(n173_7),
    .I0(rom_addr_reg[7]),
    .I1(n153_3),
    .I2(n157_3),
    .I3(n164_3) 
);
defparam n173_s2.INIT=16'hAAA8;
  LUT4 n167_s2 (
    .F(n167_7),
    .I0(rom_addr_reg[9]),
    .I1(n153_3),
    .I2(n157_3),
    .I3(n164_3) 
);
defparam n167_s2.INIT=16'hAAA8;
  LUT4 n325_s1 (
    .F(n325_5),
    .I0(sys_rst_n_d),
    .I1(n153_3),
    .I2(n157_3),
    .I3(n164_3) 
);
defparam n325_s1.INIT=16'h5557;
  DFFR fre_add_30_s0 (
    .Q(fre_add[30]),
    .D(n10_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_29_s0 (
    .Q(fre_add[29]),
    .D(n11_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_28_s0 (
    .Q(fre_add[28]),
    .D(n12_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_27_s0 (
    .Q(fre_add[27]),
    .D(n13_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_26_s0 (
    .Q(fre_add[26]),
    .D(n14_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_25_s0 (
    .Q(fre_add[25]),
    .D(n15_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_24_s0 (
    .Q(fre_add[24]),
    .D(n16_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_23_s0 (
    .Q(fre_add[23]),
    .D(n17_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_22_s0 (
    .Q(fre_add[22]),
    .D(n18_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_21_s0 (
    .Q(fre_add[21]),
    .D(n19_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_20_s0 (
    .Q(fre_add[20]),
    .D(n20_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_19_s0 (
    .Q(fre_add[19]),
    .D(n21_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_18_s0 (
    .Q(fre_add[18]),
    .D(n22_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_17_s0 (
    .Q(fre_add[17]),
    .D(n23_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_16_s0 (
    .Q(fre_add[16]),
    .D(n24_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_15_s0 (
    .Q(fre_add[15]),
    .D(n25_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_14_s0 (
    .Q(fre_add[14]),
    .D(n26_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_13_s0 (
    .Q(fre_add[13]),
    .D(n27_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_12_s0 (
    .Q(fre_add[12]),
    .D(n28_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_11_s0 (
    .Q(fre_add[11]),
    .D(n29_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_10_s0 (
    .Q(fre_add[10]),
    .D(n30_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_9_s0 (
    .Q(fre_add[9]),
    .D(n31_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_8_s0 (
    .Q(fre_add[8]),
    .D(n32_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_7_s0 (
    .Q(fre_add[7]),
    .D(n33_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_6_s0 (
    .Q(fre_add[6]),
    .D(n34_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_5_s0 (
    .Q(fre_add[5]),
    .D(n35_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_4_s0 (
    .Q(fre_add[4]),
    .D(n36_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_3_s0 (
    .Q(fre_add[3]),
    .D(n37_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_2_s0 (
    .Q(fre_add[2]),
    .D(n38_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_1_s0 (
    .Q(fre_add[1]),
    .D(n39_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_0_s0 (
    .Q(fre_add[0]),
    .D(n40_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR rom_addr_11_s0 (
    .Q(rom_addr[11]),
    .D(n162_3),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFS rom_addr_10_s0 (
    .Q(rom_addr[10]),
    .D(n164_3),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFS rom_addr_9_s0 (
    .Q(rom_addr[9]),
    .D(n167_7),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFR rom_addr_8_s0 (
    .Q(rom_addr[8]),
    .D(rom_addr_reg[8]),
    .CLK(sys_clk_d),
    .RESET(n325_5) 
);
  DFFS rom_addr_7_s0 (
    .Q(rom_addr[7]),
    .D(n173_7),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFS rom_addr_6_s0 (
    .Q(rom_addr[6]),
    .D(n176_7),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFS rom_addr_5_s0 (
    .Q(rom_addr[5]),
    .D(n179_7),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFR rom_addr_4_s0 (
    .Q(rom_addr[4]),
    .D(rom_addr_reg[4]),
    .CLK(sys_clk_d),
    .RESET(n325_5) 
);
  DFFS rom_addr_3_s0 (
    .Q(rom_addr[3]),
    .D(n185_7),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFR rom_addr_2_s0 (
    .Q(rom_addr[2]),
    .D(rom_addr_reg[2]),
    .CLK(sys_clk_d),
    .RESET(n325_5) 
);
  DFFS rom_addr_1_s0 (
    .Q(rom_addr[1]),
    .D(n191_7),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFR rom_addr_0_s0 (
    .Q(rom_addr[0]),
    .D(rom_addr_reg[0]),
    .CLK(sys_clk_d),
    .RESET(n325_5) 
);
  DFFR fre_add_31_s0 (
    .Q(fre_add[31]),
    .D(n9_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFRE rom_addr_reg_9_s1 (
    .Q(rom_addr_reg[9]),
    .D(n108_1),
    .CLK(sys_clk_d),
    .CE(n196_14),
    .RESET(n215_5) 
);
defparam rom_addr_reg_9_s1.INIT=1'b0;
  DFFRE rom_addr_reg_8_s1 (
    .Q(rom_addr_reg[8]),
    .D(n109_1),
    .CLK(sys_clk_d),
    .CE(n196_14),
    .RESET(n215_5) 
);
defparam rom_addr_reg_8_s1.INIT=1'b0;
  DFFRE rom_addr_reg_7_s1 (
    .Q(rom_addr_reg[7]),
    .D(n110_1),
    .CLK(sys_clk_d),
    .CE(n196_14),
    .RESET(n215_5) 
);
defparam rom_addr_reg_7_s1.INIT=1'b0;
  DFFRE rom_addr_reg_6_s1 (
    .Q(rom_addr_reg[6]),
    .D(n111_1),
    .CLK(sys_clk_d),
    .CE(n196_14),
    .RESET(n215_5) 
);
defparam rom_addr_reg_6_s1.INIT=1'b0;
  DFFRE rom_addr_reg_5_s1 (
    .Q(rom_addr_reg[5]),
    .D(n112_1),
    .CLK(sys_clk_d),
    .CE(n196_14),
    .RESET(n215_5) 
);
defparam rom_addr_reg_5_s1.INIT=1'b0;
  DFFRE rom_addr_reg_4_s1 (
    .Q(rom_addr_reg[4]),
    .D(n113_1),
    .CLK(sys_clk_d),
    .CE(n196_14),
    .RESET(n215_5) 
);
defparam rom_addr_reg_4_s1.INIT=1'b0;
  DFFRE rom_addr_reg_3_s1 (
    .Q(rom_addr_reg[3]),
    .D(n114_1),
    .CLK(sys_clk_d),
    .CE(n196_14),
    .RESET(n215_5) 
);
defparam rom_addr_reg_3_s1.INIT=1'b0;
  DFFRE rom_addr_reg_2_s1 (
    .Q(rom_addr_reg[2]),
    .D(n115_1),
    .CLK(sys_clk_d),
    .CE(n196_14),
    .RESET(n215_5) 
);
defparam rom_addr_reg_2_s1.INIT=1'b0;
  DFFRE rom_addr_reg_1_s1 (
    .Q(rom_addr_reg[1]),
    .D(fre_add[23]),
    .CLK(sys_clk_d),
    .CE(n196_14),
    .RESET(n215_5) 
);
defparam rom_addr_reg_1_s1.INIT=1'b0;
  DFFRE rom_addr_reg_0_s1 (
    .Q(rom_addr_reg[0]),
    .D(fre_add[22]),
    .CLK(sys_clk_d),
    .CE(n196_14),
    .RESET(n215_5) 
);
defparam rom_addr_reg_0_s1.INIT=1'b0;
  ALU n40_s (
    .SUM(n40_1),
    .COUT(n40_2),
    .I0(fre_add[0]),
    .I1(ch1_FREQ_CTRL_Z[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n40_s.ALU_MODE=0;
  ALU n39_s (
    .SUM(n39_1),
    .COUT(n39_2),
    .I0(fre_add[1]),
    .I1(ch1_FREQ_CTRL_Z[1]),
    .I3(GND),
    .CIN(n40_2) 
);
defparam n39_s.ALU_MODE=0;
  ALU n38_s (
    .SUM(n38_1),
    .COUT(n38_2),
    .I0(fre_add[2]),
    .I1(ch1_FREQ_CTRL_Z[2]),
    .I3(GND),
    .CIN(n39_2) 
);
defparam n38_s.ALU_MODE=0;
  ALU n37_s (
    .SUM(n37_1),
    .COUT(n37_2),
    .I0(fre_add[3]),
    .I1(ch1_FREQ_CTRL_Z[3]),
    .I3(GND),
    .CIN(n38_2) 
);
defparam n37_s.ALU_MODE=0;
  ALU n36_s (
    .SUM(n36_1),
    .COUT(n36_2),
    .I0(fre_add[4]),
    .I1(ch1_FREQ_CTRL_Z[4]),
    .I3(GND),
    .CIN(n37_2) 
);
defparam n36_s.ALU_MODE=0;
  ALU n35_s (
    .SUM(n35_1),
    .COUT(n35_2),
    .I0(fre_add[5]),
    .I1(ch1_FREQ_CTRL_Z[5]),
    .I3(GND),
    .CIN(n36_2) 
);
defparam n35_s.ALU_MODE=0;
  ALU n34_s (
    .SUM(n34_1),
    .COUT(n34_2),
    .I0(fre_add[6]),
    .I1(ch1_FREQ_CTRL_Z[6]),
    .I3(GND),
    .CIN(n35_2) 
);
defparam n34_s.ALU_MODE=0;
  ALU n33_s (
    .SUM(n33_1),
    .COUT(n33_2),
    .I0(fre_add[7]),
    .I1(ch1_FREQ_CTRL_Z[7]),
    .I3(GND),
    .CIN(n34_2) 
);
defparam n33_s.ALU_MODE=0;
  ALU n32_s (
    .SUM(n32_1),
    .COUT(n32_2),
    .I0(fre_add[8]),
    .I1(ch1_FREQ_CTRL_Z[8]),
    .I3(GND),
    .CIN(n33_2) 
);
defparam n32_s.ALU_MODE=0;
  ALU n31_s (
    .SUM(n31_1),
    .COUT(n31_2),
    .I0(fre_add[9]),
    .I1(ch1_FREQ_CTRL_Z[9]),
    .I3(GND),
    .CIN(n32_2) 
);
defparam n31_s.ALU_MODE=0;
  ALU n30_s (
    .SUM(n30_1),
    .COUT(n30_2),
    .I0(fre_add[10]),
    .I1(ch1_FREQ_CTRL_Z[10]),
    .I3(GND),
    .CIN(n31_2) 
);
defparam n30_s.ALU_MODE=0;
  ALU n29_s (
    .SUM(n29_1),
    .COUT(n29_2),
    .I0(fre_add[11]),
    .I1(ch1_FREQ_CTRL_Z[11]),
    .I3(GND),
    .CIN(n30_2) 
);
defparam n29_s.ALU_MODE=0;
  ALU n28_s (
    .SUM(n28_1),
    .COUT(n28_2),
    .I0(fre_add[12]),
    .I1(ch1_FREQ_CTRL_Z[12]),
    .I3(GND),
    .CIN(n29_2) 
);
defparam n28_s.ALU_MODE=0;
  ALU n27_s (
    .SUM(n27_1),
    .COUT(n27_2),
    .I0(fre_add[13]),
    .I1(ch1_FREQ_CTRL_Z[13]),
    .I3(GND),
    .CIN(n28_2) 
);
defparam n27_s.ALU_MODE=0;
  ALU n26_s (
    .SUM(n26_1),
    .COUT(n26_2),
    .I0(fre_add[14]),
    .I1(ch1_FREQ_CTRL_Z[14]),
    .I3(GND),
    .CIN(n27_2) 
);
defparam n26_s.ALU_MODE=0;
  ALU n25_s (
    .SUM(n25_1),
    .COUT(n25_2),
    .I0(fre_add[15]),
    .I1(ch1_FREQ_CTRL_Z[15]),
    .I3(GND),
    .CIN(n26_2) 
);
defparam n25_s.ALU_MODE=0;
  ALU n24_s (
    .SUM(n24_1),
    .COUT(n24_2),
    .I0(fre_add[16]),
    .I1(ch1_FREQ_CTRL_Z[16]),
    .I3(GND),
    .CIN(n25_2) 
);
defparam n24_s.ALU_MODE=0;
  ALU n23_s (
    .SUM(n23_1),
    .COUT(n23_2),
    .I0(fre_add[17]),
    .I1(ch1_FREQ_CTRL_Z[17]),
    .I3(GND),
    .CIN(n24_2) 
);
defparam n23_s.ALU_MODE=0;
  ALU n22_s (
    .SUM(n22_1),
    .COUT(n22_2),
    .I0(fre_add[18]),
    .I1(ch1_FREQ_CTRL_Z[18]),
    .I3(GND),
    .CIN(n23_2) 
);
defparam n22_s.ALU_MODE=0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(fre_add[19]),
    .I1(ch1_FREQ_CTRL_Z[19]),
    .I3(GND),
    .CIN(n22_2) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(fre_add[20]),
    .I1(ch1_FREQ_CTRL_Z[20]),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(fre_add[21]),
    .I1(ch1_FREQ_CTRL_Z[21]),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_2),
    .I0(fre_add[22]),
    .I1(ch1_FREQ_CTRL_Z[22]),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  ALU n17_s (
    .SUM(n17_1),
    .COUT(n17_2),
    .I0(fre_add[23]),
    .I1(ch1_FREQ_CTRL_Z[23]),
    .I3(GND),
    .CIN(n18_2) 
);
defparam n17_s.ALU_MODE=0;
  ALU n16_s (
    .SUM(n16_1),
    .COUT(n16_2),
    .I0(fre_add[24]),
    .I1(ch1_FREQ_CTRL_Z[24]),
    .I3(GND),
    .CIN(n17_2) 
);
defparam n16_s.ALU_MODE=0;
  ALU n15_s (
    .SUM(n15_1),
    .COUT(n15_2),
    .I0(fre_add[25]),
    .I1(GND),
    .I3(GND),
    .CIN(n16_2) 
);
defparam n15_s.ALU_MODE=0;
  ALU n14_s (
    .SUM(n14_1),
    .COUT(n14_2),
    .I0(fre_add[26]),
    .I1(GND),
    .I3(GND),
    .CIN(n15_2) 
);
defparam n14_s.ALU_MODE=0;
  ALU n13_s (
    .SUM(n13_1),
    .COUT(n13_2),
    .I0(fre_add[27]),
    .I1(GND),
    .I3(GND),
    .CIN(n14_2) 
);
defparam n13_s.ALU_MODE=0;
  ALU n12_s (
    .SUM(n12_1),
    .COUT(n12_2),
    .I0(fre_add[28]),
    .I1(GND),
    .I3(GND),
    .CIN(n13_2) 
);
defparam n12_s.ALU_MODE=0;
  ALU n11_s (
    .SUM(n11_1),
    .COUT(n11_2),
    .I0(fre_add[29]),
    .I1(GND),
    .I3(GND),
    .CIN(n12_2) 
);
defparam n11_s.ALU_MODE=0;
  ALU n10_s (
    .SUM(n10_1),
    .COUT(n10_2),
    .I0(fre_add[30]),
    .I1(GND),
    .I3(GND),
    .CIN(n11_2) 
);
defparam n10_s.ALU_MODE=0;
  ALU n9_s (
    .SUM(n9_1),
    .COUT(n9_2),
    .I0(fre_add[31]),
    .I1(GND),
    .I3(GND),
    .CIN(n10_2) 
);
defparam n9_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(fre_add[24]),
    .I1(ch1_PHASE_CTRL_Z[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(fre_add[25]),
    .I1(ch1_PHASE_CTRL_Z[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(fre_add[26]),
    .I1(ch1_PHASE_CTRL_Z[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(fre_add[27]),
    .I1(ch1_PHASE_CTRL_Z[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(fre_add[28]),
    .I1(ch1_PHASE_CTRL_Z[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(fre_add[29]),
    .I1(ch1_PHASE_CTRL_Z[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(fre_add[30]),
    .I1(ch1_PHASE_CTRL_Z[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(fre_add[31]),
    .I1(ch1_PHASE_CTRL_Z[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  INV n215_s2 (
    .O(n215_5),
    .I(sys_rst_n_d) 
);
  Gowin_pROM DDS_ROM (
    .sys_clk_d(sys_clk_d),
    .rom_addr(rom_addr[11:0]),
    .dac_CH1_d(dac_CH1_d[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* dds */
module Gowin_pROM_0 (
  sys_clk_d,
  rom_addr,
  dac_CH2_d
)
;
input sys_clk_d;
input [11:0] rom_addr;
output [7:0] dac_CH2_d;
wire [31:4] DO;
wire [31:4] DO_0;
wire VCC;
wire GND;
  pROM prom_inst_0 (
    .DO({DO[31:4],dac_CH2_d[3:0]}),
    .AD({rom_addr[11:0],GND,GND}),
    .CLK(sys_clk_d),
    .CE(VCC),
    .OCE(VCC),
    .RESET(GND) 
);
defparam prom_inst_0.BIT_WIDTH=4;
defparam prom_inst_0.INIT_RAM_00=256'hFFEDCCBA99876654332100FEDDCBAA987665433210FFEDCCBA9887654432110F;
defparam prom_inst_0.INIT_RAM_01=256'h98877665443321100FEEDDCBBA998776554332110FFEDDCBBA99876654432110;
defparam prom_inst_0.INIT_RAM_02=256'h55444333222111000FFEEEDDCCCBBAA999887766554433221100FFEEDDCCBBAA;
defparam prom_inst_0.INIT_RAM_03=256'hFFFFFFFFFFFFFFEEEEEEEEEEDDDDDDDDCCCCCCBBBBBAAAA99999888877766665;
defparam prom_inst_0.INIT_RAM_04=256'h6666777888899999AAAABBBBBCCCCCCDDDDDDDDEEEEEEEEEEFFFFFFFFFFFFFFF;
defparam prom_inst_0.INIT_RAM_05=256'hABBCCDDEEFF001122334455667788999AABBCCCDDEEEFF000111222333444555;
defparam prom_inst_0.INIT_RAM_06=256'h1123445667899ABBCDDEFF011233455677899ABBCDDEEF00112334456677889A;
defparam prom_inst_0.INIT_RAM_07=256'h0112344567889ABCCDEFF012334566789AABCDDEF00123345667899ABCCDEFF0;
defparam prom_inst_0.INIT_RAM_08=256'hFF0122345567889ABBCDEEF0112344567889ABBCDEFF012234566789AABCDDEF;
defparam prom_inst_0.INIT_RAM_09=256'h56677889AABBCDDEEF0011233455677899ABBCDDEFF01123345567889AABCDDE;
defparam prom_inst_0.INIT_RAM_0A=256'h99AAABBBCCCDDDEEEFF00011222334455566778899AABBCCDDEEFF0011223344;
defparam prom_inst_0.INIT_RAM_0B=256'h0000000000000000000000001111111122222233333444455555666677788889;
defparam prom_inst_0.INIT_RAM_0C=256'h8888777666655555444433333222222111111110000000000000000000000000;
defparam prom_inst_0.INIT_RAM_0D=256'h433221100FFEEDDCCBBAA99887766555443322211000FFEEEDDDCCCBBBAAA999;
defparam prom_inst_0.INIT_RAM_0E=256'hDDCBAA98876554332110FFEDDCBBA9987765543321100FEEDDCBBAA988776654;
defparam prom_inst_0.INIT_RAM_0F=256'hEDDCBAA987665432210FFEDCBBA9887654432110FEEDCBBA9887655432210FFE;
defparam prom_inst_0.INIT_RAM_10=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_0.INIT_RAM_11=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_0.INIT_RAM_12=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_0.INIT_RAM_13=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_0.INIT_RAM_14=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_0.INIT_RAM_15=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_0.INIT_RAM_16=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_0.INIT_RAM_17=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_0.INIT_RAM_18=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_19=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_1A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_1B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_1C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_1D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_1E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_1F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_20=256'hFEEDDCCBBAA99887766554433221100FFEEDDCCBBAA998877665544332211000;
defparam prom_inst_0.INIT_RAM_21=256'hFEEDDCCBBAA99887766554433221100FFEEDDCCBBAA99887766554433221100F;
defparam prom_inst_0.INIT_RAM_22=256'hFEEDDCCBBAA99887766554433221100FFEEDDCCBBAA99887766554433221100F;
defparam prom_inst_0.INIT_RAM_23=256'hFEEDDCCBBAA99887766554433221100FFEEDDCCBBAA99887766554433221100F;
defparam prom_inst_0.INIT_RAM_24=256'hFEEDDCCBBAA99887766554433221100FFEEDDCCBBAA99887766554433221100F;
defparam prom_inst_0.INIT_RAM_25=256'hFEEDDCCBBAA99887766554433221100FFEEDDCCBBAA99887766554433221100F;
defparam prom_inst_0.INIT_RAM_26=256'hFEEDDCCBBAA99887766554433221100FFEEDDCCBBAA99887766554433221100F;
defparam prom_inst_0.INIT_RAM_27=256'hFEEDDCCBBAA99887766554433221100FFEEDDCCBBAA99887766554433221100F;
defparam prom_inst_0.INIT_RAM_28=256'h00112233445566778899AABBCCDDEEFF00112233445566778899AABBCCDDEEFF;
defparam prom_inst_0.INIT_RAM_29=256'h00112233445566778899AABBCCDDEEFF00112233445566778899AABBCCDDEEFF;
defparam prom_inst_0.INIT_RAM_2A=256'h00012223445566778899AABBBCDDDEFF00112233445566678889AABBCCDDEEFF;
defparam prom_inst_0.INIT_RAM_2B=256'hF0111233345566778899AAABCCCDEEEF001122334455567778999ABBCCDDEEFF;
defparam prom_inst_0.INIT_RAM_2C=256'h00012223445566778899AABBBCDDDEFF00112233445566678889AABBCCDDEEFF;
defparam prom_inst_0.INIT_RAM_2D=256'hF0111233345566778899AAABCCCDEEEF001122334455567778999ABBCCDDEEFF;
defparam prom_inst_0.INIT_RAM_2E=256'h00012223445566778899AABBBCDDDEFF00112233444566678889AABBCCDDEEFF;
defparam prom_inst_0.INIT_RAM_2F=256'h00111233345566778899AAABCCCDEEEF001122334455567778999ABBCCDDEEFF;
defparam prom_inst_0.INIT_RAM_30=256'hFFEEEEDDDDCCCCBBBBAAAA999988887777666655554444333322221111000000;
defparam prom_inst_0.INIT_RAM_31=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_32=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_33=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_34=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_35=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_36=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_37=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_38=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_39=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_3A=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_3B=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_3C=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_3D=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_3E=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_3F=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.READ_MODE=1'b0;
defparam prom_inst_0.RESET_MODE="SYNC";
  pROM prom_inst_1 (
    .DO({DO_0[31:4],dac_CH2_d[7:4]}),
    .AD({rom_addr[11:0],GND,GND}),
    .CLK(sys_clk_d),
    .CE(VCC),
    .OCE(VCC),
    .RESET(GND) 
);
defparam prom_inst_1.BIT_WIDTH=4;
defparam prom_inst_1.INIT_RAM_00=256'hAAAAAAAAAAAAAAAAAAAAAA999999999999999999998888888888888888888887;
defparam prom_inst_1.INIT_RAM_01=256'hDDDDDDDDDDDDDDDDDCCCCCCCCCCCCCCCCCCCCCCCCBBBBBBBBBBBBBBBBBBBBBBB;
defparam prom_inst_1.INIT_RAM_02=256'hFFFFFFFFFFFFFFFFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEDDDDDDDDDDDD;
defparam prom_inst_1.INIT_RAM_03=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_04=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_05=256'hDDDDDDDDDDDEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_06=256'hBBBBBBBBBBBBBBBBBBBBBBCCCCCCCCCCCCCCCCCCCCCCCCDDDDDDDDDDDDDDDDDD;
defparam prom_inst_1.INIT_RAM_07=256'h88888888888888888888899999999999999999999AAAAAAAAAAAAAAAAAAAAAAB;
defparam prom_inst_1.INIT_RAM_08=256'h4455555555555555555555566666666666666666666677777777777777777777;
defparam prom_inst_1.INIT_RAM_09=256'h2222222222222222223333333333333333333333333444444444444444444444;
defparam prom_inst_1.INIT_RAM_0A=256'h0000000000000000000111111111111111111111111111111111112222222222;
defparam prom_inst_1.INIT_RAM_0B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_0C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_0D=256'h2222222221111111111111111111111111111111111100000000000000000000;
defparam prom_inst_1.INIT_RAM_0E=256'h4444444444444444444433333333333333333333333332222222222222222222;
defparam prom_inst_1.INIT_RAM_0F=256'h7777777777777777777666666666666666666666555555555555555555555444;
defparam prom_inst_1.INIT_RAM_10=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_11=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_12=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_13=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_14=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_15=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_16=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_17=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_18=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_19=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_1A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_1B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_1C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_1D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_1E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_1F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_20=256'h1111111111111111111111111111111000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_21=256'h3333333333333333333333333333333222222222222222222222222222222221;
defparam prom_inst_1.INIT_RAM_22=256'h5555555555555555555555555555555444444444444444444444444444444443;
defparam prom_inst_1.INIT_RAM_23=256'h7777777777777777777777777777777666666666666666666666666666666665;
defparam prom_inst_1.INIT_RAM_24=256'h9999999999999999999999999999999888888888888888888888888888888887;
defparam prom_inst_1.INIT_RAM_25=256'hBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9;
defparam prom_inst_1.INIT_RAM_26=256'hDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCB;
defparam prom_inst_1.INIT_RAM_27=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEED;
defparam prom_inst_1.INIT_RAM_28=256'hEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_29=256'hCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD;
defparam prom_inst_1.INIT_RAM_2A=256'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB;
defparam prom_inst_1.INIT_RAM_2B=256'h7888888888888888888888888888888899999999999999999999999999999999;
defparam prom_inst_1.INIT_RAM_2C=256'h6666666666666666666666666666666677777777777777777777777777777777;
defparam prom_inst_1.INIT_RAM_2D=256'h3444444444444444444444444444444455555555555555555555555555555555;
defparam prom_inst_1.INIT_RAM_2E=256'h2222222222222222222222222222222233333333333333333333333333333333;
defparam prom_inst_1.INIT_RAM_2F=256'h0000000000000000000000000000000011111111111111111111111111111111;
defparam prom_inst_1.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_31=256'h1111111111111111111111111111111111111111111111111111111111111100;
defparam prom_inst_1.INIT_RAM_32=256'h2222222222222222222222222222222222222222222222222222222222222211;
defparam prom_inst_1.INIT_RAM_33=256'h3333333333333333333333333333333333333333333333333333333333333322;
defparam prom_inst_1.INIT_RAM_34=256'h4444444444444444444444444444444444444444444444444444444444444433;
defparam prom_inst_1.INIT_RAM_35=256'h5555555555555555555555555555555555555555555555555555555555555544;
defparam prom_inst_1.INIT_RAM_36=256'h6666666666666666666666666666666666666666666666666666666666666655;
defparam prom_inst_1.INIT_RAM_37=256'h7777777777777777777777777777777777777777777777777777777777777766;
defparam prom_inst_1.INIT_RAM_38=256'h8888888888888888888888888888888888888888888888888888888888888877;
defparam prom_inst_1.INIT_RAM_39=256'h9999999999999999999999999999999999999999999999999999999999999988;
defparam prom_inst_1.INIT_RAM_3A=256'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA99;
defparam prom_inst_1.INIT_RAM_3B=256'hBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBAA;
defparam prom_inst_1.INIT_RAM_3C=256'hCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCBB;
defparam prom_inst_1.INIT_RAM_3D=256'hDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCC;
defparam prom_inst_1.INIT_RAM_3E=256'hEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEDD;
defparam prom_inst_1.INIT_RAM_3F=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE;
defparam prom_inst_1.READ_MODE=1'b0;
defparam prom_inst_1.RESET_MODE="SYNC";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_pROM_0 */
module dds_0 (
  sys_clk_d,
  n7_4,
  n215_5,
  sys_rst_n_d,
  ch2_FREQ_CTRL_Z,
  ch2_PHASE_CTRL_Z,
  ch2_wave_select_Z,
  n151_3,
  n153_3,
  n155_3,
  n157_3,
  dac_CH2_d
)
;
input sys_clk_d;
input n7_4;
input n215_5;
input sys_rst_n_d;
input [24:0] ch2_FREQ_CTRL_Z;
input [9:2] ch2_PHASE_CTRL_Z;
input [3:0] ch2_wave_select_Z;
output n151_3;
output n153_3;
output n155_3;
output n157_3;
output [7:0] dac_CH2_d;
wire n162_3;
wire n164_3;
wire n196_14;
wire n167_7;
wire n173_7;
wire n176_7;
wire n179_7;
wire n185_7;
wire n191_7;
wire n325_5;
wire n40_1;
wire n40_2;
wire n39_1;
wire n39_2;
wire n38_1;
wire n38_2;
wire n37_1;
wire n37_2;
wire n36_1;
wire n36_2;
wire n35_1;
wire n35_2;
wire n34_1;
wire n34_2;
wire n33_1;
wire n33_2;
wire n32_1;
wire n32_2;
wire n31_1;
wire n31_2;
wire n30_1;
wire n30_2;
wire n29_1;
wire n29_2;
wire n28_1;
wire n28_2;
wire n27_1;
wire n27_2;
wire n26_1;
wire n26_2;
wire n25_1;
wire n25_2;
wire n24_1;
wire n24_2;
wire n23_1;
wire n23_2;
wire n22_1;
wire n22_2;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_2;
wire n17_1;
wire n17_2;
wire n16_1;
wire n16_2;
wire n15_1;
wire n15_2;
wire n14_1;
wire n14_2;
wire n13_1;
wire n13_2;
wire n12_1;
wire n12_2;
wire n11_1;
wire n11_2;
wire n10_1;
wire n10_2;
wire n9_1;
wire n9_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire [31:0] fre_add;
wire [11:0] rom_addr;
wire [9:0] rom_addr_reg;
wire VCC;
wire GND;
  LUT4 n151_s0 (
    .F(n151_3),
    .I0(ch2_wave_select_Z[0]),
    .I1(ch2_wave_select_Z[1]),
    .I2(ch2_wave_select_Z[2]),
    .I3(ch2_wave_select_Z[3]) 
);
defparam n151_s0.INIT=16'h0001;
  LUT4 n153_s0 (
    .F(n153_3),
    .I0(ch2_wave_select_Z[1]),
    .I1(ch2_wave_select_Z[2]),
    .I2(ch2_wave_select_Z[3]),
    .I3(ch2_wave_select_Z[0]) 
);
defparam n153_s0.INIT=16'h0100;
  LUT4 n155_s0 (
    .F(n155_3),
    .I0(ch2_wave_select_Z[0]),
    .I1(ch2_wave_select_Z[2]),
    .I2(ch2_wave_select_Z[3]),
    .I3(ch2_wave_select_Z[1]) 
);
defparam n155_s0.INIT=16'h0100;
  LUT4 n157_s0 (
    .F(n157_3),
    .I0(ch2_wave_select_Z[0]),
    .I1(ch2_wave_select_Z[1]),
    .I2(ch2_wave_select_Z[3]),
    .I3(ch2_wave_select_Z[2]) 
);
defparam n157_s0.INIT=16'h0100;
  LUT4 n162_s0 (
    .F(n162_3),
    .I0(ch2_wave_select_Z[0]),
    .I1(ch2_wave_select_Z[1]),
    .I2(ch2_wave_select_Z[2]),
    .I3(ch2_wave_select_Z[3]) 
);
defparam n162_s0.INIT=16'h0110;
  LUT4 n164_s0 (
    .F(n164_3),
    .I0(ch2_wave_select_Z[0]),
    .I1(ch2_wave_select_Z[2]),
    .I2(ch2_wave_select_Z[1]),
    .I3(ch2_wave_select_Z[3]) 
);
defparam n164_s0.INIT=16'h0110;
  LUT3 n196_s10 (
    .F(n196_14),
    .I0(n153_3),
    .I1(n157_3),
    .I2(n164_3) 
);
defparam n196_s10.INIT=8'hFE;
  LUT4 n167_s2 (
    .F(n167_7),
    .I0(rom_addr_reg[9]),
    .I1(n153_3),
    .I2(n157_3),
    .I3(n164_3) 
);
defparam n167_s2.INIT=16'hAAA8;
  LUT4 n173_s2 (
    .F(n173_7),
    .I0(rom_addr_reg[7]),
    .I1(n153_3),
    .I2(n157_3),
    .I3(n164_3) 
);
defparam n173_s2.INIT=16'hAAA8;
  LUT4 n176_s2 (
    .F(n176_7),
    .I0(rom_addr_reg[6]),
    .I1(n153_3),
    .I2(n157_3),
    .I3(n164_3) 
);
defparam n176_s2.INIT=16'hAAA8;
  LUT4 n179_s2 (
    .F(n179_7),
    .I0(rom_addr_reg[5]),
    .I1(n153_3),
    .I2(n157_3),
    .I3(n164_3) 
);
defparam n179_s2.INIT=16'hAAA8;
  LUT4 n185_s2 (
    .F(n185_7),
    .I0(rom_addr_reg[3]),
    .I1(n153_3),
    .I2(n157_3),
    .I3(n164_3) 
);
defparam n185_s2.INIT=16'hAAA8;
  LUT4 n191_s2 (
    .F(n191_7),
    .I0(rom_addr_reg[1]),
    .I1(n153_3),
    .I2(n157_3),
    .I3(n164_3) 
);
defparam n191_s2.INIT=16'hAAA8;
  LUT4 n325_s1 (
    .F(n325_5),
    .I0(sys_rst_n_d),
    .I1(n153_3),
    .I2(n157_3),
    .I3(n164_3) 
);
defparam n325_s1.INIT=16'h5557;
  DFFR fre_add_30_s0 (
    .Q(fre_add[30]),
    .D(n10_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_29_s0 (
    .Q(fre_add[29]),
    .D(n11_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_28_s0 (
    .Q(fre_add[28]),
    .D(n12_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_27_s0 (
    .Q(fre_add[27]),
    .D(n13_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_26_s0 (
    .Q(fre_add[26]),
    .D(n14_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_25_s0 (
    .Q(fre_add[25]),
    .D(n15_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_24_s0 (
    .Q(fre_add[24]),
    .D(n16_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_23_s0 (
    .Q(fre_add[23]),
    .D(n17_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_22_s0 (
    .Q(fre_add[22]),
    .D(n18_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_21_s0 (
    .Q(fre_add[21]),
    .D(n19_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_20_s0 (
    .Q(fre_add[20]),
    .D(n20_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_19_s0 (
    .Q(fre_add[19]),
    .D(n21_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_18_s0 (
    .Q(fre_add[18]),
    .D(n22_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_17_s0 (
    .Q(fre_add[17]),
    .D(n23_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_16_s0 (
    .Q(fre_add[16]),
    .D(n24_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_15_s0 (
    .Q(fre_add[15]),
    .D(n25_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_14_s0 (
    .Q(fre_add[14]),
    .D(n26_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_13_s0 (
    .Q(fre_add[13]),
    .D(n27_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_12_s0 (
    .Q(fre_add[12]),
    .D(n28_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_11_s0 (
    .Q(fre_add[11]),
    .D(n29_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_10_s0 (
    .Q(fre_add[10]),
    .D(n30_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_9_s0 (
    .Q(fre_add[9]),
    .D(n31_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_8_s0 (
    .Q(fre_add[8]),
    .D(n32_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_7_s0 (
    .Q(fre_add[7]),
    .D(n33_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_6_s0 (
    .Q(fre_add[6]),
    .D(n34_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_5_s0 (
    .Q(fre_add[5]),
    .D(n35_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_4_s0 (
    .Q(fre_add[4]),
    .D(n36_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_3_s0 (
    .Q(fre_add[3]),
    .D(n37_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_2_s0 (
    .Q(fre_add[2]),
    .D(n38_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_1_s0 (
    .Q(fre_add[1]),
    .D(n39_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR fre_add_0_s0 (
    .Q(fre_add[0]),
    .D(n40_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFR rom_addr_11_s0 (
    .Q(rom_addr[11]),
    .D(n162_3),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFS rom_addr_10_s0 (
    .Q(rom_addr[10]),
    .D(n164_3),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFS rom_addr_9_s0 (
    .Q(rom_addr[9]),
    .D(n167_7),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFR rom_addr_8_s0 (
    .Q(rom_addr[8]),
    .D(rom_addr_reg[8]),
    .CLK(sys_clk_d),
    .RESET(n325_5) 
);
  DFFS rom_addr_7_s0 (
    .Q(rom_addr[7]),
    .D(n173_7),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFS rom_addr_6_s0 (
    .Q(rom_addr[6]),
    .D(n176_7),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFS rom_addr_5_s0 (
    .Q(rom_addr[5]),
    .D(n179_7),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFR rom_addr_4_s0 (
    .Q(rom_addr[4]),
    .D(rom_addr_reg[4]),
    .CLK(sys_clk_d),
    .RESET(n325_5) 
);
  DFFS rom_addr_3_s0 (
    .Q(rom_addr[3]),
    .D(n185_7),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFR rom_addr_2_s0 (
    .Q(rom_addr[2]),
    .D(rom_addr_reg[2]),
    .CLK(sys_clk_d),
    .RESET(n325_5) 
);
  DFFS rom_addr_1_s0 (
    .Q(rom_addr[1]),
    .D(n191_7),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFR rom_addr_0_s0 (
    .Q(rom_addr[0]),
    .D(rom_addr_reg[0]),
    .CLK(sys_clk_d),
    .RESET(n325_5) 
);
  DFFR fre_add_31_s0 (
    .Q(fre_add[31]),
    .D(n9_1),
    .CLK(sys_clk_d),
    .RESET(n7_4) 
);
  DFFRE rom_addr_reg_9_s1 (
    .Q(rom_addr_reg[9]),
    .D(n108_1),
    .CLK(sys_clk_d),
    .CE(n196_14),
    .RESET(n215_5) 
);
defparam rom_addr_reg_9_s1.INIT=1'b0;
  DFFRE rom_addr_reg_8_s1 (
    .Q(rom_addr_reg[8]),
    .D(n109_1),
    .CLK(sys_clk_d),
    .CE(n196_14),
    .RESET(n215_5) 
);
defparam rom_addr_reg_8_s1.INIT=1'b0;
  DFFRE rom_addr_reg_7_s1 (
    .Q(rom_addr_reg[7]),
    .D(n110_1),
    .CLK(sys_clk_d),
    .CE(n196_14),
    .RESET(n215_5) 
);
defparam rom_addr_reg_7_s1.INIT=1'b0;
  DFFRE rom_addr_reg_6_s1 (
    .Q(rom_addr_reg[6]),
    .D(n111_1),
    .CLK(sys_clk_d),
    .CE(n196_14),
    .RESET(n215_5) 
);
defparam rom_addr_reg_6_s1.INIT=1'b0;
  DFFRE rom_addr_reg_5_s1 (
    .Q(rom_addr_reg[5]),
    .D(n112_1),
    .CLK(sys_clk_d),
    .CE(n196_14),
    .RESET(n215_5) 
);
defparam rom_addr_reg_5_s1.INIT=1'b0;
  DFFRE rom_addr_reg_4_s1 (
    .Q(rom_addr_reg[4]),
    .D(n113_1),
    .CLK(sys_clk_d),
    .CE(n196_14),
    .RESET(n215_5) 
);
defparam rom_addr_reg_4_s1.INIT=1'b0;
  DFFRE rom_addr_reg_3_s1 (
    .Q(rom_addr_reg[3]),
    .D(n114_1),
    .CLK(sys_clk_d),
    .CE(n196_14),
    .RESET(n215_5) 
);
defparam rom_addr_reg_3_s1.INIT=1'b0;
  DFFRE rom_addr_reg_2_s1 (
    .Q(rom_addr_reg[2]),
    .D(n115_1),
    .CLK(sys_clk_d),
    .CE(n196_14),
    .RESET(n215_5) 
);
defparam rom_addr_reg_2_s1.INIT=1'b0;
  DFFRE rom_addr_reg_1_s1 (
    .Q(rom_addr_reg[1]),
    .D(fre_add[23]),
    .CLK(sys_clk_d),
    .CE(n196_14),
    .RESET(n215_5) 
);
defparam rom_addr_reg_1_s1.INIT=1'b0;
  DFFRE rom_addr_reg_0_s1 (
    .Q(rom_addr_reg[0]),
    .D(fre_add[22]),
    .CLK(sys_clk_d),
    .CE(n196_14),
    .RESET(n215_5) 
);
defparam rom_addr_reg_0_s1.INIT=1'b0;
  ALU n40_s (
    .SUM(n40_1),
    .COUT(n40_2),
    .I0(fre_add[0]),
    .I1(ch2_FREQ_CTRL_Z[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n40_s.ALU_MODE=0;
  ALU n39_s (
    .SUM(n39_1),
    .COUT(n39_2),
    .I0(fre_add[1]),
    .I1(ch2_FREQ_CTRL_Z[1]),
    .I3(GND),
    .CIN(n40_2) 
);
defparam n39_s.ALU_MODE=0;
  ALU n38_s (
    .SUM(n38_1),
    .COUT(n38_2),
    .I0(fre_add[2]),
    .I1(ch2_FREQ_CTRL_Z[2]),
    .I3(GND),
    .CIN(n39_2) 
);
defparam n38_s.ALU_MODE=0;
  ALU n37_s (
    .SUM(n37_1),
    .COUT(n37_2),
    .I0(fre_add[3]),
    .I1(ch2_FREQ_CTRL_Z[3]),
    .I3(GND),
    .CIN(n38_2) 
);
defparam n37_s.ALU_MODE=0;
  ALU n36_s (
    .SUM(n36_1),
    .COUT(n36_2),
    .I0(fre_add[4]),
    .I1(ch2_FREQ_CTRL_Z[4]),
    .I3(GND),
    .CIN(n37_2) 
);
defparam n36_s.ALU_MODE=0;
  ALU n35_s (
    .SUM(n35_1),
    .COUT(n35_2),
    .I0(fre_add[5]),
    .I1(ch2_FREQ_CTRL_Z[5]),
    .I3(GND),
    .CIN(n36_2) 
);
defparam n35_s.ALU_MODE=0;
  ALU n34_s (
    .SUM(n34_1),
    .COUT(n34_2),
    .I0(fre_add[6]),
    .I1(ch2_FREQ_CTRL_Z[6]),
    .I3(GND),
    .CIN(n35_2) 
);
defparam n34_s.ALU_MODE=0;
  ALU n33_s (
    .SUM(n33_1),
    .COUT(n33_2),
    .I0(fre_add[7]),
    .I1(ch2_FREQ_CTRL_Z[7]),
    .I3(GND),
    .CIN(n34_2) 
);
defparam n33_s.ALU_MODE=0;
  ALU n32_s (
    .SUM(n32_1),
    .COUT(n32_2),
    .I0(fre_add[8]),
    .I1(ch2_FREQ_CTRL_Z[8]),
    .I3(GND),
    .CIN(n33_2) 
);
defparam n32_s.ALU_MODE=0;
  ALU n31_s (
    .SUM(n31_1),
    .COUT(n31_2),
    .I0(fre_add[9]),
    .I1(ch2_FREQ_CTRL_Z[9]),
    .I3(GND),
    .CIN(n32_2) 
);
defparam n31_s.ALU_MODE=0;
  ALU n30_s (
    .SUM(n30_1),
    .COUT(n30_2),
    .I0(fre_add[10]),
    .I1(ch2_FREQ_CTRL_Z[10]),
    .I3(GND),
    .CIN(n31_2) 
);
defparam n30_s.ALU_MODE=0;
  ALU n29_s (
    .SUM(n29_1),
    .COUT(n29_2),
    .I0(fre_add[11]),
    .I1(ch2_FREQ_CTRL_Z[11]),
    .I3(GND),
    .CIN(n30_2) 
);
defparam n29_s.ALU_MODE=0;
  ALU n28_s (
    .SUM(n28_1),
    .COUT(n28_2),
    .I0(fre_add[12]),
    .I1(ch2_FREQ_CTRL_Z[12]),
    .I3(GND),
    .CIN(n29_2) 
);
defparam n28_s.ALU_MODE=0;
  ALU n27_s (
    .SUM(n27_1),
    .COUT(n27_2),
    .I0(fre_add[13]),
    .I1(ch2_FREQ_CTRL_Z[13]),
    .I3(GND),
    .CIN(n28_2) 
);
defparam n27_s.ALU_MODE=0;
  ALU n26_s (
    .SUM(n26_1),
    .COUT(n26_2),
    .I0(fre_add[14]),
    .I1(ch2_FREQ_CTRL_Z[14]),
    .I3(GND),
    .CIN(n27_2) 
);
defparam n26_s.ALU_MODE=0;
  ALU n25_s (
    .SUM(n25_1),
    .COUT(n25_2),
    .I0(fre_add[15]),
    .I1(ch2_FREQ_CTRL_Z[15]),
    .I3(GND),
    .CIN(n26_2) 
);
defparam n25_s.ALU_MODE=0;
  ALU n24_s (
    .SUM(n24_1),
    .COUT(n24_2),
    .I0(fre_add[16]),
    .I1(ch2_FREQ_CTRL_Z[16]),
    .I3(GND),
    .CIN(n25_2) 
);
defparam n24_s.ALU_MODE=0;
  ALU n23_s (
    .SUM(n23_1),
    .COUT(n23_2),
    .I0(fre_add[17]),
    .I1(ch2_FREQ_CTRL_Z[17]),
    .I3(GND),
    .CIN(n24_2) 
);
defparam n23_s.ALU_MODE=0;
  ALU n22_s (
    .SUM(n22_1),
    .COUT(n22_2),
    .I0(fre_add[18]),
    .I1(ch2_FREQ_CTRL_Z[18]),
    .I3(GND),
    .CIN(n23_2) 
);
defparam n22_s.ALU_MODE=0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(fre_add[19]),
    .I1(ch2_FREQ_CTRL_Z[19]),
    .I3(GND),
    .CIN(n22_2) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(fre_add[20]),
    .I1(ch2_FREQ_CTRL_Z[20]),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(fre_add[21]),
    .I1(ch2_FREQ_CTRL_Z[21]),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_2),
    .I0(fre_add[22]),
    .I1(ch2_FREQ_CTRL_Z[22]),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  ALU n17_s (
    .SUM(n17_1),
    .COUT(n17_2),
    .I0(fre_add[23]),
    .I1(ch2_FREQ_CTRL_Z[23]),
    .I3(GND),
    .CIN(n18_2) 
);
defparam n17_s.ALU_MODE=0;
  ALU n16_s (
    .SUM(n16_1),
    .COUT(n16_2),
    .I0(fre_add[24]),
    .I1(ch2_FREQ_CTRL_Z[24]),
    .I3(GND),
    .CIN(n17_2) 
);
defparam n16_s.ALU_MODE=0;
  ALU n15_s (
    .SUM(n15_1),
    .COUT(n15_2),
    .I0(fre_add[25]),
    .I1(GND),
    .I3(GND),
    .CIN(n16_2) 
);
defparam n15_s.ALU_MODE=0;
  ALU n14_s (
    .SUM(n14_1),
    .COUT(n14_2),
    .I0(fre_add[26]),
    .I1(GND),
    .I3(GND),
    .CIN(n15_2) 
);
defparam n14_s.ALU_MODE=0;
  ALU n13_s (
    .SUM(n13_1),
    .COUT(n13_2),
    .I0(fre_add[27]),
    .I1(GND),
    .I3(GND),
    .CIN(n14_2) 
);
defparam n13_s.ALU_MODE=0;
  ALU n12_s (
    .SUM(n12_1),
    .COUT(n12_2),
    .I0(fre_add[28]),
    .I1(GND),
    .I3(GND),
    .CIN(n13_2) 
);
defparam n12_s.ALU_MODE=0;
  ALU n11_s (
    .SUM(n11_1),
    .COUT(n11_2),
    .I0(fre_add[29]),
    .I1(GND),
    .I3(GND),
    .CIN(n12_2) 
);
defparam n11_s.ALU_MODE=0;
  ALU n10_s (
    .SUM(n10_1),
    .COUT(n10_2),
    .I0(fre_add[30]),
    .I1(GND),
    .I3(GND),
    .CIN(n11_2) 
);
defparam n10_s.ALU_MODE=0;
  ALU n9_s (
    .SUM(n9_1),
    .COUT(n9_2),
    .I0(fre_add[31]),
    .I1(GND),
    .I3(GND),
    .CIN(n10_2) 
);
defparam n9_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(fre_add[24]),
    .I1(ch2_PHASE_CTRL_Z[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(fre_add[25]),
    .I1(ch2_PHASE_CTRL_Z[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(fre_add[26]),
    .I1(ch2_PHASE_CTRL_Z[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(fre_add[27]),
    .I1(ch2_PHASE_CTRL_Z[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(fre_add[28]),
    .I1(ch2_PHASE_CTRL_Z[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(fre_add[29]),
    .I1(ch2_PHASE_CTRL_Z[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(fre_add[30]),
    .I1(ch2_PHASE_CTRL_Z[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(fre_add[31]),
    .I1(ch2_PHASE_CTRL_Z[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  Gowin_pROM_0 DDS_ROM (
    .sys_clk_d(sys_clk_d),
    .rom_addr(rom_addr[11:0]),
    .dac_CH2_d(dac_CH2_d[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* dds_0 */
module key_filter (
  sys_clk_d,
  n215_5,
  wave_o_f,
  wave_o
)
;
input sys_clk_d;
input n215_5;
input wave_o_f;
output wave_o;
wire n60_3;
wire n61_3;
wire n62_3;
wire n63_3;
wire n64_3;
wire n65_3;
wire n66_3;
wire n67_3;
wire n68_3;
wire n69_3;
wire n60_4;
wire n60_5;
wire n61_4;
wire n62_4;
wire n62_5;
wire n62_6;
wire n63_5;
wire n64_4;
wire n64_5;
wire n65_5;
wire n66_4;
wire n67_4;
wire n68_4;
wire n60_6;
wire n60_7;
wire n60_8;
wire n60_9;
wire n60_10;
wire n61_5;
wire n62_7;
wire n62_8;
wire n62_9;
wire n63_6;
wire n64_6;
wire n65_7;
wire n63_8;
wire [9:0] counter;
wire VCC;
wire GND;
  LUT4 n60_s0 (
    .F(n60_3),
    .I0(n60_4),
    .I1(wave_o_f),
    .I2(counter[8]),
    .I3(n60_5) 
);
defparam n60_s0.INIT=16'hFF40;
  LUT3 n61_s0 (
    .F(n61_3),
    .I0(n61_4),
    .I1(n60_4),
    .I2(wave_o_f) 
);
defparam n61_s0.INIT=8'hC5;
  LUT4 n62_s0 (
    .F(n62_3),
    .I0(n62_4),
    .I1(n62_5),
    .I2(n62_6),
    .I3(wave_o_f) 
);
defparam n62_s0.INIT=16'hBB0F;
  LUT4 n63_s0 (
    .F(n63_3),
    .I0(n62_4),
    .I1(n63_8),
    .I2(n63_5),
    .I3(wave_o_f) 
);
defparam n63_s0.INIT=16'hEE0F;
  LUT4 n64_s0 (
    .F(n64_3),
    .I0(n62_4),
    .I1(n64_4),
    .I2(n64_5),
    .I3(wave_o_f) 
);
defparam n64_s0.INIT=16'hBB0F;
  LUT3 n65_s0 (
    .F(n65_3),
    .I0(n65_7),
    .I1(n65_5),
    .I2(n62_4) 
);
defparam n65_s0.INIT=8'hF4;
  LUT4 n66_s0 (
    .F(n66_3),
    .I0(n62_4),
    .I1(n65_7),
    .I2(counter[3]),
    .I3(n66_4) 
);
defparam n66_s0.INIT=16'hBAAB;
  LUT3 n67_s0 (
    .F(n67_3),
    .I0(n65_7),
    .I1(n67_4),
    .I2(n62_4) 
);
defparam n67_s0.INIT=8'hF4;
  LUT4 n68_s0 (
    .F(n68_3),
    .I0(n65_7),
    .I1(n62_4),
    .I2(n68_4),
    .I3(wave_o_f) 
);
defparam n68_s0.INIT=16'hFC05;
  LUT4 n69_s0 (
    .F(n69_3),
    .I0(n62_4),
    .I1(n65_7),
    .I2(counter[0]),
    .I3(wave_o_f) 
);
defparam n69_s0.INIT=16'hAF03;
  LUT4 n60_s1 (
    .F(n60_4),
    .I0(counter[9]),
    .I1(n60_6),
    .I2(n60_7),
    .I3(counter[8]) 
);
defparam n60_s1.INIT=16'hBFC0;
  LUT4 n60_s2 (
    .F(n60_5),
    .I0(n60_8),
    .I1(n60_9),
    .I2(n60_10),
    .I3(counter[9]) 
);
defparam n60_s2.INIT=16'h7F00;
  LUT4 n61_s1 (
    .F(n61_4),
    .I0(counter[9]),
    .I1(n60_9),
    .I2(n61_5),
    .I3(counter[8]) 
);
defparam n61_s1.INIT=16'hC07F;
  LUT4 n62_s1 (
    .F(n62_4),
    .I0(counter[6]),
    .I1(n60_6),
    .I2(n62_7),
    .I3(n62_8) 
);
defparam n62_s1.INIT=16'h8000;
  LUT4 n62_s2 (
    .F(n62_5),
    .I0(counter[6]),
    .I1(n60_6),
    .I2(n62_7),
    .I3(counter[7]) 
);
defparam n62_s2.INIT=16'h807F;
  LUT4 n62_s3 (
    .F(n62_6),
    .I0(n62_9),
    .I1(n60_8),
    .I2(n60_9),
    .I3(counter[7]) 
);
defparam n62_s3.INIT=16'hC0BF;
  LUT4 n63_s2 (
    .F(n63_5),
    .I0(n62_9),
    .I1(n63_6),
    .I2(n60_9),
    .I3(counter[6]) 
);
defparam n63_s2.INIT=16'hC0BF;
  LUT3 n64_s1 (
    .F(n64_4),
    .I0(counter[4]),
    .I1(n60_6),
    .I2(counter[5]) 
);
defparam n64_s1.INIT=8'h87;
  LUT4 n64_s2 (
    .F(n64_5),
    .I0(n64_6),
    .I1(counter[4]),
    .I2(n60_9),
    .I3(counter[5]) 
);
defparam n64_s2.INIT=16'h30EF;
  LUT4 n65_s2 (
    .F(n65_5),
    .I0(n60_6),
    .I1(n60_9),
    .I2(counter[4]),
    .I3(wave_o_f) 
);
defparam n65_s2.INIT=16'h5A3C;
  LUT4 n66_s1 (
    .F(n66_4),
    .I0(counter[0]),
    .I1(counter[1]),
    .I2(counter[2]),
    .I3(wave_o_f) 
);
defparam n66_s1.INIT=16'h7FFE;
  LUT4 n67_s1 (
    .F(n67_4),
    .I0(counter[0]),
    .I1(counter[1]),
    .I2(wave_o_f),
    .I3(counter[2]) 
);
defparam n67_s1.INIT=16'h7E81;
  LUT2 n68_s1 (
    .F(n68_4),
    .I0(counter[0]),
    .I1(counter[1]) 
);
defparam n68_s1.INIT=4'h6;
  LUT4 n60_s3 (
    .F(n60_6),
    .I0(counter[0]),
    .I1(counter[1]),
    .I2(counter[2]),
    .I3(counter[3]) 
);
defparam n60_s3.INIT=16'h8000;
  LUT4 n60_s4 (
    .F(n60_7),
    .I0(counter[4]),
    .I1(counter[5]),
    .I2(counter[6]),
    .I3(counter[7]) 
);
defparam n60_s4.INIT=16'h8000;
  LUT3 n60_s5 (
    .F(n60_8),
    .I0(counter[4]),
    .I1(counter[5]),
    .I2(counter[6]) 
);
defparam n60_s5.INIT=8'h01;
  LUT4 n60_s6 (
    .F(n60_9),
    .I0(counter[0]),
    .I1(counter[1]),
    .I2(counter[2]),
    .I3(counter[3]) 
);
defparam n60_s6.INIT=16'h0001;
  LUT3 n60_s7 (
    .F(n60_10),
    .I0(counter[7]),
    .I1(counter[8]),
    .I2(wave_o_f) 
);
defparam n60_s7.INIT=8'h01;
  LUT4 n61_s2 (
    .F(n61_5),
    .I0(counter[4]),
    .I1(counter[5]),
    .I2(counter[6]),
    .I3(counter[7]) 
);
defparam n61_s2.INIT=16'h0001;
  LUT2 n62_s4 (
    .F(n62_7),
    .I0(counter[4]),
    .I1(counter[5]) 
);
defparam n62_s4.INIT=4'h8;
  LUT3 n62_s5 (
    .F(n62_8),
    .I0(counter[7]),
    .I1(counter[8]),
    .I2(counter[9]) 
);
defparam n62_s5.INIT=8'h80;
  LUT3 n62_s6 (
    .F(n62_9),
    .I0(counter[7]),
    .I1(counter[8]),
    .I2(counter[9]) 
);
defparam n62_s6.INIT=8'h01;
  LUT2 n63_s3 (
    .F(n63_6),
    .I0(counter[4]),
    .I1(counter[5]) 
);
defparam n63_s3.INIT=4'h1;
  LUT4 n64_s3 (
    .F(n64_6),
    .I0(counter[6]),
    .I1(counter[7]),
    .I2(counter[8]),
    .I3(counter[9]) 
);
defparam n64_s3.INIT=16'h0001;
  LUT4 n65_s3 (
    .F(n65_7),
    .I0(counter[4]),
    .I1(counter[5]),
    .I2(n60_9),
    .I3(n64_6) 
);
defparam n65_s3.INIT=16'h1000;
  LUT4 n63_s4 (
    .F(n63_8),
    .I0(n60_6),
    .I1(counter[4]),
    .I2(counter[5]),
    .I3(counter[6]) 
);
defparam n63_s4.INIT=16'h7F80;
  DFFR counter_8_s0 (
    .Q(counter[8]),
    .D(n61_3),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFR counter_7_s0 (
    .Q(counter[7]),
    .D(n62_3),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFR counter_6_s0 (
    .Q(counter[6]),
    .D(n63_3),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFR counter_5_s0 (
    .Q(counter[5]),
    .D(n64_3),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFR counter_4_s0 (
    .Q(counter[4]),
    .D(n65_3),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFR counter_3_s0 (
    .Q(counter[3]),
    .D(n66_3),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFR counter_2_s0 (
    .Q(counter[2]),
    .D(n67_3),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFR counter_1_s0 (
    .Q(counter[1]),
    .D(n68_3),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFR counter_0_s0 (
    .Q(counter[0]),
    .D(n69_3),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFS key_out_s0 (
    .Q(wave_o),
    .D(counter[9]),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFR counter_9_s0 (
    .Q(counter[9]),
    .D(n60_3),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* key_filter */
module key_control (
  sys_clk_d,
  n215_5,
  wave_d,
  fre_h_d,
  fre_l_d,
  pha_d,
  n157_3,
  n155_3,
  n153_3,
  n151_3,
  n157_3_0,
  n155_3_1,
  n153_3_2,
  n151_3_3,
  ch_sw_d,
  sys_rst_n_d,
  data_in_d,
  fre_add_r_Z,
  ch1_wave_select_Z,
  ch2_wave_select_Z,
  ch1_FREQ_CTRL_Z,
  ch2_FREQ_CTRL_Z,
  ch1_PHASE_CTRL_Z,
  ch2_PHASE_CTRL_Z
)
;
input sys_clk_d;
input n215_5;
input wave_d;
input fre_h_d;
input fre_l_d;
input pha_d;
input n157_3;
input n155_3;
input n153_3;
input n151_3;
input n157_3_0;
input n155_3_1;
input n153_3_2;
input n151_3_3;
input ch_sw_d;
input sys_rst_n_d;
input [7:0] data_in_d;
output fre_add_r_Z;
output [3:0] ch1_wave_select_Z;
output [3:0] ch2_wave_select_Z;
output [24:0] ch1_FREQ_CTRL_Z;
output [24:0] ch2_FREQ_CTRL_Z;
output [9:2] ch1_PHASE_CTRL_Z;
output [9:2] ch2_PHASE_CTRL_Z;
wire n814_3;
wire n849_3;
wire n859_3;
wire n897_3;
wire n866_3;
wire n882_3;
wire n908_3;
wire ch1_wave_select_3_4;
wire n642_8;
wire ch_sw_o;
wire wave_i;
wire wave_o_f;
wire fre_h_i;
wire fre_h_o;
wire fre_l_i;
wire fre_l_o;
wire pha_i;
wire pha_o;
wire wave_o1;
wire n315_1;
wire n380_1;
wire ch_sw_i;
wire n332_2;
wire n332_3;
wire n331_2;
wire n331_3;
wire n330_2;
wire n330_3;
wire n329_2;
wire n329_3;
wire n328_2;
wire n328_3;
wire n327_2;
wire n327_3;
wire n326_2;
wire n326_3;
wire n325_2;
wire n325_3;
wire n324_2;
wire n324_3;
wire n323_2;
wire n323_3;
wire n322_2;
wire n322_3;
wire n321_2;
wire n321_3;
wire n320_2;
wire n320_3;
wire n319_2;
wire n319_3;
wire n318_2;
wire n318_3;
wire n317_2;
wire n316_6;
wire n397_2;
wire n397_3;
wire n396_2;
wire n396_3;
wire n395_2;
wire n395_3;
wire n394_2;
wire n394_3;
wire n393_2;
wire n393_3;
wire n392_2;
wire n392_3;
wire n391_2;
wire n391_3;
wire n390_2;
wire n390_3;
wire n389_2;
wire n389_3;
wire n388_2;
wire n388_3;
wire n387_2;
wire n387_3;
wire n386_2;
wire n386_3;
wire n385_2;
wire n385_3;
wire n384_2;
wire n384_3;
wire n383_2;
wire n383_3;
wire n382_2;
wire n381_6;
wire n2761_DOUT_8_1;
wire n2761_DOUT_8_2;
wire n2761_DOUT_9_1;
wire n2761_DOUT_9_2;
wire n2761_DOUT_10_1;
wire n2761_DOUT_10_2;
wire n2761_DOUT_11_1;
wire n2761_DOUT_11_2;
wire n2761_DOUT_12_1;
wire n2761_DOUT_12_2;
wire n2761_DOUT_13_1;
wire n2761_DOUT_13_2;
wire n2761_DOUT_14_1;
wire n2761_DOUT_14_2;
wire n2761_DOUT_15_1;
wire n2761_DOUT_16_3;
wire n2762_DOUT_8_1;
wire n2762_DOUT_8_2;
wire n2762_DOUT_9_1;
wire n2762_DOUT_9_2;
wire n2762_DOUT_10_1;
wire n2762_DOUT_10_2;
wire n2762_DOUT_11_1;
wire n2762_DOUT_11_2;
wire n2762_DOUT_12_1;
wire n2762_DOUT_12_2;
wire n2762_DOUT_13_1;
wire n2762_DOUT_13_2;
wire n2762_DOUT_14_1;
wire n2762_DOUT_14_2;
wire n2762_DOUT_15_1;
wire n2762_DOUT_16_3;
wire n2763_DOUT_8_1;
wire n2763_DOUT_8_2;
wire n2763_DOUT_9_1;
wire n2763_DOUT_9_2;
wire n2763_DOUT_10_1;
wire n2763_DOUT_10_2;
wire n2763_DOUT_11_1;
wire n2763_DOUT_11_2;
wire n2763_DOUT_12_1;
wire n2763_DOUT_12_2;
wire n2763_DOUT_13_1;
wire n2763_DOUT_13_2;
wire n2763_DOUT_14_1;
wire n2763_DOUT_14_2;
wire n2763_DOUT_15_1;
wire n2763_DOUT_16_3;
wire n284_2;
wire n284_3;
wire n283_2;
wire n283_3;
wire n282_2;
wire n282_3;
wire n281_2;
wire n281_3;
wire n280_2;
wire n280_3;
wire n279_2;
wire n279_3;
wire n278_2;
wire n278_3;
wire n277_2;
wire n276_9;
wire n3411_DOUT_8_1;
wire n3411_DOUT_8_2;
wire n3411_DOUT_9_1;
wire n3411_DOUT_9_2;
wire n3411_DOUT_10_1;
wire n3411_DOUT_10_2;
wire n3411_DOUT_11_1;
wire n3411_DOUT_11_2;
wire n3411_DOUT_12_1;
wire n3411_DOUT_12_2;
wire n3411_DOUT_13_1;
wire n3411_DOUT_13_2;
wire n3411_DOUT_14_1;
wire n3411_DOUT_14_2;
wire n3411_DOUT_15_1;
wire n3411_DOUT_16_3;
wire n3412_DOUT_8_1;
wire n3412_DOUT_8_2;
wire n3412_DOUT_9_1;
wire n3412_DOUT_9_2;
wire n3412_DOUT_10_1;
wire n3412_DOUT_10_2;
wire n3412_DOUT_11_1;
wire n3412_DOUT_11_2;
wire n3412_DOUT_12_1;
wire n3412_DOUT_12_2;
wire n3412_DOUT_13_1;
wire n3412_DOUT_13_2;
wire n3412_DOUT_14_1;
wire n3412_DOUT_14_2;
wire n3412_DOUT_15_1;
wire n3412_DOUT_16_3;
wire n3413_DOUT_8_1;
wire n3413_DOUT_8_2;
wire n3413_DOUT_9_1;
wire n3413_DOUT_9_2;
wire n3413_DOUT_10_1;
wire n3413_DOUT_10_2;
wire n3413_DOUT_11_1;
wire n3413_DOUT_11_2;
wire n3413_DOUT_12_1;
wire n3413_DOUT_12_2;
wire n3413_DOUT_13_1;
wire n3413_DOUT_13_2;
wire n3413_DOUT_14_1;
wire n3413_DOUT_14_2;
wire n3413_DOUT_15_1;
wire n3413_DOUT_16_3;
wire n349_2;
wire n349_3;
wire n348_2;
wire n348_3;
wire n347_2;
wire n347_3;
wire n346_2;
wire n346_3;
wire n345_2;
wire n345_3;
wire n344_2;
wire n344_3;
wire n343_2;
wire n343_3;
wire n342_2;
wire n341_9;
wire n314_2;
wire n314_3;
wire n313_2;
wire n313_3;
wire n312_2;
wire n312_3;
wire n3001_DOUT_3_1;
wire n3001_DOUT_3_2;
wire n3001_DOUT_4_1;
wire n3001_DOUT_4_2;
wire n3001_DOUT_5_1;
wire n3001_DOUT_5_2;
wire n3001_DOUT_6_1;
wire n3001_DOUT_6_2;
wire n3001_DOUT_7_1;
wire n3001_DOUT_8_3;
wire n311_2;
wire n311_3;
wire n3002_DOUT_1_1;
wire n3002_DOUT_1_2;
wire n3002_DOUT_2_1;
wire n3002_DOUT_2_2;
wire n3002_DOUT_3_1;
wire n3002_DOUT_3_2;
wire n3002_DOUT_4_1;
wire n3002_DOUT_4_2;
wire n3002_DOUT_5_1;
wire n3002_DOUT_5_2;
wire n3002_DOUT_6_1;
wire n3002_DOUT_6_2;
wire n3002_DOUT_7_1;
wire n3002_DOUT_8_3;
wire n310_2;
wire n310_3;
wire n309_2;
wire n309_3;
wire n3003_DOUT_2_1;
wire n3003_DOUT_2_2;
wire n3003_DOUT_3_1;
wire n3003_DOUT_3_2;
wire n3003_DOUT_4_1;
wire n3003_DOUT_4_2;
wire n3003_DOUT_5_1;
wire n3003_DOUT_5_2;
wire n3003_DOUT_6_1;
wire n3003_DOUT_6_2;
wire n3003_DOUT_7_1;
wire n3003_DOUT_8_3;
wire n308_2;
wire n308_3;
wire n307_2;
wire n307_3;
wire n306_2;
wire n306_3;
wire n305_2;
wire n305_3;
wire n304_2;
wire n304_3;
wire n303_2;
wire n303_3;
wire n302_2;
wire n302_3;
wire n301_2;
wire n300_9;
wire n379_2;
wire n379_3;
wire n378_2;
wire n378_3;
wire n377_2;
wire n377_3;
wire n3651_DOUT_3_1;
wire n3651_DOUT_3_2;
wire n3651_DOUT_4_1;
wire n3651_DOUT_4_2;
wire n3651_DOUT_5_1;
wire n3651_DOUT_5_2;
wire n3651_DOUT_6_1;
wire n3651_DOUT_6_2;
wire n3651_DOUT_7_1;
wire n3651_DOUT_8_3;
wire n376_2;
wire n376_3;
wire n3652_DOUT_1_1;
wire n3652_DOUT_1_2;
wire n3652_DOUT_2_1;
wire n3652_DOUT_2_2;
wire n3652_DOUT_3_1;
wire n3652_DOUT_3_2;
wire n3652_DOUT_4_1;
wire n3652_DOUT_4_2;
wire n3652_DOUT_5_1;
wire n3652_DOUT_5_2;
wire n3652_DOUT_6_1;
wire n3652_DOUT_6_2;
wire n3652_DOUT_7_1;
wire n3652_DOUT_8_3;
wire n375_2;
wire n375_3;
wire n374_2;
wire n374_3;
wire n3653_DOUT_2_1;
wire n3653_DOUT_2_2;
wire n3653_DOUT_3_1;
wire n3653_DOUT_3_2;
wire n3653_DOUT_4_1;
wire n3653_DOUT_4_2;
wire n3653_DOUT_5_1;
wire n3653_DOUT_5_2;
wire n3653_DOUT_6_1;
wire n3653_DOUT_6_2;
wire n3653_DOUT_7_1;
wire n3653_DOUT_8_3;
wire n373_2;
wire n373_3;
wire n372_2;
wire n372_3;
wire n371_2;
wire n371_3;
wire n370_2;
wire n370_3;
wire n369_2;
wire n369_3;
wire n368_2;
wire n368_3;
wire n367_2;
wire n367_3;
wire n366_2;
wire n365_9;
wire n606_2;
wire n606_3;
wire n607_2;
wire n607_3;
wire n608_2;
wire n608_3;
wire n609_2;
wire n609_3;
wire n610_2;
wire n610_3;
wire n611_2;
wire n611_3;
wire n612_2;
wire n612_3;
wire n613_2;
wire n613_3;
wire n614_2;
wire n614_3;
wire n615_2;
wire n615_3;
wire n616_2;
wire n616_3;
wire n617_2;
wire n617_3;
wire n618_2;
wire n618_3;
wire n619_2;
wire n619_3;
wire n620_2;
wire n620_3;
wire n621_2;
wire n621_3;
wire n622_2;
wire n622_3;
wire n623_2;
wire n623_3;
wire n624_2;
wire n624_3;
wire n625_2;
wire n625_3;
wire n626_2;
wire n626_3;
wire n627_2;
wire n627_3;
wire n628_2;
wire n628_3;
wire n629_2;
wire n629_3;
wire wave_o;
wire [7:0] data_i;
wire [7:0] data_o;
wire [7:0] ch1_fre_h;
wire [7:1] ch1_fre_l;
wire [7:0] ch2_fre_h;
wire [7:1] ch2_fre_l;
wire VCC;
wire GND;
  LUT4 n814_s0 (
    .F(n814_3),
    .I0(wave_o1),
    .I1(sys_rst_n_d),
    .I2(wave_o),
    .I3(ch_sw_o) 
);
defparam n814_s0.INIT=16'h4000;
  LUT2 n849_s0 (
    .F(n849_3),
    .I0(fre_h_o),
    .I1(ch_sw_o) 
);
defparam n849_s0.INIT=4'h4;
  LUT3 n859_s0 (
    .F(n859_3),
    .I0(fre_l_o),
    .I1(fre_h_o),
    .I2(ch_sw_o) 
);
defparam n859_s0.INIT=8'h40;
  LUT2 n897_s0 (
    .F(n897_3),
    .I0(pha_o),
    .I1(ch_sw_o) 
);
defparam n897_s0.INIT=4'h4;
  LUT2 n866_s0 (
    .F(n866_3),
    .I0(fre_h_o),
    .I1(ch_sw_o) 
);
defparam n866_s0.INIT=4'h1;
  LUT3 n882_s0 (
    .F(n882_3),
    .I0(fre_l_o),
    .I1(ch_sw_o),
    .I2(fre_h_o) 
);
defparam n882_s0.INIT=8'h10;
  LUT2 n908_s0 (
    .F(n908_3),
    .I0(ch_sw_o),
    .I1(pha_o) 
);
defparam n908_s0.INIT=4'h1;
  LUT3 ch1_wave_select_3_s2 (
    .F(ch1_wave_select_3_4),
    .I0(wave_o1),
    .I1(ch_sw_o),
    .I2(wave_o) 
);
defparam ch1_wave_select_3_s2.INIT=8'h10;
  LUT4 n642_s3 (
    .F(n642_8),
    .I0(ch1_FREQ_CTRL_Z[24]),
    .I1(ch2_FREQ_CTRL_Z[24]),
    .I2(n629_3),
    .I3(pha_o) 
);
defparam n642_s3.INIT=16'hFFF6;
  DFFS ch_sw_o_s0 (
    .Q(ch_sw_o),
    .D(ch_sw_i),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFS wave_i_s0 (
    .Q(wave_i),
    .D(wave_d),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFS wave_o_f_s0 (
    .Q(wave_o_f),
    .D(wave_i),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFS fre_h_i_s0 (
    .Q(fre_h_i),
    .D(fre_h_d),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFS fre_h_o_s0 (
    .Q(fre_h_o),
    .D(fre_h_i),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFS fre_l_i_s0 (
    .Q(fre_l_i),
    .D(fre_l_d),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFS fre_l_o_s0 (
    .Q(fre_l_o),
    .D(fre_l_i),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFS pha_i_s0 (
    .Q(pha_i),
    .D(pha_d),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFS pha_o_s0 (
    .Q(pha_o),
    .D(pha_i),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFR data_i_7_s0 (
    .Q(data_i[7]),
    .D(data_in_d[7]),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFR data_i_6_s0 (
    .Q(data_i[6]),
    .D(data_in_d[6]),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFR data_i_5_s0 (
    .Q(data_i[5]),
    .D(data_in_d[5]),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFR data_i_4_s0 (
    .Q(data_i[4]),
    .D(data_in_d[4]),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFR data_i_3_s0 (
    .Q(data_i[3]),
    .D(data_in_d[3]),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFR data_i_2_s0 (
    .Q(data_i[2]),
    .D(data_in_d[2]),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFR data_i_1_s0 (
    .Q(data_i[1]),
    .D(data_in_d[1]),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFR data_i_0_s0 (
    .Q(data_i[0]),
    .D(data_in_d[0]),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFR data_o_7_s0 (
    .Q(data_o[7]),
    .D(data_i[7]),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFR data_o_6_s0 (
    .Q(data_o[6]),
    .D(data_i[6]),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFR data_o_5_s0 (
    .Q(data_o[5]),
    .D(data_i[5]),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFR data_o_4_s0 (
    .Q(data_o[4]),
    .D(data_i[4]),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFR data_o_3_s0 (
    .Q(data_o[3]),
    .D(data_i[3]),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFR data_o_2_s0 (
    .Q(data_o[2]),
    .D(data_i[2]),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFR data_o_1_s0 (
    .Q(data_o[1]),
    .D(data_i[1]),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFR data_o_0_s0 (
    .Q(data_o[0]),
    .D(data_i[0]),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFRE ch1_wave_select_3_s0 (
    .Q(ch1_wave_select_Z[3]),
    .D(n157_3),
    .CLK(sys_clk_d),
    .CE(ch1_wave_select_3_4),
    .RESET(n215_5) 
);
  DFFRE ch1_wave_select_2_s0 (
    .Q(ch1_wave_select_Z[2]),
    .D(n155_3),
    .CLK(sys_clk_d),
    .CE(ch1_wave_select_3_4),
    .RESET(n215_5) 
);
  DFFRE ch1_wave_select_1_s0 (
    .Q(ch1_wave_select_Z[1]),
    .D(n153_3),
    .CLK(sys_clk_d),
    .CE(ch1_wave_select_3_4),
    .RESET(n215_5) 
);
  DFFRE ch1_wave_select_0_s0 (
    .Q(ch1_wave_select_Z[0]),
    .D(n151_3),
    .CLK(sys_clk_d),
    .CE(ch1_wave_select_3_4),
    .RESET(n215_5) 
);
  DFFS wave_o1_s0 (
    .Q(wave_o1),
    .D(wave_o),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFE ch2_wave_select_3_s0 (
    .Q(ch2_wave_select_Z[3]),
    .D(n157_3_0),
    .CLK(sys_clk_d),
    .CE(n814_3) 
);
  DFFE ch2_wave_select_2_s0 (
    .Q(ch2_wave_select_Z[2]),
    .D(n155_3_1),
    .CLK(sys_clk_d),
    .CE(n814_3) 
);
  DFFE ch2_wave_select_1_s0 (
    .Q(ch2_wave_select_Z[1]),
    .D(n153_3_2),
    .CLK(sys_clk_d),
    .CE(n814_3) 
);
  DFFE ch2_wave_select_0_s0 (
    .Q(ch2_wave_select_Z[0]),
    .D(n151_3_3),
    .CLK(sys_clk_d),
    .CE(n814_3) 
);
  DFFRE ch1_fre_h_7_s0 (
    .Q(ch1_fre_h[7]),
    .D(data_o[7]),
    .CLK(sys_clk_d),
    .CE(n866_3),
    .RESET(n215_5) 
);
  DFFRE ch1_fre_h_6_s0 (
    .Q(ch1_fre_h[6]),
    .D(data_o[6]),
    .CLK(sys_clk_d),
    .CE(n866_3),
    .RESET(n215_5) 
);
  DFFRE ch1_fre_h_5_s0 (
    .Q(ch1_fre_h[5]),
    .D(data_o[5]),
    .CLK(sys_clk_d),
    .CE(n866_3),
    .RESET(n215_5) 
);
  DFFRE ch1_fre_h_4_s0 (
    .Q(ch1_fre_h[4]),
    .D(data_o[4]),
    .CLK(sys_clk_d),
    .CE(n866_3),
    .RESET(n215_5) 
);
  DFFRE ch1_fre_h_3_s0 (
    .Q(ch1_fre_h[3]),
    .D(data_o[3]),
    .CLK(sys_clk_d),
    .CE(n866_3),
    .RESET(n215_5) 
);
  DFFRE ch1_fre_h_2_s0 (
    .Q(ch1_fre_h[2]),
    .D(data_o[2]),
    .CLK(sys_clk_d),
    .CE(n866_3),
    .RESET(n215_5) 
);
  DFFSE ch1_fre_h_1_s0 (
    .Q(ch1_fre_h[1]),
    .D(data_o[1]),
    .CLK(sys_clk_d),
    .CE(n866_3),
    .SET(n215_5) 
);
  DFFSE ch1_fre_h_0_s0 (
    .Q(ch1_fre_h[0]),
    .D(data_o[0]),
    .CLK(sys_clk_d),
    .CE(n866_3),
    .SET(n215_5) 
);
  DFFSE ch1_fre_l_7_s0 (
    .Q(ch1_fre_l[7]),
    .D(data_o[7]),
    .CLK(sys_clk_d),
    .CE(n882_3),
    .SET(n215_5) 
);
  DFFSE ch1_fre_l_6_s0 (
    .Q(ch1_fre_l[6]),
    .D(data_o[6]),
    .CLK(sys_clk_d),
    .CE(n882_3),
    .SET(n215_5) 
);
  DFFSE ch1_fre_l_5_s0 (
    .Q(ch1_fre_l[5]),
    .D(data_o[5]),
    .CLK(sys_clk_d),
    .CE(n882_3),
    .SET(n215_5) 
);
  DFFRE ch1_fre_l_4_s0 (
    .Q(ch1_fre_l[4]),
    .D(data_o[4]),
    .CLK(sys_clk_d),
    .CE(n882_3),
    .RESET(n215_5) 
);
  DFFSE ch1_fre_l_3_s0 (
    .Q(ch1_fre_l[3]),
    .D(data_o[3]),
    .CLK(sys_clk_d),
    .CE(n882_3),
    .SET(n215_5) 
);
  DFFRE ch1_fre_l_2_s0 (
    .Q(ch1_fre_l[2]),
    .D(data_o[2]),
    .CLK(sys_clk_d),
    .CE(n882_3),
    .RESET(n215_5) 
);
  DFFRE ch1_fre_l_1_s0 (
    .Q(ch1_fre_l[1]),
    .D(data_o[1]),
    .CLK(sys_clk_d),
    .CE(n882_3),
    .RESET(n215_5) 
);
  DFFRE ch1_fre_l_0_s0 (
    .Q(n315_1),
    .D(data_o[0]),
    .CLK(sys_clk_d),
    .CE(n882_3),
    .RESET(n215_5) 
);
  DFFRE ch2_fre_h_7_s0 (
    .Q(ch2_fre_h[7]),
    .D(data_o[7]),
    .CLK(sys_clk_d),
    .CE(n849_3),
    .RESET(n215_5) 
);
  DFFRE ch2_fre_h_6_s0 (
    .Q(ch2_fre_h[6]),
    .D(data_o[6]),
    .CLK(sys_clk_d),
    .CE(n849_3),
    .RESET(n215_5) 
);
  DFFRE ch2_fre_h_5_s0 (
    .Q(ch2_fre_h[5]),
    .D(data_o[5]),
    .CLK(sys_clk_d),
    .CE(n849_3),
    .RESET(n215_5) 
);
  DFFRE ch2_fre_h_4_s0 (
    .Q(ch2_fre_h[4]),
    .D(data_o[4]),
    .CLK(sys_clk_d),
    .CE(n849_3),
    .RESET(n215_5) 
);
  DFFRE ch2_fre_h_3_s0 (
    .Q(ch2_fre_h[3]),
    .D(data_o[3]),
    .CLK(sys_clk_d),
    .CE(n849_3),
    .RESET(n215_5) 
);
  DFFRE ch2_fre_h_2_s0 (
    .Q(ch2_fre_h[2]),
    .D(data_o[2]),
    .CLK(sys_clk_d),
    .CE(n849_3),
    .RESET(n215_5) 
);
  DFFSE ch2_fre_h_1_s0 (
    .Q(ch2_fre_h[1]),
    .D(data_o[1]),
    .CLK(sys_clk_d),
    .CE(n849_3),
    .SET(n215_5) 
);
  DFFSE ch2_fre_h_0_s0 (
    .Q(ch2_fre_h[0]),
    .D(data_o[0]),
    .CLK(sys_clk_d),
    .CE(n849_3),
    .SET(n215_5) 
);
  DFFSE ch2_fre_l_7_s0 (
    .Q(ch2_fre_l[7]),
    .D(data_o[7]),
    .CLK(sys_clk_d),
    .CE(n859_3),
    .SET(n215_5) 
);
  DFFSE ch2_fre_l_6_s0 (
    .Q(ch2_fre_l[6]),
    .D(data_o[6]),
    .CLK(sys_clk_d),
    .CE(n859_3),
    .SET(n215_5) 
);
  DFFSE ch2_fre_l_5_s0 (
    .Q(ch2_fre_l[5]),
    .D(data_o[5]),
    .CLK(sys_clk_d),
    .CE(n859_3),
    .SET(n215_5) 
);
  DFFRE ch2_fre_l_4_s0 (
    .Q(ch2_fre_l[4]),
    .D(data_o[4]),
    .CLK(sys_clk_d),
    .CE(n859_3),
    .RESET(n215_5) 
);
  DFFSE ch2_fre_l_3_s0 (
    .Q(ch2_fre_l[3]),
    .D(data_o[3]),
    .CLK(sys_clk_d),
    .CE(n859_3),
    .SET(n215_5) 
);
  DFFRE ch2_fre_l_2_s0 (
    .Q(ch2_fre_l[2]),
    .D(data_o[2]),
    .CLK(sys_clk_d),
    .CE(n859_3),
    .RESET(n215_5) 
);
  DFFRE ch2_fre_l_1_s0 (
    .Q(ch2_fre_l[1]),
    .D(data_o[1]),
    .CLK(sys_clk_d),
    .CE(n859_3),
    .RESET(n215_5) 
);
  DFFRE ch2_fre_l_0_s0 (
    .Q(n380_1),
    .D(data_o[0]),
    .CLK(sys_clk_d),
    .CE(n859_3),
    .RESET(n215_5) 
);
  DFFR ch1_FREQ_CTRL_24_s0 (
    .Q(ch1_FREQ_CTRL_Z[24]),
    .D(n316_6),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFR ch1_FREQ_CTRL_23_s0 (
    .Q(ch1_FREQ_CTRL_Z[23]),
    .D(n317_2),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFR ch1_FREQ_CTRL_22_s0 (
    .Q(ch1_FREQ_CTRL_Z[22]),
    .D(n318_2),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFR ch1_FREQ_CTRL_21_s0 (
    .Q(ch1_FREQ_CTRL_Z[21]),
    .D(n319_2),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFR ch1_FREQ_CTRL_20_s0 (
    .Q(ch1_FREQ_CTRL_Z[20]),
    .D(n320_2),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFR ch1_FREQ_CTRL_19_s0 (
    .Q(ch1_FREQ_CTRL_Z[19]),
    .D(n321_2),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFR ch1_FREQ_CTRL_18_s0 (
    .Q(ch1_FREQ_CTRL_Z[18]),
    .D(n322_2),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFS ch1_FREQ_CTRL_17_s0 (
    .Q(ch1_FREQ_CTRL_Z[17]),
    .D(n323_2),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFR ch1_FREQ_CTRL_16_s0 (
    .Q(ch1_FREQ_CTRL_Z[16]),
    .D(n324_2),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFS ch1_FREQ_CTRL_15_s0 (
    .Q(ch1_FREQ_CTRL_Z[15]),
    .D(n325_2),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFR ch1_FREQ_CTRL_14_s0 (
    .Q(ch1_FREQ_CTRL_Z[14]),
    .D(n326_2),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFS ch1_FREQ_CTRL_13_s0 (
    .Q(ch1_FREQ_CTRL_Z[13]),
    .D(n327_2),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFS ch1_FREQ_CTRL_12_s0 (
    .Q(ch1_FREQ_CTRL_Z[12]),
    .D(n328_2),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFS ch1_FREQ_CTRL_11_s0 (
    .Q(ch1_FREQ_CTRL_Z[11]),
    .D(n329_2),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFR ch1_FREQ_CTRL_10_s0 (
    .Q(ch1_FREQ_CTRL_Z[10]),
    .D(n330_2),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFS ch1_FREQ_CTRL_9_s0 (
    .Q(ch1_FREQ_CTRL_Z[9]),
    .D(n331_2),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFS ch1_FREQ_CTRL_8_s0 (
    .Q(ch1_FREQ_CTRL_Z[8]),
    .D(n332_2),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFR ch1_FREQ_CTRL_7_s0 (
    .Q(ch1_FREQ_CTRL_Z[7]),
    .D(n308_2),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFR ch1_FREQ_CTRL_6_s0 (
    .Q(ch1_FREQ_CTRL_Z[6]),
    .D(n309_2),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFR ch1_FREQ_CTRL_5_s0 (
    .Q(ch1_FREQ_CTRL_Z[5]),
    .D(n310_2),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFR ch1_FREQ_CTRL_4_s0 (
    .Q(ch1_FREQ_CTRL_Z[4]),
    .D(n311_2),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFS ch1_FREQ_CTRL_3_s0 (
    .Q(ch1_FREQ_CTRL_Z[3]),
    .D(n312_2),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFS ch1_FREQ_CTRL_2_s0 (
    .Q(ch1_FREQ_CTRL_Z[2]),
    .D(n313_2),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFR ch1_FREQ_CTRL_1_s0 (
    .Q(ch1_FREQ_CTRL_Z[1]),
    .D(n314_2),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFS ch1_FREQ_CTRL_0_s0 (
    .Q(ch1_FREQ_CTRL_Z[0]),
    .D(n315_1),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFR ch2_FREQ_CTRL_24_s0 (
    .Q(ch2_FREQ_CTRL_Z[24]),
    .D(n381_6),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFR ch2_FREQ_CTRL_23_s0 (
    .Q(ch2_FREQ_CTRL_Z[23]),
    .D(n382_2),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFR ch2_FREQ_CTRL_22_s0 (
    .Q(ch2_FREQ_CTRL_Z[22]),
    .D(n383_2),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFR ch2_FREQ_CTRL_21_s0 (
    .Q(ch2_FREQ_CTRL_Z[21]),
    .D(n384_2),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFR ch2_FREQ_CTRL_20_s0 (
    .Q(ch2_FREQ_CTRL_Z[20]),
    .D(n385_2),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFR ch2_FREQ_CTRL_19_s0 (
    .Q(ch2_FREQ_CTRL_Z[19]),
    .D(n386_2),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFR ch2_FREQ_CTRL_18_s0 (
    .Q(ch2_FREQ_CTRL_Z[18]),
    .D(n387_2),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFS ch2_FREQ_CTRL_17_s0 (
    .Q(ch2_FREQ_CTRL_Z[17]),
    .D(n388_2),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFR ch2_FREQ_CTRL_16_s0 (
    .Q(ch2_FREQ_CTRL_Z[16]),
    .D(n389_2),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFS ch2_FREQ_CTRL_15_s0 (
    .Q(ch2_FREQ_CTRL_Z[15]),
    .D(n390_2),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFR ch2_FREQ_CTRL_14_s0 (
    .Q(ch2_FREQ_CTRL_Z[14]),
    .D(n391_2),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFS ch2_FREQ_CTRL_13_s0 (
    .Q(ch2_FREQ_CTRL_Z[13]),
    .D(n392_2),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFS ch2_FREQ_CTRL_12_s0 (
    .Q(ch2_FREQ_CTRL_Z[12]),
    .D(n393_2),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFS ch2_FREQ_CTRL_11_s0 (
    .Q(ch2_FREQ_CTRL_Z[11]),
    .D(n394_2),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFR ch2_FREQ_CTRL_10_s0 (
    .Q(ch2_FREQ_CTRL_Z[10]),
    .D(n395_2),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFS ch2_FREQ_CTRL_9_s0 (
    .Q(ch2_FREQ_CTRL_Z[9]),
    .D(n396_2),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFS ch2_FREQ_CTRL_8_s0 (
    .Q(ch2_FREQ_CTRL_Z[8]),
    .D(n397_2),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFR ch2_FREQ_CTRL_7_s0 (
    .Q(ch2_FREQ_CTRL_Z[7]),
    .D(n373_2),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFR ch2_FREQ_CTRL_6_s0 (
    .Q(ch2_FREQ_CTRL_Z[6]),
    .D(n374_2),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFR ch2_FREQ_CTRL_5_s0 (
    .Q(ch2_FREQ_CTRL_Z[5]),
    .D(n375_2),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFR ch2_FREQ_CTRL_4_s0 (
    .Q(ch2_FREQ_CTRL_Z[4]),
    .D(n376_2),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFS ch2_FREQ_CTRL_3_s0 (
    .Q(ch2_FREQ_CTRL_Z[3]),
    .D(n377_2),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFS ch2_FREQ_CTRL_2_s0 (
    .Q(ch2_FREQ_CTRL_Z[2]),
    .D(n378_2),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFR ch2_FREQ_CTRL_1_s0 (
    .Q(ch2_FREQ_CTRL_Z[1]),
    .D(n379_2),
    .CLK(sys_clk_d),
    .RESET(n215_5) 
);
  DFFS ch2_FREQ_CTRL_0_s0 (
    .Q(ch2_FREQ_CTRL_Z[0]),
    .D(n380_1),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFRE ch1_PHASE_CTRL_9_s0 (
    .Q(ch1_PHASE_CTRL_Z[9]),
    .D(data_o[7]),
    .CLK(sys_clk_d),
    .CE(n908_3),
    .RESET(n215_5) 
);
  DFFRE ch1_PHASE_CTRL_8_s0 (
    .Q(ch1_PHASE_CTRL_Z[8]),
    .D(data_o[6]),
    .CLK(sys_clk_d),
    .CE(n908_3),
    .RESET(n215_5) 
);
  DFFRE ch1_PHASE_CTRL_7_s0 (
    .Q(ch1_PHASE_CTRL_Z[7]),
    .D(data_o[5]),
    .CLK(sys_clk_d),
    .CE(n908_3),
    .RESET(n215_5) 
);
  DFFRE ch1_PHASE_CTRL_6_s0 (
    .Q(ch1_PHASE_CTRL_Z[6]),
    .D(data_o[4]),
    .CLK(sys_clk_d),
    .CE(n908_3),
    .RESET(n215_5) 
);
  DFFRE ch1_PHASE_CTRL_5_s0 (
    .Q(ch1_PHASE_CTRL_Z[5]),
    .D(data_o[3]),
    .CLK(sys_clk_d),
    .CE(n908_3),
    .RESET(n215_5) 
);
  DFFRE ch1_PHASE_CTRL_4_s0 (
    .Q(ch1_PHASE_CTRL_Z[4]),
    .D(data_o[2]),
    .CLK(sys_clk_d),
    .CE(n908_3),
    .RESET(n215_5) 
);
  DFFRE ch1_PHASE_CTRL_3_s0 (
    .Q(ch1_PHASE_CTRL_Z[3]),
    .D(data_o[1]),
    .CLK(sys_clk_d),
    .CE(n908_3),
    .RESET(n215_5) 
);
  DFFRE ch1_PHASE_CTRL_2_s0 (
    .Q(ch1_PHASE_CTRL_Z[2]),
    .D(data_o[0]),
    .CLK(sys_clk_d),
    .CE(n908_3),
    .RESET(n215_5) 
);
  DFFRE ch2_PHASE_CTRL_9_s0 (
    .Q(ch2_PHASE_CTRL_Z[9]),
    .D(data_o[7]),
    .CLK(sys_clk_d),
    .CE(n897_3),
    .RESET(n215_5) 
);
  DFFRE ch2_PHASE_CTRL_8_s0 (
    .Q(ch2_PHASE_CTRL_Z[8]),
    .D(data_o[6]),
    .CLK(sys_clk_d),
    .CE(n897_3),
    .RESET(n215_5) 
);
  DFFRE ch2_PHASE_CTRL_7_s0 (
    .Q(ch2_PHASE_CTRL_Z[7]),
    .D(data_o[5]),
    .CLK(sys_clk_d),
    .CE(n897_3),
    .RESET(n215_5) 
);
  DFFRE ch2_PHASE_CTRL_6_s0 (
    .Q(ch2_PHASE_CTRL_Z[6]),
    .D(data_o[4]),
    .CLK(sys_clk_d),
    .CE(n897_3),
    .RESET(n215_5) 
);
  DFFRE ch2_PHASE_CTRL_5_s0 (
    .Q(ch2_PHASE_CTRL_Z[5]),
    .D(data_o[3]),
    .CLK(sys_clk_d),
    .CE(n897_3),
    .RESET(n215_5) 
);
  DFFRE ch2_PHASE_CTRL_4_s0 (
    .Q(ch2_PHASE_CTRL_Z[4]),
    .D(data_o[2]),
    .CLK(sys_clk_d),
    .CE(n897_3),
    .RESET(n215_5) 
);
  DFFRE ch2_PHASE_CTRL_3_s0 (
    .Q(ch2_PHASE_CTRL_Z[3]),
    .D(data_o[1]),
    .CLK(sys_clk_d),
    .CE(n897_3),
    .RESET(n215_5) 
);
  DFFRE ch2_PHASE_CTRL_2_s0 (
    .Q(ch2_PHASE_CTRL_Z[2]),
    .D(data_o[0]),
    .CLK(sys_clk_d),
    .CE(n897_3),
    .RESET(n215_5) 
);
  DFFS fre_add_r_s0 (
    .Q(fre_add_r_Z),
    .D(n642_8),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  DFFS ch_sw_i_s0 (
    .Q(ch_sw_i),
    .D(ch_sw_d),
    .CLK(sys_clk_d),
    .SET(n215_5) 
);
  ALU n332_s (
    .SUM(n332_2),
    .COUT(n332_3),
    .I0(ch1_fre_h[0]),
    .I1(n307_2),
    .I3(GND),
    .CIN(GND) 
);
defparam n332_s.ALU_MODE=0;
  ALU n331_s (
    .SUM(n331_2),
    .COUT(n331_3),
    .I0(n2761_DOUT_8_1),
    .I1(n306_2),
    .I3(GND),
    .CIN(n332_3) 
);
defparam n331_s.ALU_MODE=0;
  ALU n330_s (
    .SUM(n330_2),
    .COUT(n330_3),
    .I0(n2761_DOUT_9_1),
    .I1(n305_2),
    .I3(GND),
    .CIN(n331_3) 
);
defparam n330_s.ALU_MODE=0;
  ALU n329_s (
    .SUM(n329_2),
    .COUT(n329_3),
    .I0(n2761_DOUT_10_1),
    .I1(n304_2),
    .I3(GND),
    .CIN(n330_3) 
);
defparam n329_s.ALU_MODE=0;
  ALU n328_s (
    .SUM(n328_2),
    .COUT(n328_3),
    .I0(n2762_DOUT_8_1),
    .I1(n303_2),
    .I3(GND),
    .CIN(n329_3) 
);
defparam n328_s.ALU_MODE=0;
  ALU n327_s (
    .SUM(n327_2),
    .COUT(n327_3),
    .I0(n2763_DOUT_8_1),
    .I1(n302_2),
    .I3(GND),
    .CIN(n328_3) 
);
defparam n327_s.ALU_MODE=0;
  ALU n326_s (
    .SUM(n326_2),
    .COUT(n326_3),
    .I0(n2763_DOUT_9_1),
    .I1(n301_2),
    .I3(GND),
    .CIN(n327_3) 
);
defparam n326_s.ALU_MODE=0;
  ALU n325_s (
    .SUM(n325_2),
    .COUT(n325_3),
    .I0(n284_2),
    .I1(n300_9),
    .I3(GND),
    .CIN(n326_3) 
);
defparam n325_s.ALU_MODE=0;
  ALU n324_s (
    .SUM(n324_2),
    .COUT(n324_3),
    .I0(n283_2),
    .I1(GND),
    .I3(GND),
    .CIN(n325_3) 
);
defparam n324_s.ALU_MODE=0;
  ALU n323_s (
    .SUM(n323_2),
    .COUT(n323_3),
    .I0(n282_2),
    .I1(GND),
    .I3(GND),
    .CIN(n324_3) 
);
defparam n323_s.ALU_MODE=0;
  ALU n322_s (
    .SUM(n322_2),
    .COUT(n322_3),
    .I0(n281_2),
    .I1(GND),
    .I3(GND),
    .CIN(n323_3) 
);
defparam n322_s.ALU_MODE=0;
  ALU n321_s (
    .SUM(n321_2),
    .COUT(n321_3),
    .I0(n280_2),
    .I1(GND),
    .I3(GND),
    .CIN(n322_3) 
);
defparam n321_s.ALU_MODE=0;
  ALU n320_s (
    .SUM(n320_2),
    .COUT(n320_3),
    .I0(n279_2),
    .I1(GND),
    .I3(GND),
    .CIN(n321_3) 
);
defparam n320_s.ALU_MODE=0;
  ALU n319_s (
    .SUM(n319_2),
    .COUT(n319_3),
    .I0(n278_2),
    .I1(GND),
    .I3(GND),
    .CIN(n320_3) 
);
defparam n319_s.ALU_MODE=0;
  ALU n318_s (
    .SUM(n318_2),
    .COUT(n318_3),
    .I0(n277_2),
    .I1(GND),
    .I3(GND),
    .CIN(n319_3) 
);
defparam n318_s.ALU_MODE=0;
  ALU n317_s (
    .SUM(n317_2),
    .COUT(n316_6),
    .I0(n276_9),
    .I1(GND),
    .I3(GND),
    .CIN(n318_3) 
);
defparam n317_s.ALU_MODE=0;
  ALU n397_s (
    .SUM(n397_2),
    .COUT(n397_3),
    .I0(ch2_fre_h[0]),
    .I1(n372_2),
    .I3(GND),
    .CIN(GND) 
);
defparam n397_s.ALU_MODE=0;
  ALU n396_s (
    .SUM(n396_2),
    .COUT(n396_3),
    .I0(n3411_DOUT_8_1),
    .I1(n371_2),
    .I3(GND),
    .CIN(n397_3) 
);
defparam n396_s.ALU_MODE=0;
  ALU n395_s (
    .SUM(n395_2),
    .COUT(n395_3),
    .I0(n3411_DOUT_9_1),
    .I1(n370_2),
    .I3(GND),
    .CIN(n396_3) 
);
defparam n395_s.ALU_MODE=0;
  ALU n394_s (
    .SUM(n394_2),
    .COUT(n394_3),
    .I0(n3411_DOUT_10_1),
    .I1(n369_2),
    .I3(GND),
    .CIN(n395_3) 
);
defparam n394_s.ALU_MODE=0;
  ALU n393_s (
    .SUM(n393_2),
    .COUT(n393_3),
    .I0(n3412_DOUT_8_1),
    .I1(n368_2),
    .I3(GND),
    .CIN(n394_3) 
);
defparam n393_s.ALU_MODE=0;
  ALU n392_s (
    .SUM(n392_2),
    .COUT(n392_3),
    .I0(n3413_DOUT_8_1),
    .I1(n367_2),
    .I3(GND),
    .CIN(n393_3) 
);
defparam n392_s.ALU_MODE=0;
  ALU n391_s (
    .SUM(n391_2),
    .COUT(n391_3),
    .I0(n3413_DOUT_9_1),
    .I1(n366_2),
    .I3(GND),
    .CIN(n392_3) 
);
defparam n391_s.ALU_MODE=0;
  ALU n390_s (
    .SUM(n390_2),
    .COUT(n390_3),
    .I0(n349_2),
    .I1(n365_9),
    .I3(GND),
    .CIN(n391_3) 
);
defparam n390_s.ALU_MODE=0;
  ALU n389_s (
    .SUM(n389_2),
    .COUT(n389_3),
    .I0(n348_2),
    .I1(GND),
    .I3(GND),
    .CIN(n390_3) 
);
defparam n389_s.ALU_MODE=0;
  ALU n388_s (
    .SUM(n388_2),
    .COUT(n388_3),
    .I0(n347_2),
    .I1(GND),
    .I3(GND),
    .CIN(n389_3) 
);
defparam n388_s.ALU_MODE=0;
  ALU n387_s (
    .SUM(n387_2),
    .COUT(n387_3),
    .I0(n346_2),
    .I1(GND),
    .I3(GND),
    .CIN(n388_3) 
);
defparam n387_s.ALU_MODE=0;
  ALU n386_s (
    .SUM(n386_2),
    .COUT(n386_3),
    .I0(n345_2),
    .I1(GND),
    .I3(GND),
    .CIN(n387_3) 
);
defparam n386_s.ALU_MODE=0;
  ALU n385_s (
    .SUM(n385_2),
    .COUT(n385_3),
    .I0(n344_2),
    .I1(GND),
    .I3(GND),
    .CIN(n386_3) 
);
defparam n385_s.ALU_MODE=0;
  ALU n384_s (
    .SUM(n384_2),
    .COUT(n384_3),
    .I0(n343_2),
    .I1(GND),
    .I3(GND),
    .CIN(n385_3) 
);
defparam n384_s.ALU_MODE=0;
  ALU n383_s (
    .SUM(n383_2),
    .COUT(n383_3),
    .I0(n342_2),
    .I1(GND),
    .I3(GND),
    .CIN(n384_3) 
);
defparam n383_s.ALU_MODE=0;
  ALU n382_s (
    .SUM(n382_2),
    .COUT(n381_6),
    .I0(n341_9),
    .I1(GND),
    .I3(GND),
    .CIN(n383_3) 
);
defparam n382_s.ALU_MODE=0;
  ALU n2761_DOUT_8_s (
    .SUM(n2761_DOUT_8_1),
    .COUT(n2761_DOUT_8_2),
    .I0(ch1_fre_h[1]),
    .I1(ch1_fre_h[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n2761_DOUT_8_s.ALU_MODE=0;
  ALU n2761_DOUT_9_s (
    .SUM(n2761_DOUT_9_1),
    .COUT(n2761_DOUT_9_2),
    .I0(ch1_fre_h[2]),
    .I1(ch1_fre_h[1]),
    .I3(GND),
    .CIN(n2761_DOUT_8_2) 
);
defparam n2761_DOUT_9_s.ALU_MODE=0;
  ALU n2761_DOUT_10_s (
    .SUM(n2761_DOUT_10_1),
    .COUT(n2761_DOUT_10_2),
    .I0(ch1_fre_h[3]),
    .I1(ch1_fre_h[2]),
    .I3(GND),
    .CIN(n2761_DOUT_9_2) 
);
defparam n2761_DOUT_10_s.ALU_MODE=0;
  ALU n2761_DOUT_11_s (
    .SUM(n2761_DOUT_11_1),
    .COUT(n2761_DOUT_11_2),
    .I0(ch1_fre_h[4]),
    .I1(ch1_fre_h[3]),
    .I3(GND),
    .CIN(n2761_DOUT_10_2) 
);
defparam n2761_DOUT_11_s.ALU_MODE=0;
  ALU n2761_DOUT_12_s (
    .SUM(n2761_DOUT_12_1),
    .COUT(n2761_DOUT_12_2),
    .I0(ch1_fre_h[5]),
    .I1(ch1_fre_h[4]),
    .I3(GND),
    .CIN(n2761_DOUT_11_2) 
);
defparam n2761_DOUT_12_s.ALU_MODE=0;
  ALU n2761_DOUT_13_s (
    .SUM(n2761_DOUT_13_1),
    .COUT(n2761_DOUT_13_2),
    .I0(ch1_fre_h[6]),
    .I1(ch1_fre_h[5]),
    .I3(GND),
    .CIN(n2761_DOUT_12_2) 
);
defparam n2761_DOUT_13_s.ALU_MODE=0;
  ALU n2761_DOUT_14_s (
    .SUM(n2761_DOUT_14_1),
    .COUT(n2761_DOUT_14_2),
    .I0(ch1_fre_h[7]),
    .I1(ch1_fre_h[6]),
    .I3(GND),
    .CIN(n2761_DOUT_13_2) 
);
defparam n2761_DOUT_14_s.ALU_MODE=0;
  ALU n2761_DOUT_15_s (
    .SUM(n2761_DOUT_15_1),
    .COUT(n2761_DOUT_16_3),
    .I0(GND),
    .I1(ch1_fre_h[7]),
    .I3(GND),
    .CIN(n2761_DOUT_14_2) 
);
defparam n2761_DOUT_15_s.ALU_MODE=0;
  ALU n2762_DOUT_8_s (
    .SUM(n2762_DOUT_8_1),
    .COUT(n2762_DOUT_8_2),
    .I0(n2761_DOUT_11_1),
    .I1(ch1_fre_h[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n2762_DOUT_8_s.ALU_MODE=0;
  ALU n2762_DOUT_9_s (
    .SUM(n2762_DOUT_9_1),
    .COUT(n2762_DOUT_9_2),
    .I0(n2761_DOUT_12_1),
    .I1(ch1_fre_h[1]),
    .I3(GND),
    .CIN(n2762_DOUT_8_2) 
);
defparam n2762_DOUT_9_s.ALU_MODE=0;
  ALU n2762_DOUT_10_s (
    .SUM(n2762_DOUT_10_1),
    .COUT(n2762_DOUT_10_2),
    .I0(n2761_DOUT_13_1),
    .I1(ch1_fre_h[2]),
    .I3(GND),
    .CIN(n2762_DOUT_9_2) 
);
defparam n2762_DOUT_10_s.ALU_MODE=0;
  ALU n2762_DOUT_11_s (
    .SUM(n2762_DOUT_11_1),
    .COUT(n2762_DOUT_11_2),
    .I0(n2761_DOUT_14_1),
    .I1(ch1_fre_h[3]),
    .I3(GND),
    .CIN(n2762_DOUT_10_2) 
);
defparam n2762_DOUT_11_s.ALU_MODE=0;
  ALU n2762_DOUT_12_s (
    .SUM(n2762_DOUT_12_1),
    .COUT(n2762_DOUT_12_2),
    .I0(n2761_DOUT_15_1),
    .I1(ch1_fre_h[4]),
    .I3(GND),
    .CIN(n2762_DOUT_11_2) 
);
defparam n2762_DOUT_12_s.ALU_MODE=0;
  ALU n2762_DOUT_13_s (
    .SUM(n2762_DOUT_13_1),
    .COUT(n2762_DOUT_13_2),
    .I0(n2761_DOUT_16_3),
    .I1(ch1_fre_h[5]),
    .I3(GND),
    .CIN(n2762_DOUT_12_2) 
);
defparam n2762_DOUT_13_s.ALU_MODE=0;
  ALU n2762_DOUT_14_s (
    .SUM(n2762_DOUT_14_1),
    .COUT(n2762_DOUT_14_2),
    .I0(GND),
    .I1(ch1_fre_h[6]),
    .I3(GND),
    .CIN(n2762_DOUT_13_2) 
);
defparam n2762_DOUT_14_s.ALU_MODE=0;
  ALU n2762_DOUT_15_s (
    .SUM(n2762_DOUT_15_1),
    .COUT(n2762_DOUT_16_3),
    .I0(GND),
    .I1(ch1_fre_h[7]),
    .I3(GND),
    .CIN(n2762_DOUT_14_2) 
);
defparam n2762_DOUT_15_s.ALU_MODE=0;
  ALU n2763_DOUT_8_s (
    .SUM(n2763_DOUT_8_1),
    .COUT(n2763_DOUT_8_2),
    .I0(n2762_DOUT_9_1),
    .I1(ch1_fre_h[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n2763_DOUT_8_s.ALU_MODE=0;
  ALU n2763_DOUT_9_s (
    .SUM(n2763_DOUT_9_1),
    .COUT(n2763_DOUT_9_2),
    .I0(n2762_DOUT_10_1),
    .I1(ch1_fre_h[1]),
    .I3(GND),
    .CIN(n2763_DOUT_8_2) 
);
defparam n2763_DOUT_9_s.ALU_MODE=0;
  ALU n2763_DOUT_10_s (
    .SUM(n2763_DOUT_10_1),
    .COUT(n2763_DOUT_10_2),
    .I0(n2762_DOUT_11_1),
    .I1(ch1_fre_h[2]),
    .I3(GND),
    .CIN(n2763_DOUT_9_2) 
);
defparam n2763_DOUT_10_s.ALU_MODE=0;
  ALU n2763_DOUT_11_s (
    .SUM(n2763_DOUT_11_1),
    .COUT(n2763_DOUT_11_2),
    .I0(n2762_DOUT_12_1),
    .I1(ch1_fre_h[3]),
    .I3(GND),
    .CIN(n2763_DOUT_10_2) 
);
defparam n2763_DOUT_11_s.ALU_MODE=0;
  ALU n2763_DOUT_12_s (
    .SUM(n2763_DOUT_12_1),
    .COUT(n2763_DOUT_12_2),
    .I0(n2762_DOUT_13_1),
    .I1(ch1_fre_h[4]),
    .I3(GND),
    .CIN(n2763_DOUT_11_2) 
);
defparam n2763_DOUT_12_s.ALU_MODE=0;
  ALU n2763_DOUT_13_s (
    .SUM(n2763_DOUT_13_1),
    .COUT(n2763_DOUT_13_2),
    .I0(n2762_DOUT_14_1),
    .I1(ch1_fre_h[5]),
    .I3(GND),
    .CIN(n2763_DOUT_12_2) 
);
defparam n2763_DOUT_13_s.ALU_MODE=0;
  ALU n2763_DOUT_14_s (
    .SUM(n2763_DOUT_14_1),
    .COUT(n2763_DOUT_14_2),
    .I0(n2762_DOUT_15_1),
    .I1(ch1_fre_h[6]),
    .I3(GND),
    .CIN(n2763_DOUT_13_2) 
);
defparam n2763_DOUT_14_s.ALU_MODE=0;
  ALU n2763_DOUT_15_s (
    .SUM(n2763_DOUT_15_1),
    .COUT(n2763_DOUT_16_3),
    .I0(n2762_DOUT_16_3),
    .I1(ch1_fre_h[7]),
    .I3(GND),
    .CIN(n2763_DOUT_14_2) 
);
defparam n2763_DOUT_15_s.ALU_MODE=0;
  ALU n284_s (
    .SUM(n284_2),
    .COUT(n284_3),
    .I0(n2763_DOUT_10_1),
    .I1(ch1_fre_h[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n284_s.ALU_MODE=0;
  ALU n283_s (
    .SUM(n283_2),
    .COUT(n283_3),
    .I0(n2763_DOUT_11_1),
    .I1(ch1_fre_h[1]),
    .I3(GND),
    .CIN(n284_3) 
);
defparam n283_s.ALU_MODE=0;
  ALU n282_s (
    .SUM(n282_2),
    .COUT(n282_3),
    .I0(n2763_DOUT_12_1),
    .I1(ch1_fre_h[2]),
    .I3(GND),
    .CIN(n283_3) 
);
defparam n282_s.ALU_MODE=0;
  ALU n281_s (
    .SUM(n281_2),
    .COUT(n281_3),
    .I0(n2763_DOUT_13_1),
    .I1(ch1_fre_h[3]),
    .I3(GND),
    .CIN(n282_3) 
);
defparam n281_s.ALU_MODE=0;
  ALU n280_s (
    .SUM(n280_2),
    .COUT(n280_3),
    .I0(n2763_DOUT_14_1),
    .I1(ch1_fre_h[4]),
    .I3(GND),
    .CIN(n281_3) 
);
defparam n280_s.ALU_MODE=0;
  ALU n279_s (
    .SUM(n279_2),
    .COUT(n279_3),
    .I0(n2763_DOUT_15_1),
    .I1(ch1_fre_h[5]),
    .I3(GND),
    .CIN(n280_3) 
);
defparam n279_s.ALU_MODE=0;
  ALU n278_s (
    .SUM(n278_2),
    .COUT(n278_3),
    .I0(n2763_DOUT_16_3),
    .I1(ch1_fre_h[6]),
    .I3(GND),
    .CIN(n279_3) 
);
defparam n278_s.ALU_MODE=0;
  ALU n277_s (
    .SUM(n277_2),
    .COUT(n276_9),
    .I0(GND),
    .I1(ch1_fre_h[7]),
    .I3(GND),
    .CIN(n278_3) 
);
defparam n277_s.ALU_MODE=0;
  ALU n3411_DOUT_8_s (
    .SUM(n3411_DOUT_8_1),
    .COUT(n3411_DOUT_8_2),
    .I0(ch2_fre_h[1]),
    .I1(ch2_fre_h[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n3411_DOUT_8_s.ALU_MODE=0;
  ALU n3411_DOUT_9_s (
    .SUM(n3411_DOUT_9_1),
    .COUT(n3411_DOUT_9_2),
    .I0(ch2_fre_h[2]),
    .I1(ch2_fre_h[1]),
    .I3(GND),
    .CIN(n3411_DOUT_8_2) 
);
defparam n3411_DOUT_9_s.ALU_MODE=0;
  ALU n3411_DOUT_10_s (
    .SUM(n3411_DOUT_10_1),
    .COUT(n3411_DOUT_10_2),
    .I0(ch2_fre_h[3]),
    .I1(ch2_fre_h[2]),
    .I3(GND),
    .CIN(n3411_DOUT_9_2) 
);
defparam n3411_DOUT_10_s.ALU_MODE=0;
  ALU n3411_DOUT_11_s (
    .SUM(n3411_DOUT_11_1),
    .COUT(n3411_DOUT_11_2),
    .I0(ch2_fre_h[4]),
    .I1(ch2_fre_h[3]),
    .I3(GND),
    .CIN(n3411_DOUT_10_2) 
);
defparam n3411_DOUT_11_s.ALU_MODE=0;
  ALU n3411_DOUT_12_s (
    .SUM(n3411_DOUT_12_1),
    .COUT(n3411_DOUT_12_2),
    .I0(ch2_fre_h[5]),
    .I1(ch2_fre_h[4]),
    .I3(GND),
    .CIN(n3411_DOUT_11_2) 
);
defparam n3411_DOUT_12_s.ALU_MODE=0;
  ALU n3411_DOUT_13_s (
    .SUM(n3411_DOUT_13_1),
    .COUT(n3411_DOUT_13_2),
    .I0(ch2_fre_h[6]),
    .I1(ch2_fre_h[5]),
    .I3(GND),
    .CIN(n3411_DOUT_12_2) 
);
defparam n3411_DOUT_13_s.ALU_MODE=0;
  ALU n3411_DOUT_14_s (
    .SUM(n3411_DOUT_14_1),
    .COUT(n3411_DOUT_14_2),
    .I0(ch2_fre_h[7]),
    .I1(ch2_fre_h[6]),
    .I3(GND),
    .CIN(n3411_DOUT_13_2) 
);
defparam n3411_DOUT_14_s.ALU_MODE=0;
  ALU n3411_DOUT_15_s (
    .SUM(n3411_DOUT_15_1),
    .COUT(n3411_DOUT_16_3),
    .I0(GND),
    .I1(ch2_fre_h[7]),
    .I3(GND),
    .CIN(n3411_DOUT_14_2) 
);
defparam n3411_DOUT_15_s.ALU_MODE=0;
  ALU n3412_DOUT_8_s (
    .SUM(n3412_DOUT_8_1),
    .COUT(n3412_DOUT_8_2),
    .I0(n3411_DOUT_11_1),
    .I1(ch2_fre_h[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n3412_DOUT_8_s.ALU_MODE=0;
  ALU n3412_DOUT_9_s (
    .SUM(n3412_DOUT_9_1),
    .COUT(n3412_DOUT_9_2),
    .I0(n3411_DOUT_12_1),
    .I1(ch2_fre_h[1]),
    .I3(GND),
    .CIN(n3412_DOUT_8_2) 
);
defparam n3412_DOUT_9_s.ALU_MODE=0;
  ALU n3412_DOUT_10_s (
    .SUM(n3412_DOUT_10_1),
    .COUT(n3412_DOUT_10_2),
    .I0(n3411_DOUT_13_1),
    .I1(ch2_fre_h[2]),
    .I3(GND),
    .CIN(n3412_DOUT_9_2) 
);
defparam n3412_DOUT_10_s.ALU_MODE=0;
  ALU n3412_DOUT_11_s (
    .SUM(n3412_DOUT_11_1),
    .COUT(n3412_DOUT_11_2),
    .I0(n3411_DOUT_14_1),
    .I1(ch2_fre_h[3]),
    .I3(GND),
    .CIN(n3412_DOUT_10_2) 
);
defparam n3412_DOUT_11_s.ALU_MODE=0;
  ALU n3412_DOUT_12_s (
    .SUM(n3412_DOUT_12_1),
    .COUT(n3412_DOUT_12_2),
    .I0(n3411_DOUT_15_1),
    .I1(ch2_fre_h[4]),
    .I3(GND),
    .CIN(n3412_DOUT_11_2) 
);
defparam n3412_DOUT_12_s.ALU_MODE=0;
  ALU n3412_DOUT_13_s (
    .SUM(n3412_DOUT_13_1),
    .COUT(n3412_DOUT_13_2),
    .I0(n3411_DOUT_16_3),
    .I1(ch2_fre_h[5]),
    .I3(GND),
    .CIN(n3412_DOUT_12_2) 
);
defparam n3412_DOUT_13_s.ALU_MODE=0;
  ALU n3412_DOUT_14_s (
    .SUM(n3412_DOUT_14_1),
    .COUT(n3412_DOUT_14_2),
    .I0(GND),
    .I1(ch2_fre_h[6]),
    .I3(GND),
    .CIN(n3412_DOUT_13_2) 
);
defparam n3412_DOUT_14_s.ALU_MODE=0;
  ALU n3412_DOUT_15_s (
    .SUM(n3412_DOUT_15_1),
    .COUT(n3412_DOUT_16_3),
    .I0(GND),
    .I1(ch2_fre_h[7]),
    .I3(GND),
    .CIN(n3412_DOUT_14_2) 
);
defparam n3412_DOUT_15_s.ALU_MODE=0;
  ALU n3413_DOUT_8_s (
    .SUM(n3413_DOUT_8_1),
    .COUT(n3413_DOUT_8_2),
    .I0(n3412_DOUT_9_1),
    .I1(ch2_fre_h[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n3413_DOUT_8_s.ALU_MODE=0;
  ALU n3413_DOUT_9_s (
    .SUM(n3413_DOUT_9_1),
    .COUT(n3413_DOUT_9_2),
    .I0(n3412_DOUT_10_1),
    .I1(ch2_fre_h[1]),
    .I3(GND),
    .CIN(n3413_DOUT_8_2) 
);
defparam n3413_DOUT_9_s.ALU_MODE=0;
  ALU n3413_DOUT_10_s (
    .SUM(n3413_DOUT_10_1),
    .COUT(n3413_DOUT_10_2),
    .I0(n3412_DOUT_11_1),
    .I1(ch2_fre_h[2]),
    .I3(GND),
    .CIN(n3413_DOUT_9_2) 
);
defparam n3413_DOUT_10_s.ALU_MODE=0;
  ALU n3413_DOUT_11_s (
    .SUM(n3413_DOUT_11_1),
    .COUT(n3413_DOUT_11_2),
    .I0(n3412_DOUT_12_1),
    .I1(ch2_fre_h[3]),
    .I3(GND),
    .CIN(n3413_DOUT_10_2) 
);
defparam n3413_DOUT_11_s.ALU_MODE=0;
  ALU n3413_DOUT_12_s (
    .SUM(n3413_DOUT_12_1),
    .COUT(n3413_DOUT_12_2),
    .I0(n3412_DOUT_13_1),
    .I1(ch2_fre_h[4]),
    .I3(GND),
    .CIN(n3413_DOUT_11_2) 
);
defparam n3413_DOUT_12_s.ALU_MODE=0;
  ALU n3413_DOUT_13_s (
    .SUM(n3413_DOUT_13_1),
    .COUT(n3413_DOUT_13_2),
    .I0(n3412_DOUT_14_1),
    .I1(ch2_fre_h[5]),
    .I3(GND),
    .CIN(n3413_DOUT_12_2) 
);
defparam n3413_DOUT_13_s.ALU_MODE=0;
  ALU n3413_DOUT_14_s (
    .SUM(n3413_DOUT_14_1),
    .COUT(n3413_DOUT_14_2),
    .I0(n3412_DOUT_15_1),
    .I1(ch2_fre_h[6]),
    .I3(GND),
    .CIN(n3413_DOUT_13_2) 
);
defparam n3413_DOUT_14_s.ALU_MODE=0;
  ALU n3413_DOUT_15_s (
    .SUM(n3413_DOUT_15_1),
    .COUT(n3413_DOUT_16_3),
    .I0(n3412_DOUT_16_3),
    .I1(ch2_fre_h[7]),
    .I3(GND),
    .CIN(n3413_DOUT_14_2) 
);
defparam n3413_DOUT_15_s.ALU_MODE=0;
  ALU n349_s (
    .SUM(n349_2),
    .COUT(n349_3),
    .I0(n3413_DOUT_10_1),
    .I1(ch2_fre_h[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n349_s.ALU_MODE=0;
  ALU n348_s (
    .SUM(n348_2),
    .COUT(n348_3),
    .I0(n3413_DOUT_11_1),
    .I1(ch2_fre_h[1]),
    .I3(GND),
    .CIN(n349_3) 
);
defparam n348_s.ALU_MODE=0;
  ALU n347_s (
    .SUM(n347_2),
    .COUT(n347_3),
    .I0(n3413_DOUT_12_1),
    .I1(ch2_fre_h[2]),
    .I3(GND),
    .CIN(n348_3) 
);
defparam n347_s.ALU_MODE=0;
  ALU n346_s (
    .SUM(n346_2),
    .COUT(n346_3),
    .I0(n3413_DOUT_13_1),
    .I1(ch2_fre_h[3]),
    .I3(GND),
    .CIN(n347_3) 
);
defparam n346_s.ALU_MODE=0;
  ALU n345_s (
    .SUM(n345_2),
    .COUT(n345_3),
    .I0(n3413_DOUT_14_1),
    .I1(ch2_fre_h[4]),
    .I3(GND),
    .CIN(n346_3) 
);
defparam n345_s.ALU_MODE=0;
  ALU n344_s (
    .SUM(n344_2),
    .COUT(n344_3),
    .I0(n3413_DOUT_15_1),
    .I1(ch2_fre_h[5]),
    .I3(GND),
    .CIN(n345_3) 
);
defparam n344_s.ALU_MODE=0;
  ALU n343_s (
    .SUM(n343_2),
    .COUT(n343_3),
    .I0(n3413_DOUT_16_3),
    .I1(ch2_fre_h[6]),
    .I3(GND),
    .CIN(n344_3) 
);
defparam n343_s.ALU_MODE=0;
  ALU n342_s (
    .SUM(n342_2),
    .COUT(n341_9),
    .I0(GND),
    .I1(ch2_fre_h[7]),
    .I3(GND),
    .CIN(n343_3) 
);
defparam n342_s.ALU_MODE=0;
  ALU n314_s (
    .SUM(n314_2),
    .COUT(n314_3),
    .I0(ch1_fre_l[1]),
    .I1(n315_1),
    .I3(GND),
    .CIN(GND) 
);
defparam n314_s.ALU_MODE=0;
  ALU n313_s (
    .SUM(n313_2),
    .COUT(n313_3),
    .I0(ch1_fre_l[2]),
    .I1(ch1_fre_l[1]),
    .I3(GND),
    .CIN(n314_3) 
);
defparam n313_s.ALU_MODE=0;
  ALU n312_s (
    .SUM(n312_2),
    .COUT(n312_3),
    .I0(ch1_fre_l[3]),
    .I1(ch1_fre_l[2]),
    .I3(GND),
    .CIN(n313_3) 
);
defparam n312_s.ALU_MODE=0;
  ALU n3001_DOUT_3_s (
    .SUM(n3001_DOUT_3_1),
    .COUT(n3001_DOUT_3_2),
    .I0(ch1_fre_l[4]),
    .I1(ch1_fre_l[3]),
    .I3(GND),
    .CIN(n312_3) 
);
defparam n3001_DOUT_3_s.ALU_MODE=0;
  ALU n3001_DOUT_4_s (
    .SUM(n3001_DOUT_4_1),
    .COUT(n3001_DOUT_4_2),
    .I0(ch1_fre_l[5]),
    .I1(ch1_fre_l[4]),
    .I3(GND),
    .CIN(n3001_DOUT_3_2) 
);
defparam n3001_DOUT_4_s.ALU_MODE=0;
  ALU n3001_DOUT_5_s (
    .SUM(n3001_DOUT_5_1),
    .COUT(n3001_DOUT_5_2),
    .I0(ch1_fre_l[6]),
    .I1(ch1_fre_l[5]),
    .I3(GND),
    .CIN(n3001_DOUT_4_2) 
);
defparam n3001_DOUT_5_s.ALU_MODE=0;
  ALU n3001_DOUT_6_s (
    .SUM(n3001_DOUT_6_1),
    .COUT(n3001_DOUT_6_2),
    .I0(ch1_fre_l[7]),
    .I1(ch1_fre_l[6]),
    .I3(GND),
    .CIN(n3001_DOUT_5_2) 
);
defparam n3001_DOUT_6_s.ALU_MODE=0;
  ALU n3001_DOUT_7_s (
    .SUM(n3001_DOUT_7_1),
    .COUT(n3001_DOUT_8_3),
    .I0(GND),
    .I1(ch1_fre_l[7]),
    .I3(GND),
    .CIN(n3001_DOUT_6_2) 
);
defparam n3001_DOUT_7_s.ALU_MODE=0;
  ALU n311_s (
    .SUM(n311_2),
    .COUT(n311_3),
    .I0(n3001_DOUT_3_1),
    .I1(n315_1),
    .I3(GND),
    .CIN(GND) 
);
defparam n311_s.ALU_MODE=0;
  ALU n3002_DOUT_1_s (
    .SUM(n3002_DOUT_1_1),
    .COUT(n3002_DOUT_1_2),
    .I0(n3001_DOUT_4_1),
    .I1(ch1_fre_l[1]),
    .I3(GND),
    .CIN(n311_3) 
);
defparam n3002_DOUT_1_s.ALU_MODE=0;
  ALU n3002_DOUT_2_s (
    .SUM(n3002_DOUT_2_1),
    .COUT(n3002_DOUT_2_2),
    .I0(n3001_DOUT_5_1),
    .I1(ch1_fre_l[2]),
    .I3(GND),
    .CIN(n3002_DOUT_1_2) 
);
defparam n3002_DOUT_2_s.ALU_MODE=0;
  ALU n3002_DOUT_3_s (
    .SUM(n3002_DOUT_3_1),
    .COUT(n3002_DOUT_3_2),
    .I0(n3001_DOUT_6_1),
    .I1(ch1_fre_l[3]),
    .I3(GND),
    .CIN(n3002_DOUT_2_2) 
);
defparam n3002_DOUT_3_s.ALU_MODE=0;
  ALU n3002_DOUT_4_s (
    .SUM(n3002_DOUT_4_1),
    .COUT(n3002_DOUT_4_2),
    .I0(n3001_DOUT_7_1),
    .I1(ch1_fre_l[4]),
    .I3(GND),
    .CIN(n3002_DOUT_3_2) 
);
defparam n3002_DOUT_4_s.ALU_MODE=0;
  ALU n3002_DOUT_5_s (
    .SUM(n3002_DOUT_5_1),
    .COUT(n3002_DOUT_5_2),
    .I0(n3001_DOUT_8_3),
    .I1(ch1_fre_l[5]),
    .I3(GND),
    .CIN(n3002_DOUT_4_2) 
);
defparam n3002_DOUT_5_s.ALU_MODE=0;
  ALU n3002_DOUT_6_s (
    .SUM(n3002_DOUT_6_1),
    .COUT(n3002_DOUT_6_2),
    .I0(GND),
    .I1(ch1_fre_l[6]),
    .I3(GND),
    .CIN(n3002_DOUT_5_2) 
);
defparam n3002_DOUT_6_s.ALU_MODE=0;
  ALU n3002_DOUT_7_s (
    .SUM(n3002_DOUT_7_1),
    .COUT(n3002_DOUT_8_3),
    .I0(GND),
    .I1(ch1_fre_l[7]),
    .I3(GND),
    .CIN(n3002_DOUT_6_2) 
);
defparam n3002_DOUT_7_s.ALU_MODE=0;
  ALU n310_s (
    .SUM(n310_2),
    .COUT(n310_3),
    .I0(n3002_DOUT_1_1),
    .I1(n315_1),
    .I3(GND),
    .CIN(GND) 
);
defparam n310_s.ALU_MODE=0;
  ALU n309_s (
    .SUM(n309_2),
    .COUT(n309_3),
    .I0(n3002_DOUT_2_1),
    .I1(ch1_fre_l[1]),
    .I3(GND),
    .CIN(n310_3) 
);
defparam n309_s.ALU_MODE=0;
  ALU n3003_DOUT_2_s (
    .SUM(n3003_DOUT_2_1),
    .COUT(n3003_DOUT_2_2),
    .I0(n3002_DOUT_3_1),
    .I1(ch1_fre_l[2]),
    .I3(GND),
    .CIN(n309_3) 
);
defparam n3003_DOUT_2_s.ALU_MODE=0;
  ALU n3003_DOUT_3_s (
    .SUM(n3003_DOUT_3_1),
    .COUT(n3003_DOUT_3_2),
    .I0(n3002_DOUT_4_1),
    .I1(ch1_fre_l[3]),
    .I3(GND),
    .CIN(n3003_DOUT_2_2) 
);
defparam n3003_DOUT_3_s.ALU_MODE=0;
  ALU n3003_DOUT_4_s (
    .SUM(n3003_DOUT_4_1),
    .COUT(n3003_DOUT_4_2),
    .I0(n3002_DOUT_5_1),
    .I1(ch1_fre_l[4]),
    .I3(GND),
    .CIN(n3003_DOUT_3_2) 
);
defparam n3003_DOUT_4_s.ALU_MODE=0;
  ALU n3003_DOUT_5_s (
    .SUM(n3003_DOUT_5_1),
    .COUT(n3003_DOUT_5_2),
    .I0(n3002_DOUT_6_1),
    .I1(ch1_fre_l[5]),
    .I3(GND),
    .CIN(n3003_DOUT_4_2) 
);
defparam n3003_DOUT_5_s.ALU_MODE=0;
  ALU n3003_DOUT_6_s (
    .SUM(n3003_DOUT_6_1),
    .COUT(n3003_DOUT_6_2),
    .I0(n3002_DOUT_7_1),
    .I1(ch1_fre_l[6]),
    .I3(GND),
    .CIN(n3003_DOUT_5_2) 
);
defparam n3003_DOUT_6_s.ALU_MODE=0;
  ALU n3003_DOUT_7_s (
    .SUM(n3003_DOUT_7_1),
    .COUT(n3003_DOUT_8_3),
    .I0(n3002_DOUT_8_3),
    .I1(ch1_fre_l[7]),
    .I3(GND),
    .CIN(n3003_DOUT_6_2) 
);
defparam n3003_DOUT_7_s.ALU_MODE=0;
  ALU n308_s (
    .SUM(n308_2),
    .COUT(n308_3),
    .I0(n3003_DOUT_2_1),
    .I1(n315_1),
    .I3(GND),
    .CIN(GND) 
);
defparam n308_s.ALU_MODE=0;
  ALU n307_s (
    .SUM(n307_2),
    .COUT(n307_3),
    .I0(n3003_DOUT_3_1),
    .I1(ch1_fre_l[1]),
    .I3(GND),
    .CIN(n308_3) 
);
defparam n307_s.ALU_MODE=0;
  ALU n306_s (
    .SUM(n306_2),
    .COUT(n306_3),
    .I0(n3003_DOUT_4_1),
    .I1(ch1_fre_l[2]),
    .I3(GND),
    .CIN(n307_3) 
);
defparam n306_s.ALU_MODE=0;
  ALU n305_s (
    .SUM(n305_2),
    .COUT(n305_3),
    .I0(n3003_DOUT_5_1),
    .I1(ch1_fre_l[3]),
    .I3(GND),
    .CIN(n306_3) 
);
defparam n305_s.ALU_MODE=0;
  ALU n304_s (
    .SUM(n304_2),
    .COUT(n304_3),
    .I0(n3003_DOUT_6_1),
    .I1(ch1_fre_l[4]),
    .I3(GND),
    .CIN(n305_3) 
);
defparam n304_s.ALU_MODE=0;
  ALU n303_s (
    .SUM(n303_2),
    .COUT(n303_3),
    .I0(n3003_DOUT_7_1),
    .I1(ch1_fre_l[5]),
    .I3(GND),
    .CIN(n304_3) 
);
defparam n303_s.ALU_MODE=0;
  ALU n302_s (
    .SUM(n302_2),
    .COUT(n302_3),
    .I0(n3003_DOUT_8_3),
    .I1(ch1_fre_l[6]),
    .I3(GND),
    .CIN(n303_3) 
);
defparam n302_s.ALU_MODE=0;
  ALU n301_s (
    .SUM(n301_2),
    .COUT(n300_9),
    .I0(GND),
    .I1(ch1_fre_l[7]),
    .I3(GND),
    .CIN(n302_3) 
);
defparam n301_s.ALU_MODE=0;
  ALU n379_s (
    .SUM(n379_2),
    .COUT(n379_3),
    .I0(ch2_fre_l[1]),
    .I1(n380_1),
    .I3(GND),
    .CIN(GND) 
);
defparam n379_s.ALU_MODE=0;
  ALU n378_s (
    .SUM(n378_2),
    .COUT(n378_3),
    .I0(ch2_fre_l[2]),
    .I1(ch2_fre_l[1]),
    .I3(GND),
    .CIN(n379_3) 
);
defparam n378_s.ALU_MODE=0;
  ALU n377_s (
    .SUM(n377_2),
    .COUT(n377_3),
    .I0(ch2_fre_l[3]),
    .I1(ch2_fre_l[2]),
    .I3(GND),
    .CIN(n378_3) 
);
defparam n377_s.ALU_MODE=0;
  ALU n3651_DOUT_3_s (
    .SUM(n3651_DOUT_3_1),
    .COUT(n3651_DOUT_3_2),
    .I0(ch2_fre_l[4]),
    .I1(ch2_fre_l[3]),
    .I3(GND),
    .CIN(n377_3) 
);
defparam n3651_DOUT_3_s.ALU_MODE=0;
  ALU n3651_DOUT_4_s (
    .SUM(n3651_DOUT_4_1),
    .COUT(n3651_DOUT_4_2),
    .I0(ch2_fre_l[5]),
    .I1(ch2_fre_l[4]),
    .I3(GND),
    .CIN(n3651_DOUT_3_2) 
);
defparam n3651_DOUT_4_s.ALU_MODE=0;
  ALU n3651_DOUT_5_s (
    .SUM(n3651_DOUT_5_1),
    .COUT(n3651_DOUT_5_2),
    .I0(ch2_fre_l[6]),
    .I1(ch2_fre_l[5]),
    .I3(GND),
    .CIN(n3651_DOUT_4_2) 
);
defparam n3651_DOUT_5_s.ALU_MODE=0;
  ALU n3651_DOUT_6_s (
    .SUM(n3651_DOUT_6_1),
    .COUT(n3651_DOUT_6_2),
    .I0(ch2_fre_l[7]),
    .I1(ch2_fre_l[6]),
    .I3(GND),
    .CIN(n3651_DOUT_5_2) 
);
defparam n3651_DOUT_6_s.ALU_MODE=0;
  ALU n3651_DOUT_7_s (
    .SUM(n3651_DOUT_7_1),
    .COUT(n3651_DOUT_8_3),
    .I0(GND),
    .I1(ch2_fre_l[7]),
    .I3(GND),
    .CIN(n3651_DOUT_6_2) 
);
defparam n3651_DOUT_7_s.ALU_MODE=0;
  ALU n376_s (
    .SUM(n376_2),
    .COUT(n376_3),
    .I0(n3651_DOUT_3_1),
    .I1(n380_1),
    .I3(GND),
    .CIN(GND) 
);
defparam n376_s.ALU_MODE=0;
  ALU n3652_DOUT_1_s (
    .SUM(n3652_DOUT_1_1),
    .COUT(n3652_DOUT_1_2),
    .I0(n3651_DOUT_4_1),
    .I1(ch2_fre_l[1]),
    .I3(GND),
    .CIN(n376_3) 
);
defparam n3652_DOUT_1_s.ALU_MODE=0;
  ALU n3652_DOUT_2_s (
    .SUM(n3652_DOUT_2_1),
    .COUT(n3652_DOUT_2_2),
    .I0(n3651_DOUT_5_1),
    .I1(ch2_fre_l[2]),
    .I3(GND),
    .CIN(n3652_DOUT_1_2) 
);
defparam n3652_DOUT_2_s.ALU_MODE=0;
  ALU n3652_DOUT_3_s (
    .SUM(n3652_DOUT_3_1),
    .COUT(n3652_DOUT_3_2),
    .I0(n3651_DOUT_6_1),
    .I1(ch2_fre_l[3]),
    .I3(GND),
    .CIN(n3652_DOUT_2_2) 
);
defparam n3652_DOUT_3_s.ALU_MODE=0;
  ALU n3652_DOUT_4_s (
    .SUM(n3652_DOUT_4_1),
    .COUT(n3652_DOUT_4_2),
    .I0(n3651_DOUT_7_1),
    .I1(ch2_fre_l[4]),
    .I3(GND),
    .CIN(n3652_DOUT_3_2) 
);
defparam n3652_DOUT_4_s.ALU_MODE=0;
  ALU n3652_DOUT_5_s (
    .SUM(n3652_DOUT_5_1),
    .COUT(n3652_DOUT_5_2),
    .I0(n3651_DOUT_8_3),
    .I1(ch2_fre_l[5]),
    .I3(GND),
    .CIN(n3652_DOUT_4_2) 
);
defparam n3652_DOUT_5_s.ALU_MODE=0;
  ALU n3652_DOUT_6_s (
    .SUM(n3652_DOUT_6_1),
    .COUT(n3652_DOUT_6_2),
    .I0(GND),
    .I1(ch2_fre_l[6]),
    .I3(GND),
    .CIN(n3652_DOUT_5_2) 
);
defparam n3652_DOUT_6_s.ALU_MODE=0;
  ALU n3652_DOUT_7_s (
    .SUM(n3652_DOUT_7_1),
    .COUT(n3652_DOUT_8_3),
    .I0(GND),
    .I1(ch2_fre_l[7]),
    .I3(GND),
    .CIN(n3652_DOUT_6_2) 
);
defparam n3652_DOUT_7_s.ALU_MODE=0;
  ALU n375_s (
    .SUM(n375_2),
    .COUT(n375_3),
    .I0(n3652_DOUT_1_1),
    .I1(n380_1),
    .I3(GND),
    .CIN(GND) 
);
defparam n375_s.ALU_MODE=0;
  ALU n374_s (
    .SUM(n374_2),
    .COUT(n374_3),
    .I0(n3652_DOUT_2_1),
    .I1(ch2_fre_l[1]),
    .I3(GND),
    .CIN(n375_3) 
);
defparam n374_s.ALU_MODE=0;
  ALU n3653_DOUT_2_s (
    .SUM(n3653_DOUT_2_1),
    .COUT(n3653_DOUT_2_2),
    .I0(n3652_DOUT_3_1),
    .I1(ch2_fre_l[2]),
    .I3(GND),
    .CIN(n374_3) 
);
defparam n3653_DOUT_2_s.ALU_MODE=0;
  ALU n3653_DOUT_3_s (
    .SUM(n3653_DOUT_3_1),
    .COUT(n3653_DOUT_3_2),
    .I0(n3652_DOUT_4_1),
    .I1(ch2_fre_l[3]),
    .I3(GND),
    .CIN(n3653_DOUT_2_2) 
);
defparam n3653_DOUT_3_s.ALU_MODE=0;
  ALU n3653_DOUT_4_s (
    .SUM(n3653_DOUT_4_1),
    .COUT(n3653_DOUT_4_2),
    .I0(n3652_DOUT_5_1),
    .I1(ch2_fre_l[4]),
    .I3(GND),
    .CIN(n3653_DOUT_3_2) 
);
defparam n3653_DOUT_4_s.ALU_MODE=0;
  ALU n3653_DOUT_5_s (
    .SUM(n3653_DOUT_5_1),
    .COUT(n3653_DOUT_5_2),
    .I0(n3652_DOUT_6_1),
    .I1(ch2_fre_l[5]),
    .I3(GND),
    .CIN(n3653_DOUT_4_2) 
);
defparam n3653_DOUT_5_s.ALU_MODE=0;
  ALU n3653_DOUT_6_s (
    .SUM(n3653_DOUT_6_1),
    .COUT(n3653_DOUT_6_2),
    .I0(n3652_DOUT_7_1),
    .I1(ch2_fre_l[6]),
    .I3(GND),
    .CIN(n3653_DOUT_5_2) 
);
defparam n3653_DOUT_6_s.ALU_MODE=0;
  ALU n3653_DOUT_7_s (
    .SUM(n3653_DOUT_7_1),
    .COUT(n3653_DOUT_8_3),
    .I0(n3652_DOUT_8_3),
    .I1(ch2_fre_l[7]),
    .I3(GND),
    .CIN(n3653_DOUT_6_2) 
);
defparam n3653_DOUT_7_s.ALU_MODE=0;
  ALU n373_s (
    .SUM(n373_2),
    .COUT(n373_3),
    .I0(n3653_DOUT_2_1),
    .I1(n380_1),
    .I3(GND),
    .CIN(GND) 
);
defparam n373_s.ALU_MODE=0;
  ALU n372_s (
    .SUM(n372_2),
    .COUT(n372_3),
    .I0(n3653_DOUT_3_1),
    .I1(ch2_fre_l[1]),
    .I3(GND),
    .CIN(n373_3) 
);
defparam n372_s.ALU_MODE=0;
  ALU n371_s (
    .SUM(n371_2),
    .COUT(n371_3),
    .I0(n3653_DOUT_4_1),
    .I1(ch2_fre_l[2]),
    .I3(GND),
    .CIN(n372_3) 
);
defparam n371_s.ALU_MODE=0;
  ALU n370_s (
    .SUM(n370_2),
    .COUT(n370_3),
    .I0(n3653_DOUT_5_1),
    .I1(ch2_fre_l[3]),
    .I3(GND),
    .CIN(n371_3) 
);
defparam n370_s.ALU_MODE=0;
  ALU n369_s (
    .SUM(n369_2),
    .COUT(n369_3),
    .I0(n3653_DOUT_6_1),
    .I1(ch2_fre_l[4]),
    .I3(GND),
    .CIN(n370_3) 
);
defparam n369_s.ALU_MODE=0;
  ALU n368_s (
    .SUM(n368_2),
    .COUT(n368_3),
    .I0(n3653_DOUT_7_1),
    .I1(ch2_fre_l[5]),
    .I3(GND),
    .CIN(n369_3) 
);
defparam n368_s.ALU_MODE=0;
  ALU n367_s (
    .SUM(n367_2),
    .COUT(n367_3),
    .I0(n3653_DOUT_8_3),
    .I1(ch2_fre_l[6]),
    .I3(GND),
    .CIN(n368_3) 
);
defparam n367_s.ALU_MODE=0;
  ALU n366_s (
    .SUM(n366_2),
    .COUT(n365_9),
    .I0(GND),
    .I1(ch2_fre_l[7]),
    .I3(GND),
    .CIN(n367_3) 
);
defparam n366_s.ALU_MODE=0;
  ALU n606_s0 (
    .SUM(n606_2),
    .COUT(n606_3),
    .I0(ch1_FREQ_CTRL_Z[0]),
    .I1(ch2_FREQ_CTRL_Z[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n606_s0.ALU_MODE=3;
  ALU n607_s0 (
    .SUM(n607_2),
    .COUT(n607_3),
    .I0(ch1_FREQ_CTRL_Z[1]),
    .I1(ch2_FREQ_CTRL_Z[1]),
    .I3(GND),
    .CIN(n606_3) 
);
defparam n607_s0.ALU_MODE=3;
  ALU n608_s0 (
    .SUM(n608_2),
    .COUT(n608_3),
    .I0(ch1_FREQ_CTRL_Z[2]),
    .I1(ch2_FREQ_CTRL_Z[2]),
    .I3(GND),
    .CIN(n607_3) 
);
defparam n608_s0.ALU_MODE=3;
  ALU n609_s0 (
    .SUM(n609_2),
    .COUT(n609_3),
    .I0(ch1_FREQ_CTRL_Z[3]),
    .I1(ch2_FREQ_CTRL_Z[3]),
    .I3(GND),
    .CIN(n608_3) 
);
defparam n609_s0.ALU_MODE=3;
  ALU n610_s0 (
    .SUM(n610_2),
    .COUT(n610_3),
    .I0(ch1_FREQ_CTRL_Z[4]),
    .I1(ch2_FREQ_CTRL_Z[4]),
    .I3(GND),
    .CIN(n609_3) 
);
defparam n610_s0.ALU_MODE=3;
  ALU n611_s0 (
    .SUM(n611_2),
    .COUT(n611_3),
    .I0(ch1_FREQ_CTRL_Z[5]),
    .I1(ch2_FREQ_CTRL_Z[5]),
    .I3(GND),
    .CIN(n610_3) 
);
defparam n611_s0.ALU_MODE=3;
  ALU n612_s0 (
    .SUM(n612_2),
    .COUT(n612_3),
    .I0(ch1_FREQ_CTRL_Z[6]),
    .I1(ch2_FREQ_CTRL_Z[6]),
    .I3(GND),
    .CIN(n611_3) 
);
defparam n612_s0.ALU_MODE=3;
  ALU n613_s0 (
    .SUM(n613_2),
    .COUT(n613_3),
    .I0(ch1_FREQ_CTRL_Z[7]),
    .I1(ch2_FREQ_CTRL_Z[7]),
    .I3(GND),
    .CIN(n612_3) 
);
defparam n613_s0.ALU_MODE=3;
  ALU n614_s0 (
    .SUM(n614_2),
    .COUT(n614_3),
    .I0(ch1_FREQ_CTRL_Z[8]),
    .I1(ch2_FREQ_CTRL_Z[8]),
    .I3(GND),
    .CIN(n613_3) 
);
defparam n614_s0.ALU_MODE=3;
  ALU n615_s0 (
    .SUM(n615_2),
    .COUT(n615_3),
    .I0(ch1_FREQ_CTRL_Z[9]),
    .I1(ch2_FREQ_CTRL_Z[9]),
    .I3(GND),
    .CIN(n614_3) 
);
defparam n615_s0.ALU_MODE=3;
  ALU n616_s0 (
    .SUM(n616_2),
    .COUT(n616_3),
    .I0(ch1_FREQ_CTRL_Z[10]),
    .I1(ch2_FREQ_CTRL_Z[10]),
    .I3(GND),
    .CIN(n615_3) 
);
defparam n616_s0.ALU_MODE=3;
  ALU n617_s0 (
    .SUM(n617_2),
    .COUT(n617_3),
    .I0(ch1_FREQ_CTRL_Z[11]),
    .I1(ch2_FREQ_CTRL_Z[11]),
    .I3(GND),
    .CIN(n616_3) 
);
defparam n617_s0.ALU_MODE=3;
  ALU n618_s0 (
    .SUM(n618_2),
    .COUT(n618_3),
    .I0(ch1_FREQ_CTRL_Z[12]),
    .I1(ch2_FREQ_CTRL_Z[12]),
    .I3(GND),
    .CIN(n617_3) 
);
defparam n618_s0.ALU_MODE=3;
  ALU n619_s0 (
    .SUM(n619_2),
    .COUT(n619_3),
    .I0(ch1_FREQ_CTRL_Z[13]),
    .I1(ch2_FREQ_CTRL_Z[13]),
    .I3(GND),
    .CIN(n618_3) 
);
defparam n619_s0.ALU_MODE=3;
  ALU n620_s0 (
    .SUM(n620_2),
    .COUT(n620_3),
    .I0(ch1_FREQ_CTRL_Z[14]),
    .I1(ch2_FREQ_CTRL_Z[14]),
    .I3(GND),
    .CIN(n619_3) 
);
defparam n620_s0.ALU_MODE=3;
  ALU n621_s0 (
    .SUM(n621_2),
    .COUT(n621_3),
    .I0(ch1_FREQ_CTRL_Z[15]),
    .I1(ch2_FREQ_CTRL_Z[15]),
    .I3(GND),
    .CIN(n620_3) 
);
defparam n621_s0.ALU_MODE=3;
  ALU n622_s0 (
    .SUM(n622_2),
    .COUT(n622_3),
    .I0(ch1_FREQ_CTRL_Z[16]),
    .I1(ch2_FREQ_CTRL_Z[16]),
    .I3(GND),
    .CIN(n621_3) 
);
defparam n622_s0.ALU_MODE=3;
  ALU n623_s0 (
    .SUM(n623_2),
    .COUT(n623_3),
    .I0(ch1_FREQ_CTRL_Z[17]),
    .I1(ch2_FREQ_CTRL_Z[17]),
    .I3(GND),
    .CIN(n622_3) 
);
defparam n623_s0.ALU_MODE=3;
  ALU n624_s0 (
    .SUM(n624_2),
    .COUT(n624_3),
    .I0(ch1_FREQ_CTRL_Z[18]),
    .I1(ch2_FREQ_CTRL_Z[18]),
    .I3(GND),
    .CIN(n623_3) 
);
defparam n624_s0.ALU_MODE=3;
  ALU n625_s0 (
    .SUM(n625_2),
    .COUT(n625_3),
    .I0(ch1_FREQ_CTRL_Z[19]),
    .I1(ch2_FREQ_CTRL_Z[19]),
    .I3(GND),
    .CIN(n624_3) 
);
defparam n625_s0.ALU_MODE=3;
  ALU n626_s0 (
    .SUM(n626_2),
    .COUT(n626_3),
    .I0(ch1_FREQ_CTRL_Z[20]),
    .I1(ch2_FREQ_CTRL_Z[20]),
    .I3(GND),
    .CIN(n625_3) 
);
defparam n626_s0.ALU_MODE=3;
  ALU n627_s0 (
    .SUM(n627_2),
    .COUT(n627_3),
    .I0(ch1_FREQ_CTRL_Z[21]),
    .I1(ch2_FREQ_CTRL_Z[21]),
    .I3(GND),
    .CIN(n626_3) 
);
defparam n627_s0.ALU_MODE=3;
  ALU n628_s0 (
    .SUM(n628_2),
    .COUT(n628_3),
    .I0(ch1_FREQ_CTRL_Z[22]),
    .I1(ch2_FREQ_CTRL_Z[22]),
    .I3(GND),
    .CIN(n627_3) 
);
defparam n628_s0.ALU_MODE=3;
  ALU n629_s0 (
    .SUM(n629_2),
    .COUT(n629_3),
    .I0(ch1_FREQ_CTRL_Z[23]),
    .I1(ch2_FREQ_CTRL_Z[23]),
    .I3(GND),
    .CIN(n628_3) 
);
defparam n629_s0.ALU_MODE=3;
  key_filter tb (
    .sys_clk_d(sys_clk_d),
    .n215_5(n215_5),
    .wave_o_f(wave_o_f),
    .wave_o(wave_o)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* key_control */
module top_dds (
  sys_clk,
  sys_rst_n,
  ch_sw,
  wave,
  fre_h,
  fre_l,
  pha,
  data_in,
  dac_CH1,
  dac_CH2
)
;
input sys_clk;
input sys_rst_n;
input ch_sw;
input wave;
input fre_h;
input fre_l;
input pha;
input [7:0] data_in;
output [7:0] dac_CH1;
output [7:0] dac_CH2;
wire sys_clk_d;
wire sys_rst_n_d;
wire ch_sw_d;
wire wave_d;
wire fre_h_d;
wire fre_l_d;
wire pha_d;
wire n7_4;
wire n151_3;
wire n153_3;
wire n155_3;
wire n157_3;
wire n215_5;
wire n151_3_4;
wire n153_3_5;
wire n155_3_6;
wire n157_3_7;
wire fre_add_r_Z;
wire [7:0] data_in_d;
wire [7:0] dac_CH1_d;
wire [7:0] dac_CH2_d;
wire [3:0] ch1_wave_select_Z;
wire [3:0] ch2_wave_select_Z;
wire [24:0] ch1_FREQ_CTRL_Z;
wire [24:0] ch2_FREQ_CTRL_Z;
wire [9:2] ch1_PHASE_CTRL_Z;
wire [9:2] ch2_PHASE_CTRL_Z;
wire VCC;
wire GND;
  IBUF sys_clk_ibuf (
    .O(sys_clk_d),
    .I(sys_clk) 
);
  IBUF sys_rst_n_ibuf (
    .O(sys_rst_n_d),
    .I(sys_rst_n) 
);
  IBUF ch_sw_ibuf (
    .O(ch_sw_d),
    .I(ch_sw) 
);
  IBUF wave_ibuf (
    .O(wave_d),
    .I(wave) 
);
  IBUF fre_h_ibuf (
    .O(fre_h_d),
    .I(fre_h) 
);
  IBUF fre_l_ibuf (
    .O(fre_l_d),
    .I(fre_l) 
);
  IBUF pha_ibuf (
    .O(pha_d),
    .I(pha) 
);
  IBUF data_in_0_ibuf (
    .O(data_in_d[0]),
    .I(data_in[0]) 
);
  IBUF data_in_1_ibuf (
    .O(data_in_d[1]),
    .I(data_in[1]) 
);
  IBUF data_in_2_ibuf (
    .O(data_in_d[2]),
    .I(data_in[2]) 
);
  IBUF data_in_3_ibuf (
    .O(data_in_d[3]),
    .I(data_in[3]) 
);
  IBUF data_in_4_ibuf (
    .O(data_in_d[4]),
    .I(data_in[4]) 
);
  IBUF data_in_5_ibuf (
    .O(data_in_d[5]),
    .I(data_in[5]) 
);
  IBUF data_in_6_ibuf (
    .O(data_in_d[6]),
    .I(data_in[6]) 
);
  IBUF data_in_7_ibuf (
    .O(data_in_d[7]),
    .I(data_in[7]) 
);
  OBUF dac_CH1_0_obuf (
    .O(dac_CH1[0]),
    .I(dac_CH1_d[0]) 
);
  OBUF dac_CH1_1_obuf (
    .O(dac_CH1[1]),
    .I(dac_CH1_d[1]) 
);
  OBUF dac_CH1_2_obuf (
    .O(dac_CH1[2]),
    .I(dac_CH1_d[2]) 
);
  OBUF dac_CH1_3_obuf (
    .O(dac_CH1[3]),
    .I(dac_CH1_d[3]) 
);
  OBUF dac_CH1_4_obuf (
    .O(dac_CH1[4]),
    .I(dac_CH1_d[4]) 
);
  OBUF dac_CH1_5_obuf (
    .O(dac_CH1[5]),
    .I(dac_CH1_d[5]) 
);
  OBUF dac_CH1_6_obuf (
    .O(dac_CH1[6]),
    .I(dac_CH1_d[6]) 
);
  OBUF dac_CH1_7_obuf (
    .O(dac_CH1[7]),
    .I(dac_CH1_d[7]) 
);
  OBUF dac_CH2_0_obuf (
    .O(dac_CH2[0]),
    .I(dac_CH2_d[0]) 
);
  OBUF dac_CH2_1_obuf (
    .O(dac_CH2[1]),
    .I(dac_CH2_d[1]) 
);
  OBUF dac_CH2_2_obuf (
    .O(dac_CH2[2]),
    .I(dac_CH2_d[2]) 
);
  OBUF dac_CH2_3_obuf (
    .O(dac_CH2[3]),
    .I(dac_CH2_d[3]) 
);
  OBUF dac_CH2_4_obuf (
    .O(dac_CH2[4]),
    .I(dac_CH2_d[4]) 
);
  OBUF dac_CH2_5_obuf (
    .O(dac_CH2[5]),
    .I(dac_CH2_d[5]) 
);
  OBUF dac_CH2_6_obuf (
    .O(dac_CH2[6]),
    .I(dac_CH2_d[6]) 
);
  OBUF dac_CH2_7_obuf (
    .O(dac_CH2[7]),
    .I(dac_CH2_d[7]) 
);
  dds dds_CH1 (
    .sys_clk_d(sys_clk_d),
    .sys_rst_n_d(sys_rst_n_d),
    .fre_add_r_Z(fre_add_r_Z),
    .ch1_FREQ_CTRL_Z(ch1_FREQ_CTRL_Z[24:0]),
    .ch1_PHASE_CTRL_Z(ch1_PHASE_CTRL_Z[9:2]),
    .ch1_wave_select_Z(ch1_wave_select_Z[3:0]),
    .n7_4(n7_4),
    .n151_3(n151_3),
    .n153_3(n153_3),
    .n155_3(n155_3),
    .n157_3(n157_3),
    .n215_5(n215_5),
    .dac_CH1_d(dac_CH1_d[7:0])
);
  dds_0 dds_CH2 (
    .sys_clk_d(sys_clk_d),
    .n7_4(n7_4),
    .n215_5(n215_5),
    .sys_rst_n_d(sys_rst_n_d),
    .ch2_FREQ_CTRL_Z(ch2_FREQ_CTRL_Z[24:0]),
    .ch2_PHASE_CTRL_Z(ch2_PHASE_CTRL_Z[9:2]),
    .ch2_wave_select_Z(ch2_wave_select_Z[3:0]),
    .n151_3(n151_3_4),
    .n153_3(n153_3_5),
    .n155_3(n155_3_6),
    .n157_3(n157_3_7),
    .dac_CH2_d(dac_CH2_d[7:0])
);
  key_control key_control_inst (
    .sys_clk_d(sys_clk_d),
    .n215_5(n215_5),
    .wave_d(wave_d),
    .fre_h_d(fre_h_d),
    .fre_l_d(fre_l_d),
    .pha_d(pha_d),
    .n157_3(n157_3),
    .n155_3(n155_3),
    .n153_3(n153_3),
    .n151_3(n151_3),
    .n157_3_0(n157_3_7),
    .n155_3_1(n155_3_6),
    .n153_3_2(n153_3_5),
    .n151_3_3(n151_3_4),
    .ch_sw_d(ch_sw_d),
    .sys_rst_n_d(sys_rst_n_d),
    .data_in_d(data_in_d[7:0]),
    .fre_add_r_Z(fre_add_r_Z),
    .ch1_wave_select_Z(ch1_wave_select_Z[3:0]),
    .ch2_wave_select_Z(ch2_wave_select_Z[3:0]),
    .ch1_FREQ_CTRL_Z(ch1_FREQ_CTRL_Z[24:0]),
    .ch2_FREQ_CTRL_Z(ch2_FREQ_CTRL_Z[24:0]),
    .ch1_PHASE_CTRL_Z(ch1_PHASE_CTRL_Z[9:2]),
    .ch2_PHASE_CTRL_Z(ch2_PHASE_CTRL_Z[9:2])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* top_dds */
