Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.3 (lin32) Build 329390 Wed Oct 16 18:28:36 MDT 2013
| Date         : Wed Feb 11 21:33:19 2015
| Host         : agilehw-laptop running 32-bit Ubuntu 10.04.4 LTS
| Command      : report_utilization -file FinalDesign_wrapper_utilization_synth.rpt -pb FinalDesign_wrapper_utilization_synth.pb
| Design       : FinalDesign_wrapper
| Device       : xc7z020
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
2. Memory
3. DSP
4. IO and GTX Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Loced | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs*                | 4827 |     0 |     53200 |  9.07 |
|   LUT as Logic             | 4452 |     0 |     53200 |  8.36 |
|   LUT as Memory            |  375 |     0 |     17400 |  2.15 |
|     LUT as Distributed RAM |   75 |     0 |           |       |
|     LUT as Shift Register  |  300 |     0 |           |       |
| Slice Registers            | 5623 |    20 |    106400 |  5.28 |
|   Register as Flip Flop    | 5623 |    20 |    106400 |  5.28 |
|   Register as Latch        |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                   |   73 |     0 |     26600 |  0.27 |
| F8 Muxes                   |    0 |     0 |     13300 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis for a more realistic count.


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Loced | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  7.5 |     0 |       140 |  5.00 |
|   RAMB36/FIFO*    |    7 |     0 |       140 |  5.00 |
|     FIFO36E1 only |    5 |       |           |       |
|     RAMB36E1 only |    2 |       |           |       |
|   RAMB18          |    1 |     0 |       280 |  0.35 |
|     RAMB18E1 only |    1 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Loced | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    7 |     0 |       220 |  3.18 |
|   DSP48E1 only |    7 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GTX Specific
----------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Loced | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |   23 |     0 |       200 | 11.50 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| IBUFGDS                     |    0 |     0 |       192 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |         0 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         0 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    2 |     1 |       200 |  1.00 |
|   ODDR                      |    2 |     1 |           |       |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Loced | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    5 |     0 |        32 | 15.62 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    1 |     0 |         4 | 25.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Loced | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+------------+------+
|  Ref Name  | Used |
+------------+------+
| FDRE       | 5362 |
| LUT6       | 1693 |
| LUT5       |  967 |
| LUT3       |  941 |
| LUT2       |  694 |
| LUT4       |  508 |
| LUT1       |  412 |
| SRL16E     |  253 |
| FDSE       |  227 |
| CARRY4     |  196 |
| BIBUF      |  130 |
| RAMD32     |  110 |
| MUXF7      |   73 |
| SRLC32E    |   47 |
| RAMS32     |   36 |
| OBUFT      |   23 |
| FDCE       |   22 |
| FDPE       |   12 |
| DSP48E1    |    7 |
| FIFO36E1   |    5 |
| BUFG       |    5 |
| RAMB36E1   |    2 |
| ODDR       |    2 |
| IBUF       |    2 |
| RAMS64E    |    1 |
| RAMB18E1   |    1 |
| PS7        |    1 |
| MMCME2_ADV |    1 |
+------------+------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


