//	ADDA DualBand Generation Program
//	On Terasic DE0 Platform
// (C) 2012 TYLEE @ RFVLSI LAB, NCTU
// All Rights Reserved.

module DE0_ADDA_TY_DUALBAND(
	input			CLOCK_50,	// Clock 50 MHz, PIN R8
	output		[7:0] LED,	// LED	
	input			SW0, 	// DIP Switches
	output			[33:0]GPIO_0_D,	//	GPIO 0 
	output			[33:0]GPIO_1_D	// GPIO 1
);

assign	LED[7:0]		=	8'b1010_1010;



assign	{GPIO_1_D[17],GPIO_1_D[19],GPIO_1_D[20],GPIO_1_D[22],GPIO_1_D[21],GPIO_1_D[23],GPIO_1_D[25],GPIO_1_D[27],
         GPIO_1_D[24],GPIO_1_D[26],GPIO_1_D[29],GPIO_1_D[31],GPIO_1_D[28],GPIO_1_D[30]} = sin_out; //B

assign	{GPIO_1_D[0],GPIO_1_D[1],GPIO_1_D[2],GPIO_1_D[4],GPIO_1_D[3],GPIO_1_D[5],GPIO_1_D[6],GPIO_1_D[8],
         GPIO_1_D[7],GPIO_1_D[9],GPIO_1_D[10],GPIO_1_D[12],GPIO_1_D[11],GPIO_1_D[13]} = sin_out; //A

assign	GPIO_0_D[33:0] = GPIO_1_D[33:0];
assign  GPIO_1_D[33] = 1; //Mode Select. 1 = dual port, 0 = interleaved.

assign  GPIO_1_D[16] = CLOCK_50; //PLL Clock to DAC_B
assign  GPIO_1_D[18] = 1'bz;		// No connection
assign  GPIO_1_D[14] = CLOCK_50; //PLL Clock to DAC_A

assign  GPIO_1_D[32] = CLOCK_50; //Input write signal for PORT B
assign  GPIO_1_D[15] = CLOCK_50; //Input write signal for PORT A

//wire  	[13:0]	cos_out;
wire  	[13:0]	sin_out;
wire  	[8:0]	counter_out;

dualband_gen dualbandU0 (CLOCK_50, SW0, counter_out[8:0],sin_out[13:0]);

endmodule
