+++ calling  ./simv_52144_applicative_pattern +UVM_VERBOSITY=UVM_MEDIUM +bus_conflict_off +warn=noFCICIO -ucli -assert nopostproc +UVM_LOG_RECORD -verdi_opts '-ssr Verdi.ses' +uvm_set_type_override=top_default_seq,applicative_pattern_seq -i run.tcl -vcs_assert off +UVM_VERDI_TRACE="UVM_AWARE+RAL+TLM+MSG+HIER+PRINT" +UVM_LOG_RECORD +UVM_TESTNAME=top_test +UVM_TR_RECORD +vcs+lic+wait -reportstats -cm line+cond+fsm+tgl+branch+assert -cm_dir DIGITAL/results/vcs/applicative_pattern.vdb -lca   +fsdbfile+applicative_pattern.fsdb
 ++ in dir   /nfs/wrk.zaa/sim/52144/m52144a/applicative_pattern
 ++ on host  ex04.elmos.de
 ++ user     zaa
 ++ start    2025-06-08T17:33:45
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS Release Notes

Chronologic VCS simulator copyright 1991-2021
Contains Synopsys proprietary information.
Compiler version S-2021.09-1_Full64; Runtime version S-2021.09-1_Full64;  Jun  8 19:33 2025
UVM_INFO /common/run/synopsys/vcs/S-2021.09-1/etc/uvm-1.2/src/base/uvm_root.svh(402) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2.Synopsys
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)


 VCS Coverage Metrics Release S-2021.09-1_Full64 Copyright (c) 1991-2021 by Synopsys Inc.
ucli% source dump.tcl
*Verdi* Loading libsscore_vcsmx202109.so
FSDB Dumper for VCS-MX, Release Verdi_U-2023.03-1, Linux x86_64/64bit, 04/17/2023
(C) 1996 - 2023 by Synopsys, Inc.
*Verdi* : Create FSDB file 'applicative_pattern.fsdb'
*Verdi* : fsdbDumpon("glitch") - All FSDB files at 0 ps.
*Verdi* : Begin traversing the scope (top_tb), layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
*Verdi* : Flush all FSDB Files at 0 ps.
1
ucli% if { [info exists ::env(GATE_LEVEL)] } {
	source tcheck.tcl
}
ucli% run
*Verdi* Enable Verdi Message Catcher.
UVM_INFO /common/run/synopsys/vcs/S-2021.09-1/etc/uvm-1.2/src/verdi/uvm_custom_install_verdi_recorder.sv(283) @ 0: reporter [VERDI_TR_AUTO] +UVM_TR_RECORD implicitly enables recording_details to UVM_FULL for all components. For explicit control use +UVM_DISABLE_AUTO_COMPONENT and set recording_detail on components accordingly
UVM_INFO @ 0: reporter [RNTST] Running test top_test...

<<SiDENSE_IPS_WARN [0]:\top_tb.th.i_dut_wrapper.xtop.xdigtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.U_OTPWRAP_L3_TOP.U_OTPWRAP_L2_CPU.U_OTPWRAP_L1_JTAG.U_OTPWRAP_L0_ATPG.GEN_TSMC.U_OTP4KX12 .u_ips:   Not Allowed controls for VRR applied. {VRREN,MRR[15],MRR[12:7]} = x_x_xxxxxx

<<SiDENSE_IPS_WARN [0]:\top_tb.th.i_dut_wrapper.xtop.xdigtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.U_OTPWRAP_L3_TOP.U_OTPWRAP_L2_CPU.U_OTPWRAP_L1_JTAG.U_OTPWRAP_L0_ATPG.GEN_TSMC.U_OTP4KX12 .u_ips:   Not Allowed controls for VREF applied. {VRREN,MRR[15],MRR[12:7]} = x_x_xxxxxx

<<SiDENSE_IPS_WARN [0]:\top_tb.th.i_dut_wrapper.xtop.xdigtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.U_OTPWRAP_L3_TOP.U_OTPWRAP_L2_CPU.U_OTPWRAP_L1_JTAG.U_OTPWRAP_L0_ATPG.GEN_TSMC.U_OTP4KX12 .u_ips:   Not Allowed controls for VBG applied. {VRREN,MRR[15],MRR[12:7]} = x_x_xxxxxx
UVM_INFO @ 0: reporter [UVM_CMDLINE_PROC] Applying type override from the command line: +uvm_set_type_override=top_default_seq,applicative_pattern_seq
UVM_INFO   @       0.0000000us:  [UVM_VERDI_DPI]         uvm_verdi DPI routines are compiled off. Recompile without +define+UVM_NO_VERDI_DPI 
UVM_INFO   @       0.0000000us:  [applicative_pattern_seq] applicative_pattern_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(92) 
*Verdi* Enable Verdi Recorder.
Info: Verdi UVM 1.2 Hooks File 06/17/2014 
UVM_INFO   @       0.0010000us:  [sim:task]              applicative_pattern 
UVM_INFO   @    2240.0130000us:  [applicative_pattern_seq] Starting pattern  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(299) 
UVM_INFO   @    2241.0130000us:  [applicative_pattern_seq] reset SPI  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(414) 
UVM_INFO   @    2256.4530000us:  [applicative_pattern_seq] check RESB debouncer  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(414) 
UVM_INFO   @    2256.4530000us:  [applicative_pattern_seq] write ECC_IRQ_MASK register  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(414) 
UVM_INFO   @    2272.8930000us:  [applicative_pattern_seq] read ECC_IRQ_MASK register again  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(414) 
UVM_INFO   @    2288.3330000us:  [applicative_pattern_seq] apply short pulse at RESB  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(414) 
UVM_INFO   @    2293.8330000us:  [applicative_pattern_seq] read ECC_IRQ_MASK after short RESB pulse  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(414) 
UVM_INFO   @    2309.2730000us:  [applicative_pattern_seq] set RESB => 0  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(414) 
UVM_INFO   @    2319.2730000us:  [applicative_pattern_seq] set RESB => 1  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(414) 
UVM_INFO   @    2329.2730000us:  [applicative_pattern_seq] read ECC_IRQ_MASK after RESB pulse  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(414) 
UVM_INFO   @    2744.7130000us:  [applicative_pattern_seq] enable CLKREF input  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(414) 
UVM_INFO   @    3144.7130000us:  [applicative_pattern_seq] make SPI buffer full and thus set BFWB pin  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(414) 
UVM_INFO   @    3938.9730000us:  [applicative_pattern_seq] set bit time to BITTIME_16US  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(414) 
UVM_INFO   @    3955.4130000us:  [applicative_pattern_seq] set CRM_TIME to   ý  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(414) 
UVM_INFO   @    3971.8530000us:  [applicative_pattern_seq] read CRM_TIME  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(414) 
UVM_INFO   @    4444.7130000us:  [applicative_pattern_seq] read interrupt registers  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(414) 
UVM_INFO   @    4494.0330000us:  [applicative_pattern_seq] Clear interrupts  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(414) 
UVM_INFO   @    4566.5130000us:  [applicative_pattern_seq] Do SPI communication with CSB high  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(414) 
UVM_INFO   @    4592.9130000us:  [applicative_pattern_seq] start CRM via SPI  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(414) 
UVM_INFO   @    4771.0151650us:  [applicative_pattern_seq] DSI channel 1 command (start of transmission)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(414) 
UVM_INFO   @    5381.0151650us:  [applicative_pattern_seq] DSI channel 0 response (start of transmission of packet 0)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(414) 
UVM_INFO   @    5454.5161650us:  [m_master_transmission_checker_0] ignored unexpected slave response  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(418) 
UVM_INFO   @    5669.0151920us:  [applicative_pattern_seq] DSI channel 0 command (start of transmission)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(414) 
UVM_INFO   @    6279.0151920us:  [applicative_pattern_seq] DSI channel 0 response (start of transmission of packet 0)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(414) 
UVM_INFO   @    6352.5161920us:  [m_master_transmission_checker_1] ignored unexpected slave response  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(418) 
UVM_INFO   @    6429.0151920us:  [sim:description:2]     **uploading TDMA scheme with 3 packets at channels 11 
UVM_INFO   @    6429.0151920us:  [applicative_pattern_seq] upload TDMA scheme  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(414) 
UVM_INFO   @    6429.0151920us:  [upload_tdma_scheme_seq] upload_tdma_scheme_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(92) 
UVM_INFO   @    6530.8761920us:  [upload_tdma_scheme_seq] uploaded TDMA scheme:
 TDMA Scheme: 3 packets, period = 600 us
  0 | Symbols:  13 | SID_8Bit | Start:    70 -   100
  1 | Symbols:  14 | SID_8Bit | Start:   195 -   235
  2 | Symbols:  16 | SID_8Bit | Start:   390 -   410  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/pdcm/upload_tdma_scheme_seq.svh(36) 
UVM_INFO   @    6531.8761920us:  [applicative_pattern_seq] set shift value to 40  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(414) 
UVM_INFO   @    6547.3361920us:  [applicative_pattern_seq] start PDCM via SPI  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(414) 
UVM_INFO   @    6566.7661920us:  [dsi3_master_transmission_checker] start PDCM at channel 0 with 2 pulses and a PDCM period of 600  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1074) 
UVM_INFO   @    6766.7661920us:  [dsi3_master_transmission_checker] start PDCM at channel 1 with 2 pulses and a PDCM period of 600  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1074) 
UVM_INFO   @    6767.1961920us:  [applicative_pattern_seq] set SYNCB pin  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(414) 
UVM_INFO   @    6775.6818560us:  [applicative_pattern_seq] DSI channel 0 command (start of transmission)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(414) 
UVM_INFO   @    6808.1018400us:  [sim:measure]           't__DSI,BIT,16__' = '16.000000' condition = 'at channel 0' 
UVM_INFO   @    6837.6818560us:  [applicative_pattern_seq] DSI channel 0 response (start of transmission of packet 0)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(414) 
UVM_INFO   @    7020.6818560us:  [applicative_pattern_seq] DSI channel 0 response (start of transmission of packet 1)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(414) 
UVM_INFO   @    7175.6818560us:  [applicative_pattern_seq] DSI channel 0 response (start of transmission of packet 2)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(414) 
UVM_INFO   @    7375.6818320us:  [applicative_pattern_seq] DSI channel 0 command (start of transmission)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(414) 
UVM_INFO   @    7381.2373810us:  [applicative_pattern_seq] DSI channel 1 command (start of transmission)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(414) 
UVM_INFO   @    7408.1018210us:  [sim:measure]           't__DSI,BIT,16__' = '16.000000' condition = 'at channel 0' 
UVM_INFO   @    7408.1018210us:  [dsi3_master_transmission_checker] measured PDCM period at channel 0: 600.000000 us - 0 pulses left  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(781) 
UVM_ERROR  @    7408.1018210us:  [m_master_transmission_checker_0] expected PDCM period of channel 0 differ by 0.000000us, expected maximum difference is 0.001000us.  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1355) 
UVM_INFO   @    7413.6574160us:  [sim:measure]           't__DSI,BIT,16__' = '16.000000' condition = 'at channel 1' 
UVM_INFO   @    7437.6818320us:  [applicative_pattern_seq] DSI channel 0 response (start of transmission of packet 0)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(414) 
UVM_INFO   @    7620.6818320us:  [applicative_pattern_seq] DSI channel 0 response (start of transmission of packet 1)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(414) 
UVM_INFO   @    7775.6818320us:  [applicative_pattern_seq] DSI channel 0 response (start of transmission of packet 2)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(414) 
UVM_INFO   @    7981.2374080us:  [applicative_pattern_seq] DSI channel 1 command (start of transmission)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(414) 
UVM_INFO   @    8013.6573920us:  [sim:measure]           't__DSI,BIT,16__' = '16.000000' condition = 'at channel 1' 
UVM_INFO   @    8013.6573920us:  [dsi3_master_transmission_checker] measured PDCM period at channel 1: 600.000000 us - 0 pulses left  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(781) 
UVM_ERROR  @    8013.6573920us:  [m_master_transmission_checker_1] expected PDCM period of channel 1 differ by 0.000000us, expected maximum difference is 0.001000us.  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1355) 
UVM_INFO   @    8043.2374080us:  [applicative_pattern_seq] DSI channel 0 response (start of transmission of packet 0)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(414) 
UVM_INFO   @    8161.7384080us:  [m_master_transmission_checker_0] ignored unexpected slave response  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(418) 
UVM_INFO   @    8226.2374080us:  [applicative_pattern_seq] DSI channel 0 response (start of transmission of packet 1)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(414) 
UVM_INFO   @    8353.7384080us:  [m_master_transmission_checker_0] ignored unexpected slave response  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(418) 
UVM_INFO   @    8381.2374080us:  [applicative_pattern_seq] DSI channel 0 response (start of transmission of packet 2)  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(414) 
UVM_INFO   @    8526.7384080us:  [m_master_transmission_checker_0] ignored unexpected slave response  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(418) 
UVM_INFO   @    8611.2374080us:  [applicative_pattern_seq] read CRM response of DSI0 via SPI  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(414) 
UVM_INFO   @    8632.0974080us:  [applicative_pattern_seq] read CRM response of DSI1 via SPI  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(414) 
UVM_INFO   @    8652.9574080us:  [applicative_pattern_seq] read PDCM responses of DSI0 via SPI  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(414) 
UVM_INFO   @    8768.3874080us:  [dsi3_master_transmission_checker] read PDCM frame: channels 0b01
 channel 0b00 [  ] 3 packets
  0 |   |   | TE|   |   |   |  13 symbols:  0xe74d 0x20f7 0xe50b 0xf000
  1 |   |CRC| TE|   |   |   |  14 symbols:  0xad04 0xc04f 0xf4a0 0x4900
  2 |   |   |   |   |   |   |  16 symbols:  0xffa3 0x90c6 0xeb98 0xe6cc  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1205) 
UVM_INFO   @    8768.3874080us:  [dsi3_master_transmission_checker] read PDCM frame: channels 0b01
 channel 0b00 [  ] 3 packets
  0 |   |   | TE|   |   |   |  13 symbols:  0xaf33 0x2975 0xde2b 0xa000
  1 |   |CRC| TE|   |   |   |  14 symbols:  0x8581 0x8a4e 0x02fd 0x4000
  2 |   |   |   |   |   |   |  16 symbols:  0xd218 0x81e9 0x8844 0xc4b2  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1205) 
UVM_INFO   @    8769.8174080us:  [applicative_pattern_seq] read PDCM responses of DSI1 via SPI  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(414) 
UVM_INFO   @    8885.2474080us:  [dsi3_master_transmission_checker] read PDCM frame: channels 0b10
 channel 0b01 [  ] 3 packets
  0 |   |   | TE|   |   |   |  13 symbols:  0xaf33 0x2975 0xde2b 0xa000
  1 |   |CRC| TE|   |   |   |  14 symbols:  0x8581 0x8a4e 0x02fd 0x4000
  2 |   |   |   |   |   |   |  16 symbols:  0xd218 0x81e9 0x8844 0xc4b2  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1205) 
UVM_INFO   @    8885.2474080us:  [dsi3_master_transmission_checker] read PDCM frame: channels 0b10
 channel 0b01 [  ] 3 packets
  0 |   |CRC| TE|   |   |   |  13 symbols:  0x9eb1 0xf875 0x8c9b 0x8000
  1 |   |CRC| TE|   |   |   |  14 symbols:  0x4762 0x1fd0 0x54a6 0x9600
  2 |   |CRC|   |   |   |   |  16 symbols:  0xd1a5 0xa703 0x4605 0xa69c  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1205) 
UVM_INFO   @    8886.6774080us:  [applicative_pattern_seq] read interrupt registers  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(414) 
UVM_INFO   @    8928.7374080us:  [applicative_pattern_seq] invalidate TDMA scheme  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(414) 
UVM_INFO   @    8943.1974080us:  [applicative_pattern_seq] Ending pattern  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(344) 
UVM_INFO   @    8943.1974080us:  [applicative_pattern_seq] writing pattern file  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/applicative_pattern_seq.sv(190) 
wrote line      0 of  67032
wrote line   5000 of  67032
wrote line  10000 of  67032
wrote line  15000 of  67032
wrote line  20000 of  67032
wrote line  25000 of  67032
wrote line  30000 of  67032
wrote line  35000 of  67032
wrote line  40000 of  67032
wrote line  45000 of  67032
wrote line  50000 of  67032
wrote line  55000 of  67032
wrote line  60000 of  67032
wrote line  65000 of  67032
wrote line      0 of  67032
wrote line   5000 of  67032
wrote line  10000 of  67032
wrote line  15000 of  67032
wrote line  20000 of  67032
wrote line  25000 of  67032
wrote line  30000 of  67032
wrote line  35000 of  67032
wrote line  40000 of  67032
wrote line  45000 of  67032
wrote line  50000 of  67032
wrote line  55000 of  67032
wrote line  60000 of  67032
wrote line  65000 of  67032
UVM_INFO   @   10143.1974080us:  [sim:status]            PASS 
UVM_INFO   @   10143.1974080us:  [sim:end]               applicative_pattern sequence completed 
UVM_INFO   @   10143.1974080us:  [real_signal_coverage]  Coverage score = 0.0%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/real_signal/real_signal_coverage.sv(53) 
UVM_INFO   @   10143.1974080us:  [digital_signal_coverage] Coverage score = 75.0%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/digital_signal/digital_signal_coverage.sv(52) 
UVM_INFO   @   10143.1974080us:  [digital_signal_coverage] Coverage score = 75.0%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/digital_signal/digital_signal_coverage.sv(52) 
UVM_INFO   @   10143.1974080us:  [dsi3_master_coverage]  Coverage score = 37.5%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/dsi3_master/dsi3_master_coverage.sv(52) 
UVM_INFO   @   10143.1974080us:  [dsi3_master_coverage]  Coverage score = 37.5%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/dsi3_master/dsi3_master_coverage.sv(52) 
UVM_INFO   @   10143.1974080us:  [dsi3_slave_coverage]   Coverage score = 18.5%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/dsi3_slave/dsi3_slave_coverage.sv(57) 
UVM_INFO   @   10143.1974080us:  [dsi3_slave_coverage]   Coverage score = 18.5%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/dsi3_slave/dsi3_slave_coverage.sv(57) 
UVM_INFO   @   10143.1974080us:  [real_signal_coverage]  Coverage score = 0.0%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/real_signal/real_signal_coverage.sv(53) 
UVM_INFO   @   10143.1974080us:  [real_signal_coverage]  Coverage score = 0.0%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/real_signal/real_signal_coverage.sv(53) 
UVM_INFO   @   10143.1974080us:  [digital_signal_coverage] Coverage score = 75.0%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/digital_signal/digital_signal_coverage.sv(52) 
UVM_INFO   @   10143.1974080us:  [jtag_master_coverage]  Coverage score = 0.0%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/jtag_master/jtag_master_coverage.sv(57) 
UVM_INFO   @   10143.1974080us:  [real_signal_coverage]  Coverage score = 0.0%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/real_signal/real_signal_coverage.sv(53) 
UVM_INFO   @   10143.1974080us:  [osc_coverage]          Coverage score = 25.8%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/osc/osc_coverage.sv(52) 
UVM_INFO   @   10143.1974080us:  [digital_signal_coverage] Coverage score = 75.0%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/digital_signal/digital_signal_coverage.sv(52) 
UVM_INFO   @   10143.1974080us:  [digital_signal_coverage] Coverage score = 75.0%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/digital_signal/digital_signal_coverage.sv(52) 
UVM_INFO   @   10143.1974080us:  [digital_signal_coverage] Coverage score = 75.0%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/digital_signal/digital_signal_coverage.sv(52) 
UVM_INFO   @   10143.1974080us:  [digital_signal_coverage] Coverage score = 75.0%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/digital_signal/digital_signal_coverage.sv(52) 
UVM_INFO   @   10143.1974080us:  [real_signal_coverage]  Coverage score = 0.0%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/real_signal/real_signal_coverage.sv(53) 
UVM_INFO   @   10143.1974080us:  [digital_signal_coverage] Coverage score = 0.0%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/digital_signal/digital_signal_coverage.sv(52) 
UVM_INFO   @   10143.1974080us:  [real_signal_coverage]  Coverage score = 0.0%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/real_signal/real_signal_coverage.sv(53) 
UVM_INFO   @   10143.1974080us:  [real_signal_coverage]  Coverage score = 0.0%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/real_signal/real_signal_coverage.sv(53) 
UVM_INFO   @   10143.1974080us:  [real_signal_coverage]  Coverage score = 0.0%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/real_signal/real_signal_coverage.sv(53) 
UVM_INFO   @   10143.1974080us:  [UVM/REPORT/CATCHER]    
--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0
  	/common/run/synopsys/vcs/S-2021.09-1/etc/uvm-1.2/src/base/uvm_report_catcher.svh(705) 
UVM_INFO   @   10143.1974080us:  [UVM/REPORT/SERVER]     
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  100
UVM_WARNING :    0
UVM_ERROR :    2
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[UVM/RELNOTES]     1
[UVM/REPORT/CATCHER]     1
[UVM_CMDLINE_PROC]     1
[UVM_VERDI_DPI]     1
[VERDI_TR_AUTO]     1
[applicative_pattern_seq]    49
[digital_signal_coverage]     8
[dsi3_master_coverage]     2
[dsi3_master_transmission_checker]     8
[dsi3_slave_coverage]     2
[jtag_master_coverage]     1
[m_master_transmission_checker_0]     5
[m_master_transmission_checker_1]     2
[osc_coverage]     1
[real_signal_coverage]     8
[sim:description:2]     1
[sim:end]     1
[sim:measure]     4
[sim:status]     1
[sim:task]     1
[upload_tdma_scheme_seq]     2
  	/common/run/synopsys/vcs/S-2021.09-1/etc/uvm-1.2/src/base/uvm_report_server.svh(904) 
$finish called from file "/common/run/synopsys/vcs/S-2021.09-1/etc/uvm-1.2/src/base/uvm_root.svh", line 527.
$finish at simulation time          10143197408
Reporting coverage at the end of simulation ...

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch, tgl was monitored
---------------------------------------------------------------------------

 Coverage status: End of All Coverages ...

           V C S   S i m u l a t i o n   R e p o r t 
Time: 10143197408 ps

Simulation Performance Summary
==============================
Simulation started at :  Sun Jun  8 19:33:45 2025
Elapsed Time          :  25 sec
CPU Time              :  26.0 sec
Virtual memory size   :  849.4 MB
Resident set size     :  380.3 MB
Shared memory size    :  2.6 MB
Private memory size   :  377.7 MB
Major page faults     :  5
Machine name          :  ex04.elmos.de
==============================

Sun Jun  8 19:34:09 2025

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 ++ ready:   ./simv_52144_applicative_pattern +UVM_VERBOSITY=UVM_MEDIUM +bus_conflict_off +warn=noFCICIO -ucli -assert nopostproc +UVM_LOG_RECORD -verdi_opts '-ssr Verdi.ses' +uvm_set_type_override=top_default_seq,applicative_pattern_seq -i run.tcl -vcs_assert off +UVM_VERDI_TRACE="UVM_AWARE+RAL+TLM+MSG+HIER+PRINT" +UVM_LOG_RECORD +UVM_TESTNAME=top_test +UVM_TR_RECORD +vcs+lic+wait -reportstats -cm line+cond+fsm+tgl+branch+assert -cm_dir DIGITAL/results/vcs/applicative_pattern.vdb -lca   +fsdbfile+applicative_pattern.fsdb
 ++ in dir   /nfs/wrk.zaa/sim/52144/m52144a/applicative_pattern
 ++ on host  ex04.elmos.de
 ++ user     zaa
 ++ endtime  2025-06-08T17:34:09
 ++ took     24 seconds
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
