logic test bridg fault cmo integr circuit abstractw describ system simul gener accur test bridg fault cmo ic introduc primit bridg function characterist function describ behavior bridg fault present test guarante theorem allow accur test gener feedback bridg fault via topolog analysi feedbackinfluenc region faulti circuit present bridg fault simul strategi superior previous publish strategi describ new test pattern gener system detail report system perform compar singl stuckat atpg system paper report fault coverag well defect coverag mcnc layout iscas85 benchmark circuit b introduct search increas qualiti integr circuit manufactur must ensur ship part actual good manufactur must test defect like occur shen mali ferguson perform defect simul experi show major spot defect mo technolog caus short open 13 23 feltham mali shown major spot defect current mo technolog caus chang circuit descript result short 11 singl stuckat fault model adopt power simpl never meant repres manner circuit behav presenc defect test set detect 100 singl stuckat fault may detect high percentag manufactur defect ferguson shen report complet singl stuckat test set fail detect 10 probabl short circuit examin 13 need test detect electr behavior exhibit short requir bridg fault model first step gener bridg fault test decid approxim potenti bridg fault target n number node circuit also necessari theoret foundat bridg fault simul test gener simpl gener easili incorpor current automat test pattern gener atpg system well work perform brian chess comput engin board univers california santa cruz ca 95064 current address hewlettpackard compani 1501 page mill road ms6uj palo alto traci larrabe address comput engin board studi univers california santa cruz 95064 work support semiconductor research corpor contract 93dj315 nation scienc foundat grant mip9011254 implement techniqu take theoret vision complet accur system compar effici singl stuckat atpg system rest paper describ theoret foundat practic system meet need next section defin crucial term briefli review differ singl stuckat fault model bridg fault model describ work previou research section 2 present theoret foundat make implement possi ble describ implement detail section 3 report perform section 4 section 5 finish summar new work describ interest problem remain open 11 definit term faulti circuit isomorph copi associ faultfre circuit except introduct chang known fault input combin appli faultfre circuit faulti circuit produc ident output case input combin produc logic error circuit output logic test introduc fault input combin produc error fault consid isol never chang logic function circuit case fault logic undetect redund fault popular stuckat fault model assum circuit becom faulti wire lost abil switch valu wire stuck high stuckat 1 stuck low stuckat 0 wire perman valu 0 faulti circuit input set caus correspond wire faultfre circuit take valu 0 input set creat fault effect wire differ valu faulti circuit faultfre circuit carri error activ may caus error circuit output input set produc error circuit output activ fault propag circuit output success test must activ propag fault defect fabric anomali paper concern local defectsdefect affect small portion ic local spot defect often result speck contamin ic photolithographi manufactur way defect affect circuit behavior fault common local defect caus circuit behav output two gate connect faultfre circuit connect model faulti circuit behavior bridg fault model 19 chang behavior detect chang logic function excess propag delay excess quiescent power suppli current combin paper primarili concern fault caus chang logic function circuit bridg fault detect monitor excess quiescent power suppli current ddq test import adjunct logic test 2 ddq test bridg fault easi gener expens appli result section 4 suggest would appropri produc ddq test pattern bridg fault either prove untest abort would provid small number ddq test would significantli increas percentag test defect without cost time tester would necessari provid ddq test bridg fault combin test bridg fault share basic characterist test stuckat fault introduc error bridg valu must differ one gate output faultfre circuit propag error least one path fault effect bridg circuit output must exist howev process activ propag fault complic possibl feedback bridg fault creat feedback loop formerli stabl combin circuit may oscil take sequenti characterist mask detect fault possibl detect feedback bridg fault creat sequenti behavior sequenc test vector 19 case extens analysi may requir ensur feedback element hold state guarante hold state danger assum state element introduc fault achiev stabl digit valu report abramovici menon 1 vast major feedback bridg fault detect singl combin test discuss feedback bridg fault use refer two bridg wire locat circuit given path goe circuit input circuit output contain two bridg wire back wire wire closest circuit input path front wire bridg wire 12 previou work idea test gener bridg fault new assumpt bridg fault caus wiredand wiredor behavior good domin technolog time ttl bridg fault creat wire logic abramovici menon detail complet theori techniqu perform atpg bridg fault includ bridg fault introduc combin circuit exhibit wiredlog behavior 1 howev wiredlog accur reflect behavior bridg static cmo circuit 4 12 20 wiredlog model wiredand wiredor easiest model implement simul test pattern gener except feedback wiredlog model almost easi atpg system deal singl stuckat model exact model would assum circuit valu fault site describ gener boolean function input gate drive bridg wire function could deriv number waystwo notabl method analog simul 12 22 vote model 3 4 deriv boolean function simul two compon bridg output work well model upstream compon fault site fail take account possibl sensit behavior downstream compon optimist model assum bridg valu alway digit resolv case model might alway correct pessimist model describ fault behavior incomplet boolean function bridg behavior fall within gray region within model fail give answer 12 approach implement bridg fault simul test pattern gener 12 20 gener model assum analog behavior induc fault extend certain distanc beyond fault site circuit behavior digit resolv idea bridg voltag interpret differ differ downstream gate known byzantin gener problem bridg fault 5 eproof simul 14 implement via mixedmod simul spicelik analog simul region around fault site incorpor digit simul rest circuit method provid correct answer previou model might fail particular mani case involv feedback bridg fault eproof result promis eproof slow compar stuckat fault simul use mixedmod simul preclud adapt techniqu test pattern gener although eproof much accur previou simul still may make error accur predict behavior faulti circuit requir time analysi digit logic faster simul eproofslik simul although sacrific accuraci speed 18 22 current test pattern gener implement sophist model feedback bridg fault may creat asynchron sequenti circuit formerli combin network state circuit may prevent stimul fault stimul fault may caus oscil may prevent tester detect error circuit output feedback fault ignor compris sizabl percentag realist bridg fault 10 50 realist bridg fault mcnc layout iscas85 circuit feedback bridg fault approach gener test feedback bridg fault check test invalid oscil sequenti behavior analyz invers pariti two bridg wire 1 20 reconverg fanout invers pariti may chang one input vector next mean invers pariti must recalcul everi input vector ineffici previou success bridg fault test pattern systemsnot millman garvey 20gener test feedback check make sure feedback invalid test wast fault undetect feedback could numer legitim test unless feedback taken consider much effici consid feedback part test gener process next section describ theoret foundat nemesi atpg system nemesi incorpor arbitrari logic behavior bridg compon via primit bridg function prevent feedback complic test simul gener via test guarante theorem theoret foundat realist fault histor unpopular candid test pattern gener model behavior realist fault frequent requir circuit treat electr entiti rather logic one amen standard test gener techniqu section describ theoret foundat practic realist bridg fault atpg system 21 primit bridg function bridg fault transform portion circuit around bridg wire singl fault block faulti circuit extent circuit replac fault block question sophist bridg fault model use test pattern gener fault block rang replac two gate bridg output replac two gate bridg output well mani downstream gate perhap even gate lie along possibl feedback path figur 1 show bridg fault output two nand gate creat simpl twocompon fault block faulti circuit figur 2 show inclus fault block fault better job model vari logic threshold downstream gate faulti circuit z faultfre circuit figur 1 bridg fault x creat simpl fault block f f faultfre circuit faulti circuit figur 2 bridg fault x creat gener fault block function fault block depend size behavior bridg compon chosen technolog characterist function fault block primit bridg function pbf pbf specifi truth tabl boolean represent tabl show three possibl pbf introduc fault block figur 1 column label zwand show fault block output technolog question follow wiredand model column label zwor show fault block output technolog question follow wiredor model one label z spice show fault block output deriv circuit analysi cmo standard cell compon mcnc librari analysi two cell drive bridg creat pbf known two compon simul depend accuraci requir fault block may actual replac two compon may need includ downstream gate order make sure output fault block digit resolv 5 twocompon simul also model arbitrari bridg resist valu treat discret bridg resist separ fault bridg fault introduc feedback output pbf comput wire valu faultfre circuit present next section pbf bridg fault introduc feedback comput twice faultfre circuit valu tabl 1 pbf wiredand wiredor spice simul mcnc cell feedbackinfluenc valu 22 test guarante theorem figur 3 show feedback bridg fault potenti oscil use spice deriv pbf tabl 1 fact know circuit implement mcnc cell librari oscil set input feedback path short instead bridg settl intermedi voltag favor back wire faultfre valu result predict pbf bridg depend length feedback path actual behavior bridg situat immateri pbf model behavior reliabl use detect fault circuit potenti oscil figur 4 show feedback bridg fault potenti test invalid previou state exampl spicederiv pbf tabl 1 use output faulti circuit would differ feedback loop previou valu 0 previou valu 1 case input x set 0 feedback path broken previou state could invalid test z figur 3 feedback bridg fault might oscil z figur 4 feedback bridg fault may hold state figur 3 illustr situat certain input valu back wire affect valu front wire faultfre circuit affect output fault block faulti circuit use spicederiv pbf tabl 1 potenti test reject may caus circuit oscil pbf wiredand model circuit could never oscil method prevent oscil method prevent sequenti behaviorif error propag back wire without alter input pbf pbf chang valu bridg neither oscil sequenti behavior prevent test regardless wire carri fault observ lead test guarante theorem feedback bridg fault test creat situat result propag either boolean valu back wire caus pbf assign valu bridg test invalid feedback given pbf correctli model behavior bridg absenc feedback pbf guarante correctli model behavior bridg presenc feedback feedback influenc result pbf comput sinc faultfre circuit acycl sole sourc feedback faulti circuit back wire bridg valu back wire affect result comput pbf sourc feedback affect result comput pbf pbf correctli model behavior bridg 2 like wiredlog theorem abramovici menon 1 test guarante theorem requir feedback loop creat bridg broken unlik theorem abramovici menon requir may satisfi simpli stipul back wire sensit front wire faultfre circuit back wire must allow sensit output fault block pbf use wiredand new theorem agre abramovici menon theorem pbf use complic theorem provid addit accuraci enforc addit constraint impos test guarante theorem involv analysi feedbackinfluenc region circuit wire feedbackinfluenc path two bridg wire error propag back wire feedback influenc region subsect faulti region shown figur 5 analysi region consist appli pbf faulti circuit valu well faultfre circuit valu make sure result two pbf comput agre error propag front wire feedback influenc region disjoint faulti region shown figur 6 analysi feedback region involv propag compliment faultfre valu back wire appli pbf result valu oscil sequenti behavior need prevent perform check test gener instead independ previou state absenc oscil establish requir test gener method prevent oscil sequenti invalid need analysi invers pariti bridg wire back wire front wire fault region feedback region circuit input circuit output figur 5 error back wire feedback region subset faulti region caraf induct fault analysi tool produc list realist bridg faultsbridg fault could caus singl defect connect two gate output caraf consid layout circuit list node adjac conduct layer circuit cross layer separ singl layer insul material15 16 paper concern carafeextract fault interconnect short involv intern cell line also extract caraf present interest problem 7 beyond scope paper previous bridg fault atpg thought unwieldi number feasibl bridg fault complex bridg fault model number possibl bridg fault 2 n number node circuit number realist bridg fault much manag 2 also pbf deriv two compon simul number differ pbf need fault block analysi prohibit one pbf need type fault block number differ type small synthes layout section 4 compar number stuckat fault realist bridg fault twocompon pbf mcnc layout iscas85 circuit 6 caraf report likelihood occurr fault extract likelihood indic like fault occur rel fault list mean atpg system report percentag realist bridg fault test percentag probabl bridg defect test defect coverag much indic fault coverag come relat test qualiti defect per million part ship dpm 25 caraf determin realist bridg fault spice simul use determin pbf fault nemesi atpg system17 gener test figur 7 show organ total system e feedback region circuit input circuit output fault region front wire figur front wire feedback region disjoint faulti region fault character cell descript defect coverag test pattern fault type pbf layout defect statist caraf nemesi figur 7 system organ 31 simul unlik bridg fault simul abramovici menon 1 pseudocod given figur 8 nemesi method bridg fault simul pseudocod given figur 9 associ bridg fault wire instead wire tag boolean valu repres whether error propag primari output 8 attempt propag error wire field wire data structur set reflect success failur propag bridg fault fault list introduc error onto wire immedi determin whether fault propag nemesi bridg fault simul model parallel pattern singl fault propag ppsfp simul waicukauski et al 24 note given pbf bridg bridg valu parallel pattern evalu fashion gate perform arbitrari combin function parallel bridg fault simul fault propag wire involv bridg time fault block introduc error wire input pattern error alway one wire mean bitslic pair faulti faultfre wire valu may repres error one wire wire place simul simul faultfre circuit test vector foreach wire w involv bridg fault detect stuckat fault w foreach bridg fault bf associ w pbf bf place error w meet tgt accept test bf detect els test detect bf wire w figur 8 pseudocod abromovici menon bridg fault simul simul faultfre circuit test vector foreach bridg fault bf pbf bf place error wire w meet tgt previou simul fault w use use previou simul data els simul fault w introduc fault block fault introduc fault block detect accept test fault bf detect record result simul fault w futur use figur 9 pseudocod wire memori bridg fault simul event queue faulti faultfre valu differ bitpositionregardless whether differ repres valu propag fault first wire second wire two bridg wire share signific number downstream compon number individu compon simul littl half number requir simul associ bridg fault wire purpos comparison implement new method bridg fault simu lation also method abramovici menon use nemesi atpg system compar two simul method number reason greater success wire memori method abil abort simul error move forward done wire memori method save great deal time also data structur need wire memori method easili integr system nemesi treat mani differ type fault bridg ddq stuckat delay similar fashion data structur manipul older method complex fault appear twice wire may carri error 32 test pattern gener two type feedback fault given fault everi path back wire primari output goe front wire fault feedback fault fanout foreach feedback bridg fault front wire faultfre test gener success sequenti behavior must prevent via tgt fbf cover move next fault els front wire faultfre test gener success sequenti behavior must prevent via tgt fbf cover move next fault els fbf feedback fault fanout fbf undetect move next fault els back wire faultfre test gener success oscil must prevent via tgt fbf cover move next fault els back wire faultfre test gener success oscil must prevent via tgt fbf cover move next fault els fbf undetect figur 10 pseudocod atpg bridg fault may induc feedback path back wire primari output go front wire fault feedback fault fanout consequ test guarante theorem feedback fault fanout detect error place front wire pseudocod feedback bridg fault test gener shown figur 10 attempt gener test bridg fault enforc constraint faultfre valu wire faulti valu wire bridg circuit output feedback bridg fault feedbackinfluenc valu 9 figur 11 14 show sampl bridg fault demonstr nemesi show test detect fault notic invers pariti back front wire chang depend circuit input valu make crucial identifi potenti oscil sequenti behavior fault nemesi atpg system use boolean satisfi constraint enforc particular order 17 howev illustr four test gener attempt first initi constraint shown deriv activ justif propag valu finallyif requiredconstraint feedbackinfluenc valu first figur 11 show attempt gener test faultfre valu front wire 0 fault block output 1 first draw show constraint impos valu attempt test second draw show direct implic valu includ valu applic pbf faultfre circuit valu would place bridg valu shown dash line illustr possibl gener test faultfre circuit valu caus pbf assign 0 bridg first attempt requir test 1 bridg similarli figur 12 show attempt gener test faultfre valu front wire 1 fault block output 0 first draw show constraint impos valu attempt test second draw show direct implic valu includ valu applic figur 11 front wire stuckat 110100 0000 figur 12 front wire stuckat 0 pbf faultfre circuit valu would place bridg possibl gener test fault effect propag final nand gate test gener error front wire test gener process must continu fault feedback fanout fault fault effect propag either circuit output use path includ front wire figur 13 show attempt gener test faultfre valu back wire 0 fault block output 1 first two draw show initi constraint direct implic constrain valu ad third draw show result appli pbf second time feedbackinfluenc valu requir test guarante theorem second pbf applic caus fault block output chang caus test reject figur 14 show attempt gener test faultfre valu back wire 1 fault block output 0 three draw analog figur 13 test found figur 13 circuit figur 13 back wire stuckat 1 potenti oscil four categori potenti test bridg fault unwork fault untest given pbf test guarante theorem fit atpg framework elegantli allow check feedback sequenti invalid occur requir test gener postprocess consist check 4 experiment result section present result ucsc system test bridg fault twocompon pbf obtain spice simul bridg voltag convert digit valu use logic threshold smallest invert mcnc cell librari compar perform nemesi bridg fault atpg system nemesi singl stuckat fault atpg system compar perform simul implement abramovici menon simul time given cpu time second digit equip corpor decstat 5000240 tabl 2 show number pbf number stuckat fault number total realist bridg fault number bridg fault feedback number feedback bridg fault layout iscas85 benchmark circuit use mcnc cell librari three nine time mani bridg fault stuckat fault given circuit effici bridg fault atpg system might take 10 time long produc test figur 14 back wire stuckat 0 realist bridg fault produc test singl stuckat fault number pbf small compar number fault fact 309 differ pbf use ten mcnc layout iscas85 benchmark number feedback bridg fault signific percentag number bridg fault use fault coverag could achiev without accur test feedback bridg fault tabl 3 compar new wire memori simul algorithm abramovici menon simul algorithm ppsfp random test simul comparison fair optim possibl appli advantag abramovici menon method includ implement method wire memori method almost alway faster improv becom strike size circuit increas neither method use much memori either implement run benchmark machin megabyt ram tabl 4 5 show number bridg fault cover prove untest abort bridg fault singl stuckat fault atpg system well time second necessari achiev report coverag 1 ten circuit bridg fault atpg system take averag 43 time per fault singl stuckat system take circuit 1 number singl stuckat fault circuit differ report literatur mcnc version iscas85 circuit technologymap implement use standard cell note number singl stuckat fault chang number untest fault also differ circuit stuckat pbf bridg fault total feedback feedback tabl 2 number fault pbf circuit time second circuit fault cover wire mem c1908 4684 153 137 c7552 53271 4352 2872 tabl 3 nemesi random parallel simul includ four five largest circuit time per process bridg fault less time per process singl stuckat fault show realist bridg fault atpg effici valuabl complement singl stuckat atpg tabl 4 also show fault coverag bridg defect coverag benchmark circuit ten circuit nemesi cover averag 9939 fault 9933 defect nemesi fail gener test prove untest defect exampl c0432 gener test 9832 realist defect prove 162 realist defect combin untest fail process 006 defect mani fault still test exampl 168 realist defect c0432 untest process addit five ddq test pattern leav 019 realist defect c0432 untest remain fault logic untest untest via detect excess ddq fewer one half ddq test pattern would requir test realist bridg fault fault coverag defect coverag gener track differ signific amount use c7552 exampl differ 9946 cover fault circuit number fault time coverag cover untest abort sec fault defect tabl 4 bridg fault test pattern gener coverag circuit number fault time cover untest abort sec tabl 5 singl stuckat test pattern gener coverag 9894 could make signific differ dpm estim 21 5 summari conclus integr circuit industri chang rapid pace one element chang need qualiti bridg fault model offer addit rigor manufactur test process model behavior fault like occur paper present primit bridg functiona characterist function describ behavior bridg compon provid theoret foundat test pattern gener correctli handl bridg fault describ report perform test pattern simul faster previous report simul accur simul realist bridg fault final describ report perform complet atpg system gener test cover least 9832 realist bridg defect averag 9933 realist bridg defect layout mcnc iscas85 benchmark circuit time take gener test compar time necessari gener singl stuckat test set circuit shown atpg realist bridg fault viabl signific futur experiment involv differ accur method calcul pbf method address indetermin logic valu differ downstream gate input threshold 5 also investig short insid cell 7 bridg fault diagnosi 10 r practic approach fault simul test gener bridg fault test bridg fault short cmo circuit deriv accur fault model accur model simul bridg fault fault model evolut diagnosi accuraci vs precis neutral netlist 10 combinatori benchmark circuit target translat fortran test cmo logic gate realist short bridg fault simul strategi cmo integr circuit gener test pattern bridg fault cmo ic diagnosi realist bridg fault singl stuckat inform physic realist fault model analog cmo neural network test pattern gener realist bridg fault cmo ic cmo fault extractor induct fault analysi eproof cmo bridg fault simul caraf induct fault analysi tool cmo vlsi circuit caraf induct fault analysi tool cmo vlsi circuit test pattern gener use boolean satisfi bias vote method simul cmo bridg fault presenc variabl gate logic threshold ieee transact comput accur bridg fault test pattern gener limit predict defect level base stuckat fault coverag fast accur cmo bridg fault simul induct fault analysi mo integr circuit fault simul structur vlsi defect level function fault coverag tr ctr ilia polian piet engelk michel renovel bernd becker model feedback bridg fault nonzero resist journal electron test theori applic v21 n1 p5769 januari 2005 baradaran tahoori use satisfi applicationdepend test fpga interconnect proceed 40th confer design autom june 0206 2003 anaheim ca usa applicationdepend test fpga ieee transact larg scale integr vlsi system v14 n9 p10241033 septemb 2006 baradaran tahoori applicationspecif bridg fault test fpga journal electron test theori applic v20 n3 p279289 june 2004 faval c metra bridg fault pipelin circuit journal electron test theori applic v16 n6 p617629 dec 2000 donald shaw dhamin alkhalili come rozon automat gener defect inject vhdl fault model asic standard cell librari integr vlsi journal v39 n4 p382406 juli 2006