vhdl work "C:\Users\bowenliu\Desktop\UvicSummer2016Ceng441-master\PRNG_VHDL\PRNG\UA_TX\prng_package.vhd"
vhdl work "C:\Users\bowenliu\Desktop\UvicSummer2016Ceng441-master\PRNG_VHDL\PRNG\UA_TX\debouncer_fsm.vhd"
vhdl work "C:\Users\bowenliu\Desktop\UvicSummer2016Ceng441-master\PRNG_VHDL\PRNG\UA_TX\debouncer_counter.vhd"
vhdl work "C:\Users\bowenliu\Desktop\UvicSummer2016Ceng441-master\PRNG_VHDL\PRNG\PRNG_CONST.vhd"
vhdl work "C:\Users\bowenliu\Desktop\UvicSummer2016Ceng441-master\PRNG_VHDL\PRNG\UA_TX\word_TX.vhd"
vhdl work "C:\Users\bowenliu\Desktop\UvicSummer2016Ceng441-master\PRNG_VHDL\PRNG\UA_TX\slow_clk.vhd"
vhdl work "C:\Users\bowenliu\Desktop\UvicSummer2016Ceng441-master\PRNG_VHDL\PRNG\UA_TX\debouncer.vhd"
vhdl work "C:\Users\bowenliu\Desktop\UvicSummer2016Ceng441-master\PRNG_VHDL\PRNG\UA_TX\byte_TX.vhd"
vhdl work "C:\Users\bowenliu\Desktop\UvicSummer2016Ceng441-master\PRNG_VHDL\PRNG\UA_TX\bit_TX.vhd"
vhdl work "C:\Users\bowenliu\Desktop\UvicSummer2016Ceng441-master\PRNG_VHDL\PRNG\multiplication_stage.vhd"
vhdl work "C:\Users\bowenliu\Desktop\UvicSummer2016Ceng441-master\PRNG_VHDL\PRNG\divide_2.vhd"
vhdl work "C:\Users\bowenliu\Desktop\UvicSummer2016Ceng441-master\PRNG_VHDL\PRNG\UA_TX\UA_TX.vhd"
vhdl work "C:\Users\bowenliu\Desktop\UvicSummer2016Ceng441-master\PRNG_VHDL\PRNG\control_fsm.vhd"
vhdl work "C:\Users\bowenliu\Desktop\UvicSummer2016Ceng441-master\PRNG_VHDL\PRNG\prng_toplevel.vhd"
