INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zeisner.l/lab4/lab4.srcs/sources_1/new/alu_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zeisner.l/lab4/lab4.srcs/sources_1/new/eightbit_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eightbit_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zeisner.l/lab4/lab4.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zeisner.l/lab4/lab4.srcs/sim_1/new/alu_reg_file_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_reg_file_tb
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/zeisner.l/lab4/lab4.srcs/sim_1/new/alu_reg_file_tb.v:51]
