

================================================================
== Vitis HLS Report for 'read_input_Pipeline_VITIS_LOOP_47_1'
================================================================
* Date:           Fri Mar  1 05:35:29 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.217 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       10|       10|  33.330 ns|  33.330 ns|   10|   10|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_47_1  |        8|        8|         2|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%shiftreg_i = alloca i32 1"   --->   Operation 5 'alloca' 'shiftreg_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input1, void @empty_14, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%gmem0_load_i_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %gmem0_load_i" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:46->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:119]   --->   Operation 8 'read' 'gmem0_load_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln46 = store i128 %gmem0_load_i_read, i128 %shiftreg_i" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:46->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:119]   --->   Operation 10 'store' 'store_ln46' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_21 = load i4 %i" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:47->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:119]   --->   Operation 12 'load' 'i_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.65ns)   --->   "%icmp_ln47 = icmp_eq  i4 %i_21, i4 8" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:47->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:119]   --->   Operation 13 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.70ns)   --->   "%add_ln47 = add i4 %i_21, i4 1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:47->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:119]   --->   Operation 15 'add' 'add_ln47' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %for.inc.split.i, void %read_input.exit.exitStub" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:47->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:119]   --->   Operation 16 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln47 = store i4 %add_ln47, i4 %i" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:47->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:119]   --->   Operation 17 'store' 'store_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.21>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%shiftreg_i_load = load i128 %shiftreg_i" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:52->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:119]   --->   Operation 18 'load' 'shiftreg_i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:48->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:119]   --->   Operation 19 'specpipeline' 'specpipeline_ln48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:47->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:119]   --->   Operation 20 'specloopname' 'specloopname_ln47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i128 %shiftreg_i_load" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:52->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:119]   --->   Operation 21 'trunc' 'trunc_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%lshr_ln_i = partselect i112 @_ssdm_op_PartSelect.i112.i128.i32.i32, i128 %shiftreg_i_load, i32 16, i32 127" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:52->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:119]   --->   Operation 22 'partselect' 'lshr_ln_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i112 %lshr_ln_i" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:52->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:119]   --->   Operation 23 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.21ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %input1, i16 %trunc_ln52" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:119]   --->   Operation 24 'write' 'write_ln54' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 8> <FIFO>
ST_2 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln47 = store i128 %zext_ln52, i128 %shiftreg_i" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:47->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:119]   --->   Operation 25 'store' 'store_ln47' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln47 = br void %for.inc.i" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:47->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:119]   --->   Operation 26 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.09ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:47->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:119) on local variable 'i' [11]  (0 ns)
	'add' operation ('add_ln47', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:47->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:119) [14]  (0.708 ns)
	'store' operation ('store_ln47', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:47->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:119) of variable 'add_ln47', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:47->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:119 on local variable 'i' [24]  (0.387 ns)

 <State 2>: 1.22ns
The critical path consists of the following:
	'load' operation ('shiftreg_i_load', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:52->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:119) on local variable 'shiftreg_i' [17]  (0 ns)
	fifo write operation ('write_ln54', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:119) on port 'input1' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:119) [23]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
