<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcvu35p-fsvh2104-1-e</Part>
        <TopModelName>matrixadd</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.981</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>49191</Best-caseLatency>
            <Average-caseLatency>49191</Average-caseLatency>
            <Worst-caseLatency>49191</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
            <Interval-min>49192</Interval-min>
            <Interval-max>49192</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:14</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>12</DSP>
            <FF>2235</FF>
            <LUT>2913</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2688</BRAM_18K>
            <DSP>5952</DSP>
            <FF>1743360</FF>
            <LUT>871680</LUT>
            <URAM>640</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>matrixadd</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>matrixadd</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>matrixadd</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>matrixadd</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>matrixadd</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>matrixadd</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_return</name>
            <Object>matrixadd</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>array_0_address0</name>
            <Object>array_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>array_0_ce0</name>
            <Object>array_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>array_0_q0</name>
            <Object>array_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>array_1_address0</name>
            <Object>array_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>array_1_ce0</name>
            <Object>array_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>array_1_q0</name>
            <Object>array_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>array_2_address0</name>
            <Object>array_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>array_2_ce0</name>
            <Object>array_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>array_2_q0</name>
            <Object>array_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>array_3_address0</name>
            <Object>array_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>array_3_ce0</name>
            <Object>array_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>array_3_we0</name>
            <Object>array_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>array_3_d0</name>
            <Object>array_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>array_3_q0</name>
            <Object>array_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>array_3_address1</name>
            <Object>array_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>array_3_ce1</name>
            <Object>array_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>array_3_we1</name>
            <Object>array_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>array_3_d1</name>
            <Object>array_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>array_3_q1</name>
            <Object>array_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>array_4_address0</name>
            <Object>array_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>array_4_ce0</name>
            <Object>array_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>array_4_q0</name>
            <Object>array_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>array_5_address0</name>
            <Object>array_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>array_5_ce0</name>
            <Object>array_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>array_5_we0</name>
            <Object>array_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>array_5_d0</name>
            <Object>array_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>array_5_q0</name>
            <Object>array_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>array_5_address1</name>
            <Object>array_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>array_5_ce1</name>
            <Object>array_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>array_5_we1</name>
            <Object>array_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>array_5_d1</name>
            <Object>array_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>array_5_q1</name>
            <Object>array_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>array_6_address0</name>
            <Object>array_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>array_6_ce0</name>
            <Object>array_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>array_6_q0</name>
            <Object>array_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>array_7_address0</name>
            <Object>array_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>array_7_ce0</name>
            <Object>array_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>array_7_q0</name>
            <Object>array_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>matrixadd</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_matrixadd_Pipeline_loop_0_fu_72</InstName>
                    <ModuleName>matrixadd_Pipeline_loop_0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>72</ID>
                    <BindInstances>add_ln28_fu_104_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixadd_Pipeline_loop_1_fu_79</InstName>
                    <ModuleName>matrixadd_Pipeline_loop_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>79</ID>
                    <BindInstances>add_ln35_fu_104_p2 fadd_32ns_32ns_32_5_full_dsp_1_U6</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixadd_Pipeline_loop_2_fu_86</InstName>
                    <ModuleName>matrixadd_Pipeline_loop_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>86</ID>
                    <BindInstances>add_ln42_fu_104_p2 fadd_32ns_32ns_32_5_full_dsp_1_U10</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixadd_Pipeline_loop_3_fu_93</InstName>
                    <ModuleName>matrixadd_Pipeline_loop_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>93</ID>
                    <BindInstances>add_ln49_fu_104_p2 fadd_32ns_32ns_32_5_full_dsp_1_U14</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixadd_Pipeline_loop_5_fu_100</InstName>
                    <ModuleName>matrixadd_Pipeline_loop_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>100</ID>
                    <BindInstances>add_ln56_fu_104_p2 fadd_32ns_32ns_32_5_full_dsp_1_U18</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixadd_Pipeline_loop_7_fu_107</InstName>
                    <ModuleName>matrixadd_Pipeline_loop_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>107</ID>
                    <BindInstances>add_ln63_fu_104_p2 fadd_32ns_32ns_32_5_full_dsp_1_U22</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>fadd_32ns_32ns_32_5_full_dsp_1_U26 fadd_32ns_32ns_32_5_full_dsp_1_U26 fadd_32ns_32ns_32_5_full_dsp_1_U26 fadd_32ns_32ns_32_5_full_dsp_1_U26 fadd_32ns_32ns_32_5_full_dsp_1_U26 fadd_32ns_32ns_32_5_full_dsp_1_U26 fadd_32ns_32ns_32_5_full_dsp_1_U26</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>matrixadd_Pipeline_loop_0</Name>
            <Loops>
                <loop_0/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49155</Best-caseLatency>
                    <Average-caseLatency>49155</Average-caseLatency>
                    <Worst-caseLatency>49155</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49155</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_0>
                        <Name>loop_0</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49153</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_0>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:18</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_0>
                            <Name>loop_0</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:28</SourceLocation>
                        </loop_0>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>155</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>226</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_104_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixadd_Pipeline_loop_1</Name>
            <Loops>
                <loop_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49155</Best-caseLatency>
                    <Average-caseLatency>49155</Average-caseLatency>
                    <Worst-caseLatency>49155</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49155</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_1>
                        <Name>loop_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49153</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:19</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_1>
                            <Name>loop_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:35</SourceLocation>
                        </loop_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>360</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>445</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_104_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U6" SOURCE="HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="s_1_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixadd_Pipeline_loop_2</Name>
            <Loops>
                <loop_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49155</Best-caseLatency>
                    <Average-caseLatency>49155</Average-caseLatency>
                    <Worst-caseLatency>49155</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49155</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_2>
                        <Name>loop_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49153</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:20</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_2>
                            <Name>loop_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:42</SourceLocation>
                        </loop_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>360</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>445</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_104_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U10" SOURCE="HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="s_2_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixadd_Pipeline_loop_3</Name>
            <Loops>
                <loop_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49155</Best-caseLatency>
                    <Average-caseLatency>49155</Average-caseLatency>
                    <Worst-caseLatency>49155</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49155</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_3>
                        <Name>loop_3</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49153</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:22</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_3>
                            <Name>loop_3</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:49</SourceLocation>
                        </loop_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>360</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>445</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_104_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U14" SOURCE="HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="s_4_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixadd_Pipeline_loop_5</Name>
            <Loops>
                <loop_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49155</Best-caseLatency>
                    <Average-caseLatency>49155</Average-caseLatency>
                    <Worst-caseLatency>49155</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49155</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_5>
                        <Name>loop_5</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49153</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:24</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_5>
                            <Name>loop_5</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:56</SourceLocation>
                        </loop_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>360</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>445</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_104_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U18" SOURCE="HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="s_6_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixadd_Pipeline_loop_7</Name>
            <Loops>
                <loop_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49155</Best-caseLatency>
                    <Average-caseLatency>49155</Average-caseLatency>
                    <Worst-caseLatency>49155</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49155</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_7>
                        <Name>loop_7</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49153</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:25</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_7>
                            <Name>loop_7</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:63</SourceLocation>
                        </loop_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>360</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>445</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_104_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_7" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U22" SOURCE="HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="s_7_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixadd</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.981</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49191</Best-caseLatency>
                    <Average-caseLatency>49191</Average-caseLatency>
                    <Worst-caseLatency>49191</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49192</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:14</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>12</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2235</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2913</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U26" SOURCE="HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U26" SOURCE="HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U26" SOURCE="HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U26" SOURCE="HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U26" SOURCE="HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U26" SOURCE="HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U26" SOURCE="HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add6"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="array_0" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="array_0_address0" name="array_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="array_0_ce0" name="array_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="array_0_q0" name="array_0_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="array_1" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="array_1_address0" name="array_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="array_1_ce0" name="array_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="array_1_q0" name="array_1_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="array_2" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="array_2_address0" name="array_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="array_2_ce0" name="array_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="array_2_q0" name="array_2_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="array_3" index="3" direction="unused" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="array_3_address0" name="array_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="array_3_ce0" name="array_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="array_3_we0" name="array_3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="array_3_d0" name="array_3_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="array_3_q0" name="array_3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="array_3_address1" name="array_3_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="array_3_ce1" name="array_3_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="array_3_we1" name="array_3_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="array_3_d1" name="array_3_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="array_3_q1" name="array_3_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="array_4" index="4" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="array_4_address0" name="array_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="array_4_ce0" name="array_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="array_4_q0" name="array_4_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="array_5" index="5" direction="unused" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="array_5_address0" name="array_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="array_5_ce0" name="array_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="array_5_we0" name="array_5_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="array_5_d0" name="array_5_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="array_5_q0" name="array_5_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="array_5_address1" name="array_5_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="array_5_ce1" name="array_5_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="array_5_we1" name="array_5_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="array_5_d1" name="array_5_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="array_5_q1" name="array_5_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="array_6" index="6" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="array_6_address0" name="array_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="array_6_ce0" name="array_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="array_6_q0" name="array_6_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="array_7" index="7" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="array_7_address0" name="array_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="array_7_ce0" name="array_7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="array_7_q0" name="array_7_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <ReturnValue ReturnValueName="srcType">float</ReturnValue>
    <ReturnValue ReturnValueName="srcSize">32</ReturnValue>
    <ReturnValue ReturnValueName="hwRefs" type="port" interface="ap_return" name="ap_return" usage="data" direction="out"/>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_return" type="data" busTypeName="data" protocol="ap_ctrl_hs" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="ap_return">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_return</port>
            </ports>
        </Interface>
        <Interface InterfaceName="array_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="array_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>array_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="array_0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="array_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="array_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>array_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="array_0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="array_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="array_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>array_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="array_1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="array_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="array_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>array_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="array_1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="array_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="array_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>array_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="array_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="array_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="array_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>array_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="array_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="array_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="array_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>array_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="array_3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="array_3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="array_3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>array_3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="array_3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="array_3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="array_3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>array_3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="array_3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="array_3_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="array_3_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>array_3_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="array_3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="array_3_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="array_3_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>array_3_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="array_3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="array_3_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="array_3_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>array_3_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="array_3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="array_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="array_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>array_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="array_4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="array_4_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="array_4_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>array_4_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="array_4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="array_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="array_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>array_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="array_5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="array_5_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="array_5_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>array_5_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="array_5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="array_5_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="array_5_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>array_5_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="array_5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="array_5_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="array_5_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>array_5_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="array_5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="array_5_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="array_5_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>array_5_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="array_5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="array_5_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="array_5_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>array_5_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="array_5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="array_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="array_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>array_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="array_6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="array_6_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="array_6_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>array_6_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="array_6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="array_7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="array_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>array_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="array_7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="array_7_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="array_7_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>array_7_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="array_7"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="array_0_address0">out, 13</column>
                    <column name="array_0_q0">in, 32</column>
                    <column name="array_1_address0">out, 13</column>
                    <column name="array_1_q0">in, 32</column>
                    <column name="array_2_address0">out, 13</column>
                    <column name="array_2_q0">in, 32</column>
                    <column name="array_3_address0">out, 13</column>
                    <column name="array_3_address1">out, 13</column>
                    <column name="array_3_d0">out, 32</column>
                    <column name="array_3_d1">out, 32</column>
                    <column name="array_3_q0">in, 32</column>
                    <column name="array_3_q1">in, 32</column>
                    <column name="array_4_address0">out, 13</column>
                    <column name="array_4_q0">in, 32</column>
                    <column name="array_5_address0">out, 13</column>
                    <column name="array_5_address1">out, 13</column>
                    <column name="array_5_d0">out, 32</column>
                    <column name="array_5_d1">out, 32</column>
                    <column name="array_5_q0">in, 32</column>
                    <column name="array_5_q1">in, 32</column>
                    <column name="array_6_address0">out, 13</column>
                    <column name="array_6_q0">in, 32</column>
                    <column name="array_7_address0">out, 13</column>
                    <column name="array_7_q0">in, 32</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="ap_return">out, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="array_0">in, float*</column>
                    <column name="array_1">in, float*</column>
                    <column name="array_2">in, float*</column>
                    <column name="array_3">unused, float*</column>
                    <column name="array_4">in, float*</column>
                    <column name="array_5">unused, float*</column>
                    <column name="array_6">in, float*</column>
                    <column name="array_7">in, float*</column>
                    <column name="return">out, float</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="array_0">array_0_address0, port, offset</column>
                    <column name="array_0">array_0_ce0, port, </column>
                    <column name="array_0">array_0_q0, port, </column>
                    <column name="array_1">array_1_address0, port, offset</column>
                    <column name="array_1">array_1_ce0, port, </column>
                    <column name="array_1">array_1_q0, port, </column>
                    <column name="array_2">array_2_address0, port, offset</column>
                    <column name="array_2">array_2_ce0, port, </column>
                    <column name="array_2">array_2_q0, port, </column>
                    <column name="array_3">array_3_address0, port, offset</column>
                    <column name="array_3">array_3_ce0, port, </column>
                    <column name="array_3">array_3_we0, port, </column>
                    <column name="array_3">array_3_d0, port, </column>
                    <column name="array_3">array_3_q0, port, </column>
                    <column name="array_3">array_3_address1, port, offset</column>
                    <column name="array_3">array_3_ce1, port, </column>
                    <column name="array_3">array_3_we1, port, </column>
                    <column name="array_3">array_3_d1, port, </column>
                    <column name="array_3">array_3_q1, port, </column>
                    <column name="array_4">array_4_address0, port, offset</column>
                    <column name="array_4">array_4_ce0, port, </column>
                    <column name="array_4">array_4_q0, port, </column>
                    <column name="array_5">array_5_address0, port, offset</column>
                    <column name="array_5">array_5_ce0, port, </column>
                    <column name="array_5">array_5_we0, port, </column>
                    <column name="array_5">array_5_d0, port, </column>
                    <column name="array_5">array_5_q0, port, </column>
                    <column name="array_5">array_5_address1, port, offset</column>
                    <column name="array_5">array_5_ce1, port, </column>
                    <column name="array_5">array_5_we1, port, </column>
                    <column name="array_5">array_5_d1, port, </column>
                    <column name="array_5">array_5_q1, port, </column>
                    <column name="array_6">array_6_address0, port, offset</column>
                    <column name="array_6">array_6_ce0, port, </column>
                    <column name="array_6">array_6_q0, port, </column>
                    <column name="array_7">array_7_address0, port, offset</column>
                    <column name="array_7">array_7_ce0, port, </column>
                    <column name="array_7">array_7_q0, port, </column>
                    <column name="return">ap_return, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport/>
</profile>

