
*** Running vivado
    with args -log vga_example.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_example.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source vga_example.tcl -notrace
Command: synth_design -top vga_example -part xc7a35tcpg236-1
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (5.4)' for IP 'clk_wiz_0' (customized with software release 2017.4) has a newer major version in the IP Catalog.
* The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10876 
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:16]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:17]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 400.238 ; gain = 109.648
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vga_example' [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:20]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:45]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:45]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [c:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [c:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:127]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:130]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19472]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19472]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 25 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:619]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (4#1) [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:619]
INFO: [Synth 8-6157] synthesizing module 'BUFH' [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:808]
INFO: [Synth 8-6155] done synthesizing module 'BUFH' (5#1) [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:808]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (6#1) [c:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (7#1) [c:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:30652]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (8#1) [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:30652]
INFO: [Synth 8-6157] synthesizing module 'MouseDisplayVeri' [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseDisplayVeri.v:23]
INFO: [Synth 8-638] synthesizing module 'MouseDisplay' [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseDisplay.vhd:138]
WARNING: [Synth 8-614] signal 'xpos_nxt' is read in the process but is not in the sensitivity list [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseDisplay.vhd:222]
WARNING: [Synth 8-614] signal 'ypos_nxt' is read in the process but is not in the sensitivity list [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseDisplay.vhd:222]
WARNING: [Synth 8-614] signal 'mousepixel' is read in the process but is not in the sensitivity list [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseDisplay.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'MouseDisplay' (9#1) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseDisplay.vhd:138]
WARNING: [Synth 8-350] instance 'myCoursor' of module 'MouseDisplay' requires 22 connections, but only 17 given [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseDisplayVeri.v:36]
WARNING: [Synth 8-3848] Net vcount_out in module/entity MouseDisplayVeri does not have driver. [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseDisplayVeri.v:33]
WARNING: [Synth 8-3848] Net hcount_out in module/entity MouseDisplayVeri does not have driver. [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseDisplayVeri.v:33]
WARNING: [Synth 8-3848] Net vblnk_out in module/entity MouseDisplayVeri does not have driver. [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseDisplayVeri.v:33]
WARNING: [Synth 8-3848] Net hblnk_out in module/entity MouseDisplayVeri does not have driver. [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseDisplayVeri.v:33]
INFO: [Synth 8-6155] done synthesizing module 'MouseDisplayVeri' (10#1) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseDisplayVeri.v:23]
INFO: [Synth 8-6157] synthesizing module 'MouseCtlVeri' [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseCtlVeri.v:24]
INFO: [Synth 8-638] synthesizing module 'MouseCtl' [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseCtl.vhd:207]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter CHECK_PERIOD_MS bound to: 500 - type: integer 
	Parameter TIMEOUT_PERIOD_MS bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'Ps2Interface' declared at 'C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/Ps2Interface.vhd:152' bound to instance 'Inst_Ps2Interface' of component 'Ps2Interface' [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseCtl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'Ps2Interface' [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/Ps2Interface.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'Ps2Interface' (11#1) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/Ps2Interface.vhd:180]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseCtl.vhd:450]
WARNING: [Synth 8-6014] Unused sequential element x_inter_reg was removed.  [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseCtl.vhd:456]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseCtl.vhd:514]
WARNING: [Synth 8-6014] Unused sequential element y_inter_reg was removed.  [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseCtl.vhd:520]
INFO: [Synth 8-256] done synthesizing module 'MouseCtl' (12#1) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseCtl.vhd:207]
WARNING: [Synth 8-350] instance 'myMouse' of module 'MouseCtl' requires 16 connections, but only 6 given [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseCtlVeri.v:36]
INFO: [Synth 8-6155] done synthesizing module 'MouseCtlVeri' (13#1) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseCtlVeri.v:24]
WARNING: [Synth 8-350] instance 'myMouse' of module 'MouseCtlVeri' requires 5 connections, but only 4 given [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:135]
INFO: [Synth 8-6157] synthesizing module 'vga_timing' [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_timing.v:13]
WARNING: [Synth 8-3848] Net rgb_out in module/entity vga_timing does not have driver. [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_timing.v:19]
INFO: [Synth 8-6155] done synthesizing module 'vga_timing' (14#1) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_timing.v:13]
WARNING: [Synth 8-350] instance 'my_timing' of module 'vga_timing' requires 3 connections, but only 2 given [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:142]
INFO: [Synth 8-6157] synthesizing module 'start_screen' [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/vivado/DeathRace.srcs/sources_1/new/start_screen.v:23]
INFO: [Synth 8-3876] $readmem data file 'image_rom.data' is read successfully [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/vivado/DeathRace.srcs/sources_1/new/start_screen.v:35]
INFO: [Synth 8-6155] done synthesizing module 'start_screen' (15#1) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/vivado/DeathRace.srcs/sources_1/new/start_screen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vga_example' (16#1) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:20]
WARNING: [Synth 8-3331] design start_screen has unconnected port vga_in[33]
WARNING: [Synth 8-3331] design start_screen has unconnected port vga_in[32]
WARNING: [Synth 8-3331] design start_screen has unconnected port vga_in[31]
WARNING: [Synth 8-3331] design start_screen has unconnected port vga_in[30]
WARNING: [Synth 8-3331] design start_screen has unconnected port vga_in[29]
WARNING: [Synth 8-3331] design start_screen has unconnected port vga_in[28]
WARNING: [Synth 8-3331] design start_screen has unconnected port vga_in[27]
WARNING: [Synth 8-3331] design start_screen has unconnected port vga_in[26]
WARNING: [Synth 8-3331] design start_screen has unconnected port vga_in[25]
WARNING: [Synth 8-3331] design start_screen has unconnected port vga_in[24]
WARNING: [Synth 8-3331] design start_screen has unconnected port vga_in[23]
WARNING: [Synth 8-3331] design start_screen has unconnected port vga_in[22]
WARNING: [Synth 8-3331] design vga_timing has unconnected port vga_out[33]
WARNING: [Synth 8-3331] design vga_timing has unconnected port vga_out[32]
WARNING: [Synth 8-3331] design vga_timing has unconnected port vga_out[31]
WARNING: [Synth 8-3331] design vga_timing has unconnected port vga_out[30]
WARNING: [Synth 8-3331] design vga_timing has unconnected port vga_out[29]
WARNING: [Synth 8-3331] design vga_timing has unconnected port vga_out[28]
WARNING: [Synth 8-3331] design vga_timing has unconnected port vga_out[27]
WARNING: [Synth 8-3331] design vga_timing has unconnected port vga_out[26]
WARNING: [Synth 8-3331] design vga_timing has unconnected port vga_out[25]
WARNING: [Synth 8-3331] design vga_timing has unconnected port vga_out[24]
WARNING: [Synth 8-3331] design vga_timing has unconnected port vga_out[23]
WARNING: [Synth 8-3331] design vga_timing has unconnected port vga_out[22]
WARNING: [Synth 8-3331] design MouseCtlVeri has unconnected port rst
WARNING: [Synth 8-3331] design MouseDisplayVeri has unconnected port vga_out[37]
WARNING: [Synth 8-3331] design MouseDisplayVeri has unconnected port vga_out[36]
WARNING: [Synth 8-3331] design MouseDisplayVeri has unconnected port vga_out[21]
WARNING: [Synth 8-3331] design MouseDisplayVeri has unconnected port vga_out[20]
WARNING: [Synth 8-3331] design MouseDisplayVeri has unconnected port vga_out[19]
WARNING: [Synth 8-3331] design MouseDisplayVeri has unconnected port vga_out[18]
WARNING: [Synth 8-3331] design MouseDisplayVeri has unconnected port vga_out[17]
WARNING: [Synth 8-3331] design MouseDisplayVeri has unconnected port vga_out[16]
WARNING: [Synth 8-3331] design MouseDisplayVeri has unconnected port vga_out[15]
WARNING: [Synth 8-3331] design MouseDisplayVeri has unconnected port vga_out[14]
WARNING: [Synth 8-3331] design MouseDisplayVeri has unconnected port vga_out[13]
WARNING: [Synth 8-3331] design MouseDisplayVeri has unconnected port vga_out[12]
WARNING: [Synth 8-3331] design MouseDisplayVeri has unconnected port vga_out[11]
WARNING: [Synth 8-3331] design MouseDisplayVeri has unconnected port vga_out[10]
WARNING: [Synth 8-3331] design MouseDisplayVeri has unconnected port vga_out[9]
WARNING: [Synth 8-3331] design MouseDisplayVeri has unconnected port vga_out[8]
WARNING: [Synth 8-3331] design MouseDisplayVeri has unconnected port vga_out[7]
WARNING: [Synth 8-3331] design MouseDisplayVeri has unconnected port vga_out[6]
WARNING: [Synth 8-3331] design MouseDisplayVeri has unconnected port vga_out[5]
WARNING: [Synth 8-3331] design MouseDisplayVeri has unconnected port vga_out[4]
WARNING: [Synth 8-3331] design MouseDisplayVeri has unconnected port vga_out[3]
WARNING: [Synth 8-3331] design MouseDisplayVeri has unconnected port vga_out[2]
WARNING: [Synth 8-3331] design MouseDisplayVeri has unconnected port vga_out[1]
WARNING: [Synth 8-3331] design MouseDisplayVeri has unconnected port vga_out[0]
WARNING: [Synth 8-3331] design MouseDisplayVeri has unconnected port mouse_in[24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 537.375 ; gain = 246.785
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin myMouse:rst to constant 0 [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseCtlVeri.v:36]
WARNING: [Synth 8-3295] tying undriven pin myMouse:value[11] to constant 0 [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseCtlVeri.v:36]
WARNING: [Synth 8-3295] tying undriven pin myMouse:value[10] to constant 0 [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseCtlVeri.v:36]
WARNING: [Synth 8-3295] tying undriven pin myMouse:value[9] to constant 0 [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseCtlVeri.v:36]
WARNING: [Synth 8-3295] tying undriven pin myMouse:value[8] to constant 0 [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseCtlVeri.v:36]
WARNING: [Synth 8-3295] tying undriven pin myMouse:value[7] to constant 0 [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseCtlVeri.v:36]
WARNING: [Synth 8-3295] tying undriven pin myMouse:value[6] to constant 0 [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseCtlVeri.v:36]
WARNING: [Synth 8-3295] tying undriven pin myMouse:value[5] to constant 0 [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseCtlVeri.v:36]
WARNING: [Synth 8-3295] tying undriven pin myMouse:value[4] to constant 0 [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseCtlVeri.v:36]
WARNING: [Synth 8-3295] tying undriven pin myMouse:value[3] to constant 0 [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseCtlVeri.v:36]
WARNING: [Synth 8-3295] tying undriven pin myMouse:value[2] to constant 0 [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseCtlVeri.v:36]
WARNING: [Synth 8-3295] tying undriven pin myMouse:value[1] to constant 0 [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseCtlVeri.v:36]
WARNING: [Synth 8-3295] tying undriven pin myMouse:value[0] to constant 0 [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseCtlVeri.v:36]
WARNING: [Synth 8-3295] tying undriven pin myMouse:setx to constant 0 [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseCtlVeri.v:36]
WARNING: [Synth 8-3295] tying undriven pin myMouse:sety to constant 0 [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseCtlVeri.v:36]
WARNING: [Synth 8-3295] tying undriven pin myMouse:setmax_x to constant 0 [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseCtlVeri.v:36]
WARNING: [Synth 8-3295] tying undriven pin myMouse:setmax_y to constant 0 [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/MouseCtlVeri.v:36]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 537.375 ; gain = 246.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 537.375 ; gain = 246.785
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'myClk/inst'
Finished Parsing XDC File [c:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'myClk/inst'
Parsing XDC File [c:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'myClk/inst'
Finished Parsing XDC File [c:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'myClk/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_example_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_example_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/constrs_1/imports/project_1/vga_example.xdc]
Finished Parsing XDC File [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/constrs_1/imports/project_1/vga_example.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/constrs_1/imports/project_1/vga_example.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_example_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_example_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/vivado/DeathRace.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/vivado/DeathRace.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/vivado/DeathRace.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_example_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_example_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'myClk/inst'
Finished Parsing XDC File [c:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'myClk/inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFGCE => BUFGCTRL: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 854.867 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 854.867 ; gain = 564.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 854.867 ; gain = 564.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for myClk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for myClk/inst. (constraint file  C:/Users/pauli/Documents/GitHub/uec2_DeathRace/vivado/DeathRace.runs/synth_1/dont_touch.xdc, line 10).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 854.867 ; gain = 564.277
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Ps2Interface'
INFO: [Synth 8-5546] ROM "reset_bit_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "busy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_tx_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ps2_clk_h" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_100us_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_20us_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_63clk_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MouseCtl'
INFO: [Synth 8-5545] ROM "periodic_check_tick" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "timeout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reset_periodic_check_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_event" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "hblnk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hsync_out" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                00000000000000001 |                            00000
            rx_down_edge |                00000000000000010 |                            00011
                rx_clk_l |                00000000000000100 |                            00010
                rx_clk_h |                00000000000001000 |                            00001
         rx_error_parity |                00000000000010000 |                            00100
           rx_data_ready |                00000000000100000 |                            00101
          tx_force_clk_l |                00000000001000000 |                            00110
      tx_bring_data_down |                00000000010000000 |                            00111
          tx_release_clk |                00000000100000000 |                            01000
 tx_first_wait_down_edge |                00000001000000000 |                            01001
                tx_clk_l |                00000010000000000 |                            01010
         tx_wait_up_edge |                00000100000000000 |                            01011
tx_wait_up_edge_before_ack |                00001000000000000 |                            01101
             tx_wait_ack |                00010000000000000 |                            01110
         tx_received_ack |                00100000000000000 |                            01111
         tx_error_no_ack |                01000000000000000 |                            10000
                tx_clk_h |                10000000000000000 |                            01100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Ps2Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset | 0000000000000000000000000000000000001 |                           000000
          reset_wait_ack | 0000000000000000000000000000000000010 |                           000001
reset_wait_bat_completion | 0000000000000000000000000000000000100 |                           000010
           reset_wait_id | 0000000000000000000000000000000001000 |                           000011
reset_set_sample_rate_200 | 0000000000000000000000000000000010000 |                           000100
reset_set_sample_rate_200_wait_ack | 0000000000000000000000000000000100000 |                           000101
reset_send_sample_rate_200 | 0000000000000000000000000000001000000 |                           000110
reset_send_sample_rate_200_wait_ack | 0000000000000000000000000000010000000 |                           000111
reset_set_sample_rate_100 | 0000000000000000000000000000100000000 |                           001000
reset_set_sample_rate_100_wait_ack | 0000000000000000000000000001000000000 |                           001001
reset_send_sample_rate_100 | 0000000000000000000000000010000000000 |                           001010
reset_send_sample_rate_100_wait_ack | 0000000000000000000000000100000000000 |                           001011
reset_set_sample_rate_80 | 0000000000000000000000001000000000000 |                           001100
reset_set_sample_rate_80_wait_ack | 0000000000000000000000010000000000000 |                           001101
reset_send_sample_rate_80 | 0000000000000000000000100000000000000 |                           001110
reset_send_sample_rate_80_wait_ack | 0000000000000000000001000000000000000 |                           001111
           reset_read_id | 0000000000000000000010000000000000000 |                           010000
  reset_read_id_wait_ack | 0000000000000000000100000000000000000 |                           010001
   reset_read_id_wait_id | 0000000000000000001000000000000000000 |                           010010
    reset_set_resolution | 0000000000000000010000000000000000000 |                           010011
reset_set_resolution_wait_ack | 0000000000000000100000000000000000000 |                           010100
   reset_send_resolution | 0000000000000001000000000000000000000 |                           010101
reset_send_resolution_wait_ack | 0000000000000010000000000000000000000 |                           010110
reset_set_sample_rate_40 | 0000000000000100000000000000000000000 |                           010111
reset_set_sample_rate_40_wait_ack | 0000000000001000000000000000000000000 |                           011000
reset_send_sample_rate_40 | 0000000000010000000000000000000000000 |                           011001
reset_send_sample_rate_40_wait_ack | 0000000000100000000000000000000000000 |                           011010
  reset_enable_reporting | 0000000001000000000000000000000000000 |                           011011
reset_enable_reporting_wait_ack | 0000000010000000000000000000000000000 |                           011100
             read_byte_1 | 0000000100000000000000000000000000000 |                           011101
             read_byte_2 | 0000001000000000000000000000000000000 |                           011110
             read_byte_3 | 0000010000000000000000000000000000000 |                           011111
             read_byte_4 | 0000100000000000000000000000000000000 |                           100000
          mark_new_event | 0001000000000000000000000000000000000 |                           100100
           check_read_id | 0010000000000000000000000000000000000 |                           100001
  check_read_id_wait_ack | 0100000000000000000000000000000000000 |                           100010
   check_read_id_wait_id | 1000000000000000000000000000000000000 |                           100011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'MouseCtl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 854.867 ; gain = 564.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 8     
	               11 Bit    Registers := 8     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 10    
	                1 Bit    Registers := 48    
+---Muxes : 
	  37 Input     37 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 69    
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	  17 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 18    
	   2 Input     12 Bit        Muxes := 10    
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 2     
	  37 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	  37 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	  17 Input      1 Bit        Muxes := 4     
	  37 Input      1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_example 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module clk_wiz_0_clk_wiz 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module MouseDisplay 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module Ps2Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	  17 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 18    
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  17 Input      1 Bit        Muxes := 4     
Module MouseCtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	  37 Input     37 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 69    
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 10    
	   2 Input      9 Bit        Muxes := 2     
	  37 Input      8 Bit        Muxes := 3     
	  37 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  37 Input      1 Bit        Muxes := 20    
Module vga_timing 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module start_screen 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
