// Seed: 872530798
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  id_3(
      .id_0(1), .id_1(id_2), .id_2(~1), .id_3()
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7;
  assign id_6 = id_1;
  module_0(
      id_1, id_6
  );
endmodule
