// Seed: 3632469045
module module_0 ();
  wire id_1;
  ;
  assign module_2.id_1 = 0;
  wire  id_2;
  logic id_3;
endmodule
module module_1 (
    output uwire id_0,
    input supply0 id_1,
    output tri id_2,
    output logic id_3,
    input wand id_4,
    input supply0 id_5,
    output supply0 id_6
);
  initial begin : LABEL_0
    id_3 <= -1 - id_4;
    disable id_8;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri id_0,
    input wor id_1,
    output tri0 id_2,
    input supply0 id_3,
    output wire id_4,
    output tri id_5
);
  logic id_7;
  module_0 modCall_1 ();
endmodule
