// Seed: 1611915468
module module_0;
endmodule
module module_1 #(
    parameter id_5 = 32'd37
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  output logic [7:0] id_7;
  input wire id_6;
  input wire _id_5;
  inout wire id_4;
  inout logic [7:0] id_3;
  output wire id_2;
  inout wire id_1;
  assign id_7[1 : 1] = id_3;
  assign id_3[id_5]  = id_6;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_11 = 32'd5,
    parameter id_2  = 32'd7,
    parameter id_20 = 32'd84,
    parameter id_9  = 32'd69
) (
    input wire id_0,
    input supply1 id_1,
    input tri1 _id_2,
    input wand id_3,
    input wire id_4,
    output tri0 id_5,
    input supply1 id_6,
    output tri id_7,
    output supply1 id_8,
    input supply1 _id_9,
    input wand id_10,
    input supply1 _id_11,
    input supply1 id_12,
    input tri0 id_13
);
  logic [7:0] id_15;
  assign id_7 = id_2;
  supply0 [id_11 : id_2] id_16 = -1;
  logic id_17;
  ;
  tri id_18 = 1;
  logic [1 : 1] id_19;
  module_0 modCall_1 ();
  parameter id_20 = 1;
  supply0 [1 : 1] id_21 = -1'h0;
  wire id_22, id_23;
  assign id_15[1] = -1;
  logic id_24[-1 : -1];
  wire id_25 = -1;
  tri1 [-1 : id_9] id_26 = 1 == id_15[id_20];
endmodule
