{
  "Top": "matrix_multiply_32x32",
  "RtlTop": "matrix_multiply_32x32",
  "RtlPrefix": "",
  "RtlSubPrefix": "matrix_multiply_32x32_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu9p",
    "Package": "-flga2104",
    "Speed": "-2-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_int<8>*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem_a",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "B": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_int<8>*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem_b",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "B_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "B_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "C": {
      "index": "2",
      "direction": "out",
      "srcType": "ap_int<16>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem_c",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "C_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "C_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "matrix_multiply_32x32"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "1024",
    "Latency": "1075"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "matrix_multiply_32x32",
    "Version": "1.0",
    "DisplayName": "Matrix_multiply_32x32",
    "Revision": "2114455586",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_matrix_multiply_32x32_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/matrix_multiply_32x32.cpp",
      "..\/..\/..\/..\/library\/int8_32x32\/int8_32x32_wrapper.cpp"
    ],
    "BlackBoxSrc": ["..\/..\/..\/..\/library\/int8_32x32\/int8_32x32_wrapper.json"],
    "BlackBoxRtl": [
      "..\/..\/..\/..\/library\/int8_32x32\/int8_32x32_wrapper.v",
      "..\/..\/..\/..\/library\/int8_32x32\/tensor_slice_int8.v"
    ],
    "TestBench": [
      "..\/..\/matrix_multiply_32x32_tb.cpp",
      "..\/..\/result.golden.dat"
    ],
    "Verilog": [
      "impl\/verilog\/int8_32x32_wrapper.v",
      "impl\/verilog\/matrix_multiply_32x32_Block_VITIS_LOOP_57_3_proc.v",
      "impl\/verilog\/matrix_multiply_32x32_control_s_axi.v",
      "impl\/verilog\/matrix_multiply_32x32_entry_proc.v",
      "impl\/verilog\/matrix_multiply_32x32_fifo_w64_d2_S.v",
      "impl\/verilog\/matrix_multiply_32x32_fifo_w64_d5_S.v",
      "impl\/verilog\/matrix_multiply_32x32_fifo_w256_d2_S.v",
      "impl\/verilog\/matrix_multiply_32x32_fifo_w512_d2_S.v",
      "impl\/verilog\/matrix_multiply_32x32_flow_control_loop_pipe.v",
      "impl\/verilog\/matrix_multiply_32x32_gmem_a_m_axi.v",
      "impl\/verilog\/matrix_multiply_32x32_gmem_b_m_axi.v",
      "impl\/verilog\/matrix_multiply_32x32_gmem_c_m_axi.v",
      "impl\/verilog\/matrix_multiply_32x32_int8_32x32_wrapper_wrapper_1.v",
      "impl\/verilog\/matrix_multiply_32x32_Loop_VITIS_LOOP_47_1_proc2.v",
      "impl\/verilog\/matrix_multiply_32x32_Loop_VITIS_LOOP_57_3_proc.v",
      "impl\/verilog\/matrix_multiply_32x32_Loop_VITIS_LOOP_70_5_proc3.v",
      "impl\/verilog\/matrix_multiply_32x32_start_for_int8_32x32_wrapper_wrapper_1_U0.v",
      "impl\/verilog\/matrix_multiply_32x32_start_for_Loop_VITIS_LOOP_70_5_proc3_U0.v",
      "impl\/verilog\/tensor_slice_int8.v",
      "impl\/verilog\/matrix_multiply_32x32.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/matrix_multiply_32x32_v1_0\/data\/matrix_multiply_32x32.mdd",
      "impl\/misc\/drivers\/matrix_multiply_32x32_v1_0\/data\/matrix_multiply_32x32.tcl",
      "impl\/misc\/drivers\/matrix_multiply_32x32_v1_0\/data\/matrix_multiply_32x32.yaml",
      "impl\/misc\/drivers\/matrix_multiply_32x32_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/matrix_multiply_32x32_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/matrix_multiply_32x32_v1_0\/src\/xmatrix_multiply_32x32.c",
      "impl\/misc\/drivers\/matrix_multiply_32x32_v1_0\/src\/xmatrix_multiply_32x32.h",
      "impl\/misc\/drivers\/matrix_multiply_32x32_v1_0\/src\/xmatrix_multiply_32x32_hw.h",
      "impl\/misc\/drivers\/matrix_multiply_32x32_v1_0\/src\/xmatrix_multiply_32x32_linux.c",
      "impl\/misc\/drivers\/matrix_multiply_32x32_v1_0\/src\/xmatrix_multiply_32x32_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/matrix_multiply_32x32.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "A_1",
          "access": "W",
          "description": "Data signal of A",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A",
              "access": "W",
              "description": "Bit 31 to 0 of A"
            }]
        },
        {
          "offset": "0x14",
          "name": "A_2",
          "access": "W",
          "description": "Data signal of A",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A",
              "access": "W",
              "description": "Bit 63 to 32 of A"
            }]
        },
        {
          "offset": "0x1c",
          "name": "B_1",
          "access": "W",
          "description": "Data signal of B",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "B",
              "access": "W",
              "description": "Bit 31 to 0 of B"
            }]
        },
        {
          "offset": "0x20",
          "name": "B_2",
          "access": "W",
          "description": "Data signal of B",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "B",
              "access": "W",
              "description": "Bit 63 to 32 of B"
            }]
        },
        {
          "offset": "0x28",
          "name": "C_1",
          "access": "W",
          "description": "Data signal of C",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "C",
              "access": "W",
              "description": "Bit 31 to 0 of C"
            }]
        },
        {
          "offset": "0x2c",
          "name": "C_2",
          "access": "W",
          "description": "Data signal of C",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "C",
              "access": "W",
              "description": "Bit 63 to 32 of C"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "A"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "B"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "C"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem_a:m_axi_gmem_b:m_axi_gmem_c",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem_a": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_a_",
      "paramPrefix": "C_M_AXI_GMEM_A_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_a_ARADDR",
        "m_axi_gmem_a_ARBURST",
        "m_axi_gmem_a_ARCACHE",
        "m_axi_gmem_a_ARID",
        "m_axi_gmem_a_ARLEN",
        "m_axi_gmem_a_ARLOCK",
        "m_axi_gmem_a_ARPROT",
        "m_axi_gmem_a_ARQOS",
        "m_axi_gmem_a_ARREADY",
        "m_axi_gmem_a_ARREGION",
        "m_axi_gmem_a_ARSIZE",
        "m_axi_gmem_a_ARUSER",
        "m_axi_gmem_a_ARVALID",
        "m_axi_gmem_a_AWADDR",
        "m_axi_gmem_a_AWBURST",
        "m_axi_gmem_a_AWCACHE",
        "m_axi_gmem_a_AWID",
        "m_axi_gmem_a_AWLEN",
        "m_axi_gmem_a_AWLOCK",
        "m_axi_gmem_a_AWPROT",
        "m_axi_gmem_a_AWQOS",
        "m_axi_gmem_a_AWREADY",
        "m_axi_gmem_a_AWREGION",
        "m_axi_gmem_a_AWSIZE",
        "m_axi_gmem_a_AWUSER",
        "m_axi_gmem_a_AWVALID",
        "m_axi_gmem_a_BID",
        "m_axi_gmem_a_BREADY",
        "m_axi_gmem_a_BRESP",
        "m_axi_gmem_a_BUSER",
        "m_axi_gmem_a_BVALID",
        "m_axi_gmem_a_RDATA",
        "m_axi_gmem_a_RID",
        "m_axi_gmem_a_RLAST",
        "m_axi_gmem_a_RREADY",
        "m_axi_gmem_a_RRESP",
        "m_axi_gmem_a_RUSER",
        "m_axi_gmem_a_RVALID",
        "m_axi_gmem_a_WDATA",
        "m_axi_gmem_a_WID",
        "m_axi_gmem_a_WLAST",
        "m_axi_gmem_a_WREADY",
        "m_axi_gmem_a_WSTRB",
        "m_axi_gmem_a_WUSER",
        "m_axi_gmem_a_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "A"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "A"
        }
      ]
    },
    "m_axi_gmem_b": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_b_",
      "paramPrefix": "C_M_AXI_GMEM_B_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_b_ARADDR",
        "m_axi_gmem_b_ARBURST",
        "m_axi_gmem_b_ARCACHE",
        "m_axi_gmem_b_ARID",
        "m_axi_gmem_b_ARLEN",
        "m_axi_gmem_b_ARLOCK",
        "m_axi_gmem_b_ARPROT",
        "m_axi_gmem_b_ARQOS",
        "m_axi_gmem_b_ARREADY",
        "m_axi_gmem_b_ARREGION",
        "m_axi_gmem_b_ARSIZE",
        "m_axi_gmem_b_ARUSER",
        "m_axi_gmem_b_ARVALID",
        "m_axi_gmem_b_AWADDR",
        "m_axi_gmem_b_AWBURST",
        "m_axi_gmem_b_AWCACHE",
        "m_axi_gmem_b_AWID",
        "m_axi_gmem_b_AWLEN",
        "m_axi_gmem_b_AWLOCK",
        "m_axi_gmem_b_AWPROT",
        "m_axi_gmem_b_AWQOS",
        "m_axi_gmem_b_AWREADY",
        "m_axi_gmem_b_AWREGION",
        "m_axi_gmem_b_AWSIZE",
        "m_axi_gmem_b_AWUSER",
        "m_axi_gmem_b_AWVALID",
        "m_axi_gmem_b_BID",
        "m_axi_gmem_b_BREADY",
        "m_axi_gmem_b_BRESP",
        "m_axi_gmem_b_BUSER",
        "m_axi_gmem_b_BVALID",
        "m_axi_gmem_b_RDATA",
        "m_axi_gmem_b_RID",
        "m_axi_gmem_b_RLAST",
        "m_axi_gmem_b_RREADY",
        "m_axi_gmem_b_RRESP",
        "m_axi_gmem_b_RUSER",
        "m_axi_gmem_b_RVALID",
        "m_axi_gmem_b_WDATA",
        "m_axi_gmem_b_WID",
        "m_axi_gmem_b_WLAST",
        "m_axi_gmem_b_WREADY",
        "m_axi_gmem_b_WSTRB",
        "m_axi_gmem_b_WUSER",
        "m_axi_gmem_b_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "B"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "B"
        }
      ]
    },
    "m_axi_gmem_c": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_c_",
      "paramPrefix": "C_M_AXI_GMEM_C_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_c_ARADDR",
        "m_axi_gmem_c_ARBURST",
        "m_axi_gmem_c_ARCACHE",
        "m_axi_gmem_c_ARID",
        "m_axi_gmem_c_ARLEN",
        "m_axi_gmem_c_ARLOCK",
        "m_axi_gmem_c_ARPROT",
        "m_axi_gmem_c_ARQOS",
        "m_axi_gmem_c_ARREADY",
        "m_axi_gmem_c_ARREGION",
        "m_axi_gmem_c_ARSIZE",
        "m_axi_gmem_c_ARUSER",
        "m_axi_gmem_c_ARVALID",
        "m_axi_gmem_c_AWADDR",
        "m_axi_gmem_c_AWBURST",
        "m_axi_gmem_c_AWCACHE",
        "m_axi_gmem_c_AWID",
        "m_axi_gmem_c_AWLEN",
        "m_axi_gmem_c_AWLOCK",
        "m_axi_gmem_c_AWPROT",
        "m_axi_gmem_c_AWQOS",
        "m_axi_gmem_c_AWREADY",
        "m_axi_gmem_c_AWREGION",
        "m_axi_gmem_c_AWSIZE",
        "m_axi_gmem_c_AWUSER",
        "m_axi_gmem_c_AWVALID",
        "m_axi_gmem_c_BID",
        "m_axi_gmem_c_BREADY",
        "m_axi_gmem_c_BRESP",
        "m_axi_gmem_c_BUSER",
        "m_axi_gmem_c_BVALID",
        "m_axi_gmem_c_RDATA",
        "m_axi_gmem_c_RID",
        "m_axi_gmem_c_RLAST",
        "m_axi_gmem_c_RREADY",
        "m_axi_gmem_c_RRESP",
        "m_axi_gmem_c_RUSER",
        "m_axi_gmem_c_RVALID",
        "m_axi_gmem_c_WDATA",
        "m_axi_gmem_c_WID",
        "m_axi_gmem_c_WLAST",
        "m_axi_gmem_c_WREADY",
        "m_axi_gmem_c_WSTRB",
        "m_axi_gmem_c_WUSER",
        "m_axi_gmem_c_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "C"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "C"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_a_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_a_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_a_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_a_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_a_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_a_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_a_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_a_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_a_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_a_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_a_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_a_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_a_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_a_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_a_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_a_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_a_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_a_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_a_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_a_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_a_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_a_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_a_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_a_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_a_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_a_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_a_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_a_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_a_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_a_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_a_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_a_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_a_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_a_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_a_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_a_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_a_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_a_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_a_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_a_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_a_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_a_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_a_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_a_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_a_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_b_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_b_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_b_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_b_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_b_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_b_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_b_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_b_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_b_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_b_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_b_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_b_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_b_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_b_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_b_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_b_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_b_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_b_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_b_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_b_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_b_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_b_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_b_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_b_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_b_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_b_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_b_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_b_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_b_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_b_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_b_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_b_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_b_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_b_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_b_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_b_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_b_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_b_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_b_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_b_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_b_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_b_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_b_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_b_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_b_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_c_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_c_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_c_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_c_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_c_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_c_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_c_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_c_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_c_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_c_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_c_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_c_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_c_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_c_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_c_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_c_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_c_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_c_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_c_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_c_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_c_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_c_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_c_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_c_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_c_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_c_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_c_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_c_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_c_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_c_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_c_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_c_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_c_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_c_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_c_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_c_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_c_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_c_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_c_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_c_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_c_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_c_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_c_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_c_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_c_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "matrix_multiply_32x32",
      "BindInstances": "C_c_U a_stream_U p_loc_channel_U p_loc36_channel_U p_loc37_channel_U p_loc38_channel_U p_loc39_channel_U p_loc40_channel_U p_loc41_channel_U p_loc42_channel_U p_loc43_channel_U p_loc44_channel_U p_loc45_channel_U p_loc46_channel_U p_loc47_channel_U p_loc48_channel_U p_loc49_channel_U p_loc50_channel_U p_loc51_channel_U p_loc52_channel_U p_loc53_channel_U p_loc54_channel_U p_loc55_channel_U p_loc56_channel_U p_loc57_channel_U p_loc58_channel_U p_loc59_channel_U p_loc60_channel_U p_loc61_channel_U p_loc62_channel_U p_loc63_channel_U p_loc64_channel_U p_loc65_channel_U b_stream_U c_stream_U control_s_axi_U gmem_a_m_axi_U gmem_b_m_axi_U gmem_c_m_axi_U",
      "Instances": [
        {
          "ModuleName": "entry_proc",
          "InstanceName": "entry_proc_U0"
        },
        {
          "ModuleName": "Block_VITIS_LOOP_57_3_proc",
          "InstanceName": "Block_VITIS_LOOP_57_3_proc_U0",
          "BindInstances": "p_out_0_fu_74_p2 p_out16_0_fu_80_p2 p_out2_0_fu_86_p2 p_out3_0_fu_92_p2 p_out4_0_fu_98_p2 p_out5_0_fu_104_p2 p_out6_0_fu_110_p2 p_out7_0_fu_116_p2 p_out8_0_fu_122_p2 p_out9_0_fu_128_p2 p_out10_0_fu_134_p2 p_out11_0_fu_140_p2 p_out12_0_fu_146_p2 p_out13_0_fu_152_p2 p_out14_0_fu_158_p2 p_out1550_0_fu_164_p2 p_out1655_0_fu_170_p2 p_out17_0_fu_176_p2 p_out18_0_fu_182_p2 p_out19_0_fu_188_p2 p_out20_0_fu_194_p2 p_out21_0_fu_200_p2 p_out22_0_fu_206_p2 p_out23_0_fu_212_p2 p_out24_0_fu_218_p2 p_out25_0_fu_224_p2 p_out26_0_fu_230_p2 p_out27_0_fu_236_p2 p_out28_0_fu_242_p2 p_out2996_0_fu_248_p2 p_out30_0_fu_254_p2"
        },
        {
          "ModuleName": "Loop_VITIS_LOOP_47_1_proc2",
          "InstanceName": "Loop_VITIS_LOOP_47_1_proc2_U0",
          "BindInstances": "i_fu_114_p2 icmp_ln47_fu_120_p2"
        },
        {
          "ModuleName": "Loop_VITIS_LOOP_57_3_proc",
          "InstanceName": "Loop_VITIS_LOOP_57_3_proc_U0",
          "BindInstances": "add_ln60_fu_715_p2 add_ln60_1_fu_727_p2 add_ln60_2_fu_739_p2 add_ln60_3_fu_751_p2 add_ln60_4_fu_763_p2 add_ln60_5_fu_775_p2 add_ln60_6_fu_787_p2 add_ln60_7_fu_799_p2 add_ln60_8_fu_811_p2 add_ln60_9_fu_823_p2 add_ln60_10_fu_835_p2 add_ln60_11_fu_847_p2 add_ln60_12_fu_859_p2 add_ln60_13_fu_871_p2 add_ln60_14_fu_883_p2 add_ln60_15_fu_895_p2 add_ln60_16_fu_907_p2 add_ln60_17_fu_919_p2 add_ln60_18_fu_931_p2 add_ln60_19_fu_943_p2 add_ln60_20_fu_955_p2 add_ln60_21_fu_967_p2 add_ln60_22_fu_979_p2 add_ln60_23_fu_991_p2 add_ln60_24_fu_1003_p2 add_ln60_25_fu_1015_p2 add_ln60_26_fu_1027_p2 add_ln60_27_fu_1039_p2 add_ln60_28_fu_1051_p2 add_ln60_29_fu_1063_p2 add_ln60_30_fu_1075_p2 add_ln60_31_fu_1087_p2 j_fu_1099_p2 icmp_ln57_fu_1105_p2"
        },
        {
          "ModuleName": "int8_32x32_wrapper_wrapper_1",
          "InstanceName": "int8_32x32_wrapper_wrapper_1_U0",
          "Instances": [{
              "ModuleName": "int8_32x32_wrapper",
              "InstanceName": "int8_32x32_wrapper_U0"
            }]
        },
        {
          "ModuleName": "Loop_VITIS_LOOP_70_5_proc3",
          "InstanceName": "Loop_VITIS_LOOP_70_5_proc3_U0",
          "BindInstances": "select_ln70_fu_166_p3 first_iter_0_fu_174_p2 add_ln70_fu_180_p2 lshr_ln73_fu_268_p2 j_fu_193_p2 icmp_ln72_fu_199_p2 icmp_ln70_fu_205_p2"
        }
      ]
    },
    "Info": {
      "entry_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "Loop_VITIS_LOOP_47_1_proc2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Block_VITIS_LOOP_57_3_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "Loop_VITIS_LOOP_57_3_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "int8_32x32_wrapper": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "int8_32x32_wrapper_wrapper_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_VITIS_LOOP_70_5_proc3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matrix_multiply_32x32": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "entry_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.409"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "29",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "Loop_VITIS_LOOP_47_1_proc2": {
        "Latency": {
          "LatencyBest": "1035",
          "LatencyAvg": "1035",
          "LatencyWorst": "1035",
          "PipelineII": "1024",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.650"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_47_1",
            "TripCount": "32",
            "Latency": "1033",
            "PipelineII": "32",
            "PipelineDepth": "42"
          }],
        "Area": {
          "FF": "364",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "329",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "Block_VITIS_LOOP_57_3_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.147"
        },
        "Area": {
          "FF": "1986",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "2491",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "Loop_VITIS_LOOP_57_3_proc": {
        "Latency": {
          "LatencyBest": "1035",
          "LatencyAvg": "1035",
          "LatencyWorst": "1035",
          "PipelineII": "1024",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.650"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_57_3",
            "TripCount": "32",
            "Latency": "1033",
            "PipelineII": "32",
            "PipelineDepth": "42"
          }],
        "Area": {
          "FF": "2347",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "2751",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "int8_32x32_wrapper": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "1",
          "PipelineDepth": "34",
          "PipelineType": "yes(flp)"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "0.000"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "1024",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "14",
          "FF": "0",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "0",
          "LUT": "0",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "int8_32x32_wrapper_wrapper_1": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.650"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "1024",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "14",
          "FF": "0",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "0",
          "LUT": "0",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "Loop_VITIS_LOOP_70_5_proc3": {
        "Latency": {
          "LatencyBest": "1033",
          "LatencyAvg": "1033",
          "LatencyWorst": "1033",
          "PipelineII": "1024",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.650"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_70_5_VITIS_LOOP_72_6",
            "TripCount": "1024",
            "Latency": "1031",
            "PipelineII": "1",
            "PipelineDepth": "9"
          }],
        "Area": {
          "FF": "705",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "2418",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "matrix_multiply_32x32": {
        "Latency": {
          "LatencyBest": "1075",
          "LatencyAvg": "1075",
          "LatencyWorst": "1075",
          "PipelineII": "1024",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.650"
        },
        "Area": {
          "BRAM_18K": "3",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "DSP": "1024",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "14",
          "FF": "13648",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "14465",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-01-28 08:26:33 UTC",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
