// Seed: 271072792
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1,
    input  logic id_2,
    output uwire id_3
);
  assign id_1 = 1 ? id_2 : id_2;
  always @(posedge !1) begin : LABEL_0
    if (id_0) begin : LABEL_0
      if (id_2) id_1 <= 1;
    end
    id_1 <= 1 == 1'h0;
  end
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  final $display(1, id_0, id_2);
  wire id_6;
endmodule
