#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-643-gb43fcccc)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 4;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x560717854410 .scope module, "main" "main" 2 3;
 .timescale -3 -3;
v0x560717889d30_0 .net "Clock", 0 0, v0x560717851dd0_0;  1 drivers
v0x560717889e80_0 .net "I", 0 0, v0x5607178867d0_0;  1 drivers
v0x560717889f40_0 .net "Q_0", 0 0, v0x560717886fe0_0;  1 drivers
v0x56071788a010_0 .net "Q_1", 0 0, v0x5607178875c0_0;  1 drivers
v0x56071788a0b0_0 .net "Reset", 0 0, v0x560717851ed0_0;  1 drivers
v0x56071788a1a0_0 .net "S", 0 0, v0x560717886890_0;  1 drivers
v0x56071788a290_0 .var "dummy", 0 0;
v0x56071788a330_0 .var "dumpfile_path", 512 0;
S_0x56071785e840 .scope module, "clk" "clock_gen" 2 6, 3 6 0, S_0x560717854410;
 .timescale -4 -4;
    .port_info 0 /OUTPUT 1 "clk";
P_0x56071784f6a0 .param/l "PERIOD" 0 3 8, +C4<00000000000000000000000000001010>;
v0x560717851dd0_0 .var "clk", 0 0;
S_0x56071785ea20 .scope begin, "CLOCK_DRIVER" "CLOCK_DRIVER" 3 13, 3 13 0, S_0x56071785e840;
 .timescale -4 -4;
S_0x560717886230 .scope module, "res" "reset_gen" 2 8, 4 3 0, S_0x560717854410;
 .timescale -4 -4;
    .port_info 0 /OUTPUT 1 "out";
P_0x560717886410 .param/l "PERIODO" 0 4 5, +C4<00000000000000000000000000001010>;
v0x560717851ed0_0 .var "out", 0 0;
S_0x560717886550 .scope module, "signal" "gen_signal" 2 7, 5 4 0, S_0x560717854410;
 .timescale -4 -4;
    .port_info 0 /OUTPUT 1 "I";
    .port_info 1 /OUTPUT 1 "S";
P_0x560717886730 .param/l "PERIODO" 0 5 6, +C4<00000000000000000000000000001010>;
v0x5607178867d0_0 .var "I", 0 0;
v0x560717886890_0 .var "S", 0 0;
S_0x5607178869b0 .scope module, "state_machine" "Moore" 2 10, 6 2 0, S_0x560717854410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "I";
    .port_info 3 /INPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Q_1";
    .port_info 5 /OUTPUT 1 "Q_0";
L_0x56071788a3f0 .functor NOT 1, v0x560717886890_0, C4<0>, C4<0>, C4<0>;
L_0x56071788a480 .functor NOT 1, v0x5607178867d0_0, C4<0>, C4<0>, C4<0>;
L_0x56071788a5a0 .functor NOT 1, v0x560717886fe0_0, C4<0>, C4<0>, C4<0>;
L_0x56071788a6b0 .functor NOT 1, v0x5607178875c0_0, C4<0>, C4<0>, C4<0>;
L_0x56071788a7a0 .functor AND 1, v0x560717886fe0_0, L_0x56071788a3f0, C4<1>, C4<1>;
L_0x56071788a8a0 .functor AND 1, v0x560717886fe0_0, L_0x56071788a480, C4<1>, C4<1>;
L_0x56071788a9a0 .functor AND 1, v0x5607178875c0_0, L_0x56071788a3f0, C4<1>, C4<1>;
L_0x56071788aaa0 .functor AND 1, v0x5607178875c0_0, L_0x56071788a480, C4<1>, C4<1>;
L_0x56071788ab60 .functor AND 1, L_0x56071788a480, L_0x56071788a3f0, C4<1>, C4<1>;
L_0x56071788ad20 .functor OR 1, L_0x56071788a7a0, L_0x56071788a8a0, L_0x56071788ab60, C4<0>;
L_0x56071788aef0 .functor OR 1, L_0x56071788a9a0, L_0x56071788aaa0, L_0x56071788ab60, C4<0>;
L_0x56071788b050 .functor XNOR 1, v0x560717886fe0_0, v0x5607178875c0_0, C4<0>, C4<0>;
L_0x56071788b130 .functor AND 1, v0x5607178867d0_0, L_0x56071788a3f0, L_0x56071788b050, C4<1>;
L_0x56071788b230 .functor NOT 1, v0x560717887ae0_0, C4<0>, C4<0>, C4<0>;
v0x560717888a20_0 .net "D", 1 0, L_0x56071788b530;  1 drivers
v0x560717888b20_0 .net "E", 1 0, L_0x56071788ae50;  1 drivers
v0x560717888c00_0 .net "Eclock", 0 0, L_0x56071788b130;  1 drivers
v0x560717888ca0_0 .net "I", 0 0, v0x5607178867d0_0;  alias, 1 drivers
v0x560717888d90_0 .net "I_neg", 0 0, L_0x56071788a480;  1 drivers
v0x560717888e80_0 .net "Q_0", 0 0, v0x560717886fe0_0;  alias, 1 drivers
v0x560717888f20_0 .net "Q_0I_neg", 0 0, L_0x56071788a8a0;  1 drivers
v0x560717888fc0_0 .net "Q_0S_neg", 0 0, L_0x56071788a7a0;  1 drivers
v0x560717889080_0 .net "Q_0xorQ_1", 0 0, L_0x56071788b050;  1 drivers
v0x560717889140_0 .net "Q_1", 0 0, v0x5607178875c0_0;  alias, 1 drivers
v0x5607178891e0_0 .net "Q_1I_neg", 0 0, L_0x56071788aaa0;  1 drivers
v0x560717889280_0 .net "Q_1S_neg", 0 0, L_0x56071788a9a0;  1 drivers
v0x560717889340_0 .net "Q_T", 0 0, v0x560717887ae0_0;  1 drivers
v0x5607178893e0_0 .net "Q_T_neg", 0 0, L_0x56071788b230;  1 drivers
v0x560717889480_0 .net "Q_neg", 1 0, L_0x56071788a610;  1 drivers
v0x560717889540_0 .net "S", 0 0, v0x560717886890_0;  alias, 1 drivers
v0x560717889610_0 .net "S_neg", 0 0, L_0x56071788a3f0;  1 drivers
v0x5607178896b0_0 .net "S_negI_neg", 0 0, L_0x56071788ab60;  1 drivers
v0x560717889770_0 .net *"_s15", 0 0, L_0x56071788ad20;  1 drivers
v0x560717889850_0 .net *"_s18", 0 0, L_0x56071788aef0;  1 drivers
v0x560717889930_0 .net *"_s3", 0 0, L_0x56071788a5a0;  1 drivers
v0x560717889a10_0 .net *"_s6", 0 0, L_0x56071788a6b0;  1 drivers
v0x560717889af0_0 .net "clk", 0 0, v0x560717851dd0_0;  alias, 1 drivers
v0x560717889b90_0 .net "rst", 0 0, v0x560717851ed0_0;  alias, 1 drivers
L_0x56071788a610 .concat8 [ 1 1 0 0], L_0x56071788a5a0, L_0x56071788a6b0;
L_0x56071788ae50 .concat8 [ 1 1 0 0], L_0x56071788aef0, L_0x56071788ad20;
L_0x56071788b370 .part L_0x56071788ae50, 1, 1;
L_0x56071788b460 .part L_0x56071788ae50, 0, 1;
L_0x56071788b530 .concat8 [ 1 1 0 0], v0x560717888670_0, v0x560717887fd0_0;
L_0x56071788b5d0 .part L_0x56071788b530, 0, 1;
L_0x56071788b730 .part L_0x56071788b530, 1, 1;
S_0x560717886c30 .scope module, "FFD_0" "flip_flop_D" 6 45, 6 53 0, S_0x5607178869b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clock";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v0x560717886e50_0 .net "Clock", 0 0, v0x560717851dd0_0;  alias, 1 drivers
v0x560717886f40_0 .net "D", 0 0, L_0x56071788b5d0;  1 drivers
v0x560717886fe0_0 .var "Q", 0 0;
v0x5607178870b0_0 .net "Reset", 0 0, v0x560717851ed0_0;  alias, 1 drivers
E_0x560717854b30 .event posedge, v0x560717851dd0_0, v0x560717851ed0_0;
S_0x560717887210 .scope module, "FFD_1" "flip_flop_D" 6 46, 6 53 0, S_0x5607178869b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clock";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v0x560717887410_0 .net "Clock", 0 0, v0x560717851dd0_0;  alias, 1 drivers
v0x560717887500_0 .net "D", 0 0, L_0x56071788b730;  1 drivers
v0x5607178875c0_0 .var "Q", 0 0;
v0x560717887660_0 .net "Reset", 0 0, v0x560717851ed0_0;  alias, 1 drivers
S_0x5607178877d0 .scope module, "FF_T" "flip_flop_T" 6 36, 6 64 0, S_0x5607178869b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clock";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 1 "T";
    .port_info 3 /OUTPUT 1 "Q";
v0x560717887a00_0 .net "Clock", 0 0, L_0x56071788b130;  alias, 1 drivers
v0x560717887ae0_0 .var "Q", 0 0;
v0x560717887ba0_0 .net "Reset", 0 0, v0x560717851ed0_0;  alias, 1 drivers
v0x560717887c70_0 .net "T", 0 0, v0x5607178867d0_0;  alias, 1 drivers
E_0x560717854850 .event posedge, v0x560717887a00_0;
S_0x560717887db0 .scope module, "mux1_1" "mux1" 6 42, 6 76 0, S_0x5607178869b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "in2";
    .port_info 3 /OUTPUT 1 "d";
v0x560717887fd0_0 .var "d", 0 0;
v0x5607178880b0_0 .net "in1", 0 0, v0x560717887ae0_0;  alias, 1 drivers
v0x5607178881a0_0 .net "in2", 0 0, L_0x56071788b370;  1 drivers
v0x560717888270_0 .net "select", 0 0, L_0x56071788b130;  alias, 1 drivers
E_0x5607178408c0 .event edge, v0x5607178881a0_0, v0x560717887ae0_0;
S_0x560717888390 .scope module, "mux1_2" "mux1" 6 43, 6 76 0, S_0x5607178869b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "in2";
    .port_info 3 /OUTPUT 1 "d";
v0x560717888670_0 .var "d", 0 0;
v0x560717888750_0 .net "in1", 0 0, L_0x56071788b230;  alias, 1 drivers
v0x560717888810_0 .net "in2", 0 0, L_0x56071788b460;  1 drivers
v0x5607178888b0_0 .net "select", 0 0, L_0x56071788b130;  alias, 1 drivers
E_0x560717853e60 .event edge, v0x560717888810_0, v0x560717888750_0;
    .scope S_0x56071785e840;
T_0 ;
    %fork t_1, S_0x56071785ea20;
    %jmp t_0;
    .scope S_0x56071785ea20;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560717851dd0_0, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560717851dd0_0, 0;
    %delay 5, 0;
    %end;
    .scope S_0x56071785e840;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_0x560717886550;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607178867d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560717886890_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5607178867d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560717886890_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607178867d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560717886890_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607178867d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560717886890_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607178867d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560717886890_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5607178867d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560717886890_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5607178867d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560717886890_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5607178867d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560717886890_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607178867d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560717886890_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5607178867d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560717886890_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5607178867d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560717886890_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5607178867d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560717886890_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5607178867d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560717886890_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607178867d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560717886890_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5607178867d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560717886890_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5607178867d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560717886890_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607178867d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560717886890_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x560717886230;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560717851ed0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560717851ed0_0, 0;
    %end;
    .thread T_2;
    .scope S_0x5607178877d0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560717887ae0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x5607178877d0;
T_4 ;
    %wait E_0x560717854850;
    %load/vec4 v0x560717887c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x560717887ae0_0;
    %inv;
    %assign/vec4 v0x560717887ae0_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x560717887db0;
T_5 ;
    %wait E_0x5607178408c0;
    %load/vec4 v0x560717888270_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x5607178880b0_0;
    %store/vec4 v0x560717887fd0_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5607178881a0_0;
    %store/vec4 v0x560717887fd0_0, 0, 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x560717888390;
T_6 ;
    %wait E_0x560717853e60;
    %load/vec4 v0x5607178888b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x560717888750_0;
    %store/vec4 v0x560717888670_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x560717888810_0;
    %store/vec4 v0x560717888670_0, 0, 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x560717886c30;
T_7 ;
    %wait E_0x560717854b30;
    %load/vec4 v0x5607178870b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560717886fe0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x560717886f40_0;
    %assign/vec4 v0x560717886fe0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x560717887210;
T_8 ;
    %wait E_0x560717854b30;
    %load/vec4 v0x560717887660_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5607178875c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x560717887500_0;
    %assign/vec4 v0x5607178875c0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x560717854410;
T_9 ;
    %pushi/vec4 3739936992, 0, 466;
    %concati/vec4 3941096684, 0, 32;
    %concati/vec4 25444, 0, 15;
    %store/vec4 v0x56071788a330_0, 0, 513;
    %end;
    .thread T_9;
    .scope S_0x560717854410;
T_10 ;
    %delay 160, 0;
    %vpi_call 2 15 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x560717854410;
T_11 ;
    %vpi_func 2 22 "$value$plusargs" 32, "VCD_PATH=%s", v0x56071788a330_0 {0 0 0};
    %pad/u 1;
    %store/vec4 v0x56071788a290_0, 0, 1;
    %vpi_call 2 23 "$dumpfile", v0x56071788a330_0 {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x560717854410 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "source/Main.v";
    "source/Clock.v";
    "source/Reset.v";
    "source/Gen_signal.v";
    "source/Moore.v";
