<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
  <head>
    <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=11" />
    <meta name="generator" content="Doxygen 1.12.0" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>RIOT OS: cpu/cc26xx_cc13xx/include/cpu_conf_cc26xx_cc13xx.h File Reference</title>
    <link href="tabs.css" rel="stylesheet" type="text/css" />
    <script type="text/javascript" src="jquery.js"></script>
    <script type="text/javascript" src="dynsections.js"></script>
    <script type="text/javascript" src="clipboard.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
    <link href="doxygen.css" rel="stylesheet" type="text/css" />
    <link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="global.css" rel="stylesheet" type="text/css"/>
    <!-- ... other metadata & script includes ... -->
    <script
      type="text/javascript"
      src="doxygen-awesome-paragraph-link.js"
    ></script>
      <script type="text/javascript" src="doxygen-awesome-interactive-toc.js"></script>
    <!-- <link href="pagefind/pagefind-ui.css" rel="stylesheet"> -->
    <script src="pagefind/pagefind-ui.js"></script>
    <script>
      // Check whether the PagefindUI class is available
      if (typeof PagefindUI === "undefined") {
        console.warn("PagefindUI class is not available | Dev Build");
      } else {
        // // Remove the "searchstub" element and initialize the PagefindUI class
        // document.getElementById("#searchstub").remove();
        // Initialize the PagefindUI class with the element id "search"
        window.addEventListener("DOMContentLoaded", (event) => {
          new PagefindUI({
            element: "#pagefindsearch",
            showSubResults: true,
            showImages: false,
            resetStyles: false,
            mergeFilter: {
              "Information Source": "API Documentation",
            },
            mergeIndex: [{
              bundlePath: "https://riot.annsann.eu/pagefind",
              mergeFilter: {
                "Information Source": "Guides",
              }
          }], 
          });
        });
      }
    </script>
  </head>
  <body>
    <div>
        <div id="top">
          <!-- do not remove this div, it is closed by doxygen! -->
          <div id="titlearea">
            <table cellspacing="0" cellpadding="0">
              <tbody>
                <tr id="projectrow">
                  <td id="projectlogo">
                    <img alt="Logo" src="riot-logo.svg"  />
                  </td>
                  <td id="projectalign">
                    <div id="projectname">
                      RIOT OS
                    </div>
                    <div id="projectbrief">The friendly Operating System for the Internet of Things</div>
                  </td>
                </tr>
              </tbody>
            </table>
            <div
              id="searchbox"
              class="searchboxui"
            >
                <button
                id="enable-search-box"
                class="searchbutton"
                >
                <h3>üê∏üîé</h3>
                <h4>Search</h4>
              </button>
              <div id="pagefindsearch" class="hidden"></div>
            </div>
          </div>
        </div>
        <script>
          /* When the user clicks on the button, toggle between hiding and showing the search box content */
          document.getElementById("enable-search-box").addEventListener("click", function () {
            var searchbox = document.getElementById("pagefindsearch");
            if (searchbox.classList.contains("hidden")) {
              searchbox.classList.remove("hidden");
              /* Focus on the search input field (classname pagefind-ui__search-input) */
              searchbox.querySelector(".pagefind-ui__search-input").focus();
            } else {
              searchbox.classList.add("hidden");
            }
          });
        </script>
        <!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',true);
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('cpu__conf__cc26xx__cc13xx_8h.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">cpu_conf_cc26xx_cc13xx.h File Reference<div class="ingroups"><a class="el" href="group__cpu.html">CPU</a> &raquo; <a class="el" href="group__cpu__cc26xx__cc13xx.html">CC26xx/CC13xx common</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Implementation specific CPU configuration options.  
<a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Implementation specific CPU configuration options. </p>
<dl class="section author"><dt>Author</dt><dd>Leon M. George <a href="#" onclick="location.href='mai'+'lto:'+'leo'+'n@'+'geo'+'rg'+'ema'+'il'+'.eu'; return false;">leon@<span class="obfuscator">.nosp@m.</span>geor<span class="obfuscator">.nosp@m.</span>gemai<span class="obfuscator">.nosp@m.</span>l.eu</a> </dd>
<dd>
Jean Pierre Dudey <a href="#" onclick="location.href='mai'+'lto:'+'jea'+'nd'+'ude'+'y@'+'hot'+'ma'+'il.'+'co'+'m'; return false;">jeand<span class="obfuscator">.nosp@m.</span>udey<span class="obfuscator">.nosp@m.</span>@hotm<span class="obfuscator">.nosp@m.</span>ail.<span class="obfuscator">.nosp@m.</span>com</a> </dd></dl>
</div><div class="textblock"><code>#include &quot;<a class="el" href="kernel__defines_8h.html">kernel_defines.h</a>&quot;</code><br />
<code>#include &quot;cpu_conf_common.h&quot;</code><br />
<code>#include &quot;<a class="el" href="cc26xx__cc13xx_8h.html">cc26xx_cc13xx.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="cc26xx__cc13xx__adi_8h.html">cc26xx_cc13xx_adi.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="cc26xx__cc13xx__ccfg_8h.html">cc26xx_cc13xx_ccfg.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="cc26xx__cc13xx__gpio_8h.html">cc26xx_cc13xx_gpio.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="cc26xx__cc13xx__gpt_8h.html">cc26xx_cc13xx_gpt.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="cc26xx__cc13xx__hard__api_8h.html">cc26xx_cc13xx_hard_api.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="cc26xx__cc13xx__i2c_8h.html">cc26xx_cc13xx_i2c.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="cc26xx__cc13xx__ioc_8h.html">cc26xx_cc13xx_ioc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="cc26xx__cc13xx__rfc_8h.html">cc26xx_cc13xx_rfc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="cc26xx__cc13xx__uart_8h.html">cc26xx_cc13xx_uart.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="cc26xx__cc13xx__vims_8h.html">cc26xx_cc13xx_vims.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="cc26xx__cc13xx__wdt_8h.html">cc26xx_cc13xx_wdt.h</a>&quot;</code><br />
</div><div class="textblock"><div id="dynsection-0" onclick="return dynsection.toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Include dependency graph for cpu_conf_cc26xx_cc13xx.h:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="cpu__conf__cc26xx__cc13xx_8h__incl.svg" width="2480" height="375"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div><div class="textblock"><div id="dynsection-1" onclick="return dynsection.toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="closed.png" alt="+"/> This graph shows which files directly or indirectly include this file:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="cpu__conf__cc26xx__cc13xx_8h__dep__incl.svg" width="432" height="148"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div><table class="memberdecls">
<tr class="memitem:ga811633719ff60ee247e64b333d4b8675" id="r_ga811633719ff60ee247e64b333d4b8675"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_IRQ_PRIO</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:ga811633719ff60ee247e64b333d4b8675"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM Cortex-M specific CPU configuration. <br /></td></tr>
<tr class="separator:ga811633719ff60ee247e64b333d4b8675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6c13d219504576c5c69399033b0ae39" id="r_gaf6c13d219504576c5c69399033b0ae39"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_IRQ_NUMOF</b>&#160;&#160;&#160;<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a43a4ccf25be34e0742d054c093d83402">IRQN_COUNT</a></td></tr>
<tr class="separator:gaf6c13d219504576c5c69399033b0ae39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad33eb792f7cf98b55b73fea8239c5f45" id="r_gad33eb792f7cf98b55b73fea8239c5f45"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_FLASH_BASE</b>&#160;&#160;&#160;<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a></td></tr>
<tr class="separator:gad33eb792f7cf98b55b73fea8239c5f45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e34a6874eb0adaa73326f9775353236" id="r_ga7e34a6874eb0adaa73326f9775353236"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga7e34a6874eb0adaa73326f9775353236">CONFIG_CC26XX_CC13XX_UPDATE_CCFG</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga7e34a6874eb0adaa73326f9775353236"><td class="mdescLeft">&#160;</td><td class="mdescRight">CC26xx/CC13xx specific CPU configuration.  <br /></td></tr>
<tr class="separator:ga7e34a6874eb0adaa73326f9775353236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7d43d139ab1dda8cb8ebbc06a2e74f2" id="r_gab7d43d139ab1dda8cb8ebbc06a2e74f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#gab7d43d139ab1dda8cb8ebbc06a2e74f2">CONFIG_CC26XX_CC13XX_FORCE_VDDR_HH</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gab7d43d139ab1dda8cb8ebbc06a2e74f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force VDDR high setting, enables higher output power but also higher power consumption.  <br /></td></tr>
<tr class="separator:gab7d43d139ab1dda8cb8ebbc06a2e74f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6571b7e803f6692ec7994a5da83f9b6c" id="r_ga6571b7e803f6692ec7994a5da83f9b6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga6571b7e803f6692ec7994a5da83f9b6c">CONFIG_CC26XX_CC13XX_GPRAM</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga6571b7e803f6692ec7994a5da83f9b6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable GPRAM and use 8K VIMS RAM as GPRAM (instead of cache).  <br /></td></tr>
<tr class="separator:ga6571b7e803f6692ec7994a5da83f9b6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa001ffe54e8788786ea0b8df7ae2199e" id="r_gaa001ffe54e8788786ea0b8df7ae2199e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CONFIG_CC26XX_CC13XX_BL_LEVEL</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:gaa001ffe54e8788786ea0b8df7ae2199e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This configures the level need to enter the bootloader backdoor at boot time. <br /></td></tr>
<tr class="separator:gaa001ffe54e8788786ea0b8df7ae2199e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76e08a33f13109663cd742eeaf278153" id="r_ga76e08a33f13109663cd742eeaf278153"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CONFIG_CC26XX_CC13XX_BL_PIN</b>&#160;&#160;&#160;0xFF</td></tr>
<tr class="memdesc:ga76e08a33f13109663cd742eeaf278153"><td class="mdescLeft">&#160;</td><td class="mdescRight">DIO (pin) number used to enter the bootloader backdoor at boot time. <br /></td></tr>
<tr class="separator:ga76e08a33f13109663cd742eeaf278153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaebf5326180f20c91b249cc07064e48" id="r_gadaebf5326180f20c91b249cc07064e48"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SET_SIZE_AND_DIS_FLAGS_DIS_GPRAM</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:gadaebf5326180f20c91b249cc07064e48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable GPRAM. <br /></td></tr>
<tr class="separator:gadaebf5326180f20c91b249cc07064e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga710511672f5bb02e18a43825103676ef" id="r_ga710511672f5bb02e18a43825103676ef"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NUM_HEAPS</b>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:ga710511672f5bb02e18a43825103676ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2b9a67bd2cd6a81b5ce37e9d38fb499" id="r_gac2b9a67bd2cd6a81b5ce37e9d38fb499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#gac2b9a67bd2cd6a81b5ce37e9d38fb499">SET_EXT_LF_CLK_DIO</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="memdesc:gac2b9a67bd2cd6a81b5ce37e9d38fb499"><td class="mdescLeft">&#160;</td><td class="mdescRight">Customer Configuration (CCFG)  <br /></td></tr>
<tr class="separator:gac2b9a67bd2cd6a81b5ce37e9d38fb499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga314ce9feca91abc4b186004db725805e" id="r_ga314ce9feca91abc4b186004db725805e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga314ce9feca91abc4b186004db725805e">SET_EXT_LF_CLK_RTC_INCREMENT</a>&#160;&#160;&#160;0x800000</td></tr>
<tr class="memdesc:ga314ce9feca91abc4b186004db725805e"><td class="mdescLeft">&#160;</td><td class="mdescRight">The input frequency of the external clock and is written to <code>AON_RTC:SUBSECINC.VALUEINC</code>.  <br /></td></tr>
<tr class="separator:ga314ce9feca91abc4b186004db725805e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c7d142d67f265afa8ffce868672afa7" id="r_ga8c7d142d67f265afa8ffce868672afa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga8c7d142d67f265afa8ffce868672afa7">SET_MODE_CONF_1_TCXO_TYPE</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="memdesc:ga8c7d142d67f265afa8ffce868672afa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the TCXO type.  <br /></td></tr>
<tr class="separator:ga8c7d142d67f265afa8ffce868672afa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06e923bdbe8faefe6dbd185a473740dc" id="r_ga06e923bdbe8faefe6dbd185a473740dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga06e923bdbe8faefe6dbd185a473740dc">SET_MODE_CONF_1_TCXO_MAX_START</a>&#160;&#160;&#160;0x7F</td></tr>
<tr class="memdesc:ga06e923bdbe8faefe6dbd185a473740dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum TCXO startup time in units of 100us.  <br /></td></tr>
<tr class="separator:ga06e923bdbe8faefe6dbd185a473740dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88f7149f0ada3ee650a06557fc415828" id="r_ga88f7149f0ada3ee650a06557fc415828"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga88f7149f0ada3ee650a06557fc415828">SET_MODE_CONF_1_ALT_DCDC_VMIN</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="memdesc:ga88f7149f0ada3ee650a06557fc415828"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum voltage for when DC/DC should be used if alternate DC/DC setting is enabled.  <br /></td></tr>
<tr class="separator:ga88f7149f0ada3ee650a06557fc415828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dc846063e25230eac6b16caec19695d" id="r_ga6dc846063e25230eac6b16caec19695d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga6dc846063e25230eac6b16caec19695d">SET_MODE_CONF_1_ALT_DCDC_DITHER_EN</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memdesc:ga6dc846063e25230eac6b16caec19695d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DC/DC dithering if alternate DC/DC setting is enabled.  <br /></td></tr>
<tr class="separator:ga6dc846063e25230eac6b16caec19695d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga633811ddd1a29e626b9d75e60d144011" id="r_ga633811ddd1a29e626b9d75e60d144011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga633811ddd1a29e626b9d75e60d144011">SET_MODE_CONF_1_DELTA_IBIAS_INIT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memdesc:ga633811ddd1a29e626b9d75e60d144011"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inductor peak current if alternate DC/DC setting is enabled.  <br /></td></tr>
<tr class="separator:ga633811ddd1a29e626b9d75e60d144011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f7d732d91f78a822a1d801fe19e2730" id="r_ga5f7d732d91f78a822a1d801fe19e2730"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SET_MODE_CONF_1_DELTA_IBIAS_OFFSET</b>&#160;&#160;&#160;0x0</td></tr>
<tr class="memdesc:ga5f7d732d91f78a822a1d801fe19e2730"><td class="mdescLeft">&#160;</td><td class="mdescRight">Signed delta value for IBIAS_OFFSET. <br /></td></tr>
<tr class="separator:ga5f7d732d91f78a822a1d801fe19e2730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf873aab8732a900bb9fda65469b585b2" id="r_gaf873aab8732a900bb9fda65469b585b2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SET_MODE_CONF_1_XOSC_MAX_START</b>&#160;&#160;&#160;0x10</td></tr>
<tr class="memdesc:gaf873aab8732a900bb9fda65469b585b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum XOSC startup time (worst case) in units of 100us. <br /></td></tr>
<tr class="separator:gaf873aab8732a900bb9fda65469b585b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4148f5de13c32e388055a24221c2c324" id="r_ga4148f5de13c32e388055a24221c2c324"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SET_SIZE_AND_DIS_FLAGS_SIZE_OF_CCFG</b>&#160;&#160;&#160;0x0058</td></tr>
<tr class="memdesc:ga4148f5de13c32e388055a24221c2c324"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total size of the CCFG in bytes. <br /></td></tr>
<tr class="separator:ga4148f5de13c32e388055a24221c2c324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6c8f11733ea17f652e7c6e76fc51ec7" id="r_gab6c8f11733ea17f652e7c6e76fc51ec7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#gab6c8f11733ea17f652e7c6e76fc51ec7">SET_SIZE_AND_DIS_FLAGS_DISABLE_FLAGS</a></td></tr>
<tr class="memdesc:gab6c8f11733ea17f652e7c6e76fc51ec7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved by Texas Instruments for future use.  <br /></td></tr>
<tr class="separator:gab6c8f11733ea17f652e7c6e76fc51ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1a8b9b6102dca332200e82402800f5a" id="r_gab1a8b9b6102dca332200e82402800f5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#gab1a8b9b6102dca332200e82402800f5a">SET_SIZE_AND_DIS_FLAGS_DIS_TCXO</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:gab1a8b9b6102dca332200e82402800f5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable TCXO.  <br /></td></tr>
<tr class="separator:gab1a8b9b6102dca332200e82402800f5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga608217082c5cd679be2f88f68d8ef744" id="r_ga608217082c5cd679be2f88f68d8ef744"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga608217082c5cd679be2f88f68d8ef744">SET_SIZE_AND_DIS_FLAGS_DIS_ALT_DCDC_SETTING</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memdesc:ga608217082c5cd679be2f88f68d8ef744"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable GPRAM (or use the 8K VIMS RAM as CACHE RAM).  <br /></td></tr>
<tr class="separator:ga608217082c5cd679be2f88f68d8ef744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c40db542c7996dd468f92a6b2ca1245" id="r_ga9c40db542c7996dd468f92a6b2ca1245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga9c40db542c7996dd468f92a6b2ca1245">SET_SIZE_AND_DIS_FLAGS_DIS_XOSC_OVR</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:ga9c40db542c7996dd468f92a6b2ca1245"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable XOSC override functionality.  <br /></td></tr>
<tr class="separator:ga9c40db542c7996dd468f92a6b2ca1245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c7f390271c4cef97e2873f875fed86f" id="r_ga7c7f390271c4cef97e2873f875fed86f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga7c7f390271c4cef97e2873f875fed86f">SET_MODE_CONF_VDDR_TRIM_SLEEP_DELTA</a>&#160;&#160;&#160;0xF</td></tr>
<tr class="memdesc:ga7c7f390271c4cef97e2873f875fed86f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Signed delta value to apply to the VDDR_TRIM_SLEEP target, minus one.  <br /></td></tr>
<tr class="separator:ga7c7f390271c4cef97e2873f875fed86f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga954d6a5e557c63ff92a60d5ad81207f2" id="r_ga954d6a5e557c63ff92a60d5ad81207f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga954d6a5e557c63ff92a60d5ad81207f2">SET_MODE_CONF_DCDC_RECHARGE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memdesc:ga954d6a5e557c63ff92a60d5ad81207f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DC/DC during recharge in powerdown.  <br /></td></tr>
<tr class="separator:ga954d6a5e557c63ff92a60d5ad81207f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga006cc6f273485e3ca859110af50822e5" id="r_ga006cc6f273485e3ca859110af50822e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga006cc6f273485e3ca859110af50822e5">SET_MODE_CONF_DCDC_ACTIVE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memdesc:ga006cc6f273485e3ca859110af50822e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">DC/DC in active mode.  <br /></td></tr>
<tr class="separator:ga006cc6f273485e3ca859110af50822e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51d0c70555492d2c4d022edc636b16d6" id="r_ga51d0c70555492d2c4d022edc636b16d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga51d0c70555492d2c4d022edc636b16d6">SET_MODE_CONF_VDDR_EXT_LOAD</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memdesc:ga51d0c70555492d2c4d022edc636b16d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved for future use byte TI.  <br /></td></tr>
<tr class="separator:ga51d0c70555492d2c4d022edc636b16d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1a5bdc03366b02d251b529d135a7115" id="r_gac1a5bdc03366b02d251b529d135a7115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#gac1a5bdc03366b02d251b529d135a7115">SET_MODE_CONF_VDDS_BOD_LEVEL</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:gac1a5bdc03366b02d251b529d135a7115"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDDS BOD level.  <br /></td></tr>
<tr class="separator:gac1a5bdc03366b02d251b529d135a7115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9d0ea74fb14706282dc602856e52346" id="r_gaa9d0ea74fb14706282dc602856e52346"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#gaa9d0ea74fb14706282dc602856e52346">SET_MODE_CONF_SCLK_LF_OPTION</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memdesc:gaa9d0ea74fb14706282dc602856e52346"><td class="mdescLeft">&#160;</td><td class="mdescRight">LF clock option.  <br /></td></tr>
<tr class="separator:gaa9d0ea74fb14706282dc602856e52346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79159d704e740e82b00c390097d2c806" id="r_ga79159d704e740e82b00c390097d2c806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga79159d704e740e82b00c390097d2c806">SET_MODE_CONF_VDDR_TRIM_SLEEP_TC</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:ga79159d704e740e82b00c390097d2c806"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDDR_TRIM_SLEEP_DELTA temperature compensation.  <br /></td></tr>
<tr class="separator:ga79159d704e740e82b00c390097d2c806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4e17d1adf3b0be3c44a9ed3d3de5d8c" id="r_gab4e17d1adf3b0be3c44a9ed3d3de5d8c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SET_MODE_CONF_RTC_COMP</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:gab4e17d1adf3b0be3c44a9ed3d3de5d8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved for future use by TI. <br /></td></tr>
<tr class="separator:gab4e17d1adf3b0be3c44a9ed3d3de5d8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14747e2856e443e8eb4287f5d7a32ad7" id="r_ga14747e2856e443e8eb4287f5d7a32ad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga14747e2856e443e8eb4287f5d7a32ad7">SET_MODE_CONF_XOSC_CAP_MOD</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:ga14747e2856e443e8eb4287f5d7a32ad7"><td class="mdescLeft">&#160;</td><td class="mdescRight">External crystal frequency.  <br /></td></tr>
<tr class="separator:ga14747e2856e443e8eb4287f5d7a32ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e54c5f4027f4aecfccd133cf16c7b06" id="r_ga0e54c5f4027f4aecfccd133cf16c7b06"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SET_MODE_CONF_HF_COMP</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:ga0e54c5f4027f4aecfccd133cf16c7b06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved for future use by TI. <br /></td></tr>
<tr class="separator:ga0e54c5f4027f4aecfccd133cf16c7b06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a1c312f3048268ab979f8f66030ad14" id="r_ga4a1c312f3048268ab979f8f66030ad14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga4a1c312f3048268ab979f8f66030ad14">SET_MODE_CONF_XOSC_CAPARRAY_DELTA</a>&#160;&#160;&#160;0xFF</td></tr>
<tr class="memdesc:ga4a1c312f3048268ab979f8f66030ad14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Modifies trimmed XOSC cap-array step value.  <br /></td></tr>
<tr class="separator:ga4a1c312f3048268ab979f8f66030ad14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace701bd258f679b6603d1cb6f49f3013" id="r_gace701bd258f679b6603d1cb6f49f3013"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#gace701bd258f679b6603d1cb6f49f3013">SET_MODE_CONF_VDDR_CAP</a>&#160;&#160;&#160;0x3A</td></tr>
<tr class="memdesc:gace701bd258f679b6603d1cb6f49f3013"><td class="mdescLeft">&#160;</td><td class="mdescRight">Represents the minimum decoupling capacitance (worst case) on VDDR, in units of 100nF.  <br /></td></tr>
<tr class="separator:gace701bd258f679b6603d1cb6f49f3013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga851d4d49bdf16ed961e129ef6a2350a5" id="r_ga851d4d49bdf16ed961e129ef6a2350a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga851d4d49bdf16ed961e129ef6a2350a5">SET_BL_CONFIG_BOOTLOADER_ENABLE</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:ga851d4d49bdf16ed961e129ef6a2350a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bootloader enable.  <br /></td></tr>
<tr class="separator:ga851d4d49bdf16ed961e129ef6a2350a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga038f777293137032ab039c4788359d6a" id="r_ga038f777293137032ab039c4788359d6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga038f777293137032ab039c4788359d6a">SET_BL_CONFIG_BL_LEVEL</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:ga038f777293137032ab039c4788359d6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the active level of the selected DIO number BL_PIN_NUMBER if boot loader backdoor is enabled by the BL_ENABLE field.  <br /></td></tr>
<tr class="separator:ga038f777293137032ab039c4788359d6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b95d8c73b2eb3dc1f8192153a3cd9d8" id="r_ga1b95d8c73b2eb3dc1f8192153a3cd9d8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SET_BL_CONFIG_BL_PIN_NUMBER</b>&#160;&#160;&#160;0xFF</td></tr>
<tr class="memdesc:ga1b95d8c73b2eb3dc1f8192153a3cd9d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">DIO number that is level checked if the boot loader backdoor is enabled by the <a class="el" href="group__cpu__cc26xx__cc13xx.html#ga9289a4c0cd2e785701633e209016ca60">SET_BL_CONFIG_BL_ENABLE</a> setting. <br /></td></tr>
<tr class="separator:ga1b95d8c73b2eb3dc1f8192153a3cd9d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9289a4c0cd2e785701633e209016ca60" id="r_ga9289a4c0cd2e785701633e209016ca60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga9289a4c0cd2e785701633e209016ca60">SET_BL_CONFIG_BL_ENABLE</a>&#160;&#160;&#160;0xFF</td></tr>
<tr class="memdesc:ga9289a4c0cd2e785701633e209016ca60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the boot loader backdoor.  <br /></td></tr>
<tr class="separator:ga9289a4c0cd2e785701633e209016ca60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9889b7778222ed5b6af3cff36d02e2c" id="r_gab9889b7778222ed5b6af3cff36d02e2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#gab9889b7778222ed5b6af3cff36d02e2c">SET_CCFG_TAP_DAP_0_CPU_DAP_ENABLE</a>&#160;&#160;&#160;0xC5</td></tr>
<tr class="memdesc:gab9889b7778222ed5b6af3cff36d02e2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CPU DAP.  <br /></td></tr>
<tr class="separator:gab9889b7778222ed5b6af3cff36d02e2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27856d5738eac5a3855b99b1d8d22a90" id="r_ga27856d5738eac5a3855b99b1d8d22a90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga27856d5738eac5a3855b99b1d8d22a90">SET_CCFG_TAP_DAP_0_PWRPROF_TAP_ENABLE</a>&#160;&#160;&#160;0xC5</td></tr>
<tr class="memdesc:ga27856d5738eac5a3855b99b1d8d22a90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PWRPROF TAP (PRCM on x0 CPUs).  <br /></td></tr>
<tr class="separator:ga27856d5738eac5a3855b99b1d8d22a90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cca25816936b7d5cf6319e3b1d05f10" id="r_ga3cca25816936b7d5cf6319e3b1d05f10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga3cca25816936b7d5cf6319e3b1d05f10">SET_CCFG_TAP_DAP_0_TEST_TAP_ENABLE</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:ga3cca25816936b7d5cf6319e3b1d05f10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Test TAP.  <br /></td></tr>
<tr class="separator:ga3cca25816936b7d5cf6319e3b1d05f10"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.12.0-->
<!-- start footer part -->
<div>
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_5fe317169be27b78e80a1c76768e706d.html">cc26xx_cc13xx</a></li><li class="navelem"><a class="el" href="dir_4afa38dbaedf673b0b6c48f234dbe62c.html">include</a></li><li class="navelem"><a class="el" href="cpu__conf__cc26xx__cc13xx_8h.html">cpu_conf_cc26xx_cc13xx.h</a></li>
    <li class="footer">Generated on Tue Oct 8 2024 11:10:17 for RIOT OS by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0 </li>
  </ul>
</div>
</div>
</body>
</html>
