<BaliSimProject version="1.3" path="." stage="0" language="-1" name="i2s_test" simType="Active-HDL">
    <Source worklib="work" path="../../../source/verilog/i2s_codec.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="../../../source/verilog/dpram_rtl.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="../../../source/verilog/gen_event_reg.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="../../../source/verilog/gen_control_reg.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="../../../source/verilog/tx_i2s_wbd.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="../../../source/verilog/rx_i2s_wbd.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="../../../source/verilog/i2s_topm.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="../../../testbench/verilog/tb_i2s.v" type="VERILOG" include="none"/>
    <SimLib value="pmi_work ovi_machxo3l"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="" language="VERILOG" name="tb_i2s"/>
</BaliSimProject>
