{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "dc9cb514",
   "metadata": {},
   "source": [
    "# Chapter 4: Control Flow Statements\n",
    "\n",
    "Control flow statements in SystemVerilog allow you to control the execution path of your code based on conditions and loops. This chapter covers all essential control structures used in both synthesizable RTL design and testbench development."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "23c83bdb",
   "metadata": {},
   "source": [
    "## if-else Statements\n",
    "\n",
    "The `if-else` statement is the most fundamental conditional control structure in SystemVerilog."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "064c1f8c",
   "metadata": {},
   "source": [
    "### Basic Syntax\n",
    "\n",
    "```systemverilog\n",
    "if (condition1) begin\n",
    "    // statements\n",
    "end else if (condition2) begin\n",
    "    // statements\n",
    "end else begin\n",
    "    // statements\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f892dd9e",
   "metadata": {},
   "source": [
    "### Single Statement (without begin-end)\n",
    "\n",
    "```systemverilog\n",
    "if (condition)\n",
    "    statement;\n",
    "else\n",
    "    statement;\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "32334e8b",
   "metadata": {},
   "source": [
    "## Practical Examples"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "eb7ccf1f",
   "metadata": {},
   "source": [
    "### Example 1: Simple Comparator"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a2374d79",
   "metadata": {},
   "source": [
    "#### Design under Test (DUT)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "fa967277",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// comparator.sv\n",
       "module comparator(\n",
       "    input logic [7:0] a, b,\n",
       "    output logic gt, eq, lt\n",
       ");\n",
       "    always_comb begin\n",
       "        if (a > b) begin\n",
       "            gt = 1'b1;\n",
       "            eq = 1'b0;\n",
       "            lt = 1'b0;\n",
       "        end else if (a == b) begin\n",
       "            gt = 1'b0;\n",
       "            eq = 1'b1;\n",
       "            lt = 1'b0;\n",
       "        end else begin\n",
       "            gt = 1'b0;\n",
       "            eq = 1'b0;\n",
       "            lt = 1'b1;\n",
       "        end\n",
       "    end\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_4_examples/example_1__comparator/comparator.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "da476591",
   "metadata": {},
   "source": [
    "#### Design Unit Test (DUT) Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "d596ede0",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// comparator_testbench.sv\n",
       "module comparator_testbench;  // Testbench module\n",
       "    \n",
       "    // Testbench signals\n",
       "    logic [7:0] a, b;\n",
       "    logic gt, eq, lt;\n",
       "    \n",
       "    // Instantiate design under test\n",
       "    comparator DUT (\n",
       "        .a(a),\n",
       "        .b(b),\n",
       "        .gt(gt),\n",
       "        .eq(eq),\n",
       "        .lt(lt)\n",
       "    );\n",
       "\n",
       "    initial begin\n",
       "        // Dump waves\n",
       "        $dumpfile(\"comparator_testbench.vcd\");       // Specify the VCD file\n",
       "        $dumpvars(0, comparator_testbench);          // Dump all variables in the test module\n",
       "        \n",
       "        $display();\n",
       "        $display(\"Starting Comparator Tests\");\n",
       "        $display(\"====================\");\n",
       "        $display();\n",
       "\n",
       "        // Test case 1: a > b\n",
       "        a = 8'h50; b = 8'h30;\n",
       "        #1;  // Wait for combinational logic to settle\n",
       "        $display(\"Test 1: a=%0d, b=%0d -> gt=%b, eq=%b, lt=%b\", a, b, gt, eq, lt);\n",
       "        assert (gt == 1'b1 && eq == 1'b0 && lt == 1'b0) \n",
       "            else $error(\"Test 1 failed: Expected gt=1, eq=0, lt=0\");\n",
       "\n",
       "        // Test case 2: a == b\n",
       "        a = 8'h42; b = 8'h42;\n",
       "        #1;\n",
       "        $display(\"Test 2: a=%0d, b=%0d -> gt=%b, eq=%b, lt=%b\", a, b, gt, eq, lt);\n",
       "        assert (gt == 1'b0 && eq == 1'b1 && lt == 1'b0) \n",
       "            else $error(\"Test 2 failed: Expected gt=0, eq=1, lt=0\");\n",
       "\n",
       "        // Test case 3: a < b\n",
       "        a = 8'h10; b = 8'h60;\n",
       "        #1;\n",
       "        $display(\"Test 3: a=%0d, b=%0d -> gt=%b, eq=%b, lt=%b\", a, b, gt, eq, lt);\n",
       "        assert (gt == 1'b0 && eq == 1'b0 && lt == 1'b1) \n",
       "            else $error(\"Test 3 failed: Expected gt=0, eq=0, lt=1\");\n",
       "\n",
       "        // Test case 4: Edge case - maximum values\n",
       "        a = 8'hFF; b = 8'hFF;\n",
       "        #1;\n",
       "        $display(\"Test 4: a=%0d, b=%0d -> gt=%b, eq=%b, lt=%b\", a, b, gt, eq, lt);\n",
       "        assert (gt == 1'b0 && eq == 1'b1 && lt == 1'b0) \n",
       "            else $error(\"Test 4 failed: Expected gt=0, eq=1, lt=0\");\n",
       "\n",
       "        // Test case 5: Edge case - minimum values\n",
       "        a = 8'h00; b = 8'h00;\n",
       "        #1;\n",
       "        $display(\"Test 5: a=%0d, b=%0d -> gt=%b, eq=%b, lt=%b\", a, b, gt, eq, lt);\n",
       "        assert (gt == 1'b0 && eq == 1'b1 && lt == 1'b0) \n",
       "            else $error(\"Test 5 failed: Expected gt=0, eq=1, lt=0\");\n",
       "\n",
       "        // Test case 6: One maximum, one minimum\n",
       "        a = 8'hFF; b = 8'h00;\n",
       "        #1;\n",
       "        $display(\"Test 6: a=%0d, b=%0d -> gt=%b, eq=%b, lt=%b\", a, b, gt, eq, lt);\n",
       "        assert (gt == 1'b1 && eq == 1'b0 && lt == 1'b0) \n",
       "            else $error(\"Test 6 failed: Expected gt=1, eq=0, lt=0\");\n",
       "\n",
       "        // Test case 7: One minimum, one maximum\n",
       "        a = 8'h00; b = 8'hFF;\n",
       "        #1;\n",
       "        $display(\"Test 7: a=%0d, b=%0d -> gt=%b, eq=%b, lt=%b\", a, b, gt, eq, lt);\n",
       "        assert (gt == 1'b0 && eq == 1'b0 && lt == 1'b1) \n",
       "            else $error(\"Test 7 failed: Expected gt=0, eq=0, lt=1\");\n",
       "\n",
       "        $display();\n",
       "        $display(\"All tests completed!\");\n",
       "        $display(\"====================\");\n",
       "        $display();\n",
       "        \n",
       "        $finish;  // End simulation\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_4_examples/example_1__comparator/comparator_testbench.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "627bd465",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      "make: Entering directory '/work/obj_dir'\n",
      "make: Nothing to be done for 'default'.\n",
      "make: Leaving directory '/work/obj_dir'\n",
      "- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036\n",
      "- Verilator: Built from 0.000 MB sources in 0 modules, into 0.000 MB in 0 C++\n",
      "files needing 0.000 MB\n",
      "- Verilator: Walltime 0.179 s (elab=0.000, cvt=0.000, bld=0.101); cpu 0.008 s on\n",
      "1 threads; alloced 18.801 MB\n",
      "\n",
      "Starting Comparator Tests\n",
      "====================\n",
      "\n",
      "Test 1: a=80, b=48 -> gt=1, eq=0, lt=0\n",
      "Test 2: a=66, b=66 -> gt=0, eq=1, lt=0\n",
      "Test 3: a=16, b=96 -> gt=0, eq=0, lt=1\n",
      "Test 4: a=255, b=255 -> gt=0, eq=1, lt=0\n",
      "Test 5: a=0, b=0 -> gt=0, eq=1, lt=0\n",
      "Test 6: a=255, b=0 -> gt=1, eq=0, lt=0\n",
      "Test 7: a=0, b=255 -> gt=0, eq=0, lt=1\n",
      "\n",
      "All tests completed!\n",
      "====================\n",
      "\n",
      "- comparator_testbench.sv:81: Verilog $finish\n",
      "- S i m u l a t i o n   R e p o r t: Verilator 5.036 2025-04-27\n",
      "- Verilator: $finish at 7ps; walltime 0.006 s; speed 1.688 ns/s\n",
      "- Verilator: cpu 0.004 s on 1 threads; alloced 25 MB\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_4_examples/example_1__comparator/obj_dir directory...\n",
      "Chapter_4_examples/example_1__comparator/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 6,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_4_examples/example_1__comparator/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8baa4b08",
   "metadata": {},
   "source": [
    "### Example 2: Priority Encoder"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d2be7903",
   "metadata": {},
   "source": [
    "#### Design under Test (DUT)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "c20797a9",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// priority_encoder.sv\n",
       "module priority_encoder(\n",
       "    input logic [7:0] data_in,\n",
       "    output logic [2:0] encoded_out,\n",
       "    output logic valid\n",
       ");\n",
       "    always_comb begin\n",
       "        if (data_in[7])\n",
       "            encoded_out = 3'd7;\n",
       "        else if (data_in[6])\n",
       "            encoded_out = 3'd6;\n",
       "        else if (data_in[5])\n",
       "            encoded_out = 3'd5;\n",
       "        else if (data_in[4])\n",
       "            encoded_out = 3'd4;\n",
       "        else if (data_in[3])\n",
       "            encoded_out = 3'd3;\n",
       "        else if (data_in[2])\n",
       "            encoded_out = 3'd2;\n",
       "        else if (data_in[1])\n",
       "            encoded_out = 3'd1;\n",
       "        else if (data_in[0])\n",
       "            encoded_out = 3'd0;\n",
       "        else\n",
       "            encoded_out = 3'd0;\n",
       "            \n",
       "        valid = |data_in; // OR reduction - valid when any bit is set\n",
       "    end\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_4_examples/example_2__priority_encoder/priority_encoder.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9621e93d",
   "metadata": {},
   "source": [
    "#### Design Unit Test (DUT) Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "44785609",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// priority_encoder_testbench.sv\n",
       "module priority_encoder_testbench;  // Testbench module\n",
       "    \n",
       "    // Testbench signals\n",
       "    logic [7:0] data_in;\n",
       "    logic [2:0] encoded_out;\n",
       "    logic valid;\n",
       "    \n",
       "    // Test counter\n",
       "    integer test_count = 0;\n",
       "    integer pass_count = 0;\n",
       "    \n",
       "    // Instantiate design under test\n",
       "    priority_encoder DUT (\n",
       "        .data_in(data_in),\n",
       "        .encoded_out(encoded_out),\n",
       "        .valid(valid)\n",
       "    );\n",
       "\n",
       "    // Task to run a test case\n",
       "    task run_test(\n",
       "        input [7:0] test_data,\n",
       "        input [2:0] expected_out,\n",
       "        input expected_valid,\n",
       "        input string test_name\n",
       "    );\n",
       "        test_count++;\n",
       "        data_in = test_data;\n",
       "        #1; // Wait for combinational logic to settle\n",
       "        \n",
       "        $display(\"Test %0d: %s\", test_count, test_name);\n",
       "        $display(\"  Input: 8'b%08b (0x%02h)\", data_in, data_in);\n",
       "        $display(\"  Output: encoded_out=%0d, valid=%b\", encoded_out, valid);\n",
       "        $display(\"  Expected: encoded_out=%0d, valid=%b\", expected_out, expected_valid);\n",
       "        \n",
       "        if (encoded_out == expected_out && valid == expected_valid) begin\n",
       "            $display(\"PASS\");\n",
       "            pass_count++;\n",
       "        end else begin\n",
       "            $display(\"FAIL\");\n",
       "            $error(\"Test %0d failed: Expected encoded_out=%0d, valid=%b, got encoded_out=%0d, valid=%b\", \n",
       "                   test_count, expected_out, expected_valid, encoded_out, valid);\n",
       "        end\n",
       "        $display();\n",
       "    endtask\n",
       "\n",
       "    initial begin\n",
       "        // Dump waves\n",
       "        $dumpfile(\"priority_encoder_testbench.vcd\");       // Specify the VCD file\n",
       "        $dumpvars(0, priority_encoder_testbench);          // Dump all variables in the test module\n",
       "        \n",
       "        $display();\n",
       "        $display(\"Hello from testbench!\");\n",
       "        $display(\"Starting Priority Encoder Tests\");\n",
       "        $display(\"==============================\");\n",
       "        $display();\n",
       "        $display(\"Priority Encoder: Encodes the position of the highest priority (MSB) active bit\");\n",
       "        $display(\"- 8-bit input, 3-bit encoded output\");\n",
       "        $display(\"- Bit 7 has highest priority, Bit 0 has lowest priority\");\n",
       "        $display(\"- Valid output indicates if any input bit is active\");\n",
       "        $display();\n",
       "\n",
       "        // Test 1: No input (all zeros)\n",
       "        run_test(8'b00000000, 3'd0, 1'b0, \"All zeros - no valid input\");\n",
       "\n",
       "        // Test 2: Single bit tests (one bit at a time)\n",
       "        run_test(8'b00000001, 3'd0, 1'b1, \"Only bit 0 active\");\n",
       "        run_test(8'b00000010, 3'd1, 1'b1, \"Only bit 1 active\");\n",
       "        run_test(8'b00000100, 3'd2, 1'b1, \"Only bit 2 active\");\n",
       "        run_test(8'b00001000, 3'd3, 1'b1, \"Only bit 3 active\");\n",
       "        run_test(8'b00010000, 3'd4, 1'b1, \"Only bit 4 active\");\n",
       "        run_test(8'b00100000, 3'd5, 1'b1, \"Only bit 5 active\");\n",
       "        run_test(8'b01000000, 3'd6, 1'b1, \"Only bit 6 active\");\n",
       "        run_test(8'b10000000, 3'd7, 1'b1, \"Only bit 7 active (highest priority)\");\n",
       "\n",
       "        // Test 3: Multiple bits - priority should go to highest bit\n",
       "        run_test(8'b10000001, 3'd7, 1'b1, \"Bits 7 and 0 - priority to bit 7\");\n",
       "        run_test(8'b01000010, 3'd6, 1'b1, \"Bits 6 and 1 - priority to bit 6\");\n",
       "        run_test(8'b00100100, 3'd5, 1'b1, \"Bits 5 and 2 - priority to bit 5\");\n",
       "        run_test(8'b00011000, 3'd4, 1'b1, \"Bits 4 and 3 - priority to bit 4\");\n",
       "\n",
       "        // Test 4: Sequential patterns\n",
       "        run_test(8'b11111111, 3'd7, 1'b1, \"All bits set - priority to bit 7\");\n",
       "        run_test(8'b01111111, 3'd6, 1'b1, \"Bits 6-0 set - priority to bit 6\");\n",
       "        run_test(8'b00111111, 3'd5, 1'b1, \"Bits 5-0 set - priority to bit 5\");\n",
       "        run_test(8'b00011111, 3'd4, 1'b1, \"Bits 4-0 set - priority to bit 4\");\n",
       "        run_test(8'b00001111, 3'd3, 1'b1, \"Bits 3-0 set - priority to bit 3\");\n",
       "        run_test(8'b00000111, 3'd2, 1'b1, \"Bits 2-0 set - priority to bit 2\");\n",
       "        run_test(8'b00000011, 3'd1, 1'b1, \"Bits 1-0 set - priority to bit 1\");\n",
       "\n",
       "        // Test 5: Random patterns to verify priority\n",
       "        run_test(8'b10101010, 3'd7, 1'b1, \"Alternating pattern starting with bit 7\");\n",
       "        run_test(8'b01010101, 3'd6, 1'b1, \"Alternating pattern starting with bit 6\");\n",
       "        run_test(8'b00110011, 3'd5, 1'b1, \"Pattern 00110011 - priority to bit 5\");\n",
       "        run_test(8'b00001100, 3'd3, 1'b1, \"Pattern 00001100 - priority to bit 3\");\n",
       "\n",
       "        // Test 6: Edge cases\n",
       "        run_test(8'b11000000, 3'd7, 1'b1, \"Only upper bits (7,6) - priority to bit 7\");\n",
       "        run_test(8'b00000011, 3'd1, 1'b1, \"Only lower bits (1,0) - priority to bit 1\");\n",
       "\n",
       "        // Summary\n",
       "        $display(\"Test Summary:\");\n",
       "        $display(\"============\");\n",
       "        $display(\"Total tests: %0d\", test_count);\n",
       "        $display(\"Passed: %0d\", pass_count);\n",
       "        $display(\"Failed: %0d\", test_count - pass_count);\n",
       "        \n",
       "        if (pass_count == test_count) begin\n",
       "            $display(\"ALL TESTS PASSED!\");\n",
       "        end else begin\n",
       "            $display(\"Some tests failed. Please review.\");\n",
       "        end\n",
       "        \n",
       "        $display();\n",
       "        $display(\"Priority Encoder Testing Complete!\");\n",
       "        $display(\"=================================\");\n",
       "        $display();\n",
       "        \n",
       "        $finish;  // End simulation\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_4_examples/example_2__priority_encoder/priority_encoder_testbench.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "65fbfec3",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      "make: Entering directory '/work/obj_dir'\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o\n",
      "/usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_vcd_c.o\n",
      "/usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\n",
      "python3 /usr/local/share/verilator/bin/verilator_includer\n",
      "-DVL_INCLUDE_OPT=include Vpriority_encoder_testbench.cpp\n",
      "Vpriority_encoder_testbench___024root__DepSet_h2805924d__0.cpp\n",
      "Vpriority_encoder_testbench___024root__DepSet_hf6ae55b1__0.cpp\n",
      "Vpriority_encoder_testbench__main.cpp Vpriority_encoder_testbench__Trace__0.cpp\n",
      "Vpriority_encoder_testbench__ConstPool_0.cpp\n",
      "Vpriority_encoder_testbench___024root__Slow.cpp\n",
      "Vpriority_encoder_testbench___024root__DepSet_h2805924d__0__Slow.cpp\n",
      "Vpriority_encoder_testbench___024root__DepSet_hf6ae55b1__0__Slow.cpp\n",
      "Vpriority_encoder_testbench__Syms.cpp\n",
      "Vpriority_encoder_testbench__Trace__0__Slow.cpp\n",
      "Vpriority_encoder_testbench__TraceDecls__0__Slow.cpp >\n",
      "Vpriority_encoder_testbench__ALL.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "Vpriority_encoder_testbench__ALL.o Vpriority_encoder_testbench__ALL.cpp\n",
      "echo \"\" > Vpriority_encoder_testbench__ALL.verilator_deplist.tmp\n",
      "g++    verilated.o verilated_vcd_c.o verilated_timing.o verilated_threads.o\n",
      "Vpriority_encoder_testbench__ALL.a    -pthread -lpthread -latomic   -o\n",
      "Vpriority_encoder_testbench\n",
      "rm Vpriority_encoder_testbench__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/work/obj_dir'\n",
      "- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036\n",
      "- Verilator: Built from 0.040 MB sources in 3 modules, into 0.136 MB in 12 C++\n",
      "files needing 0.000 MB\n",
      "- Verilator: Walltime 35.687 s (elab=0.009, cvt=0.125, bld=35.288); cpu 0.080 s\n",
      "on 1 threads; alloced 21.180 MB\n",
      "\n",
      "Hello from testbench!\n",
      "Starting Priority Encoder Tests\n",
      "==============================\n",
      "\n",
      "Priority Encoder: Encodes the position of the highest priority (MSB) active bit\n",
      "- 8-bit input, 3-bit encoded output\n",
      "- Bit 7 has highest priority, Bit 0 has lowest priority\n",
      "- Valid output indicates if any input bit is active\n",
      "\n",
      "Test 1: All zeros - no valid input\n",
      "  Input: 8'b00000000 (0x00)\n",
      "  Output: encoded_out=0, valid=0\n",
      "  Expected: encoded_out=0, valid=0\n",
      "PASS\n",
      "\n",
      "Test 2: Only bit 0 active\n",
      "  Input: 8'b00000001 (0x01)\n",
      "  Output: encoded_out=0, valid=1\n",
      "  Expected: encoded_out=0, valid=1\n",
      "PASS\n",
      "\n",
      "Test 3: Only bit 1 active\n",
      "  Input: 8'b00000010 (0x02)\n",
      "  Output: encoded_out=1, valid=1\n",
      "  Expected: encoded_out=1, valid=1\n",
      "PASS\n",
      "\n",
      "Test 4: Only bit 2 active\n",
      "  Input: 8'b00000100 (0x04)\n",
      "  Output: encoded_out=2, valid=1\n",
      "  Expected: encoded_out=2, valid=1\n",
      "PASS\n",
      "\n",
      "Test 5: Only bit 3 active\n",
      "  Input: 8'b00001000 (0x08)\n",
      "  Output: encoded_out=3, valid=1\n",
      "  Expected: encoded_out=3, valid=1\n",
      "PASS\n",
      "\n",
      "Test 6: Only bit 4 active\n",
      "  Input: 8'b00010000 (0x10)\n",
      "  Output: encoded_out=4, valid=1\n",
      "  Expected: encoded_out=4, valid=1\n",
      "PASS\n",
      "\n",
      "Test 7: Only bit 5 active\n",
      "  Input: 8'b00100000 (0x20)\n",
      "  Output: encoded_out=5, valid=1\n",
      "  Expected: encoded_out=5, valid=1\n",
      "PASS\n",
      "\n",
      "Test 8: Only bit 6 active\n",
      "  Input: 8'b01000000 (0x40)\n",
      "  Output: encoded_out=6, valid=1\n",
      "  Expected: encoded_out=6, valid=1\n",
      "PASS\n",
      "\n",
      "Test 9: Only bit 7 active (highest priority)\n",
      "  Input: 8'b10000000 (0x80)\n",
      "  Output: encoded_out=7, valid=1\n",
      "  Expected: encoded_out=7, valid=1\n",
      "PASS\n",
      "\n",
      "Test 10: Bits 7 and 0 - priority to bit 7\n",
      "  Input: 8'b10000001 (0x81)\n",
      "  Output: encoded_out=7, valid=1\n",
      "  Expected: encoded_out=7, valid=1\n",
      "PASS\n",
      "\n",
      "Test 11: Bits 6 and 1 - priority to bit 6\n",
      "  Input: 8'b01000010 (0x42)\n",
      "  Output: encoded_out=6, valid=1\n",
      "  Expected: encoded_out=6, valid=1\n",
      "PASS\n",
      "\n",
      "Test 12: Bits 5 and 2 - priority to bit 5\n",
      "  Input: 8'b00100100 (0x24)\n",
      "  Output: encoded_out=5, valid=1\n",
      "  Expected: encoded_out=5, valid=1\n",
      "PASS\n",
      "\n",
      "Test 13: Bits 4 and 3 - priority to bit 4\n",
      "  Input: 8'b00011000 (0x18)\n",
      "  Output: encoded_out=4, valid=1\n",
      "  Expected: encoded_out=4, valid=1\n",
      "PASS\n",
      "\n",
      "Test 14: All bits set - priority to bit 7\n",
      "  Input: 8'b11111111 (0xff)\n",
      "  Output: encoded_out=7, valid=1\n",
      "  Expected: encoded_out=7, valid=1\n",
      "PASS\n",
      "\n",
      "Test 15: Bits 6-0 set - priority to bit 6\n",
      "  Input: 8'b01111111 (0x7f)\n",
      "  Output: encoded_out=6, valid=1\n",
      "  Expected: encoded_out=6, valid=1\n",
      "PASS\n",
      "\n",
      "Test 16: Bits 5-0 set - priority to bit 5\n",
      "  Input: 8'b00111111 (0x3f)\n",
      "  Output: encoded_out=5, valid=1\n",
      "  Expected: encoded_out=5, valid=1\n",
      "PASS\n",
      "\n",
      "Test 17: Bits 4-0 set - priority to bit 4\n",
      "  Input: 8'b00011111 (0x1f)\n",
      "  Output: encoded_out=4, valid=1\n",
      "  Expected: encoded_out=4, valid=1\n",
      "PASS\n",
      "\n",
      "Test 18: Bits 3-0 set - priority to bit 3\n",
      "  Input: 8'b00001111 (0x0f)\n",
      "  Output: encoded_out=3, valid=1\n",
      "  Expected: encoded_out=3, valid=1\n",
      "PASS\n",
      "\n",
      "Test 19: Bits 2-0 set - priority to bit 2\n",
      "  Input: 8'b00000111 (0x07)\n",
      "  Output: encoded_out=2, valid=1\n",
      "  Expected: encoded_out=2, valid=1\n",
      "PASS\n",
      "\n",
      "Test 20: Bits 1-0 set - priority to bit 1\n",
      "  Input: 8'b00000011 (0x03)\n",
      "  Output: encoded_out=1, valid=1\n",
      "  Expected: encoded_out=1, valid=1\n",
      "PASS\n",
      "\n",
      "Test 21: Alternating pattern starting with bit 7\n",
      "  Input: 8'b10101010 (0xaa)\n",
      "  Output: encoded_out=7, valid=1\n",
      "  Expected: encoded_out=7, valid=1\n",
      "PASS\n",
      "\n",
      "Test 22: Alternating pattern starting with bit 6\n",
      "  Input: 8'b01010101 (0x55)\n",
      "  Output: encoded_out=6, valid=1\n",
      "  Expected: encoded_out=6, valid=1\n",
      "PASS\n",
      "\n",
      "Test 23: Pattern 00110011 - priority to bit 5\n",
      "  Input: 8'b00110011 (0x33)\n",
      "  Output: encoded_out=5, valid=1\n",
      "  Expected: encoded_out=5, valid=1\n",
      "PASS\n",
      "\n",
      "Test 24: Pattern 00001100 - priority to bit 3\n",
      "  Input: 8'b00001100 (0x0c)\n",
      "  Output: encoded_out=3, valid=1\n",
      "  Expected: encoded_out=3, valid=1\n",
      "PASS\n",
      "\n",
      "Test 25: Only upper bits (7,6) - priority to bit 7\n",
      "  Input: 8'b11000000 (0xc0)\n",
      "  Output: encoded_out=7, valid=1\n",
      "  Expected: encoded_out=7, valid=1\n",
      "PASS\n",
      "\n",
      "Test 26: Only lower bits (1,0) - priority to bit 1\n",
      "  Input: 8'b00000011 (0x03)\n",
      "  Output: encoded_out=1, valid=1\n",
      "  Expected: encoded_out=1, valid=1\n",
      "PASS\n",
      "\n",
      "Test Summary:\n",
      "============\n",
      "Total tests: 26\n",
      "Passed: 26\n",
      "Failed: 0\n",
      "ALL TESTS PASSED!\n",
      "\n",
      "Priority Encoder Testing Complete!\n",
      "=================================\n",
      "\n",
      "- priority_encoder_testbench.sv:119: Verilog $finish\n",
      "- S i m u l a t i o n   R e p o r t: Verilator 5.036 2025-04-27\n",
      "- Verilator: $finish at 26ps; walltime 0.005 s; speed 13.921 ns/s\n",
      "- Verilator: cpu 0.002 s on 1 threads; alloced 25 MB\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_4_examples/example_2__priority_encoder/obj_dir directory...\n",
      "Chapter_4_examples/example_2__priority_encoder/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 9,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_4_examples/example_2__priority_encoder/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ea0fcc3c",
   "metadata": {},
   "source": [
    "### Best Practices for if-else\n",
    "- Always use `begin-end` blocks for multiple statements\n",
    "- Use `always_comb` for combinational logic\n",
    "- Use `always_ff` for sequential logic\n",
    "- Avoid complex nested conditions when possible"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "13e8a874",
   "metadata": {},
   "source": [
    "## Case Statements\n",
    "\n",
    "Case statements provide a cleaner alternative to multiple if-else statements when comparing a single expression against multiple values."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6ff465d9",
   "metadata": {},
   "source": [
    "### case Statement\n",
    "\n",
    "The standard `case` statement performs exact matching including X and Z values.\n",
    "\n",
    "```systemverilog\n",
    "case (expression)\n",
    "    value1: statement1;\n",
    "    value2: statement2;\n",
    "    value3, value4: statement3; // Multiple values\n",
    "    default: default_statement;\n",
    "endcase\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cfef86f6",
   "metadata": {},
   "source": [
    "### Example 3: ALU Design"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4972de3a",
   "metadata": {},
   "source": [
    "#### Design under Test (DUT)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "38bdf3bd",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// alu.sv\n",
       "module alu(\n",
       "    input logic [3:0] opcode,\n",
       "    input logic [7:0] a, b,\n",
       "    output logic [7:0] result,\n",
       "    output logic zero\n",
       ");\n",
       "    always_comb begin\n",
       "        case (opcode)\n",
       "            4'b0000: result = a + b;        // ADD\n",
       "            4'b0001: result = a - b;        // SUB\n",
       "            4'b0010: result = a & b;        // AND\n",
       "            4'b0011: result = a | b;        // OR\n",
       "            4'b0100: result = a ^ b;        // XOR\n",
       "            4'b0101: result = ~a;           // NOT\n",
       "            4'b0110: result = a << 1;       // Shift left\n",
       "            4'b0111: result = a >> 1;       // Shift right\n",
       "            default: result = 8'h00;\n",
       "        endcase\n",
       "        \n",
       "        zero = (result == 8'h00);\n",
       "    end\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_4_examples/example_3__alu/alu.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bde3b452",
   "metadata": {},
   "source": [
    "#### Design Unit Test (DUT) Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "id": "dd6304c7",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// alu_testbench.sv\n",
       "module alu_testbench;  // Testbench module\n",
       "    \n",
       "    // Testbench signals\n",
       "    logic [3:0] opcode;\n",
       "    logic [7:0] a, b;\n",
       "    logic [7:0] result;\n",
       "    logic zero;\n",
       "    \n",
       "    // Test counters\n",
       "    integer test_count = 0;\n",
       "    integer pass_count = 0;\n",
       "    \n",
       "    // ALU operation names for display\n",
       "    string op_names[8] = '{\n",
       "        \"ADD\", \"SUB\", \"AND\", \"OR\", \"XOR\", \"NOT\", \"SHL\", \"SHR\"\n",
       "    };\n",
       "    \n",
       "    // Instantiate design under test\n",
       "    alu DUT (\n",
       "        .opcode(opcode),\n",
       "        .a(a),\n",
       "        .b(b),\n",
       "        .result(result),\n",
       "        .zero(zero)\n",
       "    );\n",
       "\n",
       "    // Task to run a test case\n",
       "    task run_test(\n",
       "        input [3:0] test_opcode,\n",
       "        input [7:0] test_a, test_b,\n",
       "        input [7:0] expected_result,\n",
       "        input expected_zero,\n",
       "        input string test_description\n",
       "    );\n",
       "        test_count++;\n",
       "        opcode = test_opcode;\n",
       "        a = test_a;\n",
       "        b = test_b;\n",
       "        #1; // Wait for combinational logic to settle\n",
       "        \n",
       "        $display(\"Test %0d: %s\", test_count, test_description);\n",
       "        if (test_opcode <= 4'b0111) begin\n",
       "            $display(\"  Operation: %s (opcode=4'b%04b)\", op_names[test_opcode[2:0]], test_opcode);\n",
       "        end else begin\n",
       "            $display(\"  Operation: INVALID (opcode=4'b%04b)\", test_opcode);\n",
       "        end\n",
       "        $display(\"  Inputs: a=8'h%02h (%0d), b=8'h%02h (%0d)\", a, a, b, b);\n",
       "        $display(\"  Result: 8'h%02h (%0d), zero=%b\", result, result, zero);\n",
       "        $display(\"  Expected: 8'h%02h (%0d), zero=%b\", expected_result, expected_result, expected_zero);\n",
       "        \n",
       "        if (result == expected_result && zero == expected_zero) begin\n",
       "            $display(\"PASS\");\n",
       "            pass_count++;\n",
       "        end else begin\n",
       "            $display(\"FAIL\");\n",
       "            $error(\"Test %0d failed: Expected result=8'h%02h, zero=%b, got result=8'h%02h, zero=%b\", \n",
       "                   test_count, expected_result, expected_zero, result, zero);\n",
       "        end\n",
       "        $display();\n",
       "    endtask\n",
       "\n",
       "    initial begin\n",
       "        // Dump waves\n",
       "        $dumpfile(\"alu_testbench.vcd\");       // Specify the VCD file\n",
       "        $dumpvars(0, alu_testbench);          // Dump all variables in the test module\n",
       "        \n",
       "        $display();\n",
       "        $display(\"Hello from testbench!\");\n",
       "        $display(\"Starting ALU Tests\");\n",
       "        $display(\"==================\");\n",
       "        $display(\"8-bit ALU with 4-bit opcode\");\n",
       "        $display(\"Operations: ADD(0), SUB(1), AND(2), OR(3), XOR(4), NOT(5), SHL(6), SHR(7)\");\n",
       "        $display(\"Zero flag indicates when result equals 0\");\n",
       "        $display();\n",
       "\n",
       "        // Test 1: ADD operations\n",
       "        run_test(4'b0000, 8'h0F, 8'h10, 8'h1F, 1'b0, \"ADD: 15 + 16 = 31\");\n",
       "        run_test(4'b0000, 8'hFF, 8'h01, 8'h00, 1'b1, \"ADD: 255 + 1 = 0 (overflow, zero flag set)\");\n",
       "        run_test(4'b0000, 8'h00, 8'h00, 8'h00, 1'b1, \"ADD: 0 + 0 = 0 (zero flag set)\");\n",
       "        run_test(4'b0000, 8'h7F, 8'h7F, 8'hFE, 1'b0, \"ADD: 127 + 127 = 254\");\n",
       "\n",
       "        // Test 2: SUB operations\n",
       "        run_test(4'b0001, 8'h20, 8'h10, 8'h10, 1'b0, \"SUB: 32 - 16 = 16\");\n",
       "        run_test(4'b0001, 8'h10, 8'h10, 8'h00, 1'b1, \"SUB: 16 - 16 = 0 (zero flag set)\");\n",
       "        run_test(4'b0001, 8'h10, 8'h20, 8'hF0, 1'b0, \"SUB: 16 - 32 = -16 (underflow)\");\n",
       "        run_test(4'b0001, 8'hFF, 8'h01, 8'hFE, 1'b0, \"SUB: 255 - 1 = 254\");\n",
       "\n",
       "        // Test 3: AND operations\n",
       "        run_test(4'b0010, 8'hFF, 8'hAA, 8'hAA, 1'b0, \"AND: 0xFF & 0xAA = 0xAA\");\n",
       "        run_test(4'b0010, 8'hF0, 8'h0F, 8'h00, 1'b1, \"AND: 0xF0 & 0x0F = 0x00 (zero flag set)\");\n",
       "        run_test(4'b0010, 8'hFF, 8'hFF, 8'hFF, 1'b0, \"AND: 0xFF & 0xFF = 0xFF\");\n",
       "        run_test(4'b0010, 8'h55, 8'hAA, 8'h00, 1'b1, \"AND: 0x55 & 0xAA = 0x00\");\n",
       "\n",
       "        // Test 4: OR operations\n",
       "        run_test(4'b0011, 8'hF0, 8'h0F, 8'hFF, 1'b0, \"OR: 0xF0 | 0x0F = 0xFF\");\n",
       "        run_test(4'b0011, 8'h00, 8'h00, 8'h00, 1'b1, \"OR: 0x00 | 0x00 = 0x00 (zero flag set)\");\n",
       "        run_test(4'b0011, 8'h55, 8'hAA, 8'hFF, 1'b0, \"OR: 0x55 | 0xAA = 0xFF\");\n",
       "        run_test(4'b0011, 8'h12, 8'h34, 8'h36, 1'b0, \"OR: 0x12 | 0x34 = 0x36\");\n",
       "\n",
       "        // Test 5: XOR operations\n",
       "        run_test(4'b0100, 8'hFF, 8'hFF, 8'h00, 1'b1, \"XOR: 0xFF ^ 0xFF = 0x00 (zero flag set)\");\n",
       "        run_test(4'b0100, 8'h55, 8'hAA, 8'hFF, 1'b0, \"XOR: 0x55 ^ 0xAA = 0xFF\");\n",
       "        run_test(4'b0100, 8'hF0, 8'h0F, 8'hFF, 1'b0, \"XOR: 0xF0 ^ 0x0F = 0xFF\");\n",
       "        run_test(4'b0100, 8'h12, 8'h12, 8'h00, 1'b1, \"XOR: 0x12 ^ 0x12 = 0x00\");\n",
       "\n",
       "        // Test 6: NOT operations (b input ignored)\n",
       "        run_test(4'b0101, 8'hFF, 8'h00, 8'h00, 1'b1, \"NOT: ~0xFF = 0x00 (zero flag set)\");\n",
       "        run_test(4'b0101, 8'h00, 8'hFF, 8'hFF, 1'b0, \"NOT: ~0x00 = 0xFF\");\n",
       "        run_test(4'b0101, 8'hAA, 8'h00, 8'h55, 1'b0, \"NOT: ~0xAA = 0x55\");\n",
       "        run_test(4'b0101, 8'hF0, 8'h00, 8'h0F, 1'b0, \"NOT: ~0xF0 = 0x0F\");\n",
       "\n",
       "        // Test 7: Shift Left operations (b input ignored)\n",
       "        run_test(4'b0110, 8'h01, 8'h00, 8'h02, 1'b0, \"SHL: 0x01 << 1 = 0x02\");\n",
       "        run_test(4'b0110, 8'h80, 8'h00, 8'h00, 1'b1, \"SHL: 0x80 << 1 = 0x00 (MSB lost, zero flag set)\");\n",
       "        run_test(4'b0110, 8'h55, 8'h00, 8'hAA, 1'b0, \"SHL: 0x55 << 1 = 0xAA\");\n",
       "        run_test(4'b0110, 8'h7F, 8'h00, 8'hFE, 1'b0, \"SHL: 0x7F << 1 = 0xFE\");\n",
       "\n",
       "        // Test 8: Shift Right operations (b input ignored)\n",
       "        run_test(4'b0111, 8'h02, 8'h00, 8'h01, 1'b0, \"SHR: 0x02 >> 1 = 0x01\");\n",
       "        run_test(4'b0111, 8'h01, 8'h00, 8'h00, 1'b1, \"SHR: 0x01 >> 1 = 0x00 (LSB lost, zero flag set)\");\n",
       "        run_test(4'b0111, 8'hAA, 8'h00, 8'h55, 1'b0, \"SHR: 0xAA >> 1 = 0x55\");\n",
       "        run_test(4'b0111, 8'hFE, 8'h00, 8'h7F, 1'b0, \"SHR: 0xFE >> 1 = 0x7F\");\n",
       "\n",
       "        // Test 9: Invalid opcodes (default case)\n",
       "        run_test(4'b1000, 8'hFF, 8'hFF, 8'h00, 1'b1, \"Invalid opcode 8 -> default result 0x00\");\n",
       "        run_test(4'b1111, 8'hAA, 8'h55, 8'h00, 1'b1, \"Invalid opcode 15 -> default result 0x00\");\n",
       "\n",
       "        // Test 10: Edge cases\n",
       "        run_test(4'b0000, 8'h80, 8'h80, 8'h00, 1'b1, \"ADD edge: 0x80 + 0x80 = 0x00 (overflow)\");\n",
       "        run_test(4'b0001, 8'h00, 8'h01, 8'hFF, 1'b0, \"SUB edge: 0x00 - 0x01 = 0xFF (underflow)\");\n",
       "\n",
       "        // Summary\n",
       "        $display(\"Test Summary:\");\n",
       "        $display(\"============\");\n",
       "        $display(\"Total tests: %0d\", test_count);\n",
       "        $display(\"Passed: %0d\", pass_count);\n",
       "        $display(\"Failed: %0d\", test_count - pass_count);\n",
       "        \n",
       "        if (pass_count == test_count) begin\n",
       "            $display(\"ALL TESTS PASSED!\");\n",
       "        end else begin\n",
       "            $display(\"Some tests failed. Please review.\");\n",
       "        end\n",
       "        \n",
       "        $display();\n",
       "        $display(\"ALU Testing Complete!\");\n",
       "        $display(\"====================\");\n",
       "        $display();\n",
       "        \n",
       "        $finish;  // End simulation\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_4_examples/example_3__alu/alu_testbench.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "id": "b3d5c2b6",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      "make: Entering directory '/work/obj_dir'\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o\n",
      "/usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_vcd_c.o\n",
      "/usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\n",
      "python3 /usr/local/share/verilator/bin/verilator_includer\n",
      "-DVL_INCLUDE_OPT=include Valu_testbench.cpp\n",
      "Valu_testbench___024root__DepSet_h3b821a25__0.cpp\n",
      "Valu_testbench___024root__DepSet_h86ea9d06__0.cpp Valu_testbench__main.cpp\n",
      "Valu_testbench__Trace__0.cpp Valu_testbench___024root__Slow.cpp\n",
      "Valu_testbench___024root__DepSet_h3b821a25__0__Slow.cpp\n",
      "Valu_testbench___024root__DepSet_h86ea9d06__0__Slow.cpp Valu_testbench__Syms.cpp\n",
      "Valu_testbench__Trace__0__Slow.cpp Valu_testbench__TraceDecls__0__Slow.cpp >\n",
      "Valu_testbench__ALL.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "Valu_testbench__ALL.o Valu_testbench__ALL.cpp\n",
      "echo \"\" > Valu_testbench__ALL.verilator_deplist.tmp\n",
      "g++    verilated.o verilated_vcd_c.o verilated_timing.o verilated_threads.o\n",
      "Valu_testbench__ALL.a    -pthread -lpthread -latomic   -o Valu_testbench\n",
      "rm Valu_testbench__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/work/obj_dir'\n",
      "- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036\n",
      "- Verilator: Built from 0.041 MB sources in 3 modules, into 0.200 MB in 11 C++\n",
      "files needing 0.001 MB\n",
      "- Verilator: Walltime 23.902 s (elab=0.002, cvt=0.069, bld=23.618); cpu 0.052 s\n",
      "on 1 threads; alloced 21.176 MB\n",
      "\n",
      "Hello from testbench!\n",
      "Starting ALU Tests\n",
      "==================\n",
      "8-bit ALU with 4-bit opcode\n",
      "Operations: ADD(0), SUB(1), AND(2), OR(3), XOR(4), NOT(5), SHL(6), SHR(7)\n",
      "Zero flag indicates when result equals 0\n",
      "\n",
      "Test 1: ADD: 15 + 16 = 31\n",
      "  Operation: ADD (opcode=4'b0000)\n",
      "  Inputs: a=8'h0f (15), b=8'h10 (16)\n",
      "  Result: 8'h1f (31), zero=0\n",
      "  Expected: 8'h1f (31), zero=0\n",
      "PASS\n",
      "\n",
      "Test 2: ADD: 255 + 1 = 0 (overflow, zero flag set)\n",
      "  Operation: ADD (opcode=4'b0000)\n",
      "  Inputs: a=8'hff (255), b=8'h01 (1)\n",
      "  Result: 8'h00 (0), zero=1\n",
      "  Expected: 8'h00 (0), zero=1\n",
      "PASS\n",
      "\n",
      "Test 3: ADD: 0 + 0 = 0 (zero flag set)\n",
      "  Operation: ADD (opcode=4'b0000)\n",
      "  Inputs: a=8'h00 (0), b=8'h00 (0)\n",
      "  Result: 8'h00 (0), zero=1\n",
      "  Expected: 8'h00 (0), zero=1\n",
      "PASS\n",
      "\n",
      "Test 4: ADD: 127 + 127 = 254\n",
      "  Operation: ADD (opcode=4'b0000)\n",
      "  Inputs: a=8'h7f (127), b=8'h7f (127)\n",
      "  Result: 8'hfe (254), zero=0\n",
      "  Expected: 8'hfe (254), zero=0\n",
      "PASS\n",
      "\n",
      "Test 5: SUB: 32 - 16 = 16\n",
      "  Operation: SUB (opcode=4'b0001)\n",
      "  Inputs: a=8'h20 (32), b=8'h10 (16)\n",
      "  Result: 8'h10 (16), zero=0\n",
      "  Expected: 8'h10 (16), zero=0\n",
      "PASS\n",
      "\n",
      "Test 6: SUB: 16 - 16 = 0 (zero flag set)\n",
      "  Operation: SUB (opcode=4'b0001)\n",
      "  Inputs: a=8'h10 (16), b=8'h10 (16)\n",
      "  Result: 8'h00 (0), zero=1\n",
      "  Expected: 8'h00 (0), zero=1\n",
      "PASS\n",
      "\n",
      "Test 7: SUB: 16 - 32 = -16 (underflow)\n",
      "  Operation: SUB (opcode=4'b0001)\n",
      "  Inputs: a=8'h10 (16), b=8'h20 (32)\n",
      "  Result: 8'hf0 (240), zero=0\n",
      "  Expected: 8'hf0 (240), zero=0\n",
      "PASS\n",
      "\n",
      "Test 8: SUB: 255 - 1 = 254\n",
      "  Operation: SUB (opcode=4'b0001)\n",
      "  Inputs: a=8'hff (255), b=8'h01 (1)\n",
      "  Result: 8'hfe (254), zero=0\n",
      "  Expected: 8'hfe (254), zero=0\n",
      "PASS\n",
      "\n",
      "Test 9: AND: 0xFF & 0xAA = 0xAA\n",
      "  Operation: AND (opcode=4'b0010)\n",
      "  Inputs: a=8'hff (255), b=8'haa (170)\n",
      "  Result: 8'haa (170), zero=0\n",
      "  Expected: 8'haa (170), zero=0\n",
      "PASS\n",
      "\n",
      "Test 10: AND: 0xF0 & 0x0F = 0x00 (zero flag set)\n",
      "  Operation: AND (opcode=4'b0010)\n",
      "  Inputs: a=8'hf0 (240), b=8'h0f (15)\n",
      "  Result: 8'h00 (0), zero=1\n",
      "  Expected: 8'h00 (0), zero=1\n",
      "PASS\n",
      "\n",
      "Test 11: AND: 0xFF & 0xFF = 0xFF\n",
      "  Operation: AND (opcode=4'b0010)\n",
      "  Inputs: a=8'hff (255), b=8'hff (255)\n",
      "  Result: 8'hff (255), zero=0\n",
      "  Expected: 8'hff (255), zero=0\n",
      "PASS\n",
      "\n",
      "Test 12: AND: 0x55 & 0xAA = 0x00\n",
      "  Operation: AND (opcode=4'b0010)\n",
      "  Inputs: a=8'h55 (85), b=8'haa (170)\n",
      "  Result: 8'h00 (0), zero=1\n",
      "  Expected: 8'h00 (0), zero=1\n",
      "PASS\n",
      "\n",
      "Test 13: OR: 0xF0 | 0x0F = 0xFF\n",
      "  Operation: OR (opcode=4'b0011)\n",
      "  Inputs: a=8'hf0 (240), b=8'h0f (15)\n",
      "  Result: 8'hff (255), zero=0\n",
      "  Expected: 8'hff (255), zero=0\n",
      "PASS\n",
      "\n",
      "Test 14: OR: 0x00 | 0x00 = 0x00 (zero flag set)\n",
      "  Operation: OR (opcode=4'b0011)\n",
      "  Inputs: a=8'h00 (0), b=8'h00 (0)\n",
      "  Result: 8'h00 (0), zero=1\n",
      "  Expected: 8'h00 (0), zero=1\n",
      "PASS\n",
      "\n",
      "Test 15: OR: 0x55 | 0xAA = 0xFF\n",
      "  Operation: OR (opcode=4'b0011)\n",
      "  Inputs: a=8'h55 (85), b=8'haa (170)\n",
      "  Result: 8'hff (255), zero=0\n",
      "  Expected: 8'hff (255), zero=0\n",
      "PASS\n",
      "\n",
      "Test 16: OR: 0x12 | 0x34 = 0x36\n",
      "  Operation: OR (opcode=4'b0011)\n",
      "  Inputs: a=8'h12 (18), b=8'h34 (52)\n",
      "  Result: 8'h36 (54), zero=0\n",
      "  Expected: 8'h36 (54), zero=0\n",
      "PASS\n",
      "\n",
      "Test 17: XOR: 0xFF ^ 0xFF = 0x00 (zero flag set)\n",
      "  Operation: XOR (opcode=4'b0100)\n",
      "  Inputs: a=8'hff (255), b=8'hff (255)\n",
      "  Result: 8'h00 (0), zero=1\n",
      "  Expected: 8'h00 (0), zero=1\n",
      "PASS\n",
      "\n",
      "Test 18: XOR: 0x55 ^ 0xAA = 0xFF\n",
      "  Operation: XOR (opcode=4'b0100)\n",
      "  Inputs: a=8'h55 (85), b=8'haa (170)\n",
      "  Result: 8'hff (255), zero=0\n",
      "  Expected: 8'hff (255), zero=0\n",
      "PASS\n",
      "\n",
      "Test 19: XOR: 0xF0 ^ 0x0F = 0xFF\n",
      "  Operation: XOR (opcode=4'b0100)\n",
      "  Inputs: a=8'hf0 (240), b=8'h0f (15)\n",
      "  Result: 8'hff (255), zero=0\n",
      "  Expected: 8'hff (255), zero=0\n",
      "PASS\n",
      "\n",
      "Test 20: XOR: 0x12 ^ 0x12 = 0x00\n",
      "  Operation: XOR (opcode=4'b0100)\n",
      "  Inputs: a=8'h12 (18), b=8'h12 (18)\n",
      "  Result: 8'h00 (0), zero=1\n",
      "  Expected: 8'h00 (0), zero=1\n",
      "PASS\n",
      "\n",
      "Test 21: NOT: ~0xFF = 0x00 (zero flag set)\n",
      "  Operation: NOT (opcode=4'b0101)\n",
      "  Inputs: a=8'hff (255), b=8'h00 (0)\n",
      "  Result: 8'h00 (0), zero=1\n",
      "  Expected: 8'h00 (0), zero=1\n",
      "PASS\n",
      "\n",
      "Test 22: NOT: ~0x00 = 0xFF\n",
      "  Operation: NOT (opcode=4'b0101)\n",
      "  Inputs: a=8'h00 (0), b=8'hff (255)\n",
      "  Result: 8'hff (255), zero=0\n",
      "  Expected: 8'hff (255), zero=0\n",
      "PASS\n",
      "\n",
      "Test 23: NOT: ~0xAA = 0x55\n",
      "  Operation: NOT (opcode=4'b0101)\n",
      "  Inputs: a=8'haa (170), b=8'h00 (0)\n",
      "  Result: 8'h55 (85), zero=0\n",
      "  Expected: 8'h55 (85), zero=0\n",
      "PASS\n",
      "\n",
      "Test 24: NOT: ~0xF0 = 0x0F\n",
      "  Operation: NOT (opcode=4'b0101)\n",
      "  Inputs: a=8'hf0 (240), b=8'h00 (0)\n",
      "  Result: 8'h0f (15), zero=0\n",
      "  Expected: 8'h0f (15), zero=0\n",
      "PASS\n",
      "\n",
      "Test 25: SHL: 0x01 << 1 = 0x02\n",
      "  Operation: SHL (opcode=4'b0110)\n",
      "  Inputs: a=8'h01 (1), b=8'h00 (0)\n",
      "  Result: 8'h02 (2), zero=0\n",
      "  Expected: 8'h02 (2), zero=0\n",
      "PASS\n",
      "\n",
      "Test 26: SHL: 0x80 << 1 = 0x00 (MSB lost, zero flag set)\n",
      "  Operation: SHL (opcode=4'b0110)\n",
      "  Inputs: a=8'h80 (128), b=8'h00 (0)\n",
      "  Result: 8'h00 (0), zero=1\n",
      "  Expected: 8'h00 (0), zero=1\n",
      "PASS\n",
      "\n",
      "Test 27: SHL: 0x55 << 1 = 0xAA\n",
      "  Operation: SHL (opcode=4'b0110)\n",
      "  Inputs: a=8'h55 (85), b=8'h00 (0)\n",
      "  Result: 8'haa (170), zero=0\n",
      "  Expected: 8'haa (170), zero=0\n",
      "PASS\n",
      "\n",
      "Test 28: SHL: 0x7F << 1 = 0xFE\n",
      "  Operation: SHL (opcode=4'b0110)\n",
      "  Inputs: a=8'h7f (127), b=8'h00 (0)\n",
      "  Result: 8'hfe (254), zero=0\n",
      "  Expected: 8'hfe (254), zero=0\n",
      "PASS\n",
      "\n",
      "Test 29: SHR: 0x02 >> 1 = 0x01\n",
      "  Operation: SHR (opcode=4'b0111)\n",
      "  Inputs: a=8'h02 (2), b=8'h00 (0)\n",
      "  Result: 8'h01 (1), zero=0\n",
      "  Expected: 8'h01 (1), zero=0\n",
      "PASS\n",
      "\n",
      "Test 30: SHR: 0x01 >> 1 = 0x00 (LSB lost, zero flag set)\n",
      "  Operation: SHR (opcode=4'b0111)\n",
      "  Inputs: a=8'h01 (1), b=8'h00 (0)\n",
      "  Result: 8'h00 (0), zero=1\n",
      "  Expected: 8'h00 (0), zero=1\n",
      "PASS\n",
      "\n",
      "Test 31: SHR: 0xAA >> 1 = 0x55\n",
      "  Operation: SHR (opcode=4'b0111)\n",
      "  Inputs: a=8'haa (170), b=8'h00 (0)\n",
      "  Result: 8'h55 (85), zero=0\n",
      "  Expected: 8'h55 (85), zero=0\n",
      "PASS\n",
      "\n",
      "Test 32: SHR: 0xFE >> 1 = 0x7F\n",
      "  Operation: SHR (opcode=4'b0111)\n",
      "  Inputs: a=8'hfe (254), b=8'h00 (0)\n",
      "  Result: 8'h7f (127), zero=0\n",
      "  Expected: 8'h7f (127), zero=0\n",
      "PASS\n",
      "\n",
      "Test 33: Invalid opcode 8 -> default result 0x00\n",
      "  Operation: INVALID (opcode=4'b1000)\n",
      "  Inputs: a=8'hff (255), b=8'hff (255)\n",
      "  Result: 8'h00 (0), zero=1\n",
      "  Expected: 8'h00 (0), zero=1\n",
      "PASS\n",
      "\n",
      "Test 34: Invalid opcode 15 -> default result 0x00\n",
      "  Operation: INVALID (opcode=4'b1111)\n",
      "  Inputs: a=8'haa (170), b=8'h55 (85)\n",
      "  Result: 8'h00 (0), zero=1\n",
      "  Expected: 8'h00 (0), zero=1\n",
      "PASS\n",
      "\n",
      "Test 35: ADD edge: 0x80 + 0x80 = 0x00 (overflow)\n",
      "  Operation: ADD (opcode=4'b0000)\n",
      "  Inputs: a=8'h80 (128), b=8'h80 (128)\n",
      "  Result: 8'h00 (0), zero=1\n",
      "  Expected: 8'h00 (0), zero=1\n",
      "PASS\n",
      "\n",
      "Test 36: SUB edge: 0x00 - 0x01 = 0xFF (underflow)\n",
      "  Operation: SUB (opcode=4'b0001)\n",
      "  Inputs: a=8'h00 (0), b=8'h01 (1)\n",
      "  Result: 8'hff (255), zero=0\n",
      "  Expected: 8'hff (255), zero=0\n",
      "PASS\n",
      "\n",
      "Test Summary:\n",
      "============\n",
      "Total tests: 36\n",
      "Passed: 36\n",
      "Failed: 0\n",
      "ALL TESTS PASSED!\n",
      "\n",
      "ALU Testing Complete!\n",
      "====================\n",
      "\n",
      "- alu_testbench.sv:151: Verilog $finish\n",
      "- S i m u l a t i o n   R e p o r t: Verilator 5.036 2025-04-27\n",
      "- Verilator: $finish at 36ps; walltime 0.007 s; speed 13.714 ns/s\n",
      "- Verilator: cpu 0.003 s on 1 threads; alloced 25 MB\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_4_examples/example_3__alu/obj_dir directory...\n",
      "Chapter_4_examples/example_3__alu/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 12,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_4_examples/example_3__alu/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4d1471a5",
   "metadata": {},
   "source": [
    "## casex Statement\n",
    "\n",
    "`casex` treats X and Z as don't-care values in both the case expression and case items.\n",
    "\n",
    "```systemverilog\n",
    "casex (data)\n",
    "    4'b1???: // Matches any 4-bit value starting with 1\n",
    "        result = \"starts_with_1\";\n",
    "    4'b?1??: // Matches any 4-bit value with second bit as 1\n",
    "        result = \"second_bit_1\";\n",
    "    default:\n",
    "        result = \"other\";\n",
    "endcase\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2efc9871",
   "metadata": {},
   "source": [
    "### Example 4: Instruction Decoder"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a4e05c55",
   "metadata": {},
   "source": [
    "#### Design under Test (DUT)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "id": "9ff00992",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// instruction_decoder.sv\n",
       "module instruction_decoder(\n",
       "    input logic [7:0] instruction,\n",
       "    output logic [2:0] op_type\n",
       ");\n",
       "    always_comb begin\n",
       "        /* verilator lint_off CASEX */\n",
       "        casex (instruction)\n",
       "            8'b000?????: op_type = 3'b001;  // Load instructions\n",
       "            8'b001?????: op_type = 3'b010;  // Store instructions\n",
       "            8'b010?????: op_type = 3'b011;  // Arithmetic\n",
       "            8'b011?????: op_type = 3'b100;  // Logic\n",
       "            8'b1???????: op_type = 3'b101;  // Branch\n",
       "            default:     op_type = 3'b000;  // NOP\n",
       "        endcase\n",
       "        /* verilator lint_on CASEX */\n",
       "    end\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_4_examples/example_4__instruction_decoder/instruction_decoder.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "82c745df",
   "metadata": {},
   "source": [
    "#### Design Unit Test (DUT) Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "id": "6e7f669e",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// instruction_decoder_testbench.sv\n",
       "module instruction_decoder_testbench;\n",
       "    // Testbench signals\n",
       "    logic [7:0] instruction;\n",
       "    logic [2:0] op_type;\n",
       "    \n",
       "    // Instantiate the design under test\n",
       "    instruction_decoder DUT (\n",
       "        .instruction(instruction),\n",
       "        .op_type(op_type)\n",
       "    );\n",
       "    \n",
       "    // Test stimulus\n",
       "    initial begin\n",
       "        // Dump waves\n",
       "        $dumpfile(\"instruction_decoder_testbench.vcd\");\n",
       "        $dumpvars(0, instruction_decoder_testbench);\n",
       "        \n",
       "        $display(\"Starting Instruction Decoder Test\");\n",
       "        $display(\"=====================================\");\n",
       "        $display();\n",
       "        \n",
       "        // Test Load instructions (000?????)\n",
       "        instruction = 8'b00000000; #1;\n",
       "        $display(\"Instruction: %b, Op Type: %b (Expected: 001 - Load)\", instruction, op_type);\n",
       "        instruction = 8'b00011111; #1;\n",
       "        $display(\"Instruction: %b, Op Type: %b (Expected: 001 - Load)\", instruction, op_type);\n",
       "        \n",
       "        // Test Store instructions (001?????)\n",
       "        instruction = 8'b00100000; #1;\n",
       "        $display(\"Instruction: %b, Op Type: %b (Expected: 010 - Store)\", instruction, op_type);\n",
       "        instruction = 8'b00111111; #1;\n",
       "        $display(\"Instruction: %b, Op Type: %b (Expected: 010 - Store)\", instruction, op_type);\n",
       "        \n",
       "        // Test Arithmetic instructions (010?????)\n",
       "        instruction = 8'b01000000; #1;\n",
       "        $display(\"Instruction: %b, Op Type: %b (Expected: 011 - Arithmetic)\", instruction, op_type);\n",
       "        instruction = 8'b01011111; #1;\n",
       "        $display(\"Instruction: %b, Op Type: %b (Expected: 011 - Arithmetic)\", instruction, op_type);\n",
       "        \n",
       "        // Test Logic instructions (011?????)\n",
       "        instruction = 8'b01100000; #1;\n",
       "        $display(\"Instruction: %b, Op Type: %b (Expected: 100 - Logic)\", instruction, op_type);\n",
       "        instruction = 8'b01111111; #1;\n",
       "        $display(\"Instruction: %b, Op Type: %b (Expected: 100 - Logic)\", instruction, op_type);\n",
       "        \n",
       "        // Test Branch instructions (1???????)\n",
       "        instruction = 8'b10000000; #1;\n",
       "        $display(\"Instruction: %b, Op Type: %b (Expected: 101 - Branch)\", instruction, op_type);\n",
       "        instruction = 8'b11111111; #1;\n",
       "        $display(\"Instruction: %b, Op Type: %b (Expected: 101 - Branch)\", instruction, op_type);\n",
       "        instruction = 8'b10101010; #1;\n",
       "        $display(\"Instruction: %b, Op Type: %b (Expected: 101 - Branch)\", instruction, op_type);\n",
       "        \n",
       "        $display();\n",
       "        $display(\"Test completed!\");\n",
       "        $display(\"=====================================\");\n",
       "        \n",
       "        $finish;\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_4_examples/example_4__instruction_decoder/instruction_decoder_testbench.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "id": "b243ca22",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      "make: Entering directory '/work/obj_dir'\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o\n",
      "/usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_vcd_c.o\n",
      "/usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\n",
      "python3 /usr/local/share/verilator/bin/verilator_includer\n",
      "-DVL_INCLUDE_OPT=include Vinstruction_decoder_testbench.cpp\n",
      "Vinstruction_decoder_testbench___024root__DepSet_h0c20f130__0.cpp\n",
      "Vinstruction_decoder_testbench___024root__DepSet_h9c1f1031__0.cpp\n",
      "Vinstruction_decoder_testbench__main.cpp\n",
      "Vinstruction_decoder_testbench__Trace__0.cpp\n",
      "Vinstruction_decoder_testbench__ConstPool_0.cpp\n",
      "Vinstruction_decoder_testbench___024root__Slow.cpp\n",
      "Vinstruction_decoder_testbench___024root__DepSet_h0c20f130__0__Slow.cpp\n",
      "Vinstruction_decoder_testbench___024root__DepSet_h9c1f1031__0__Slow.cpp\n",
      "Vinstruction_decoder_testbench__Syms.cpp\n",
      "Vinstruction_decoder_testbench__Trace__0__Slow.cpp\n",
      "Vinstruction_decoder_testbench__TraceDecls__0__Slow.cpp >\n",
      "Vinstruction_decoder_testbench__ALL.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "Vinstruction_decoder_testbench__ALL.o Vinstruction_decoder_testbench__ALL.cpp\n",
      "echo \"\" > Vinstruction_decoder_testbench__ALL.verilator_deplist.tmp\n",
      "g++    verilated.o verilated_vcd_c.o verilated_timing.o verilated_threads.o\n",
      "Vinstruction_decoder_testbench__ALL.a    -pthread -lpthread -latomic   -o\n",
      "Vinstruction_decoder_testbench\n",
      "rm Vinstruction_decoder_testbench__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/work/obj_dir'\n",
      "- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036\n",
      "- Verilator: Built from 0.037 MB sources in 3 modules, into 0.049 MB in 12 C++\n",
      "files needing 0.000 MB\n",
      "- Verilator: Walltime 28.986 s (elab=0.001, cvt=0.066, bld=28.678); cpu 0.050 s\n",
      "on 1 threads; alloced 20.184 MB\n",
      "Starting Instruction Decoder Test\n",
      "=====================================\n",
      "\n",
      "Instruction: 00000000, Op Type: 001 (Expected: 001 - Load)\n",
      "Instruction: 00011111, Op Type: 001 (Expected: 001 - Load)\n",
      "Instruction: 00100000, Op Type: 010 (Expected: 010 - Store)\n",
      "Instruction: 00111111, Op Type: 010 (Expected: 010 - Store)\n",
      "Instruction: 01000000, Op Type: 011 (Expected: 011 - Arithmetic)\n",
      "Instruction: 01011111, Op Type: 011 (Expected: 011 - Arithmetic)\n",
      "Instruction: 01100000, Op Type: 100 (Expected: 100 - Logic)\n",
      "Instruction: 01111111, Op Type: 100 (Expected: 100 - Logic)\n",
      "Instruction: 10000000, Op Type: 101 (Expected: 101 - Branch)\n",
      "Instruction: 11111111, Op Type: 101 (Expected: 101 - Branch)\n",
      "Instruction: 10101010, Op Type: 101 (Expected: 101 - Branch)\n",
      "\n",
      "Test completed!\n",
      "=====================================\n",
      "- instruction_decoder_testbench.sv:59: Verilog $finish\n",
      "- S i m u l a t i o n   R e p o r t: Verilator 5.036 2025-04-27\n",
      "- Verilator: $finish at 11ps; walltime 0.007 s; speed 5.425 ns/s\n",
      "- Verilator: cpu 0.002 s on 1 threads; alloced 25 MB\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_4_examples/example_4__instruction_decoder/obj_dir directory...\n",
      "Chapter_4_examples/example_4__instruction_decoder/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 15,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_4_examples/example_4__instruction_decoder/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "080342bd",
   "metadata": {},
   "source": [
    "## casez Statement\n",
    "\n",
    "`casez` treats only Z as don't-care values (more restrictive than casex).\n",
    "\n",
    "```systemverilog\n",
    "casez (selector)\n",
    "    4'b1zzz: output = input1;\n",
    "    4'bz1zz: output = input2;\n",
    "    default: output = default_val;\n",
    "endcase\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0409ab98",
   "metadata": {},
   "source": [
    "### Case Statement Guidelines\n",
    "- Always include a `default` case\n",
    "- Use `casex` for don't-care matching\n",
    "- Use `casez` when only Z should be treated as don't-care\n",
    "- Avoid overlapping case items"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ce991470",
   "metadata": {},
   "source": [
    "### unique and priority Modifiers\n",
    "\n",
    "SystemVerilog provides `unique` and `priority` modifiers to specify the intent and improve synthesis results."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3f38fdce",
   "metadata": {},
   "source": [
    "#### unique Modifier\n",
    "\n",
    "The `unique` modifier indicates that case items are mutually exclusive and exactly one will match.\n",
    "\n",
    "```systemverilog\n",
    "unique case (state)\n",
    "    IDLE:  next_state = START;\n",
    "    START: next_state = ACTIVE;\n",
    "    ACTIVE: next_state = DONE;\n",
    "    DONE:  next_state = IDLE;\n",
    "endcase\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "09a78b11",
   "metadata": {},
   "source": [
    "#### priority Modifier\n",
    "\n",
    "The `priority` modifier indicates that case items should be evaluated in order, and at least one will match.\n",
    "\n",
    "```systemverilog\n",
    "priority case (1'b1)\n",
    "    error_flag:     status = ERROR;\n",
    "    warning_flag:   status = WARNING;\n",
    "    ready_flag:     status = READY;\n",
    "    default:        status = IDLE;\n",
    "endcase\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "58a9e090",
   "metadata": {},
   "source": [
    "### Example 5: Finite State Machine"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "aaa78130",
   "metadata": {},
   "source": [
    "#### Design under Test (DUT)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "id": "169f4b53",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// fsm.sv\n",
       "typedef enum logic [1:0] {\n",
       "    IDLE = 2'b00,\n",
       "    READ = 2'b01,\n",
       "    WRITE = 2'b10,\n",
       "    DONE = 2'b11\n",
       "} state_t;\n",
       "\n",
       "module fsm(\n",
       "    input logic clk, rst_n, start, rw,\n",
       "    output logic busy, done\n",
       ");\n",
       "    state_t current_state, next_state;\n",
       "    \n",
       "    always_ff @(posedge clk or negedge rst_n) begin\n",
       "        if (!rst_n)\n",
       "            current_state <= IDLE;\n",
       "        else\n",
       "            current_state <= next_state;\n",
       "    end\n",
       "    \n",
       "    always_comb begin\n",
       "        unique case (current_state)\n",
       "            IDLE: begin\n",
       "                if (start)\n",
       "                    next_state = rw ? WRITE : READ;\n",
       "                else\n",
       "                    next_state = IDLE;\n",
       "            end\n",
       "            READ: next_state = DONE;\n",
       "            WRITE: next_state = DONE;\n",
       "            DONE: next_state = IDLE;\n",
       "        endcase\n",
       "    end\n",
       "    \n",
       "    assign busy = (current_state != IDLE);\n",
       "    assign done = (current_state == DONE);\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_4_examples/example_5__fsm/fsm.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8699a21c",
   "metadata": {},
   "source": [
    "#### Design Unit Test (DUT) Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "id": "c2b397b4",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// fsm_testbench.sv\n",
       "module fsm_testbench;\n",
       "    // Testbench signals\n",
       "    logic clk, rst_n, start, rw;\n",
       "    logic busy, done;\n",
       "    \n",
       "    // Clock generation\n",
       "    initial begin\n",
       "        clk = 0;\n",
       "        forever #5 clk = ~clk;  // 10ns period clock\n",
       "    end\n",
       "    \n",
       "    // Instantiate the design under test\n",
       "    fsm DUT (\n",
       "        .clk(clk),\n",
       "        .rst_n(rst_n),\n",
       "        .start(start),\n",
       "        .rw(rw),\n",
       "        .busy(busy),\n",
       "        .done(done)\n",
       "    );\n",
       "    \n",
       "    // Test stimulus\n",
       "    initial begin\n",
       "        // Dump waves\n",
       "        $dumpfile(\"fsm_testbench.vcd\");\n",
       "        $dumpvars(0, fsm_testbench);\n",
       "        \n",
       "        $display();\n",
       "        $display(\"Starting FSM Test\");\n",
       "        $display(\"=================\");\n",
       "        $display(\"Time\\tState\\t\\tInputs\\t\\tOutputs\");\n",
       "        $display(\"    \\t     \\t\\trst_n start rw\\tbusy done\");\n",
       "        $display(\"-----------------------------------------------\");\n",
       "        \n",
       "        // Initialize signals\n",
       "        rst_n = 0;\n",
       "        start = 0;\n",
       "        rw = 0;\n",
       "        \n",
       "        // Reset test\n",
       "        #10;\n",
       "        $display(\"%4t\\t%s\\t%b     %b     %b\\t%b    %b\", \n",
       "                 $time, DUT.current_state.name(), rst_n, start, rw, busy, done);\n",
       "        \n",
       "        // Release reset\n",
       "        rst_n = 1;\n",
       "        #10;\n",
       "        $display(\"%4t\\t%s\\t%b     %b     %b\\t%b    %b\", \n",
       "                 $time, DUT.current_state.name(), rst_n, start, rw, busy, done);\n",
       "        \n",
       "        // Test READ operation\n",
       "        $display(\"\\n--- Testing READ Operation ---\");\n",
       "        start = 1;\n",
       "        rw = 0;  // READ\n",
       "        #10;\n",
       "        $display(\"%4t\\t%s\\t%b     %b     %b\\t%b    %b\", \n",
       "                 $time, DUT.current_state.name(), rst_n, start, rw, busy, done);\n",
       "        \n",
       "        start = 0;\n",
       "        #10;\n",
       "        $display(\"%4t\\t%s\\t%b     %b     %b\\t%b    %b\", \n",
       "                 $time, DUT.current_state.name(), rst_n, start, rw, busy, done);\n",
       "        \n",
       "        #10;\n",
       "        $display(\"%4t\\t%s\\t%b     %b     %b\\t%b    %b\", \n",
       "                 $time, DUT.current_state.name(), rst_n, start, rw, busy, done);\n",
       "        \n",
       "        #10;\n",
       "        $display(\"%4t\\t%s\\t%b     %b     %b\\t%b    %b\", \n",
       "                 $time, DUT.current_state.name(), rst_n, start, rw, busy, done);\n",
       "        \n",
       "        // Test WRITE operation\n",
       "        $display(\"\\n--- Testing WRITE Operation ---\");\n",
       "        start = 1;\n",
       "        rw = 1;  // WRITE\n",
       "        #10;\n",
       "        $display(\"%4t\\t%s\\t%b     %b     %b\\t%b    %b\", \n",
       "                 $time, DUT.current_state.name(), rst_n, start, rw, busy, done);\n",
       "        \n",
       "        start = 0;\n",
       "        #10;\n",
       "        $display(\"%4t\\t%s\\t%b     %b     %b\\t%b    %b\", \n",
       "                 $time, DUT.current_state.name(), rst_n, start, rw, busy, done);\n",
       "        \n",
       "        #10;\n",
       "        $display(\"%4t\\t%s\\t%b     %b     %b\\t%b    %b\", \n",
       "                 $time, DUT.current_state.name(), rst_n, start, rw, busy, done);\n",
       "        \n",
       "        #10;\n",
       "        $display(\"%4t\\t%s\\t%b     %b     %b\\t%b    %b\", \n",
       "                 $time, DUT.current_state.name(), rst_n, start, rw, busy, done);\n",
       "        \n",
       "        // Test staying in IDLE when start is not asserted\n",
       "        $display(\"\\n--- Testing IDLE Hold ---\");\n",
       "        start = 0;\n",
       "        rw = 0;\n",
       "        #20;\n",
       "        $display(\"%4t\\t%s\\t%b     %b     %b\\t%b    %b\", \n",
       "                 $time, DUT.current_state.name(), rst_n, start, rw, busy, done);\n",
       "        \n",
       "        // Test reset during operation\n",
       "        $display(\"\\n--- Testing Reset During Operation ---\");\n",
       "        start = 1;\n",
       "        rw = 1;\n",
       "        #10;\n",
       "        $display(\"%4t\\t%s\\t%b     %b     %b\\t%b    %b\", \n",
       "                 $time, DUT.current_state.name(), rst_n, start, rw, busy, done);\n",
       "        \n",
       "        // Assert reset\n",
       "        rst_n = 0;\n",
       "        #10;\n",
       "        $display(\"%4t\\t%s\\t%b     %b     %b\\t%b    %b\", \n",
       "                 $time, DUT.current_state.name(), rst_n, start, rw, busy, done);\n",
       "        \n",
       "        // Release reset\n",
       "        rst_n = 1;\n",
       "        start = 0;\n",
       "        #10;\n",
       "        $display(\"%4t\\t%s\\t%b     %b     %b\\t%b    %b\", \n",
       "                 $time, DUT.current_state.name(), rst_n, start, rw, busy, done);\n",
       "        \n",
       "        $display(\"\\n=================\");\n",
       "        $display(\"Test completed!\");\n",
       "        $display();\n",
       "        \n",
       "        #20;\n",
       "        $finish;\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_4_examples/example_5__fsm/fsm_testbench.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "id": "7ced1ae4",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/work/obj_dir'\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o\n",
      "/usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_vcd_c.o\n",
      "/usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\n",
      "python3 /usr/local/share/verilator/bin/verilator_includer\n",
      "-DVL_INCLUDE_OPT=include Vfsm_testbench.cpp\n",
      "Vfsm_testbench___024root__DepSet_h28145669__0.cpp\n",
      "Vfsm_testbench___024root__DepSet_h82efc64c__0.cpp Vfsm_testbench__main.cpp\n",
      "Vfsm_testbench__Trace__0.cpp Vfsm_testbench__ConstPool_0.cpp\n",
      "Vfsm_testbench___024root__Slow.cpp\n",
      "Vfsm_testbench___024root__DepSet_h28145669__0__Slow.cpp\n",
      "Vfsm_testbench___024root__DepSet_h82efc64c__0__Slow.cpp\n",
      "Vfsm_testbench___024unit__Slow.cpp\n",
      "Vfsm_testbench___024unit__DepSet_h47634e19__0__Slow.cpp Vfsm_testbench__Syms.cpp\n",
      "Vfsm_testbench__Trace__0__Slow.cpp Vfsm_testbench__TraceDecls__0__Slow.cpp >\n",
      "Vfsm_testbench__ALL.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "Vfsm_testbench__ALL.o Vfsm_testbench__ALL.cpp\n",
      "echo \"\" > Vfsm_testbench__ALL.verilator_deplist.tmp\n",
      "g++    verilated.o verilated_vcd_c.o verilated_timing.o verilated_threads.o\n",
      "Vfsm_testbench__ALL.a    -pthread -lpthread -latomic   -o Vfsm_testbench\n",
      "rm Vfsm_testbench__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/work/obj_dir'\n",
      "- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036\n",
      "- Verilator: Built from 0.039 MB sources in 4 modules, into 0.058 MB in 14 C++\n",
      "files needing 0.000 MB\n",
      "- Verilator: Walltime 95.873 s (elab=0.002, cvt=0.060, bld=95.571); cpu 0.034 s\n",
      "on 1 threads; alloced 20.180 MB\n",
      "\n",
      "Starting FSM Test\n",
      "=================\n",
      "Time\tState\t\tInputs\t\tOutputs\n",
      "    \t     \t\trst_n start rw\tbusy done\n",
      "-----------------------------------------------\n",
      "  10\tIDLE\t0     0     0\t0    0\n",
      "  20\tIDLE\t1     0     0\t0    0\n",
      "\n",
      "--- Testing READ Operation ---\n",
      "  30\tREAD\t1     1     0\t1    0\n",
      "  40\tDONE\t1     0     0\t1    1\n",
      "  50\tIDLE\t1     0     0\t0    0\n",
      "  60\tIDLE\t1     0     0\t0    0\n",
      "\n",
      "--- Testing WRITE Operation ---\n",
      "  70\tWRITE\t1     1     1\t1    0\n",
      "  80\tDONE\t1     0     1\t1    1\n",
      "  90\tIDLE\t1     0     1\t0    0\n",
      " 100\tIDLE\t1     0     1\t0    0\n",
      "\n",
      "--- Testing IDLE Hold ---\n",
      " 120\tIDLE\t1     0     0\t0    0\n",
      "\n",
      "--- Testing Reset During Operation ---\n",
      " 130\tWRITE\t1     1     1\t1    0\n",
      " 140\tIDLE\t0     1     1\t0    0\n",
      " 150\tIDLE\t1     0     1\t0    0\n",
      "\n",
      "=================\n",
      "Test completed!\n",
      "\n",
      "- fsm_testbench.sv:128: Verilog $finish\n",
      "- S i m u l a t i o n   R e p o r t: Verilator 5.036 2025-04-27\n",
      "- Verilator: $finish at 175ps; walltime 0.004 s; speed 99.664 ns/s\n",
      "- Verilator: cpu 0.002 s on 1 threads; alloced 25 MB\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_4_examples/example_5__fsm/obj_dir directory...\n",
      "Chapter_4_examples/example_5__fsm/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 18,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_4_examples/example_5__fsm/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "326fcfe4",
   "metadata": {},
   "source": [
    "## Loop Statements\n",
    "\n",
    "SystemVerilog provides several loop constructs for different use cases."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b172dbe6",
   "metadata": {},
   "source": [
    "### for Loop\n",
    "\n",
    "The `for` loop is used when the number of iterations is known.\n",
    "\n",
    "```systemverilog\n",
    "for (initialization; condition; increment) begin\n",
    "    // statements\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "90255b21",
   "metadata": {},
   "source": [
    "### Example 6: Parallel-to-Serial Converter"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bb2530f7",
   "metadata": {},
   "source": [
    "#### Design under Test (DUT)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "id": "a87fb58d",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// parallel_to_serial.sv\n",
       "module parallel_to_serial(\n",
       "    input logic clk, rst_n, load,\n",
       "    input logic [7:0] parallel_in,\n",
       "    output logic serial_out, done\n",
       ");\n",
       "    logic [7:0] shift_reg;\n",
       "    logic [2:0] count;\n",
       "    \n",
       "    always_ff @(posedge clk or negedge rst_n) begin\n",
       "        if (!rst_n) begin\n",
       "            shift_reg <= 8'h00;\n",
       "            count <= 3'd0;\n",
       "        end else if (load) begin\n",
       "            shift_reg <= parallel_in;\n",
       "            count <= 3'd0;\n",
       "        end else if (count < 3'd7) begin\n",
       "            shift_reg <= {shift_reg[6:0], 1'b0};\n",
       "            count <= count + 1'b1;\n",
       "        end\n",
       "    end\n",
       "    \n",
       "    assign serial_out = shift_reg[7];\n",
       "    assign done = (count == 3'd7);\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_4_examples/example_6__parallel_to_serial/parallel_to_serial.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b524830c",
   "metadata": {},
   "source": [
    "#### Design Unit Test (DUT) Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "id": "dc033a1d",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// parallel_to_serial_testbench.sv\n",
       "module parallel_to_serial_testbench;\n",
       "    // Testbench signals\n",
       "    logic clk, rst_n, load;\n",
       "    logic [7:0] parallel_in;\n",
       "    logic serial_out, done;\n",
       "    \n",
       "    // Clock generation\n",
       "    initial begin\n",
       "        clk = 0;\n",
       "        forever #5 clk = ~clk;  // 10ns period clock\n",
       "    end\n",
       "    \n",
       "    // Instantiate the design under test\n",
       "    parallel_to_serial DUT (\n",
       "        .clk(clk),\n",
       "        .rst_n(rst_n),\n",
       "        .load(load),\n",
       "        .parallel_in(parallel_in),\n",
       "        .serial_out(serial_out),\n",
       "        .done(done)\n",
       "    );\n",
       "    \n",
       "    // Task to display current state\n",
       "    task display_state(string description);\n",
       "        $display(\"%s\", description);\n",
       "        $display(\"Time: %4t | Load: %b | Parallel_in: %8b (%02h) | Serial_out: %b | Done: %b | Count: %d | Shift_reg: %8b\", \n",
       "                 $time, load, parallel_in, parallel_in, serial_out, done, DUT.count, DUT.shift_reg);\n",
       "        $display(\"---------------------------------------------------------\");\n",
       "    endtask\n",
       "    \n",
       "    // Test stimulus\n",
       "    initial begin\n",
       "        // Dump waves\n",
       "        $dumpfile(\"parallel_to_serial_testbench.vcd\");\n",
       "        $dumpvars(0, parallel_to_serial_testbench);\n",
       "        \n",
       "        $display(\"Starting Parallel-to-Serial Converter Test\");\n",
       "        $display(\"==========================================\");\n",
       "        $display();\n",
       "        \n",
       "        // Initialize signals\n",
       "        rst_n = 0;\n",
       "        load = 0;\n",
       "        parallel_in = 8'h00;\n",
       "        \n",
       "        // Reset test\n",
       "        #10;\n",
       "        display_state(\"After Reset:\");\n",
       "        \n",
       "        // Release reset\n",
       "        rst_n = 1;\n",
       "        #10;\n",
       "        display_state(\"Reset Released:\");\n",
       "        \n",
       "        // Test 1: Load pattern 10101010 (0xAA)\n",
       "        $display(\"\\n=== TEST 1: Converting 0xAA (10101010) ===\");\n",
       "        parallel_in = 8'hAA;\n",
       "        load = 1;\n",
       "        #10;\n",
       "        display_state(\"Data Loaded:\");\n",
       "        \n",
       "        load = 0;\n",
       "        \n",
       "        // Shift out all 8 bits\n",
       "        for (int i = 0; i < 8; i++) begin\n",
       "            #10;\n",
       "            $display(\"Cycle %d: Serial_out = %b, Done = %b, Count = %d, Shift_reg = %8b\", \n",
       "                     i+1, serial_out, done, DUT.count, DUT.shift_reg);\n",
       "        end\n",
       "        \n",
       "        #10;\n",
       "        display_state(\"After all bits shifted:\");\n",
       "        \n",
       "        // Test 2: Load pattern 11110000 (0xF0)\n",
       "        $display(\"\\n=== TEST 2: Converting 0xF0 (11110000) ===\");\n",
       "        parallel_in = 8'hF0;\n",
       "        load = 1;\n",
       "        #10;\n",
       "        display_state(\"Data Loaded:\");\n",
       "        \n",
       "        load = 0;\n",
       "        \n",
       "        // Shift out all 8 bits\n",
       "        for (int i = 0; i < 8; i++) begin\n",
       "            #10;\n",
       "            $display(\"Cycle %d: Serial_out = %b, Done = %b, Count = %d, Shift_reg = %8b\", \n",
       "                     i+1, serial_out, done, DUT.count, DUT.shift_reg);\n",
       "        end\n",
       "        \n",
       "        #10;\n",
       "        display_state(\"After all bits shifted:\");\n",
       "        \n",
       "        // Test 3: Load new data while shifting (should restart)\n",
       "        $display(\"\\n=== TEST 3: Load during shifting (0x55 then 0x33) ===\");\n",
       "        parallel_in = 8'h55;  // 01010101\n",
       "        load = 1;\n",
       "        #10;\n",
       "        display_state(\"First Data Loaded (0x55):\");\n",
       "        \n",
       "        load = 0;\n",
       "        \n",
       "        // Shift a few bits\n",
       "        #10;\n",
       "        $display(\"After 1 shift: Serial_out = %b, Count = %d, Shift_reg = %8b\", \n",
       "                 serial_out, DUT.count, DUT.shift_reg);\n",
       "        #10;\n",
       "        $display(\"After 2 shifts: Serial_out = %b, Count = %d, Shift_reg = %8b\", \n",
       "                 serial_out, DUT.count, DUT.shift_reg);\n",
       "        \n",
       "        // Load new data while shifting\n",
       "        parallel_in = 8'h33;  // 00110011\n",
       "        load = 1;\n",
       "        #10;\n",
       "        display_state(\"New Data Loaded (0x33) - Should restart:\");\n",
       "        \n",
       "        load = 0;\n",
       "        \n",
       "        // Continue shifting the new data\n",
       "        for (int i = 0; i < 8; i++) begin\n",
       "            #10;\n",
       "            $display(\"Cycle %d: Serial_out = %b, Done = %b, Count = %d, Shift_reg = %8b\", \n",
       "                     i+1, serial_out, done, DUT.count, DUT.shift_reg);\n",
       "        end\n",
       "        \n",
       "        // Test 4: Reset during operation\n",
       "        $display(\"\\n=== TEST 4: Reset during shifting ===\");\n",
       "        parallel_in = 8'hC3;  // 11000011\n",
       "        load = 1;\n",
       "        #10;\n",
       "        display_state(\"Data Loaded (0xC3):\");\n",
       "        \n",
       "        load = 0;\n",
       "        \n",
       "        // Shift a few bits\n",
       "        #10;\n",
       "        #10;\n",
       "        #10;\n",
       "        $display(\"After 3 shifts: Serial_out = %b, Count = %d, Shift_reg = %8b\", \n",
       "                 serial_out, DUT.count, DUT.shift_reg);\n",
       "        \n",
       "        // Reset during operation\n",
       "        rst_n = 0;\n",
       "        #10;\n",
       "        display_state(\"Reset Applied During Operation:\");\n",
       "        \n",
       "        rst_n = 1;\n",
       "        #10;\n",
       "        display_state(\"Reset Released:\");\n",
       "        \n",
       "        $display(\"\\n==========================================\");\n",
       "        $display(\"Test completed!\");\n",
       "        \n",
       "        #20;\n",
       "        $finish;\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_4_examples/example_6__parallel_to_serial/parallel_to_serial_testbench.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "id": "f7f16035",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      "make: Entering directory '/work/obj_dir'\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o\n",
      "/usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_vcd_c.o\n",
      "/usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\n",
      "python3 /usr/local/share/verilator/bin/verilator_includer\n",
      "-DVL_INCLUDE_OPT=include Vparallel_to_serial_testbench.cpp\n",
      "Vparallel_to_serial_testbench___024root__DepSet_heb7468dc__0.cpp\n",
      "Vparallel_to_serial_testbench___024root__DepSet_hb4147219__0.cpp\n",
      "Vparallel_to_serial_testbench__main.cpp\n",
      "Vparallel_to_serial_testbench__Trace__0.cpp\n",
      "Vparallel_to_serial_testbench__ConstPool_0.cpp\n",
      "Vparallel_to_serial_testbench___024root__Slow.cpp\n",
      "Vparallel_to_serial_testbench___024root__DepSet_hb4147219__0__Slow.cpp\n",
      "Vparallel_to_serial_testbench__Syms.cpp\n",
      "Vparallel_to_serial_testbench__Trace__0__Slow.cpp\n",
      "Vparallel_to_serial_testbench__TraceDecls__0__Slow.cpp >\n",
      "Vparallel_to_serial_testbench__ALL.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "Vparallel_to_serial_testbench__ALL.o Vparallel_to_serial_testbench__ALL.cpp\n",
      "echo \"\" > Vparallel_to_serial_testbench__ALL.verilator_deplist.tmp\n",
      "g++    verilated.o verilated_vcd_c.o verilated_timing.o verilated_threads.o\n",
      "Vparallel_to_serial_testbench__ALL.a    -pthread -lpthread -latomic   -o\n",
      "Vparallel_to_serial_testbench\n",
      "rm Vparallel_to_serial_testbench__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/work/obj_dir'\n",
      "- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036\n",
      "- Verilator: Built from 0.039 MB sources in 3 modules, into 0.083 MB in 11 C++\n",
      "files needing 0.000 MB\n",
      "- Verilator: Walltime 66.766 s (elab=0.001, cvt=0.065, bld=66.351); cpu 0.045 s\n",
      "on 1 threads; alloced 20.184 MB\n",
      "Starting Parallel-to-Serial Converter Test\n",
      "==========================================\n",
      "\n",
      "After Reset:\n",
      "Time:   10 | Load: 0 | Parallel_in: 00000000 (00) | Serial_out: 0 | Done: 0 |\n",
      "Count: 0 | Shift_reg: 00000000\n",
      "---------------------------------------------------------\n",
      "Reset Released:\n",
      "Time:   20 | Load: 0 | Parallel_in: 00000000 (00) | Serial_out: 0 | Done: 0 |\n",
      "Count: 1 | Shift_reg: 00000000\n",
      "---------------------------------------------------------\n",
      "\n",
      "=== TEST 1: Converting 0xAA (10101010) ===\n",
      "Data Loaded:\n",
      "Time:   30 | Load: 1 | Parallel_in: 10101010 (aa) | Serial_out: 1 | Done: 0 |\n",
      "Count: 0 | Shift_reg: 10101010\n",
      "---------------------------------------------------------\n",
      "Cycle           1: Serial_out = 0, Done = 0, Count = 1, Shift_reg = 01010100\n",
      "Cycle           2: Serial_out = 1, Done = 0, Count = 2, Shift_reg = 10101000\n",
      "Cycle           3: Serial_out = 0, Done = 0, Count = 3, Shift_reg = 01010000\n",
      "Cycle           4: Serial_out = 1, Done = 0, Count = 4, Shift_reg = 10100000\n",
      "Cycle           5: Serial_out = 0, Done = 0, Count = 5, Shift_reg = 01000000\n",
      "Cycle           6: Serial_out = 1, Done = 0, Count = 6, Shift_reg = 10000000\n",
      "Cycle           7: Serial_out = 0, Done = 1, Count = 7, Shift_reg = 00000000\n",
      "Cycle           8: Serial_out = 0, Done = 1, Count = 7, Shift_reg = 00000000\n",
      "After all bits shifted:\n",
      "Time:  120 | Load: 0 | Parallel_in: 10101010 (aa) | Serial_out: 0 | Done: 1 |\n",
      "Count: 7 | Shift_reg: 00000000\n",
      "---------------------------------------------------------\n",
      "\n",
      "=== TEST 2: Converting 0xF0 (11110000) ===\n",
      "Data Loaded:\n",
      "Time:  130 | Load: 1 | Parallel_in: 11110000 (f0) | Serial_out: 1 | Done: 0 |\n",
      "Count: 0 | Shift_reg: 11110000\n",
      "---------------------------------------------------------\n",
      "Cycle           1: Serial_out = 1, Done = 0, Count = 1, Shift_reg = 11100000\n",
      "Cycle           2: Serial_out = 1, Done = 0, Count = 2, Shift_reg = 11000000\n",
      "Cycle           3: Serial_out = 1, Done = 0, Count = 3, Shift_reg = 10000000\n",
      "Cycle           4: Serial_out = 0, Done = 0, Count = 4, Shift_reg = 00000000\n",
      "Cycle           5: Serial_out = 0, Done = 0, Count = 5, Shift_reg = 00000000\n",
      "Cycle           6: Serial_out = 0, Done = 0, Count = 6, Shift_reg = 00000000\n",
      "Cycle           7: Serial_out = 0, Done = 1, Count = 7, Shift_reg = 00000000\n",
      "Cycle           8: Serial_out = 0, Done = 1, Count = 7, Shift_reg = 00000000\n",
      "After all bits shifted:\n",
      "Time:  220 | Load: 0 | Parallel_in: 11110000 (f0) | Serial_out: 0 | Done: 1 |\n",
      "Count: 7 | Shift_reg: 00000000\n",
      "---------------------------------------------------------\n",
      "\n",
      "=== TEST 3: Load during shifting (0x55 then 0x33) ===\n",
      "First Data Loaded (0x55):\n",
      "Time:  230 | Load: 1 | Parallel_in: 01010101 (55) | Serial_out: 0 | Done: 0 |\n",
      "Count: 0 | Shift_reg: 01010101\n",
      "---------------------------------------------------------\n",
      "After 1 shift: Serial_out = 1, Count = 1, Shift_reg = 10101010\n",
      "After 2 shifts: Serial_out = 0, Count = 2, Shift_reg = 01010100\n",
      "New Data Loaded (0x33) - Should restart:\n",
      "Time:  260 | Load: 1 | Parallel_in: 00110011 (33) | Serial_out: 0 | Done: 0 |\n",
      "Count: 0 | Shift_reg: 00110011\n",
      "---------------------------------------------------------\n",
      "Cycle           1: Serial_out = 0, Done = 0, Count = 1, Shift_reg = 01100110\n",
      "Cycle           2: Serial_out = 1, Done = 0, Count = 2, Shift_reg = 11001100\n",
      "Cycle           3: Serial_out = 1, Done = 0, Count = 3, Shift_reg = 10011000\n",
      "Cycle           4: Serial_out = 0, Done = 0, Count = 4, Shift_reg = 00110000\n",
      "Cycle           5: Serial_out = 0, Done = 0, Count = 5, Shift_reg = 01100000\n",
      "Cycle           6: Serial_out = 1, Done = 0, Count = 6, Shift_reg = 11000000\n",
      "Cycle           7: Serial_out = 1, Done = 1, Count = 7, Shift_reg = 10000000\n",
      "Cycle           8: Serial_out = 1, Done = 1, Count = 7, Shift_reg = 10000000\n",
      "\n",
      "=== TEST 4: Reset during shifting ===\n",
      "Data Loaded (0xC3):\n",
      "Time:  350 | Load: 1 | Parallel_in: 11000011 (c3) | Serial_out: 1 | Done: 0 |\n",
      "Count: 0 | Shift_reg: 11000011\n",
      "---------------------------------------------------------\n",
      "After 3 shifts: Serial_out = 0, Count = 3, Shift_reg = 00011000\n",
      "Reset Applied During Operation:\n",
      "Time:  390 | Load: 0 | Parallel_in: 11000011 (c3) | Serial_out: 0 | Done: 0 |\n",
      "Count: 0 | Shift_reg: 00000000\n",
      "---------------------------------------------------------\n",
      "Reset Released:\n",
      "Time:  400 | Load: 0 | Parallel_in: 11000011 (c3) | Serial_out: 0 | Done: 0 |\n",
      "Count: 1 | Shift_reg: 00000000\n",
      "---------------------------------------------------------\n",
      "\n",
      "==========================================\n",
      "Test completed!\n",
      "- parallel_to_serial_testbench.sv:155: Verilog $finish\n",
      "- S i m u l a t i o n   R e p o r t: Verilator 5.036 2025-04-27\n",
      "- Verilator: $finish at 425ps; walltime 0.008 s; speed 179.765 ns/s\n",
      "- Verilator: cpu 0.002 s on 1 threads; alloced 25 MB\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_4_examples/example_6__parallel_to_serial/obj_dir directory...\n",
      "Chapter_4_examples/example_6__parallel_to_serial/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 21,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_4_examples/example_6__parallel_to_serial/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "470b06ed",
   "metadata": {},
   "source": [
    "### Example: Generate Loop for Parameterized Design"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "eb24b139",
   "metadata": {},
   "source": [
    "#### Design under Test (DUT)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "id": "46e38b98",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// ripple_carry_adder.sv\n",
       "\n",
       "// Full adder module (building block)\n",
       "module full_adder(\n",
       "    input logic a, b, cin,\n",
       "    output logic sum, cout\n",
       ");\n",
       "    assign sum = a ^ b ^ cin;\n",
       "    assign cout = (a & b) | (a & cin) | (b & cin);\n",
       "endmodule\n",
       "\n",
       "// Ripple carry adder using generate block\n",
       "module ripple_carry_adder #(parameter WIDTH = 8)(\n",
       "    input logic [WIDTH-1:0] a, b,\n",
       "    input logic cin,\n",
       "    output logic [WIDTH-1:0] sum,\n",
       "    output logic cout\n",
       ");\n",
       "    logic [WIDTH:0] carry;\n",
       "    \n",
       "    assign carry[0] = cin;\n",
       "    \n",
       "    generate\n",
       "        for (genvar i = 0; i < WIDTH; i++) begin : adder_stage\n",
       "            full_adder fa (\n",
       "                .a(a[i]),\n",
       "                .b(b[i]),\n",
       "                .cin(carry[i]),\n",
       "                .sum(sum[i]),\n",
       "                .cout(carry[i+1])\n",
       "            );\n",
       "        end\n",
       "    endgenerate\n",
       "    \n",
       "    assign cout = carry[WIDTH];\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_4_examples/example_7__ripple_carry_adder/ripple_carry_adder.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "dd996cfd",
   "metadata": {},
   "source": [
    "#### Design Unit Test (DUT) Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 23,
   "id": "4479abde",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// ripple_carry_adder_testbench.sv\n",
       "module ripple_carry_adder_testbench;\n",
       "    // Parameters for different width testing\n",
       "    parameter WIDTH_8 = 8;\n",
       "    parameter WIDTH_4 = 4;\n",
       "    \n",
       "    // Testbench signals for 8-bit adder\n",
       "    logic [WIDTH_8-1:0] a8, b8, sum8;\n",
       "    logic cin8, cout8;\n",
       "    \n",
       "    // Testbench signals for 4-bit adder\n",
       "    logic [WIDTH_4-1:0] a4, b4, sum4;\n",
       "    logic cin4, cout4;\n",
       "    \n",
       "    // Expected results\n",
       "    logic [WIDTH_8:0] expected_result8;\n",
       "    logic [WIDTH_4:0] expected_result4;\n",
       "    \n",
       "    // Instantiate 8-bit ripple carry adder\n",
       "    ripple_carry_adder #(.WIDTH(WIDTH_8)) DUT_8bit (\n",
       "        .a(a8),\n",
       "        .b(b8),\n",
       "        .cin(cin8),\n",
       "        .sum(sum8),\n",
       "        .cout(cout8)\n",
       "    );\n",
       "    \n",
       "    // Instantiate 4-bit ripple carry adder\n",
       "    ripple_carry_adder #(.WIDTH(WIDTH_4)) DUT_4bit (\n",
       "        .a(a4),\n",
       "        .b(b4),\n",
       "        .cin(cin4),\n",
       "        .sum(sum4),\n",
       "        .cout(cout4)\n",
       "    );\n",
       "    \n",
       "    // Task to test 8-bit adder\n",
       "    task test_8bit_adder(logic [7:0] test_a, logic [7:0] test_b, logic test_cin, string description);\n",
       "        a8 = test_a;\n",
       "        b8 = test_b;\n",
       "        cin8 = test_cin;\n",
       "        expected_result8 = {1'b0, test_a} + {1'b0, test_b} + {8'b0, test_cin};\n",
       "        #1; // Wait for combinational logic\n",
       "        \n",
       "        $display(\"8-bit Test: %s\", description);\n",
       "        $display(\"  A = %8b (%3d), B = %8b (%3d), Cin = %b\", a8, a8, b8, b8, cin8);\n",
       "        $display(\"  Sum = %8b (%3d), Cout = %b\", sum8, sum8, cout8);\n",
       "        $display(\"  Expected: %9b (%3d)\", expected_result8, expected_result8);\n",
       "        $display(\"  Result: %s\", ({cout8, sum8} == expected_result8) ? \"PASS\" : \"FAIL\");\n",
       "        $display(\"  Carry chain: %b\", DUT_8bit.carry);\n",
       "        $display();\n",
       "    endtask\n",
       "    \n",
       "    // Task to test 4-bit adder\n",
       "    task test_4bit_adder(logic [3:0] test_a, logic [3:0] test_b, logic test_cin, string description);\n",
       "        a4 = test_a;\n",
       "        b4 = test_b;\n",
       "        cin4 = test_cin;\n",
       "        expected_result4 = {1'b0, test_a} + {1'b0, test_b} + {4'b0, test_cin};\n",
       "        #1; // Wait for combinational logic\n",
       "        \n",
       "        $display(\"4-bit Test: %s\", description);\n",
       "        $display(\"  A = %4b (%2d), B = %4b (%2d), Cin = %b\", a4, a4, b4, b4, cin4);\n",
       "        $display(\"  Sum = %4b (%2d), Cout = %b\", sum4, sum4, cout4);\n",
       "        $display(\"  Expected: %5b (%2d)\", expected_result4, expected_result4);\n",
       "        $display(\"  Result: %s\", ({cout4, sum4} == expected_result4) ? \"PASS\" : \"FAIL\");\n",
       "        $display(\"  Carry chain: %b\", DUT_4bit.carry);\n",
       "        $display();\n",
       "    endtask\n",
       "    \n",
       "    // Test stimulus\n",
       "    initial begin\n",
       "        // Dump waves\n",
       "        $dumpfile(\"ripple_carry_adder_testbench.vcd\");\n",
       "        $dumpvars(0, ripple_carry_adder_testbench);\n",
       "        \n",
       "        $display(\"Starting Ripple Carry Adder Test\");\n",
       "        $display(\"================================\");\n",
       "        $display();\n",
       "        \n",
       "        // === 8-BIT ADDER TESTS ===\n",
       "        $display(\"=== 8-BIT RIPPLE CARRY ADDER TESTS ===\");\n",
       "        $display();\n",
       "        \n",
       "        // Basic addition tests\n",
       "        test_8bit_adder(8'd0, 8'd0, 1'b0, \"Zero + Zero\");\n",
       "        test_8bit_adder(8'd15, 8'd10, 1'b0, \"15 + 10\");\n",
       "        test_8bit_adder(8'd255, 8'd0, 1'b0, \"255 + 0\");\n",
       "        test_8bit_adder(8'd128, 8'd127, 1'b0, \"128 + 127\");\n",
       "        \n",
       "        // Test with carry in\n",
       "        test_8bit_adder(8'd100, 8'd50, 1'b1, \"100 + 50 + 1 (with carry in)\");\n",
       "        test_8bit_adder(8'd255, 8'd255, 1'b1, \"255 + 255 + 1 (maximum with carry)\");\n",
       "        \n",
       "        // Overflow tests\n",
       "        test_8bit_adder(8'd255, 8'd1, 1'b0, \"255 + 1 (overflow)\");\n",
       "        test_8bit_adder(8'd200, 8'd100, 1'b0, \"200 + 100 (overflow)\");\n",
       "        \n",
       "        // Pattern tests\n",
       "        test_8bit_adder(8'b10101010, 8'b01010101, 1'b0, \"Alternating patterns\");\n",
       "        test_8bit_adder(8'b11110000, 8'b00001111, 1'b0, \"Complementary patterns\");\n",
       "        \n",
       "        $display(\"=== 4-BIT RIPPLE CARRY ADDER TESTS ===\");\n",
       "        $display();\n",
       "        \n",
       "        // === 4-BIT ADDER TESTS ===\n",
       "        test_4bit_adder(4'd0, 4'd0, 1'b0, \"Zero + Zero\");\n",
       "        test_4bit_adder(4'd7, 4'd8, 1'b0, \"7 + 8\");\n",
       "        test_4bit_adder(4'd15, 4'd0, 1'b0, \"15 + 0\");\n",
       "        test_4bit_adder(4'd9, 4'd6, 1'b1, \"9 + 6 + 1 (with carry in)\");\n",
       "        test_4bit_adder(4'd15, 4'd15, 1'b0, \"15 + 15 (maximum)\");\n",
       "        test_4bit_adder(4'd15, 4'd15, 1'b1, \"15 + 15 + 1 (maximum with carry)\");\n",
       "        \n",
       "        // Overflow tests\n",
       "        test_4bit_adder(4'd15, 4'd1, 1'b0, \"15 + 1 (overflow)\");\n",
       "        test_4bit_adder(4'd10, 4'd8, 1'b0, \"10 + 8 (overflow)\");\n",
       "        \n",
       "        // === EXHAUSTIVE 4-BIT TEST ===\n",
       "        $display(\"=== EXHAUSTIVE 4-BIT TEST (selected cases) ===\");\n",
       "        $display();\n",
       "        \n",
       "        // Test a few representative cases from exhaustive testing\n",
       "        for (int i = 0; i < 16; i += 5) begin\n",
       "            for (int j = 0; j < 16; j += 7) begin\n",
       "                for (int c = 0; c < 2; c++) begin\n",
       "                    test_4bit_adder(i[3:0], j[3:0], c[0], $sformatf(\"Exhaustive: %d + %d + %d\", i, j, c));\n",
       "                end\n",
       "            end\n",
       "        end\n",
       "        \n",
       "        // === TIMING TEST ===\n",
       "        $display(\"=== PROPAGATION DELAY TEST ===\");\n",
       "        $display();\n",
       "        \n",
       "        // Test carry propagation through all stages\n",
       "        a8 = 8'b11111111;\n",
       "        b8 = 8'b00000000;\n",
       "        cin8 = 1'b1;\n",
       "        $display(\"Testing carry propagation: 11111111 + 00000000 + 1\");\n",
       "        $display(\"This should cause carry to ripple through all stages\");\n",
       "        \n",
       "        #1;\n",
       "        $display(\"Final result: Sum = %8b, Cout = %b\", sum8, cout8);\n",
       "        $display(\"Carry chain: %b\", DUT_8bit.carry);\n",
       "        $display();\n",
       "        \n",
       "        $display(\"================================\");\n",
       "        $display(\"All tests completed!\");\n",
       "        $display(\"================================\");\n",
       "        \n",
       "        $finish;\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_4_examples/example_7__ripple_carry_adder/ripple_carry_adder_testbench.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "id": "e2bd70e8",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      "make: Entering directory '/work/obj_dir'\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o\n",
      "/usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_vcd_c.o\n",
      "/usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\n",
      "python3 /usr/local/share/verilator/bin/verilator_includer\n",
      "-DVL_INCLUDE_OPT=include Vripple_carry_adder_testbench.cpp\n",
      "Vripple_carry_adder_testbench___024root__DepSet_hf2982edd__0.cpp\n",
      "Vripple_carry_adder_testbench___024root__DepSet_hb7756ec4__0.cpp\n",
      "Vripple_carry_adder_testbench__main.cpp\n",
      "Vripple_carry_adder_testbench__Trace__0.cpp\n",
      "Vripple_carry_adder_testbench__ConstPool_0.cpp\n",
      "Vripple_carry_adder_testbench___024root__Slow.cpp\n",
      "Vripple_carry_adder_testbench___024root__DepSet_hf2982edd__0__Slow.cpp\n",
      "Vripple_carry_adder_testbench___024root__DepSet_hb7756ec4__0__Slow.cpp\n",
      "Vripple_carry_adder_testbench__Syms.cpp\n",
      "Vripple_carry_adder_testbench__Trace__0__Slow.cpp\n",
      "Vripple_carry_adder_testbench__TraceDecls__0__Slow.cpp >\n",
      "Vripple_carry_adder_testbench__ALL.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "Vripple_carry_adder_testbench__ALL.o Vripple_carry_adder_testbench__ALL.cpp\n",
      "echo \"\" > Vripple_carry_adder_testbench__ALL.verilator_deplist.tmp\n",
      "g++    verilated.o verilated_vcd_c.o verilated_timing.o verilated_threads.o\n",
      "Vripple_carry_adder_testbench__ALL.a    -pthread -lpthread -latomic   -o\n",
      "Vripple_carry_adder_testbench\n",
      "rm Vripple_carry_adder_testbench__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/work/obj_dir'\n",
      "- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036\n",
      "- Verilator: Built from 0.041 MB sources in 4 modules, into 0.352 MB in 12 C++\n",
      "files needing 0.000 MB\n",
      "- Verilator: Walltime 79.087 s (elab=0.004, cvt=0.200, bld=78.580); cpu 0.126 s\n",
      "on 1 threads; alloced 22.176 MB\n",
      "Starting Ripple Carry Adder Test\n",
      "================================\n",
      "\n",
      "=== 8-BIT RIPPLE CARRY ADDER TESTS ===\n",
      "\n",
      "8-bit Test: Zero + Zero\n",
      "  A = 00000000 (  0), B = 00000000 (  0), Cin = 0\n",
      "  Sum = 00000000 (  0), Cout = 0\n",
      "  Expected: 000000000 (  0)\n",
      "  Result: PASS\n",
      "  Carry chain: 000000000\n",
      "\n",
      "8-bit Test: 15 + 10\n",
      "  A = 00001111 ( 15), B = 00001010 ( 10), Cin = 0\n",
      "  Sum = 00011001 ( 25), Cout = 0\n",
      "  Expected: 000011001 ( 25)\n",
      "  Result: PASS\n",
      "  Carry chain: 000011100\n",
      "\n",
      "8-bit Test: 255 + 0\n",
      "  A = 11111111 (255), B = 00000000 (  0), Cin = 0\n",
      "  Sum = 11111111 (255), Cout = 0\n",
      "  Expected: 011111111 (255)\n",
      "  Result: PASS\n",
      "  Carry chain: 000000000\n",
      "\n",
      "8-bit Test: 128 + 127\n",
      "  A = 10000000 (128), B = 01111111 (127), Cin = 0\n",
      "  Sum = 11111111 (255), Cout = 0\n",
      "  Expected: 011111111 (255)\n",
      "  Result: PASS\n",
      "  Carry chain: 000000000\n",
      "\n",
      "8-bit Test: 100 + 50 + 1 (with carry in)\n",
      "  A = 01100100 (100), B = 00110010 ( 50), Cin = 1\n",
      "  Sum = 10010111 (151), Cout = 0\n",
      "  Expected: 010010111 (151)\n",
      "  Result: PASS\n",
      "  Carry chain: 011000001\n",
      "\n",
      "8-bit Test: 255 + 255 + 1 (maximum with carry)\n",
      "  A = 11111111 (255), B = 11111111 (255), Cin = 1\n",
      "  Sum = 11111111 (255), Cout = 1\n",
      "  Expected: 111111111 (511)\n",
      "  Result: PASS\n",
      "  Carry chain: 111111111\n",
      "\n",
      "8-bit Test: 255 + 1 (overflow)\n",
      "  A = 11111111 (255), B = 00000001 (  1), Cin = 0\n",
      "  Sum = 00000000 (  0), Cout = 1\n",
      "  Expected: 100000000 (256)\n",
      "  Result: PASS\n",
      "  Carry chain: 111111110\n",
      "\n",
      "8-bit Test: 200 + 100 (overflow)\n",
      "  A = 11001000 (200), B = 01100100 (100), Cin = 0\n",
      "  Sum = 00101100 ( 44), Cout = 1\n",
      "  Expected: 100101100 (300)\n",
      "  Result: PASS\n",
      "  Carry chain: 110000000\n",
      "\n",
      "8-bit Test: Alternating patterns\n",
      "  A = 10101010 (170), B = 01010101 ( 85), Cin = 0\n",
      "  Sum = 11111111 (255), Cout = 0\n",
      "  Expected: 011111111 (255)\n",
      "  Result: PASS\n",
      "  Carry chain: 000000000\n",
      "\n",
      "8-bit Test: Complementary patterns\n",
      "  A = 11110000 (240), B = 00001111 ( 15), Cin = 0\n",
      "  Sum = 11111111 (255), Cout = 0\n",
      "  Expected: 011111111 (255)\n",
      "  Result: PASS\n",
      "  Carry chain: 000000000\n",
      "\n",
      "=== 4-BIT RIPPLE CARRY ADDER TESTS ===\n",
      "\n",
      "4-bit Test: Zero + Zero\n",
      "  A = 0000 ( 0), B = 0000 ( 0), Cin = 0\n",
      "  Sum = 0000 ( 0), Cout = 0\n",
      "  Expected: 00000 ( 0)\n",
      "  Result: PASS\n",
      "  Carry chain: 00000\n",
      "\n",
      "4-bit Test: 7 + 8\n",
      "  A = 0111 ( 7), B = 1000 ( 8), Cin = 0\n",
      "  Sum = 1111 (15), Cout = 0\n",
      "  Expected: 01111 (15)\n",
      "  Result: PASS\n",
      "  Carry chain: 00000\n",
      "\n",
      "4-bit Test: 15 + 0\n",
      "  A = 1111 (15), B = 0000 ( 0), Cin = 0\n",
      "  Sum = 1111 (15), Cout = 0\n",
      "  Expected: 01111 (15)\n",
      "  Result: PASS\n",
      "  Carry chain: 00000\n",
      "\n",
      "4-bit Test: 9 + 6 + 1 (with carry in)\n",
      "  A = 1001 ( 9), B = 0110 ( 6), Cin = 1\n",
      "  Sum = 0000 ( 0), Cout = 1\n",
      "  Expected: 10000 (16)\n",
      "  Result: PASS\n",
      "  Carry chain: 11111\n",
      "\n",
      "4-bit Test: 15 + 15 (maximum)\n",
      "  A = 1111 (15), B = 1111 (15), Cin = 0\n",
      "  Sum = 1110 (14), Cout = 1\n",
      "  Expected: 11110 (30)\n",
      "  Result: PASS\n",
      "  Carry chain: 11110\n",
      "\n",
      "4-bit Test: 15 + 15 + 1 (maximum with carry)\n",
      "  A = 1111 (15), B = 1111 (15), Cin = 1\n",
      "  Sum = 1111 (15), Cout = 1\n",
      "  Expected: 11111 (31)\n",
      "  Result: PASS\n",
      "  Carry chain: 11111\n",
      "\n",
      "4-bit Test: 15 + 1 (overflow)\n",
      "  A = 1111 (15), B = 0001 ( 1), Cin = 0\n",
      "  Sum = 0000 ( 0), Cout = 1\n",
      "  Expected: 10000 (16)\n",
      "  Result: PASS\n",
      "  Carry chain: 11110\n",
      "\n",
      "4-bit Test: 10 + 8 (overflow)\n",
      "  A = 1010 (10), B = 1000 ( 8), Cin = 0\n",
      "  Sum = 0010 ( 2), Cout = 1\n",
      "  Expected: 10010 (18)\n",
      "  Result: PASS\n",
      "  Carry chain: 10000\n",
      "\n",
      "=== EXHAUSTIVE 4-BIT TEST (selected cases) ===\n",
      "\n",
      "4-bit Test: Exhaustive:           0 +           0 +           0\n",
      "  A = 0000 ( 0), B = 0000 ( 0), Cin = 0\n",
      "  Sum = 0000 ( 0), Cout = 0\n",
      "  Expected: 00000 ( 0)\n",
      "  Result: PASS\n",
      "  Carry chain: 00000\n",
      "\n",
      "4-bit Test: Exhaustive:           0 +           0 +           1\n",
      "  A = 0000 ( 0), B = 0000 ( 0), Cin = 1\n",
      "  Sum = 0001 ( 1), Cout = 0\n",
      "  Expected: 00001 ( 1)\n",
      "  Result: PASS\n",
      "  Carry chain: 00001\n",
      "\n",
      "4-bit Test: Exhaustive:           0 +           7 +           0\n",
      "  A = 0000 ( 0), B = 0111 ( 7), Cin = 0\n",
      "  Sum = 0111 ( 7), Cout = 0\n",
      "  Expected: 00111 ( 7)\n",
      "  Result: PASS\n",
      "  Carry chain: 00000\n",
      "\n",
      "4-bit Test: Exhaustive:           0 +           7 +           1\n",
      "  A = 0000 ( 0), B = 0111 ( 7), Cin = 1\n",
      "  Sum = 1000 ( 8), Cout = 0\n",
      "  Expected: 01000 ( 8)\n",
      "  Result: PASS\n",
      "  Carry chain: 01111\n",
      "\n",
      "4-bit Test: Exhaustive:           0 +          14 +           0\n",
      "  A = 0000 ( 0), B = 1110 (14), Cin = 0\n",
      "  Sum = 1110 (14), Cout = 0\n",
      "  Expected: 01110 (14)\n",
      "  Result: PASS\n",
      "  Carry chain: 00000\n",
      "\n",
      "4-bit Test: Exhaustive:           0 +          14 +           1\n",
      "  A = 0000 ( 0), B = 1110 (14), Cin = 1\n",
      "  Sum = 1111 (15), Cout = 0\n",
      "  Expected: 01111 (15)\n",
      "  Result: PASS\n",
      "  Carry chain: 00001\n",
      "\n",
      "4-bit Test: Exhaustive:           5 +           0 +           0\n",
      "  A = 0101 ( 5), B = 0000 ( 0), Cin = 0\n",
      "  Sum = 0101 ( 5), Cout = 0\n",
      "  Expected: 00101 ( 5)\n",
      "  Result: PASS\n",
      "  Carry chain: 00000\n",
      "\n",
      "4-bit Test: Exhaustive:           5 +           0 +           1\n",
      "  A = 0101 ( 5), B = 0000 ( 0), Cin = 1\n",
      "  Sum = 0110 ( 6), Cout = 0\n",
      "  Expected: 00110 ( 6)\n",
      "  Result: PASS\n",
      "  Carry chain: 00011\n",
      "\n",
      "4-bit Test: Exhaustive:           5 +           7 +           0\n",
      "  A = 0101 ( 5), B = 0111 ( 7), Cin = 0\n",
      "  Sum = 1100 (12), Cout = 0\n",
      "  Expected: 01100 (12)\n",
      "  Result: PASS\n",
      "  Carry chain: 01110\n",
      "\n",
      "4-bit Test: Exhaustive:           5 +           7 +           1\n",
      "  A = 0101 ( 5), B = 0111 ( 7), Cin = 1\n",
      "  Sum = 1101 (13), Cout = 0\n",
      "  Expected: 01101 (13)\n",
      "  Result: PASS\n",
      "  Carry chain: 01111\n",
      "\n",
      "4-bit Test: Exhaustive:           5 +          14 +           0\n",
      "  A = 0101 ( 5), B = 1110 (14), Cin = 0\n",
      "  Sum = 0011 ( 3), Cout = 1\n",
      "  Expected: 10011 (19)\n",
      "  Result: PASS\n",
      "  Carry chain: 11000\n",
      "\n",
      "4-bit Test: Exhaustive:           5 +          14 +           1\n",
      "  A = 0101 ( 5), B = 1110 (14), Cin = 1\n",
      "  Sum = 0100 ( 4), Cout = 1\n",
      "  Expected: 10100 (20)\n",
      "  Result: PASS\n",
      "  Carry chain: 11111\n",
      "\n",
      "4-bit Test: Exhaustive:          10 +           0 +           0\n",
      "  A = 1010 (10), B = 0000 ( 0), Cin = 0\n",
      "  Sum = 1010 (10), Cout = 0\n",
      "  Expected: 01010 (10)\n",
      "  Result: PASS\n",
      "  Carry chain: 00000\n",
      "\n",
      "4-bit Test: Exhaustive:          10 +           0 +           1\n",
      "  A = 1010 (10), B = 0000 ( 0), Cin = 1\n",
      "  Sum = 1011 (11), Cout = 0\n",
      "  Expected: 01011 (11)\n",
      "  Result: PASS\n",
      "  Carry chain: 00001\n",
      "\n",
      "4-bit Test: Exhaustive:          10 +           7 +           0\n",
      "  A = 1010 (10), B = 0111 ( 7), Cin = 0\n",
      "  Sum = 0001 ( 1), Cout = 1\n",
      "  Expected: 10001 (17)\n",
      "  Result: PASS\n",
      "  Carry chain: 11100\n",
      "\n",
      "4-bit Test: Exhaustive:          10 +           7 +           1\n",
      "  A = 1010 (10), B = 0111 ( 7), Cin = 1\n",
      "  Sum = 0010 ( 2), Cout = 1\n",
      "  Expected: 10010 (18)\n",
      "  Result: PASS\n",
      "  Carry chain: 11111\n",
      "\n",
      "4-bit Test: Exhaustive:          10 +          14 +           0\n",
      "  A = 1010 (10), B = 1110 (14), Cin = 0\n",
      "  Sum = 1000 ( 8), Cout = 1\n",
      "  Expected: 11000 (24)\n",
      "  Result: PASS\n",
      "  Carry chain: 11100\n",
      "\n",
      "4-bit Test: Exhaustive:          10 +          14 +           1\n",
      "  A = 1010 (10), B = 1110 (14), Cin = 1\n",
      "  Sum = 1001 ( 9), Cout = 1\n",
      "  Expected: 11001 (25)\n",
      "  Result: PASS\n",
      "  Carry chain: 11101\n",
      "\n",
      "4-bit Test: Exhaustive:          15 +           0 +           0\n",
      "  A = 1111 (15), B = 0000 ( 0), Cin = 0\n",
      "  Sum = 1111 (15), Cout = 0\n",
      "  Expected: 01111 (15)\n",
      "  Result: PASS\n",
      "  Carry chain: 00000\n",
      "\n",
      "4-bit Test: Exhaustive:          15 +           0 +           1\n",
      "  A = 1111 (15), B = 0000 ( 0), Cin = 1\n",
      "  Sum = 0000 ( 0), Cout = 1\n",
      "  Expected: 10000 (16)\n",
      "  Result: PASS\n",
      "  Carry chain: 11111\n",
      "\n",
      "4-bit Test: Exhaustive:          15 +           7 +           0\n",
      "  A = 1111 (15), B = 0111 ( 7), Cin = 0\n",
      "  Sum = 0110 ( 6), Cout = 1\n",
      "  Expected: 10110 (22)\n",
      "  Result: PASS\n",
      "  Carry chain: 11110\n",
      "\n",
      "4-bit Test: Exhaustive:          15 +           7 +           1\n",
      "  A = 1111 (15), B = 0111 ( 7), Cin = 1\n",
      "  Sum = 0111 ( 7), Cout = 1\n",
      "  Expected: 10111 (23)\n",
      "  Result: PASS\n",
      "  Carry chain: 11111\n",
      "\n",
      "4-bit Test: Exhaustive:          15 +          14 +           0\n",
      "  A = 1111 (15), B = 1110 (14), Cin = 0\n",
      "  Sum = 1101 (13), Cout = 1\n",
      "  Expected: 11101 (29)\n",
      "  Result: PASS\n",
      "  Carry chain: 11100\n",
      "\n",
      "4-bit Test: Exhaustive:          15 +          14 +           1\n",
      "  A = 1111 (15), B = 1110 (14), Cin = 1\n",
      "  Sum = 1110 (14), Cout = 1\n",
      "  Expected: 11110 (30)\n",
      "  Result: PASS\n",
      "  Carry chain: 11111\n",
      "\n",
      "=== PROPAGATION DELAY TEST ===\n",
      "\n",
      "Testing carry propagation: 11111111 + 00000000 + 1\n",
      "This should cause carry to ripple through all stages\n",
      "Final result: Sum = 00000000, Cout = 1\n",
      "Carry chain: 111111111\n",
      "\n",
      "================================\n",
      "All tests completed!\n",
      "================================\n",
      "- ripple_carry_adder_testbench.sv:151: Verilog $finish\n",
      "- S i m u l a t i o n   R e p o r t: Verilator 5.036 2025-04-27\n",
      "- Verilator: $finish at 43ps; walltime 0.045 s; speed 14.077 ns/s\n",
      "- Verilator: cpu 0.003 s on 1 threads; alloced 25 MB\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_4_examples/example_7__ripple_carry_adder/obj_dir directory...\n",
      "Chapter_4_examples/example_7__ripple_carry_adder/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 24,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_4_examples/example_7__ripple_carry_adder/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ebb3da7d",
   "metadata": {},
   "source": [
    "## while Loop\n",
    "\n",
    "The `while` loop continues as long as the condition is true.\n",
    "\n",
    "```systemverilog\n",
    "while (condition) begin\n",
    "    // statements\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "44589748",
   "metadata": {},
   "source": [
    "### Example 8: Testbench with while Loop"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7713f2b7",
   "metadata": {},
   "source": [
    "#### Design under Test (DUT)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 25,
   "id": "48f39e01",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// counter_4bit.sv\n",
       "module counter_4bit (\n",
       "    input  logic       clk,\n",
       "    input  logic       rst_n,\n",
       "    input  logic       enable,\n",
       "    output logic [3:0] count\n",
       ");\n",
       "\n",
       "    always_ff @(posedge clk or negedge rst_n) begin\n",
       "        if (!rst_n) begin\n",
       "            count <= 4'b0000;\n",
       "            $display(\"Counter reset - count = %0d\", count);\n",
       "        end\n",
       "        else if (enable) begin\n",
       "            count <= count + 1;\n",
       "            $display(\"Counter enabled - count = %0d\", count + 1);\n",
       "        end\n",
       "        else begin\n",
       "            $display(\"Counter disabled - count = %0d\", count);\n",
       "        end\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_4_examples/example_8__counter_4bit/counter_4bit.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "946cd4fb",
   "metadata": {},
   "source": [
    "#### Design Unit Test (DUT) Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 26,
   "id": "ba21da02",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// counter_4bit_testbench.sv\n",
       "module counter_4bit_testbench;\n",
       "    logic clk, rst_n, enable;\n",
       "    logic [3:0] count;\n",
       "    integer test_cycles;\n",
       "    \n",
       "    // Instantiate the 4-bit counter design under test\n",
       "    counter_4bit dut_counter (\n",
       "        .clk(clk),\n",
       "        .rst_n(rst_n),\n",
       "        .enable(enable),\n",
       "        .count(count)\n",
       "    );\n",
       "    \n",
       "    // Clock generation - 10ns period (100MHz)\n",
       "    initial begin\n",
       "        clk = 0;\n",
       "        forever #5 clk = ~clk;\n",
       "    end\n",
       "    \n",
       "    // Main test sequence\n",
       "    initial begin\n",
       "        // Setup waveform dumping\n",
       "        $dumpfile(\"counter_4bit_testbench.vcd\");\n",
       "        $dumpvars(0, counter_4bit_testbench);\n",
       "        \n",
       "        // Initialize test signals\n",
       "        rst_n = 0;\n",
       "        enable = 0;\n",
       "        test_cycles = 0;\n",
       "        \n",
       "        $display(\"=== 4-bit Counter Testbench Started ===\");\n",
       "        $display(\"Time: %0t\", $time);\n",
       "        $display();\n",
       "        \n",
       "        // Apply reset for 10ns\n",
       "        #10 rst_n = 1;\n",
       "        $display(\"Reset deasserted at time %0t\", $time);\n",
       "        \n",
       "        // Enable counting after reset\n",
       "        #10 enable = 1;\n",
       "        $display(\"Counter enabled at time %0t\", $time);\n",
       "        $display();\n",
       "        \n",
       "        // Run test for 20 clock cycles\n",
       "        while (test_cycles < 20) begin\n",
       "            @(posedge clk);\n",
       "            $display(\"Cycle %2d: count = %2d (0x%h) at time %0t\", \n",
       "                     test_cycles, count, count, $time);\n",
       "            test_cycles++;\n",
       "            \n",
       "            // Test disable functionality at cycle 10\n",
       "            if (test_cycles == 10) begin\n",
       "                enable = 0;\n",
       "                $display(\">>> Counter disabled at cycle %0d <<<\", test_cycles);\n",
       "            end\n",
       "            \n",
       "            // Re-enable at cycle 15\n",
       "            if (test_cycles == 15) begin\n",
       "                enable = 1;\n",
       "                $display(\">>> Counter re-enabled at cycle %0d <<<\", test_cycles);\n",
       "            end\n",
       "        end\n",
       "        \n",
       "        $display();\n",
       "        $display(\"=== Testbench Completed Successfully ===\");\n",
       "        $display(\"Final count value: %0d\", count);\n",
       "        $display(\"Total simulation time: %0t\", $time);\n",
       "        $finish;\n",
       "    end\n",
       "    \n",
       "    // Overflow detection monitor\n",
       "    always @(posedge clk) begin\n",
       "        if (rst_n && enable && count == 4'b1111) begin\n",
       "            $display(\"*** OVERFLOW WARNING: Counter reached maximum value (15) ***\");\n",
       "        end\n",
       "    end\n",
       "    \n",
       "    // Value change monitor for debugging\n",
       "    always @(count) begin\n",
       "        if (rst_n) begin\n",
       "            $display(\"Count changed to: %0d\", count);\n",
       "        end\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_4_examples/example_8__counter_4bit/counter_4bit_testbench.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 27,
   "id": "cf73e77a",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      "make: Entering directory '/work/obj_dir'\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o\n",
      "/usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_vcd_c.o\n",
      "/usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\n",
      "python3 /usr/local/share/verilator/bin/verilator_includer\n",
      "-DVL_INCLUDE_OPT=include Vcounter_4bit_testbench.cpp\n",
      "Vcounter_4bit_testbench___024root__DepSet_h4b682653__0.cpp\n",
      "Vcounter_4bit_testbench___024root__DepSet_h31858420__0.cpp\n",
      "Vcounter_4bit_testbench__main.cpp Vcounter_4bit_testbench__Trace__0.cpp\n",
      "Vcounter_4bit_testbench___024root__Slow.cpp\n",
      "Vcounter_4bit_testbench___024root__DepSet_h31858420__0__Slow.cpp\n",
      "Vcounter_4bit_testbench__Syms.cpp Vcounter_4bit_testbench__Trace__0__Slow.cpp\n",
      "Vcounter_4bit_testbench__TraceDecls__0__Slow.cpp >\n",
      "Vcounter_4bit_testbench__ALL.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "Vcounter_4bit_testbench__ALL.o Vcounter_4bit_testbench__ALL.cpp\n",
      "echo \"\" > Vcounter_4bit_testbench__ALL.verilator_deplist.tmp\n",
      "g++    verilated.o verilated_vcd_c.o verilated_timing.o verilated_threads.o\n",
      "Vcounter_4bit_testbench__ALL.a    -pthread -lpthread -latomic   -o\n",
      "Vcounter_4bit_testbench\n",
      "rm Vcounter_4bit_testbench__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/work/obj_dir'\n",
      "- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036\n",
      "- Verilator: Built from 0.037 MB sources in 3 modules, into 0.046 MB in 10 C++\n",
      "files needing 0.000 MB\n",
      "- Verilator: Walltime 28.909 s (elab=0.001, cvt=0.062, bld=28.591); cpu 0.040 s\n",
      "on 1 threads; alloced 20.184 MB\n",
      "=== 4-bit Counter Testbench Started ===\n",
      "Time: 0\n",
      "\n",
      "Counter reset - count = 0\n",
      "Reset deasserted at time 10\n",
      "Counter disabled - count = 0\n",
      "Counter enabled at time 20\n",
      "\n",
      "Cycle  0: count =  0 (0x0) at time 25\n",
      "Counter enabled - count = 1\n",
      "Count changed to: 1\n",
      "Cycle  1: count =  1 (0x1) at time 35\n",
      "Counter enabled - count = 2\n",
      "Count changed to: 2\n",
      "Cycle  2: count =  2 (0x2) at time 45\n",
      "Counter enabled - count = 3\n",
      "Count changed to: 3\n",
      "Cycle  3: count =  3 (0x3) at time 55\n",
      "Counter enabled - count = 4\n",
      "Count changed to: 4\n",
      "Cycle  4: count =  4 (0x4) at time 65\n",
      "Counter enabled - count = 5\n",
      "Count changed to: 5\n",
      "Cycle  5: count =  5 (0x5) at time 75\n",
      "Counter enabled - count = 6\n",
      "Count changed to: 6\n",
      "Cycle  6: count =  6 (0x6) at time 85\n",
      "Counter enabled - count = 7\n",
      "Count changed to: 7\n",
      "Cycle  7: count =  7 (0x7) at time 95\n",
      "Counter enabled - count = 8\n",
      "Count changed to: 8\n",
      "Cycle  8: count =  8 (0x8) at time 105\n",
      "Counter enabled - count = 9\n",
      "Count changed to: 9\n",
      "Cycle  9: count =  9 (0x9) at time 115\n",
      ">>> Counter disabled at cycle 10 <<<\n",
      "Counter disabled - count = 9\n",
      "Cycle 10: count =  9 (0x9) at time 125\n",
      "Counter disabled - count = 9\n",
      "Cycle 11: count =  9 (0x9) at time 135\n",
      "Counter disabled - count = 9\n",
      "Cycle 12: count =  9 (0x9) at time 145\n",
      "Counter disabled - count = 9\n",
      "Cycle 13: count =  9 (0x9) at time 155\n",
      "Counter disabled - count = 9\n",
      "Cycle 14: count =  9 (0x9) at time 165\n",
      ">>> Counter re-enabled at cycle 15 <<<\n",
      "Counter enabled - count = 10\n",
      "Count changed to: 10\n",
      "Cycle 15: count = 10 (0xa) at time 175\n",
      "Counter enabled - count = 11\n",
      "Count changed to: 11\n",
      "Cycle 16: count = 11 (0xb) at time 185\n",
      "Counter enabled - count = 12\n",
      "Count changed to: 12\n",
      "Cycle 17: count = 12 (0xc) at time 195\n",
      "Counter enabled - count = 13\n",
      "Count changed to: 13\n",
      "Cycle 18: count = 13 (0xd) at time 205\n",
      "Counter enabled - count = 14\n",
      "Count changed to: 14\n",
      "Cycle 19: count = 14 (0xe) at time 215\n",
      "\n",
      "=== Testbench Completed Successfully ===\n",
      "Final count value: 14\n",
      "Total simulation time: 215\n",
      "- counter_4bit_testbench.sv:69: Verilog $finish\n",
      "Counter enabled - count = 15\n",
      "Count changed to: 15\n",
      "- S i m u l a t i o n   R e p o r t: Verilator 5.036 2025-04-27\n",
      "- Verilator: $finish at 220ps; walltime 0.004 s; speed 120.826 ns/s\n",
      "- Verilator: cpu 0.002 s on 1 threads; alloced 25 MB\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_4_examples/example_8__counter_4bit/obj_dir directory...\n",
      "Chapter_4_examples/example_8__counter_4bit/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 27,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_4_examples/example_8__counter_4bit/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "830e5854",
   "metadata": {},
   "source": [
    "## do-while Loop\n",
    "\n",
    "The `do-while` loop executes at least once before checking the condition.\n",
    "\n",
    "```systemverilog\n",
    "do begin\n",
    "    // statements\n",
    "end while (condition);\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6ee409d4",
   "metadata": {},
   "source": [
    "### Example 9: Random Test Generation"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7b1e7d3f",
   "metadata": {},
   "source": [
    "#### Design under Test (DUT)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 28,
   "id": "6950695c",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// unique_random_generator.sv\n",
       "module unique_random_generator ();               // Design under test\n",
       "  \n",
       "  // Test class that generates unique consecutive random values\n",
       "  class random_test;\n",
       "    rand bit [7:0] data;\n",
       "    bit [7:0] prev_value;\n",
       "    \n",
       "    // Function to generate values different from previous one\n",
       "    function void generate_unique_values();\n",
       "      int success;\n",
       "      do begin\n",
       "        success = randomize();\n",
       "        if (success == 0) begin\n",
       "          $error(\"Randomization failed!\");\n",
       "          break;\n",
       "        end\n",
       "      end while (data == prev_value);\n",
       "      prev_value = data;\n",
       "    endfunction\n",
       "  endclass\n",
       "\n",
       "  // Design logic with random test functionality\n",
       "  initial begin\n",
       "    random_test rnd_gen;\n",
       "    bit [7:0] value_history[5];\n",
       "    \n",
       "    $display();                               // Display empty line\n",
       "    $display(\"Hello from design!\");          // Display message\n",
       "    $display(\"=== Unique Random Value Generation ===\");\n",
       "    \n",
       "    // Create instance of random test class\n",
       "    rnd_gen = new();\n",
       "    \n",
       "    // Generate and display 5 unique consecutive values\n",
       "    for (int i = 0; i < 5; i++) begin\n",
       "      rnd_gen.generate_unique_values();\n",
       "      value_history[i] = rnd_gen.data;\n",
       "      \n",
       "      $display(\"Generation %0d: Value=0x%02h, Previous=0x%02h\", \n",
       "               i+1, \n",
       "               rnd_gen.data, \n",
       "               rnd_gen.prev_value);\n",
       "    end\n",
       "    \n",
       "    $display(\"Design random generation completed!\");\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_4_examples/example_9__unique_random_generator/unique_random_generator.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "fcf3272f",
   "metadata": {},
   "source": [
    "#### Design Unit Test (DUT) Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 29,
   "id": "a4b1ec3b",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// unique_random_generator_testbench.sv\n",
       "module unique_random_generator_testbench;  // Testbench module\n",
       "  unique_random_generator UNIQUE_RANDOM_GENERATOR();  // Instantiate design under test\n",
       "\n",
       "  // Additional testbench-specific random testing\n",
       "  class random_test;\n",
       "    rand bit [7:0] data;\n",
       "    bit [7:0] prev_value;\n",
       "    \n",
       "    function void generate_unique_values();\n",
       "      int success;\n",
       "      do begin\n",
       "        success = randomize();\n",
       "        if (success == 0) begin\n",
       "          $error(\"Randomization failed!\");\n",
       "          break;\n",
       "        end\n",
       "      end while (data == prev_value);\n",
       "      prev_value = data;\n",
       "    endfunction\n",
       "  endclass\n",
       "\n",
       "  initial begin\n",
       "    random_test tb_rnd_gen;\n",
       "    \n",
       "    // Dump waves\n",
       "    $dumpfile(\"unique_random_generator_testbench.vcd\");       // Specify the VCD file\n",
       "    $dumpvars(0, unique_random_generator_testbench);          // Dump all variables in the test module\n",
       "    #1;                                       // Wait for a time unit\n",
       "    $display(\"Hello from testbench!\");        // Display message\n",
       "    $display();                               // Display empty line\n",
       "    \n",
       "    // Testbench-specific random value testing\n",
       "    $display(\"=== Testbench Random Value Verification ===\");\n",
       "    tb_rnd_gen = new();\n",
       "    \n",
       "    // Test multiple generations to verify uniqueness\n",
       "    for (int i = 0; i < 8; i++) begin\n",
       "      tb_rnd_gen.generate_unique_values();\n",
       "      $display(\"TB Test %0d: Generated=0x%02h, Previous=0x%02h, Unique=%s\", \n",
       "               i+1,\n",
       "               tb_rnd_gen.data,\n",
       "               tb_rnd_gen.prev_value,\n",
       "               (i == 0) ? \"N/A\" : \"YES\");\n",
       "      #5; // Small delay between generations\n",
       "    end\n",
       "    \n",
       "    $display(\"Testbench verification completed!\");\n",
       "    #10;\n",
       "    $finish;\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_4_examples/example_9__unique_random_generator/unique_random_generator_testbench.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 30,
   "id": "a3f0fa19",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      "make: Entering directory '/work/obj_dir'\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o\n",
      "/usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_vcd_c.o\n",
      "/usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_random.o /usr/local/share/verilator/include/verilated_random.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\n",
      "python3 /usr/local/share/verilator/bin/verilator_includer\n",
      "-DVL_INCLUDE_OPT=include Vunique_random_generator_testbench.cpp\n",
      "Vunique_random_generator_testbench___024root__DepSet_h24afc6e9__0.cpp\n",
      "Vunique_random_generator_testbench___024root__DepSet_h37f7ed60__0.cpp Vunique_ra\n",
      "ndom_generator_testbench_unique_random_generator_testbench__DepSet_h3071b38c__0.\n",
      "cpp Vunique_random_generator_testbench_unique_random_generator__DepSet_h5d2c02ad\n",
      "__0.cpp Vunique_random_generator_testbench_unique_random_generator_testbench__03\n",
      "a__03arandom_test__Vclpkg__DepSet_h5714edf3__0.cpp Vunique_random_generator_test\n",
      "bench_unique_random_generator_testbench__03a__03arandom_test__Vclpkg__DepSet_hc6\n",
      "ad1656__0.cpp Vunique_random_generator_testbench_unique_random_generator__03a__0\n",
      "3arandom_test__Vclpkg__DepSet_h2c6d4b9e__0.cpp Vunique_random_generator_testbenc\n",
      "h_unique_random_generator__03a__03arandom_test__Vclpkg__DepSet_h2fb57069__0.cpp\n",
      "Vunique_random_generator_testbench__main.cpp\n",
      "Vunique_random_generator_testbench__Trace__0.cpp\n",
      "Vunique_random_generator_testbench__ConstPool_0.cpp\n",
      "Vunique_random_generator_testbench___024root__Slow.cpp\n",
      "Vunique_random_generator_testbench___024root__DepSet_h37f7ed60__0__Slow.cpp\n",
      "Vunique_random_generator_testbench_unique_random_generator_testbench__Slow.cpp V\n",
      "unique_random_generator_testbench_unique_random_generator_testbench__DepSet_h9de\n",
      "7cee5__0__Slow.cpp\n",
      "Vunique_random_generator_testbench_unique_random_generator__Slow.cpp Vunique_ran\n",
      "dom_generator_testbench_unique_random_generator__DepSet_hdedba78d__0__Slow.cpp V\n",
      "unique_random_generator_testbench_unique_random_generator_testbench__03a__03aran\n",
      "dom_test__Vclpkg__Slow.cpp Vunique_random_generator_testbench_unique_random_gene\n",
      "rator_testbench__03a__03arandom_test__Vclpkg__DepSet_hc6ad1656__0__Slow.cpp Vuni\n",
      "que_random_generator_testbench_unique_random_generator__03a__03arandom_test__Vcl\n",
      "pkg__Slow.cpp Vunique_random_generator_testbench_unique_random_generator__03a__0\n",
      "3arandom_test__Vclpkg__DepSet_h2fb57069__0__Slow.cpp\n",
      "Vunique_random_generator_testbench__Syms.cpp\n",
      "Vunique_random_generator_testbench__Trace__0__Slow.cpp\n",
      "Vunique_random_generator_testbench__TraceDecls__0__Slow.cpp >\n",
      "Vunique_random_generator_testbench__ALL.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "Vunique_random_generator_testbench__ALL.o\n",
      "Vunique_random_generator_testbench__ALL.cpp\n",
      "echo \"\" > Vunique_random_generator_testbench__ALL.verilator_deplist.tmp\n",
      "g++    verilated.o verilated_vcd_c.o verilated_timing.o verilated_random.o\n",
      "verilated_threads.o Vunique_random_generator_testbench__ALL.a    -pthread\n",
      "-lpthread -latomic   -o Vunique_random_generator_testbench\n",
      "rm Vunique_random_generator_testbench__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/work/obj_dir'\n",
      "- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036\n",
      "- Verilator: Built from 0.038 MB sources in 5 modules, into 0.085 MB in 25 C++\n",
      "files needing 0.000 MB\n",
      "- Verilator: Walltime 43.685 s (elab=0.001, cvt=0.064, bld=43.330); cpu 0.044 s\n",
      "on 1 threads; alloced 20.180 MB\n",
      "\n",
      "Hello from design!\n",
      "=== Unique Random Value Generation ===\n",
      "Generation 1: Value=0xc4, Previous=0xc4\n",
      "Generation 2: Value=0x9c, Previous=0x9c\n",
      "Generation 3: Value=0x02, Previous=0x02\n",
      "Generation 4: Value=0xe4, Previous=0xe4\n",
      "Generation 5: Value=0x78, Previous=0x78\n",
      "Design random generation completed!\n",
      "Hello from testbench!\n",
      "\n",
      "=== Testbench Random Value Verification ===\n",
      "TB Test 1: Generated=0x9c, Previous=0x9c, Unique=N/A\n",
      "TB Test 2: Generated=0x02, Previous=0x02, Unique=YES\n",
      "TB Test 3: Generated=0xe4, Previous=0xe4, Unique=YES\n",
      "TB Test 4: Generated=0x78, Previous=0x78, Unique=YES\n",
      "TB Test 5: Generated=0xbc, Previous=0xbc, Unique=YES\n",
      "TB Test 6: Generated=0xb6, Previous=0xb6, Unique=YES\n",
      "TB Test 7: Generated=0xe4, Previous=0xe4, Unique=YES\n",
      "TB Test 8: Generated=0xb7, Previous=0xb7, Unique=YES\n",
      "Testbench verification completed!\n",
      "- unique_random_generator_testbench.sv:50: Verilog $finish\n",
      "- S i m u l a t i o n   R e p o r t: Verilator 5.036 2025-04-27\n",
      "- Verilator: $finish at 51ps; walltime 0.010 s; speed 22.725 ns/s\n",
      "- Verilator: cpu 0.002 s on 1 threads; alloced 25 MB\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_4_examples/example_9__unique_random_generator/obj_dir directory...\n",
      "Chapter_4_examples/example_9__unique_random_generator/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 30,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_4_examples/example_9__unique_random_generator/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "164f1278",
   "metadata": {},
   "source": [
    "## foreach Loops\n",
    "\n",
    "The `foreach` loop iterates over arrays, providing a clean syntax for array operations.\n",
    "\n",
    "```systemverilog\n",
    "foreach (array_name[i]) begin\n",
    "    // statements using array_name[i]\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "02f73453",
   "metadata": {},
   "source": [
    "### Example 10: Array Processing"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "868c5af6",
   "metadata": {},
   "source": [
    "#### Design under Test (DUT)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 31,
   "id": "c478beb0",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// array_processor.sv\n",
       "module array_processor ();                    // Design under test\n",
       "  \n",
       "  // Array processing class with various operations\n",
       "  class array_operations;\n",
       "    logic [7:0] data_array[16];\n",
       "    logic [7:0] sum;\n",
       "    logic [7:0] avg;\n",
       "    logic [7:0] min_val;\n",
       "    logic [7:0] max_val;\n",
       "    integer array_size;\n",
       "    \n",
       "    function new();\n",
       "      array_size = 16;\n",
       "      initialize_array();\n",
       "    endfunction\n",
       "    \n",
       "    // Function to initialize array with pattern\n",
       "    function void initialize_array();\n",
       "      foreach (data_array[i]) begin\n",
       "        data_array[i] = 8'(i * 2 + 1);  // Odd numbers: 1, 3, 5, 7, ...\n",
       "      end\n",
       "    endfunction\n",
       "    \n",
       "    // Function to calculate sum of array elements\n",
       "    function void calculate_sum();\n",
       "      sum = 0;\n",
       "      foreach (data_array[i]) begin\n",
       "        sum += data_array[i];\n",
       "      end\n",
       "    endfunction\n",
       "    \n",
       "    // Function to calculate average\n",
       "    function void calculate_average();\n",
       "      calculate_sum();\n",
       "      avg = 8'(sum / array_size);\n",
       "    endfunction\n",
       "    \n",
       "    // Function to find minimum and maximum values\n",
       "    function void find_min_max();\n",
       "      min_val = data_array[0];\n",
       "      max_val = data_array[0];\n",
       "      \n",
       "      foreach (data_array[i]) begin\n",
       "        if (data_array[i] < min_val) min_val = data_array[i];\n",
       "        if (data_array[i] > max_val) max_val = data_array[i];\n",
       "      end\n",
       "    endfunction\n",
       "    \n",
       "    // Function to display array contents\n",
       "    function void display_array();\n",
       "      $display(\"Array contents:\");\n",
       "      foreach (data_array[i]) begin\n",
       "        $display(\"  data_array[%0d] = %0d (0x%02h)\", i, data_array[i], data_array[i]);\n",
       "      end\n",
       "    endfunction\n",
       "    \n",
       "    // Function to display statistics\n",
       "    function void display_statistics();\n",
       "      $display(\"Array Statistics:\");\n",
       "      $display(\"  Size: %0d elements\", array_size);\n",
       "      $display(\"  Sum:  %0d\", sum);\n",
       "      $display(\"  Avg:  %0d\", avg);\n",
       "      $display(\"  Min:  %0d\", min_val);\n",
       "      $display(\"  Max:  %0d\", max_val);\n",
       "    endfunction\n",
       "  endclass\n",
       "\n",
       "  // Design logic with array processing functionality\n",
       "  initial begin\n",
       "    array_operations arr_proc;\n",
       "    \n",
       "    $display();                               // Display empty line\n",
       "    $display(\"Hello from design!\");          // Display message\n",
       "    $display(\"=== Array Processing Operations ===\");\n",
       "    \n",
       "    // Create instance of array operations class\n",
       "    arr_proc = new();\n",
       "    \n",
       "    // Display initial array\n",
       "    arr_proc.display_array();\n",
       "    $display();\n",
       "    \n",
       "    // Perform array operations\n",
       "    arr_proc.calculate_sum();\n",
       "    arr_proc.calculate_average();\n",
       "    arr_proc.find_min_max();\n",
       "    \n",
       "    // Display results\n",
       "    arr_proc.display_statistics();\n",
       "    \n",
       "    $display(\"Design array processing completed!\");\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_4_examples/example_10__array_processor/array_processor.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e9bfbc62",
   "metadata": {},
   "source": [
    "#### Design Unit Test (DUT) Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 32,
   "id": "ee81c2cf",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// array_processor_testbench.sv\n",
       "module array_processor_testbench;             // Testbench module\n",
       "  array_processor ARRAY_PROCESSOR();          // Instantiate design under test\n",
       "\n",
       "  // Extended testbench class for additional array testing\n",
       "  class array_test;\n",
       "    logic [7:0] test_array[16];\n",
       "    logic [7:0] expected_sum;\n",
       "    logic [7:0] actual_sum;\n",
       "    integer test_size;\n",
       "    \n",
       "    function new();\n",
       "      test_size = 16;\n",
       "    endfunction\n",
       "    \n",
       "    // Function to initialize test array with different pattern\n",
       "    function void initialize_test_array();\n",
       "      foreach (test_array[i]) begin\n",
       "        test_array[i] = 8'((i % 2 == 0) ? i * 3 : i + 10);  // Mixed pattern\n",
       "      end\n",
       "    endfunction\n",
       "    \n",
       "    // Function to calculate expected sum\n",
       "    function void calculate_expected_sum();\n",
       "      expected_sum = 0;\n",
       "      foreach (test_array[i]) begin\n",
       "        expected_sum += test_array[i];\n",
       "      end\n",
       "    endfunction\n",
       "    \n",
       "    // Function to verify array operations\n",
       "    function bit verify_sum();\n",
       "      actual_sum = 0;\n",
       "      foreach (test_array[i]) begin\n",
       "        actual_sum += test_array[i];\n",
       "      end\n",
       "      return (actual_sum == expected_sum);\n",
       "    endfunction\n",
       "    \n",
       "    // Function to display test array\n",
       "    function void display_test_array();\n",
       "      $display(\"Test Array Pattern:\");\n",
       "      foreach (test_array[i]) begin\n",
       "        $display(\"  test_array[%0d] = %0d\", i, test_array[i]);\n",
       "      end\n",
       "    endfunction\n",
       "    \n",
       "    // Function to run verification\n",
       "    function void run_verification();\n",
       "      bit sum_check;\n",
       "      \n",
       "      initialize_test_array();\n",
       "      calculate_expected_sum();\n",
       "      sum_check = verify_sum();\n",
       "      \n",
       "      $display(\"=== Verification Results ===\");\n",
       "      $display(\"Expected Sum: %0d\", expected_sum);\n",
       "      $display(\"Actual Sum:   %0d\", actual_sum);\n",
       "      $display(\"Sum Check:    %s\", sum_check ? \"PASS\" : \"FAIL\");\n",
       "      \n",
       "      if (sum_check) begin\n",
       "        $display(\"Array sum verification PASSED\");\n",
       "      end else begin\n",
       "        $display(\"Array sum verification FAILED\");\n",
       "      end\n",
       "    endfunction\n",
       "  endclass\n",
       "\n",
       "  initial begin\n",
       "    array_test tb_arr_test;\n",
       "    \n",
       "    // Dump waves\n",
       "    $dumpfile(\"array_processor_testbench.vcd\");    // Specify the VCD file\n",
       "    $dumpvars(0, array_processor_testbench);       // Dump all variables in the test module\n",
       "    #10;                                            // Wait for 10 time units\n",
       "    $display(\"Hello from testbench!\");             // Display message\n",
       "    $display();                                    // Display empty line\n",
       "    \n",
       "    // Testbench-specific array testing\n",
       "    $display(\"=== Testbench Array Verification ===\");\n",
       "    tb_arr_test = new();\n",
       "\n",
       "    // Display test array\n",
       "    tb_arr_test.display_test_array();\n",
       "    $display();\n",
       "    \n",
       "    // Run verification tests\n",
       "    tb_arr_test.run_verification();\n",
       "    \n",
       "    $display();\n",
       "    $display(\"=== Additional Array Tests ===\");\n",
       "    \n",
       "    // Test with different array sizes conceptually\n",
       "    for (int test_case = 1; test_case <= 3; test_case++) begin\n",
       "      $display(\"Test Case %0d: Running array operations...\", test_case);\n",
       "      \n",
       "      // Simulate different processing scenarios\n",
       "      case (test_case)\n",
       "        1: $display(\"  Processing sequential data pattern\");\n",
       "        2: $display(\"  Processing alternating data pattern\");  \n",
       "        3: $display(\"  Processing random-like data pattern\");\n",
       "      endcase\n",
       "      \n",
       "      #5; // Small delay between test cases\n",
       "    end\n",
       "    \n",
       "    $display(\"Testbench verification completed!\");\n",
       "    #10;\n",
       "    $display();\n",
       "    $finish;\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_4_examples/example_10__array_processor/array_processor_testbench.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 33,
   "id": "2a89ec07",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      "make: Entering directory '/work/obj_dir'\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o\n",
      "/usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_vcd_c.o\n",
      "/usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\n",
      "python3 /usr/local/share/verilator/bin/verilator_includer\n",
      "-DVL_INCLUDE_OPT=include Varray_processor_testbench.cpp\n",
      "Varray_processor_testbench___024root__DepSet_h8ea790b1__0.cpp\n",
      "Varray_processor_testbench___024root__DepSet_h2503bdac__0.cpp\n",
      "Varray_processor_testbench_array_processor_testbench__DepSet_h9886bc17__0.cpp\n",
      "Varray_processor_testbench_array_processor__DepSet_h1cccd2a8__0.cpp Varray_proce\n",
      "ssor_testbench_array_processor_testbench__03a__03aarray_test__Vclpkg__DepSet_h9b\n",
      "0b53e4__0.cpp Varray_processor_testbench_array_processor_testbench__03a__03aarra\n",
      "y_test__Vclpkg__DepSet_h19977e81__0.cpp Varray_processor_testbench_array_process\n",
      "or__03a__03aarray_operations__Vclpkg__DepSet_h1d41000a__0.cpp Varray_processor_t\n",
      "estbench_array_processor__03a__03aarray_operations__Vclpkg__DepSet_h93e12e27__0.\n",
      "cpp Varray_processor_testbench__main.cpp\n",
      "Varray_processor_testbench__Trace__0.cpp\n",
      "Varray_processor_testbench__ConstPool_0.cpp\n",
      "Varray_processor_testbench___024root__Slow.cpp\n",
      "Varray_processor_testbench___024root__DepSet_h2503bdac__0__Slow.cpp\n",
      "Varray_processor_testbench_array_processor_testbench__Slow.cpp Varray_processor_\n",
      "testbench_array_processor_testbench__DepSet_h020e4f1a__0__Slow.cpp\n",
      "Varray_processor_testbench_array_processor__Slow.cpp\n",
      "Varray_processor_testbench_array_processor__DepSet_hc3253104__0__Slow.cpp Varray\n",
      "_processor_testbench_array_processor_testbench__03a__03aarray_test__Vclpkg__Slow\n",
      ".cpp Varray_processor_testbench_array_processor_testbench__03a__03aarray_test__V\n",
      "clpkg__DepSet_h19977e81__0__Slow.cpp Varray_processor_testbench_array_processor_\n",
      "_03a__03aarray_operations__Vclpkg__Slow.cpp Varray_processor_testbench_array_pro\n",
      "cessor__03a__03aarray_operations__Vclpkg__DepSet_h93e12e27__0__Slow.cpp\n",
      "Varray_processor_testbench__Syms.cpp\n",
      "Varray_processor_testbench__Trace__0__Slow.cpp\n",
      "Varray_processor_testbench__TraceDecls__0__Slow.cpp >\n",
      "Varray_processor_testbench__ALL.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "Varray_processor_testbench__ALL.o Varray_processor_testbench__ALL.cpp\n",
      "echo \"\" > Varray_processor_testbench__ALL.verilator_deplist.tmp\n",
      "g++    verilated.o verilated_vcd_c.o verilated_timing.o verilated_threads.o\n",
      "Varray_processor_testbench__ALL.a    -pthread -lpthread -latomic   -o\n",
      "Varray_processor_testbench\n",
      "rm Varray_processor_testbench__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/work/obj_dir'\n",
      "- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036\n",
      "- Verilator: Built from 0.041 MB sources in 5 modules, into 0.087 MB in 25 C++\n",
      "files needing 0.000 MB\n",
      "- Verilator: Walltime 31.008 s (elab=0.002, cvt=0.162, bld=30.389); cpu 0.077 s\n",
      "on 1 threads; alloced 21.180 MB\n",
      "\n",
      "Hello from design!\n",
      "=== Array Processing Operations ===\n",
      "Array contents:\n",
      "  data_array[0] = 1 (0x01)\n",
      "  data_array[1] = 3 (0x03)\n",
      "  data_array[2] = 5 (0x05)\n",
      "  data_array[3] = 7 (0x07)\n",
      "  data_array[4] = 9 (0x09)\n",
      "  data_array[5] = 11 (0x0b)\n",
      "  data_array[6] = 13 (0x0d)\n",
      "  data_array[7] = 15 (0x0f)\n",
      "  data_array[8] = 17 (0x11)\n",
      "  data_array[9] = 19 (0x13)\n",
      "  data_array[10] = 21 (0x15)\n",
      "  data_array[11] = 23 (0x17)\n",
      "  data_array[12] = 25 (0x19)\n",
      "  data_array[13] = 27 (0x1b)\n",
      "  data_array[14] = 29 (0x1d)\n",
      "  data_array[15] = 31 (0x1f)\n",
      "\n",
      "Array Statistics:\n",
      "  Size: 16 elements\n",
      "  Sum:  0\n",
      "  Avg:  0\n",
      "  Min:  1\n",
      "  Max:  31\n",
      "Design array processing completed!\n",
      "Hello from testbench!\n",
      "\n",
      "=== Testbench Array Verification ===\n",
      "Test Array Pattern:\n",
      "  test_array[0] = 0\n",
      "  test_array[1] = 0\n",
      "  test_array[2] = 0\n",
      "  test_array[3] = 0\n",
      "  test_array[4] = 0\n",
      "  test_array[5] = 0\n",
      "  test_array[6] = 0\n",
      "  test_array[7] = 0\n",
      "  test_array[8] = 0\n",
      "  test_array[9] = 0\n",
      "  test_array[10] = 0\n",
      "  test_array[11] = 0\n",
      "  test_array[12] = 0\n",
      "  test_array[13] = 0\n",
      "  test_array[14] = 0\n",
      "  test_array[15] = 0\n",
      "\n",
      "=== Verification Results ===\n",
      "Expected Sum: 56\n",
      "Actual Sum:   56\n",
      "Sum Check:    PASS\n",
      "Array sum verification PASSED\n",
      "\n",
      "=== Additional Array Tests ===\n",
      "Test Case 1: Running array operations...\n",
      "  Processing sequential data pattern\n",
      "Test Case 2: Running array operations...\n",
      "  Processing alternating data pattern\n",
      "Test Case 3: Running array operations...\n",
      "  Processing random-like data pattern\n",
      "Testbench verification completed!\n",
      "\n",
      "- array_processor_testbench.sv:110: Verilog $finish\n",
      "- S i m u l a t i o n   R e p o r t: Verilator 5.036 2025-04-27\n",
      "- Verilator: $finish at 35ps; walltime 0.003 s; speed 28.781 ns/s\n",
      "- Verilator: cpu 0.001 s on 1 threads; alloced 25 MB\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_4_examples/example_10__array_processor/obj_dir directory...\n",
      "Chapter_4_examples/example_10__array_processor/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 33,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_4_examples/example_10__array_processor/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f0831c59",
   "metadata": {},
   "source": [
    "### Example 11: Multi-dimensional Array"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b1699c75",
   "metadata": {},
   "source": [
    "#### Design under Test (DUT)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 34,
   "id": "f45adfb1",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// matrix_processor.sv\n",
       "module matrix_processor ();               // Matrix operations design under test\n",
       "    logic [7:0] matrix[4][4];\n",
       "    logic [7:0] row_sum[4];\n",
       "    \n",
       "    initial begin\n",
       "        $display(\"Matrix Processor: Starting operations...\");\n",
       "        \n",
       "        // Initialize matrix\n",
       "        foreach (matrix[i]) begin\n",
       "            foreach (matrix[i][j]) begin\n",
       "                matrix[i][j] = i + j;\n",
       "            end\n",
       "        end\n",
       "        \n",
       "        // Calculate row sums\n",
       "        foreach (row_sum[i]) begin\n",
       "            row_sum[i] = 0;\n",
       "            foreach (matrix[i][j]) begin\n",
       "                row_sum[i] += matrix[i][j];\n",
       "            end\n",
       "        end\n",
       "        \n",
       "        // Display results\n",
       "        $display(\"Matrix values and row sums:\");\n",
       "        foreach (row_sum[i]) begin\n",
       "            $display(\"Row %0d sum = %0d\", i, row_sum[i]);\n",
       "        end\n",
       "        \n",
       "        $display(\"Matrix Processor: Operations completed.\");\n",
       "    end\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_4_examples/example_11__matrix_processor/matrix_processor.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0efa9802",
   "metadata": {},
   "source": [
    "#### Design Unit Test (DUT) Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 35,
   "id": "dee8d1e4",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// matrix_processor_testbench.sv\n",
       "module matrix_processor_testbench;  // Testbench module\n",
       "  matrix_processor MATRIX_DUT();    // Instantiate matrix processor design under test\n",
       "\n",
       "  initial begin\n",
       "    // Dump waves\n",
       "    $dumpfile(\"matrix_processor_testbench.vcd\");    // Specify the VCD file\n",
       "    $dumpvars(0, matrix_processor_testbench);       // Dump all variables in the test module\n",
       "    #1;                                             // Wait for a time unit\n",
       "    $display(\"Testbench: Starting matrix processor validation...\");\n",
       "    $display();                                     // Display empty line\n",
       "    \n",
       "    // Wait for design to complete\n",
       "    #10;\n",
       "    \n",
       "    $display();                                     // Display empty line\n",
       "    $display(\"Testbench: Matrix processor validation completed!\");\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_4_examples/example_11__matrix_processor/matrix_processor_testbench.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 41,
   "id": "cd90d21f",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      "make: Entering directory '/work/obj_dir'\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o\n",
      "/usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_vcd_c.o\n",
      "/usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\n",
      "python3 /usr/local/share/verilator/bin/verilator_includer\n",
      "-DVL_INCLUDE_OPT=include Vmatrix_processor_testbench.cpp\n",
      "Vmatrix_processor_testbench___024root__DepSet_hbb035515__0.cpp\n",
      "Vmatrix_processor_testbench___024root__DepSet_h76351eb7__0.cpp\n",
      "Vmatrix_processor_testbench__main.cpp Vmatrix_processor_testbench__Trace__0.cpp\n",
      "Vmatrix_processor_testbench__ConstPool_0.cpp\n",
      "Vmatrix_processor_testbench___024root__Slow.cpp\n",
      "Vmatrix_processor_testbench___024root__DepSet_h76351eb7__0__Slow.cpp\n",
      "Vmatrix_processor_testbench__Syms.cpp\n",
      "Vmatrix_processor_testbench__Trace__0__Slow.cpp\n",
      "Vmatrix_processor_testbench__TraceDecls__0__Slow.cpp >\n",
      "Vmatrix_processor_testbench__ALL.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "Vmatrix_processor_testbench__ALL.o Vmatrix_processor_testbench__ALL.cpp\n",
      "echo \"\" > Vmatrix_processor_testbench__ALL.verilator_deplist.tmp\n",
      "g++    verilated.o verilated_vcd_c.o verilated_timing.o verilated_threads.o\n",
      "Vmatrix_processor_testbench__ALL.a    -pthread -lpthread -latomic   -o\n",
      "Vmatrix_processor_testbench\n",
      "rm Vmatrix_processor_testbench__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/work/obj_dir'\n",
      "- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036\n",
      "- Verilator: Built from 0.036 MB sources in 3 modules, into 0.050 MB in 11 C++\n",
      "files needing 0.000 MB\n",
      "- Verilator: Walltime 25.367 s (elab=0.001, cvt=0.046, bld=25.131); cpu 0.027 s\n",
      "on 1 threads; alloced 20.180 MB\n",
      "\n",
      "Matrix Processor: Starting operations...\n",
      "Matrix values and row sums:\n",
      "Row 0 sum = 6\n",
      "Row 1 sum = 10\n",
      "Row 2 sum = 14\n",
      "Row 3 sum = 18\n",
      "Matrix Processor: Operations completed.\n",
      "Testbench: Starting matrix processor validation...\n",
      "\n",
      "Testbench: Matrix processor validation completed!\n",
      "- S i m u l a t i o n   R e p o r t: Verilator 5.036 2025-04-27\n",
      "- Verilator: end at 11ps; walltime 0.003 s; speed 6.777 ns/s\n",
      "- Verilator: cpu 0.002 s on 1 threads; alloced 25 MB\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_4_examples/example_11__matrix_processor/obj_dir directory...\n",
      "Chapter_4_examples/example_11__matrix_processor/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 41,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_4_examples/example_11__matrix_processor/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "eb0f58c9",
   "metadata": {},
   "source": [
    "## repeat Statements\n",
    "\n",
    "The `repeat` statement executes a block a specified number of times.\n",
    "\n",
    "```systemverilog\n",
    "repeat (expression) begin\n",
    "    // statements\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "61e65798",
   "metadata": {},
   "source": [
    "### Example 12: Clock Generation"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "860927db",
   "metadata": {},
   "source": [
    "#### Design under Test (DUT)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 42,
   "id": "ce250d02",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// clock_generator.sv\n",
       "module clock_generator ();               // Clock generator design under test\n",
       "    logic clk;\n",
       "    \n",
       "    initial begin\n",
       "        $display(\"Clock Generator: Initializing clock signal...\");\n",
       "        clk = 0;\n",
       "        \n",
       "        $display(\"Clock Generator: Starting 100 clock cycles...\");\n",
       "        repeat (100) begin\n",
       "            #5 clk = ~clk;\n",
       "            #5 clk = ~clk;\n",
       "        end\n",
       "        \n",
       "        $display(\"Clock Generator: Generated 100 clock cycles\");\n",
       "        $display(\"Clock Generator: Simulation completed.\");\n",
       "        $finish;\n",
       "    end\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_4_examples/example_12__clock_generator/clock_generator.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "639c385d",
   "metadata": {},
   "source": [
    "#### Design Unit Test (DUT) Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 43,
   "id": "34d7a89d",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// clock_generator_testbench.sv\n",
       "module clock_generator_testbench;  // Testbench module\n",
       "  clock_generator CLK_GEN_DUT();   // Instantiate clock generator design under test\n",
       "\n",
       "  initial begin\n",
       "    // Dump waves\n",
       "    $dumpfile(\"clock_generator_testbench.vcd\");     // Specify the VCD file\n",
       "    $dumpvars(0, clock_generator_testbench);        // Dump all variables in the test module\n",
       "    #1;                                             // Wait for a time unit\n",
       "    $display(\"Testbench: Starting clock generator validation...\");\n",
       "    $display();                                     // Display empty line\n",
       "    \n",
       "    // Monitor clock transitions\n",
       "    initial begin\n",
       "        $monitor(\"Time: %0t, Clock: %b\", $time, CLK_GEN_DUT.clk);\n",
       "    end\n",
       "    \n",
       "    $display();                                     // Display empty line\n",
       "    $display(\"Testbench: Clock generator validation initiated!\");\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_4_examples/example_12__clock_generator/clock_generator_testbench.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 48,
   "id": "378a0718",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      "make: Entering directory '/work/obj_dir'\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o\n",
      "/usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_vcd_c.o\n",
      "/usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\n",
      "python3 /usr/local/share/verilator/bin/verilator_includer\n",
      "-DVL_INCLUDE_OPT=include Vclock_generator_testbench.cpp\n",
      "Vclock_generator_testbench___024root__DepSet_h84b61bfc__0.cpp\n",
      "Vclock_generator_testbench___024root__DepSet_he42b7c98__0.cpp\n",
      "Vclock_generator_testbench__main.cpp Vclock_generator_testbench__Trace__0.cpp\n",
      "Vclock_generator_testbench__ConstPool_0.cpp\n",
      "Vclock_generator_testbench___024root__Slow.cpp\n",
      "Vclock_generator_testbench___024root__DepSet_he42b7c98__0__Slow.cpp\n",
      "Vclock_generator_testbench___024unit__Slow.cpp\n",
      "Vclock_generator_testbench___024unit__DepSet_h69327638__0__Slow.cpp\n",
      "Vclock_generator_testbench__Syms.cpp\n",
      "Vclock_generator_testbench__Trace__0__Slow.cpp\n",
      "Vclock_generator_testbench__TraceDecls__0__Slow.cpp >\n",
      "Vclock_generator_testbench__ALL.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "Vclock_generator_testbench__ALL.o Vclock_generator_testbench__ALL.cpp\n",
      "echo \"\" > Vclock_generator_testbench__ALL.verilator_deplist.tmp\n",
      "g++    verilated.o verilated_vcd_c.o verilated_timing.o verilated_threads.o\n",
      "Vclock_generator_testbench__ALL.a    -pthread -lpthread -latomic   -o\n",
      "Vclock_generator_testbench\n",
      "rm Vclock_generator_testbench__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/work/obj_dir'\n",
      "- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036\n",
      "- Verilator: Built from 0.036 MB sources in 3 modules, into 0.042 MB in 13 C++\n",
      "files needing 0.000 MB\n",
      "- Verilator: Walltime 30.272 s (elab=0.000, cvt=0.063, bld=29.920); cpu 0.033 s\n",
      "on 1 threads; alloced 20.176 MB\n",
      "Clock Generator: Initializing clock signal...\n",
      "Clock Generator: Starting 100 clock cycles...\n",
      "Testbench: Starting clock generator validation...\n",
      "\n",
      "Testbench: Clock generator validation initiated!\n",
      "\n",
      "Time: 5, Clock: 1\n",
      "Time: 10, Clock: 0\n",
      "Time: 15, Clock: 1\n",
      "Time: 20, Clock: 0\n",
      "Time: 25, Clock: 1\n",
      "Time: 30, Clock: 0\n",
      "Time: 35, Clock: 1\n",
      "Time: 40, Clock: 0\n",
      "Time: 45, Clock: 1\n",
      "Time: 50, Clock: 0\n",
      "Time: 55, Clock: 1\n",
      "Time: 60, Clock: 0\n",
      "Time: 65, Clock: 1\n",
      "Time: 70, Clock: 0\n",
      "Time: 75, Clock: 1\n",
      "Time: 80, Clock: 0\n",
      "Time: 85, Clock: 1\n",
      "Time: 90, Clock: 0\n",
      "Time: 95, Clock: 1\n",
      "Time: 100, Clock: 0\n",
      "Time: 105, Clock: 1\n",
      "Time: 110, Clock: 0\n",
      "Time: 115, Clock: 1\n",
      "Time: 120, Clock: 0\n",
      "Time: 125, Clock: 1\n",
      "Time: 130, Clock: 0\n",
      "Time: 135, Clock: 1\n",
      "Time: 140, Clock: 0\n",
      "Time: 145, Clock: 1\n",
      "Time: 150, Clock: 0\n",
      "Time: 155, Clock: 1\n",
      "Time: 160, Clock: 0\n",
      "Time: 165, Clock: 1\n",
      "Time: 170, Clock: 0\n",
      "Time: 175, Clock: 1\n",
      "Time: 180, Clock: 0\n",
      "Time: 185, Clock: 1\n",
      "Time: 190, Clock: 0\n",
      "Time: 195, Clock: 1\n",
      "Time: 200, Clock: 0\n",
      "Time: 205, Clock: 1\n",
      "Time: 210, Clock: 0\n",
      "Time: 215, Clock: 1\n",
      "Time: 220, Clock: 0\n",
      "Time: 225, Clock: 1\n",
      "Time: 230, Clock: 0\n",
      "Time: 235, Clock: 1\n",
      "Time: 240, Clock: 0\n",
      "Time: 245, Clock: 1\n",
      "Time: 250, Clock: 0\n",
      "Time: 255, Clock: 1\n",
      "Time: 260, Clock: 0\n",
      "Time: 265, Clock: 1\n",
      "Time: 270, Clock: 0\n",
      "Time: 275, Clock: 1\n",
      "Time: 280, Clock: 0\n",
      "Time: 285, Clock: 1\n",
      "Time: 290, Clock: 0\n",
      "Time: 295, Clock: 1\n",
      "Time: 300, Clock: 0\n",
      "Time: 305, Clock: 1\n",
      "Time: 310, Clock: 0\n",
      "Time: 315, Clock: 1\n",
      "Time: 320, Clock: 0\n",
      "Time: 325, Clock: 1\n",
      "Time: 330, Clock: 0\n",
      "Time: 335, Clock: 1\n",
      "Time: 340, Clock: 0\n",
      "Time: 345, Clock: 1\n",
      "Time: 350, Clock: 0\n",
      "Time: 355, Clock: 1\n",
      "Time: 360, Clock: 0\n",
      "Time: 365, Clock: 1\n",
      "Time: 370, Clock: 0\n",
      "Time: 375, Clock: 1\n",
      "Time: 380, Clock: 0\n",
      "Time: 385, Clock: 1\n",
      "Time: 390, Clock: 0\n",
      "Time: 395, Clock: 1\n",
      "Time: 400, Clock: 0\n",
      "Time: 405, Clock: 1\n",
      "Time: 410, Clock: 0\n",
      "Time: 415, Clock: 1\n",
      "Time: 420, Clock: 0\n",
      "Time: 425, Clock: 1\n",
      "Time: 430, Clock: 0\n",
      "Time: 435, Clock: 1\n",
      "Time: 440, Clock: 0\n",
      "Time: 445, Clock: 1\n",
      "Time: 450, Clock: 0\n",
      "Time: 455, Clock: 1\n",
      "Time: 460, Clock: 0\n",
      "Time: 465, Clock: 1\n",
      "Time: 470, Clock: 0\n",
      "Time: 475, Clock: 1\n",
      "Time: 480, Clock: 0\n",
      "Time: 485, Clock: 1\n",
      "Time: 490, Clock: 0\n",
      "Time: 495, Clock: 1\n",
      "Time: 500, Clock: 0\n",
      "Time: 505, Clock: 1\n",
      "Time: 510, Clock: 0\n",
      "Time: 515, Clock: 1\n",
      "Time: 520, Clock: 0\n",
      "Time: 525, Clock: 1\n",
      "Time: 530, Clock: 0\n",
      "Time: 535, Clock: 1\n",
      "Time: 540, Clock: 0\n",
      "Time: 545, Clock: 1\n",
      "Time: 550, Clock: 0\n",
      "Time: 555, Clock: 1\n",
      "Time: 560, Clock: 0\n",
      "Time: 565, Clock: 1\n",
      "Time: 570, Clock: 0\n",
      "Time: 575, Clock: 1\n",
      "Time: 580, Clock: 0\n",
      "Time: 585, Clock: 1\n",
      "Time: 590, Clock: 0\n",
      "Time: 595, Clock: 1\n",
      "Time: 600, Clock: 0\n",
      "Time: 605, Clock: 1\n",
      "Time: 610, Clock: 0\n",
      "Time: 615, Clock: 1\n",
      "Time: 620, Clock: 0\n",
      "Time: 625, Clock: 1\n",
      "Time: 630, Clock: 0\n",
      "Time: 635, Clock: 1\n",
      "Time: 640, Clock: 0\n",
      "Time: 645, Clock: 1\n",
      "Time: 650, Clock: 0\n",
      "Time: 655, Clock: 1\n",
      "Time: 660, Clock: 0\n",
      "Time: 665, Clock: 1\n",
      "Time: 670, Clock: 0\n",
      "Time: 675, Clock: 1\n",
      "Time: 680, Clock: 0\n",
      "Time: 685, Clock: 1\n",
      "Time: 690, Clock: 0\n",
      "Time: 695, Clock: 1\n",
      "Time: 700, Clock: 0\n",
      "Time: 705, Clock: 1\n",
      "Time: 710, Clock: 0\n",
      "Time: 715, Clock: 1\n",
      "Time: 720, Clock: 0\n",
      "Time: 725, Clock: 1\n",
      "Time: 730, Clock: 0\n",
      "Time: 735, Clock: 1\n",
      "Time: 740, Clock: 0\n",
      "Time: 745, Clock: 1\n",
      "Time: 750, Clock: 0\n",
      "Time: 755, Clock: 1\n",
      "Time: 760, Clock: 0\n",
      "Time: 765, Clock: 1\n",
      "Time: 770, Clock: 0\n",
      "Time: 775, Clock: 1\n",
      "Time: 780, Clock: 0\n",
      "Time: 785, Clock: 1\n",
      "Time: 790, Clock: 0\n",
      "Time: 795, Clock: 1\n",
      "Time: 800, Clock: 0\n",
      "Time: 805, Clock: 1\n",
      "Time: 810, Clock: 0\n",
      "Time: 815, Clock: 1\n",
      "Time: 820, Clock: 0\n",
      "Time: 825, Clock: 1\n",
      "Time: 830, Clock: 0\n",
      "Time: 835, Clock: 1\n",
      "Time: 840, Clock: 0\n",
      "Time: 845, Clock: 1\n",
      "Time: 850, Clock: 0\n",
      "Time: 855, Clock: 1\n",
      "Time: 860, Clock: 0\n",
      "Time: 865, Clock: 1\n",
      "Time: 870, Clock: 0\n",
      "Time: 875, Clock: 1\n",
      "Time: 880, Clock: 0\n",
      "Time: 885, Clock: 1\n",
      "Time: 890, Clock: 0\n",
      "Time: 895, Clock: 1\n",
      "Time: 900, Clock: 0\n",
      "Time: 905, Clock: 1\n",
      "Time: 910, Clock: 0\n",
      "Time: 915, Clock: 1\n",
      "Time: 920, Clock: 0\n",
      "Time: 925, Clock: 1\n",
      "Time: 930, Clock: 0\n",
      "Time: 935, Clock: 1\n",
      "Time: 940, Clock: 0\n",
      "Time: 945, Clock: 1\n",
      "Time: 950, Clock: 0\n",
      "Time: 955, Clock: 1\n",
      "Time: 960, Clock: 0\n",
      "Time: 965, Clock: 1\n",
      "Time: 970, Clock: 0\n",
      "Time: 975, Clock: 1\n",
      "Time: 980, Clock: 0\n",
      "Time: 985, Clock: 1\n",
      "Time: 990, Clock: 0\n",
      "Time: 995, Clock: 1\n",
      "Clock Generator: Generated 100 clock cycles\n",
      "Clock Generator: Simulation completed.\n",
      "- clock_generator.sv:17: Verilog $finish\n",
      "Time: 1000, Clock: 0\n",
      "- S i m u l a t i o n   R e p o r t: Verilator 5.036 2025-04-27\n",
      "- Verilator: $finish at 1ns; walltime 0.004 s; speed 584.044 ns/s\n",
      "- Verilator: cpu 0.002 s on 1 threads; alloced 25 MB\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_4_examples/example_12__clock_generator/obj_dir directory...\n",
      "Chapter_4_examples/example_12__clock_generator/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 48,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_4_examples/example_12__clock_generator/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "eadd6490",
   "metadata": {},
   "source": [
    "### Example 13: Shift Register Test"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2ad5cd7f",
   "metadata": {},
   "source": [
    "#### Design under Test (DUT)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 49,
   "id": "c48914d5",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// shift_register.sv\n",
       "module shift_register (\n",
       "    input  logic       clk,\n",
       "    input  logic       rst_n,\n",
       "    input  logic       serial_in,\n",
       "    output logic [7:0] parallel_out\n",
       ");\n",
       "\n",
       "    always_ff @(posedge clk or negedge rst_n) begin\n",
       "        if (!rst_n) begin\n",
       "            parallel_out <= 8'h00;\n",
       "            $display(\"Shift Register: Reset - parallel_out cleared\");\n",
       "        end else begin\n",
       "            parallel_out <= {parallel_out[6:0], serial_in};\n",
       "            $display(\"Shift Register: Shifted in %b, parallel_out = %b\", serial_in, {parallel_out[6:0], serial_in});\n",
       "        end\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_4_examples/example_13__shift_register/shift_register.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f6ff546f",
   "metadata": {},
   "source": [
    "#### Design Unit Test (DUT) Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 50,
   "id": "43784ede",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// shift_register_testbench.sv\n",
       "module shift_register_testbench;    // Testbench module\n",
       "    logic clk, rst_n, serial_in;\n",
       "    logic [7:0] parallel_out;\n",
       "    \n",
       "    shift_register SHIFT_REG_DUT (.*);  // Instantiate shift register design under test\n",
       "    \n",
       "    // Clock generation\n",
       "    initial begin\n",
       "        clk = 0;\n",
       "        forever #5 clk = ~clk;\n",
       "    end\n",
       "    \n",
       "    // Main test sequence\n",
       "    initial begin\n",
       "        // Dump waves\n",
       "        $dumpfile(\"shift_register_testbench.vcd\");      // Specify the VCD file\n",
       "        $dumpvars(0, shift_register_testbench);         // Dump all variables in the test module\n",
       "        \n",
       "        $display(\"Testbench: Starting shift register validation...\");\n",
       "        $display();                                     // Display empty line\n",
       "        \n",
       "        rst_n = 0;\n",
       "        serial_in = 0;\n",
       "        \n",
       "        #10 rst_n = 1;\n",
       "        $display(\"Testbench: Reset released, starting shift operations...\");\n",
       "        \n",
       "        // Shift in random pattern\n",
       "        repeat (8) begin\n",
       "            @(posedge clk);\n",
       "            serial_in = $random;\n",
       "        end\n",
       "        \n",
       "        @(posedge clk);\n",
       "        $display();                                     // Display empty line\n",
       "        $display(\"Testbench: Final parallel output: %b\", parallel_out);\n",
       "        $display(\"Testbench: Shift register validation completed!\");\n",
       "        $finish;\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_4_examples/example_13__shift_register/shift_register_testbench.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 58,
   "id": "55e8fc55",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      "make: Entering directory '/work/obj_dir'\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o\n",
      "/usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_vcd_c.o\n",
      "/usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\n",
      "python3 /usr/local/share/verilator/bin/verilator_includer\n",
      "-DVL_INCLUDE_OPT=include Vshift_register_testbench.cpp\n",
      "Vshift_register_testbench___024root__DepSet_h50a31c1d__0.cpp\n",
      "Vshift_register_testbench___024root__DepSet_h15b87917__0.cpp\n",
      "Vshift_register_testbench__main.cpp Vshift_register_testbench__Trace__0.cpp\n",
      "Vshift_register_testbench___024root__Slow.cpp\n",
      "Vshift_register_testbench___024root__DepSet_h15b87917__0__Slow.cpp\n",
      "Vshift_register_testbench__Syms.cpp\n",
      "Vshift_register_testbench__Trace__0__Slow.cpp\n",
      "Vshift_register_testbench__TraceDecls__0__Slow.cpp >\n",
      "Vshift_register_testbench__ALL.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "Vshift_register_testbench__ALL.o Vshift_register_testbench__ALL.cpp\n",
      "echo \"\" > Vshift_register_testbench__ALL.verilator_deplist.tmp\n",
      "g++    verilated.o verilated_vcd_c.o verilated_timing.o verilated_threads.o\n",
      "Vshift_register_testbench__ALL.a    -pthread -lpthread -latomic   -o\n",
      "Vshift_register_testbench\n",
      "rm Vshift_register_testbench__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/work/obj_dir'\n",
      "- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036\n",
      "- Verilator: Built from 0.037 MB sources in 3 modules, into 0.048 MB in 10 C++\n",
      "files needing 0.000 MB\n",
      "- Verilator: Walltime 28.654 s (elab=0.001, cvt=0.039, bld=28.430); cpu 0.028 s\n",
      "on 1 threads; alloced 20.180 MB\n",
      "\n",
      "Testbench: Starting shift register validation...\n",
      "\n",
      "Shift Register: Reset - parallel_out cleared\n",
      "Testbench: Reset released, starting shift operations...\n",
      "Shift Register: Shifted in 1, parallel_out = 00000001\n",
      "Shift Register: Shifted in 0, parallel_out = 00000010\n",
      "Shift Register: Shifted in 1, parallel_out = 00000101\n",
      "Shift Register: Shifted in 1, parallel_out = 00001011\n",
      "Shift Register: Shifted in 0, parallel_out = 00010110\n",
      "Shift Register: Shifted in 0, parallel_out = 00101100\n",
      "Shift Register: Shifted in 1, parallel_out = 01011001\n",
      "Shift Register: Shifted in 1, parallel_out = 10110011\n",
      "\n",
      "Testbench: Final parallel output: 10110011\n",
      "Testbench: Shift register validation completed!\n",
      "\n",
      "- shift_register_testbench.sv:42: Verilog $finish\n",
      "Shift Register: Shifted in 1, parallel_out = 01100111\n",
      "- S i m u l a t i o n   R e p o r t: Verilator 5.036 2025-04-27\n",
      "- Verilator: $finish at 100ps; walltime 0.003 s; speed 64.754 ns/s\n",
      "- Verilator: cpu 0.002 s on 1 threads; alloced 25 MB\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_4_examples/example_13__shift_register/obj_dir directory...\n",
      "Chapter_4_examples/example_13__shift_register/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 58,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_4_examples/example_13__shift_register/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5fd247e4",
   "metadata": {},
   "source": [
    "## break and continue Statements\n",
    "\n",
    "SystemVerilog supports `break` and `continue` statements for loop control."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d3f3e363",
   "metadata": {},
   "source": [
    "### break Statement\n",
    "\n",
    "The `break` statement exits the innermost loop immediately.\n",
    "\n",
    "```systemverilog\n",
    "for (int i = 0; i < 100; i++) begin\n",
    "    if (error_condition)\n",
    "        break;\n",
    "    // normal processing\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a2951499",
   "metadata": {},
   "source": [
    "### continue Statement\n",
    "\n",
    "The `continue` statement skips the rest of the current iteration and continues with the next iteration.\n",
    "\n",
    "```systemverilog\n",
    "for (int i = 0; i < 100; i++) begin\n",
    "    if (skip_condition)\n",
    "        continue;\n",
    "    // processing for valid iterations\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3cb525c8",
   "metadata": {},
   "source": [
    "### Example 14: Data Validation Loop"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "70606038",
   "metadata": {},
   "source": [
    "#### Design under Test (DUT)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 59,
   "id": "05e28f3a",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// data_validator.sv\n",
       "module data_validator ();               // Data validation processor design under test\n",
       "    logic [7:0] data_stream[100];\n",
       "    logic [7:0] valid_data[$];\n",
       "    \n",
       "    initial begin\n",
       "        $display(\"Data Validator: Starting data validation process...\");\n",
       "        \n",
       "        // Initialize test data with fixed seed approach\n",
       "        for (int i = 0; i < 100; i++) begin\n",
       "            data_stream[i] = 8'((i * 17 + 42) % 256);  // Generate pseudo-random pattern\n",
       "        end\n",
       "        \n",
       "        $display(\"Data Validator: Test data initialized, beginning validation...\");\n",
       "        \n",
       "        // Process data with validation\n",
       "        foreach (data_stream[i]) begin\n",
       "            // Skip invalid data (value 0 or 255)\n",
       "            if (data_stream[i] == 0 || data_stream[i] == 255) begin\n",
       "                $display(\"Data Validator: Skipping invalid data at index %0d: %0d\", \n",
       "                        i, data_stream[i]);\n",
       "                continue;\n",
       "            end\n",
       "            \n",
       "            // Break on error pattern (redundant check since 255 is already filtered above)\n",
       "            if (data_stream[i] == 8'hFF) begin\n",
       "                $display(\"Data Validator: Error pattern detected at index %0d\", i);\n",
       "                break;\n",
       "            end\n",
       "            \n",
       "            // Store valid data\n",
       "            valid_data.push_back(data_stream[i]);\n",
       "            $display(\"Data Validator: Valid data stored at index %0d: %0d\", i, data_stream[i]);\n",
       "        end\n",
       "        \n",
       "        $display(\"Data Validator: Processing completed!\");\n",
       "        $display(\"Data Validator: Processed %0d valid data items out of 100 total\", valid_data.size());\n",
       "        \n",
       "        // Display first few valid items for verification\n",
       "        $display(\"Data Validator: First 10 valid items:\");\n",
       "        for (int i = 0; i < 10 && i < valid_data.size(); i++) begin\n",
       "            $display(\"  valid_data[%0d] = %0d\", i, valid_data[i]);\n",
       "        end\n",
       "    end\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_4_examples/example_14__data_validator/data_validator.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "218353d7",
   "metadata": {},
   "source": [
    "#### Design Unit Test (DUT) Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 60,
   "id": "f2ff8019",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// data_validator_testbench.sv\n",
       "module data_validator_testbench;  // Testbench module\n",
       "  data_validator DATA_VAL_DUT();  // Instantiate data validator design under test\n",
       "\n",
       "  initial begin\n",
       "    // Dump waves\n",
       "    $dumpfile(\"data_validator_testbench.vcd\");      // Specify the VCD file\n",
       "    $dumpvars(0, data_validator_testbench);         // Dump all variables in the test module\n",
       "    #1;                                             // Wait for a time unit\n",
       "    $display(\"Testbench: Starting data validator verification...\");\n",
       "    $display();                                     // Display empty line\n",
       "    \n",
       "    // Wait for design to complete processing\n",
       "    #100;\n",
       "    \n",
       "    $display();                                     // Display empty line\n",
       "    $display(\"Testbench: Data validator verification completed!\");\n",
       "    $display(\"Testbench: Check output for validation results and statistics.\");\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_4_examples/example_14__data_validator/data_validator_testbench.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 63,
   "id": "cf5f0849",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      "make: Entering directory '/work/obj_dir'\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o\n",
      "/usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_vcd_c.o\n",
      "/usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\n",
      "python3 /usr/local/share/verilator/bin/verilator_includer\n",
      "-DVL_INCLUDE_OPT=include Vdata_validator_testbench.cpp\n",
      "Vdata_validator_testbench___024root__DepSet_h3671d3f3__0.cpp\n",
      "Vdata_validator_testbench___024root__DepSet_h9ce26efd__0.cpp\n",
      "Vdata_validator_testbench__main.cpp Vdata_validator_testbench__Trace__0.cpp\n",
      "Vdata_validator_testbench___024root__Slow.cpp\n",
      "Vdata_validator_testbench___024root__DepSet_h9ce26efd__0__Slow.cpp\n",
      "Vdata_validator_testbench__Syms.cpp\n",
      "Vdata_validator_testbench__Trace__0__Slow.cpp\n",
      "Vdata_validator_testbench__TraceDecls__0__Slow.cpp >\n",
      "Vdata_validator_testbench__ALL.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "Vdata_validator_testbench__ALL.o Vdata_validator_testbench__ALL.cpp\n",
      "echo \"\" > Vdata_validator_testbench__ALL.verilator_deplist.tmp\n",
      "g++    verilated.o verilated_vcd_c.o verilated_timing.o verilated_threads.o\n",
      "Vdata_validator_testbench__ALL.a    -pthread -lpthread -latomic   -o\n",
      "Vdata_validator_testbench\n",
      "rm Vdata_validator_testbench__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/work/obj_dir'\n",
      "- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036\n",
      "- Verilator: Built from 0.038 MB sources in 3 modules, into 0.044 MB in 10 C++\n",
      "files needing 0.000 MB\n",
      "- Verilator: Walltime 25.740 s (elab=0.001, cvt=0.035, bld=25.525); cpu 0.028 s\n",
      "on 1 threads; alloced 20.180 MB\n",
      "Data Validator: Starting data validation process...\n",
      "\n",
      "Data Validator: Test data initialized, beginning validation...\n",
      "Data Validator: Valid data stored at index 0: 42\n",
      "Data Validator: Valid data stored at index 1: 59\n",
      "Data Validator: Valid data stored at index 2: 76\n",
      "Data Validator: Valid data stored at index 3: 93\n",
      "Data Validator: Valid data stored at index 4: 110\n",
      "Data Validator: Valid data stored at index 5: 127\n",
      "Data Validator: Valid data stored at index 6: 144\n",
      "Data Validator: Valid data stored at index 7: 161\n",
      "Data Validator: Valid data stored at index 8: 178\n",
      "Data Validator: Valid data stored at index 9: 195\n",
      "Data Validator: Valid data stored at index 10: 212\n",
      "Data Validator: Valid data stored at index 11: 229\n",
      "Data Validator: Valid data stored at index 12: 246\n",
      "Data Validator: Valid data stored at index 13: 7\n",
      "Data Validator: Valid data stored at index 14: 24\n",
      "Data Validator: Valid data stored at index 15: 41\n",
      "Data Validator: Valid data stored at index 16: 58\n",
      "Data Validator: Valid data stored at index 17: 75\n",
      "Data Validator: Valid data stored at index 18: 92\n",
      "Data Validator: Valid data stored at index 19: 109\n",
      "Data Validator: Valid data stored at index 20: 126\n",
      "Data Validator: Valid data stored at index 21: 143\n",
      "Data Validator: Valid data stored at index 22: 160\n",
      "Data Validator: Valid data stored at index 23: 177\n",
      "Data Validator: Valid data stored at index 24: 194\n",
      "Data Validator: Valid data stored at index 25: 211\n",
      "Data Validator: Valid data stored at index 26: 228\n",
      "Data Validator: Valid data stored at index 27: 245\n",
      "Data Validator: Valid data stored at index 28: 6\n",
      "Data Validator: Valid data stored at index 29: 23\n",
      "Data Validator: Valid data stored at index 30: 40\n",
      "Data Validator: Valid data stored at index 31: 57\n",
      "Data Validator: Valid data stored at index 32: 74\n",
      "Data Validator: Valid data stored at index 33: 91\n",
      "Data Validator: Valid data stored at index 34: 108\n",
      "Data Validator: Valid data stored at index 35: 125\n",
      "Data Validator: Valid data stored at index 36: 142\n",
      "Data Validator: Valid data stored at index 37: 159\n",
      "Data Validator: Valid data stored at index 38: 176\n",
      "Data Validator: Valid data stored at index 39: 193\n",
      "Data Validator: Valid data stored at index 40: 210\n",
      "Data Validator: Valid data stored at index 41: 227\n",
      "Data Validator: Valid data stored at index 42: 244\n",
      "Data Validator: Valid data stored at index 43: 5\n",
      "Data Validator: Valid data stored at index 44: 22\n",
      "Data Validator: Valid data stored at index 45: 39\n",
      "Data Validator: Valid data stored at index 46: 56\n",
      "Data Validator: Valid data stored at index 47: 73\n",
      "Data Validator: Valid data stored at index 48: 90\n",
      "Data Validator: Valid data stored at index 49: 107\n",
      "Data Validator: Valid data stored at index 50: 124\n",
      "Data Validator: Valid data stored at index 51: 141\n",
      "Data Validator: Valid data stored at index 52: 158\n",
      "Data Validator: Valid data stored at index 53: 175\n",
      "Data Validator: Valid data stored at index 54: 192\n",
      "Data Validator: Valid data stored at index 55: 209\n",
      "Data Validator: Valid data stored at index 56: 226\n",
      "Data Validator: Valid data stored at index 57: 243\n",
      "Data Validator: Valid data stored at index 58: 4\n",
      "Data Validator: Valid data stored at index 59: 21\n",
      "Data Validator: Valid data stored at index 60: 38\n",
      "Data Validator: Valid data stored at index 61: 55\n",
      "Data Validator: Valid data stored at index 62: 72\n",
      "Data Validator: Valid data stored at index 63: 89\n",
      "Data Validator: Valid data stored at index 64: 106\n",
      "Data Validator: Valid data stored at index 65: 123\n",
      "Data Validator: Valid data stored at index 66: 140\n",
      "Data Validator: Valid data stored at index 67: 157\n",
      "Data Validator: Valid data stored at index 68: 174\n",
      "Data Validator: Valid data stored at index 69: 191\n",
      "Data Validator: Valid data stored at index 70: 208\n",
      "Data Validator: Valid data stored at index 71: 225\n",
      "Data Validator: Valid data stored at index 72: 242\n",
      "Data Validator: Valid data stored at index 73: 3\n",
      "Data Validator: Valid data stored at index 74: 20\n",
      "Data Validator: Valid data stored at index 75: 37\n",
      "Data Validator: Valid data stored at index 76: 54\n",
      "Data Validator: Valid data stored at index 77: 71\n",
      "Data Validator: Valid data stored at index 78: 88\n",
      "Data Validator: Valid data stored at index 79: 105\n",
      "Data Validator: Valid data stored at index 80: 122\n",
      "Data Validator: Valid data stored at index 81: 139\n",
      "Data Validator: Valid data stored at index 82: 156\n",
      "Data Validator: Valid data stored at index 83: 173\n",
      "Data Validator: Valid data stored at index 84: 190\n",
      "Data Validator: Valid data stored at index 85: 207\n",
      "Data Validator: Valid data stored at index 86: 224\n",
      "Data Validator: Valid data stored at index 87: 241\n",
      "Data Validator: Valid data stored at index 88: 2\n",
      "Data Validator: Valid data stored at index 89: 19\n",
      "Data Validator: Valid data stored at index 90: 36\n",
      "Data Validator: Valid data stored at index 91: 53\n",
      "Data Validator: Valid data stored at index 92: 70\n",
      "Data Validator: Valid data stored at index 93: 87\n",
      "Data Validator: Valid data stored at index 94: 104\n",
      "Data Validator: Valid data stored at index 95: 121\n",
      "Data Validator: Valid data stored at index 96: 138\n",
      "Data Validator: Valid data stored at index 97: 155\n",
      "Data Validator: Valid data stored at index 98: 172\n",
      "Data Validator: Valid data stored at index 99: 189\n",
      "Data Validator: Processing completed!\n",
      "Data Validator: Processed 100 valid data items out of 100 total\n",
      "Data Validator: First 10 valid items:\n",
      "  valid_data[0] = 42\n",
      "  valid_data[1] = 59\n",
      "  valid_data[2] = 76\n",
      "  valid_data[3] = 93\n",
      "  valid_data[4] = 110\n",
      "  valid_data[5] = 127\n",
      "  valid_data[6] = 144\n",
      "  valid_data[7] = 161\n",
      "  valid_data[8] = 178\n",
      "  valid_data[9] = 195\n",
      "\n",
      "\n",
      "Testbench: Starting data validator verification...\n",
      "\n",
      "\n",
      "Testbench: Data validator verification completed!\n",
      "Testbench: Check output for validation results and statistics.\n",
      "\n",
      "- S i m u l a t i o n   R e p o r t: Verilator 5.036 2025-04-27\n",
      "- Verilator: end at 101ps; walltime 0.005 s; speed 54.430 ns/s\n",
      "- Verilator: cpu 0.002 s on 1 threads; alloced 25 MB\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_4_examples/example_14__data_validator/obj_dir directory...\n",
      "Chapter_4_examples/example_14__data_validator/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 63,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_4_examples/example_14__data_validator/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "de8e322e",
   "metadata": {},
   "source": [
    "### Example 15: Search Algorithm\n",
    "```systemverilog\n",
    "function int find_first_match(logic [7:0] array[], logic [7:0] target);\n",
    "    foreach (array[i]) begin\n",
    "        if (array[i] == target) begin\n",
    "            return i;  // Found match, return index\n",
    "        end\n",
    "        \n",
    "        // Skip processing for special values\n",
    "        if (array[i] == 8'hXX) begin\n",
    "            continue;\n",
    "        end\n",
    "        \n",
    "        // Additional processing could go here\n",
    "    end\n",
    "    \n",
    "    return -1; // Not found\n",
    "endfunction\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "fdf60c8b",
   "metadata": {},
   "source": [
    "#### Design under Test (DUT)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "53cd3d90",
   "metadata": {},
   "outputs": [],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_4_examples/example_14__/.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "80786c7c",
   "metadata": {},
   "source": [
    "#### Design Unit Test (DUT) Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "1c3bf618",
   "metadata": {},
   "outputs": [],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_4_examples/example_13__/_testbench.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "c0fa6251",
   "metadata": {},
   "outputs": [],
   "source": [
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_4_examples/example_14__/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "62f520d2",
   "metadata": {},
   "source": [
    "## Best Practices and Guidelines"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "da2993e1",
   "metadata": {},
   "source": [
    "### Control Flow Best Practices\n",
    "\n",
    "1. **Use appropriate control structures**:\n",
    "   - `if-else` for simple conditions\n",
    "   - `case` for multi-way branching\n",
    "   - `unique case` for mutually exclusive conditions\n",
    "   - `priority case` for prioritized conditions\n",
    "\n",
    "2. **Always include default cases**:\n",
    "   ```systemverilog\n",
    "   case (opcode)\n",
    "       4'b0000: result = a + b;\n",
    "       4'b0001: result = a - b;\n",
    "       default: result = 8'h00;  // Always include\n",
    "   endcase\n",
    "   ```\n",
    "\n",
    "3. **Use proper blocking assignments**:\n",
    "   - Use `=` in `always_comb` blocks\n",
    "   - Use `<=` in `always_ff` blocks\n",
    "\n",
    "4. **Avoid complex nested conditions**:\n",
    "   ```systemverilog\n",
    "   // Instead of deeply nested if-else\n",
    "   if (condition1) begin\n",
    "       if (condition2) begin\n",
    "           if (condition3) begin\n",
    "               // deeply nested\n",
    "           end\n",
    "       end\n",
    "   end\n",
    "   \n",
    "   // Use early returns or case statements\n",
    "   case ({condition1, condition2, condition3})\n",
    "       3'b111: // handle case\n",
    "       3'b110: // handle case\n",
    "       default: // handle default\n",
    "   endcase\n",
    "   ```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e0ce4542",
   "metadata": {},
   "source": [
    "### Synthesis Considerations\n",
    "\n",
    "1. **Combinational vs Sequential Logic**:\n",
    "   - Use `always_comb` for combinational logic\n",
    "   - Use `always_ff` for sequential logic\n",
    "\n",
    "2. **Avoid latches**:\n",
    "   - Always assign values to all outputs in all branches\n",
    "   - Use default assignments\n",
    "\n",
    "3. **Resource implications**:\n",
    "   - Complex case statements may require large multiplexers\n",
    "   - Consider priority encoders for one-hot cases"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d7343918",
   "metadata": {},
   "source": [
    "### Testbench Specific Guidelines\n",
    "\n",
    "1. **Use unlimited loops carefully**:\n",
    "   ```systemverilog\n",
    "   // Good: bounded loop\n",
    "   repeat (1000) @(posedge clk);\n",
    "   \n",
    "   // Risky: unlimited loop\n",
    "   while (1) begin\n",
    "       // ensure there's an exit condition\n",
    "   end\n",
    "   ```\n",
    "\n",
    "2. **Use foreach for array iteration**:\n",
    "   ```systemverilog\n",
    "   // Preferred\n",
    "   foreach (array[i]) begin\n",
    "       process(array[i]);\n",
    "   end\n",
    "   \n",
    "   // Less preferred\n",
    "   for (int i = 0; i < array.size(); i++) begin\n",
    "       process(array[i]);\n",
    "   end\n",
    "   ```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ab2d644e",
   "metadata": {},
   "source": [
    "## Summary\n",
    "\n",
    "Control flow statements are fundamental to SystemVerilog design and verification. Key takeaways:\n",
    "\n",
    "- **if-else statements** provide basic conditional execution\n",
    "- **case statements** offer clean multi-way branching with variants (casex, casez)\n",
    "- **unique and priority modifiers** specify design intent and improve synthesis\n",
    "- **Loop statements** (for, while, do-while, foreach, repeat) handle iterative operations\n",
    "- **break and continue** provide fine-grained loop control\n",
    "- Proper use of control flow statements is crucial for both synthesizable RTL and testbench code\n",
    "\n",
    "Understanding these control structures and their appropriate usage will enable you to write efficient, readable, and synthesizable SystemVerilog code."
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "systemverilog_learning",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.13.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
