#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x560c01b60740 .scope module, "CPU" "CPU" 2 11;
 .timescale -9 -9;
v0x560c01bb77e0_0 .net "ALU_Code", 2 0, v0x560c01bb3700_0;  1 drivers
v0x560c01bb78c0_0 .net "Carry", 0 0, L_0x560c01bb9530;  1 drivers
v0x560c01bb7980_0 .net "alumuxout", 15 0, v0x560c01bb3be0_0;  1 drivers
v0x560c01bb7a70_0 .net "alusrc", 0 0, v0x560c01bb42a0_0;  1 drivers
v0x560c01bb7b60_0 .net "branch", 0 0, v0x560c01bb4360_0;  1 drivers
v0x560c01bb7c50_0 .var "clk", 0 0;
v0x560c01bb7d40_0 .net "func", 3 0, L_0x560c01bb9200;  1 drivers
v0x560c01bb7de0_0 .net "immediate", 6 0, L_0x560c01bb92f0;  1 drivers
v0x560c01bb7e80_0 .net "instruction", 15 0, L_0x560c01bb9d10;  1 drivers
v0x560c01bb7fb0_0 .net "isZero", 0 0, L_0x560c01bb95a0;  1 drivers
v0x560c01bb8080_0 .net "jump", 0 0, v0x560c01bb4400_0;  1 drivers
v0x560c01bb8150_0 .net "jumpaddr", 12 0, L_0x560c01bb9420;  1 drivers
v0x560c01bb81f0_0 .net "mem_out", 15 0, L_0x560c01bb9e90;  1 drivers
v0x560c01bb8290_0 .net "memmuxresult", 15 0, v0x560c01bb5dc0_0;  1 drivers
v0x560c01bb8380_0 .net "memtoreg", 0 0, v0x560c01bb44d0_0;  1 drivers
v0x560c01bb8470_0 .net "memwrite", 0 0, v0x560c01bb4590_0;  1 drivers
v0x560c01bb8560_0 .net "opcode", 2 0, L_0x560c01bb8ec0;  1 drivers
v0x560c01bb8650_0 .var "pc", 15 0;
v0x560c01bb8710_0 .net "rd", 2 0, L_0x560c01bb9160;  1 drivers
v0x560c01bb87b0_0 .net "read1", 15 0, L_0x560c01bb9840;  1 drivers
v0x560c01bb88a0_0 .net "read2", 15 0, L_0x560c01bb9b20;  1 drivers
v0x560c01bb8960_0 .net "reg_dest", 0 0, v0x560c01bb4760_0;  1 drivers
v0x560c01bb8a50_0 .net "reg_result", 2 0, v0x560c01bb75c0_0;  1 drivers
v0x560c01bb8b60_0 .net "regwrite", 0 0, v0x560c01bb4800_0;  1 drivers
v0x560c01bb8c50_0 .net "res", 15 0, v0x560c01bb30e0_0;  1 drivers
v0x560c01bb8d10_0 .net "rs", 2 0, L_0x560c01bb8fd0;  1 drivers
v0x560c01bb8dd0_0 .net "rt", 2 0, L_0x560c01bb90c0;  1 drivers
L_0x560c01bb8ec0 .part L_0x560c01bb9d10, 13, 3;
L_0x560c01bb8fd0 .part L_0x560c01bb9d10, 10, 3;
L_0x560c01bb90c0 .part L_0x560c01bb9d10, 7, 3;
L_0x560c01bb9160 .part L_0x560c01bb9d10, 4, 3;
L_0x560c01bb9200 .part L_0x560c01bb9d10, 0, 4;
L_0x560c01bb92f0 .part L_0x560c01bb9d10, 0, 7;
L_0x560c01bb9420 .part L_0x560c01bb9d10, 0, 13;
S_0x560c01b608d0 .scope module, "alu_test" "alu" 2 45, 3 1 0, S_0x560c01b60740;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 3 "ALU_Code";
    .port_info 3 /OUTPUT 16 "ALU_Out";
    .port_info 4 /OUTPUT 1 "Carry";
    .port_info 5 /OUTPUT 1 "isZero";
L_0x560c01bb9530 .functor BUFZ 1, v0x560c01bb31c0_0, C4<0>, C4<0>, C4<0>;
L_0x560c01bb95a0 .functor BUFZ 1, v0x560c01bb3340_0, C4<0>, C4<0>, C4<0>;
v0x560c01b8dd60_0 .net "A", 15 0, L_0x560c01bb9840;  alias, 1 drivers
v0x560c01bb2da0_0 .net "ALU_Code", 2 0, v0x560c01bb3700_0;  alias, 1 drivers
v0x560c01bb2e80_0 .net "ALU_Out", 15 0, v0x560c01bb30e0_0;  alias, 1 drivers
v0x560c01bb2f40_0 .net "B", 15 0, v0x560c01bb3be0_0;  alias, 1 drivers
v0x560c01bb3020_0 .net "Carry", 0 0, L_0x560c01bb9530;  alias, 1 drivers
v0x560c01bb30e0_0 .var "Result", 15 0;
v0x560c01bb31c0_0 .var "carry", 0 0;
v0x560c01bb3280_0 .net "isZero", 0 0, L_0x560c01bb95a0;  alias, 1 drivers
v0x560c01bb3340_0 .var "iszero", 0 0;
E_0x560c01b83ec0 .event edge, v0x560c01bb2da0_0, v0x560c01b8dd60_0, v0x560c01bb2f40_0, v0x560c01bb30e0_0;
S_0x560c01bb34c0 .scope module, "aluctrl_test" "aluctrl" 2 51, 4 1 0, S_0x560c01b60740;
 .timescale -9 -9;
    .port_info 0 /INPUT 3 "opcode";
    .port_info 1 /INPUT 4 "func";
    .port_info 2 /OUTPUT 3 "ALU_Code";
v0x560c01bb3700_0 .var "ALU_Code", 2 0;
v0x560c01bb37e0_0 .net "func", 3 0, L_0x560c01bb9200;  alias, 1 drivers
v0x560c01bb38a0_0 .net "opcode", 2 0, L_0x560c01bb8ec0;  alias, 1 drivers
E_0x560c01b83c40 .event edge, v0x560c01bb38a0_0, v0x560c01bb37e0_0;
S_0x560c01bb39e0 .scope module, "alumux_test" "alumux" 2 49, 5 1 0, S_0x560c01b60740;
 .timescale -9 -9;
    .port_info 0 /INPUT 7 "immediate";
    .port_info 1 /INPUT 16 "read2";
    .port_info 2 /INPUT 1 "alusrc";
    .port_info 3 /OUTPUT 16 "alumuxout";
v0x560c01bb3be0_0 .var "alumuxout", 15 0;
v0x560c01bb3ca0_0 .net "alusrc", 0 0, v0x560c01bb42a0_0;  alias, 1 drivers
v0x560c01bb3d40_0 .net "immediate", 6 0, L_0x560c01bb92f0;  alias, 1 drivers
v0x560c01bb3e00_0 .net "read2", 15 0, L_0x560c01bb9b20;  alias, 1 drivers
E_0x560c01b98d70 .event edge, v0x560c01bb3ca0_0, v0x560c01bb3e00_0, v0x560c01bb3d40_0;
S_0x560c01bb3f60 .scope module, "control_test" "control" 2 50, 6 1 0, S_0x560c01b60740;
 .timescale -9 -9;
    .port_info 0 /INPUT 3 "opcode";
    .port_info 1 /OUTPUT 1 "jump";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "regwrite";
    .port_info 5 /OUTPUT 1 "alusrc";
    .port_info 6 /OUTPUT 1 "reg_dest";
    .port_info 7 /OUTPUT 1 "memtoreg";
v0x560c01bb42a0_0 .var "alusrc", 0 0;
v0x560c01bb4360_0 .var "branch", 0 0;
v0x560c01bb4400_0 .var "jump", 0 0;
v0x560c01bb44d0_0 .var "memtoreg", 0 0;
v0x560c01bb4590_0 .var "memwrite", 0 0;
v0x560c01bb46a0_0 .net "opcode", 2 0, L_0x560c01bb8ec0;  alias, 1 drivers
v0x560c01bb4760_0 .var "reg_dest", 0 0;
v0x560c01bb4800_0 .var "regwrite", 0 0;
E_0x560c01b98df0 .event edge, v0x560c01bb38a0_0;
S_0x560c01bb4a10 .scope module, "imem_test" "imem" 2 48, 7 1 0, S_0x560c01b60740;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "pc";
    .port_info 1 /OUTPUT 16 "instruction";
L_0x560c01bb9d10 .functor BUFZ 16, L_0x560c01bb9c20, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x560c01bb4c10_0 .net *"_ivl_0", 15 0, L_0x560c01bb9c20;  1 drivers
v0x560c01bb4d10_0 .net "instruction", 15 0, L_0x560c01bb9d10;  alias, 1 drivers
v0x560c01bb4df0_0 .net "pc", 15 0, v0x560c01bb8650_0;  1 drivers
v0x560c01bb4eb0 .array "ram", 255 0, 15 0;
L_0x560c01bb9c20 .array/port v0x560c01bb4eb0, v0x560c01bb8650_0;
S_0x560c01bb4fd0 .scope module, "mem_test" "mem" 2 52, 8 1 0, S_0x560c01b60740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 16 "address";
    .port_info 3 /INPUT 16 "data_in";
    .port_info 4 /OUTPUT 16 "data_out";
L_0x560c01bb9e90 .functor BUFZ 16, L_0x560c01bb9dd0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x560c01bb52c0_0 .net *"_ivl_0", 15 0, L_0x560c01bb9dd0;  1 drivers
v0x560c01bb53c0_0 .net "address", 15 0, v0x560c01bb30e0_0;  alias, 1 drivers
v0x560c01bb54b0_0 .net "clk", 0 0, v0x560c01bb7c50_0;  1 drivers
v0x560c01bb5580_0 .net "data_in", 15 0, L_0x560c01bb9b20;  alias, 1 drivers
v0x560c01bb5650_0 .net "data_out", 15 0, L_0x560c01bb9e90;  alias, 1 drivers
v0x560c01bb5760 .array "ram", 255 0, 15 0;
v0x560c01bb5820_0 .net "we", 0 0, v0x560c01bb4590_0;  alias, 1 drivers
E_0x560c01bb5260 .event posedge, v0x560c01bb54b0_0;
L_0x560c01bb9dd0 .array/port v0x560c01bb5760, v0x560c01bb30e0_0;
S_0x560c01bb5970 .scope module, "memmux_test" "memmux" 2 53, 9 1 0, S_0x560c01b60740;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "data_from_mem";
    .port_info 1 /INPUT 16 "alu_result";
    .port_info 2 /INPUT 1 "memtoreg";
    .port_info 3 /OUTPUT 16 "memmuxout";
v0x560c01bb5bd0_0 .net "alu_result", 15 0, v0x560c01bb30e0_0;  alias, 1 drivers
v0x560c01bb5d00_0 .net "data_from_mem", 15 0, L_0x560c01bb9e90;  alias, 1 drivers
v0x560c01bb5dc0_0 .var "memmuxout", 15 0;
v0x560c01bb5e90_0 .net "memtoreg", 0 0, v0x560c01bb44d0_0;  alias, 1 drivers
E_0x560c01bb5b50 .event edge, v0x560c01bb44d0_0, v0x560c01bb2e80_0, v0x560c01bb5650_0;
S_0x560c01bb5ff0 .scope module, "reg_test" "regfile" 2 47, 10 1 0, S_0x560c01b60740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_en";
    .port_info 2 /INPUT 3 "rega";
    .port_info 3 /INPUT 3 "regb";
    .port_info 4 /INPUT 3 "wreg";
    .port_info 5 /INPUT 16 "writedata";
    .port_info 6 /OUTPUT 16 "read1";
    .port_info 7 /OUTPUT 16 "read2";
L_0x560c01bb9840 .functor BUFZ 16, L_0x560c01bb9660, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x560c01bb9b20 .functor BUFZ 16, L_0x560c01bb9900, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x560c01bb62f0_0 .net *"_ivl_0", 15 0, L_0x560c01bb9660;  1 drivers
v0x560c01bb63f0_0 .net *"_ivl_10", 4 0, L_0x560c01bb99a0;  1 drivers
L_0x7f37f58b5060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560c01bb64d0_0 .net *"_ivl_13", 1 0, L_0x7f37f58b5060;  1 drivers
v0x560c01bb6590_0 .net *"_ivl_2", 4 0, L_0x560c01bb9700;  1 drivers
L_0x7f37f58b5018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560c01bb6670_0 .net *"_ivl_5", 1 0, L_0x7f37f58b5018;  1 drivers
v0x560c01bb67a0_0 .net *"_ivl_8", 15 0, L_0x560c01bb9900;  1 drivers
v0x560c01bb6880_0 .net "clk", 0 0, v0x560c01bb7c50_0;  alias, 1 drivers
v0x560c01bb6920_0 .net "read1", 15 0, L_0x560c01bb9840;  alias, 1 drivers
v0x560c01bb69f0_0 .net "read2", 15 0, L_0x560c01bb9b20;  alias, 1 drivers
v0x560c01bb6a90 .array "reg8", 0 7, 15 0;
v0x560c01bb6b50_0 .net "rega", 2 0, L_0x560c01bb8fd0;  alias, 1 drivers
v0x560c01bb6c30_0 .net "regb", 2 0, L_0x560c01bb90c0;  alias, 1 drivers
v0x560c01bb6d10_0 .net "wreg", 2 0, v0x560c01bb75c0_0;  alias, 1 drivers
v0x560c01bb6df0_0 .net "write_en", 0 0, v0x560c01bb4800_0;  alias, 1 drivers
v0x560c01bb6e90_0 .net "writedata", 15 0, v0x560c01bb5dc0_0;  alias, 1 drivers
L_0x560c01bb9660 .array/port v0x560c01bb6a90, L_0x560c01bb9700;
L_0x560c01bb9700 .concat [ 3 2 0 0], L_0x560c01bb8fd0, L_0x7f37f58b5018;
L_0x560c01bb9900 .array/port v0x560c01bb6a90, L_0x560c01bb99a0;
L_0x560c01bb99a0 .concat [ 3 2 0 0], L_0x560c01bb90c0, L_0x7f37f58b5060;
S_0x560c01bb7090 .scope module, "regfilemux_test" "regfilemux" 2 46, 11 1 0, S_0x560c01b60740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_dest";
    .port_info 1 /INPUT 3 "rt";
    .port_info 2 /INPUT 3 "rd";
    .port_info 3 /OUTPUT 3 "reg_result";
v0x560c01bb73d0_0 .net "rd", 2 0, L_0x560c01bb9160;  alias, 1 drivers
v0x560c01bb74d0_0 .net "reg_dest", 0 0, v0x560c01bb4760_0;  alias, 1 drivers
v0x560c01bb75c0_0 .var "reg_result", 2 0;
v0x560c01bb76c0_0 .net "rt", 2 0, L_0x560c01bb90c0;  alias, 1 drivers
E_0x560c01bb7350 .event edge, v0x560c01bb4760_0, v0x560c01bb73d0_0, v0x560c01bb6c30_0;
    .scope S_0x560c01b608d0;
T_0 ;
    %wait E_0x560c01b83ec0;
    %load/vec4 v0x560c01bb2da0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %load/vec4 v0x560c01b8dd60_0;
    %load/vec4 v0x560c01bb2f40_0;
    %add;
    %store/vec4 v0x560c01bb30e0_0, 0, 16;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v0x560c01b8dd60_0;
    %pad/u 17;
    %load/vec4 v0x560c01bb2f40_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %store/vec4 v0x560c01bb30e0_0, 0, 16;
    %store/vec4 v0x560c01bb31c0_0, 0, 1;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v0x560c01b8dd60_0;
    %load/vec4 v0x560c01bb2f40_0;
    %inv;
    %addi 1, 0, 16;
    %add;
    %store/vec4 v0x560c01bb30e0_0, 0, 16;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v0x560c01b8dd60_0;
    %ix/getv 4, v0x560c01bb2f40_0;
    %shiftl 4;
    %store/vec4 v0x560c01bb30e0_0, 0, 16;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0x560c01b8dd60_0;
    %load/vec4 v0x560c01bb2f40_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 16;
    %store/vec4 v0x560c01bb30e0_0, 0, 16;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v0x560c01b8dd60_0;
    %load/vec4 v0x560c01bb2f40_0;
    %and;
    %store/vec4 v0x560c01bb30e0_0, 0, 16;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v0x560c01b8dd60_0;
    %load/vec4 v0x560c01bb2f40_0;
    %or;
    %store/vec4 v0x560c01bb30e0_0, 0, 16;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0x560c01b8dd60_0;
    %inv;
    %store/vec4 v0x560c01bb30e0_0, 0, 16;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0x560c01b8dd60_0;
    %load/vec4 v0x560c01bb2f40_0;
    %xor;
    %store/vec4 v0x560c01bb30e0_0, 0, 16;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %load/vec4 v0x560c01bb30e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %pad/s 1;
    %store/vec4 v0x560c01bb3340_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x560c01bb7090;
T_1 ;
    %wait E_0x560c01bb7350;
    %load/vec4 v0x560c01bb74d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %load/vec4 v0x560c01bb73d0_0;
    %store/vec4 v0x560c01bb75c0_0, 0, 3;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v0x560c01bb76c0_0;
    %store/vec4 v0x560c01bb75c0_0, 0, 3;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x560c01bb5ff0;
T_2 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560c01bb6a90, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560c01bb6a90, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560c01bb6a90, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560c01bb6a90, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560c01bb6a90, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560c01bb6a90, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560c01bb6a90, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560c01bb6a90, 0, 4;
    %end;
    .thread T_2;
    .scope S_0x560c01bb5ff0;
T_3 ;
    %wait E_0x560c01bb5260;
    %load/vec4 v0x560c01bb6df0_0;
    %load/vec4 v0x560c01bb6d10_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x560c01bb6e90_0;
    %load/vec4 v0x560c01bb6d10_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560c01bb6a90, 0, 4;
T_3.0 ;
    %vpi_call 10 26 "$monitor", "reg 0: %d    reg 4: %d \012reg 1: %d    reg 5: %d \012reg 2: %d    reg 6: %d \012reg 3: %d    reg 7: %d\012", &A<v0x560c01bb6a90, 0>, &A<v0x560c01bb6a90, 4>, &A<v0x560c01bb6a90, 1>, &A<v0x560c01bb6a90, 5>, &A<v0x560c01bb6a90, 2>, &A<v0x560c01bb6a90, 6>, &A<v0x560c01bb6a90, 3>, &A<v0x560c01bb6a90, 7> {0 0 0};
    %jmp T_3;
    .thread T_3;
    .scope S_0x560c01bb4a10;
T_4 ;
    %vpi_call 7 8 "$readmemb", "code.txt", v0x560c01bb4eb0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x560c01bb39e0;
T_5 ;
    %wait E_0x560c01b98d70;
    %load/vec4 v0x560c01bb3ca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0x560c01bb3e00_0;
    %store/vec4 v0x560c01bb3be0_0, 0, 16;
    %jmp T_5.2;
T_5.1 ;
    %pushi/vec4 0, 0, 9;
    %load/vec4 v0x560c01bb3d40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560c01bb3be0_0, 0, 16;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x560c01bb3f60;
T_6 ;
    %wait E_0x560c01b98df0;
    %load/vec4 v0x560c01bb46a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %jmp T_6.7;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c01bb4400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c01bb4360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c01bb4590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560c01bb4800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c01bb42a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c01bb4760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c01bb44d0_0, 0, 1;
    %jmp T_6.7;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c01bb4400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c01bb4360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c01bb4590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560c01bb4800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560c01bb42a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560c01bb4760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c01bb44d0_0, 0, 1;
    %jmp T_6.7;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c01bb4400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c01bb4360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c01bb4590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560c01bb4800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560c01bb42a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560c01bb4760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c01bb44d0_0, 0, 1;
    %jmp T_6.7;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c01bb4400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c01bb4360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560c01bb4590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c01bb4800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560c01bb42a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560c01bb4760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c01bb44d0_0, 0, 1;
    %jmp T_6.7;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c01bb4400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c01bb4360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c01bb4590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560c01bb4800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560c01bb42a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560c01bb4760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560c01bb44d0_0, 0, 1;
    %jmp T_6.7;
T_6.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560c01bb4400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c01bb4360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c01bb4590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c01bb4800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c01bb42a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c01bb4760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c01bb44d0_0, 0, 1;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c01bb4400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560c01bb4360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c01bb4590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c01bb4800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c01bb42a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c01bb4760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c01bb44d0_0, 0, 1;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x560c01bb34c0;
T_7 ;
    %wait E_0x560c01b83c40;
    %load/vec4 v0x560c01bb38a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v0x560c01bb37e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %jmp T_7.15;
T_7.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560c01bb3700_0, 0, 3;
    %jmp T_7.15;
T_7.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x560c01bb3700_0, 0, 3;
    %jmp T_7.15;
T_7.9 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x560c01bb3700_0, 0, 3;
    %jmp T_7.15;
T_7.10 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x560c01bb3700_0, 0, 3;
    %jmp T_7.15;
T_7.11 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x560c01bb3700_0, 0, 3;
    %jmp T_7.15;
T_7.12 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x560c01bb3700_0, 0, 3;
    %jmp T_7.15;
T_7.13 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x560c01bb3700_0, 0, 3;
    %jmp T_7.15;
T_7.14 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x560c01bb3700_0, 0, 3;
    %jmp T_7.15;
T_7.15 ;
    %pop/vec4 1;
    %jmp T_7.6;
T_7.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560c01bb3700_0, 0, 3;
    %jmp T_7.6;
T_7.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x560c01bb3700_0, 0, 3;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560c01bb3700_0, 0, 3;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560c01bb3700_0, 0, 3;
    %jmp T_7.6;
T_7.5 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x560c01bb3700_0, 0, 3;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x560c01bb4fd0;
T_8 ;
    %wait E_0x560c01bb5260;
    %load/vec4 v0x560c01bb5820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x560c01bb5580_0;
    %ix/getv 3, v0x560c01bb53c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560c01bb5760, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x560c01bb5970;
T_9 ;
    %wait E_0x560c01bb5b50;
    %load/vec4 v0x560c01bb5e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %jmp T_9.2;
T_9.0 ;
    %load/vec4 v0x560c01bb5bd0_0;
    %store/vec4 v0x560c01bb5dc0_0, 0, 16;
    %jmp T_9.2;
T_9.1 ;
    %load/vec4 v0x560c01bb5d00_0;
    %store/vec4 v0x560c01bb5dc0_0, 0, 16;
    %jmp T_9.2;
T_9.2 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x560c01b60740;
T_10 ;
    %wait E_0x560c01bb5260;
    %vpi_call 2 61 "$display", "pc : %b instruction : %b ", v0x560c01bb8650_0, v0x560c01bb7e80_0 {0 0 0};
    %load/vec4 v0x560c01bb8080_0;
    %flag_set/vec4 8;
    %load/vec4 v0x560c01bb7b60_0;
    %load/vec4 v0x560c01bb7fb0_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_10.0, 9;
    %load/vec4 v0x560c01bb8080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x560c01bb8150_0;
    %pad/u 16;
    %store/vec4 v0x560c01bb8650_0, 0, 16;
T_10.2 ;
    %load/vec4 v0x560c01bb7b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x560c01bb7de0_0;
    %pad/u 16;
    %store/vec4 v0x560c01bb8650_0, 0, 16;
T_10.4 ;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x560c01bb8650_0;
    %addi 1, 0, 16;
    %store/vec4 v0x560c01bb8650_0, 0, 16;
T_10.1 ;
    %load/vec4 v0x560c01bb7e80_0;
    %cmpi/e 65535, 0, 16;
    %jmp/0xz  T_10.6, 4;
    %vpi_call 2 72 "$finish" {0 0 0};
T_10.6 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x560c01b60740;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c01bb7c50_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x560c01bb8650_0, 0, 16;
    %vpi_call 2 81 "$dumpfile", "out.vcd" {0 0 0};
    %vpi_call 2 82 "$dumpvars", 32'sb00000000000000000000000000000000, v0x560c01bb7c50_0, v0x560c01bb8c50_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x560c01b60740;
T_12 ;
    %delay 20, 0;
    %load/vec4 v0x560c01bb7c50_0;
    %inv;
    %store/vec4 v0x560c01bb7c50_0, 0, 1;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "cpu.v";
    "././alu/alu.v";
    "././control/aluctrl.v";
    "././muxes/alumux.v";
    "././control/control.v";
    "././imem/imem.v";
    "././mem/mem.v";
    "././muxes/memmux.v";
    "././regfile/regfile.v";
    "././muxes/regfilemux.v";
