[INF:CM0023] Creating log file ../../../../build/regression/YosysBigSimSoft/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] rtl/softusb_navre.v:18:1: No timescale set for "softusb_navre".

[WRN:PA0205] sim/bench.v:2:1: No timescale set for "testbench".

[INF:CP0300] Compilation...

[INF:CP0303] rtl/softusb_navre.v:18:1: Compile module "work@softusb_navre".

[INF:CP0303] sim/bench.v:2:1: Compile module "work@testbench".

[NTE:CP0309] rtl/softusb_navre.v:26:26: Implicit port type (wire) for "pmem_a",
there are 2 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] sim/bench.v:2:1: Top level module "work@testbench".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0708] Writing UHDM DB: ../../../../build/regression/YosysBigSimSoft/slpp_unit/surelog.uhdm ...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 6


[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysBigSim/softusb_navre/rtl/softusb_navre.v | ${SURELOG_DIR}/build/regression/YosysBigSimSoft/roundtrip/softusb_navre_000.v | 192 | 1032 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysBigSim/softusb_navre/sim/bench.v         | ${SURELOG_DIR}/build/regression/YosysBigSimSoft/roundtrip/bench_000.v         | 53 | 139 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysBigSim/softusb_navre/sim/sieve.vh        | ${SURELOG_DIR}/build/regression/YosysBigSimSoft/roundtrip/sieve_000.vh        | 0 | 120 | 

