ECE281_Lab2
===========

# 4-Bit 2's Complement Adder

### C3C Kevin Cabusora
### Dr. Neebel
### ECE 281
### 18 February 2014

Prelab 
===========

## Testbench Screenshot

![alt text][Testbench_Screenshot.PNG]

[Testbench_Screenshot.PNG]: https://github.com/KevinCabusora/ECE281_Lab2/blob/master/Testbench_Screenshot.PNG?raw=true "Testbench_Screenshot.PNG"

## VHDL Files

[Full Adder VHDL](Full_Adder.vhd)
[Full Adder Testbench](Lab2_Full_Adder_Testbench.vhd)

## Truth Table

|  A |  B | Cin| Sum|Cout|
|----|----|----|----|----|
| 0  | 0  | 0  | 0  | 0  |
| 0  | 0  | 1  | 1  | 0  |
| 0  | 1  | 0  | 1  | 0  |
| 0  | 1  | 1  | 0  | 1  |
| 1  | 0  | 0  | 1  | 0  |
| 1  | 0  | 1  | 0  | 1  |
| 1  | 1  | 0  | 0  | 1  |
| 1  | 1  | 1  | 1  | 1  | 

## Schematic

![alt text][Schematic.PNG]

[Schematic.PNG]: https://github.com/KevinCabusora/ECE281_Lab2/blob/master/Schematic.PNG?raw=true "Schematic.PNG"

Main Lab
==========


