
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.162443                       # Number of seconds simulated
sim_ticks                                162443389000                       # Number of ticks simulated
final_tick                               8997557449500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  92750                       # Simulator instruction rate (inst/s)
host_op_rate                                   123237                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              150666900                       # Simulator tick rate (ticks/s)
host_mem_usage                                2221164                       # Number of bytes of host memory used
host_seconds                                  1078.16                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     132869130                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst              8448                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           1187008                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1195456                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst         8448                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            8448                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       202240                       # Number of bytes written to this memory
system.physmem.bytes_written::total            202240                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                132                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              18547                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 18679                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3160                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3160                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst                52006                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data              7307210                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 7359216                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst           52006                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              52006                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           1244988                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                1244988                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           1244988                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst               52006                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data             7307210                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                8604204                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                          14572                       # number of replacements
system.l2.tagsinuse                       3952.385646                       # Cycle average of tags in use
system.l2.total_refs                           840515                       # Total number of references to valid blocks.
system.l2.sampled_refs                          18665                       # Sample count of references to valid blocks.
system.l2.avg_refs                          45.031610                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   8997490974000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           104.379520                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst              15.222911                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            3832.783215                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.025483                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.003717                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.935738                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.964938                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.data               680850                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  680850                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           160836                       # number of Writeback hits
system.l2.Writeback_hits::total                160836                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              25211                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 25211                       # number of ReadExReq hits
system.l2.demand_hits::cpu.data                706061                       # number of demand (read+write) hits
system.l2.demand_hits::total                   706061                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               706061                       # number of overall hits
system.l2.overall_hits::total                  706061                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                132                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data              18063                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 18195                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              484                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 484                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 132                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               18547                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18679                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                132                       # number of overall misses
system.l2.overall_misses::cpu.data              18547                       # number of overall misses
system.l2.overall_misses::total                 18679                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst      6976000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data    944172500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       951148500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     25222000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      25222000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst       6976000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     969394500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        976370500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst      6976000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    969394500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       976370500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              132                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           698913                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              699045                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       160836                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            160836                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          25695                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             25695                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               132                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            724608                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               724740                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              132                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           724608                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              724740                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.025844                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.026028                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.018836                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.018836                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.025596                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.025773                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.025596                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.025773                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 52848.484848                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52271.079001                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52275.267931                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52111.570248                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52111.570248                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 52848.484848                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52266.916482                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52271.026286                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 52848.484848                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52266.916482                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52271.026286                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3160                       # number of writebacks
system.l2.writebacks::total                      3160                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           132                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data         18063                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            18195                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          484                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            484                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          18547                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18679                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         18547                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18679                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst      5357000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data    723178500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    728535500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     19375000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     19375000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst      5357000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    742553500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    747910500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst      5357000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    742553500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    747910500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.025844                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.026028                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.018836                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.018836                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.025596                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.025773                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.025596                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.025773                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40583.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40036.455738                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40040.423193                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40030.991736                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40030.991736                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40583.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40036.313150                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40040.178810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40583.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40036.313150                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40040.178810                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 5674364                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5674364                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            189503                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4350140                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4337468                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.708699                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        324886778                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            8917100                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      100538783                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     5674364                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4337468                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      71631397                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  379006                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              236769661                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                   8781586                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  6178                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          317507661                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.420878                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.803474                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                247667813     78.00%     78.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  6047571      1.90%     79.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 63792277     20.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            317507661                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.017466                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.309458                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 55659401                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             191905821                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  49729073                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              20023860                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 189503                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              133459735                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 189503                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 72625200                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               149671540                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  30895148                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              64126269                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              133219472                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               39683396                       # Number of times rename has blocked due to IQ full
system.cpu.rename.RenamedOperands           154118672                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             349955822                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        122005520                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         227950302                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             153629900                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   488769                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  86383068                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             22196163                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4622749                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  132985346                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                   1                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 132984656                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               414                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            6779                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        18031                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              1                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     317507661                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.418839                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.585721                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           200343725     63.10%     63.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           101343216     31.92%     95.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            15820720      4.98%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       317507661                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               9040403    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             14887      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              44285198     33.30%     33.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     33.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     33.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            61865659     46.52%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             22196163     16.69%     96.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4622749      3.48%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              132984656                       # Type of FU issued
system.cpu.iq.rate                           0.409326                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     9040403                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.067981                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          419067419                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          50786107                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     50773059                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           173450371                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           82206019                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     82149725                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               50764992                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                91245180                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           591789                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         5112                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        17477                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 189503                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                27482843                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               7562835                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           132985347                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            144997                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              22196163                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              4622749                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                4570264                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         106153                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        83350                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               189503                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             132924405                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              22192672                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             60251                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     26815097                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  5672435                       # Number of branches executed
system.cpu.iew.exec_stores                    4622425                       # Number of stores executed
system.cpu.iew.exec_rate                     0.409141                       # Inst execution rate
system.cpu.iew.wb_sent                      132922784                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     132922784                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  20738436                       # num instructions producing a value
system.cpu.iew.wb_consumers                  28374432                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.409136                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.730885                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          116217                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts            189503                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    317318158                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.418725                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.581858                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    199547683     62.89%     62.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    102671820     32.36%     95.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     15098655      4.76%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    317318158                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              132869130                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       26796323                       # Number of memory references committed
system.cpu.commit.loads                      22191051                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    5672435                       # Number of branches committed
system.cpu.commit.fp_insts                   82142745                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  73405045                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              15098655                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    435204850                       # The number of ROB reads
system.cpu.rob.rob_writes                   266160199                       # The number of ROB writes
system.cpu.timesIdled                          619570                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         7379117                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     132869130                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               3.248868                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.248868                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.307800                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.307800                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                148595723                       # number of integer regfile reads
system.cpu.int_regfile_writes                77401750                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 161955753                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 76265435                       # number of floating regfile writes
system.cpu.misc_regfile_reads                38762881                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      3                       # number of replacements
system.cpu.icache.tagsinuse                117.602315                       # Cycle average of tags in use
system.cpu.icache.total_refs                  8781453                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    132                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               66526.159091                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     117.602315                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.229692                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.229692                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst      8781453                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8781453                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       8781453                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8781453                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      8781453                       # number of overall hits
system.cpu.icache.overall_hits::total         8781453                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          133                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           133                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          133                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            133                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          133                       # number of overall misses
system.cpu.icache.overall_misses::total           133                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      7422000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7422000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      7422000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7422000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      7422000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7422000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      8781586                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8781586                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      8781586                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8781586                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      8781586                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8781586                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000015                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000015                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55804.511278                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55804.511278                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 55804.511278                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55804.511278                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 55804.511278                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55804.511278                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          132                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          132                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          132                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          132                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          132                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          132                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      7109500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7109500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      7109500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7109500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      7109500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7109500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53859.848485                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53859.848485                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53859.848485                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53859.848485                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53859.848485                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53859.848485                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 724096                       # number of replacements
system.cpu.dcache.tagsinuse                511.868901                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 25166980                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 724608                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  34.731855                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           8835645716000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.868901                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999744                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999744                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     20587403                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20587403                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4579577                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4579577                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      25166980                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         25166980                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     25166980                       # number of overall hits
system.cpu.dcache.overall_hits::total        25166980                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1013480                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1013480                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        25695                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        25695                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      1039175                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1039175                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1039175                       # number of overall misses
system.cpu.dcache.overall_misses::total       1039175                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  13789669000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13789669000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    354418000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    354418000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  14144087000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14144087000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  14144087000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14144087000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     21600883                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21600883                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4605272                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4605272                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26206155                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26206155                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26206155                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26206155                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.046918                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.046918                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005579                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005579                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.039654                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039654                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.039654                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039654                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13606.256660                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13606.256660                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 13793.267173                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13793.267173                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13610.880747                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13610.880747                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13610.880747                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13610.880747                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       160836                       # number of writebacks
system.cpu.dcache.writebacks::total            160836                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       314567                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       314567                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       314567                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       314567                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       314567                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       314567                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       698913                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       698913                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        25695                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        25695                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       724608                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       724608                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       724608                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       724608                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   8453244500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8453244500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    303028000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    303028000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   8756272500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8756272500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   8756272500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8756272500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.032356                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032356                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005579                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005579                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.027650                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027650                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.027650                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027650                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12094.845138                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12094.845138                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11793.267173                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11793.267173                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 12084.151017                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12084.151017                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 12084.151017                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12084.151017                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
