$comment
	File created using the following command:
		vcd file MIPS_VHDL.msim.vcd -direction
$end
$date
	Fri Apr  7 12:08:38 2017
$end
$version
	ModelSim Version 10.4b
$end
$timescale
	1ps
$end

$scope module mips_vhdl_vlg_vec_tst $end
$var reg 32 ! entrada [31:0] $end
$var wire 1 " saida [31] $end
$var wire 1 # saida [30] $end
$var wire 1 $ saida [29] $end
$var wire 1 % saida [28] $end
$var wire 1 & saida [27] $end
$var wire 1 ' saida [26] $end
$var wire 1 ( saida [25] $end
$var wire 1 ) saida [24] $end
$var wire 1 * saida [23] $end
$var wire 1 + saida [22] $end
$var wire 1 , saida [21] $end
$var wire 1 - saida [20] $end
$var wire 1 . saida [19] $end
$var wire 1 / saida [18] $end
$var wire 1 0 saida [17] $end
$var wire 1 1 saida [16] $end
$var wire 1 2 saida [15] $end
$var wire 1 3 saida [14] $end
$var wire 1 4 saida [13] $end
$var wire 1 5 saida [12] $end
$var wire 1 6 saida [11] $end
$var wire 1 7 saida [10] $end
$var wire 1 8 saida [9] $end
$var wire 1 9 saida [8] $end
$var wire 1 : saida [7] $end
$var wire 1 ; saida [6] $end
$var wire 1 < saida [5] $end
$var wire 1 = saida [4] $end
$var wire 1 > saida [3] $end
$var wire 1 ? saida [2] $end
$var wire 1 @ saida [1] $end
$var wire 1 A saida [0] $end

$scope module i1 $end
$var wire 1 B gnd $end
$var wire 1 C vcc $end
$var wire 1 D unknown $end
$var tri1 1 E devclrn $end
$var tri1 1 F devpor $end
$var tri1 1 G devoe $end
$var wire 1 H entrada[19]~input_o $end
$var wire 1 I entrada[30]~input_o $end
$var wire 1 J entrada[31]~input_o $end
$var wire 1 K saida[0]~output_o $end
$var wire 1 L saida[1]~output_o $end
$var wire 1 M saida[2]~output_o $end
$var wire 1 N saida[3]~output_o $end
$var wire 1 O saida[4]~output_o $end
$var wire 1 P saida[5]~output_o $end
$var wire 1 Q saida[6]~output_o $end
$var wire 1 R saida[7]~output_o $end
$var wire 1 S saida[8]~output_o $end
$var wire 1 T saida[9]~output_o $end
$var wire 1 U saida[10]~output_o $end
$var wire 1 V saida[11]~output_o $end
$var wire 1 W saida[12]~output_o $end
$var wire 1 X saida[13]~output_o $end
$var wire 1 Y saida[14]~output_o $end
$var wire 1 Z saida[15]~output_o $end
$var wire 1 [ saida[16]~output_o $end
$var wire 1 \ saida[17]~output_o $end
$var wire 1 ] saida[18]~output_o $end
$var wire 1 ^ saida[19]~output_o $end
$var wire 1 _ saida[20]~output_o $end
$var wire 1 ` saida[21]~output_o $end
$var wire 1 a saida[22]~output_o $end
$var wire 1 b saida[23]~output_o $end
$var wire 1 c saida[24]~output_o $end
$var wire 1 d saida[25]~output_o $end
$var wire 1 e saida[26]~output_o $end
$var wire 1 f saida[27]~output_o $end
$var wire 1 g saida[28]~output_o $end
$var wire 1 h saida[29]~output_o $end
$var wire 1 i saida[30]~output_o $end
$var wire 1 j saida[31]~output_o $end
$var wire 1 k entrada[0]~input_o $end
$var wire 1 l entrada[1]~input_o $end
$var wire 1 m entrada[2]~input_o $end
$var wire 1 n entrada[3]~input_o $end
$var wire 1 o entrada[4]~input_o $end
$var wire 1 p entrada[5]~input_o $end
$var wire 1 q entrada[6]~input_o $end
$var wire 1 r entrada[7]~input_o $end
$var wire 1 s entrada[8]~input_o $end
$var wire 1 t entrada[9]~input_o $end
$var wire 1 u entrada[10]~input_o $end
$var wire 1 v entrada[11]~input_o $end
$var wire 1 w entrada[12]~input_o $end
$var wire 1 x entrada[13]~input_o $end
$var wire 1 y entrada[14]~input_o $end
$var wire 1 z entrada[15]~input_o $end
$var wire 1 { entrada[16]~input_o $end
$var wire 1 | entrada[17]~input_o $end
$var wire 1 } entrada[18]~input_o $end
$var wire 1 ~ entrada[29]~input_o $end
$var wire 1 !! entrada[20]~input_o $end
$var wire 1 "! entrada[21]~input_o $end
$var wire 1 #! entrada[22]~input_o $end
$var wire 1 $! entrada[23]~input_o $end
$var wire 1 %! entrada[24]~input_o $end
$var wire 1 &! entrada[25]~input_o $end
$var wire 1 '! entrada[26]~input_o $end
$var wire 1 (! entrada[27]~input_o $end
$var wire 1 )! entrada[28]~input_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111111111111111111111111111111 !
0A
0@
1?
1>
1=
1<
1;
1:
19
18
17
16
15
14
13
12
11
10
1/
1.
1-
1,
1+
1*
1)
1(
1'
1&
1%
1$
1#
1"
0B
1C
xD
1E
1F
1G
1H
1I
1J
0K
0L
1M
1N
1O
1P
1Q
1R
1S
1T
1U
1V
1W
1X
1Y
1Z
1[
1\
1]
1^
1_
1`
1a
1b
1c
1d
1e
1f
1g
1h
1i
1j
1k
1l
1m
1n
1o
1p
1q
1r
1s
1t
1u
1v
1w
1x
1y
1z
1{
1|
1}
1~
1!!
1"!
1#!
1$!
1%!
1&!
1'!
1(!
1)!
$end
#1000000
