
STM32H562RGV6_display_board_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000024c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011be8  0800024c  0800024c  0000124c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000624  08011e34  08011e34  00012e34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012458  08012458  00014070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08012458  08012458  00013458  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012460  08012460  00014070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012460  08012460  00013460  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08012464  08012464  00013464  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08012468  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008b0  20000070  080124d8  00014070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000920  080124d8  00014920  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  00014070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001fdf1  00000000  00000000  000140a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b8d  00000000  00000000  00033e97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a88  00000000  00000000  00037a28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014a3  00000000  00000000  000394b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00033002  00000000  00000000  0003a953  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023398  00000000  00000000  0006d955  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00146e65  00000000  00000000  00090ced  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001d7b52  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007d8c  00000000  00000000  001d7b98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loclists 0000007b  00000000  00000000  001df924  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000008d  00000000  00000000  001df99f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800024c <__do_global_dtors_aux>:
 800024c:	b510      	push	{r4, lr}
 800024e:	4c05      	ldr	r4, [pc, #20]	@ (8000264 <__do_global_dtors_aux+0x18>)
 8000250:	7823      	ldrb	r3, [r4, #0]
 8000252:	b933      	cbnz	r3, 8000262 <__do_global_dtors_aux+0x16>
 8000254:	4b04      	ldr	r3, [pc, #16]	@ (8000268 <__do_global_dtors_aux+0x1c>)
 8000256:	b113      	cbz	r3, 800025e <__do_global_dtors_aux+0x12>
 8000258:	4804      	ldr	r0, [pc, #16]	@ (800026c <__do_global_dtors_aux+0x20>)
 800025a:	f3af 8000 	nop.w
 800025e:	2301      	movs	r3, #1
 8000260:	7023      	strb	r3, [r4, #0]
 8000262:	bd10      	pop	{r4, pc}
 8000264:	20000070 	.word	0x20000070
 8000268:	00000000 	.word	0x00000000
 800026c:	08011e1c 	.word	0x08011e1c

08000270 <frame_dummy>:
 8000270:	b508      	push	{r3, lr}
 8000272:	4b03      	ldr	r3, [pc, #12]	@ (8000280 <frame_dummy+0x10>)
 8000274:	b11b      	cbz	r3, 800027e <frame_dummy+0xe>
 8000276:	4903      	ldr	r1, [pc, #12]	@ (8000284 <frame_dummy+0x14>)
 8000278:	4803      	ldr	r0, [pc, #12]	@ (8000288 <frame_dummy+0x18>)
 800027a:	f3af 8000 	nop.w
 800027e:	bd08      	pop	{r3, pc}
 8000280:	00000000 	.word	0x00000000
 8000284:	20000074 	.word	0x20000074
 8000288:	08011e1c 	.word	0x08011e1c

0800028c <strlen>:
 800028c:	4603      	mov	r3, r0
 800028e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000292:	2a00      	cmp	r2, #0
 8000294:	d1fb      	bne.n	800028e <strlen+0x2>
 8000296:	1a18      	subs	r0, r3, r0
 8000298:	3801      	subs	r0, #1
 800029a:	4770      	bx	lr

0800029c <__aeabi_uldivmod>:
 800029c:	b953      	cbnz	r3, 80002b4 <__aeabi_uldivmod+0x18>
 800029e:	b94a      	cbnz	r2, 80002b4 <__aeabi_uldivmod+0x18>
 80002a0:	2900      	cmp	r1, #0
 80002a2:	bf08      	it	eq
 80002a4:	2800      	cmpeq	r0, #0
 80002a6:	bf1c      	itt	ne
 80002a8:	f04f 31ff 	movne.w	r1, #4294967295
 80002ac:	f04f 30ff 	movne.w	r0, #4294967295
 80002b0:	f000 b9b0 	b.w	8000614 <__aeabi_idiv0>
 80002b4:	f1ad 0c08 	sub.w	ip, sp, #8
 80002b8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002bc:	f000 f806 	bl	80002cc <__udivmoddi4>
 80002c0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002c8:	b004      	add	sp, #16
 80002ca:	4770      	bx	lr

080002cc <__udivmoddi4>:
 80002cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002d0:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80002d2:	4688      	mov	r8, r1
 80002d4:	4604      	mov	r4, r0
 80002d6:	468e      	mov	lr, r1
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d14a      	bne.n	8000372 <__udivmoddi4+0xa6>
 80002dc:	428a      	cmp	r2, r1
 80002de:	4617      	mov	r7, r2
 80002e0:	d95f      	bls.n	80003a2 <__udivmoddi4+0xd6>
 80002e2:	fab2 f682 	clz	r6, r2
 80002e6:	b14e      	cbz	r6, 80002fc <__udivmoddi4+0x30>
 80002e8:	f1c6 0320 	rsb	r3, r6, #32
 80002ec:	fa01 fe06 	lsl.w	lr, r1, r6
 80002f0:	40b7      	lsls	r7, r6
 80002f2:	40b4      	lsls	r4, r6
 80002f4:	fa20 f303 	lsr.w	r3, r0, r3
 80002f8:	ea43 0e0e 	orr.w	lr, r3, lr
 80002fc:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000300:	fa1f fc87 	uxth.w	ip, r7
 8000304:	0c23      	lsrs	r3, r4, #16
 8000306:	fbbe f1f8 	udiv	r1, lr, r8
 800030a:	fb08 ee11 	mls	lr, r8, r1, lr
 800030e:	fb01 f20c 	mul.w	r2, r1, ip
 8000312:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000316:	429a      	cmp	r2, r3
 8000318:	d907      	bls.n	800032a <__udivmoddi4+0x5e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000320:	d202      	bcs.n	8000328 <__udivmoddi4+0x5c>
 8000322:	429a      	cmp	r2, r3
 8000324:	f200 8154 	bhi.w	80005d0 <__udivmoddi4+0x304>
 8000328:	4601      	mov	r1, r0
 800032a:	1a9b      	subs	r3, r3, r2
 800032c:	b2a2      	uxth	r2, r4
 800032e:	fbb3 f0f8 	udiv	r0, r3, r8
 8000332:	fb08 3310 	mls	r3, r8, r0, r3
 8000336:	fb00 fc0c 	mul.w	ip, r0, ip
 800033a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800033e:	4594      	cmp	ip, r2
 8000340:	d90b      	bls.n	800035a <__udivmoddi4+0x8e>
 8000342:	18ba      	adds	r2, r7, r2
 8000344:	f100 33ff 	add.w	r3, r0, #4294967295
 8000348:	bf2c      	ite	cs
 800034a:	2401      	movcs	r4, #1
 800034c:	2400      	movcc	r4, #0
 800034e:	4594      	cmp	ip, r2
 8000350:	d902      	bls.n	8000358 <__udivmoddi4+0x8c>
 8000352:	2c00      	cmp	r4, #0
 8000354:	f000 813f 	beq.w	80005d6 <__udivmoddi4+0x30a>
 8000358:	4618      	mov	r0, r3
 800035a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800035e:	eba2 020c 	sub.w	r2, r2, ip
 8000362:	2100      	movs	r1, #0
 8000364:	b11d      	cbz	r5, 800036e <__udivmoddi4+0xa2>
 8000366:	40f2      	lsrs	r2, r6
 8000368:	2300      	movs	r3, #0
 800036a:	e9c5 2300 	strd	r2, r3, [r5]
 800036e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000372:	428b      	cmp	r3, r1
 8000374:	d905      	bls.n	8000382 <__udivmoddi4+0xb6>
 8000376:	b10d      	cbz	r5, 800037c <__udivmoddi4+0xb0>
 8000378:	e9c5 0100 	strd	r0, r1, [r5]
 800037c:	2100      	movs	r1, #0
 800037e:	4608      	mov	r0, r1
 8000380:	e7f5      	b.n	800036e <__udivmoddi4+0xa2>
 8000382:	fab3 f183 	clz	r1, r3
 8000386:	2900      	cmp	r1, #0
 8000388:	d14e      	bne.n	8000428 <__udivmoddi4+0x15c>
 800038a:	4543      	cmp	r3, r8
 800038c:	f0c0 8112 	bcc.w	80005b4 <__udivmoddi4+0x2e8>
 8000390:	4282      	cmp	r2, r0
 8000392:	f240 810f 	bls.w	80005b4 <__udivmoddi4+0x2e8>
 8000396:	4608      	mov	r0, r1
 8000398:	2d00      	cmp	r5, #0
 800039a:	d0e8      	beq.n	800036e <__udivmoddi4+0xa2>
 800039c:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a0:	e7e5      	b.n	800036e <__udivmoddi4+0xa2>
 80003a2:	2a00      	cmp	r2, #0
 80003a4:	f000 80ac 	beq.w	8000500 <__udivmoddi4+0x234>
 80003a8:	fab2 f682 	clz	r6, r2
 80003ac:	2e00      	cmp	r6, #0
 80003ae:	f040 80bb 	bne.w	8000528 <__udivmoddi4+0x25c>
 80003b2:	1a8b      	subs	r3, r1, r2
 80003b4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80003b8:	b2bc      	uxth	r4, r7
 80003ba:	2101      	movs	r1, #1
 80003bc:	0c02      	lsrs	r2, r0, #16
 80003be:	b280      	uxth	r0, r0
 80003c0:	fbb3 fcfe 	udiv	ip, r3, lr
 80003c4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003c8:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 80003cc:	fb04 f20c 	mul.w	r2, r4, ip
 80003d0:	429a      	cmp	r2, r3
 80003d2:	d90e      	bls.n	80003f2 <__udivmoddi4+0x126>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003da:	bf2c      	ite	cs
 80003dc:	f04f 0901 	movcs.w	r9, #1
 80003e0:	f04f 0900 	movcc.w	r9, #0
 80003e4:	429a      	cmp	r2, r3
 80003e6:	d903      	bls.n	80003f0 <__udivmoddi4+0x124>
 80003e8:	f1b9 0f00 	cmp.w	r9, #0
 80003ec:	f000 80ec 	beq.w	80005c8 <__udivmoddi4+0x2fc>
 80003f0:	46c4      	mov	ip, r8
 80003f2:	1a9b      	subs	r3, r3, r2
 80003f4:	fbb3 f8fe 	udiv	r8, r3, lr
 80003f8:	fb0e 3318 	mls	r3, lr, r8, r3
 80003fc:	fb04 f408 	mul.w	r4, r4, r8
 8000400:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000404:	4294      	cmp	r4, r2
 8000406:	d90b      	bls.n	8000420 <__udivmoddi4+0x154>
 8000408:	18ba      	adds	r2, r7, r2
 800040a:	f108 33ff 	add.w	r3, r8, #4294967295
 800040e:	bf2c      	ite	cs
 8000410:	2001      	movcs	r0, #1
 8000412:	2000      	movcc	r0, #0
 8000414:	4294      	cmp	r4, r2
 8000416:	d902      	bls.n	800041e <__udivmoddi4+0x152>
 8000418:	2800      	cmp	r0, #0
 800041a:	f000 80d1 	beq.w	80005c0 <__udivmoddi4+0x2f4>
 800041e:	4698      	mov	r8, r3
 8000420:	1b12      	subs	r2, r2, r4
 8000422:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000426:	e79d      	b.n	8000364 <__udivmoddi4+0x98>
 8000428:	f1c1 0620 	rsb	r6, r1, #32
 800042c:	408b      	lsls	r3, r1
 800042e:	fa08 f401 	lsl.w	r4, r8, r1
 8000432:	fa00 f901 	lsl.w	r9, r0, r1
 8000436:	fa22 f706 	lsr.w	r7, r2, r6
 800043a:	fa28 f806 	lsr.w	r8, r8, r6
 800043e:	408a      	lsls	r2, r1
 8000440:	431f      	orrs	r7, r3
 8000442:	fa20 f306 	lsr.w	r3, r0, r6
 8000446:	0c38      	lsrs	r0, r7, #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa1f fc87 	uxth.w	ip, r7
 800044e:	0c1c      	lsrs	r4, r3, #16
 8000450:	fbb8 fef0 	udiv	lr, r8, r0
 8000454:	fb00 881e 	mls	r8, r0, lr, r8
 8000458:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 800045c:	fb0e f80c 	mul.w	r8, lr, ip
 8000460:	45a0      	cmp	r8, r4
 8000462:	d90e      	bls.n	8000482 <__udivmoddi4+0x1b6>
 8000464:	193c      	adds	r4, r7, r4
 8000466:	f10e 3aff 	add.w	sl, lr, #4294967295
 800046a:	bf2c      	ite	cs
 800046c:	f04f 0b01 	movcs.w	fp, #1
 8000470:	f04f 0b00 	movcc.w	fp, #0
 8000474:	45a0      	cmp	r8, r4
 8000476:	d903      	bls.n	8000480 <__udivmoddi4+0x1b4>
 8000478:	f1bb 0f00 	cmp.w	fp, #0
 800047c:	f000 80b8 	beq.w	80005f0 <__udivmoddi4+0x324>
 8000480:	46d6      	mov	lr, sl
 8000482:	eba4 0408 	sub.w	r4, r4, r8
 8000486:	fa1f f883 	uxth.w	r8, r3
 800048a:	fbb4 f3f0 	udiv	r3, r4, r0
 800048e:	fb00 4413 	mls	r4, r0, r3, r4
 8000492:	fb03 fc0c 	mul.w	ip, r3, ip
 8000496:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 800049a:	45a4      	cmp	ip, r4
 800049c:	d90e      	bls.n	80004bc <__udivmoddi4+0x1f0>
 800049e:	193c      	adds	r4, r7, r4
 80004a0:	f103 30ff 	add.w	r0, r3, #4294967295
 80004a4:	bf2c      	ite	cs
 80004a6:	f04f 0801 	movcs.w	r8, #1
 80004aa:	f04f 0800 	movcc.w	r8, #0
 80004ae:	45a4      	cmp	ip, r4
 80004b0:	d903      	bls.n	80004ba <__udivmoddi4+0x1ee>
 80004b2:	f1b8 0f00 	cmp.w	r8, #0
 80004b6:	f000 809f 	beq.w	80005f8 <__udivmoddi4+0x32c>
 80004ba:	4603      	mov	r3, r0
 80004bc:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004c0:	eba4 040c 	sub.w	r4, r4, ip
 80004c4:	fba0 ec02 	umull	lr, ip, r0, r2
 80004c8:	4564      	cmp	r4, ip
 80004ca:	4673      	mov	r3, lr
 80004cc:	46e0      	mov	r8, ip
 80004ce:	d302      	bcc.n	80004d6 <__udivmoddi4+0x20a>
 80004d0:	d107      	bne.n	80004e2 <__udivmoddi4+0x216>
 80004d2:	45f1      	cmp	r9, lr
 80004d4:	d205      	bcs.n	80004e2 <__udivmoddi4+0x216>
 80004d6:	ebbe 0302 	subs.w	r3, lr, r2
 80004da:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004de:	3801      	subs	r0, #1
 80004e0:	46e0      	mov	r8, ip
 80004e2:	b15d      	cbz	r5, 80004fc <__udivmoddi4+0x230>
 80004e4:	ebb9 0203 	subs.w	r2, r9, r3
 80004e8:	eb64 0408 	sbc.w	r4, r4, r8
 80004ec:	fa04 f606 	lsl.w	r6, r4, r6
 80004f0:	fa22 f301 	lsr.w	r3, r2, r1
 80004f4:	40cc      	lsrs	r4, r1
 80004f6:	431e      	orrs	r6, r3
 80004f8:	e9c5 6400 	strd	r6, r4, [r5]
 80004fc:	2100      	movs	r1, #0
 80004fe:	e736      	b.n	800036e <__udivmoddi4+0xa2>
 8000500:	fbb1 fcf2 	udiv	ip, r1, r2
 8000504:	0c01      	lsrs	r1, r0, #16
 8000506:	4614      	mov	r4, r2
 8000508:	b280      	uxth	r0, r0
 800050a:	4696      	mov	lr, r2
 800050c:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000510:	2620      	movs	r6, #32
 8000512:	4690      	mov	r8, r2
 8000514:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000518:	4610      	mov	r0, r2
 800051a:	fbb1 f1f2 	udiv	r1, r1, r2
 800051e:	eba3 0308 	sub.w	r3, r3, r8
 8000522:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000526:	e74b      	b.n	80003c0 <__udivmoddi4+0xf4>
 8000528:	40b7      	lsls	r7, r6
 800052a:	f1c6 0320 	rsb	r3, r6, #32
 800052e:	fa01 f206 	lsl.w	r2, r1, r6
 8000532:	fa21 f803 	lsr.w	r8, r1, r3
 8000536:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800053a:	fa20 f303 	lsr.w	r3, r0, r3
 800053e:	b2bc      	uxth	r4, r7
 8000540:	40b0      	lsls	r0, r6
 8000542:	4313      	orrs	r3, r2
 8000544:	0c02      	lsrs	r2, r0, #16
 8000546:	0c19      	lsrs	r1, r3, #16
 8000548:	b280      	uxth	r0, r0
 800054a:	fbb8 f9fe 	udiv	r9, r8, lr
 800054e:	fb0e 8819 	mls	r8, lr, r9, r8
 8000552:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000556:	fb09 f804 	mul.w	r8, r9, r4
 800055a:	4588      	cmp	r8, r1
 800055c:	d951      	bls.n	8000602 <__udivmoddi4+0x336>
 800055e:	1879      	adds	r1, r7, r1
 8000560:	f109 3cff 	add.w	ip, r9, #4294967295
 8000564:	bf2c      	ite	cs
 8000566:	f04f 0a01 	movcs.w	sl, #1
 800056a:	f04f 0a00 	movcc.w	sl, #0
 800056e:	4588      	cmp	r8, r1
 8000570:	d902      	bls.n	8000578 <__udivmoddi4+0x2ac>
 8000572:	f1ba 0f00 	cmp.w	sl, #0
 8000576:	d031      	beq.n	80005dc <__udivmoddi4+0x310>
 8000578:	eba1 0108 	sub.w	r1, r1, r8
 800057c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000580:	fb09 f804 	mul.w	r8, r9, r4
 8000584:	fb0e 1119 	mls	r1, lr, r9, r1
 8000588:	b29b      	uxth	r3, r3
 800058a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800058e:	4543      	cmp	r3, r8
 8000590:	d235      	bcs.n	80005fe <__udivmoddi4+0x332>
 8000592:	18fb      	adds	r3, r7, r3
 8000594:	f109 31ff 	add.w	r1, r9, #4294967295
 8000598:	bf2c      	ite	cs
 800059a:	f04f 0a01 	movcs.w	sl, #1
 800059e:	f04f 0a00 	movcc.w	sl, #0
 80005a2:	4543      	cmp	r3, r8
 80005a4:	d2bb      	bcs.n	800051e <__udivmoddi4+0x252>
 80005a6:	f1ba 0f00 	cmp.w	sl, #0
 80005aa:	d1b8      	bne.n	800051e <__udivmoddi4+0x252>
 80005ac:	f1a9 0102 	sub.w	r1, r9, #2
 80005b0:	443b      	add	r3, r7
 80005b2:	e7b4      	b.n	800051e <__udivmoddi4+0x252>
 80005b4:	1a84      	subs	r4, r0, r2
 80005b6:	eb68 0203 	sbc.w	r2, r8, r3
 80005ba:	2001      	movs	r0, #1
 80005bc:	4696      	mov	lr, r2
 80005be:	e6eb      	b.n	8000398 <__udivmoddi4+0xcc>
 80005c0:	443a      	add	r2, r7
 80005c2:	f1a8 0802 	sub.w	r8, r8, #2
 80005c6:	e72b      	b.n	8000420 <__udivmoddi4+0x154>
 80005c8:	f1ac 0c02 	sub.w	ip, ip, #2
 80005cc:	443b      	add	r3, r7
 80005ce:	e710      	b.n	80003f2 <__udivmoddi4+0x126>
 80005d0:	3902      	subs	r1, #2
 80005d2:	443b      	add	r3, r7
 80005d4:	e6a9      	b.n	800032a <__udivmoddi4+0x5e>
 80005d6:	443a      	add	r2, r7
 80005d8:	3802      	subs	r0, #2
 80005da:	e6be      	b.n	800035a <__udivmoddi4+0x8e>
 80005dc:	eba7 0808 	sub.w	r8, r7, r8
 80005e0:	f1a9 0c02 	sub.w	ip, r9, #2
 80005e4:	4441      	add	r1, r8
 80005e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005ea:	fb09 f804 	mul.w	r8, r9, r4
 80005ee:	e7c9      	b.n	8000584 <__udivmoddi4+0x2b8>
 80005f0:	f1ae 0e02 	sub.w	lr, lr, #2
 80005f4:	443c      	add	r4, r7
 80005f6:	e744      	b.n	8000482 <__udivmoddi4+0x1b6>
 80005f8:	3b02      	subs	r3, #2
 80005fa:	443c      	add	r4, r7
 80005fc:	e75e      	b.n	80004bc <__udivmoddi4+0x1f0>
 80005fe:	4649      	mov	r1, r9
 8000600:	e78d      	b.n	800051e <__udivmoddi4+0x252>
 8000602:	eba1 0108 	sub.w	r1, r1, r8
 8000606:	46cc      	mov	ip, r9
 8000608:	fbb1 f9fe 	udiv	r9, r1, lr
 800060c:	fb09 f804 	mul.w	r8, r9, r4
 8000610:	e7b8      	b.n	8000584 <__udivmoddi4+0x2b8>
 8000612:	bf00      	nop

08000614 <__aeabi_idiv0>:
 8000614:	4770      	bx	lr
 8000616:	bf00      	nop

08000618 <Plot_GUI_screen_1>:

}
*/

void Plot_GUI_screen_1()
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b086      	sub	sp, #24
 800061c:	af02      	add	r7, sp, #8

    uint16_t trace_color = LIGHTER_GREEN; //
 800061e:	f248 7393 	movw	r3, #34707	@ 0x8793
 8000622:	817b      	strh	r3, [r7, #10]
    uint16_t via_color = LIGHTER_GREEN;   //
 8000624:	f248 7393 	movw	r3, #34707	@ 0x8793
 8000628:	813b      	strh	r3, [r7, #8]
    uint16_t comp_color = LIGHTER_GREEN;  //
 800062a:	f248 7393 	movw	r3, #34707	@ 0x8793
 800062e:	80fb      	strh	r3, [r7, #6]
    uint16_t label_color = WHITE;         //
 8000630:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000634:	80bb      	strh	r3, [r7, #4]
    uint16_t battery_color = WHITE;       //
 8000636:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800063a:	807b      	strh	r3, [r7, #2]

    // Clear screen with black (optional)
    ILI9488_FillScreen(DARKER_GREEN);
 800063c:	f641 40a7 	movw	r0, #7335	@ 0x1ca7
 8000640:	f001 fd44 	bl	80020cc <ILI9488_FillScreen>
    HAL_Delay(200);
 8000644:	20c8      	movs	r0, #200	@ 0xc8
 8000646:	f003 fd9f 	bl	8004188 <HAL_Delay>

    // --- Top bus traces ---
    ILI9488_drawThickLine(20, 40, 460, 40, 3, trace_color);
 800064a:	897b      	ldrh	r3, [r7, #10]
 800064c:	9301      	str	r3, [sp, #4]
 800064e:	2303      	movs	r3, #3
 8000650:	9300      	str	r3, [sp, #0]
 8000652:	2328      	movs	r3, #40	@ 0x28
 8000654:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 8000658:	2128      	movs	r1, #40	@ 0x28
 800065a:	2014      	movs	r0, #20
 800065c:	f001 fef6 	bl	800244c <ILI9488_drawThickLine>
    HAL_Delay(50);
 8000660:	2032      	movs	r0, #50	@ 0x32
 8000662:	f003 fd91 	bl	8004188 <HAL_Delay>
    ILI9488_drawThickLine(20, 60, 460, 60, 3, trace_color);
 8000666:	897b      	ldrh	r3, [r7, #10]
 8000668:	9301      	str	r3, [sp, #4]
 800066a:	2303      	movs	r3, #3
 800066c:	9300      	str	r3, [sp, #0]
 800066e:	233c      	movs	r3, #60	@ 0x3c
 8000670:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 8000674:	213c      	movs	r1, #60	@ 0x3c
 8000676:	2014      	movs	r0, #20
 8000678:	f001 fee8 	bl	800244c <ILI9488_drawThickLine>
    HAL_Delay(50);
 800067c:	2032      	movs	r0, #50	@ 0x32
 800067e:	f003 fd83 	bl	8004188 <HAL_Delay>

    // Vias on top bus
    for (int x = 40; x <= 440; x += 80)
 8000682:	2328      	movs	r3, #40	@ 0x28
 8000684:	60fb      	str	r3, [r7, #12]
 8000686:	e018      	b.n	80006ba <Plot_GUI_screen_1+0xa2>
    {
        ILI9488_drawCircleOutline(x, 40, 5, 2, via_color);
 8000688:	893b      	ldrh	r3, [r7, #8]
 800068a:	9300      	str	r3, [sp, #0]
 800068c:	2302      	movs	r3, #2
 800068e:	2205      	movs	r2, #5
 8000690:	2128      	movs	r1, #40	@ 0x28
 8000692:	68f8      	ldr	r0, [r7, #12]
 8000694:	f001 ff54 	bl	8002540 <ILI9488_drawCircleOutline>
        HAL_Delay(25);
 8000698:	2019      	movs	r0, #25
 800069a:	f003 fd75 	bl	8004188 <HAL_Delay>
        ILI9488_drawCircleOutline(x, 60, 5, 2, via_color);
 800069e:	893b      	ldrh	r3, [r7, #8]
 80006a0:	9300      	str	r3, [sp, #0]
 80006a2:	2302      	movs	r3, #2
 80006a4:	2205      	movs	r2, #5
 80006a6:	213c      	movs	r1, #60	@ 0x3c
 80006a8:	68f8      	ldr	r0, [r7, #12]
 80006aa:	f001 ff49 	bl	8002540 <ILI9488_drawCircleOutline>
        HAL_Delay(25);
 80006ae:	2019      	movs	r0, #25
 80006b0:	f003 fd6a 	bl	8004188 <HAL_Delay>
    for (int x = 40; x <= 440; x += 80)
 80006b4:	68fb      	ldr	r3, [r7, #12]
 80006b6:	3350      	adds	r3, #80	@ 0x50
 80006b8:	60fb      	str	r3, [r7, #12]
 80006ba:	68fb      	ldr	r3, [r7, #12]
 80006bc:	f5b3 7fdc 	cmp.w	r3, #440	@ 0x1b8
 80006c0:	dde2      	ble.n	8000688 <Plot_GUI_screen_1+0x70>
    }

    // Trace 1: horizontal
    ILI9488_drawThickLine(30, 100, 100, 100, 3, trace_color);
 80006c2:	897b      	ldrh	r3, [r7, #10]
 80006c4:	9301      	str	r3, [sp, #4]
 80006c6:	2303      	movs	r3, #3
 80006c8:	9300      	str	r3, [sp, #0]
 80006ca:	2364      	movs	r3, #100	@ 0x64
 80006cc:	2264      	movs	r2, #100	@ 0x64
 80006ce:	2164      	movs	r1, #100	@ 0x64
 80006d0:	201e      	movs	r0, #30
 80006d2:	f001 febb 	bl	800244c <ILI9488_drawThickLine>
    HAL_Delay(100);
 80006d6:	2064      	movs	r0, #100	@ 0x64
 80006d8:	f003 fd56 	bl	8004188 <HAL_Delay>

    // Via 1
    ILI9488_drawCircleOutline(30, 100, 6, 3, via_color);
 80006dc:	893b      	ldrh	r3, [r7, #8]
 80006de:	9300      	str	r3, [sp, #0]
 80006e0:	2303      	movs	r3, #3
 80006e2:	2206      	movs	r2, #6
 80006e4:	2164      	movs	r1, #100	@ 0x64
 80006e6:	201e      	movs	r0, #30
 80006e8:	f001 ff2a 	bl	8002540 <ILI9488_drawCircleOutline>
    HAL_Delay(100);
 80006ec:	2064      	movs	r0, #100	@ 0x64
 80006ee:	f003 fd4b 	bl	8004188 <HAL_Delay>

    // Via 2
    ILI9488_drawCircleOutline(100, 100, 6, 3, via_color);
 80006f2:	893b      	ldrh	r3, [r7, #8]
 80006f4:	9300      	str	r3, [sp, #0]
 80006f6:	2303      	movs	r3, #3
 80006f8:	2206      	movs	r2, #6
 80006fa:	2164      	movs	r1, #100	@ 0x64
 80006fc:	2064      	movs	r0, #100	@ 0x64
 80006fe:	f001 ff1f 	bl	8002540 <ILI9488_drawCircleOutline>
    HAL_Delay(100);
 8000702:	2064      	movs	r0, #100	@ 0x64
 8000704:	f003 fd40 	bl	8004188 <HAL_Delay>

    // Trace 2: vertical from first trace
    ILI9488_drawThickLine(30, 100, 30, 200, 3, trace_color);
 8000708:	897b      	ldrh	r3, [r7, #10]
 800070a:	9301      	str	r3, [sp, #4]
 800070c:	2303      	movs	r3, #3
 800070e:	9300      	str	r3, [sp, #0]
 8000710:	23c8      	movs	r3, #200	@ 0xc8
 8000712:	221e      	movs	r2, #30
 8000714:	2164      	movs	r1, #100	@ 0x64
 8000716:	201e      	movs	r0, #30
 8000718:	f001 fe98 	bl	800244c <ILI9488_drawThickLine>
    HAL_Delay(100);
 800071c:	2064      	movs	r0, #100	@ 0x64
 800071e:	f003 fd33 	bl	8004188 <HAL_Delay>

    // Trace 3: curve approximation (segment steps)
    ILI9488_drawThickLine(30, 200, 80, 220, 3, trace_color);
 8000722:	897b      	ldrh	r3, [r7, #10]
 8000724:	9301      	str	r3, [sp, #4]
 8000726:	2303      	movs	r3, #3
 8000728:	9300      	str	r3, [sp, #0]
 800072a:	23dc      	movs	r3, #220	@ 0xdc
 800072c:	2250      	movs	r2, #80	@ 0x50
 800072e:	21c8      	movs	r1, #200	@ 0xc8
 8000730:	201e      	movs	r0, #30
 8000732:	f001 fe8b 	bl	800244c <ILI9488_drawThickLine>
    HAL_Delay(100);
 8000736:	2064      	movs	r0, #100	@ 0x64
 8000738:	f003 fd26 	bl	8004188 <HAL_Delay>
    ILI9488_drawThickLine(80, 220, 130, 220, 3, trace_color);
 800073c:	897b      	ldrh	r3, [r7, #10]
 800073e:	9301      	str	r3, [sp, #4]
 8000740:	2303      	movs	r3, #3
 8000742:	9300      	str	r3, [sp, #0]
 8000744:	23dc      	movs	r3, #220	@ 0xdc
 8000746:	2282      	movs	r2, #130	@ 0x82
 8000748:	21dc      	movs	r1, #220	@ 0xdc
 800074a:	2050      	movs	r0, #80	@ 0x50
 800074c:	f001 fe7e 	bl	800244c <ILI9488_drawThickLine>
    HAL_Delay(100);
 8000750:	2064      	movs	r0, #100	@ 0x64
 8000752:	f003 fd19 	bl	8004188 <HAL_Delay>

    // Via 3
    ILI9488_drawCircleOutline(130, 220, 6, 3, via_color);
 8000756:	893b      	ldrh	r3, [r7, #8]
 8000758:	9300      	str	r3, [sp, #0]
 800075a:	2303      	movs	r3, #3
 800075c:	2206      	movs	r2, #6
 800075e:	21dc      	movs	r1, #220	@ 0xdc
 8000760:	2082      	movs	r0, #130	@ 0x82
 8000762:	f001 feed 	bl	8002540 <ILI9488_drawCircleOutline>
    HAL_Delay(100);
 8000766:	2064      	movs	r0, #100	@ 0x64
 8000768:	f003 fd0e 	bl	8004188 <HAL_Delay>

    ILI9488_DrawBatterySymbol(370, 80, 100, battery_color); // Draw battery symbol
 800076c:	887b      	ldrh	r3, [r7, #2]
 800076e:	2264      	movs	r2, #100	@ 0x64
 8000770:	2150      	movs	r1, #80	@ 0x50
 8000772:	f44f 70b9 	mov.w	r0, #370	@ 0x172
 8000776:	f001 ff3b 	bl	80025f0 <ILI9488_DrawBatterySymbol>
    HAL_Delay(100);
 800077a:	2064      	movs	r0, #100	@ 0x64
 800077c:	f003 fd04 	bl	8004188 <HAL_Delay>
        ILI9488_drawCircleOutline(x, 310, 5, 2, via_color);
        HAL_Delay(25);
    }
*/
    // --- Text logo ---
    ILI9488_DrawString(140, 180, 12, "BMS", label_color, DARKER_GREEN);
 8000780:	f641 43a7 	movw	r3, #7335	@ 0x1ca7
 8000784:	9301      	str	r3, [sp, #4]
 8000786:	88bb      	ldrh	r3, [r7, #4]
 8000788:	9300      	str	r3, [sp, #0]
 800078a:	4b14      	ldr	r3, [pc, #80]	@ (80007dc <Plot_GUI_screen_1+0x1c4>)
 800078c:	220c      	movs	r2, #12
 800078e:	21b4      	movs	r1, #180	@ 0xb4
 8000790:	208c      	movs	r0, #140	@ 0x8c
 8000792:	f001 fdd5 	bl	8002340 <ILI9488_DrawString>
    HAL_Delay(25);
 8000796:	2019      	movs	r0, #25
 8000798:	f003 fcf6 	bl	8004188 <HAL_Delay>
    ILI9488_DrawString(140, 130, 3, "designed by", label_color, DARKER_GREEN);
 800079c:	f641 43a7 	movw	r3, #7335	@ 0x1ca7
 80007a0:	9301      	str	r3, [sp, #4]
 80007a2:	88bb      	ldrh	r3, [r7, #4]
 80007a4:	9300      	str	r3, [sp, #0]
 80007a6:	4b0e      	ldr	r3, [pc, #56]	@ (80007e0 <Plot_GUI_screen_1+0x1c8>)
 80007a8:	2203      	movs	r2, #3
 80007aa:	2182      	movs	r1, #130	@ 0x82
 80007ac:	208c      	movs	r0, #140	@ 0x8c
 80007ae:	f001 fdc7 	bl	8002340 <ILI9488_DrawString>
    HAL_Delay(25);
 80007b2:	2019      	movs	r0, #25
 80007b4:	f003 fce8 	bl	8004188 <HAL_Delay>
    ILI9488_DrawString(140, 80, 3, "Martin Novak", label_color, DARKER_GREEN);
 80007b8:	f641 43a7 	movw	r3, #7335	@ 0x1ca7
 80007bc:	9301      	str	r3, [sp, #4]
 80007be:	88bb      	ldrh	r3, [r7, #4]
 80007c0:	9300      	str	r3, [sp, #0]
 80007c2:	4b08      	ldr	r3, [pc, #32]	@ (80007e4 <Plot_GUI_screen_1+0x1cc>)
 80007c4:	2203      	movs	r2, #3
 80007c6:	2150      	movs	r1, #80	@ 0x50
 80007c8:	208c      	movs	r0, #140	@ 0x8c
 80007ca:	f001 fdb9 	bl	8002340 <ILI9488_DrawString>
    HAL_Delay(25);
 80007ce:	2019      	movs	r0, #25
 80007d0:	f003 fcda 	bl	8004188 <HAL_Delay>

    // HAL_Delay(100);
}
 80007d4:	bf00      	nop
 80007d6:	3710      	adds	r7, #16
 80007d8:	46bd      	mov	sp, r7
 80007da:	bd80      	pop	{r7, pc}
 80007dc:	08011e34 	.word	0x08011e34
 80007e0:	08011e38 	.word	0x08011e38
 80007e4:	08011e44 	.word	0x08011e44

080007e8 <Plot_GUI_screen_2>:

void Plot_GUI_screen_2()
{
 80007e8:	b590      	push	{r4, r7, lr}
 80007ea:	b091      	sub	sp, #68	@ 0x44
 80007ec:	af02      	add	r7, sp, #8
    // ILI9488_FillScreen(BLACK);
    // draw strings
    // display X,Y 0,0 is bottom right corner
    // X is horizontal
    // Y is vertical
    sprintf(buffer, "#2");
 80007ee:	1d3b      	adds	r3, r7, #4
 80007f0:	4961      	ldr	r1, [pc, #388]	@ (8000978 <Plot_GUI_screen_2+0x190>)
 80007f2:	4618      	mov	r0, r3
 80007f4:	f010 fa4c 	bl	8010c90 <siprintf>
    ILI9488_DrawString(400, 280, 4, buffer, WHITE, BLACK);
 80007f8:	1d3b      	adds	r3, r7, #4
 80007fa:	2200      	movs	r2, #0
 80007fc:	9201      	str	r2, [sp, #4]
 80007fe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000802:	9200      	str	r2, [sp, #0]
 8000804:	2204      	movs	r2, #4
 8000806:	f44f 718c 	mov.w	r1, #280	@ 0x118
 800080a:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 800080e:	f001 fd97 	bl	8002340 <ILI9488_DrawString>

    sprintf(buffer, "SOC[%%] %02d.%0d", BMS_no1.SOC / 10, (BMS_no1.SOC % 10));
 8000812:	4b5a      	ldr	r3, [pc, #360]	@ (800097c <Plot_GUI_screen_2+0x194>)
 8000814:	881b      	ldrh	r3, [r3, #0]
 8000816:	4a5a      	ldr	r2, [pc, #360]	@ (8000980 <Plot_GUI_screen_2+0x198>)
 8000818:	fba2 2303 	umull	r2, r3, r2, r3
 800081c:	08db      	lsrs	r3, r3, #3
 800081e:	b29b      	uxth	r3, r3
 8000820:	461c      	mov	r4, r3
 8000822:	4b56      	ldr	r3, [pc, #344]	@ (800097c <Plot_GUI_screen_2+0x194>)
 8000824:	881a      	ldrh	r2, [r3, #0]
 8000826:	4b56      	ldr	r3, [pc, #344]	@ (8000980 <Plot_GUI_screen_2+0x198>)
 8000828:	fba3 1302 	umull	r1, r3, r3, r2
 800082c:	08d9      	lsrs	r1, r3, #3
 800082e:	460b      	mov	r3, r1
 8000830:	009b      	lsls	r3, r3, #2
 8000832:	440b      	add	r3, r1
 8000834:	005b      	lsls	r3, r3, #1
 8000836:	1ad3      	subs	r3, r2, r3
 8000838:	b29b      	uxth	r3, r3
 800083a:	1d38      	adds	r0, r7, #4
 800083c:	4622      	mov	r2, r4
 800083e:	4951      	ldr	r1, [pc, #324]	@ (8000984 <Plot_GUI_screen_2+0x19c>)
 8000840:	f010 fa26 	bl	8010c90 <siprintf>
    ILI9488_DrawString(10, 200, 4, buffer, WHITE, BLACK);
 8000844:	1d3b      	adds	r3, r7, #4
 8000846:	2200      	movs	r2, #0
 8000848:	9201      	str	r2, [sp, #4]
 800084a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800084e:	9200      	str	r2, [sp, #0]
 8000850:	2204      	movs	r2, #4
 8000852:	21c8      	movs	r1, #200	@ 0xc8
 8000854:	200a      	movs	r0, #10
 8000856:	f001 fd73 	bl	8002340 <ILI9488_DrawString>

    sprintf(buffer, "V[V] %02d.%0d   ", BMS_no1.Stack_Voltage_mV / 1000, (BMS_no1.Stack_Voltage_mV % 1000));
 800085a:	4b48      	ldr	r3, [pc, #288]	@ (800097c <Plot_GUI_screen_2+0x194>)
 800085c:	895b      	ldrh	r3, [r3, #10]
 800085e:	4a4a      	ldr	r2, [pc, #296]	@ (8000988 <Plot_GUI_screen_2+0x1a0>)
 8000860:	fba2 2303 	umull	r2, r3, r2, r3
 8000864:	099b      	lsrs	r3, r3, #6
 8000866:	b29b      	uxth	r3, r3
 8000868:	461c      	mov	r4, r3
 800086a:	4b44      	ldr	r3, [pc, #272]	@ (800097c <Plot_GUI_screen_2+0x194>)
 800086c:	895b      	ldrh	r3, [r3, #10]
 800086e:	4a46      	ldr	r2, [pc, #280]	@ (8000988 <Plot_GUI_screen_2+0x1a0>)
 8000870:	fba2 1203 	umull	r1, r2, r2, r3
 8000874:	0992      	lsrs	r2, r2, #6
 8000876:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800087a:	fb01 f202 	mul.w	r2, r1, r2
 800087e:	1a9b      	subs	r3, r3, r2
 8000880:	b29b      	uxth	r3, r3
 8000882:	1d38      	adds	r0, r7, #4
 8000884:	4622      	mov	r2, r4
 8000886:	4941      	ldr	r1, [pc, #260]	@ (800098c <Plot_GUI_screen_2+0x1a4>)
 8000888:	f010 fa02 	bl	8010c90 <siprintf>
    ILI9488_DrawString(10, 150, 4, buffer, WHITE, BLACK);
 800088c:	1d3b      	adds	r3, r7, #4
 800088e:	2200      	movs	r2, #0
 8000890:	9201      	str	r2, [sp, #4]
 8000892:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000896:	9200      	str	r2, [sp, #0]
 8000898:	2204      	movs	r2, #4
 800089a:	2196      	movs	r1, #150	@ 0x96
 800089c:	200a      	movs	r0, #10
 800089e:	f001 fd4f 	bl	8002340 <ILI9488_DrawString>

    sprintf(buffer, "I[A] %02d.%0d   ", BMS_no1.current_userA / 100, (BMS_no1.current_userA % 100));
 80008a2:	4b36      	ldr	r3, [pc, #216]	@ (800097c <Plot_GUI_screen_2+0x194>)
 80008a4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80008a8:	4a39      	ldr	r2, [pc, #228]	@ (8000990 <Plot_GUI_screen_2+0x1a8>)
 80008aa:	fb82 1203 	smull	r1, r2, r2, r3
 80008ae:	1152      	asrs	r2, r2, #5
 80008b0:	17db      	asrs	r3, r3, #31
 80008b2:	1ad3      	subs	r3, r2, r3
 80008b4:	b21b      	sxth	r3, r3
 80008b6:	461c      	mov	r4, r3
 80008b8:	4b30      	ldr	r3, [pc, #192]	@ (800097c <Plot_GUI_screen_2+0x194>)
 80008ba:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80008be:	4a34      	ldr	r2, [pc, #208]	@ (8000990 <Plot_GUI_screen_2+0x1a8>)
 80008c0:	fb82 1203 	smull	r1, r2, r2, r3
 80008c4:	1151      	asrs	r1, r2, #5
 80008c6:	17da      	asrs	r2, r3, #31
 80008c8:	1a8a      	subs	r2, r1, r2
 80008ca:	2164      	movs	r1, #100	@ 0x64
 80008cc:	fb01 f202 	mul.w	r2, r1, r2
 80008d0:	1a9b      	subs	r3, r3, r2
 80008d2:	b21b      	sxth	r3, r3
 80008d4:	1d38      	adds	r0, r7, #4
 80008d6:	4622      	mov	r2, r4
 80008d8:	492e      	ldr	r1, [pc, #184]	@ (8000994 <Plot_GUI_screen_2+0x1ac>)
 80008da:	f010 f9d9 	bl	8010c90 <siprintf>
    ILI9488_DrawString(10, 100, 4, buffer, WHITE, BLACK);
 80008de:	1d3b      	adds	r3, r7, #4
 80008e0:	2200      	movs	r2, #0
 80008e2:	9201      	str	r2, [sp, #4]
 80008e4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80008e8:	9200      	str	r2, [sp, #0]
 80008ea:	2204      	movs	r2, #4
 80008ec:	2164      	movs	r1, #100	@ 0x64
 80008ee:	200a      	movs	r0, #10
 80008f0:	f001 fd26 	bl	8002340 <ILI9488_DrawString>

    sprintf(buffer, "P[W] %05d", BMS_no1.Power_W);
 80008f4:	4b21      	ldr	r3, [pc, #132]	@ (800097c <Plot_GUI_screen_2+0x194>)
 80008f6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80008fa:	461a      	mov	r2, r3
 80008fc:	1d3b      	adds	r3, r7, #4
 80008fe:	4926      	ldr	r1, [pc, #152]	@ (8000998 <Plot_GUI_screen_2+0x1b0>)
 8000900:	4618      	mov	r0, r3
 8000902:	f010 f9c5 	bl	8010c90 <siprintf>
    ILI9488_DrawString(10, 50, 4, buffer, WHITE, BLACK);
 8000906:	1d3b      	adds	r3, r7, #4
 8000908:	2200      	movs	r2, #0
 800090a:	9201      	str	r2, [sp, #4]
 800090c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000910:	9200      	str	r2, [sp, #0]
 8000912:	2204      	movs	r2, #4
 8000914:	2132      	movs	r1, #50	@ 0x32
 8000916:	200a      	movs	r0, #10
 8000918:	f001 fd12 	bl	8002340 <ILI9488_DrawString>

    sprintf(buffer, "T[C] %02d.%0d", BMS_no1.Internal_Temperature_C / 10, (BMS_no1.Internal_Temperature_C % 10));
 800091c:	4b17      	ldr	r3, [pc, #92]	@ (800097c <Plot_GUI_screen_2+0x194>)
 800091e:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8000922:	4a1e      	ldr	r2, [pc, #120]	@ (800099c <Plot_GUI_screen_2+0x1b4>)
 8000924:	fb82 1203 	smull	r1, r2, r2, r3
 8000928:	1092      	asrs	r2, r2, #2
 800092a:	17db      	asrs	r3, r3, #31
 800092c:	1ad3      	subs	r3, r2, r3
 800092e:	b21b      	sxth	r3, r3
 8000930:	461c      	mov	r4, r3
 8000932:	4b12      	ldr	r3, [pc, #72]	@ (800097c <Plot_GUI_screen_2+0x194>)
 8000934:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 8000938:	4b18      	ldr	r3, [pc, #96]	@ (800099c <Plot_GUI_screen_2+0x1b4>)
 800093a:	fb83 1302 	smull	r1, r3, r3, r2
 800093e:	1099      	asrs	r1, r3, #2
 8000940:	17d3      	asrs	r3, r2, #31
 8000942:	1ac9      	subs	r1, r1, r3
 8000944:	460b      	mov	r3, r1
 8000946:	009b      	lsls	r3, r3, #2
 8000948:	440b      	add	r3, r1
 800094a:	005b      	lsls	r3, r3, #1
 800094c:	1ad3      	subs	r3, r2, r3
 800094e:	b21b      	sxth	r3, r3
 8000950:	1d38      	adds	r0, r7, #4
 8000952:	4622      	mov	r2, r4
 8000954:	4912      	ldr	r1, [pc, #72]	@ (80009a0 <Plot_GUI_screen_2+0x1b8>)
 8000956:	f010 f99b 	bl	8010c90 <siprintf>
    ILI9488_DrawString(10, 10, 4, buffer, WHITE, BLACK);
 800095a:	1d3b      	adds	r3, r7, #4
 800095c:	2200      	movs	r2, #0
 800095e:	9201      	str	r2, [sp, #4]
 8000960:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000964:	9200      	str	r2, [sp, #0]
 8000966:	2204      	movs	r2, #4
 8000968:	210a      	movs	r1, #10
 800096a:	200a      	movs	r0, #10
 800096c:	f001 fce8 	bl	8002340 <ILI9488_DrawString>
}
 8000970:	bf00      	nop
 8000972:	373c      	adds	r7, #60	@ 0x3c
 8000974:	46bd      	mov	sp, r7
 8000976:	bd90      	pop	{r4, r7, pc}
 8000978:	08011e54 	.word	0x08011e54
 800097c:	20000388 	.word	0x20000388
 8000980:	cccccccd 	.word	0xcccccccd
 8000984:	08011e58 	.word	0x08011e58
 8000988:	10624dd3 	.word	0x10624dd3
 800098c:	08011e6c 	.word	0x08011e6c
 8000990:	51eb851f 	.word	0x51eb851f
 8000994:	08011e80 	.word	0x08011e80
 8000998:	08011e94 	.word	0x08011e94
 800099c:	66666667 	.word	0x66666667
 80009a0:	08011ea0 	.word	0x08011ea0

080009a4 <Plot_GUI_screen_3>:

// screen with cell voltages
void Plot_GUI_screen_3()
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b090      	sub	sp, #64	@ 0x40
 80009a8:	af02      	add	r7, sp, #8
    char buffer[50]; // buffer for strings

    // background color
    // ILI9488_FillScreen(BLUE);
    // draw strings
    sprintf(buffer, "#3");
 80009aa:	1d3b      	adds	r3, r7, #4
 80009ac:	49aa      	ldr	r1, [pc, #680]	@ (8000c58 <Plot_GUI_screen_3+0x2b4>)
 80009ae:	4618      	mov	r0, r3
 80009b0:	f010 f96e 	bl	8010c90 <siprintf>
    ILI9488_DrawString(400, 280, 4, buffer, WHITE, BLUE);
 80009b4:	1d3b      	adds	r3, r7, #4
 80009b6:	221f      	movs	r2, #31
 80009b8:	9201      	str	r2, [sp, #4]
 80009ba:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80009be:	9200      	str	r2, [sp, #0]
 80009c0:	2204      	movs	r2, #4
 80009c2:	f44f 718c 	mov.w	r1, #280	@ 0x118
 80009c6:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 80009ca:	f001 fcb9 	bl	8002340 <ILI9488_DrawString>

    sprintf(buffer, "cells [mV]");
 80009ce:	1d3b      	adds	r3, r7, #4
 80009d0:	49a2      	ldr	r1, [pc, #648]	@ (8000c5c <Plot_GUI_screen_3+0x2b8>)
 80009d2:	4618      	mov	r0, r3
 80009d4:	f010 f95c 	bl	8010c90 <siprintf>
    ILI9488_DrawString(10, 280, 3, buffer, WHITE, BLUE);
 80009d8:	1d3b      	adds	r3, r7, #4
 80009da:	221f      	movs	r2, #31
 80009dc:	9201      	str	r2, [sp, #4]
 80009de:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80009e2:	9200      	str	r2, [sp, #0]
 80009e4:	2203      	movs	r2, #3
 80009e6:	f44f 718c 	mov.w	r1, #280	@ 0x118
 80009ea:	200a      	movs	r0, #10
 80009ec:	f001 fca8 	bl	8002340 <ILI9488_DrawString>

    sprintf(buffer, "01: %04d", BMS_no1.Cell_1_voltage_mV);
 80009f0:	4b9b      	ldr	r3, [pc, #620]	@ (8000c60 <Plot_GUI_screen_3+0x2bc>)
 80009f2:	899b      	ldrh	r3, [r3, #12]
 80009f4:	461a      	mov	r2, r3
 80009f6:	1d3b      	adds	r3, r7, #4
 80009f8:	499a      	ldr	r1, [pc, #616]	@ (8000c64 <Plot_GUI_screen_3+0x2c0>)
 80009fa:	4618      	mov	r0, r3
 80009fc:	f010 f948 	bl	8010c90 <siprintf>
    ILI9488_DrawString(10, 240, 3, buffer, WHITE, BLUE);
 8000a00:	1d3b      	adds	r3, r7, #4
 8000a02:	221f      	movs	r2, #31
 8000a04:	9201      	str	r2, [sp, #4]
 8000a06:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000a0a:	9200      	str	r2, [sp, #0]
 8000a0c:	2203      	movs	r2, #3
 8000a0e:	21f0      	movs	r1, #240	@ 0xf0
 8000a10:	200a      	movs	r0, #10
 8000a12:	f001 fc95 	bl	8002340 <ILI9488_DrawString>

    sprintf(buffer, "02: %04d", BMS_no1.Cell_2_voltage_mV);
 8000a16:	4b92      	ldr	r3, [pc, #584]	@ (8000c60 <Plot_GUI_screen_3+0x2bc>)
 8000a18:	89db      	ldrh	r3, [r3, #14]
 8000a1a:	461a      	mov	r2, r3
 8000a1c:	1d3b      	adds	r3, r7, #4
 8000a1e:	4992      	ldr	r1, [pc, #584]	@ (8000c68 <Plot_GUI_screen_3+0x2c4>)
 8000a20:	4618      	mov	r0, r3
 8000a22:	f010 f935 	bl	8010c90 <siprintf>
    ILI9488_DrawString(10, 210, 3, buffer, WHITE, BLUE);
 8000a26:	1d3b      	adds	r3, r7, #4
 8000a28:	221f      	movs	r2, #31
 8000a2a:	9201      	str	r2, [sp, #4]
 8000a2c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000a30:	9200      	str	r2, [sp, #0]
 8000a32:	2203      	movs	r2, #3
 8000a34:	21d2      	movs	r1, #210	@ 0xd2
 8000a36:	200a      	movs	r0, #10
 8000a38:	f001 fc82 	bl	8002340 <ILI9488_DrawString>

    sprintf(buffer, "03: %04d", BMS_no1.Cell_3_voltage_mV);
 8000a3c:	4b88      	ldr	r3, [pc, #544]	@ (8000c60 <Plot_GUI_screen_3+0x2bc>)
 8000a3e:	8a1b      	ldrh	r3, [r3, #16]
 8000a40:	461a      	mov	r2, r3
 8000a42:	1d3b      	adds	r3, r7, #4
 8000a44:	4989      	ldr	r1, [pc, #548]	@ (8000c6c <Plot_GUI_screen_3+0x2c8>)
 8000a46:	4618      	mov	r0, r3
 8000a48:	f010 f922 	bl	8010c90 <siprintf>
    ILI9488_DrawString(10, 180, 3, buffer, WHITE, BLUE);
 8000a4c:	1d3b      	adds	r3, r7, #4
 8000a4e:	221f      	movs	r2, #31
 8000a50:	9201      	str	r2, [sp, #4]
 8000a52:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000a56:	9200      	str	r2, [sp, #0]
 8000a58:	2203      	movs	r2, #3
 8000a5a:	21b4      	movs	r1, #180	@ 0xb4
 8000a5c:	200a      	movs	r0, #10
 8000a5e:	f001 fc6f 	bl	8002340 <ILI9488_DrawString>

    sprintf(buffer, "04: %04d", BMS_no1.Cell_4_voltage_mV);
 8000a62:	4b7f      	ldr	r3, [pc, #508]	@ (8000c60 <Plot_GUI_screen_3+0x2bc>)
 8000a64:	8a5b      	ldrh	r3, [r3, #18]
 8000a66:	461a      	mov	r2, r3
 8000a68:	1d3b      	adds	r3, r7, #4
 8000a6a:	4981      	ldr	r1, [pc, #516]	@ (8000c70 <Plot_GUI_screen_3+0x2cc>)
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	f010 f90f 	bl	8010c90 <siprintf>
    ILI9488_DrawString(10, 150, 3, buffer, WHITE, BLUE);
 8000a72:	1d3b      	adds	r3, r7, #4
 8000a74:	221f      	movs	r2, #31
 8000a76:	9201      	str	r2, [sp, #4]
 8000a78:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000a7c:	9200      	str	r2, [sp, #0]
 8000a7e:	2203      	movs	r2, #3
 8000a80:	2196      	movs	r1, #150	@ 0x96
 8000a82:	200a      	movs	r0, #10
 8000a84:	f001 fc5c 	bl	8002340 <ILI9488_DrawString>

    sprintf(buffer, "05: %04d", BMS_no1.Cell_5_voltage_mV);
 8000a88:	4b75      	ldr	r3, [pc, #468]	@ (8000c60 <Plot_GUI_screen_3+0x2bc>)
 8000a8a:	8a9b      	ldrh	r3, [r3, #20]
 8000a8c:	461a      	mov	r2, r3
 8000a8e:	1d3b      	adds	r3, r7, #4
 8000a90:	4978      	ldr	r1, [pc, #480]	@ (8000c74 <Plot_GUI_screen_3+0x2d0>)
 8000a92:	4618      	mov	r0, r3
 8000a94:	f010 f8fc 	bl	8010c90 <siprintf>
    ILI9488_DrawString(10, 120, 3, buffer, WHITE, BLUE);
 8000a98:	1d3b      	adds	r3, r7, #4
 8000a9a:	221f      	movs	r2, #31
 8000a9c:	9201      	str	r2, [sp, #4]
 8000a9e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000aa2:	9200      	str	r2, [sp, #0]
 8000aa4:	2203      	movs	r2, #3
 8000aa6:	2178      	movs	r1, #120	@ 0x78
 8000aa8:	200a      	movs	r0, #10
 8000aaa:	f001 fc49 	bl	8002340 <ILI9488_DrawString>

    sprintf(buffer, "06: %04d", BMS_no1.Cell_6_voltage_mV);
 8000aae:	4b6c      	ldr	r3, [pc, #432]	@ (8000c60 <Plot_GUI_screen_3+0x2bc>)
 8000ab0:	8adb      	ldrh	r3, [r3, #22]
 8000ab2:	461a      	mov	r2, r3
 8000ab4:	1d3b      	adds	r3, r7, #4
 8000ab6:	4970      	ldr	r1, [pc, #448]	@ (8000c78 <Plot_GUI_screen_3+0x2d4>)
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f010 f8e9 	bl	8010c90 <siprintf>
    ILI9488_DrawString(10, 90, 3, buffer, WHITE, BLUE);
 8000abe:	1d3b      	adds	r3, r7, #4
 8000ac0:	221f      	movs	r2, #31
 8000ac2:	9201      	str	r2, [sp, #4]
 8000ac4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000ac8:	9200      	str	r2, [sp, #0]
 8000aca:	2203      	movs	r2, #3
 8000acc:	215a      	movs	r1, #90	@ 0x5a
 8000ace:	200a      	movs	r0, #10
 8000ad0:	f001 fc36 	bl	8002340 <ILI9488_DrawString>

    sprintf(buffer, "07: %04d", BMS_no1.Cell_7_voltage_mV);
 8000ad4:	4b62      	ldr	r3, [pc, #392]	@ (8000c60 <Plot_GUI_screen_3+0x2bc>)
 8000ad6:	8b1b      	ldrh	r3, [r3, #24]
 8000ad8:	461a      	mov	r2, r3
 8000ada:	1d3b      	adds	r3, r7, #4
 8000adc:	4967      	ldr	r1, [pc, #412]	@ (8000c7c <Plot_GUI_screen_3+0x2d8>)
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f010 f8d6 	bl	8010c90 <siprintf>
    ILI9488_DrawString(10, 60, 3, buffer, WHITE, BLUE);
 8000ae4:	1d3b      	adds	r3, r7, #4
 8000ae6:	221f      	movs	r2, #31
 8000ae8:	9201      	str	r2, [sp, #4]
 8000aea:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000aee:	9200      	str	r2, [sp, #0]
 8000af0:	2203      	movs	r2, #3
 8000af2:	213c      	movs	r1, #60	@ 0x3c
 8000af4:	200a      	movs	r0, #10
 8000af6:	f001 fc23 	bl	8002340 <ILI9488_DrawString>

    sprintf(buffer, "08: %04d", BMS_no1.Cell_8_voltage_mV);
 8000afa:	4b59      	ldr	r3, [pc, #356]	@ (8000c60 <Plot_GUI_screen_3+0x2bc>)
 8000afc:	8b5b      	ldrh	r3, [r3, #26]
 8000afe:	461a      	mov	r2, r3
 8000b00:	1d3b      	adds	r3, r7, #4
 8000b02:	495f      	ldr	r1, [pc, #380]	@ (8000c80 <Plot_GUI_screen_3+0x2dc>)
 8000b04:	4618      	mov	r0, r3
 8000b06:	f010 f8c3 	bl	8010c90 <siprintf>
    ILI9488_DrawString(10, 30, 3, buffer, WHITE, BLUE);
 8000b0a:	1d3b      	adds	r3, r7, #4
 8000b0c:	221f      	movs	r2, #31
 8000b0e:	9201      	str	r2, [sp, #4]
 8000b10:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000b14:	9200      	str	r2, [sp, #0]
 8000b16:	2203      	movs	r2, #3
 8000b18:	211e      	movs	r1, #30
 8000b1a:	200a      	movs	r0, #10
 8000b1c:	f001 fc10 	bl	8002340 <ILI9488_DrawString>

    sprintf(buffer, "09: %04d", BMS_no1.Cell_9_voltage_mV);
 8000b20:	4b4f      	ldr	r3, [pc, #316]	@ (8000c60 <Plot_GUI_screen_3+0x2bc>)
 8000b22:	8b9b      	ldrh	r3, [r3, #28]
 8000b24:	461a      	mov	r2, r3
 8000b26:	1d3b      	adds	r3, r7, #4
 8000b28:	4956      	ldr	r1, [pc, #344]	@ (8000c84 <Plot_GUI_screen_3+0x2e0>)
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	f010 f8b0 	bl	8010c90 <siprintf>
    ILI9488_DrawString(250, 240, 3, buffer, WHITE, BLUE);
 8000b30:	1d3b      	adds	r3, r7, #4
 8000b32:	221f      	movs	r2, #31
 8000b34:	9201      	str	r2, [sp, #4]
 8000b36:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000b3a:	9200      	str	r2, [sp, #0]
 8000b3c:	2203      	movs	r2, #3
 8000b3e:	21f0      	movs	r1, #240	@ 0xf0
 8000b40:	20fa      	movs	r0, #250	@ 0xfa
 8000b42:	f001 fbfd 	bl	8002340 <ILI9488_DrawString>

    sprintf(buffer, "10: %04d", BMS_no1.Cell_10_voltage_mV);
 8000b46:	4b46      	ldr	r3, [pc, #280]	@ (8000c60 <Plot_GUI_screen_3+0x2bc>)
 8000b48:	8bdb      	ldrh	r3, [r3, #30]
 8000b4a:	461a      	mov	r2, r3
 8000b4c:	1d3b      	adds	r3, r7, #4
 8000b4e:	494e      	ldr	r1, [pc, #312]	@ (8000c88 <Plot_GUI_screen_3+0x2e4>)
 8000b50:	4618      	mov	r0, r3
 8000b52:	f010 f89d 	bl	8010c90 <siprintf>
    ILI9488_DrawString(250, 210, 3, buffer, WHITE, BLUE);
 8000b56:	1d3b      	adds	r3, r7, #4
 8000b58:	221f      	movs	r2, #31
 8000b5a:	9201      	str	r2, [sp, #4]
 8000b5c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000b60:	9200      	str	r2, [sp, #0]
 8000b62:	2203      	movs	r2, #3
 8000b64:	21d2      	movs	r1, #210	@ 0xd2
 8000b66:	20fa      	movs	r0, #250	@ 0xfa
 8000b68:	f001 fbea 	bl	8002340 <ILI9488_DrawString>

    sprintf(buffer, "11: %04d", BMS_no1.Cell_11_voltage_mV);
 8000b6c:	4b3c      	ldr	r3, [pc, #240]	@ (8000c60 <Plot_GUI_screen_3+0x2bc>)
 8000b6e:	8c1b      	ldrh	r3, [r3, #32]
 8000b70:	461a      	mov	r2, r3
 8000b72:	1d3b      	adds	r3, r7, #4
 8000b74:	4945      	ldr	r1, [pc, #276]	@ (8000c8c <Plot_GUI_screen_3+0x2e8>)
 8000b76:	4618      	mov	r0, r3
 8000b78:	f010 f88a 	bl	8010c90 <siprintf>
    ILI9488_DrawString(250, 180, 3, buffer, WHITE, BLUE);
 8000b7c:	1d3b      	adds	r3, r7, #4
 8000b7e:	221f      	movs	r2, #31
 8000b80:	9201      	str	r2, [sp, #4]
 8000b82:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000b86:	9200      	str	r2, [sp, #0]
 8000b88:	2203      	movs	r2, #3
 8000b8a:	21b4      	movs	r1, #180	@ 0xb4
 8000b8c:	20fa      	movs	r0, #250	@ 0xfa
 8000b8e:	f001 fbd7 	bl	8002340 <ILI9488_DrawString>

    sprintf(buffer, "12: %04d", BMS_no1.Cell_12_voltage_mV);
 8000b92:	4b33      	ldr	r3, [pc, #204]	@ (8000c60 <Plot_GUI_screen_3+0x2bc>)
 8000b94:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8000b96:	461a      	mov	r2, r3
 8000b98:	1d3b      	adds	r3, r7, #4
 8000b9a:	493d      	ldr	r1, [pc, #244]	@ (8000c90 <Plot_GUI_screen_3+0x2ec>)
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	f010 f877 	bl	8010c90 <siprintf>
    ILI9488_DrawString(250, 150, 3, buffer, WHITE, BLUE);
 8000ba2:	1d3b      	adds	r3, r7, #4
 8000ba4:	221f      	movs	r2, #31
 8000ba6:	9201      	str	r2, [sp, #4]
 8000ba8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000bac:	9200      	str	r2, [sp, #0]
 8000bae:	2203      	movs	r2, #3
 8000bb0:	2196      	movs	r1, #150	@ 0x96
 8000bb2:	20fa      	movs	r0, #250	@ 0xfa
 8000bb4:	f001 fbc4 	bl	8002340 <ILI9488_DrawString>

    sprintf(buffer, "13: %04d", BMS_no1.Cell_13_voltage_mV);
 8000bb8:	4b29      	ldr	r3, [pc, #164]	@ (8000c60 <Plot_GUI_screen_3+0x2bc>)
 8000bba:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8000bbc:	461a      	mov	r2, r3
 8000bbe:	1d3b      	adds	r3, r7, #4
 8000bc0:	4934      	ldr	r1, [pc, #208]	@ (8000c94 <Plot_GUI_screen_3+0x2f0>)
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	f010 f864 	bl	8010c90 <siprintf>
    ILI9488_DrawString(250, 120, 3, buffer, WHITE, BLUE);
 8000bc8:	1d3b      	adds	r3, r7, #4
 8000bca:	221f      	movs	r2, #31
 8000bcc:	9201      	str	r2, [sp, #4]
 8000bce:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000bd2:	9200      	str	r2, [sp, #0]
 8000bd4:	2203      	movs	r2, #3
 8000bd6:	2178      	movs	r1, #120	@ 0x78
 8000bd8:	20fa      	movs	r0, #250	@ 0xfa
 8000bda:	f001 fbb1 	bl	8002340 <ILI9488_DrawString>

    sprintf(buffer, "14: %04d", BMS_no1.Cell_14_voltage_mV);
 8000bde:	4b20      	ldr	r3, [pc, #128]	@ (8000c60 <Plot_GUI_screen_3+0x2bc>)
 8000be0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8000be2:	461a      	mov	r2, r3
 8000be4:	1d3b      	adds	r3, r7, #4
 8000be6:	492c      	ldr	r1, [pc, #176]	@ (8000c98 <Plot_GUI_screen_3+0x2f4>)
 8000be8:	4618      	mov	r0, r3
 8000bea:	f010 f851 	bl	8010c90 <siprintf>
    ILI9488_DrawString(250, 90, 3, buffer, WHITE, BLUE);
 8000bee:	1d3b      	adds	r3, r7, #4
 8000bf0:	221f      	movs	r2, #31
 8000bf2:	9201      	str	r2, [sp, #4]
 8000bf4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000bf8:	9200      	str	r2, [sp, #0]
 8000bfa:	2203      	movs	r2, #3
 8000bfc:	215a      	movs	r1, #90	@ 0x5a
 8000bfe:	20fa      	movs	r0, #250	@ 0xfa
 8000c00:	f001 fb9e 	bl	8002340 <ILI9488_DrawString>

    sprintf(buffer, "15: %04d", BMS_no1.Cell_15_voltage_mV);
 8000c04:	4b16      	ldr	r3, [pc, #88]	@ (8000c60 <Plot_GUI_screen_3+0x2bc>)
 8000c06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8000c08:	461a      	mov	r2, r3
 8000c0a:	1d3b      	adds	r3, r7, #4
 8000c0c:	4923      	ldr	r1, [pc, #140]	@ (8000c9c <Plot_GUI_screen_3+0x2f8>)
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f010 f83e 	bl	8010c90 <siprintf>
    ILI9488_DrawString(250, 60, 3, buffer, WHITE, BLUE);
 8000c14:	1d3b      	adds	r3, r7, #4
 8000c16:	221f      	movs	r2, #31
 8000c18:	9201      	str	r2, [sp, #4]
 8000c1a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000c1e:	9200      	str	r2, [sp, #0]
 8000c20:	2203      	movs	r2, #3
 8000c22:	213c      	movs	r1, #60	@ 0x3c
 8000c24:	20fa      	movs	r0, #250	@ 0xfa
 8000c26:	f001 fb8b 	bl	8002340 <ILI9488_DrawString>

    sprintf(buffer, "16: %04d", BMS_no1.Cell_16_voltage_mV);
 8000c2a:	4b0d      	ldr	r3, [pc, #52]	@ (8000c60 <Plot_GUI_screen_3+0x2bc>)
 8000c2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8000c2e:	461a      	mov	r2, r3
 8000c30:	1d3b      	adds	r3, r7, #4
 8000c32:	491b      	ldr	r1, [pc, #108]	@ (8000ca0 <Plot_GUI_screen_3+0x2fc>)
 8000c34:	4618      	mov	r0, r3
 8000c36:	f010 f82b 	bl	8010c90 <siprintf>
    ILI9488_DrawString(250, 30, 3, buffer, WHITE, BLUE);
 8000c3a:	1d3b      	adds	r3, r7, #4
 8000c3c:	221f      	movs	r2, #31
 8000c3e:	9201      	str	r2, [sp, #4]
 8000c40:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000c44:	9200      	str	r2, [sp, #0]
 8000c46:	2203      	movs	r2, #3
 8000c48:	211e      	movs	r1, #30
 8000c4a:	20fa      	movs	r0, #250	@ 0xfa
 8000c4c:	f001 fb78 	bl	8002340 <ILI9488_DrawString>
}
 8000c50:	bf00      	nop
 8000c52:	3738      	adds	r7, #56	@ 0x38
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}
 8000c58:	08011eb0 	.word	0x08011eb0
 8000c5c:	08011eb4 	.word	0x08011eb4
 8000c60:	20000388 	.word	0x20000388
 8000c64:	08011ec0 	.word	0x08011ec0
 8000c68:	08011ecc 	.word	0x08011ecc
 8000c6c:	08011ed8 	.word	0x08011ed8
 8000c70:	08011ee4 	.word	0x08011ee4
 8000c74:	08011ef0 	.word	0x08011ef0
 8000c78:	08011efc 	.word	0x08011efc
 8000c7c:	08011f08 	.word	0x08011f08
 8000c80:	08011f14 	.word	0x08011f14
 8000c84:	08011f20 	.word	0x08011f20
 8000c88:	08011f2c 	.word	0x08011f2c
 8000c8c:	08011f38 	.word	0x08011f38
 8000c90:	08011f44 	.word	0x08011f44
 8000c94:	08011f50 	.word	0x08011f50
 8000c98:	08011f5c 	.word	0x08011f5c
 8000c9c:	08011f68 	.word	0x08011f68
 8000ca0:	08011f74 	.word	0x08011f74

08000ca4 <Draw_Modern_Button>:
 * @param scale: Text scale
 */
static void Draw_Modern_Button(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2,
                               const char *text, uint16_t bg_color, uint16_t text_color,
                               uint16_t border_color, uint8_t scale)
{
 8000ca4:	b590      	push	{r4, r7, lr}
 8000ca6:	b087      	sub	sp, #28
 8000ca8:	af02      	add	r7, sp, #8
 8000caa:	4604      	mov	r4, r0
 8000cac:	4608      	mov	r0, r1
 8000cae:	4611      	mov	r1, r2
 8000cb0:	461a      	mov	r2, r3
 8000cb2:	4623      	mov	r3, r4
 8000cb4:	80fb      	strh	r3, [r7, #6]
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	80bb      	strh	r3, [r7, #4]
 8000cba:	460b      	mov	r3, r1
 8000cbc:	807b      	strh	r3, [r7, #2]
 8000cbe:	4613      	mov	r3, r2
 8000cc0:	803b      	strh	r3, [r7, #0]
    // Draw button background
    ILI9488_FilledRectangle(x1, y1, x2, y2, bg_color);
 8000cc2:	883c      	ldrh	r4, [r7, #0]
 8000cc4:	887a      	ldrh	r2, [r7, #2]
 8000cc6:	88b9      	ldrh	r1, [r7, #4]
 8000cc8:	88f8      	ldrh	r0, [r7, #6]
 8000cca:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000ccc:	9300      	str	r3, [sp, #0]
 8000cce:	4623      	mov	r3, r4
 8000cd0:	f001 fa38 	bl	8002144 <ILI9488_FilledRectangle>

    // Calculate text position (centered)
    uint16_t text_x = x1 + ((x2 - x1) / 2) - (strlen(text) * 6 * scale / 2);
 8000cd4:	887a      	ldrh	r2, [r7, #2]
 8000cd6:	88fb      	ldrh	r3, [r7, #6]
 8000cd8:	1ad3      	subs	r3, r2, r3
 8000cda:	0fda      	lsrs	r2, r3, #31
 8000cdc:	4413      	add	r3, r2
 8000cde:	105b      	asrs	r3, r3, #1
 8000ce0:	b29a      	uxth	r2, r3
 8000ce2:	88fb      	ldrh	r3, [r7, #6]
 8000ce4:	4413      	add	r3, r2
 8000ce6:	b29c      	uxth	r4, r3
 8000ce8:	6a38      	ldr	r0, [r7, #32]
 8000cea:	f7ff facf 	bl	800028c <strlen>
 8000cee:	4602      	mov	r2, r0
 8000cf0:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8000cf4:	fb03 f202 	mul.w	r2, r3, r2
 8000cf8:	4613      	mov	r3, r2
 8000cfa:	005b      	lsls	r3, r3, #1
 8000cfc:	4413      	add	r3, r2
 8000cfe:	005b      	lsls	r3, r3, #1
 8000d00:	085b      	lsrs	r3, r3, #1
 8000d02:	b29b      	uxth	r3, r3
 8000d04:	1ae3      	subs	r3, r4, r3
 8000d06:	81fb      	strh	r3, [r7, #14]
    uint16_t text_y = y1 + ((y2 - y1) / 2) - (8 * scale / 2);
 8000d08:	883a      	ldrh	r2, [r7, #0]
 8000d0a:	88bb      	ldrh	r3, [r7, #4]
 8000d0c:	1ad3      	subs	r3, r2, r3
 8000d0e:	0fda      	lsrs	r2, r3, #31
 8000d10:	4413      	add	r3, r2
 8000d12:	105b      	asrs	r3, r3, #1
 8000d14:	b29a      	uxth	r2, r3
 8000d16:	88bb      	ldrh	r3, [r7, #4]
 8000d18:	4413      	add	r3, r2
 8000d1a:	b29a      	uxth	r2, r3
 8000d1c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8000d20:	b29b      	uxth	r3, r3
 8000d22:	009b      	lsls	r3, r3, #2
 8000d24:	b29b      	uxth	r3, r3
 8000d26:	1ad3      	subs	r3, r2, r3
 8000d28:	81bb      	strh	r3, [r7, #12]

    // Draw button text
    ILI9488_DrawString(text_x, text_y, scale, (char *)text, text_color, bg_color);
 8000d2a:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8000d2e:	89b9      	ldrh	r1, [r7, #12]
 8000d30:	89f8      	ldrh	r0, [r7, #14]
 8000d32:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000d34:	9301      	str	r3, [sp, #4]
 8000d36:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000d38:	9300      	str	r3, [sp, #0]
 8000d3a:	6a3b      	ldr	r3, [r7, #32]
 8000d3c:	f001 fb00 	bl	8002340 <ILI9488_DrawString>
}
 8000d40:	bf00      	nop
 8000d42:	3714      	adds	r7, #20
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bd90      	pop	{r4, r7, pc}

08000d48 <Plot_Touchscreen_Temperature_Screen>:
 * - Knob indicator hint
 */
void Plot_Touchscreen_Temperature_Screen(int16_t temperature,
                                         uint16_t year, uint8_t month, uint8_t day,
                                         uint8_t hour, uint8_t minute, uint8_t second)
{
 8000d48:	b590      	push	{r4, r7, lr}
 8000d4a:	b0b1      	sub	sp, #196	@ 0xc4
 8000d4c:	af06      	add	r7, sp, #24
 8000d4e:	4604      	mov	r4, r0
 8000d50:	4608      	mov	r0, r1
 8000d52:	4611      	mov	r1, r2
 8000d54:	461a      	mov	r2, r3
 8000d56:	4623      	mov	r3, r4
 8000d58:	80fb      	strh	r3, [r7, #6]
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	80bb      	strh	r3, [r7, #4]
 8000d5e:	460b      	mov	r3, r1
 8000d60:	70fb      	strb	r3, [r7, #3]
 8000d62:	4613      	mov	r3, r2
 8000d64:	70bb      	strb	r3, [r7, #2]
    char buffer[50];

    // Screen dimensions
    const uint16_t SCREEN_WIDTH = 480;
 8000d66:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000d6a:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
    const uint16_t SCREEN_HEIGHT = 320;
 8000d6e:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000d72:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
    const uint16_t MARGIN = 15; // Increased for better visual spacing
 8000d76:	230f      	movs	r3, #15
 8000d78:	f8a7 30a0 	strh.w	r3, [r7, #160]	@ 0xa0
    const uint16_t HEADER_HEIGHT = 50;
 8000d7c:	2332      	movs	r3, #50	@ 0x32
 8000d7e:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    const uint16_t BUTTON_SPACING = 15; // Increased for better button separation
 8000d82:	230f      	movs	r3, #15
 8000d84:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
    const uint16_t BOTTOM_BUTTON_HEIGHT = 45;
 8000d88:	232d      	movs	r3, #45	@ 0x2d
 8000d8a:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a
    const uint16_t BOTTOM_BUTTON_Y = SCREEN_HEIGHT - BOTTOM_BUTTON_HEIGHT - MARGIN;
 8000d8e:	f8b7 20a2 	ldrh.w	r2, [r7, #162]	@ 0xa2
 8000d92:	f8b7 309a 	ldrh.w	r3, [r7, #154]	@ 0x9a
 8000d96:	1ad3      	subs	r3, r2, r3
 8000d98:	b29a      	uxth	r2, r3
 8000d9a:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	@ 0xa0
 8000d9e:	1ad3      	subs	r3, r2, r3
 8000da0:	f8a7 3098 	strh.w	r3, [r7, #152]	@ 0x98

    // Clear screen with dark blue background
    ILI9488_FillScreen(NAVY_BLUE);
 8000da4:	200f      	movs	r0, #15
 8000da6:	f001 f991 	bl	80020cc <ILI9488_FillScreen>

    // ===== HEADER =====
    // Title bar with precise height
    ILI9488_FilledRectangle(0, 0, SCREEN_WIDTH, HEADER_HEIGHT, DARK_BLUE);
 8000daa:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8000dae:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8000db2:	2113      	movs	r1, #19
 8000db4:	9100      	str	r1, [sp, #0]
 8000db6:	2100      	movs	r1, #0
 8000db8:	2000      	movs	r0, #0
 8000dba:	f001 f9c3 	bl	8002144 <ILI9488_FilledRectangle>
    ILI9488_DrawString(MARGIN, 8, 2, "Temperature Control", WHITE, DARK_BLUE);
 8000dbe:	f8b7 00a0 	ldrh.w	r0, [r7, #160]	@ 0xa0
 8000dc2:	2313      	movs	r3, #19
 8000dc4:	9301      	str	r3, [sp, #4]
 8000dc6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000dca:	9300      	str	r3, [sp, #0]
 8000dcc:	4be1      	ldr	r3, [pc, #900]	@ (8001154 <Plot_Touchscreen_Temperature_Screen+0x40c>)
 8000dce:	2202      	movs	r2, #2
 8000dd0:	2108      	movs	r1, #8
 8000dd2:	f001 fab5 	bl	8002340 <ILI9488_DrawString>

    // Date display (left side of header)
    sprintf(buffer, "%04d-%02d-%02d", year, month, day);
 8000dd6:	88ba      	ldrh	r2, [r7, #4]
 8000dd8:	78f9      	ldrb	r1, [r7, #3]
 8000dda:	78bb      	ldrb	r3, [r7, #2]
 8000ddc:	f107 000c 	add.w	r0, r7, #12
 8000de0:	9300      	str	r3, [sp, #0]
 8000de2:	460b      	mov	r3, r1
 8000de4:	49dc      	ldr	r1, [pc, #880]	@ (8001158 <Plot_Touchscreen_Temperature_Screen+0x410>)
 8000de6:	f00f ff53 	bl	8010c90 <siprintf>
    ILI9488_DrawString(MARGIN, 30, 2, buffer, LIGHT_GRAY, DARK_BLUE);
 8000dea:	f107 030c 	add.w	r3, r7, #12
 8000dee:	f8b7 00a0 	ldrh.w	r0, [r7, #160]	@ 0xa0
 8000df2:	2213      	movs	r2, #19
 8000df4:	9201      	str	r2, [sp, #4]
 8000df6:	f24c 6218 	movw	r2, #50712	@ 0xc618
 8000dfa:	9200      	str	r2, [sp, #0]
 8000dfc:	2202      	movs	r2, #2
 8000dfe:	211e      	movs	r1, #30
 8000e00:	f001 fa9e 	bl	8002340 <ILI9488_DrawString>

    // Time display (right side of header)
    sprintf(buffer, "%02d:%02d:%02d", hour, minute, second);
 8000e04:	f897 20b8 	ldrb.w	r2, [r7, #184]	@ 0xb8
 8000e08:	f897 10bc 	ldrb.w	r1, [r7, #188]	@ 0xbc
 8000e0c:	f897 30c0 	ldrb.w	r3, [r7, #192]	@ 0xc0
 8000e10:	f107 000c 	add.w	r0, r7, #12
 8000e14:	9300      	str	r3, [sp, #0]
 8000e16:	460b      	mov	r3, r1
 8000e18:	49d0      	ldr	r1, [pc, #832]	@ (800115c <Plot_Touchscreen_Temperature_Screen+0x414>)
 8000e1a:	f00f ff39 	bl	8010c90 <siprintf>
    uint16_t time_x = SCREEN_WIDTH - MARGIN - (strlen(buffer) * 6 * 2);
 8000e1e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8000e22:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	@ 0xa0
 8000e26:	1ad3      	subs	r3, r2, r3
 8000e28:	b29c      	uxth	r4, r3
 8000e2a:	f107 030c 	add.w	r3, r7, #12
 8000e2e:	4618      	mov	r0, r3
 8000e30:	f7ff fa2c 	bl	800028c <strlen>
 8000e34:	4603      	mov	r3, r0
 8000e36:	b29b      	uxth	r3, r3
 8000e38:	461a      	mov	r2, r3
 8000e3a:	0052      	lsls	r2, r2, #1
 8000e3c:	4413      	add	r3, r2
 8000e3e:	009b      	lsls	r3, r3, #2
 8000e40:	b29b      	uxth	r3, r3
 8000e42:	1ae3      	subs	r3, r4, r3
 8000e44:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96
    ILI9488_DrawString(time_x, 30, 2, buffer, WHITE, DARK_BLUE);
 8000e48:	f107 030c 	add.w	r3, r7, #12
 8000e4c:	f8b7 0096 	ldrh.w	r0, [r7, #150]	@ 0x96
 8000e50:	2213      	movs	r2, #19
 8000e52:	9201      	str	r2, [sp, #4]
 8000e54:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000e58:	9200      	str	r2, [sp, #0]
 8000e5a:	2202      	movs	r2, #2
 8000e5c:	211e      	movs	r1, #30
 8000e5e:	f001 fa6f 	bl	8002340 <ILI9488_DrawString>

    // ===== MAIN TEMPERATURE DISPLAY =====
    // Temperature box: left-aligned with margin, leaving space for +/- buttons
    const uint16_t TEMP_BOX_X1 = MARGIN;
 8000e62:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	@ 0xa0
 8000e66:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
    const uint16_t TEMP_BOX_Y1 = HEADER_HEIGHT + MARGIN;
 8000e6a:	f8b7 209e 	ldrh.w	r2, [r7, #158]	@ 0x9e
 8000e6e:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	@ 0xa0
 8000e72:	4413      	add	r3, r2
 8000e74:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
    const uint16_t TEMP_BOX_WIDTH = 330;  // Adjusted to leave proper space for +/- buttons
 8000e78:	f44f 73a5 	mov.w	r3, #330	@ 0x14a
 8000e7c:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
    const uint16_t TEMP_BOX_HEIGHT = 110; // Adjusted for better proportions
 8000e80:	236e      	movs	r3, #110	@ 0x6e
 8000e82:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    const uint16_t TEMP_BOX_X2 = TEMP_BOX_X1 + TEMP_BOX_WIDTH;
 8000e86:	f8b7 2094 	ldrh.w	r2, [r7, #148]	@ 0x94
 8000e8a:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8000e8e:	4413      	add	r3, r2
 8000e90:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
    const uint16_t TEMP_BOX_Y2 = TEMP_BOX_Y1 + TEMP_BOX_HEIGHT;
 8000e94:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 8000e98:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8000e9c:	4413      	add	r3, r2
 8000e9e:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a

    // Background for temperature display
    ILI9488_FilledRectangle(TEMP_BOX_X1, TEMP_BOX_Y1, TEMP_BOX_X2, TEMP_BOX_Y2, BLACK);
 8000ea2:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8000ea6:	f8b7 208c 	ldrh.w	r2, [r7, #140]	@ 0x8c
 8000eaa:	f8b7 1092 	ldrh.w	r1, [r7, #146]	@ 0x92
 8000eae:	f8b7 0094 	ldrh.w	r0, [r7, #148]	@ 0x94
 8000eb2:	2400      	movs	r4, #0
 8000eb4:	9400      	str	r4, [sp, #0]
 8000eb6:	f001 f945 	bl	8002144 <ILI9488_FilledRectangle>

    // Temperature value (precisely centered in box)
    int16_t temp_whole = temperature / 10;
 8000eba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000ebe:	4aa8      	ldr	r2, [pc, #672]	@ (8001160 <Plot_Touchscreen_Temperature_Screen+0x418>)
 8000ec0:	fb82 1203 	smull	r1, r2, r2, r3
 8000ec4:	1092      	asrs	r2, r2, #2
 8000ec6:	17db      	asrs	r3, r3, #31
 8000ec8:	1ad3      	subs	r3, r2, r3
 8000eca:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
    int16_t temp_decimal = temperature % 10;
 8000ece:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000ed2:	4ba3      	ldr	r3, [pc, #652]	@ (8001160 <Plot_Touchscreen_Temperature_Screen+0x418>)
 8000ed4:	fb83 1302 	smull	r1, r3, r3, r2
 8000ed8:	1099      	asrs	r1, r3, #2
 8000eda:	17d3      	asrs	r3, r2, #31
 8000edc:	1ac9      	subs	r1, r1, r3
 8000ede:	460b      	mov	r3, r1
 8000ee0:	009b      	lsls	r3, r3, #2
 8000ee2:	440b      	add	r3, r1
 8000ee4:	005b      	lsls	r3, r3, #1
 8000ee6:	1ad3      	subs	r3, r2, r3
 8000ee8:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    if (temp_decimal < 0)
 8000eec:	f9b7 30a6 	ldrsh.w	r3, [r7, #166]	@ 0xa6
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	da05      	bge.n	8000f00 <Plot_Touchscreen_Temperature_Screen+0x1b8>
        temp_decimal = -temp_decimal;
 8000ef4:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8000ef8:	425b      	negs	r3, r3
 8000efa:	b29b      	uxth	r3, r3
 8000efc:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6

    // Calculate precise center position for temperature text
    sprintf(buffer, "%d", temp_whole);
 8000f00:	f9b7 2088 	ldrsh.w	r2, [r7, #136]	@ 0x88
 8000f04:	f107 030c 	add.w	r3, r7, #12
 8000f08:	4996      	ldr	r1, [pc, #600]	@ (8001164 <Plot_Touchscreen_Temperature_Screen+0x41c>)
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f00f fec0 	bl	8010c90 <siprintf>
    uint16_t whole_width = strlen(buffer) * 6 * 8;
 8000f10:	f107 030c 	add.w	r3, r7, #12
 8000f14:	4618      	mov	r0, r3
 8000f16:	f7ff f9b9 	bl	800028c <strlen>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	b29b      	uxth	r3, r3
 8000f1e:	461a      	mov	r2, r3
 8000f20:	0052      	lsls	r2, r2, #1
 8000f22:	4413      	add	r3, r2
 8000f24:	011b      	lsls	r3, r3, #4
 8000f26:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
    sprintf(buffer, ".%d", temp_decimal);
 8000f2a:	f9b7 20a6 	ldrsh.w	r2, [r7, #166]	@ 0xa6
 8000f2e:	f107 030c 	add.w	r3, r7, #12
 8000f32:	498d      	ldr	r1, [pc, #564]	@ (8001168 <Plot_Touchscreen_Temperature_Screen+0x420>)
 8000f34:	4618      	mov	r0, r3
 8000f36:	f00f feab 	bl	8010c90 <siprintf>
    uint16_t decimal_width = strlen(buffer) * 6 * 8;
 8000f3a:	f107 030c 	add.w	r3, r7, #12
 8000f3e:	4618      	mov	r0, r3
 8000f40:	f7ff f9a4 	bl	800028c <strlen>
 8000f44:	4603      	mov	r3, r0
 8000f46:	b29b      	uxth	r3, r3
 8000f48:	461a      	mov	r2, r3
 8000f4a:	0052      	lsls	r2, r2, #1
 8000f4c:	4413      	add	r3, r2
 8000f4e:	011b      	lsls	r3, r3, #4
 8000f50:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
    uint16_t unit_width = 6 * 6 + 25; // "C" + "o" symbol width
 8000f54:	233d      	movs	r3, #61	@ 0x3d
 8000f56:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82

    uint16_t total_width = whole_width + decimal_width + unit_width + 10;
 8000f5a:	f8b7 2086 	ldrh.w	r2, [r7, #134]	@ 0x86
 8000f5e:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8000f62:	4413      	add	r3, r2
 8000f64:	b29a      	uxth	r2, r3
 8000f66:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8000f6a:	4413      	add	r3, r2
 8000f6c:	b29b      	uxth	r3, r3
 8000f6e:	330a      	adds	r3, #10
 8000f70:	f8a7 3080 	strh.w	r3, [r7, #128]	@ 0x80
    uint16_t temp_text_x = TEMP_BOX_X1 + (TEMP_BOX_WIDTH / 2) - (total_width / 2);
 8000f74:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8000f78:	085b      	lsrs	r3, r3, #1
 8000f7a:	b29a      	uxth	r2, r3
 8000f7c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8000f80:	4413      	add	r3, r2
 8000f82:	b29a      	uxth	r2, r3
 8000f84:	f8b7 3080 	ldrh.w	r3, [r7, #128]	@ 0x80
 8000f88:	085b      	lsrs	r3, r3, #1
 8000f8a:	b29b      	uxth	r3, r3
 8000f8c:	1ad3      	subs	r3, r2, r3
 8000f8e:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
    uint16_t temp_text_y = TEMP_BOX_Y1 + (TEMP_BOX_HEIGHT / 2) - (8 * 8 / 2) - 5;
 8000f92:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8000f96:	085b      	lsrs	r3, r3, #1
 8000f98:	b29a      	uxth	r2, r3
 8000f9a:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8000f9e:	4413      	add	r3, r2
 8000fa0:	b29b      	uxth	r3, r3
 8000fa2:	3b25      	subs	r3, #37	@ 0x25
 8000fa4:	f8a7 307c 	strh.w	r3, [r7, #124]	@ 0x7c

    sprintf(buffer, "%d", temp_whole);
 8000fa8:	f9b7 2088 	ldrsh.w	r2, [r7, #136]	@ 0x88
 8000fac:	f107 030c 	add.w	r3, r7, #12
 8000fb0:	496c      	ldr	r1, [pc, #432]	@ (8001164 <Plot_Touchscreen_Temperature_Screen+0x41c>)
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f00f fe6c 	bl	8010c90 <siprintf>
    ILI9488_DrawString(temp_text_x, temp_text_y, 8, buffer, WHITE, BLACK);
 8000fb8:	f107 030c 	add.w	r3, r7, #12
 8000fbc:	f8b7 107c 	ldrh.w	r1, [r7, #124]	@ 0x7c
 8000fc0:	f8b7 007e 	ldrh.w	r0, [r7, #126]	@ 0x7e
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	9201      	str	r2, [sp, #4]
 8000fc8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000fcc:	9200      	str	r2, [sp, #0]
 8000fce:	2208      	movs	r2, #8
 8000fd0:	f001 f9b6 	bl	8002340 <ILI9488_DrawString>

    // Decimal point and digit
    sprintf(buffer, ".%d", temp_decimal);
 8000fd4:	f9b7 20a6 	ldrsh.w	r2, [r7, #166]	@ 0xa6
 8000fd8:	f107 030c 	add.w	r3, r7, #12
 8000fdc:	4962      	ldr	r1, [pc, #392]	@ (8001168 <Plot_Touchscreen_Temperature_Screen+0x420>)
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f00f fe56 	bl	8010c90 <siprintf>
    uint16_t decimal_x = temp_text_x + whole_width;
 8000fe4:	f8b7 207e 	ldrh.w	r2, [r7, #126]	@ 0x7e
 8000fe8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8000fec:	4413      	add	r3, r2
 8000fee:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
    ILI9488_DrawString(decimal_x, temp_text_y, 8, buffer, WHITE, BLACK);
 8000ff2:	f107 030c 	add.w	r3, r7, #12
 8000ff6:	f8b7 107c 	ldrh.w	r1, [r7, #124]	@ 0x7c
 8000ffa:	f8b7 007a 	ldrh.w	r0, [r7, #122]	@ 0x7a
 8000ffe:	2200      	movs	r2, #0
 8001000:	9201      	str	r2, [sp, #4]
 8001002:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001006:	9200      	str	r2, [sp, #0]
 8001008:	2208      	movs	r2, #8
 800100a:	f001 f999 	bl	8002340 <ILI9488_DrawString>

    // Degree symbol and unit
    uint16_t unit_x = decimal_x + decimal_width + 10;
 800100e:	f8b7 207a 	ldrh.w	r2, [r7, #122]	@ 0x7a
 8001012:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8001016:	4413      	add	r3, r2
 8001018:	b29b      	uxth	r3, r3
 800101a:	330a      	adds	r3, #10
 800101c:	f8a7 3078 	strh.w	r3, [r7, #120]	@ 0x78
    ILI9488_DrawString(unit_x, temp_text_y + 5, 6, "C", WHITE, BLACK);
 8001020:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
 8001024:	3305      	adds	r3, #5
 8001026:	b299      	uxth	r1, r3
 8001028:	f8b7 0078 	ldrh.w	r0, [r7, #120]	@ 0x78
 800102c:	2300      	movs	r3, #0
 800102e:	9301      	str	r3, [sp, #4]
 8001030:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001034:	9300      	str	r3, [sp, #0]
 8001036:	4b4d      	ldr	r3, [pc, #308]	@ (800116c <Plot_Touchscreen_Temperature_Screen+0x424>)
 8001038:	2206      	movs	r2, #6
 800103a:	f001 f981 	bl	8002340 <ILI9488_DrawString>
    ILI9488_DrawString(unit_x + 25, temp_text_y + 12, 3, "o", WHITE, BLACK);
 800103e:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
 8001042:	3319      	adds	r3, #25
 8001044:	b298      	uxth	r0, r3
 8001046:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
 800104a:	330c      	adds	r3, #12
 800104c:	b299      	uxth	r1, r3
 800104e:	2300      	movs	r3, #0
 8001050:	9301      	str	r3, [sp, #4]
 8001052:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001056:	9300      	str	r3, [sp, #0]
 8001058:	4b45      	ldr	r3, [pc, #276]	@ (8001170 <Plot_Touchscreen_Temperature_Screen+0x428>)
 800105a:	2203      	movs	r2, #3
 800105c:	f001 f970 	bl	8002340 <ILI9488_DrawString>

    // Label below temperature (perfectly centered, with more space from temperature)
    // Calculate bottom of temperature text (degree symbol extends to temp_text_y + 12 + 8*3 = temp_text_y + 36)
    uint16_t temp_bottom_y = temp_text_y + (8 * 8) + 5; // Bottom of main temperature text + degree symbol space
 8001060:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
 8001064:	3345      	adds	r3, #69	@ 0x45
 8001066:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76
    uint16_t label_spacing = 20;                        // More space between temperature and label
 800106a:	2314      	movs	r3, #20
 800106c:	f8a7 3074 	strh.w	r3, [r7, #116]	@ 0x74
    sprintf(buffer, "Set Temperature");
 8001070:	f107 030c 	add.w	r3, r7, #12
 8001074:	493f      	ldr	r1, [pc, #252]	@ (8001174 <Plot_Touchscreen_Temperature_Screen+0x42c>)
 8001076:	4618      	mov	r0, r3
 8001078:	f00f fe0a 	bl	8010c90 <siprintf>
    uint16_t label_x = TEMP_BOX_X1 + (TEMP_BOX_WIDTH / 2) - (strlen(buffer) * 6 * 2 / 2);
 800107c:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8001080:	085b      	lsrs	r3, r3, #1
 8001082:	b29a      	uxth	r2, r3
 8001084:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8001088:	4413      	add	r3, r2
 800108a:	b29c      	uxth	r4, r3
 800108c:	f107 030c 	add.w	r3, r7, #12
 8001090:	4618      	mov	r0, r3
 8001092:	f7ff f8fb 	bl	800028c <strlen>
 8001096:	4602      	mov	r2, r0
 8001098:	4613      	mov	r3, r2
 800109a:	005b      	lsls	r3, r3, #1
 800109c:	4413      	add	r3, r2
 800109e:	009b      	lsls	r3, r3, #2
 80010a0:	085b      	lsrs	r3, r3, #1
 80010a2:	b29b      	uxth	r3, r3
 80010a4:	1ae3      	subs	r3, r4, r3
 80010a6:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
    uint16_t label_y = temp_bottom_y + label_spacing;
 80010aa:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80010ae:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
 80010b2:	4413      	add	r3, r2
 80010b4:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70
    ILI9488_DrawString(label_x, label_y, 2, buffer, LIGHT_GRAY, BLACK);
 80010b8:	f107 030c 	add.w	r3, r7, #12
 80010bc:	f8b7 1070 	ldrh.w	r1, [r7, #112]	@ 0x70
 80010c0:	f8b7 0072 	ldrh.w	r0, [r7, #114]	@ 0x72
 80010c4:	2200      	movs	r2, #0
 80010c6:	9201      	str	r2, [sp, #4]
 80010c8:	f24c 6218 	movw	r2, #50712	@ 0xc618
 80010cc:	9200      	str	r2, [sp, #0]
 80010ce:	2202      	movs	r2, #2
 80010d0:	f001 f936 	bl	8002340 <ILI9488_DrawString>

    // ===== INCREASE/DECREASE BUTTONS =====
    // Positioned to the right of temperature box with proper spacing, contained within temperature box height
    const uint16_t ADJ_BTN_X1 = TEMP_BOX_X2 + BUTTON_SPACING;
 80010d4:	f8b7 208c 	ldrh.w	r2, [r7, #140]	@ 0x8c
 80010d8:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 80010dc:	4413      	add	r3, r2
 80010de:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
    const uint16_t ADJ_BTN_X2 = SCREEN_WIDTH - MARGIN;
 80010e2:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 80010e6:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	@ 0xa0
 80010ea:	1ad3      	subs	r3, r2, r3
 80010ec:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    const uint16_t ADJ_BTN_WIDTH = ADJ_BTN_X2 - ADJ_BTN_X1;
 80010f0:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80010f4:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80010f8:	1ad3      	subs	r3, r2, r3
 80010fa:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
    const uint16_t ADJ_BTN_HEIGHT = 52; // Smaller buttons - equal size for both, fits within temp box
 80010fe:	2334      	movs	r3, #52	@ 0x34
 8001100:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
    const uint16_t ADJ_BTN_SPACING = 8; // Spacing between + and - buttons
 8001104:	2308      	movs	r3, #8
 8001106:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
    const uint16_t ADJ_BTN_TOTAL_HEIGHT = (ADJ_BTN_HEIGHT * 2) + ADJ_BTN_SPACING;
 800110a:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800110e:	005b      	lsls	r3, r3, #1
 8001110:	b29a      	uxth	r2, r3
 8001112:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8001116:	4413      	add	r3, r2
 8001118:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
    // Ensure buttons fit within temperature box height and don't affect other elements
    const uint16_t ADJ_BTN_START_Y = TEMP_BOX_Y1 + (TEMP_BOX_HEIGHT / 2) - (ADJ_BTN_TOTAL_HEIGHT / 2);
 800111c:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8001120:	085b      	lsrs	r3, r3, #1
 8001122:	b29a      	uxth	r2, r3
 8001124:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8001128:	4413      	add	r3, r2
 800112a:	b29a      	uxth	r2, r3
 800112c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8001130:	085b      	lsrs	r3, r3, #1
 8001132:	b29b      	uxth	r3, r3
 8001134:	1ad3      	subs	r3, r2, r3
 8001136:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62

    // Increase button (top) - smaller, equal size, centered with temperature box
    uint16_t inc_btn_y1 = ADJ_BTN_START_Y;
 800113a:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800113e:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
    uint16_t inc_btn_y2 = inc_btn_y1 + ADJ_BTN_HEIGHT;
 8001142:	f8b7 2060 	ldrh.w	r2, [r7, #96]	@ 0x60
 8001146:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800114a:	4413      	add	r3, r2
 800114c:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 8001150:	e012      	b.n	8001178 <Plot_Touchscreen_Temperature_Screen+0x430>
 8001152:	bf00      	nop
 8001154:	08011f88 	.word	0x08011f88
 8001158:	08011f9c 	.word	0x08011f9c
 800115c:	08011fac 	.word	0x08011fac
 8001160:	66666667 	.word	0x66666667
 8001164:	08011fbc 	.word	0x08011fbc
 8001168:	08011fc0 	.word	0x08011fc0
 800116c:	08011fc4 	.word	0x08011fc4
 8001170:	08011fc8 	.word	0x08011fc8
 8001174:	08011fcc 	.word	0x08011fcc
    Draw_Modern_Button(ADJ_BTN_X1, inc_btn_y1, ADJ_BTN_X2, inc_btn_y2,
 8001178:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800117c:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8001180:	f8b7 1060 	ldrh.w	r1, [r7, #96]	@ 0x60
 8001184:	f8b7 006e 	ldrh.w	r0, [r7, #110]	@ 0x6e
 8001188:	2405      	movs	r4, #5
 800118a:	9404      	str	r4, [sp, #16]
 800118c:	f24c 6418 	movw	r4, #50712	@ 0xc618
 8001190:	9403      	str	r4, [sp, #12]
 8001192:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 8001196:	9402      	str	r4, [sp, #8]
 8001198:	f244 2408 	movw	r4, #16904	@ 0x4208
 800119c:	9401      	str	r4, [sp, #4]
 800119e:	4c91      	ldr	r4, [pc, #580]	@ (80013e4 <Plot_Touchscreen_Temperature_Screen+0x69c>)
 80011a0:	9400      	str	r4, [sp, #0]
 80011a2:	f7ff fd7f 	bl	8000ca4 <Draw_Modern_Button>
                       "+", DARK_GRAY, WHITE, LIGHT_GRAY, 5);

    // Decrease button (bottom) - smaller, equal size, centered with temperature box
    uint16_t dec_btn_y1 = inc_btn_y2 + ADJ_BTN_SPACING;
 80011a6:	f8b7 205e 	ldrh.w	r2, [r7, #94]	@ 0x5e
 80011aa:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80011ae:	4413      	add	r3, r2
 80011b0:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
    uint16_t dec_btn_y2 = dec_btn_y1 + ADJ_BTN_HEIGHT;
 80011b4:	f8b7 205c 	ldrh.w	r2, [r7, #92]	@ 0x5c
 80011b8:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 80011bc:	4413      	add	r3, r2
 80011be:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
    Draw_Modern_Button(ADJ_BTN_X1, dec_btn_y1, ADJ_BTN_X2, dec_btn_y2,
 80011c2:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 80011c6:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80011ca:	f8b7 105c 	ldrh.w	r1, [r7, #92]	@ 0x5c
 80011ce:	f8b7 006e 	ldrh.w	r0, [r7, #110]	@ 0x6e
 80011d2:	2405      	movs	r4, #5
 80011d4:	9404      	str	r4, [sp, #16]
 80011d6:	f24c 6418 	movw	r4, #50712	@ 0xc618
 80011da:	9403      	str	r4, [sp, #12]
 80011dc:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 80011e0:	9402      	str	r4, [sp, #8]
 80011e2:	f244 2408 	movw	r4, #16904	@ 0x4208
 80011e6:	9401      	str	r4, [sp, #4]
 80011e8:	4c7f      	ldr	r4, [pc, #508]	@ (80013e8 <Plot_Touchscreen_Temperature_Screen+0x6a0>)
 80011ea:	9400      	str	r4, [sp, #0]
 80011ec:	f7ff fd5a 	bl	8000ca4 <Draw_Modern_Button>
                       "-", DARK_GRAY, WHITE, LIGHT_GRAY, 5);

    // ===== KNOB INDICATOR =====
    // Positioned below temperature box with proper spacing and visible logo
    uint16_t knob_y = TEMP_BOX_Y2 + 40; // Increased spacing from temperature box
 80011f0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80011f4:	3328      	adds	r3, #40	@ 0x28
 80011f6:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
    uint16_t knob_icon_x = MARGIN;
 80011fa:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	@ 0xa0
 80011fe:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
    uint16_t knob_icon_y = knob_y + 8; // Center icon with text
 8001202:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8001206:	3308      	adds	r3, #8
 8001208:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
    uint16_t knob_icon_radius = 12;
 800120c:	230c      	movs	r3, #12
 800120e:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52

    // Draw knob icon (circle representing rotary encoder)
    ILI9488_drawCircleOutline(knob_icon_x + knob_icon_radius, knob_icon_y, knob_icon_radius, 2, WHITE);
 8001212:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 8001216:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 800121a:	18d0      	adds	r0, r2, r3
 800121c:	f8b7 1054 	ldrh.w	r1, [r7, #84]	@ 0x54
 8001220:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 8001224:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001228:	9300      	str	r3, [sp, #0]
 800122a:	2302      	movs	r3, #2
 800122c:	f001 f988 	bl	8002540 <ILI9488_drawCircleOutline>
    ILI9488_drawCircleOutline(knob_icon_x + knob_icon_radius, knob_icon_y, knob_icon_radius - 4, 1, LIGHT_GRAY);
 8001230:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 8001234:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8001238:	18d0      	adds	r0, r2, r3
 800123a:	f8b7 1054 	ldrh.w	r1, [r7, #84]	@ 0x54
 800123e:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8001242:	1f1a      	subs	r2, r3, #4
 8001244:	f24c 6318 	movw	r3, #50712	@ 0xc618
 8001248:	9300      	str	r3, [sp, #0]
 800124a:	2301      	movs	r3, #1
 800124c:	f001 f978 	bl	8002540 <ILI9488_drawCircleOutline>
    // Draw center dot
    ILI9488_FilledRectangle(knob_icon_x + knob_icon_radius - 2, knob_icon_y - 2,
 8001250:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 8001254:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8001258:	4413      	add	r3, r2
 800125a:	b29b      	uxth	r3, r3
 800125c:	3b02      	subs	r3, #2
 800125e:	b298      	uxth	r0, r3
 8001260:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8001264:	3b02      	subs	r3, #2
 8001266:	b299      	uxth	r1, r3
                            knob_icon_x + knob_icon_radius + 2, knob_icon_y + 2, WHITE);
 8001268:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 800126c:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8001270:	4413      	add	r3, r2
 8001272:	b29b      	uxth	r3, r3
    ILI9488_FilledRectangle(knob_icon_x + knob_icon_radius - 2, knob_icon_y - 2,
 8001274:	3302      	adds	r3, #2
 8001276:	b29a      	uxth	r2, r3
 8001278:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 800127c:	3302      	adds	r3, #2
 800127e:	b29b      	uxth	r3, r3
 8001280:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 8001284:	9400      	str	r4, [sp, #0]
 8001286:	f000 ff5d 	bl	8002144 <ILI9488_FilledRectangle>

    // Draw text next to icon (more visible)
    uint16_t knob_text_x = knob_icon_x + (knob_icon_radius * 2) + 10;
 800128a:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 800128e:	005b      	lsls	r3, r3, #1
 8001290:	b29a      	uxth	r2, r3
 8001292:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8001296:	4413      	add	r3, r2
 8001298:	b29b      	uxth	r3, r3
 800129a:	330a      	adds	r3, #10
 800129c:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
    ILI9488_DrawString(knob_text_x, knob_y, 2, "Use knob to adjust temperature", WHITE, NAVY_BLUE);
 80012a0:	f8b7 1058 	ldrh.w	r1, [r7, #88]	@ 0x58
 80012a4:	f8b7 0050 	ldrh.w	r0, [r7, #80]	@ 0x50
 80012a8:	230f      	movs	r3, #15
 80012aa:	9301      	str	r3, [sp, #4]
 80012ac:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80012b0:	9300      	str	r3, [sp, #0]
 80012b2:	4b4e      	ldr	r3, [pc, #312]	@ (80013ec <Plot_Touchscreen_Temperature_Screen+0x6a4>)
 80012b4:	2202      	movs	r2, #2
 80012b6:	f001 f843 	bl	8002340 <ILI9488_DrawString>

    // ===== BOTTOM BUTTON ROW =====
    // Three buttons: Schedule (navigate to Schedule screen), On/Off (toggle system), Reset (functionality)
    const uint16_t BOTTOM_BUTTON_WIDTH = 140;
 80012ba:	238c      	movs	r3, #140	@ 0x8c
 80012bc:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
    const uint16_t TOTAL_BUTTON_WIDTH = (BOTTOM_BUTTON_WIDTH * 3) + (BUTTON_SPACING * 2);
 80012c0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80012c4:	461a      	mov	r2, r3
 80012c6:	0052      	lsls	r2, r2, #1
 80012c8:	4413      	add	r3, r2
 80012ca:	b29a      	uxth	r2, r3
 80012cc:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 80012d0:	005b      	lsls	r3, r3, #1
 80012d2:	b29b      	uxth	r3, r3
 80012d4:	4413      	add	r3, r2
 80012d6:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
    const uint16_t BOTTOM_START_X = (SCREEN_WIDTH - TOTAL_BUTTON_WIDTH) / 2; // Centered
 80012da:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 80012de:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80012e2:	1ad3      	subs	r3, r2, r3
 80012e4:	0fda      	lsrs	r2, r3, #31
 80012e6:	4413      	add	r3, r2
 80012e8:	105b      	asrs	r3, r3, #1
 80012ea:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

    // Schedule button (left) - navigates to Schedule Screen
    uint16_t sched_btn_x1 = BOTTOM_START_X;
 80012ee:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80012f2:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
    uint16_t sched_btn_x2 = sched_btn_x1 + BOTTOM_BUTTON_WIDTH;
 80012f6:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 80012fa:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80012fe:	4413      	add	r3, r2
 8001300:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    Draw_Modern_Button(sched_btn_x1, BOTTOM_BUTTON_Y, sched_btn_x2, BOTTOM_BUTTON_Y + BOTTOM_BUTTON_HEIGHT,
 8001304:	f8b7 2098 	ldrh.w	r2, [r7, #152]	@ 0x98
 8001308:	f8b7 309a 	ldrh.w	r3, [r7, #154]	@ 0x9a
 800130c:	4413      	add	r3, r2
 800130e:	b29b      	uxth	r3, r3
 8001310:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8001314:	f8b7 1098 	ldrh.w	r1, [r7, #152]	@ 0x98
 8001318:	f8b7 0048 	ldrh.w	r0, [r7, #72]	@ 0x48
 800131c:	2403      	movs	r4, #3
 800131e:	9404      	str	r4, [sp, #16]
 8001320:	f24c 6418 	movw	r4, #50712	@ 0xc618
 8001324:	9403      	str	r4, [sp, #12]
 8001326:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 800132a:	9402      	str	r4, [sp, #8]
 800132c:	f248 4410 	movw	r4, #33808	@ 0x8410
 8001330:	9401      	str	r4, [sp, #4]
 8001332:	4c2f      	ldr	r4, [pc, #188]	@ (80013f0 <Plot_Touchscreen_Temperature_Screen+0x6a8>)
 8001334:	9400      	str	r4, [sp, #0]
 8001336:	f7ff fcb5 	bl	8000ca4 <Draw_Modern_Button>
                       "Schedule", GRAY, WHITE, LIGHT_GRAY, 3);

    // On/Off button (center) - toggles temperature control system
    uint16_t onoff_btn_x1 = sched_btn_x2 + BUTTON_SPACING;
 800133a:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800133e:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8001342:	4413      	add	r3, r2
 8001344:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    uint16_t onoff_btn_x2 = onoff_btn_x1 + BOTTOM_BUTTON_WIDTH;
 8001348:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800134c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001350:	4413      	add	r3, r2
 8001352:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    Draw_Modern_Button(onoff_btn_x1, BOTTOM_BUTTON_Y, onoff_btn_x2, BOTTOM_BUTTON_Y + BOTTOM_BUTTON_HEIGHT,
 8001356:	f8b7 2098 	ldrh.w	r2, [r7, #152]	@ 0x98
 800135a:	f8b7 309a 	ldrh.w	r3, [r7, #154]	@ 0x9a
 800135e:	4413      	add	r3, r2
 8001360:	b29b      	uxth	r3, r3
 8001362:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8001366:	f8b7 1098 	ldrh.w	r1, [r7, #152]	@ 0x98
 800136a:	f8b7 0044 	ldrh.w	r0, [r7, #68]	@ 0x44
 800136e:	2403      	movs	r4, #3
 8001370:	9404      	str	r4, [sp, #16]
 8001372:	f24c 6418 	movw	r4, #50712	@ 0xc618
 8001376:	9403      	str	r4, [sp, #12]
 8001378:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 800137c:	9402      	str	r4, [sp, #8]
 800137e:	f248 4410 	movw	r4, #33808	@ 0x8410
 8001382:	9401      	str	r4, [sp, #4]
 8001384:	4c1b      	ldr	r4, [pc, #108]	@ (80013f4 <Plot_Touchscreen_Temperature_Screen+0x6ac>)
 8001386:	9400      	str	r4, [sp, #0]
 8001388:	f7ff fc8c 	bl	8000ca4 <Draw_Modern_Button>
                       "On/Off", GRAY, WHITE, LIGHT_GRAY, 3);

    // Reset button (right) - functionality button
    uint16_t reset_btn_x1 = onoff_btn_x2 + BUTTON_SPACING;
 800138c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8001390:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8001394:	4413      	add	r3, r2
 8001396:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    uint16_t reset_btn_x2 = reset_btn_x1 + BOTTOM_BUTTON_WIDTH;
 800139a:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 800139e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80013a2:	4413      	add	r3, r2
 80013a4:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    Draw_Modern_Button(reset_btn_x1, BOTTOM_BUTTON_Y, reset_btn_x2, BOTTOM_BUTTON_Y + BOTTOM_BUTTON_HEIGHT,
 80013a6:	f8b7 2098 	ldrh.w	r2, [r7, #152]	@ 0x98
 80013aa:	f8b7 309a 	ldrh.w	r3, [r7, #154]	@ 0x9a
 80013ae:	4413      	add	r3, r2
 80013b0:	b29b      	uxth	r3, r3
 80013b2:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 80013b4:	f8b7 1098 	ldrh.w	r1, [r7, #152]	@ 0x98
 80013b8:	f8b7 0040 	ldrh.w	r0, [r7, #64]	@ 0x40
 80013bc:	2403      	movs	r4, #3
 80013be:	9404      	str	r4, [sp, #16]
 80013c0:	f24c 6418 	movw	r4, #50712	@ 0xc618
 80013c4:	9403      	str	r4, [sp, #12]
 80013c6:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 80013ca:	9402      	str	r4, [sp, #8]
 80013cc:	f248 4410 	movw	r4, #33808	@ 0x8410
 80013d0:	9401      	str	r4, [sp, #4]
 80013d2:	4c09      	ldr	r4, [pc, #36]	@ (80013f8 <Plot_Touchscreen_Temperature_Screen+0x6b0>)
 80013d4:	9400      	str	r4, [sp, #0]
 80013d6:	f7ff fc65 	bl	8000ca4 <Draw_Modern_Button>
                       "Reset", GRAY, WHITE, LIGHT_GRAY, 3);
}
 80013da:	bf00      	nop
 80013dc:	37ac      	adds	r7, #172	@ 0xac
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd90      	pop	{r4, r7, pc}
 80013e2:	bf00      	nop
 80013e4:	08011fdc 	.word	0x08011fdc
 80013e8:	08011fe0 	.word	0x08011fe0
 80013ec:	08011fe4 	.word	0x08011fe4
 80013f0:	08012004 	.word	0x08012004
 80013f4:	08012010 	.word	0x08012010
 80013f8:	08012018 	.word	0x08012018

080013fc <Plot_Touchscreen_Schedule_Screen>:
 * - List of scheduled temperature changes
 * - Back button to return to temperature screen
 */
void Plot_Touchscreen_Schedule_Screen(uint16_t year, uint8_t month, uint8_t day,
                                      uint8_t hour, uint8_t minute, uint8_t second)
{
 80013fc:	b590      	push	{r4, r7, lr}
 80013fe:	b0a9      	sub	sp, #164	@ 0xa4
 8001400:	af06      	add	r7, sp, #24
 8001402:	4604      	mov	r4, r0
 8001404:	4608      	mov	r0, r1
 8001406:	4611      	mov	r1, r2
 8001408:	461a      	mov	r2, r3
 800140a:	4623      	mov	r3, r4
 800140c:	80fb      	strh	r3, [r7, #6]
 800140e:	4603      	mov	r3, r0
 8001410:	717b      	strb	r3, [r7, #5]
 8001412:	460b      	mov	r3, r1
 8001414:	713b      	strb	r3, [r7, #4]
 8001416:	4613      	mov	r3, r2
 8001418:	70fb      	strb	r3, [r7, #3]
    char buffer[50];

    // Screen dimensions (matching temperature screen)
    const uint16_t SCREEN_WIDTH = 480;
 800141a:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 800141e:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
    const uint16_t SCREEN_HEIGHT = 320;
 8001422:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001426:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
    const uint16_t MARGIN = 15;
 800142a:	230f      	movs	r3, #15
 800142c:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
    const uint16_t HEADER_HEIGHT = 50;
 8001430:	2332      	movs	r3, #50	@ 0x32
 8001432:	f8a7 3080 	strh.w	r3, [r7, #128]	@ 0x80
    const uint16_t BUTTON_SPACING = 15;
 8001436:	230f      	movs	r3, #15
 8001438:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
    const uint16_t BOTTOM_BUTTON_HEIGHT = 45;
 800143c:	232d      	movs	r3, #45	@ 0x2d
 800143e:	f8a7 307c 	strh.w	r3, [r7, #124]	@ 0x7c
    const uint16_t BOTTOM_BUTTON_Y = SCREEN_HEIGHT - BOTTOM_BUTTON_HEIGHT - MARGIN;
 8001442:	f8b7 2084 	ldrh.w	r2, [r7, #132]	@ 0x84
 8001446:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
 800144a:	1ad3      	subs	r3, r2, r3
 800144c:	b29a      	uxth	r2, r3
 800144e:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8001452:	1ad3      	subs	r3, r2, r3
 8001454:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a

    // Clear screen with dark blue background
    ILI9488_FillScreen(NAVY_BLUE);
 8001458:	200f      	movs	r0, #15
 800145a:	f000 fe37 	bl	80020cc <ILI9488_FillScreen>

    // ===== HEADER =====
    // Title bar with precise height (matching temperature screen)
    ILI9488_FilledRectangle(0, 0, SCREEN_WIDTH, HEADER_HEIGHT, DARK_BLUE);
 800145e:	f8b7 3080 	ldrh.w	r3, [r7, #128]	@ 0x80
 8001462:	f8b7 2086 	ldrh.w	r2, [r7, #134]	@ 0x86
 8001466:	2113      	movs	r1, #19
 8001468:	9100      	str	r1, [sp, #0]
 800146a:	2100      	movs	r1, #0
 800146c:	2000      	movs	r0, #0
 800146e:	f000 fe69 	bl	8002144 <ILI9488_FilledRectangle>
    ILI9488_DrawString(MARGIN, 8, 2, "Temperature Schedule", WHITE, DARK_BLUE);
 8001472:	f8b7 0082 	ldrh.w	r0, [r7, #130]	@ 0x82
 8001476:	2313      	movs	r3, #19
 8001478:	9301      	str	r3, [sp, #4]
 800147a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800147e:	9300      	str	r3, [sp, #0]
 8001480:	4bdc      	ldr	r3, [pc, #880]	@ (80017f4 <Plot_Touchscreen_Schedule_Screen+0x3f8>)
 8001482:	2202      	movs	r2, #2
 8001484:	2108      	movs	r1, #8
 8001486:	f000 ff5b 	bl	8002340 <ILI9488_DrawString>

    // Date display (left side of header)
    sprintf(buffer, "%04d-%02d-%02d", year, month, day);
 800148a:	88fa      	ldrh	r2, [r7, #6]
 800148c:	7979      	ldrb	r1, [r7, #5]
 800148e:	793b      	ldrb	r3, [r7, #4]
 8001490:	f107 0008 	add.w	r0, r7, #8
 8001494:	9300      	str	r3, [sp, #0]
 8001496:	460b      	mov	r3, r1
 8001498:	49d7      	ldr	r1, [pc, #860]	@ (80017f8 <Plot_Touchscreen_Schedule_Screen+0x3fc>)
 800149a:	f00f fbf9 	bl	8010c90 <siprintf>
    ILI9488_DrawString(MARGIN, 30, 2, buffer, LIGHT_GRAY, DARK_BLUE);
 800149e:	f107 0308 	add.w	r3, r7, #8
 80014a2:	f8b7 0082 	ldrh.w	r0, [r7, #130]	@ 0x82
 80014a6:	2213      	movs	r2, #19
 80014a8:	9201      	str	r2, [sp, #4]
 80014aa:	f24c 6218 	movw	r2, #50712	@ 0xc618
 80014ae:	9200      	str	r2, [sp, #0]
 80014b0:	2202      	movs	r2, #2
 80014b2:	211e      	movs	r1, #30
 80014b4:	f000 ff44 	bl	8002340 <ILI9488_DrawString>

    // Time display (right side of header)
    sprintf(buffer, "%02d:%02d:%02d", hour, minute, second);
 80014b8:	78fa      	ldrb	r2, [r7, #3]
 80014ba:	f897 1098 	ldrb.w	r1, [r7, #152]	@ 0x98
 80014be:	f897 309c 	ldrb.w	r3, [r7, #156]	@ 0x9c
 80014c2:	f107 0008 	add.w	r0, r7, #8
 80014c6:	9300      	str	r3, [sp, #0]
 80014c8:	460b      	mov	r3, r1
 80014ca:	49cc      	ldr	r1, [pc, #816]	@ (80017fc <Plot_Touchscreen_Schedule_Screen+0x400>)
 80014cc:	f00f fbe0 	bl	8010c90 <siprintf>
    uint16_t time_x = SCREEN_WIDTH - MARGIN - (strlen(buffer) * 6 * 2);
 80014d0:	f8b7 2086 	ldrh.w	r2, [r7, #134]	@ 0x86
 80014d4:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 80014d8:	1ad3      	subs	r3, r2, r3
 80014da:	b29c      	uxth	r4, r3
 80014dc:	f107 0308 	add.w	r3, r7, #8
 80014e0:	4618      	mov	r0, r3
 80014e2:	f7fe fed3 	bl	800028c <strlen>
 80014e6:	4603      	mov	r3, r0
 80014e8:	b29b      	uxth	r3, r3
 80014ea:	461a      	mov	r2, r3
 80014ec:	0052      	lsls	r2, r2, #1
 80014ee:	4413      	add	r3, r2
 80014f0:	009b      	lsls	r3, r3, #2
 80014f2:	b29b      	uxth	r3, r3
 80014f4:	1ae3      	subs	r3, r4, r3
 80014f6:	f8a7 3078 	strh.w	r3, [r7, #120]	@ 0x78
    ILI9488_DrawString(time_x, 30, 2, buffer, WHITE, DARK_BLUE);
 80014fa:	f107 0308 	add.w	r3, r7, #8
 80014fe:	f8b7 0078 	ldrh.w	r0, [r7, #120]	@ 0x78
 8001502:	2213      	movs	r2, #19
 8001504:	9201      	str	r2, [sp, #4]
 8001506:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800150a:	9200      	str	r2, [sp, #0]
 800150c:	2202      	movs	r2, #2
 800150e:	211e      	movs	r1, #30
 8001510:	f000 ff16 	bl	8002340 <ILI9488_DrawString>

    // ===== SCHEDULE LIST =====
    // Schedule entries displayed as boxes in 2 columns with improved styling
    uint16_t list_y_start = HEADER_HEIGHT + MARGIN;
 8001514:	f8b7 2080 	ldrh.w	r2, [r7, #128]	@ 0x80
 8001518:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800151c:	4413      	add	r3, r2
 800151e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76
    uint16_t box_spacing = 15; // Increased spacing between boxes
 8001522:	230f      	movs	r3, #15
 8001524:	f8a7 3074 	strh.w	r3, [r7, #116]	@ 0x74
    uint16_t box_height = 80;  // Taller boxes for better appearance
 8001528:	2350      	movs	r3, #80	@ 0x50
 800152a:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
    uint16_t box_padding = 12; // Internal padding for text
 800152e:	230c      	movs	r3, #12
 8001530:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70
    uint16_t available_width = SCREEN_WIDTH - (MARGIN * 2);
 8001534:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8001538:	005b      	lsls	r3, r3, #1
 800153a:	b29b      	uxth	r3, r3
 800153c:	f8b7 2086 	ldrh.w	r2, [r7, #134]	@ 0x86
 8001540:	1ad3      	subs	r3, r2, r3
 8001542:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
    uint16_t box_width = (available_width - box_spacing) / 2; // Two boxes per row
 8001546:	f8b7 206e 	ldrh.w	r2, [r7, #110]	@ 0x6e
 800154a:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
 800154e:	1ad3      	subs	r3, r2, r3
 8001550:	0fda      	lsrs	r2, r3, #31
 8001552:	4413      	add	r3, r2
 8001554:	105b      	asrs	r3, r3, #1
 8001556:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

    // Row 1: Entry 1 (left) and Entry 2 (right)
    uint16_t row1_y = list_y_start;
 800155a:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
 800155e:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a

    // Schedule entry 1 (left box)
    uint16_t box1_x1 = MARGIN;
 8001562:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8001566:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
    uint16_t box1_x2 = box1_x1 + box_width;
 800156a:	f8b7 2068 	ldrh.w	r2, [r7, #104]	@ 0x68
 800156e:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8001572:	4413      	add	r3, r2
 8001574:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
    uint16_t box1_y1 = row1_y;
 8001578:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800157c:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
    uint16_t box1_y2 = box1_y1 + box_height;
 8001580:	f8b7 2064 	ldrh.w	r2, [r7, #100]	@ 0x64
 8001584:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8001588:	4413      	add	r3, r2
 800158a:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
    ILI9488_FilledRectangle(box1_x1, box1_y1, box1_x2, box1_y2, GRAY);
 800158e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8001592:	f8b7 2066 	ldrh.w	r2, [r7, #102]	@ 0x66
 8001596:	f8b7 1064 	ldrh.w	r1, [r7, #100]	@ 0x64
 800159a:	f8b7 0068 	ldrh.w	r0, [r7, #104]	@ 0x68
 800159e:	f248 4410 	movw	r4, #33808	@ 0x8410
 80015a2:	9400      	str	r4, [sp, #0]
 80015a4:	f000 fdce 	bl	8002144 <ILI9488_FilledRectangle>
    ILI9488_DrawString(box1_x1 + box_padding, box1_y1 + 20, 2.5, "09:00", WHITE, GRAY);
 80015a8:	f8b7 2068 	ldrh.w	r2, [r7, #104]	@ 0x68
 80015ac:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 80015b0:	4413      	add	r3, r2
 80015b2:	b298      	uxth	r0, r3
 80015b4:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80015b8:	3314      	adds	r3, #20
 80015ba:	b299      	uxth	r1, r3
 80015bc:	f248 4310 	movw	r3, #33808	@ 0x8410
 80015c0:	9301      	str	r3, [sp, #4]
 80015c2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80015c6:	9300      	str	r3, [sp, #0]
 80015c8:	4b8d      	ldr	r3, [pc, #564]	@ (8001800 <Plot_Touchscreen_Schedule_Screen+0x404>)
 80015ca:	2202      	movs	r2, #2
 80015cc:	f000 feb8 	bl	8002340 <ILI9488_DrawString>
    ILI9488_DrawString(box1_x1 + box_padding, box1_y1 + 40, 2.5, "->", LIGHT_GRAY, GRAY);
 80015d0:	f8b7 2068 	ldrh.w	r2, [r7, #104]	@ 0x68
 80015d4:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 80015d8:	4413      	add	r3, r2
 80015da:	b298      	uxth	r0, r3
 80015dc:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80015e0:	3328      	adds	r3, #40	@ 0x28
 80015e2:	b299      	uxth	r1, r3
 80015e4:	f248 4310 	movw	r3, #33808	@ 0x8410
 80015e8:	9301      	str	r3, [sp, #4]
 80015ea:	f24c 6318 	movw	r3, #50712	@ 0xc618
 80015ee:	9300      	str	r3, [sp, #0]
 80015f0:	4b84      	ldr	r3, [pc, #528]	@ (8001804 <Plot_Touchscreen_Schedule_Screen+0x408>)
 80015f2:	2202      	movs	r2, #2
 80015f4:	f000 fea4 	bl	8002340 <ILI9488_DrawString>
    sprintf(buffer, "%d.%d C", 22, 0);
 80015f8:	f107 0008 	add.w	r0, r7, #8
 80015fc:	2300      	movs	r3, #0
 80015fe:	2216      	movs	r2, #22
 8001600:	4981      	ldr	r1, [pc, #516]	@ (8001808 <Plot_Touchscreen_Schedule_Screen+0x40c>)
 8001602:	f00f fb45 	bl	8010c90 <siprintf>
    ILI9488_DrawString(box1_x1 + box_padding, box1_y1 + 60, 2.5, buffer, WHITE, GRAY);
 8001606:	f8b7 2068 	ldrh.w	r2, [r7, #104]	@ 0x68
 800160a:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 800160e:	4413      	add	r3, r2
 8001610:	b298      	uxth	r0, r3
 8001612:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8001616:	333c      	adds	r3, #60	@ 0x3c
 8001618:	b299      	uxth	r1, r3
 800161a:	f107 0308 	add.w	r3, r7, #8
 800161e:	f248 4210 	movw	r2, #33808	@ 0x8410
 8001622:	9201      	str	r2, [sp, #4]
 8001624:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001628:	9200      	str	r2, [sp, #0]
 800162a:	2202      	movs	r2, #2
 800162c:	f000 fe88 	bl	8002340 <ILI9488_DrawString>

    // Schedule entry 2 (right box)
    uint16_t box2_x1 = box1_x2 + box_spacing;
 8001630:	f8b7 2066 	ldrh.w	r2, [r7, #102]	@ 0x66
 8001634:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
 8001638:	4413      	add	r3, r2
 800163a:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
    uint16_t box2_x2 = box2_x1 + box_width;
 800163e:	f8b7 2060 	ldrh.w	r2, [r7, #96]	@ 0x60
 8001642:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8001646:	4413      	add	r3, r2
 8001648:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
    uint16_t box2_y1 = row1_y;
 800164c:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8001650:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
    uint16_t box2_y2 = box2_y1 + box_height;
 8001654:	f8b7 205c 	ldrh.w	r2, [r7, #92]	@ 0x5c
 8001658:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800165c:	4413      	add	r3, r2
 800165e:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
    ILI9488_FilledRectangle(box2_x1, box2_y1, box2_x2, box2_y2, GRAY);
 8001662:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8001666:	f8b7 205e 	ldrh.w	r2, [r7, #94]	@ 0x5e
 800166a:	f8b7 105c 	ldrh.w	r1, [r7, #92]	@ 0x5c
 800166e:	f8b7 0060 	ldrh.w	r0, [r7, #96]	@ 0x60
 8001672:	f248 4410 	movw	r4, #33808	@ 0x8410
 8001676:	9400      	str	r4, [sp, #0]
 8001678:	f000 fd64 	bl	8002144 <ILI9488_FilledRectangle>
    ILI9488_DrawString(box2_x1 + box_padding, box2_y1 + 20, 2.5, "12:00", WHITE, GRAY);
 800167c:	f8b7 2060 	ldrh.w	r2, [r7, #96]	@ 0x60
 8001680:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 8001684:	4413      	add	r3, r2
 8001686:	b298      	uxth	r0, r3
 8001688:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800168c:	3314      	adds	r3, #20
 800168e:	b299      	uxth	r1, r3
 8001690:	f248 4310 	movw	r3, #33808	@ 0x8410
 8001694:	9301      	str	r3, [sp, #4]
 8001696:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800169a:	9300      	str	r3, [sp, #0]
 800169c:	4b5b      	ldr	r3, [pc, #364]	@ (800180c <Plot_Touchscreen_Schedule_Screen+0x410>)
 800169e:	2202      	movs	r2, #2
 80016a0:	f000 fe4e 	bl	8002340 <ILI9488_DrawString>
    ILI9488_DrawString(box2_x1 + box_padding, box2_y1 + 40, 2.5, "->", LIGHT_GRAY, GRAY);
 80016a4:	f8b7 2060 	ldrh.w	r2, [r7, #96]	@ 0x60
 80016a8:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 80016ac:	4413      	add	r3, r2
 80016ae:	b298      	uxth	r0, r3
 80016b0:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 80016b4:	3328      	adds	r3, #40	@ 0x28
 80016b6:	b299      	uxth	r1, r3
 80016b8:	f248 4310 	movw	r3, #33808	@ 0x8410
 80016bc:	9301      	str	r3, [sp, #4]
 80016be:	f24c 6318 	movw	r3, #50712	@ 0xc618
 80016c2:	9300      	str	r3, [sp, #0]
 80016c4:	4b4f      	ldr	r3, [pc, #316]	@ (8001804 <Plot_Touchscreen_Schedule_Screen+0x408>)
 80016c6:	2202      	movs	r2, #2
 80016c8:	f000 fe3a 	bl	8002340 <ILI9488_DrawString>
    sprintf(buffer, "%d.%d C", 24, 5);
 80016cc:	f107 0008 	add.w	r0, r7, #8
 80016d0:	2305      	movs	r3, #5
 80016d2:	2218      	movs	r2, #24
 80016d4:	494c      	ldr	r1, [pc, #304]	@ (8001808 <Plot_Touchscreen_Schedule_Screen+0x40c>)
 80016d6:	f00f fadb 	bl	8010c90 <siprintf>
    ILI9488_DrawString(box2_x1 + box_padding, box2_y1 + 60, 2.5, buffer, WHITE, GRAY);
 80016da:	f8b7 2060 	ldrh.w	r2, [r7, #96]	@ 0x60
 80016de:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 80016e2:	4413      	add	r3, r2
 80016e4:	b298      	uxth	r0, r3
 80016e6:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 80016ea:	333c      	adds	r3, #60	@ 0x3c
 80016ec:	b299      	uxth	r1, r3
 80016ee:	f107 0308 	add.w	r3, r7, #8
 80016f2:	f248 4210 	movw	r2, #33808	@ 0x8410
 80016f6:	9201      	str	r2, [sp, #4]
 80016f8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80016fc:	9200      	str	r2, [sp, #0]
 80016fe:	2202      	movs	r2, #2
 8001700:	f000 fe1e 	bl	8002340 <ILI9488_DrawString>

    // Row 2: Entry 3 (left) and Entry 4 (right)
    uint16_t row2_y = row1_y + box_height + box_spacing;
 8001704:	f8b7 206a 	ldrh.w	r2, [r7, #106]	@ 0x6a
 8001708:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800170c:	4413      	add	r3, r2
 800170e:	b29a      	uxth	r2, r3
 8001710:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
 8001714:	4413      	add	r3, r2
 8001716:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58

    // Schedule entry 3 (left box)
    uint16_t box3_x1 = MARGIN;
 800171a:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800171e:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
    uint16_t box3_x2 = box3_x1 + box_width;
 8001722:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 8001726:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800172a:	4413      	add	r3, r2
 800172c:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
    uint16_t box3_y1 = row2_y;
 8001730:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8001734:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
    uint16_t box3_y2 = box3_y1 + box_height;
 8001738:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 800173c:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8001740:	4413      	add	r3, r2
 8001742:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
    ILI9488_FilledRectangle(box3_x1, box3_y1, box3_x2, box3_y2, GRAY);
 8001746:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800174a:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 800174e:	f8b7 1052 	ldrh.w	r1, [r7, #82]	@ 0x52
 8001752:	f8b7 0056 	ldrh.w	r0, [r7, #86]	@ 0x56
 8001756:	f248 4410 	movw	r4, #33808	@ 0x8410
 800175a:	9400      	str	r4, [sp, #0]
 800175c:	f000 fcf2 	bl	8002144 <ILI9488_FilledRectangle>
    ILI9488_DrawString(box3_x1 + box_padding, box3_y1 + 20, 2.5, "18:00", WHITE, GRAY);
 8001760:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 8001764:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 8001768:	4413      	add	r3, r2
 800176a:	b298      	uxth	r0, r3
 800176c:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8001770:	3314      	adds	r3, #20
 8001772:	b299      	uxth	r1, r3
 8001774:	f248 4310 	movw	r3, #33808	@ 0x8410
 8001778:	9301      	str	r3, [sp, #4]
 800177a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800177e:	9300      	str	r3, [sp, #0]
 8001780:	4b23      	ldr	r3, [pc, #140]	@ (8001810 <Plot_Touchscreen_Schedule_Screen+0x414>)
 8001782:	2202      	movs	r2, #2
 8001784:	f000 fddc 	bl	8002340 <ILI9488_DrawString>
    ILI9488_DrawString(box3_x1 + box_padding, box3_y1 + 40, 2.5, "->", LIGHT_GRAY, GRAY);
 8001788:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 800178c:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 8001790:	4413      	add	r3, r2
 8001792:	b298      	uxth	r0, r3
 8001794:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8001798:	3328      	adds	r3, #40	@ 0x28
 800179a:	b299      	uxth	r1, r3
 800179c:	f248 4310 	movw	r3, #33808	@ 0x8410
 80017a0:	9301      	str	r3, [sp, #4]
 80017a2:	f24c 6318 	movw	r3, #50712	@ 0xc618
 80017a6:	9300      	str	r3, [sp, #0]
 80017a8:	4b16      	ldr	r3, [pc, #88]	@ (8001804 <Plot_Touchscreen_Schedule_Screen+0x408>)
 80017aa:	2202      	movs	r2, #2
 80017ac:	f000 fdc8 	bl	8002340 <ILI9488_DrawString>
    sprintf(buffer, "%d.%d C", 20, 0);
 80017b0:	f107 0008 	add.w	r0, r7, #8
 80017b4:	2300      	movs	r3, #0
 80017b6:	2214      	movs	r2, #20
 80017b8:	4913      	ldr	r1, [pc, #76]	@ (8001808 <Plot_Touchscreen_Schedule_Screen+0x40c>)
 80017ba:	f00f fa69 	bl	8010c90 <siprintf>
    ILI9488_DrawString(box3_x1 + box_padding, box3_y1 + 60, 2.5, buffer, WHITE, GRAY);
 80017be:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 80017c2:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 80017c6:	4413      	add	r3, r2
 80017c8:	b298      	uxth	r0, r3
 80017ca:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 80017ce:	333c      	adds	r3, #60	@ 0x3c
 80017d0:	b299      	uxth	r1, r3
 80017d2:	f107 0308 	add.w	r3, r7, #8
 80017d6:	f248 4210 	movw	r2, #33808	@ 0x8410
 80017da:	9201      	str	r2, [sp, #4]
 80017dc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80017e0:	9200      	str	r2, [sp, #0]
 80017e2:	2202      	movs	r2, #2
 80017e4:	f000 fdac 	bl	8002340 <ILI9488_DrawString>

    // Schedule entry 4 (right box)
    uint16_t box4_x1 = box3_x2 + box_spacing;
 80017e8:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 80017ec:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
 80017f0:	4413      	add	r3, r2
 80017f2:	e00f      	b.n	8001814 <Plot_Touchscreen_Schedule_Screen+0x418>
 80017f4:	08012020 	.word	0x08012020
 80017f8:	08011f9c 	.word	0x08011f9c
 80017fc:	08011fac 	.word	0x08011fac
 8001800:	08012038 	.word	0x08012038
 8001804:	08012040 	.word	0x08012040
 8001808:	08012044 	.word	0x08012044
 800180c:	0801204c 	.word	0x0801204c
 8001810:	08012054 	.word	0x08012054
 8001814:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
    uint16_t box4_x2 = box4_x1 + box_width;
 8001818:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 800181c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8001820:	4413      	add	r3, r2
 8001822:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
    uint16_t box4_y1 = row2_y;
 8001826:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 800182a:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
    uint16_t box4_y2 = box4_y1 + box_height;
 800182e:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8001832:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8001836:	4413      	add	r3, r2
 8001838:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
    ILI9488_FilledRectangle(box4_x1, box4_y1, box4_x2, box4_y2, GRAY);
 800183c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8001840:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 8001844:	f8b7 104a 	ldrh.w	r1, [r7, #74]	@ 0x4a
 8001848:	f8b7 004e 	ldrh.w	r0, [r7, #78]	@ 0x4e
 800184c:	f248 4410 	movw	r4, #33808	@ 0x8410
 8001850:	9400      	str	r4, [sp, #0]
 8001852:	f000 fc77 	bl	8002144 <ILI9488_FilledRectangle>
    ILI9488_DrawString(box4_x1 + box_padding, box4_y1 + 20, 2.5, "22:00", WHITE, GRAY);
 8001856:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 800185a:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 800185e:	4413      	add	r3, r2
 8001860:	b298      	uxth	r0, r3
 8001862:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8001866:	3314      	adds	r3, #20
 8001868:	b299      	uxth	r1, r3
 800186a:	f248 4310 	movw	r3, #33808	@ 0x8410
 800186e:	9301      	str	r3, [sp, #4]
 8001870:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001874:	9300      	str	r3, [sp, #0]
 8001876:	4b4a      	ldr	r3, [pc, #296]	@ (80019a0 <Plot_Touchscreen_Schedule_Screen+0x5a4>)
 8001878:	2202      	movs	r2, #2
 800187a:	f000 fd61 	bl	8002340 <ILI9488_DrawString>
    ILI9488_DrawString(box4_x1 + box_padding, box4_y1 + 40, 2.5, "->", LIGHT_GRAY, GRAY);
 800187e:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8001882:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 8001886:	4413      	add	r3, r2
 8001888:	b298      	uxth	r0, r3
 800188a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800188e:	3328      	adds	r3, #40	@ 0x28
 8001890:	b299      	uxth	r1, r3
 8001892:	f248 4310 	movw	r3, #33808	@ 0x8410
 8001896:	9301      	str	r3, [sp, #4]
 8001898:	f24c 6318 	movw	r3, #50712	@ 0xc618
 800189c:	9300      	str	r3, [sp, #0]
 800189e:	4b41      	ldr	r3, [pc, #260]	@ (80019a4 <Plot_Touchscreen_Schedule_Screen+0x5a8>)
 80018a0:	2202      	movs	r2, #2
 80018a2:	f000 fd4d 	bl	8002340 <ILI9488_DrawString>
    sprintf(buffer, "%d.%d C", 18, 5);
 80018a6:	f107 0008 	add.w	r0, r7, #8
 80018aa:	2305      	movs	r3, #5
 80018ac:	2212      	movs	r2, #18
 80018ae:	493e      	ldr	r1, [pc, #248]	@ (80019a8 <Plot_Touchscreen_Schedule_Screen+0x5ac>)
 80018b0:	f00f f9ee 	bl	8010c90 <siprintf>
    ILI9488_DrawString(box4_x1 + box_padding, box4_y1 + 60, 2.5, buffer, WHITE, GRAY);
 80018b4:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 80018b8:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 80018bc:	4413      	add	r3, r2
 80018be:	b298      	uxth	r0, r3
 80018c0:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80018c4:	333c      	adds	r3, #60	@ 0x3c
 80018c6:	b299      	uxth	r1, r3
 80018c8:	f107 0308 	add.w	r3, r7, #8
 80018cc:	f248 4210 	movw	r2, #33808	@ 0x8410
 80018d0:	9201      	str	r2, [sp, #4]
 80018d2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80018d6:	9200      	str	r2, [sp, #0]
 80018d8:	2202      	movs	r2, #2
 80018da:	f000 fd31 	bl	8002340 <ILI9488_DrawString>

    // ===== BOTTOM BUTTON ROW =====
    // Two buttons at the bottom with proper spacing (matching temperature screen style)
    const uint16_t BOTTOM_BUTTON_WIDTH = 200;
 80018de:	23c8      	movs	r3, #200	@ 0xc8
 80018e0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    const uint16_t TOTAL_BUTTON_WIDTH = (BOTTOM_BUTTON_WIDTH * 2) + BUTTON_SPACING;
 80018e4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80018e8:	005b      	lsls	r3, r3, #1
 80018ea:	b29a      	uxth	r2, r3
 80018ec:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 80018f0:	4413      	add	r3, r2
 80018f2:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    const uint16_t BOTTOM_START_X = (SCREEN_WIDTH - TOTAL_BUTTON_WIDTH) / 2;
 80018f6:	f8b7 2086 	ldrh.w	r2, [r7, #134]	@ 0x86
 80018fa:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80018fe:	1ad3      	subs	r3, r2, r3
 8001900:	0fda      	lsrs	r2, r3, #31
 8001902:	4413      	add	r3, r2
 8001904:	105b      	asrs	r3, r3, #1
 8001906:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

    // Back button (left)
    uint16_t back_btn_x1 = BOTTOM_START_X;
 800190a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800190e:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    uint16_t back_btn_x2 = back_btn_x1 + BOTTOM_BUTTON_WIDTH;
 8001912:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8001916:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800191a:	4413      	add	r3, r2
 800191c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    Draw_Modern_Button(back_btn_x1, BOTTOM_BUTTON_Y, back_btn_x2, BOTTOM_BUTTON_Y + BOTTOM_BUTTON_HEIGHT,
 800191e:	f8b7 207a 	ldrh.w	r2, [r7, #122]	@ 0x7a
 8001922:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
 8001926:	4413      	add	r3, r2
 8001928:	b29b      	uxth	r3, r3
 800192a:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800192c:	f8b7 107a 	ldrh.w	r1, [r7, #122]	@ 0x7a
 8001930:	f8b7 0040 	ldrh.w	r0, [r7, #64]	@ 0x40
 8001934:	2403      	movs	r4, #3
 8001936:	9404      	str	r4, [sp, #16]
 8001938:	f24c 6418 	movw	r4, #50712	@ 0xc618
 800193c:	9403      	str	r4, [sp, #12]
 800193e:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 8001942:	9402      	str	r4, [sp, #8]
 8001944:	f248 4410 	movw	r4, #33808	@ 0x8410
 8001948:	9401      	str	r4, [sp, #4]
 800194a:	4c18      	ldr	r4, [pc, #96]	@ (80019ac <Plot_Touchscreen_Schedule_Screen+0x5b0>)
 800194c:	9400      	str	r4, [sp, #0]
 800194e:	f7ff f9a9 	bl	8000ca4 <Draw_Modern_Button>
                       "Back", GRAY, WHITE, LIGHT_GRAY, 3);

    // Add New button (right)
    uint16_t add_btn_x1 = back_btn_x2 + BUTTON_SPACING;
 8001952:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8001954:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 8001958:	4413      	add	r3, r2
 800195a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    uint16_t add_btn_x2 = add_btn_x1 + BOTTOM_BUTTON_WIDTH;
 800195c:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 800195e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001962:	4413      	add	r3, r2
 8001964:	877b      	strh	r3, [r7, #58]	@ 0x3a
    Draw_Modern_Button(add_btn_x1, BOTTOM_BUTTON_Y, add_btn_x2, BOTTOM_BUTTON_Y + BOTTOM_BUTTON_HEIGHT,
 8001966:	f8b7 207a 	ldrh.w	r2, [r7, #122]	@ 0x7a
 800196a:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
 800196e:	4413      	add	r3, r2
 8001970:	b29b      	uxth	r3, r3
 8001972:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8001974:	f8b7 107a 	ldrh.w	r1, [r7, #122]	@ 0x7a
 8001978:	8fb8      	ldrh	r0, [r7, #60]	@ 0x3c
 800197a:	2403      	movs	r4, #3
 800197c:	9404      	str	r4, [sp, #16]
 800197e:	f24c 6418 	movw	r4, #50712	@ 0xc618
 8001982:	9403      	str	r4, [sp, #12]
 8001984:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 8001988:	9402      	str	r4, [sp, #8]
 800198a:	f248 4410 	movw	r4, #33808	@ 0x8410
 800198e:	9401      	str	r4, [sp, #4]
 8001990:	4c07      	ldr	r4, [pc, #28]	@ (80019b0 <Plot_Touchscreen_Schedule_Screen+0x5b4>)
 8001992:	9400      	str	r4, [sp, #0]
 8001994:	f7ff f986 	bl	8000ca4 <Draw_Modern_Button>
                       "Add New", GRAY, WHITE, LIGHT_GRAY, 3);
}
 8001998:	bf00      	nop
 800199a:	378c      	adds	r7, #140	@ 0x8c
 800199c:	46bd      	mov	sp, r7
 800199e:	bd90      	pop	{r4, r7, pc}
 80019a0:	0801205c 	.word	0x0801205c
 80019a4:	08012040 	.word	0x08012040
 80019a8:	08012044 	.word	0x08012044
 80019ac:	08012064 	.word	0x08012064
 80019b0:	0801206c 	.word	0x0801206c

080019b4 <Plot_Touchscreen_AddSchedule_Screen>:
/**
 * @brief Draws the "Add Schedule" screen for creating a new entry
 */
void Plot_Touchscreen_AddSchedule_Screen(uint16_t year, uint8_t month, uint8_t day,
                                         uint8_t hour, uint8_t minute, uint8_t second)
{
 80019b4:	b590      	push	{r4, r7, lr}
 80019b6:	b0a5      	sub	sp, #148	@ 0x94
 80019b8:	af06      	add	r7, sp, #24
 80019ba:	4604      	mov	r4, r0
 80019bc:	4608      	mov	r0, r1
 80019be:	4611      	mov	r1, r2
 80019c0:	461a      	mov	r2, r3
 80019c2:	4623      	mov	r3, r4
 80019c4:	80fb      	strh	r3, [r7, #6]
 80019c6:	4603      	mov	r3, r0
 80019c8:	717b      	strb	r3, [r7, #5]
 80019ca:	460b      	mov	r3, r1
 80019cc:	713b      	strb	r3, [r7, #4]
 80019ce:	4613      	mov	r3, r2
 80019d0:	70fb      	strb	r3, [r7, #3]
    char buffer[50];

    // Screen dimensions (matching other screens)
    const uint16_t SCREEN_WIDTH = 480;
 80019d2:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 80019d6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76
    const uint16_t SCREEN_HEIGHT = 320;
 80019da:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80019de:	f8a7 3074 	strh.w	r3, [r7, #116]	@ 0x74
    const uint16_t MARGIN = 15;
 80019e2:	230f      	movs	r3, #15
 80019e4:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
    const uint16_t HEADER_HEIGHT = 50;
 80019e8:	2332      	movs	r3, #50	@ 0x32
 80019ea:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70
    const uint16_t BUTTON_SPACING = 15;
 80019ee:	230f      	movs	r3, #15
 80019f0:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
    const uint16_t BOTTOM_BUTTON_HEIGHT = 45;
 80019f4:	232d      	movs	r3, #45	@ 0x2d
 80019f6:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    const uint16_t BOTTOM_BUTTON_Y = SCREEN_HEIGHT - BOTTOM_BUTTON_HEIGHT - MARGIN;
 80019fa:	f8b7 2074 	ldrh.w	r2, [r7, #116]	@ 0x74
 80019fe:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8001a02:	1ad3      	subs	r3, r2, r3
 8001a04:	b29a      	uxth	r2, r3
 8001a06:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8001a0a:	1ad3      	subs	r3, r2, r3
 8001a0c:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
    const uint16_t CARD_SPACING = 12;
 8001a10:	230c      	movs	r3, #12
 8001a12:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
    const uint16_t CARD_HEIGHT = 50;
 8001a16:	2332      	movs	r3, #50	@ 0x32
 8001a18:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
    const uint16_t NOTES_HEIGHT = 60;
 8001a1c:	233c      	movs	r3, #60	@ 0x3c
 8001a1e:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64

    // Clear screen with dark blue background
    ILI9488_FillScreen(NAVY_BLUE);
 8001a22:	200f      	movs	r0, #15
 8001a24:	f000 fb52 	bl	80020cc <ILI9488_FillScreen>

    // ===== HEADER =====
    // Title bar with precise height (matching other screens)
    ILI9488_FilledRectangle(0, 0, SCREEN_WIDTH, HEADER_HEIGHT, DARK_BLUE);
 8001a28:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 8001a2c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8001a30:	2113      	movs	r1, #19
 8001a32:	9100      	str	r1, [sp, #0]
 8001a34:	2100      	movs	r1, #0
 8001a36:	2000      	movs	r0, #0
 8001a38:	f000 fb84 	bl	8002144 <ILI9488_FilledRectangle>
    ILI9488_DrawString(MARGIN, 8, 2, "Add Schedule Entry", WHITE, DARK_BLUE);
 8001a3c:	f8b7 0072 	ldrh.w	r0, [r7, #114]	@ 0x72
 8001a40:	2313      	movs	r3, #19
 8001a42:	9301      	str	r3, [sp, #4]
 8001a44:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001a48:	9300      	str	r3, [sp, #0]
 8001a4a:	4bd9      	ldr	r3, [pc, #868]	@ (8001db0 <Plot_Touchscreen_AddSchedule_Screen+0x3fc>)
 8001a4c:	2202      	movs	r2, #2
 8001a4e:	2108      	movs	r1, #8
 8001a50:	f000 fc76 	bl	8002340 <ILI9488_DrawString>

    // Date display (left side of header)
    sprintf(buffer, "%04d-%02d-%02d", year, month, day);
 8001a54:	88fa      	ldrh	r2, [r7, #6]
 8001a56:	7979      	ldrb	r1, [r7, #5]
 8001a58:	793b      	ldrb	r3, [r7, #4]
 8001a5a:	f107 000c 	add.w	r0, r7, #12
 8001a5e:	9300      	str	r3, [sp, #0]
 8001a60:	460b      	mov	r3, r1
 8001a62:	49d4      	ldr	r1, [pc, #848]	@ (8001db4 <Plot_Touchscreen_AddSchedule_Screen+0x400>)
 8001a64:	f00f f914 	bl	8010c90 <siprintf>
    ILI9488_DrawString(MARGIN, 30, 2, buffer, LIGHT_GRAY, DARK_BLUE);
 8001a68:	f107 030c 	add.w	r3, r7, #12
 8001a6c:	f8b7 0072 	ldrh.w	r0, [r7, #114]	@ 0x72
 8001a70:	2213      	movs	r2, #19
 8001a72:	9201      	str	r2, [sp, #4]
 8001a74:	f24c 6218 	movw	r2, #50712	@ 0xc618
 8001a78:	9200      	str	r2, [sp, #0]
 8001a7a:	2202      	movs	r2, #2
 8001a7c:	211e      	movs	r1, #30
 8001a7e:	f000 fc5f 	bl	8002340 <ILI9488_DrawString>

    // Time display (right side of header)
    sprintf(buffer, "%02d:%02d:%02d", hour, minute, second);
 8001a82:	78fa      	ldrb	r2, [r7, #3]
 8001a84:	f897 1088 	ldrb.w	r1, [r7, #136]	@ 0x88
 8001a88:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 8001a8c:	f107 000c 	add.w	r0, r7, #12
 8001a90:	9300      	str	r3, [sp, #0]
 8001a92:	460b      	mov	r3, r1
 8001a94:	49c8      	ldr	r1, [pc, #800]	@ (8001db8 <Plot_Touchscreen_AddSchedule_Screen+0x404>)
 8001a96:	f00f f8fb 	bl	8010c90 <siprintf>
    uint16_t time_x = SCREEN_WIDTH - MARGIN - (strlen(buffer) * 6 * 2);
 8001a9a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8001a9e:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8001aa2:	1ad3      	subs	r3, r2, r3
 8001aa4:	b29c      	uxth	r4, r3
 8001aa6:	f107 030c 	add.w	r3, r7, #12
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f7fe fbee 	bl	800028c <strlen>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	b29b      	uxth	r3, r3
 8001ab4:	461a      	mov	r2, r3
 8001ab6:	0052      	lsls	r2, r2, #1
 8001ab8:	4413      	add	r3, r2
 8001aba:	009b      	lsls	r3, r3, #2
 8001abc:	b29b      	uxth	r3, r3
 8001abe:	1ae3      	subs	r3, r4, r3
 8001ac0:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
    ILI9488_DrawString(time_x, 30, 2, buffer, WHITE, DARK_BLUE);
 8001ac4:	f107 030c 	add.w	r3, r7, #12
 8001ac8:	f8b7 0062 	ldrh.w	r0, [r7, #98]	@ 0x62
 8001acc:	2213      	movs	r2, #19
 8001ace:	9201      	str	r2, [sp, #4]
 8001ad0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001ad4:	9200      	str	r2, [sp, #0]
 8001ad6:	2202      	movs	r2, #2
 8001ad8:	211e      	movs	r1, #30
 8001ada:	f000 fc31 	bl	8002340 <ILI9488_DrawString>

    // ===== INPUT CARDS =====
    // Calculate available space for cards
    uint16_t cards_start_y = HEADER_HEIGHT + MARGIN;
 8001ade:	f8b7 2070 	ldrh.w	r2, [r7, #112]	@ 0x70
 8001ae2:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8001ae6:	4413      	add	r3, r2
 8001ae8:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
    uint16_t cards_end_y = BOTTOM_BUTTON_Y - MARGIN;
 8001aec:	f8b7 206a 	ldrh.w	r2, [r7, #106]	@ 0x6a
 8001af0:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8001af4:	1ad3      	subs	r3, r2, r3
 8001af6:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
    uint16_t available_height = cards_end_y - cards_start_y;
 8001afa:	f8b7 205e 	ldrh.w	r2, [r7, #94]	@ 0x5e
 8001afe:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8001b02:	1ad3      	subs	r3, r2, r3
 8001b04:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
    uint16_t total_cards_height = (CARD_HEIGHT * 2) + NOTES_HEIGHT + (CARD_SPACING * 2);
 8001b08:	f8b7 2066 	ldrh.w	r2, [r7, #102]	@ 0x66
 8001b0c:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8001b10:	4413      	add	r3, r2
 8001b12:	b29b      	uxth	r3, r3
 8001b14:	005b      	lsls	r3, r3, #1
 8001b16:	b29a      	uxth	r2, r3
 8001b18:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8001b1c:	4413      	add	r3, r2
 8001b1e:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
    uint16_t cards_y = cards_start_y + (available_height - total_cards_height) / 2; // Center cards vertically
 8001b22:	f8b7 205c 	ldrh.w	r2, [r7, #92]	@ 0x5c
 8001b26:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8001b2a:	1ad3      	subs	r3, r2, r3
 8001b2c:	0fda      	lsrs	r2, r3, #31
 8001b2e:	4413      	add	r3, r2
 8001b30:	105b      	asrs	r3, r3, #1
 8001b32:	b29a      	uxth	r2, r3
 8001b34:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8001b38:	4413      	add	r3, r2
 8001b3a:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58

    uint16_t card_x1 = MARGIN;
 8001b3e:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8001b42:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
    uint16_t card_x2 = SCREEN_WIDTH - MARGIN;
 8001b46:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8001b4a:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8001b4e:	1ad3      	subs	r3, r2, r3
 8001b50:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
    uint16_t card_text_y_offset = (CARD_HEIGHT / 2) - 8; // Center text vertically in card
 8001b54:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8001b58:	085b      	lsrs	r3, r3, #1
 8001b5a:	b29b      	uxth	r3, r3
 8001b5c:	3b08      	subs	r3, #8
 8001b5e:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52

    // Time card
    uint16_t time_card_y = cards_y;
 8001b62:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8001b66:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
    ILI9488_FilledRectangle(card_x1, time_card_y, card_x2, time_card_y + CARD_HEIGHT, GRAY);
 8001b6a:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 8001b6e:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8001b72:	4413      	add	r3, r2
 8001b74:	b29b      	uxth	r3, r3
 8001b76:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 8001b7a:	f8b7 1050 	ldrh.w	r1, [r7, #80]	@ 0x50
 8001b7e:	f8b7 0056 	ldrh.w	r0, [r7, #86]	@ 0x56
 8001b82:	f248 4410 	movw	r4, #33808	@ 0x8410
 8001b86:	9400      	str	r4, [sp, #0]
 8001b88:	f000 fadc 	bl	8002144 <ILI9488_FilledRectangle>
    ILI9488_DrawString(card_x1 + 15, time_card_y + card_text_y_offset, 2, "Time", WHITE, GRAY);
 8001b8c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8001b90:	330f      	adds	r3, #15
 8001b92:	b298      	uxth	r0, r3
 8001b94:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 8001b98:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8001b9c:	4413      	add	r3, r2
 8001b9e:	b299      	uxth	r1, r3
 8001ba0:	f248 4310 	movw	r3, #33808	@ 0x8410
 8001ba4:	9301      	str	r3, [sp, #4]
 8001ba6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001baa:	9300      	str	r3, [sp, #0]
 8001bac:	4b83      	ldr	r3, [pc, #524]	@ (8001dbc <Plot_Touchscreen_AddSchedule_Screen+0x408>)
 8001bae:	2202      	movs	r2, #2
 8001bb0:	f000 fbc6 	bl	8002340 <ILI9488_DrawString>
    ILI9488_DrawString(card_x2 - 100, time_card_y + card_text_y_offset, 2, "HH:MM", LIGHT_GRAY, GRAY);
 8001bb4:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8001bb8:	3b64      	subs	r3, #100	@ 0x64
 8001bba:	b298      	uxth	r0, r3
 8001bbc:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 8001bc0:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8001bc4:	4413      	add	r3, r2
 8001bc6:	b299      	uxth	r1, r3
 8001bc8:	f248 4310 	movw	r3, #33808	@ 0x8410
 8001bcc:	9301      	str	r3, [sp, #4]
 8001bce:	f24c 6318 	movw	r3, #50712	@ 0xc618
 8001bd2:	9300      	str	r3, [sp, #0]
 8001bd4:	4b7a      	ldr	r3, [pc, #488]	@ (8001dc0 <Plot_Touchscreen_AddSchedule_Screen+0x40c>)
 8001bd6:	2202      	movs	r2, #2
 8001bd8:	f000 fbb2 	bl	8002340 <ILI9488_DrawString>

    // Temperature card
    uint16_t temp_card_y = time_card_y + CARD_HEIGHT + CARD_SPACING;
 8001bdc:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 8001be0:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8001be4:	4413      	add	r3, r2
 8001be6:	b29a      	uxth	r2, r3
 8001be8:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8001bec:	4413      	add	r3, r2
 8001bee:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
    ILI9488_FilledRectangle(card_x1, temp_card_y, card_x2, temp_card_y + CARD_HEIGHT, GRAY);
 8001bf2:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8001bf6:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8001bfa:	4413      	add	r3, r2
 8001bfc:	b29b      	uxth	r3, r3
 8001bfe:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 8001c02:	f8b7 104e 	ldrh.w	r1, [r7, #78]	@ 0x4e
 8001c06:	f8b7 0056 	ldrh.w	r0, [r7, #86]	@ 0x56
 8001c0a:	f248 4410 	movw	r4, #33808	@ 0x8410
 8001c0e:	9400      	str	r4, [sp, #0]
 8001c10:	f000 fa98 	bl	8002144 <ILI9488_FilledRectangle>
    ILI9488_DrawString(card_x1 + 15, temp_card_y + card_text_y_offset, 2, "Temperature", WHITE, GRAY);
 8001c14:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8001c18:	330f      	adds	r3, #15
 8001c1a:	b298      	uxth	r0, r3
 8001c1c:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8001c20:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8001c24:	4413      	add	r3, r2
 8001c26:	b299      	uxth	r1, r3
 8001c28:	f248 4310 	movw	r3, #33808	@ 0x8410
 8001c2c:	9301      	str	r3, [sp, #4]
 8001c2e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001c32:	9300      	str	r3, [sp, #0]
 8001c34:	4b63      	ldr	r3, [pc, #396]	@ (8001dc4 <Plot_Touchscreen_AddSchedule_Screen+0x410>)
 8001c36:	2202      	movs	r2, #2
 8001c38:	f000 fb82 	bl	8002340 <ILI9488_DrawString>
    ILI9488_DrawString(card_x2 - 50, temp_card_y + card_text_y_offset, 2, "C", LIGHT_GRAY, GRAY);
 8001c3c:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8001c40:	3b32      	subs	r3, #50	@ 0x32
 8001c42:	b298      	uxth	r0, r3
 8001c44:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8001c48:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8001c4c:	4413      	add	r3, r2
 8001c4e:	b299      	uxth	r1, r3
 8001c50:	f248 4310 	movw	r3, #33808	@ 0x8410
 8001c54:	9301      	str	r3, [sp, #4]
 8001c56:	f24c 6318 	movw	r3, #50712	@ 0xc618
 8001c5a:	9300      	str	r3, [sp, #0]
 8001c5c:	4b5a      	ldr	r3, [pc, #360]	@ (8001dc8 <Plot_Touchscreen_AddSchedule_Screen+0x414>)
 8001c5e:	2202      	movs	r2, #2
 8001c60:	f000 fb6e 	bl	8002340 <ILI9488_DrawString>

    // Notes card
    uint16_t notes_card_y = temp_card_y + CARD_HEIGHT + CARD_SPACING;
 8001c64:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8001c68:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8001c6c:	4413      	add	r3, r2
 8001c6e:	b29a      	uxth	r2, r3
 8001c70:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8001c74:	4413      	add	r3, r2
 8001c76:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
    ILI9488_FilledRectangle(card_x1, notes_card_y, card_x2, notes_card_y + NOTES_HEIGHT, GRAY);
 8001c7a:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 8001c7e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8001c82:	4413      	add	r3, r2
 8001c84:	b29b      	uxth	r3, r3
 8001c86:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 8001c8a:	f8b7 104c 	ldrh.w	r1, [r7, #76]	@ 0x4c
 8001c8e:	f8b7 0056 	ldrh.w	r0, [r7, #86]	@ 0x56
 8001c92:	f248 4410 	movw	r4, #33808	@ 0x8410
 8001c96:	9400      	str	r4, [sp, #0]
 8001c98:	f000 fa54 	bl	8002144 <ILI9488_FilledRectangle>
    ILI9488_DrawString(card_x1 + 15, notes_card_y + 12, 2, "Notes (Optional)", WHITE, GRAY);
 8001c9c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8001ca0:	330f      	adds	r3, #15
 8001ca2:	b298      	uxth	r0, r3
 8001ca4:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001ca8:	330c      	adds	r3, #12
 8001caa:	b299      	uxth	r1, r3
 8001cac:	f248 4310 	movw	r3, #33808	@ 0x8410
 8001cb0:	9301      	str	r3, [sp, #4]
 8001cb2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001cb6:	9300      	str	r3, [sp, #0]
 8001cb8:	4b44      	ldr	r3, [pc, #272]	@ (8001dcc <Plot_Touchscreen_AddSchedule_Screen+0x418>)
 8001cba:	2202      	movs	r2, #2
 8001cbc:	f000 fb40 	bl	8002340 <ILI9488_DrawString>
    ILI9488_DrawString(card_x1 + 15, notes_card_y + 35, 2, "Tap to add notes", LIGHT_GRAY, GRAY);
 8001cc0:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8001cc4:	330f      	adds	r3, #15
 8001cc6:	b298      	uxth	r0, r3
 8001cc8:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001ccc:	3323      	adds	r3, #35	@ 0x23
 8001cce:	b299      	uxth	r1, r3
 8001cd0:	f248 4310 	movw	r3, #33808	@ 0x8410
 8001cd4:	9301      	str	r3, [sp, #4]
 8001cd6:	f24c 6318 	movw	r3, #50712	@ 0xc618
 8001cda:	9300      	str	r3, [sp, #0]
 8001cdc:	4b3c      	ldr	r3, [pc, #240]	@ (8001dd0 <Plot_Touchscreen_AddSchedule_Screen+0x41c>)
 8001cde:	2202      	movs	r2, #2
 8001ce0:	f000 fb2e 	bl	8002340 <ILI9488_DrawString>

    // ===== BOTTOM BUTTONS =====
    // Two buttons at the bottom with proper spacing (matching other screens)
    const uint16_t BOTTOM_BUTTON_WIDTH = 200;
 8001ce4:	23c8      	movs	r3, #200	@ 0xc8
 8001ce6:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
    const uint16_t TOTAL_BUTTON_WIDTH = (BOTTOM_BUTTON_WIDTH * 2) + BUTTON_SPACING;
 8001cea:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8001cee:	005b      	lsls	r3, r3, #1
 8001cf0:	b29a      	uxth	r2, r3
 8001cf2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8001cf6:	4413      	add	r3, r2
 8001cf8:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
    const uint16_t BOTTOM_START_X = (SCREEN_WIDTH - TOTAL_BUTTON_WIDTH) / 2;
 8001cfc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8001d00:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8001d04:	1ad3      	subs	r3, r2, r3
 8001d06:	0fda      	lsrs	r2, r3, #31
 8001d08:	4413      	add	r3, r2
 8001d0a:	105b      	asrs	r3, r3, #1
 8001d0c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

    // Cancel button (left)
    uint16_t cancel_btn_x1 = BOTTOM_START_X;
 8001d10:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001d14:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    uint16_t cancel_btn_x2 = cancel_btn_x1 + BOTTOM_BUTTON_WIDTH;
 8001d18:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8001d1c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8001d20:	4413      	add	r3, r2
 8001d22:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    Draw_Modern_Button(cancel_btn_x1, BOTTOM_BUTTON_Y, cancel_btn_x2, BOTTOM_BUTTON_Y + BOTTOM_BUTTON_HEIGHT,
 8001d26:	f8b7 206a 	ldrh.w	r2, [r7, #106]	@ 0x6a
 8001d2a:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8001d2e:	4413      	add	r3, r2
 8001d30:	b29b      	uxth	r3, r3
 8001d32:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8001d36:	f8b7 106a 	ldrh.w	r1, [r7, #106]	@ 0x6a
 8001d3a:	f8b7 0044 	ldrh.w	r0, [r7, #68]	@ 0x44
 8001d3e:	2403      	movs	r4, #3
 8001d40:	9404      	str	r4, [sp, #16]
 8001d42:	f24c 6418 	movw	r4, #50712	@ 0xc618
 8001d46:	9403      	str	r4, [sp, #12]
 8001d48:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 8001d4c:	9402      	str	r4, [sp, #8]
 8001d4e:	f248 4410 	movw	r4, #33808	@ 0x8410
 8001d52:	9401      	str	r4, [sp, #4]
 8001d54:	4c1f      	ldr	r4, [pc, #124]	@ (8001dd4 <Plot_Touchscreen_AddSchedule_Screen+0x420>)
 8001d56:	9400      	str	r4, [sp, #0]
 8001d58:	f7fe ffa4 	bl	8000ca4 <Draw_Modern_Button>
                       "Cancel", GRAY, WHITE, LIGHT_GRAY, 3);

    // Save button (right)
    uint16_t save_btn_x1 = cancel_btn_x2 + BUTTON_SPACING;
 8001d5c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8001d60:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8001d64:	4413      	add	r3, r2
 8001d66:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    uint16_t save_btn_x2 = save_btn_x1 + BOTTOM_BUTTON_WIDTH;
 8001d6a:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8001d6e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8001d72:	4413      	add	r3, r2
 8001d74:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    Draw_Modern_Button(save_btn_x1, BOTTOM_BUTTON_Y, save_btn_x2, BOTTOM_BUTTON_Y + BOTTOM_BUTTON_HEIGHT,
 8001d76:	f8b7 206a 	ldrh.w	r2, [r7, #106]	@ 0x6a
 8001d7a:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8001d7e:	4413      	add	r3, r2
 8001d80:	b29b      	uxth	r3, r3
 8001d82:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8001d84:	f8b7 106a 	ldrh.w	r1, [r7, #106]	@ 0x6a
 8001d88:	f8b7 0040 	ldrh.w	r0, [r7, #64]	@ 0x40
 8001d8c:	2403      	movs	r4, #3
 8001d8e:	9404      	str	r4, [sp, #16]
 8001d90:	f24c 6418 	movw	r4, #50712	@ 0xc618
 8001d94:	9403      	str	r4, [sp, #12]
 8001d96:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 8001d9a:	9402      	str	r4, [sp, #8]
 8001d9c:	f248 4410 	movw	r4, #33808	@ 0x8410
 8001da0:	9401      	str	r4, [sp, #4]
 8001da2:	4c0d      	ldr	r4, [pc, #52]	@ (8001dd8 <Plot_Touchscreen_AddSchedule_Screen+0x424>)
 8001da4:	9400      	str	r4, [sp, #0]
 8001da6:	f7fe ff7d 	bl	8000ca4 <Draw_Modern_Button>
                       "Save", GRAY, WHITE, LIGHT_GRAY, 3);
}
 8001daa:	bf00      	nop
 8001dac:	e016      	b.n	8001ddc <Plot_Touchscreen_AddSchedule_Screen+0x428>
 8001dae:	bf00      	nop
 8001db0:	08012074 	.word	0x08012074
 8001db4:	08011f9c 	.word	0x08011f9c
 8001db8:	08011fac 	.word	0x08011fac
 8001dbc:	08012088 	.word	0x08012088
 8001dc0:	08012090 	.word	0x08012090
 8001dc4:	08012098 	.word	0x08012098
 8001dc8:	08011fc4 	.word	0x08011fc4
 8001dcc:	080120a4 	.word	0x080120a4
 8001dd0:	080120b8 	.word	0x080120b8
 8001dd4:	080120cc 	.word	0x080120cc
 8001dd8:	080120d4 	.word	0x080120d4
 8001ddc:	377c      	adds	r7, #124	@ 0x7c
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd90      	pop	{r4, r7, pc}
 8001de2:	bf00      	nop

08001de4 <ILI9488_Write8>:
#define LCD_nCS_LOW()   (GPIOA->BSRR = GPIO_BSRR_BR3)
#define LCD_nCS_HIGH()  (GPIOA->BSRR = GPIO_BSRR_BS3)


static inline void ILI9488_Write8(uint8_t data)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b083      	sub	sp, #12
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	4603      	mov	r3, r0
 8001dec:	71fb      	strb	r3, [r7, #7]
    // Toggle WR LOW
    LCD_WR_LOW();
 8001dee:	4b08      	ldr	r3, [pc, #32]	@ (8001e10 <ILI9488_Write8+0x2c>)
 8001df0:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001df4:	619a      	str	r2, [r3, #24]
	GPIOC->ODR = data;
 8001df6:	4a07      	ldr	r2, [pc, #28]	@ (8001e14 <ILI9488_Write8+0x30>)
 8001df8:	79fb      	ldrb	r3, [r7, #7]
 8001dfa:	6153      	str	r3, [r2, #20]
    //__NOP();  // Delay to meet timing
    LCD_WR_HIGH();
 8001dfc:	4b04      	ldr	r3, [pc, #16]	@ (8001e10 <ILI9488_Write8+0x2c>)
 8001dfe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e02:	619a      	str	r2, [r3, #24]

}
 8001e04:	bf00      	nop
 8001e06:	370c      	adds	r7, #12
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0e:	4770      	bx	lr
 8001e10:	42020400 	.word	0x42020400
 8001e14:	42020800 	.word	0x42020800

08001e18 <ILI9488_Write16>:

static inline void ILI9488_Write16(uint16_t data)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b083      	sub	sp, #12
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	4603      	mov	r3, r0
 8001e20:	80fb      	strh	r3, [r7, #6]
    // Toggle WR LOW
    LCD_WR_LOW();
 8001e22:	4b08      	ldr	r3, [pc, #32]	@ (8001e44 <ILI9488_Write16+0x2c>)
 8001e24:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001e28:	619a      	str	r2, [r3, #24]
	GPIOC->ODR = data;
 8001e2a:	4a07      	ldr	r2, [pc, #28]	@ (8001e48 <ILI9488_Write16+0x30>)
 8001e2c:	88fb      	ldrh	r3, [r7, #6]
 8001e2e:	6153      	str	r3, [r2, #20]
    //__NOP();  // Delay to meet timing
    LCD_WR_HIGH();
 8001e30:	4b04      	ldr	r3, [pc, #16]	@ (8001e44 <ILI9488_Write16+0x2c>)
 8001e32:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e36:	619a      	str	r2, [r3, #24]
}
 8001e38:	bf00      	nop
 8001e3a:	370c      	adds	r7, #12
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e42:	4770      	bx	lr
 8001e44:	42020400 	.word	0x42020400
 8001e48:	42020800 	.word	0x42020800

08001e4c <ILI9488_WriteCommand>:



static inline void ILI9488_WriteCommand(uint8_t cmd)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b082      	sub	sp, #8
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	4603      	mov	r3, r0
 8001e54:	71fb      	strb	r3, [r7, #7]
    LCD_RS_LOW();
 8001e56:	4b06      	ldr	r3, [pc, #24]	@ (8001e70 <ILI9488_WriteCommand+0x24>)
 8001e58:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001e5c:	619a      	str	r2, [r3, #24]
    ILI9488_Write8(cmd);
 8001e5e:	79fb      	ldrb	r3, [r7, #7]
 8001e60:	4618      	mov	r0, r3
 8001e62:	f7ff ffbf 	bl	8001de4 <ILI9488_Write8>
}
 8001e66:	bf00      	nop
 8001e68:	3708      	adds	r7, #8
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	42020c00 	.word	0x42020c00

08001e74 <ILI9488_WriteData>:
}
*/

// 16 bit version
static inline void ILI9488_WriteData(uint16_t data)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b082      	sub	sp, #8
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	80fb      	strh	r3, [r7, #6]
    LCD_RS_HIGH();
 8001e7e:	4b06      	ldr	r3, [pc, #24]	@ (8001e98 <ILI9488_WriteData+0x24>)
 8001e80:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001e84:	619a      	str	r2, [r3, #24]
    ILI9488_Write16(data);
 8001e86:	88fb      	ldrh	r3, [r7, #6]
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f7ff ffc5 	bl	8001e18 <ILI9488_Write16>
}
 8001e8e:	bf00      	nop
 8001e90:	3708      	adds	r7, #8
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	42020c00 	.word	0x42020c00

08001e9c <ILI9488_Reset>:

void ILI9488_Reset(void)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	af00      	add	r7, sp, #0
	LCD_nRESET_LOW();
 8001ea0:	4b07      	ldr	r3, [pc, #28]	@ (8001ec0 <ILI9488_Reset+0x24>)
 8001ea2:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001ea6:	619a      	str	r2, [r3, #24]
    HAL_Delay(10);
 8001ea8:	200a      	movs	r0, #10
 8001eaa:	f002 f96d 	bl	8004188 <HAL_Delay>
    LCD_nRESET_HIGH();
 8001eae:	4b04      	ldr	r3, [pc, #16]	@ (8001ec0 <ILI9488_Reset+0x24>)
 8001eb0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001eb4:	619a      	str	r2, [r3, #24]
    HAL_Delay(10);
 8001eb6:	200a      	movs	r0, #10
 8001eb8:	f002 f966 	bl	8004188 <HAL_Delay>
}
 8001ebc:	bf00      	nop
 8001ebe:	bd80      	pop	{r7, pc}
 8001ec0:	42020000 	.word	0x42020000

08001ec4 <ILI9488_Init>:

void ILI9488_Init(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	af00      	add	r7, sp, #0
	// initial state of pins
	LCD_RD_HIGH();
 8001ec8:	4b57      	ldr	r3, [pc, #348]	@ (8002028 <ILI9488_Init+0x164>)
 8001eca:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001ece:	619a      	str	r2, [r3, #24]
	LCD_WR_HIGH();
 8001ed0:	4b56      	ldr	r3, [pc, #344]	@ (800202c <ILI9488_Init+0x168>)
 8001ed2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001ed6:	619a      	str	r2, [r3, #24]
	LCD_RS_HIGH();
 8001ed8:	4b53      	ldr	r3, [pc, #332]	@ (8002028 <ILI9488_Init+0x164>)
 8001eda:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001ede:	619a      	str	r2, [r3, #24]
	LCD_nCS_LOW();
 8001ee0:	4b53      	ldr	r3, [pc, #332]	@ (8002030 <ILI9488_Init+0x16c>)
 8001ee2:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001ee6:	619a      	str	r2, [r3, #24]
	LCD_nRESET_LOW();
 8001ee8:	4b51      	ldr	r3, [pc, #324]	@ (8002030 <ILI9488_Init+0x16c>)
 8001eea:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001eee:	619a      	str	r2, [r3, #24]

    HAL_Delay(5);
 8001ef0:	2005      	movs	r0, #5
 8001ef2:	f002 f949 	bl	8004188 <HAL_Delay>
    LCD_nCS_LOW();
 8001ef6:	4b4e      	ldr	r3, [pc, #312]	@ (8002030 <ILI9488_Init+0x16c>)
 8001ef8:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001efc:	619a      	str	r2, [r3, #24]
    ILI9488_Reset();
 8001efe:	f7ff ffcd 	bl	8001e9c <ILI9488_Reset>

    ILI9488_WriteCommand(0xE0); // Positive Gamma Control
 8001f02:	20e0      	movs	r0, #224	@ 0xe0
 8001f04:	f7ff ffa2 	bl	8001e4c <ILI9488_WriteCommand>
    ILI9488_WriteData(0x00);
 8001f08:	2000      	movs	r0, #0
 8001f0a:	f7ff ffb3 	bl	8001e74 <ILI9488_WriteData>
    ILI9488_WriteData(0x03);
 8001f0e:	2003      	movs	r0, #3
 8001f10:	f7ff ffb0 	bl	8001e74 <ILI9488_WriteData>
    ILI9488_WriteData(0x09);
 8001f14:	2009      	movs	r0, #9
 8001f16:	f7ff ffad 	bl	8001e74 <ILI9488_WriteData>
    ILI9488_WriteData(0x08);
 8001f1a:	2008      	movs	r0, #8
 8001f1c:	f7ff ffaa 	bl	8001e74 <ILI9488_WriteData>
    ILI9488_WriteData(0x16);
 8001f20:	2016      	movs	r0, #22
 8001f22:	f7ff ffa7 	bl	8001e74 <ILI9488_WriteData>
    ILI9488_WriteData(0x0A);
 8001f26:	200a      	movs	r0, #10
 8001f28:	f7ff ffa4 	bl	8001e74 <ILI9488_WriteData>
    ILI9488_WriteData(0x3F);
 8001f2c:	203f      	movs	r0, #63	@ 0x3f
 8001f2e:	f7ff ffa1 	bl	8001e74 <ILI9488_WriteData>
    ILI9488_WriteData(0x78);
 8001f32:	2078      	movs	r0, #120	@ 0x78
 8001f34:	f7ff ff9e 	bl	8001e74 <ILI9488_WriteData>
    ILI9488_WriteData(0x4C);
 8001f38:	204c      	movs	r0, #76	@ 0x4c
 8001f3a:	f7ff ff9b 	bl	8001e74 <ILI9488_WriteData>
    ILI9488_WriteData(0x09);
 8001f3e:	2009      	movs	r0, #9
 8001f40:	f7ff ff98 	bl	8001e74 <ILI9488_WriteData>
    ILI9488_WriteData(0x0A);
 8001f44:	200a      	movs	r0, #10
 8001f46:	f7ff ff95 	bl	8001e74 <ILI9488_WriteData>
    ILI9488_WriteData(0x08);
 8001f4a:	2008      	movs	r0, #8
 8001f4c:	f7ff ff92 	bl	8001e74 <ILI9488_WriteData>
    ILI9488_WriteData(0x16);
 8001f50:	2016      	movs	r0, #22
 8001f52:	f7ff ff8f 	bl	8001e74 <ILI9488_WriteData>
    ILI9488_WriteData(0x1A);
 8001f56:	201a      	movs	r0, #26
 8001f58:	f7ff ff8c 	bl	8001e74 <ILI9488_WriteData>
    ILI9488_WriteData(0x0F);
 8001f5c:	200f      	movs	r0, #15
 8001f5e:	f7ff ff89 	bl	8001e74 <ILI9488_WriteData>

    ILI9488_WriteCommand(0xE1); // Negative Gamma Control
 8001f62:	20e1      	movs	r0, #225	@ 0xe1
 8001f64:	f7ff ff72 	bl	8001e4c <ILI9488_WriteCommand>
    ILI9488_WriteData(0x00);
 8001f68:	2000      	movs	r0, #0
 8001f6a:	f7ff ff83 	bl	8001e74 <ILI9488_WriteData>
    ILI9488_WriteData(0x16);
 8001f6e:	2016      	movs	r0, #22
 8001f70:	f7ff ff80 	bl	8001e74 <ILI9488_WriteData>
    ILI9488_WriteData(0x19);
 8001f74:	2019      	movs	r0, #25
 8001f76:	f7ff ff7d 	bl	8001e74 <ILI9488_WriteData>
    ILI9488_WriteData(0x03);
 8001f7a:	2003      	movs	r0, #3
 8001f7c:	f7ff ff7a 	bl	8001e74 <ILI9488_WriteData>
    ILI9488_WriteData(0x0F);
 8001f80:	200f      	movs	r0, #15
 8001f82:	f7ff ff77 	bl	8001e74 <ILI9488_WriteData>
    ILI9488_WriteData(0x05);
 8001f86:	2005      	movs	r0, #5
 8001f88:	f7ff ff74 	bl	8001e74 <ILI9488_WriteData>
    ILI9488_WriteData(0x32);
 8001f8c:	2032      	movs	r0, #50	@ 0x32
 8001f8e:	f7ff ff71 	bl	8001e74 <ILI9488_WriteData>
    ILI9488_WriteData(0x45);
 8001f92:	2045      	movs	r0, #69	@ 0x45
 8001f94:	f7ff ff6e 	bl	8001e74 <ILI9488_WriteData>
    ILI9488_WriteData(0x46);
 8001f98:	2046      	movs	r0, #70	@ 0x46
 8001f9a:	f7ff ff6b 	bl	8001e74 <ILI9488_WriteData>
    ILI9488_WriteData(0x04);
 8001f9e:	2004      	movs	r0, #4
 8001fa0:	f7ff ff68 	bl	8001e74 <ILI9488_WriteData>
    ILI9488_WriteData(0x0E);
 8001fa4:	200e      	movs	r0, #14
 8001fa6:	f7ff ff65 	bl	8001e74 <ILI9488_WriteData>
    ILI9488_WriteData(0x0D);
 8001faa:	200d      	movs	r0, #13
 8001fac:	f7ff ff62 	bl	8001e74 <ILI9488_WriteData>
    ILI9488_WriteData(0x35);
 8001fb0:	2035      	movs	r0, #53	@ 0x35
 8001fb2:	f7ff ff5f 	bl	8001e74 <ILI9488_WriteData>
    ILI9488_WriteData(0x37);
 8001fb6:	2037      	movs	r0, #55	@ 0x37
 8001fb8:	f7ff ff5c 	bl	8001e74 <ILI9488_WriteData>
    ILI9488_WriteData(0x0F);
 8001fbc:	200f      	movs	r0, #15
 8001fbe:	f7ff ff59 	bl	8001e74 <ILI9488_WriteData>

    ILI9488_WriteCommand(0xC0); // Power Control 1
 8001fc2:	20c0      	movs	r0, #192	@ 0xc0
 8001fc4:	f7ff ff42 	bl	8001e4c <ILI9488_WriteCommand>
    ILI9488_WriteData(0x17);
 8001fc8:	2017      	movs	r0, #23
 8001fca:	f7ff ff53 	bl	8001e74 <ILI9488_WriteData>
    ILI9488_WriteData(0x15);
 8001fce:	2015      	movs	r0, #21
 8001fd0:	f7ff ff50 	bl	8001e74 <ILI9488_WriteData>

    ILI9488_WriteCommand(0xC1); // Power Control 2
 8001fd4:	20c1      	movs	r0, #193	@ 0xc1
 8001fd6:	f7ff ff39 	bl	8001e4c <ILI9488_WriteCommand>
    ILI9488_WriteData(0x41);
 8001fda:	2041      	movs	r0, #65	@ 0x41
 8001fdc:	f7ff ff4a 	bl	8001e74 <ILI9488_WriteData>

    ILI9488_WriteCommand(0xC5); // VCOM Control
 8001fe0:	20c5      	movs	r0, #197	@ 0xc5
 8001fe2:	f7ff ff33 	bl	8001e4c <ILI9488_WriteCommand>
    ILI9488_WriteData(0x00);
 8001fe6:	2000      	movs	r0, #0
 8001fe8:	f7ff ff44 	bl	8001e74 <ILI9488_WriteData>
    ILI9488_WriteData(0x12);
 8001fec:	2012      	movs	r0, #18
 8001fee:	f7ff ff41 	bl	8001e74 <ILI9488_WriteData>
    ILI9488_WriteData(0x80);
 8001ff2:	2080      	movs	r0, #128	@ 0x80
 8001ff4:	f7ff ff3e 	bl	8001e74 <ILI9488_WriteData>

    ILI9488_WriteCommand(0x36); // Memory Access Control
 8001ff8:	2036      	movs	r0, #54	@ 0x36
 8001ffa:	f7ff ff27 	bl	8001e4c <ILI9488_WriteCommand>
    ILI9488_WriteData(0x48);    // RGB
 8001ffe:	2048      	movs	r0, #72	@ 0x48
 8002000:	f7ff ff38 	bl	8001e74 <ILI9488_WriteData>

    ILI9488_WriteCommand(0x3A); // Pixel Format
 8002004:	203a      	movs	r0, #58	@ 0x3a
 8002006:	f7ff ff21 	bl	8001e4c <ILI9488_WriteCommand>
    //ILI9488_WriteData(0x66);    // 18-bit/pixel
    ILI9488_WriteData(0x55);    // 16-bit/pixel
 800200a:	2055      	movs	r0, #85	@ 0x55
 800200c:	f7ff ff32 	bl	8001e74 <ILI9488_WriteData>

    ILI9488_WriteCommand(0x11); // Sleep Out
 8002010:	2011      	movs	r0, #17
 8002012:	f7ff ff1b 	bl	8001e4c <ILI9488_WriteCommand>
    HAL_Delay(120);
 8002016:	2078      	movs	r0, #120	@ 0x78
 8002018:	f002 f8b6 	bl	8004188 <HAL_Delay>

    ILI9488_WriteCommand(0x29); // Display ON
 800201c:	2029      	movs	r0, #41	@ 0x29
 800201e:	f7ff ff15 	bl	8001e4c <ILI9488_WriteCommand>

}
 8002022:	bf00      	nop
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	42020c00 	.word	0x42020c00
 800202c:	42020400 	.word	0x42020400
 8002030:	42020000 	.word	0x42020000

08002034 <ILI9488_SetAddressWindow>:

static inline void ILI9488_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 8002034:	b590      	push	{r4, r7, lr}
 8002036:	b083      	sub	sp, #12
 8002038:	af00      	add	r7, sp, #0
 800203a:	4604      	mov	r4, r0
 800203c:	4608      	mov	r0, r1
 800203e:	4611      	mov	r1, r2
 8002040:	461a      	mov	r2, r3
 8002042:	4623      	mov	r3, r4
 8002044:	80fb      	strh	r3, [r7, #6]
 8002046:	4603      	mov	r3, r0
 8002048:	80bb      	strh	r3, [r7, #4]
 800204a:	460b      	mov	r3, r1
 800204c:	807b      	strh	r3, [r7, #2]
 800204e:	4613      	mov	r3, r2
 8002050:	803b      	strh	r3, [r7, #0]

    ILI9488_WriteCommand(0x2A); // Column Address Set
 8002052:	202a      	movs	r0, #42	@ 0x2a
 8002054:	f7ff fefa 	bl	8001e4c <ILI9488_WriteCommand>
    ILI9488_WriteData(x0 >> 8);
 8002058:	88fb      	ldrh	r3, [r7, #6]
 800205a:	0a1b      	lsrs	r3, r3, #8
 800205c:	b29b      	uxth	r3, r3
 800205e:	4618      	mov	r0, r3
 8002060:	f7ff ff08 	bl	8001e74 <ILI9488_WriteData>
    ILI9488_WriteData(x0 & 0xFF);
 8002064:	88fb      	ldrh	r3, [r7, #6]
 8002066:	b2db      	uxtb	r3, r3
 8002068:	b29b      	uxth	r3, r3
 800206a:	4618      	mov	r0, r3
 800206c:	f7ff ff02 	bl	8001e74 <ILI9488_WriteData>
    ILI9488_WriteData(x1 >> 8);
 8002070:	887b      	ldrh	r3, [r7, #2]
 8002072:	0a1b      	lsrs	r3, r3, #8
 8002074:	b29b      	uxth	r3, r3
 8002076:	4618      	mov	r0, r3
 8002078:	f7ff fefc 	bl	8001e74 <ILI9488_WriteData>
    ILI9488_WriteData(x1 & 0xFF);
 800207c:	887b      	ldrh	r3, [r7, #2]
 800207e:	b2db      	uxtb	r3, r3
 8002080:	b29b      	uxth	r3, r3
 8002082:	4618      	mov	r0, r3
 8002084:	f7ff fef6 	bl	8001e74 <ILI9488_WriteData>

    ILI9488_WriteCommand(0x2B); // Row Address Set
 8002088:	202b      	movs	r0, #43	@ 0x2b
 800208a:	f7ff fedf 	bl	8001e4c <ILI9488_WriteCommand>
    ILI9488_WriteData(y0 >> 8);
 800208e:	88bb      	ldrh	r3, [r7, #4]
 8002090:	0a1b      	lsrs	r3, r3, #8
 8002092:	b29b      	uxth	r3, r3
 8002094:	4618      	mov	r0, r3
 8002096:	f7ff feed 	bl	8001e74 <ILI9488_WriteData>
    ILI9488_WriteData(y0 & 0xFF);
 800209a:	88bb      	ldrh	r3, [r7, #4]
 800209c:	b2db      	uxtb	r3, r3
 800209e:	b29b      	uxth	r3, r3
 80020a0:	4618      	mov	r0, r3
 80020a2:	f7ff fee7 	bl	8001e74 <ILI9488_WriteData>
    ILI9488_WriteData(y1 >> 8);
 80020a6:	883b      	ldrh	r3, [r7, #0]
 80020a8:	0a1b      	lsrs	r3, r3, #8
 80020aa:	b29b      	uxth	r3, r3
 80020ac:	4618      	mov	r0, r3
 80020ae:	f7ff fee1 	bl	8001e74 <ILI9488_WriteData>
    ILI9488_WriteData(y1 & 0xFF);
 80020b2:	883b      	ldrh	r3, [r7, #0]
 80020b4:	b2db      	uxtb	r3, r3
 80020b6:	b29b      	uxth	r3, r3
 80020b8:	4618      	mov	r0, r3
 80020ba:	f7ff fedb 	bl	8001e74 <ILI9488_WriteData>

    ILI9488_WriteCommand(0x2C); // Memory Write
 80020be:	202c      	movs	r0, #44	@ 0x2c
 80020c0:	f7ff fec4 	bl	8001e4c <ILI9488_WriteCommand>

}
 80020c4:	bf00      	nop
 80020c6:	370c      	adds	r7, #12
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd90      	pop	{r4, r7, pc}

080020cc <ILI9488_FillScreen>:
// function with unrolled loop for extra speed
// 16 bit version
__attribute__((optimize("O3")))
void ILI9488_FillScreen(uint16_t color)
{
    ILI9488_SetAddressWindow(0, 0, ILI9488_HEIGHT-1, ILI9488_WIDTH-1);
 80020cc:	2100      	movs	r1, #0
{
 80020ce:	b570      	push	{r4, r5, r6, lr}
    ILI9488_SetAddressWindow(0, 0, ILI9488_HEIGHT-1, ILI9488_WIDTH-1);
 80020d0:	4d19      	ldr	r5, [pc, #100]	@ (8002138 <ILI9488_FillScreen+0x6c>)
 80020d2:	4e1a      	ldr	r6, [pc, #104]	@ (800213c <ILI9488_FillScreen+0x70>)
 80020d4:	882b      	ldrh	r3, [r5, #0]
 80020d6:	8832      	ldrh	r2, [r6, #0]
 80020d8:	3b01      	subs	r3, #1
 80020da:	3a01      	subs	r2, #1
 80020dc:	b29b      	uxth	r3, r3
 80020de:	b292      	uxth	r2, r2
{
 80020e0:	4604      	mov	r4, r0
    ILI9488_SetAddressWindow(0, 0, ILI9488_HEIGHT-1, ILI9488_WIDTH-1);
 80020e2:	4608      	mov	r0, r1
 80020e4:	f7ff ffa6 	bl	8002034 <ILI9488_SetAddressWindow>
    LCD_RS_HIGH();  // Data mode
 80020e8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80020ec:	4b14      	ldr	r3, [pc, #80]	@ (8002140 <ILI9488_FillScreen+0x74>)

    uint32_t pixels = ILI9488_HEIGHT * ILI9488_WIDTH;
 80020ee:	8836      	ldrh	r6, [r6, #0]
    LCD_RS_HIGH();  // Data mode
 80020f0:	619a      	str	r2, [r3, #24]
    uint32_t pixels = ILI9488_HEIGHT * ILI9488_WIDTH;
 80020f2:	882b      	ldrh	r3, [r5, #0]
 80020f4:	fb03 f606 	mul.w	r6, r3, r6
    uint32_t iterations = pixels / 8;

    for (uint32_t i = 0; i < iterations; i++)
 80020f8:	08f6      	lsrs	r6, r6, #3
 80020fa:	d01b      	beq.n	8002134 <ILI9488_FillScreen+0x68>
 80020fc:	2500      	movs	r5, #0
    {
        ILI9488_Write16(color);			// 1
 80020fe:	4620      	mov	r0, r4
 8002100:	f7ff fe8a 	bl	8001e18 <ILI9488_Write16>
        ILI9488_Write16(color);			// 2
 8002104:	4620      	mov	r0, r4
 8002106:	f7ff fe87 	bl	8001e18 <ILI9488_Write16>
        ILI9488_Write16(color);			// 3
 800210a:	4620      	mov	r0, r4
 800210c:	f7ff fe84 	bl	8001e18 <ILI9488_Write16>
        ILI9488_Write16(color);			// 4
 8002110:	4620      	mov	r0, r4
 8002112:	f7ff fe81 	bl	8001e18 <ILI9488_Write16>
        ILI9488_Write16(color);			// 5
 8002116:	4620      	mov	r0, r4
 8002118:	f7ff fe7e 	bl	8001e18 <ILI9488_Write16>
        ILI9488_Write16(color);			// 6
 800211c:	4620      	mov	r0, r4
 800211e:	f7ff fe7b 	bl	8001e18 <ILI9488_Write16>
        ILI9488_Write16(color);			// 7
 8002122:	4620      	mov	r0, r4
 8002124:	f7ff fe78 	bl	8001e18 <ILI9488_Write16>
    for (uint32_t i = 0; i < iterations; i++)
 8002128:	3501      	adds	r5, #1
        ILI9488_Write16(color);			// 8
 800212a:	4620      	mov	r0, r4
 800212c:	f7ff fe74 	bl	8001e18 <ILI9488_Write16>
    for (uint32_t i = 0; i < iterations; i++)
 8002130:	42ae      	cmp	r6, r5
 8002132:	d1e4      	bne.n	80020fe <ILI9488_FillScreen+0x32>
    }
}
 8002134:	bd70      	pop	{r4, r5, r6, pc}
 8002136:	bf00      	nop
 8002138:	20000000 	.word	0x20000000
 800213c:	20000002 	.word	0x20000002
 8002140:	42020c00 	.word	0x42020c00

08002144 <ILI9488_FilledRectangle>:
}
*/

// 16 bit version
void ILI9488_FilledRectangle(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1,uint16_t color)
{
 8002144:	b590      	push	{r4, r7, lr}
 8002146:	b087      	sub	sp, #28
 8002148:	af00      	add	r7, sp, #0
 800214a:	4604      	mov	r4, r0
 800214c:	4608      	mov	r0, r1
 800214e:	4611      	mov	r1, r2
 8002150:	461a      	mov	r2, r3
 8002152:	4623      	mov	r3, r4
 8002154:	80fb      	strh	r3, [r7, #6]
 8002156:	4603      	mov	r3, r0
 8002158:	80bb      	strh	r3, [r7, #4]
 800215a:	460b      	mov	r3, r1
 800215c:	807b      	strh	r3, [r7, #2]
 800215e:	4613      	mov	r3, r2
 8002160:	803b      	strh	r3, [r7, #0]
    }

#endif

#ifdef LCD_ORIENTATION_LANDSCAPE
	ILI9488_SetAddressWindow(y0, x0, y1, x1);
 8002162:	887b      	ldrh	r3, [r7, #2]
 8002164:	883a      	ldrh	r2, [r7, #0]
 8002166:	88f9      	ldrh	r1, [r7, #6]
 8002168:	88b8      	ldrh	r0, [r7, #4]
 800216a:	f7ff ff63 	bl	8002034 <ILI9488_SetAddressWindow>

	uint16_t dx = x1 - x0;
 800216e:	887a      	ldrh	r2, [r7, #2]
 8002170:	88fb      	ldrh	r3, [r7, #6]
 8002172:	1ad3      	subs	r3, r2, r3
 8002174:	827b      	strh	r3, [r7, #18]
	uint16_t dy = y1 - y0;
 8002176:	883a      	ldrh	r2, [r7, #0]
 8002178:	88bb      	ldrh	r3, [r7, #4]
 800217a:	1ad3      	subs	r3, r2, r3
 800217c:	823b      	strh	r3, [r7, #16]
	uint16_t data_size = dx*dy;
 800217e:	8a7a      	ldrh	r2, [r7, #18]
 8002180:	8a3b      	ldrh	r3, [r7, #16]
 8002182:	fb12 f303 	smulbb	r3, r2, r3
 8002186:	81fb      	strh	r3, [r7, #14]

    for (uint32_t i = 0; i < data_size+dy/2; i++)
 8002188:	2300      	movs	r3, #0
 800218a:	617b      	str	r3, [r7, #20]
 800218c:	e006      	b.n	800219c <ILI9488_FilledRectangle+0x58>
    {
        ILI9488_WriteData(color);
 800218e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002190:	4618      	mov	r0, r3
 8002192:	f7ff fe6f 	bl	8001e74 <ILI9488_WriteData>
    for (uint32_t i = 0; i < data_size+dy/2; i++)
 8002196:	697b      	ldr	r3, [r7, #20]
 8002198:	3301      	adds	r3, #1
 800219a:	617b      	str	r3, [r7, #20]
 800219c:	89fb      	ldrh	r3, [r7, #14]
 800219e:	8a3a      	ldrh	r2, [r7, #16]
 80021a0:	0852      	lsrs	r2, r2, #1
 80021a2:	b292      	uxth	r2, r2
 80021a4:	4413      	add	r3, r2
 80021a6:	461a      	mov	r2, r3
 80021a8:	697b      	ldr	r3, [r7, #20]
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d3ef      	bcc.n	800218e <ILI9488_FilledRectangle+0x4a>
    }

#endif
}
 80021ae:	bf00      	nop
 80021b0:	bf00      	nop
 80021b2:	371c      	adds	r7, #28
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd90      	pop	{r4, r7, pc}

080021b8 <ILI9488_DrawPixel>:
}
*/

// 16 bit version
void ILI9488_DrawPixel(uint16_t x, uint16_t y, uint16_t color)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b082      	sub	sp, #8
 80021bc:	af00      	add	r7, sp, #0
 80021be:	4603      	mov	r3, r0
 80021c0:	80fb      	strh	r3, [r7, #6]
 80021c2:	460b      	mov	r3, r1
 80021c4:	80bb      	strh	r3, [r7, #4]
 80021c6:	4613      	mov	r3, r2
 80021c8:	807b      	strh	r3, [r7, #2]

#ifdef LCD_ORIENTATION_LANDSCAPE
	// swap X and Y in this orientation
	// check if not outside of display
    if ((x >= ILI9488_WIDTH) || (y >= ILI9488_HEIGHT)) return;
 80021ca:	4b0c      	ldr	r3, [pc, #48]	@ (80021fc <ILI9488_DrawPixel+0x44>)
 80021cc:	881b      	ldrh	r3, [r3, #0]
 80021ce:	88fa      	ldrh	r2, [r7, #6]
 80021d0:	429a      	cmp	r2, r3
 80021d2:	d20f      	bcs.n	80021f4 <ILI9488_DrawPixel+0x3c>
 80021d4:	4b0a      	ldr	r3, [pc, #40]	@ (8002200 <ILI9488_DrawPixel+0x48>)
 80021d6:	881b      	ldrh	r3, [r3, #0]
 80021d8:	88ba      	ldrh	r2, [r7, #4]
 80021da:	429a      	cmp	r2, r3
 80021dc:	d20a      	bcs.n	80021f4 <ILI9488_DrawPixel+0x3c>
    ILI9488_SetAddressWindow(y, x, y, x);
 80021de:	88fb      	ldrh	r3, [r7, #6]
 80021e0:	88ba      	ldrh	r2, [r7, #4]
 80021e2:	88f9      	ldrh	r1, [r7, #6]
 80021e4:	88b8      	ldrh	r0, [r7, #4]
 80021e6:	f7ff ff25 	bl	8002034 <ILI9488_SetAddressWindow>
	// check if not outside of display
    if ((y >= ILI9488_WIDTH) || (x >= ILI9488_HEIGHT)) return;
    ILI9488_SetAddressWindow(x, y, x, y);
#endif
    // write the actual pixel
    ILI9488_WriteData(color);
 80021ea:	887b      	ldrh	r3, [r7, #2]
 80021ec:	4618      	mov	r0, r3
 80021ee:	f7ff fe41 	bl	8001e74 <ILI9488_WriteData>
 80021f2:	e000      	b.n	80021f6 <ILI9488_DrawPixel+0x3e>
    if ((x >= ILI9488_WIDTH) || (y >= ILI9488_HEIGHT)) return;
 80021f4:	bf00      	nop

}
 80021f6:	3708      	adds	r7, #8
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}
 80021fc:	20000000 	.word	0x20000000
 8002200:	20000002 	.word	0x20000002

08002204 <ILI9488_DrawChar>:

void ILI9488_DrawChar(uint16_t x, uint16_t y, uint8_t scale, char ch, uint16_t color, uint16_t bg_color)
{
 8002204:	b590      	push	{r4, r7, lr}
 8002206:	b085      	sub	sp, #20
 8002208:	af00      	add	r7, sp, #0
 800220a:	4604      	mov	r4, r0
 800220c:	4608      	mov	r0, r1
 800220e:	4611      	mov	r1, r2
 8002210:	461a      	mov	r2, r3
 8002212:	4623      	mov	r3, r4
 8002214:	80fb      	strh	r3, [r7, #6]
 8002216:	4603      	mov	r3, r0
 8002218:	80bb      	strh	r3, [r7, #4]
 800221a:	460b      	mov	r3, r1
 800221c:	70fb      	strb	r3, [r7, #3]
 800221e:	4613      	mov	r3, r2
 8002220:	70bb      	strb	r3, [r7, #2]

#ifdef LCD_ORIENTATION_LANDSCAPE
	// swap X and Y in this orientation
	uint16_t temp = x;
 8002222:	88fb      	ldrh	r3, [r7, #6]
 8002224:	813b      	strh	r3, [r7, #8]
	x = y;
 8002226:	88bb      	ldrh	r3, [r7, #4]
 8002228:	80fb      	strh	r3, [r7, #6]
	y = temp;
 800222a:	893b      	ldrh	r3, [r7, #8]
 800222c:	80bb      	strh	r3, [r7, #4]
#endif

    // check if coordinates are not outside of display
    if ((y >= ILI9488_WIDTH) || (x >= ILI9488_HEIGHT)) return;
 800222e:	4b41      	ldr	r3, [pc, #260]	@ (8002334 <ILI9488_DrawChar+0x130>)
 8002230:	881b      	ldrh	r3, [r3, #0]
 8002232:	88ba      	ldrh	r2, [r7, #4]
 8002234:	429a      	cmp	r2, r3
 8002236:	d278      	bcs.n	800232a <ILI9488_DrawChar+0x126>
 8002238:	4b3f      	ldr	r3, [pc, #252]	@ (8002338 <ILI9488_DrawChar+0x134>)
 800223a:	881b      	ldrh	r3, [r3, #0]
 800223c:	88fa      	ldrh	r2, [r7, #6]
 800223e:	429a      	cmp	r2, r3
 8002240:	d273      	bcs.n	800232a <ILI9488_DrawChar+0x126>

    // draw character, per pixel,
    // with selected character and background color

    uint8_t collumn = 0;
 8002242:	2300      	movs	r3, #0
 8002244:	73fb      	strb	r3, [r7, #15]

    //for (uint8_t i = 5 * scale; i > 0   ; i = i - scale)
    for (uint8_t i = 0; i < 5 * scale  ; i = i + scale)
 8002246:	2300      	movs	r3, #0
 8002248:	73bb      	strb	r3, [r7, #14]
 800224a:	e066      	b.n	800231a <ILI9488_DrawChar+0x116>
    {
        for (uint8_t step_for_scaling2 = 0; step_for_scaling2 <  scale ; step_for_scaling2++)
 800224c:	2300      	movs	r3, #0
 800224e:	737b      	strb	r3, [r7, #13]
 8002250:	e058      	b.n	8002304 <ILI9488_DrawChar+0x100>
        {
        	uint8_t line = font5x8[ch - 0x20][collumn];
 8002252:	78bb      	ldrb	r3, [r7, #2]
 8002254:	f1a3 0220 	sub.w	r2, r3, #32
 8002258:	7bf9      	ldrb	r1, [r7, #15]
 800225a:	4838      	ldr	r0, [pc, #224]	@ (800233c <ILI9488_DrawChar+0x138>)
 800225c:	4613      	mov	r3, r2
 800225e:	009b      	lsls	r3, r3, #2
 8002260:	4413      	add	r3, r2
 8002262:	4403      	add	r3, r0
 8002264:	440b      	add	r3, r1
 8002266:	781b      	ldrb	r3, [r3, #0]
 8002268:	733b      	strb	r3, [r7, #12]

			for (uint8_t j = 8 * scale; j > 0  ; j = j - scale)
 800226a:	78fb      	ldrb	r3, [r7, #3]
 800226c:	00db      	lsls	r3, r3, #3
 800226e:	72fb      	strb	r3, [r7, #11]
 8002270:	e042      	b.n	80022f8 <ILI9488_DrawChar+0xf4>
			//for (uint8_t j = 0; j < 8 * scale ; j = j + scale)
			{
				 for (uint8_t step_for_scaling = 0; step_for_scaling <  scale ; step_for_scaling++)
 8002272:	2300      	movs	r3, #0
 8002274:	72bb      	strb	r3, [r7, #10]
 8002276:	e034      	b.n	80022e2 <ILI9488_DrawChar+0xde>
					if (line & 0x01)
						ILI9488_DrawPixel(x + j + step_for_scaling, y + i + step_for_scaling2 , color);
					else
						ILI9488_DrawPixel(x + j + step_for_scaling, y + i + step_for_scaling2, bg_color);
					*/
					if (line & 0x01)
 8002278:	7b3b      	ldrb	r3, [r7, #12]
 800227a:	f003 0301 	and.w	r3, r3, #1
 800227e:	2b00      	cmp	r3, #0
 8002280:	d016      	beq.n	80022b0 <ILI9488_DrawChar+0xac>
						ILI9488_DrawPixel(y + i + step_for_scaling2, x + j + step_for_scaling , color);
 8002282:	7bbb      	ldrb	r3, [r7, #14]
 8002284:	b29a      	uxth	r2, r3
 8002286:	88bb      	ldrh	r3, [r7, #4]
 8002288:	4413      	add	r3, r2
 800228a:	b29a      	uxth	r2, r3
 800228c:	7b7b      	ldrb	r3, [r7, #13]
 800228e:	b29b      	uxth	r3, r3
 8002290:	4413      	add	r3, r2
 8002292:	b298      	uxth	r0, r3
 8002294:	7afb      	ldrb	r3, [r7, #11]
 8002296:	b29a      	uxth	r2, r3
 8002298:	88fb      	ldrh	r3, [r7, #6]
 800229a:	4413      	add	r3, r2
 800229c:	b29a      	uxth	r2, r3
 800229e:	7abb      	ldrb	r3, [r7, #10]
 80022a0:	b29b      	uxth	r3, r3
 80022a2:	4413      	add	r3, r2
 80022a4:	b29b      	uxth	r3, r3
 80022a6:	8c3a      	ldrh	r2, [r7, #32]
 80022a8:	4619      	mov	r1, r3
 80022aa:	f7ff ff85 	bl	80021b8 <ILI9488_DrawPixel>
 80022ae:	e015      	b.n	80022dc <ILI9488_DrawChar+0xd8>
					else
						ILI9488_DrawPixel(y + i + step_for_scaling2, x + j + step_for_scaling, bg_color);
 80022b0:	7bbb      	ldrb	r3, [r7, #14]
 80022b2:	b29a      	uxth	r2, r3
 80022b4:	88bb      	ldrh	r3, [r7, #4]
 80022b6:	4413      	add	r3, r2
 80022b8:	b29a      	uxth	r2, r3
 80022ba:	7b7b      	ldrb	r3, [r7, #13]
 80022bc:	b29b      	uxth	r3, r3
 80022be:	4413      	add	r3, r2
 80022c0:	b298      	uxth	r0, r3
 80022c2:	7afb      	ldrb	r3, [r7, #11]
 80022c4:	b29a      	uxth	r2, r3
 80022c6:	88fb      	ldrh	r3, [r7, #6]
 80022c8:	4413      	add	r3, r2
 80022ca:	b29a      	uxth	r2, r3
 80022cc:	7abb      	ldrb	r3, [r7, #10]
 80022ce:	b29b      	uxth	r3, r3
 80022d0:	4413      	add	r3, r2
 80022d2:	b29b      	uxth	r3, r3
 80022d4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80022d6:	4619      	mov	r1, r3
 80022d8:	f7ff ff6e 	bl	80021b8 <ILI9488_DrawPixel>
				 for (uint8_t step_for_scaling = 0; step_for_scaling <  scale ; step_for_scaling++)
 80022dc:	7abb      	ldrb	r3, [r7, #10]
 80022de:	3301      	adds	r3, #1
 80022e0:	72bb      	strb	r3, [r7, #10]
 80022e2:	7aba      	ldrb	r2, [r7, #10]
 80022e4:	78fb      	ldrb	r3, [r7, #3]
 80022e6:	429a      	cmp	r2, r3
 80022e8:	d3c6      	bcc.n	8002278 <ILI9488_DrawChar+0x74>
				 }

				line >>= 1;
 80022ea:	7b3b      	ldrb	r3, [r7, #12]
 80022ec:	085b      	lsrs	r3, r3, #1
 80022ee:	733b      	strb	r3, [r7, #12]
			for (uint8_t j = 8 * scale; j > 0  ; j = j - scale)
 80022f0:	7afa      	ldrb	r2, [r7, #11]
 80022f2:	78fb      	ldrb	r3, [r7, #3]
 80022f4:	1ad3      	subs	r3, r2, r3
 80022f6:	72fb      	strb	r3, [r7, #11]
 80022f8:	7afb      	ldrb	r3, [r7, #11]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d1b9      	bne.n	8002272 <ILI9488_DrawChar+0x6e>
        for (uint8_t step_for_scaling2 = 0; step_for_scaling2 <  scale ; step_for_scaling2++)
 80022fe:	7b7b      	ldrb	r3, [r7, #13]
 8002300:	3301      	adds	r3, #1
 8002302:	737b      	strb	r3, [r7, #13]
 8002304:	7b7a      	ldrb	r2, [r7, #13]
 8002306:	78fb      	ldrb	r3, [r7, #3]
 8002308:	429a      	cmp	r2, r3
 800230a:	d3a2      	bcc.n	8002252 <ILI9488_DrawChar+0x4e>
			}

        }

        collumn++;
 800230c:	7bfb      	ldrb	r3, [r7, #15]
 800230e:	3301      	adds	r3, #1
 8002310:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 0; i < 5 * scale  ; i = i + scale)
 8002312:	7bba      	ldrb	r2, [r7, #14]
 8002314:	78fb      	ldrb	r3, [r7, #3]
 8002316:	4413      	add	r3, r2
 8002318:	73bb      	strb	r3, [r7, #14]
 800231a:	7bb9      	ldrb	r1, [r7, #14]
 800231c:	78fa      	ldrb	r2, [r7, #3]
 800231e:	4613      	mov	r3, r2
 8002320:	009b      	lsls	r3, r3, #2
 8002322:	4413      	add	r3, r2
 8002324:	4299      	cmp	r1, r3
 8002326:	db91      	blt.n	800224c <ILI9488_DrawChar+0x48>
 8002328:	e000      	b.n	800232c <ILI9488_DrawChar+0x128>
    if ((y >= ILI9488_WIDTH) || (x >= ILI9488_HEIGHT)) return;
 800232a:	bf00      	nop
    }

}
 800232c:	3714      	adds	r7, #20
 800232e:	46bd      	mov	sp, r7
 8002330:	bd90      	pop	{r4, r7, pc}
 8002332:	bf00      	nop
 8002334:	20000000 	.word	0x20000000
 8002338:	20000002 	.word	0x20000002
 800233c:	08012158 	.word	0x08012158

08002340 <ILI9488_DrawString>:


void ILI9488_DrawString(uint16_t x, uint16_t y, uint8_t scale, char *str, uint16_t color, uint16_t bgcolor)
{
 8002340:	b590      	push	{r4, r7, lr}
 8002342:	b087      	sub	sp, #28
 8002344:	af02      	add	r7, sp, #8
 8002346:	607b      	str	r3, [r7, #4]
 8002348:	4603      	mov	r3, r0
 800234a:	81fb      	strh	r3, [r7, #14]
 800234c:	460b      	mov	r3, r1
 800234e:	81bb      	strh	r3, [r7, #12]
 8002350:	4613      	mov	r3, r2
 8002352:	72fb      	strb	r3, [r7, #11]
    while (*str)
 8002354:	e018      	b.n	8002388 <ILI9488_DrawString+0x48>
    {
    	ILI9488_DrawChar(x, y, scale, *str, color, bgcolor);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	781c      	ldrb	r4, [r3, #0]
 800235a:	7afa      	ldrb	r2, [r7, #11]
 800235c:	89b9      	ldrh	r1, [r7, #12]
 800235e:	89f8      	ldrh	r0, [r7, #14]
 8002360:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002362:	9301      	str	r3, [sp, #4]
 8002364:	8c3b      	ldrh	r3, [r7, #32]
 8002366:	9300      	str	r3, [sp, #0]
 8002368:	4623      	mov	r3, r4
 800236a:	f7ff ff4b 	bl	8002204 <ILI9488_DrawChar>
        x += 6 * scale; // character spacing
 800236e:	7afb      	ldrb	r3, [r7, #11]
 8002370:	b29b      	uxth	r3, r3
 8002372:	461a      	mov	r2, r3
 8002374:	0052      	lsls	r2, r2, #1
 8002376:	4413      	add	r3, r2
 8002378:	005b      	lsls	r3, r3, #1
 800237a:	b29a      	uxth	r2, r3
 800237c:	89fb      	ldrh	r3, [r7, #14]
 800237e:	4413      	add	r3, r2
 8002380:	81fb      	strh	r3, [r7, #14]
        str++;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	3301      	adds	r3, #1
 8002386:	607b      	str	r3, [r7, #4]
    while (*str)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	781b      	ldrb	r3, [r3, #0]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d1e2      	bne.n	8002356 <ILI9488_DrawString+0x16>
    }
}
 8002390:	bf00      	nop
 8002392:	bf00      	nop
 8002394:	3714      	adds	r7, #20
 8002396:	46bd      	mov	sp, r7
 8002398:	bd90      	pop	{r4, r7, pc}
 800239a:	bf00      	nop

0800239c <ILI9488_Rect_3>:

// draws a rectangle from lines
// line thickness 3 pixels
// the rectangle is not filled
void ILI9488_Rect_3(unsigned int x,unsigned int y,unsigned int w,unsigned int h,unsigned int color)
{
 800239c:	b590      	push	{r4, r7, lr}
 800239e:	b087      	sub	sp, #28
 80023a0:	af02      	add	r7, sp, #8
 80023a2:	60f8      	str	r0, [r7, #12]
 80023a4:	60b9      	str	r1, [r7, #8]
 80023a6:	607a      	str	r2, [r7, #4]
 80023a8:	603b      	str	r3, [r7, #0]
	ILI9488_drawThickLine(x  , y  , x, y+h  , 3, color);
	ILI9488_drawThickLine(x  , y+w, x, y+w+h, 3, color);
#endif

#ifdef LCD_ORIENTATION_LANDSCAPE
	ILI9488_drawThickLine(y  , x  , y+w, x, 3, color);
 80023aa:	68b8      	ldr	r0, [r7, #8]
 80023ac:	68f9      	ldr	r1, [r7, #12]
 80023ae:	68ba      	ldr	r2, [r7, #8]
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	4413      	add	r3, r2
 80023b4:	461c      	mov	r4, r3
 80023b6:	68fa      	ldr	r2, [r7, #12]
 80023b8:	6a3b      	ldr	r3, [r7, #32]
 80023ba:	b29b      	uxth	r3, r3
 80023bc:	9301      	str	r3, [sp, #4]
 80023be:	2303      	movs	r3, #3
 80023c0:	9300      	str	r3, [sp, #0]
 80023c2:	4613      	mov	r3, r2
 80023c4:	4622      	mov	r2, r4
 80023c6:	f000 f841 	bl	800244c <ILI9488_drawThickLine>
	ILI9488_drawThickLine(y  , x+h, y+w, x+h, 3, color);
 80023ca:	68b8      	ldr	r0, [r7, #8]
 80023cc:	68fa      	ldr	r2, [r7, #12]
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	4413      	add	r3, r2
 80023d2:	4619      	mov	r1, r3
 80023d4:	68ba      	ldr	r2, [r7, #8]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	4413      	add	r3, r2
 80023da:	461c      	mov	r4, r3
 80023dc:	68fa      	ldr	r2, [r7, #12]
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	4413      	add	r3, r2
 80023e2:	461a      	mov	r2, r3
 80023e4:	6a3b      	ldr	r3, [r7, #32]
 80023e6:	b29b      	uxth	r3, r3
 80023e8:	9301      	str	r3, [sp, #4]
 80023ea:	2303      	movs	r3, #3
 80023ec:	9300      	str	r3, [sp, #0]
 80023ee:	4613      	mov	r3, r2
 80023f0:	4622      	mov	r2, r4
 80023f2:	f000 f82b 	bl	800244c <ILI9488_drawThickLine>
	ILI9488_drawThickLine(y  , x  , y, x+h, 3, color);
 80023f6:	68b8      	ldr	r0, [r7, #8]
 80023f8:	68f9      	ldr	r1, [r7, #12]
 80023fa:	68bc      	ldr	r4, [r7, #8]
 80023fc:	68fa      	ldr	r2, [r7, #12]
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	4413      	add	r3, r2
 8002402:	461a      	mov	r2, r3
 8002404:	6a3b      	ldr	r3, [r7, #32]
 8002406:	b29b      	uxth	r3, r3
 8002408:	9301      	str	r3, [sp, #4]
 800240a:	2303      	movs	r3, #3
 800240c:	9300      	str	r3, [sp, #0]
 800240e:	4613      	mov	r3, r2
 8002410:	4622      	mov	r2, r4
 8002412:	f000 f81b 	bl	800244c <ILI9488_drawThickLine>
	ILI9488_drawThickLine(y+w, x  , y+w, x+h,3, color);
 8002416:	68ba      	ldr	r2, [r7, #8]
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	4413      	add	r3, r2
 800241c:	4618      	mov	r0, r3
 800241e:	68f9      	ldr	r1, [r7, #12]
 8002420:	68ba      	ldr	r2, [r7, #8]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	4413      	add	r3, r2
 8002426:	461c      	mov	r4, r3
 8002428:	68fa      	ldr	r2, [r7, #12]
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	4413      	add	r3, r2
 800242e:	461a      	mov	r2, r3
 8002430:	6a3b      	ldr	r3, [r7, #32]
 8002432:	b29b      	uxth	r3, r3
 8002434:	9301      	str	r3, [sp, #4]
 8002436:	2303      	movs	r3, #3
 8002438:	9300      	str	r3, [sp, #0]
 800243a:	4613      	mov	r3, r2
 800243c:	4622      	mov	r2, r4
 800243e:	f000 f805 	bl	800244c <ILI9488_drawThickLine>
#endif

}
 8002442:	bf00      	nop
 8002444:	3714      	adds	r7, #20
 8002446:	46bd      	mov	sp, r7
 8002448:	bd90      	pop	{r4, r7, pc}
 800244a:	bf00      	nop

0800244c <ILI9488_drawThickLine>:
// Use Bresenhams line algorithm
// Compute points along the line from (x1, y1) to (x2, y2)
// Around each point, draw a small rectangle (or square) with side equal to thickness

void ILI9488_drawThickLine(int x0, int y0, int x1, int y1, uint8_t thickness, uint16_t color)
{
 800244c:	b590      	push	{r4, r7, lr}
 800244e:	b08f      	sub	sp, #60	@ 0x3c
 8002450:	af02      	add	r7, sp, #8
 8002452:	60f8      	str	r0, [r7, #12]
 8002454:	60b9      	str	r1, [r7, #8]
 8002456:	607a      	str	r2, [r7, #4]
 8002458:	603b      	str	r3, [r7, #0]
    int dx = abs(x1 - x0);
 800245a:	687a      	ldr	r2, [r7, #4]
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	1ad3      	subs	r3, r2, r3
 8002460:	2b00      	cmp	r3, #0
 8002462:	bfb8      	it	lt
 8002464:	425b      	neglt	r3, r3
 8002466:	62bb      	str	r3, [r7, #40]	@ 0x28
    int dy = abs(y1 - y0);
 8002468:	683a      	ldr	r2, [r7, #0]
 800246a:	68bb      	ldr	r3, [r7, #8]
 800246c:	1ad3      	subs	r3, r2, r3
 800246e:	2b00      	cmp	r3, #0
 8002470:	bfb8      	it	lt
 8002472:	425b      	neglt	r3, r3
 8002474:	627b      	str	r3, [r7, #36]	@ 0x24
    int sx = (x0 < x1) ? 1 : -1;
 8002476:	68fa      	ldr	r2, [r7, #12]
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	429a      	cmp	r2, r3
 800247c:	da01      	bge.n	8002482 <ILI9488_drawThickLine+0x36>
 800247e:	2301      	movs	r3, #1
 8002480:	e001      	b.n	8002486 <ILI9488_drawThickLine+0x3a>
 8002482:	f04f 33ff 	mov.w	r3, #4294967295
 8002486:	623b      	str	r3, [r7, #32]
    int sy = (y0 < y1) ? 1 : -1;
 8002488:	68ba      	ldr	r2, [r7, #8]
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	429a      	cmp	r2, r3
 800248e:	da01      	bge.n	8002494 <ILI9488_drawThickLine+0x48>
 8002490:	2301      	movs	r3, #1
 8002492:	e001      	b.n	8002498 <ILI9488_drawThickLine+0x4c>
 8002494:	f04f 33ff 	mov.w	r3, #4294967295
 8002498:	61fb      	str	r3, [r7, #28]
    int err = dx - dy;
 800249a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800249c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800249e:	1ad3      	subs	r3, r2, r3
 80024a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    int e2;

    int half_thick = thickness / 2;
 80024a2:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 80024a6:	085b      	lsrs	r3, r3, #1
 80024a8:	b2db      	uxtb	r3, r3
 80024aa:	61bb      	str	r3, [r7, #24]

    while (1)
    {
        // Draw a filled rectangle centered at (x0, y0) with size thickness x thickness
    	ILI9488_FilledRectangle(x0 - half_thick, y0 - half_thick, x0 + half_thick, y0 + half_thick, color);
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	b29a      	uxth	r2, r3
 80024b0:	69bb      	ldr	r3, [r7, #24]
 80024b2:	b29b      	uxth	r3, r3
 80024b4:	1ad3      	subs	r3, r2, r3
 80024b6:	b298      	uxth	r0, r3
 80024b8:	68bb      	ldr	r3, [r7, #8]
 80024ba:	b29a      	uxth	r2, r3
 80024bc:	69bb      	ldr	r3, [r7, #24]
 80024be:	b29b      	uxth	r3, r3
 80024c0:	1ad3      	subs	r3, r2, r3
 80024c2:	b299      	uxth	r1, r3
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	b29a      	uxth	r2, r3
 80024c8:	69bb      	ldr	r3, [r7, #24]
 80024ca:	b29b      	uxth	r3, r3
 80024cc:	4413      	add	r3, r2
 80024ce:	b29c      	uxth	r4, r3
 80024d0:	68bb      	ldr	r3, [r7, #8]
 80024d2:	b29a      	uxth	r2, r3
 80024d4:	69bb      	ldr	r3, [r7, #24]
 80024d6:	b29b      	uxth	r3, r3
 80024d8:	4413      	add	r3, r2
 80024da:	b29a      	uxth	r2, r3
 80024dc:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80024e0:	9300      	str	r3, [sp, #0]
 80024e2:	4613      	mov	r3, r2
 80024e4:	4622      	mov	r2, r4
 80024e6:	f7ff fe2d 	bl	8002144 <ILI9488_FilledRectangle>

        if (x0 == x1 && y0 == y1) break;
 80024ea:	68fa      	ldr	r2, [r7, #12]
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	429a      	cmp	r2, r3
 80024f0:	d103      	bne.n	80024fa <ILI9488_drawThickLine+0xae>
 80024f2:	68ba      	ldr	r2, [r7, #8]
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	429a      	cmp	r2, r3
 80024f8:	d01c      	beq.n	8002534 <ILI9488_drawThickLine+0xe8>

        e2 = 2 * err;
 80024fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024fc:	005b      	lsls	r3, r3, #1
 80024fe:	617b      	str	r3, [r7, #20]
        if (e2 > -dy)
 8002500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002502:	425b      	negs	r3, r3
 8002504:	697a      	ldr	r2, [r7, #20]
 8002506:	429a      	cmp	r2, r3
 8002508:	dd07      	ble.n	800251a <ILI9488_drawThickLine+0xce>
        {
            err -= dy;
 800250a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800250c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800250e:	1ad3      	subs	r3, r2, r3
 8002510:	62fb      	str	r3, [r7, #44]	@ 0x2c
            x0 += sx;
 8002512:	68fa      	ldr	r2, [r7, #12]
 8002514:	6a3b      	ldr	r3, [r7, #32]
 8002516:	4413      	add	r3, r2
 8002518:	60fb      	str	r3, [r7, #12]
        }
        if (e2 < dx)
 800251a:	697a      	ldr	r2, [r7, #20]
 800251c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800251e:	429a      	cmp	r2, r3
 8002520:	dac4      	bge.n	80024ac <ILI9488_drawThickLine+0x60>
        {
            err += dx;
 8002522:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002524:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002526:	4413      	add	r3, r2
 8002528:	62fb      	str	r3, [r7, #44]	@ 0x2c
            y0 += sy;
 800252a:	68ba      	ldr	r2, [r7, #8]
 800252c:	69fb      	ldr	r3, [r7, #28]
 800252e:	4413      	add	r3, r2
 8002530:	60bb      	str	r3, [r7, #8]
    	ILI9488_FilledRectangle(x0 - half_thick, y0 - half_thick, x0 + half_thick, y0 + half_thick, color);
 8002532:	e7bb      	b.n	80024ac <ILI9488_drawThickLine+0x60>
        if (x0 == x1 && y0 == y1) break;
 8002534:	bf00      	nop
        }
    }
}
 8002536:	bf00      	nop
 8002538:	3734      	adds	r7, #52	@ 0x34
 800253a:	46bd      	mov	sp, r7
 800253c:	bd90      	pop	{r4, r7, pc}
 800253e:	bf00      	nop

08002540 <ILI9488_drawCircleOutline>:
// Loops over a square region covering the circle.
// For each pixel (x, y) relative to the center (x0, y0), calculates x + y.
// If the pixel is within the desired ring (between inner and outer), it gets drawn.

void ILI9488_drawCircleOutline(int x0, int y0, int radius, uint8_t thickness, uint16_t color)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b08a      	sub	sp, #40	@ 0x28
 8002544:	af00      	add	r7, sp, #0
 8002546:	60f8      	str	r0, [r7, #12]
 8002548:	60b9      	str	r1, [r7, #8]
 800254a:	607a      	str	r2, [r7, #4]
 800254c:	70fb      	strb	r3, [r7, #3]
    if (radius <= 0 || thickness == 0) return;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	2b00      	cmp	r3, #0
 8002552:	dd48      	ble.n	80025e6 <ILI9488_drawCircleOutline+0xa6>
 8002554:	78fb      	ldrb	r3, [r7, #3]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d045      	beq.n	80025e6 <ILI9488_drawCircleOutline+0xa6>

    int outer = radius;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	61bb      	str	r3, [r7, #24]
    int inner = radius - thickness;
 800255e:	78fb      	ldrb	r3, [r7, #3]
 8002560:	687a      	ldr	r2, [r7, #4]
 8002562:	1ad3      	subs	r3, r2, r3
 8002564:	627b      	str	r3, [r7, #36]	@ 0x24
    if (inner < 0) inner = 0;
 8002566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002568:	2b00      	cmp	r3, #0
 800256a:	da01      	bge.n	8002570 <ILI9488_drawCircleOutline+0x30>
 800256c:	2300      	movs	r3, #0
 800256e:	627b      	str	r3, [r7, #36]	@ 0x24

    for (int y = -outer; y <= outer; y++)
 8002570:	69bb      	ldr	r3, [r7, #24]
 8002572:	425b      	negs	r3, r3
 8002574:	623b      	str	r3, [r7, #32]
 8002576:	e031      	b.n	80025dc <ILI9488_drawCircleOutline+0x9c>
    {
        for (int x = -outer; x <= outer; x++)
 8002578:	69bb      	ldr	r3, [r7, #24]
 800257a:	425b      	negs	r3, r3
 800257c:	61fb      	str	r3, [r7, #28]
 800257e:	e026      	b.n	80025ce <ILI9488_drawCircleOutline+0x8e>
        {
            int r2 = x * x + y * y;
 8002580:	69fb      	ldr	r3, [r7, #28]
 8002582:	fb03 f203 	mul.w	r2, r3, r3
 8002586:	6a3b      	ldr	r3, [r7, #32]
 8002588:	fb03 f303 	mul.w	r3, r3, r3
 800258c:	4413      	add	r3, r2
 800258e:	617b      	str	r3, [r7, #20]

            if (r2 >= inner * inner && r2 <= outer * outer)
 8002590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002592:	fb03 f303 	mul.w	r3, r3, r3
 8002596:	697a      	ldr	r2, [r7, #20]
 8002598:	429a      	cmp	r2, r3
 800259a:	db15      	blt.n	80025c8 <ILI9488_drawCircleOutline+0x88>
 800259c:	69bb      	ldr	r3, [r7, #24]
 800259e:	fb03 f303 	mul.w	r3, r3, r3
 80025a2:	697a      	ldr	r2, [r7, #20]
 80025a4:	429a      	cmp	r2, r3
 80025a6:	dc0f      	bgt.n	80025c8 <ILI9488_drawCircleOutline+0x88>
            {
                ILI9488_DrawPixel(x0 + x, y0 + y, color);
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	b29a      	uxth	r2, r3
 80025ac:	69fb      	ldr	r3, [r7, #28]
 80025ae:	b29b      	uxth	r3, r3
 80025b0:	4413      	add	r3, r2
 80025b2:	b298      	uxth	r0, r3
 80025b4:	68bb      	ldr	r3, [r7, #8]
 80025b6:	b29a      	uxth	r2, r3
 80025b8:	6a3b      	ldr	r3, [r7, #32]
 80025ba:	b29b      	uxth	r3, r3
 80025bc:	4413      	add	r3, r2
 80025be:	b29b      	uxth	r3, r3
 80025c0:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 80025c2:	4619      	mov	r1, r3
 80025c4:	f7ff fdf8 	bl	80021b8 <ILI9488_DrawPixel>
        for (int x = -outer; x <= outer; x++)
 80025c8:	69fb      	ldr	r3, [r7, #28]
 80025ca:	3301      	adds	r3, #1
 80025cc:	61fb      	str	r3, [r7, #28]
 80025ce:	69fa      	ldr	r2, [r7, #28]
 80025d0:	69bb      	ldr	r3, [r7, #24]
 80025d2:	429a      	cmp	r2, r3
 80025d4:	ddd4      	ble.n	8002580 <ILI9488_drawCircleOutline+0x40>
    for (int y = -outer; y <= outer; y++)
 80025d6:	6a3b      	ldr	r3, [r7, #32]
 80025d8:	3301      	adds	r3, #1
 80025da:	623b      	str	r3, [r7, #32]
 80025dc:	6a3a      	ldr	r2, [r7, #32]
 80025de:	69bb      	ldr	r3, [r7, #24]
 80025e0:	429a      	cmp	r2, r3
 80025e2:	ddc9      	ble.n	8002578 <ILI9488_drawCircleOutline+0x38>
 80025e4:	e000      	b.n	80025e8 <ILI9488_drawCircleOutline+0xa8>
    if (radius <= 0 || thickness == 0) return;
 80025e6:	bf00      	nop
            }
        }
    }
}
 80025e8:	3728      	adds	r7, #40	@ 0x28
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop

080025f0 <ILI9488_DrawBatterySymbol>:

void ILI9488_DrawBatterySymbol(uint16_t x, uint16_t y, uint16_t size, uint16_t color)
{
 80025f0:	b590      	push	{r4, r7, lr}
 80025f2:	b08f      	sub	sp, #60	@ 0x3c
 80025f4:	af02      	add	r7, sp, #8
 80025f6:	4604      	mov	r4, r0
 80025f8:	4608      	mov	r0, r1
 80025fa:	4611      	mov	r1, r2
 80025fc:	461a      	mov	r2, r3
 80025fe:	4623      	mov	r3, r4
 8002600:	80fb      	strh	r3, [r7, #6]
 8002602:	4603      	mov	r3, r0
 8002604:	80bb      	strh	r3, [r7, #4]
 8002606:	460b      	mov	r3, r1
 8002608:	807b      	strh	r3, [r7, #2]
 800260a:	4613      	mov	r3, r2
 800260c:	803b      	strh	r3, [r7, #0]
    // Battery aspect ratio
    uint16_t width = size / 2;            // battery width
 800260e:	887b      	ldrh	r3, [r7, #2]
 8002610:	085b      	lsrs	r3, r3, #1
 8002612:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    uint16_t height = size;               // battery height
 8002614:	887b      	ldrh	r3, [r7, #2]
 8002616:	857b      	strh	r3, [r7, #42]	@ 0x2a

    // Battery body rectangle (excluding terminal)
    uint16_t body_x0 = x;
 8002618:	88fb      	ldrh	r3, [r7, #6]
 800261a:	853b      	strh	r3, [r7, #40]	@ 0x28
    uint16_t body_y0 = y;
 800261c:	88bb      	ldrh	r3, [r7, #4]
 800261e:	84fb      	strh	r3, [r7, #38]	@ 0x26
    uint16_t body_x1 = width;
 8002620:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8002622:	84bb      	strh	r3, [r7, #36]	@ 0x24
    uint16_t body_y1 = height;
 8002624:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8002626:	847b      	strh	r3, [r7, #34]	@ 0x22

    // Draw battery body outline
	#ifdef LCD_ORIENTATION_LANDSCAPE
		ILI9488_Rect_3(y, x, width, height, color);
 8002628:	88b8      	ldrh	r0, [r7, #4]
 800262a:	88f9      	ldrh	r1, [r7, #6]
 800262c:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800262e:	8d7c      	ldrh	r4, [r7, #42]	@ 0x2a
 8002630:	883b      	ldrh	r3, [r7, #0]
 8002632:	9300      	str	r3, [sp, #0]
 8002634:	4623      	mov	r3, r4
 8002636:	f7ff feb1 	bl	800239c <ILI9488_Rect_3>
		// TODO: untested
		ILI9488_Rect_3(x, y, width, height, color);
	#endif

    // Terminal (positive pole)
    uint16_t terminal_height = size / 12;
 800263a:	887b      	ldrh	r3, [r7, #2]
 800263c:	4a38      	ldr	r2, [pc, #224]	@ (8002720 <ILI9488_DrawBatterySymbol+0x130>)
 800263e:	fba2 2303 	umull	r2, r3, r2, r3
 8002642:	08db      	lsrs	r3, r3, #3
 8002644:	843b      	strh	r3, [r7, #32]
    uint16_t terminal_width  = width / 3;
 8002646:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8002648:	4a35      	ldr	r2, [pc, #212]	@ (8002720 <ILI9488_DrawBatterySymbol+0x130>)
 800264a:	fba2 2303 	umull	r2, r3, r2, r3
 800264e:	085b      	lsrs	r3, r3, #1
 8002650:	83fb      	strh	r3, [r7, #30]
    uint16_t terminal_x = x + width / 2 - terminal_width / 2;
 8002652:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8002654:	085b      	lsrs	r3, r3, #1
 8002656:	b29a      	uxth	r2, r3
 8002658:	88fb      	ldrh	r3, [r7, #6]
 800265a:	4413      	add	r3, r2
 800265c:	b29a      	uxth	r2, r3
 800265e:	8bfb      	ldrh	r3, [r7, #30]
 8002660:	085b      	lsrs	r3, r3, #1
 8002662:	b29b      	uxth	r3, r3
 8002664:	1ad3      	subs	r3, r2, r3
 8002666:	83bb      	strh	r3, [r7, #28]
    uint16_t terminal_y = y + height;
 8002668:	88ba      	ldrh	r2, [r7, #4]
 800266a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800266c:	4413      	add	r3, r2
 800266e:	837b      	strh	r3, [r7, #26]

    // Draw terminal
    //ILI9488_DrawPixel(terminal_x, terminal_y, WHITE);
    ILI9488_FilledRectangle(terminal_x, terminal_y, terminal_x + terminal_width, terminal_y + terminal_height, color);
 8002670:	8bba      	ldrh	r2, [r7, #28]
 8002672:	8bfb      	ldrh	r3, [r7, #30]
 8002674:	4413      	add	r3, r2
 8002676:	b29c      	uxth	r4, r3
 8002678:	8b7a      	ldrh	r2, [r7, #26]
 800267a:	8c3b      	ldrh	r3, [r7, #32]
 800267c:	4413      	add	r3, r2
 800267e:	b29a      	uxth	r2, r3
 8002680:	8b79      	ldrh	r1, [r7, #26]
 8002682:	8bb8      	ldrh	r0, [r7, #28]
 8002684:	883b      	ldrh	r3, [r7, #0]
 8002686:	9300      	str	r3, [sp, #0]
 8002688:	4613      	mov	r3, r2
 800268a:	4622      	mov	r2, r4
 800268c:	f7ff fd5a 	bl	8002144 <ILI9488_FilledRectangle>



    // Internal bar padding
    uint16_t bar_count = 4;
 8002690:	2304      	movs	r3, #4
 8002692:	833b      	strh	r3, [r7, #24]
    uint16_t bar_gap = 4;
 8002694:	2304      	movs	r3, #4
 8002696:	82fb      	strh	r3, [r7, #22]
    uint16_t bar_height = (height - ((bar_count + 1) * bar_gap)) / bar_count;
 8002698:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800269a:	8b3b      	ldrh	r3, [r7, #24]
 800269c:	3301      	adds	r3, #1
 800269e:	8af9      	ldrh	r1, [r7, #22]
 80026a0:	fb01 f303 	mul.w	r3, r1, r3
 80026a4:	1ad2      	subs	r2, r2, r3
 80026a6:	8b3b      	ldrh	r3, [r7, #24]
 80026a8:	fb92 f3f3 	sdiv	r3, r2, r3
 80026ac:	82bb      	strh	r3, [r7, #20]
    uint16_t bar_width = width - 5; // a bit narrower to fit inside
 80026ae:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80026b0:	3b05      	subs	r3, #5
 80026b2:	827b      	strh	r3, [r7, #18]

    // Draw filled bars  3 out of 4 = 75%
    for (uint8_t i = 0; i < 3; i++)
 80026b4:	2300      	movs	r3, #0
 80026b6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80026ba:	e027      	b.n	800270c <ILI9488_DrawBatterySymbol+0x11c>
    {
        uint16_t bx = x + 4; // left inset
 80026bc:	88fb      	ldrh	r3, [r7, #6]
 80026be:	3304      	adds	r3, #4
 80026c0:	823b      	strh	r3, [r7, #16]
        uint16_t by = body_y0 + bar_gap + i * (bar_height + bar_gap); // from bottom up
 80026c2:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80026c4:	8afb      	ldrh	r3, [r7, #22]
 80026c6:	4413      	add	r3, r2
 80026c8:	b29a      	uxth	r2, r3
 80026ca:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80026ce:	b299      	uxth	r1, r3
 80026d0:	8ab8      	ldrh	r0, [r7, #20]
 80026d2:	8afb      	ldrh	r3, [r7, #22]
 80026d4:	4403      	add	r3, r0
 80026d6:	b29b      	uxth	r3, r3
 80026d8:	fb11 f303 	smulbb	r3, r1, r3
 80026dc:	b29b      	uxth	r3, r3
 80026de:	4413      	add	r3, r2
 80026e0:	81fb      	strh	r3, [r7, #14]
        ILI9488_FilledRectangle(bx, by, bx + bar_width, by + bar_height, color);
 80026e2:	8a3a      	ldrh	r2, [r7, #16]
 80026e4:	8a7b      	ldrh	r3, [r7, #18]
 80026e6:	4413      	add	r3, r2
 80026e8:	b29c      	uxth	r4, r3
 80026ea:	89fa      	ldrh	r2, [r7, #14]
 80026ec:	8abb      	ldrh	r3, [r7, #20]
 80026ee:	4413      	add	r3, r2
 80026f0:	b29a      	uxth	r2, r3
 80026f2:	89f9      	ldrh	r1, [r7, #14]
 80026f4:	8a38      	ldrh	r0, [r7, #16]
 80026f6:	883b      	ldrh	r3, [r7, #0]
 80026f8:	9300      	str	r3, [sp, #0]
 80026fa:	4613      	mov	r3, r2
 80026fc:	4622      	mov	r2, r4
 80026fe:	f7ff fd21 	bl	8002144 <ILI9488_FilledRectangle>
    for (uint8_t i = 0; i < 3; i++)
 8002702:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002706:	3301      	adds	r3, #1
 8002708:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800270c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002710:	2b02      	cmp	r3, #2
 8002712:	d9d3      	bls.n	80026bc <ILI9488_DrawBatterySymbol+0xcc>
      //  uint16_t by = body_y1 - bar_gap - (i + 1) * (bar_height + bar_gap); // from bottom up
      //  ILI9488_FilledRectangle(bx, by, bx + bar_width, by + bar_height, color);
    }
}
 8002714:	bf00      	nop
 8002716:	bf00      	nop
 8002718:	3734      	adds	r7, #52	@ 0x34
 800271a:	46bd      	mov	sp, r7
 800271c:	bd90      	pop	{r4, r7, pc}
 800271e:	bf00      	nop
 8002720:	aaaaaaab 	.word	0xaaaaaaab

08002724 <Set_BMS_dummy_values>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void Set_BMS_dummy_values(void)
{
 8002724:	b480      	push	{r7}
 8002726:	af00      	add	r7, sp, #0
  // set some dummy variables
  BMS_no1.SOC = 501;                   // in 0.1 percent
 8002728:	4b23      	ldr	r3, [pc, #140]	@ (80027b8 <Set_BMS_dummy_values+0x94>)
 800272a:	f240 12f5 	movw	r2, #501	@ 0x1f5
 800272e:	801a      	strh	r2, [r3, #0]
  BMS_no1.Stack_Voltage_mV = 55123;    // in mV
 8002730:	4b21      	ldr	r3, [pc, #132]	@ (80027b8 <Set_BMS_dummy_values+0x94>)
 8002732:	f24d 7253 	movw	r2, #55123	@ 0xd753
 8002736:	815a      	strh	r2, [r3, #10]
  BMS_no1.current_userA = 22666;       // in 0.01A
 8002738:	4b1f      	ldr	r3, [pc, #124]	@ (80027b8 <Set_BMS_dummy_values+0x94>)
 800273a:	f645 028a 	movw	r2, #22666	@ 0x588a
 800273e:	811a      	strh	r2, [r3, #8]
  BMS_no1.Power_W = 288;               // in W
 8002740:	4b1d      	ldr	r3, [pc, #116]	@ (80027b8 <Set_BMS_dummy_values+0x94>)
 8002742:	f44f 7290 	mov.w	r2, #288	@ 0x120
 8002746:	805a      	strh	r2, [r3, #2]
  BMS_no1.Internal_Temperature_C = 23; // in deg C
 8002748:	4b1b      	ldr	r3, [pc, #108]	@ (80027b8 <Set_BMS_dummy_values+0x94>)
 800274a:	2217      	movs	r2, #23
 800274c:	80da      	strh	r2, [r3, #6]

  BMS_no1.Cell_1_voltage_mV = 1;   // in mV
 800274e:	4b1a      	ldr	r3, [pc, #104]	@ (80027b8 <Set_BMS_dummy_values+0x94>)
 8002750:	2201      	movs	r2, #1
 8002752:	819a      	strh	r2, [r3, #12]
  BMS_no1.Cell_2_voltage_mV = 2;   // in mV
 8002754:	4b18      	ldr	r3, [pc, #96]	@ (80027b8 <Set_BMS_dummy_values+0x94>)
 8002756:	2202      	movs	r2, #2
 8002758:	81da      	strh	r2, [r3, #14]
  BMS_no1.Cell_3_voltage_mV = 3;   // in mV
 800275a:	4b17      	ldr	r3, [pc, #92]	@ (80027b8 <Set_BMS_dummy_values+0x94>)
 800275c:	2203      	movs	r2, #3
 800275e:	821a      	strh	r2, [r3, #16]
  BMS_no1.Cell_4_voltage_mV = 4;   // in mV
 8002760:	4b15      	ldr	r3, [pc, #84]	@ (80027b8 <Set_BMS_dummy_values+0x94>)
 8002762:	2204      	movs	r2, #4
 8002764:	825a      	strh	r2, [r3, #18]
  BMS_no1.Cell_5_voltage_mV = 5;   // in mV
 8002766:	4b14      	ldr	r3, [pc, #80]	@ (80027b8 <Set_BMS_dummy_values+0x94>)
 8002768:	2205      	movs	r2, #5
 800276a:	829a      	strh	r2, [r3, #20]
  BMS_no1.Cell_6_voltage_mV = 6;   // in mV
 800276c:	4b12      	ldr	r3, [pc, #72]	@ (80027b8 <Set_BMS_dummy_values+0x94>)
 800276e:	2206      	movs	r2, #6
 8002770:	82da      	strh	r2, [r3, #22]
  BMS_no1.Cell_7_voltage_mV = 7;   // in mV
 8002772:	4b11      	ldr	r3, [pc, #68]	@ (80027b8 <Set_BMS_dummy_values+0x94>)
 8002774:	2207      	movs	r2, #7
 8002776:	831a      	strh	r2, [r3, #24]
  BMS_no1.Cell_8_voltage_mV = 8;   // in mV
 8002778:	4b0f      	ldr	r3, [pc, #60]	@ (80027b8 <Set_BMS_dummy_values+0x94>)
 800277a:	2208      	movs	r2, #8
 800277c:	835a      	strh	r2, [r3, #26]
  BMS_no1.Cell_9_voltage_mV = 9;   // in mV
 800277e:	4b0e      	ldr	r3, [pc, #56]	@ (80027b8 <Set_BMS_dummy_values+0x94>)
 8002780:	2209      	movs	r2, #9
 8002782:	839a      	strh	r2, [r3, #28]
  BMS_no1.Cell_10_voltage_mV = 10; // in mV
 8002784:	4b0c      	ldr	r3, [pc, #48]	@ (80027b8 <Set_BMS_dummy_values+0x94>)
 8002786:	220a      	movs	r2, #10
 8002788:	83da      	strh	r2, [r3, #30]
  BMS_no1.Cell_11_voltage_mV = 11; // in mV
 800278a:	4b0b      	ldr	r3, [pc, #44]	@ (80027b8 <Set_BMS_dummy_values+0x94>)
 800278c:	220b      	movs	r2, #11
 800278e:	841a      	strh	r2, [r3, #32]
  BMS_no1.Cell_12_voltage_mV = 12; // in mV
 8002790:	4b09      	ldr	r3, [pc, #36]	@ (80027b8 <Set_BMS_dummy_values+0x94>)
 8002792:	220c      	movs	r2, #12
 8002794:	845a      	strh	r2, [r3, #34]	@ 0x22
  BMS_no1.Cell_13_voltage_mV = 13; // in mV
 8002796:	4b08      	ldr	r3, [pc, #32]	@ (80027b8 <Set_BMS_dummy_values+0x94>)
 8002798:	220d      	movs	r2, #13
 800279a:	849a      	strh	r2, [r3, #36]	@ 0x24
  BMS_no1.Cell_14_voltage_mV = 14; // in mV
 800279c:	4b06      	ldr	r3, [pc, #24]	@ (80027b8 <Set_BMS_dummy_values+0x94>)
 800279e:	220e      	movs	r2, #14
 80027a0:	84da      	strh	r2, [r3, #38]	@ 0x26
  BMS_no1.Cell_15_voltage_mV = 15; // in mV
 80027a2:	4b05      	ldr	r3, [pc, #20]	@ (80027b8 <Set_BMS_dummy_values+0x94>)
 80027a4:	220f      	movs	r2, #15
 80027a6:	851a      	strh	r2, [r3, #40]	@ 0x28
  BMS_no1.Cell_16_voltage_mV = 16; // in mV
 80027a8:	4b03      	ldr	r3, [pc, #12]	@ (80027b8 <Set_BMS_dummy_values+0x94>)
 80027aa:	2210      	movs	r2, #16
 80027ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80027ae:	bf00      	nop
 80027b0:	46bd      	mov	sp, r7
 80027b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b6:	4770      	bx	lr
 80027b8:	20000388 	.word	0x20000388

080027bc <HAL_TIM_PeriodElapsedCallback>:
    HAL_TIM_IRQHandler(&htim1);
}
*/

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b082      	sub	sp, #8
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  // TIM1 calls every 1 second a periodic update
  // updates LCD etc.
  if (htim->Instance == TIM1)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a24      	ldr	r2, [pc, #144]	@ (800285c <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d12a      	bne.n	8002824 <HAL_TIM_PeriodElapsedCallback+0x68>
  {
    if (current_gui_screen == 1)
 80027ce:	4b24      	ldr	r3, [pc, #144]	@ (8002860 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80027d0:	781b      	ldrb	r3, [r3, #0]
 80027d2:	b2db      	uxtb	r3, r3
 80027d4:	2b01      	cmp	r3, #1
 80027d6:	d10c      	bne.n	80027f2 <HAL_TIM_PeriodElapsedCallback+0x36>
    {
      if (new_gui_screen == 1)
 80027d8:	4b22      	ldr	r3, [pc, #136]	@ (8002864 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80027da:	781b      	ldrb	r3, [r3, #0]
 80027dc:	b2db      	uxtb	r3, r3
 80027de:	2b01      	cmp	r3, #1
 80027e0:	d105      	bne.n	80027ee <HAL_TIM_PeriodElapsedCallback+0x32>
      {
        ILI9488_FillScreen(BLACK); // redraw background color
 80027e2:	2000      	movs	r0, #0
 80027e4:	f7ff fc72 	bl	80020cc <ILI9488_FillScreen>
        new_gui_screen = 0;
 80027e8:	4b1e      	ldr	r3, [pc, #120]	@ (8002864 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80027ea:	2200      	movs	r2, #0
 80027ec:	701a      	strb	r2, [r3, #0]
      }
      Plot_GUI_screen_2();
 80027ee:	f7fd fffb 	bl	80007e8 <Plot_GUI_screen_2>
    }

    if (current_gui_screen == 2)
 80027f2:	4b1b      	ldr	r3, [pc, #108]	@ (8002860 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80027f4:	781b      	ldrb	r3, [r3, #0]
 80027f6:	b2db      	uxtb	r3, r3
 80027f8:	2b02      	cmp	r3, #2
 80027fa:	d10c      	bne.n	8002816 <HAL_TIM_PeriodElapsedCallback+0x5a>
    {
      if (new_gui_screen == 1)
 80027fc:	4b19      	ldr	r3, [pc, #100]	@ (8002864 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80027fe:	781b      	ldrb	r3, [r3, #0]
 8002800:	b2db      	uxtb	r3, r3
 8002802:	2b01      	cmp	r3, #1
 8002804:	d105      	bne.n	8002812 <HAL_TIM_PeriodElapsedCallback+0x56>
      {
        ILI9488_FillScreen(BLUE); // redraw background color
 8002806:	201f      	movs	r0, #31
 8002808:	f7ff fc60 	bl	80020cc <ILI9488_FillScreen>
        new_gui_screen = 0;
 800280c:	4b15      	ldr	r3, [pc, #84]	@ (8002864 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 800280e:	2200      	movs	r2, #0
 8002810:	701a      	strb	r2, [r3, #0]
      }
      Plot_GUI_screen_3();
 8002812:	f7fe f8c7 	bl	80009a4 <Plot_GUI_screen_3>
    // ws2812_send_random_colors_with_brightness(50); // 3 LEDs with brightness control

    // Called every 1 second
    // WS2812_Send(LED_colors);
    // WS2812_send_random_colors();
    WS2812_send_random_colors_with_brightness(255); // LEDs with brightness control
 8002816:	20ff      	movs	r0, #255	@ 0xff
 8002818:	f001 fb12 	bl	8003e40 <WS2812_send_random_colors_with_brightness>

#ifdef LCD_IS_MODBUS_MASTER
                                                    // LCD is MODBUS master
    Modbus_Request_ReadRegisters(0, 22); // Read first 22 registers from slave
 800281c:	2116      	movs	r1, #22
 800281e:	2000      	movs	r0, #0
 8002820:	f000 fd48 	bl	80032b4 <Modbus_Request_ReadRegisters>
  // LCD is MODBUS master
  // TIM6 handles UART receive IDLE line detection
  // after a MODBUS frame is received
  // when the line becomes idle after 100ms
  // the MODBUS packet is processed
  if (htim->Instance == TIM6 && modbus_receiving)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a0f      	ldr	r2, [pc, #60]	@ (8002868 <HAL_TIM_PeriodElapsedCallback+0xac>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d111      	bne.n	8002852 <HAL_TIM_PeriodElapsedCallback+0x96>
 800282e:	4b0f      	ldr	r3, [pc, #60]	@ (800286c <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8002830:	781b      	ldrb	r3, [r3, #0]
 8002832:	b2db      	uxtb	r3, r3
 8002834:	2b00      	cmp	r3, #0
 8002836:	d00c      	beq.n	8002852 <HAL_TIM_PeriodElapsedCallback+0x96>
  {
    modbus_receiving = 0;
 8002838:	4b0c      	ldr	r3, [pc, #48]	@ (800286c <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800283a:	2200      	movs	r2, #0
 800283c:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_Stop_IT(&htim6);
 800283e:	480c      	ldr	r0, [pc, #48]	@ (8002870 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8002840:	f00a f800 	bl	800c844 <HAL_TIM_Base_Stop_IT>

    // Now the Modbus response is assumed complete

    Modbus_Response_Handler(response_buffer, response_index);
 8002844:	4b0b      	ldr	r3, [pc, #44]	@ (8002874 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002846:	881b      	ldrh	r3, [r3, #0]
 8002848:	b29b      	uxth	r3, r3
 800284a:	4619      	mov	r1, r3
 800284c:	480a      	ldr	r0, [pc, #40]	@ (8002878 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 800284e:	f000 fd79 	bl	8003344 <Modbus_Response_Handler>
  }
#endif
}
 8002852:	bf00      	nop
 8002854:	3708      	adds	r7, #8
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}
 800285a:	bf00      	nop
 800285c:	40012c00 	.word	0x40012c00
 8002860:	20000004 	.word	0x20000004
 8002864:	200003bc 	.word	0x200003bc
 8002868:	40001000 	.word	0x40001000
 800286c:	200004c2 	.word	0x200004c2
 8002870:	200001b8 	.word	0x200001b8
 8002874:	200004c0 	.word	0x200004c0
 8002878:	200003c0 	.word	0x200003c0

0800287c <HAL_GPIO_EXTI_Falling_Callback>:
      }
}
*/

void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b086      	sub	sp, #24
 8002880:	af00      	add	r7, sp, #0
 8002882:	4603      	mov	r3, r0
 8002884:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == ENCODER_SW_Pin) // ENCODER SW pressed
 8002886:	88fb      	ldrh	r3, [r7, #6]
 8002888:	2b80      	cmp	r3, #128	@ 0x80
 800288a:	d120      	bne.n	80028ce <HAL_GPIO_EXTI_Falling_Callback+0x52>
  {
    uint32_t current_time = HAL_GetTick();
 800288c:	f001 fc70 	bl	8004170 <HAL_GetTick>
 8002890:	6178      	str	r0, [r7, #20]
    if (current_time - last_interrupt_time >= SW_DEBOUNCE_DELAY_MS)
 8002892:	4b26      	ldr	r3, [pc, #152]	@ (800292c <HAL_GPIO_EXTI_Falling_Callback+0xb0>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	697a      	ldr	r2, [r7, #20]
 8002898:	1ad3      	subs	r3, r2, r3
 800289a:	2bc7      	cmp	r3, #199	@ 0xc7
 800289c:	d917      	bls.n	80028ce <HAL_GPIO_EXTI_Falling_Callback+0x52>
    {
      last_interrupt_time = current_time;
 800289e:	4a23      	ldr	r2, [pc, #140]	@ (800292c <HAL_GPIO_EXTI_Falling_Callback+0xb0>)
 80028a0:	697b      	ldr	r3, [r7, #20]
 80028a2:	6013      	str	r3, [r2, #0]
      encoder_position = 0; // zero encoder position
 80028a4:	4b22      	ldr	r3, [pc, #136]	@ (8002930 <HAL_GPIO_EXTI_Falling_Callback+0xb4>)
 80028a6:	2200      	movs	r2, #0
 80028a8:	801a      	strh	r2, [r3, #0]

      // switch current gui screen
      current_gui_screen++;
 80028aa:	4b22      	ldr	r3, [pc, #136]	@ (8002934 <HAL_GPIO_EXTI_Falling_Callback+0xb8>)
 80028ac:	781b      	ldrb	r3, [r3, #0]
 80028ae:	b2db      	uxtb	r3, r3
 80028b0:	3301      	adds	r3, #1
 80028b2:	b2da      	uxtb	r2, r3
 80028b4:	4b1f      	ldr	r3, [pc, #124]	@ (8002934 <HAL_GPIO_EXTI_Falling_Callback+0xb8>)
 80028b6:	701a      	strb	r2, [r3, #0]
      if (current_gui_screen > 2)
 80028b8:	4b1e      	ldr	r3, [pc, #120]	@ (8002934 <HAL_GPIO_EXTI_Falling_Callback+0xb8>)
 80028ba:	781b      	ldrb	r3, [r3, #0]
 80028bc:	b2db      	uxtb	r3, r3
 80028be:	2b02      	cmp	r3, #2
 80028c0:	d902      	bls.n	80028c8 <HAL_GPIO_EXTI_Falling_Callback+0x4c>
      {
        current_gui_screen = 1;
 80028c2:	4b1c      	ldr	r3, [pc, #112]	@ (8002934 <HAL_GPIO_EXTI_Falling_Callback+0xb8>)
 80028c4:	2201      	movs	r2, #1
 80028c6:	701a      	strb	r2, [r3, #0]
      }

      new_gui_screen = 1;
 80028c8:	4b1b      	ldr	r3, [pc, #108]	@ (8002938 <HAL_GPIO_EXTI_Falling_Callback+0xbc>)
 80028ca:	2201      	movs	r2, #1
 80028cc:	701a      	strb	r2, [r3, #0]
    }
  }

  if (GPIO_Pin == ENCODER_B_Pin) // ENCODER_B changed
 80028ce:	88fb      	ldrh	r3, [r7, #6]
 80028d0:	2b20      	cmp	r3, #32
 80028d2:	d127      	bne.n	8002924 <HAL_GPIO_EXTI_Falling_Callback+0xa8>
  {
    uint32_t current_time = HAL_GetTick();
 80028d4:	f001 fc4c 	bl	8004170 <HAL_GetTick>
 80028d8:	6138      	str	r0, [r7, #16]

    // Debounce check
    if (current_time - last_interrupt_time >= AB_DEBOUNCE_DELAY_MS)
 80028da:	4b14      	ldr	r3, [pc, #80]	@ (800292c <HAL_GPIO_EXTI_Falling_Callback+0xb0>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	693a      	ldr	r2, [r7, #16]
 80028e0:	1ad3      	subs	r3, r2, r3
 80028e2:	2b31      	cmp	r3, #49	@ 0x31
 80028e4:	d91e      	bls.n	8002924 <HAL_GPIO_EXTI_Falling_Callback+0xa8>
    {
      last_interrupt_time = current_time;
 80028e6:	4a11      	ldr	r2, [pc, #68]	@ (800292c <HAL_GPIO_EXTI_Falling_Callback+0xb0>)
 80028e8:	693b      	ldr	r3, [r7, #16]
 80028ea:	6013      	str	r3, [r2, #0]

      GPIO_PinState a = HAL_GPIO_ReadPin(ENCODER_A_GPIO_Port, ENCODER_A_Pin);
 80028ec:	2140      	movs	r1, #64	@ 0x40
 80028ee:	4813      	ldr	r0, [pc, #76]	@ (800293c <HAL_GPIO_EXTI_Falling_Callback+0xc0>)
 80028f0:	f003 fec6 	bl	8006680 <HAL_GPIO_ReadPin>
 80028f4:	4603      	mov	r3, r0
 80028f6:	73fb      	strb	r3, [r7, #15]
      if (a == GPIO_PIN_SET)
 80028f8:	7bfb      	ldrb	r3, [r7, #15]
 80028fa:	2b01      	cmp	r3, #1
 80028fc:	d109      	bne.n	8002912 <HAL_GPIO_EXTI_Falling_Callback+0x96>
      {
        encoder_position--; // counter clock wise
 80028fe:	4b0c      	ldr	r3, [pc, #48]	@ (8002930 <HAL_GPIO_EXTI_Falling_Callback+0xb4>)
 8002900:	881b      	ldrh	r3, [r3, #0]
 8002902:	b21b      	sxth	r3, r3
 8002904:	b29b      	uxth	r3, r3
 8002906:	3b01      	subs	r3, #1
 8002908:	b29b      	uxth	r3, r3
 800290a:	b21a      	sxth	r2, r3
 800290c:	4b08      	ldr	r3, [pc, #32]	@ (8002930 <HAL_GPIO_EXTI_Falling_Callback+0xb4>)
 800290e:	801a      	strh	r2, [r3, #0]
      {
        encoder_position++; // clock wise
      }
    }
  }
}
 8002910:	e008      	b.n	8002924 <HAL_GPIO_EXTI_Falling_Callback+0xa8>
        encoder_position++; // clock wise
 8002912:	4b07      	ldr	r3, [pc, #28]	@ (8002930 <HAL_GPIO_EXTI_Falling_Callback+0xb4>)
 8002914:	881b      	ldrh	r3, [r3, #0]
 8002916:	b21b      	sxth	r3, r3
 8002918:	b29b      	uxth	r3, r3
 800291a:	3301      	adds	r3, #1
 800291c:	b29b      	uxth	r3, r3
 800291e:	b21a      	sxth	r2, r3
 8002920:	4b03      	ldr	r3, [pc, #12]	@ (8002930 <HAL_GPIO_EXTI_Falling_Callback+0xb4>)
 8002922:	801a      	strh	r2, [r3, #0]
}
 8002924:	bf00      	nop
 8002926:	3718      	adds	r7, #24
 8002928:	46bd      	mov	sp, r7
 800292a:	bd80      	pop	{r7, pc}
 800292c:	200003b8 	.word	0x200003b8
 8002930:	200003b4 	.word	0x200003b4
 8002934:	20000004 	.word	0x20000004
 8002938:	200003bc 	.word	0x200003bc
 800293c:	42020000 	.word	0x42020000

08002940 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b092      	sub	sp, #72	@ 0x48
 8002944:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002946:	f001 fb61 	bl	800400c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800294a:	f000 f8a9 	bl	8002aa0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800294e:	f000 fb1b 	bl	8002f88 <MX_GPIO_Init>
  MX_GPDMA1_Init();
 8002952:	f000 f995 	bl	8002c80 <MX_GPDMA1_Init>
  MX_UART5_Init();
 8002956:	f000 fac9 	bl	8002eec <MX_UART5_Init>
  MX_ICACHE_Init();
 800295a:	f000 f9b9 	bl	8002cd0 <MX_ICACHE_Init>
  MX_ADC1_Init();
 800295e:	f000 f917 	bl	8002b90 <MX_ADC1_Init>
  MX_DCACHE1_Init();
 8002962:	f000 f977 	bl	8002c54 <MX_DCACHE1_Init>
  MX_TIM1_Init();
 8002966:	f000 f9bf 	bl	8002ce8 <MX_TIM1_Init>
  MX_TIM6_Init();
 800296a:	f000 fa87 	bl	8002e7c <MX_TIM6_Init>
  MX_TIM3_Init();
 800296e:	f000 fa0f 	bl	8002d90 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  // assign some RGB led colors for start
  LED_colors[0] = WS2812_RED;
 8002972:	4b45      	ldr	r3, [pc, #276]	@ (8002a88 <main+0x148>)
 8002974:	f44f 427f 	mov.w	r2, #65280	@ 0xff00
 8002978:	601a      	str	r2, [r3, #0]
  LED_colors[1] = WS2812_GREEN;
 800297a:	4b43      	ldr	r3, [pc, #268]	@ (8002a88 <main+0x148>)
 800297c:	f44f 027f 	mov.w	r2, #16711680	@ 0xff0000
 8002980:	605a      	str	r2, [r3, #4]
  LED_colors[2] = WS2812_BLUE;
 8002982:	4b41      	ldr	r3, [pc, #260]	@ (8002a88 <main+0x148>)
 8002984:	22ff      	movs	r2, #255	@ 0xff
 8002986:	609a      	str	r2, [r3, #8]
  // LED_colors[WS2812_RED, WS2812_GREEN, WS2812_BLUE];
  WS2812_Send(LED_colors);
 8002988:	483f      	ldr	r0, [pc, #252]	@ (8002a88 <main+0x148>)
 800298a:	f001 fac3 	bl	8003f14 <WS2812_Send>

  // ws2812_init();					// initialize RGB led

  // TIM2->CNT = 0xFFFFFFF0;

  Set_BMS_dummy_values(); // set some dummy values to variable
 800298e:	f7ff fec9 	bl	8002724 <Set_BMS_dummy_values>
    HAL_GPIO_WritePin(IM1_GPIO_Port, IM1_Pin, GPIO_PIN_SET);
    HAL_GPIO_WritePin(IM2_GPIO_Port, IM2_Pin, GPIO_PIN_RESET);
  */

  // set display mode to 16-bit mode MIPI-DBI
  HAL_GPIO_WritePin(IM0_GPIO_Port, IM0_Pin, GPIO_PIN_RESET);
 8002992:	2200      	movs	r2, #0
 8002994:	2140      	movs	r1, #64	@ 0x40
 8002996:	483d      	ldr	r0, [pc, #244]	@ (8002a8c <main+0x14c>)
 8002998:	f003 fe8a 	bl	80066b0 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 800299c:	200a      	movs	r0, #10
 800299e:	f001 fbf3 	bl	8004188 <HAL_Delay>
  HAL_GPIO_WritePin(IM1_GPIO_Port, IM1_Pin, GPIO_PIN_SET);
 80029a2:	2201      	movs	r2, #1
 80029a4:	2120      	movs	r1, #32
 80029a6:	4839      	ldr	r0, [pc, #228]	@ (8002a8c <main+0x14c>)
 80029a8:	f003 fe82 	bl	80066b0 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 80029ac:	200a      	movs	r0, #10
 80029ae:	f001 fbeb 	bl	8004188 <HAL_Delay>
  HAL_GPIO_WritePin(IM2_GPIO_Port, IM2_Pin, GPIO_PIN_RESET);
 80029b2:	2200      	movs	r2, #0
 80029b4:	2110      	movs	r1, #16
 80029b6:	4835      	ldr	r0, [pc, #212]	@ (8002a8c <main+0x14c>)
 80029b8:	f003 fe7a 	bl	80066b0 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 80029bc:	200a      	movs	r0, #10
 80029be:	f001 fbe3 	bl	8004188 <HAL_Delay>

  // enable LCD back-light
  HAL_GPIO_WritePin(DISP_LCD_BL_GPIO_Port, DISP_LCD_BL_Pin, GPIO_PIN_SET);
 80029c2:	2201      	movs	r2, #1
 80029c4:	2101      	movs	r1, #1
 80029c6:	4832      	ldr	r0, [pc, #200]	@ (8002a90 <main+0x150>)
 80029c8:	f003 fe72 	bl	80066b0 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 80029cc:	200a      	movs	r0, #10
 80029ce:	f001 fbdb 	bl	8004188 <HAL_Delay>
  // initialize LCD
  ILI9488_Init();
 80029d2:	f7ff fa77 	bl	8001ec4 <ILI9488_Init>

  // display introduction screen
  Plot_GUI_screen_1();
 80029d6:	f7fd fe1f 	bl	8000618 <Plot_GUI_screen_1>
  HAL_Delay(5000);
 80029da:	f241 3088 	movw	r0, #5000	@ 0x1388
 80029de:	f001 fbd3 	bl	8004188 <HAL_Delay>

  // test GUI screen, display temperature and time
  Plot_Touchscreen_Temperature_Screen(16, 2025, 11, 25, 8, 32, 25);
 80029e2:	2319      	movs	r3, #25
 80029e4:	9302      	str	r3, [sp, #8]
 80029e6:	2320      	movs	r3, #32
 80029e8:	9301      	str	r3, [sp, #4]
 80029ea:	2308      	movs	r3, #8
 80029ec:	9300      	str	r3, [sp, #0]
 80029ee:	2319      	movs	r3, #25
 80029f0:	220b      	movs	r2, #11
 80029f2:	f240 71e9 	movw	r1, #2025	@ 0x7e9
 80029f6:	2010      	movs	r0, #16
 80029f8:	f7fe f9a6 	bl	8000d48 <Plot_Touchscreen_Temperature_Screen>
  HAL_Delay(5000);
 80029fc:	f241 3088 	movw	r0, #5000	@ 0x1388
 8002a00:	f001 fbc2 	bl	8004188 <HAL_Delay>

  Plot_Touchscreen_Schedule_Screen(2025, 11, 26, 19, 47, 33);
 8002a04:	2321      	movs	r3, #33	@ 0x21
 8002a06:	9301      	str	r3, [sp, #4]
 8002a08:	232f      	movs	r3, #47	@ 0x2f
 8002a0a:	9300      	str	r3, [sp, #0]
 8002a0c:	2313      	movs	r3, #19
 8002a0e:	221a      	movs	r2, #26
 8002a10:	210b      	movs	r1, #11
 8002a12:	f240 70e9 	movw	r0, #2025	@ 0x7e9
 8002a16:	f7fe fcf1 	bl	80013fc <Plot_Touchscreen_Schedule_Screen>
  HAL_Delay(5000);
 8002a1a:	f241 3088 	movw	r0, #5000	@ 0x1388
 8002a1e:	f001 fbb3 	bl	8004188 <HAL_Delay>

  Plot_Touchscreen_AddSchedule_Screen(2025, 11, 26, 19, 47, 33);
 8002a22:	2321      	movs	r3, #33	@ 0x21
 8002a24:	9301      	str	r3, [sp, #4]
 8002a26:	232f      	movs	r3, #47	@ 0x2f
 8002a28:	9300      	str	r3, [sp, #0]
 8002a2a:	2313      	movs	r3, #19
 8002a2c:	221a      	movs	r2, #26
 8002a2e:	210b      	movs	r1, #11
 8002a30:	f240 70e9 	movw	r0, #2025	@ 0x7e9
 8002a34:	f7fe ffbe 	bl	80019b4 <Plot_Touchscreen_AddSchedule_Screen>
  HAL_Delay(5000);
 8002a38:	f241 3088 	movw	r0, #5000	@ 0x1388
 8002a3c:	f001 fba4 	bl	8004188 <HAL_Delay>

  // prepare for normal run with black LCd background
  ILI9488_FillScreen(BLACK);
 8002a40:	2000      	movs	r0, #0
 8002a42:	f7ff fb43 	bl	80020cc <ILI9488_FillScreen>

  HAL_TIM_Base_Start_IT(&htim1); // start ONE second time
 8002a46:	4813      	ldr	r0, [pc, #76]	@ (8002a94 <main+0x154>)
 8002a48:	f009 fe4e 	bl	800c6e8 <HAL_TIM_Base_Start_IT>
  HAL_Delay(10);
 8002a4c:	200a      	movs	r0, #10
 8002a4e:	f001 fb9b 	bl	8004188 <HAL_Delay>

    // display encoder
    // ILI9488_FilledRectangle(0, 350, 100, 420,BLACK); // overwrite background

    char buffer[50]; // buffer for strings
    sprintf(buffer, "%+06d", encoder_position);
 8002a52:	4b11      	ldr	r3, [pc, #68]	@ (8002a98 <main+0x158>)
 8002a54:	881b      	ldrh	r3, [r3, #0]
 8002a56:	b21b      	sxth	r3, r3
 8002a58:	461a      	mov	r2, r3
 8002a5a:	1d3b      	adds	r3, r7, #4
 8002a5c:	490f      	ldr	r1, [pc, #60]	@ (8002a9c <main+0x15c>)
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f00e f916 	bl	8010c90 <siprintf>
    ILI9488_DrawString(350, 0, 3, buffer, WHITE, BLACK);
 8002a64:	1d3b      	adds	r3, r7, #4
 8002a66:	2200      	movs	r2, #0
 8002a68:	9201      	str	r2, [sp, #4]
 8002a6a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002a6e:	9200      	str	r2, [sp, #0]
 8002a70:	2203      	movs	r2, #3
 8002a72:	2100      	movs	r1, #0
 8002a74:	f44f 70af 	mov.w	r0, #350	@ 0x15e
 8002a78:	f7ff fc62 	bl	8002340 <ILI9488_DrawString>
    HAL_Delay(10);
 8002a7c:	200a      	movs	r0, #10
 8002a7e:	f001 fb83 	bl	8004188 <HAL_Delay>
  {
 8002a82:	bf00      	nop
 8002a84:	e7e5      	b.n	8002a52 <main+0x112>
 8002a86:	bf00      	nop
 8002a88:	200006c4 	.word	0x200006c4
 8002a8c:	42020400 	.word	0x42020400
 8002a90:	42021c00 	.word	0x42021c00
 8002a94:	20000120 	.word	0x20000120
 8002a98:	200003b4 	.word	0x200003b4
 8002a9c:	080120dc 	.word	0x080120dc

08002aa0 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b09c      	sub	sp, #112	@ 0x70
 8002aa4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002aa6:	f107 0320 	add.w	r3, r7, #32
 8002aaa:	2250      	movs	r2, #80	@ 0x50
 8002aac:	2100      	movs	r1, #0
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f00e f9e8 	bl	8010e84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002ab4:	f107 0308 	add.w	r3, r7, #8
 8002ab8:	2200      	movs	r2, #0
 8002aba:	601a      	str	r2, [r3, #0]
 8002abc:	605a      	str	r2, [r3, #4]
 8002abe:	609a      	str	r2, [r3, #8]
 8002ac0:	60da      	str	r2, [r3, #12]
 8002ac2:	611a      	str	r2, [r3, #16]
 8002ac4:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
   */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8002ac6:	4b30      	ldr	r3, [pc, #192]	@ (8002b88 <SystemClock_Config+0xe8>)
 8002ac8:	691b      	ldr	r3, [r3, #16]
 8002aca:	4a2f      	ldr	r2, [pc, #188]	@ (8002b88 <SystemClock_Config+0xe8>)
 8002acc:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8002ad0:	6113      	str	r3, [r2, #16]
 8002ad2:	4b2d      	ldr	r3, [pc, #180]	@ (8002b88 <SystemClock_Config+0xe8>)
 8002ad4:	691b      	ldr	r3, [r3, #16]
 8002ad6:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002ada:	607b      	str	r3, [r7, #4]
 8002adc:	687b      	ldr	r3, [r7, #4]

  while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY))
 8002ade:	bf00      	nop
 8002ae0:	4b29      	ldr	r3, [pc, #164]	@ (8002b88 <SystemClock_Config+0xe8>)
 8002ae2:	695b      	ldr	r3, [r3, #20]
 8002ae4:	f003 0308 	and.w	r3, r3, #8
 8002ae8:	2b08      	cmp	r3, #8
 8002aea:	d1f9      	bne.n	8002ae0 <SystemClock_Config+0x40>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_CSI;
 8002aec:	2312      	movs	r3, #18
 8002aee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002af0:	2301      	movs	r3, #1
 8002af2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV2;
 8002af4:	2308      	movs	r3, #8
 8002af6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002af8:	2340      	movs	r3, #64	@ 0x40
 8002afa:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
 8002afc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002b00:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.CSICalibrationValue = RCC_CSICALIBRATION_DEFAULT;
 8002b02:	2320      	movs	r3, #32
 8002b04:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002b06:	2302      	movs	r3, #2
 8002b08:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_CSI;
 8002b0a:	2302      	movs	r3, #2
 8002b0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 125;
 8002b12:	237d      	movs	r3, #125	@ 0x7d
 8002b14:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8002b16:	2302      	movs	r3, #2
 8002b18:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002b1a:	2302      	movs	r3, #2
 8002b1c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002b1e:	2302      	movs	r3, #2
 8002b20:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_2;
 8002b22:	2308      	movs	r3, #8
 8002b24:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 8002b26:	2300      	movs	r3, #0
 8002b28:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b2e:	f107 0320 	add.w	r3, r7, #32
 8002b32:	4618      	mov	r0, r3
 8002b34:	f003 fe26 	bl	8006784 <HAL_RCC_OscConfig>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d001      	beq.n	8002b42 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8002b3e:	f000 fb5d 	bl	80031fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK3;
 8002b42:	231f      	movs	r3, #31
 8002b44:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002b46:	2303      	movs	r3, #3
 8002b48:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002b52:	2300      	movs	r3, #0
 8002b54:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8002b56:	2300      	movs	r3, #0
 8002b58:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002b5a:	f107 0308 	add.w	r3, r7, #8
 8002b5e:	2105      	movs	r1, #5
 8002b60:	4618      	mov	r0, r3
 8002b62:	f004 fa47 	bl	8006ff4 <HAL_RCC_ClockConfig>
 8002b66:	4603      	mov	r3, r0
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d001      	beq.n	8002b70 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8002b6c:	f000 fb46 	bl	80031fc <Error_Handler>
  }

  /** Configure the programming delay
   */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 8002b70:	4b06      	ldr	r3, [pc, #24]	@ (8002b8c <SystemClock_Config+0xec>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002b78:	4a04      	ldr	r2, [pc, #16]	@ (8002b8c <SystemClock_Config+0xec>)
 8002b7a:	f043 0320 	orr.w	r3, r3, #32
 8002b7e:	6013      	str	r3, [r2, #0]
}
 8002b80:	bf00      	nop
 8002b82:	3770      	adds	r7, #112	@ 0x70
 8002b84:	46bd      	mov	sp, r7
 8002b86:	bd80      	pop	{r7, pc}
 8002b88:	44020800 	.word	0x44020800
 8002b8c:	40022000 	.word	0x40022000

08002b90 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b088      	sub	sp, #32
 8002b94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002b96:	463b      	mov	r3, r7
 8002b98:	2220      	movs	r2, #32
 8002b9a:	2100      	movs	r1, #0
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	f00e f971 	bl	8010e84 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
   */
  hadc1.Instance = ADC1;
 8002ba2:	4b2a      	ldr	r3, [pc, #168]	@ (8002c4c <MX_ADC1_Init+0xbc>)
 8002ba4:	4a2a      	ldr	r2, [pc, #168]	@ (8002c50 <MX_ADC1_Init+0xc0>)
 8002ba6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8002ba8:	4b28      	ldr	r3, [pc, #160]	@ (8002c4c <MX_ADC1_Init+0xbc>)
 8002baa:	2200      	movs	r2, #0
 8002bac:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002bae:	4b27      	ldr	r3, [pc, #156]	@ (8002c4c <MX_ADC1_Init+0xbc>)
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002bb4:	4b25      	ldr	r3, [pc, #148]	@ (8002c4c <MX_ADC1_Init+0xbc>)
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002bba:	4b24      	ldr	r3, [pc, #144]	@ (8002c4c <MX_ADC1_Init+0xbc>)
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002bc0:	4b22      	ldr	r3, [pc, #136]	@ (8002c4c <MX_ADC1_Init+0xbc>)
 8002bc2:	2204      	movs	r2, #4
 8002bc4:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002bc6:	4b21      	ldr	r3, [pc, #132]	@ (8002c4c <MX_ADC1_Init+0xbc>)
 8002bc8:	2200      	movs	r2, #0
 8002bca:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002bcc:	4b1f      	ldr	r3, [pc, #124]	@ (8002c4c <MX_ADC1_Init+0xbc>)
 8002bce:	2200      	movs	r2, #0
 8002bd0:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8002bd2:	4b1e      	ldr	r3, [pc, #120]	@ (8002c4c <MX_ADC1_Init+0xbc>)
 8002bd4:	2201      	movs	r2, #1
 8002bd6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002bd8:	4b1c      	ldr	r3, [pc, #112]	@ (8002c4c <MX_ADC1_Init+0xbc>)
 8002bda:	2200      	movs	r2, #0
 8002bdc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002be0:	4b1a      	ldr	r3, [pc, #104]	@ (8002c4c <MX_ADC1_Init+0xbc>)
 8002be2:	2200      	movs	r2, #0
 8002be4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002be6:	4b19      	ldr	r3, [pc, #100]	@ (8002c4c <MX_ADC1_Init+0xbc>)
 8002be8:	2200      	movs	r2, #0
 8002bea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002bec:	4b17      	ldr	r3, [pc, #92]	@ (8002c4c <MX_ADC1_Init+0xbc>)
 8002bee:	2200      	movs	r2, #0
 8002bf0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 8002bf4:	4b15      	ldr	r3, [pc, #84]	@ (8002c4c <MX_ADC1_Init+0xbc>)
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002bfa:	4b14      	ldr	r3, [pc, #80]	@ (8002c4c <MX_ADC1_Init+0xbc>)
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8002c00:	4b12      	ldr	r3, [pc, #72]	@ (8002c4c <MX_ADC1_Init+0xbc>)
 8002c02:	2200      	movs	r2, #0
 8002c04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002c08:	4810      	ldr	r0, [pc, #64]	@ (8002c4c <MX_ADC1_Init+0xbc>)
 8002c0a:	f001 fcdd 	bl	80045c8 <HAL_ADC_Init>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d001      	beq.n	8002c18 <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 8002c14:	f000 faf2 	bl	80031fc <Error_Handler>
  }

  /** Configure Regular Channel
   */
  sConfig.Channel = ADC_CHANNEL_0;
 8002c18:	2301      	movs	r3, #1
 8002c1a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002c1c:	2306      	movs	r3, #6
 8002c1e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8002c20:	2300      	movs	r3, #0
 8002c22:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002c24:	237f      	movs	r3, #127	@ 0x7f
 8002c26:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002c28:	2304      	movs	r3, #4
 8002c2a:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002c30:	463b      	mov	r3, r7
 8002c32:	4619      	mov	r1, r3
 8002c34:	4805      	ldr	r0, [pc, #20]	@ (8002c4c <MX_ADC1_Init+0xbc>)
 8002c36:	f001 fe1b 	bl	8004870 <HAL_ADC_ConfigChannel>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d001      	beq.n	8002c44 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 8002c40:	f000 fadc 	bl	80031fc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */
}
 8002c44:	bf00      	nop
 8002c46:	3720      	adds	r7, #32
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}
 8002c4c:	2000008c 	.word	0x2000008c
 8002c50:	42028000 	.word	0x42028000

08002c54 <MX_DCACHE1_Init>:
 * @brief DCACHE1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_DCACHE1_Init(void)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	af00      	add	r7, sp, #0
  /* USER CODE END DCACHE1_Init 0 */

  /* USER CODE BEGIN DCACHE1_Init 1 */

  /* USER CODE END DCACHE1_Init 1 */
  hdcache1.Instance = DCACHE1;
 8002c58:	4b07      	ldr	r3, [pc, #28]	@ (8002c78 <MX_DCACHE1_Init+0x24>)
 8002c5a:	4a08      	ldr	r2, [pc, #32]	@ (8002c7c <MX_DCACHE1_Init+0x28>)
 8002c5c:	601a      	str	r2, [r3, #0]
  hdcache1.Init.ReadBurstType = DCACHE_READ_BURST_WRAP;
 8002c5e:	4b06      	ldr	r3, [pc, #24]	@ (8002c78 <MX_DCACHE1_Init+0x24>)
 8002c60:	2200      	movs	r2, #0
 8002c62:	605a      	str	r2, [r3, #4]
  if (HAL_DCACHE_Init(&hdcache1) != HAL_OK)
 8002c64:	4804      	ldr	r0, [pc, #16]	@ (8002c78 <MX_DCACHE1_Init+0x24>)
 8002c66:	f002 fba3 	bl	80053b0 <HAL_DCACHE_Init>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d001      	beq.n	8002c74 <MX_DCACHE1_Init+0x20>
  {
    Error_Handler();
 8002c70:	f000 fac4 	bl	80031fc <Error_Handler>
  }
  /* USER CODE BEGIN DCACHE1_Init 2 */

  /* USER CODE END DCACHE1_Init 2 */
}
 8002c74:	bf00      	nop
 8002c76:	bd80      	pop	{r7, pc}
 8002c78:	200000f4 	.word	0x200000f4
 8002c7c:	40031400 	.word	0x40031400

08002c80 <MX_GPDMA1_Init>:
 * @brief GPDMA1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPDMA1_Init(void)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b082      	sub	sp, #8
 8002c84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Init 0 */

  /* USER CODE END GPDMA1_Init 0 */

  /* Peripheral clock enable */
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 8002c86:	4b11      	ldr	r3, [pc, #68]	@ (8002ccc <MX_GPDMA1_Init+0x4c>)
 8002c88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c8c:	4a0f      	ldr	r2, [pc, #60]	@ (8002ccc <MX_GPDMA1_Init+0x4c>)
 8002c8e:	f043 0301 	orr.w	r3, r3, #1
 8002c92:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 8002c96:	4b0d      	ldr	r3, [pc, #52]	@ (8002ccc <MX_GPDMA1_Init+0x4c>)
 8002c98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c9c:	f003 0301 	and.w	r3, r3, #1
 8002ca0:	607b      	str	r3, [r7, #4]
 8002ca2:	687b      	ldr	r3, [r7, #4]

  /* GPDMA1 interrupt Init */
  HAL_NVIC_SetPriority(GPDMA1_Channel0_IRQn, 0, 0);
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	2100      	movs	r1, #0
 8002ca8:	201b      	movs	r0, #27
 8002caa:	f002 faa9 	bl	8005200 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(GPDMA1_Channel0_IRQn);
 8002cae:	201b      	movs	r0, #27
 8002cb0:	f002 fac0 	bl	8005234 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(GPDMA1_Channel2_IRQn, 0, 0);
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	2100      	movs	r1, #0
 8002cb8:	201d      	movs	r0, #29
 8002cba:	f002 faa1 	bl	8005200 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(GPDMA1_Channel2_IRQn);
 8002cbe:	201d      	movs	r0, #29
 8002cc0:	f002 fab8 	bl	8005234 <HAL_NVIC_EnableIRQ>

  /* USER CODE END GPDMA1_Init 1 */
  /* USER CODE BEGIN GPDMA1_Init 2 */

  /* USER CODE END GPDMA1_Init 2 */
}
 8002cc4:	bf00      	nop
 8002cc6:	3708      	adds	r7, #8
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bd80      	pop	{r7, pc}
 8002ccc:	44020c00 	.word	0x44020c00

08002cd0 <MX_ICACHE_Init>:
 * @brief ICACHE Initialization Function
 * @param None
 * @retval None
 */
static void MX_ICACHE_Init(void)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache (default 2-ways set associative cache)
   */
  if (HAL_ICACHE_Enable() != HAL_OK)
 8002cd4:	f003 fd36 	bl	8006744 <HAL_ICACHE_Enable>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d001      	beq.n	8002ce2 <MX_ICACHE_Init+0x12>
  {
    Error_Handler();
 8002cde:	f000 fa8d 	bl	80031fc <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */
}
 8002ce2:	bf00      	nop
 8002ce4:	bd80      	pop	{r7, pc}
	...

08002ce8 <MX_TIM1_Init>:
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b088      	sub	sp, #32
 8002cec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002cee:	f107 0310 	add.w	r3, r7, #16
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	601a      	str	r2, [r3, #0]
 8002cf6:	605a      	str	r2, [r3, #4]
 8002cf8:	609a      	str	r2, [r3, #8]
 8002cfa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002cfc:	1d3b      	adds	r3, r7, #4
 8002cfe:	2200      	movs	r2, #0
 8002d00:	601a      	str	r2, [r3, #0]
 8002d02:	605a      	str	r2, [r3, #4]
 8002d04:	609a      	str	r2, [r3, #8]
  // htim1.Init.Prescaler = 25000-1;  // 250MHz / 25000 = 10kHz
  // htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  // htim1.Init.Period = 10000-1;   // 10kHz / 10000 = 1Hz (1s)

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002d06:	4b20      	ldr	r3, [pc, #128]	@ (8002d88 <MX_TIM1_Init+0xa0>)
 8002d08:	4a20      	ldr	r2, [pc, #128]	@ (8002d8c <MX_TIM1_Init+0xa4>)
 8002d0a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 25000 - 1;
 8002d0c:	4b1e      	ldr	r3, [pc, #120]	@ (8002d88 <MX_TIM1_Init+0xa0>)
 8002d0e:	f246 12a7 	movw	r2, #24999	@ 0x61a7
 8002d12:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d14:	4b1c      	ldr	r3, [pc, #112]	@ (8002d88 <MX_TIM1_Init+0xa0>)
 8002d16:	2200      	movs	r2, #0
 8002d18:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9999;
 8002d1a:	4b1b      	ldr	r3, [pc, #108]	@ (8002d88 <MX_TIM1_Init+0xa0>)
 8002d1c:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002d20:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d22:	4b19      	ldr	r3, [pc, #100]	@ (8002d88 <MX_TIM1_Init+0xa0>)
 8002d24:	2200      	movs	r2, #0
 8002d26:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002d28:	4b17      	ldr	r3, [pc, #92]	@ (8002d88 <MX_TIM1_Init+0xa0>)
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d2e:	4b16      	ldr	r3, [pc, #88]	@ (8002d88 <MX_TIM1_Init+0xa0>)
 8002d30:	2200      	movs	r2, #0
 8002d32:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002d34:	4814      	ldr	r0, [pc, #80]	@ (8002d88 <MX_TIM1_Init+0xa0>)
 8002d36:	f009 fc7f 	bl	800c638 <HAL_TIM_Base_Init>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d001      	beq.n	8002d44 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8002d40:	f000 fa5c 	bl	80031fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d44:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002d48:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002d4a:	f107 0310 	add.w	r3, r7, #16
 8002d4e:	4619      	mov	r1, r3
 8002d50:	480d      	ldr	r0, [pc, #52]	@ (8002d88 <MX_TIM1_Init+0xa0>)
 8002d52:	f00a fc0b 	bl	800d56c <HAL_TIM_ConfigClockSource>
 8002d56:	4603      	mov	r3, r0
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d001      	beq.n	8002d60 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8002d5c:	f000 fa4e 	bl	80031fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d60:	2300      	movs	r3, #0
 8002d62:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002d64:	2300      	movs	r3, #0
 8002d66:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002d6c:	1d3b      	adds	r3, r7, #4
 8002d6e:	4619      	mov	r1, r3
 8002d70:	4805      	ldr	r0, [pc, #20]	@ (8002d88 <MX_TIM1_Init+0xa0>)
 8002d72:	f00b fbf9 	bl	800e568 <HAL_TIMEx_MasterConfigSynchronization>
 8002d76:	4603      	mov	r3, r0
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d001      	beq.n	8002d80 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8002d7c:	f000 fa3e 	bl	80031fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
}
 8002d80:	bf00      	nop
 8002d82:	3720      	adds	r7, #32
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}
 8002d88:	20000120 	.word	0x20000120
 8002d8c:	40012c00 	.word	0x40012c00

08002d90 <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b08e      	sub	sp, #56	@ 0x38
 8002d94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d96:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	601a      	str	r2, [r3, #0]
 8002d9e:	605a      	str	r2, [r3, #4]
 8002da0:	609a      	str	r2, [r3, #8]
 8002da2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002da4:	f107 031c 	add.w	r3, r7, #28
 8002da8:	2200      	movs	r2, #0
 8002daa:	601a      	str	r2, [r3, #0]
 8002dac:	605a      	str	r2, [r3, #4]
 8002dae:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002db0:	463b      	mov	r3, r7
 8002db2:	2200      	movs	r2, #0
 8002db4:	601a      	str	r2, [r3, #0]
 8002db6:	605a      	str	r2, [r3, #4]
 8002db8:	609a      	str	r2, [r3, #8]
 8002dba:	60da      	str	r2, [r3, #12]
 8002dbc:	611a      	str	r2, [r3, #16]
 8002dbe:	615a      	str	r2, [r3, #20]
 8002dc0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002dc2:	4b2c      	ldr	r3, [pc, #176]	@ (8002e74 <MX_TIM3_Init+0xe4>)
 8002dc4:	4a2c      	ldr	r2, [pc, #176]	@ (8002e78 <MX_TIM3_Init+0xe8>)
 8002dc6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 2;
 8002dc8:	4b2a      	ldr	r3, [pc, #168]	@ (8002e74 <MX_TIM3_Init+0xe4>)
 8002dca:	2202      	movs	r2, #2
 8002dcc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002dce:	4b29      	ldr	r3, [pc, #164]	@ (8002e74 <MX_TIM3_Init+0xe4>)
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 8002dd4:	4b27      	ldr	r3, [pc, #156]	@ (8002e74 <MX_TIM3_Init+0xe4>)
 8002dd6:	2263      	movs	r2, #99	@ 0x63
 8002dd8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002dda:	4b26      	ldr	r3, [pc, #152]	@ (8002e74 <MX_TIM3_Init+0xe4>)
 8002ddc:	2200      	movs	r2, #0
 8002dde:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002de0:	4b24      	ldr	r3, [pc, #144]	@ (8002e74 <MX_TIM3_Init+0xe4>)
 8002de2:	2200      	movs	r2, #0
 8002de4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002de6:	4823      	ldr	r0, [pc, #140]	@ (8002e74 <MX_TIM3_Init+0xe4>)
 8002de8:	f009 fc26 	bl	800c638 <HAL_TIM_Base_Init>
 8002dec:	4603      	mov	r3, r0
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d001      	beq.n	8002df6 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8002df2:	f000 fa03 	bl	80031fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002df6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002dfa:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002dfc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002e00:	4619      	mov	r1, r3
 8002e02:	481c      	ldr	r0, [pc, #112]	@ (8002e74 <MX_TIM3_Init+0xe4>)
 8002e04:	f00a fbb2 	bl	800d56c <HAL_TIM_ConfigClockSource>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d001      	beq.n	8002e12 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8002e0e:	f000 f9f5 	bl	80031fc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002e12:	4818      	ldr	r0, [pc, #96]	@ (8002e74 <MX_TIM3_Init+0xe4>)
 8002e14:	f009 fd45 	bl	800c8a2 <HAL_TIM_PWM_Init>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d001      	beq.n	8002e22 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8002e1e:	f000 f9ed 	bl	80031fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e22:	2300      	movs	r3, #0
 8002e24:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e26:	2300      	movs	r3, #0
 8002e28:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002e2a:	f107 031c 	add.w	r3, r7, #28
 8002e2e:	4619      	mov	r1, r3
 8002e30:	4810      	ldr	r0, [pc, #64]	@ (8002e74 <MX_TIM3_Init+0xe4>)
 8002e32:	f00b fb99 	bl	800e568 <HAL_TIMEx_MasterConfigSynchronization>
 8002e36:	4603      	mov	r3, r0
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d001      	beq.n	8002e40 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8002e3c:	f000 f9de 	bl	80031fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002e40:	2360      	movs	r3, #96	@ 0x60
 8002e42:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002e44:	2300      	movs	r3, #0
 8002e46:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002e50:	463b      	mov	r3, r7
 8002e52:	2208      	movs	r2, #8
 8002e54:	4619      	mov	r1, r3
 8002e56:	4807      	ldr	r0, [pc, #28]	@ (8002e74 <MX_TIM3_Init+0xe4>)
 8002e58:	f00a fa74 	bl	800d344 <HAL_TIM_PWM_ConfigChannel>
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d001      	beq.n	8002e66 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8002e62:	f000 f9cb 	bl	80031fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002e66:	4803      	ldr	r0, [pc, #12]	@ (8002e74 <MX_TIM3_Init+0xe4>)
 8002e68:	f000 fd1a 	bl	80038a0 <HAL_TIM_MspPostInit>
}
 8002e6c:	bf00      	nop
 8002e6e:	3738      	adds	r7, #56	@ 0x38
 8002e70:	46bd      	mov	sp, r7
 8002e72:	bd80      	pop	{r7, pc}
 8002e74:	2000016c 	.word	0x2000016c
 8002e78:	40000400 	.word	0x40000400

08002e7c <MX_TIM6_Init>:
 * @brief TIM6 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM6_Init(void)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b084      	sub	sp, #16
 8002e80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e82:	1d3b      	adds	r3, r7, #4
 8002e84:	2200      	movs	r2, #0
 8002e86:	601a      	str	r2, [r3, #0]
 8002e88:	605a      	str	r2, [r3, #4]
 8002e8a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002e8c:	4b15      	ldr	r3, [pc, #84]	@ (8002ee4 <MX_TIM6_Init+0x68>)
 8002e8e:	4a16      	ldr	r2, [pc, #88]	@ (8002ee8 <MX_TIM6_Init+0x6c>)
 8002e90:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 25000 - 1;
 8002e92:	4b14      	ldr	r3, [pc, #80]	@ (8002ee4 <MX_TIM6_Init+0x68>)
 8002e94:	f246 12a7 	movw	r2, #24999	@ 0x61a7
 8002e98:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e9a:	4b12      	ldr	r3, [pc, #72]	@ (8002ee4 <MX_TIM6_Init+0x68>)
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 8002ea0:	4b10      	ldr	r3, [pc, #64]	@ (8002ee4 <MX_TIM6_Init+0x68>)
 8002ea2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002ea6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ea8:	4b0e      	ldr	r3, [pc, #56]	@ (8002ee4 <MX_TIM6_Init+0x68>)
 8002eaa:	2200      	movs	r2, #0
 8002eac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002eae:	480d      	ldr	r0, [pc, #52]	@ (8002ee4 <MX_TIM6_Init+0x68>)
 8002eb0:	f009 fbc2 	bl	800c638 <HAL_TIM_Base_Init>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d001      	beq.n	8002ebe <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8002eba:	f000 f99f 	bl	80031fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002ec6:	1d3b      	adds	r3, r7, #4
 8002ec8:	4619      	mov	r1, r3
 8002eca:	4806      	ldr	r0, [pc, #24]	@ (8002ee4 <MX_TIM6_Init+0x68>)
 8002ecc:	f00b fb4c 	bl	800e568 <HAL_TIMEx_MasterConfigSynchronization>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d001      	beq.n	8002eda <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8002ed6:	f000 f991 	bl	80031fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */
}
 8002eda:	bf00      	nop
 8002edc:	3710      	adds	r7, #16
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	200001b8 	.word	0x200001b8
 8002ee8:	40001000 	.word	0x40001000

08002eec <MX_UART5_Init>:
 * @brief UART5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_UART5_Init(void)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8002ef0:	4b23      	ldr	r3, [pc, #140]	@ (8002f80 <MX_UART5_Init+0x94>)
 8002ef2:	4a24      	ldr	r2, [pc, #144]	@ (8002f84 <MX_UART5_Init+0x98>)
 8002ef4:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8002ef6:	4b22      	ldr	r3, [pc, #136]	@ (8002f80 <MX_UART5_Init+0x94>)
 8002ef8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002efc:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_9B;
 8002efe:	4b20      	ldr	r3, [pc, #128]	@ (8002f80 <MX_UART5_Init+0x94>)
 8002f00:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002f04:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8002f06:	4b1e      	ldr	r3, [pc, #120]	@ (8002f80 <MX_UART5_Init+0x94>)
 8002f08:	2200      	movs	r2, #0
 8002f0a:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_EVEN;
 8002f0c:	4b1c      	ldr	r3, [pc, #112]	@ (8002f80 <MX_UART5_Init+0x94>)
 8002f0e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002f12:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8002f14:	4b1a      	ldr	r3, [pc, #104]	@ (8002f80 <MX_UART5_Init+0x94>)
 8002f16:	220c      	movs	r2, #12
 8002f18:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f1a:	4b19      	ldr	r3, [pc, #100]	@ (8002f80 <MX_UART5_Init+0x94>)
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f20:	4b17      	ldr	r3, [pc, #92]	@ (8002f80 <MX_UART5_Init+0x94>)
 8002f22:	2200      	movs	r2, #0
 8002f24:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002f26:	4b16      	ldr	r3, [pc, #88]	@ (8002f80 <MX_UART5_Init+0x94>)
 8002f28:	2200      	movs	r2, #0
 8002f2a:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002f2c:	4b14      	ldr	r3, [pc, #80]	@ (8002f80 <MX_UART5_Init+0x94>)
 8002f2e:	2200      	movs	r2, #0
 8002f30:	625a      	str	r2, [r3, #36]	@ 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002f32:	4b13      	ldr	r3, [pc, #76]	@ (8002f80 <MX_UART5_Init+0x94>)
 8002f34:	2200      	movs	r2, #0
 8002f36:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8002f38:	4811      	ldr	r0, [pc, #68]	@ (8002f80 <MX_UART5_Init+0x94>)
 8002f3a:	f00b fc2b 	bl	800e794 <HAL_UART_Init>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d001      	beq.n	8002f48 <MX_UART5_Init+0x5c>
  {
    Error_Handler();
 8002f44:	f000 f95a 	bl	80031fc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002f48:	2100      	movs	r1, #0
 8002f4a:	480d      	ldr	r0, [pc, #52]	@ (8002f80 <MX_UART5_Init+0x94>)
 8002f4c:	f00d fc65 	bl	801081a <HAL_UARTEx_SetTxFifoThreshold>
 8002f50:	4603      	mov	r3, r0
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d001      	beq.n	8002f5a <MX_UART5_Init+0x6e>
  {
    Error_Handler();
 8002f56:	f000 f951 	bl	80031fc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002f5a:	2100      	movs	r1, #0
 8002f5c:	4808      	ldr	r0, [pc, #32]	@ (8002f80 <MX_UART5_Init+0x94>)
 8002f5e:	f00d fc9a 	bl	8010896 <HAL_UARTEx_SetRxFifoThreshold>
 8002f62:	4603      	mov	r3, r0
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d001      	beq.n	8002f6c <MX_UART5_Init+0x80>
  {
    Error_Handler();
 8002f68:	f000 f948 	bl	80031fc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 8002f6c:	4804      	ldr	r0, [pc, #16]	@ (8002f80 <MX_UART5_Init+0x94>)
 8002f6e:	f00d fc1b 	bl	80107a8 <HAL_UARTEx_DisableFifoMode>
 8002f72:	4603      	mov	r3, r0
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d001      	beq.n	8002f7c <MX_UART5_Init+0x90>
  {
    Error_Handler();
 8002f78:	f000 f940 	bl	80031fc <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */
}
 8002f7c:	bf00      	nop
 8002f7e:	bd80      	pop	{r7, pc}
 8002f80:	2000027c 	.word	0x2000027c
 8002f84:	40005000 	.word	0x40005000

08002f88 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b08a      	sub	sp, #40	@ 0x28
 8002f8c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f8e:	f107 0314 	add.w	r3, r7, #20
 8002f92:	2200      	movs	r2, #0
 8002f94:	601a      	str	r2, [r3, #0]
 8002f96:	605a      	str	r2, [r3, #4]
 8002f98:	609a      	str	r2, [r3, #8]
 8002f9a:	60da      	str	r2, [r3, #12]
 8002f9c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f9e:	4b90      	ldr	r3, [pc, #576]	@ (80031e0 <MX_GPIO_Init+0x258>)
 8002fa0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002fa4:	4a8e      	ldr	r2, [pc, #568]	@ (80031e0 <MX_GPIO_Init+0x258>)
 8002fa6:	f043 0304 	orr.w	r3, r3, #4
 8002faa:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002fae:	4b8c      	ldr	r3, [pc, #560]	@ (80031e0 <MX_GPIO_Init+0x258>)
 8002fb0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002fb4:	f003 0304 	and.w	r3, r3, #4
 8002fb8:	613b      	str	r3, [r7, #16]
 8002fba:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002fbc:	4b88      	ldr	r3, [pc, #544]	@ (80031e0 <MX_GPIO_Init+0x258>)
 8002fbe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002fc2:	4a87      	ldr	r2, [pc, #540]	@ (80031e0 <MX_GPIO_Init+0x258>)
 8002fc4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002fc8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002fcc:	4b84      	ldr	r3, [pc, #528]	@ (80031e0 <MX_GPIO_Init+0x258>)
 8002fce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002fd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fd6:	60fb      	str	r3, [r7, #12]
 8002fd8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fda:	4b81      	ldr	r3, [pc, #516]	@ (80031e0 <MX_GPIO_Init+0x258>)
 8002fdc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002fe0:	4a7f      	ldr	r2, [pc, #508]	@ (80031e0 <MX_GPIO_Init+0x258>)
 8002fe2:	f043 0301 	orr.w	r3, r3, #1
 8002fe6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002fea:	4b7d      	ldr	r3, [pc, #500]	@ (80031e0 <MX_GPIO_Init+0x258>)
 8002fec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002ff0:	f003 0301 	and.w	r3, r3, #1
 8002ff4:	60bb      	str	r3, [r7, #8]
 8002ff6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ff8:	4b79      	ldr	r3, [pc, #484]	@ (80031e0 <MX_GPIO_Init+0x258>)
 8002ffa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002ffe:	4a78      	ldr	r2, [pc, #480]	@ (80031e0 <MX_GPIO_Init+0x258>)
 8003000:	f043 0302 	orr.w	r3, r3, #2
 8003004:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003008:	4b75      	ldr	r3, [pc, #468]	@ (80031e0 <MX_GPIO_Init+0x258>)
 800300a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800300e:	f003 0302 	and.w	r3, r3, #2
 8003012:	607b      	str	r3, [r7, #4]
 8003014:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003016:	4b72      	ldr	r3, [pc, #456]	@ (80031e0 <MX_GPIO_Init+0x258>)
 8003018:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800301c:	4a70      	ldr	r2, [pc, #448]	@ (80031e0 <MX_GPIO_Init+0x258>)
 800301e:	f043 0308 	orr.w	r3, r3, #8
 8003022:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003026:	4b6e      	ldr	r3, [pc, #440]	@ (80031e0 <MX_GPIO_Init+0x258>)
 8003028:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800302c:	f003 0308 	and.w	r3, r3, #8
 8003030:	603b      	str	r3, [r7, #0]
 8003032:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15 | GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12, GPIO_PIN_RESET);
 8003034:	2200      	movs	r2, #0
 8003036:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800303a:	486a      	ldr	r0, [pc, #424]	@ (80031e4 <MX_GPIO_Init+0x25c>)
 800303c:	f003 fb38 	bl	80066b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DISP_LCD_BL_GPIO_Port, DISP_LCD_BL_Pin, GPIO_PIN_RESET);
 8003040:	2200      	movs	r2, #0
 8003042:	2101      	movs	r1, #1
 8003044:	4868      	ldr	r0, [pc, #416]	@ (80031e8 <MX_GPIO_Init+0x260>)
 8003046:	f003 fb33 	bl	80066b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DISP_nCS_Pin | RS485_DIR_Pin, GPIO_PIN_RESET);
 800304a:	2200      	movs	r2, #0
 800304c:	f44f 7102 	mov.w	r1, #520	@ 0x208
 8003050:	4866      	ldr	r0, [pc, #408]	@ (80031ec <MX_GPIO_Init+0x264>)
 8003052:	f003 fb2d 	bl	80066b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DISP_WR_Pin | IM1_Pin | IM0_Pin, GPIO_PIN_SET);
 8003056:	2201      	movs	r2, #1
 8003058:	f44f 618c 	mov.w	r1, #1120	@ 0x460
 800305c:	4864      	ldr	r0, [pc, #400]	@ (80031f0 <MX_GPIO_Init+0x268>)
 800305e:	f003 fb27 	bl	80066b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, DISP_RD_Pin | DISP_DCX_Pin, GPIO_PIN_SET);
 8003062:	2201      	movs	r2, #1
 8003064:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8003068:	4862      	ldr	r0, [pc, #392]	@ (80031f4 <MX_GPIO_Init+0x26c>)
 800306a:	f003 fb21 	bl	80066b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DISP_nRESET_GPIO_Port, DISP_nRESET_Pin, GPIO_PIN_SET);
 800306e:	2201      	movs	r2, #1
 8003070:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003074:	485d      	ldr	r0, [pc, #372]	@ (80031ec <MX_GPIO_Init+0x264>)
 8003076:	f003 fb1b 	bl	80066b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(IM2_GPIO_Port, IM2_Pin, GPIO_PIN_RESET);
 800307a:	2200      	movs	r2, #0
 800307c:	2110      	movs	r1, #16
 800307e:	485c      	ldr	r0, [pc, #368]	@ (80031f0 <MX_GPIO_Init+0x268>)
 8003080:	f003 fb16 	bl	80066b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
 8003084:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8003088:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800308a:	2301      	movs	r3, #1
 800308c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800308e:	2300      	movs	r3, #0
 8003090:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003092:	2300      	movs	r3, #0
 8003094:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003096:	f107 0314 	add.w	r3, r7, #20
 800309a:	4619      	mov	r1, r3
 800309c:	4851      	ldr	r0, [pc, #324]	@ (80031e4 <MX_GPIO_Init+0x25c>)
 800309e:	f003 f991 	bl	80063c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : DISP_LCD_BL_Pin */
  GPIO_InitStruct.Pin = DISP_LCD_BL_Pin;
 80030a2:	2301      	movs	r3, #1
 80030a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030a6:	2301      	movs	r3, #1
 80030a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030aa:	2300      	movs	r3, #0
 80030ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030ae:	2300      	movs	r3, #0
 80030b0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DISP_LCD_BL_GPIO_Port, &GPIO_InitStruct);
 80030b2:	f107 0314 	add.w	r3, r7, #20
 80030b6:	4619      	mov	r1, r3
 80030b8:	484b      	ldr	r0, [pc, #300]	@ (80031e8 <MX_GPIO_Init+0x260>)
 80030ba:	f003 f983 	bl	80063c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 PC6 PC7
                           PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12;
 80030be:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 80030c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030c4:	2301      	movs	r3, #1
 80030c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030c8:	2300      	movs	r3, #0
 80030ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030cc:	2303      	movs	r3, #3
 80030ce:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80030d0:	f107 0314 	add.w	r3, r7, #20
 80030d4:	4619      	mov	r1, r3
 80030d6:	4843      	ldr	r0, [pc, #268]	@ (80031e4 <MX_GPIO_Init+0x25c>)
 80030d8:	f003 f974 	bl	80063c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : DISP_nCS_Pin DISP_nRESET_Pin RS485_DIR_Pin */
  GPIO_InitStruct.Pin = DISP_nCS_Pin | DISP_nRESET_Pin | RS485_DIR_Pin;
 80030dc:	f44f 7342 	mov.w	r3, #776	@ 0x308
 80030e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030e2:	2301      	movs	r3, #1
 80030e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030e6:	2300      	movs	r3, #0
 80030e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030ea:	2300      	movs	r3, #0
 80030ec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030ee:	f107 0314 	add.w	r3, r7, #20
 80030f2:	4619      	mov	r1, r3
 80030f4:	483d      	ldr	r0, [pc, #244]	@ (80031ec <MX_GPIO_Init+0x264>)
 80030f6:	f003 f965 	bl	80063c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ENCODER_B_Pin ENCODER_SW_Pin */
  GPIO_InitStruct.Pin = ENCODER_B_Pin | ENCODER_SW_Pin;
 80030fa:	23a0      	movs	r3, #160	@ 0xa0
 80030fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80030fe:	4b3e      	ldr	r3, [pc, #248]	@ (80031f8 <MX_GPIO_Init+0x270>)
 8003100:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003102:	2301      	movs	r3, #1
 8003104:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003106:	f107 0314 	add.w	r3, r7, #20
 800310a:	4619      	mov	r1, r3
 800310c:	4837      	ldr	r0, [pc, #220]	@ (80031ec <MX_GPIO_Init+0x264>)
 800310e:	f003 f959 	bl	80063c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENCODER_A_Pin */
  GPIO_InitStruct.Pin = ENCODER_A_Pin;
 8003112:	2340      	movs	r3, #64	@ 0x40
 8003114:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003116:	2300      	movs	r3, #0
 8003118:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800311a:	2301      	movs	r3, #1
 800311c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ENCODER_A_GPIO_Port, &GPIO_InitStruct);
 800311e:	f107 0314 	add.w	r3, r7, #20
 8003122:	4619      	mov	r1, r3
 8003124:	4831      	ldr	r0, [pc, #196]	@ (80031ec <MX_GPIO_Init+0x264>)
 8003126:	f003 f94d 	bl	80063c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : DISP_TE_Pin */
  GPIO_InitStruct.Pin = DISP_TE_Pin;
 800312a:	2304      	movs	r3, #4
 800312c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800312e:	2300      	movs	r3, #0
 8003130:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003132:	2300      	movs	r3, #0
 8003134:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DISP_TE_GPIO_Port, &GPIO_InitStruct);
 8003136:	f107 0314 	add.w	r3, r7, #20
 800313a:	4619      	mov	r1, r3
 800313c:	482c      	ldr	r0, [pc, #176]	@ (80031f0 <MX_GPIO_Init+0x268>)
 800313e:	f003 f941 	bl	80063c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : DISP_WR_Pin */
  GPIO_InitStruct.Pin = DISP_WR_Pin;
 8003142:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003146:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003148:	2301      	movs	r3, #1
 800314a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800314c:	2300      	movs	r3, #0
 800314e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003150:	2303      	movs	r3, #3
 8003152:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DISP_WR_GPIO_Port, &GPIO_InitStruct);
 8003154:	f107 0314 	add.w	r3, r7, #20
 8003158:	4619      	mov	r1, r3
 800315a:	4825      	ldr	r0, [pc, #148]	@ (80031f0 <MX_GPIO_Init+0x268>)
 800315c:	f003 f932 	bl	80063c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : DISP_RD_Pin DISP_DCX_Pin */
  GPIO_InitStruct.Pin = DISP_RD_Pin | DISP_DCX_Pin;
 8003160:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8003164:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003166:	2301      	movs	r3, #1
 8003168:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800316a:	2300      	movs	r3, #0
 800316c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800316e:	2303      	movs	r3, #3
 8003170:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003172:	f107 0314 	add.w	r3, r7, #20
 8003176:	4619      	mov	r1, r3
 8003178:	481e      	ldr	r0, [pc, #120]	@ (80031f4 <MX_GPIO_Init+0x26c>)
 800317a:	f003 f923 	bl	80063c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : IM2_Pin */
  GPIO_InitStruct.Pin = IM2_Pin;
 800317e:	2310      	movs	r3, #16
 8003180:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003182:	2301      	movs	r3, #1
 8003184:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003186:	2302      	movs	r3, #2
 8003188:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800318a:	2300      	movs	r3, #0
 800318c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(IM2_GPIO_Port, &GPIO_InitStruct);
 800318e:	f107 0314 	add.w	r3, r7, #20
 8003192:	4619      	mov	r1, r3
 8003194:	4816      	ldr	r0, [pc, #88]	@ (80031f0 <MX_GPIO_Init+0x268>)
 8003196:	f003 f915 	bl	80063c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : IM1_Pin IM0_Pin */
  GPIO_InitStruct.Pin = IM1_Pin | IM0_Pin;
 800319a:	2360      	movs	r3, #96	@ 0x60
 800319c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800319e:	2301      	movs	r3, #1
 80031a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80031a2:	2301      	movs	r3, #1
 80031a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031a6:	2300      	movs	r3, #0
 80031a8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031aa:	f107 0314 	add.w	r3, r7, #20
 80031ae:	4619      	mov	r1, r3
 80031b0:	480f      	ldr	r0, [pc, #60]	@ (80031f0 <MX_GPIO_Init+0x268>)
 80031b2:	f003 f907 	bl	80063c4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI5_IRQn, 15, 0);
 80031b6:	2200      	movs	r2, #0
 80031b8:	210f      	movs	r1, #15
 80031ba:	2010      	movs	r0, #16
 80031bc:	f002 f820 	bl	8005200 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI5_IRQn);
 80031c0:	2010      	movs	r0, #16
 80031c2:	f002 f837 	bl	8005234 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI7_IRQn, 0, 0);
 80031c6:	2200      	movs	r2, #0
 80031c8:	2100      	movs	r1, #0
 80031ca:	2012      	movs	r0, #18
 80031cc:	f002 f818 	bl	8005200 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI7_IRQn);
 80031d0:	2012      	movs	r0, #18
 80031d2:	f002 f82f 	bl	8005234 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80031d6:	bf00      	nop
 80031d8:	3728      	adds	r7, #40	@ 0x28
 80031da:	46bd      	mov	sp, r7
 80031dc:	bd80      	pop	{r7, pc}
 80031de:	bf00      	nop
 80031e0:	44020c00 	.word	0x44020c00
 80031e4:	42020800 	.word	0x42020800
 80031e8:	42021c00 	.word	0x42021c00
 80031ec:	42020000 	.word	0x42020000
 80031f0:	42020400 	.word	0x42020400
 80031f4:	42020c00 	.word	0x42020c00
 80031f8:	10210000 	.word	0x10210000

080031fc <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80031fc:	b480      	push	{r7}
 80031fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003200:	b672      	cpsid	i
}
 8003202:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003204:	bf00      	nop
 8003206:	e7fd      	b.n	8003204 <Error_Handler+0x8>

08003208 <Start_Modbus_Reception>:
  *
  * @param  none
  * @retval none
  */
void Start_Modbus_Reception(void)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	af00      	add	r7, sp, #0
    response_index = 0;
 800320c:	4b06      	ldr	r3, [pc, #24]	@ (8003228 <Start_Modbus_Reception+0x20>)
 800320e:	2200      	movs	r2, #0
 8003210:	801a      	strh	r2, [r3, #0]
    modbus_receiving = 1;
 8003212:	4b06      	ldr	r3, [pc, #24]	@ (800322c <Start_Modbus_Reception+0x24>)
 8003214:	2201      	movs	r2, #1
 8003216:	701a      	strb	r2, [r3, #0]
    HAL_UART_Receive_IT(&huart5, &byte, 1);
 8003218:	2201      	movs	r2, #1
 800321a:	4905      	ldr	r1, [pc, #20]	@ (8003230 <Start_Modbus_Reception+0x28>)
 800321c:	4805      	ldr	r0, [pc, #20]	@ (8003234 <Start_Modbus_Reception+0x2c>)
 800321e:	f00b fb09 	bl	800e834 <HAL_UART_Receive_IT>
}
 8003222:	bf00      	nop
 8003224:	bd80      	pop	{r7, pc}
 8003226:	bf00      	nop
 8003228:	200004c0 	.word	0x200004c0
 800322c:	200004c2 	.word	0x200004c2
 8003230:	200003bd 	.word	0x200003bd
 8003234:	2000027c 	.word	0x2000027c

08003238 <Modbus_Calculate_CRC>:
  * @param  data: pointer to the input data buffer
  * @param  length: number of bytes in the buffer
  * @retval 16-bit CRC value
  */
uint16_t Modbus_Calculate_CRC(uint8_t *data, uint16_t length)
{
 8003238:	b480      	push	{r7}
 800323a:	b085      	sub	sp, #20
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
 8003240:	460b      	mov	r3, r1
 8003242:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 8003244:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003248:	81fb      	strh	r3, [r7, #14]
    for (uint16_t pos = 0; pos < length; pos++)
 800324a:	2300      	movs	r3, #0
 800324c:	81bb      	strh	r3, [r7, #12]
 800324e:	e026      	b.n	800329e <Modbus_Calculate_CRC+0x66>
    {
        crc ^= (uint16_t)data[pos];
 8003250:	89bb      	ldrh	r3, [r7, #12]
 8003252:	687a      	ldr	r2, [r7, #4]
 8003254:	4413      	add	r3, r2
 8003256:	781b      	ldrb	r3, [r3, #0]
 8003258:	461a      	mov	r2, r3
 800325a:	89fb      	ldrh	r3, [r7, #14]
 800325c:	4053      	eors	r3, r2
 800325e:	81fb      	strh	r3, [r7, #14]
        for (uint8_t i = 0; i < 8; i++)
 8003260:	2300      	movs	r3, #0
 8003262:	72fb      	strb	r3, [r7, #11]
 8003264:	e015      	b.n	8003292 <Modbus_Calculate_CRC+0x5a>
        {
            if (crc & 0x0001)
 8003266:	89fb      	ldrh	r3, [r7, #14]
 8003268:	f003 0301 	and.w	r3, r3, #1
 800326c:	2b00      	cmp	r3, #0
 800326e:	d00a      	beq.n	8003286 <Modbus_Calculate_CRC+0x4e>
            {
                crc >>= 1;
 8003270:	89fb      	ldrh	r3, [r7, #14]
 8003272:	085b      	lsrs	r3, r3, #1
 8003274:	81fb      	strh	r3, [r7, #14]
                crc ^= 0xA001;
 8003276:	89fb      	ldrh	r3, [r7, #14]
 8003278:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 800327c:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 8003280:	43db      	mvns	r3, r3
 8003282:	81fb      	strh	r3, [r7, #14]
 8003284:	e002      	b.n	800328c <Modbus_Calculate_CRC+0x54>
            } else
            {
                crc >>= 1;
 8003286:	89fb      	ldrh	r3, [r7, #14]
 8003288:	085b      	lsrs	r3, r3, #1
 800328a:	81fb      	strh	r3, [r7, #14]
        for (uint8_t i = 0; i < 8; i++)
 800328c:	7afb      	ldrb	r3, [r7, #11]
 800328e:	3301      	adds	r3, #1
 8003290:	72fb      	strb	r3, [r7, #11]
 8003292:	7afb      	ldrb	r3, [r7, #11]
 8003294:	2b07      	cmp	r3, #7
 8003296:	d9e6      	bls.n	8003266 <Modbus_Calculate_CRC+0x2e>
    for (uint16_t pos = 0; pos < length; pos++)
 8003298:	89bb      	ldrh	r3, [r7, #12]
 800329a:	3301      	adds	r3, #1
 800329c:	81bb      	strh	r3, [r7, #12]
 800329e:	89ba      	ldrh	r2, [r7, #12]
 80032a0:	887b      	ldrh	r3, [r7, #2]
 80032a2:	429a      	cmp	r2, r3
 80032a4:	d3d4      	bcc.n	8003250 <Modbus_Calculate_CRC+0x18>
            }
        }
    }
    return crc;
 80032a6:	89fb      	ldrh	r3, [r7, #14]
}
 80032a8:	4618      	mov	r0, r3
 80032aa:	3714      	adds	r7, #20
 80032ac:	46bd      	mov	sp, r7
 80032ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b2:	4770      	bx	lr

080032b4 <Modbus_Request_ReadRegisters>:
  * @param  start_address: starting register address to read
  * @param  num_registers: number of registers to read (1 to 125)
  * @retval None
  */
void Modbus_Request_ReadRegisters(uint16_t start_address, uint16_t num_registers)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b084      	sub	sp, #16
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	4603      	mov	r3, r0
 80032bc:	460a      	mov	r2, r1
 80032be:	80fb      	strh	r3, [r7, #6]
 80032c0:	4613      	mov	r3, r2
 80032c2:	80bb      	strh	r3, [r7, #4]
	// create frame request
    request_frame[0] = SLAVE_ADDRESS;
 80032c4:	4b1c      	ldr	r3, [pc, #112]	@ (8003338 <Modbus_Request_ReadRegisters+0x84>)
 80032c6:	2201      	movs	r2, #1
 80032c8:	701a      	strb	r2, [r3, #0]
    request_frame[1] = 0x03;							// Function code: Read Holding Registers
 80032ca:	4b1b      	ldr	r3, [pc, #108]	@ (8003338 <Modbus_Request_ReadRegisters+0x84>)
 80032cc:	2203      	movs	r2, #3
 80032ce:	705a      	strb	r2, [r3, #1]
    request_frame[2] = (start_address >> 8) & 0xFF;
 80032d0:	88fb      	ldrh	r3, [r7, #6]
 80032d2:	0a1b      	lsrs	r3, r3, #8
 80032d4:	b29b      	uxth	r3, r3
 80032d6:	b2da      	uxtb	r2, r3
 80032d8:	4b17      	ldr	r3, [pc, #92]	@ (8003338 <Modbus_Request_ReadRegisters+0x84>)
 80032da:	709a      	strb	r2, [r3, #2]
    request_frame[3] = start_address & 0xFF;
 80032dc:	88fb      	ldrh	r3, [r7, #6]
 80032de:	b2da      	uxtb	r2, r3
 80032e0:	4b15      	ldr	r3, [pc, #84]	@ (8003338 <Modbus_Request_ReadRegisters+0x84>)
 80032e2:	70da      	strb	r2, [r3, #3]
    request_frame[4] = (num_registers >> 8) & 0xFF;
 80032e4:	88bb      	ldrh	r3, [r7, #4]
 80032e6:	0a1b      	lsrs	r3, r3, #8
 80032e8:	b29b      	uxth	r3, r3
 80032ea:	b2da      	uxtb	r2, r3
 80032ec:	4b12      	ldr	r3, [pc, #72]	@ (8003338 <Modbus_Request_ReadRegisters+0x84>)
 80032ee:	711a      	strb	r2, [r3, #4]
    request_frame[5] = num_registers & 0xFF;
 80032f0:	88bb      	ldrh	r3, [r7, #4]
 80032f2:	b2da      	uxtb	r2, r3
 80032f4:	4b10      	ldr	r3, [pc, #64]	@ (8003338 <Modbus_Request_ReadRegisters+0x84>)
 80032f6:	715a      	strb	r2, [r3, #5]

    uint16_t crc = Modbus_Calculate_CRC(request_frame, 6);
 80032f8:	2106      	movs	r1, #6
 80032fa:	480f      	ldr	r0, [pc, #60]	@ (8003338 <Modbus_Request_ReadRegisters+0x84>)
 80032fc:	f7ff ff9c 	bl	8003238 <Modbus_Calculate_CRC>
 8003300:	4603      	mov	r3, r0
 8003302:	81fb      	strh	r3, [r7, #14]
    request_frame[6] = crc & 0xFF;
 8003304:	89fb      	ldrh	r3, [r7, #14]
 8003306:	b2da      	uxtb	r2, r3
 8003308:	4b0b      	ldr	r3, [pc, #44]	@ (8003338 <Modbus_Request_ReadRegisters+0x84>)
 800330a:	719a      	strb	r2, [r3, #6]
    request_frame[7] = (crc >> 8) & 0xFF;
 800330c:	89fb      	ldrh	r3, [r7, #14]
 800330e:	0a1b      	lsrs	r3, r3, #8
 8003310:	b29b      	uxth	r3, r3
 8003312:	b2da      	uxtb	r2, r3
 8003314:	4b08      	ldr	r3, [pc, #32]	@ (8003338 <Modbus_Request_ReadRegisters+0x84>)
 8003316:	71da      	strb	r2, [r3, #7]

    // RS485_1_DIR to transmit
	HAL_GPIO_WritePin (RS485_DIR_GPIO_Port, RS485_DIR_Pin, GPIO_PIN_SET);
 8003318:	2201      	movs	r2, #1
 800331a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800331e:	4807      	ldr	r0, [pc, #28]	@ (800333c <Modbus_Request_ReadRegisters+0x88>)
 8003320:	f003 f9c6 	bl	80066b0 <HAL_GPIO_WritePin>
    // send request
    //HAL_UART_Transmit(&huart5, request_frame, 8, HAL_MAX_DELAY);	// this is blocking
	// RS485_1_DIR back to receive
	// HAL_GPIO_WritePin (RS485_DIR_GPIO_Port, RS485_DIR_Pin, GPIO_PIN_RESET);

	HAL_UART_Transmit_DMA(&huart5, request_frame, 8);				// this uses DMA for transmit
 8003324:	2208      	movs	r2, #8
 8003326:	4904      	ldr	r1, [pc, #16]	@ (8003338 <Modbus_Request_ReadRegisters+0x84>)
 8003328:	4805      	ldr	r0, [pc, #20]	@ (8003340 <Modbus_Request_ReadRegisters+0x8c>)
 800332a:	f00b fae5 	bl	800e8f8 <HAL_UART_Transmit_DMA>

}
 800332e:	bf00      	nop
 8003330:	3710      	adds	r7, #16
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}
 8003336:	bf00      	nop
 8003338:	200006d0 	.word	0x200006d0
 800333c:	42020000 	.word	0x42020000
 8003340:	2000027c 	.word	0x2000027c

08003344 <Modbus_Response_Handler>:
  * @param  response: pointer to response buffer
  * @param  length: length of received data
  * @retval None
  */
void Modbus_Response_Handler(uint8_t *response, uint16_t length)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b084      	sub	sp, #16
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
 800334c:	460b      	mov	r3, r1
 800334e:	807b      	strh	r3, [r7, #2]
    if (length < 5) return; // Minimum length: address + function + byte count + 2 CRC
 8003350:	887b      	ldrh	r3, [r7, #2]
 8003352:	2b04      	cmp	r3, #4
 8003354:	f240 80c6 	bls.w	80034e4 <Modbus_Response_Handler+0x1a0>

    uint16_t received_crc = (response[length - 1] << 8) | response[length - 2];
 8003358:	887b      	ldrh	r3, [r7, #2]
 800335a:	3b01      	subs	r3, #1
 800335c:	687a      	ldr	r2, [r7, #4]
 800335e:	4413      	add	r3, r2
 8003360:	781b      	ldrb	r3, [r3, #0]
 8003362:	b21b      	sxth	r3, r3
 8003364:	021b      	lsls	r3, r3, #8
 8003366:	b21a      	sxth	r2, r3
 8003368:	887b      	ldrh	r3, [r7, #2]
 800336a:	3b02      	subs	r3, #2
 800336c:	6879      	ldr	r1, [r7, #4]
 800336e:	440b      	add	r3, r1
 8003370:	781b      	ldrb	r3, [r3, #0]
 8003372:	b21b      	sxth	r3, r3
 8003374:	4313      	orrs	r3, r2
 8003376:	b21b      	sxth	r3, r3
 8003378:	81bb      	strh	r3, [r7, #12]
    uint16_t calculated_crc = Modbus_Calculate_CRC(response, length - 2);
 800337a:	887b      	ldrh	r3, [r7, #2]
 800337c:	3b02      	subs	r3, #2
 800337e:	b29b      	uxth	r3, r3
 8003380:	4619      	mov	r1, r3
 8003382:	6878      	ldr	r0, [r7, #4]
 8003384:	f7ff ff58 	bl	8003238 <Modbus_Calculate_CRC>
 8003388:	4603      	mov	r3, r0
 800338a:	817b      	strh	r3, [r7, #10]

    if (received_crc != calculated_crc)
 800338c:	89ba      	ldrh	r2, [r7, #12]
 800338e:	897b      	ldrh	r3, [r7, #10]
 8003390:	429a      	cmp	r2, r3
 8003392:	d003      	beq.n	800339c <Modbus_Response_Handler+0x58>
    {
        printf("CRC error, discarding response\n");
 8003394:	4855      	ldr	r0, [pc, #340]	@ (80034ec <Modbus_Response_Handler+0x1a8>)
 8003396:	f00d fc73 	bl	8010c80 <puts>
        return;
 800339a:	e0a4      	b.n	80034e6 <Modbus_Response_Handler+0x1a2>
    }

    if (response[1] != 0x03)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	3301      	adds	r3, #1
 80033a0:	781b      	ldrb	r3, [r3, #0]
 80033a2:	2b03      	cmp	r3, #3
 80033a4:	d003      	beq.n	80033ae <Modbus_Response_Handler+0x6a>
    {
        printf("Unexpected function code\n");
 80033a6:	4852      	ldr	r0, [pc, #328]	@ (80034f0 <Modbus_Response_Handler+0x1ac>)
 80033a8:	f00d fc6a 	bl	8010c80 <puts>
        return;
 80033ac:	e09b      	b.n	80034e6 <Modbus_Response_Handler+0x1a2>
    }

    uint8_t byte_count = response[2];
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	789b      	ldrb	r3, [r3, #2]
 80033b2:	727b      	strb	r3, [r7, #9]
    if (byte_count > 250 || (byte_count % 2 != 0))
 80033b4:	7a7b      	ldrb	r3, [r7, #9]
 80033b6:	2bfa      	cmp	r3, #250	@ 0xfa
 80033b8:	d805      	bhi.n	80033c6 <Modbus_Response_Handler+0x82>
 80033ba:	7a7b      	ldrb	r3, [r7, #9]
 80033bc:	f003 0301 	and.w	r3, r3, #1
 80033c0:	b2db      	uxtb	r3, r3
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d003      	beq.n	80033ce <Modbus_Response_Handler+0x8a>
    {
        printf("Invalid byte count\n");
 80033c6:	484b      	ldr	r0, [pc, #300]	@ (80034f4 <Modbus_Response_Handler+0x1b0>)
 80033c8:	f00d fc5a 	bl	8010c80 <puts>
        return;
 80033cc:	e08b      	b.n	80034e6 <Modbus_Response_Handler+0x1a2>
    }

    // process response and store to registers
    uint8_t num_registers = byte_count / 2;
 80033ce:	7a7b      	ldrb	r3, [r7, #9]
 80033d0:	085b      	lsrs	r3, r3, #1
 80033d2:	723b      	strb	r3, [r7, #8]
    for (uint8_t i = 0; i < num_registers; i++)
 80033d4:	2300      	movs	r3, #0
 80033d6:	73fb      	strb	r3, [r7, #15]
 80033d8:	e01b      	b.n	8003412 <Modbus_Response_Handler+0xce>
    {
        modbus_registers[i] = (response[3 + i * 2] << 8) | response[4 + i * 2];
 80033da:	7bfb      	ldrb	r3, [r7, #15]
 80033dc:	005b      	lsls	r3, r3, #1
 80033de:	3303      	adds	r3, #3
 80033e0:	461a      	mov	r2, r3
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	4413      	add	r3, r2
 80033e6:	781b      	ldrb	r3, [r3, #0]
 80033e8:	b21b      	sxth	r3, r3
 80033ea:	021b      	lsls	r3, r3, #8
 80033ec:	b21a      	sxth	r2, r3
 80033ee:	7bfb      	ldrb	r3, [r7, #15]
 80033f0:	3302      	adds	r3, #2
 80033f2:	005b      	lsls	r3, r3, #1
 80033f4:	4619      	mov	r1, r3
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	440b      	add	r3, r1
 80033fa:	781b      	ldrb	r3, [r3, #0]
 80033fc:	b21b      	sxth	r3, r3
 80033fe:	4313      	orrs	r3, r2
 8003400:	b21a      	sxth	r2, r3
 8003402:	7bfb      	ldrb	r3, [r7, #15]
 8003404:	b291      	uxth	r1, r2
 8003406:	4a3c      	ldr	r2, [pc, #240]	@ (80034f8 <Modbus_Response_Handler+0x1b4>)
 8003408:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (uint8_t i = 0; i < num_registers; i++)
 800340c:	7bfb      	ldrb	r3, [r7, #15]
 800340e:	3301      	adds	r3, #1
 8003410:	73fb      	strb	r3, [r7, #15]
 8003412:	7bfa      	ldrb	r2, [r7, #15]
 8003414:	7a3b      	ldrb	r3, [r7, #8]
 8003416:	429a      	cmp	r2, r3
 8003418:	d3df      	bcc.n	80033da <Modbus_Response_Handler+0x96>
    }
    response_index = 0;
 800341a:	4b38      	ldr	r3, [pc, #224]	@ (80034fc <Modbus_Response_Handler+0x1b8>)
 800341c:	2200      	movs	r2, #0
 800341e:	801a      	strh	r2, [r3, #0]
    printf("Received %d registers from slave\n", num_registers);
 8003420:	7a3b      	ldrb	r3, [r7, #8]
 8003422:	4619      	mov	r1, r3
 8003424:	4836      	ldr	r0, [pc, #216]	@ (8003500 <Modbus_Response_Handler+0x1bc>)
 8003426:	f00d fbc3 	bl	8010bb0 <iprintf>

    // copy modbus_registers to BMS_data_structure
    BMS_no1.SOC = modbus_registers[0];								// state of charge, in 0.1 percent
 800342a:	4b33      	ldr	r3, [pc, #204]	@ (80034f8 <Modbus_Response_Handler+0x1b4>)
 800342c:	881a      	ldrh	r2, [r3, #0]
 800342e:	4b35      	ldr	r3, [pc, #212]	@ (8003504 <Modbus_Response_Handler+0x1c0>)
 8003430:	801a      	strh	r2, [r3, #0]
    BMS_no1.Power_W = modbus_registers[1];							// BMS power in W
 8003432:	4b31      	ldr	r3, [pc, #196]	@ (80034f8 <Modbus_Response_Handler+0x1b4>)
 8003434:	885b      	ldrh	r3, [r3, #2]
 8003436:	b21a      	sxth	r2, r3
 8003438:	4b32      	ldr	r3, [pc, #200]	@ (8003504 <Modbus_Response_Handler+0x1c0>)
 800343a:	805a      	strh	r2, [r3, #2]
    BMS_no1.Internal_Temperature_K = modbus_registers[2];			// This is the most recent measured internal die temperature, in 0.1 K
 800343c:	4b2e      	ldr	r3, [pc, #184]	@ (80034f8 <Modbus_Response_Handler+0x1b4>)
 800343e:	889b      	ldrh	r3, [r3, #4]
 8003440:	b21a      	sxth	r2, r3
 8003442:	4b30      	ldr	r3, [pc, #192]	@ (8003504 <Modbus_Response_Handler+0x1c0>)
 8003444:	809a      	strh	r2, [r3, #4]
	BMS_no1.Internal_Temperature_C = modbus_registers[3];			// This is the most recent measured internal die temperature, in 0.1 C
 8003446:	4b2c      	ldr	r3, [pc, #176]	@ (80034f8 <Modbus_Response_Handler+0x1b4>)
 8003448:	88db      	ldrh	r3, [r3, #6]
 800344a:	b21a      	sxth	r2, r3
 800344c:	4b2d      	ldr	r3, [pc, #180]	@ (8003504 <Modbus_Response_Handler+0x1c0>)
 800344e:	80da      	strh	r2, [r3, #6]
	BMS_no1.current_userA = modbus_registers[4];					// 16-bit CC2 current, in 0.1A
 8003450:	4b29      	ldr	r3, [pc, #164]	@ (80034f8 <Modbus_Response_Handler+0x1b4>)
 8003452:	891b      	ldrh	r3, [r3, #8]
 8003454:	b21a      	sxth	r2, r3
 8003456:	4b2b      	ldr	r3, [pc, #172]	@ (8003504 <Modbus_Response_Handler+0x1c0>)
 8003458:	811a      	strh	r2, [r3, #8]
	BMS_no1.Stack_Voltage_mV = modbus_registers[5];					// 16-bit voltage on top of stack, in mV
 800345a:	4b27      	ldr	r3, [pc, #156]	@ (80034f8 <Modbus_Response_Handler+0x1b4>)
 800345c:	895a      	ldrh	r2, [r3, #10]
 800345e:	4b29      	ldr	r3, [pc, #164]	@ (8003504 <Modbus_Response_Handler+0x1c0>)
 8003460:	815a      	strh	r2, [r3, #10]
	BMS_no1.Cell_1_voltage_mV = modbus_registers[6];				// 16-bit voltage on cell 1, in mV
 8003462:	4b25      	ldr	r3, [pc, #148]	@ (80034f8 <Modbus_Response_Handler+0x1b4>)
 8003464:	899a      	ldrh	r2, [r3, #12]
 8003466:	4b27      	ldr	r3, [pc, #156]	@ (8003504 <Modbus_Response_Handler+0x1c0>)
 8003468:	819a      	strh	r2, [r3, #12]
	BMS_no1.Cell_2_voltage_mV = modbus_registers[7];				// 16-bit voltage on cell 2, in mV
 800346a:	4b23      	ldr	r3, [pc, #140]	@ (80034f8 <Modbus_Response_Handler+0x1b4>)
 800346c:	89da      	ldrh	r2, [r3, #14]
 800346e:	4b25      	ldr	r3, [pc, #148]	@ (8003504 <Modbus_Response_Handler+0x1c0>)
 8003470:	81da      	strh	r2, [r3, #14]
	BMS_no1.Cell_3_voltage_mV = modbus_registers[8];				// 16-bit voltage on cell 3, in mV
 8003472:	4b21      	ldr	r3, [pc, #132]	@ (80034f8 <Modbus_Response_Handler+0x1b4>)
 8003474:	8a1a      	ldrh	r2, [r3, #16]
 8003476:	4b23      	ldr	r3, [pc, #140]	@ (8003504 <Modbus_Response_Handler+0x1c0>)
 8003478:	821a      	strh	r2, [r3, #16]
	BMS_no1.Cell_4_voltage_mV = modbus_registers[9];				// 16-bit voltage on cell 4, in mV
 800347a:	4b1f      	ldr	r3, [pc, #124]	@ (80034f8 <Modbus_Response_Handler+0x1b4>)
 800347c:	8a5a      	ldrh	r2, [r3, #18]
 800347e:	4b21      	ldr	r3, [pc, #132]	@ (8003504 <Modbus_Response_Handler+0x1c0>)
 8003480:	825a      	strh	r2, [r3, #18]
	BMS_no1.Cell_5_voltage_mV = modbus_registers[10];				// 16-bit voltage on cell 5, in mV
 8003482:	4b1d      	ldr	r3, [pc, #116]	@ (80034f8 <Modbus_Response_Handler+0x1b4>)
 8003484:	8a9a      	ldrh	r2, [r3, #20]
 8003486:	4b1f      	ldr	r3, [pc, #124]	@ (8003504 <Modbus_Response_Handler+0x1c0>)
 8003488:	829a      	strh	r2, [r3, #20]
	BMS_no1.Cell_6_voltage_mV = modbus_registers[11];				// 16-bit voltage on cell 6, in mV
 800348a:	4b1b      	ldr	r3, [pc, #108]	@ (80034f8 <Modbus_Response_Handler+0x1b4>)
 800348c:	8ada      	ldrh	r2, [r3, #22]
 800348e:	4b1d      	ldr	r3, [pc, #116]	@ (8003504 <Modbus_Response_Handler+0x1c0>)
 8003490:	82da      	strh	r2, [r3, #22]
	BMS_no1.Cell_7_voltage_mV = modbus_registers[12];				// 16-bit voltage on cell 7, in mV
 8003492:	4b19      	ldr	r3, [pc, #100]	@ (80034f8 <Modbus_Response_Handler+0x1b4>)
 8003494:	8b1a      	ldrh	r2, [r3, #24]
 8003496:	4b1b      	ldr	r3, [pc, #108]	@ (8003504 <Modbus_Response_Handler+0x1c0>)
 8003498:	831a      	strh	r2, [r3, #24]
	BMS_no1.Cell_8_voltage_mV = modbus_registers[13];				// 16-bit voltage on cell 8, in mV
 800349a:	4b17      	ldr	r3, [pc, #92]	@ (80034f8 <Modbus_Response_Handler+0x1b4>)
 800349c:	8b5a      	ldrh	r2, [r3, #26]
 800349e:	4b19      	ldr	r3, [pc, #100]	@ (8003504 <Modbus_Response_Handler+0x1c0>)
 80034a0:	835a      	strh	r2, [r3, #26]
	BMS_no1.Cell_9_voltage_mV = modbus_registers[14];				// 16-bit voltage on cell 9, in mV
 80034a2:	4b15      	ldr	r3, [pc, #84]	@ (80034f8 <Modbus_Response_Handler+0x1b4>)
 80034a4:	8b9a      	ldrh	r2, [r3, #28]
 80034a6:	4b17      	ldr	r3, [pc, #92]	@ (8003504 <Modbus_Response_Handler+0x1c0>)
 80034a8:	839a      	strh	r2, [r3, #28]
	BMS_no1.Cell_10_voltage_mV = modbus_registers[15];				// 16-bit voltage on cell 10, in mV
 80034aa:	4b13      	ldr	r3, [pc, #76]	@ (80034f8 <Modbus_Response_Handler+0x1b4>)
 80034ac:	8bda      	ldrh	r2, [r3, #30]
 80034ae:	4b15      	ldr	r3, [pc, #84]	@ (8003504 <Modbus_Response_Handler+0x1c0>)
 80034b0:	83da      	strh	r2, [r3, #30]
	BMS_no1.Cell_11_voltage_mV = modbus_registers[16];				// 16-bit voltage on cell 11, in mV
 80034b2:	4b11      	ldr	r3, [pc, #68]	@ (80034f8 <Modbus_Response_Handler+0x1b4>)
 80034b4:	8c1a      	ldrh	r2, [r3, #32]
 80034b6:	4b13      	ldr	r3, [pc, #76]	@ (8003504 <Modbus_Response_Handler+0x1c0>)
 80034b8:	841a      	strh	r2, [r3, #32]
	BMS_no1.Cell_12_voltage_mV = modbus_registers[17];				// 16-bit voltage on cell 12, in mV
 80034ba:	4b0f      	ldr	r3, [pc, #60]	@ (80034f8 <Modbus_Response_Handler+0x1b4>)
 80034bc:	8c5a      	ldrh	r2, [r3, #34]	@ 0x22
 80034be:	4b11      	ldr	r3, [pc, #68]	@ (8003504 <Modbus_Response_Handler+0x1c0>)
 80034c0:	845a      	strh	r2, [r3, #34]	@ 0x22
	BMS_no1.Cell_13_voltage_mV = modbus_registers[18];				// 16-bit voltage on cell 13, in mV
 80034c2:	4b0d      	ldr	r3, [pc, #52]	@ (80034f8 <Modbus_Response_Handler+0x1b4>)
 80034c4:	8c9a      	ldrh	r2, [r3, #36]	@ 0x24
 80034c6:	4b0f      	ldr	r3, [pc, #60]	@ (8003504 <Modbus_Response_Handler+0x1c0>)
 80034c8:	849a      	strh	r2, [r3, #36]	@ 0x24
	BMS_no1.Cell_14_voltage_mV = modbus_registers[19];				// 16-bit voltage on cell 14, in mV
 80034ca:	4b0b      	ldr	r3, [pc, #44]	@ (80034f8 <Modbus_Response_Handler+0x1b4>)
 80034cc:	8cda      	ldrh	r2, [r3, #38]	@ 0x26
 80034ce:	4b0d      	ldr	r3, [pc, #52]	@ (8003504 <Modbus_Response_Handler+0x1c0>)
 80034d0:	84da      	strh	r2, [r3, #38]	@ 0x26
	BMS_no1.Cell_15_voltage_mV = modbus_registers[20];				// 16-bit voltage on cell 15, in mV
 80034d2:	4b09      	ldr	r3, [pc, #36]	@ (80034f8 <Modbus_Response_Handler+0x1b4>)
 80034d4:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80034d6:	4b0b      	ldr	r3, [pc, #44]	@ (8003504 <Modbus_Response_Handler+0x1c0>)
 80034d8:	851a      	strh	r2, [r3, #40]	@ 0x28
	BMS_no1.Cell_16_voltage_mV = modbus_registers[20];				// 16-bit voltage on cell 16, in mV
 80034da:	4b07      	ldr	r3, [pc, #28]	@ (80034f8 <Modbus_Response_Handler+0x1b4>)
 80034dc:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80034de:	4b09      	ldr	r3, [pc, #36]	@ (8003504 <Modbus_Response_Handler+0x1c0>)
 80034e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80034e2:	e000      	b.n	80034e6 <Modbus_Response_Handler+0x1a2>
    if (length < 5) return; // Minimum length: address + function + byte count + 2 CRC
 80034e4:	bf00      	nop

}
 80034e6:	3710      	adds	r7, #16
 80034e8:	46bd      	mov	sp, r7
 80034ea:	bd80      	pop	{r7, pc}
 80034ec:	080120e4 	.word	0x080120e4
 80034f0:	08012104 	.word	0x08012104
 80034f4:	08012120 	.word	0x08012120
 80034f8:	200004c4 	.word	0x200004c4
 80034fc:	200004c0 	.word	0x200004c0
 8003500:	08012134 	.word	0x08012134
 8003504:	20000388 	.word	0x20000388

08003508 <some_delay>:

// prevent compiler to optimize this code, this is a delay loop
#pragma GCC push_options
#pragma GCC optimize ("O0")
void some_delay(void)
{
 8003508:	b480      	push	{r7}
 800350a:	b083      	sub	sp, #12
 800350c:	af00      	add	r7, sp, #0
    for (uint32_t i = 0; i < 5000; i++)
 800350e:	2300      	movs	r3, #0
 8003510:	607b      	str	r3, [r7, #4]
 8003512:	e006      	b.n	8003522 <some_delay+0x1a>
    {
    	__NOP(); __NOP(); __NOP(); __NOP();
 8003514:	bf00      	nop
 8003516:	bf00      	nop
 8003518:	bf00      	nop
 800351a:	bf00      	nop
    for (uint32_t i = 0; i < 5000; i++)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	3301      	adds	r3, #1
 8003520:	607b      	str	r3, [r7, #4]
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	f241 3287 	movw	r2, #4999	@ 0x1387
 8003528:	4293      	cmp	r3, r2
 800352a:	d9f3      	bls.n	8003514 <some_delay+0xc>
    }

}
 800352c:	bf00      	nop
 800352e:	bf00      	nop
 8003530:	370c      	adds	r7, #12
 8003532:	46bd      	mov	sp, r7
 8003534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003538:	4770      	bx	lr
	...

0800353c <HAL_UART_TxCpltCallback>:
  *
  * @param  huart: UART handle
  * @retval None
  */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b082      	sub	sp, #8
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
// based on https://blog.embeddedexpert.io/?p=2881

	if(huart->Instance==UART5)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a08      	ldr	r2, [pc, #32]	@ (800356c <HAL_UART_TxCpltCallback+0x30>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d109      	bne.n	8003562 <HAL_UART_TxCpltCallback+0x26>
	{
		// when transmission is complete
		// RS485_1_DIR back to receive
		HAL_GPIO_WritePin (RS485_DIR_GPIO_Port, RS485_DIR_Pin, GPIO_PIN_RESET);
 800354e:	2200      	movs	r2, #0
 8003550:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003554:	4806      	ldr	r0, [pc, #24]	@ (8003570 <HAL_UART_TxCpltCallback+0x34>)
 8003556:	f003 f8ab 	bl	80066b0 <HAL_GPIO_WritePin>

	    // add a small delay to wait for  RS485_1_DIR to switch
		some_delay();
 800355a:	f7ff ffd5 	bl	8003508 <some_delay>

		Start_Modbus_Reception();  // Start reception after request is sent
 800355e:	f7ff fe53 	bl	8003208 <Start_Modbus_Reception>
	}
}
 8003562:	bf00      	nop
 8003564:	3708      	adds	r7, #8
 8003566:	46bd      	mov	sp, r7
 8003568:	bd80      	pop	{r7, pc}
 800356a:	bf00      	nop
 800356c:	40005000 	.word	0x40005000
 8003570:	42020000 	.word	0x42020000

08003574 <HAL_UART_RxCpltCallback>:
  *
  * @param  huart: UART handle
  * @retval None
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b082      	sub	sp, #8
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == UART5 && modbus_receiving)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	4a16      	ldr	r2, [pc, #88]	@ (80035dc <HAL_UART_RxCpltCallback+0x68>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d126      	bne.n	80035d4 <HAL_UART_RxCpltCallback+0x60>
 8003586:	4b16      	ldr	r3, [pc, #88]	@ (80035e0 <HAL_UART_RxCpltCallback+0x6c>)
 8003588:	781b      	ldrb	r3, [r3, #0]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d022      	beq.n	80035d4 <HAL_UART_RxCpltCallback+0x60>
    {
        if (response_index < sizeof(response_buffer))
 800358e:	4b15      	ldr	r3, [pc, #84]	@ (80035e4 <HAL_UART_RxCpltCallback+0x70>)
 8003590:	881b      	ldrh	r3, [r3, #0]
 8003592:	2bff      	cmp	r3, #255	@ 0xff
 8003594:	d81e      	bhi.n	80035d4 <HAL_UART_RxCpltCallback+0x60>
        {
            response_buffer[response_index++] = byte;
 8003596:	4b13      	ldr	r3, [pc, #76]	@ (80035e4 <HAL_UART_RxCpltCallback+0x70>)
 8003598:	881b      	ldrh	r3, [r3, #0]
 800359a:	1c5a      	adds	r2, r3, #1
 800359c:	b291      	uxth	r1, r2
 800359e:	4a11      	ldr	r2, [pc, #68]	@ (80035e4 <HAL_UART_RxCpltCallback+0x70>)
 80035a0:	8011      	strh	r1, [r2, #0]
 80035a2:	461a      	mov	r2, r3
 80035a4:	4b10      	ldr	r3, [pc, #64]	@ (80035e8 <HAL_UART_RxCpltCallback+0x74>)
 80035a6:	7819      	ldrb	r1, [r3, #0]
 80035a8:	4b10      	ldr	r3, [pc, #64]	@ (80035ec <HAL_UART_RxCpltCallback+0x78>)
 80035aa:	5499      	strb	r1, [r3, r2]

            // prevent buffer overflow
            if (response_index > sizeof(response_buffer))
 80035ac:	4b0d      	ldr	r3, [pc, #52]	@ (80035e4 <HAL_UART_RxCpltCallback+0x70>)
 80035ae:	881b      	ldrh	r3, [r3, #0]
 80035b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035b4:	d902      	bls.n	80035bc <HAL_UART_RxCpltCallback+0x48>
            {
            	response_index = 0;
 80035b6:	4b0b      	ldr	r3, [pc, #44]	@ (80035e4 <HAL_UART_RxCpltCallback+0x70>)
 80035b8:	2200      	movs	r2, #0
 80035ba:	801a      	strh	r2, [r3, #0]
            }

            // Restart byte reception
            HAL_UART_Receive_IT(&huart5, &byte, 1);
 80035bc:	2201      	movs	r2, #1
 80035be:	490a      	ldr	r1, [pc, #40]	@ (80035e8 <HAL_UART_RxCpltCallback+0x74>)
 80035c0:	480b      	ldr	r0, [pc, #44]	@ (80035f0 <HAL_UART_RxCpltCallback+0x7c>)
 80035c2:	f00b f937 	bl	800e834 <HAL_UART_Receive_IT>

            // Restart response timeout timer (e.g. TIM6)
            // timeout detects IDLE line
            __HAL_TIM_SET_COUNTER(&htim6, 0);
 80035c6:	4b0b      	ldr	r3, [pc, #44]	@ (80035f4 <HAL_UART_RxCpltCallback+0x80>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	2200      	movs	r2, #0
 80035cc:	625a      	str	r2, [r3, #36]	@ 0x24
            HAL_TIM_Base_Start_IT(&htim6);
 80035ce:	4809      	ldr	r0, [pc, #36]	@ (80035f4 <HAL_UART_RxCpltCallback+0x80>)
 80035d0:	f009 f88a 	bl	800c6e8 <HAL_TIM_Base_Start_IT>
        }
    }
}
 80035d4:	bf00      	nop
 80035d6:	3708      	adds	r7, #8
 80035d8:	46bd      	mov	sp, r7
 80035da:	bd80      	pop	{r7, pc}
 80035dc:	40005000 	.word	0x40005000
 80035e0:	200004c2 	.word	0x200004c2
 80035e4:	200004c0 	.word	0x200004c0
 80035e8:	200003bd 	.word	0x200003bd
 80035ec:	200003c0 	.word	0x200003c0
 80035f0:	2000027c 	.word	0x2000027c
 80035f4:	200001b8 	.word	0x200001b8

080035f8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	af00      	add	r7, sp, #0
  /* USER CODE END MspInit 0 */

  /* System interrupt init*/

  /* Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral */
  HAL_PWREx_DisableUCPDDeadBattery();
 80035fc:	f003 f8b2 	bl	8006764 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003600:	bf00      	nop
 8003602:	bd80      	pop	{r7, pc}

08003604 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b0cc      	sub	sp, #304	@ 0x130
 8003608:	af00      	add	r7, sp, #0
 800360a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800360e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003612:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003614:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8003618:	2200      	movs	r2, #0
 800361a:	601a      	str	r2, [r3, #0]
 800361c:	605a      	str	r2, [r3, #4]
 800361e:	609a      	str	r2, [r3, #8]
 8003620:	60da      	str	r2, [r3, #12]
 8003622:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003624:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003628:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800362c:	4618      	mov	r0, r3
 800362e:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8003632:	461a      	mov	r2, r3
 8003634:	2100      	movs	r1, #0
 8003636:	f00d fc25 	bl	8010e84 <memset>
  if(hadc->Instance==ADC1)
 800363a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800363e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4a30      	ldr	r2, [pc, #192]	@ (8003708 <HAL_ADC_MspInit+0x104>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d157      	bne.n	80036fc <HAL_ADC_MspInit+0xf8>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 800364c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003650:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8003654:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8003658:	f04f 0300 	mov.w	r3, #0
 800365c:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_HSI;
 8003660:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003664:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003668:	2204      	movs	r2, #4
 800366a:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800366e:	f107 0310 	add.w	r3, r7, #16
 8003672:	4618      	mov	r0, r3
 8003674:	f004 f800 	bl	8007678 <HAL_RCCEx_PeriphCLKConfig>
 8003678:	4603      	mov	r3, r0
 800367a:	2b00      	cmp	r3, #0
 800367c:	d001      	beq.n	8003682 <HAL_ADC_MspInit+0x7e>
    {
      Error_Handler();
 800367e:	f7ff fdbd 	bl	80031fc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8003682:	4b22      	ldr	r3, [pc, #136]	@ (800370c <HAL_ADC_MspInit+0x108>)
 8003684:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003688:	4a20      	ldr	r2, [pc, #128]	@ (800370c <HAL_ADC_MspInit+0x108>)
 800368a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800368e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003692:	4b1e      	ldr	r3, [pc, #120]	@ (800370c <HAL_ADC_MspInit+0x108>)
 8003694:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003698:	f403 6280 	and.w	r2, r3, #1024	@ 0x400
 800369c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80036a0:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80036a4:	601a      	str	r2, [r3, #0]
 80036a6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80036aa:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80036ae:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036b0:	4b16      	ldr	r3, [pc, #88]	@ (800370c <HAL_ADC_MspInit+0x108>)
 80036b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80036b6:	4a15      	ldr	r2, [pc, #84]	@ (800370c <HAL_ADC_MspInit+0x108>)
 80036b8:	f043 0301 	orr.w	r3, r3, #1
 80036bc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80036c0:	4b12      	ldr	r3, [pc, #72]	@ (800370c <HAL_ADC_MspInit+0x108>)
 80036c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80036c6:	f003 0201 	and.w	r2, r3, #1
 80036ca:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80036ce:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80036d2:	601a      	str	r2, [r3, #0]
 80036d4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80036d8:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80036dc:	681b      	ldr	r3, [r3, #0]
    PA0     ------> ADC1_INP0
    PA1     ------> ADC1_INP1
    PA2     ------> ADC1_INP14
    PA4     ------> ADC1_INP18
    */
    GPIO_InitStruct.Pin = XL_Pin|YU_Pin|XR_Pin|YD_Pin;
 80036de:	2317      	movs	r3, #23
 80036e0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80036e4:	2303      	movs	r3, #3
 80036e6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036ea:	2300      	movs	r3, #0
 80036ec:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036f0:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 80036f4:	4619      	mov	r1, r3
 80036f6:	4806      	ldr	r0, [pc, #24]	@ (8003710 <HAL_ADC_MspInit+0x10c>)
 80036f8:	f002 fe64 	bl	80063c4 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80036fc:	bf00      	nop
 80036fe:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8003702:	46bd      	mov	sp, r7
 8003704:	bd80      	pop	{r7, pc}
 8003706:	bf00      	nop
 8003708:	42028000 	.word	0x42028000
 800370c:	44020c00 	.word	0x44020c00
 8003710:	42020000 	.word	0x42020000

08003714 <HAL_DCACHE_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdcache: DCACHE handle pointer
  * @retval None
  */
void HAL_DCACHE_MspInit(DCACHE_HandleTypeDef* hdcache)
{
 8003714:	b480      	push	{r7}
 8003716:	b085      	sub	sp, #20
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  if(hdcache->Instance==DCACHE1)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	4a0b      	ldr	r2, [pc, #44]	@ (8003750 <HAL_DCACHE_MspInit+0x3c>)
 8003722:	4293      	cmp	r3, r2
 8003724:	d10e      	bne.n	8003744 <HAL_DCACHE_MspInit+0x30>
  {
    /* USER CODE BEGIN DCACHE1_MspInit 0 */

    /* USER CODE END DCACHE1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCACHE1_CLK_ENABLE();
 8003726:	4b0b      	ldr	r3, [pc, #44]	@ (8003754 <HAL_DCACHE_MspInit+0x40>)
 8003728:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800372c:	4a09      	ldr	r2, [pc, #36]	@ (8003754 <HAL_DCACHE_MspInit+0x40>)
 800372e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003732:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 8003736:	4b07      	ldr	r3, [pc, #28]	@ (8003754 <HAL_DCACHE_MspInit+0x40>)
 8003738:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800373c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003740:	60fb      	str	r3, [r7, #12]
 8003742:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END DCACHE1_MspInit 1 */

  }

}
 8003744:	bf00      	nop
 8003746:	3714      	adds	r7, #20
 8003748:	46bd      	mov	sp, r7
 800374a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374e:	4770      	bx	lr
 8003750:	40031400 	.word	0x40031400
 8003754:	44020c00 	.word	0x44020c00

08003758 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b086      	sub	sp, #24
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	4a48      	ldr	r2, [pc, #288]	@ (8003888 <HAL_TIM_Base_MspInit+0x130>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d117      	bne.n	800379a <HAL_TIM_Base_MspInit+0x42>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800376a:	4b48      	ldr	r3, [pc, #288]	@ (800388c <HAL_TIM_Base_MspInit+0x134>)
 800376c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003770:	4a46      	ldr	r2, [pc, #280]	@ (800388c <HAL_TIM_Base_MspInit+0x134>)
 8003772:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003776:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 800377a:	4b44      	ldr	r3, [pc, #272]	@ (800388c <HAL_TIM_Base_MspInit+0x134>)
 800377c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003780:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003784:	617b      	str	r3, [r7, #20]
 8003786:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8003788:	2200      	movs	r2, #0
 800378a:	2100      	movs	r1, #0
 800378c:	202a      	movs	r0, #42	@ 0x2a
 800378e:	f001 fd37 	bl	8005200 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8003792:	202a      	movs	r0, #42	@ 0x2a
 8003794:	f001 fd4e 	bl	8005234 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM6_MspInit 1 */

    /* USER CODE END TIM6_MspInit 1 */
  }

}
 8003798:	e072      	b.n	8003880 <HAL_TIM_Base_MspInit+0x128>
  else if(htim_base->Instance==TIM3)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	4a3c      	ldr	r2, [pc, #240]	@ (8003890 <HAL_TIM_Base_MspInit+0x138>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d151      	bne.n	8003848 <HAL_TIM_Base_MspInit+0xf0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80037a4:	4b39      	ldr	r3, [pc, #228]	@ (800388c <HAL_TIM_Base_MspInit+0x134>)
 80037a6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80037aa:	4a38      	ldr	r2, [pc, #224]	@ (800388c <HAL_TIM_Base_MspInit+0x134>)
 80037ac:	f043 0302 	orr.w	r3, r3, #2
 80037b0:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80037b4:	4b35      	ldr	r3, [pc, #212]	@ (800388c <HAL_TIM_Base_MspInit+0x134>)
 80037b6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80037ba:	f003 0302 	and.w	r3, r3, #2
 80037be:	613b      	str	r3, [r7, #16]
 80037c0:	693b      	ldr	r3, [r7, #16]
    handle_GPDMA1_Channel2.Instance = GPDMA1_Channel2;
 80037c2:	4b34      	ldr	r3, [pc, #208]	@ (8003894 <HAL_TIM_Base_MspInit+0x13c>)
 80037c4:	4a34      	ldr	r2, [pc, #208]	@ (8003898 <HAL_TIM_Base_MspInit+0x140>)
 80037c6:	601a      	str	r2, [r3, #0]
    handle_GPDMA1_Channel2.Init.Request = GPDMA1_REQUEST_TIM3_CH3;
 80037c8:	4b32      	ldr	r3, [pc, #200]	@ (8003894 <HAL_TIM_Base_MspInit+0x13c>)
 80037ca:	224f      	movs	r2, #79	@ 0x4f
 80037cc:	605a      	str	r2, [r3, #4]
    handle_GPDMA1_Channel2.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 80037ce:	4b31      	ldr	r3, [pc, #196]	@ (8003894 <HAL_TIM_Base_MspInit+0x13c>)
 80037d0:	2200      	movs	r2, #0
 80037d2:	609a      	str	r2, [r3, #8]
    handle_GPDMA1_Channel2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80037d4:	4b2f      	ldr	r3, [pc, #188]	@ (8003894 <HAL_TIM_Base_MspInit+0x13c>)
 80037d6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80037da:	60da      	str	r2, [r3, #12]
    handle_GPDMA1_Channel2.Init.SrcInc = DMA_SINC_INCREMENTED;
 80037dc:	4b2d      	ldr	r3, [pc, #180]	@ (8003894 <HAL_TIM_Base_MspInit+0x13c>)
 80037de:	2208      	movs	r2, #8
 80037e0:	611a      	str	r2, [r3, #16]
    handle_GPDMA1_Channel2.Init.DestInc = DMA_DINC_FIXED;
 80037e2:	4b2c      	ldr	r3, [pc, #176]	@ (8003894 <HAL_TIM_Base_MspInit+0x13c>)
 80037e4:	2200      	movs	r2, #0
 80037e6:	615a      	str	r2, [r3, #20]
    handle_GPDMA1_Channel2.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_BYTE;
 80037e8:	4b2a      	ldr	r3, [pc, #168]	@ (8003894 <HAL_TIM_Base_MspInit+0x13c>)
 80037ea:	2200      	movs	r2, #0
 80037ec:	619a      	str	r2, [r3, #24]
    handle_GPDMA1_Channel2.Init.DestDataWidth = DMA_DEST_DATAWIDTH_BYTE;
 80037ee:	4b29      	ldr	r3, [pc, #164]	@ (8003894 <HAL_TIM_Base_MspInit+0x13c>)
 80037f0:	2200      	movs	r2, #0
 80037f2:	61da      	str	r2, [r3, #28]
    handle_GPDMA1_Channel2.Init.Priority = DMA_LOW_PRIORITY_LOW_WEIGHT;
 80037f4:	4b27      	ldr	r3, [pc, #156]	@ (8003894 <HAL_TIM_Base_MspInit+0x13c>)
 80037f6:	2200      	movs	r2, #0
 80037f8:	621a      	str	r2, [r3, #32]
    handle_GPDMA1_Channel2.Init.SrcBurstLength = 1;
 80037fa:	4b26      	ldr	r3, [pc, #152]	@ (8003894 <HAL_TIM_Base_MspInit+0x13c>)
 80037fc:	2201      	movs	r2, #1
 80037fe:	625a      	str	r2, [r3, #36]	@ 0x24
    handle_GPDMA1_Channel2.Init.DestBurstLength = 1;
 8003800:	4b24      	ldr	r3, [pc, #144]	@ (8003894 <HAL_TIM_Base_MspInit+0x13c>)
 8003802:	2201      	movs	r2, #1
 8003804:	629a      	str	r2, [r3, #40]	@ 0x28
    handle_GPDMA1_Channel2.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
 8003806:	4b23      	ldr	r3, [pc, #140]	@ (8003894 <HAL_TIM_Base_MspInit+0x13c>)
 8003808:	2200      	movs	r2, #0
 800380a:	62da      	str	r2, [r3, #44]	@ 0x2c
    handle_GPDMA1_Channel2.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 800380c:	4b21      	ldr	r3, [pc, #132]	@ (8003894 <HAL_TIM_Base_MspInit+0x13c>)
 800380e:	2200      	movs	r2, #0
 8003810:	631a      	str	r2, [r3, #48]	@ 0x30
    handle_GPDMA1_Channel2.Init.Mode = DMA_NORMAL;
 8003812:	4b20      	ldr	r3, [pc, #128]	@ (8003894 <HAL_TIM_Base_MspInit+0x13c>)
 8003814:	2200      	movs	r2, #0
 8003816:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_DMA_Init(&handle_GPDMA1_Channel2) != HAL_OK)
 8003818:	481e      	ldr	r0, [pc, #120]	@ (8003894 <HAL_TIM_Base_MspInit+0x13c>)
 800381a:	f001 fe75 	bl	8005508 <HAL_DMA_Init>
 800381e:	4603      	mov	r3, r0
 8003820:	2b00      	cmp	r3, #0
 8003822:	d001      	beq.n	8003828 <HAL_TIM_Base_MspInit+0xd0>
      Error_Handler();
 8003824:	f7ff fcea 	bl	80031fc <Error_Handler>
    __HAL_LINKDMA(htim_base, hdma[TIM_DMA_ID_CC3], handle_GPDMA1_Channel2);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	4a1a      	ldr	r2, [pc, #104]	@ (8003894 <HAL_TIM_Base_MspInit+0x13c>)
 800382c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800382e:	4a19      	ldr	r2, [pc, #100]	@ (8003894 <HAL_TIM_Base_MspInit+0x13c>)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	65d3      	str	r3, [r2, #92]	@ 0x5c
    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel2, DMA_CHANNEL_NPRIV) != HAL_OK)
 8003834:	2110      	movs	r1, #16
 8003836:	4817      	ldr	r0, [pc, #92]	@ (8003894 <HAL_TIM_Base_MspInit+0x13c>)
 8003838:	f002 fa14 	bl	8005c64 <HAL_DMA_ConfigChannelAttributes>
 800383c:	4603      	mov	r3, r0
 800383e:	2b00      	cmp	r3, #0
 8003840:	d01e      	beq.n	8003880 <HAL_TIM_Base_MspInit+0x128>
      Error_Handler();
 8003842:	f7ff fcdb 	bl	80031fc <Error_Handler>
}
 8003846:	e01b      	b.n	8003880 <HAL_TIM_Base_MspInit+0x128>
  else if(htim_base->Instance==TIM6)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a13      	ldr	r2, [pc, #76]	@ (800389c <HAL_TIM_Base_MspInit+0x144>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d116      	bne.n	8003880 <HAL_TIM_Base_MspInit+0x128>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003852:	4b0e      	ldr	r3, [pc, #56]	@ (800388c <HAL_TIM_Base_MspInit+0x134>)
 8003854:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003858:	4a0c      	ldr	r2, [pc, #48]	@ (800388c <HAL_TIM_Base_MspInit+0x134>)
 800385a:	f043 0310 	orr.w	r3, r3, #16
 800385e:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8003862:	4b0a      	ldr	r3, [pc, #40]	@ (800388c <HAL_TIM_Base_MspInit+0x134>)
 8003864:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003868:	f003 0310 	and.w	r3, r3, #16
 800386c:	60fb      	str	r3, [r7, #12]
 800386e:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8003870:	2200      	movs	r2, #0
 8003872:	2100      	movs	r1, #0
 8003874:	2031      	movs	r0, #49	@ 0x31
 8003876:	f001 fcc3 	bl	8005200 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 800387a:	2031      	movs	r0, #49	@ 0x31
 800387c:	f001 fcda 	bl	8005234 <HAL_NVIC_EnableIRQ>
}
 8003880:	bf00      	nop
 8003882:	3718      	adds	r7, #24
 8003884:	46bd      	mov	sp, r7
 8003886:	bd80      	pop	{r7, pc}
 8003888:	40012c00 	.word	0x40012c00
 800388c:	44020c00 	.word	0x44020c00
 8003890:	40000400 	.word	0x40000400
 8003894:	20000204 	.word	0x20000204
 8003898:	40020150 	.word	0x40020150
 800389c:	40001000 	.word	0x40001000

080038a0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b088      	sub	sp, #32
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038a8:	f107 030c 	add.w	r3, r7, #12
 80038ac:	2200      	movs	r2, #0
 80038ae:	601a      	str	r2, [r3, #0]
 80038b0:	605a      	str	r2, [r3, #4]
 80038b2:	609a      	str	r2, [r3, #8]
 80038b4:	60da      	str	r2, [r3, #12]
 80038b6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4a12      	ldr	r2, [pc, #72]	@ (8003908 <HAL_TIM_MspPostInit+0x68>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d11e      	bne.n	8003900 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80038c2:	4b12      	ldr	r3, [pc, #72]	@ (800390c <HAL_TIM_MspPostInit+0x6c>)
 80038c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80038c8:	4a10      	ldr	r2, [pc, #64]	@ (800390c <HAL_TIM_MspPostInit+0x6c>)
 80038ca:	f043 0302 	orr.w	r3, r3, #2
 80038ce:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80038d2:	4b0e      	ldr	r3, [pc, #56]	@ (800390c <HAL_TIM_MspPostInit+0x6c>)
 80038d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80038d8:	f003 0302 	and.w	r3, r3, #2
 80038dc:	60bb      	str	r3, [r7, #8]
 80038de:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = LED_RGB_DATA_Pin;
 80038e0:	2301      	movs	r3, #1
 80038e2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038e4:	2302      	movs	r3, #2
 80038e6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038e8:	2300      	movs	r3, #0
 80038ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038ec:	2300      	movs	r3, #0
 80038ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80038f0:	2302      	movs	r3, #2
 80038f2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(LED_RGB_DATA_GPIO_Port, &GPIO_InitStruct);
 80038f4:	f107 030c 	add.w	r3, r7, #12
 80038f8:	4619      	mov	r1, r3
 80038fa:	4805      	ldr	r0, [pc, #20]	@ (8003910 <HAL_TIM_MspPostInit+0x70>)
 80038fc:	f002 fd62 	bl	80063c4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003900:	bf00      	nop
 8003902:	3720      	adds	r7, #32
 8003904:	46bd      	mov	sp, r7
 8003906:	bd80      	pop	{r7, pc}
 8003908:	40000400 	.word	0x40000400
 800390c:	44020c00 	.word	0x44020c00
 8003910:	42020400 	.word	0x42020400

08003914 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b0cc      	sub	sp, #304	@ 0x130
 8003918:	af00      	add	r7, sp, #0
 800391a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800391e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003922:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003924:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8003928:	2200      	movs	r2, #0
 800392a:	601a      	str	r2, [r3, #0]
 800392c:	605a      	str	r2, [r3, #4]
 800392e:	609a      	str	r2, [r3, #8]
 8003930:	60da      	str	r2, [r3, #12]
 8003932:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003934:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003938:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800393c:	4618      	mov	r0, r3
 800393e:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8003942:	461a      	mov	r2, r3
 8003944:	2100      	movs	r1, #0
 8003946:	f00d fa9d 	bl	8010e84 <memset>
  if(huart->Instance==UART5)
 800394a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800394e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a5c      	ldr	r2, [pc, #368]	@ (8003ac8 <HAL_UART_MspInit+0x1b4>)
 8003958:	4293      	cmp	r3, r2
 800395a:	f040 80b0 	bne.w	8003abe <HAL_UART_MspInit+0x1aa>

    /* USER CODE END UART5_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 800395e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003962:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8003966:	f04f 0210 	mov.w	r2, #16
 800396a:	f04f 0300 	mov.w	r3, #0
 800396e:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 8003972:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003976:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800397a:	2200      	movs	r2, #0
 800397c:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800397e:	f107 0310 	add.w	r3, r7, #16
 8003982:	4618      	mov	r0, r3
 8003984:	f003 fe78 	bl	8007678 <HAL_RCCEx_PeriphCLKConfig>
 8003988:	4603      	mov	r3, r0
 800398a:	2b00      	cmp	r3, #0
 800398c:	d001      	beq.n	8003992 <HAL_UART_MspInit+0x7e>
    {
      Error_Handler();
 800398e:	f7ff fc35 	bl	80031fc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8003992:	4b4e      	ldr	r3, [pc, #312]	@ (8003acc <HAL_UART_MspInit+0x1b8>)
 8003994:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003998:	4a4c      	ldr	r2, [pc, #304]	@ (8003acc <HAL_UART_MspInit+0x1b8>)
 800399a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800399e:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80039a2:	4b4a      	ldr	r3, [pc, #296]	@ (8003acc <HAL_UART_MspInit+0x1b8>)
 80039a4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80039a8:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 80039ac:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80039b0:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80039b4:	601a      	str	r2, [r3, #0]
 80039b6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80039ba:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80039be:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039c0:	4b42      	ldr	r3, [pc, #264]	@ (8003acc <HAL_UART_MspInit+0x1b8>)
 80039c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80039c6:	4a41      	ldr	r2, [pc, #260]	@ (8003acc <HAL_UART_MspInit+0x1b8>)
 80039c8:	f043 0302 	orr.w	r3, r3, #2
 80039cc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80039d0:	4b3e      	ldr	r3, [pc, #248]	@ (8003acc <HAL_UART_MspInit+0x1b8>)
 80039d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80039d6:	f003 0202 	and.w	r2, r3, #2
 80039da:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80039de:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80039e2:	601a      	str	r2, [r3, #0]
 80039e4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80039e8:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80039ec:	681b      	ldr	r3, [r3, #0]
    /**UART5 GPIO Configuration
    PB12     ------> UART5_RX
    PB13     ------> UART5_TX
    */
    GPIO_InitStruct.Pin = RS485_RX_Pin|RS485_TX_Pin;
 80039ee:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80039f2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039f6:	2302      	movs	r3, #2
 80039f8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039fc:	2300      	movs	r3, #0
 80039fe:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a02:	2300      	movs	r3, #0
 8003a04:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Alternate = GPIO_AF14_UART5;
 8003a08:	230e      	movs	r3, #14
 8003a0a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a0e:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8003a12:	4619      	mov	r1, r3
 8003a14:	482e      	ldr	r0, [pc, #184]	@ (8003ad0 <HAL_UART_MspInit+0x1bc>)
 8003a16:	f002 fcd5 	bl	80063c4 <HAL_GPIO_Init>

    /* UART5 DMA Init */
    /* GPDMA1_REQUEST_UART5_TX Init */
    handle_GPDMA1_Channel0.Instance = GPDMA1_Channel0;
 8003a1a:	4b2e      	ldr	r3, [pc, #184]	@ (8003ad4 <HAL_UART_MspInit+0x1c0>)
 8003a1c:	4a2e      	ldr	r2, [pc, #184]	@ (8003ad8 <HAL_UART_MspInit+0x1c4>)
 8003a1e:	601a      	str	r2, [r3, #0]
    handle_GPDMA1_Channel0.Init.Request = GPDMA1_REQUEST_UART5_TX;
 8003a20:	4b2c      	ldr	r3, [pc, #176]	@ (8003ad4 <HAL_UART_MspInit+0x1c0>)
 8003a22:	221e      	movs	r2, #30
 8003a24:	605a      	str	r2, [r3, #4]
    handle_GPDMA1_Channel0.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8003a26:	4b2b      	ldr	r3, [pc, #172]	@ (8003ad4 <HAL_UART_MspInit+0x1c0>)
 8003a28:	2200      	movs	r2, #0
 8003a2a:	609a      	str	r2, [r3, #8]
    handle_GPDMA1_Channel0.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003a2c:	4b29      	ldr	r3, [pc, #164]	@ (8003ad4 <HAL_UART_MspInit+0x1c0>)
 8003a2e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003a32:	60da      	str	r2, [r3, #12]
    handle_GPDMA1_Channel0.Init.SrcInc = DMA_SINC_INCREMENTED;
 8003a34:	4b27      	ldr	r3, [pc, #156]	@ (8003ad4 <HAL_UART_MspInit+0x1c0>)
 8003a36:	2208      	movs	r2, #8
 8003a38:	611a      	str	r2, [r3, #16]
    handle_GPDMA1_Channel0.Init.DestInc = DMA_DINC_FIXED;
 8003a3a:	4b26      	ldr	r3, [pc, #152]	@ (8003ad4 <HAL_UART_MspInit+0x1c0>)
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	615a      	str	r2, [r3, #20]
    handle_GPDMA1_Channel0.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_BYTE;
 8003a40:	4b24      	ldr	r3, [pc, #144]	@ (8003ad4 <HAL_UART_MspInit+0x1c0>)
 8003a42:	2200      	movs	r2, #0
 8003a44:	619a      	str	r2, [r3, #24]
    handle_GPDMA1_Channel0.Init.DestDataWidth = DMA_DEST_DATAWIDTH_BYTE;
 8003a46:	4b23      	ldr	r3, [pc, #140]	@ (8003ad4 <HAL_UART_MspInit+0x1c0>)
 8003a48:	2200      	movs	r2, #0
 8003a4a:	61da      	str	r2, [r3, #28]
    handle_GPDMA1_Channel0.Init.Priority = DMA_LOW_PRIORITY_LOW_WEIGHT;
 8003a4c:	4b21      	ldr	r3, [pc, #132]	@ (8003ad4 <HAL_UART_MspInit+0x1c0>)
 8003a4e:	2200      	movs	r2, #0
 8003a50:	621a      	str	r2, [r3, #32]
    handle_GPDMA1_Channel0.Init.SrcBurstLength = 1;
 8003a52:	4b20      	ldr	r3, [pc, #128]	@ (8003ad4 <HAL_UART_MspInit+0x1c0>)
 8003a54:	2201      	movs	r2, #1
 8003a56:	625a      	str	r2, [r3, #36]	@ 0x24
    handle_GPDMA1_Channel0.Init.DestBurstLength = 1;
 8003a58:	4b1e      	ldr	r3, [pc, #120]	@ (8003ad4 <HAL_UART_MspInit+0x1c0>)
 8003a5a:	2201      	movs	r2, #1
 8003a5c:	629a      	str	r2, [r3, #40]	@ 0x28
    handle_GPDMA1_Channel0.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
 8003a5e:	4b1d      	ldr	r3, [pc, #116]	@ (8003ad4 <HAL_UART_MspInit+0x1c0>)
 8003a60:	2200      	movs	r2, #0
 8003a62:	62da      	str	r2, [r3, #44]	@ 0x2c
    handle_GPDMA1_Channel0.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8003a64:	4b1b      	ldr	r3, [pc, #108]	@ (8003ad4 <HAL_UART_MspInit+0x1c0>)
 8003a66:	2200      	movs	r2, #0
 8003a68:	631a      	str	r2, [r3, #48]	@ 0x30
    handle_GPDMA1_Channel0.Init.Mode = DMA_NORMAL;
 8003a6a:	4b1a      	ldr	r3, [pc, #104]	@ (8003ad4 <HAL_UART_MspInit+0x1c0>)
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_DMA_Init(&handle_GPDMA1_Channel0) != HAL_OK)
 8003a70:	4818      	ldr	r0, [pc, #96]	@ (8003ad4 <HAL_UART_MspInit+0x1c0>)
 8003a72:	f001 fd49 	bl	8005508 <HAL_DMA_Init>
 8003a76:	4603      	mov	r3, r0
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d001      	beq.n	8003a80 <HAL_UART_MspInit+0x16c>
    {
      Error_Handler();
 8003a7c:	f7ff fbbe 	bl	80031fc <Error_Handler>
    }

    __HAL_LINKDMA(huart, hdmatx, handle_GPDMA1_Channel0);
 8003a80:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003a84:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a12      	ldr	r2, [pc, #72]	@ (8003ad4 <HAL_UART_MspInit+0x1c0>)
 8003a8c:	67da      	str	r2, [r3, #124]	@ 0x7c
 8003a8e:	4a11      	ldr	r2, [pc, #68]	@ (8003ad4 <HAL_UART_MspInit+0x1c0>)
 8003a90:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003a94:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	65d3      	str	r3, [r2, #92]	@ 0x5c

    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel0, DMA_CHANNEL_NPRIV) != HAL_OK)
 8003a9c:	2110      	movs	r1, #16
 8003a9e:	480d      	ldr	r0, [pc, #52]	@ (8003ad4 <HAL_UART_MspInit+0x1c0>)
 8003aa0:	f002 f8e0 	bl	8005c64 <HAL_DMA_ConfigChannelAttributes>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d001      	beq.n	8003aae <HAL_UART_MspInit+0x19a>
    {
      Error_Handler();
 8003aaa:	f7ff fba7 	bl	80031fc <Error_Handler>
    }

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 8003aae:	2200      	movs	r2, #0
 8003ab0:	2100      	movs	r1, #0
 8003ab2:	203e      	movs	r0, #62	@ 0x3e
 8003ab4:	f001 fba4 	bl	8005200 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8003ab8:	203e      	movs	r0, #62	@ 0x3e
 8003aba:	f001 fbbb 	bl	8005234 <HAL_NVIC_EnableIRQ>

    /* USER CODE END UART5_MspInit 1 */

  }

}
 8003abe:	bf00      	nop
 8003ac0:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	bd80      	pop	{r7, pc}
 8003ac8:	40005000 	.word	0x40005000
 8003acc:	44020c00 	.word	0x44020c00
 8003ad0:	42020400 	.word	0x42020400
 8003ad4:	20000310 	.word	0x20000310
 8003ad8:	40020050 	.word	0x40020050

08003adc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003adc:	b480      	push	{r7}
 8003ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003ae0:	bf00      	nop
 8003ae2:	e7fd      	b.n	8003ae0 <NMI_Handler+0x4>

08003ae4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003ae8:	bf00      	nop
 8003aea:	e7fd      	b.n	8003ae8 <HardFault_Handler+0x4>

08003aec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003aec:	b480      	push	{r7}
 8003aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003af0:	bf00      	nop
 8003af2:	e7fd      	b.n	8003af0 <MemManage_Handler+0x4>

08003af4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003af4:	b480      	push	{r7}
 8003af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003af8:	bf00      	nop
 8003afa:	e7fd      	b.n	8003af8 <BusFault_Handler+0x4>

08003afc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003afc:	b480      	push	{r7}
 8003afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003b00:	bf00      	nop
 8003b02:	e7fd      	b.n	8003b00 <UsageFault_Handler+0x4>

08003b04 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003b04:	b480      	push	{r7}
 8003b06:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003b08:	bf00      	nop
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b10:	4770      	bx	lr

08003b12 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003b12:	b480      	push	{r7}
 8003b14:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003b16:	bf00      	nop
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1e:	4770      	bx	lr

08003b20 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003b20:	b480      	push	{r7}
 8003b22:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003b24:	bf00      	nop
 8003b26:	46bd      	mov	sp, r7
 8003b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2c:	4770      	bx	lr

08003b2e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003b2e:	b580      	push	{r7, lr}
 8003b30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003b32:	f000 fb09 	bl	8004148 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003b36:	bf00      	nop
 8003b38:	bd80      	pop	{r7, pc}

08003b3a <EXTI5_IRQHandler>:

/**
  * @brief This function handles EXTI Line5 interrupt.
  */
void EXTI5_IRQHandler(void)
{
 8003b3a:	b580      	push	{r7, lr}
 8003b3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI5_IRQn 0 */

  /* USER CODE END EXTI5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENCODER_B_Pin);
 8003b3e:	2020      	movs	r0, #32
 8003b40:	f002 fdce 	bl	80066e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI5_IRQn 1 */

  /* USER CODE END EXTI5_IRQn 1 */
}
 8003b44:	bf00      	nop
 8003b46:	bd80      	pop	{r7, pc}

08003b48 <EXTI7_IRQHandler>:

/**
  * @brief This function handles EXTI Line7 interrupt.
  */
void EXTI7_IRQHandler(void)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI7_IRQn 0 */

  /* USER CODE END EXTI7_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENCODER_SW_Pin);
 8003b4c:	2080      	movs	r0, #128	@ 0x80
 8003b4e:	f002 fdc7 	bl	80066e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI7_IRQn 1 */

  /* USER CODE END EXTI7_IRQn 1 */
}
 8003b52:	bf00      	nop
 8003b54:	bd80      	pop	{r7, pc}
	...

08003b58 <GPDMA1_Channel0_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 0 global interrupt.
  */
void GPDMA1_Channel0_IRQHandler(void)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 0 */

  /* USER CODE END GPDMA1_Channel0_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel0);
 8003b5c:	4802      	ldr	r0, [pc, #8]	@ (8003b68 <GPDMA1_Channel0_IRQHandler+0x10>)
 8003b5e:	f001 ff20 	bl	80059a2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 1 */

  /* USER CODE END GPDMA1_Channel0_IRQn 1 */
}
 8003b62:	bf00      	nop
 8003b64:	bd80      	pop	{r7, pc}
 8003b66:	bf00      	nop
 8003b68:	20000310 	.word	0x20000310

08003b6c <GPDMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 2 global interrupt.
  */
void GPDMA1_Channel2_IRQHandler(void)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel2_IRQn 0 */

  /* USER CODE END GPDMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel2);
 8003b70:	4802      	ldr	r0, [pc, #8]	@ (8003b7c <GPDMA1_Channel2_IRQHandler+0x10>)
 8003b72:	f001 ff16 	bl	80059a2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel2_IRQn 1 */

  /* USER CODE END GPDMA1_Channel2_IRQn 1 */
}
 8003b76:	bf00      	nop
 8003b78:	bd80      	pop	{r7, pc}
 8003b7a:	bf00      	nop
 8003b7c:	20000204 	.word	0x20000204

08003b80 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 Update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003b84:	4802      	ldr	r0, [pc, #8]	@ (8003b90 <TIM1_UP_IRQHandler+0x10>)
 8003b86:	f009 fa8d 	bl	800d0a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8003b8a:	bf00      	nop
 8003b8c:	bd80      	pop	{r7, pc}
 8003b8e:	bf00      	nop
 8003b90:	20000120 	.word	0x20000120

08003b94 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003b98:	4802      	ldr	r0, [pc, #8]	@ (8003ba4 <TIM6_IRQHandler+0x10>)
 8003b9a:	f009 fa83 	bl	800d0a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8003b9e:	bf00      	nop
 8003ba0:	bd80      	pop	{r7, pc}
 8003ba2:	bf00      	nop
 8003ba4:	200001b8 	.word	0x200001b8

08003ba8 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8003bac:	4802      	ldr	r0, [pc, #8]	@ (8003bb8 <UART5_IRQHandler+0x10>)
 8003bae:	f00a ff6b 	bl	800ea88 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8003bb2:	bf00      	nop
 8003bb4:	bd80      	pop	{r7, pc}
 8003bb6:	bf00      	nop
 8003bb8:	2000027c 	.word	0x2000027c

08003bbc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	af00      	add	r7, sp, #0
  return 1;
 8003bc0:	2301      	movs	r3, #1
}
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bca:	4770      	bx	lr

08003bcc <_kill>:

int _kill(int pid, int sig)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b082      	sub	sp, #8
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
 8003bd4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003bd6:	f00d f9a3 	bl	8010f20 <__errno>
 8003bda:	4603      	mov	r3, r0
 8003bdc:	2216      	movs	r2, #22
 8003bde:	601a      	str	r2, [r3, #0]
  return -1;
 8003be0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003be4:	4618      	mov	r0, r3
 8003be6:	3708      	adds	r7, #8
 8003be8:	46bd      	mov	sp, r7
 8003bea:	bd80      	pop	{r7, pc}

08003bec <_exit>:

void _exit (int status)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b082      	sub	sp, #8
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003bf4:	f04f 31ff 	mov.w	r1, #4294967295
 8003bf8:	6878      	ldr	r0, [r7, #4]
 8003bfa:	f7ff ffe7 	bl	8003bcc <_kill>
  while (1) {}    /* Make sure we hang here */
 8003bfe:	bf00      	nop
 8003c00:	e7fd      	b.n	8003bfe <_exit+0x12>

08003c02 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003c02:	b580      	push	{r7, lr}
 8003c04:	b086      	sub	sp, #24
 8003c06:	af00      	add	r7, sp, #0
 8003c08:	60f8      	str	r0, [r7, #12]
 8003c0a:	60b9      	str	r1, [r7, #8]
 8003c0c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c0e:	2300      	movs	r3, #0
 8003c10:	617b      	str	r3, [r7, #20]
 8003c12:	e00a      	b.n	8003c2a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003c14:	f3af 8000 	nop.w
 8003c18:	4601      	mov	r1, r0
 8003c1a:	68bb      	ldr	r3, [r7, #8]
 8003c1c:	1c5a      	adds	r2, r3, #1
 8003c1e:	60ba      	str	r2, [r7, #8]
 8003c20:	b2ca      	uxtb	r2, r1
 8003c22:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c24:	697b      	ldr	r3, [r7, #20]
 8003c26:	3301      	adds	r3, #1
 8003c28:	617b      	str	r3, [r7, #20]
 8003c2a:	697a      	ldr	r2, [r7, #20]
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	429a      	cmp	r2, r3
 8003c30:	dbf0      	blt.n	8003c14 <_read+0x12>
  }

  return len;
 8003c32:	687b      	ldr	r3, [r7, #4]
}
 8003c34:	4618      	mov	r0, r3
 8003c36:	3718      	adds	r7, #24
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	bd80      	pop	{r7, pc}

08003c3c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b086      	sub	sp, #24
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	60f8      	str	r0, [r7, #12]
 8003c44:	60b9      	str	r1, [r7, #8]
 8003c46:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c48:	2300      	movs	r3, #0
 8003c4a:	617b      	str	r3, [r7, #20]
 8003c4c:	e009      	b.n	8003c62 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003c4e:	68bb      	ldr	r3, [r7, #8]
 8003c50:	1c5a      	adds	r2, r3, #1
 8003c52:	60ba      	str	r2, [r7, #8]
 8003c54:	781b      	ldrb	r3, [r3, #0]
 8003c56:	4618      	mov	r0, r3
 8003c58:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c5c:	697b      	ldr	r3, [r7, #20]
 8003c5e:	3301      	adds	r3, #1
 8003c60:	617b      	str	r3, [r7, #20]
 8003c62:	697a      	ldr	r2, [r7, #20]
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	429a      	cmp	r2, r3
 8003c68:	dbf1      	blt.n	8003c4e <_write+0x12>
  }
  return len;
 8003c6a:	687b      	ldr	r3, [r7, #4]
}
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	3718      	adds	r7, #24
 8003c70:	46bd      	mov	sp, r7
 8003c72:	bd80      	pop	{r7, pc}

08003c74 <_close>:

int _close(int file)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b083      	sub	sp, #12
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003c7c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003c80:	4618      	mov	r0, r3
 8003c82:	370c      	adds	r7, #12
 8003c84:	46bd      	mov	sp, r7
 8003c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8a:	4770      	bx	lr

08003c8c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	b083      	sub	sp, #12
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
 8003c94:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003c9c:	605a      	str	r2, [r3, #4]
  return 0;
 8003c9e:	2300      	movs	r3, #0
}
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	370c      	adds	r7, #12
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003caa:	4770      	bx	lr

08003cac <_isatty>:

int _isatty(int file)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b083      	sub	sp, #12
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003cb4:	2301      	movs	r3, #1
}
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	370c      	adds	r7, #12
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc0:	4770      	bx	lr

08003cc2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003cc2:	b480      	push	{r7}
 8003cc4:	b085      	sub	sp, #20
 8003cc6:	af00      	add	r7, sp, #0
 8003cc8:	60f8      	str	r0, [r7, #12]
 8003cca:	60b9      	str	r1, [r7, #8]
 8003ccc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003cce:	2300      	movs	r3, #0
}
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	3714      	adds	r7, #20
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cda:	4770      	bx	lr

08003cdc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b086      	sub	sp, #24
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003ce4:	4a14      	ldr	r2, [pc, #80]	@ (8003d38 <_sbrk+0x5c>)
 8003ce6:	4b15      	ldr	r3, [pc, #84]	@ (8003d3c <_sbrk+0x60>)
 8003ce8:	1ad3      	subs	r3, r2, r3
 8003cea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003cec:	697b      	ldr	r3, [r7, #20]
 8003cee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003cf0:	4b13      	ldr	r3, [pc, #76]	@ (8003d40 <_sbrk+0x64>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d102      	bne.n	8003cfe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003cf8:	4b11      	ldr	r3, [pc, #68]	@ (8003d40 <_sbrk+0x64>)
 8003cfa:	4a12      	ldr	r2, [pc, #72]	@ (8003d44 <_sbrk+0x68>)
 8003cfc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003cfe:	4b10      	ldr	r3, [pc, #64]	@ (8003d40 <_sbrk+0x64>)
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	4413      	add	r3, r2
 8003d06:	693a      	ldr	r2, [r7, #16]
 8003d08:	429a      	cmp	r2, r3
 8003d0a:	d207      	bcs.n	8003d1c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003d0c:	f00d f908 	bl	8010f20 <__errno>
 8003d10:	4603      	mov	r3, r0
 8003d12:	220c      	movs	r2, #12
 8003d14:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003d16:	f04f 33ff 	mov.w	r3, #4294967295
 8003d1a:	e009      	b.n	8003d30 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003d1c:	4b08      	ldr	r3, [pc, #32]	@ (8003d40 <_sbrk+0x64>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003d22:	4b07      	ldr	r3, [pc, #28]	@ (8003d40 <_sbrk+0x64>)
 8003d24:	681a      	ldr	r2, [r3, #0]
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	4413      	add	r3, r2
 8003d2a:	4a05      	ldr	r2, [pc, #20]	@ (8003d40 <_sbrk+0x64>)
 8003d2c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
}
 8003d30:	4618      	mov	r0, r3
 8003d32:	3718      	adds	r7, #24
 8003d34:	46bd      	mov	sp, r7
 8003d36:	bd80      	pop	{r7, pc}
 8003d38:	200a0000 	.word	0x200a0000
 8003d3c:	00000400 	.word	0x00000400
 8003d40:	200006d8 	.word	0x200006d8
 8003d44:	20000920 	.word	0x20000920

08003d48 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	b083      	sub	sp, #12
 8003d4c:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003d4e:	4b35      	ldr	r3, [pc, #212]	@ (8003e24 <SystemInit+0xdc>)
 8003d50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d54:	4a33      	ldr	r2, [pc, #204]	@ (8003e24 <SystemInit+0xdc>)
 8003d56:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003d5a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8003d5e:	4b32      	ldr	r3, [pc, #200]	@ (8003e28 <SystemInit+0xe0>)
 8003d60:	2201      	movs	r2, #1
 8003d62:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8003d64:	4b30      	ldr	r3, [pc, #192]	@ (8003e28 <SystemInit+0xe0>)
 8003d66:	2200      	movs	r2, #0
 8003d68:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8003d6a:	4b2f      	ldr	r3, [pc, #188]	@ (8003e28 <SystemInit+0xe0>)
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8003d70:	4b2d      	ldr	r3, [pc, #180]	@ (8003e28 <SystemInit+0xe0>)
 8003d72:	681a      	ldr	r2, [r3, #0]
 8003d74:	492c      	ldr	r1, [pc, #176]	@ (8003e28 <SystemInit+0xe0>)
 8003d76:	4b2d      	ldr	r3, [pc, #180]	@ (8003e2c <SystemInit+0xe4>)
 8003d78:	4013      	ands	r3, r2
 8003d7a:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8003d7c:	4b2a      	ldr	r3, [pc, #168]	@ (8003e28 <SystemInit+0xe0>)
 8003d7e:	2200      	movs	r2, #0
 8003d80:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8003d82:	4b29      	ldr	r3, [pc, #164]	@ (8003e28 <SystemInit+0xe0>)
 8003d84:	2200      	movs	r2, #0
 8003d86:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 8003d88:	4b27      	ldr	r3, [pc, #156]	@ (8003e28 <SystemInit+0xe0>)
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8003d8e:	4b26      	ldr	r3, [pc, #152]	@ (8003e28 <SystemInit+0xe0>)
 8003d90:	4a27      	ldr	r2, [pc, #156]	@ (8003e30 <SystemInit+0xe8>)
 8003d92:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8003d94:	4b24      	ldr	r3, [pc, #144]	@ (8003e28 <SystemInit+0xe0>)
 8003d96:	2200      	movs	r2, #0
 8003d98:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8003d9a:	4b23      	ldr	r3, [pc, #140]	@ (8003e28 <SystemInit+0xe0>)
 8003d9c:	4a24      	ldr	r2, [pc, #144]	@ (8003e30 <SystemInit+0xe8>)
 8003d9e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8003da0:	4b21      	ldr	r3, [pc, #132]	@ (8003e28 <SystemInit+0xe0>)
 8003da2:	2200      	movs	r2, #0
 8003da4:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 8003da6:	4b20      	ldr	r3, [pc, #128]	@ (8003e28 <SystemInit+0xe0>)
 8003da8:	4a21      	ldr	r2, [pc, #132]	@ (8003e30 <SystemInit+0xe8>)
 8003daa:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 8003dac:	4b1e      	ldr	r3, [pc, #120]	@ (8003e28 <SystemInit+0xe0>)
 8003dae:	2200      	movs	r2, #0
 8003db0:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8003db2:	4b1d      	ldr	r3, [pc, #116]	@ (8003e28 <SystemInit+0xe0>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	4a1c      	ldr	r2, [pc, #112]	@ (8003e28 <SystemInit+0xe0>)
 8003db8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003dbc:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8003dbe:	4b1a      	ldr	r3, [pc, #104]	@ (8003e28 <SystemInit+0xe0>)
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003dc4:	4b17      	ldr	r3, [pc, #92]	@ (8003e24 <SystemInit+0xdc>)
 8003dc6:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003dca:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8003dcc:	4b19      	ldr	r3, [pc, #100]	@ (8003e34 <SystemInit+0xec>)
 8003dce:	699b      	ldr	r3, [r3, #24]
 8003dd0:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8003dd4:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8003ddc:	d003      	beq.n	8003de6 <SystemInit+0x9e>
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003de4:	d117      	bne.n	8003e16 <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8003de6:	4b13      	ldr	r3, [pc, #76]	@ (8003e34 <SystemInit+0xec>)
 8003de8:	69db      	ldr	r3, [r3, #28]
 8003dea:	f003 0301 	and.w	r3, r3, #1
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d005      	beq.n	8003dfe <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8003df2:	4b10      	ldr	r3, [pc, #64]	@ (8003e34 <SystemInit+0xec>)
 8003df4:	4a10      	ldr	r2, [pc, #64]	@ (8003e38 <SystemInit+0xf0>)
 8003df6:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8003df8:	4b0e      	ldr	r3, [pc, #56]	@ (8003e34 <SystemInit+0xec>)
 8003dfa:	4a10      	ldr	r2, [pc, #64]	@ (8003e3c <SystemInit+0xf4>)
 8003dfc:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8003dfe:	4b0d      	ldr	r3, [pc, #52]	@ (8003e34 <SystemInit+0xec>)
 8003e00:	69db      	ldr	r3, [r3, #28]
 8003e02:	4a0c      	ldr	r2, [pc, #48]	@ (8003e34 <SystemInit+0xec>)
 8003e04:	f043 0302 	orr.w	r3, r3, #2
 8003e08:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8003e0a:	4b0a      	ldr	r3, [pc, #40]	@ (8003e34 <SystemInit+0xec>)
 8003e0c:	69db      	ldr	r3, [r3, #28]
 8003e0e:	4a09      	ldr	r2, [pc, #36]	@ (8003e34 <SystemInit+0xec>)
 8003e10:	f043 0301 	orr.w	r3, r3, #1
 8003e14:	61d3      	str	r3, [r2, #28]
  }
}
 8003e16:	bf00      	nop
 8003e18:	370c      	adds	r7, #12
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e20:	4770      	bx	lr
 8003e22:	bf00      	nop
 8003e24:	e000ed00 	.word	0xe000ed00
 8003e28:	44020c00 	.word	0x44020c00
 8003e2c:	eae2eae3 	.word	0xeae2eae3
 8003e30:	01010280 	.word	0x01010280
 8003e34:	40022000 	.word	0x40022000
 8003e38:	08192a3b 	.word	0x08192a3b
 8003e3c:	4c5d6e7f 	.word	0x4c5d6e7f

08003e40 <WS2812_send_random_colors_with_brightness>:
}
*/


void WS2812_send_random_colors_with_brightness(uint8_t brightness)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b084      	sub	sp, #16
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	4603      	mov	r3, r0
 8003e48:	71fb      	strb	r3, [r7, #7]

    HAL_GPIO_WritePin(LED_RGB_DATA_GPIO_Port, LED_RGB_DATA_Pin, GPIO_PIN_RESET);
    delay_us(300);
*/

    for (int i = 0; i < WS2812_LED_COUNT; i++)
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	60fb      	str	r3, [r7, #12]
 8003e4e:	e047      	b.n	8003ee0 <WS2812_send_random_colors_with_brightness+0xa0>
    {
    	uint8_t R = ( (rand() % 256) * brightness) / 255;
 8003e50:	f00c fdae 	bl	80109b0 <rand>
 8003e54:	4603      	mov	r3, r0
 8003e56:	425a      	negs	r2, r3
 8003e58:	b2db      	uxtb	r3, r3
 8003e5a:	b2d2      	uxtb	r2, r2
 8003e5c:	bf58      	it	pl
 8003e5e:	4253      	negpl	r3, r2
 8003e60:	79fa      	ldrb	r2, [r7, #7]
 8003e62:	fb02 f303 	mul.w	r3, r2, r3
 8003e66:	4a23      	ldr	r2, [pc, #140]	@ (8003ef4 <WS2812_send_random_colors_with_brightness+0xb4>)
 8003e68:	fb82 1203 	smull	r1, r2, r2, r3
 8003e6c:	441a      	add	r2, r3
 8003e6e:	11d2      	asrs	r2, r2, #7
 8003e70:	17db      	asrs	r3, r3, #31
 8003e72:	1ad3      	subs	r3, r2, r3
 8003e74:	72fb      	strb	r3, [r7, #11]
    	uint8_t G = ( (rand() % 256) * brightness) / 255;
 8003e76:	f00c fd9b 	bl	80109b0 <rand>
 8003e7a:	4603      	mov	r3, r0
 8003e7c:	425a      	negs	r2, r3
 8003e7e:	b2db      	uxtb	r3, r3
 8003e80:	b2d2      	uxtb	r2, r2
 8003e82:	bf58      	it	pl
 8003e84:	4253      	negpl	r3, r2
 8003e86:	79fa      	ldrb	r2, [r7, #7]
 8003e88:	fb02 f303 	mul.w	r3, r2, r3
 8003e8c:	4a19      	ldr	r2, [pc, #100]	@ (8003ef4 <WS2812_send_random_colors_with_brightness+0xb4>)
 8003e8e:	fb82 1203 	smull	r1, r2, r2, r3
 8003e92:	441a      	add	r2, r3
 8003e94:	11d2      	asrs	r2, r2, #7
 8003e96:	17db      	asrs	r3, r3, #31
 8003e98:	1ad3      	subs	r3, r2, r3
 8003e9a:	72bb      	strb	r3, [r7, #10]
    	uint8_t B = ( (rand() % 256) * brightness) / 255;
 8003e9c:	f00c fd88 	bl	80109b0 <rand>
 8003ea0:	4603      	mov	r3, r0
 8003ea2:	425a      	negs	r2, r3
 8003ea4:	b2db      	uxtb	r3, r3
 8003ea6:	b2d2      	uxtb	r2, r2
 8003ea8:	bf58      	it	pl
 8003eaa:	4253      	negpl	r3, r2
 8003eac:	79fa      	ldrb	r2, [r7, #7]
 8003eae:	fb02 f303 	mul.w	r3, r2, r3
 8003eb2:	4a10      	ldr	r2, [pc, #64]	@ (8003ef4 <WS2812_send_random_colors_with_brightness+0xb4>)
 8003eb4:	fb82 1203 	smull	r1, r2, r2, r3
 8003eb8:	441a      	add	r2, r3
 8003eba:	11d2      	asrs	r2, r2, #7
 8003ebc:	17db      	asrs	r3, r3, #31
 8003ebe:	1ad3      	subs	r3, r2, r3
 8003ec0:	727b      	strb	r3, [r7, #9]

        LED_colors[i] = ((G <<16) | (R<<8) | B) ;
 8003ec2:	7abb      	ldrb	r3, [r7, #10]
 8003ec4:	041a      	lsls	r2, r3, #16
 8003ec6:	7afb      	ldrb	r3, [r7, #11]
 8003ec8:	021b      	lsls	r3, r3, #8
 8003eca:	431a      	orrs	r2, r3
 8003ecc:	7a7b      	ldrb	r3, [r7, #9]
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	4619      	mov	r1, r3
 8003ed2:	4a09      	ldr	r2, [pc, #36]	@ (8003ef8 <WS2812_send_random_colors_with_brightness+0xb8>)
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < WS2812_LED_COUNT; i++)
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	3301      	adds	r3, #1
 8003ede:	60fb      	str	r3, [r7, #12]
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	2b02      	cmp	r3, #2
 8003ee4:	ddb4      	ble.n	8003e50 <WS2812_send_random_colors_with_brightness+0x10>
	}

    WS2812_Send(LED_colors);
 8003ee6:	4804      	ldr	r0, [pc, #16]	@ (8003ef8 <WS2812_send_random_colors_with_brightness+0xb8>)
 8003ee8:	f000 f814 	bl	8003f14 <WS2812_Send>

}
 8003eec:	bf00      	nop
 8003eee:	3710      	adds	r7, #16
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bd80      	pop	{r7, pc}
 8003ef4:	80808081 	.word	0x80808081
 8003ef8:	200006c4 	.word	0x200006c4

08003efc <HAL_TIM_PWM_PulseFinishedCallback>:
}



void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b082      	sub	sp, #8
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_3);
 8003f04:	2108      	movs	r1, #8
 8003f06:	6878      	ldr	r0, [r7, #4]
 8003f08:	f008 ffb2 	bl	800ce70 <HAL_TIM_PWM_Stop_DMA>
}
 8003f0c:	bf00      	nop
 8003f0e:	3708      	adds	r7, #8
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bd80      	pop	{r7, pc}

08003f14 <WS2812_Send>:


uint16_t pwmData[(24*WS2812_LED_COUNT)+50];

void WS2812_Send (uint32_t *color)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b086      	sub	sp, #24
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
	uint32_t indx = 0;
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	617b      	str	r3, [r7, #20]

	// create pwmData to be send later with DMA
	// loop for all LEDs
	for (int j= 0; j<WS2812_LED_COUNT; j++)
 8003f20:	2300      	movs	r3, #0
 8003f22:	613b      	str	r3, [r7, #16]
 8003f24:	e025      	b.n	8003f72 <WS2812_Send+0x5e>
	{
		for (int i=23; i>=0; i--)
 8003f26:	2317      	movs	r3, #23
 8003f28:	60fb      	str	r3, [r7, #12]
 8003f2a:	e01c      	b.n	8003f66 <WS2812_Send+0x52>
		{
			if (color[j]&(1<<i))
 8003f2c:	693b      	ldr	r3, [r7, #16]
 8003f2e:	009b      	lsls	r3, r3, #2
 8003f30:	687a      	ldr	r2, [r7, #4]
 8003f32:	4413      	add	r3, r2
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	2101      	movs	r1, #1
 8003f38:	68fa      	ldr	r2, [r7, #12]
 8003f3a:	fa01 f202 	lsl.w	r2, r1, r2
 8003f3e:	4013      	ands	r3, r2
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d005      	beq.n	8003f50 <WS2812_Send+0x3c>
			{
				pwmData[indx] = 70;  // 66 = 790ns, 70 = 835ns
 8003f44:	4a1a      	ldr	r2, [pc, #104]	@ (8003fb0 <WS2812_Send+0x9c>)
 8003f46:	697b      	ldr	r3, [r7, #20]
 8003f48:	2146      	movs	r1, #70	@ 0x46
 8003f4a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8003f4e:	e004      	b.n	8003f5a <WS2812_Send+0x46>
			}
			else
			{
				pwmData[indx] = 25;  // 33 = 390ns, 25 = 300ns
 8003f50:	4a17      	ldr	r2, [pc, #92]	@ (8003fb0 <WS2812_Send+0x9c>)
 8003f52:	697b      	ldr	r3, [r7, #20]
 8003f54:	2119      	movs	r1, #25
 8003f56:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			}
				indx++;
 8003f5a:	697b      	ldr	r3, [r7, #20]
 8003f5c:	3301      	adds	r3, #1
 8003f5e:	617b      	str	r3, [r7, #20]
		for (int i=23; i>=0; i--)
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	3b01      	subs	r3, #1
 8003f64:	60fb      	str	r3, [r7, #12]
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	dadf      	bge.n	8003f2c <WS2812_Send+0x18>
	for (int j= 0; j<WS2812_LED_COUNT; j++)
 8003f6c:	693b      	ldr	r3, [r7, #16]
 8003f6e:	3301      	adds	r3, #1
 8003f70:	613b      	str	r3, [r7, #16]
 8003f72:	693b      	ldr	r3, [r7, #16]
 8003f74:	2b02      	cmp	r3, #2
 8003f76:	ddd6      	ble.n	8003f26 <WS2812_Send+0x12>
	}

	// add pause between data
	//After storing all the values for the LEDs, we need to also store the values, to keep the Pulse LOW for more than 50 us
	//To achieve this, we can store 50 zeroes. Since our period is 1.25 us, 50 zeroes will cover more than 50 us of the LOW time
	for (int i=0; i<50; i++)
 8003f78:	2300      	movs	r3, #0
 8003f7a:	60bb      	str	r3, [r7, #8]
 8003f7c:	e00a      	b.n	8003f94 <WS2812_Send+0x80>
	{
		pwmData[indx] = 0;
 8003f7e:	4a0c      	ldr	r2, [pc, #48]	@ (8003fb0 <WS2812_Send+0x9c>)
 8003f80:	697b      	ldr	r3, [r7, #20]
 8003f82:	2100      	movs	r1, #0
 8003f84:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		indx++;
 8003f88:	697b      	ldr	r3, [r7, #20]
 8003f8a:	3301      	adds	r3, #1
 8003f8c:	617b      	str	r3, [r7, #20]
	for (int i=0; i<50; i++)
 8003f8e:	68bb      	ldr	r3, [r7, #8]
 8003f90:	3301      	adds	r3, #1
 8003f92:	60bb      	str	r3, [r7, #8]
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	2b31      	cmp	r3, #49	@ 0x31
 8003f98:	ddf1      	ble.n	8003f7e <WS2812_Send+0x6a>
	}

	HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_3, (uint32_t *)pwmData, sizeof(pwmData));
 8003f9a:	23f4      	movs	r3, #244	@ 0xf4
 8003f9c:	4a04      	ldr	r2, [pc, #16]	@ (8003fb0 <WS2812_Send+0x9c>)
 8003f9e:	2108      	movs	r1, #8
 8003fa0:	4804      	ldr	r0, [pc, #16]	@ (8003fb4 <WS2812_Send+0xa0>)
 8003fa2:	f008 fcdf 	bl	800c964 <HAL_TIM_PWM_Start_DMA>
	// now wait until all data is send with DMA
	// when finished  HAL_TIM_PWM_PulseFinishedCallback
	// is called to stop PWM generation
}
 8003fa6:	bf00      	nop
 8003fa8:	3718      	adds	r7, #24
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd80      	pop	{r7, pc}
 8003fae:	bf00      	nop
 8003fb0:	200006dc 	.word	0x200006dc
 8003fb4:	2000016c 	.word	0x2000016c

08003fb8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8003fb8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003ff0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8003fbc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8003fbe:	e003      	b.n	8003fc8 <LoopCopyDataInit>

08003fc0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8003fc0:	4b0c      	ldr	r3, [pc, #48]	@ (8003ff4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8003fc2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8003fc4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8003fc6:	3104      	adds	r1, #4

08003fc8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003fc8:	480b      	ldr	r0, [pc, #44]	@ (8003ff8 <LoopForever+0xa>)
	ldr	r3, =_edata
 8003fca:	4b0c      	ldr	r3, [pc, #48]	@ (8003ffc <LoopForever+0xe>)
	adds	r2, r0, r1
 8003fcc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8003fce:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8003fd0:	d3f6      	bcc.n	8003fc0 <CopyDataInit>
	ldr	r2, =_sbss
 8003fd2:	4a0b      	ldr	r2, [pc, #44]	@ (8004000 <LoopForever+0x12>)
	b	LoopFillZerobss
 8003fd4:	e002      	b.n	8003fdc <LoopFillZerobss>

08003fd6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8003fd6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8003fd8:	f842 3b04 	str.w	r3, [r2], #4

08003fdc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8003fdc:	4b09      	ldr	r3, [pc, #36]	@ (8004004 <LoopForever+0x16>)
	cmp	r2, r3
 8003fde:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8003fe0:	d3f9      	bcc.n	8003fd6 <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003fe2:	f7ff feb1 	bl	8003d48 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003fe6:	f00c ffa1 	bl	8010f2c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003fea:	f7fe fca9 	bl	8002940 <main>

08003fee <LoopForever>:

LoopForever:
    b LoopForever
 8003fee:	e7fe      	b.n	8003fee <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8003ff0:	200a0000 	.word	0x200a0000
	ldr	r3, =_sidata
 8003ff4:	08012468 	.word	0x08012468
	ldr	r0, =_sdata
 8003ff8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8003ffc:	20000070 	.word	0x20000070
	ldr	r2, =_sbss
 8004000:	20000070 	.word	0x20000070
	ldr	r3, = _ebss
 8004004:	20000920 	.word	0x20000920

08004008 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004008:	e7fe      	b.n	8004008 <ADC1_IRQHandler>
	...

0800400c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004010:	2003      	movs	r0, #3
 8004012:	f001 f8ea 	bl	80051ea <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8004016:	f003 f9a5 	bl	8007364 <HAL_RCC_GetSysClockFreq>
 800401a:	4602      	mov	r2, r0
 800401c:	4b0c      	ldr	r3, [pc, #48]	@ (8004050 <HAL_Init+0x44>)
 800401e:	6a1b      	ldr	r3, [r3, #32]
 8004020:	f003 030f 	and.w	r3, r3, #15
 8004024:	490b      	ldr	r1, [pc, #44]	@ (8004054 <HAL_Init+0x48>)
 8004026:	5ccb      	ldrb	r3, [r1, r3]
 8004028:	fa22 f303 	lsr.w	r3, r2, r3
 800402c:	4a0a      	ldr	r2, [pc, #40]	@ (8004058 <HAL_Init+0x4c>)
 800402e:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8004030:	2004      	movs	r0, #4
 8004032:	f001 f92f 	bl	8005294 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004036:	200f      	movs	r0, #15
 8004038:	f000 f810 	bl	800405c <HAL_InitTick>
 800403c:	4603      	mov	r3, r0
 800403e:	2b00      	cmp	r3, #0
 8004040:	d001      	beq.n	8004046 <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8004042:	2301      	movs	r3, #1
 8004044:	e002      	b.n	800404c <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8004046:	f7ff fad7 	bl	80035f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800404a:	2300      	movs	r3, #0
}
 800404c:	4618      	mov	r0, r3
 800404e:	bd80      	pop	{r7, pc}
 8004050:	44020c00 	.word	0x44020c00
 8004054:	08012338 	.word	0x08012338
 8004058:	20000008 	.word	0x20000008

0800405c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	b084      	sub	sp, #16
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8004064:	2300      	movs	r3, #0
 8004066:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8004068:	4b33      	ldr	r3, [pc, #204]	@ (8004138 <HAL_InitTick+0xdc>)
 800406a:	781b      	ldrb	r3, [r3, #0]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d101      	bne.n	8004074 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8004070:	2301      	movs	r3, #1
 8004072:	e05c      	b.n	800412e <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8004074:	4b31      	ldr	r3, [pc, #196]	@ (800413c <HAL_InitTick+0xe0>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f003 0304 	and.w	r3, r3, #4
 800407c:	2b04      	cmp	r3, #4
 800407e:	d10c      	bne.n	800409a <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8004080:	4b2f      	ldr	r3, [pc, #188]	@ (8004140 <HAL_InitTick+0xe4>)
 8004082:	681a      	ldr	r2, [r3, #0]
 8004084:	4b2c      	ldr	r3, [pc, #176]	@ (8004138 <HAL_InitTick+0xdc>)
 8004086:	781b      	ldrb	r3, [r3, #0]
 8004088:	4619      	mov	r1, r3
 800408a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800408e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004092:	fbb2 f3f3 	udiv	r3, r2, r3
 8004096:	60fb      	str	r3, [r7, #12]
 8004098:	e037      	b.n	800410a <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 800409a:	f001 f953 	bl	8005344 <HAL_SYSTICK_GetCLKSourceConfig>
 800409e:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 80040a0:	68bb      	ldr	r3, [r7, #8]
 80040a2:	2b02      	cmp	r3, #2
 80040a4:	d023      	beq.n	80040ee <HAL_InitTick+0x92>
 80040a6:	68bb      	ldr	r3, [r7, #8]
 80040a8:	2b02      	cmp	r3, #2
 80040aa:	d82d      	bhi.n	8004108 <HAL_InitTick+0xac>
 80040ac:	68bb      	ldr	r3, [r7, #8]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d003      	beq.n	80040ba <HAL_InitTick+0x5e>
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	2b01      	cmp	r3, #1
 80040b6:	d00d      	beq.n	80040d4 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 80040b8:	e026      	b.n	8004108 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 80040ba:	4b21      	ldr	r3, [pc, #132]	@ (8004140 <HAL_InitTick+0xe4>)
 80040bc:	681a      	ldr	r2, [r3, #0]
 80040be:	4b1e      	ldr	r3, [pc, #120]	@ (8004138 <HAL_InitTick+0xdc>)
 80040c0:	781b      	ldrb	r3, [r3, #0]
 80040c2:	4619      	mov	r1, r3
 80040c4:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80040c8:	fbb3 f3f1 	udiv	r3, r3, r1
 80040cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80040d0:	60fb      	str	r3, [r7, #12]
        break;
 80040d2:	e01a      	b.n	800410a <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80040d4:	4b18      	ldr	r3, [pc, #96]	@ (8004138 <HAL_InitTick+0xdc>)
 80040d6:	781b      	ldrb	r3, [r3, #0]
 80040d8:	461a      	mov	r2, r3
 80040da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80040de:	fbb3 f3f2 	udiv	r3, r3, r2
 80040e2:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80040e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80040ea:	60fb      	str	r3, [r7, #12]
        break;
 80040ec:	e00d      	b.n	800410a <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80040ee:	4b12      	ldr	r3, [pc, #72]	@ (8004138 <HAL_InitTick+0xdc>)
 80040f0:	781b      	ldrb	r3, [r3, #0]
 80040f2:	461a      	mov	r2, r3
 80040f4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80040f8:	fbb3 f3f2 	udiv	r3, r3, r2
 80040fc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8004100:	fbb2 f3f3 	udiv	r3, r2, r3
 8004104:	60fb      	str	r3, [r7, #12]
        break;
 8004106:	e000      	b.n	800410a <HAL_InitTick+0xae>
        break;
 8004108:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 800410a:	68f8      	ldr	r0, [r7, #12]
 800410c:	f001 f8a0 	bl	8005250 <HAL_SYSTICK_Config>
 8004110:	4603      	mov	r3, r0
 8004112:	2b00      	cmp	r3, #0
 8004114:	d001      	beq.n	800411a <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8004116:	2301      	movs	r3, #1
 8004118:	e009      	b.n	800412e <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800411a:	2200      	movs	r2, #0
 800411c:	6879      	ldr	r1, [r7, #4]
 800411e:	f04f 30ff 	mov.w	r0, #4294967295
 8004122:	f001 f86d 	bl	8005200 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8004126:	4a07      	ldr	r2, [pc, #28]	@ (8004144 <HAL_InitTick+0xe8>)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 800412c:	2300      	movs	r3, #0
}
 800412e:	4618      	mov	r0, r3
 8004130:	3710      	adds	r7, #16
 8004132:	46bd      	mov	sp, r7
 8004134:	bd80      	pop	{r7, pc}
 8004136:	bf00      	nop
 8004138:	20000010 	.word	0x20000010
 800413c:	e000e010 	.word	0xe000e010
 8004140:	20000008 	.word	0x20000008
 8004144:	2000000c 	.word	0x2000000c

08004148 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004148:	b480      	push	{r7}
 800414a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800414c:	4b06      	ldr	r3, [pc, #24]	@ (8004168 <HAL_IncTick+0x20>)
 800414e:	781b      	ldrb	r3, [r3, #0]
 8004150:	461a      	mov	r2, r3
 8004152:	4b06      	ldr	r3, [pc, #24]	@ (800416c <HAL_IncTick+0x24>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	4413      	add	r3, r2
 8004158:	4a04      	ldr	r2, [pc, #16]	@ (800416c <HAL_IncTick+0x24>)
 800415a:	6013      	str	r3, [r2, #0]
}
 800415c:	bf00      	nop
 800415e:	46bd      	mov	sp, r7
 8004160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004164:	4770      	bx	lr
 8004166:	bf00      	nop
 8004168:	20000010 	.word	0x20000010
 800416c:	200007d0 	.word	0x200007d0

08004170 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004170:	b480      	push	{r7}
 8004172:	af00      	add	r7, sp, #0
  return uwTick;
 8004174:	4b03      	ldr	r3, [pc, #12]	@ (8004184 <HAL_GetTick+0x14>)
 8004176:	681b      	ldr	r3, [r3, #0]
}
 8004178:	4618      	mov	r0, r3
 800417a:	46bd      	mov	sp, r7
 800417c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004180:	4770      	bx	lr
 8004182:	bf00      	nop
 8004184:	200007d0 	.word	0x200007d0

08004188 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b084      	sub	sp, #16
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004190:	f7ff ffee 	bl	8004170 <HAL_GetTick>
 8004194:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041a0:	d005      	beq.n	80041ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80041a2:	4b0a      	ldr	r3, [pc, #40]	@ (80041cc <HAL_Delay+0x44>)
 80041a4:	781b      	ldrb	r3, [r3, #0]
 80041a6:	461a      	mov	r2, r3
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	4413      	add	r3, r2
 80041ac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80041ae:	bf00      	nop
 80041b0:	f7ff ffde 	bl	8004170 <HAL_GetTick>
 80041b4:	4602      	mov	r2, r0
 80041b6:	68bb      	ldr	r3, [r7, #8]
 80041b8:	1ad3      	subs	r3, r2, r3
 80041ba:	68fa      	ldr	r2, [r7, #12]
 80041bc:	429a      	cmp	r2, r3
 80041be:	d8f7      	bhi.n	80041b0 <HAL_Delay+0x28>
  {
  }
}
 80041c0:	bf00      	nop
 80041c2:	bf00      	nop
 80041c4:	3710      	adds	r7, #16
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bd80      	pop	{r7, pc}
 80041ca:	bf00      	nop
 80041cc:	20000010 	.word	0x20000010

080041d0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80041d0:	b480      	push	{r7}
 80041d2:	b083      	sub	sp, #12
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
 80041d8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	689b      	ldr	r3, [r3, #8]
 80041de:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	431a      	orrs	r2, r3
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	609a      	str	r2, [r3, #8]
}
 80041ea:	bf00      	nop
 80041ec:	370c      	adds	r7, #12
 80041ee:	46bd      	mov	sp, r7
 80041f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f4:	4770      	bx	lr

080041f6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80041f6:	b480      	push	{r7}
 80041f8:	b083      	sub	sp, #12
 80041fa:	af00      	add	r7, sp, #0
 80041fc:	6078      	str	r0, [r7, #4]
 80041fe:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	689b      	ldr	r3, [r3, #8]
 8004204:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	431a      	orrs	r2, r3
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	609a      	str	r2, [r3, #8]
}
 8004210:	bf00      	nop
 8004212:	370c      	adds	r7, #12
 8004214:	46bd      	mov	sp, r7
 8004216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421a:	4770      	bx	lr

0800421c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800421c:	b480      	push	{r7}
 800421e:	b083      	sub	sp, #12
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	689b      	ldr	r3, [r3, #8]
 8004228:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800422c:	4618      	mov	r0, r3
 800422e:	370c      	adds	r7, #12
 8004230:	46bd      	mov	sp, r7
 8004232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004236:	4770      	bx	lr

08004238 <LL_ADC_EnableChannelVDDcore>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannelVDDcore
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannelVDDcore(ADC_TypeDef *ADCx)
{
 8004238:	b480      	push	{r7}
 800423a:	b083      	sub	sp, #12
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->OR, ADC_OR_OP0);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8004246:	f043 0201 	orr.w	r2, r3, #1
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 8004250:	bf00      	nop
 8004252:	370c      	adds	r7, #12
 8004254:	46bd      	mov	sp, r7
 8004256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425a:	4770      	bx	lr

0800425c <LL_ADC_EnableChannel0_GPIO>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannel0_GPIO
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannel0_GPIO(const ADC_TypeDef *ADCx)
{
 800425c:	b480      	push	{r7}
 800425e:	b083      	sub	sp, #12
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  (void)(ADCx);
  SET_BIT(ADC1->OR, ADC_OR_OP0);
 8004264:	4b06      	ldr	r3, [pc, #24]	@ (8004280 <LL_ADC_EnableChannel0_GPIO+0x24>)
 8004266:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800426a:	4a05      	ldr	r2, [pc, #20]	@ (8004280 <LL_ADC_EnableChannel0_GPIO+0x24>)
 800426c:	f043 0301 	orr.w	r3, r3, #1
 8004270:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
}
 8004274:	bf00      	nop
 8004276:	370c      	adds	r7, #12
 8004278:	46bd      	mov	sp, r7
 800427a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427e:	4770      	bx	lr
 8004280:	42028000 	.word	0x42028000

08004284 <LL_ADC_SetOffset>:
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004284:	b480      	push	{r7}
 8004286:	b087      	sub	sp, #28
 8004288:	af00      	add	r7, sp, #0
 800428a:	60f8      	str	r0, [r7, #12]
 800428c:	60b9      	str	r1, [r7, #8]
 800428e:	607a      	str	r2, [r7, #4]
 8004290:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	3360      	adds	r3, #96	@ 0x60
 8004296:	461a      	mov	r2, r3
 8004298:	68bb      	ldr	r3, [r7, #8]
 800429a:	009b      	lsls	r3, r3, #2
 800429c:	4413      	add	r3, r2
 800429e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80042a0:	697b      	ldr	r3, [r7, #20]
 80042a2:	681a      	ldr	r2, [r3, #0]
 80042a4:	4b08      	ldr	r3, [pc, #32]	@ (80042c8 <LL_ADC_SetOffset+0x44>)
 80042a6:	4013      	ands	r3, r2
 80042a8:	687a      	ldr	r2, [r7, #4]
 80042aa:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80042ae:	683a      	ldr	r2, [r7, #0]
 80042b0:	430a      	orrs	r2, r1
 80042b2:	4313      	orrs	r3, r2
 80042b4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80042bc:	bf00      	nop
 80042be:	371c      	adds	r7, #28
 80042c0:	46bd      	mov	sp, r7
 80042c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c6:	4770      	bx	lr
 80042c8:	03fff000 	.word	0x03fff000

080042cc <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80042cc:	b480      	push	{r7}
 80042ce:	b085      	sub	sp, #20
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
 80042d4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	3360      	adds	r3, #96	@ 0x60
 80042da:	461a      	mov	r2, r3
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	009b      	lsls	r3, r3, #2
 80042e0:	4413      	add	r3, r2
 80042e2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80042ec:	4618      	mov	r0, r3
 80042ee:	3714      	adds	r7, #20
 80042f0:	46bd      	mov	sp, r7
 80042f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f6:	4770      	bx	lr

080042f8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80042f8:	b480      	push	{r7}
 80042fa:	b087      	sub	sp, #28
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	60f8      	str	r0, [r7, #12]
 8004300:	60b9      	str	r1, [r7, #8]
 8004302:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	3360      	adds	r3, #96	@ 0x60
 8004308:	461a      	mov	r2, r3
 800430a:	68bb      	ldr	r3, [r7, #8]
 800430c:	009b      	lsls	r3, r3, #2
 800430e:	4413      	add	r3, r2
 8004310:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004312:	697b      	ldr	r3, [r7, #20]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	431a      	orrs	r2, r3
 800431e:	697b      	ldr	r3, [r7, #20]
 8004320:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8004322:	bf00      	nop
 8004324:	371c      	adds	r7, #28
 8004326:	46bd      	mov	sp, r7
 8004328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432c:	4770      	bx	lr

0800432e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800432e:	b480      	push	{r7}
 8004330:	b087      	sub	sp, #28
 8004332:	af00      	add	r7, sp, #0
 8004334:	60f8      	str	r0, [r7, #12]
 8004336:	60b9      	str	r1, [r7, #8]
 8004338:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	3360      	adds	r3, #96	@ 0x60
 800433e:	461a      	mov	r2, r3
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	009b      	lsls	r3, r3, #2
 8004344:	4413      	add	r3, r2
 8004346:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004348:	697b      	ldr	r3, [r7, #20]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	431a      	orrs	r2, r3
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8004358:	bf00      	nop
 800435a:	371c      	adds	r7, #28
 800435c:	46bd      	mov	sp, r7
 800435e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004362:	4770      	bx	lr

08004364 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8004364:	b480      	push	{r7}
 8004366:	b087      	sub	sp, #28
 8004368:	af00      	add	r7, sp, #0
 800436a:	60f8      	str	r0, [r7, #12]
 800436c:	60b9      	str	r1, [r7, #8]
 800436e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	3360      	adds	r3, #96	@ 0x60
 8004374:	461a      	mov	r2, r3
 8004376:	68bb      	ldr	r3, [r7, #8]
 8004378:	009b      	lsls	r3, r3, #2
 800437a:	4413      	add	r3, r2
 800437c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800437e:	697b      	ldr	r3, [r7, #20]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	431a      	orrs	r2, r3
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800438e:	bf00      	nop
 8004390:	371c      	adds	r7, #28
 8004392:	46bd      	mov	sp, r7
 8004394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004398:	4770      	bx	lr

0800439a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800439a:	b480      	push	{r7}
 800439c:	b083      	sub	sp, #12
 800439e:	af00      	add	r7, sp, #0
 80043a0:	6078      	str	r0, [r7, #4]
 80043a2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	695b      	ldr	r3, [r3, #20]
 80043a8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	431a      	orrs	r2, r3
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	615a      	str	r2, [r3, #20]
}
 80043b4:	bf00      	nop
 80043b6:	370c      	adds	r7, #12
 80043b8:	46bd      	mov	sp, r7
 80043ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043be:	4770      	bx	lr

080043c0 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H5, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC clock cycles (fADC)
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80043c0:	b480      	push	{r7}
 80043c2:	b087      	sub	sp, #28
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	60f8      	str	r0, [r7, #12]
 80043c8:	60b9      	str	r1, [r7, #8]
 80043ca:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	3330      	adds	r3, #48	@ 0x30
 80043d0:	461a      	mov	r2, r3
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	0a1b      	lsrs	r3, r3, #8
 80043d6:	009b      	lsls	r3, r3, #2
 80043d8:	f003 030c 	and.w	r3, r3, #12
 80043dc:	4413      	add	r3, r2
 80043de:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	681a      	ldr	r2, [r3, #0]
 80043e4:	68bb      	ldr	r3, [r7, #8]
 80043e6:	f003 031f 	and.w	r3, r3, #31
 80043ea:	211f      	movs	r1, #31
 80043ec:	fa01 f303 	lsl.w	r3, r1, r3
 80043f0:	43db      	mvns	r3, r3
 80043f2:	401a      	ands	r2, r3
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	0e9b      	lsrs	r3, r3, #26
 80043f8:	f003 011f 	and.w	r1, r3, #31
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	f003 031f 	and.w	r3, r3, #31
 8004402:	fa01 f303 	lsl.w	r3, r1, r3
 8004406:	431a      	orrs	r2, r3
 8004408:	697b      	ldr	r3, [r7, #20]
 800440a:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800440c:	bf00      	nop
 800440e:	371c      	adds	r7, #28
 8004410:	46bd      	mov	sp, r7
 8004412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004416:	4770      	bx	lr

08004418 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004418:	b480      	push	{r7}
 800441a:	b087      	sub	sp, #28
 800441c:	af00      	add	r7, sp, #0
 800441e:	60f8      	str	r0, [r7, #12]
 8004420:	60b9      	str	r1, [r7, #8]
 8004422:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	3314      	adds	r3, #20
 8004428:	461a      	mov	r2, r3
 800442a:	68bb      	ldr	r3, [r7, #8]
 800442c:	0e5b      	lsrs	r3, r3, #25
 800442e:	009b      	lsls	r3, r3, #2
 8004430:	f003 0304 	and.w	r3, r3, #4
 8004434:	4413      	add	r3, r2
 8004436:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004438:	697b      	ldr	r3, [r7, #20]
 800443a:	681a      	ldr	r2, [r3, #0]
 800443c:	68bb      	ldr	r3, [r7, #8]
 800443e:	0d1b      	lsrs	r3, r3, #20
 8004440:	f003 031f 	and.w	r3, r3, #31
 8004444:	2107      	movs	r1, #7
 8004446:	fa01 f303 	lsl.w	r3, r1, r3
 800444a:	43db      	mvns	r3, r3
 800444c:	401a      	ands	r2, r3
 800444e:	68bb      	ldr	r3, [r7, #8]
 8004450:	0d1b      	lsrs	r3, r3, #20
 8004452:	f003 031f 	and.w	r3, r3, #31
 8004456:	6879      	ldr	r1, [r7, #4]
 8004458:	fa01 f303 	lsl.w	r3, r1, r3
 800445c:	431a      	orrs	r2, r3
 800445e:	697b      	ldr	r3, [r7, #20]
 8004460:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004462:	bf00      	nop
 8004464:	371c      	adds	r7, #28
 8004466:	46bd      	mov	sp, r7
 8004468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446c:	4770      	bx	lr
	...

08004470 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004470:	b480      	push	{r7}
 8004472:	b085      	sub	sp, #20
 8004474:	af00      	add	r7, sp, #0
 8004476:	60f8      	str	r0, [r7, #12]
 8004478:	60b9      	str	r1, [r7, #8]
 800447a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8004482:	68bb      	ldr	r3, [r7, #8]
 8004484:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004488:	43db      	mvns	r3, r3
 800448a:	401a      	ands	r2, r3
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	f003 0318 	and.w	r3, r3, #24
 8004492:	4908      	ldr	r1, [pc, #32]	@ (80044b4 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004494:	40d9      	lsrs	r1, r3
 8004496:	68bb      	ldr	r3, [r7, #8]
 8004498:	400b      	ands	r3, r1
 800449a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800449e:	431a      	orrs	r2, r3
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80044a6:	bf00      	nop
 80044a8:	3714      	adds	r7, #20
 80044aa:	46bd      	mov	sp, r7
 80044ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b0:	4770      	bx	lr
 80044b2:	bf00      	nop
 80044b4:	000fffff 	.word	0x000fffff

080044b8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80044b8:	b480      	push	{r7}
 80044ba:	b083      	sub	sp, #12
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	689b      	ldr	r3, [r3, #8]
 80044c4:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80044c8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80044cc:	687a      	ldr	r2, [r7, #4]
 80044ce:	6093      	str	r3, [r2, #8]
}
 80044d0:	bf00      	nop
 80044d2:	370c      	adds	r7, #12
 80044d4:	46bd      	mov	sp, r7
 80044d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044da:	4770      	bx	lr

080044dc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80044dc:	b480      	push	{r7}
 80044de:	b083      	sub	sp, #12
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	689b      	ldr	r3, [r3, #8]
 80044e8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80044ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80044f0:	d101      	bne.n	80044f6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80044f2:	2301      	movs	r3, #1
 80044f4:	e000      	b.n	80044f8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80044f6:	2300      	movs	r3, #0
}
 80044f8:	4618      	mov	r0, r3
 80044fa:	370c      	adds	r7, #12
 80044fc:	46bd      	mov	sp, r7
 80044fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004502:	4770      	bx	lr

08004504 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004504:	b480      	push	{r7}
 8004506:	b083      	sub	sp, #12
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	689b      	ldr	r3, [r3, #8]
 8004510:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8004514:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004518:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004520:	bf00      	nop
 8004522:	370c      	adds	r7, #12
 8004524:	46bd      	mov	sp, r7
 8004526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452a:	4770      	bx	lr

0800452c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800452c:	b480      	push	{r7}
 800452e:	b083      	sub	sp, #12
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	689b      	ldr	r3, [r3, #8]
 8004538:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800453c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004540:	d101      	bne.n	8004546 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8004542:	2301      	movs	r3, #1
 8004544:	e000      	b.n	8004548 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004546:	2300      	movs	r3, #0
}
 8004548:	4618      	mov	r0, r3
 800454a:	370c      	adds	r7, #12
 800454c:	46bd      	mov	sp, r7
 800454e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004552:	4770      	bx	lr

08004554 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004554:	b480      	push	{r7}
 8004556:	b083      	sub	sp, #12
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	689b      	ldr	r3, [r3, #8]
 8004560:	f003 0301 	and.w	r3, r3, #1
 8004564:	2b01      	cmp	r3, #1
 8004566:	d101      	bne.n	800456c <LL_ADC_IsEnabled+0x18>
 8004568:	2301      	movs	r3, #1
 800456a:	e000      	b.n	800456e <LL_ADC_IsEnabled+0x1a>
 800456c:	2300      	movs	r3, #0
}
 800456e:	4618      	mov	r0, r3
 8004570:	370c      	adds	r7, #12
 8004572:	46bd      	mov	sp, r7
 8004574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004578:	4770      	bx	lr

0800457a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800457a:	b480      	push	{r7}
 800457c:	b083      	sub	sp, #12
 800457e:	af00      	add	r7, sp, #0
 8004580:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	689b      	ldr	r3, [r3, #8]
 8004586:	f003 0304 	and.w	r3, r3, #4
 800458a:	2b04      	cmp	r3, #4
 800458c:	d101      	bne.n	8004592 <LL_ADC_REG_IsConversionOngoing+0x18>
 800458e:	2301      	movs	r3, #1
 8004590:	e000      	b.n	8004594 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004592:	2300      	movs	r3, #0
}
 8004594:	4618      	mov	r0, r3
 8004596:	370c      	adds	r7, #12
 8004598:	46bd      	mov	sp, r7
 800459a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459e:	4770      	bx	lr

080045a0 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80045a0:	b480      	push	{r7}
 80045a2:	b083      	sub	sp, #12
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	689b      	ldr	r3, [r3, #8]
 80045ac:	f003 0308 	and.w	r3, r3, #8
 80045b0:	2b08      	cmp	r3, #8
 80045b2:	d101      	bne.n	80045b8 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80045b4:	2301      	movs	r3, #1
 80045b6:	e000      	b.n	80045ba <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80045b8:	2300      	movs	r3, #0
}
 80045ba:	4618      	mov	r0, r3
 80045bc:	370c      	adds	r7, #12
 80045be:	46bd      	mov	sp, r7
 80045c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c4:	4770      	bx	lr
	...

080045c8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80045c8:	b590      	push	{r4, r7, lr}
 80045ca:	b089      	sub	sp, #36	@ 0x24
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80045d0:	2300      	movs	r3, #0
 80045d2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80045d4:	2300      	movs	r3, #0
 80045d6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d101      	bne.n	80045e2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80045de:	2301      	movs	r3, #1
 80045e0:	e136      	b.n	8004850 <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	691b      	ldr	r3, [r3, #16]
 80045e6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d109      	bne.n	8004604 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80045f0:	6878      	ldr	r0, [r7, #4]
 80045f2:	f7ff f807 	bl	8003604 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2200      	movs	r2, #0
 80045fa:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2200      	movs	r2, #0
 8004600:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4618      	mov	r0, r3
 800460a:	f7ff ff67 	bl	80044dc <LL_ADC_IsDeepPowerDownEnabled>
 800460e:	4603      	mov	r3, r0
 8004610:	2b00      	cmp	r3, #0
 8004612:	d004      	beq.n	800461e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4618      	mov	r0, r3
 800461a:	f7ff ff4d 	bl	80044b8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4618      	mov	r0, r3
 8004624:	f7ff ff82 	bl	800452c <LL_ADC_IsInternalRegulatorEnabled>
 8004628:	4603      	mov	r3, r0
 800462a:	2b00      	cmp	r3, #0
 800462c:	d115      	bne.n	800465a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4618      	mov	r0, r3
 8004634:	f7ff ff66 	bl	8004504 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004638:	4b87      	ldr	r3, [pc, #540]	@ (8004858 <HAL_ADC_Init+0x290>)
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	099b      	lsrs	r3, r3, #6
 800463e:	4a87      	ldr	r2, [pc, #540]	@ (800485c <HAL_ADC_Init+0x294>)
 8004640:	fba2 2303 	umull	r2, r3, r2, r3
 8004644:	099b      	lsrs	r3, r3, #6
 8004646:	3301      	adds	r3, #1
 8004648:	005b      	lsls	r3, r3, #1
 800464a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800464c:	e002      	b.n	8004654 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	3b01      	subs	r3, #1
 8004652:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d1f9      	bne.n	800464e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4618      	mov	r0, r3
 8004660:	f7ff ff64 	bl	800452c <LL_ADC_IsInternalRegulatorEnabled>
 8004664:	4603      	mov	r3, r0
 8004666:	2b00      	cmp	r3, #0
 8004668:	d10d      	bne.n	8004686 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800466e:	f043 0210 	orr.w	r2, r3, #16
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800467a:	f043 0201 	orr.w	r2, r3, #1
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004682:	2301      	movs	r3, #1
 8004684:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	4618      	mov	r0, r3
 800468c:	f7ff ff75 	bl	800457a <LL_ADC_REG_IsConversionOngoing>
 8004690:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004696:	f003 0310 	and.w	r3, r3, #16
 800469a:	2b00      	cmp	r3, #0
 800469c:	f040 80cf 	bne.w	800483e <HAL_ADC_Init+0x276>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	f040 80cb 	bne.w	800483e <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046ac:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80046b0:	f043 0202 	orr.w	r2, r3, #2
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4618      	mov	r0, r3
 80046be:	f7ff ff49 	bl	8004554 <LL_ADC_IsEnabled>
 80046c2:	4603      	mov	r3, r0
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d110      	bne.n	80046ea <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80046c8:	4865      	ldr	r0, [pc, #404]	@ (8004860 <HAL_ADC_Init+0x298>)
 80046ca:	f7ff ff43 	bl	8004554 <LL_ADC_IsEnabled>
 80046ce:	4604      	mov	r4, r0
 80046d0:	4864      	ldr	r0, [pc, #400]	@ (8004864 <HAL_ADC_Init+0x29c>)
 80046d2:	f7ff ff3f 	bl	8004554 <LL_ADC_IsEnabled>
 80046d6:	4603      	mov	r3, r0
 80046d8:	4323      	orrs	r3, r4
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d105      	bne.n	80046ea <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	685b      	ldr	r3, [r3, #4]
 80046e2:	4619      	mov	r1, r3
 80046e4:	4860      	ldr	r0, [pc, #384]	@ (8004868 <HAL_ADC_Init+0x2a0>)
 80046e6:	f7ff fd73 	bl	80041d0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	7e5b      	ldrb	r3, [r3, #25]
 80046ee:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80046f4:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80046fa:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8004700:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004708:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800470a:	4313      	orrs	r3, r2
 800470c:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004714:	2b01      	cmp	r3, #1
 8004716:	d106      	bne.n	8004726 <HAL_ADC_Init+0x15e>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800471c:	3b01      	subs	r3, #1
 800471e:	045b      	lsls	r3, r3, #17
 8004720:	69ba      	ldr	r2, [r7, #24]
 8004722:	4313      	orrs	r3, r2
 8004724:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800472a:	2b00      	cmp	r3, #0
 800472c:	d009      	beq.n	8004742 <HAL_ADC_Init+0x17a>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004732:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800473a:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800473c:	69ba      	ldr	r2, [r7, #24]
 800473e:	4313      	orrs	r3, r2
 8004740:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	68da      	ldr	r2, [r3, #12]
 8004748:	4b48      	ldr	r3, [pc, #288]	@ (800486c <HAL_ADC_Init+0x2a4>)
 800474a:	4013      	ands	r3, r2
 800474c:	687a      	ldr	r2, [r7, #4]
 800474e:	6812      	ldr	r2, [r2, #0]
 8004750:	69b9      	ldr	r1, [r7, #24]
 8004752:	430b      	orrs	r3, r1
 8004754:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	691b      	ldr	r3, [r3, #16]
 800475c:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	430a      	orrs	r2, r1
 800476a:	611a      	str	r2, [r3, #16]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4618      	mov	r0, r3
 8004772:	f7ff ff15 	bl	80045a0 <LL_ADC_INJ_IsConversionOngoing>
 8004776:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004778:	697b      	ldr	r3, [r7, #20]
 800477a:	2b00      	cmp	r3, #0
 800477c:	d13d      	bne.n	80047fa <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800477e:	693b      	ldr	r3, [r7, #16]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d13a      	bne.n	80047fa <HAL_ADC_Init+0x232>
       )
    {
      tmp_cfgr = (
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	7e1b      	ldrb	r3, [r3, #24]
 8004788:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004790:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (
 8004792:	4313      	orrs	r3, r2
 8004794:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	68db      	ldr	r3, [r3, #12]
 800479c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80047a0:	f023 0302 	bic.w	r3, r3, #2
 80047a4:	687a      	ldr	r2, [r7, #4]
 80047a6:	6812      	ldr	r2, [r2, #0]
 80047a8:	69b9      	ldr	r1, [r7, #24]
 80047aa:	430b      	orrs	r3, r1
 80047ac:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80047b4:	2b01      	cmp	r3, #1
 80047b6:	d118      	bne.n	80047ea <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	691b      	ldr	r3, [r3, #16]
 80047be:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80047c2:	f023 0304 	bic.w	r3, r3, #4
 80047c6:	687a      	ldr	r2, [r7, #4]
 80047c8:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 80047ca:	687a      	ldr	r2, [r7, #4]
 80047cc:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80047ce:	4311      	orrs	r1, r2
 80047d0:	687a      	ldr	r2, [r7, #4]
 80047d2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80047d4:	4311      	orrs	r1, r2
 80047d6:	687a      	ldr	r2, [r7, #4]
 80047d8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80047da:	430a      	orrs	r2, r1
 80047dc:	431a      	orrs	r2, r3
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f042 0201 	orr.w	r2, r2, #1
 80047e6:	611a      	str	r2, [r3, #16]
 80047e8:	e007      	b.n	80047fa <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	691a      	ldr	r2, [r3, #16]
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f022 0201 	bic.w	r2, r2, #1
 80047f8:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	691b      	ldr	r3, [r3, #16]
 80047fe:	2b01      	cmp	r3, #1
 8004800:	d10c      	bne.n	800481c <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004808:	f023 010f 	bic.w	r1, r3, #15
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	69db      	ldr	r3, [r3, #28]
 8004810:	1e5a      	subs	r2, r3, #1
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	430a      	orrs	r2, r1
 8004818:	631a      	str	r2, [r3, #48]	@ 0x30
 800481a:	e007      	b.n	800482c <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f022 020f 	bic.w	r2, r2, #15
 800482a:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004830:	f023 0303 	bic.w	r3, r3, #3
 8004834:	f043 0201 	orr.w	r2, r3, #1
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	659a      	str	r2, [r3, #88]	@ 0x58
 800483c:	e007      	b.n	800484e <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004842:	f043 0210 	orr.w	r2, r3, #16
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800484a:	2301      	movs	r3, #1
 800484c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800484e:	7ffb      	ldrb	r3, [r7, #31]
}
 8004850:	4618      	mov	r0, r3
 8004852:	3724      	adds	r7, #36	@ 0x24
 8004854:	46bd      	mov	sp, r7
 8004856:	bd90      	pop	{r4, r7, pc}
 8004858:	20000008 	.word	0x20000008
 800485c:	053e2d63 	.word	0x053e2d63
 8004860:	42028000 	.word	0x42028000
 8004864:	42028100 	.word	0x42028100
 8004868:	42028300 	.word	0x42028300
 800486c:	fff04007 	.word	0xfff04007

08004870 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8004870:	b580      	push	{r7, lr}
 8004872:	b0b6      	sub	sp, #216	@ 0xd8
 8004874:	af00      	add	r7, sp, #0
 8004876:	6078      	str	r0, [r7, #4]
 8004878:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800487a:	2300      	movs	r3, #0
 800487c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004880:	2300      	movs	r3, #0
 8004882:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800488a:	2b01      	cmp	r3, #1
 800488c:	d101      	bne.n	8004892 <HAL_ADC_ConfigChannel+0x22>
 800488e:	2302      	movs	r3, #2
 8004890:	e3e6      	b.n	8005060 <HAL_ADC_ConfigChannel+0x7f0>
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2201      	movs	r2, #1
 8004896:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4618      	mov	r0, r3
 80048a0:	f7ff fe6b 	bl	800457a <LL_ADC_REG_IsConversionOngoing>
 80048a4:	4603      	mov	r3, r0
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	f040 83cb 	bne.w	8005042 <HAL_ADC_ConfigChannel+0x7d2>
  {
    if ((pConfig->Channel == ADC_CHANNEL_0)
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	2b01      	cmp	r3, #1
 80048b2:	d009      	beq.n	80048c8 <HAL_ADC_ConfigChannel+0x58>
        || ((pConfig->Channel == ADC_CHANNEL_1) && (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)))
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	4ab0      	ldr	r2, [pc, #704]	@ (8004b7c <HAL_ADC_ConfigChannel+0x30c>)
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d109      	bne.n	80048d2 <HAL_ADC_ConfigChannel+0x62>
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	68db      	ldr	r3, [r3, #12]
 80048c2:	4aaf      	ldr	r2, [pc, #700]	@ (8004b80 <HAL_ADC_ConfigChannel+0x310>)
 80048c4:	4293      	cmp	r3, r2
 80048c6:	d104      	bne.n	80048d2 <HAL_ADC_ConfigChannel+0x62>
    {
      LL_ADC_EnableChannel0_GPIO(hadc->Instance);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4618      	mov	r0, r3
 80048ce:	f7ff fcc5 	bl	800425c <LL_ADC_EnableChannel0_GPIO>
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6818      	ldr	r0, [r3, #0]
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	6859      	ldr	r1, [r3, #4]
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	461a      	mov	r2, r3
 80048e0:	f7ff fd6e 	bl	80043c0 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4618      	mov	r0, r3
 80048ea:	f7ff fe46 	bl	800457a <LL_ADC_REG_IsConversionOngoing>
 80048ee:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4618      	mov	r0, r3
 80048f8:	f7ff fe52 	bl	80045a0 <LL_ADC_INJ_IsConversionOngoing>
 80048fc:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004900:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8004904:	2b00      	cmp	r3, #0
 8004906:	f040 81dd 	bne.w	8004cc4 <HAL_ADC_ConfigChannel+0x454>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800490a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800490e:	2b00      	cmp	r3, #0
 8004910:	f040 81d8 	bne.w	8004cc4 <HAL_ADC_ConfigChannel+0x454>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	689b      	ldr	r3, [r3, #8]
 8004918:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800491c:	d10f      	bne.n	800493e <HAL_ADC_ConfigChannel+0xce>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6818      	ldr	r0, [r3, #0]
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	2200      	movs	r2, #0
 8004928:	4619      	mov	r1, r3
 800492a:	f7ff fd75 	bl	8004418 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8004936:	4618      	mov	r0, r3
 8004938:	f7ff fd2f 	bl	800439a <LL_ADC_SetSamplingTimeCommonConfig>
 800493c:	e00e      	b.n	800495c <HAL_ADC_ConfigChannel+0xec>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6818      	ldr	r0, [r3, #0]
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	6819      	ldr	r1, [r3, #0]
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	689b      	ldr	r3, [r3, #8]
 800494a:	461a      	mov	r2, r3
 800494c:	f7ff fd64 	bl	8004418 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	2100      	movs	r1, #0
 8004956:	4618      	mov	r0, r3
 8004958:	f7ff fd1f 	bl	800439a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	695a      	ldr	r2, [r3, #20]
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	68db      	ldr	r3, [r3, #12]
 8004966:	08db      	lsrs	r3, r3, #3
 8004968:	f003 0303 	and.w	r3, r3, #3
 800496c:	005b      	lsls	r3, r3, #1
 800496e:	fa02 f303 	lsl.w	r3, r2, r3
 8004972:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	691b      	ldr	r3, [r3, #16]
 800497a:	2b04      	cmp	r3, #4
 800497c:	d022      	beq.n	80049c4 <HAL_ADC_ConfigChannel+0x154>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6818      	ldr	r0, [r3, #0]
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	6919      	ldr	r1, [r3, #16]
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	681a      	ldr	r2, [r3, #0]
 800498a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800498e:	f7ff fc79 	bl	8004284 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6818      	ldr	r0, [r3, #0]
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	6919      	ldr	r1, [r3, #16]
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	699b      	ldr	r3, [r3, #24]
 800499e:	461a      	mov	r2, r3
 80049a0:	f7ff fcc5 	bl	800432e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6818      	ldr	r0, [r3, #0]
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80049b0:	2b01      	cmp	r3, #1
 80049b2:	d102      	bne.n	80049ba <HAL_ADC_ConfigChannel+0x14a>
 80049b4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80049b8:	e000      	b.n	80049bc <HAL_ADC_ConfigChannel+0x14c>
 80049ba:	2300      	movs	r3, #0
 80049bc:	461a      	mov	r2, r3
 80049be:	f7ff fcd1 	bl	8004364 <LL_ADC_SetOffsetSaturation>
 80049c2:	e17f      	b.n	8004cc4 <HAL_ADC_ConfigChannel+0x454>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	2100      	movs	r1, #0
 80049ca:	4618      	mov	r0, r3
 80049cc:	f7ff fc7e 	bl	80042cc <LL_ADC_GetOffsetChannel>
 80049d0:	4603      	mov	r3, r0
 80049d2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d10a      	bne.n	80049f0 <HAL_ADC_ConfigChannel+0x180>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	2100      	movs	r1, #0
 80049e0:	4618      	mov	r0, r3
 80049e2:	f7ff fc73 	bl	80042cc <LL_ADC_GetOffsetChannel>
 80049e6:	4603      	mov	r3, r0
 80049e8:	0e9b      	lsrs	r3, r3, #26
 80049ea:	f003 021f 	and.w	r2, r3, #31
 80049ee:	e01e      	b.n	8004a2e <HAL_ADC_ConfigChannel+0x1be>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	2100      	movs	r1, #0
 80049f6:	4618      	mov	r0, r3
 80049f8:	f7ff fc68 	bl	80042cc <LL_ADC_GetOffsetChannel>
 80049fc:	4603      	mov	r3, r0
 80049fe:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a02:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004a06:	fa93 f3a3 	rbit	r3, r3
 8004a0a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  return result;
 8004a0e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004a12:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  if (value == 0U)
 8004a16:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d101      	bne.n	8004a22 <HAL_ADC_ConfigChannel+0x1b2>
    return 32U;
 8004a1e:	2320      	movs	r3, #32
 8004a20:	e004      	b.n	8004a2c <HAL_ADC_ConfigChannel+0x1bc>
  return __builtin_clz(value);
 8004a22:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004a26:	fab3 f383 	clz	r3, r3
 8004a2a:	b2db      	uxtb	r3, r3
 8004a2c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d105      	bne.n	8004a46 <HAL_ADC_ConfigChannel+0x1d6>
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	0e9b      	lsrs	r3, r3, #26
 8004a40:	f003 031f 	and.w	r3, r3, #31
 8004a44:	e018      	b.n	8004a78 <HAL_ADC_ConfigChannel+0x208>
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a4e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004a52:	fa93 f3a3 	rbit	r3, r3
 8004a56:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8004a5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004a5e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8004a62:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d101      	bne.n	8004a6e <HAL_ADC_ConfigChannel+0x1fe>
    return 32U;
 8004a6a:	2320      	movs	r3, #32
 8004a6c:	e004      	b.n	8004a78 <HAL_ADC_ConfigChannel+0x208>
  return __builtin_clz(value);
 8004a6e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004a72:	fab3 f383 	clz	r3, r3
 8004a76:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004a78:	429a      	cmp	r2, r3
 8004a7a:	d106      	bne.n	8004a8a <HAL_ADC_ConfigChannel+0x21a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	2200      	movs	r2, #0
 8004a82:	2100      	movs	r1, #0
 8004a84:	4618      	mov	r0, r3
 8004a86:	f7ff fc37 	bl	80042f8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	2101      	movs	r1, #1
 8004a90:	4618      	mov	r0, r3
 8004a92:	f7ff fc1b 	bl	80042cc <LL_ADC_GetOffsetChannel>
 8004a96:	4603      	mov	r3, r0
 8004a98:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d10a      	bne.n	8004ab6 <HAL_ADC_ConfigChannel+0x246>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	2101      	movs	r1, #1
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	f7ff fc10 	bl	80042cc <LL_ADC_GetOffsetChannel>
 8004aac:	4603      	mov	r3, r0
 8004aae:	0e9b      	lsrs	r3, r3, #26
 8004ab0:	f003 021f 	and.w	r2, r3, #31
 8004ab4:	e01e      	b.n	8004af4 <HAL_ADC_ConfigChannel+0x284>
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	2101      	movs	r1, #1
 8004abc:	4618      	mov	r0, r3
 8004abe:	f7ff fc05 	bl	80042cc <LL_ADC_GetOffsetChannel>
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ac8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004acc:	fa93 f3a3 	rbit	r3, r3
 8004ad0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8004ad4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004ad8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8004adc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d101      	bne.n	8004ae8 <HAL_ADC_ConfigChannel+0x278>
    return 32U;
 8004ae4:	2320      	movs	r3, #32
 8004ae6:	e004      	b.n	8004af2 <HAL_ADC_ConfigChannel+0x282>
  return __builtin_clz(value);
 8004ae8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004aec:	fab3 f383 	clz	r3, r3
 8004af0:	b2db      	uxtb	r3, r3
 8004af2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d105      	bne.n	8004b0c <HAL_ADC_ConfigChannel+0x29c>
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	0e9b      	lsrs	r3, r3, #26
 8004b06:	f003 031f 	and.w	r3, r3, #31
 8004b0a:	e018      	b.n	8004b3e <HAL_ADC_ConfigChannel+0x2ce>
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b14:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004b18:	fa93 f3a3 	rbit	r3, r3
 8004b1c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8004b20:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004b24:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8004b28:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d101      	bne.n	8004b34 <HAL_ADC_ConfigChannel+0x2c4>
    return 32U;
 8004b30:	2320      	movs	r3, #32
 8004b32:	e004      	b.n	8004b3e <HAL_ADC_ConfigChannel+0x2ce>
  return __builtin_clz(value);
 8004b34:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004b38:	fab3 f383 	clz	r3, r3
 8004b3c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004b3e:	429a      	cmp	r2, r3
 8004b40:	d106      	bne.n	8004b50 <HAL_ADC_ConfigChannel+0x2e0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	2200      	movs	r2, #0
 8004b48:	2101      	movs	r1, #1
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	f7ff fbd4 	bl	80042f8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	2102      	movs	r1, #2
 8004b56:	4618      	mov	r0, r3
 8004b58:	f7ff fbb8 	bl	80042cc <LL_ADC_GetOffsetChannel>
 8004b5c:	4603      	mov	r3, r0
 8004b5e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d10e      	bne.n	8004b84 <HAL_ADC_ConfigChannel+0x314>
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	2102      	movs	r1, #2
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	f7ff fbad 	bl	80042cc <LL_ADC_GetOffsetChannel>
 8004b72:	4603      	mov	r3, r0
 8004b74:	0e9b      	lsrs	r3, r3, #26
 8004b76:	f003 021f 	and.w	r2, r3, #31
 8004b7a:	e022      	b.n	8004bc2 <HAL_ADC_ConfigChannel+0x352>
 8004b7c:	04300002 	.word	0x04300002
 8004b80:	407f0000 	.word	0x407f0000
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	2102      	movs	r1, #2
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	f7ff fb9e 	bl	80042cc <LL_ADC_GetOffsetChannel>
 8004b90:	4603      	mov	r3, r0
 8004b92:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b96:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004b9a:	fa93 f3a3 	rbit	r3, r3
 8004b9e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8004ba2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004ba6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8004baa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d101      	bne.n	8004bb6 <HAL_ADC_ConfigChannel+0x346>
    return 32U;
 8004bb2:	2320      	movs	r3, #32
 8004bb4:	e004      	b.n	8004bc0 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 8004bb6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004bba:	fab3 f383 	clz	r3, r3
 8004bbe:	b2db      	uxtb	r3, r3
 8004bc0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d105      	bne.n	8004bda <HAL_ADC_ConfigChannel+0x36a>
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	0e9b      	lsrs	r3, r3, #26
 8004bd4:	f003 031f 	and.w	r3, r3, #31
 8004bd8:	e016      	b.n	8004c08 <HAL_ADC_ConfigChannel+0x398>
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004be2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004be6:	fa93 f3a3 	rbit	r3, r3
 8004bea:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8004bec:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004bee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8004bf2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d101      	bne.n	8004bfe <HAL_ADC_ConfigChannel+0x38e>
    return 32U;
 8004bfa:	2320      	movs	r3, #32
 8004bfc:	e004      	b.n	8004c08 <HAL_ADC_ConfigChannel+0x398>
  return __builtin_clz(value);
 8004bfe:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004c02:	fab3 f383 	clz	r3, r3
 8004c06:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004c08:	429a      	cmp	r2, r3
 8004c0a:	d106      	bne.n	8004c1a <HAL_ADC_ConfigChannel+0x3aa>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	2200      	movs	r2, #0
 8004c12:	2102      	movs	r1, #2
 8004c14:	4618      	mov	r0, r3
 8004c16:	f7ff fb6f 	bl	80042f8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	2103      	movs	r1, #3
 8004c20:	4618      	mov	r0, r3
 8004c22:	f7ff fb53 	bl	80042cc <LL_ADC_GetOffsetChannel>
 8004c26:	4603      	mov	r3, r0
 8004c28:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d10a      	bne.n	8004c46 <HAL_ADC_ConfigChannel+0x3d6>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	2103      	movs	r1, #3
 8004c36:	4618      	mov	r0, r3
 8004c38:	f7ff fb48 	bl	80042cc <LL_ADC_GetOffsetChannel>
 8004c3c:	4603      	mov	r3, r0
 8004c3e:	0e9b      	lsrs	r3, r3, #26
 8004c40:	f003 021f 	and.w	r2, r3, #31
 8004c44:	e017      	b.n	8004c76 <HAL_ADC_ConfigChannel+0x406>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	2103      	movs	r1, #3
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	f7ff fb3d 	bl	80042cc <LL_ADC_GetOffsetChannel>
 8004c52:	4603      	mov	r3, r0
 8004c54:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c56:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c58:	fa93 f3a3 	rbit	r3, r3
 8004c5c:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8004c5e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004c60:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8004c62:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d101      	bne.n	8004c6c <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8004c68:	2320      	movs	r3, #32
 8004c6a:	e003      	b.n	8004c74 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8004c6c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004c6e:	fab3 f383 	clz	r3, r3
 8004c72:	b2db      	uxtb	r3, r3
 8004c74:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d105      	bne.n	8004c8e <HAL_ADC_ConfigChannel+0x41e>
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	0e9b      	lsrs	r3, r3, #26
 8004c88:	f003 031f 	and.w	r3, r3, #31
 8004c8c:	e011      	b.n	8004cb2 <HAL_ADC_ConfigChannel+0x442>
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c94:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004c96:	fa93 f3a3 	rbit	r3, r3
 8004c9a:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8004c9c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004c9e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8004ca0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d101      	bne.n	8004caa <HAL_ADC_ConfigChannel+0x43a>
    return 32U;
 8004ca6:	2320      	movs	r3, #32
 8004ca8:	e003      	b.n	8004cb2 <HAL_ADC_ConfigChannel+0x442>
  return __builtin_clz(value);
 8004caa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004cac:	fab3 f383 	clz	r3, r3
 8004cb0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004cb2:	429a      	cmp	r2, r3
 8004cb4:	d106      	bne.n	8004cc4 <HAL_ADC_ConfigChannel+0x454>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	2103      	movs	r1, #3
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	f7ff fb1a 	bl	80042f8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	4618      	mov	r0, r3
 8004cca:	f7ff fc43 	bl	8004554 <LL_ADC_IsEnabled>
 8004cce:	4603      	mov	r3, r0
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	f040 813f 	bne.w	8004f54 <HAL_ADC_ConfigChannel+0x6e4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6818      	ldr	r0, [r3, #0]
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	6819      	ldr	r1, [r3, #0]
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	68db      	ldr	r3, [r3, #12]
 8004ce2:	461a      	mov	r2, r3
 8004ce4:	f7ff fbc4 	bl	8004470 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	68db      	ldr	r3, [r3, #12]
 8004cec:	4a8e      	ldr	r2, [pc, #568]	@ (8004f28 <HAL_ADC_ConfigChannel+0x6b8>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	f040 8130 	bne.w	8004f54 <HAL_ADC_ConfigChannel+0x6e4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d10b      	bne.n	8004d1c <HAL_ADC_ConfigChannel+0x4ac>
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	0e9b      	lsrs	r3, r3, #26
 8004d0a:	3301      	adds	r3, #1
 8004d0c:	f003 031f 	and.w	r3, r3, #31
 8004d10:	2b09      	cmp	r3, #9
 8004d12:	bf94      	ite	ls
 8004d14:	2301      	movls	r3, #1
 8004d16:	2300      	movhi	r3, #0
 8004d18:	b2db      	uxtb	r3, r3
 8004d1a:	e019      	b.n	8004d50 <HAL_ADC_ConfigChannel+0x4e0>
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d22:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004d24:	fa93 f3a3 	rbit	r3, r3
 8004d28:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8004d2a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004d2c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8004d2e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d101      	bne.n	8004d38 <HAL_ADC_ConfigChannel+0x4c8>
    return 32U;
 8004d34:	2320      	movs	r3, #32
 8004d36:	e003      	b.n	8004d40 <HAL_ADC_ConfigChannel+0x4d0>
  return __builtin_clz(value);
 8004d38:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004d3a:	fab3 f383 	clz	r3, r3
 8004d3e:	b2db      	uxtb	r3, r3
 8004d40:	3301      	adds	r3, #1
 8004d42:	f003 031f 	and.w	r3, r3, #31
 8004d46:	2b09      	cmp	r3, #9
 8004d48:	bf94      	ite	ls
 8004d4a:	2301      	movls	r3, #1
 8004d4c:	2300      	movhi	r3, #0
 8004d4e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d079      	beq.n	8004e48 <HAL_ADC_ConfigChannel+0x5d8>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d107      	bne.n	8004d70 <HAL_ADC_ConfigChannel+0x500>
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	0e9b      	lsrs	r3, r3, #26
 8004d66:	3301      	adds	r3, #1
 8004d68:	069b      	lsls	r3, r3, #26
 8004d6a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004d6e:	e015      	b.n	8004d9c <HAL_ADC_ConfigChannel+0x52c>
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d76:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004d78:	fa93 f3a3 	rbit	r3, r3
 8004d7c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8004d7e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004d80:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8004d82:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d101      	bne.n	8004d8c <HAL_ADC_ConfigChannel+0x51c>
    return 32U;
 8004d88:	2320      	movs	r3, #32
 8004d8a:	e003      	b.n	8004d94 <HAL_ADC_ConfigChannel+0x524>
  return __builtin_clz(value);
 8004d8c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d8e:	fab3 f383 	clz	r3, r3
 8004d92:	b2db      	uxtb	r3, r3
 8004d94:	3301      	adds	r3, #1
 8004d96:	069b      	lsls	r3, r3, #26
 8004d98:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d109      	bne.n	8004dbc <HAL_ADC_ConfigChannel+0x54c>
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	0e9b      	lsrs	r3, r3, #26
 8004dae:	3301      	adds	r3, #1
 8004db0:	f003 031f 	and.w	r3, r3, #31
 8004db4:	2101      	movs	r1, #1
 8004db6:	fa01 f303 	lsl.w	r3, r1, r3
 8004dba:	e017      	b.n	8004dec <HAL_ADC_ConfigChannel+0x57c>
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dc2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004dc4:	fa93 f3a3 	rbit	r3, r3
 8004dc8:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8004dca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004dcc:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8004dce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d101      	bne.n	8004dd8 <HAL_ADC_ConfigChannel+0x568>
    return 32U;
 8004dd4:	2320      	movs	r3, #32
 8004dd6:	e003      	b.n	8004de0 <HAL_ADC_ConfigChannel+0x570>
  return __builtin_clz(value);
 8004dd8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004dda:	fab3 f383 	clz	r3, r3
 8004dde:	b2db      	uxtb	r3, r3
 8004de0:	3301      	adds	r3, #1
 8004de2:	f003 031f 	and.w	r3, r3, #31
 8004de6:	2101      	movs	r1, #1
 8004de8:	fa01 f303 	lsl.w	r3, r1, r3
 8004dec:	ea42 0103 	orr.w	r1, r2, r3
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d10a      	bne.n	8004e12 <HAL_ADC_ConfigChannel+0x5a2>
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	0e9b      	lsrs	r3, r3, #26
 8004e02:	3301      	adds	r3, #1
 8004e04:	f003 021f 	and.w	r2, r3, #31
 8004e08:	4613      	mov	r3, r2
 8004e0a:	005b      	lsls	r3, r3, #1
 8004e0c:	4413      	add	r3, r2
 8004e0e:	051b      	lsls	r3, r3, #20
 8004e10:	e018      	b.n	8004e44 <HAL_ADC_ConfigChannel+0x5d4>
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e1a:	fa93 f3a3 	rbit	r3, r3
 8004e1e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004e20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e22:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8004e24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d101      	bne.n	8004e2e <HAL_ADC_ConfigChannel+0x5be>
    return 32U;
 8004e2a:	2320      	movs	r3, #32
 8004e2c:	e003      	b.n	8004e36 <HAL_ADC_ConfigChannel+0x5c6>
  return __builtin_clz(value);
 8004e2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e30:	fab3 f383 	clz	r3, r3
 8004e34:	b2db      	uxtb	r3, r3
 8004e36:	3301      	adds	r3, #1
 8004e38:	f003 021f 	and.w	r2, r3, #31
 8004e3c:	4613      	mov	r3, r2
 8004e3e:	005b      	lsls	r3, r3, #1
 8004e40:	4413      	add	r3, r2
 8004e42:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004e44:	430b      	orrs	r3, r1
 8004e46:	e080      	b.n	8004f4a <HAL_ADC_ConfigChannel+0x6da>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d107      	bne.n	8004e64 <HAL_ADC_ConfigChannel+0x5f4>
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	0e9b      	lsrs	r3, r3, #26
 8004e5a:	3301      	adds	r3, #1
 8004e5c:	069b      	lsls	r3, r3, #26
 8004e5e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004e62:	e015      	b.n	8004e90 <HAL_ADC_ConfigChannel+0x620>
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e6c:	fa93 f3a3 	rbit	r3, r3
 8004e70:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8004e72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e74:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8004e76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d101      	bne.n	8004e80 <HAL_ADC_ConfigChannel+0x610>
    return 32U;
 8004e7c:	2320      	movs	r3, #32
 8004e7e:	e003      	b.n	8004e88 <HAL_ADC_ConfigChannel+0x618>
  return __builtin_clz(value);
 8004e80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e82:	fab3 f383 	clz	r3, r3
 8004e86:	b2db      	uxtb	r3, r3
 8004e88:	3301      	adds	r3, #1
 8004e8a:	069b      	lsls	r3, r3, #26
 8004e8c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d109      	bne.n	8004eb0 <HAL_ADC_ConfigChannel+0x640>
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	0e9b      	lsrs	r3, r3, #26
 8004ea2:	3301      	adds	r3, #1
 8004ea4:	f003 031f 	and.w	r3, r3, #31
 8004ea8:	2101      	movs	r1, #1
 8004eaa:	fa01 f303 	lsl.w	r3, r1, r3
 8004eae:	e017      	b.n	8004ee0 <HAL_ADC_ConfigChannel+0x670>
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004eb6:	6a3b      	ldr	r3, [r7, #32]
 8004eb8:	fa93 f3a3 	rbit	r3, r3
 8004ebc:	61fb      	str	r3, [r7, #28]
  return result;
 8004ebe:	69fb      	ldr	r3, [r7, #28]
 8004ec0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8004ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d101      	bne.n	8004ecc <HAL_ADC_ConfigChannel+0x65c>
    return 32U;
 8004ec8:	2320      	movs	r3, #32
 8004eca:	e003      	b.n	8004ed4 <HAL_ADC_ConfigChannel+0x664>
  return __builtin_clz(value);
 8004ecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ece:	fab3 f383 	clz	r3, r3
 8004ed2:	b2db      	uxtb	r3, r3
 8004ed4:	3301      	adds	r3, #1
 8004ed6:	f003 031f 	and.w	r3, r3, #31
 8004eda:	2101      	movs	r1, #1
 8004edc:	fa01 f303 	lsl.w	r3, r1, r3
 8004ee0:	ea42 0103 	orr.w	r1, r2, r3
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d10d      	bne.n	8004f0c <HAL_ADC_ConfigChannel+0x69c>
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	0e9b      	lsrs	r3, r3, #26
 8004ef6:	3301      	adds	r3, #1
 8004ef8:	f003 021f 	and.w	r2, r3, #31
 8004efc:	4613      	mov	r3, r2
 8004efe:	005b      	lsls	r3, r3, #1
 8004f00:	4413      	add	r3, r2
 8004f02:	3b1e      	subs	r3, #30
 8004f04:	051b      	lsls	r3, r3, #20
 8004f06:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004f0a:	e01d      	b.n	8004f48 <HAL_ADC_ConfigChannel+0x6d8>
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f12:	697b      	ldr	r3, [r7, #20]
 8004f14:	fa93 f3a3 	rbit	r3, r3
 8004f18:	613b      	str	r3, [r7, #16]
  return result;
 8004f1a:	693b      	ldr	r3, [r7, #16]
 8004f1c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004f1e:	69bb      	ldr	r3, [r7, #24]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d103      	bne.n	8004f2c <HAL_ADC_ConfigChannel+0x6bc>
    return 32U;
 8004f24:	2320      	movs	r3, #32
 8004f26:	e005      	b.n	8004f34 <HAL_ADC_ConfigChannel+0x6c4>
 8004f28:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004f2c:	69bb      	ldr	r3, [r7, #24]
 8004f2e:	fab3 f383 	clz	r3, r3
 8004f32:	b2db      	uxtb	r3, r3
 8004f34:	3301      	adds	r3, #1
 8004f36:	f003 021f 	and.w	r2, r3, #31
 8004f3a:	4613      	mov	r3, r2
 8004f3c:	005b      	lsls	r3, r3, #1
 8004f3e:	4413      	add	r3, r2
 8004f40:	3b1e      	subs	r3, #30
 8004f42:	051b      	lsls	r3, r3, #20
 8004f44:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004f48:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8004f4a:	683a      	ldr	r2, [r7, #0]
 8004f4c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004f4e:	4619      	mov	r1, r3
 8004f50:	f7ff fa62 	bl	8004418 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	681a      	ldr	r2, [r3, #0]
 8004f58:	4b43      	ldr	r3, [pc, #268]	@ (8005068 <HAL_ADC_ConfigChannel+0x7f8>)
 8004f5a:	4013      	ands	r3, r2
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d079      	beq.n	8005054 <HAL_ADC_ConfigChannel+0x7e4>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004f60:	4842      	ldr	r0, [pc, #264]	@ (800506c <HAL_ADC_ConfigChannel+0x7fc>)
 8004f62:	f7ff f95b 	bl	800421c <LL_ADC_GetCommonPathInternalCh>
 8004f66:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	4a40      	ldr	r2, [pc, #256]	@ (8005070 <HAL_ADC_ConfigChannel+0x800>)
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d124      	bne.n	8004fbe <HAL_ADC_ConfigChannel+0x74e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004f74:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004f78:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d11e      	bne.n	8004fbe <HAL_ADC_ConfigChannel+0x74e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4a3b      	ldr	r2, [pc, #236]	@ (8005074 <HAL_ADC_ConfigChannel+0x804>)
 8004f86:	4293      	cmp	r3, r2
 8004f88:	d164      	bne.n	8005054 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004f8a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004f8e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004f92:	4619      	mov	r1, r3
 8004f94:	4835      	ldr	r0, [pc, #212]	@ (800506c <HAL_ADC_ConfigChannel+0x7fc>)
 8004f96:	f7ff f92e 	bl	80041f6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004f9a:	4b37      	ldr	r3, [pc, #220]	@ (8005078 <HAL_ADC_ConfigChannel+0x808>)
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	099b      	lsrs	r3, r3, #6
 8004fa0:	4a36      	ldr	r2, [pc, #216]	@ (800507c <HAL_ADC_ConfigChannel+0x80c>)
 8004fa2:	fba2 2303 	umull	r2, r3, r2, r3
 8004fa6:	099b      	lsrs	r3, r3, #6
 8004fa8:	3301      	adds	r3, #1
 8004faa:	005b      	lsls	r3, r3, #1
 8004fac:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004fae:	e002      	b.n	8004fb6 <HAL_ADC_ConfigChannel+0x746>
          {
            wait_loop_index--;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	3b01      	subs	r3, #1
 8004fb4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d1f9      	bne.n	8004fb0 <HAL_ADC_ConfigChannel+0x740>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004fbc:	e04a      	b.n	8005054 <HAL_ADC_ConfigChannel+0x7e4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	4a2f      	ldr	r2, [pc, #188]	@ (8005080 <HAL_ADC_ConfigChannel+0x810>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d113      	bne.n	8004ff0 <HAL_ADC_ConfigChannel+0x780>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004fc8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004fcc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d10d      	bne.n	8004ff0 <HAL_ADC_ConfigChannel+0x780>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4a2a      	ldr	r2, [pc, #168]	@ (8005084 <HAL_ADC_ConfigChannel+0x814>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d13a      	bne.n	8005054 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004fde:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004fe2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004fe6:	4619      	mov	r1, r3
 8004fe8:	4820      	ldr	r0, [pc, #128]	@ (800506c <HAL_ADC_ConfigChannel+0x7fc>)
 8004fea:	f7ff f904 	bl	80041f6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004fee:	e031      	b.n	8005054 <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	4a24      	ldr	r2, [pc, #144]	@ (8005088 <HAL_ADC_ConfigChannel+0x818>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d113      	bne.n	8005022 <HAL_ADC_ConfigChannel+0x7b2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004ffa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004ffe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005002:	2b00      	cmp	r3, #0
 8005004:	d10d      	bne.n	8005022 <HAL_ADC_ConfigChannel+0x7b2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4a1a      	ldr	r2, [pc, #104]	@ (8005074 <HAL_ADC_ConfigChannel+0x804>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d121      	bne.n	8005054 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005010:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005014:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005018:	4619      	mov	r1, r3
 800501a:	4814      	ldr	r0, [pc, #80]	@ (800506c <HAL_ADC_ConfigChannel+0x7fc>)
 800501c:	f7ff f8eb 	bl	80041f6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_VREFINT_INSTANCE(hadc))
 8005020:	e018      	b.n	8005054 <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
        }
      }
      else if (pConfig->Channel == ADC_CHANNEL_VDDCORE)
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4a19      	ldr	r2, [pc, #100]	@ (800508c <HAL_ADC_ConfigChannel+0x81c>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d113      	bne.n	8005054 <HAL_ADC_ConfigChannel+0x7e4>
      {
        if (ADC_VDDCORE_INSTANCE(hadc))
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4a10      	ldr	r2, [pc, #64]	@ (8005074 <HAL_ADC_ConfigChannel+0x804>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d00e      	beq.n	8005054 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_EnableChannelVDDcore(hadc->Instance);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4618      	mov	r0, r3
 800503c:	f7ff f8fc 	bl	8004238 <LL_ADC_EnableChannelVDDcore>
 8005040:	e008      	b.n	8005054 <HAL_ADC_ConfigChannel+0x7e4>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005046:	f043 0220 	orr.w	r2, r3, #32
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800504e:	2301      	movs	r3, #1
 8005050:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2200      	movs	r2, #0
 8005058:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 800505c:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8005060:	4618      	mov	r0, r3
 8005062:	37d8      	adds	r7, #216	@ 0xd8
 8005064:	46bd      	mov	sp, r7
 8005066:	bd80      	pop	{r7, pc}
 8005068:	80080000 	.word	0x80080000
 800506c:	42028300 	.word	0x42028300
 8005070:	c3210000 	.word	0xc3210000
 8005074:	42028000 	.word	0x42028000
 8005078:	20000008 	.word	0x20000008
 800507c:	053e2d63 	.word	0x053e2d63
 8005080:	43290000 	.word	0x43290000
 8005084:	42028100 	.word	0x42028100
 8005088:	c7520000 	.word	0xc7520000
 800508c:	475a0000 	.word	0x475a0000

08005090 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005090:	b480      	push	{r7}
 8005092:	b085      	sub	sp, #20
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	f003 0307 	and.w	r3, r3, #7
 800509e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80050a0:	4b0c      	ldr	r3, [pc, #48]	@ (80050d4 <__NVIC_SetPriorityGrouping+0x44>)
 80050a2:	68db      	ldr	r3, [r3, #12]
 80050a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80050a6:	68ba      	ldr	r2, [r7, #8]
 80050a8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80050ac:	4013      	ands	r3, r2
 80050ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80050b4:	68bb      	ldr	r3, [r7, #8]
 80050b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80050b8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80050bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80050c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80050c2:	4a04      	ldr	r2, [pc, #16]	@ (80050d4 <__NVIC_SetPriorityGrouping+0x44>)
 80050c4:	68bb      	ldr	r3, [r7, #8]
 80050c6:	60d3      	str	r3, [r2, #12]
}
 80050c8:	bf00      	nop
 80050ca:	3714      	adds	r7, #20
 80050cc:	46bd      	mov	sp, r7
 80050ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d2:	4770      	bx	lr
 80050d4:	e000ed00 	.word	0xe000ed00

080050d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80050d8:	b480      	push	{r7}
 80050da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80050dc:	4b04      	ldr	r3, [pc, #16]	@ (80050f0 <__NVIC_GetPriorityGrouping+0x18>)
 80050de:	68db      	ldr	r3, [r3, #12]
 80050e0:	0a1b      	lsrs	r3, r3, #8
 80050e2:	f003 0307 	and.w	r3, r3, #7
}
 80050e6:	4618      	mov	r0, r3
 80050e8:	46bd      	mov	sp, r7
 80050ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ee:	4770      	bx	lr
 80050f0:	e000ed00 	.word	0xe000ed00

080050f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80050f4:	b480      	push	{r7}
 80050f6:	b083      	sub	sp, #12
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	4603      	mov	r3, r0
 80050fc:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80050fe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005102:	2b00      	cmp	r3, #0
 8005104:	db0b      	blt.n	800511e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005106:	88fb      	ldrh	r3, [r7, #6]
 8005108:	f003 021f 	and.w	r2, r3, #31
 800510c:	4907      	ldr	r1, [pc, #28]	@ (800512c <__NVIC_EnableIRQ+0x38>)
 800510e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005112:	095b      	lsrs	r3, r3, #5
 8005114:	2001      	movs	r0, #1
 8005116:	fa00 f202 	lsl.w	r2, r0, r2
 800511a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800511e:	bf00      	nop
 8005120:	370c      	adds	r7, #12
 8005122:	46bd      	mov	sp, r7
 8005124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005128:	4770      	bx	lr
 800512a:	bf00      	nop
 800512c:	e000e100 	.word	0xe000e100

08005130 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005130:	b480      	push	{r7}
 8005132:	b083      	sub	sp, #12
 8005134:	af00      	add	r7, sp, #0
 8005136:	4603      	mov	r3, r0
 8005138:	6039      	str	r1, [r7, #0]
 800513a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800513c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005140:	2b00      	cmp	r3, #0
 8005142:	db0a      	blt.n	800515a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	b2da      	uxtb	r2, r3
 8005148:	490c      	ldr	r1, [pc, #48]	@ (800517c <__NVIC_SetPriority+0x4c>)
 800514a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800514e:	0112      	lsls	r2, r2, #4
 8005150:	b2d2      	uxtb	r2, r2
 8005152:	440b      	add	r3, r1
 8005154:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005158:	e00a      	b.n	8005170 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	b2da      	uxtb	r2, r3
 800515e:	4908      	ldr	r1, [pc, #32]	@ (8005180 <__NVIC_SetPriority+0x50>)
 8005160:	88fb      	ldrh	r3, [r7, #6]
 8005162:	f003 030f 	and.w	r3, r3, #15
 8005166:	3b04      	subs	r3, #4
 8005168:	0112      	lsls	r2, r2, #4
 800516a:	b2d2      	uxtb	r2, r2
 800516c:	440b      	add	r3, r1
 800516e:	761a      	strb	r2, [r3, #24]
}
 8005170:	bf00      	nop
 8005172:	370c      	adds	r7, #12
 8005174:	46bd      	mov	sp, r7
 8005176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517a:	4770      	bx	lr
 800517c:	e000e100 	.word	0xe000e100
 8005180:	e000ed00 	.word	0xe000ed00

08005184 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005184:	b480      	push	{r7}
 8005186:	b089      	sub	sp, #36	@ 0x24
 8005188:	af00      	add	r7, sp, #0
 800518a:	60f8      	str	r0, [r7, #12]
 800518c:	60b9      	str	r1, [r7, #8]
 800518e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	f003 0307 	and.w	r3, r3, #7
 8005196:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005198:	69fb      	ldr	r3, [r7, #28]
 800519a:	f1c3 0307 	rsb	r3, r3, #7
 800519e:	2b04      	cmp	r3, #4
 80051a0:	bf28      	it	cs
 80051a2:	2304      	movcs	r3, #4
 80051a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80051a6:	69fb      	ldr	r3, [r7, #28]
 80051a8:	3304      	adds	r3, #4
 80051aa:	2b06      	cmp	r3, #6
 80051ac:	d902      	bls.n	80051b4 <NVIC_EncodePriority+0x30>
 80051ae:	69fb      	ldr	r3, [r7, #28]
 80051b0:	3b03      	subs	r3, #3
 80051b2:	e000      	b.n	80051b6 <NVIC_EncodePriority+0x32>
 80051b4:	2300      	movs	r3, #0
 80051b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80051b8:	f04f 32ff 	mov.w	r2, #4294967295
 80051bc:	69bb      	ldr	r3, [r7, #24]
 80051be:	fa02 f303 	lsl.w	r3, r2, r3
 80051c2:	43da      	mvns	r2, r3
 80051c4:	68bb      	ldr	r3, [r7, #8]
 80051c6:	401a      	ands	r2, r3
 80051c8:	697b      	ldr	r3, [r7, #20]
 80051ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80051cc:	f04f 31ff 	mov.w	r1, #4294967295
 80051d0:	697b      	ldr	r3, [r7, #20]
 80051d2:	fa01 f303 	lsl.w	r3, r1, r3
 80051d6:	43d9      	mvns	r1, r3
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80051dc:	4313      	orrs	r3, r2
         );
}
 80051de:	4618      	mov	r0, r3
 80051e0:	3724      	adds	r7, #36	@ 0x24
 80051e2:	46bd      	mov	sp, r7
 80051e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e8:	4770      	bx	lr

080051ea <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80051ea:	b580      	push	{r7, lr}
 80051ec:	b082      	sub	sp, #8
 80051ee:	af00      	add	r7, sp, #0
 80051f0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80051f2:	6878      	ldr	r0, [r7, #4]
 80051f4:	f7ff ff4c 	bl	8005090 <__NVIC_SetPriorityGrouping>
}
 80051f8:	bf00      	nop
 80051fa:	3708      	adds	r7, #8
 80051fc:	46bd      	mov	sp, r7
 80051fe:	bd80      	pop	{r7, pc}

08005200 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005200:	b580      	push	{r7, lr}
 8005202:	b086      	sub	sp, #24
 8005204:	af00      	add	r7, sp, #0
 8005206:	4603      	mov	r3, r0
 8005208:	60b9      	str	r1, [r7, #8]
 800520a:	607a      	str	r2, [r7, #4]
 800520c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800520e:	f7ff ff63 	bl	80050d8 <__NVIC_GetPriorityGrouping>
 8005212:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005214:	687a      	ldr	r2, [r7, #4]
 8005216:	68b9      	ldr	r1, [r7, #8]
 8005218:	6978      	ldr	r0, [r7, #20]
 800521a:	f7ff ffb3 	bl	8005184 <NVIC_EncodePriority>
 800521e:	4602      	mov	r2, r0
 8005220:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005224:	4611      	mov	r1, r2
 8005226:	4618      	mov	r0, r3
 8005228:	f7ff ff82 	bl	8005130 <__NVIC_SetPriority>
}
 800522c:	bf00      	nop
 800522e:	3718      	adds	r7, #24
 8005230:	46bd      	mov	sp, r7
 8005232:	bd80      	pop	{r7, pc}

08005234 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b082      	sub	sp, #8
 8005238:	af00      	add	r7, sp, #0
 800523a:	4603      	mov	r3, r0
 800523c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800523e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005242:	4618      	mov	r0, r3
 8005244:	f7ff ff56 	bl	80050f4 <__NVIC_EnableIRQ>
}
 8005248:	bf00      	nop
 800524a:	3708      	adds	r7, #8
 800524c:	46bd      	mov	sp, r7
 800524e:	bd80      	pop	{r7, pc}

08005250 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005250:	b480      	push	{r7}
 8005252:	b083      	sub	sp, #12
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	3b01      	subs	r3, #1
 800525c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005260:	d301      	bcc.n	8005266 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8005262:	2301      	movs	r3, #1
 8005264:	e00d      	b.n	8005282 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8005266:	4a0a      	ldr	r2, [pc, #40]	@ (8005290 <HAL_SYSTICK_Config+0x40>)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	3b01      	subs	r3, #1
 800526c:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 800526e:	4b08      	ldr	r3, [pc, #32]	@ (8005290 <HAL_SYSTICK_Config+0x40>)
 8005270:	2200      	movs	r2, #0
 8005272:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8005274:	4b06      	ldr	r3, [pc, #24]	@ (8005290 <HAL_SYSTICK_Config+0x40>)
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4a05      	ldr	r2, [pc, #20]	@ (8005290 <HAL_SYSTICK_Config+0x40>)
 800527a:	f043 0303 	orr.w	r3, r3, #3
 800527e:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8005280:	2300      	movs	r3, #0
}
 8005282:	4618      	mov	r0, r3
 8005284:	370c      	adds	r7, #12
 8005286:	46bd      	mov	sp, r7
 8005288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528c:	4770      	bx	lr
 800528e:	bf00      	nop
 8005290:	e000e010 	.word	0xe000e010

08005294 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8005294:	b480      	push	{r7}
 8005296:	b083      	sub	sp, #12
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2b04      	cmp	r3, #4
 80052a0:	d844      	bhi.n	800532c <HAL_SYSTICK_CLKSourceConfig+0x98>
 80052a2:	a201      	add	r2, pc, #4	@ (adr r2, 80052a8 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 80052a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052a8:	080052cb 	.word	0x080052cb
 80052ac:	080052e9 	.word	0x080052e9
 80052b0:	0800530b 	.word	0x0800530b
 80052b4:	0800532d 	.word	0x0800532d
 80052b8:	080052bd 	.word	0x080052bd
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80052bc:	4b1f      	ldr	r3, [pc, #124]	@ (800533c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	4a1e      	ldr	r2, [pc, #120]	@ (800533c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80052c2:	f043 0304 	orr.w	r3, r3, #4
 80052c6:	6013      	str	r3, [r2, #0]
      break;
 80052c8:	e031      	b.n	800532e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80052ca:	4b1c      	ldr	r3, [pc, #112]	@ (800533c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4a1b      	ldr	r2, [pc, #108]	@ (800533c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80052d0:	f023 0304 	bic.w	r3, r3, #4
 80052d4:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 80052d6:	4b1a      	ldr	r3, [pc, #104]	@ (8005340 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80052d8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80052dc:	4a18      	ldr	r2, [pc, #96]	@ (8005340 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80052de:	f023 030c 	bic.w	r3, r3, #12
 80052e2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80052e6:	e022      	b.n	800532e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80052e8:	4b14      	ldr	r3, [pc, #80]	@ (800533c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	4a13      	ldr	r2, [pc, #76]	@ (800533c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80052ee:	f023 0304 	bic.w	r3, r3, #4
 80052f2:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 80052f4:	4b12      	ldr	r3, [pc, #72]	@ (8005340 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80052f6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80052fa:	f023 030c 	bic.w	r3, r3, #12
 80052fe:	4a10      	ldr	r2, [pc, #64]	@ (8005340 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8005300:	f043 0304 	orr.w	r3, r3, #4
 8005304:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8005308:	e011      	b.n	800532e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800530a:	4b0c      	ldr	r3, [pc, #48]	@ (800533c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a0b      	ldr	r2, [pc, #44]	@ (800533c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8005310:	f023 0304 	bic.w	r3, r3, #4
 8005314:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8005316:	4b0a      	ldr	r3, [pc, #40]	@ (8005340 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8005318:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800531c:	f023 030c 	bic.w	r3, r3, #12
 8005320:	4a07      	ldr	r2, [pc, #28]	@ (8005340 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8005322:	f043 0308 	orr.w	r3, r3, #8
 8005326:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800532a:	e000      	b.n	800532e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 800532c:	bf00      	nop
  }
}
 800532e:	bf00      	nop
 8005330:	370c      	adds	r7, #12
 8005332:	46bd      	mov	sp, r7
 8005334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005338:	4770      	bx	lr
 800533a:	bf00      	nop
 800533c:	e000e010 	.word	0xe000e010
 8005340:	44020c00 	.word	0x44020c00

08005344 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8005344:	b480      	push	{r7}
 8005346:	b083      	sub	sp, #12
 8005348:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 800534a:	4b17      	ldr	r3, [pc, #92]	@ (80053a8 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f003 0304 	and.w	r3, r3, #4
 8005352:	2b00      	cmp	r3, #0
 8005354:	d002      	beq.n	800535c <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8005356:	2304      	movs	r3, #4
 8005358:	607b      	str	r3, [r7, #4]
 800535a:	e01e      	b.n	800539a <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 800535c:	4b13      	ldr	r3, [pc, #76]	@ (80053ac <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 800535e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005362:	f003 030c 	and.w	r3, r3, #12
 8005366:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	2b08      	cmp	r3, #8
 800536c:	d00f      	beq.n	800538e <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	2b08      	cmp	r3, #8
 8005372:	d80f      	bhi.n	8005394 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d003      	beq.n	8005382 <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 800537a:	683b      	ldr	r3, [r7, #0]
 800537c:	2b04      	cmp	r3, #4
 800537e:	d003      	beq.n	8005388 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8005380:	e008      	b.n	8005394 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8005382:	2300      	movs	r3, #0
 8005384:	607b      	str	r3, [r7, #4]
        break;
 8005386:	e008      	b.n	800539a <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8005388:	2301      	movs	r3, #1
 800538a:	607b      	str	r3, [r7, #4]
        break;
 800538c:	e005      	b.n	800539a <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 800538e:	2302      	movs	r3, #2
 8005390:	607b      	str	r3, [r7, #4]
        break;
 8005392:	e002      	b.n	800539a <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8005394:	2300      	movs	r3, #0
 8005396:	607b      	str	r3, [r7, #4]
        break;
 8005398:	bf00      	nop
    }
  }
  return systick_source;
 800539a:	687b      	ldr	r3, [r7, #4]
}
 800539c:	4618      	mov	r0, r3
 800539e:	370c      	adds	r7, #12
 80053a0:	46bd      	mov	sp, r7
 80053a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a6:	4770      	bx	lr
 80053a8:	e000e010 	.word	0xe000e010
 80053ac:	44020c00 	.word	0x44020c00

080053b0 <HAL_DCACHE_Init>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHE.
  * @retval HAL status
  */
HAL_StatusTypeDef  HAL_DCACHE_Init(DCACHE_HandleTypeDef *hdcache)
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b084      	sub	sp, #16
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check the DCACHE handle allocation */
  if (hdcache == NULL)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d101      	bne.n	80053c2 <HAL_DCACHE_Init+0x12>
  {
    return HAL_ERROR;
 80053be:	2301      	movs	r3, #1
 80053c0:	e037      	b.n	8005432 <HAL_DCACHE_Init+0x82>

  /* Check the parameters */
  assert_param(IS_DCACHE_ALL_INSTANCE(hdcache->Instance));
  assert_param(IS_DCACHE_READ_BURST_TYPE(hdcache->Init.ReadBurstType));

  if (hdcache->State == HAL_DCACHE_STATE_RESET)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80053c8:	b2db      	uxtb	r3, r3
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d119      	bne.n	8005402 <HAL_DCACHE_Init+0x52>
  {
    /* Init the DCACHE Callback settings with legacy weak */
    hdcache->ErrorCallback                      = HAL_DCACHE_ErrorCallback;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	4a1a      	ldr	r2, [pc, #104]	@ (800543c <HAL_DCACHE_Init+0x8c>)
 80053d2:	609a      	str	r2, [r3, #8]
    hdcache->CleanByAddrCallback                = HAL_DCACHE_CleanByAddrCallback;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	4a1a      	ldr	r2, [pc, #104]	@ (8005440 <HAL_DCACHE_Init+0x90>)
 80053d8:	60da      	str	r2, [r3, #12]
    hdcache->InvalidateByAddrCallback           = HAL_DCACHE_InvalidateByAddrCallback;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	4a19      	ldr	r2, [pc, #100]	@ (8005444 <HAL_DCACHE_Init+0x94>)
 80053de:	611a      	str	r2, [r3, #16]
    hdcache->InvalidateCompleteCallback         = HAL_DCACHE_InvalidateCompleteCallback;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	4a19      	ldr	r2, [pc, #100]	@ (8005448 <HAL_DCACHE_Init+0x98>)
 80053e4:	615a      	str	r2, [r3, #20]
    hdcache->CleanAndInvalidateByAddrCallback   = HAL_DCACHE_CleanAndInvalidateByAddrCallback;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	4a18      	ldr	r2, [pc, #96]	@ (800544c <HAL_DCACHE_Init+0x9c>)
 80053ea:	619a      	str	r2, [r3, #24]

    if (hdcache->MspInitCallback == NULL)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	69db      	ldr	r3, [r3, #28]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d102      	bne.n	80053fa <HAL_DCACHE_Init+0x4a>
    {
      hdcache->MspInitCallback = HAL_DCACHE_MspInit;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	4a16      	ldr	r2, [pc, #88]	@ (8005450 <HAL_DCACHE_Init+0xa0>)
 80053f8:	61da      	str	r2, [r3, #28]
    }

    /* Init the low level hardware */
    hdcache->MspInitCallback(hdcache);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	69db      	ldr	r3, [r3, #28]
 80053fe:	6878      	ldr	r0, [r7, #4]
 8005400:	4798      	blx	r3
  }

  /* Init the error code */
  hdcache->ErrorCode = HAL_DCACHE_ERROR_NONE;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2200      	movs	r2, #0
 8005406:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Init the DCACHE handle state */
  hdcache->State = HAL_DCACHE_STATE_READY;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2201      	movs	r2, #1
 800540c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  /* Set requested read burst type */
  MODIFY_REG(hdcache->Instance->CR, DCACHE_CR_HBURST, hdcache->Init.ReadBurstType);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	685a      	ldr	r2, [r3, #4]
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	430a      	orrs	r2, r1
 8005424:	601a      	str	r2, [r3, #0]

  /* Enable the selected DCACHE peripheral */
  status = HAL_DCACHE_Enable(hdcache);
 8005426:	6878      	ldr	r0, [r7, #4]
 8005428:	f000 f814 	bl	8005454 <HAL_DCACHE_Enable>
 800542c:	4603      	mov	r3, r0
 800542e:	73fb      	strb	r3, [r7, #15]

  return status;
 8005430:	7bfb      	ldrb	r3, [r7, #15]
}
 8005432:	4618      	mov	r0, r3
 8005434:	3710      	adds	r7, #16
 8005436:	46bd      	mov	sp, r7
 8005438:	bd80      	pop	{r7, pc}
 800543a:	bf00      	nop
 800543c:	080054f3 	.word	0x080054f3
 8005440:	080054a3 	.word	0x080054a3
 8005444:	080054b7 	.word	0x080054b7
 8005448:	080054df 	.word	0x080054df
 800544c:	080054cb 	.word	0x080054cb
 8005450:	08003715 	.word	0x08003715

08005454 <HAL_DCACHE_Enable>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCACHE_Enable(DCACHE_HandleTypeDef *hdcache)
{
 8005454:	b480      	push	{r7}
 8005456:	b085      	sub	sp, #20
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800545c:	2300      	movs	r3, #0
 800545e:	73fb      	strb	r3, [r7, #15]

  /* Check the dcache handle allocation */
  if (hdcache == NULL)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d101      	bne.n	800546a <HAL_DCACHE_Enable+0x16>
  {
    return HAL_ERROR;
 8005466:	2301      	movs	r3, #1
 8005468:	e015      	b.n	8005496 <HAL_DCACHE_Enable+0x42>

  /* Check the parameters */
  assert_param(IS_DCACHE_ALL_INSTANCE(hdcache->Instance));

  /* Check no ongoing operation */
  if (READ_BIT(hdcache->Instance->SR, (DCACHE_SR_BUSYF | DCACHE_SR_BUSYCMDF)) != 0U)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	685b      	ldr	r3, [r3, #4]
 8005470:	f003 0309 	and.w	r3, r3, #9
 8005474:	2b00      	cmp	r3, #0
 8005476:	d002      	beq.n	800547e <HAL_DCACHE_Enable+0x2a>
  {
    /* Return busy status */
    status =  HAL_BUSY;
 8005478:	2302      	movs	r3, #2
 800547a:	73fb      	strb	r3, [r7, #15]
 800547c:	e00a      	b.n	8005494 <HAL_DCACHE_Enable+0x40>
  }
  else
  {
    /* Update the error code */
    hdcache->ErrorCode = HAL_DCACHE_ERROR_NONE;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2200      	movs	r2, #0
 8005482:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Enable the selected DCACHE peripheral */
    SET_BIT(hdcache->Instance->CR, DCACHE_CR_EN);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	681a      	ldr	r2, [r3, #0]
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f042 0201 	orr.w	r2, r2, #1
 8005492:	601a      	str	r2, [r3, #0]
  }

  return status;
 8005494:	7bfb      	ldrb	r3, [r7, #15]
}
 8005496:	4618      	mov	r0, r3
 8005498:	3714      	adds	r7, #20
 800549a:	46bd      	mov	sp, r7
 800549c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a0:	4770      	bx	lr

080054a2 <HAL_DCACHE_CleanByAddrCallback>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval None
  */
__weak void HAL_DCACHE_CleanByAddrCallback(DCACHE_HandleTypeDef *hdcache)
{
 80054a2:	b480      	push	{r7}
 80054a4:	b083      	sub	sp, #12
 80054a6:	af00      	add	r7, sp, #0
 80054a8:	6078      	str	r0, [r7, #4]
  UNUSED(hdcache);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DCACHE_CleanByAddrCallback() should be implemented in the user file
   */
}
 80054aa:	bf00      	nop
 80054ac:	370c      	adds	r7, #12
 80054ae:	46bd      	mov	sp, r7
 80054b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b4:	4770      	bx	lr

080054b6 <HAL_DCACHE_InvalidateByAddrCallback>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval None
  */
__weak void HAL_DCACHE_InvalidateByAddrCallback(DCACHE_HandleTypeDef *hdcache)
{
 80054b6:	b480      	push	{r7}
 80054b8:	b083      	sub	sp, #12
 80054ba:	af00      	add	r7, sp, #0
 80054bc:	6078      	str	r0, [r7, #4]
  UNUSED(hdcache);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DCACHE_InvalidateByAddrCallback() should be implemented in the user file
   */
}
 80054be:	bf00      	nop
 80054c0:	370c      	adds	r7, #12
 80054c2:	46bd      	mov	sp, r7
 80054c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c8:	4770      	bx	lr

080054ca <HAL_DCACHE_CleanAndInvalidateByAddrCallback>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval None
  */
__weak void HAL_DCACHE_CleanAndInvalidateByAddrCallback(DCACHE_HandleTypeDef *hdcache)
{
 80054ca:	b480      	push	{r7}
 80054cc:	b083      	sub	sp, #12
 80054ce:	af00      	add	r7, sp, #0
 80054d0:	6078      	str	r0, [r7, #4]
  UNUSED(hdcache);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DCACHE_CleanAndInvalidateByAddrCallback() should be implemented in the user file
   */
}
 80054d2:	bf00      	nop
 80054d4:	370c      	adds	r7, #12
 80054d6:	46bd      	mov	sp, r7
 80054d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054dc:	4770      	bx	lr

080054de <HAL_DCACHE_InvalidateCompleteCallback>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval None
  */
__weak void HAL_DCACHE_InvalidateCompleteCallback(DCACHE_HandleTypeDef *hdcache)
{
 80054de:	b480      	push	{r7}
 80054e0:	b083      	sub	sp, #12
 80054e2:	af00      	add	r7, sp, #0
 80054e4:	6078      	str	r0, [r7, #4]
  UNUSED(hdcache);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DCACHE_InvalidateCompleteCallback() should be implemented in the user file
   */
}
 80054e6:	bf00      	nop
 80054e8:	370c      	adds	r7, #12
 80054ea:	46bd      	mov	sp, r7
 80054ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f0:	4770      	bx	lr

080054f2 <HAL_DCACHE_ErrorCallback>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval None
  */
__weak void HAL_DCACHE_ErrorCallback(DCACHE_HandleTypeDef *hdcache)
{
 80054f2:	b480      	push	{r7}
 80054f4:	b083      	sub	sp, #12
 80054f6:	af00      	add	r7, sp, #0
 80054f8:	6078      	str	r0, [r7, #4]
  UNUSED(hdcache);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DCACHE_ErrorCallback() should be implemented in the user file
   */
}
 80054fa:	bf00      	nop
 80054fc:	370c      	adds	r7, #12
 80054fe:	46bd      	mov	sp, r7
 8005500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005504:	4770      	bx	lr
	...

08005508 <HAL_DMA_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *const hdma)
{
 8005508:	b580      	push	{r7, lr}
 800550a:	b084      	sub	sp, #16
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
 8005510:	f7fe fe2e 	bl	8004170 <HAL_GetTick>
 8005514:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d101      	bne.n	8005520 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 800551c:	2301      	movs	r3, #1
 800551e:	e0f0      	b.n	8005702 <HAL_DMA_Init+0x1fa>
  if (hdma->Init.Mode == DMA_PFCTRL)
  {
    assert_param(IS_DMA_PFREQ_INSTANCE(hdma->Instance));
  }
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	4a79      	ldr	r2, [pc, #484]	@ (800570c <HAL_DMA_Init+0x204>)
 8005526:	4293      	cmp	r3, r2
 8005528:	f000 809f 	beq.w	800566a <HAL_DMA_Init+0x162>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	4a77      	ldr	r2, [pc, #476]	@ (8005710 <HAL_DMA_Init+0x208>)
 8005532:	4293      	cmp	r3, r2
 8005534:	f000 8099 	beq.w	800566a <HAL_DMA_Init+0x162>
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	4a75      	ldr	r2, [pc, #468]	@ (8005714 <HAL_DMA_Init+0x20c>)
 800553e:	4293      	cmp	r3, r2
 8005540:	f000 8093 	beq.w	800566a <HAL_DMA_Init+0x162>
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	4a73      	ldr	r2, [pc, #460]	@ (8005718 <HAL_DMA_Init+0x210>)
 800554a:	4293      	cmp	r3, r2
 800554c:	f000 808d 	beq.w	800566a <HAL_DMA_Init+0x162>
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	4a71      	ldr	r2, [pc, #452]	@ (800571c <HAL_DMA_Init+0x214>)
 8005556:	4293      	cmp	r3, r2
 8005558:	f000 8087 	beq.w	800566a <HAL_DMA_Init+0x162>
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4a6f      	ldr	r2, [pc, #444]	@ (8005720 <HAL_DMA_Init+0x218>)
 8005562:	4293      	cmp	r3, r2
 8005564:	f000 8081 	beq.w	800566a <HAL_DMA_Init+0x162>
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	4a6d      	ldr	r2, [pc, #436]	@ (8005724 <HAL_DMA_Init+0x21c>)
 800556e:	4293      	cmp	r3, r2
 8005570:	d07b      	beq.n	800566a <HAL_DMA_Init+0x162>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	4a6c      	ldr	r2, [pc, #432]	@ (8005728 <HAL_DMA_Init+0x220>)
 8005578:	4293      	cmp	r3, r2
 800557a:	d076      	beq.n	800566a <HAL_DMA_Init+0x162>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	4a6a      	ldr	r2, [pc, #424]	@ (800572c <HAL_DMA_Init+0x224>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d071      	beq.n	800566a <HAL_DMA_Init+0x162>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	4a69      	ldr	r2, [pc, #420]	@ (8005730 <HAL_DMA_Init+0x228>)
 800558c:	4293      	cmp	r3, r2
 800558e:	d06c      	beq.n	800566a <HAL_DMA_Init+0x162>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	4a67      	ldr	r2, [pc, #412]	@ (8005734 <HAL_DMA_Init+0x22c>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d067      	beq.n	800566a <HAL_DMA_Init+0x162>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4a66      	ldr	r2, [pc, #408]	@ (8005738 <HAL_DMA_Init+0x230>)
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d062      	beq.n	800566a <HAL_DMA_Init+0x162>
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	4a64      	ldr	r2, [pc, #400]	@ (800573c <HAL_DMA_Init+0x234>)
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d05d      	beq.n	800566a <HAL_DMA_Init+0x162>
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4a63      	ldr	r2, [pc, #396]	@ (8005740 <HAL_DMA_Init+0x238>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d058      	beq.n	800566a <HAL_DMA_Init+0x162>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	4a61      	ldr	r2, [pc, #388]	@ (8005744 <HAL_DMA_Init+0x23c>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d053      	beq.n	800566a <HAL_DMA_Init+0x162>
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	4a60      	ldr	r2, [pc, #384]	@ (8005748 <HAL_DMA_Init+0x240>)
 80055c8:	4293      	cmp	r3, r2
 80055ca:	d04e      	beq.n	800566a <HAL_DMA_Init+0x162>
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4a5e      	ldr	r2, [pc, #376]	@ (800574c <HAL_DMA_Init+0x244>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d049      	beq.n	800566a <HAL_DMA_Init+0x162>
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	4a5d      	ldr	r2, [pc, #372]	@ (8005750 <HAL_DMA_Init+0x248>)
 80055dc:	4293      	cmp	r3, r2
 80055de:	d044      	beq.n	800566a <HAL_DMA_Init+0x162>
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4a5b      	ldr	r2, [pc, #364]	@ (8005754 <HAL_DMA_Init+0x24c>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d03f      	beq.n	800566a <HAL_DMA_Init+0x162>
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	4a5a      	ldr	r2, [pc, #360]	@ (8005758 <HAL_DMA_Init+0x250>)
 80055f0:	4293      	cmp	r3, r2
 80055f2:	d03a      	beq.n	800566a <HAL_DMA_Init+0x162>
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	4a58      	ldr	r2, [pc, #352]	@ (800575c <HAL_DMA_Init+0x254>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d035      	beq.n	800566a <HAL_DMA_Init+0x162>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	4a57      	ldr	r2, [pc, #348]	@ (8005760 <HAL_DMA_Init+0x258>)
 8005604:	4293      	cmp	r3, r2
 8005606:	d030      	beq.n	800566a <HAL_DMA_Init+0x162>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	4a55      	ldr	r2, [pc, #340]	@ (8005764 <HAL_DMA_Init+0x25c>)
 800560e:	4293      	cmp	r3, r2
 8005610:	d02b      	beq.n	800566a <HAL_DMA_Init+0x162>
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	4a54      	ldr	r2, [pc, #336]	@ (8005768 <HAL_DMA_Init+0x260>)
 8005618:	4293      	cmp	r3, r2
 800561a:	d026      	beq.n	800566a <HAL_DMA_Init+0x162>
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	4a52      	ldr	r2, [pc, #328]	@ (800576c <HAL_DMA_Init+0x264>)
 8005622:	4293      	cmp	r3, r2
 8005624:	d021      	beq.n	800566a <HAL_DMA_Init+0x162>
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	4a51      	ldr	r2, [pc, #324]	@ (8005770 <HAL_DMA_Init+0x268>)
 800562c:	4293      	cmp	r3, r2
 800562e:	d01c      	beq.n	800566a <HAL_DMA_Init+0x162>
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	4a4f      	ldr	r2, [pc, #316]	@ (8005774 <HAL_DMA_Init+0x26c>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d017      	beq.n	800566a <HAL_DMA_Init+0x162>
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	4a4e      	ldr	r2, [pc, #312]	@ (8005778 <HAL_DMA_Init+0x270>)
 8005640:	4293      	cmp	r3, r2
 8005642:	d012      	beq.n	800566a <HAL_DMA_Init+0x162>
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	4a4c      	ldr	r2, [pc, #304]	@ (800577c <HAL_DMA_Init+0x274>)
 800564a:	4293      	cmp	r3, r2
 800564c:	d00d      	beq.n	800566a <HAL_DMA_Init+0x162>
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	4a4b      	ldr	r2, [pc, #300]	@ (8005780 <HAL_DMA_Init+0x278>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d008      	beq.n	800566a <HAL_DMA_Init+0x162>
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	4a49      	ldr	r2, [pc, #292]	@ (8005784 <HAL_DMA_Init+0x27c>)
 800565e:	4293      	cmp	r3, r2
 8005660:	d003      	beq.n	800566a <HAL_DMA_Init+0x162>
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	4a48      	ldr	r2, [pc, #288]	@ (8005788 <HAL_DMA_Init+0x280>)
 8005668:	4293      	cmp	r3, r2
    assert_param(IS_DMA_BURST_LENGTH(hdma->Init.DestBurstLength));
    assert_param(IS_DMA_TRANSFER_ALLOCATED_PORT(hdma->Init.TransferAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2200      	movs	r2, #0
 800566e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Initialize the callbacks */
  if (hdma->State == HAL_DMA_STATE_RESET)
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8005678:	b2db      	uxtb	r3, r3
 800567a:	2b00      	cmp	r3, #0
 800567c:	d10e      	bne.n	800569c <HAL_DMA_Init+0x194>
  {
    /* Clean all callbacks */
    hdma->XferCpltCallback     = NULL;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2200      	movs	r2, #0
 8005682:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->XferHalfCpltCallback = NULL;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2200      	movs	r2, #0
 8005688:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->XferErrorCallback    = NULL;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	2200      	movs	r2, #0
 800568e:	669a      	str	r2, [r3, #104]	@ 0x68
    hdma->XferAbortCallback    = NULL;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2200      	movs	r2, #0
 8005694:	66da      	str	r2, [r3, #108]	@ 0x6c
    hdma->XferSuspendCallback  = NULL;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2200      	movs	r2, #0
 800569a:	671a      	str	r2, [r3, #112]	@ 0x70
  }

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2202      	movs	r2, #2
 80056a0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	695a      	ldr	r2, [r3, #20]
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f042 0206 	orr.w	r2, r2, #6
 80056b2:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 80056b4:	e00f      	b.n	80056d6 <HAL_DMA_Init+0x1ce>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 80056b6:	f7fe fd5b 	bl	8004170 <HAL_GetTick>
 80056ba:	4602      	mov	r2, r0
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	1ad3      	subs	r3, r2, r3
 80056c0:	2b05      	cmp	r3, #5
 80056c2:	d908      	bls.n	80056d6 <HAL_DMA_Init+0x1ce>
    {
      /* Update the DMA channel error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2210      	movs	r2, #16
 80056c8:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Update the DMA channel state */
      hdma->State = HAL_DMA_STATE_ERROR;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	2203      	movs	r2, #3
 80056ce:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 80056d2:	2301      	movs	r3, #1
 80056d4:	e015      	b.n	8005702 <HAL_DMA_Init+0x1fa>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	695b      	ldr	r3, [r3, #20]
 80056dc:	f003 0301 	and.w	r3, r3, #1
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d1e8      	bne.n	80056b6 <HAL_DMA_Init+0x1ae>
    }
  }

  /* Initialize the DMA channel registers */
  DMA_Init(hdma);
 80056e4:	6878      	ldr	r0, [r7, #4]
 80056e6:	f000 fb1f 	bl	8005d28 <DMA_Init>

  /* Update DMA channel operation mode */
  hdma->Mode = hdma->Init.Mode;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	2200      	movs	r2, #0
 80056f6:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_READY;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2201      	movs	r2, #1
 80056fc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8005700:	2300      	movs	r3, #0
}
 8005702:	4618      	mov	r0, r3
 8005704:	3710      	adds	r7, #16
 8005706:	46bd      	mov	sp, r7
 8005708:	bd80      	pop	{r7, pc}
 800570a:	bf00      	nop
 800570c:	40020050 	.word	0x40020050
 8005710:	50020050 	.word	0x50020050
 8005714:	400200d0 	.word	0x400200d0
 8005718:	500200d0 	.word	0x500200d0
 800571c:	40020150 	.word	0x40020150
 8005720:	50020150 	.word	0x50020150
 8005724:	400201d0 	.word	0x400201d0
 8005728:	500201d0 	.word	0x500201d0
 800572c:	40020250 	.word	0x40020250
 8005730:	50020250 	.word	0x50020250
 8005734:	400202d0 	.word	0x400202d0
 8005738:	500202d0 	.word	0x500202d0
 800573c:	40020350 	.word	0x40020350
 8005740:	50020350 	.word	0x50020350
 8005744:	400203d0 	.word	0x400203d0
 8005748:	500203d0 	.word	0x500203d0
 800574c:	40021050 	.word	0x40021050
 8005750:	50021050 	.word	0x50021050
 8005754:	400210d0 	.word	0x400210d0
 8005758:	500210d0 	.word	0x500210d0
 800575c:	40021150 	.word	0x40021150
 8005760:	50021150 	.word	0x50021150
 8005764:	400211d0 	.word	0x400211d0
 8005768:	500211d0 	.word	0x500211d0
 800576c:	40021250 	.word	0x40021250
 8005770:	50021250 	.word	0x50021250
 8005774:	400212d0 	.word	0x400212d0
 8005778:	500212d0 	.word	0x500212d0
 800577c:	40021350 	.word	0x40021350
 8005780:	50021350 	.word	0x50021350
 8005784:	400213d0 	.word	0x400213d0
 8005788:	500213d0 	.word	0x500213d0

0800578c <HAL_DMA_Start_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *const hdma,
                                   uint32_t SrcAddress,
                                   uint32_t DstAddress,
                                   uint32_t SrcDataSize)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b084      	sub	sp, #16
 8005790:	af00      	add	r7, sp, #0
 8005792:	60f8      	str	r0, [r7, #12]
 8005794:	60b9      	str	r1, [r7, #8]
 8005796:	607a      	str	r2, [r7, #4]
 8005798:	603b      	str	r3, [r7, #0]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d101      	bne.n	80057a4 <HAL_DMA_Start_IT+0x18>
  {
    return HAL_ERROR;
 80057a0:	2301      	movs	r3, #1
 80057a2:	e055      	b.n	8005850 <HAL_DMA_Start_IT+0xc4>
  }

  /* Check the DMA Mode is DMA_NORMAL */
  if (hdma->Mode != DMA_NORMAL)
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d001      	beq.n	80057b0 <HAL_DMA_Start_IT+0x24>
  {
    return HAL_ERROR;
 80057ac:	2301      	movs	r3, #1
 80057ae:	e04f      	b.n	8005850 <HAL_DMA_Start_IT+0xc4>

  /* Check the parameters */
  assert_param(IS_DMA_BLOCK_SIZE(SrcDataSize));

  /* Process locked */
  __HAL_LOCK(hdma);
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80057b6:	2b01      	cmp	r3, #1
 80057b8:	d101      	bne.n	80057be <HAL_DMA_Start_IT+0x32>
 80057ba:	2302      	movs	r3, #2
 80057bc:	e048      	b.n	8005850 <HAL_DMA_Start_IT+0xc4>
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	2201      	movs	r2, #1
 80057c2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80057cc:	b2db      	uxtb	r3, r3
 80057ce:	2b01      	cmp	r3, #1
 80057d0:	d136      	bne.n	8005840 <HAL_DMA_Start_IT+0xb4>
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	2202      	movs	r2, #2
 80057d6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	2200      	movs	r2, #0
 80057de:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Configure the source address, destination address, the data size and clear flags */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, SrcDataSize);
 80057e0:	683b      	ldr	r3, [r7, #0]
 80057e2:	687a      	ldr	r2, [r7, #4]
 80057e4:	68b9      	ldr	r1, [r7, #8]
 80057e6:	68f8      	ldr	r0, [r7, #12]
 80057e8:	f000 fa78 	bl	8005cdc <DMA_SetConfig>

    /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
    __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	695a      	ldr	r2, [r3, #20]
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 80057fa:	615a      	str	r2, [r3, #20]

    /* Check half transfer complete callback */
    if (hdma->XferHalfCpltCallback != NULL)
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005800:	2b00      	cmp	r3, #0
 8005802:	d007      	beq.n	8005814 <HAL_DMA_Start_IT+0x88>
    {
      /* If Half Transfer complete callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	695a      	ldr	r2, [r3, #20]
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005812:	615a      	str	r2, [r3, #20]
    }

    /* Check Half suspend callback */
    if (hdma->XferSuspendCallback != NULL)
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005818:	2b00      	cmp	r3, #0
 800581a:	d007      	beq.n	800582c <HAL_DMA_Start_IT+0xa0>
    {
      /* If Transfer suspend callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	695a      	ldr	r2, [r3, #20]
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800582a:	615a      	str	r2, [r3, #20]
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	695a      	ldr	r2, [r3, #20]
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f042 0201 	orr.w	r2, r2, #1
 800583a:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 800583c:	2300      	movs	r3, #0
 800583e:	e007      	b.n	8005850 <HAL_DMA_Start_IT+0xc4>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	2240      	movs	r2, #64	@ 0x40
 8005844:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	2200      	movs	r2, #0
 800584a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 800584e:	2301      	movs	r3, #1
}
 8005850:	4618      	mov	r0, r3
 8005852:	3710      	adds	r7, #16
 8005854:	46bd      	mov	sp, r7
 8005856:	bd80      	pop	{r7, pc}

08005858 <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 8005858:	b580      	push	{r7, lr}
 800585a:	b084      	sub	sp, #16
 800585c:	af00      	add	r7, sp, #0
 800585e:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 8005860:	f7fe fc86 	bl	8004170 <HAL_GetTick>
 8005864:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d101      	bne.n	8005870 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 800586c:	2301      	movs	r3, #1
 800586e:	e06b      	b.n	8005948 <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8005876:	b2db      	uxtb	r3, r3
 8005878:	2b02      	cmp	r3, #2
 800587a:	d008      	beq.n	800588e <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2220      	movs	r2, #32
 8005880:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2200      	movs	r2, #0
 8005886:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 800588a:	2301      	movs	r3, #1
 800588c:	e05c      	b.n	8005948 <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	695a      	ldr	r2, [r3, #20]
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f042 0204 	orr.w	r2, r2, #4
 800589c:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2205      	movs	r2, #5
 80058a2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 80058a6:	e020      	b.n	80058ea <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 80058a8:	f7fe fc62 	bl	8004170 <HAL_GetTick>
 80058ac:	4602      	mov	r2, r0
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	1ad3      	subs	r3, r2, r3
 80058b2:	2b05      	cmp	r3, #5
 80058b4:	d919      	bls.n	80058ea <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058ba:	f043 0210 	orr.w	r2, r3, #16
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2203      	movs	r2, #3
 80058c6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80058ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d003      	beq.n	80058de <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80058da:	2201      	movs	r2, #1
 80058dc:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	2200      	movs	r2, #0
 80058e2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 80058e6:	2301      	movs	r3, #1
 80058e8:	e02e      	b.n	8005948 <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	691b      	ldr	r3, [r3, #16]
 80058f0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d0d7      	beq.n	80058a8 <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	695a      	ldr	r2, [r3, #20]
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f042 0202 	orr.w	r2, r2, #2
 8005906:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2204      	movs	r2, #4
 800590c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8005918:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	2201      	movs	r2, #1
 800591e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005926:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800592a:	2b00      	cmp	r3, #0
 800592c:	d007      	beq.n	800593e <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005932:	2201      	movs	r2, #1
 8005934:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	2200      	movs	r2, #0
 800593c:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2200      	movs	r2, #0
 8005942:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8005946:	2300      	movs	r3, #0
}
 8005948:	4618      	mov	r0, r3
 800594a:	3710      	adds	r7, #16
 800594c:	46bd      	mov	sp, r7
 800594e:	bd80      	pop	{r7, pc}

08005950 <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 8005950:	b480      	push	{r7}
 8005952:	b083      	sub	sp, #12
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2b00      	cmp	r3, #0
 800595c:	d101      	bne.n	8005962 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800595e:	2301      	movs	r3, #1
 8005960:	e019      	b.n	8005996 <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8005968:	b2db      	uxtb	r3, r3
 800596a:	2b02      	cmp	r3, #2
 800596c:	d004      	beq.n	8005978 <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2220      	movs	r2, #32
 8005972:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8005974:	2301      	movs	r3, #1
 8005976:	e00e      	b.n	8005996 <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2204      	movs	r2, #4
 800597c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	695b      	ldr	r3, [r3, #20]
 8005986:	687a      	ldr	r2, [r7, #4]
 8005988:	6812      	ldr	r2, [r2, #0]
 800598a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800598e:	f043 0304 	orr.w	r3, r3, #4
 8005992:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 8005994:	2300      	movs	r3, #0
}
 8005996:	4618      	mov	r0, r3
 8005998:	370c      	adds	r7, #12
 800599a:	46bd      	mov	sp, r7
 800599c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a0:	4770      	bx	lr

080059a2 <HAL_DMA_IRQHandler>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *const hdma)
{
 80059a2:	b580      	push	{r7, lr}
 80059a4:	b086      	sub	sp, #24
 80059a6:	af00      	add	r7, sp, #0
 80059a8:	6078      	str	r0, [r7, #4]
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80059b2:	f023 030f 	bic.w	r3, r3, #15
 80059b6:	617b      	str	r3, [r7, #20]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80059c0:	3b50      	subs	r3, #80	@ 0x50
 80059c2:	09db      	lsrs	r3, r3, #7
 80059c4:	f003 031f 	and.w	r3, r3, #31
 80059c8:	2201      	movs	r2, #1
 80059ca:	fa02 f303 	lsl.w	r3, r2, r3
 80059ce:	613b      	str	r3, [r7, #16]
  uint32_t global_active_flag_ns = IS_DMA_GLOBAL_ACTIVE_FLAG_NS(p_dma_instance, global_it_flag);
 80059d0:	697b      	ldr	r3, [r7, #20]
 80059d2:	68db      	ldr	r3, [r3, #12]
 80059d4:	693a      	ldr	r2, [r7, #16]
 80059d6:	4013      	ands	r3, r2
 80059d8:	60fb      	str	r3, [r7, #12]

  /* Global Interrupt Flag management *********************************************************************************/
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  if ((global_active_flag_s == 0U) && (global_active_flag_ns == 0U))
#else
  if (global_active_flag_ns == 0U)
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	f000 813b 	beq.w	8005c58 <HAL_DMA_IRQHandler+0x2b6>
  {
    return; /* the global interrupt flag for the current channel is down , nothing to do */
  }

  /* Data Transfer Error Interrupt management *************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U)
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	691b      	ldr	r3, [r3, #16]
 80059e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d011      	beq.n	8005a14 <HAL_DMA_IRQHandler+0x72>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	695b      	ldr	r3, [r3, #20]
 80059f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d00a      	beq.n	8005a14 <HAL_DMA_IRQHandler+0x72>
    {
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005a06:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a0c:	f043 0201 	orr.w	r2, r3, #1
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Update Linked-list Error Interrupt management ********************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	691b      	ldr	r3, [r3, #16]
 8005a1a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d011      	beq.n	8005a46 <HAL_DMA_IRQHandler+0xa4>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	695b      	ldr	r3, [r3, #20]
 8005a28:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d00a      	beq.n	8005a46 <HAL_DMA_IRQHandler+0xa4>
    {
      /* Clear the update linked-list error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005a38:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a3e:	f043 0202 	orr.w	r2, r3, #2
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* User Setting Error Interrupt management **************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U)
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	691b      	ldr	r3, [r3, #16]
 8005a4c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d011      	beq.n	8005a78 <HAL_DMA_IRQHandler+0xd6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	695b      	ldr	r3, [r3, #20]
 8005a5a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d00a      	beq.n	8005a78 <HAL_DMA_IRQHandler+0xd6>
    {
      /* Clear the user setting error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005a6a:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a70:	f043 0204 	orr.w	r2, r3, #4
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Trigger Overrun Interrupt management *****************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U)
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	691b      	ldr	r3, [r3, #16]
 8005a7e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d011      	beq.n	8005aaa <HAL_DMA_IRQHandler+0x108>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	695b      	ldr	r3, [r3, #20]
 8005a8c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d00a      	beq.n	8005aaa <HAL_DMA_IRQHandler+0x108>
    {
      /* Clear the trigger overrun flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005a9c:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005aa2:	f043 0208 	orr.w	r2, r3, #8
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Half Transfer Complete Interrupt management **********************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	691b      	ldr	r3, [r3, #16]
 8005ab0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d013      	beq.n	8005ae0 <HAL_DMA_IRQHandler+0x13e>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	695b      	ldr	r3, [r3, #20]
 8005abe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d00c      	beq.n	8005ae0 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Clear the half transfer flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005ace:	60da      	str	r2, [r3, #12]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d003      	beq.n	8005ae0 <HAL_DMA_IRQHandler+0x13e>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005adc:	6878      	ldr	r0, [r7, #4]
 8005ade:	4798      	blx	r3
      }
    }
  }

  /* Suspend Transfer Interrupt management ****************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U)
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	691b      	ldr	r3, [r3, #16]
 8005ae6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d04c      	beq.n	8005b88 <HAL_DMA_IRQHandler+0x1e6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	695b      	ldr	r3, [r3, #20]
 8005af4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d045      	beq.n	8005b88 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Clear the block transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005b04:	60da      	str	r2, [r3, #12]

      /* Check DMA channel state */
      if (hdma->State == HAL_DMA_STATE_ABORT)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8005b0c:	b2db      	uxtb	r3, r3
 8005b0e:	2b04      	cmp	r3, #4
 8005b10:	d12e      	bne.n	8005b70 <HAL_DMA_IRQHandler+0x1ce>
      {
        /* Disable the suspend transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	695a      	ldr	r2, [r3, #20]
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005b20:	615a      	str	r2, [r3, #20]

        /* Reset the channel internal state and reset the FIFO */
        hdma->Instance->CCR |= DMA_CCR_RESET;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	695a      	ldr	r2, [r3, #20]
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f042 0202 	orr.w	r2, r2, #2
 8005b30:	615a      	str	r2, [r3, #20]

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_READY;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2201      	movs	r2, #1
 8005b36:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d007      	beq.n	8005b56 <HAL_DMA_IRQHandler+0x1b4>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b4a:	2201      	movs	r2, #1
 8005b4c:	731a      	strb	r2, [r3, #12]

          /* Clear remaining data size to ensure loading linked-list from memory next start */
          hdma->Instance->CBR1 = 0U;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	2200      	movs	r2, #0
 8005b54:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	2200      	movs	r2, #0
 8005b5a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        /* Check transfer abort callback */
        if (hdma->XferAbortCallback != NULL)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d07a      	beq.n	8005c5c <HAL_DMA_IRQHandler+0x2ba>
        {
          /* Transfer abort callback */
          hdma->XferAbortCallback(hdma);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b6a:	6878      	ldr	r0, [r7, #4]
 8005b6c:	4798      	blx	r3
        }

        return;
 8005b6e:	e075      	b.n	8005c5c <HAL_DMA_IRQHandler+0x2ba>
      }
      else
      {
        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_SUSPEND;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2205      	movs	r2, #5
 8005b74:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check transfer suspend callback */
        if (hdma->XferSuspendCallback != NULL)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d003      	beq.n	8005b88 <HAL_DMA_IRQHandler+0x1e6>
        {
          /* Transfer suspend callback */
          hdma->XferSuspendCallback(hdma);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b84:	6878      	ldr	r0, [r7, #4]
 8005b86:	4798      	blx	r3
      }
    }
  }

  /* Transfer Complete Interrupt management ***************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	691b      	ldr	r3, [r3, #16]
 8005b8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d039      	beq.n	8005c0a <HAL_DMA_IRQHandler+0x268>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	695b      	ldr	r3, [r3, #20]
 8005b9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d032      	beq.n	8005c0a <HAL_DMA_IRQHandler+0x268>
    {
      /* Check DMA channel transfer mode */
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ba8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d012      	beq.n	8005bd6 <HAL_DMA_IRQHandler+0x234>
      {
        /* If linked-list transfer */
        if (hdma->Instance->CLLR == 0U)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d116      	bne.n	8005be8 <HAL_DMA_IRQHandler+0x246>
        {
          if (hdma->Instance->CBR1 == 0U)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d111      	bne.n	8005be8 <HAL_DMA_IRQHandler+0x246>
          {
            /* Update the DMA channel state */
            hdma->State = HAL_DMA_STATE_READY;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2201      	movs	r2, #1
 8005bc8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

            /* Update the linked-list queue state */
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005bd0:	2201      	movs	r2, #1
 8005bd2:	731a      	strb	r2, [r3, #12]
 8005bd4:	e008      	b.n	8005be8 <HAL_DMA_IRQHandler+0x246>
        }
      }
      else
      {
        /* If normal transfer */
        if (hdma->Instance->CBR1 == 0U)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d103      	bne.n	8005be8 <HAL_DMA_IRQHandler+0x246>
        {
          /* Update the DMA channel state */
          hdma->State = HAL_DMA_STATE_READY;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2201      	movs	r2, #1
 8005be4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        }
      }

      /* Clear TC and HT transfer flags */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8005bf0:	60da      	str	r2, [r3, #12]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Check transfer complete callback */
      if (hdma->XferCpltCallback != NULL)
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d003      	beq.n	8005c0a <HAL_DMA_IRQHandler+0x268>
      {
        /* Channel Transfer Complete callback */
        hdma->XferCpltCallback(hdma);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c06:	6878      	ldr	r0, [r7, #4]
 8005c08:	4798      	blx	r3
      }
    }
  }

  /* Manage error case ************************************************************************************************/
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d025      	beq.n	8005c5e <HAL_DMA_IRQHandler+0x2bc>
  {
    /* Reset the channel internal state and reset the FIFO */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	695a      	ldr	r2, [r3, #20]
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f042 0202 	orr.w	r2, r2, #2
 8005c20:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2201      	movs	r2, #1
 8005c26:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d003      	beq.n	8005c3e <HAL_DMA_IRQHandler+0x29c>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c3a:	2201      	movs	r2, #1
 8005c3c:	731a      	strb	r2, [r3, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2200      	movs	r2, #0
 8005c42:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Check transfer error callback */
    if (hdma->XferErrorCallback != NULL)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d007      	beq.n	8005c5e <HAL_DMA_IRQHandler+0x2bc>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005c52:	6878      	ldr	r0, [r7, #4]
 8005c54:	4798      	blx	r3
 8005c56:	e002      	b.n	8005c5e <HAL_DMA_IRQHandler+0x2bc>
    return; /* the global interrupt flag for the current channel is down , nothing to do */
 8005c58:	bf00      	nop
 8005c5a:	e000      	b.n	8005c5e <HAL_DMA_IRQHandler+0x2bc>
        return;
 8005c5c:	bf00      	nop
    }
  }
}
 8005c5e:	3718      	adds	r7, #24
 8005c60:	46bd      	mov	sp, r7
 8005c62:	bd80      	pop	{r7, pc}

08005c64 <HAL_DMA_ConfigChannelAttributes>:
  * @param  ChannelAttributes : Specifies the DMA channel secure/privilege attributes.
  *                             This parameter can be a one or a combination of @ref DMA_Channel_Attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *const hdma, uint32_t ChannelAttributes)
{
 8005c64:	b480      	push	{r7}
 8005c66:	b085      	sub	sp, #20
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
 8005c6c:	6039      	str	r1, [r7, #0]
  DMA_TypeDef *p_dma_instance;
  uint32_t channel_idx;

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d101      	bne.n	8005c78 <HAL_DMA_ConfigChannelAttributes+0x14>
  {
    return HAL_ERROR;
 8005c74:	2301      	movs	r3, #1
 8005c76:	e02b      	b.n	8005cd0 <HAL_DMA_ConfigChannelAttributes+0x6c>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8005c80:	f023 030f 	bic.w	r3, r3, #15
 8005c84:	60fb      	str	r3, [r7, #12]

  /* Get channel index */
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c8e:	3b50      	subs	r3, #80	@ 0x50
 8005c90:	09db      	lsrs	r3, r3, #7
 8005c92:	f003 031f 	and.w	r3, r3, #31
 8005c96:	2201      	movs	r2, #1
 8005c98:	fa02 f303 	lsl.w	r3, r2, r3
 8005c9c:	60bb      	str	r3, [r7, #8]

  /* Check DMA channel privilege attribute management */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) == DMA_CHANNEL_ATTR_PRIV_MASK)
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	f003 0310 	and.w	r3, r3, #16
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d012      	beq.n	8005cce <HAL_DMA_ConfigChannelAttributes+0x6a>
  {
    /* Configure DMA channel privilege attribute */
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 8005ca8:	683b      	ldr	r3, [r7, #0]
 8005caa:	f003 0311 	and.w	r3, r3, #17
 8005cae:	2b11      	cmp	r3, #17
 8005cb0:	d106      	bne.n	8005cc0 <HAL_DMA_ConfigChannelAttributes+0x5c>
    {
      p_dma_instance->PRIVCFGR |= channel_idx;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	685a      	ldr	r2, [r3, #4]
 8005cb6:	68bb      	ldr	r3, [r7, #8]
 8005cb8:	431a      	orrs	r2, r3
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	605a      	str	r2, [r3, #4]
 8005cbe:	e006      	b.n	8005cce <HAL_DMA_ConfigChannelAttributes+0x6a>
    }
    else
    {
      p_dma_instance->PRIVCFGR &= (~channel_idx);
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	685a      	ldr	r2, [r3, #4]
 8005cc4:	68bb      	ldr	r3, [r7, #8]
 8005cc6:	43db      	mvns	r3, r3
 8005cc8:	401a      	ands	r2, r3
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	605a      	str	r2, [r3, #4]
      hdma->Instance->CTR1 &= (~DMA_CTR1_DSEC);
    }
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  return HAL_OK;
 8005cce:	2300      	movs	r3, #0
}
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	3714      	adds	r7, #20
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cda:	4770      	bx	lr

08005cdc <DMA_SetConfig>:
  */
static void DMA_SetConfig(DMA_HandleTypeDef const *const hdma,
                          uint32_t SrcAddress,
                          uint32_t DstAddress,
                          uint32_t SrcDataSize)
{
 8005cdc:	b480      	push	{r7}
 8005cde:	b085      	sub	sp, #20
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	60f8      	str	r0, [r7, #12]
 8005ce4:	60b9      	str	r1, [r7, #8]
 8005ce6:	607a      	str	r2, [r7, #4]
 8005ce8:	603b      	str	r3, [r7, #0]
  /* Configure the DMA channel data size */
  MODIFY_REG(hdma->Instance->CBR1, DMA_CBR1_BNDT, (SrcDataSize & DMA_CBR1_BNDT));
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005cf0:	0c1b      	lsrs	r3, r3, #16
 8005cf2:	041b      	lsls	r3, r3, #16
 8005cf4:	683a      	ldr	r2, [r7, #0]
 8005cf6:	b291      	uxth	r1, r2
 8005cf8:	68fa      	ldr	r2, [r7, #12]
 8005cfa:	6812      	ldr	r2, [r2, #0]
 8005cfc:	430b      	orrs	r3, r1
 8005cfe:	6493      	str	r3, [r2, #72]	@ 0x48

  /* Clear all interrupt flags */
  __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8005d08:	60da      	str	r2, [r3, #12]
                       DMA_FLAG_TO);

  /* Configure DMA channel source address */
  hdma->Instance->CSAR = SrcAddress;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	68ba      	ldr	r2, [r7, #8]
 8005d10:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure DMA channel destination address */
  hdma->Instance->CDAR = DstAddress;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	687a      	ldr	r2, [r7, #4]
 8005d18:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005d1a:	bf00      	nop
 8005d1c:	3714      	adds	r7, #20
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d24:	4770      	bx	lr
	...

08005d28 <DMA_Init>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
static void DMA_Init(DMA_HandleTypeDef const *const hdma)
{
 8005d28:	b480      	push	{r7}
 8005d2a:	b085      	sub	sp, #20
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Prepare DMA Channel Control Register (CCR) value *****************************************************************/
  tmpreg = hdma->Init.Priority;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	6a1b      	ldr	r3, [r3, #32]
 8005d34:	60fb      	str	r3, [r7, #12]

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	695b      	ldr	r3, [r3, #20]
 8005d3c:	f423 0143 	bic.w	r1, r3, #12779520	@ 0xc30000
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	68fa      	ldr	r2, [r7, #12]
 8005d46:	430a      	orrs	r2, r1
 8005d48:	615a      	str	r2, [r3, #20]

  /* Prepare DMA Channel Transfer Register (CTR1) value ***************************************************************/
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	695a      	ldr	r2, [r3, #20]
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	69db      	ldr	r3, [r3, #28]
 8005d52:	431a      	orrs	r2, r3
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	691b      	ldr	r3, [r3, #16]
 8005d58:	431a      	orrs	r2, r3
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	699b      	ldr	r3, [r3, #24]
 8005d5e:	4313      	orrs	r3, r2
 8005d60:	60fb      	str	r3, [r7, #12]

  /* Add parameters specific to GPDMA */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	4a53      	ldr	r2, [pc, #332]	@ (8005eb4 <DMA_Init+0x18c>)
 8005d68:	4293      	cmp	r3, r2
 8005d6a:	f000 80a0 	beq.w	8005eae <DMA_Init+0x186>
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	4a51      	ldr	r2, [pc, #324]	@ (8005eb8 <DMA_Init+0x190>)
 8005d74:	4293      	cmp	r3, r2
 8005d76:	f000 809a 	beq.w	8005eae <DMA_Init+0x186>
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	4a4f      	ldr	r2, [pc, #316]	@ (8005ebc <DMA_Init+0x194>)
 8005d80:	4293      	cmp	r3, r2
 8005d82:	f000 8094 	beq.w	8005eae <DMA_Init+0x186>
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	4a4d      	ldr	r2, [pc, #308]	@ (8005ec0 <DMA_Init+0x198>)
 8005d8c:	4293      	cmp	r3, r2
 8005d8e:	f000 808e 	beq.w	8005eae <DMA_Init+0x186>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	4a4b      	ldr	r2, [pc, #300]	@ (8005ec4 <DMA_Init+0x19c>)
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	f000 8088 	beq.w	8005eae <DMA_Init+0x186>
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	4a49      	ldr	r2, [pc, #292]	@ (8005ec8 <DMA_Init+0x1a0>)
 8005da4:	4293      	cmp	r3, r2
 8005da6:	f000 8082 	beq.w	8005eae <DMA_Init+0x186>
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	4a47      	ldr	r2, [pc, #284]	@ (8005ecc <DMA_Init+0x1a4>)
 8005db0:	4293      	cmp	r3, r2
 8005db2:	d07c      	beq.n	8005eae <DMA_Init+0x186>
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4a45      	ldr	r2, [pc, #276]	@ (8005ed0 <DMA_Init+0x1a8>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d077      	beq.n	8005eae <DMA_Init+0x186>
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	4a44      	ldr	r2, [pc, #272]	@ (8005ed4 <DMA_Init+0x1ac>)
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	d072      	beq.n	8005eae <DMA_Init+0x186>
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	4a42      	ldr	r2, [pc, #264]	@ (8005ed8 <DMA_Init+0x1b0>)
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d06d      	beq.n	8005eae <DMA_Init+0x186>
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	4a41      	ldr	r2, [pc, #260]	@ (8005edc <DMA_Init+0x1b4>)
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d068      	beq.n	8005eae <DMA_Init+0x186>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	4a3f      	ldr	r2, [pc, #252]	@ (8005ee0 <DMA_Init+0x1b8>)
 8005de2:	4293      	cmp	r3, r2
 8005de4:	d063      	beq.n	8005eae <DMA_Init+0x186>
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	4a3e      	ldr	r2, [pc, #248]	@ (8005ee4 <DMA_Init+0x1bc>)
 8005dec:	4293      	cmp	r3, r2
 8005dee:	d05e      	beq.n	8005eae <DMA_Init+0x186>
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	4a3c      	ldr	r2, [pc, #240]	@ (8005ee8 <DMA_Init+0x1c0>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d059      	beq.n	8005eae <DMA_Init+0x186>
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	4a3b      	ldr	r2, [pc, #236]	@ (8005eec <DMA_Init+0x1c4>)
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d054      	beq.n	8005eae <DMA_Init+0x186>
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	4a39      	ldr	r2, [pc, #228]	@ (8005ef0 <DMA_Init+0x1c8>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d04f      	beq.n	8005eae <DMA_Init+0x186>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	4a38      	ldr	r2, [pc, #224]	@ (8005ef4 <DMA_Init+0x1cc>)
 8005e14:	4293      	cmp	r3, r2
 8005e16:	d04a      	beq.n	8005eae <DMA_Init+0x186>
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	4a36      	ldr	r2, [pc, #216]	@ (8005ef8 <DMA_Init+0x1d0>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d045      	beq.n	8005eae <DMA_Init+0x186>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	4a35      	ldr	r2, [pc, #212]	@ (8005efc <DMA_Init+0x1d4>)
 8005e28:	4293      	cmp	r3, r2
 8005e2a:	d040      	beq.n	8005eae <DMA_Init+0x186>
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	4a33      	ldr	r2, [pc, #204]	@ (8005f00 <DMA_Init+0x1d8>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d03b      	beq.n	8005eae <DMA_Init+0x186>
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	4a32      	ldr	r2, [pc, #200]	@ (8005f04 <DMA_Init+0x1dc>)
 8005e3c:	4293      	cmp	r3, r2
 8005e3e:	d036      	beq.n	8005eae <DMA_Init+0x186>
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	4a30      	ldr	r2, [pc, #192]	@ (8005f08 <DMA_Init+0x1e0>)
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d031      	beq.n	8005eae <DMA_Init+0x186>
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	4a2f      	ldr	r2, [pc, #188]	@ (8005f0c <DMA_Init+0x1e4>)
 8005e50:	4293      	cmp	r3, r2
 8005e52:	d02c      	beq.n	8005eae <DMA_Init+0x186>
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	4a2d      	ldr	r2, [pc, #180]	@ (8005f10 <DMA_Init+0x1e8>)
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	d027      	beq.n	8005eae <DMA_Init+0x186>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	4a2c      	ldr	r2, [pc, #176]	@ (8005f14 <DMA_Init+0x1ec>)
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d022      	beq.n	8005eae <DMA_Init+0x186>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	4a2a      	ldr	r2, [pc, #168]	@ (8005f18 <DMA_Init+0x1f0>)
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	d01d      	beq.n	8005eae <DMA_Init+0x186>
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	4a29      	ldr	r2, [pc, #164]	@ (8005f1c <DMA_Init+0x1f4>)
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	d018      	beq.n	8005eae <DMA_Init+0x186>
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	4a27      	ldr	r2, [pc, #156]	@ (8005f20 <DMA_Init+0x1f8>)
 8005e82:	4293      	cmp	r3, r2
 8005e84:	d013      	beq.n	8005eae <DMA_Init+0x186>
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	4a26      	ldr	r2, [pc, #152]	@ (8005f24 <DMA_Init+0x1fc>)
 8005e8c:	4293      	cmp	r3, r2
 8005e8e:	d00e      	beq.n	8005eae <DMA_Init+0x186>
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	4a24      	ldr	r2, [pc, #144]	@ (8005f28 <DMA_Init+0x200>)
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d009      	beq.n	8005eae <DMA_Init+0x186>
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	4a23      	ldr	r2, [pc, #140]	@ (8005f2c <DMA_Init+0x204>)
 8005ea0:	4293      	cmp	r3, r2
 8005ea2:	d004      	beq.n	8005eae <DMA_Init+0x186>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	4a21      	ldr	r2, [pc, #132]	@ (8005f30 <DMA_Init+0x208>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	d142      	bne.n	8005f34 <DMA_Init+0x20c>
 8005eae:	2301      	movs	r3, #1
 8005eb0:	e041      	b.n	8005f36 <DMA_Init+0x20e>
 8005eb2:	bf00      	nop
 8005eb4:	40020050 	.word	0x40020050
 8005eb8:	50020050 	.word	0x50020050
 8005ebc:	400200d0 	.word	0x400200d0
 8005ec0:	500200d0 	.word	0x500200d0
 8005ec4:	40020150 	.word	0x40020150
 8005ec8:	50020150 	.word	0x50020150
 8005ecc:	400201d0 	.word	0x400201d0
 8005ed0:	500201d0 	.word	0x500201d0
 8005ed4:	40020250 	.word	0x40020250
 8005ed8:	50020250 	.word	0x50020250
 8005edc:	400202d0 	.word	0x400202d0
 8005ee0:	500202d0 	.word	0x500202d0
 8005ee4:	40020350 	.word	0x40020350
 8005ee8:	50020350 	.word	0x50020350
 8005eec:	400203d0 	.word	0x400203d0
 8005ef0:	500203d0 	.word	0x500203d0
 8005ef4:	40021050 	.word	0x40021050
 8005ef8:	50021050 	.word	0x50021050
 8005efc:	400210d0 	.word	0x400210d0
 8005f00:	500210d0 	.word	0x500210d0
 8005f04:	40021150 	.word	0x40021150
 8005f08:	50021150 	.word	0x50021150
 8005f0c:	400211d0 	.word	0x400211d0
 8005f10:	500211d0 	.word	0x500211d0
 8005f14:	40021250 	.word	0x40021250
 8005f18:	50021250 	.word	0x50021250
 8005f1c:	400212d0 	.word	0x400212d0
 8005f20:	500212d0 	.word	0x500212d0
 8005f24:	40021350 	.word	0x40021350
 8005f28:	50021350 	.word	0x50021350
 8005f2c:	400213d0 	.word	0x400213d0
 8005f30:	500213d0 	.word	0x500213d0
 8005f34:	2300      	movs	r3, #0
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d012      	beq.n	8005f60 <DMA_Init+0x238>
  {
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f42:	3b01      	subs	r3, #1
 8005f44:	051b      	lsls	r3, r3, #20
 8005f46:	f003 737c 	and.w	r3, r3, #66060288	@ 0x3f00000
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8005f4a:	431a      	orrs	r2, r3
               (((hdma->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f50:	3b01      	subs	r3, #1
 8005f52:	011b      	lsls	r3, r3, #4
 8005f54:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 8005f58:	4313      	orrs	r3, r2
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8005f5a:	68fa      	ldr	r2, [r7, #12]
 8005f5c:	4313      	orrs	r3, r2
 8005f5e:	60fb      	str	r3, [r7, #12]
  }

  /* Write DMA Channel Transfer Register 1 (CTR1) */
#if defined (DMA_CTR1_SSEC)
  MODIFY_REG(hdma->Instance->CTR1, ~(DMA_CTR1_SSEC | DMA_CTR1_DSEC), tmpreg);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f66:	f003 2180 	and.w	r1, r3, #2147516416	@ 0x80008000
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	68fa      	ldr	r2, [r7, #12]
 8005f70:	430a      	orrs	r2, r1
 8005f72:	641a      	str	r2, [r3, #64]	@ 0x40
#else
  WRITE_REG(hdma->Instance->CTR1, tmpreg);
#endif /* DMA_CTR1_SSEC */

  /* Prepare DMA Channel Transfer Register 2 (CTR2) value *************************************************************/
  tmpreg = hdma->Init.BlkHWRequest | (hdma->Init.Request & DMA_CTR2_REQSEL) | hdma->Init.TransferEventMode;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	689a      	ldr	r2, [r3, #8]
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	685b      	ldr	r3, [r3, #4]
 8005f7c:	b2db      	uxtb	r3, r3
 8005f7e:	431a      	orrs	r2, r3
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f84:	4313      	orrs	r3, r2
 8005f86:	60fb      	str	r3, [r7, #12]

  /* Memory to Peripheral Transfer */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	68db      	ldr	r3, [r3, #12]
 8005f8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f90:	f040 80b0 	bne.w	80060f4 <DMA_Init+0x3cc>
  {
    if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4a84      	ldr	r2, [pc, #528]	@ (80061ac <DMA_Init+0x484>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	f000 80a0 	beq.w	80060e0 <DMA_Init+0x3b8>
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	4a82      	ldr	r2, [pc, #520]	@ (80061b0 <DMA_Init+0x488>)
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	f000 809a 	beq.w	80060e0 <DMA_Init+0x3b8>
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	4a80      	ldr	r2, [pc, #512]	@ (80061b4 <DMA_Init+0x48c>)
 8005fb2:	4293      	cmp	r3, r2
 8005fb4:	f000 8094 	beq.w	80060e0 <DMA_Init+0x3b8>
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	4a7e      	ldr	r2, [pc, #504]	@ (80061b8 <DMA_Init+0x490>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	f000 808e 	beq.w	80060e0 <DMA_Init+0x3b8>
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	4a7c      	ldr	r2, [pc, #496]	@ (80061bc <DMA_Init+0x494>)
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	f000 8088 	beq.w	80060e0 <DMA_Init+0x3b8>
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	4a7a      	ldr	r2, [pc, #488]	@ (80061c0 <DMA_Init+0x498>)
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	f000 8082 	beq.w	80060e0 <DMA_Init+0x3b8>
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	4a78      	ldr	r2, [pc, #480]	@ (80061c4 <DMA_Init+0x49c>)
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	d07c      	beq.n	80060e0 <DMA_Init+0x3b8>
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	4a77      	ldr	r2, [pc, #476]	@ (80061c8 <DMA_Init+0x4a0>)
 8005fec:	4293      	cmp	r3, r2
 8005fee:	d077      	beq.n	80060e0 <DMA_Init+0x3b8>
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	4a75      	ldr	r2, [pc, #468]	@ (80061cc <DMA_Init+0x4a4>)
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d072      	beq.n	80060e0 <DMA_Init+0x3b8>
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	4a74      	ldr	r2, [pc, #464]	@ (80061d0 <DMA_Init+0x4a8>)
 8006000:	4293      	cmp	r3, r2
 8006002:	d06d      	beq.n	80060e0 <DMA_Init+0x3b8>
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	4a72      	ldr	r2, [pc, #456]	@ (80061d4 <DMA_Init+0x4ac>)
 800600a:	4293      	cmp	r3, r2
 800600c:	d068      	beq.n	80060e0 <DMA_Init+0x3b8>
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	4a71      	ldr	r2, [pc, #452]	@ (80061d8 <DMA_Init+0x4b0>)
 8006014:	4293      	cmp	r3, r2
 8006016:	d063      	beq.n	80060e0 <DMA_Init+0x3b8>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	4a6f      	ldr	r2, [pc, #444]	@ (80061dc <DMA_Init+0x4b4>)
 800601e:	4293      	cmp	r3, r2
 8006020:	d05e      	beq.n	80060e0 <DMA_Init+0x3b8>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	4a6e      	ldr	r2, [pc, #440]	@ (80061e0 <DMA_Init+0x4b8>)
 8006028:	4293      	cmp	r3, r2
 800602a:	d059      	beq.n	80060e0 <DMA_Init+0x3b8>
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	4a6c      	ldr	r2, [pc, #432]	@ (80061e4 <DMA_Init+0x4bc>)
 8006032:	4293      	cmp	r3, r2
 8006034:	d054      	beq.n	80060e0 <DMA_Init+0x3b8>
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	4a6b      	ldr	r2, [pc, #428]	@ (80061e8 <DMA_Init+0x4c0>)
 800603c:	4293      	cmp	r3, r2
 800603e:	d04f      	beq.n	80060e0 <DMA_Init+0x3b8>
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	4a69      	ldr	r2, [pc, #420]	@ (80061ec <DMA_Init+0x4c4>)
 8006046:	4293      	cmp	r3, r2
 8006048:	d04a      	beq.n	80060e0 <DMA_Init+0x3b8>
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	4a68      	ldr	r2, [pc, #416]	@ (80061f0 <DMA_Init+0x4c8>)
 8006050:	4293      	cmp	r3, r2
 8006052:	d045      	beq.n	80060e0 <DMA_Init+0x3b8>
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	4a66      	ldr	r2, [pc, #408]	@ (80061f4 <DMA_Init+0x4cc>)
 800605a:	4293      	cmp	r3, r2
 800605c:	d040      	beq.n	80060e0 <DMA_Init+0x3b8>
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	4a65      	ldr	r2, [pc, #404]	@ (80061f8 <DMA_Init+0x4d0>)
 8006064:	4293      	cmp	r3, r2
 8006066:	d03b      	beq.n	80060e0 <DMA_Init+0x3b8>
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	4a63      	ldr	r2, [pc, #396]	@ (80061fc <DMA_Init+0x4d4>)
 800606e:	4293      	cmp	r3, r2
 8006070:	d036      	beq.n	80060e0 <DMA_Init+0x3b8>
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	4a62      	ldr	r2, [pc, #392]	@ (8006200 <DMA_Init+0x4d8>)
 8006078:	4293      	cmp	r3, r2
 800607a:	d031      	beq.n	80060e0 <DMA_Init+0x3b8>
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	4a60      	ldr	r2, [pc, #384]	@ (8006204 <DMA_Init+0x4dc>)
 8006082:	4293      	cmp	r3, r2
 8006084:	d02c      	beq.n	80060e0 <DMA_Init+0x3b8>
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	4a5f      	ldr	r2, [pc, #380]	@ (8006208 <DMA_Init+0x4e0>)
 800608c:	4293      	cmp	r3, r2
 800608e:	d027      	beq.n	80060e0 <DMA_Init+0x3b8>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	4a5d      	ldr	r2, [pc, #372]	@ (800620c <DMA_Init+0x4e4>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d022      	beq.n	80060e0 <DMA_Init+0x3b8>
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	4a5c      	ldr	r2, [pc, #368]	@ (8006210 <DMA_Init+0x4e8>)
 80060a0:	4293      	cmp	r3, r2
 80060a2:	d01d      	beq.n	80060e0 <DMA_Init+0x3b8>
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	4a5a      	ldr	r2, [pc, #360]	@ (8006214 <DMA_Init+0x4ec>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d018      	beq.n	80060e0 <DMA_Init+0x3b8>
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	4a59      	ldr	r2, [pc, #356]	@ (8006218 <DMA_Init+0x4f0>)
 80060b4:	4293      	cmp	r3, r2
 80060b6:	d013      	beq.n	80060e0 <DMA_Init+0x3b8>
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	4a57      	ldr	r2, [pc, #348]	@ (800621c <DMA_Init+0x4f4>)
 80060be:	4293      	cmp	r3, r2
 80060c0:	d00e      	beq.n	80060e0 <DMA_Init+0x3b8>
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	4a56      	ldr	r2, [pc, #344]	@ (8006220 <DMA_Init+0x4f8>)
 80060c8:	4293      	cmp	r3, r2
 80060ca:	d009      	beq.n	80060e0 <DMA_Init+0x3b8>
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	4a54      	ldr	r2, [pc, #336]	@ (8006224 <DMA_Init+0x4fc>)
 80060d2:	4293      	cmp	r3, r2
 80060d4:	d004      	beq.n	80060e0 <DMA_Init+0x3b8>
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	4a53      	ldr	r2, [pc, #332]	@ (8006228 <DMA_Init+0x500>)
 80060dc:	4293      	cmp	r3, r2
 80060de:	d101      	bne.n	80060e4 <DMA_Init+0x3bc>
 80060e0:	2301      	movs	r3, #1
 80060e2:	e000      	b.n	80060e6 <DMA_Init+0x3be>
 80060e4:	2300      	movs	r3, #0
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d00d      	beq.n	8006106 <DMA_Init+0x3de>
    {
      tmpreg |= DMA_CTR2_DREQ;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80060f0:	60fb      	str	r3, [r7, #12]
 80060f2:	e008      	b.n	8006106 <DMA_Init+0x3de>
    }
  }
  /* Memory to Memory Transfer */
  else if ((hdma->Init.Direction) == DMA_MEMORY_TO_MEMORY)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	68db      	ldr	r3, [r3, #12]
 80060f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80060fc:	d103      	bne.n	8006106 <DMA_Init+0x3de>
  {
    tmpreg |= DMA_CTR2_SWREQ;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006104:	60fb      	str	r3, [r7, #12]
  {
    /* Nothing to do */
  }

  /* Set DMA channel operation mode */
  tmpreg |= hdma->Init.Mode;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800610a:	68fa      	ldr	r2, [r7, #12]
 800610c:	4313      	orrs	r3, r2
 800610e:	60fb      	str	r3, [r7, #12]

  /* Write DMA Channel Transfer Register 2 (CTR2) */
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006116:	4b45      	ldr	r3, [pc, #276]	@ (800622c <DMA_Init+0x504>)
 8006118:	4013      	ands	r3, r2
 800611a:	687a      	ldr	r2, [r7, #4]
 800611c:	6812      	ldr	r2, [r2, #0]
 800611e:	68f9      	ldr	r1, [r7, #12]
 8006120:	430b      	orrs	r3, r1
 8006122:	6453      	str	r3, [r2, #68]	@ 0x44
                                    DMA_CTR2_PFREQ | DMA_CTR2_BREQ  | DMA_CTR2_DREQ    | DMA_CTR2_SWREQ   |
                                    DMA_CTR2_REQSEL), tmpreg);


  /* Write DMA Channel Block Register 1 (CBR1) ************************************************************************/
  WRITE_REG(hdma->Instance->CBR1, 0U);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	2200      	movs	r2, #0
 800612a:	649a      	str	r2, [r3, #72]	@ 0x48

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	4a2a      	ldr	r2, [pc, #168]	@ (80061dc <DMA_Init+0x4b4>)
 8006132:	4293      	cmp	r3, r2
 8006134:	d022      	beq.n	800617c <DMA_Init+0x454>
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	4a29      	ldr	r2, [pc, #164]	@ (80061e0 <DMA_Init+0x4b8>)
 800613c:	4293      	cmp	r3, r2
 800613e:	d01d      	beq.n	800617c <DMA_Init+0x454>
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	4a27      	ldr	r2, [pc, #156]	@ (80061e4 <DMA_Init+0x4bc>)
 8006146:	4293      	cmp	r3, r2
 8006148:	d018      	beq.n	800617c <DMA_Init+0x454>
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	4a26      	ldr	r2, [pc, #152]	@ (80061e8 <DMA_Init+0x4c0>)
 8006150:	4293      	cmp	r3, r2
 8006152:	d013      	beq.n	800617c <DMA_Init+0x454>
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	4a30      	ldr	r2, [pc, #192]	@ (800621c <DMA_Init+0x4f4>)
 800615a:	4293      	cmp	r3, r2
 800615c:	d00e      	beq.n	800617c <DMA_Init+0x454>
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	4a2f      	ldr	r2, [pc, #188]	@ (8006220 <DMA_Init+0x4f8>)
 8006164:	4293      	cmp	r3, r2
 8006166:	d009      	beq.n	800617c <DMA_Init+0x454>
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	4a2d      	ldr	r2, [pc, #180]	@ (8006224 <DMA_Init+0x4fc>)
 800616e:	4293      	cmp	r3, r2
 8006170:	d004      	beq.n	800617c <DMA_Init+0x454>
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	4a2c      	ldr	r2, [pc, #176]	@ (8006228 <DMA_Init+0x500>)
 8006178:	4293      	cmp	r3, r2
 800617a:	d101      	bne.n	8006180 <DMA_Init+0x458>
 800617c:	2301      	movs	r3, #1
 800617e:	e000      	b.n	8006182 <DMA_Init+0x45a>
 8006180:	2300      	movs	r3, #0
 8006182:	2b00      	cmp	r3, #0
 8006184:	d007      	beq.n	8006196 <DMA_Init+0x46e>
  {
    /* Write DMA Channel Transfer Register 3 (CTR3) *******************************************************************/
    WRITE_REG(hdma->Instance->CTR3, 0U);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	2200      	movs	r2, #0
 800618c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Write DMA Channel Block Register 2 (CBR2) **********************************************************************/
    WRITE_REG(hdma->Instance->CBR2, 0U);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	2200      	movs	r2, #0
 8006194:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) ************************************************************/
  WRITE_REG(hdma->Instance->CLLR, 0U);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	2200      	movs	r2, #0
 800619c:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 800619e:	bf00      	nop
 80061a0:	3714      	adds	r7, #20
 80061a2:	46bd      	mov	sp, r7
 80061a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a8:	4770      	bx	lr
 80061aa:	bf00      	nop
 80061ac:	40020050 	.word	0x40020050
 80061b0:	50020050 	.word	0x50020050
 80061b4:	400200d0 	.word	0x400200d0
 80061b8:	500200d0 	.word	0x500200d0
 80061bc:	40020150 	.word	0x40020150
 80061c0:	50020150 	.word	0x50020150
 80061c4:	400201d0 	.word	0x400201d0
 80061c8:	500201d0 	.word	0x500201d0
 80061cc:	40020250 	.word	0x40020250
 80061d0:	50020250 	.word	0x50020250
 80061d4:	400202d0 	.word	0x400202d0
 80061d8:	500202d0 	.word	0x500202d0
 80061dc:	40020350 	.word	0x40020350
 80061e0:	50020350 	.word	0x50020350
 80061e4:	400203d0 	.word	0x400203d0
 80061e8:	500203d0 	.word	0x500203d0
 80061ec:	40021050 	.word	0x40021050
 80061f0:	50021050 	.word	0x50021050
 80061f4:	400210d0 	.word	0x400210d0
 80061f8:	500210d0 	.word	0x500210d0
 80061fc:	40021150 	.word	0x40021150
 8006200:	50021150 	.word	0x50021150
 8006204:	400211d0 	.word	0x400211d0
 8006208:	500211d0 	.word	0x500211d0
 800620c:	40021250 	.word	0x40021250
 8006210:	50021250 	.word	0x50021250
 8006214:	400212d0 	.word	0x400212d0
 8006218:	500212d0 	.word	0x500212d0
 800621c:	40021350 	.word	0x40021350
 8006220:	50021350 	.word	0x50021350
 8006224:	400213d0 	.word	0x400213d0
 8006228:	500213d0 	.word	0x500213d0
 800622c:	3cc02100 	.word	0x3cc02100

08006230 <HAL_DMAEx_List_Start_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Start_IT(DMA_HandleTypeDef *const hdma)
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b086      	sub	sp, #24
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
  HAL_DMA_StateTypeDef dma_state;
  uint32_t ccr_value;
  uint32_t cllr_mask;

  /* Check the DMA peripheral handle and the linked-list queue parameters */
  if ((hdma == NULL) || (hdma->LinkedListQueue == NULL))
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d003      	beq.n	8006246 <HAL_DMAEx_List_Start_IT+0x16>
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006242:	2b00      	cmp	r3, #0
 8006244:	d101      	bne.n	800624a <HAL_DMAEx_List_Start_IT+0x1a>
  {
    return HAL_ERROR;
 8006246:	2301      	movs	r3, #1
 8006248:	e088      	b.n	800635c <HAL_DMAEx_List_Start_IT+0x12c>
  }

  /* Check the DMA Mode is not DMA_NORMAL */
  if (hdma->Mode == DMA_NORMAL)
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800624e:	2b00      	cmp	r3, #0
 8006250:	d101      	bne.n	8006256 <HAL_DMAEx_List_Start_IT+0x26>
  {
    return HAL_ERROR;
 8006252:	2301      	movs	r3, #1
 8006254:	e082      	b.n	800635c <HAL_DMAEx_List_Start_IT+0x12c>
  }

  /* Check DMA channel state */
  dma_state = hdma->State;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800625c:	75fb      	strb	r3, [r7, #23]
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	695b      	ldr	r3, [r3, #20]
 8006264:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006268:	613b      	str	r3, [r7, #16]
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
 800626a:	7dfb      	ldrb	r3, [r7, #23]
 800626c:	2b01      	cmp	r3, #1
 800626e:	d005      	beq.n	800627c <HAL_DMAEx_List_Start_IT+0x4c>
 8006270:	7dfb      	ldrb	r3, [r7, #23]
 8006272:	2b02      	cmp	r3, #2
 8006274:	d16a      	bne.n	800634c <HAL_DMAEx_List_Start_IT+0x11c>
 8006276:	693b      	ldr	r3, [r7, #16]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d067      	beq.n	800634c <HAL_DMAEx_List_Start_IT+0x11c>
  {
    /* Check DMA channel state is ready */
    if (hdma->State == HAL_DMA_STATE_READY)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8006282:	b2db      	uxtb	r3, r3
 8006284:	2b01      	cmp	r3, #1
 8006286:	d157      	bne.n	8006338 <HAL_DMAEx_List_Start_IT+0x108>
    {
      /* Process locked */
      __HAL_LOCK(hdma);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800628e:	2b01      	cmp	r3, #1
 8006290:	d101      	bne.n	8006296 <HAL_DMAEx_List_Start_IT+0x66>
 8006292:	2302      	movs	r3, #2
 8006294:	e062      	b.n	800635c <HAL_DMAEx_List_Start_IT+0x12c>
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2201      	movs	r2, #1
 800629a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Update the DMA channel and the queue states */
      hdma->State                  = HAL_DMA_STATE_BUSY;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	2202      	movs	r2, #2
 80062a2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_BUSY;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80062aa:	2202      	movs	r2, #2
 80062ac:	731a      	strb	r2, [r3, #12]

      /* Update the DMA channel and the queue error codes */
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2200      	movs	r2, #0
 80062b2:	659a      	str	r2, [r3, #88]	@ 0x58
      hdma->LinkedListQueue->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80062b8:	2200      	movs	r2, #0
 80062ba:	611a      	str	r2, [r3, #16]

      /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	695a      	ldr	r2, [r3, #20]
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 80062ca:	615a      	str	r2, [r3, #20]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d007      	beq.n	80062e4 <HAL_DMAEx_List_Start_IT+0xb4>
      {
        /* If half transfer complete callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	695a      	ldr	r2, [r3, #20]
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80062e2:	615a      	str	r2, [r3, #20]
      }

      /* Check suspend callback */
      if (hdma->XferSuspendCallback != NULL)
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d007      	beq.n	80062fc <HAL_DMAEx_List_Start_IT+0xcc>
      {
        /* If transfer suspend callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	695a      	ldr	r2, [r3, #20]
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80062fa:	615a      	str	r2, [r3, #20]
      }

      /* Get CLLR register mask and offset */
      DMA_List_GetCLLRNodeInfo(hdma->LinkedListQueue->Head, &cllr_mask, NULL);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f107 010c 	add.w	r1, r7, #12
 8006306:	2200      	movs	r2, #0
 8006308:	4618      	mov	r0, r3
 800630a:	f000 f82b 	bl	8006364 <DMA_List_GetCLLRNodeInfo>

      /* Update DMA registers for linked-list transfer */
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	4619      	mov	r1, r3
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681a      	ldr	r2, [r3, #0]
 800631a:	0c0b      	lsrs	r3, r1, #16
 800631c:	041b      	lsls	r3, r3, #16
 800631e:	6013      	str	r3, [r2, #0]
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	461a      	mov	r2, r3
 8006328:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 800632c:	4013      	ands	r3, r2
 800632e:	68f9      	ldr	r1, [r7, #12]
 8006330:	687a      	ldr	r2, [r7, #4]
 8006332:	6812      	ldr	r2, [r2, #0]
 8006334:	430b      	orrs	r3, r1
 8006336:	67d3      	str	r3, [r2, #124]	@ 0x7c
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	695a      	ldr	r2, [r3, #20]
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f042 0201 	orr.w	r2, r2, #1
 8006346:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 8006348:	2300      	movs	r3, #0
 800634a:	e007      	b.n	800635c <HAL_DMAEx_List_Start_IT+0x12c>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2240      	movs	r2, #64	@ 0x40
 8006350:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2200      	movs	r2, #0
 8006356:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 800635a:	2301      	movs	r3, #1
}
 800635c:	4618      	mov	r0, r3
 800635e:	3718      	adds	r7, #24
 8006360:	46bd      	mov	sp, r7
 8006362:	bd80      	pop	{r7, pc}

08006364 <DMA_List_GetCLLRNodeInfo>:
  * @retval None.
  */
static void DMA_List_GetCLLRNodeInfo(DMA_NodeTypeDef const *const pNode,
                                     uint32_t *const cllr_mask,
                                     uint32_t *const cllr_offset)
{
 8006364:	b480      	push	{r7}
 8006366:	b085      	sub	sp, #20
 8006368:	af00      	add	r7, sp, #0
 800636a:	60f8      	str	r0, [r7, #12]
 800636c:	60b9      	str	r1, [r7, #8]
 800636e:	607a      	str	r2, [r7, #4]
  /* Check node type */
  if ((pNode->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	6a1b      	ldr	r3, [r3, #32]
 8006374:	f003 0302 	and.w	r3, r3, #2
 8006378:	2b00      	cmp	r3, #0
 800637a:	d00c      	beq.n	8006396 <DMA_List_GetCLLRNodeInfo+0x32>
  {
    /* Update CLLR register mask value */
    if (cllr_mask != NULL)
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d002      	beq.n	8006388 <DMA_List_GetCLLRNodeInfo+0x24>
    {
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_UT3 |
 8006382:	68bb      	ldr	r3, [r7, #8]
 8006384:	4a0d      	ldr	r2, [pc, #52]	@ (80063bc <DMA_List_GetCLLRNodeInfo+0x58>)
 8006386:	601a      	str	r2, [r3, #0]
                   DMA_CLLR_UB2 | DMA_CLLR_ULL;
    }

    /* Update CLLR register offset */
    if (cllr_offset != NULL)
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d00f      	beq.n	80063ae <DMA_List_GetCLLRNodeInfo+0x4a>
    {
      *cllr_offset = NODE_CLLR_2D_DEFAULT_OFFSET;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	2207      	movs	r2, #7
 8006392:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
    {
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
    }
  }
}
 8006394:	e00b      	b.n	80063ae <DMA_List_GetCLLRNodeInfo+0x4a>
    if (cllr_mask != NULL)
 8006396:	68bb      	ldr	r3, [r7, #8]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d002      	beq.n	80063a2 <DMA_List_GetCLLRNodeInfo+0x3e>
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_ULL;
 800639c:	68bb      	ldr	r3, [r7, #8]
 800639e:	4a08      	ldr	r2, [pc, #32]	@ (80063c0 <DMA_List_GetCLLRNodeInfo+0x5c>)
 80063a0:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d002      	beq.n	80063ae <DMA_List_GetCLLRNodeInfo+0x4a>
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2205      	movs	r2, #5
 80063ac:	601a      	str	r2, [r3, #0]
}
 80063ae:	bf00      	nop
 80063b0:	3714      	adds	r7, #20
 80063b2:	46bd      	mov	sp, r7
 80063b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b8:	4770      	bx	lr
 80063ba:	bf00      	nop
 80063bc:	fe010000 	.word	0xfe010000
 80063c0:	f8010000 	.word	0xf8010000

080063c4 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80063c4:	b480      	push	{r7}
 80063c6:	b087      	sub	sp, #28
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	6078      	str	r0, [r7, #4]
 80063cc:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80063ce:	2300      	movs	r3, #0
 80063d0:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80063d2:	e142      	b.n	800665a <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80063d4:	683b      	ldr	r3, [r7, #0]
 80063d6:	681a      	ldr	r2, [r3, #0]
 80063d8:	2101      	movs	r1, #1
 80063da:	693b      	ldr	r3, [r7, #16]
 80063dc:	fa01 f303 	lsl.w	r3, r1, r3
 80063e0:	4013      	ands	r3, r2
 80063e2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	f000 8134 	beq.w	8006654 <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80063ec:	683b      	ldr	r3, [r7, #0]
 80063ee:	685b      	ldr	r3, [r3, #4]
 80063f0:	2b02      	cmp	r3, #2
 80063f2:	d003      	beq.n	80063fc <HAL_GPIO_Init+0x38>
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	685b      	ldr	r3, [r3, #4]
 80063f8:	2b12      	cmp	r3, #18
 80063fa:	d125      	bne.n	8006448 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80063fc:	693b      	ldr	r3, [r7, #16]
 80063fe:	08da      	lsrs	r2, r3, #3
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	3208      	adds	r2, #8
 8006404:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006408:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800640a:	693b      	ldr	r3, [r7, #16]
 800640c:	f003 0307 	and.w	r3, r3, #7
 8006410:	009b      	lsls	r3, r3, #2
 8006412:	220f      	movs	r2, #15
 8006414:	fa02 f303 	lsl.w	r3, r2, r3
 8006418:	43db      	mvns	r3, r3
 800641a:	697a      	ldr	r2, [r7, #20]
 800641c:	4013      	ands	r3, r2
 800641e:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8006420:	683b      	ldr	r3, [r7, #0]
 8006422:	691b      	ldr	r3, [r3, #16]
 8006424:	f003 020f 	and.w	r2, r3, #15
 8006428:	693b      	ldr	r3, [r7, #16]
 800642a:	f003 0307 	and.w	r3, r3, #7
 800642e:	009b      	lsls	r3, r3, #2
 8006430:	fa02 f303 	lsl.w	r3, r2, r3
 8006434:	697a      	ldr	r2, [r7, #20]
 8006436:	4313      	orrs	r3, r2
 8006438:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 800643a:	693b      	ldr	r3, [r7, #16]
 800643c:	08da      	lsrs	r2, r3, #3
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	3208      	adds	r2, #8
 8006442:	6979      	ldr	r1, [r7, #20]
 8006444:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800644e:	693b      	ldr	r3, [r7, #16]
 8006450:	005b      	lsls	r3, r3, #1
 8006452:	2203      	movs	r2, #3
 8006454:	fa02 f303 	lsl.w	r3, r2, r3
 8006458:	43db      	mvns	r3, r3
 800645a:	697a      	ldr	r2, [r7, #20]
 800645c:	4013      	ands	r3, r2
 800645e:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8006460:	683b      	ldr	r3, [r7, #0]
 8006462:	685b      	ldr	r3, [r3, #4]
 8006464:	f003 0203 	and.w	r2, r3, #3
 8006468:	693b      	ldr	r3, [r7, #16]
 800646a:	005b      	lsls	r3, r3, #1
 800646c:	fa02 f303 	lsl.w	r3, r2, r3
 8006470:	697a      	ldr	r2, [r7, #20]
 8006472:	4313      	orrs	r3, r2
 8006474:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	697a      	ldr	r2, [r7, #20]
 800647a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800647c:	683b      	ldr	r3, [r7, #0]
 800647e:	685b      	ldr	r3, [r3, #4]
 8006480:	2b01      	cmp	r3, #1
 8006482:	d00b      	beq.n	800649c <HAL_GPIO_Init+0xd8>
 8006484:	683b      	ldr	r3, [r7, #0]
 8006486:	685b      	ldr	r3, [r3, #4]
 8006488:	2b02      	cmp	r3, #2
 800648a:	d007      	beq.n	800649c <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800648c:	683b      	ldr	r3, [r7, #0]
 800648e:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006490:	2b11      	cmp	r3, #17
 8006492:	d003      	beq.n	800649c <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006494:	683b      	ldr	r3, [r7, #0]
 8006496:	685b      	ldr	r3, [r3, #4]
 8006498:	2b12      	cmp	r3, #18
 800649a:	d130      	bne.n	80064fe <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	689b      	ldr	r3, [r3, #8]
 80064a0:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80064a2:	693b      	ldr	r3, [r7, #16]
 80064a4:	005b      	lsls	r3, r3, #1
 80064a6:	2203      	movs	r2, #3
 80064a8:	fa02 f303 	lsl.w	r3, r2, r3
 80064ac:	43db      	mvns	r3, r3
 80064ae:	697a      	ldr	r2, [r7, #20]
 80064b0:	4013      	ands	r3, r2
 80064b2:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80064b4:	683b      	ldr	r3, [r7, #0]
 80064b6:	68da      	ldr	r2, [r3, #12]
 80064b8:	693b      	ldr	r3, [r7, #16]
 80064ba:	005b      	lsls	r3, r3, #1
 80064bc:	fa02 f303 	lsl.w	r3, r2, r3
 80064c0:	697a      	ldr	r2, [r7, #20]
 80064c2:	4313      	orrs	r3, r2
 80064c4:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	697a      	ldr	r2, [r7, #20]
 80064ca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	685b      	ldr	r3, [r3, #4]
 80064d0:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80064d2:	2201      	movs	r2, #1
 80064d4:	693b      	ldr	r3, [r7, #16]
 80064d6:	fa02 f303 	lsl.w	r3, r2, r3
 80064da:	43db      	mvns	r3, r3
 80064dc:	697a      	ldr	r2, [r7, #20]
 80064de:	4013      	ands	r3, r2
 80064e0:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	685b      	ldr	r3, [r3, #4]
 80064e6:	091b      	lsrs	r3, r3, #4
 80064e8:	f003 0201 	and.w	r2, r3, #1
 80064ec:	693b      	ldr	r3, [r7, #16]
 80064ee:	fa02 f303 	lsl.w	r3, r2, r3
 80064f2:	697a      	ldr	r2, [r7, #20]
 80064f4:	4313      	orrs	r3, r2
 80064f6:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	697a      	ldr	r2, [r7, #20]
 80064fc:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 80064fe:	683b      	ldr	r3, [r7, #0]
 8006500:	685b      	ldr	r3, [r3, #4]
 8006502:	f003 0303 	and.w	r3, r3, #3
 8006506:	2b03      	cmp	r3, #3
 8006508:	d109      	bne.n	800651e <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 800650a:	683b      	ldr	r3, [r7, #0]
 800650c:	685b      	ldr	r3, [r3, #4]
 800650e:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8006512:	2b03      	cmp	r3, #3
 8006514:	d11b      	bne.n	800654e <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8006516:	683b      	ldr	r3, [r7, #0]
 8006518:	689b      	ldr	r3, [r3, #8]
 800651a:	2b01      	cmp	r3, #1
 800651c:	d017      	beq.n	800654e <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	68db      	ldr	r3, [r3, #12]
 8006522:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8006524:	693b      	ldr	r3, [r7, #16]
 8006526:	005b      	lsls	r3, r3, #1
 8006528:	2203      	movs	r2, #3
 800652a:	fa02 f303 	lsl.w	r3, r2, r3
 800652e:	43db      	mvns	r3, r3
 8006530:	697a      	ldr	r2, [r7, #20]
 8006532:	4013      	ands	r3, r2
 8006534:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	689a      	ldr	r2, [r3, #8]
 800653a:	693b      	ldr	r3, [r7, #16]
 800653c:	005b      	lsls	r3, r3, #1
 800653e:	fa02 f303 	lsl.w	r3, r2, r3
 8006542:	697a      	ldr	r2, [r7, #20]
 8006544:	4313      	orrs	r3, r2
 8006546:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	697a      	ldr	r2, [r7, #20]
 800654c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800654e:	683b      	ldr	r3, [r7, #0]
 8006550:	685b      	ldr	r3, [r3, #4]
 8006552:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006556:	2b00      	cmp	r3, #0
 8006558:	d07c      	beq.n	8006654 <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 800655a:	4a47      	ldr	r2, [pc, #284]	@ (8006678 <HAL_GPIO_Init+0x2b4>)
 800655c:	693b      	ldr	r3, [r7, #16]
 800655e:	089b      	lsrs	r3, r3, #2
 8006560:	3318      	adds	r3, #24
 8006562:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006566:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8006568:	693b      	ldr	r3, [r7, #16]
 800656a:	f003 0303 	and.w	r3, r3, #3
 800656e:	00db      	lsls	r3, r3, #3
 8006570:	220f      	movs	r2, #15
 8006572:	fa02 f303 	lsl.w	r3, r2, r3
 8006576:	43db      	mvns	r3, r3
 8006578:	697a      	ldr	r2, [r7, #20]
 800657a:	4013      	ands	r3, r2
 800657c:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	0a9a      	lsrs	r2, r3, #10
 8006582:	4b3e      	ldr	r3, [pc, #248]	@ (800667c <HAL_GPIO_Init+0x2b8>)
 8006584:	4013      	ands	r3, r2
 8006586:	693a      	ldr	r2, [r7, #16]
 8006588:	f002 0203 	and.w	r2, r2, #3
 800658c:	00d2      	lsls	r2, r2, #3
 800658e:	4093      	lsls	r3, r2
 8006590:	697a      	ldr	r2, [r7, #20]
 8006592:	4313      	orrs	r3, r2
 8006594:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8006596:	4938      	ldr	r1, [pc, #224]	@ (8006678 <HAL_GPIO_Init+0x2b4>)
 8006598:	693b      	ldr	r3, [r7, #16]
 800659a:	089b      	lsrs	r3, r3, #2
 800659c:	3318      	adds	r3, #24
 800659e:	697a      	ldr	r2, [r7, #20]
 80065a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80065a4:	4b34      	ldr	r3, [pc, #208]	@ (8006678 <HAL_GPIO_Init+0x2b4>)
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	43db      	mvns	r3, r3
 80065ae:	697a      	ldr	r2, [r7, #20]
 80065b0:	4013      	ands	r3, r2
 80065b2:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	685b      	ldr	r3, [r3, #4]
 80065b8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d003      	beq.n	80065c8 <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 80065c0:	697a      	ldr	r2, [r7, #20]
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	4313      	orrs	r3, r2
 80065c6:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 80065c8:	4a2b      	ldr	r2, [pc, #172]	@ (8006678 <HAL_GPIO_Init+0x2b4>)
 80065ca:	697b      	ldr	r3, [r7, #20]
 80065cc:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 80065ce:	4b2a      	ldr	r3, [pc, #168]	@ (8006678 <HAL_GPIO_Init+0x2b4>)
 80065d0:	685b      	ldr	r3, [r3, #4]
 80065d2:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	43db      	mvns	r3, r3
 80065d8:	697a      	ldr	r2, [r7, #20]
 80065da:	4013      	ands	r3, r2
 80065dc:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	685b      	ldr	r3, [r3, #4]
 80065e2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d003      	beq.n	80065f2 <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 80065ea:	697a      	ldr	r2, [r7, #20]
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	4313      	orrs	r3, r2
 80065f0:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 80065f2:	4a21      	ldr	r2, [pc, #132]	@ (8006678 <HAL_GPIO_Init+0x2b4>)
 80065f4:	697b      	ldr	r3, [r7, #20]
 80065f6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 80065f8:	4b1f      	ldr	r3, [pc, #124]	@ (8006678 <HAL_GPIO_Init+0x2b4>)
 80065fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80065fe:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	43db      	mvns	r3, r3
 8006604:	697a      	ldr	r2, [r7, #20]
 8006606:	4013      	ands	r3, r2
 8006608:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	685b      	ldr	r3, [r3, #4]
 800660e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006612:	2b00      	cmp	r3, #0
 8006614:	d003      	beq.n	800661e <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 8006616:	697a      	ldr	r2, [r7, #20]
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	4313      	orrs	r3, r2
 800661c:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 800661e:	4a16      	ldr	r2, [pc, #88]	@ (8006678 <HAL_GPIO_Init+0x2b4>)
 8006620:	697b      	ldr	r3, [r7, #20]
 8006622:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8006626:	4b14      	ldr	r3, [pc, #80]	@ (8006678 <HAL_GPIO_Init+0x2b4>)
 8006628:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800662c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	43db      	mvns	r3, r3
 8006632:	697a      	ldr	r2, [r7, #20]
 8006634:	4013      	ands	r3, r2
 8006636:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	685b      	ldr	r3, [r3, #4]
 800663c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006640:	2b00      	cmp	r3, #0
 8006642:	d003      	beq.n	800664c <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 8006644:	697a      	ldr	r2, [r7, #20]
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	4313      	orrs	r3, r2
 800664a:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 800664c:	4a0a      	ldr	r2, [pc, #40]	@ (8006678 <HAL_GPIO_Init+0x2b4>)
 800664e:	697b      	ldr	r3, [r7, #20]
 8006650:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8006654:	693b      	ldr	r3, [r7, #16]
 8006656:	3301      	adds	r3, #1
 8006658:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800665a:	683b      	ldr	r3, [r7, #0]
 800665c:	681a      	ldr	r2, [r3, #0]
 800665e:	693b      	ldr	r3, [r7, #16]
 8006660:	fa22 f303 	lsr.w	r3, r2, r3
 8006664:	2b00      	cmp	r3, #0
 8006666:	f47f aeb5 	bne.w	80063d4 <HAL_GPIO_Init+0x10>
  }
}
 800666a:	bf00      	nop
 800666c:	bf00      	nop
 800666e:	371c      	adds	r7, #28
 8006670:	46bd      	mov	sp, r7
 8006672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006676:	4770      	bx	lr
 8006678:	44022000 	.word	0x44022000
 800667c:	002f7f7f 	.word	0x002f7f7f

08006680 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006680:	b480      	push	{r7}
 8006682:	b085      	sub	sp, #20
 8006684:	af00      	add	r7, sp, #0
 8006686:	6078      	str	r0, [r7, #4]
 8006688:	460b      	mov	r3, r1
 800668a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	691a      	ldr	r2, [r3, #16]
 8006690:	887b      	ldrh	r3, [r7, #2]
 8006692:	4013      	ands	r3, r2
 8006694:	2b00      	cmp	r3, #0
 8006696:	d002      	beq.n	800669e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006698:	2301      	movs	r3, #1
 800669a:	73fb      	strb	r3, [r7, #15]
 800669c:	e001      	b.n	80066a2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800669e:	2300      	movs	r3, #0
 80066a0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80066a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80066a4:	4618      	mov	r0, r3
 80066a6:	3714      	adds	r7, #20
 80066a8:	46bd      	mov	sp, r7
 80066aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ae:	4770      	bx	lr

080066b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80066b0:	b480      	push	{r7}
 80066b2:	b083      	sub	sp, #12
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	6078      	str	r0, [r7, #4]
 80066b8:	460b      	mov	r3, r1
 80066ba:	807b      	strh	r3, [r7, #2]
 80066bc:	4613      	mov	r3, r2
 80066be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80066c0:	787b      	ldrb	r3, [r7, #1]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d003      	beq.n	80066ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80066c6:	887a      	ldrh	r2, [r7, #2]
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80066cc:	e002      	b.n	80066d4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80066ce:	887a      	ldrh	r2, [r7, #2]
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80066d4:	bf00      	nop
 80066d6:	370c      	adds	r7, #12
 80066d8:	46bd      	mov	sp, r7
 80066da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066de:	4770      	bx	lr

080066e0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80066e0:	b580      	push	{r7, lr}
 80066e2:	b082      	sub	sp, #8
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	4603      	mov	r3, r0
 80066e8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 80066ea:	4b0f      	ldr	r3, [pc, #60]	@ (8006728 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 80066ec:	68da      	ldr	r2, [r3, #12]
 80066ee:	88fb      	ldrh	r3, [r7, #6]
 80066f0:	4013      	ands	r3, r2
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d006      	beq.n	8006704 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 80066f6:	4a0c      	ldr	r2, [pc, #48]	@ (8006728 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 80066f8:	88fb      	ldrh	r3, [r7, #6]
 80066fa:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 80066fc:	88fb      	ldrh	r3, [r7, #6]
 80066fe:	4618      	mov	r0, r3
 8006700:	f000 f814 	bl	800672c <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 8006704:	4b08      	ldr	r3, [pc, #32]	@ (8006728 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8006706:	691a      	ldr	r2, [r3, #16]
 8006708:	88fb      	ldrh	r3, [r7, #6]
 800670a:	4013      	ands	r3, r2
 800670c:	2b00      	cmp	r3, #0
 800670e:	d006      	beq.n	800671e <HAL_GPIO_EXTI_IRQHandler+0x3e>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8006710:	4a05      	ldr	r2, [pc, #20]	@ (8006728 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8006712:	88fb      	ldrh	r3, [r7, #6]
 8006714:	6113      	str	r3, [r2, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8006716:	88fb      	ldrh	r3, [r7, #6]
 8006718:	4618      	mov	r0, r3
 800671a:	f7fc f8af 	bl	800287c <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 800671e:	bf00      	nop
 8006720:	3708      	adds	r7, #8
 8006722:	46bd      	mov	sp, r7
 8006724:	bd80      	pop	{r7, pc}
 8006726:	bf00      	nop
 8006728:	44022000 	.word	0x44022000

0800672c <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line rising detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 800672c:	b480      	push	{r7}
 800672e:	b083      	sub	sp, #12
 8006730:	af00      	add	r7, sp, #0
 8006732:	4603      	mov	r3, r0
 8006734:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8006736:	bf00      	nop
 8006738:	370c      	adds	r7, #12
 800673a:	46bd      	mov	sp, r7
 800673c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006740:	4770      	bx	lr
	...

08006744 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8006744:	b480      	push	{r7}
 8006746:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8006748:	4b05      	ldr	r3, [pc, #20]	@ (8006760 <HAL_ICACHE_Enable+0x1c>)
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	4a04      	ldr	r2, [pc, #16]	@ (8006760 <HAL_ICACHE_Enable+0x1c>)
 800674e:	f043 0301 	orr.w	r3, r3, #1
 8006752:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8006754:	2300      	movs	r3, #0
}
 8006756:	4618      	mov	r0, r3
 8006758:	46bd      	mov	sp, r7
 800675a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675e:	4770      	bx	lr
 8006760:	40030400 	.word	0x40030400

08006764 <HAL_PWREx_DisableUCPDDeadBattery>:
  *         pull-down or to handover control to the UCPD (the UCPD must be
  *         initialized before doing the disable).
  * @retval None.
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8006764:	b480      	push	{r7}
 8006766:	af00      	add	r7, sp, #0
  SET_BIT(PWR->UCPDR, PWR_UCPDR_UCPD_DBDIS);
 8006768:	4b05      	ldr	r3, [pc, #20]	@ (8006780 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800676a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800676c:	4a04      	ldr	r2, [pc, #16]	@ (8006780 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800676e:	f043 0301 	orr.w	r3, r3, #1
 8006772:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
 8006774:	bf00      	nop
 8006776:	46bd      	mov	sp, r7
 8006778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677c:	4770      	bx	lr
 800677e:	bf00      	nop
 8006780:	44020800 	.word	0x44020800

08006784 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8006784:	b580      	push	{r7, lr}
 8006786:	b088      	sub	sp, #32
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d102      	bne.n	8006798 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8006792:	2301      	movs	r3, #1
 8006794:	f000 bc28 	b.w	8006fe8 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006798:	4b94      	ldr	r3, [pc, #592]	@ (80069ec <HAL_RCC_OscConfig+0x268>)
 800679a:	69db      	ldr	r3, [r3, #28]
 800679c:	f003 0318 	and.w	r3, r3, #24
 80067a0:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 80067a2:	4b92      	ldr	r3, [pc, #584]	@ (80069ec <HAL_RCC_OscConfig+0x268>)
 80067a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067a6:	f003 0303 	and.w	r3, r3, #3
 80067aa:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f003 0310 	and.w	r3, r3, #16
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d05b      	beq.n	8006870 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 80067b8:	69fb      	ldr	r3, [r7, #28]
 80067ba:	2b08      	cmp	r3, #8
 80067bc:	d005      	beq.n	80067ca <HAL_RCC_OscConfig+0x46>
 80067be:	69fb      	ldr	r3, [r7, #28]
 80067c0:	2b18      	cmp	r3, #24
 80067c2:	d114      	bne.n	80067ee <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 80067c4:	69bb      	ldr	r3, [r7, #24]
 80067c6:	2b02      	cmp	r3, #2
 80067c8:	d111      	bne.n	80067ee <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	69db      	ldr	r3, [r3, #28]
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d102      	bne.n	80067d8 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 80067d2:	2301      	movs	r3, #1
 80067d4:	f000 bc08 	b.w	8006fe8 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 80067d8:	4b84      	ldr	r3, [pc, #528]	@ (80069ec <HAL_RCC_OscConfig+0x268>)
 80067da:	699b      	ldr	r3, [r3, #24]
 80067dc:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	6a1b      	ldr	r3, [r3, #32]
 80067e4:	041b      	lsls	r3, r3, #16
 80067e6:	4981      	ldr	r1, [pc, #516]	@ (80069ec <HAL_RCC_OscConfig+0x268>)
 80067e8:	4313      	orrs	r3, r2
 80067ea:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 80067ec:	e040      	b.n	8006870 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	69db      	ldr	r3, [r3, #28]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d023      	beq.n	800683e <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80067f6:	4b7d      	ldr	r3, [pc, #500]	@ (80069ec <HAL_RCC_OscConfig+0x268>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	4a7c      	ldr	r2, [pc, #496]	@ (80069ec <HAL_RCC_OscConfig+0x268>)
 80067fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006800:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006802:	f7fd fcb5 	bl	8004170 <HAL_GetTick>
 8006806:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8006808:	e008      	b.n	800681c <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 800680a:	f7fd fcb1 	bl	8004170 <HAL_GetTick>
 800680e:	4602      	mov	r2, r0
 8006810:	697b      	ldr	r3, [r7, #20]
 8006812:	1ad3      	subs	r3, r2, r3
 8006814:	2b02      	cmp	r3, #2
 8006816:	d901      	bls.n	800681c <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8006818:	2303      	movs	r3, #3
 800681a:	e3e5      	b.n	8006fe8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 800681c:	4b73      	ldr	r3, [pc, #460]	@ (80069ec <HAL_RCC_OscConfig+0x268>)
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006824:	2b00      	cmp	r3, #0
 8006826:	d0f0      	beq.n	800680a <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8006828:	4b70      	ldr	r3, [pc, #448]	@ (80069ec <HAL_RCC_OscConfig+0x268>)
 800682a:	699b      	ldr	r3, [r3, #24]
 800682c:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	6a1b      	ldr	r3, [r3, #32]
 8006834:	041b      	lsls	r3, r3, #16
 8006836:	496d      	ldr	r1, [pc, #436]	@ (80069ec <HAL_RCC_OscConfig+0x268>)
 8006838:	4313      	orrs	r3, r2
 800683a:	618b      	str	r3, [r1, #24]
 800683c:	e018      	b.n	8006870 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800683e:	4b6b      	ldr	r3, [pc, #428]	@ (80069ec <HAL_RCC_OscConfig+0x268>)
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	4a6a      	ldr	r2, [pc, #424]	@ (80069ec <HAL_RCC_OscConfig+0x268>)
 8006844:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006848:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800684a:	f7fd fc91 	bl	8004170 <HAL_GetTick>
 800684e:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8006850:	e008      	b.n	8006864 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8006852:	f7fd fc8d 	bl	8004170 <HAL_GetTick>
 8006856:	4602      	mov	r2, r0
 8006858:	697b      	ldr	r3, [r7, #20]
 800685a:	1ad3      	subs	r3, r2, r3
 800685c:	2b02      	cmp	r3, #2
 800685e:	d901      	bls.n	8006864 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8006860:	2303      	movs	r3, #3
 8006862:	e3c1      	b.n	8006fe8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8006864:	4b61      	ldr	r3, [pc, #388]	@ (80069ec <HAL_RCC_OscConfig+0x268>)
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800686c:	2b00      	cmp	r3, #0
 800686e:	d1f0      	bne.n	8006852 <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f003 0301 	and.w	r3, r3, #1
 8006878:	2b00      	cmp	r3, #0
 800687a:	f000 80a0 	beq.w	80069be <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800687e:	69fb      	ldr	r3, [r7, #28]
 8006880:	2b10      	cmp	r3, #16
 8006882:	d005      	beq.n	8006890 <HAL_RCC_OscConfig+0x10c>
 8006884:	69fb      	ldr	r3, [r7, #28]
 8006886:	2b18      	cmp	r3, #24
 8006888:	d109      	bne.n	800689e <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 800688a:	69bb      	ldr	r3, [r7, #24]
 800688c:	2b03      	cmp	r3, #3
 800688e:	d106      	bne.n	800689e <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	685b      	ldr	r3, [r3, #4]
 8006894:	2b00      	cmp	r3, #0
 8006896:	f040 8092 	bne.w	80069be <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 800689a:	2301      	movs	r3, #1
 800689c:	e3a4      	b.n	8006fe8 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	685b      	ldr	r3, [r3, #4]
 80068a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80068a6:	d106      	bne.n	80068b6 <HAL_RCC_OscConfig+0x132>
 80068a8:	4b50      	ldr	r3, [pc, #320]	@ (80069ec <HAL_RCC_OscConfig+0x268>)
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	4a4f      	ldr	r2, [pc, #316]	@ (80069ec <HAL_RCC_OscConfig+0x268>)
 80068ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80068b2:	6013      	str	r3, [r2, #0]
 80068b4:	e058      	b.n	8006968 <HAL_RCC_OscConfig+0x1e4>
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	685b      	ldr	r3, [r3, #4]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d112      	bne.n	80068e4 <HAL_RCC_OscConfig+0x160>
 80068be:	4b4b      	ldr	r3, [pc, #300]	@ (80069ec <HAL_RCC_OscConfig+0x268>)
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	4a4a      	ldr	r2, [pc, #296]	@ (80069ec <HAL_RCC_OscConfig+0x268>)
 80068c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80068c8:	6013      	str	r3, [r2, #0]
 80068ca:	4b48      	ldr	r3, [pc, #288]	@ (80069ec <HAL_RCC_OscConfig+0x268>)
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	4a47      	ldr	r2, [pc, #284]	@ (80069ec <HAL_RCC_OscConfig+0x268>)
 80068d0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80068d4:	6013      	str	r3, [r2, #0]
 80068d6:	4b45      	ldr	r3, [pc, #276]	@ (80069ec <HAL_RCC_OscConfig+0x268>)
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	4a44      	ldr	r2, [pc, #272]	@ (80069ec <HAL_RCC_OscConfig+0x268>)
 80068dc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80068e0:	6013      	str	r3, [r2, #0]
 80068e2:	e041      	b.n	8006968 <HAL_RCC_OscConfig+0x1e4>
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	685b      	ldr	r3, [r3, #4]
 80068e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80068ec:	d112      	bne.n	8006914 <HAL_RCC_OscConfig+0x190>
 80068ee:	4b3f      	ldr	r3, [pc, #252]	@ (80069ec <HAL_RCC_OscConfig+0x268>)
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	4a3e      	ldr	r2, [pc, #248]	@ (80069ec <HAL_RCC_OscConfig+0x268>)
 80068f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80068f8:	6013      	str	r3, [r2, #0]
 80068fa:	4b3c      	ldr	r3, [pc, #240]	@ (80069ec <HAL_RCC_OscConfig+0x268>)
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	4a3b      	ldr	r2, [pc, #236]	@ (80069ec <HAL_RCC_OscConfig+0x268>)
 8006900:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006904:	6013      	str	r3, [r2, #0]
 8006906:	4b39      	ldr	r3, [pc, #228]	@ (80069ec <HAL_RCC_OscConfig+0x268>)
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	4a38      	ldr	r2, [pc, #224]	@ (80069ec <HAL_RCC_OscConfig+0x268>)
 800690c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006910:	6013      	str	r3, [r2, #0]
 8006912:	e029      	b.n	8006968 <HAL_RCC_OscConfig+0x1e4>
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	685b      	ldr	r3, [r3, #4]
 8006918:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 800691c:	d112      	bne.n	8006944 <HAL_RCC_OscConfig+0x1c0>
 800691e:	4b33      	ldr	r3, [pc, #204]	@ (80069ec <HAL_RCC_OscConfig+0x268>)
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	4a32      	ldr	r2, [pc, #200]	@ (80069ec <HAL_RCC_OscConfig+0x268>)
 8006924:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006928:	6013      	str	r3, [r2, #0]
 800692a:	4b30      	ldr	r3, [pc, #192]	@ (80069ec <HAL_RCC_OscConfig+0x268>)
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	4a2f      	ldr	r2, [pc, #188]	@ (80069ec <HAL_RCC_OscConfig+0x268>)
 8006930:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006934:	6013      	str	r3, [r2, #0]
 8006936:	4b2d      	ldr	r3, [pc, #180]	@ (80069ec <HAL_RCC_OscConfig+0x268>)
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	4a2c      	ldr	r2, [pc, #176]	@ (80069ec <HAL_RCC_OscConfig+0x268>)
 800693c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006940:	6013      	str	r3, [r2, #0]
 8006942:	e011      	b.n	8006968 <HAL_RCC_OscConfig+0x1e4>
 8006944:	4b29      	ldr	r3, [pc, #164]	@ (80069ec <HAL_RCC_OscConfig+0x268>)
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	4a28      	ldr	r2, [pc, #160]	@ (80069ec <HAL_RCC_OscConfig+0x268>)
 800694a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800694e:	6013      	str	r3, [r2, #0]
 8006950:	4b26      	ldr	r3, [pc, #152]	@ (80069ec <HAL_RCC_OscConfig+0x268>)
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	4a25      	ldr	r2, [pc, #148]	@ (80069ec <HAL_RCC_OscConfig+0x268>)
 8006956:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800695a:	6013      	str	r3, [r2, #0]
 800695c:	4b23      	ldr	r3, [pc, #140]	@ (80069ec <HAL_RCC_OscConfig+0x268>)
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	4a22      	ldr	r2, [pc, #136]	@ (80069ec <HAL_RCC_OscConfig+0x268>)
 8006962:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006966:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	685b      	ldr	r3, [r3, #4]
 800696c:	2b00      	cmp	r3, #0
 800696e:	d013      	beq.n	8006998 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006970:	f7fd fbfe 	bl	8004170 <HAL_GetTick>
 8006974:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006976:	e008      	b.n	800698a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8006978:	f7fd fbfa 	bl	8004170 <HAL_GetTick>
 800697c:	4602      	mov	r2, r0
 800697e:	697b      	ldr	r3, [r7, #20]
 8006980:	1ad3      	subs	r3, r2, r3
 8006982:	2b64      	cmp	r3, #100	@ 0x64
 8006984:	d901      	bls.n	800698a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8006986:	2303      	movs	r3, #3
 8006988:	e32e      	b.n	8006fe8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800698a:	4b18      	ldr	r3, [pc, #96]	@ (80069ec <HAL_RCC_OscConfig+0x268>)
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006992:	2b00      	cmp	r3, #0
 8006994:	d0f0      	beq.n	8006978 <HAL_RCC_OscConfig+0x1f4>
 8006996:	e012      	b.n	80069be <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006998:	f7fd fbea 	bl	8004170 <HAL_GetTick>
 800699c:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800699e:	e008      	b.n	80069b2 <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80069a0:	f7fd fbe6 	bl	8004170 <HAL_GetTick>
 80069a4:	4602      	mov	r2, r0
 80069a6:	697b      	ldr	r3, [r7, #20]
 80069a8:	1ad3      	subs	r3, r2, r3
 80069aa:	2b64      	cmp	r3, #100	@ 0x64
 80069ac:	d901      	bls.n	80069b2 <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 80069ae:	2303      	movs	r3, #3
 80069b0:	e31a      	b.n	8006fe8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80069b2:	4b0e      	ldr	r3, [pc, #56]	@ (80069ec <HAL_RCC_OscConfig+0x268>)
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d1f0      	bne.n	80069a0 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f003 0302 	and.w	r3, r3, #2
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	f000 809a 	beq.w	8006b00 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80069cc:	69fb      	ldr	r3, [r7, #28]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d005      	beq.n	80069de <HAL_RCC_OscConfig+0x25a>
 80069d2:	69fb      	ldr	r3, [r7, #28]
 80069d4:	2b18      	cmp	r3, #24
 80069d6:	d149      	bne.n	8006a6c <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 80069d8:	69bb      	ldr	r3, [r7, #24]
 80069da:	2b01      	cmp	r3, #1
 80069dc:	d146      	bne.n	8006a6c <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	68db      	ldr	r3, [r3, #12]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d104      	bne.n	80069f0 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 80069e6:	2301      	movs	r3, #1
 80069e8:	e2fe      	b.n	8006fe8 <HAL_RCC_OscConfig+0x864>
 80069ea:	bf00      	nop
 80069ec:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80069f0:	69fb      	ldr	r3, [r7, #28]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d11c      	bne.n	8006a30 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 80069f6:	4b9a      	ldr	r3, [pc, #616]	@ (8006c60 <HAL_RCC_OscConfig+0x4dc>)
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f003 0218 	and.w	r2, r3, #24
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	691b      	ldr	r3, [r3, #16]
 8006a02:	429a      	cmp	r2, r3
 8006a04:	d014      	beq.n	8006a30 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8006a06:	4b96      	ldr	r3, [pc, #600]	@ (8006c60 <HAL_RCC_OscConfig+0x4dc>)
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f023 0218 	bic.w	r2, r3, #24
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	691b      	ldr	r3, [r3, #16]
 8006a12:	4993      	ldr	r1, [pc, #588]	@ (8006c60 <HAL_RCC_OscConfig+0x4dc>)
 8006a14:	4313      	orrs	r3, r2
 8006a16:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8006a18:	f000 fdd0 	bl	80075bc <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006a1c:	4b91      	ldr	r3, [pc, #580]	@ (8006c64 <HAL_RCC_OscConfig+0x4e0>)
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	4618      	mov	r0, r3
 8006a22:	f7fd fb1b 	bl	800405c <HAL_InitTick>
 8006a26:	4603      	mov	r3, r0
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d001      	beq.n	8006a30 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8006a2c:	2301      	movs	r3, #1
 8006a2e:	e2db      	b.n	8006fe8 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a30:	f7fd fb9e 	bl	8004170 <HAL_GetTick>
 8006a34:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006a36:	e008      	b.n	8006a4a <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8006a38:	f7fd fb9a 	bl	8004170 <HAL_GetTick>
 8006a3c:	4602      	mov	r2, r0
 8006a3e:	697b      	ldr	r3, [r7, #20]
 8006a40:	1ad3      	subs	r3, r2, r3
 8006a42:	2b02      	cmp	r3, #2
 8006a44:	d901      	bls.n	8006a4a <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8006a46:	2303      	movs	r3, #3
 8006a48:	e2ce      	b.n	8006fe8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006a4a:	4b85      	ldr	r3, [pc, #532]	@ (8006c60 <HAL_RCC_OscConfig+0x4dc>)
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f003 0302 	and.w	r3, r3, #2
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d0f0      	beq.n	8006a38 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8006a56:	4b82      	ldr	r3, [pc, #520]	@ (8006c60 <HAL_RCC_OscConfig+0x4dc>)
 8006a58:	691b      	ldr	r3, [r3, #16]
 8006a5a:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	695b      	ldr	r3, [r3, #20]
 8006a62:	041b      	lsls	r3, r3, #16
 8006a64:	497e      	ldr	r1, [pc, #504]	@ (8006c60 <HAL_RCC_OscConfig+0x4dc>)
 8006a66:	4313      	orrs	r3, r2
 8006a68:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8006a6a:	e049      	b.n	8006b00 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	68db      	ldr	r3, [r3, #12]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d02c      	beq.n	8006ace <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8006a74:	4b7a      	ldr	r3, [pc, #488]	@ (8006c60 <HAL_RCC_OscConfig+0x4dc>)
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	f023 0218 	bic.w	r2, r3, #24
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	691b      	ldr	r3, [r3, #16]
 8006a80:	4977      	ldr	r1, [pc, #476]	@ (8006c60 <HAL_RCC_OscConfig+0x4dc>)
 8006a82:	4313      	orrs	r3, r2
 8006a84:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8006a86:	4b76      	ldr	r3, [pc, #472]	@ (8006c60 <HAL_RCC_OscConfig+0x4dc>)
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	4a75      	ldr	r2, [pc, #468]	@ (8006c60 <HAL_RCC_OscConfig+0x4dc>)
 8006a8c:	f043 0301 	orr.w	r3, r3, #1
 8006a90:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a92:	f7fd fb6d 	bl	8004170 <HAL_GetTick>
 8006a96:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006a98:	e008      	b.n	8006aac <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8006a9a:	f7fd fb69 	bl	8004170 <HAL_GetTick>
 8006a9e:	4602      	mov	r2, r0
 8006aa0:	697b      	ldr	r3, [r7, #20]
 8006aa2:	1ad3      	subs	r3, r2, r3
 8006aa4:	2b02      	cmp	r3, #2
 8006aa6:	d901      	bls.n	8006aac <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8006aa8:	2303      	movs	r3, #3
 8006aaa:	e29d      	b.n	8006fe8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006aac:	4b6c      	ldr	r3, [pc, #432]	@ (8006c60 <HAL_RCC_OscConfig+0x4dc>)
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f003 0302 	and.w	r3, r3, #2
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d0f0      	beq.n	8006a9a <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8006ab8:	4b69      	ldr	r3, [pc, #420]	@ (8006c60 <HAL_RCC_OscConfig+0x4dc>)
 8006aba:	691b      	ldr	r3, [r3, #16]
 8006abc:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	695b      	ldr	r3, [r3, #20]
 8006ac4:	041b      	lsls	r3, r3, #16
 8006ac6:	4966      	ldr	r1, [pc, #408]	@ (8006c60 <HAL_RCC_OscConfig+0x4dc>)
 8006ac8:	4313      	orrs	r3, r2
 8006aca:	610b      	str	r3, [r1, #16]
 8006acc:	e018      	b.n	8006b00 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006ace:	4b64      	ldr	r3, [pc, #400]	@ (8006c60 <HAL_RCC_OscConfig+0x4dc>)
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	4a63      	ldr	r2, [pc, #396]	@ (8006c60 <HAL_RCC_OscConfig+0x4dc>)
 8006ad4:	f023 0301 	bic.w	r3, r3, #1
 8006ad8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ada:	f7fd fb49 	bl	8004170 <HAL_GetTick>
 8006ade:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006ae0:	e008      	b.n	8006af4 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8006ae2:	f7fd fb45 	bl	8004170 <HAL_GetTick>
 8006ae6:	4602      	mov	r2, r0
 8006ae8:	697b      	ldr	r3, [r7, #20]
 8006aea:	1ad3      	subs	r3, r2, r3
 8006aec:	2b02      	cmp	r3, #2
 8006aee:	d901      	bls.n	8006af4 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8006af0:	2303      	movs	r3, #3
 8006af2:	e279      	b.n	8006fe8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006af4:	4b5a      	ldr	r3, [pc, #360]	@ (8006c60 <HAL_RCC_OscConfig+0x4dc>)
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f003 0302 	and.w	r3, r3, #2
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d1f0      	bne.n	8006ae2 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	f003 0308 	and.w	r3, r3, #8
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d03c      	beq.n	8006b86 <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	699b      	ldr	r3, [r3, #24]
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d01c      	beq.n	8006b4e <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006b14:	4b52      	ldr	r3, [pc, #328]	@ (8006c60 <HAL_RCC_OscConfig+0x4dc>)
 8006b16:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006b1a:	4a51      	ldr	r2, [pc, #324]	@ (8006c60 <HAL_RCC_OscConfig+0x4dc>)
 8006b1c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006b20:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b24:	f7fd fb24 	bl	8004170 <HAL_GetTick>
 8006b28:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8006b2a:	e008      	b.n	8006b3e <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8006b2c:	f7fd fb20 	bl	8004170 <HAL_GetTick>
 8006b30:	4602      	mov	r2, r0
 8006b32:	697b      	ldr	r3, [r7, #20]
 8006b34:	1ad3      	subs	r3, r2, r3
 8006b36:	2b02      	cmp	r3, #2
 8006b38:	d901      	bls.n	8006b3e <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8006b3a:	2303      	movs	r3, #3
 8006b3c:	e254      	b.n	8006fe8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8006b3e:	4b48      	ldr	r3, [pc, #288]	@ (8006c60 <HAL_RCC_OscConfig+0x4dc>)
 8006b40:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006b44:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d0ef      	beq.n	8006b2c <HAL_RCC_OscConfig+0x3a8>
 8006b4c:	e01b      	b.n	8006b86 <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006b4e:	4b44      	ldr	r3, [pc, #272]	@ (8006c60 <HAL_RCC_OscConfig+0x4dc>)
 8006b50:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006b54:	4a42      	ldr	r2, [pc, #264]	@ (8006c60 <HAL_RCC_OscConfig+0x4dc>)
 8006b56:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006b5a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b5e:	f7fd fb07 	bl	8004170 <HAL_GetTick>
 8006b62:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8006b64:	e008      	b.n	8006b78 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8006b66:	f7fd fb03 	bl	8004170 <HAL_GetTick>
 8006b6a:	4602      	mov	r2, r0
 8006b6c:	697b      	ldr	r3, [r7, #20]
 8006b6e:	1ad3      	subs	r3, r2, r3
 8006b70:	2b02      	cmp	r3, #2
 8006b72:	d901      	bls.n	8006b78 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8006b74:	2303      	movs	r3, #3
 8006b76:	e237      	b.n	8006fe8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8006b78:	4b39      	ldr	r3, [pc, #228]	@ (8006c60 <HAL_RCC_OscConfig+0x4dc>)
 8006b7a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006b7e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d1ef      	bne.n	8006b66 <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	f003 0304 	and.w	r3, r3, #4
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	f000 80d2 	beq.w	8006d38 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8006b94:	4b34      	ldr	r3, [pc, #208]	@ (8006c68 <HAL_RCC_OscConfig+0x4e4>)
 8006b96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b98:	f003 0301 	and.w	r3, r3, #1
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d118      	bne.n	8006bd2 <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8006ba0:	4b31      	ldr	r3, [pc, #196]	@ (8006c68 <HAL_RCC_OscConfig+0x4e4>)
 8006ba2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ba4:	4a30      	ldr	r2, [pc, #192]	@ (8006c68 <HAL_RCC_OscConfig+0x4e4>)
 8006ba6:	f043 0301 	orr.w	r3, r3, #1
 8006baa:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006bac:	f7fd fae0 	bl	8004170 <HAL_GetTick>
 8006bb0:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8006bb2:	e008      	b.n	8006bc6 <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006bb4:	f7fd fadc 	bl	8004170 <HAL_GetTick>
 8006bb8:	4602      	mov	r2, r0
 8006bba:	697b      	ldr	r3, [r7, #20]
 8006bbc:	1ad3      	subs	r3, r2, r3
 8006bbe:	2b02      	cmp	r3, #2
 8006bc0:	d901      	bls.n	8006bc6 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8006bc2:	2303      	movs	r3, #3
 8006bc4:	e210      	b.n	8006fe8 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8006bc6:	4b28      	ldr	r3, [pc, #160]	@ (8006c68 <HAL_RCC_OscConfig+0x4e4>)
 8006bc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bca:	f003 0301 	and.w	r3, r3, #1
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d0f0      	beq.n	8006bb4 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	689b      	ldr	r3, [r3, #8]
 8006bd6:	2b01      	cmp	r3, #1
 8006bd8:	d108      	bne.n	8006bec <HAL_RCC_OscConfig+0x468>
 8006bda:	4b21      	ldr	r3, [pc, #132]	@ (8006c60 <HAL_RCC_OscConfig+0x4dc>)
 8006bdc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006be0:	4a1f      	ldr	r2, [pc, #124]	@ (8006c60 <HAL_RCC_OscConfig+0x4dc>)
 8006be2:	f043 0301 	orr.w	r3, r3, #1
 8006be6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006bea:	e074      	b.n	8006cd6 <HAL_RCC_OscConfig+0x552>
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	689b      	ldr	r3, [r3, #8]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d118      	bne.n	8006c26 <HAL_RCC_OscConfig+0x4a2>
 8006bf4:	4b1a      	ldr	r3, [pc, #104]	@ (8006c60 <HAL_RCC_OscConfig+0x4dc>)
 8006bf6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006bfa:	4a19      	ldr	r2, [pc, #100]	@ (8006c60 <HAL_RCC_OscConfig+0x4dc>)
 8006bfc:	f023 0301 	bic.w	r3, r3, #1
 8006c00:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006c04:	4b16      	ldr	r3, [pc, #88]	@ (8006c60 <HAL_RCC_OscConfig+0x4dc>)
 8006c06:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006c0a:	4a15      	ldr	r2, [pc, #84]	@ (8006c60 <HAL_RCC_OscConfig+0x4dc>)
 8006c0c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006c10:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006c14:	4b12      	ldr	r3, [pc, #72]	@ (8006c60 <HAL_RCC_OscConfig+0x4dc>)
 8006c16:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006c1a:	4a11      	ldr	r2, [pc, #68]	@ (8006c60 <HAL_RCC_OscConfig+0x4dc>)
 8006c1c:	f023 0304 	bic.w	r3, r3, #4
 8006c20:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006c24:	e057      	b.n	8006cd6 <HAL_RCC_OscConfig+0x552>
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	689b      	ldr	r3, [r3, #8]
 8006c2a:	2b05      	cmp	r3, #5
 8006c2c:	d11e      	bne.n	8006c6c <HAL_RCC_OscConfig+0x4e8>
 8006c2e:	4b0c      	ldr	r3, [pc, #48]	@ (8006c60 <HAL_RCC_OscConfig+0x4dc>)
 8006c30:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006c34:	4a0a      	ldr	r2, [pc, #40]	@ (8006c60 <HAL_RCC_OscConfig+0x4dc>)
 8006c36:	f043 0304 	orr.w	r3, r3, #4
 8006c3a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006c3e:	4b08      	ldr	r3, [pc, #32]	@ (8006c60 <HAL_RCC_OscConfig+0x4dc>)
 8006c40:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006c44:	4a06      	ldr	r2, [pc, #24]	@ (8006c60 <HAL_RCC_OscConfig+0x4dc>)
 8006c46:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006c4a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006c4e:	4b04      	ldr	r3, [pc, #16]	@ (8006c60 <HAL_RCC_OscConfig+0x4dc>)
 8006c50:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006c54:	4a02      	ldr	r2, [pc, #8]	@ (8006c60 <HAL_RCC_OscConfig+0x4dc>)
 8006c56:	f043 0301 	orr.w	r3, r3, #1
 8006c5a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006c5e:	e03a      	b.n	8006cd6 <HAL_RCC_OscConfig+0x552>
 8006c60:	44020c00 	.word	0x44020c00
 8006c64:	2000000c 	.word	0x2000000c
 8006c68:	44020800 	.word	0x44020800
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	689b      	ldr	r3, [r3, #8]
 8006c70:	2b85      	cmp	r3, #133	@ 0x85
 8006c72:	d118      	bne.n	8006ca6 <HAL_RCC_OscConfig+0x522>
 8006c74:	4ba2      	ldr	r3, [pc, #648]	@ (8006f00 <HAL_RCC_OscConfig+0x77c>)
 8006c76:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006c7a:	4aa1      	ldr	r2, [pc, #644]	@ (8006f00 <HAL_RCC_OscConfig+0x77c>)
 8006c7c:	f043 0304 	orr.w	r3, r3, #4
 8006c80:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006c84:	4b9e      	ldr	r3, [pc, #632]	@ (8006f00 <HAL_RCC_OscConfig+0x77c>)
 8006c86:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006c8a:	4a9d      	ldr	r2, [pc, #628]	@ (8006f00 <HAL_RCC_OscConfig+0x77c>)
 8006c8c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c90:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006c94:	4b9a      	ldr	r3, [pc, #616]	@ (8006f00 <HAL_RCC_OscConfig+0x77c>)
 8006c96:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006c9a:	4a99      	ldr	r2, [pc, #612]	@ (8006f00 <HAL_RCC_OscConfig+0x77c>)
 8006c9c:	f043 0301 	orr.w	r3, r3, #1
 8006ca0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006ca4:	e017      	b.n	8006cd6 <HAL_RCC_OscConfig+0x552>
 8006ca6:	4b96      	ldr	r3, [pc, #600]	@ (8006f00 <HAL_RCC_OscConfig+0x77c>)
 8006ca8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006cac:	4a94      	ldr	r2, [pc, #592]	@ (8006f00 <HAL_RCC_OscConfig+0x77c>)
 8006cae:	f023 0301 	bic.w	r3, r3, #1
 8006cb2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006cb6:	4b92      	ldr	r3, [pc, #584]	@ (8006f00 <HAL_RCC_OscConfig+0x77c>)
 8006cb8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006cbc:	4a90      	ldr	r2, [pc, #576]	@ (8006f00 <HAL_RCC_OscConfig+0x77c>)
 8006cbe:	f023 0304 	bic.w	r3, r3, #4
 8006cc2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006cc6:	4b8e      	ldr	r3, [pc, #568]	@ (8006f00 <HAL_RCC_OscConfig+0x77c>)
 8006cc8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006ccc:	4a8c      	ldr	r2, [pc, #560]	@ (8006f00 <HAL_RCC_OscConfig+0x77c>)
 8006cce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006cd2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	689b      	ldr	r3, [r3, #8]
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d016      	beq.n	8006d0c <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006cde:	f7fd fa47 	bl	8004170 <HAL_GetTick>
 8006ce2:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006ce4:	e00a      	b.n	8006cfc <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ce6:	f7fd fa43 	bl	8004170 <HAL_GetTick>
 8006cea:	4602      	mov	r2, r0
 8006cec:	697b      	ldr	r3, [r7, #20]
 8006cee:	1ad3      	subs	r3, r2, r3
 8006cf0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006cf4:	4293      	cmp	r3, r2
 8006cf6:	d901      	bls.n	8006cfc <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8006cf8:	2303      	movs	r3, #3
 8006cfa:	e175      	b.n	8006fe8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006cfc:	4b80      	ldr	r3, [pc, #512]	@ (8006f00 <HAL_RCC_OscConfig+0x77c>)
 8006cfe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006d02:	f003 0302 	and.w	r3, r3, #2
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d0ed      	beq.n	8006ce6 <HAL_RCC_OscConfig+0x562>
 8006d0a:	e015      	b.n	8006d38 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d0c:	f7fd fa30 	bl	8004170 <HAL_GetTick>
 8006d10:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006d12:	e00a      	b.n	8006d2a <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006d14:	f7fd fa2c 	bl	8004170 <HAL_GetTick>
 8006d18:	4602      	mov	r2, r0
 8006d1a:	697b      	ldr	r3, [r7, #20]
 8006d1c:	1ad3      	subs	r3, r2, r3
 8006d1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d22:	4293      	cmp	r3, r2
 8006d24:	d901      	bls.n	8006d2a <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8006d26:	2303      	movs	r3, #3
 8006d28:	e15e      	b.n	8006fe8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006d2a:	4b75      	ldr	r3, [pc, #468]	@ (8006f00 <HAL_RCC_OscConfig+0x77c>)
 8006d2c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006d30:	f003 0302 	and.w	r3, r3, #2
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d1ed      	bne.n	8006d14 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	f003 0320 	and.w	r3, r3, #32
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d036      	beq.n	8006db2 <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d019      	beq.n	8006d80 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006d4c:	4b6c      	ldr	r3, [pc, #432]	@ (8006f00 <HAL_RCC_OscConfig+0x77c>)
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	4a6b      	ldr	r2, [pc, #428]	@ (8006f00 <HAL_RCC_OscConfig+0x77c>)
 8006d52:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006d56:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d58:	f7fd fa0a 	bl	8004170 <HAL_GetTick>
 8006d5c:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8006d5e:	e008      	b.n	8006d72 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8006d60:	f7fd fa06 	bl	8004170 <HAL_GetTick>
 8006d64:	4602      	mov	r2, r0
 8006d66:	697b      	ldr	r3, [r7, #20]
 8006d68:	1ad3      	subs	r3, r2, r3
 8006d6a:	2b02      	cmp	r3, #2
 8006d6c:	d901      	bls.n	8006d72 <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8006d6e:	2303      	movs	r3, #3
 8006d70:	e13a      	b.n	8006fe8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8006d72:	4b63      	ldr	r3, [pc, #396]	@ (8006f00 <HAL_RCC_OscConfig+0x77c>)
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d0f0      	beq.n	8006d60 <HAL_RCC_OscConfig+0x5dc>
 8006d7e:	e018      	b.n	8006db2 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006d80:	4b5f      	ldr	r3, [pc, #380]	@ (8006f00 <HAL_RCC_OscConfig+0x77c>)
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	4a5e      	ldr	r2, [pc, #376]	@ (8006f00 <HAL_RCC_OscConfig+0x77c>)
 8006d86:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006d8a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d8c:	f7fd f9f0 	bl	8004170 <HAL_GetTick>
 8006d90:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8006d92:	e008      	b.n	8006da6 <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8006d94:	f7fd f9ec 	bl	8004170 <HAL_GetTick>
 8006d98:	4602      	mov	r2, r0
 8006d9a:	697b      	ldr	r3, [r7, #20]
 8006d9c:	1ad3      	subs	r3, r2, r3
 8006d9e:	2b02      	cmp	r3, #2
 8006da0:	d901      	bls.n	8006da6 <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8006da2:	2303      	movs	r3, #3
 8006da4:	e120      	b.n	8006fe8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8006da6:	4b56      	ldr	r3, [pc, #344]	@ (8006f00 <HAL_RCC_OscConfig+0x77c>)
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d1f0      	bne.n	8006d94 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	f000 8115 	beq.w	8006fe6 <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006dbc:	69fb      	ldr	r3, [r7, #28]
 8006dbe:	2b18      	cmp	r3, #24
 8006dc0:	f000 80af 	beq.w	8006f22 <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dc8:	2b02      	cmp	r3, #2
 8006dca:	f040 8086 	bne.w	8006eda <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8006dce:	4b4c      	ldr	r3, [pc, #304]	@ (8006f00 <HAL_RCC_OscConfig+0x77c>)
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	4a4b      	ldr	r2, [pc, #300]	@ (8006f00 <HAL_RCC_OscConfig+0x77c>)
 8006dd4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006dd8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006dda:	f7fd f9c9 	bl	8004170 <HAL_GetTick>
 8006dde:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8006de0:	e008      	b.n	8006df4 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8006de2:	f7fd f9c5 	bl	8004170 <HAL_GetTick>
 8006de6:	4602      	mov	r2, r0
 8006de8:	697b      	ldr	r3, [r7, #20]
 8006dea:	1ad3      	subs	r3, r2, r3
 8006dec:	2b02      	cmp	r3, #2
 8006dee:	d901      	bls.n	8006df4 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8006df0:	2303      	movs	r3, #3
 8006df2:	e0f9      	b.n	8006fe8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8006df4:	4b42      	ldr	r3, [pc, #264]	@ (8006f00 <HAL_RCC_OscConfig+0x77c>)
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d1f0      	bne.n	8006de2 <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8006e00:	4b3f      	ldr	r3, [pc, #252]	@ (8006f00 <HAL_RCC_OscConfig+0x77c>)
 8006e02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e04:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006e08:	f023 0303 	bic.w	r3, r3, #3
 8006e0c:	687a      	ldr	r2, [r7, #4]
 8006e0e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8006e10:	687a      	ldr	r2, [r7, #4]
 8006e12:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006e14:	0212      	lsls	r2, r2, #8
 8006e16:	430a      	orrs	r2, r1
 8006e18:	4939      	ldr	r1, [pc, #228]	@ (8006f00 <HAL_RCC_OscConfig+0x77c>)
 8006e1a:	4313      	orrs	r3, r2
 8006e1c:	628b      	str	r3, [r1, #40]	@ 0x28
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e22:	3b01      	subs	r3, #1
 8006e24:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e2c:	3b01      	subs	r3, #1
 8006e2e:	025b      	lsls	r3, r3, #9
 8006e30:	b29b      	uxth	r3, r3
 8006e32:	431a      	orrs	r2, r3
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e38:	3b01      	subs	r3, #1
 8006e3a:	041b      	lsls	r3, r3, #16
 8006e3c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006e40:	431a      	orrs	r2, r3
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e46:	3b01      	subs	r3, #1
 8006e48:	061b      	lsls	r3, r3, #24
 8006e4a:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006e4e:	492c      	ldr	r1, [pc, #176]	@ (8006f00 <HAL_RCC_OscConfig+0x77c>)
 8006e50:	4313      	orrs	r3, r2
 8006e52:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8006e54:	4b2a      	ldr	r3, [pc, #168]	@ (8006f00 <HAL_RCC_OscConfig+0x77c>)
 8006e56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e58:	4a29      	ldr	r2, [pc, #164]	@ (8006f00 <HAL_RCC_OscConfig+0x77c>)
 8006e5a:	f023 0310 	bic.w	r3, r3, #16
 8006e5e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e64:	4a26      	ldr	r2, [pc, #152]	@ (8006f00 <HAL_RCC_OscConfig+0x77c>)
 8006e66:	00db      	lsls	r3, r3, #3
 8006e68:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8006e6a:	4b25      	ldr	r3, [pc, #148]	@ (8006f00 <HAL_RCC_OscConfig+0x77c>)
 8006e6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e6e:	4a24      	ldr	r2, [pc, #144]	@ (8006f00 <HAL_RCC_OscConfig+0x77c>)
 8006e70:	f043 0310 	orr.w	r3, r3, #16
 8006e74:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8006e76:	4b22      	ldr	r3, [pc, #136]	@ (8006f00 <HAL_RCC_OscConfig+0x77c>)
 8006e78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e7a:	f023 020c 	bic.w	r2, r3, #12
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e82:	491f      	ldr	r1, [pc, #124]	@ (8006f00 <HAL_RCC_OscConfig+0x77c>)
 8006e84:	4313      	orrs	r3, r2
 8006e86:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8006e88:	4b1d      	ldr	r3, [pc, #116]	@ (8006f00 <HAL_RCC_OscConfig+0x77c>)
 8006e8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e8c:	f023 0220 	bic.w	r2, r3, #32
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006e94:	491a      	ldr	r1, [pc, #104]	@ (8006f00 <HAL_RCC_OscConfig+0x77c>)
 8006e96:	4313      	orrs	r3, r2
 8006e98:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006e9a:	4b19      	ldr	r3, [pc, #100]	@ (8006f00 <HAL_RCC_OscConfig+0x77c>)
 8006e9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e9e:	4a18      	ldr	r2, [pc, #96]	@ (8006f00 <HAL_RCC_OscConfig+0x77c>)
 8006ea0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006ea4:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8006ea6:	4b16      	ldr	r3, [pc, #88]	@ (8006f00 <HAL_RCC_OscConfig+0x77c>)
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	4a15      	ldr	r2, [pc, #84]	@ (8006f00 <HAL_RCC_OscConfig+0x77c>)
 8006eac:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006eb0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006eb2:	f7fd f95d 	bl	8004170 <HAL_GetTick>
 8006eb6:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8006eb8:	e008      	b.n	8006ecc <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8006eba:	f7fd f959 	bl	8004170 <HAL_GetTick>
 8006ebe:	4602      	mov	r2, r0
 8006ec0:	697b      	ldr	r3, [r7, #20]
 8006ec2:	1ad3      	subs	r3, r2, r3
 8006ec4:	2b02      	cmp	r3, #2
 8006ec6:	d901      	bls.n	8006ecc <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8006ec8:	2303      	movs	r3, #3
 8006eca:	e08d      	b.n	8006fe8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8006ecc:	4b0c      	ldr	r3, [pc, #48]	@ (8006f00 <HAL_RCC_OscConfig+0x77c>)
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d0f0      	beq.n	8006eba <HAL_RCC_OscConfig+0x736>
 8006ed8:	e085      	b.n	8006fe6 <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8006eda:	4b09      	ldr	r3, [pc, #36]	@ (8006f00 <HAL_RCC_OscConfig+0x77c>)
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	4a08      	ldr	r2, [pc, #32]	@ (8006f00 <HAL_RCC_OscConfig+0x77c>)
 8006ee0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006ee4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ee6:	f7fd f943 	bl	8004170 <HAL_GetTick>
 8006eea:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8006eec:	e00a      	b.n	8006f04 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8006eee:	f7fd f93f 	bl	8004170 <HAL_GetTick>
 8006ef2:	4602      	mov	r2, r0
 8006ef4:	697b      	ldr	r3, [r7, #20]
 8006ef6:	1ad3      	subs	r3, r2, r3
 8006ef8:	2b02      	cmp	r3, #2
 8006efa:	d903      	bls.n	8006f04 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8006efc:	2303      	movs	r3, #3
 8006efe:	e073      	b.n	8006fe8 <HAL_RCC_OscConfig+0x864>
 8006f00:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8006f04:	4b3a      	ldr	r3, [pc, #232]	@ (8006ff0 <HAL_RCC_OscConfig+0x86c>)
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d1ee      	bne.n	8006eee <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8006f10:	4b37      	ldr	r3, [pc, #220]	@ (8006ff0 <HAL_RCC_OscConfig+0x86c>)
 8006f12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f14:	4a36      	ldr	r2, [pc, #216]	@ (8006ff0 <HAL_RCC_OscConfig+0x86c>)
 8006f16:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8006f1a:	f023 0303 	bic.w	r3, r3, #3
 8006f1e:	6293      	str	r3, [r2, #40]	@ 0x28
 8006f20:	e061      	b.n	8006fe6 <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8006f22:	4b33      	ldr	r3, [pc, #204]	@ (8006ff0 <HAL_RCC_OscConfig+0x86c>)
 8006f24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f26:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8006f28:	4b31      	ldr	r3, [pc, #196]	@ (8006ff0 <HAL_RCC_OscConfig+0x86c>)
 8006f2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f2c:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f32:	2b01      	cmp	r3, #1
 8006f34:	d031      	beq.n	8006f9a <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8006f36:	693b      	ldr	r3, [r7, #16]
 8006f38:	f003 0203 	and.w	r2, r3, #3
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006f40:	429a      	cmp	r2, r3
 8006f42:	d12a      	bne.n	8006f9a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8006f44:	693b      	ldr	r3, [r7, #16]
 8006f46:	0a1b      	lsrs	r3, r3, #8
 8006f48:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8006f50:	429a      	cmp	r2, r3
 8006f52:	d122      	bne.n	8006f9a <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f5e:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8006f60:	429a      	cmp	r2, r3
 8006f62:	d11a      	bne.n	8006f9a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	0a5b      	lsrs	r3, r3, #9
 8006f68:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f70:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8006f72:	429a      	cmp	r2, r3
 8006f74:	d111      	bne.n	8006f9a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	0c1b      	lsrs	r3, r3, #16
 8006f7a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f82:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8006f84:	429a      	cmp	r2, r3
 8006f86:	d108      	bne.n	8006f9a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	0e1b      	lsrs	r3, r3, #24
 8006f8c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f94:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8006f96:	429a      	cmp	r2, r3
 8006f98:	d001      	beq.n	8006f9e <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8006f9a:	2301      	movs	r3, #1
 8006f9c:	e024      	b.n	8006fe8 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8006f9e:	4b14      	ldr	r3, [pc, #80]	@ (8006ff0 <HAL_RCC_OscConfig+0x86c>)
 8006fa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fa2:	08db      	lsrs	r3, r3, #3
 8006fa4:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8006fac:	429a      	cmp	r2, r3
 8006fae:	d01a      	beq.n	8006fe6 <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8006fb0:	4b0f      	ldr	r3, [pc, #60]	@ (8006ff0 <HAL_RCC_OscConfig+0x86c>)
 8006fb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fb4:	4a0e      	ldr	r2, [pc, #56]	@ (8006ff0 <HAL_RCC_OscConfig+0x86c>)
 8006fb6:	f023 0310 	bic.w	r3, r3, #16
 8006fba:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006fbc:	f7fd f8d8 	bl	8004170 <HAL_GetTick>
 8006fc0:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8006fc2:	bf00      	nop
 8006fc4:	f7fd f8d4 	bl	8004170 <HAL_GetTick>
 8006fc8:	4602      	mov	r2, r0
 8006fca:	697b      	ldr	r3, [r7, #20]
 8006fcc:	4293      	cmp	r3, r2
 8006fce:	d0f9      	beq.n	8006fc4 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006fd4:	4a06      	ldr	r2, [pc, #24]	@ (8006ff0 <HAL_RCC_OscConfig+0x86c>)
 8006fd6:	00db      	lsls	r3, r3, #3
 8006fd8:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8006fda:	4b05      	ldr	r3, [pc, #20]	@ (8006ff0 <HAL_RCC_OscConfig+0x86c>)
 8006fdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fde:	4a04      	ldr	r2, [pc, #16]	@ (8006ff0 <HAL_RCC_OscConfig+0x86c>)
 8006fe0:	f043 0310 	orr.w	r3, r3, #16
 8006fe4:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8006fe6:	2300      	movs	r3, #0
}
 8006fe8:	4618      	mov	r0, r3
 8006fea:	3720      	adds	r7, #32
 8006fec:	46bd      	mov	sp, r7
 8006fee:	bd80      	pop	{r7, pc}
 8006ff0:	44020c00 	.word	0x44020c00

08006ff4 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8006ff4:	b580      	push	{r7, lr}
 8006ff6:	b084      	sub	sp, #16
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
 8006ffc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	2b00      	cmp	r3, #0
 8007002:	d101      	bne.n	8007008 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007004:	2301      	movs	r3, #1
 8007006:	e19e      	b.n	8007346 <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007008:	4b83      	ldr	r3, [pc, #524]	@ (8007218 <HAL_RCC_ClockConfig+0x224>)
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f003 030f 	and.w	r3, r3, #15
 8007010:	683a      	ldr	r2, [r7, #0]
 8007012:	429a      	cmp	r2, r3
 8007014:	d910      	bls.n	8007038 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007016:	4b80      	ldr	r3, [pc, #512]	@ (8007218 <HAL_RCC_ClockConfig+0x224>)
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	f023 020f 	bic.w	r2, r3, #15
 800701e:	497e      	ldr	r1, [pc, #504]	@ (8007218 <HAL_RCC_ClockConfig+0x224>)
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	4313      	orrs	r3, r2
 8007024:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007026:	4b7c      	ldr	r3, [pc, #496]	@ (8007218 <HAL_RCC_ClockConfig+0x224>)
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	f003 030f 	and.w	r3, r3, #15
 800702e:	683a      	ldr	r2, [r7, #0]
 8007030:	429a      	cmp	r2, r3
 8007032:	d001      	beq.n	8007038 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007034:	2301      	movs	r3, #1
 8007036:	e186      	b.n	8007346 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f003 0310 	and.w	r3, r3, #16
 8007040:	2b00      	cmp	r3, #0
 8007042:	d012      	beq.n	800706a <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	695a      	ldr	r2, [r3, #20]
 8007048:	4b74      	ldr	r3, [pc, #464]	@ (800721c <HAL_RCC_ClockConfig+0x228>)
 800704a:	6a1b      	ldr	r3, [r3, #32]
 800704c:	0a1b      	lsrs	r3, r3, #8
 800704e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007052:	429a      	cmp	r2, r3
 8007054:	d909      	bls.n	800706a <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8007056:	4b71      	ldr	r3, [pc, #452]	@ (800721c <HAL_RCC_ClockConfig+0x228>)
 8007058:	6a1b      	ldr	r3, [r3, #32]
 800705a:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	695b      	ldr	r3, [r3, #20]
 8007062:	021b      	lsls	r3, r3, #8
 8007064:	496d      	ldr	r1, [pc, #436]	@ (800721c <HAL_RCC_ClockConfig+0x228>)
 8007066:	4313      	orrs	r3, r2
 8007068:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f003 0308 	and.w	r3, r3, #8
 8007072:	2b00      	cmp	r3, #0
 8007074:	d012      	beq.n	800709c <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	691a      	ldr	r2, [r3, #16]
 800707a:	4b68      	ldr	r3, [pc, #416]	@ (800721c <HAL_RCC_ClockConfig+0x228>)
 800707c:	6a1b      	ldr	r3, [r3, #32]
 800707e:	091b      	lsrs	r3, r3, #4
 8007080:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007084:	429a      	cmp	r2, r3
 8007086:	d909      	bls.n	800709c <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8007088:	4b64      	ldr	r3, [pc, #400]	@ (800721c <HAL_RCC_ClockConfig+0x228>)
 800708a:	6a1b      	ldr	r3, [r3, #32]
 800708c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	691b      	ldr	r3, [r3, #16]
 8007094:	011b      	lsls	r3, r3, #4
 8007096:	4961      	ldr	r1, [pc, #388]	@ (800721c <HAL_RCC_ClockConfig+0x228>)
 8007098:	4313      	orrs	r3, r2
 800709a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	f003 0304 	and.w	r3, r3, #4
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d010      	beq.n	80070ca <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	68da      	ldr	r2, [r3, #12]
 80070ac:	4b5b      	ldr	r3, [pc, #364]	@ (800721c <HAL_RCC_ClockConfig+0x228>)
 80070ae:	6a1b      	ldr	r3, [r3, #32]
 80070b0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80070b4:	429a      	cmp	r2, r3
 80070b6:	d908      	bls.n	80070ca <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 80070b8:	4b58      	ldr	r3, [pc, #352]	@ (800721c <HAL_RCC_ClockConfig+0x228>)
 80070ba:	6a1b      	ldr	r3, [r3, #32]
 80070bc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	68db      	ldr	r3, [r3, #12]
 80070c4:	4955      	ldr	r1, [pc, #340]	@ (800721c <HAL_RCC_ClockConfig+0x228>)
 80070c6:	4313      	orrs	r3, r2
 80070c8:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	f003 0302 	and.w	r3, r3, #2
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d010      	beq.n	80070f8 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	689a      	ldr	r2, [r3, #8]
 80070da:	4b50      	ldr	r3, [pc, #320]	@ (800721c <HAL_RCC_ClockConfig+0x228>)
 80070dc:	6a1b      	ldr	r3, [r3, #32]
 80070de:	f003 030f 	and.w	r3, r3, #15
 80070e2:	429a      	cmp	r2, r3
 80070e4:	d908      	bls.n	80070f8 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 80070e6:	4b4d      	ldr	r3, [pc, #308]	@ (800721c <HAL_RCC_ClockConfig+0x228>)
 80070e8:	6a1b      	ldr	r3, [r3, #32]
 80070ea:	f023 020f 	bic.w	r2, r3, #15
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	689b      	ldr	r3, [r3, #8]
 80070f2:	494a      	ldr	r1, [pc, #296]	@ (800721c <HAL_RCC_ClockConfig+0x228>)
 80070f4:	4313      	orrs	r3, r2
 80070f6:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f003 0301 	and.w	r3, r3, #1
 8007100:	2b00      	cmp	r3, #0
 8007102:	f000 8093 	beq.w	800722c <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	685b      	ldr	r3, [r3, #4]
 800710a:	2b03      	cmp	r3, #3
 800710c:	d107      	bne.n	800711e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800710e:	4b43      	ldr	r3, [pc, #268]	@ (800721c <HAL_RCC_ClockConfig+0x228>)
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007116:	2b00      	cmp	r3, #0
 8007118:	d121      	bne.n	800715e <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 800711a:	2301      	movs	r3, #1
 800711c:	e113      	b.n	8007346 <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	685b      	ldr	r3, [r3, #4]
 8007122:	2b02      	cmp	r3, #2
 8007124:	d107      	bne.n	8007136 <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007126:	4b3d      	ldr	r3, [pc, #244]	@ (800721c <HAL_RCC_ClockConfig+0x228>)
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800712e:	2b00      	cmp	r3, #0
 8007130:	d115      	bne.n	800715e <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8007132:	2301      	movs	r3, #1
 8007134:	e107      	b.n	8007346 <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	685b      	ldr	r3, [r3, #4]
 800713a:	2b01      	cmp	r3, #1
 800713c:	d107      	bne.n	800714e <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 800713e:	4b37      	ldr	r3, [pc, #220]	@ (800721c <HAL_RCC_ClockConfig+0x228>)
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007146:	2b00      	cmp	r3, #0
 8007148:	d109      	bne.n	800715e <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800714a:	2301      	movs	r3, #1
 800714c:	e0fb      	b.n	8007346 <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800714e:	4b33      	ldr	r3, [pc, #204]	@ (800721c <HAL_RCC_ClockConfig+0x228>)
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f003 0302 	and.w	r3, r3, #2
 8007156:	2b00      	cmp	r3, #0
 8007158:	d101      	bne.n	800715e <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800715a:	2301      	movs	r3, #1
 800715c:	e0f3      	b.n	8007346 <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 800715e:	4b2f      	ldr	r3, [pc, #188]	@ (800721c <HAL_RCC_ClockConfig+0x228>)
 8007160:	69db      	ldr	r3, [r3, #28]
 8007162:	f023 0203 	bic.w	r2, r3, #3
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	685b      	ldr	r3, [r3, #4]
 800716a:	492c      	ldr	r1, [pc, #176]	@ (800721c <HAL_RCC_ClockConfig+0x228>)
 800716c:	4313      	orrs	r3, r2
 800716e:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007170:	f7fc fffe 	bl	8004170 <HAL_GetTick>
 8007174:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	685b      	ldr	r3, [r3, #4]
 800717a:	2b03      	cmp	r3, #3
 800717c:	d112      	bne.n	80071a4 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800717e:	e00a      	b.n	8007196 <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8007180:	f7fc fff6 	bl	8004170 <HAL_GetTick>
 8007184:	4602      	mov	r2, r0
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	1ad3      	subs	r3, r2, r3
 800718a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800718e:	4293      	cmp	r3, r2
 8007190:	d901      	bls.n	8007196 <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 8007192:	2303      	movs	r3, #3
 8007194:	e0d7      	b.n	8007346 <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007196:	4b21      	ldr	r3, [pc, #132]	@ (800721c <HAL_RCC_ClockConfig+0x228>)
 8007198:	69db      	ldr	r3, [r3, #28]
 800719a:	f003 0318 	and.w	r3, r3, #24
 800719e:	2b18      	cmp	r3, #24
 80071a0:	d1ee      	bne.n	8007180 <HAL_RCC_ClockConfig+0x18c>
 80071a2:	e043      	b.n	800722c <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	685b      	ldr	r3, [r3, #4]
 80071a8:	2b02      	cmp	r3, #2
 80071aa:	d112      	bne.n	80071d2 <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80071ac:	e00a      	b.n	80071c4 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80071ae:	f7fc ffdf 	bl	8004170 <HAL_GetTick>
 80071b2:	4602      	mov	r2, r0
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	1ad3      	subs	r3, r2, r3
 80071b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80071bc:	4293      	cmp	r3, r2
 80071be:	d901      	bls.n	80071c4 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80071c0:	2303      	movs	r3, #3
 80071c2:	e0c0      	b.n	8007346 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80071c4:	4b15      	ldr	r3, [pc, #84]	@ (800721c <HAL_RCC_ClockConfig+0x228>)
 80071c6:	69db      	ldr	r3, [r3, #28]
 80071c8:	f003 0318 	and.w	r3, r3, #24
 80071cc:	2b10      	cmp	r3, #16
 80071ce:	d1ee      	bne.n	80071ae <HAL_RCC_ClockConfig+0x1ba>
 80071d0:	e02c      	b.n	800722c <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	685b      	ldr	r3, [r3, #4]
 80071d6:	2b01      	cmp	r3, #1
 80071d8:	d122      	bne.n	8007220 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80071da:	e00a      	b.n	80071f2 <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80071dc:	f7fc ffc8 	bl	8004170 <HAL_GetTick>
 80071e0:	4602      	mov	r2, r0
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	1ad3      	subs	r3, r2, r3
 80071e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80071ea:	4293      	cmp	r3, r2
 80071ec:	d901      	bls.n	80071f2 <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 80071ee:	2303      	movs	r3, #3
 80071f0:	e0a9      	b.n	8007346 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80071f2:	4b0a      	ldr	r3, [pc, #40]	@ (800721c <HAL_RCC_ClockConfig+0x228>)
 80071f4:	69db      	ldr	r3, [r3, #28]
 80071f6:	f003 0318 	and.w	r3, r3, #24
 80071fa:	2b08      	cmp	r3, #8
 80071fc:	d1ee      	bne.n	80071dc <HAL_RCC_ClockConfig+0x1e8>
 80071fe:	e015      	b.n	800722c <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8007200:	f7fc ffb6 	bl	8004170 <HAL_GetTick>
 8007204:	4602      	mov	r2, r0
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	1ad3      	subs	r3, r2, r3
 800720a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800720e:	4293      	cmp	r3, r2
 8007210:	d906      	bls.n	8007220 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 8007212:	2303      	movs	r3, #3
 8007214:	e097      	b.n	8007346 <HAL_RCC_ClockConfig+0x352>
 8007216:	bf00      	nop
 8007218:	40022000 	.word	0x40022000
 800721c:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8007220:	4b4b      	ldr	r3, [pc, #300]	@ (8007350 <HAL_RCC_ClockConfig+0x35c>)
 8007222:	69db      	ldr	r3, [r3, #28]
 8007224:	f003 0318 	and.w	r3, r3, #24
 8007228:	2b00      	cmp	r3, #0
 800722a:	d1e9      	bne.n	8007200 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	f003 0302 	and.w	r3, r3, #2
 8007234:	2b00      	cmp	r3, #0
 8007236:	d010      	beq.n	800725a <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	689a      	ldr	r2, [r3, #8]
 800723c:	4b44      	ldr	r3, [pc, #272]	@ (8007350 <HAL_RCC_ClockConfig+0x35c>)
 800723e:	6a1b      	ldr	r3, [r3, #32]
 8007240:	f003 030f 	and.w	r3, r3, #15
 8007244:	429a      	cmp	r2, r3
 8007246:	d208      	bcs.n	800725a <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8007248:	4b41      	ldr	r3, [pc, #260]	@ (8007350 <HAL_RCC_ClockConfig+0x35c>)
 800724a:	6a1b      	ldr	r3, [r3, #32]
 800724c:	f023 020f 	bic.w	r2, r3, #15
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	689b      	ldr	r3, [r3, #8]
 8007254:	493e      	ldr	r1, [pc, #248]	@ (8007350 <HAL_RCC_ClockConfig+0x35c>)
 8007256:	4313      	orrs	r3, r2
 8007258:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800725a:	4b3e      	ldr	r3, [pc, #248]	@ (8007354 <HAL_RCC_ClockConfig+0x360>)
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	f003 030f 	and.w	r3, r3, #15
 8007262:	683a      	ldr	r2, [r7, #0]
 8007264:	429a      	cmp	r2, r3
 8007266:	d210      	bcs.n	800728a <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007268:	4b3a      	ldr	r3, [pc, #232]	@ (8007354 <HAL_RCC_ClockConfig+0x360>)
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	f023 020f 	bic.w	r2, r3, #15
 8007270:	4938      	ldr	r1, [pc, #224]	@ (8007354 <HAL_RCC_ClockConfig+0x360>)
 8007272:	683b      	ldr	r3, [r7, #0]
 8007274:	4313      	orrs	r3, r2
 8007276:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007278:	4b36      	ldr	r3, [pc, #216]	@ (8007354 <HAL_RCC_ClockConfig+0x360>)
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	f003 030f 	and.w	r3, r3, #15
 8007280:	683a      	ldr	r2, [r7, #0]
 8007282:	429a      	cmp	r2, r3
 8007284:	d001      	beq.n	800728a <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 8007286:	2301      	movs	r3, #1
 8007288:	e05d      	b.n	8007346 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f003 0304 	and.w	r3, r3, #4
 8007292:	2b00      	cmp	r3, #0
 8007294:	d010      	beq.n	80072b8 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	68da      	ldr	r2, [r3, #12]
 800729a:	4b2d      	ldr	r3, [pc, #180]	@ (8007350 <HAL_RCC_ClockConfig+0x35c>)
 800729c:	6a1b      	ldr	r3, [r3, #32]
 800729e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80072a2:	429a      	cmp	r2, r3
 80072a4:	d208      	bcs.n	80072b8 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 80072a6:	4b2a      	ldr	r3, [pc, #168]	@ (8007350 <HAL_RCC_ClockConfig+0x35c>)
 80072a8:	6a1b      	ldr	r3, [r3, #32]
 80072aa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	68db      	ldr	r3, [r3, #12]
 80072b2:	4927      	ldr	r1, [pc, #156]	@ (8007350 <HAL_RCC_ClockConfig+0x35c>)
 80072b4:	4313      	orrs	r3, r2
 80072b6:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f003 0308 	and.w	r3, r3, #8
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d012      	beq.n	80072ea <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	691a      	ldr	r2, [r3, #16]
 80072c8:	4b21      	ldr	r3, [pc, #132]	@ (8007350 <HAL_RCC_ClockConfig+0x35c>)
 80072ca:	6a1b      	ldr	r3, [r3, #32]
 80072cc:	091b      	lsrs	r3, r3, #4
 80072ce:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80072d2:	429a      	cmp	r2, r3
 80072d4:	d209      	bcs.n	80072ea <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 80072d6:	4b1e      	ldr	r3, [pc, #120]	@ (8007350 <HAL_RCC_ClockConfig+0x35c>)
 80072d8:	6a1b      	ldr	r3, [r3, #32]
 80072da:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	691b      	ldr	r3, [r3, #16]
 80072e2:	011b      	lsls	r3, r3, #4
 80072e4:	491a      	ldr	r1, [pc, #104]	@ (8007350 <HAL_RCC_ClockConfig+0x35c>)
 80072e6:	4313      	orrs	r3, r2
 80072e8:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	f003 0310 	and.w	r3, r3, #16
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d012      	beq.n	800731c <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	695a      	ldr	r2, [r3, #20]
 80072fa:	4b15      	ldr	r3, [pc, #84]	@ (8007350 <HAL_RCC_ClockConfig+0x35c>)
 80072fc:	6a1b      	ldr	r3, [r3, #32]
 80072fe:	0a1b      	lsrs	r3, r3, #8
 8007300:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007304:	429a      	cmp	r2, r3
 8007306:	d209      	bcs.n	800731c <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8007308:	4b11      	ldr	r3, [pc, #68]	@ (8007350 <HAL_RCC_ClockConfig+0x35c>)
 800730a:	6a1b      	ldr	r3, [r3, #32]
 800730c:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	695b      	ldr	r3, [r3, #20]
 8007314:	021b      	lsls	r3, r3, #8
 8007316:	490e      	ldr	r1, [pc, #56]	@ (8007350 <HAL_RCC_ClockConfig+0x35c>)
 8007318:	4313      	orrs	r3, r2
 800731a:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800731c:	f000 f822 	bl	8007364 <HAL_RCC_GetSysClockFreq>
 8007320:	4602      	mov	r2, r0
 8007322:	4b0b      	ldr	r3, [pc, #44]	@ (8007350 <HAL_RCC_ClockConfig+0x35c>)
 8007324:	6a1b      	ldr	r3, [r3, #32]
 8007326:	f003 030f 	and.w	r3, r3, #15
 800732a:	490b      	ldr	r1, [pc, #44]	@ (8007358 <HAL_RCC_ClockConfig+0x364>)
 800732c:	5ccb      	ldrb	r3, [r1, r3]
 800732e:	fa22 f303 	lsr.w	r3, r2, r3
 8007332:	4a0a      	ldr	r2, [pc, #40]	@ (800735c <HAL_RCC_ClockConfig+0x368>)
 8007334:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8007336:	4b0a      	ldr	r3, [pc, #40]	@ (8007360 <HAL_RCC_ClockConfig+0x36c>)
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	4618      	mov	r0, r3
 800733c:	f7fc fe8e 	bl	800405c <HAL_InitTick>
 8007340:	4603      	mov	r3, r0
 8007342:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8007344:	7afb      	ldrb	r3, [r7, #11]
}
 8007346:	4618      	mov	r0, r3
 8007348:	3710      	adds	r7, #16
 800734a:	46bd      	mov	sp, r7
 800734c:	bd80      	pop	{r7, pc}
 800734e:	bf00      	nop
 8007350:	44020c00 	.word	0x44020c00
 8007354:	40022000 	.word	0x40022000
 8007358:	08012338 	.word	0x08012338
 800735c:	20000008 	.word	0x20000008
 8007360:	2000000c 	.word	0x2000000c

08007364 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007364:	b480      	push	{r7}
 8007366:	b089      	sub	sp, #36	@ 0x24
 8007368:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 800736a:	4b8c      	ldr	r3, [pc, #560]	@ (800759c <HAL_RCC_GetSysClockFreq+0x238>)
 800736c:	69db      	ldr	r3, [r3, #28]
 800736e:	f003 0318 	and.w	r3, r3, #24
 8007372:	2b08      	cmp	r3, #8
 8007374:	d102      	bne.n	800737c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8007376:	4b8a      	ldr	r3, [pc, #552]	@ (80075a0 <HAL_RCC_GetSysClockFreq+0x23c>)
 8007378:	61fb      	str	r3, [r7, #28]
 800737a:	e107      	b.n	800758c <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800737c:	4b87      	ldr	r3, [pc, #540]	@ (800759c <HAL_RCC_GetSysClockFreq+0x238>)
 800737e:	69db      	ldr	r3, [r3, #28]
 8007380:	f003 0318 	and.w	r3, r3, #24
 8007384:	2b00      	cmp	r3, #0
 8007386:	d112      	bne.n	80073ae <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8007388:	4b84      	ldr	r3, [pc, #528]	@ (800759c <HAL_RCC_GetSysClockFreq+0x238>)
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	f003 0320 	and.w	r3, r3, #32
 8007390:	2b00      	cmp	r3, #0
 8007392:	d009      	beq.n	80073a8 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007394:	4b81      	ldr	r3, [pc, #516]	@ (800759c <HAL_RCC_GetSysClockFreq+0x238>)
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	08db      	lsrs	r3, r3, #3
 800739a:	f003 0303 	and.w	r3, r3, #3
 800739e:	4a81      	ldr	r2, [pc, #516]	@ (80075a4 <HAL_RCC_GetSysClockFreq+0x240>)
 80073a0:	fa22 f303 	lsr.w	r3, r2, r3
 80073a4:	61fb      	str	r3, [r7, #28]
 80073a6:	e0f1      	b.n	800758c <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 80073a8:	4b7e      	ldr	r3, [pc, #504]	@ (80075a4 <HAL_RCC_GetSysClockFreq+0x240>)
 80073aa:	61fb      	str	r3, [r7, #28]
 80073ac:	e0ee      	b.n	800758c <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80073ae:	4b7b      	ldr	r3, [pc, #492]	@ (800759c <HAL_RCC_GetSysClockFreq+0x238>)
 80073b0:	69db      	ldr	r3, [r3, #28]
 80073b2:	f003 0318 	and.w	r3, r3, #24
 80073b6:	2b10      	cmp	r3, #16
 80073b8:	d102      	bne.n	80073c0 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80073ba:	4b7b      	ldr	r3, [pc, #492]	@ (80075a8 <HAL_RCC_GetSysClockFreq+0x244>)
 80073bc:	61fb      	str	r3, [r7, #28]
 80073be:	e0e5      	b.n	800758c <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80073c0:	4b76      	ldr	r3, [pc, #472]	@ (800759c <HAL_RCC_GetSysClockFreq+0x238>)
 80073c2:	69db      	ldr	r3, [r3, #28]
 80073c4:	f003 0318 	and.w	r3, r3, #24
 80073c8:	2b18      	cmp	r3, #24
 80073ca:	f040 80dd 	bne.w	8007588 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80073ce:	4b73      	ldr	r3, [pc, #460]	@ (800759c <HAL_RCC_GetSysClockFreq+0x238>)
 80073d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073d2:	f003 0303 	and.w	r3, r3, #3
 80073d6:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 80073d8:	4b70      	ldr	r3, [pc, #448]	@ (800759c <HAL_RCC_GetSysClockFreq+0x238>)
 80073da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073dc:	0a1b      	lsrs	r3, r3, #8
 80073de:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80073e2:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80073e4:	4b6d      	ldr	r3, [pc, #436]	@ (800759c <HAL_RCC_GetSysClockFreq+0x238>)
 80073e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073e8:	091b      	lsrs	r3, r3, #4
 80073ea:	f003 0301 	and.w	r3, r3, #1
 80073ee:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 80073f0:	4b6a      	ldr	r3, [pc, #424]	@ (800759c <HAL_RCC_GetSysClockFreq+0x238>)
 80073f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 80073f4:	08db      	lsrs	r3, r3, #3
 80073f6:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 80073fa:	68fa      	ldr	r2, [r7, #12]
 80073fc:	fb02 f303 	mul.w	r3, r2, r3
 8007400:	ee07 3a90 	vmov	s15, r3
 8007404:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007408:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800740c:	693b      	ldr	r3, [r7, #16]
 800740e:	2b00      	cmp	r3, #0
 8007410:	f000 80b7 	beq.w	8007582 <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8007414:	697b      	ldr	r3, [r7, #20]
 8007416:	2b01      	cmp	r3, #1
 8007418:	d003      	beq.n	8007422 <HAL_RCC_GetSysClockFreq+0xbe>
 800741a:	697b      	ldr	r3, [r7, #20]
 800741c:	2b03      	cmp	r3, #3
 800741e:	d056      	beq.n	80074ce <HAL_RCC_GetSysClockFreq+0x16a>
 8007420:	e077      	b.n	8007512 <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8007422:	4b5e      	ldr	r3, [pc, #376]	@ (800759c <HAL_RCC_GetSysClockFreq+0x238>)
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	f003 0320 	and.w	r3, r3, #32
 800742a:	2b00      	cmp	r3, #0
 800742c:	d02d      	beq.n	800748a <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800742e:	4b5b      	ldr	r3, [pc, #364]	@ (800759c <HAL_RCC_GetSysClockFreq+0x238>)
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	08db      	lsrs	r3, r3, #3
 8007434:	f003 0303 	and.w	r3, r3, #3
 8007438:	4a5a      	ldr	r2, [pc, #360]	@ (80075a4 <HAL_RCC_GetSysClockFreq+0x240>)
 800743a:	fa22 f303 	lsr.w	r3, r2, r3
 800743e:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	ee07 3a90 	vmov	s15, r3
 8007446:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800744a:	693b      	ldr	r3, [r7, #16]
 800744c:	ee07 3a90 	vmov	s15, r3
 8007450:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007454:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007458:	4b50      	ldr	r3, [pc, #320]	@ (800759c <HAL_RCC_GetSysClockFreq+0x238>)
 800745a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800745c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007460:	ee07 3a90 	vmov	s15, r3
 8007464:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8007468:	ed97 6a02 	vldr	s12, [r7, #8]
 800746c:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 80075ac <HAL_RCC_GetSysClockFreq+0x248>
 8007470:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007474:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8007478:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800747c:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007480:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007484:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 8007488:	e065      	b.n	8007556 <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800748a:	693b      	ldr	r3, [r7, #16]
 800748c:	ee07 3a90 	vmov	s15, r3
 8007490:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007494:	eddf 6a46 	vldr	s13, [pc, #280]	@ 80075b0 <HAL_RCC_GetSysClockFreq+0x24c>
 8007498:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800749c:	4b3f      	ldr	r3, [pc, #252]	@ (800759c <HAL_RCC_GetSysClockFreq+0x238>)
 800749e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80074a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80074a4:	ee07 3a90 	vmov	s15, r3
 80074a8:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80074ac:	ed97 6a02 	vldr	s12, [r7, #8]
 80074b0:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80075ac <HAL_RCC_GetSysClockFreq+0x248>
 80074b4:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80074b8:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80074bc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80074c0:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80074c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80074c8:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 80074cc:	e043      	b.n	8007556 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80074ce:	693b      	ldr	r3, [r7, #16]
 80074d0:	ee07 3a90 	vmov	s15, r3
 80074d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80074d8:	eddf 6a36 	vldr	s13, [pc, #216]	@ 80075b4 <HAL_RCC_GetSysClockFreq+0x250>
 80074dc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80074e0:	4b2e      	ldr	r3, [pc, #184]	@ (800759c <HAL_RCC_GetSysClockFreq+0x238>)
 80074e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80074e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80074e8:	ee07 3a90 	vmov	s15, r3
 80074ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80074f0:	ed97 6a02 	vldr	s12, [r7, #8]
 80074f4:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 80075ac <HAL_RCC_GetSysClockFreq+0x248>
 80074f8:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80074fc:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8007500:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007504:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007508:	ee67 7a27 	vmul.f32	s15, s14, s15
 800750c:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8007510:	e021      	b.n	8007556 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007512:	693b      	ldr	r3, [r7, #16]
 8007514:	ee07 3a90 	vmov	s15, r3
 8007518:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800751c:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80075b8 <HAL_RCC_GetSysClockFreq+0x254>
 8007520:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007524:	4b1d      	ldr	r3, [pc, #116]	@ (800759c <HAL_RCC_GetSysClockFreq+0x238>)
 8007526:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007528:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800752c:	ee07 3a90 	vmov	s15, r3
 8007530:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8007534:	ed97 6a02 	vldr	s12, [r7, #8]
 8007538:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 80075ac <HAL_RCC_GetSysClockFreq+0x248>
 800753c:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007540:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8007544:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007548:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800754c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007550:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8007554:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 8007556:	4b11      	ldr	r3, [pc, #68]	@ (800759c <HAL_RCC_GetSysClockFreq+0x238>)
 8007558:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800755a:	0a5b      	lsrs	r3, r3, #9
 800755c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007560:	3301      	adds	r3, #1
 8007562:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8007564:	683b      	ldr	r3, [r7, #0]
 8007566:	ee07 3a90 	vmov	s15, r3
 800756a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800756e:	edd7 6a06 	vldr	s13, [r7, #24]
 8007572:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007576:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800757a:	ee17 3a90 	vmov	r3, s15
 800757e:	61fb      	str	r3, [r7, #28]
 8007580:	e004      	b.n	800758c <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 8007582:	2300      	movs	r3, #0
 8007584:	61fb      	str	r3, [r7, #28]
 8007586:	e001      	b.n	800758c <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 8007588:	4b06      	ldr	r3, [pc, #24]	@ (80075a4 <HAL_RCC_GetSysClockFreq+0x240>)
 800758a:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 800758c:	69fb      	ldr	r3, [r7, #28]
}
 800758e:	4618      	mov	r0, r3
 8007590:	3724      	adds	r7, #36	@ 0x24
 8007592:	46bd      	mov	sp, r7
 8007594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007598:	4770      	bx	lr
 800759a:	bf00      	nop
 800759c:	44020c00 	.word	0x44020c00
 80075a0:	003d0900 	.word	0x003d0900
 80075a4:	03d09000 	.word	0x03d09000
 80075a8:	017d7840 	.word	0x017d7840
 80075ac:	46000000 	.word	0x46000000
 80075b0:	4c742400 	.word	0x4c742400
 80075b4:	4bbebc20 	.word	0x4bbebc20
 80075b8:	4a742400 	.word	0x4a742400

080075bc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80075bc:	b580      	push	{r7, lr}
 80075be:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80075c0:	f7ff fed0 	bl	8007364 <HAL_RCC_GetSysClockFreq>
 80075c4:	4602      	mov	r2, r0
 80075c6:	4b08      	ldr	r3, [pc, #32]	@ (80075e8 <HAL_RCC_GetHCLKFreq+0x2c>)
 80075c8:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80075ca:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80075ce:	4907      	ldr	r1, [pc, #28]	@ (80075ec <HAL_RCC_GetHCLKFreq+0x30>)
 80075d0:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80075d2:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80075d6:	fa22 f303 	lsr.w	r3, r2, r3
 80075da:	4a05      	ldr	r2, [pc, #20]	@ (80075f0 <HAL_RCC_GetHCLKFreq+0x34>)
 80075dc:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 80075de:	4b04      	ldr	r3, [pc, #16]	@ (80075f0 <HAL_RCC_GetHCLKFreq+0x34>)
 80075e0:	681b      	ldr	r3, [r3, #0]
}
 80075e2:	4618      	mov	r0, r3
 80075e4:	bd80      	pop	{r7, pc}
 80075e6:	bf00      	nop
 80075e8:	44020c00 	.word	0x44020c00
 80075ec:	08012338 	.word	0x08012338
 80075f0:	20000008 	.word	0x20000008

080075f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80075f4:	b580      	push	{r7, lr}
 80075f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 80075f8:	f7ff ffe0 	bl	80075bc <HAL_RCC_GetHCLKFreq>
 80075fc:	4602      	mov	r2, r0
 80075fe:	4b06      	ldr	r3, [pc, #24]	@ (8007618 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007600:	6a1b      	ldr	r3, [r3, #32]
 8007602:	091b      	lsrs	r3, r3, #4
 8007604:	f003 0307 	and.w	r3, r3, #7
 8007608:	4904      	ldr	r1, [pc, #16]	@ (800761c <HAL_RCC_GetPCLK1Freq+0x28>)
 800760a:	5ccb      	ldrb	r3, [r1, r3]
 800760c:	f003 031f 	and.w	r3, r3, #31
 8007610:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007614:	4618      	mov	r0, r3
 8007616:	bd80      	pop	{r7, pc}
 8007618:	44020c00 	.word	0x44020c00
 800761c:	08012348 	.word	0x08012348

08007620 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007620:	b580      	push	{r7, lr}
 8007622:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 8007624:	f7ff ffca 	bl	80075bc <HAL_RCC_GetHCLKFreq>
 8007628:	4602      	mov	r2, r0
 800762a:	4b06      	ldr	r3, [pc, #24]	@ (8007644 <HAL_RCC_GetPCLK2Freq+0x24>)
 800762c:	6a1b      	ldr	r3, [r3, #32]
 800762e:	0a1b      	lsrs	r3, r3, #8
 8007630:	f003 0307 	and.w	r3, r3, #7
 8007634:	4904      	ldr	r1, [pc, #16]	@ (8007648 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007636:	5ccb      	ldrb	r3, [r1, r3]
 8007638:	f003 031f 	and.w	r3, r3, #31
 800763c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007640:	4618      	mov	r0, r3
 8007642:	bd80      	pop	{r7, pc}
 8007644:	44020c00 	.word	0x44020c00
 8007648:	08012348 	.word	0x08012348

0800764c <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 800764c:	b580      	push	{r7, lr}
 800764e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 8007650:	f7ff ffb4 	bl	80075bc <HAL_RCC_GetHCLKFreq>
 8007654:	4602      	mov	r2, r0
 8007656:	4b06      	ldr	r3, [pc, #24]	@ (8007670 <HAL_RCC_GetPCLK3Freq+0x24>)
 8007658:	6a1b      	ldr	r3, [r3, #32]
 800765a:	0b1b      	lsrs	r3, r3, #12
 800765c:	f003 0307 	and.w	r3, r3, #7
 8007660:	4904      	ldr	r1, [pc, #16]	@ (8007674 <HAL_RCC_GetPCLK3Freq+0x28>)
 8007662:	5ccb      	ldrb	r3, [r1, r3]
 8007664:	f003 031f 	and.w	r3, r3, #31
 8007668:	fa22 f303 	lsr.w	r3, r2, r3
}
 800766c:	4618      	mov	r0, r3
 800766e:	bd80      	pop	{r7, pc}
 8007670:	44020c00 	.word	0x44020c00
 8007674:	08012348 	.word	0x08012348

08007678 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8007678:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800767c:	b0d6      	sub	sp, #344	@ 0x158
 800767e:	af00      	add	r7, sp, #0
 8007680:	f8c7 0144 	str.w	r0, [r7, #324]	@ 0x144
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007684:	2300      	movs	r3, #0
 8007686:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800768a:	2300      	movs	r3, #0
 800768c:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007690:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007694:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007698:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 800769c:	2500      	movs	r5, #0
 800769e:	ea54 0305 	orrs.w	r3, r4, r5
 80076a2:	d00b      	beq.n	80076bc <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 80076a4:	4bcd      	ldr	r3, [pc, #820]	@ (80079dc <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80076a6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80076aa:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 80076ae:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80076b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076b4:	4ac9      	ldr	r2, [pc, #804]	@ (80079dc <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80076b6:	430b      	orrs	r3, r1
 80076b8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80076bc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80076c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076c4:	f002 0801 	and.w	r8, r2, #1
 80076c8:	f04f 0900 	mov.w	r9, #0
 80076cc:	ea58 0309 	orrs.w	r3, r8, r9
 80076d0:	d042      	beq.n	8007758 <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 80076d2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80076d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80076d8:	2b05      	cmp	r3, #5
 80076da:	d823      	bhi.n	8007724 <HAL_RCCEx_PeriphCLKConfig+0xac>
 80076dc:	a201      	add	r2, pc, #4	@ (adr r2, 80076e4 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 80076de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076e2:	bf00      	nop
 80076e4:	0800772d 	.word	0x0800772d
 80076e8:	080076fd 	.word	0x080076fd
 80076ec:	08007711 	.word	0x08007711
 80076f0:	0800772d 	.word	0x0800772d
 80076f4:	0800772d 	.word	0x0800772d
 80076f8:	0800772d 	.word	0x0800772d
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80076fc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007700:	3308      	adds	r3, #8
 8007702:	4618      	mov	r0, r3
 8007704:	f004 fe68 	bl	800c3d8 <RCCEx_PLL2_Config>
 8007708:	4603      	mov	r3, r0
 800770a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART1 clock source config set later after clock selection check */
        break;
 800770e:	e00e      	b.n	800772e <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007710:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007714:	3330      	adds	r3, #48	@ 0x30
 8007716:	4618      	mov	r0, r3
 8007718:	f004 fef6 	bl	800c508 <RCCEx_PLL3_Config>
 800771c:	4603      	mov	r3, r0
 800771e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART1 clock source config set later after clock selection check */
        break;
 8007722:	e004      	b.n	800772e <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007724:	2301      	movs	r3, #1
 8007726:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 800772a:	e000      	b.n	800772e <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 800772c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800772e:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8007732:	2b00      	cmp	r3, #0
 8007734:	d10c      	bne.n	8007750 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8007736:	4ba9      	ldr	r3, [pc, #676]	@ (80079dc <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8007738:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800773c:	f023 0107 	bic.w	r1, r3, #7
 8007740:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007744:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007746:	4aa5      	ldr	r2, [pc, #660]	@ (80079dc <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8007748:	430b      	orrs	r3, r1
 800774a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800774e:	e003      	b.n	8007758 <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007750:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8007754:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007758:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800775c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007760:	f002 0a02 	and.w	sl, r2, #2
 8007764:	f04f 0b00 	mov.w	fp, #0
 8007768:	ea5a 030b 	orrs.w	r3, sl, fp
 800776c:	f000 8088 	beq.w	8007880 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 8007770:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007774:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007776:	2b28      	cmp	r3, #40	@ 0x28
 8007778:	d868      	bhi.n	800784c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 800777a:	a201      	add	r2, pc, #4	@ (adr r2, 8007780 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 800777c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007780:	08007855 	.word	0x08007855
 8007784:	0800784d 	.word	0x0800784d
 8007788:	0800784d 	.word	0x0800784d
 800778c:	0800784d 	.word	0x0800784d
 8007790:	0800784d 	.word	0x0800784d
 8007794:	0800784d 	.word	0x0800784d
 8007798:	0800784d 	.word	0x0800784d
 800779c:	0800784d 	.word	0x0800784d
 80077a0:	08007825 	.word	0x08007825
 80077a4:	0800784d 	.word	0x0800784d
 80077a8:	0800784d 	.word	0x0800784d
 80077ac:	0800784d 	.word	0x0800784d
 80077b0:	0800784d 	.word	0x0800784d
 80077b4:	0800784d 	.word	0x0800784d
 80077b8:	0800784d 	.word	0x0800784d
 80077bc:	0800784d 	.word	0x0800784d
 80077c0:	08007839 	.word	0x08007839
 80077c4:	0800784d 	.word	0x0800784d
 80077c8:	0800784d 	.word	0x0800784d
 80077cc:	0800784d 	.word	0x0800784d
 80077d0:	0800784d 	.word	0x0800784d
 80077d4:	0800784d 	.word	0x0800784d
 80077d8:	0800784d 	.word	0x0800784d
 80077dc:	0800784d 	.word	0x0800784d
 80077e0:	08007855 	.word	0x08007855
 80077e4:	0800784d 	.word	0x0800784d
 80077e8:	0800784d 	.word	0x0800784d
 80077ec:	0800784d 	.word	0x0800784d
 80077f0:	0800784d 	.word	0x0800784d
 80077f4:	0800784d 	.word	0x0800784d
 80077f8:	0800784d 	.word	0x0800784d
 80077fc:	0800784d 	.word	0x0800784d
 8007800:	08007855 	.word	0x08007855
 8007804:	0800784d 	.word	0x0800784d
 8007808:	0800784d 	.word	0x0800784d
 800780c:	0800784d 	.word	0x0800784d
 8007810:	0800784d 	.word	0x0800784d
 8007814:	0800784d 	.word	0x0800784d
 8007818:	0800784d 	.word	0x0800784d
 800781c:	0800784d 	.word	0x0800784d
 8007820:	08007855 	.word	0x08007855
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007824:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007828:	3308      	adds	r3, #8
 800782a:	4618      	mov	r0, r3
 800782c:	f004 fdd4 	bl	800c3d8 <RCCEx_PLL2_Config>
 8007830:	4603      	mov	r3, r0
 8007832:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART2 clock source config set later after clock selection check */
        break;
 8007836:	e00e      	b.n	8007856 <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007838:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800783c:	3330      	adds	r3, #48	@ 0x30
 800783e:	4618      	mov	r0, r3
 8007840:	f004 fe62 	bl	800c508 <RCCEx_PLL3_Config>
 8007844:	4603      	mov	r3, r0
 8007846:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART2 clock source config set later after clock selection check */
        break;
 800784a:	e004      	b.n	8007856 <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800784c:	2301      	movs	r3, #1
 800784e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8007852:	e000      	b.n	8007856 <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 8007854:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007856:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800785a:	2b00      	cmp	r3, #0
 800785c:	d10c      	bne.n	8007878 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 800785e:	4b5f      	ldr	r3, [pc, #380]	@ (80079dc <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8007860:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007864:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8007868:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800786c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800786e:	4a5b      	ldr	r2, [pc, #364]	@ (80079dc <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8007870:	430b      	orrs	r3, r1
 8007872:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8007876:	e003      	b.n	8007880 <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007878:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800787c:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007880:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007884:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007888:	f002 0304 	and.w	r3, r2, #4
 800788c:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8007890:	2300      	movs	r3, #0
 8007892:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8007896:	e9d7 124e 	ldrd	r1, r2, [r7, #312]	@ 0x138
 800789a:	460b      	mov	r3, r1
 800789c:	4313      	orrs	r3, r2
 800789e:	d04e      	beq.n	800793e <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 80078a0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80078a4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80078a6:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80078aa:	d02c      	beq.n	8007906 <HAL_RCCEx_PeriphCLKConfig+0x28e>
 80078ac:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80078b0:	d825      	bhi.n	80078fe <HAL_RCCEx_PeriphCLKConfig+0x286>
 80078b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80078b6:	d028      	beq.n	800790a <HAL_RCCEx_PeriphCLKConfig+0x292>
 80078b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80078bc:	d81f      	bhi.n	80078fe <HAL_RCCEx_PeriphCLKConfig+0x286>
 80078be:	2bc0      	cmp	r3, #192	@ 0xc0
 80078c0:	d025      	beq.n	800790e <HAL_RCCEx_PeriphCLKConfig+0x296>
 80078c2:	2bc0      	cmp	r3, #192	@ 0xc0
 80078c4:	d81b      	bhi.n	80078fe <HAL_RCCEx_PeriphCLKConfig+0x286>
 80078c6:	2b80      	cmp	r3, #128	@ 0x80
 80078c8:	d00f      	beq.n	80078ea <HAL_RCCEx_PeriphCLKConfig+0x272>
 80078ca:	2b80      	cmp	r3, #128	@ 0x80
 80078cc:	d817      	bhi.n	80078fe <HAL_RCCEx_PeriphCLKConfig+0x286>
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d01f      	beq.n	8007912 <HAL_RCCEx_PeriphCLKConfig+0x29a>
 80078d2:	2b40      	cmp	r3, #64	@ 0x40
 80078d4:	d113      	bne.n	80078fe <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80078d6:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80078da:	3308      	adds	r3, #8
 80078dc:	4618      	mov	r0, r3
 80078de:	f004 fd7b 	bl	800c3d8 <RCCEx_PLL2_Config>
 80078e2:	4603      	mov	r3, r0
 80078e4:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART3 clock source config set later after clock selection check */
        break;
 80078e8:	e014      	b.n	8007914 <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80078ea:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80078ee:	3330      	adds	r3, #48	@ 0x30
 80078f0:	4618      	mov	r0, r3
 80078f2:	f004 fe09 	bl	800c508 <RCCEx_PLL3_Config>
 80078f6:	4603      	mov	r3, r0
 80078f8:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART3 clock source config set later after clock selection check */
        break;
 80078fc:	e00a      	b.n	8007914 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80078fe:	2301      	movs	r3, #1
 8007900:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8007904:	e006      	b.n	8007914 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8007906:	bf00      	nop
 8007908:	e004      	b.n	8007914 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800790a:	bf00      	nop
 800790c:	e002      	b.n	8007914 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800790e:	bf00      	nop
 8007910:	e000      	b.n	8007914 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8007912:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007914:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8007918:	2b00      	cmp	r3, #0
 800791a:	d10c      	bne.n	8007936 <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 800791c:	4b2f      	ldr	r3, [pc, #188]	@ (80079dc <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800791e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007922:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8007926:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800792a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800792c:	4a2b      	ldr	r2, [pc, #172]	@ (80079dc <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800792e:	430b      	orrs	r3, r1
 8007930:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8007934:	e003      	b.n	800793e <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007936:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800793a:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800793e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007946:	f002 0308 	and.w	r3, r2, #8
 800794a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 800794e:	2300      	movs	r3, #0
 8007950:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8007954:	e9d7 124c 	ldrd	r1, r2, [r7, #304]	@ 0x130
 8007958:	460b      	mov	r3, r1
 800795a:	4313      	orrs	r3, r2
 800795c:	d056      	beq.n	8007a0c <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 800795e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007962:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007964:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8007968:	d031      	beq.n	80079ce <HAL_RCCEx_PeriphCLKConfig+0x356>
 800796a:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800796e:	d82a      	bhi.n	80079c6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8007970:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007974:	d02d      	beq.n	80079d2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8007976:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800797a:	d824      	bhi.n	80079c6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800797c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007980:	d029      	beq.n	80079d6 <HAL_RCCEx_PeriphCLKConfig+0x35e>
 8007982:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007986:	d81e      	bhi.n	80079c6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8007988:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800798c:	d011      	beq.n	80079b2 <HAL_RCCEx_PeriphCLKConfig+0x33a>
 800798e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007992:	d818      	bhi.n	80079c6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8007994:	2b00      	cmp	r3, #0
 8007996:	d023      	beq.n	80079e0 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8007998:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800799c:	d113      	bne.n	80079c6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800799e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80079a2:	3308      	adds	r3, #8
 80079a4:	4618      	mov	r0, r3
 80079a6:	f004 fd17 	bl	800c3d8 <RCCEx_PLL2_Config>
 80079aa:	4603      	mov	r3, r0
 80079ac:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART4 clock source config set later after clock selection check */
        break;
 80079b0:	e017      	b.n	80079e2 <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80079b2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80079b6:	3330      	adds	r3, #48	@ 0x30
 80079b8:	4618      	mov	r0, r3
 80079ba:	f004 fda5 	bl	800c508 <RCCEx_PLL3_Config>
 80079be:	4603      	mov	r3, r0
 80079c0:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART4 clock source config set later after clock selection check */
        break;
 80079c4:	e00d      	b.n	80079e2 <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80079c6:	2301      	movs	r3, #1
 80079c8:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 80079cc:	e009      	b.n	80079e2 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 80079ce:	bf00      	nop
 80079d0:	e007      	b.n	80079e2 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 80079d2:	bf00      	nop
 80079d4:	e005      	b.n	80079e2 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 80079d6:	bf00      	nop
 80079d8:	e003      	b.n	80079e2 <HAL_RCCEx_PeriphCLKConfig+0x36a>
 80079da:	bf00      	nop
 80079dc:	44020c00 	.word	0x44020c00
        break;
 80079e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80079e2:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d10c      	bne.n	8007a04 <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 80079ea:	4bbb      	ldr	r3, [pc, #748]	@ (8007cd8 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80079ec:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80079f0:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 80079f4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80079f8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80079fa:	4ab7      	ldr	r2, [pc, #732]	@ (8007cd8 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80079fc:	430b      	orrs	r3, r1
 80079fe:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8007a02:	e003      	b.n	8007a0c <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a04:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8007a08:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007a0c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a14:	f002 0310 	and.w	r3, r2, #16
 8007a18:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8007a1c:	2300      	movs	r3, #0
 8007a1e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8007a22:	e9d7 124a 	ldrd	r1, r2, [r7, #296]	@ 0x128
 8007a26:	460b      	mov	r3, r1
 8007a28:	4313      	orrs	r3, r2
 8007a2a:	d053      	beq.n	8007ad4 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 8007a2c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007a30:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007a32:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8007a36:	d031      	beq.n	8007a9c <HAL_RCCEx_PeriphCLKConfig+0x424>
 8007a38:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8007a3c:	d82a      	bhi.n	8007a94 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8007a3e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007a42:	d02d      	beq.n	8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x428>
 8007a44:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007a48:	d824      	bhi.n	8007a94 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8007a4a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007a4e:	d029      	beq.n	8007aa4 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8007a50:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007a54:	d81e      	bhi.n	8007a94 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8007a56:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007a5a:	d011      	beq.n	8007a80 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8007a5c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007a60:	d818      	bhi.n	8007a94 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d020      	beq.n	8007aa8 <HAL_RCCEx_PeriphCLKConfig+0x430>
 8007a66:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a6a:	d113      	bne.n	8007a94 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007a6c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007a70:	3308      	adds	r3, #8
 8007a72:	4618      	mov	r0, r3
 8007a74:	f004 fcb0 	bl	800c3d8 <RCCEx_PLL2_Config>
 8007a78:	4603      	mov	r3, r0
 8007a7a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART5 clock source config set later after clock selection check */
        break;
 8007a7e:	e014      	b.n	8007aaa <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007a80:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007a84:	3330      	adds	r3, #48	@ 0x30
 8007a86:	4618      	mov	r0, r3
 8007a88:	f004 fd3e 	bl	800c508 <RCCEx_PLL3_Config>
 8007a8c:	4603      	mov	r3, r0
 8007a8e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART5 clock source config set later after clock selection check */
        break;
 8007a92:	e00a      	b.n	8007aaa <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007a94:	2301      	movs	r3, #1
 8007a96:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8007a9a:	e006      	b.n	8007aaa <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8007a9c:	bf00      	nop
 8007a9e:	e004      	b.n	8007aaa <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8007aa0:	bf00      	nop
 8007aa2:	e002      	b.n	8007aaa <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8007aa4:	bf00      	nop
 8007aa6:	e000      	b.n	8007aaa <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8007aa8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007aaa:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d10c      	bne.n	8007acc <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8007ab2:	4b89      	ldr	r3, [pc, #548]	@ (8007cd8 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8007ab4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007ab8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8007abc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007ac0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007ac2:	4a85      	ldr	r2, [pc, #532]	@ (8007cd8 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8007ac4:	430b      	orrs	r3, r1
 8007ac6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8007aca:	e003      	b.n	8007ad4 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007acc:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8007ad0:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8007ad4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007ad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007adc:	f002 0320 	and.w	r3, r2, #32
 8007ae0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8007ae4:	2300      	movs	r3, #0
 8007ae6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8007aea:	e9d7 1248 	ldrd	r1, r2, [r7, #288]	@ 0x120
 8007aee:	460b      	mov	r3, r1
 8007af0:	4313      	orrs	r3, r2
 8007af2:	d053      	beq.n	8007b9c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 8007af4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007af8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007afa:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8007afe:	d031      	beq.n	8007b64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 8007b00:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8007b04:	d82a      	bhi.n	8007b5c <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8007b06:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007b0a:	d02d      	beq.n	8007b68 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8007b0c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007b10:	d824      	bhi.n	8007b5c <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8007b12:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8007b16:	d029      	beq.n	8007b6c <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8007b18:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8007b1c:	d81e      	bhi.n	8007b5c <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8007b1e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b22:	d011      	beq.n	8007b48 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8007b24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b28:	d818      	bhi.n	8007b5c <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d020      	beq.n	8007b70 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 8007b2e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007b32:	d113      	bne.n	8007b5c <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007b34:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007b38:	3308      	adds	r3, #8
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	f004 fc4c 	bl	800c3d8 <RCCEx_PLL2_Config>
 8007b40:	4603      	mov	r3, r0
 8007b42:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART6 clock source config set later after clock selection check */
        break;
 8007b46:	e014      	b.n	8007b72 <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007b48:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007b4c:	3330      	adds	r3, #48	@ 0x30
 8007b4e:	4618      	mov	r0, r3
 8007b50:	f004 fcda 	bl	800c508 <RCCEx_PLL3_Config>
 8007b54:	4603      	mov	r3, r0
 8007b56:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART6 clock source config set later after clock selection check */
        break;
 8007b5a:	e00a      	b.n	8007b72 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007b5c:	2301      	movs	r3, #1
 8007b5e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8007b62:	e006      	b.n	8007b72 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8007b64:	bf00      	nop
 8007b66:	e004      	b.n	8007b72 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8007b68:	bf00      	nop
 8007b6a:	e002      	b.n	8007b72 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8007b6c:	bf00      	nop
 8007b6e:	e000      	b.n	8007b72 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8007b70:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007b72:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d10c      	bne.n	8007b94 <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 8007b7a:	4b57      	ldr	r3, [pc, #348]	@ (8007cd8 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8007b7c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007b80:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 8007b84:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007b88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b8a:	4a53      	ldr	r2, [pc, #332]	@ (8007cd8 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8007b8c:	430b      	orrs	r3, r1
 8007b8e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8007b92:	e003      	b.n	8007b9c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b94:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8007b98:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* USART6 */

#if defined(UART7)
  /*-------------------------- UART7 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8007b9c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ba4:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8007ba8:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8007bac:	2300      	movs	r3, #0
 8007bae:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8007bb2:	e9d7 1246 	ldrd	r1, r2, [r7, #280]	@ 0x118
 8007bb6:	460b      	mov	r3, r1
 8007bb8:	4313      	orrs	r3, r2
 8007bba:	d053      	beq.n	8007c64 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(pPeriphClkInit->Uart7ClockSelection));

    switch (pPeriphClkInit->Uart7ClockSelection)
 8007bbc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007bc0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007bc2:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8007bc6:	d031      	beq.n	8007c2c <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 8007bc8:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8007bcc:	d82a      	bhi.n	8007c24 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8007bce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007bd2:	d02d      	beq.n	8007c30 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 8007bd4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007bd8:	d824      	bhi.n	8007c24 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8007bda:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007bde:	d029      	beq.n	8007c34 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8007be0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007be4:	d81e      	bhi.n	8007c24 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8007be6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007bea:	d011      	beq.n	8007c10 <HAL_RCCEx_PeriphCLKConfig+0x598>
 8007bec:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007bf0:	d818      	bhi.n	8007c24 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d020      	beq.n	8007c38 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8007bf6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007bfa:	d113      	bne.n	8007c24 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* UART7 clock source config set later after clock selection check */
        break;

      case RCC_UART7CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART7*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007bfc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007c00:	3308      	adds	r3, #8
 8007c02:	4618      	mov	r0, r3
 8007c04:	f004 fbe8 	bl	800c3d8 <RCCEx_PLL2_Config>
 8007c08:	4603      	mov	r3, r0
 8007c0a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART7 clock source config set later after clock selection check */
        break;
 8007c0e:	e014      	b.n	8007c3a <HAL_RCCEx_PeriphCLKConfig+0x5c2>

      case RCC_UART7CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART7*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007c10:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007c14:	3330      	adds	r3, #48	@ 0x30
 8007c16:	4618      	mov	r0, r3
 8007c18:	f004 fc76 	bl	800c508 <RCCEx_PLL3_Config>
 8007c1c:	4603      	mov	r3, r0
 8007c1e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART7 clock source config set later after clock selection check */
        break;
 8007c22:	e00a      	b.n	8007c3a <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_UART7CLKSOURCE_LSE:      /* LSE clock is used as source of UART7 clock*/
        /* UART7 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007c24:	2301      	movs	r3, #1
 8007c26:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8007c2a:	e006      	b.n	8007c3a <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8007c2c:	bf00      	nop
 8007c2e:	e004      	b.n	8007c3a <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8007c30:	bf00      	nop
 8007c32:	e002      	b.n	8007c3a <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8007c34:	bf00      	nop
 8007c36:	e000      	b.n	8007c3a <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8007c38:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007c3a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d10c      	bne.n	8007c5c <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of UART7 clock*/
      __HAL_RCC_UART7_CONFIG(pPeriphClkInit->Uart7ClockSelection);
 8007c42:	4b25      	ldr	r3, [pc, #148]	@ (8007cd8 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8007c44:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007c48:	f423 11e0 	bic.w	r1, r3, #1835008	@ 0x1c0000
 8007c4c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007c50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007c52:	4a21      	ldr	r2, [pc, #132]	@ (8007cd8 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8007c54:	430b      	orrs	r3, r1
 8007c56:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8007c5a:	e003      	b.n	8007c64 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c5c:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8007c60:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* UART7 */

#if defined(UART8)
  /*-------------------------- UART8 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8007c64:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007c68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c6c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8007c70:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8007c74:	2300      	movs	r3, #0
 8007c76:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8007c7a:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	@ 0x110
 8007c7e:	460b      	mov	r3, r1
 8007c80:	4313      	orrs	r3, r2
 8007c82:	d055      	beq.n	8007d30 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(pPeriphClkInit->Uart8ClockSelection));

    switch (pPeriphClkInit->Uart8ClockSelection)
 8007c84:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007c88:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007c8a:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8007c8e:	d033      	beq.n	8007cf8 <HAL_RCCEx_PeriphCLKConfig+0x680>
 8007c90:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8007c94:	d82c      	bhi.n	8007cf0 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8007c96:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007c9a:	d02f      	beq.n	8007cfc <HAL_RCCEx_PeriphCLKConfig+0x684>
 8007c9c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007ca0:	d826      	bhi.n	8007cf0 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8007ca2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007ca6:	d02b      	beq.n	8007d00 <HAL_RCCEx_PeriphCLKConfig+0x688>
 8007ca8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007cac:	d820      	bhi.n	8007cf0 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8007cae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007cb2:	d013      	beq.n	8007cdc <HAL_RCCEx_PeriphCLKConfig+0x664>
 8007cb4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007cb8:	d81a      	bhi.n	8007cf0 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d022      	beq.n	8007d04 <HAL_RCCEx_PeriphCLKConfig+0x68c>
 8007cbe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007cc2:	d115      	bne.n	8007cf0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* UART8 clock source config set later after clock selection check */
        break;

      case RCC_UART8CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART8*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007cc4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007cc8:	3308      	adds	r3, #8
 8007cca:	4618      	mov	r0, r3
 8007ccc:	f004 fb84 	bl	800c3d8 <RCCEx_PLL2_Config>
 8007cd0:	4603      	mov	r3, r0
 8007cd2:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART8 clock source config set later after clock selection check */
        break;
 8007cd6:	e016      	b.n	8007d06 <HAL_RCCEx_PeriphCLKConfig+0x68e>
 8007cd8:	44020c00 	.word	0x44020c00

      case RCC_UART8CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART8*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007cdc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007ce0:	3330      	adds	r3, #48	@ 0x30
 8007ce2:	4618      	mov	r0, r3
 8007ce4:	f004 fc10 	bl	800c508 <RCCEx_PLL3_Config>
 8007ce8:	4603      	mov	r3, r0
 8007cea:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART8 clock source config set later after clock selection check */
        break;
 8007cee:	e00a      	b.n	8007d06 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_UART8CLKSOURCE_LSE:      /* LSE clock is used as source of UART8 clock*/
        /* UART8 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007cf0:	2301      	movs	r3, #1
 8007cf2:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8007cf6:	e006      	b.n	8007d06 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8007cf8:	bf00      	nop
 8007cfa:	e004      	b.n	8007d06 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8007cfc:	bf00      	nop
 8007cfe:	e002      	b.n	8007d06 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8007d00:	bf00      	nop
 8007d02:	e000      	b.n	8007d06 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8007d04:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007d06:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d10c      	bne.n	8007d28 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
    {
      /* Set the source of UART8 clock*/
      __HAL_RCC_UART8_CONFIG(pPeriphClkInit->Uart8ClockSelection);
 8007d0e:	4bbb      	ldr	r3, [pc, #748]	@ (8007ffc <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8007d10:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007d14:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8007d18:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007d1c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007d1e:	4ab7      	ldr	r2, [pc, #732]	@ (8007ffc <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8007d20:	430b      	orrs	r3, r1
 8007d22:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8007d26:	e003      	b.n	8007d30 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d28:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8007d2c:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* UART9 */

#if defined(UART9)
  /*-------------------------- UART9 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 8007d30:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007d34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d38:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8007d3c:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8007d40:	2300      	movs	r3, #0
 8007d42:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8007d46:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8007d4a:	460b      	mov	r3, r1
 8007d4c:	4313      	orrs	r3, r2
 8007d4e:	d053      	beq.n	8007df8 <HAL_RCCEx_PeriphCLKConfig+0x780>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART9CLKSOURCE(pPeriphClkInit->Uart9ClockSelection));

    switch (pPeriphClkInit->Uart9ClockSelection)
 8007d50:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007d54:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007d56:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8007d5a:	d031      	beq.n	8007dc0 <HAL_RCCEx_PeriphCLKConfig+0x748>
 8007d5c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8007d60:	d82a      	bhi.n	8007db8 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8007d62:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007d66:	d02d      	beq.n	8007dc4 <HAL_RCCEx_PeriphCLKConfig+0x74c>
 8007d68:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007d6c:	d824      	bhi.n	8007db8 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8007d6e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007d72:	d029      	beq.n	8007dc8 <HAL_RCCEx_PeriphCLKConfig+0x750>
 8007d74:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007d78:	d81e      	bhi.n	8007db8 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8007d7a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007d7e:	d011      	beq.n	8007da4 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 8007d80:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007d84:	d818      	bhi.n	8007db8 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d020      	beq.n	8007dcc <HAL_RCCEx_PeriphCLKConfig+0x754>
 8007d8a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007d8e:	d113      	bne.n	8007db8 <HAL_RCCEx_PeriphCLKConfig+0x740>
        /* UART9 clock source config set later after clock selection check */
        break;

      case RCC_UART9CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART9*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007d90:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007d94:	3308      	adds	r3, #8
 8007d96:	4618      	mov	r0, r3
 8007d98:	f004 fb1e 	bl	800c3d8 <RCCEx_PLL2_Config>
 8007d9c:	4603      	mov	r3, r0
 8007d9e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART9 clock source config set later after clock selection check */
        break;
 8007da2:	e014      	b.n	8007dce <HAL_RCCEx_PeriphCLKConfig+0x756>

      case RCC_UART9CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART9*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007da4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007da8:	3330      	adds	r3, #48	@ 0x30
 8007daa:	4618      	mov	r0, r3
 8007dac:	f004 fbac 	bl	800c508 <RCCEx_PLL3_Config>
 8007db0:	4603      	mov	r3, r0
 8007db2:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART9 clock source config set later after clock selection check */
        break;
 8007db6:	e00a      	b.n	8007dce <HAL_RCCEx_PeriphCLKConfig+0x756>
      case RCC_UART9CLKSOURCE_LSE:      /* LSE clock is used as source of UART9 clock*/
        /* UART9 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007db8:	2301      	movs	r3, #1
 8007dba:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8007dbe:	e006      	b.n	8007dce <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8007dc0:	bf00      	nop
 8007dc2:	e004      	b.n	8007dce <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8007dc4:	bf00      	nop
 8007dc6:	e002      	b.n	8007dce <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8007dc8:	bf00      	nop
 8007dca:	e000      	b.n	8007dce <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8007dcc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007dce:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d10c      	bne.n	8007df0 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      /* Set the source of UART9 clock*/
      __HAL_RCC_UART9_CONFIG(pPeriphClkInit->Uart9ClockSelection);
 8007dd6:	4b89      	ldr	r3, [pc, #548]	@ (8007ffc <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8007dd8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007ddc:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8007de0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007de4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007de6:	4a85      	ldr	r2, [pc, #532]	@ (8007ffc <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8007de8:	430b      	orrs	r3, r1
 8007dea:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8007dee:	e003      	b.n	8007df8 <HAL_RCCEx_PeriphCLKConfig+0x780>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007df0:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8007df4:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* UART9 */

#if defined(USART10)
  /*-------------------------- USART10 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 8007df8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e00:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8007e04:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8007e08:	2300      	movs	r3, #0
 8007e0a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8007e0e:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8007e12:	460b      	mov	r3, r1
 8007e14:	4313      	orrs	r3, r2
 8007e16:	d055      	beq.n	8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART10CLKSOURCE(pPeriphClkInit->Usart10ClockSelection));

    switch (pPeriphClkInit->Usart10ClockSelection)
 8007e18:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007e1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007e20:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8007e24:	d031      	beq.n	8007e8a <HAL_RCCEx_PeriphCLKConfig+0x812>
 8007e26:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8007e2a:	d82a      	bhi.n	8007e82 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8007e2c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007e30:	d02d      	beq.n	8007e8e <HAL_RCCEx_PeriphCLKConfig+0x816>
 8007e32:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007e36:	d824      	bhi.n	8007e82 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8007e38:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8007e3c:	d029      	beq.n	8007e92 <HAL_RCCEx_PeriphCLKConfig+0x81a>
 8007e3e:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8007e42:	d81e      	bhi.n	8007e82 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8007e44:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007e48:	d011      	beq.n	8007e6e <HAL_RCCEx_PeriphCLKConfig+0x7f6>
 8007e4a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007e4e:	d818      	bhi.n	8007e82 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d020      	beq.n	8007e96 <HAL_RCCEx_PeriphCLKConfig+0x81e>
 8007e54:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007e58:	d113      	bne.n	8007e82 <HAL_RCCEx_PeriphCLKConfig+0x80a>
        /* USART10 clock source config set later after clock selection check */
        break;

      case RCC_USART10CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART10*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007e5a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007e5e:	3308      	adds	r3, #8
 8007e60:	4618      	mov	r0, r3
 8007e62:	f004 fab9 	bl	800c3d8 <RCCEx_PLL2_Config>
 8007e66:	4603      	mov	r3, r0
 8007e68:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART10 clock source config set later after clock selection check */
        break;
 8007e6c:	e014      	b.n	8007e98 <HAL_RCCEx_PeriphCLKConfig+0x820>

      case RCC_USART10CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART10*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007e6e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007e72:	3330      	adds	r3, #48	@ 0x30
 8007e74:	4618      	mov	r0, r3
 8007e76:	f004 fb47 	bl	800c508 <RCCEx_PLL3_Config>
 8007e7a:	4603      	mov	r3, r0
 8007e7c:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART10 clock source config set later after clock selection check */
        break;
 8007e80:	e00a      	b.n	8007e98 <HAL_RCCEx_PeriphCLKConfig+0x820>
      case RCC_USART10CLKSOURCE_LSE:      /* LSE clock is used as source of USART10 clock*/
        /* USART10 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007e82:	2301      	movs	r3, #1
 8007e84:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8007e88:	e006      	b.n	8007e98 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8007e8a:	bf00      	nop
 8007e8c:	e004      	b.n	8007e98 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8007e8e:	bf00      	nop
 8007e90:	e002      	b.n	8007e98 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8007e92:	bf00      	nop
 8007e94:	e000      	b.n	8007e98 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8007e96:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007e98:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d10d      	bne.n	8007ebc <HAL_RCCEx_PeriphCLKConfig+0x844>
    {
      /* Set the source of USART10 clock*/
      __HAL_RCC_USART10_CONFIG(pPeriphClkInit->Usart10ClockSelection);
 8007ea0:	4b56      	ldr	r3, [pc, #344]	@ (8007ffc <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8007ea2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007ea6:	f023 5160 	bic.w	r1, r3, #939524096	@ 0x38000000
 8007eaa:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007eae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007eb2:	4a52      	ldr	r2, [pc, #328]	@ (8007ffc <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8007eb4:	430b      	orrs	r3, r1
 8007eb6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8007eba:	e003      	b.n	8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x84c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ebc:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8007ec0:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* USART10 */

#if defined(USART11)
  /*-------------------------- USART11 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 8007ec4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ecc:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8007ed0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8007ed4:	2300      	movs	r3, #0
 8007ed6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8007eda:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8007ede:	460b      	mov	r3, r1
 8007ee0:	4313      	orrs	r3, r2
 8007ee2:	d044      	beq.n	8007f6e <HAL_RCCEx_PeriphCLKConfig+0x8f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART11CLKSOURCE(pPeriphClkInit->Usart11ClockSelection));

    switch (pPeriphClkInit->Usart11ClockSelection)
 8007ee4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007ee8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007eec:	2b05      	cmp	r3, #5
 8007eee:	d823      	bhi.n	8007f38 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 8007ef0:	a201      	add	r2, pc, #4	@ (adr r2, 8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 8007ef2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ef6:	bf00      	nop
 8007ef8:	08007f41 	.word	0x08007f41
 8007efc:	08007f11 	.word	0x08007f11
 8007f00:	08007f25 	.word	0x08007f25
 8007f04:	08007f41 	.word	0x08007f41
 8007f08:	08007f41 	.word	0x08007f41
 8007f0c:	08007f41 	.word	0x08007f41
        /* USART11 clock source config set later after clock selection check */
        break;

      case RCC_USART11CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART11*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007f10:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007f14:	3308      	adds	r3, #8
 8007f16:	4618      	mov	r0, r3
 8007f18:	f004 fa5e 	bl	800c3d8 <RCCEx_PLL2_Config>
 8007f1c:	4603      	mov	r3, r0
 8007f1e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART11 clock source config set later after clock selection check */
        break;
 8007f22:	e00e      	b.n	8007f42 <HAL_RCCEx_PeriphCLKConfig+0x8ca>

      case RCC_USART11CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART11*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007f24:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007f28:	3330      	adds	r3, #48	@ 0x30
 8007f2a:	4618      	mov	r0, r3
 8007f2c:	f004 faec 	bl	800c508 <RCCEx_PLL3_Config>
 8007f30:	4603      	mov	r3, r0
 8007f32:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART11 clock source config set later after clock selection check */
        break;
 8007f36:	e004      	b.n	8007f42 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
      case RCC_USART11CLKSOURCE_LSE:      /* LSE clock is used as source of USART11 clock*/
        /* USART11 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007f38:	2301      	movs	r3, #1
 8007f3a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8007f3e:	e000      	b.n	8007f42 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
        break;
 8007f40:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007f42:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d10d      	bne.n	8007f66 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
    {
      /* Set the source of USART11 clock*/
      __HAL_RCC_USART11_CONFIG(pPeriphClkInit->Usart11ClockSelection);
 8007f4a:	4b2c      	ldr	r3, [pc, #176]	@ (8007ffc <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8007f4c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007f50:	f023 0107 	bic.w	r1, r3, #7
 8007f54:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007f58:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007f5c:	4a27      	ldr	r2, [pc, #156]	@ (8007ffc <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8007f5e:	430b      	orrs	r3, r1
 8007f60:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8007f64:	e003      	b.n	8007f6e <HAL_RCCEx_PeriphCLKConfig+0x8f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f66:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8007f6a:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /*USART11*/

#if defined(UART12)
  /*-------------------------- UART12 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 8007f6e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f76:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8007f7a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007f7e:	2300      	movs	r3, #0
 8007f80:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8007f84:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8007f88:	460b      	mov	r3, r1
 8007f8a:	4313      	orrs	r3, r2
 8007f8c:	d04f      	beq.n	800802e <HAL_RCCEx_PeriphCLKConfig+0x9b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART12CLKSOURCE(pPeriphClkInit->Uart12ClockSelection));

    switch (pPeriphClkInit->Uart12ClockSelection)
 8007f8e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007f92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f96:	2b50      	cmp	r3, #80	@ 0x50
 8007f98:	d029      	beq.n	8007fee <HAL_RCCEx_PeriphCLKConfig+0x976>
 8007f9a:	2b50      	cmp	r3, #80	@ 0x50
 8007f9c:	d823      	bhi.n	8007fe6 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8007f9e:	2b40      	cmp	r3, #64	@ 0x40
 8007fa0:	d027      	beq.n	8007ff2 <HAL_RCCEx_PeriphCLKConfig+0x97a>
 8007fa2:	2b40      	cmp	r3, #64	@ 0x40
 8007fa4:	d81f      	bhi.n	8007fe6 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8007fa6:	2b30      	cmp	r3, #48	@ 0x30
 8007fa8:	d025      	beq.n	8007ff6 <HAL_RCCEx_PeriphCLKConfig+0x97e>
 8007faa:	2b30      	cmp	r3, #48	@ 0x30
 8007fac:	d81b      	bhi.n	8007fe6 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8007fae:	2b20      	cmp	r3, #32
 8007fb0:	d00f      	beq.n	8007fd2 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8007fb2:	2b20      	cmp	r3, #32
 8007fb4:	d817      	bhi.n	8007fe6 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d022      	beq.n	8008000 <HAL_RCCEx_PeriphCLKConfig+0x988>
 8007fba:	2b10      	cmp	r3, #16
 8007fbc:	d113      	bne.n	8007fe6 <HAL_RCCEx_PeriphCLKConfig+0x96e>
        /* UART12 clock source config set later after clock selection check */
        break;

      case RCC_UART12CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART12*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007fbe:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007fc2:	3308      	adds	r3, #8
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	f004 fa07 	bl	800c3d8 <RCCEx_PLL2_Config>
 8007fca:	4603      	mov	r3, r0
 8007fcc:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART12 clock source config set later after clock selection check */
        break;
 8007fd0:	e017      	b.n	8008002 <HAL_RCCEx_PeriphCLKConfig+0x98a>

      case RCC_UART12CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART12*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007fd2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007fd6:	3330      	adds	r3, #48	@ 0x30
 8007fd8:	4618      	mov	r0, r3
 8007fda:	f004 fa95 	bl	800c508 <RCCEx_PLL3_Config>
 8007fde:	4603      	mov	r3, r0
 8007fe0:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART12 clock source config set later after clock selection check */
        break;
 8007fe4:	e00d      	b.n	8008002 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      case RCC_UART12CLKSOURCE_LSE:      /* LSE clock is used as source of UART12 clock*/
        /* UART12 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007fe6:	2301      	movs	r3, #1
 8007fe8:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8007fec:	e009      	b.n	8008002 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8007fee:	bf00      	nop
 8007ff0:	e007      	b.n	8008002 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8007ff2:	bf00      	nop
 8007ff4:	e005      	b.n	8008002 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8007ff6:	bf00      	nop
 8007ff8:	e003      	b.n	8008002 <HAL_RCCEx_PeriphCLKConfig+0x98a>
 8007ffa:	bf00      	nop
 8007ffc:	44020c00 	.word	0x44020c00
        break;
 8008000:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008002:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008006:	2b00      	cmp	r3, #0
 8008008:	d10d      	bne.n	8008026 <HAL_RCCEx_PeriphCLKConfig+0x9ae>
    {
      /* Set the source of UART12 clock*/
      __HAL_RCC_UART12_CONFIG(pPeriphClkInit->Uart12ClockSelection);
 800800a:	4baf      	ldr	r3, [pc, #700]	@ (80082c8 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800800c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008010:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8008014:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008018:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800801c:	4aaa      	ldr	r2, [pc, #680]	@ (80082c8 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800801e:	430b      	orrs	r3, r1
 8008020:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8008024:	e003      	b.n	800802e <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008026:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800802a:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800802e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008032:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008036:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800803a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800803e:	2300      	movs	r3, #0
 8008040:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8008044:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8008048:	460b      	mov	r3, r1
 800804a:	4313      	orrs	r3, r2
 800804c:	d055      	beq.n	80080fa <HAL_RCCEx_PeriphCLKConfig+0xa82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 800804e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008052:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008056:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800805a:	d031      	beq.n	80080c0 <HAL_RCCEx_PeriphCLKConfig+0xa48>
 800805c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8008060:	d82a      	bhi.n	80080b8 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8008062:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008066:	d02d      	beq.n	80080c4 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8008068:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800806c:	d824      	bhi.n	80080b8 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 800806e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008072:	d029      	beq.n	80080c8 <HAL_RCCEx_PeriphCLKConfig+0xa50>
 8008074:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008078:	d81e      	bhi.n	80080b8 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 800807a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800807e:	d011      	beq.n	80080a4 <HAL_RCCEx_PeriphCLKConfig+0xa2c>
 8008080:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008084:	d818      	bhi.n	80080b8 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8008086:	2b00      	cmp	r3, #0
 8008088:	d020      	beq.n	80080cc <HAL_RCCEx_PeriphCLKConfig+0xa54>
 800808a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800808e:	d113      	bne.n	80080b8 <HAL_RCCEx_PeriphCLKConfig+0xa40>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008090:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008094:	3308      	adds	r3, #8
 8008096:	4618      	mov	r0, r3
 8008098:	f004 f99e 	bl	800c3d8 <RCCEx_PLL2_Config>
 800809c:	4603      	mov	r3, r0
 800809e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPUART1 clock source config set later after clock selection check */
        break;
 80080a2:	e014      	b.n	80080ce <HAL_RCCEx_PeriphCLKConfig+0xa56>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80080a4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80080a8:	3330      	adds	r3, #48	@ 0x30
 80080aa:	4618      	mov	r0, r3
 80080ac:	f004 fa2c 	bl	800c508 <RCCEx_PLL3_Config>
 80080b0:	4603      	mov	r3, r0
 80080b2:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPUART1 clock source config set later after clock selection check */
        break;
 80080b6:	e00a      	b.n	80080ce <HAL_RCCEx_PeriphCLKConfig+0xa56>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80080b8:	2301      	movs	r3, #1
 80080ba:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 80080be:	e006      	b.n	80080ce <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 80080c0:	bf00      	nop
 80080c2:	e004      	b.n	80080ce <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 80080c4:	bf00      	nop
 80080c6:	e002      	b.n	80080ce <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 80080c8:	bf00      	nop
 80080ca:	e000      	b.n	80080ce <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 80080cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80080ce:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d10d      	bne.n	80080f2 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 80080d6:	4b7c      	ldr	r3, [pc, #496]	@ (80082c8 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80080d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80080dc:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80080e0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80080e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80080e8:	4a77      	ldr	r2, [pc, #476]	@ (80082c8 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80080ea:	430b      	orrs	r3, r1
 80080ec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80080f0:	e003      	b.n	80080fa <HAL_RCCEx_PeriphCLKConfig+0xa82>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80080f2:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80080f6:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80080fa:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80080fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008102:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8008106:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800810a:	2300      	movs	r3, #0
 800810c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008110:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8008114:	460b      	mov	r3, r1
 8008116:	4313      	orrs	r3, r2
 8008118:	d03d      	beq.n	8008196 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 800811a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800811e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008122:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008126:	d01b      	beq.n	8008160 <HAL_RCCEx_PeriphCLKConfig+0xae8>
 8008128:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800812c:	d814      	bhi.n	8008158 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 800812e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008132:	d017      	beq.n	8008164 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 8008134:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008138:	d80e      	bhi.n	8008158 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 800813a:	2b00      	cmp	r3, #0
 800813c:	d014      	beq.n	8008168 <HAL_RCCEx_PeriphCLKConfig+0xaf0>
 800813e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008142:	d109      	bne.n	8008158 <HAL_RCCEx_PeriphCLKConfig+0xae0>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008144:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008148:	3330      	adds	r3, #48	@ 0x30
 800814a:	4618      	mov	r0, r3
 800814c:	f004 f9dc 	bl	800c508 <RCCEx_PLL3_Config>
 8008150:	4603      	mov	r3, r0
 8008152:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 8008156:	e008      	b.n	800816a <HAL_RCCEx_PeriphCLKConfig+0xaf2>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008158:	2301      	movs	r3, #1
 800815a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 800815e:	e004      	b.n	800816a <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8008160:	bf00      	nop
 8008162:	e002      	b.n	800816a <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8008164:	bf00      	nop
 8008166:	e000      	b.n	800816a <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8008168:	bf00      	nop
    }

    if (ret == HAL_OK)
 800816a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800816e:	2b00      	cmp	r3, #0
 8008170:	d10d      	bne.n	800818e <HAL_RCCEx_PeriphCLKConfig+0xb16>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8008172:	4b55      	ldr	r3, [pc, #340]	@ (80082c8 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8008174:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008178:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800817c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008180:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008184:	4a50      	ldr	r2, [pc, #320]	@ (80082c8 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8008186:	430b      	orrs	r3, r1
 8008188:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800818c:	e003      	b.n	8008196 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800818e:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008192:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008196:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800819a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800819e:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80081a2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80081a6:	2300      	movs	r3, #0
 80081a8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80081ac:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80081b0:	460b      	mov	r3, r1
 80081b2:	4313      	orrs	r3, r2
 80081b4:	d03d      	beq.n	8008232 <HAL_RCCEx_PeriphCLKConfig+0xbba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 80081b6:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80081ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80081be:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80081c2:	d01b      	beq.n	80081fc <HAL_RCCEx_PeriphCLKConfig+0xb84>
 80081c4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80081c8:	d814      	bhi.n	80081f4 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 80081ca:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80081ce:	d017      	beq.n	8008200 <HAL_RCCEx_PeriphCLKConfig+0xb88>
 80081d0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80081d4:	d80e      	bhi.n	80081f4 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d014      	beq.n	8008204 <HAL_RCCEx_PeriphCLKConfig+0xb8c>
 80081da:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80081de:	d109      	bne.n	80081f4 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80081e0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80081e4:	3330      	adds	r3, #48	@ 0x30
 80081e6:	4618      	mov	r0, r3
 80081e8:	f004 f98e 	bl	800c508 <RCCEx_PLL3_Config>
 80081ec:	4603      	mov	r3, r0
 80081ee:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 80081f2:	e008      	b.n	8008206 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80081f4:	2301      	movs	r3, #1
 80081f6:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 80081fa:	e004      	b.n	8008206 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 80081fc:	bf00      	nop
 80081fe:	e002      	b.n	8008206 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8008200:	bf00      	nop
 8008202:	e000      	b.n	8008206 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8008204:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008206:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800820a:	2b00      	cmp	r3, #0
 800820c:	d10d      	bne.n	800822a <HAL_RCCEx_PeriphCLKConfig+0xbb2>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 800820e:	4b2e      	ldr	r3, [pc, #184]	@ (80082c8 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8008210:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008214:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8008218:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800821c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008220:	4a29      	ldr	r2, [pc, #164]	@ (80082c8 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8008222:	430b      	orrs	r3, r1
 8008224:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8008228:	e003      	b.n	8008232 <HAL_RCCEx_PeriphCLKConfig+0xbba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800822a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800822e:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008232:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800823a:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800823e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008242:	2300      	movs	r3, #0
 8008244:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8008248:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800824c:	460b      	mov	r3, r1
 800824e:	4313      	orrs	r3, r2
 8008250:	d040      	beq.n	80082d4 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 8008252:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008256:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800825a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800825e:	d01b      	beq.n	8008298 <HAL_RCCEx_PeriphCLKConfig+0xc20>
 8008260:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008264:	d814      	bhi.n	8008290 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 8008266:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800826a:	d017      	beq.n	800829c <HAL_RCCEx_PeriphCLKConfig+0xc24>
 800826c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008270:	d80e      	bhi.n	8008290 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 8008272:	2b00      	cmp	r3, #0
 8008274:	d014      	beq.n	80082a0 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8008276:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800827a:	d109      	bne.n	8008290 <HAL_RCCEx_PeriphCLKConfig+0xc18>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800827c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008280:	3330      	adds	r3, #48	@ 0x30
 8008282:	4618      	mov	r0, r3
 8008284:	f004 f940 	bl	800c508 <RCCEx_PLL3_Config>
 8008288:	4603      	mov	r3, r0
 800828a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* I2C3 clock source config set later after clock selection check */
        break;
 800828e:	e008      	b.n	80082a2 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008290:	2301      	movs	r3, #1
 8008292:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8008296:	e004      	b.n	80082a2 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8008298:	bf00      	nop
 800829a:	e002      	b.n	80082a2 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 800829c:	bf00      	nop
 800829e:	e000      	b.n	80082a2 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 80082a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80082a2:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d110      	bne.n	80082cc <HAL_RCCEx_PeriphCLKConfig+0xc54>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 80082aa:	4b07      	ldr	r3, [pc, #28]	@ (80082c8 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80082ac:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80082b0:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80082b4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80082b8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80082bc:	4a02      	ldr	r2, [pc, #8]	@ (80082c8 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80082be:	430b      	orrs	r3, r1
 80082c0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80082c4:	e006      	b.n	80082d4 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
 80082c6:	bf00      	nop
 80082c8:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082cc:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80082d0:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* I2C3 */

#if defined(I2C4)
  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80082d4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80082d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082dc:	2100      	movs	r1, #0
 80082de:	f8c7 10c8 	str.w	r1, [r7, #200]	@ 0xc8
 80082e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80082e6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80082ea:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80082ee:	460b      	mov	r3, r1
 80082f0:	4313      	orrs	r3, r2
 80082f2:	d03d      	beq.n	8008370 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    switch (pPeriphClkInit->I2c4ClockSelection)
 80082f4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80082f8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80082fc:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8008300:	d01b      	beq.n	800833a <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 8008302:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8008306:	d814      	bhi.n	8008332 <HAL_RCCEx_PeriphCLKConfig+0xcba>
 8008308:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800830c:	d017      	beq.n	800833e <HAL_RCCEx_PeriphCLKConfig+0xcc6>
 800830e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008312:	d80e      	bhi.n	8008332 <HAL_RCCEx_PeriphCLKConfig+0xcba>
 8008314:	2b00      	cmp	r3, #0
 8008316:	d014      	beq.n	8008342 <HAL_RCCEx_PeriphCLKConfig+0xcca>
 8008318:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800831c:	d109      	bne.n	8008332 <HAL_RCCEx_PeriphCLKConfig+0xcba>
        /* I2C4 clock source config set later after clock selection check */
        break;

      case RCC_I2C4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C4*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800831e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008322:	3330      	adds	r3, #48	@ 0x30
 8008324:	4618      	mov	r0, r3
 8008326:	f004 f8ef 	bl	800c508 <RCCEx_PLL3_Config>
 800832a:	4603      	mov	r3, r0
 800832c:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* I2C4 clock source config set later after clock selection check */
        break;
 8008330:	e008      	b.n	8008344 <HAL_RCCEx_PeriphCLKConfig+0xccc>
      case RCC_I2C4CLKSOURCE_CSI:      /* CSI clock is used as source of I2C4 clock*/
        /* I2C4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008332:	2301      	movs	r3, #1
 8008334:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8008338:	e004      	b.n	8008344 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 800833a:	bf00      	nop
 800833c:	e002      	b.n	8008344 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 800833e:	bf00      	nop
 8008340:	e000      	b.n	8008344 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8008342:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008344:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008348:	2b00      	cmp	r3, #0
 800834a:	d10d      	bne.n	8008368 <HAL_RCCEx_PeriphCLKConfig+0xcf0>
    {
      /* Set the source of I2C4 clock*/
      __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 800834c:	4bbe      	ldr	r3, [pc, #760]	@ (8008648 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800834e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008352:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8008356:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800835a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800835e:	4aba      	ldr	r2, [pc, #744]	@ (8008648 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8008360:	430b      	orrs	r3, r1
 8008362:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8008366:	e003      	b.n	8008370 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008368:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800836c:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8008370:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008374:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008378:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800837c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008380:	2300      	movs	r3, #0
 8008382:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008386:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800838a:	460b      	mov	r3, r1
 800838c:	4313      	orrs	r3, r2
 800838e:	d035      	beq.n	80083fc <HAL_RCCEx_PeriphCLKConfig+0xd84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8008390:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008394:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008398:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800839c:	d015      	beq.n	80083ca <HAL_RCCEx_PeriphCLKConfig+0xd52>
 800839e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80083a2:	d80e      	bhi.n	80083c2 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d012      	beq.n	80083ce <HAL_RCCEx_PeriphCLKConfig+0xd56>
 80083a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80083ac:	d109      	bne.n	80083c2 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80083ae:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80083b2:	3330      	adds	r3, #48	@ 0x30
 80083b4:	4618      	mov	r0, r3
 80083b6:	f004 f8a7 	bl	800c508 <RCCEx_PLL3_Config>
 80083ba:	4603      	mov	r3, r0
 80083bc:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 80083c0:	e006      	b.n	80083d0 <HAL_RCCEx_PeriphCLKConfig+0xd58>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80083c2:	2301      	movs	r3, #1
 80083c4:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 80083c8:	e002      	b.n	80083d0 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 80083ca:	bf00      	nop
 80083cc:	e000      	b.n	80083d0 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 80083ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 80083d0:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d10d      	bne.n	80083f4 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 80083d8:	4b9b      	ldr	r3, [pc, #620]	@ (8008648 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80083da:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80083de:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 80083e2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80083e6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80083ea:	4a97      	ldr	r2, [pc, #604]	@ (8008648 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80083ec:	430b      	orrs	r3, r1
 80083ee:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80083f2:	e003      	b.n	80083fc <HAL_RCCEx_PeriphCLKConfig+0xd84>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80083f4:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80083f8:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80083fc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008400:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008404:	2100      	movs	r1, #0
 8008406:	f8c7 10b8 	str.w	r1, [r7, #184]	@ 0xb8
 800840a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800840e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8008412:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8008416:	460b      	mov	r3, r1
 8008418:	4313      	orrs	r3, r2
 800841a:	d00e      	beq.n	800843a <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 800841c:	4b8a      	ldr	r3, [pc, #552]	@ (8008648 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800841e:	69db      	ldr	r3, [r3, #28]
 8008420:	4a89      	ldr	r2, [pc, #548]	@ (8008648 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8008422:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008426:	61d3      	str	r3, [r2, #28]
 8008428:	4b87      	ldr	r3, [pc, #540]	@ (8008648 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800842a:	69d9      	ldr	r1, [r3, #28]
 800842c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008430:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8008434:	4a84      	ldr	r2, [pc, #528]	@ (8008648 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8008436:	430b      	orrs	r3, r1
 8008438:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800843a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800843e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008442:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8008446:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800844a:	2300      	movs	r3, #0
 800844c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008450:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8008454:	460b      	mov	r3, r1
 8008456:	4313      	orrs	r3, r2
 8008458:	d055      	beq.n	8008506 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 800845a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800845e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008462:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8008466:	d031      	beq.n	80084cc <HAL_RCCEx_PeriphCLKConfig+0xe54>
 8008468:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800846c:	d82a      	bhi.n	80084c4 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 800846e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008472:	d02d      	beq.n	80084d0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
 8008474:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008478:	d824      	bhi.n	80084c4 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 800847a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800847e:	d029      	beq.n	80084d4 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 8008480:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008484:	d81e      	bhi.n	80084c4 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8008486:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800848a:	d011      	beq.n	80084b0 <HAL_RCCEx_PeriphCLKConfig+0xe38>
 800848c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008490:	d818      	bhi.n	80084c4 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8008492:	2b00      	cmp	r3, #0
 8008494:	d020      	beq.n	80084d8 <HAL_RCCEx_PeriphCLKConfig+0xe60>
 8008496:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800849a:	d113      	bne.n	80084c4 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800849c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80084a0:	3308      	adds	r3, #8
 80084a2:	4618      	mov	r0, r3
 80084a4:	f003 ff98 	bl	800c3d8 <RCCEx_PLL2_Config>
 80084a8:	4603      	mov	r3, r0
 80084aa:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 80084ae:	e014      	b.n	80084da <HAL_RCCEx_PeriphCLKConfig+0xe62>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80084b0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80084b4:	3330      	adds	r3, #48	@ 0x30
 80084b6:	4618      	mov	r0, r3
 80084b8:	f004 f826 	bl	800c508 <RCCEx_PLL3_Config>
 80084bc:	4603      	mov	r3, r0
 80084be:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 80084c2:	e00a      	b.n	80084da <HAL_RCCEx_PeriphCLKConfig+0xe62>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80084c4:	2301      	movs	r3, #1
 80084c6:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 80084ca:	e006      	b.n	80084da <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 80084cc:	bf00      	nop
 80084ce:	e004      	b.n	80084da <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 80084d0:	bf00      	nop
 80084d2:	e002      	b.n	80084da <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 80084d4:	bf00      	nop
 80084d6:	e000      	b.n	80084da <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 80084d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80084da:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d10d      	bne.n	80084fe <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 80084e2:	4b59      	ldr	r3, [pc, #356]	@ (8008648 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80084e4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80084e8:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80084ec:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80084f0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80084f4:	4a54      	ldr	r2, [pc, #336]	@ (8008648 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80084f6:	430b      	orrs	r3, r1
 80084f8:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80084fc:	e003      	b.n	8008506 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80084fe:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008502:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8008506:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800850a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800850e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8008512:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008516:	2300      	movs	r3, #0
 8008518:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800851c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008520:	460b      	mov	r3, r1
 8008522:	4313      	orrs	r3, r2
 8008524:	d055      	beq.n	80085d2 <HAL_RCCEx_PeriphCLKConfig+0xf5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 8008526:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800852a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800852e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8008532:	d031      	beq.n	8008598 <HAL_RCCEx_PeriphCLKConfig+0xf20>
 8008534:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8008538:	d82a      	bhi.n	8008590 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 800853a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800853e:	d02d      	beq.n	800859c <HAL_RCCEx_PeriphCLKConfig+0xf24>
 8008540:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008544:	d824      	bhi.n	8008590 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8008546:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800854a:	d029      	beq.n	80085a0 <HAL_RCCEx_PeriphCLKConfig+0xf28>
 800854c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008550:	d81e      	bhi.n	8008590 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8008552:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008556:	d011      	beq.n	800857c <HAL_RCCEx_PeriphCLKConfig+0xf04>
 8008558:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800855c:	d818      	bhi.n	8008590 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 800855e:	2b00      	cmp	r3, #0
 8008560:	d020      	beq.n	80085a4 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8008562:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008566:	d113      	bne.n	8008590 <HAL_RCCEx_PeriphCLKConfig+0xf18>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008568:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800856c:	3308      	adds	r3, #8
 800856e:	4618      	mov	r0, r3
 8008570:	f003 ff32 	bl	800c3d8 <RCCEx_PLL2_Config>
 8008574:	4603      	mov	r3, r0
 8008576:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 800857a:	e014      	b.n	80085a6 <HAL_RCCEx_PeriphCLKConfig+0xf2e>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800857c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008580:	3330      	adds	r3, #48	@ 0x30
 8008582:	4618      	mov	r0, r3
 8008584:	f003 ffc0 	bl	800c508 <RCCEx_PLL3_Config>
 8008588:	4603      	mov	r3, r0
 800858a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 800858e:	e00a      	b.n	80085a6 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008590:	2301      	movs	r3, #1
 8008592:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8008596:	e006      	b.n	80085a6 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8008598:	bf00      	nop
 800859a:	e004      	b.n	80085a6 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 800859c:	bf00      	nop
 800859e:	e002      	b.n	80085a6 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80085a0:	bf00      	nop
 80085a2:	e000      	b.n	80085a6 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80085a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80085a6:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d10d      	bne.n	80085ca <HAL_RCCEx_PeriphCLKConfig+0xf52>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 80085ae:	4b26      	ldr	r3, [pc, #152]	@ (8008648 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80085b0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80085b4:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80085b8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80085bc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80085c0:	4a21      	ldr	r2, [pc, #132]	@ (8008648 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80085c2:	430b      	orrs	r3, r1
 80085c4:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80085c8:	e003      	b.n	80085d2 <HAL_RCCEx_PeriphCLKConfig+0xf5a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80085ca:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80085ce:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }

#if defined(LPTIM3)
  /*-------------------------- LPTIM3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 80085d2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80085d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085da:	2100      	movs	r1, #0
 80085dc:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 80085e0:	f003 0320 	and.w	r3, r3, #32
 80085e4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80085e8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80085ec:	460b      	mov	r3, r1
 80085ee:	4313      	orrs	r3, r2
 80085f0:	d057      	beq.n	80086a2 <HAL_RCCEx_PeriphCLKConfig+0x102a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(pPeriphClkInit->Lptim3ClockSelection));

    switch (pPeriphClkInit->Lptim3ClockSelection)
 80085f2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80085f6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80085fa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80085fe:	d033      	beq.n	8008668 <HAL_RCCEx_PeriphCLKConfig+0xff0>
 8008600:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008604:	d82c      	bhi.n	8008660 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8008606:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800860a:	d02f      	beq.n	800866c <HAL_RCCEx_PeriphCLKConfig+0xff4>
 800860c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008610:	d826      	bhi.n	8008660 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8008612:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008616:	d02b      	beq.n	8008670 <HAL_RCCEx_PeriphCLKConfig+0xff8>
 8008618:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800861c:	d820      	bhi.n	8008660 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800861e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008622:	d013      	beq.n	800864c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8008624:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008628:	d81a      	bhi.n	8008660 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800862a:	2b00      	cmp	r3, #0
 800862c:	d022      	beq.n	8008674 <HAL_RCCEx_PeriphCLKConfig+0xffc>
 800862e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008632:	d115      	bne.n	8008660 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM3CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008634:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008638:	3308      	adds	r3, #8
 800863a:	4618      	mov	r0, r3
 800863c:	f003 fecc 	bl	800c3d8 <RCCEx_PLL2_Config>
 8008640:	4603      	mov	r3, r0
 8008642:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 8008646:	e016      	b.n	8008676 <HAL_RCCEx_PeriphCLKConfig+0xffe>
 8008648:	44020c00 	.word	0x44020c00

      case RCC_LPTIM3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM3*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800864c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008650:	3330      	adds	r3, #48	@ 0x30
 8008652:	4618      	mov	r0, r3
 8008654:	f003 ff58 	bl	800c508 <RCCEx_PLL3_Config>
 8008658:	4603      	mov	r3, r0
 800865a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 800865e:	e00a      	b.n	8008676 <HAL_RCCEx_PeriphCLKConfig+0xffe>
      case RCC_LPTIM3CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM3 clock*/
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008660:	2301      	movs	r3, #1
 8008662:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8008666:	e006      	b.n	8008676 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8008668:	bf00      	nop
 800866a:	e004      	b.n	8008676 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 800866c:	bf00      	nop
 800866e:	e002      	b.n	8008676 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8008670:	bf00      	nop
 8008672:	e000      	b.n	8008676 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8008674:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008676:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800867a:	2b00      	cmp	r3, #0
 800867c:	d10d      	bne.n	800869a <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      /* Set the source of LPTIM3 clock*/
      __HAL_RCC_LPTIM3_CONFIG(pPeriphClkInit->Lptim3ClockSelection);
 800867e:	4bbb      	ldr	r3, [pc, #748]	@ (800896c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8008680:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008684:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8008688:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800868c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008690:	4ab6      	ldr	r2, [pc, #728]	@ (800896c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8008692:	430b      	orrs	r3, r1
 8008694:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8008698:	e003      	b.n	80086a2 <HAL_RCCEx_PeriphCLKConfig+0x102a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800869a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800869e:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* LPTIM3 */

#if defined(LPTIM4)
  /*-------------------------- LPTIM4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 80086a2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80086a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086aa:	2100      	movs	r1, #0
 80086ac:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 80086b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80086b4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80086b8:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80086bc:	460b      	mov	r3, r1
 80086be:	4313      	orrs	r3, r2
 80086c0:	d055      	beq.n	800876e <HAL_RCCEx_PeriphCLKConfig+0x10f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM4CLK(pPeriphClkInit->Lptim4ClockSelection));

    switch (pPeriphClkInit->Lptim4ClockSelection)
 80086c2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80086c6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80086ca:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 80086ce:	d031      	beq.n	8008734 <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 80086d0:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 80086d4:	d82a      	bhi.n	800872c <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 80086d6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80086da:	d02d      	beq.n	8008738 <HAL_RCCEx_PeriphCLKConfig+0x10c0>
 80086dc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80086e0:	d824      	bhi.n	800872c <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 80086e2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80086e6:	d029      	beq.n	800873c <HAL_RCCEx_PeriphCLKConfig+0x10c4>
 80086e8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80086ec:	d81e      	bhi.n	800872c <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 80086ee:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80086f2:	d011      	beq.n	8008718 <HAL_RCCEx_PeriphCLKConfig+0x10a0>
 80086f4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80086f8:	d818      	bhi.n	800872c <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d020      	beq.n	8008740 <HAL_RCCEx_PeriphCLKConfig+0x10c8>
 80086fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008702:	d113      	bne.n	800872c <HAL_RCCEx_PeriphCLKConfig+0x10b4>
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM4CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM4*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008704:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008708:	3308      	adds	r3, #8
 800870a:	4618      	mov	r0, r3
 800870c:	f003 fe64 	bl	800c3d8 <RCCEx_PLL2_Config>
 8008710:	4603      	mov	r3, r0
 8008712:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 8008716:	e014      	b.n	8008742 <HAL_RCCEx_PeriphCLKConfig+0x10ca>

      case RCC_LPTIM4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008718:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800871c:	3330      	adds	r3, #48	@ 0x30
 800871e:	4618      	mov	r0, r3
 8008720:	f003 fef2 	bl	800c508 <RCCEx_PLL3_Config>
 8008724:	4603      	mov	r3, r0
 8008726:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 800872a:	e00a      	b.n	8008742 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
      case RCC_LPTIM4CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM4 clock*/
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800872c:	2301      	movs	r3, #1
 800872e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8008732:	e006      	b.n	8008742 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8008734:	bf00      	nop
 8008736:	e004      	b.n	8008742 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8008738:	bf00      	nop
 800873a:	e002      	b.n	8008742 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 800873c:	bf00      	nop
 800873e:	e000      	b.n	8008742 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8008740:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008742:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008746:	2b00      	cmp	r3, #0
 8008748:	d10d      	bne.n	8008766 <HAL_RCCEx_PeriphCLKConfig+0x10ee>
    {
      /* Set the source of LPTIM4 clock*/
      __HAL_RCC_LPTIM4_CONFIG(pPeriphClkInit->Lptim4ClockSelection);
 800874a:	4b88      	ldr	r3, [pc, #544]	@ (800896c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800874c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008750:	f423 01e0 	bic.w	r1, r3, #7340032	@ 0x700000
 8008754:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008758:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800875c:	4a83      	ldr	r2, [pc, #524]	@ (800896c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800875e:	430b      	orrs	r3, r1
 8008760:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8008764:	e003      	b.n	800876e <HAL_RCCEx_PeriphCLKConfig+0x10f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008766:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800876a:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* LPTIM4 */

#if defined(LPTIM5)
  /*-------------------------- LPTIM5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 800876e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008772:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008776:	2100      	movs	r1, #0
 8008778:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 800877c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008780:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008784:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8008788:	460b      	mov	r3, r1
 800878a:	4313      	orrs	r3, r2
 800878c:	d055      	beq.n	800883a <HAL_RCCEx_PeriphCLKConfig+0x11c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM5CLK(pPeriphClkInit->Lptim5ClockSelection));

    switch (pPeriphClkInit->Lptim5ClockSelection)
 800878e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008792:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008796:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800879a:	d031      	beq.n	8008800 <HAL_RCCEx_PeriphCLKConfig+0x1188>
 800879c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80087a0:	d82a      	bhi.n	80087f8 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 80087a2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80087a6:	d02d      	beq.n	8008804 <HAL_RCCEx_PeriphCLKConfig+0x118c>
 80087a8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80087ac:	d824      	bhi.n	80087f8 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 80087ae:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80087b2:	d029      	beq.n	8008808 <HAL_RCCEx_PeriphCLKConfig+0x1190>
 80087b4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80087b8:	d81e      	bhi.n	80087f8 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 80087ba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80087be:	d011      	beq.n	80087e4 <HAL_RCCEx_PeriphCLKConfig+0x116c>
 80087c0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80087c4:	d818      	bhi.n	80087f8 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d020      	beq.n	800880c <HAL_RCCEx_PeriphCLKConfig+0x1194>
 80087ca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80087ce:	d113      	bne.n	80087f8 <HAL_RCCEx_PeriphCLKConfig+0x1180>
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM5CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM5*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80087d0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80087d4:	3308      	adds	r3, #8
 80087d6:	4618      	mov	r0, r3
 80087d8:	f003 fdfe 	bl	800c3d8 <RCCEx_PLL2_Config>
 80087dc:	4603      	mov	r3, r0
 80087de:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 80087e2:	e014      	b.n	800880e <HAL_RCCEx_PeriphCLKConfig+0x1196>

      case RCC_LPTIM5CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM5*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80087e4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80087e8:	3330      	adds	r3, #48	@ 0x30
 80087ea:	4618      	mov	r0, r3
 80087ec:	f003 fe8c 	bl	800c508 <RCCEx_PLL3_Config>
 80087f0:	4603      	mov	r3, r0
 80087f2:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 80087f6:	e00a      	b.n	800880e <HAL_RCCEx_PeriphCLKConfig+0x1196>
      case RCC_LPTIM5CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM5 clock*/
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80087f8:	2301      	movs	r3, #1
 80087fa:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 80087fe:	e006      	b.n	800880e <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8008800:	bf00      	nop
 8008802:	e004      	b.n	800880e <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8008804:	bf00      	nop
 8008806:	e002      	b.n	800880e <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8008808:	bf00      	nop
 800880a:	e000      	b.n	800880e <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 800880c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800880e:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008812:	2b00      	cmp	r3, #0
 8008814:	d10d      	bne.n	8008832 <HAL_RCCEx_PeriphCLKConfig+0x11ba>
    {
      /* Set the source of LPTIM5 clock*/
      __HAL_RCC_LPTIM5_CONFIG(pPeriphClkInit->Lptim5ClockSelection);
 8008816:	4b55      	ldr	r3, [pc, #340]	@ (800896c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8008818:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800881c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8008820:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008824:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008828:	4a50      	ldr	r2, [pc, #320]	@ (800896c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800882a:	430b      	orrs	r3, r1
 800882c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8008830:	e003      	b.n	800883a <HAL_RCCEx_PeriphCLKConfig+0x11c2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008832:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008836:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* LPTIM5 */

#if defined(LPTIM6)
  /*-------------------------- LPTIM6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 800883a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800883e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008842:	2100      	movs	r1, #0
 8008844:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
 8008848:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800884c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008850:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8008854:	460b      	mov	r3, r1
 8008856:	4313      	orrs	r3, r2
 8008858:	d055      	beq.n	8008906 <HAL_RCCEx_PeriphCLKConfig+0x128e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM6CLK(pPeriphClkInit->Lptim6ClockSelection));

    switch (pPeriphClkInit->Lptim6ClockSelection)
 800885a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800885e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8008862:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008866:	d031      	beq.n	80088cc <HAL_RCCEx_PeriphCLKConfig+0x1254>
 8008868:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800886c:	d82a      	bhi.n	80088c4 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 800886e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008872:	d02d      	beq.n	80088d0 <HAL_RCCEx_PeriphCLKConfig+0x1258>
 8008874:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008878:	d824      	bhi.n	80088c4 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 800887a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800887e:	d029      	beq.n	80088d4 <HAL_RCCEx_PeriphCLKConfig+0x125c>
 8008880:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008884:	d81e      	bhi.n	80088c4 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8008886:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800888a:	d011      	beq.n	80088b0 <HAL_RCCEx_PeriphCLKConfig+0x1238>
 800888c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008890:	d818      	bhi.n	80088c4 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8008892:	2b00      	cmp	r3, #0
 8008894:	d020      	beq.n	80088d8 <HAL_RCCEx_PeriphCLKConfig+0x1260>
 8008896:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800889a:	d113      	bne.n	80088c4 <HAL_RCCEx_PeriphCLKConfig+0x124c>
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM6CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM6*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800889c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80088a0:	3308      	adds	r3, #8
 80088a2:	4618      	mov	r0, r3
 80088a4:	f003 fd98 	bl	800c3d8 <RCCEx_PLL2_Config>
 80088a8:	4603      	mov	r3, r0
 80088aa:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 80088ae:	e014      	b.n	80088da <HAL_RCCEx_PeriphCLKConfig+0x1262>

      case RCC_LPTIM6CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM6*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80088b0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80088b4:	3330      	adds	r3, #48	@ 0x30
 80088b6:	4618      	mov	r0, r3
 80088b8:	f003 fe26 	bl	800c508 <RCCEx_PLL3_Config>
 80088bc:	4603      	mov	r3, r0
 80088be:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 80088c2:	e00a      	b.n	80088da <HAL_RCCEx_PeriphCLKConfig+0x1262>
      case RCC_LPTIM6CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM6 clock*/
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80088c4:	2301      	movs	r3, #1
 80088c6:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 80088ca:	e006      	b.n	80088da <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 80088cc:	bf00      	nop
 80088ce:	e004      	b.n	80088da <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 80088d0:	bf00      	nop
 80088d2:	e002      	b.n	80088da <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 80088d4:	bf00      	nop
 80088d6:	e000      	b.n	80088da <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 80088d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80088da:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d10d      	bne.n	80088fe <HAL_RCCEx_PeriphCLKConfig+0x1286>
    {
      /* Set the source of LPTIM6 clock*/
      __HAL_RCC_LPTIM6_CONFIG(pPeriphClkInit->Lptim6ClockSelection);
 80088e2:	4b22      	ldr	r3, [pc, #136]	@ (800896c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80088e4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80088e8:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80088ec:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80088f0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80088f4:	4a1d      	ldr	r2, [pc, #116]	@ (800896c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80088f6:	430b      	orrs	r3, r1
 80088f8:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80088fc:	e003      	b.n	8008906 <HAL_RCCEx_PeriphCLKConfig+0x128e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80088fe:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008902:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* LPTIM6 */

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008906:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800890a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800890e:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8008912:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008916:	2300      	movs	r3, #0
 8008918:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800891c:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8008920:	460b      	mov	r3, r1
 8008922:	4313      	orrs	r3, r2
 8008924:	d055      	beq.n	80089d2 <HAL_RCCEx_PeriphCLKConfig+0x135a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8008926:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800892a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800892e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008932:	d035      	beq.n	80089a0 <HAL_RCCEx_PeriphCLKConfig+0x1328>
 8008934:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008938:	d82e      	bhi.n	8008998 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 800893a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800893e:	d031      	beq.n	80089a4 <HAL_RCCEx_PeriphCLKConfig+0x132c>
 8008940:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008944:	d828      	bhi.n	8008998 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8008946:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800894a:	d01b      	beq.n	8008984 <HAL_RCCEx_PeriphCLKConfig+0x130c>
 800894c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008950:	d822      	bhi.n	8008998 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8008952:	2b00      	cmp	r3, #0
 8008954:	d003      	beq.n	800895e <HAL_RCCEx_PeriphCLKConfig+0x12e6>
 8008956:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800895a:	d009      	beq.n	8008970 <HAL_RCCEx_PeriphCLKConfig+0x12f8>
 800895c:	e01c      	b.n	8008998 <HAL_RCCEx_PeriphCLKConfig+0x1320>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800895e:	4b03      	ldr	r3, [pc, #12]	@ (800896c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8008960:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008962:	4a02      	ldr	r2, [pc, #8]	@ (800896c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8008964:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008968:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 800896a:	e01c      	b.n	80089a6 <HAL_RCCEx_PeriphCLKConfig+0x132e>
 800896c:	44020c00 	.word	0x44020c00

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008970:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008974:	3308      	adds	r3, #8
 8008976:	4618      	mov	r0, r3
 8008978:	f003 fd2e 	bl	800c3d8 <RCCEx_PLL2_Config>
 800897c:	4603      	mov	r3, r0
 800897e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* SAI1 clock source config set later after clock selection check */
        break;
 8008982:	e010      	b.n	80089a6 <HAL_RCCEx_PeriphCLKConfig+0x132e>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008984:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008988:	3330      	adds	r3, #48	@ 0x30
 800898a:	4618      	mov	r0, r3
 800898c:	f003 fdbc 	bl	800c508 <RCCEx_PLL3_Config>
 8008990:	4603      	mov	r3, r0
 8008992:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* SAI1 clock source config set later after clock selection check */
        break;
 8008996:	e006      	b.n	80089a6 <HAL_RCCEx_PeriphCLKConfig+0x132e>
      case RCC_SAI1CLKSOURCE_CLKP:      /* CLKP is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008998:	2301      	movs	r3, #1
 800899a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 800899e:	e002      	b.n	80089a6 <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 80089a0:	bf00      	nop
 80089a2:	e000      	b.n	80089a6 <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 80089a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80089a6:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d10d      	bne.n	80089ca <HAL_RCCEx_PeriphCLKConfig+0x1352>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 80089ae:	4bc2      	ldr	r3, [pc, #776]	@ (8008cb8 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 80089b0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80089b4:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80089b8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80089bc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80089c0:	4abd      	ldr	r2, [pc, #756]	@ (8008cb8 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 80089c2:	430b      	orrs	r3, r1
 80089c4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80089c8:	e003      	b.n	80089d2 <HAL_RCCEx_PeriphCLKConfig+0x135a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80089ca:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80089ce:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* SAI1*/

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 80089d2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80089d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089da:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80089de:	67bb      	str	r3, [r7, #120]	@ 0x78
 80089e0:	2300      	movs	r3, #0
 80089e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80089e4:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80089e8:	460b      	mov	r3, r1
 80089ea:	4313      	orrs	r3, r2
 80089ec:	d051      	beq.n	8008a92 <HAL_RCCEx_PeriphCLKConfig+0x141a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 80089ee:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80089f2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80089f6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80089fa:	d033      	beq.n	8008a64 <HAL_RCCEx_PeriphCLKConfig+0x13ec>
 80089fc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008a00:	d82c      	bhi.n	8008a5c <HAL_RCCEx_PeriphCLKConfig+0x13e4>
 8008a02:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8008a06:	d02d      	beq.n	8008a64 <HAL_RCCEx_PeriphCLKConfig+0x13ec>
 8008a08:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8008a0c:	d826      	bhi.n	8008a5c <HAL_RCCEx_PeriphCLKConfig+0x13e4>
 8008a0e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008a12:	d019      	beq.n	8008a48 <HAL_RCCEx_PeriphCLKConfig+0x13d0>
 8008a14:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008a18:	d820      	bhi.n	8008a5c <HAL_RCCEx_PeriphCLKConfig+0x13e4>
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d003      	beq.n	8008a26 <HAL_RCCEx_PeriphCLKConfig+0x13ae>
 8008a1e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8008a22:	d007      	beq.n	8008a34 <HAL_RCCEx_PeriphCLKConfig+0x13bc>
 8008a24:	e01a      	b.n	8008a5c <HAL_RCCEx_PeriphCLKConfig+0x13e4>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008a26:	4ba4      	ldr	r3, [pc, #656]	@ (8008cb8 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8008a28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a2a:	4aa3      	ldr	r2, [pc, #652]	@ (8008cb8 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8008a2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008a30:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 8008a32:	e018      	b.n	8008a66 <HAL_RCCEx_PeriphCLKConfig+0x13ee>

      case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008a34:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008a38:	3308      	adds	r3, #8
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	f003 fccc 	bl	800c3d8 <RCCEx_PLL2_Config>
 8008a40:	4603      	mov	r3, r0
 8008a42:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* SAI2 clock source config set later after clock selection check */
        break;
 8008a46:	e00e      	b.n	8008a66 <HAL_RCCEx_PeriphCLKConfig+0x13ee>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008a48:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008a4c:	3330      	adds	r3, #48	@ 0x30
 8008a4e:	4618      	mov	r0, r3
 8008a50:	f003 fd5a 	bl	800c508 <RCCEx_PLL3_Config>
 8008a54:	4603      	mov	r3, r0
 8008a56:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* SAI2 clock source config set later after clock selection check */
        break;
 8008a5a:	e004      	b.n	8008a66 <HAL_RCCEx_PeriphCLKConfig+0x13ee>
      case RCC_SAI2CLKSOURCE_CLKP:      /* CLKP is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008a5c:	2301      	movs	r3, #1
 8008a5e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8008a62:	e000      	b.n	8008a66 <HAL_RCCEx_PeriphCLKConfig+0x13ee>
        break;
 8008a64:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008a66:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d10d      	bne.n	8008a8a <HAL_RCCEx_PeriphCLKConfig+0x1412>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 8008a6e:	4b92      	ldr	r3, [pc, #584]	@ (8008cb8 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8008a70:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008a74:	f423 1160 	bic.w	r1, r3, #3670016	@ 0x380000
 8008a78:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008a7c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8008a80:	4a8d      	ldr	r2, [pc, #564]	@ (8008cb8 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8008a82:	430b      	orrs	r3, r1
 8008a84:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8008a88:	e003      	b.n	8008a92 <HAL_RCCEx_PeriphCLKConfig+0x141a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008a8a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008a8e:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8008a92:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a9a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8008a9e:	673b      	str	r3, [r7, #112]	@ 0x70
 8008aa0:	2300      	movs	r3, #0
 8008aa2:	677b      	str	r3, [r7, #116]	@ 0x74
 8008aa4:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8008aa8:	460b      	mov	r3, r1
 8008aaa:	4313      	orrs	r3, r2
 8008aac:	d032      	beq.n	8008b14 <HAL_RCCEx_PeriphCLKConfig+0x149c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8008aae:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008ab2:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8008ab6:	2b05      	cmp	r3, #5
 8008ab8:	d80f      	bhi.n	8008ada <HAL_RCCEx_PeriphCLKConfig+0x1462>
 8008aba:	2b03      	cmp	r3, #3
 8008abc:	d211      	bcs.n	8008ae2 <HAL_RCCEx_PeriphCLKConfig+0x146a>
 8008abe:	2b01      	cmp	r3, #1
 8008ac0:	d911      	bls.n	8008ae6 <HAL_RCCEx_PeriphCLKConfig+0x146e>
 8008ac2:	2b02      	cmp	r3, #2
 8008ac4:	d109      	bne.n	8008ada <HAL_RCCEx_PeriphCLKConfig+0x1462>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008ac6:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008aca:	3308      	adds	r3, #8
 8008acc:	4618      	mov	r0, r3
 8008ace:	f003 fc83 	bl	800c3d8 <RCCEx_PLL2_Config>
 8008ad2:	4603      	mov	r3, r0
 8008ad4:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8008ad8:	e006      	b.n	8008ae8 <HAL_RCCEx_PeriphCLKConfig+0x1470>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 8008ada:	2301      	movs	r3, #1
 8008adc:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8008ae0:	e002      	b.n	8008ae8 <HAL_RCCEx_PeriphCLKConfig+0x1470>
        break;
 8008ae2:	bf00      	nop
 8008ae4:	e000      	b.n	8008ae8 <HAL_RCCEx_PeriphCLKConfig+0x1470>
        break;
 8008ae6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008ae8:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d10d      	bne.n	8008b0c <HAL_RCCEx_PeriphCLKConfig+0x1494>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8008af0:	4b71      	ldr	r3, [pc, #452]	@ (8008cb8 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8008af2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008af6:	f023 0107 	bic.w	r1, r3, #7
 8008afa:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008afe:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8008b02:	4a6d      	ldr	r2, [pc, #436]	@ (8008cb8 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8008b04:	430b      	orrs	r3, r1
 8008b06:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8008b0a:	e003      	b.n	8008b14 <HAL_RCCEx_PeriphCLKConfig+0x149c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008b0c:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008b10:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8008b14:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008b18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b1c:	2100      	movs	r1, #0
 8008b1e:	66b9      	str	r1, [r7, #104]	@ 0x68
 8008b20:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008b24:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008b26:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8008b2a:	460b      	mov	r3, r1
 8008b2c:	4313      	orrs	r3, r2
 8008b2e:	d024      	beq.n	8008b7a <HAL_RCCEx_PeriphCLKConfig+0x1502>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8008b30:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008b34:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d005      	beq.n	8008b48 <HAL_RCCEx_PeriphCLKConfig+0x14d0>
 8008b3c:	2b08      	cmp	r3, #8
 8008b3e:	d005      	beq.n	8008b4c <HAL_RCCEx_PeriphCLKConfig+0x14d4>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008b40:	2301      	movs	r3, #1
 8008b42:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8008b46:	e002      	b.n	8008b4e <HAL_RCCEx_PeriphCLKConfig+0x14d6>
        break;
 8008b48:	bf00      	nop
 8008b4a:	e000      	b.n	8008b4e <HAL_RCCEx_PeriphCLKConfig+0x14d6>
        break;
 8008b4c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008b4e:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d10d      	bne.n	8008b72 <HAL_RCCEx_PeriphCLKConfig+0x14fa>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8008b56:	4b58      	ldr	r3, [pc, #352]	@ (8008cb8 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8008b58:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008b5c:	f023 0108 	bic.w	r1, r3, #8
 8008b60:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008b64:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8008b68:	4a53      	ldr	r2, [pc, #332]	@ (8008cb8 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8008b6a:	430b      	orrs	r3, r1
 8008b6c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8008b70:	e003      	b.n	8008b7a <HAL_RCCEx_PeriphCLKConfig+0x1502>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008b72:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008b76:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008b7a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008b7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b82:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8008b86:	663b      	str	r3, [r7, #96]	@ 0x60
 8008b88:	2300      	movs	r3, #0
 8008b8a:	667b      	str	r3, [r7, #100]	@ 0x64
 8008b8c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8008b90:	460b      	mov	r3, r1
 8008b92:	4313      	orrs	r3, r2
 8008b94:	f000 80b9 	beq.w	8008d0a <HAL_RCCEx_PeriphCLKConfig+0x1692>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8008b98:	4b48      	ldr	r3, [pc, #288]	@ (8008cbc <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8008b9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b9c:	4a47      	ldr	r2, [pc, #284]	@ (8008cbc <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8008b9e:	f043 0301 	orr.w	r3, r3, #1
 8008ba2:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008ba4:	f7fb fae4 	bl	8004170 <HAL_GetTick>
 8008ba8:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8008bac:	e00b      	b.n	8008bc6 <HAL_RCCEx_PeriphCLKConfig+0x154e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008bae:	f7fb fadf 	bl	8004170 <HAL_GetTick>
 8008bb2:	4602      	mov	r2, r0
 8008bb4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008bb8:	1ad3      	subs	r3, r2, r3
 8008bba:	2b02      	cmp	r3, #2
 8008bbc:	d903      	bls.n	8008bc6 <HAL_RCCEx_PeriphCLKConfig+0x154e>
      {
        ret = HAL_TIMEOUT;
 8008bbe:	2303      	movs	r3, #3
 8008bc0:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8008bc4:	e005      	b.n	8008bd2 <HAL_RCCEx_PeriphCLKConfig+0x155a>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8008bc6:	4b3d      	ldr	r3, [pc, #244]	@ (8008cbc <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8008bc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bca:	f003 0301 	and.w	r3, r3, #1
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d0ed      	beq.n	8008bae <HAL_RCCEx_PeriphCLKConfig+0x1536>
      }
    }

    if (ret == HAL_OK)
 8008bd2:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	f040 8093 	bne.w	8008d02 <HAL_RCCEx_PeriphCLKConfig+0x168a>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008bdc:	4b36      	ldr	r3, [pc, #216]	@ (8008cb8 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8008bde:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008be2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008be6:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8008bea:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d023      	beq.n	8008c3a <HAL_RCCEx_PeriphCLKConfig+0x15c2>
 8008bf2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008bf6:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 8008bfa:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8008bfe:	4293      	cmp	r3, r2
 8008c00:	d01b      	beq.n	8008c3a <HAL_RCCEx_PeriphCLKConfig+0x15c2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008c02:	4b2d      	ldr	r3, [pc, #180]	@ (8008cb8 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8008c04:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008c08:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008c0c:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008c10:	4b29      	ldr	r3, [pc, #164]	@ (8008cb8 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8008c12:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008c16:	4a28      	ldr	r2, [pc, #160]	@ (8008cb8 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8008c18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008c1c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008c20:	4b25      	ldr	r3, [pc, #148]	@ (8008cb8 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8008c22:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008c26:	4a24      	ldr	r2, [pc, #144]	@ (8008cb8 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8008c28:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008c2c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008c30:	4a21      	ldr	r2, [pc, #132]	@ (8008cb8 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8008c32:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8008c36:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008c3a:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8008c3e:	f003 0301 	and.w	r3, r3, #1
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d019      	beq.n	8008c7a <HAL_RCCEx_PeriphCLKConfig+0x1602>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c46:	f7fb fa93 	bl	8004170 <HAL_GetTick>
 8008c4a:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008c4e:	e00d      	b.n	8008c6c <HAL_RCCEx_PeriphCLKConfig+0x15f4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008c50:	f7fb fa8e 	bl	8004170 <HAL_GetTick>
 8008c54:	4602      	mov	r2, r0
 8008c56:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008c5a:	1ad2      	subs	r2, r2, r3
 8008c5c:	f241 3388 	movw	r3, #5000	@ 0x1388
 8008c60:	429a      	cmp	r2, r3
 8008c62:	d903      	bls.n	8008c6c <HAL_RCCEx_PeriphCLKConfig+0x15f4>
          {
            ret = HAL_TIMEOUT;
 8008c64:	2303      	movs	r3, #3
 8008c66:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
            break;
 8008c6a:	e006      	b.n	8008c7a <HAL_RCCEx_PeriphCLKConfig+0x1602>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008c6c:	4b12      	ldr	r3, [pc, #72]	@ (8008cb8 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8008c6e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008c72:	f003 0302 	and.w	r3, r3, #2
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d0ea      	beq.n	8008c50 <HAL_RCCEx_PeriphCLKConfig+0x15d8>
          }
        }
      }

      if (ret == HAL_OK)
 8008c7a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d13a      	bne.n	8008cf8 <HAL_RCCEx_PeriphCLKConfig+0x1680>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8008c82:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008c86:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008c8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008c8e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008c92:	d115      	bne.n	8008cc0 <HAL_RCCEx_PeriphCLKConfig+0x1648>
 8008c94:	4b08      	ldr	r3, [pc, #32]	@ (8008cb8 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8008c96:	69db      	ldr	r3, [r3, #28]
 8008c98:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8008c9c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008ca0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008ca4:	091b      	lsrs	r3, r3, #4
 8008ca6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8008caa:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8008cae:	4a02      	ldr	r2, [pc, #8]	@ (8008cb8 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8008cb0:	430b      	orrs	r3, r1
 8008cb2:	61d3      	str	r3, [r2, #28]
 8008cb4:	e00a      	b.n	8008ccc <HAL_RCCEx_PeriphCLKConfig+0x1654>
 8008cb6:	bf00      	nop
 8008cb8:	44020c00 	.word	0x44020c00
 8008cbc:	44020800 	.word	0x44020800
 8008cc0:	4bc6      	ldr	r3, [pc, #792]	@ (8008fdc <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8008cc2:	69db      	ldr	r3, [r3, #28]
 8008cc4:	4ac5      	ldr	r2, [pc, #788]	@ (8008fdc <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8008cc6:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8008cca:	61d3      	str	r3, [r2, #28]
 8008ccc:	4bc3      	ldr	r3, [pc, #780]	@ (8008fdc <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8008cce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008cd2:	4ac2      	ldr	r2, [pc, #776]	@ (8008fdc <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8008cd4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008cd8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8008cdc:	4bbf      	ldr	r3, [pc, #764]	@ (8008fdc <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8008cde:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8008ce2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008ce6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008cea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008cee:	4abb      	ldr	r2, [pc, #748]	@ (8008fdc <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8008cf0:	430b      	orrs	r3, r1
 8008cf2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8008cf6:	e008      	b.n	8008d0a <HAL_RCCEx_PeriphCLKConfig+0x1692>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008cf8:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008cfc:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
 8008d00:	e003      	b.n	8008d0a <HAL_RCCEx_PeriphCLKConfig+0x1692>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d02:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008d06:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8008d0a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008d0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d12:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8008d16:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008d18:	2300      	movs	r3, #0
 8008d1a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008d1c:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8008d20:	460b      	mov	r3, r1
 8008d22:	4313      	orrs	r3, r2
 8008d24:	d035      	beq.n	8008d92 <HAL_RCCEx_PeriphCLKConfig+0x171a>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8008d26:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008d2a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8008d2e:	2b30      	cmp	r3, #48	@ 0x30
 8008d30:	d014      	beq.n	8008d5c <HAL_RCCEx_PeriphCLKConfig+0x16e4>
 8008d32:	2b30      	cmp	r3, #48	@ 0x30
 8008d34:	d80e      	bhi.n	8008d54 <HAL_RCCEx_PeriphCLKConfig+0x16dc>
 8008d36:	2b20      	cmp	r3, #32
 8008d38:	d012      	beq.n	8008d60 <HAL_RCCEx_PeriphCLKConfig+0x16e8>
 8008d3a:	2b20      	cmp	r3, #32
 8008d3c:	d80a      	bhi.n	8008d54 <HAL_RCCEx_PeriphCLKConfig+0x16dc>
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d010      	beq.n	8008d64 <HAL_RCCEx_PeriphCLKConfig+0x16ec>
 8008d42:	2b10      	cmp	r3, #16
 8008d44:	d106      	bne.n	8008d54 <HAL_RCCEx_PeriphCLKConfig+0x16dc>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008d46:	4ba5      	ldr	r3, [pc, #660]	@ (8008fdc <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8008d48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d4a:	4aa4      	ldr	r2, [pc, #656]	@ (8008fdc <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8008d4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008d50:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8008d52:	e008      	b.n	8008d66 <HAL_RCCEx_PeriphCLKConfig+0x16ee>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008d54:	2301      	movs	r3, #1
 8008d56:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8008d5a:	e004      	b.n	8008d66 <HAL_RCCEx_PeriphCLKConfig+0x16ee>
        break;
 8008d5c:	bf00      	nop
 8008d5e:	e002      	b.n	8008d66 <HAL_RCCEx_PeriphCLKConfig+0x16ee>
        break;
 8008d60:	bf00      	nop
 8008d62:	e000      	b.n	8008d66 <HAL_RCCEx_PeriphCLKConfig+0x16ee>
        break;
 8008d64:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008d66:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d10d      	bne.n	8008d8a <HAL_RCCEx_PeriphCLKConfig+0x1712>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8008d6e:	4b9b      	ldr	r3, [pc, #620]	@ (8008fdc <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8008d70:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008d74:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8008d78:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008d7c:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8008d80:	4a96      	ldr	r2, [pc, #600]	@ (8008fdc <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8008d82:	430b      	orrs	r3, r1
 8008d84:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8008d88:	e003      	b.n	8008d92 <HAL_RCCEx_PeriphCLKConfig+0x171a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d8a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008d8e:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8008d92:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008d96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d9a:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8008d9e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008da0:	2300      	movs	r3, #0
 8008da2:	657b      	str	r3, [r7, #84]	@ 0x54
 8008da4:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8008da8:	460b      	mov	r3, r1
 8008daa:	4313      	orrs	r3, r2
 8008dac:	d033      	beq.n	8008e16 <HAL_RCCEx_PeriphCLKConfig+0x179e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 8008dae:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008db2:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d002      	beq.n	8008dc0 <HAL_RCCEx_PeriphCLKConfig+0x1748>
 8008dba:	2b40      	cmp	r3, #64	@ 0x40
 8008dbc:	d007      	beq.n	8008dce <HAL_RCCEx_PeriphCLKConfig+0x1756>
 8008dbe:	e010      	b.n	8008de2 <HAL_RCCEx_PeriphCLKConfig+0x176a>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008dc0:	4b86      	ldr	r3, [pc, #536]	@ (8008fdc <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8008dc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008dc4:	4a85      	ldr	r2, [pc, #532]	@ (8008fdc <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8008dc6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008dca:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8008dcc:	e00d      	b.n	8008dea <HAL_RCCEx_PeriphCLKConfig+0x1772>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008dce:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008dd2:	3308      	adds	r3, #8
 8008dd4:	4618      	mov	r0, r3
 8008dd6:	f003 faff 	bl	800c3d8 <RCCEx_PLL2_Config>
 8008dda:	4603      	mov	r3, r0
 8008ddc:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8008de0:	e003      	b.n	8008dea <HAL_RCCEx_PeriphCLKConfig+0x1772>

      default:
        ret = HAL_ERROR;
 8008de2:	2301      	movs	r3, #1
 8008de4:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8008de8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008dea:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d10d      	bne.n	8008e0e <HAL_RCCEx_PeriphCLKConfig+0x1796>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 8008df2:	4b7a      	ldr	r3, [pc, #488]	@ (8008fdc <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8008df4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008df8:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8008dfc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008e00:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8008e04:	4a75      	ldr	r2, [pc, #468]	@ (8008fdc <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8008e06:	430b      	orrs	r3, r1
 8008e08:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8008e0c:	e003      	b.n	8008e16 <HAL_RCCEx_PeriphCLKConfig+0x179e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008e0e:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008e12:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8008e16:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e1e:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8008e22:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008e24:	2300      	movs	r3, #0
 8008e26:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008e28:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8008e2c:	460b      	mov	r3, r1
 8008e2e:	4313      	orrs	r3, r2
 8008e30:	d048      	beq.n	8008ec4 <HAL_RCCEx_PeriphCLKConfig+0x184c>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 8008e32:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008e36:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008e3a:	2b04      	cmp	r3, #4
 8008e3c:	d827      	bhi.n	8008e8e <HAL_RCCEx_PeriphCLKConfig+0x1816>
 8008e3e:	a201      	add	r2, pc, #4	@ (adr r2, 8008e44 <HAL_RCCEx_PeriphCLKConfig+0x17cc>)
 8008e40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e44:	08008e59 	.word	0x08008e59
 8008e48:	08008e67 	.word	0x08008e67
 8008e4c:	08008e7b 	.word	0x08008e7b
 8008e50:	08008e97 	.word	0x08008e97
 8008e54:	08008e97 	.word	0x08008e97
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008e58:	4b60      	ldr	r3, [pc, #384]	@ (8008fdc <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8008e5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e5c:	4a5f      	ldr	r2, [pc, #380]	@ (8008fdc <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8008e5e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008e62:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8008e64:	e018      	b.n	8008e98 <HAL_RCCEx_PeriphCLKConfig+0x1820>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008e66:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008e6a:	3308      	adds	r3, #8
 8008e6c:	4618      	mov	r0, r3
 8008e6e:	f003 fab3 	bl	800c3d8 <RCCEx_PLL2_Config>
 8008e72:	4603      	mov	r3, r0
 8008e74:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8008e78:	e00e      	b.n	8008e98 <HAL_RCCEx_PeriphCLKConfig+0x1820>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008e7a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008e7e:	3330      	adds	r3, #48	@ 0x30
 8008e80:	4618      	mov	r0, r3
 8008e82:	f003 fb41 	bl	800c508 <RCCEx_PLL3_Config>
 8008e86:	4603      	mov	r3, r0
 8008e88:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8008e8c:	e004      	b.n	8008e98 <HAL_RCCEx_PeriphCLKConfig+0x1820>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008e8e:	2301      	movs	r3, #1
 8008e90:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8008e94:	e000      	b.n	8008e98 <HAL_RCCEx_PeriphCLKConfig+0x1820>
        break;
 8008e96:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008e98:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d10d      	bne.n	8008ebc <HAL_RCCEx_PeriphCLKConfig+0x1844>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8008ea0:	4b4e      	ldr	r3, [pc, #312]	@ (8008fdc <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8008ea2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008ea6:	f023 0107 	bic.w	r1, r3, #7
 8008eaa:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008eae:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008eb2:	4a4a      	ldr	r2, [pc, #296]	@ (8008fdc <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8008eb4:	430b      	orrs	r3, r1
 8008eb6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8008eba:	e003      	b.n	8008ec4 <HAL_RCCEx_PeriphCLKConfig+0x184c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008ebc:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008ec0:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8008ec4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ecc:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8008ed0:	643b      	str	r3, [r7, #64]	@ 0x40
 8008ed2:	2300      	movs	r3, #0
 8008ed4:	647b      	str	r3, [r7, #68]	@ 0x44
 8008ed6:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8008eda:	460b      	mov	r3, r1
 8008edc:	4313      	orrs	r3, r2
 8008ede:	f000 8083 	beq.w	8008fe8 <HAL_RCCEx_PeriphCLKConfig+0x1970>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8008ee2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008ee6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008eea:	2b20      	cmp	r3, #32
 8008eec:	d85f      	bhi.n	8008fae <HAL_RCCEx_PeriphCLKConfig+0x1936>
 8008eee:	a201      	add	r2, pc, #4	@ (adr r2, 8008ef4 <HAL_RCCEx_PeriphCLKConfig+0x187c>)
 8008ef0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ef4:	08008f79 	.word	0x08008f79
 8008ef8:	08008faf 	.word	0x08008faf
 8008efc:	08008faf 	.word	0x08008faf
 8008f00:	08008faf 	.word	0x08008faf
 8008f04:	08008faf 	.word	0x08008faf
 8008f08:	08008faf 	.word	0x08008faf
 8008f0c:	08008faf 	.word	0x08008faf
 8008f10:	08008faf 	.word	0x08008faf
 8008f14:	08008f87 	.word	0x08008f87
 8008f18:	08008faf 	.word	0x08008faf
 8008f1c:	08008faf 	.word	0x08008faf
 8008f20:	08008faf 	.word	0x08008faf
 8008f24:	08008faf 	.word	0x08008faf
 8008f28:	08008faf 	.word	0x08008faf
 8008f2c:	08008faf 	.word	0x08008faf
 8008f30:	08008faf 	.word	0x08008faf
 8008f34:	08008f9b 	.word	0x08008f9b
 8008f38:	08008faf 	.word	0x08008faf
 8008f3c:	08008faf 	.word	0x08008faf
 8008f40:	08008faf 	.word	0x08008faf
 8008f44:	08008faf 	.word	0x08008faf
 8008f48:	08008faf 	.word	0x08008faf
 8008f4c:	08008faf 	.word	0x08008faf
 8008f50:	08008faf 	.word	0x08008faf
 8008f54:	08008fb7 	.word	0x08008fb7
 8008f58:	08008faf 	.word	0x08008faf
 8008f5c:	08008faf 	.word	0x08008faf
 8008f60:	08008faf 	.word	0x08008faf
 8008f64:	08008faf 	.word	0x08008faf
 8008f68:	08008faf 	.word	0x08008faf
 8008f6c:	08008faf 	.word	0x08008faf
 8008f70:	08008faf 	.word	0x08008faf
 8008f74:	08008fb7 	.word	0x08008fb7
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008f78:	4b18      	ldr	r3, [pc, #96]	@ (8008fdc <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8008f7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f7c:	4a17      	ldr	r2, [pc, #92]	@ (8008fdc <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8008f7e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008f82:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8008f84:	e018      	b.n	8008fb8 <HAL_RCCEx_PeriphCLKConfig+0x1940>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008f86:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008f8a:	3308      	adds	r3, #8
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	f003 fa23 	bl	800c3d8 <RCCEx_PLL2_Config>
 8008f92:	4603      	mov	r3, r0
 8008f94:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8008f98:	e00e      	b.n	8008fb8 <HAL_RCCEx_PeriphCLKConfig+0x1940>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008f9a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008f9e:	3330      	adds	r3, #48	@ 0x30
 8008fa0:	4618      	mov	r0, r3
 8008fa2:	f003 fab1 	bl	800c508 <RCCEx_PLL3_Config>
 8008fa6:	4603      	mov	r3, r0
 8008fa8:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8008fac:	e004      	b.n	8008fb8 <HAL_RCCEx_PeriphCLKConfig+0x1940>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008fae:	2301      	movs	r3, #1
 8008fb0:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8008fb4:	e000      	b.n	8008fb8 <HAL_RCCEx_PeriphCLKConfig+0x1940>
        break;
 8008fb6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008fb8:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d10f      	bne.n	8008fe0 <HAL_RCCEx_PeriphCLKConfig+0x1968>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8008fc0:	4b06      	ldr	r3, [pc, #24]	@ (8008fdc <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8008fc2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008fc6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8008fca:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008fce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008fd2:	4a02      	ldr	r2, [pc, #8]	@ (8008fdc <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8008fd4:	430b      	orrs	r3, r1
 8008fd6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8008fda:	e005      	b.n	8008fe8 <HAL_RCCEx_PeriphCLKConfig+0x1970>
 8008fdc:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008fe0:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008fe4:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8008fe8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ff0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8008ff4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008ff6:	2300      	movs	r3, #0
 8008ff8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008ffa:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8008ffe:	460b      	mov	r3, r1
 8009000:	4313      	orrs	r3, r2
 8009002:	d04e      	beq.n	80090a2 <HAL_RCCEx_PeriphCLKConfig+0x1a2a>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8009004:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009008:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800900c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009010:	d02e      	beq.n	8009070 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
 8009012:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009016:	d827      	bhi.n	8009068 <HAL_RCCEx_PeriphCLKConfig+0x19f0>
 8009018:	2bc0      	cmp	r3, #192	@ 0xc0
 800901a:	d02b      	beq.n	8009074 <HAL_RCCEx_PeriphCLKConfig+0x19fc>
 800901c:	2bc0      	cmp	r3, #192	@ 0xc0
 800901e:	d823      	bhi.n	8009068 <HAL_RCCEx_PeriphCLKConfig+0x19f0>
 8009020:	2b80      	cmp	r3, #128	@ 0x80
 8009022:	d017      	beq.n	8009054 <HAL_RCCEx_PeriphCLKConfig+0x19dc>
 8009024:	2b80      	cmp	r3, #128	@ 0x80
 8009026:	d81f      	bhi.n	8009068 <HAL_RCCEx_PeriphCLKConfig+0x19f0>
 8009028:	2b00      	cmp	r3, #0
 800902a:	d002      	beq.n	8009032 <HAL_RCCEx_PeriphCLKConfig+0x19ba>
 800902c:	2b40      	cmp	r3, #64	@ 0x40
 800902e:	d007      	beq.n	8009040 <HAL_RCCEx_PeriphCLKConfig+0x19c8>
 8009030:	e01a      	b.n	8009068 <HAL_RCCEx_PeriphCLKConfig+0x19f0>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009032:	4bb0      	ldr	r3, [pc, #704]	@ (80092f4 <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 8009034:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009036:	4aaf      	ldr	r2, [pc, #700]	@ (80092f4 <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 8009038:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800903c:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800903e:	e01a      	b.n	8009076 <HAL_RCCEx_PeriphCLKConfig+0x19fe>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8009040:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009044:	3308      	adds	r3, #8
 8009046:	4618      	mov	r0, r3
 8009048:	f003 f9c6 	bl	800c3d8 <RCCEx_PLL2_Config>
 800904c:	4603      	mov	r3, r0
 800904e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8009052:	e010      	b.n	8009076 <HAL_RCCEx_PeriphCLKConfig+0x19fe>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8009054:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009058:	3330      	adds	r3, #48	@ 0x30
 800905a:	4618      	mov	r0, r3
 800905c:	f003 fa54 	bl	800c508 <RCCEx_PLL3_Config>
 8009060:	4603      	mov	r3, r0
 8009062:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8009066:	e006      	b.n	8009076 <HAL_RCCEx_PeriphCLKConfig+0x19fe>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009068:	2301      	movs	r3, #1
 800906a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 800906e:	e002      	b.n	8009076 <HAL_RCCEx_PeriphCLKConfig+0x19fe>
        break;
 8009070:	bf00      	nop
 8009072:	e000      	b.n	8009076 <HAL_RCCEx_PeriphCLKConfig+0x19fe>
        break;
 8009074:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009076:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800907a:	2b00      	cmp	r3, #0
 800907c:	d10d      	bne.n	800909a <HAL_RCCEx_PeriphCLKConfig+0x1a22>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 800907e:	4b9d      	ldr	r3, [pc, #628]	@ (80092f4 <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 8009080:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009084:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8009088:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800908c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009090:	4a98      	ldr	r2, [pc, #608]	@ (80092f4 <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 8009092:	430b      	orrs	r3, r1
 8009094:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8009098:	e003      	b.n	80090a2 <HAL_RCCEx_PeriphCLKConfig+0x1a2a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800909a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800909e:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 80090a2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80090a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090aa:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80090ae:	633b      	str	r3, [r7, #48]	@ 0x30
 80090b0:	2300      	movs	r3, #0
 80090b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80090b4:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80090b8:	460b      	mov	r3, r1
 80090ba:	4313      	orrs	r3, r2
 80090bc:	d055      	beq.n	800916a <HAL_RCCEx_PeriphCLKConfig+0x1af2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 80090be:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80090c2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80090c6:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80090ca:	d031      	beq.n	8009130 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>
 80090cc:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80090d0:	d82a      	bhi.n	8009128 <HAL_RCCEx_PeriphCLKConfig+0x1ab0>
 80090d2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80090d6:	d02d      	beq.n	8009134 <HAL_RCCEx_PeriphCLKConfig+0x1abc>
 80090d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80090dc:	d824      	bhi.n	8009128 <HAL_RCCEx_PeriphCLKConfig+0x1ab0>
 80090de:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80090e2:	d029      	beq.n	8009138 <HAL_RCCEx_PeriphCLKConfig+0x1ac0>
 80090e4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80090e8:	d81e      	bhi.n	8009128 <HAL_RCCEx_PeriphCLKConfig+0x1ab0>
 80090ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80090ee:	d011      	beq.n	8009114 <HAL_RCCEx_PeriphCLKConfig+0x1a9c>
 80090f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80090f4:	d818      	bhi.n	8009128 <HAL_RCCEx_PeriphCLKConfig+0x1ab0>
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d020      	beq.n	800913c <HAL_RCCEx_PeriphCLKConfig+0x1ac4>
 80090fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80090fe:	d113      	bne.n	8009128 <HAL_RCCEx_PeriphCLKConfig+0x1ab0>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8009100:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009104:	3308      	adds	r3, #8
 8009106:	4618      	mov	r0, r3
 8009108:	f003 f966 	bl	800c3d8 <RCCEx_PLL2_Config>
 800910c:	4603      	mov	r3, r0
 800910e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8009112:	e014      	b.n	800913e <HAL_RCCEx_PeriphCLKConfig+0x1ac6>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8009114:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009118:	3330      	adds	r3, #48	@ 0x30
 800911a:	4618      	mov	r0, r3
 800911c:	f003 f9f4 	bl	800c508 <RCCEx_PLL3_Config>
 8009120:	4603      	mov	r3, r0
 8009122:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8009126:	e00a      	b.n	800913e <HAL_RCCEx_PeriphCLKConfig+0x1ac6>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009128:	2301      	movs	r3, #1
 800912a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 800912e:	e006      	b.n	800913e <HAL_RCCEx_PeriphCLKConfig+0x1ac6>
        break;
 8009130:	bf00      	nop
 8009132:	e004      	b.n	800913e <HAL_RCCEx_PeriphCLKConfig+0x1ac6>
        break;
 8009134:	bf00      	nop
 8009136:	e002      	b.n	800913e <HAL_RCCEx_PeriphCLKConfig+0x1ac6>
        break;
 8009138:	bf00      	nop
 800913a:	e000      	b.n	800913e <HAL_RCCEx_PeriphCLKConfig+0x1ac6>
        break;
 800913c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800913e:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8009142:	2b00      	cmp	r3, #0
 8009144:	d10d      	bne.n	8009162 <HAL_RCCEx_PeriphCLKConfig+0x1aea>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 8009146:	4b6b      	ldr	r3, [pc, #428]	@ (80092f4 <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 8009148:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800914c:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8009150:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009154:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009158:	4a66      	ldr	r2, [pc, #408]	@ (80092f4 <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 800915a:	430b      	orrs	r3, r1
 800915c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8009160:	e003      	b.n	800916a <HAL_RCCEx_PeriphCLKConfig+0x1af2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009162:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8009166:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* SPI4 */

#if defined(SPI5)
  /*-------------------------- SPI5 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 800916a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800916e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009172:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8009176:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009178:	2300      	movs	r3, #0
 800917a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800917c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8009180:	460b      	mov	r3, r1
 8009182:	4313      	orrs	r3, r2
 8009184:	d055      	beq.n	8009232 <HAL_RCCEx_PeriphCLKConfig+0x1bba>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI5CLKSOURCE(pPeriphClkInit->Spi5ClockSelection));

    switch (pPeriphClkInit->Spi5ClockSelection)
 8009186:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800918a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800918e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8009192:	d031      	beq.n	80091f8 <HAL_RCCEx_PeriphCLKConfig+0x1b80>
 8009194:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8009198:	d82a      	bhi.n	80091f0 <HAL_RCCEx_PeriphCLKConfig+0x1b78>
 800919a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800919e:	d02d      	beq.n	80091fc <HAL_RCCEx_PeriphCLKConfig+0x1b84>
 80091a0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80091a4:	d824      	bhi.n	80091f0 <HAL_RCCEx_PeriphCLKConfig+0x1b78>
 80091a6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80091aa:	d029      	beq.n	8009200 <HAL_RCCEx_PeriphCLKConfig+0x1b88>
 80091ac:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80091b0:	d81e      	bhi.n	80091f0 <HAL_RCCEx_PeriphCLKConfig+0x1b78>
 80091b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80091b6:	d011      	beq.n	80091dc <HAL_RCCEx_PeriphCLKConfig+0x1b64>
 80091b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80091bc:	d818      	bhi.n	80091f0 <HAL_RCCEx_PeriphCLKConfig+0x1b78>
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d020      	beq.n	8009204 <HAL_RCCEx_PeriphCLKConfig+0x1b8c>
 80091c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80091c6:	d113      	bne.n	80091f0 <HAL_RCCEx_PeriphCLKConfig+0x1b78>
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI5CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI5*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80091c8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80091cc:	3308      	adds	r3, #8
 80091ce:	4618      	mov	r0, r3
 80091d0:	f003 f902 	bl	800c3d8 <RCCEx_PLL2_Config>
 80091d4:	4603      	mov	r3, r0
 80091d6:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 80091da:	e014      	b.n	8009206 <HAL_RCCEx_PeriphCLKConfig+0x1b8e>

      case RCC_SPI5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI5 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80091dc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80091e0:	3330      	adds	r3, #48	@ 0x30
 80091e2:	4618      	mov	r0, r3
 80091e4:	f003 f990 	bl	800c508 <RCCEx_PLL3_Config>
 80091e8:	4603      	mov	r3, r0
 80091ea:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 80091ee:	e00a      	b.n	8009206 <HAL_RCCEx_PeriphCLKConfig+0x1b8e>
        /*  HSE oscillator is used as source of SPI5 clock */
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80091f0:	2301      	movs	r3, #1
 80091f2:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 80091f6:	e006      	b.n	8009206 <HAL_RCCEx_PeriphCLKConfig+0x1b8e>
        break;
 80091f8:	bf00      	nop
 80091fa:	e004      	b.n	8009206 <HAL_RCCEx_PeriphCLKConfig+0x1b8e>
        break;
 80091fc:	bf00      	nop
 80091fe:	e002      	b.n	8009206 <HAL_RCCEx_PeriphCLKConfig+0x1b8e>
        break;
 8009200:	bf00      	nop
 8009202:	e000      	b.n	8009206 <HAL_RCCEx_PeriphCLKConfig+0x1b8e>
        break;
 8009204:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009206:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800920a:	2b00      	cmp	r3, #0
 800920c:	d10d      	bne.n	800922a <HAL_RCCEx_PeriphCLKConfig+0x1bb2>
    {
      /* Configure the SPI5 clock source */
      __HAL_RCC_SPI5_CONFIG(pPeriphClkInit->Spi5ClockSelection);
 800920e:	4b39      	ldr	r3, [pc, #228]	@ (80092f4 <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 8009210:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009214:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8009218:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800921c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8009220:	4934      	ldr	r1, [pc, #208]	@ (80092f4 <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 8009222:	4313      	orrs	r3, r2
 8009224:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8009228:	e003      	b.n	8009232 <HAL_RCCEx_PeriphCLKConfig+0x1bba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800922a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800922e:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* SPI5 */

#if defined(SPI6)
  /*-------------------------- SPI6 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8009232:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800923a:	2100      	movs	r1, #0
 800923c:	6239      	str	r1, [r7, #32]
 800923e:	f003 0301 	and.w	r3, r3, #1
 8009242:	627b      	str	r3, [r7, #36]	@ 0x24
 8009244:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8009248:	460b      	mov	r3, r1
 800924a:	4313      	orrs	r3, r2
 800924c:	d058      	beq.n	8009300 <HAL_RCCEx_PeriphCLKConfig+0x1c88>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(pPeriphClkInit->Spi6ClockSelection));

    switch (pPeriphClkInit->Spi6ClockSelection)
 800924e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009252:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009256:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800925a:	d031      	beq.n	80092c0 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
 800925c:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8009260:	d82a      	bhi.n	80092b8 <HAL_RCCEx_PeriphCLKConfig+0x1c40>
 8009262:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009266:	d02d      	beq.n	80092c4 <HAL_RCCEx_PeriphCLKConfig+0x1c4c>
 8009268:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800926c:	d824      	bhi.n	80092b8 <HAL_RCCEx_PeriphCLKConfig+0x1c40>
 800926e:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8009272:	d029      	beq.n	80092c8 <HAL_RCCEx_PeriphCLKConfig+0x1c50>
 8009274:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8009278:	d81e      	bhi.n	80092b8 <HAL_RCCEx_PeriphCLKConfig+0x1c40>
 800927a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800927e:	d011      	beq.n	80092a4 <HAL_RCCEx_PeriphCLKConfig+0x1c2c>
 8009280:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009284:	d818      	bhi.n	80092b8 <HAL_RCCEx_PeriphCLKConfig+0x1c40>
 8009286:	2b00      	cmp	r3, #0
 8009288:	d020      	beq.n	80092cc <HAL_RCCEx_PeriphCLKConfig+0x1c54>
 800928a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800928e:	d113      	bne.n	80092b8 <HAL_RCCEx_PeriphCLKConfig+0x1c40>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI6*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8009290:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009294:	3308      	adds	r3, #8
 8009296:	4618      	mov	r0, r3
 8009298:	f003 f89e 	bl	800c3d8 <RCCEx_PLL2_Config>
 800929c:	4603      	mov	r3, r0
 800929e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80092a2:	e014      	b.n	80092ce <HAL_RCCEx_PeriphCLKConfig+0x1c56>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI6 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80092a4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80092a8:	3330      	adds	r3, #48	@ 0x30
 80092aa:	4618      	mov	r0, r3
 80092ac:	f003 f92c 	bl	800c508 <RCCEx_PLL3_Config>
 80092b0:	4603      	mov	r3, r0
 80092b2:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80092b6:	e00a      	b.n	80092ce <HAL_RCCEx_PeriphCLKConfig+0x1c56>
        /*  HSE oscillator is used as source of SPI6 clock */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80092b8:	2301      	movs	r3, #1
 80092ba:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 80092be:	e006      	b.n	80092ce <HAL_RCCEx_PeriphCLKConfig+0x1c56>
        break;
 80092c0:	bf00      	nop
 80092c2:	e004      	b.n	80092ce <HAL_RCCEx_PeriphCLKConfig+0x1c56>
        break;
 80092c4:	bf00      	nop
 80092c6:	e002      	b.n	80092ce <HAL_RCCEx_PeriphCLKConfig+0x1c56>
        break;
 80092c8:	bf00      	nop
 80092ca:	e000      	b.n	80092ce <HAL_RCCEx_PeriphCLKConfig+0x1c56>
        break;
 80092cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80092ce:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d110      	bne.n	80092f8 <HAL_RCCEx_PeriphCLKConfig+0x1c80>
    {
      /* Configure the SPI6 clock source */
      __HAL_RCC_SPI6_CONFIG(pPeriphClkInit->Spi6ClockSelection);
 80092d6:	4b07      	ldr	r3, [pc, #28]	@ (80092f4 <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 80092d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80092dc:	f423 3260 	bic.w	r2, r3, #229376	@ 0x38000
 80092e0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80092e4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80092e8:	4902      	ldr	r1, [pc, #8]	@ (80092f4 <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 80092ea:	4313      	orrs	r3, r2
 80092ec:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80092f0:	e006      	b.n	8009300 <HAL_RCCEx_PeriphCLKConfig+0x1c88>
 80092f2:	bf00      	nop
 80092f4:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80092f8:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80092fc:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8009300:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009308:	2100      	movs	r1, #0
 800930a:	61b9      	str	r1, [r7, #24]
 800930c:	f003 0302 	and.w	r3, r3, #2
 8009310:	61fb      	str	r3, [r7, #28]
 8009312:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8009316:	460b      	mov	r3, r1
 8009318:	4313      	orrs	r3, r2
 800931a:	d03d      	beq.n	8009398 <HAL_RCCEx_PeriphCLKConfig+0x1d20>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 800931c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009320:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009324:	2b03      	cmp	r3, #3
 8009326:	d81c      	bhi.n	8009362 <HAL_RCCEx_PeriphCLKConfig+0x1cea>
 8009328:	a201      	add	r2, pc, #4	@ (adr r2, 8009330 <HAL_RCCEx_PeriphCLKConfig+0x1cb8>)
 800932a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800932e:	bf00      	nop
 8009330:	0800936b 	.word	0x0800936b
 8009334:	08009341 	.word	0x08009341
 8009338:	0800934f 	.word	0x0800934f
 800933c:	0800936b 	.word	0x0800936b
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009340:	4b6f      	ldr	r3, [pc, #444]	@ (8009500 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 8009342:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009344:	4a6e      	ldr	r2, [pc, #440]	@ (8009500 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 8009346:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800934a:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 800934c:	e00e      	b.n	800936c <HAL_RCCEx_PeriphCLKConfig+0x1cf4>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800934e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009352:	3308      	adds	r3, #8
 8009354:	4618      	mov	r0, r3
 8009356:	f003 f83f 	bl	800c3d8 <RCCEx_PLL2_Config>
 800935a:	4603      	mov	r3, r0
 800935c:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 8009360:	e004      	b.n	800936c <HAL_RCCEx_PeriphCLKConfig+0x1cf4>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009362:	2301      	movs	r3, #1
 8009364:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8009368:	e000      	b.n	800936c <HAL_RCCEx_PeriphCLKConfig+0x1cf4>
        break;
 800936a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800936c:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8009370:	2b00      	cmp	r3, #0
 8009372:	d10d      	bne.n	8009390 <HAL_RCCEx_PeriphCLKConfig+0x1d18>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8009374:	4b62      	ldr	r3, [pc, #392]	@ (8009500 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 8009376:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800937a:	f023 0203 	bic.w	r2, r3, #3
 800937e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009382:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009386:	495e      	ldr	r1, [pc, #376]	@ (8009500 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 8009388:	4313      	orrs	r3, r2
 800938a:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800938e:	e003      	b.n	8009398 <HAL_RCCEx_PeriphCLKConfig+0x1d20>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009390:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8009394:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009398:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800939c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093a0:	2100      	movs	r1, #0
 80093a2:	6139      	str	r1, [r7, #16]
 80093a4:	f003 0304 	and.w	r3, r3, #4
 80093a8:	617b      	str	r3, [r7, #20]
 80093aa:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80093ae:	460b      	mov	r3, r1
 80093b0:	4313      	orrs	r3, r2
 80093b2:	d03a      	beq.n	800942a <HAL_RCCEx_PeriphCLKConfig+0x1db2>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 80093b4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80093b8:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80093bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80093c0:	d00e      	beq.n	80093e0 <HAL_RCCEx_PeriphCLKConfig+0x1d68>
 80093c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80093c6:	d815      	bhi.n	80093f4 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d017      	beq.n	80093fc <HAL_RCCEx_PeriphCLKConfig+0x1d84>
 80093cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80093d0:	d110      	bne.n	80093f4 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80093d2:	4b4b      	ldr	r3, [pc, #300]	@ (8009500 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 80093d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093d6:	4a4a      	ldr	r2, [pc, #296]	@ (8009500 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 80093d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80093dc:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80093de:	e00e      	b.n	80093fe <HAL_RCCEx_PeriphCLKConfig+0x1d86>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80093e0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80093e4:	3308      	adds	r3, #8
 80093e6:	4618      	mov	r0, r3
 80093e8:	f002 fff6 	bl	800c3d8 <RCCEx_PLL2_Config>
 80093ec:	4603      	mov	r3, r0
 80093ee:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80093f2:	e004      	b.n	80093fe <HAL_RCCEx_PeriphCLKConfig+0x1d86>

      default:
        ret = HAL_ERROR;
 80093f4:	2301      	movs	r3, #1
 80093f6:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 80093fa:	e000      	b.n	80093fe <HAL_RCCEx_PeriphCLKConfig+0x1d86>
        break;
 80093fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80093fe:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8009402:	2b00      	cmp	r3, #0
 8009404:	d10d      	bne.n	8009422 <HAL_RCCEx_PeriphCLKConfig+0x1daa>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 8009406:	4b3e      	ldr	r3, [pc, #248]	@ (8009500 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 8009408:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800940c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009410:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009414:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8009418:	4939      	ldr	r1, [pc, #228]	@ (8009500 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 800941a:	4313      	orrs	r3, r2
 800941c:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8009420:	e003      	b.n	800942a <HAL_RCCEx_PeriphCLKConfig+0x1db2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009422:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8009426:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800942a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800942e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009432:	2100      	movs	r1, #0
 8009434:	60b9      	str	r1, [r7, #8]
 8009436:	f003 0310 	and.w	r3, r3, #16
 800943a:	60fb      	str	r3, [r7, #12]
 800943c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8009440:	460b      	mov	r3, r1
 8009442:	4313      	orrs	r3, r2
 8009444:	d038      	beq.n	80094b8 <HAL_RCCEx_PeriphCLKConfig+0x1e40>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 8009446:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800944a:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 800944e:	2b30      	cmp	r3, #48	@ 0x30
 8009450:	d01b      	beq.n	800948a <HAL_RCCEx_PeriphCLKConfig+0x1e12>
 8009452:	2b30      	cmp	r3, #48	@ 0x30
 8009454:	d815      	bhi.n	8009482 <HAL_RCCEx_PeriphCLKConfig+0x1e0a>
 8009456:	2b10      	cmp	r3, #16
 8009458:	d002      	beq.n	8009460 <HAL_RCCEx_PeriphCLKConfig+0x1de8>
 800945a:	2b20      	cmp	r3, #32
 800945c:	d007      	beq.n	800946e <HAL_RCCEx_PeriphCLKConfig+0x1df6>
 800945e:	e010      	b.n	8009482 <HAL_RCCEx_PeriphCLKConfig+0x1e0a>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009460:	4b27      	ldr	r3, [pc, #156]	@ (8009500 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 8009462:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009464:	4a26      	ldr	r2, [pc, #152]	@ (8009500 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 8009466:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800946a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 800946c:	e00e      	b.n	800948c <HAL_RCCEx_PeriphCLKConfig+0x1e14>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800946e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009472:	3330      	adds	r3, #48	@ 0x30
 8009474:	4618      	mov	r0, r3
 8009476:	f003 f847 	bl	800c508 <RCCEx_PLL3_Config>
 800947a:	4603      	mov	r3, r0
 800947c:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 8009480:	e004      	b.n	800948c <HAL_RCCEx_PeriphCLKConfig+0x1e14>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009482:	2301      	movs	r3, #1
 8009484:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8009488:	e000      	b.n	800948c <HAL_RCCEx_PeriphCLKConfig+0x1e14>
        break;
 800948a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800948c:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8009490:	2b00      	cmp	r3, #0
 8009492:	d10d      	bne.n	80094b0 <HAL_RCCEx_PeriphCLKConfig+0x1e38>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8009494:	4b1a      	ldr	r3, [pc, #104]	@ (8009500 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 8009496:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800949a:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800949e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80094a2:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 80094a6:	4916      	ldr	r1, [pc, #88]	@ (8009500 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 80094a8:	4313      	orrs	r3, r2
 80094aa:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 80094ae:	e003      	b.n	80094b8 <HAL_RCCEx_PeriphCLKConfig+0x1e40>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80094b0:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80094b4:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80094b8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80094bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094c0:	2100      	movs	r1, #0
 80094c2:	6039      	str	r1, [r7, #0]
 80094c4:	f003 0308 	and.w	r3, r3, #8
 80094c8:	607b      	str	r3, [r7, #4]
 80094ca:	e9d7 1200 	ldrd	r1, r2, [r7]
 80094ce:	460b      	mov	r3, r1
 80094d0:	4313      	orrs	r3, r2
 80094d2:	d00c      	beq.n	80094ee <HAL_RCCEx_PeriphCLKConfig+0x1e76>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 80094d4:	4b0a      	ldr	r3, [pc, #40]	@ (8009500 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 80094d6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80094da:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80094de:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80094e2:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 80094e6:	4906      	ldr	r1, [pc, #24]	@ (8009500 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 80094e8:	4313      	orrs	r3, r2
 80094ea:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 80094ee:	f897 3152 	ldrb.w	r3, [r7, #338]	@ 0x152
}
 80094f2:	4618      	mov	r0, r3
 80094f4:	f507 77ac 	add.w	r7, r7, #344	@ 0x158
 80094f8:	46bd      	mov	sp, r7
 80094fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80094fe:	bf00      	nop
 8009500:	44020c00 	.word	0x44020c00

08009504 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 8009504:	b480      	push	{r7}
 8009506:	b08b      	sub	sp, #44	@ 0x2c
 8009508:	af00      	add	r7, sp, #0
 800950a:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 800950c:	4bae      	ldr	r3, [pc, #696]	@ (80097c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800950e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009510:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009514:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8009516:	4bac      	ldr	r3, [pc, #688]	@ (80097c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8009518:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800951a:	f003 0303 	and.w	r3, r3, #3
 800951e:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8009520:	4ba9      	ldr	r3, [pc, #676]	@ (80097c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8009522:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009524:	0a1b      	lsrs	r3, r3, #8
 8009526:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800952a:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 800952c:	4ba6      	ldr	r3, [pc, #664]	@ (80097c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800952e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009530:	091b      	lsrs	r3, r3, #4
 8009532:	f003 0301 	and.w	r3, r3, #1
 8009536:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8009538:	4ba3      	ldr	r3, [pc, #652]	@ (80097c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800953a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800953c:	08db      	lsrs	r3, r3, #3
 800953e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009542:	697a      	ldr	r2, [r7, #20]
 8009544:	fb02 f303 	mul.w	r3, r2, r3
 8009548:	ee07 3a90 	vmov	s15, r3
 800954c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009550:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 8009554:	69bb      	ldr	r3, [r7, #24]
 8009556:	2b00      	cmp	r3, #0
 8009558:	f000 8126 	beq.w	80097a8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 800955c:	69fb      	ldr	r3, [r7, #28]
 800955e:	2b03      	cmp	r3, #3
 8009560:	d053      	beq.n	800960a <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 8009562:	69fb      	ldr	r3, [r7, #28]
 8009564:	2b03      	cmp	r3, #3
 8009566:	d86f      	bhi.n	8009648 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 8009568:	69fb      	ldr	r3, [r7, #28]
 800956a:	2b01      	cmp	r3, #1
 800956c:	d003      	beq.n	8009576 <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 800956e:	69fb      	ldr	r3, [r7, #28]
 8009570:	2b02      	cmp	r3, #2
 8009572:	d02b      	beq.n	80095cc <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8009574:	e068      	b.n	8009648 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009576:	4b94      	ldr	r3, [pc, #592]	@ (80097c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	08db      	lsrs	r3, r3, #3
 800957c:	f003 0303 	and.w	r3, r3, #3
 8009580:	4a92      	ldr	r2, [pc, #584]	@ (80097cc <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8009582:	fa22 f303 	lsr.w	r3, r2, r3
 8009586:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	ee07 3a90 	vmov	s15, r3
 800958e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009592:	69bb      	ldr	r3, [r7, #24]
 8009594:	ee07 3a90 	vmov	s15, r3
 8009598:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800959c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80095a0:	6a3b      	ldr	r3, [r7, #32]
 80095a2:	ee07 3a90 	vmov	s15, r3
 80095a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80095aa:	ed97 6a04 	vldr	s12, [r7, #16]
 80095ae:	eddf 5a88 	vldr	s11, [pc, #544]	@ 80097d0 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80095b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80095b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80095ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80095be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80095c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80095c6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80095ca:	e068      	b.n	800969e <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80095cc:	69bb      	ldr	r3, [r7, #24]
 80095ce:	ee07 3a90 	vmov	s15, r3
 80095d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80095d6:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 80097d4 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 80095da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80095de:	6a3b      	ldr	r3, [r7, #32]
 80095e0:	ee07 3a90 	vmov	s15, r3
 80095e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80095e8:	ed97 6a04 	vldr	s12, [r7, #16]
 80095ec:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80097d0 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80095f0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80095f4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80095f8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80095fc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009600:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009604:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8009608:	e049      	b.n	800969e <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800960a:	69bb      	ldr	r3, [r7, #24]
 800960c:	ee07 3a90 	vmov	s15, r3
 8009610:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009614:	eddf 6a70 	vldr	s13, [pc, #448]	@ 80097d8 <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 8009618:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800961c:	6a3b      	ldr	r3, [r7, #32]
 800961e:	ee07 3a90 	vmov	s15, r3
 8009622:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009626:	ed97 6a04 	vldr	s12, [r7, #16]
 800962a:	eddf 5a69 	vldr	s11, [pc, #420]	@ 80097d0 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800962e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009632:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009636:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800963a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800963e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009642:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8009646:	e02a      	b.n	800969e <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009648:	4b5f      	ldr	r3, [pc, #380]	@ (80097c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	08db      	lsrs	r3, r3, #3
 800964e:	f003 0303 	and.w	r3, r3, #3
 8009652:	4a5e      	ldr	r2, [pc, #376]	@ (80097cc <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8009654:	fa22 f303 	lsr.w	r3, r2, r3
 8009658:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	ee07 3a90 	vmov	s15, r3
 8009660:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009664:	69bb      	ldr	r3, [r7, #24]
 8009666:	ee07 3a90 	vmov	s15, r3
 800966a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800966e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009672:	6a3b      	ldr	r3, [r7, #32]
 8009674:	ee07 3a90 	vmov	s15, r3
 8009678:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800967c:	ed97 6a04 	vldr	s12, [r7, #16]
 8009680:	eddf 5a53 	vldr	s11, [pc, #332]	@ 80097d0 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8009684:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009688:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800968c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009690:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009694:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009698:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800969c:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800969e:	4b4a      	ldr	r3, [pc, #296]	@ (80097c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80096a6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80096aa:	d121      	bne.n	80096f0 <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 80096ac:	4b46      	ldr	r3, [pc, #280]	@ (80097c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80096ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d017      	beq.n	80096e8 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80096b8:	4b43      	ldr	r3, [pc, #268]	@ (80097c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80096ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80096bc:	0a5b      	lsrs	r3, r3, #9
 80096be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80096c2:	ee07 3a90 	vmov	s15, r3
 80096c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 80096ca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80096ce:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80096d2:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80096d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80096da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80096de:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	601a      	str	r2, [r3, #0]
 80096e6:	e006      	b.n	80096f6 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	2200      	movs	r2, #0
 80096ec:	601a      	str	r2, [r3, #0]
 80096ee:	e002      	b.n	80096f6 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	2200      	movs	r2, #0
 80096f4:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80096f6:	4b34      	ldr	r3, [pc, #208]	@ (80097c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80096fe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009702:	d121      	bne.n	8009748 <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8009704:	4b30      	ldr	r3, [pc, #192]	@ (80097c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8009706:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009708:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800970c:	2b00      	cmp	r3, #0
 800970e:	d017      	beq.n	8009740 <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8009710:	4b2d      	ldr	r3, [pc, #180]	@ (80097c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8009712:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009714:	0c1b      	lsrs	r3, r3, #16
 8009716:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800971a:	ee07 3a90 	vmov	s15, r3
 800971e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 8009722:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009726:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800972a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800972e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009732:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009736:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	605a      	str	r2, [r3, #4]
 800973e:	e006      	b.n	800974e <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	2200      	movs	r2, #0
 8009744:	605a      	str	r2, [r3, #4]
 8009746:	e002      	b.n	800974e <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	2200      	movs	r2, #0
 800974c:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800974e:	4b1e      	ldr	r3, [pc, #120]	@ (80097c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009756:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800975a:	d121      	bne.n	80097a0 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 800975c:	4b1a      	ldr	r3, [pc, #104]	@ (80097c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800975e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009760:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009764:	2b00      	cmp	r3, #0
 8009766:	d017      	beq.n	8009798 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8009768:	4b17      	ldr	r3, [pc, #92]	@ (80097c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800976a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800976c:	0e1b      	lsrs	r3, r3, #24
 800976e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009772:	ee07 3a90 	vmov	s15, r3
 8009776:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 800977a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800977e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8009782:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8009786:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800978a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800978e:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8009796:	e010      	b.n	80097ba <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	2200      	movs	r2, #0
 800979c:	609a      	str	r2, [r3, #8]
}
 800979e:	e00c      	b.n	80097ba <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	2200      	movs	r2, #0
 80097a4:	609a      	str	r2, [r3, #8]
}
 80097a6:	e008      	b.n	80097ba <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	2200      	movs	r2, #0
 80097ac:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	2200      	movs	r2, #0
 80097b2:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	2200      	movs	r2, #0
 80097b8:	609a      	str	r2, [r3, #8]
}
 80097ba:	bf00      	nop
 80097bc:	372c      	adds	r7, #44	@ 0x2c
 80097be:	46bd      	mov	sp, r7
 80097c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c4:	4770      	bx	lr
 80097c6:	bf00      	nop
 80097c8:	44020c00 	.word	0x44020c00
 80097cc:	03d09000 	.word	0x03d09000
 80097d0:	46000000 	.word	0x46000000
 80097d4:	4a742400 	.word	0x4a742400
 80097d8:	4bbebc20 	.word	0x4bbebc20

080097dc <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 80097dc:	b480      	push	{r7}
 80097de:	b08b      	sub	sp, #44	@ 0x2c
 80097e0:	af00      	add	r7, sp, #0
 80097e2:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 80097e4:	4bae      	ldr	r3, [pc, #696]	@ (8009aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80097e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80097e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80097ec:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 80097ee:	4bac      	ldr	r3, [pc, #688]	@ (8009aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80097f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097f2:	f003 0303 	and.w	r3, r3, #3
 80097f6:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 80097f8:	4ba9      	ldr	r3, [pc, #676]	@ (8009aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80097fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097fc:	0a1b      	lsrs	r3, r3, #8
 80097fe:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009802:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8009804:	4ba6      	ldr	r3, [pc, #664]	@ (8009aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8009806:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009808:	091b      	lsrs	r3, r3, #4
 800980a:	f003 0301 	and.w	r3, r3, #1
 800980e:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8009810:	4ba3      	ldr	r3, [pc, #652]	@ (8009aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8009812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009814:	08db      	lsrs	r3, r3, #3
 8009816:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800981a:	697a      	ldr	r2, [r7, #20]
 800981c:	fb02 f303 	mul.w	r3, r2, r3
 8009820:	ee07 3a90 	vmov	s15, r3
 8009824:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009828:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 800982c:	69bb      	ldr	r3, [r7, #24]
 800982e:	2b00      	cmp	r3, #0
 8009830:	f000 8126 	beq.w	8009a80 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 8009834:	69fb      	ldr	r3, [r7, #28]
 8009836:	2b03      	cmp	r3, #3
 8009838:	d053      	beq.n	80098e2 <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 800983a:	69fb      	ldr	r3, [r7, #28]
 800983c:	2b03      	cmp	r3, #3
 800983e:	d86f      	bhi.n	8009920 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 8009840:	69fb      	ldr	r3, [r7, #28]
 8009842:	2b01      	cmp	r3, #1
 8009844:	d003      	beq.n	800984e <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 8009846:	69fb      	ldr	r3, [r7, #28]
 8009848:	2b02      	cmp	r3, #2
 800984a:	d02b      	beq.n	80098a4 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 800984c:	e068      	b.n	8009920 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800984e:	4b94      	ldr	r3, [pc, #592]	@ (8009aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	08db      	lsrs	r3, r3, #3
 8009854:	f003 0303 	and.w	r3, r3, #3
 8009858:	4a92      	ldr	r2, [pc, #584]	@ (8009aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 800985a:	fa22 f303 	lsr.w	r3, r2, r3
 800985e:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	ee07 3a90 	vmov	s15, r3
 8009866:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800986a:	69bb      	ldr	r3, [r7, #24]
 800986c:	ee07 3a90 	vmov	s15, r3
 8009870:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009874:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009878:	6a3b      	ldr	r3, [r7, #32]
 800987a:	ee07 3a90 	vmov	s15, r3
 800987e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009882:	ed97 6a04 	vldr	s12, [r7, #16]
 8009886:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8009aa8 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800988a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800988e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009892:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009896:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800989a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800989e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80098a2:	e068      	b.n	8009976 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80098a4:	69bb      	ldr	r3, [r7, #24]
 80098a6:	ee07 3a90 	vmov	s15, r3
 80098aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80098ae:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8009aac <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 80098b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80098b6:	6a3b      	ldr	r3, [r7, #32]
 80098b8:	ee07 3a90 	vmov	s15, r3
 80098bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80098c0:	ed97 6a04 	vldr	s12, [r7, #16]
 80098c4:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8009aa8 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80098c8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80098cc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80098d0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80098d4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80098d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80098dc:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80098e0:	e049      	b.n	8009976 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80098e2:	69bb      	ldr	r3, [r7, #24]
 80098e4:	ee07 3a90 	vmov	s15, r3
 80098e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80098ec:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8009ab0 <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 80098f0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80098f4:	6a3b      	ldr	r3, [r7, #32]
 80098f6:	ee07 3a90 	vmov	s15, r3
 80098fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80098fe:	ed97 6a04 	vldr	s12, [r7, #16]
 8009902:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8009aa8 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8009906:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800990a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800990e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009912:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009916:	ee67 7a27 	vmul.f32	s15, s14, s15
 800991a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800991e:	e02a      	b.n	8009976 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009920:	4b5f      	ldr	r3, [pc, #380]	@ (8009aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	08db      	lsrs	r3, r3, #3
 8009926:	f003 0303 	and.w	r3, r3, #3
 800992a:	4a5e      	ldr	r2, [pc, #376]	@ (8009aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 800992c:	fa22 f303 	lsr.w	r3, r2, r3
 8009930:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	ee07 3a90 	vmov	s15, r3
 8009938:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800993c:	69bb      	ldr	r3, [r7, #24]
 800993e:	ee07 3a90 	vmov	s15, r3
 8009942:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009946:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800994a:	6a3b      	ldr	r3, [r7, #32]
 800994c:	ee07 3a90 	vmov	s15, r3
 8009950:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009954:	ed97 6a04 	vldr	s12, [r7, #16]
 8009958:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8009aa8 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800995c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009960:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009964:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009968:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800996c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009970:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8009974:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009976:	4b4a      	ldr	r3, [pc, #296]	@ (8009aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800997e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009982:	d121      	bne.n	80099c8 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8009984:	4b46      	ldr	r3, [pc, #280]	@ (8009aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8009986:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009988:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800998c:	2b00      	cmp	r3, #0
 800998e:	d017      	beq.n	80099c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8009990:	4b43      	ldr	r3, [pc, #268]	@ (8009aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8009992:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009994:	0a5b      	lsrs	r3, r3, #9
 8009996:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800999a:	ee07 3a90 	vmov	s15, r3
 800999e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 80099a2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80099a6:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80099aa:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80099ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80099b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80099b6:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	601a      	str	r2, [r3, #0]
 80099be:	e006      	b.n	80099ce <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	2200      	movs	r2, #0
 80099c4:	601a      	str	r2, [r3, #0]
 80099c6:	e002      	b.n	80099ce <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	2200      	movs	r2, #0
 80099cc:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80099ce:	4b34      	ldr	r3, [pc, #208]	@ (8009aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80099d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80099da:	d121      	bne.n	8009a20 <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 80099dc:	4b30      	ldr	r3, [pc, #192]	@ (8009aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80099de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d017      	beq.n	8009a18 <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80099e8:	4b2d      	ldr	r3, [pc, #180]	@ (8009aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80099ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80099ec:	0c1b      	lsrs	r3, r3, #16
 80099ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80099f2:	ee07 3a90 	vmov	s15, r3
 80099f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 80099fa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80099fe:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8009a02:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8009a06:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009a0a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009a0e:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	605a      	str	r2, [r3, #4]
 8009a16:	e006      	b.n	8009a26 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	2200      	movs	r2, #0
 8009a1c:	605a      	str	r2, [r3, #4]
 8009a1e:	e002      	b.n	8009a26 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	2200      	movs	r2, #0
 8009a24:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009a26:	4b1e      	ldr	r3, [pc, #120]	@ (8009aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009a2e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009a32:	d121      	bne.n	8009a78 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8009a34:	4b1a      	ldr	r3, [pc, #104]	@ (8009aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8009a36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a38:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d017      	beq.n	8009a70 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8009a40:	4b17      	ldr	r3, [pc, #92]	@ (8009aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8009a42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a44:	0e1b      	lsrs	r3, r3, #24
 8009a46:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009a4a:	ee07 3a90 	vmov	s15, r3
 8009a4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 8009a52:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009a56:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8009a5a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8009a5e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009a62:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009a66:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8009a6e:	e010      	b.n	8009a92 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	2200      	movs	r2, #0
 8009a74:	609a      	str	r2, [r3, #8]
}
 8009a76:	e00c      	b.n	8009a92 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	2200      	movs	r2, #0
 8009a7c:	609a      	str	r2, [r3, #8]
}
 8009a7e:	e008      	b.n	8009a92 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	2200      	movs	r2, #0
 8009a84:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	2200      	movs	r2, #0
 8009a8a:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	2200      	movs	r2, #0
 8009a90:	609a      	str	r2, [r3, #8]
}
 8009a92:	bf00      	nop
 8009a94:	372c      	adds	r7, #44	@ 0x2c
 8009a96:	46bd      	mov	sp, r7
 8009a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a9c:	4770      	bx	lr
 8009a9e:	bf00      	nop
 8009aa0:	44020c00 	.word	0x44020c00
 8009aa4:	03d09000 	.word	0x03d09000
 8009aa8:	46000000 	.word	0x46000000
 8009aac:	4a742400 	.word	0x4a742400
 8009ab0:	4bbebc20 	.word	0x4bbebc20

08009ab4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL3_Clocks pointer to PLL3_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *pPLL3_Clocks)
{
 8009ab4:	b480      	push	{r7}
 8009ab6:	b08b      	sub	sp, #44	@ 0x2c
 8009ab8:	af00      	add	r7, sp, #0
 8009aba:	6078      	str	r0, [r7, #4]
  float_t pll3vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLL3x
  */
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8009abc:	4bae      	ldr	r3, [pc, #696]	@ (8009d78 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8009abe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ac0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009ac4:	623b      	str	r3, [r7, #32]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8009ac6:	4bac      	ldr	r3, [pc, #688]	@ (8009d78 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8009ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009aca:	f003 0303 	and.w	r3, r3, #3
 8009ace:	61fb      	str	r3, [r7, #28]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 8009ad0:	4ba9      	ldr	r3, [pc, #676]	@ (8009d78 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8009ad2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ad4:	0a1b      	lsrs	r3, r3, #8
 8009ad6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009ada:	61bb      	str	r3, [r7, #24]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 8009adc:	4ba6      	ldr	r3, [pc, #664]	@ (8009d78 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8009ade:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ae0:	091b      	lsrs	r3, r3, #4
 8009ae2:	f003 0301 	and.w	r3, r3, #1
 8009ae6:	617b      	str	r3, [r7, #20]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 8009ae8:	4ba3      	ldr	r3, [pc, #652]	@ (8009d78 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8009aea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009aec:	08db      	lsrs	r3, r3, #3
 8009aee:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009af2:	697a      	ldr	r2, [r7, #20]
 8009af4:	fb02 f303 	mul.w	r3, r2, r3
 8009af8:	ee07 3a90 	vmov	s15, r3
 8009afc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009b00:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  if (pll3m != 0U)
 8009b04:	69bb      	ldr	r3, [r7, #24]
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	f000 8126 	beq.w	8009d58 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
  {
    switch (pll3source)
 8009b0c:	69fb      	ldr	r3, [r7, #28]
 8009b0e:	2b03      	cmp	r3, #3
 8009b10:	d053      	beq.n	8009bba <HAL_RCCEx_GetPLL3ClockFreq+0x106>
 8009b12:	69fb      	ldr	r3, [r7, #28]
 8009b14:	2b03      	cmp	r3, #3
 8009b16:	d86f      	bhi.n	8009bf8 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 8009b18:	69fb      	ldr	r3, [r7, #28]
 8009b1a:	2b01      	cmp	r3, #1
 8009b1c:	d003      	beq.n	8009b26 <HAL_RCCEx_GetPLL3ClockFreq+0x72>
 8009b1e:	69fb      	ldr	r3, [r7, #28]
 8009b20:	2b02      	cmp	r3, #2
 8009b22:	d02b      	beq.n	8009b7c <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 8009b24:	e068      	b.n	8009bf8 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
    {
      case RCC_PLL3_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009b26:	4b94      	ldr	r3, [pc, #592]	@ (8009d78 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	08db      	lsrs	r3, r3, #3
 8009b2c:	f003 0303 	and.w	r3, r3, #3
 8009b30:	4a92      	ldr	r2, [pc, #584]	@ (8009d7c <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 8009b32:	fa22 f303 	lsr.w	r3, r2, r3
 8009b36:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	ee07 3a90 	vmov	s15, r3
 8009b3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009b42:	69bb      	ldr	r3, [r7, #24]
 8009b44:	ee07 3a90 	vmov	s15, r3
 8009b48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009b4c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009b50:	6a3b      	ldr	r3, [r7, #32]
 8009b52:	ee07 3a90 	vmov	s15, r3
 8009b56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009b5a:	ed97 6a04 	vldr	s12, [r7, #16]
 8009b5e:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8009d80 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8009b62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009b66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009b6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009b6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009b72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009b76:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8009b7a:	e068      	b.n	8009c4e <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8009b7c:	69bb      	ldr	r3, [r7, #24]
 8009b7e:	ee07 3a90 	vmov	s15, r3
 8009b82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009b86:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8009d84 <HAL_RCCEx_GetPLL3ClockFreq+0x2d0>
 8009b8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009b8e:	6a3b      	ldr	r3, [r7, #32]
 8009b90:	ee07 3a90 	vmov	s15, r3
 8009b94:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009b98:	ed97 6a04 	vldr	s12, [r7, #16]
 8009b9c:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8009d80 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8009ba0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009ba4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009ba8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009bac:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009bb0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009bb4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8009bb8:	e049      	b.n	8009c4e <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8009bba:	69bb      	ldr	r3, [r7, #24]
 8009bbc:	ee07 3a90 	vmov	s15, r3
 8009bc0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009bc4:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8009d88 <HAL_RCCEx_GetPLL3ClockFreq+0x2d4>
 8009bc8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009bcc:	6a3b      	ldr	r3, [r7, #32]
 8009bce:	ee07 3a90 	vmov	s15, r3
 8009bd2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009bd6:	ed97 6a04 	vldr	s12, [r7, #16]
 8009bda:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8009d80 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8009bde:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009be2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009be6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009bea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009bee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009bf2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8009bf6:	e02a      	b.n	8009c4e <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009bf8:	4b5f      	ldr	r3, [pc, #380]	@ (8009d78 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	08db      	lsrs	r3, r3, #3
 8009bfe:	f003 0303 	and.w	r3, r3, #3
 8009c02:	4a5e      	ldr	r2, [pc, #376]	@ (8009d7c <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 8009c04:	fa22 f303 	lsr.w	r3, r2, r3
 8009c08:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	ee07 3a90 	vmov	s15, r3
 8009c10:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009c14:	69bb      	ldr	r3, [r7, #24]
 8009c16:	ee07 3a90 	vmov	s15, r3
 8009c1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009c1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009c22:	6a3b      	ldr	r3, [r7, #32]
 8009c24:	ee07 3a90 	vmov	s15, r3
 8009c28:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009c2c:	ed97 6a04 	vldr	s12, [r7, #16]
 8009c30:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8009d80 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8009c34:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009c38:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009c3c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009c40:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009c44:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009c48:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8009c4c:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009c4e:	4b4a      	ldr	r3, [pc, #296]	@ (8009d78 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009c56:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009c5a:	d121      	bne.n	8009ca0 <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8009c5c:	4b46      	ldr	r3, [pc, #280]	@ (8009d78 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8009c5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d017      	beq.n	8009c98 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      {
        pPLL3_Clocks->PLL3_P_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8009c68:	4b43      	ldr	r3, [pc, #268]	@ (8009d78 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8009c6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c6c:	0a5b      	lsrs	r3, r3, #9
 8009c6e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009c72:	ee07 3a90 	vmov	s15, r3
 8009c76:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3P) >> \
                                                                                  RCC_PLL3DIVR_PLL3P_Pos) + \
 8009c7a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009c7e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8009c82:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8009c86:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009c8a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009c8e:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_P_Frequency = \
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	601a      	str	r2, [r3, #0]
 8009c96:	e006      	b.n	8009ca6 <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	2200      	movs	r2, #0
 8009c9c:	601a      	str	r2, [r3, #0]
 8009c9e:	e002      	b.n	8009ca6 <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	2200      	movs	r2, #0
 8009ca4:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009ca6:	4b34      	ldr	r3, [pc, #208]	@ (8009d78 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009cae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009cb2:	d121      	bne.n	8009cf8 <HAL_RCCEx_GetPLL3ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8009cb4:	4b30      	ldr	r3, [pc, #192]	@ (8009d78 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8009cb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009cb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d017      	beq.n	8009cf0 <HAL_RCCEx_GetPLL3ClockFreq+0x23c>
      {
        pPLL3_Clocks->PLL3_Q_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8009cc0:	4b2d      	ldr	r3, [pc, #180]	@ (8009d78 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8009cc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009cc4:	0c1b      	lsrs	r3, r3, #16
 8009cc6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009cca:	ee07 3a90 	vmov	s15, r3
 8009cce:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3Q) >> \
                                                                                  RCC_PLL3DIVR_PLL3Q_Pos) + \
 8009cd2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009cd6:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8009cda:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8009cde:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009ce2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009ce6:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_Q_Frequency = \
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	605a      	str	r2, [r3, #4]
 8009cee:	e006      	b.n	8009cfe <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	2200      	movs	r2, #0
 8009cf4:	605a      	str	r2, [r3, #4]
 8009cf6:	e002      	b.n	8009cfe <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	2200      	movs	r2, #0
 8009cfc:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009cfe:	4b1e      	ldr	r3, [pc, #120]	@ (8009d78 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009d06:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009d0a:	d121      	bne.n	8009d50 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8009d0c:	4b1a      	ldr	r3, [pc, #104]	@ (8009d78 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8009d0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d10:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d017      	beq.n	8009d48 <HAL_RCCEx_GetPLL3ClockFreq+0x294>
      {
        pPLL3_Clocks->PLL3_R_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8009d18:	4b17      	ldr	r3, [pc, #92]	@ (8009d78 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8009d1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d1c:	0e1b      	lsrs	r3, r3, #24
 8009d1e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009d22:	ee07 3a90 	vmov	s15, r3
 8009d26:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3R) >> \
                                                                                  RCC_PLL3DIVR_PLL3R_Pos) + \
 8009d2a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009d2e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8009d32:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8009d36:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009d3a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009d3e:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_R_Frequency = \
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	609a      	str	r2, [r3, #8]
  {
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
  }
}
 8009d46:	e010      	b.n	8009d6a <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
        pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	2200      	movs	r2, #0
 8009d4c:	609a      	str	r2, [r3, #8]
}
 8009d4e:	e00c      	b.n	8009d6a <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
      pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	2200      	movs	r2, #0
 8009d54:	609a      	str	r2, [r3, #8]
}
 8009d56:	e008      	b.n	8009d6a <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	2200      	movs	r2, #0
 8009d5c:	601a      	str	r2, [r3, #0]
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	2200      	movs	r2, #0
 8009d62:	605a      	str	r2, [r3, #4]
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	2200      	movs	r2, #0
 8009d68:	609a      	str	r2, [r3, #8]
}
 8009d6a:	bf00      	nop
 8009d6c:	372c      	adds	r7, #44	@ 0x2c
 8009d6e:	46bd      	mov	sp, r7
 8009d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d74:	4770      	bx	lr
 8009d76:	bf00      	nop
 8009d78:	44020c00 	.word	0x44020c00
 8009d7c:	03d09000 	.word	0x03d09000
 8009d80:	46000000 	.word	0x46000000
 8009d84:	4a742400 	.word	0x4a742400
 8009d88:	4bbebc20 	.word	0x4bbebc20

08009d8c <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8009d8c:	b590      	push	{r4, r7, lr}
 8009d8e:	b08f      	sub	sp, #60	@ 0x3c
 8009d90:	af00      	add	r7, sp, #0
 8009d92:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8009d96:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009d9a:	f100 447e 	add.w	r4, r0, #4261412864	@ 0xfe000000
 8009d9e:	4321      	orrs	r1, r4
 8009da0:	d150      	bne.n	8009e44 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8009da2:	4b26      	ldr	r3, [pc, #152]	@ (8009e3c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8009da4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009da8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009dac:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8009dae:	4b23      	ldr	r3, [pc, #140]	@ (8009e3c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8009db0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009db4:	f003 0302 	and.w	r3, r3, #2
 8009db8:	2b02      	cmp	r3, #2
 8009dba:	d108      	bne.n	8009dce <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8009dbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009dbe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009dc2:	d104      	bne.n	8009dce <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8009dc4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009dc8:	637b      	str	r3, [r7, #52]	@ 0x34
 8009dca:	f002 baf6 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8009dce:	4b1b      	ldr	r3, [pc, #108]	@ (8009e3c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8009dd0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009dd4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009dd8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009ddc:	d108      	bne.n	8009df0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 8009dde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009de0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009de4:	d104      	bne.n	8009df0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 8009de6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8009dea:	637b      	str	r3, [r7, #52]	@ 0x34
 8009dec:	f002 bae5 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 8009df0:	4b12      	ldr	r3, [pc, #72]	@ (8009e3c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009df8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009dfc:	d119      	bne.n	8009e32 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 8009dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e00:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009e04:	d115      	bne.n	8009e32 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8009e06:	4b0d      	ldr	r3, [pc, #52]	@ (8009e3c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8009e08:	69db      	ldr	r3, [r3, #28]
 8009e0a:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 8009e0e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009e12:	d30a      	bcc.n	8009e2a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 8009e14:	4b09      	ldr	r3, [pc, #36]	@ (8009e3c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8009e16:	69db      	ldr	r3, [r3, #28]
 8009e18:	0a1b      	lsrs	r3, r3, #8
 8009e1a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009e1e:	4a08      	ldr	r2, [pc, #32]	@ (8009e40 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8009e20:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e24:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8009e26:	f002 bac8 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
      }
      else
      {
        frequency = 0U;
 8009e2a:	2300      	movs	r3, #0
 8009e2c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8009e2e:	f002 bac4 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8009e32:	2300      	movs	r3, #0
 8009e34:	637b      	str	r3, [r7, #52]	@ 0x34
 8009e36:	f002 bac0 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 8009e3a:	bf00      	nop
 8009e3c:	44020c00 	.word	0x44020c00
 8009e40:	017d7840 	.word	0x017d7840
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 8009e44:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009e48:	f5a1 6480 	sub.w	r4, r1, #1024	@ 0x400
 8009e4c:	ea50 0104 	orrs.w	r1, r0, r4
 8009e50:	f001 8242 	beq.w	800b2d8 <HAL_RCCEx_GetPeriphCLKFreq+0x154c>
 8009e54:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009e58:	2801      	cmp	r0, #1
 8009e5a:	f571 6180 	sbcs.w	r1, r1, #1024	@ 0x400
 8009e5e:	f082 82a9 	bcs.w	800c3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009e62:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009e66:	f5a1 7400 	sub.w	r4, r1, #512	@ 0x200
 8009e6a:	ea50 0104 	orrs.w	r1, r0, r4
 8009e6e:	f001 8139 	beq.w	800b0e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1358>
 8009e72:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009e76:	2801      	cmp	r0, #1
 8009e78:	f571 7100 	sbcs.w	r1, r1, #512	@ 0x200
 8009e7c:	f082 829a 	bcs.w	800c3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009e80:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009e84:	f5a1 7480 	sub.w	r4, r1, #256	@ 0x100
 8009e88:	ea50 0104 	orrs.w	r1, r0, r4
 8009e8c:	f001 85ce 	beq.w	800ba2c <HAL_RCCEx_GetPeriphCLKFreq+0x1ca0>
 8009e90:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009e94:	2801      	cmp	r0, #1
 8009e96:	f571 7180 	sbcs.w	r1, r1, #256	@ 0x100
 8009e9a:	f082 828b 	bcs.w	800c3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009e9e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009ea2:	f1a1 0480 	sub.w	r4, r1, #128	@ 0x80
 8009ea6:	ea50 0104 	orrs.w	r1, r0, r4
 8009eaa:	f001 8518 	beq.w	800b8de <HAL_RCCEx_GetPeriphCLKFreq+0x1b52>
 8009eae:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009eb2:	2801      	cmp	r0, #1
 8009eb4:	f171 0180 	sbcs.w	r1, r1, #128	@ 0x80
 8009eb8:	f082 827c 	bcs.w	800c3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009ebc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009ec0:	f1a1 0440 	sub.w	r4, r1, #64	@ 0x40
 8009ec4:	ea50 0104 	orrs.w	r1, r0, r4
 8009ec8:	f001 846a 	beq.w	800b7a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a14>
 8009ecc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009ed0:	2801      	cmp	r0, #1
 8009ed2:	f171 0140 	sbcs.w	r1, r1, #64	@ 0x40
 8009ed6:	f082 826d 	bcs.w	800c3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009eda:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009ede:	f1a1 0420 	sub.w	r4, r1, #32
 8009ee2:	ea50 0104 	orrs.w	r1, r0, r4
 8009ee6:	f001 83b4 	beq.w	800b652 <HAL_RCCEx_GetPeriphCLKFreq+0x18c6>
 8009eea:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009eee:	2801      	cmp	r0, #1
 8009ef0:	f171 0120 	sbcs.w	r1, r1, #32
 8009ef4:	f082 825e 	bcs.w	800c3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009ef8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009efc:	f1a1 0410 	sub.w	r4, r1, #16
 8009f00:	ea50 0104 	orrs.w	r1, r0, r4
 8009f04:	f002 8222 	beq.w	800c34c <HAL_RCCEx_GetPeriphCLKFreq+0x25c0>
 8009f08:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009f0c:	2801      	cmp	r0, #1
 8009f0e:	f171 0110 	sbcs.w	r1, r1, #16
 8009f12:	f082 824f 	bcs.w	800c3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009f16:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009f1a:	f1a1 0408 	sub.w	r4, r1, #8
 8009f1e:	ea50 0104 	orrs.w	r1, r0, r4
 8009f22:	f002 8198 	beq.w	800c256 <HAL_RCCEx_GetPeriphCLKFreq+0x24ca>
 8009f26:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009f2a:	2801      	cmp	r0, #1
 8009f2c:	f171 0108 	sbcs.w	r1, r1, #8
 8009f30:	f082 8240 	bcs.w	800c3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009f34:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009f38:	1f0c      	subs	r4, r1, #4
 8009f3a:	ea50 0104 	orrs.w	r1, r0, r4
 8009f3e:	f001 8614 	beq.w	800bb6a <HAL_RCCEx_GetPeriphCLKFreq+0x1dde>
 8009f42:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009f46:	2801      	cmp	r0, #1
 8009f48:	f171 0104 	sbcs.w	r1, r1, #4
 8009f4c:	f082 8232 	bcs.w	800c3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009f50:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009f54:	1e8c      	subs	r4, r1, #2
 8009f56:	ea50 0104 	orrs.w	r1, r0, r4
 8009f5a:	f002 810f 	beq.w	800c17c <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
 8009f5e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009f62:	2801      	cmp	r0, #1
 8009f64:	f171 0102 	sbcs.w	r1, r1, #2
 8009f68:	f082 8224 	bcs.w	800c3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009f6c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009f70:	1e4c      	subs	r4, r1, #1
 8009f72:	ea50 0104 	orrs.w	r1, r0, r4
 8009f76:	f002 809a 	beq.w	800c0ae <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
 8009f7a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009f7e:	2801      	cmp	r0, #1
 8009f80:	f171 0101 	sbcs.w	r1, r1, #1
 8009f84:	f082 8216 	bcs.w	800c3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009f88:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009f8c:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 8009f90:	4321      	orrs	r1, r4
 8009f92:	f002 8025 	beq.w	800bfe0 <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
 8009f96:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009f9a:	4cd6      	ldr	r4, [pc, #856]	@ (800a2f4 <HAL_RCCEx_GetPeriphCLKFreq+0x568>)
 8009f9c:	42a0      	cmp	r0, r4
 8009f9e:	f171 0100 	sbcs.w	r1, r1, #0
 8009fa2:	f082 8207 	bcs.w	800c3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009fa6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009faa:	f100 4440 	add.w	r4, r0, #3221225472	@ 0xc0000000
 8009fae:	4321      	orrs	r1, r4
 8009fb0:	f001 87a5 	beq.w	800befe <HAL_RCCEx_GetPeriphCLKFreq+0x2172>
 8009fb4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009fb8:	4ccf      	ldr	r4, [pc, #828]	@ (800a2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>)
 8009fba:	42a0      	cmp	r0, r4
 8009fbc:	f171 0100 	sbcs.w	r1, r1, #0
 8009fc0:	f082 81f8 	bcs.w	800c3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009fc4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009fc8:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
 8009fcc:	4321      	orrs	r1, r4
 8009fce:	f001 871d 	beq.w	800be0c <HAL_RCCEx_GetPeriphCLKFreq+0x2080>
 8009fd2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009fd6:	4cc9      	ldr	r4, [pc, #804]	@ (800a2fc <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8009fd8:	42a0      	cmp	r0, r4
 8009fda:	f171 0100 	sbcs.w	r1, r1, #0
 8009fde:	f082 81e9 	bcs.w	800c3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009fe2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009fe6:	f100 4470 	add.w	r4, r0, #4026531840	@ 0xf0000000
 8009fea:	4321      	orrs	r1, r4
 8009fec:	f001 8666 	beq.w	800bcbc <HAL_RCCEx_GetPeriphCLKFreq+0x1f30>
 8009ff0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009ff4:	4cc2      	ldr	r4, [pc, #776]	@ (800a300 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8009ff6:	42a0      	cmp	r0, r4
 8009ff8:	f171 0100 	sbcs.w	r1, r1, #0
 8009ffc:	f082 81da 	bcs.w	800c3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800a000:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a004:	f100 4478 	add.w	r4, r0, #4160749568	@ 0xf8000000
 800a008:	4321      	orrs	r1, r4
 800a00a:	f001 85de 	beq.w	800bbca <HAL_RCCEx_GetPeriphCLKFreq+0x1e3e>
 800a00e:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a012:	4cbc      	ldr	r4, [pc, #752]	@ (800a304 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 800a014:	42a0      	cmp	r0, r4
 800a016:	f171 0100 	sbcs.w	r1, r1, #0
 800a01a:	f082 81cb 	bcs.w	800c3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800a01e:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a022:	f100 447c 	add.w	r4, r0, #4227858432	@ 0xfc000000
 800a026:	4321      	orrs	r1, r4
 800a028:	f002 814a 	beq.w	800c2c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2534>
 800a02c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a030:	4cb5      	ldr	r4, [pc, #724]	@ (800a308 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 800a032:	42a0      	cmp	r0, r4
 800a034:	f171 0100 	sbcs.w	r1, r1, #0
 800a038:	f082 81bc 	bcs.w	800c3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800a03c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a040:	f5a0 0480 	sub.w	r4, r0, #4194304	@ 0x400000
 800a044:	4321      	orrs	r1, r4
 800a046:	f000 826b 	beq.w	800a520 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 800a04a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a04e:	4caf      	ldr	r4, [pc, #700]	@ (800a30c <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 800a050:	42a0      	cmp	r0, r4
 800a052:	f171 0100 	sbcs.w	r1, r1, #0
 800a056:	f082 81ad 	bcs.w	800c3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800a05a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a05e:	f5a0 1400 	sub.w	r4, r0, #2097152	@ 0x200000
 800a062:	4321      	orrs	r1, r4
 800a064:	f000 87e9 	beq.w	800b03a <HAL_RCCEx_GetPeriphCLKFreq+0x12ae>
 800a068:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a06c:	4ca8      	ldr	r4, [pc, #672]	@ (800a310 <HAL_RCCEx_GetPeriphCLKFreq+0x584>)
 800a06e:	42a0      	cmp	r0, r4
 800a070:	f171 0100 	sbcs.w	r1, r1, #0
 800a074:	f082 819e 	bcs.w	800c3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800a078:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a07c:	f5a0 1480 	sub.w	r4, r0, #1048576	@ 0x100000
 800a080:	4321      	orrs	r1, r4
 800a082:	f000 81ce 	beq.w	800a422 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 800a086:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a08a:	4ca2      	ldr	r4, [pc, #648]	@ (800a314 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800a08c:	42a0      	cmp	r0, r4
 800a08e:	f171 0100 	sbcs.w	r1, r1, #0
 800a092:	f082 818f 	bcs.w	800c3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800a096:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a09a:	f5a0 2400 	sub.w	r4, r0, #524288	@ 0x80000
 800a09e:	4321      	orrs	r1, r4
 800a0a0:	f000 8140 	beq.w	800a324 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
 800a0a4:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a0a8:	4c9b      	ldr	r4, [pc, #620]	@ (800a318 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a0aa:	42a0      	cmp	r0, r4
 800a0ac:	f171 0100 	sbcs.w	r1, r1, #0
 800a0b0:	f082 8180 	bcs.w	800c3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800a0b4:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a0b8:	f5a0 2480 	sub.w	r4, r0, #262144	@ 0x40000
 800a0bc:	4321      	orrs	r1, r4
 800a0be:	f001 8229 	beq.w	800b514 <HAL_RCCEx_GetPeriphCLKFreq+0x1788>
 800a0c2:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a0c6:	4c95      	ldr	r4, [pc, #596]	@ (800a31c <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a0c8:	42a0      	cmp	r0, r4
 800a0ca:	f171 0100 	sbcs.w	r1, r1, #0
 800a0ce:	f082 8171 	bcs.w	800c3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800a0d2:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a0d6:	f5a0 3400 	sub.w	r4, r0, #131072	@ 0x20000
 800a0da:	4321      	orrs	r1, r4
 800a0dc:	f001 8173 	beq.w	800b3c6 <HAL_RCCEx_GetPeriphCLKFreq+0x163a>
 800a0e0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a0e4:	4c8e      	ldr	r4, [pc, #568]	@ (800a320 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800a0e6:	42a0      	cmp	r0, r4
 800a0e8:	f171 0100 	sbcs.w	r1, r1, #0
 800a0ec:	f082 8162 	bcs.w	800c3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800a0f0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a0f4:	f5a0 3480 	sub.w	r4, r0, #65536	@ 0x10000
 800a0f8:	4321      	orrs	r1, r4
 800a0fa:	f001 8130 	beq.w	800b35e <HAL_RCCEx_GetPeriphCLKFreq+0x15d2>
 800a0fe:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a102:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
 800a106:	f171 0100 	sbcs.w	r1, r1, #0
 800a10a:	f082 8153 	bcs.w	800c3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800a10e:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a112:	f5a0 4400 	sub.w	r4, r0, #32768	@ 0x8000
 800a116:	4321      	orrs	r1, r4
 800a118:	f001 8093 	beq.w	800b242 <HAL_RCCEx_GetPeriphCLKFreq+0x14b6>
 800a11c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a120:	f248 0401 	movw	r4, #32769	@ 0x8001
 800a124:	42a0      	cmp	r0, r4
 800a126:	f171 0100 	sbcs.w	r1, r1, #0
 800a12a:	f082 8143 	bcs.w	800c3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800a12e:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a132:	f5a0 4480 	sub.w	r4, r0, #16384	@ 0x4000
 800a136:	4321      	orrs	r1, r4
 800a138:	f001 8040 	beq.w	800b1bc <HAL_RCCEx_GetPeriphCLKFreq+0x1430>
 800a13c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a140:	f244 0401 	movw	r4, #16385	@ 0x4001
 800a144:	42a0      	cmp	r0, r4
 800a146:	f171 0100 	sbcs.w	r1, r1, #0
 800a14a:	f082 8133 	bcs.w	800c3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800a14e:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a152:	f5a0 5400 	sub.w	r4, r0, #8192	@ 0x2000
 800a156:	4321      	orrs	r1, r4
 800a158:	f000 87ed 	beq.w	800b136 <HAL_RCCEx_GetPeriphCLKFreq+0x13aa>
 800a15c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a160:	f242 0401 	movw	r4, #8193	@ 0x2001
 800a164:	42a0      	cmp	r0, r4
 800a166:	f171 0100 	sbcs.w	r1, r1, #0
 800a16a:	f082 8123 	bcs.w	800c3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800a16e:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a172:	f5a0 5480 	sub.w	r4, r0, #4096	@ 0x1000
 800a176:	4321      	orrs	r1, r4
 800a178:	f000 86f9 	beq.w	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
 800a17c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a180:	f241 0401 	movw	r4, #4097	@ 0x1001
 800a184:	42a0      	cmp	r0, r4
 800a186:	f171 0100 	sbcs.w	r1, r1, #0
 800a18a:	f082 8113 	bcs.w	800c3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800a18e:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a192:	f5a0 6400 	sub.w	r4, r0, #2048	@ 0x800
 800a196:	4321      	orrs	r1, r4
 800a198:	f000 8683 	beq.w	800aea2 <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
 800a19c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a1a0:	f640 0401 	movw	r4, #2049	@ 0x801
 800a1a4:	42a0      	cmp	r0, r4
 800a1a6:	f171 0100 	sbcs.w	r1, r1, #0
 800a1aa:	f082 8103 	bcs.w	800c3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800a1ae:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a1b2:	f5a0 6480 	sub.w	r4, r0, #1024	@ 0x400
 800a1b6:	4321      	orrs	r1, r4
 800a1b8:	f000 860d 	beq.w	800add6 <HAL_RCCEx_GetPeriphCLKFreq+0x104a>
 800a1bc:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a1c0:	f240 4401 	movw	r4, #1025	@ 0x401
 800a1c4:	42a0      	cmp	r0, r4
 800a1c6:	f171 0100 	sbcs.w	r1, r1, #0
 800a1ca:	f082 80f3 	bcs.w	800c3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800a1ce:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a1d2:	f5a0 7400 	sub.w	r4, r0, #512	@ 0x200
 800a1d6:	4321      	orrs	r1, r4
 800a1d8:	f000 858b 	beq.w	800acf2 <HAL_RCCEx_GetPeriphCLKFreq+0xf66>
 800a1dc:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a1e0:	f240 2401 	movw	r4, #513	@ 0x201
 800a1e4:	42a0      	cmp	r0, r4
 800a1e6:	f171 0100 	sbcs.w	r1, r1, #0
 800a1ea:	f082 80e3 	bcs.w	800c3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800a1ee:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a1f2:	f5a0 7480 	sub.w	r4, r0, #256	@ 0x100
 800a1f6:	4321      	orrs	r1, r4
 800a1f8:	f000 8510 	beq.w	800ac1c <HAL_RCCEx_GetPeriphCLKFreq+0xe90>
 800a1fc:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a200:	f240 1401 	movw	r4, #257	@ 0x101
 800a204:	42a0      	cmp	r0, r4
 800a206:	f171 0100 	sbcs.w	r1, r1, #0
 800a20a:	f082 80d3 	bcs.w	800c3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800a20e:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a212:	f1a0 0480 	sub.w	r4, r0, #128	@ 0x80
 800a216:	4321      	orrs	r1, r4
 800a218:	f000 8495 	beq.w	800ab46 <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
 800a21c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a220:	2881      	cmp	r0, #129	@ 0x81
 800a222:	f171 0100 	sbcs.w	r1, r1, #0
 800a226:	f082 80c5 	bcs.w	800c3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800a22a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a22e:	2821      	cmp	r0, #33	@ 0x21
 800a230:	f171 0100 	sbcs.w	r1, r1, #0
 800a234:	d254      	bcs.n	800a2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 800a236:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a23a:	4301      	orrs	r1, r0
 800a23c:	f002 80ba 	beq.w	800c3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800a240:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a244:	1e42      	subs	r2, r0, #1
 800a246:	f141 33ff 	adc.w	r3, r1, #4294967295
 800a24a:	2a20      	cmp	r2, #32
 800a24c:	f173 0100 	sbcs.w	r1, r3, #0
 800a250:	f082 80b0 	bcs.w	800c3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800a254:	2a1f      	cmp	r2, #31
 800a256:	f202 80ad 	bhi.w	800c3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800a25a:	a101      	add	r1, pc, #4	@ (adr r1, 800a260 <HAL_RCCEx_GetPeriphCLKFreq+0x4d4>)
 800a25c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a260:	0800a565 	.word	0x0800a565
 800a264:	0800a645 	.word	0x0800a645
 800a268:	0800c3b5 	.word	0x0800c3b5
 800a26c:	0800a705 	.word	0x0800a705
 800a270:	0800c3b5 	.word	0x0800c3b5
 800a274:	0800c3b5 	.word	0x0800c3b5
 800a278:	0800c3b5 	.word	0x0800c3b5
 800a27c:	0800a7d5 	.word	0x0800a7d5
 800a280:	0800c3b5 	.word	0x0800c3b5
 800a284:	0800c3b5 	.word	0x0800c3b5
 800a288:	0800c3b5 	.word	0x0800c3b5
 800a28c:	0800c3b5 	.word	0x0800c3b5
 800a290:	0800c3b5 	.word	0x0800c3b5
 800a294:	0800c3b5 	.word	0x0800c3b5
 800a298:	0800c3b5 	.word	0x0800c3b5
 800a29c:	0800a8b7 	.word	0x0800a8b7
 800a2a0:	0800c3b5 	.word	0x0800c3b5
 800a2a4:	0800c3b5 	.word	0x0800c3b5
 800a2a8:	0800c3b5 	.word	0x0800c3b5
 800a2ac:	0800c3b5 	.word	0x0800c3b5
 800a2b0:	0800c3b5 	.word	0x0800c3b5
 800a2b4:	0800c3b5 	.word	0x0800c3b5
 800a2b8:	0800c3b5 	.word	0x0800c3b5
 800a2bc:	0800c3b5 	.word	0x0800c3b5
 800a2c0:	0800c3b5 	.word	0x0800c3b5
 800a2c4:	0800c3b5 	.word	0x0800c3b5
 800a2c8:	0800c3b5 	.word	0x0800c3b5
 800a2cc:	0800c3b5 	.word	0x0800c3b5
 800a2d0:	0800c3b5 	.word	0x0800c3b5
 800a2d4:	0800c3b5 	.word	0x0800c3b5
 800a2d8:	0800c3b5 	.word	0x0800c3b5
 800a2dc:	0800a98d 	.word	0x0800a98d
 800a2e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a2e4:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 800a2e8:	430b      	orrs	r3, r1
 800a2ea:	f000 83ba 	beq.w	800aa62 <HAL_RCCEx_GetPeriphCLKFreq+0xcd6>
 800a2ee:	f002 b861 	b.w	800c3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800a2f2:	bf00      	nop
 800a2f4:	80000001 	.word	0x80000001
 800a2f8:	40000001 	.word	0x40000001
 800a2fc:	20000001 	.word	0x20000001
 800a300:	10000001 	.word	0x10000001
 800a304:	08000001 	.word	0x08000001
 800a308:	04000001 	.word	0x04000001
 800a30c:	00400001 	.word	0x00400001
 800a310:	00200001 	.word	0x00200001
 800a314:	00100001 	.word	0x00100001
 800a318:	00080001 	.word	0x00080001
 800a31c:	00040001 	.word	0x00040001
 800a320:	00020001 	.word	0x00020001
    {
#if defined (SAI1)
      case RCC_PERIPHCLK_SAI1:

        srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800a324:	4b9f      	ldr	r3, [pc, #636]	@ (800a5a4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800a326:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a32a:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800a32e:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800a330:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a332:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a336:	d036      	beq.n	800a3a6 <HAL_RCCEx_GetPeriphCLKFreq+0x61a>
 800a338:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a33a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a33e:	d86b      	bhi.n	800a418 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 800a340:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a342:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a346:	d02b      	beq.n	800a3a0 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800a348:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a34a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a34e:	d863      	bhi.n	800a418 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 800a350:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a352:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a356:	d01b      	beq.n	800a390 <HAL_RCCEx_GetPeriphCLKFreq+0x604>
 800a358:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a35a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a35e:	d85b      	bhi.n	800a418 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 800a360:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a362:	2b00      	cmp	r3, #0
 800a364:	d004      	beq.n	800a370 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
 800a366:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a368:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a36c:	d008      	beq.n	800a380 <HAL_RCCEx_GetPeriphCLKFreq+0x5f4>
 800a36e:	e053      	b.n	800a418 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
        {
          case RCC_SAI1CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a370:	f107 0320 	add.w	r3, r7, #32
 800a374:	4618      	mov	r0, r3
 800a376:	f7ff f8c5 	bl	8009504 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800a37a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a37c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a37e:	e04e      	b.n	800a41e <HAL_RCCEx_GetPeriphCLKFreq+0x692>
          }
          case RCC_SAI1CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a380:	f107 0314 	add.w	r3, r7, #20
 800a384:	4618      	mov	r0, r3
 800a386:	f7ff fa29 	bl	80097dc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800a38a:	697b      	ldr	r3, [r7, #20]
 800a38c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a38e:	e046      	b.n	800a41e <HAL_RCCEx_GetPeriphCLKFreq+0x692>
          }
          case RCC_SAI1CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a390:	f107 0308 	add.w	r3, r7, #8
 800a394:	4618      	mov	r0, r3
 800a396:	f7ff fb8d 	bl	8009ab4 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800a39a:	68bb      	ldr	r3, [r7, #8]
 800a39c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a39e:	e03e      	b.n	800a41e <HAL_RCCEx_GetPeriphCLKFreq+0x692>
          }
          case RCC_SAI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800a3a0:	4b81      	ldr	r3, [pc, #516]	@ (800a5a8 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 800a3a2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a3a4:	e03b      	b.n	800a41e <HAL_RCCEx_GetPeriphCLKFreq+0x692>
          }
          case RCC_SAI1CLKSOURCE_CLKP: /* CLKP is the clock source for SAI1 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a3a6:	4b7f      	ldr	r3, [pc, #508]	@ (800a5a4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800a3a8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a3ac:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800a3b0:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a3b2:	4b7c      	ldr	r3, [pc, #496]	@ (800a5a4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	f003 0302 	and.w	r3, r3, #2
 800a3ba:	2b02      	cmp	r3, #2
 800a3bc:	d10c      	bne.n	800a3d8 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 800a3be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d109      	bne.n	800a3d8 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a3c4:	4b77      	ldr	r3, [pc, #476]	@ (800a5a4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	08db      	lsrs	r3, r3, #3
 800a3ca:	f003 0303 	and.w	r3, r3, #3
 800a3ce:	4a77      	ldr	r2, [pc, #476]	@ (800a5ac <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 800a3d0:	fa22 f303 	lsr.w	r3, r2, r3
 800a3d4:	637b      	str	r3, [r7, #52]	@ 0x34
 800a3d6:	e01e      	b.n	800a416 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a3d8:	4b72      	ldr	r3, [pc, #456]	@ (800a5a4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a3e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a3e4:	d106      	bne.n	800a3f4 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
 800a3e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a3e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a3ec:	d102      	bne.n	800a3f4 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800a3ee:	4b70      	ldr	r3, [pc, #448]	@ (800a5b0 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 800a3f0:	637b      	str	r3, [r7, #52]	@ 0x34
 800a3f2:	e010      	b.n	800a416 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a3f4:	4b6b      	ldr	r3, [pc, #428]	@ (800a5a4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a3fc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a400:	d106      	bne.n	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800a402:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a404:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a408:	d102      	bne.n	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800a40a:	4b6a      	ldr	r3, [pc, #424]	@ (800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 800a40c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a40e:	e002      	b.n	800a416 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 800a410:	2300      	movs	r3, #0
 800a412:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800a414:	e003      	b.n	800a41e <HAL_RCCEx_GetPeriphCLKFreq+0x692>
 800a416:	e002      	b.n	800a41e <HAL_RCCEx_GetPeriphCLKFreq+0x692>
          }
          default :
          {
            frequency = 0U;
 800a418:	2300      	movs	r3, #0
 800a41a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a41c:	bf00      	nop
          }
        }
        break;
 800a41e:	f001 bfcc 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /*SAI1*/

#if defined(SAI2)
      case RCC_PERIPHCLK_SAI2:

        srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800a422:	4b60      	ldr	r3, [pc, #384]	@ (800a5a4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800a424:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a428:	f403 1360 	and.w	r3, r3, #3670016	@ 0x380000
 800a42c:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800a42e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a430:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a434:	d036      	beq.n	800a4a4 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 800a436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a438:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a43c:	d86b      	bhi.n	800a516 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
 800a43e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a440:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800a444:	d02b      	beq.n	800a49e <HAL_RCCEx_GetPeriphCLKFreq+0x712>
 800a446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a448:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800a44c:	d863      	bhi.n	800a516 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
 800a44e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a450:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a454:	d01b      	beq.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 800a456:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a458:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a45c:	d85b      	bhi.n	800a516 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
 800a45e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a460:	2b00      	cmp	r3, #0
 800a462:	d004      	beq.n	800a46e <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
 800a464:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a466:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800a46a:	d008      	beq.n	800a47e <HAL_RCCEx_GetPeriphCLKFreq+0x6f2>
 800a46c:	e053      	b.n	800a516 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
        {
          case RCC_SAI2CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a46e:	f107 0320 	add.w	r3, r7, #32
 800a472:	4618      	mov	r0, r3
 800a474:	f7ff f846 	bl	8009504 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800a478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a47a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a47c:	e04e      	b.n	800a51c <HAL_RCCEx_GetPeriphCLKFreq+0x790>
          }
          case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a47e:	f107 0314 	add.w	r3, r7, #20
 800a482:	4618      	mov	r0, r3
 800a484:	f7ff f9aa 	bl	80097dc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800a488:	697b      	ldr	r3, [r7, #20]
 800a48a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a48c:	e046      	b.n	800a51c <HAL_RCCEx_GetPeriphCLKFreq+0x790>
          }
          case RCC_SAI2CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a48e:	f107 0308 	add.w	r3, r7, #8
 800a492:	4618      	mov	r0, r3
 800a494:	f7ff fb0e 	bl	8009ab4 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800a498:	68bb      	ldr	r3, [r7, #8]
 800a49a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a49c:	e03e      	b.n	800a51c <HAL_RCCEx_GetPeriphCLKFreq+0x790>
          }
          case RCC_SAI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800a49e:	4b42      	ldr	r3, [pc, #264]	@ (800a5a8 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 800a4a0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a4a2:	e03b      	b.n	800a51c <HAL_RCCEx_GetPeriphCLKFreq+0x790>
          }
          case RCC_SAI2CLKSOURCE_CLKP: /* CLKP is the clock source for SAI2 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a4a4:	4b3f      	ldr	r3, [pc, #252]	@ (800a5a4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800a4a6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a4aa:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800a4ae:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a4b0:	4b3c      	ldr	r3, [pc, #240]	@ (800a5a4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	f003 0302 	and.w	r3, r3, #2
 800a4b8:	2b02      	cmp	r3, #2
 800a4ba:	d10c      	bne.n	800a4d6 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
 800a4bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d109      	bne.n	800a4d6 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a4c2:	4b38      	ldr	r3, [pc, #224]	@ (800a5a4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	08db      	lsrs	r3, r3, #3
 800a4c8:	f003 0303 	and.w	r3, r3, #3
 800a4cc:	4a37      	ldr	r2, [pc, #220]	@ (800a5ac <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 800a4ce:	fa22 f303 	lsr.w	r3, r2, r3
 800a4d2:	637b      	str	r3, [r7, #52]	@ 0x34
 800a4d4:	e01e      	b.n	800a514 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a4d6:	4b33      	ldr	r3, [pc, #204]	@ (800a5a4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a4de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a4e2:	d106      	bne.n	800a4f2 <HAL_RCCEx_GetPeriphCLKFreq+0x766>
 800a4e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a4e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a4ea:	d102      	bne.n	800a4f2 <HAL_RCCEx_GetPeriphCLKFreq+0x766>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800a4ec:	4b30      	ldr	r3, [pc, #192]	@ (800a5b0 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 800a4ee:	637b      	str	r3, [r7, #52]	@ 0x34
 800a4f0:	e010      	b.n	800a514 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a4f2:	4b2c      	ldr	r3, [pc, #176]	@ (800a5a4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a4fa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a4fe:	d106      	bne.n	800a50e <HAL_RCCEx_GetPeriphCLKFreq+0x782>
 800a500:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a502:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a506:	d102      	bne.n	800a50e <HAL_RCCEx_GetPeriphCLKFreq+0x782>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800a508:	4b2a      	ldr	r3, [pc, #168]	@ (800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 800a50a:	637b      	str	r3, [r7, #52]	@ 0x34
 800a50c:	e002      	b.n	800a514 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 800a50e:	2300      	movs	r3, #0
 800a510:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800a512:	e003      	b.n	800a51c <HAL_RCCEx_GetPeriphCLKFreq+0x790>
 800a514:	e002      	b.n	800a51c <HAL_RCCEx_GetPeriphCLKFreq+0x790>
          }
          default :
          {
            frequency = 0U;
 800a516:	2300      	movs	r3, #0
 800a518:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a51a:	bf00      	nop
          }
        }
        break;
 800a51c:	f001 bf4d 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* SAI2 */

#if defined(SDMMC1)
      case RCC_PERIPHCLK_SDMMC1:
        srcclk = __HAL_RCC_GET_SDMMC1_SOURCE();
 800a520:	4b20      	ldr	r3, [pc, #128]	@ (800a5a4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800a522:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800a526:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a52a:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC1CLKSOURCE_PLL1Q)
 800a52c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d108      	bne.n	800a544 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a532:	f107 0320 	add.w	r3, r7, #32
 800a536:	4618      	mov	r0, r3
 800a538:	f7fe ffe4 	bl	8009504 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a53c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a53e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800a540:	f001 bf3b 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk == RCC_SDMMC1CLKSOURCE_PLL2R)
 800a544:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a546:	2b40      	cmp	r3, #64	@ 0x40
 800a548:	d108      	bne.n	800a55c <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a54a:	f107 0314 	add.w	r3, r7, #20
 800a54e:	4618      	mov	r0, r3
 800a550:	f7ff f944 	bl	80097dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800a554:	69fb      	ldr	r3, [r7, #28]
 800a556:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a558:	f001 bf2f 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
          frequency = 0U;
 800a55c:	2300      	movs	r3, #0
 800a55e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a560:	f001 bf2b 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        break;
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800a564:	4b0f      	ldr	r3, [pc, #60]	@ (800a5a4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800a566:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800a56a:	f003 0307 	and.w	r3, r3, #7
 800a56e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 800a570:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a572:	2b00      	cmp	r3, #0
 800a574:	d104      	bne.n	800a580 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 800a576:	f7fd f853 	bl	8007620 <HAL_RCC_GetPCLK2Freq>
 800a57a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 800a57c:	f001 bf1d 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 800a580:	4b08      	ldr	r3, [pc, #32]	@ (800a5a4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a588:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a58c:	d114      	bne.n	800a5b8 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
 800a58e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a590:	2b01      	cmp	r3, #1
 800a592:	d111      	bne.n	800a5b8 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a594:	f107 0314 	add.w	r3, r7, #20
 800a598:	4618      	mov	r0, r3
 800a59a:	f7ff f91f 	bl	80097dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a59e:	69bb      	ldr	r3, [r7, #24]
 800a5a0:	637b      	str	r3, [r7, #52]	@ 0x34
 800a5a2:	e04d      	b.n	800a640 <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
 800a5a4:	44020c00 	.word	0x44020c00
 800a5a8:	00bb8000 	.word	0x00bb8000
 800a5ac:	03d09000 	.word	0x03d09000
 800a5b0:	003d0900 	.word	0x003d0900
 800a5b4:	017d7840 	.word	0x017d7840
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL3Q))
 800a5b8:	4ba0      	ldr	r3, [pc, #640]	@ (800a83c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a5c0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a5c4:	d10a      	bne.n	800a5dc <HAL_RCCEx_GetPeriphCLKFreq+0x850>
 800a5c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5c8:	2b02      	cmp	r3, #2
 800a5ca:	d107      	bne.n	800a5dc <HAL_RCCEx_GetPeriphCLKFreq+0x850>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a5cc:	f107 0308 	add.w	r3, r7, #8
 800a5d0:	4618      	mov	r0, r3
 800a5d2:	f7ff fa6f 	bl	8009ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	637b      	str	r3, [r7, #52]	@ 0x34
 800a5da:	e031      	b.n	800a640 <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 800a5dc:	4b97      	ldr	r3, [pc, #604]	@ (800a83c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	f003 0302 	and.w	r3, r3, #2
 800a5e4:	2b02      	cmp	r3, #2
 800a5e6:	d10c      	bne.n	800a602 <HAL_RCCEx_GetPeriphCLKFreq+0x876>
 800a5e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5ea:	2b03      	cmp	r3, #3
 800a5ec:	d109      	bne.n	800a602 <HAL_RCCEx_GetPeriphCLKFreq+0x876>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a5ee:	4b93      	ldr	r3, [pc, #588]	@ (800a83c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	08db      	lsrs	r3, r3, #3
 800a5f4:	f003 0303 	and.w	r3, r3, #3
 800a5f8:	4a91      	ldr	r2, [pc, #580]	@ (800a840 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 800a5fa:	fa22 f303 	lsr.w	r3, r2, r3
 800a5fe:	637b      	str	r3, [r7, #52]	@ 0x34
 800a600:	e01e      	b.n	800a640 <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 800a602:	4b8e      	ldr	r3, [pc, #568]	@ (800a83c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a60a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a60e:	d105      	bne.n	800a61c <HAL_RCCEx_GetPeriphCLKFreq+0x890>
 800a610:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a612:	2b04      	cmp	r3, #4
 800a614:	d102      	bne.n	800a61c <HAL_RCCEx_GetPeriphCLKFreq+0x890>
          frequency = CSI_VALUE;
 800a616:	4b8b      	ldr	r3, [pc, #556]	@ (800a844 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800a618:	637b      	str	r3, [r7, #52]	@ 0x34
 800a61a:	e011      	b.n	800a640 <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 800a61c:	4b87      	ldr	r3, [pc, #540]	@ (800a83c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a61e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a622:	f003 0302 	and.w	r3, r3, #2
 800a626:	2b02      	cmp	r3, #2
 800a628:	d106      	bne.n	800a638 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
 800a62a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a62c:	2b05      	cmp	r3, #5
 800a62e:	d103      	bne.n	800a638 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
          frequency = LSE_VALUE;
 800a630:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a634:	637b      	str	r3, [r7, #52]	@ 0x34
 800a636:	e003      	b.n	800a640 <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
          frequency = 0U;
 800a638:	2300      	movs	r3, #0
 800a63a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a63c:	f001 bebd 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800a640:	f001 bebb 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800a644:	4b7d      	ldr	r3, [pc, #500]	@ (800a83c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a646:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800a64a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a64e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 800a650:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a652:	2b00      	cmp	r3, #0
 800a654:	d104      	bne.n	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800a656:	f7fc ffcd 	bl	80075f4 <HAL_RCC_GetPCLK1Freq>
 800a65a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 800a65c:	f001 bead 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 800a660:	4b76      	ldr	r3, [pc, #472]	@ (800a83c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a668:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a66c:	d10a      	bne.n	800a684 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
 800a66e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a670:	2b08      	cmp	r3, #8
 800a672:	d107      	bne.n	800a684 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a674:	f107 0314 	add.w	r3, r7, #20
 800a678:	4618      	mov	r0, r3
 800a67a:	f7ff f8af 	bl	80097dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a67e:	69bb      	ldr	r3, [r7, #24]
 800a680:	637b      	str	r3, [r7, #52]	@ 0x34
 800a682:	e03d      	b.n	800a700 <HAL_RCCEx_GetPeriphCLKFreq+0x974>
        else if ((srcclk == RCC_USART2CLKSOURCE_PLL3Q))
 800a684:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a686:	2b10      	cmp	r3, #16
 800a688:	d108      	bne.n	800a69c <HAL_RCCEx_GetPeriphCLKFreq+0x910>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a68a:	f107 0308 	add.w	r3, r7, #8
 800a68e:	4618      	mov	r0, r3
 800a690:	f7ff fa10 	bl	8009ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a698:	f001 be8f 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 800a69c:	4b67      	ldr	r3, [pc, #412]	@ (800a83c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	f003 0302 	and.w	r3, r3, #2
 800a6a4:	2b02      	cmp	r3, #2
 800a6a6:	d10c      	bne.n	800a6c2 <HAL_RCCEx_GetPeriphCLKFreq+0x936>
 800a6a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6aa:	2b18      	cmp	r3, #24
 800a6ac:	d109      	bne.n	800a6c2 <HAL_RCCEx_GetPeriphCLKFreq+0x936>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a6ae:	4b63      	ldr	r3, [pc, #396]	@ (800a83c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	08db      	lsrs	r3, r3, #3
 800a6b4:	f003 0303 	and.w	r3, r3, #3
 800a6b8:	4a61      	ldr	r2, [pc, #388]	@ (800a840 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 800a6ba:	fa22 f303 	lsr.w	r3, r2, r3
 800a6be:	637b      	str	r3, [r7, #52]	@ 0x34
 800a6c0:	e01e      	b.n	800a700 <HAL_RCCEx_GetPeriphCLKFreq+0x974>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 800a6c2:	4b5e      	ldr	r3, [pc, #376]	@ (800a83c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a6ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a6ce:	d105      	bne.n	800a6dc <HAL_RCCEx_GetPeriphCLKFreq+0x950>
 800a6d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6d2:	2b20      	cmp	r3, #32
 800a6d4:	d102      	bne.n	800a6dc <HAL_RCCEx_GetPeriphCLKFreq+0x950>
          frequency = CSI_VALUE;
 800a6d6:	4b5b      	ldr	r3, [pc, #364]	@ (800a844 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800a6d8:	637b      	str	r3, [r7, #52]	@ 0x34
 800a6da:	e011      	b.n	800a700 <HAL_RCCEx_GetPeriphCLKFreq+0x974>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 800a6dc:	4b57      	ldr	r3, [pc, #348]	@ (800a83c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a6de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a6e2:	f003 0302 	and.w	r3, r3, #2
 800a6e6:	2b02      	cmp	r3, #2
 800a6e8:	d106      	bne.n	800a6f8 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>
 800a6ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6ec:	2b28      	cmp	r3, #40	@ 0x28
 800a6ee:	d103      	bne.n	800a6f8 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>
          frequency = LSE_VALUE;
 800a6f0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a6f4:	637b      	str	r3, [r7, #52]	@ 0x34
 800a6f6:	e003      	b.n	800a700 <HAL_RCCEx_GetPeriphCLKFreq+0x974>
          frequency = 0U;
 800a6f8:	2300      	movs	r3, #0
 800a6fa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a6fc:	f001 be5d 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800a700:	f001 be5b 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800a704:	4b4d      	ldr	r3, [pc, #308]	@ (800a83c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a706:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800a70a:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800a70e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 800a710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a712:	2b00      	cmp	r3, #0
 800a714:	d104      	bne.n	800a720 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800a716:	f7fc ff6d 	bl	80075f4 <HAL_RCC_GetPCLK1Freq>
 800a71a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 800a71c:	f001 be4d 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 800a720:	4b46      	ldr	r3, [pc, #280]	@ (800a83c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a728:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a72c:	d10a      	bne.n	800a744 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800a72e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a730:	2b40      	cmp	r3, #64	@ 0x40
 800a732:	d107      	bne.n	800a744 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a734:	f107 0314 	add.w	r3, r7, #20
 800a738:	4618      	mov	r0, r3
 800a73a:	f7ff f84f 	bl	80097dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a73e:	69bb      	ldr	r3, [r7, #24]
 800a740:	637b      	str	r3, [r7, #52]	@ 0x34
 800a742:	e045      	b.n	800a7d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL3Q))
 800a744:	4b3d      	ldr	r3, [pc, #244]	@ (800a83c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a74c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a750:	d10a      	bne.n	800a768 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800a752:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a754:	2b80      	cmp	r3, #128	@ 0x80
 800a756:	d107      	bne.n	800a768 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a758:	f107 0308 	add.w	r3, r7, #8
 800a75c:	4618      	mov	r0, r3
 800a75e:	f7ff f9a9 	bl	8009ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	637b      	str	r3, [r7, #52]	@ 0x34
 800a766:	e033      	b.n	800a7d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 800a768:	4b34      	ldr	r3, [pc, #208]	@ (800a83c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	f003 0302 	and.w	r3, r3, #2
 800a770:	2b02      	cmp	r3, #2
 800a772:	d10c      	bne.n	800a78e <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800a774:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a776:	2bc0      	cmp	r3, #192	@ 0xc0
 800a778:	d109      	bne.n	800a78e <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a77a:	4b30      	ldr	r3, [pc, #192]	@ (800a83c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	08db      	lsrs	r3, r3, #3
 800a780:	f003 0303 	and.w	r3, r3, #3
 800a784:	4a2e      	ldr	r2, [pc, #184]	@ (800a840 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 800a786:	fa22 f303 	lsr.w	r3, r2, r3
 800a78a:	637b      	str	r3, [r7, #52]	@ 0x34
 800a78c:	e020      	b.n	800a7d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 800a78e:	4b2b      	ldr	r3, [pc, #172]	@ (800a83c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a796:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a79a:	d106      	bne.n	800a7aa <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
 800a79c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a79e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a7a2:	d102      	bne.n	800a7aa <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
          frequency = CSI_VALUE;
 800a7a4:	4b27      	ldr	r3, [pc, #156]	@ (800a844 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800a7a6:	637b      	str	r3, [r7, #52]	@ 0x34
 800a7a8:	e012      	b.n	800a7d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 800a7aa:	4b24      	ldr	r3, [pc, #144]	@ (800a83c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a7ac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a7b0:	f003 0302 	and.w	r3, r3, #2
 800a7b4:	2b02      	cmp	r3, #2
 800a7b6:	d107      	bne.n	800a7c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>
 800a7b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7ba:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800a7be:	d103      	bne.n	800a7c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>
          frequency = LSE_VALUE;
 800a7c0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a7c4:	637b      	str	r3, [r7, #52]	@ 0x34
 800a7c6:	e003      	b.n	800a7d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
          frequency = 0U;
 800a7c8:	2300      	movs	r3, #0
 800a7ca:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a7cc:	f001 bdf5 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800a7d0:	f001 bdf3 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

#if defined(UART4)
      case RCC_PERIPHCLK_UART4:
        /* Get the current UART4 source */
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800a7d4:	4b19      	ldr	r3, [pc, #100]	@ (800a83c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a7d6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800a7da:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 800a7de:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 800a7e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d104      	bne.n	800a7f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800a7e6:	f7fc ff05 	bl	80075f4 <HAL_RCC_GetPCLK1Freq>
 800a7ea:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART4 */
        else
        {
          frequency = 0U;
        }
        break;
 800a7ec:	f001 bde5 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL2Q))
 800a7f0:	4b12      	ldr	r3, [pc, #72]	@ (800a83c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a7f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a7fc:	d10b      	bne.n	800a816 <HAL_RCCEx_GetPeriphCLKFreq+0xa8a>
 800a7fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a800:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a804:	d107      	bne.n	800a816 <HAL_RCCEx_GetPeriphCLKFreq+0xa8a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a806:	f107 0314 	add.w	r3, r7, #20
 800a80a:	4618      	mov	r0, r3
 800a80c:	f7fe ffe6 	bl	80097dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a810:	69bb      	ldr	r3, [r7, #24]
 800a812:	637b      	str	r3, [r7, #52]	@ 0x34
 800a814:	e04d      	b.n	800a8b2 <HAL_RCCEx_GetPeriphCLKFreq+0xb26>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL3Q))
 800a816:	4b09      	ldr	r3, [pc, #36]	@ (800a83c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a81e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a822:	d111      	bne.n	800a848 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
 800a824:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a826:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a82a:	d10d      	bne.n	800a848 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a82c:	f107 0308 	add.w	r3, r7, #8
 800a830:	4618      	mov	r0, r3
 800a832:	f7ff f93f 	bl	8009ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	637b      	str	r3, [r7, #52]	@ 0x34
 800a83a:	e03a      	b.n	800a8b2 <HAL_RCCEx_GetPeriphCLKFreq+0xb26>
 800a83c:	44020c00 	.word	0x44020c00
 800a840:	03d09000 	.word	0x03d09000
 800a844:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 800a848:	4ba0      	ldr	r3, [pc, #640]	@ (800aacc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	f003 0302 	and.w	r3, r3, #2
 800a850:	2b02      	cmp	r3, #2
 800a852:	d10d      	bne.n	800a870 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800a854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a856:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800a85a:	d109      	bne.n	800a870 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a85c:	4b9b      	ldr	r3, [pc, #620]	@ (800aacc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	08db      	lsrs	r3, r3, #3
 800a862:	f003 0303 	and.w	r3, r3, #3
 800a866:	4a9a      	ldr	r2, [pc, #616]	@ (800aad0 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 800a868:	fa22 f303 	lsr.w	r3, r2, r3
 800a86c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a86e:	e020      	b.n	800a8b2 <HAL_RCCEx_GetPeriphCLKFreq+0xb26>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_CSI))
 800a870:	4b96      	ldr	r3, [pc, #600]	@ (800aacc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a878:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a87c:	d106      	bne.n	800a88c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>
 800a87e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a880:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a884:	d102      	bne.n	800a88c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>
          frequency = CSI_VALUE;
 800a886:	4b93      	ldr	r3, [pc, #588]	@ (800aad4 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 800a888:	637b      	str	r3, [r7, #52]	@ 0x34
 800a88a:	e012      	b.n	800a8b2 <HAL_RCCEx_GetPeriphCLKFreq+0xb26>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 800a88c:	4b8f      	ldr	r3, [pc, #572]	@ (800aacc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800a88e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a892:	f003 0302 	and.w	r3, r3, #2
 800a896:	2b02      	cmp	r3, #2
 800a898:	d107      	bne.n	800a8aa <HAL_RCCEx_GetPeriphCLKFreq+0xb1e>
 800a89a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a89c:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800a8a0:	d103      	bne.n	800a8aa <HAL_RCCEx_GetPeriphCLKFreq+0xb1e>
          frequency = LSE_VALUE;
 800a8a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a8a6:	637b      	str	r3, [r7, #52]	@ 0x34
 800a8a8:	e003      	b.n	800a8b2 <HAL_RCCEx_GetPeriphCLKFreq+0xb26>
          frequency = 0U;
 800a8aa:	2300      	movs	r3, #0
 800a8ac:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a8ae:	f001 bd84 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800a8b2:	f001 bd82 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* UART4 */

#if defined(UART5)
      case RCC_PERIPHCLK_UART5:
        /* Get the current UART5 source */
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800a8b6:	4b85      	ldr	r3, [pc, #532]	@ (800aacc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800a8b8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800a8bc:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800a8c0:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 800a8c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d104      	bne.n	800a8d2 <HAL_RCCEx_GetPeriphCLKFreq+0xb46>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800a8c8:	f7fc fe94 	bl	80075f4 <HAL_RCC_GetPCLK1Freq>
 800a8cc:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART5 */
        else
        {
          frequency = 0U;
        }
        break;
 800a8ce:	f001 bd74 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL2Q))
 800a8d2:	4b7e      	ldr	r3, [pc, #504]	@ (800aacc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a8da:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a8de:	d10b      	bne.n	800a8f8 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 800a8e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a8e6:	d107      	bne.n	800a8f8 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a8e8:	f107 0314 	add.w	r3, r7, #20
 800a8ec:	4618      	mov	r0, r3
 800a8ee:	f7fe ff75 	bl	80097dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a8f2:	69bb      	ldr	r3, [r7, #24]
 800a8f4:	637b      	str	r3, [r7, #52]	@ 0x34
 800a8f6:	e047      	b.n	800a988 <HAL_RCCEx_GetPeriphCLKFreq+0xbfc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL3Q))
 800a8f8:	4b74      	ldr	r3, [pc, #464]	@ (800aacc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a900:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a904:	d10b      	bne.n	800a91e <HAL_RCCEx_GetPeriphCLKFreq+0xb92>
 800a906:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a908:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a90c:	d107      	bne.n	800a91e <HAL_RCCEx_GetPeriphCLKFreq+0xb92>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a90e:	f107 0308 	add.w	r3, r7, #8
 800a912:	4618      	mov	r0, r3
 800a914:	f7ff f8ce 	bl	8009ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	637b      	str	r3, [r7, #52]	@ 0x34
 800a91c:	e034      	b.n	800a988 <HAL_RCCEx_GetPeriphCLKFreq+0xbfc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 800a91e:	4b6b      	ldr	r3, [pc, #428]	@ (800aacc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	f003 0302 	and.w	r3, r3, #2
 800a926:	2b02      	cmp	r3, #2
 800a928:	d10d      	bne.n	800a946 <HAL_RCCEx_GetPeriphCLKFreq+0xbba>
 800a92a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a92c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a930:	d109      	bne.n	800a946 <HAL_RCCEx_GetPeriphCLKFreq+0xbba>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a932:	4b66      	ldr	r3, [pc, #408]	@ (800aacc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	08db      	lsrs	r3, r3, #3
 800a938:	f003 0303 	and.w	r3, r3, #3
 800a93c:	4a64      	ldr	r2, [pc, #400]	@ (800aad0 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 800a93e:	fa22 f303 	lsr.w	r3, r2, r3
 800a942:	637b      	str	r3, [r7, #52]	@ 0x34
 800a944:	e020      	b.n	800a988 <HAL_RCCEx_GetPeriphCLKFreq+0xbfc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_CSI))
 800a946:	4b61      	ldr	r3, [pc, #388]	@ (800aacc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a94e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a952:	d106      	bne.n	800a962 <HAL_RCCEx_GetPeriphCLKFreq+0xbd6>
 800a954:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a956:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a95a:	d102      	bne.n	800a962 <HAL_RCCEx_GetPeriphCLKFreq+0xbd6>
          frequency = CSI_VALUE;
 800a95c:	4b5d      	ldr	r3, [pc, #372]	@ (800aad4 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 800a95e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a960:	e012      	b.n	800a988 <HAL_RCCEx_GetPeriphCLKFreq+0xbfc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 800a962:	4b5a      	ldr	r3, [pc, #360]	@ (800aacc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800a964:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a968:	f003 0302 	and.w	r3, r3, #2
 800a96c:	2b02      	cmp	r3, #2
 800a96e:	d107      	bne.n	800a980 <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
 800a970:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a972:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800a976:	d103      	bne.n	800a980 <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
          frequency = LSE_VALUE;
 800a978:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a97c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a97e:	e003      	b.n	800a988 <HAL_RCCEx_GetPeriphCLKFreq+0xbfc>
          frequency = 0U;
 800a980:	2300      	movs	r3, #0
 800a982:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a984:	f001 bd19 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800a988:	f001 bd17 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* UART5 */

#if defined(USART6)
      case RCC_PERIPHCLK_USART6:
        /* Get the current USART6 source */
        srcclk = __HAL_RCC_GET_USART6_SOURCE();
 800a98c:	4b4f      	ldr	r3, [pc, #316]	@ (800aacc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800a98e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800a992:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 800a996:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 800a998:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d104      	bne.n	800a9a8 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800a99e:	f7fc fe29 	bl	80075f4 <HAL_RCC_GetPCLK1Freq>
 800a9a2:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART6 */
        else
        {
          frequency = 0U;
        }
        break;
 800a9a4:	f001 bd09 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL2Q))
 800a9a8:	4b48      	ldr	r3, [pc, #288]	@ (800aacc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a9b0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a9b4:	d10b      	bne.n	800a9ce <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
 800a9b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a9bc:	d107      	bne.n	800a9ce <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a9be:	f107 0314 	add.w	r3, r7, #20
 800a9c2:	4618      	mov	r0, r3
 800a9c4:	f7fe ff0a 	bl	80097dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a9c8:	69bb      	ldr	r3, [r7, #24]
 800a9ca:	637b      	str	r3, [r7, #52]	@ 0x34
 800a9cc:	e047      	b.n	800aa5e <HAL_RCCEx_GetPeriphCLKFreq+0xcd2>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL3Q))
 800a9ce:	4b3f      	ldr	r3, [pc, #252]	@ (800aacc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a9d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a9da:	d10b      	bne.n	800a9f4 <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
 800a9dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a9e2:	d107      	bne.n	800a9f4 <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a9e4:	f107 0308 	add.w	r3, r7, #8
 800a9e8:	4618      	mov	r0, r3
 800a9ea:	f7ff f863 	bl	8009ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a9ee:	68fb      	ldr	r3, [r7, #12]
 800a9f0:	637b      	str	r3, [r7, #52]	@ 0x34
 800a9f2:	e034      	b.n	800aa5e <HAL_RCCEx_GetPeriphCLKFreq+0xcd2>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 800a9f4:	4b35      	ldr	r3, [pc, #212]	@ (800aacc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800a9f6:	681b      	ldr	r3, [r3, #0]
 800a9f8:	f003 0302 	and.w	r3, r3, #2
 800a9fc:	2b02      	cmp	r3, #2
 800a9fe:	d10d      	bne.n	800aa1c <HAL_RCCEx_GetPeriphCLKFreq+0xc90>
 800aa00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa02:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800aa06:	d109      	bne.n	800aa1c <HAL_RCCEx_GetPeriphCLKFreq+0xc90>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800aa08:	4b30      	ldr	r3, [pc, #192]	@ (800aacc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	08db      	lsrs	r3, r3, #3
 800aa0e:	f003 0303 	and.w	r3, r3, #3
 800aa12:	4a2f      	ldr	r2, [pc, #188]	@ (800aad0 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 800aa14:	fa22 f303 	lsr.w	r3, r2, r3
 800aa18:	637b      	str	r3, [r7, #52]	@ 0x34
 800aa1a:	e020      	b.n	800aa5e <HAL_RCCEx_GetPeriphCLKFreq+0xcd2>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_CSI))
 800aa1c:	4b2b      	ldr	r3, [pc, #172]	@ (800aacc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800aa24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aa28:	d106      	bne.n	800aa38 <HAL_RCCEx_GetPeriphCLKFreq+0xcac>
 800aa2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa2c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aa30:	d102      	bne.n	800aa38 <HAL_RCCEx_GetPeriphCLKFreq+0xcac>
          frequency = CSI_VALUE;
 800aa32:	4b28      	ldr	r3, [pc, #160]	@ (800aad4 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 800aa34:	637b      	str	r3, [r7, #52]	@ 0x34
 800aa36:	e012      	b.n	800aa5e <HAL_RCCEx_GetPeriphCLKFreq+0xcd2>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 800aa38:	4b24      	ldr	r3, [pc, #144]	@ (800aacc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800aa3a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800aa3e:	f003 0302 	and.w	r3, r3, #2
 800aa42:	2b02      	cmp	r3, #2
 800aa44:	d107      	bne.n	800aa56 <HAL_RCCEx_GetPeriphCLKFreq+0xcca>
 800aa46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa48:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800aa4c:	d103      	bne.n	800aa56 <HAL_RCCEx_GetPeriphCLKFreq+0xcca>
          frequency = LSE_VALUE;
 800aa4e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800aa52:	637b      	str	r3, [r7, #52]	@ 0x34
 800aa54:	e003      	b.n	800aa5e <HAL_RCCEx_GetPeriphCLKFreq+0xcd2>
          frequency = 0U;
 800aa56:	2300      	movs	r3, #0
 800aa58:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800aa5a:	f001 bcae 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800aa5e:	f001 bcac 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* USART6 */

#if defined(UART7)
      case RCC_PERIPHCLK_UART7:
        /* Get the current UART7 source */
        srcclk = __HAL_RCC_GET_UART7_SOURCE();
 800aa62:	4b1a      	ldr	r3, [pc, #104]	@ (800aacc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800aa64:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800aa68:	f403 13e0 	and.w	r3, r3, #1835008	@ 0x1c0000
 800aa6c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART7CLKSOURCE_PCLK1)
 800aa6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d104      	bne.n	800aa7e <HAL_RCCEx_GetPeriphCLKFreq+0xcf2>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800aa74:	f7fc fdbe 	bl	80075f4 <HAL_RCC_GetPCLK1Freq>
 800aa78:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART7 */
        else
        {
          frequency = 0U;
        }
        break;
 800aa7a:	f001 bc9e 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL2Q))
 800aa7e:	4b13      	ldr	r3, [pc, #76]	@ (800aacc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800aa86:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800aa8a:	d10b      	bne.n	800aaa4 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>
 800aa8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa8e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800aa92:	d107      	bne.n	800aaa4 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aa94:	f107 0314 	add.w	r3, r7, #20
 800aa98:	4618      	mov	r0, r3
 800aa9a:	f7fe fe9f 	bl	80097dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800aa9e:	69bb      	ldr	r3, [r7, #24]
 800aaa0:	637b      	str	r3, [r7, #52]	@ 0x34
 800aaa2:	e04e      	b.n	800ab42 <HAL_RCCEx_GetPeriphCLKFreq+0xdb6>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL3Q))
 800aaa4:	4b09      	ldr	r3, [pc, #36]	@ (800aacc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800aaac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aab0:	d112      	bne.n	800aad8 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
 800aab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aab4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800aab8:	d10e      	bne.n	800aad8 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aaba:	f107 0308 	add.w	r3, r7, #8
 800aabe:	4618      	mov	r0, r3
 800aac0:	f7fe fff8 	bl	8009ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	637b      	str	r3, [r7, #52]	@ 0x34
 800aac8:	e03b      	b.n	800ab42 <HAL_RCCEx_GetPeriphCLKFreq+0xdb6>
 800aaca:	bf00      	nop
 800aacc:	44020c00 	.word	0x44020c00
 800aad0:	03d09000 	.word	0x03d09000
 800aad4:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_HSI))
 800aad8:	4ba0      	ldr	r3, [pc, #640]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	f003 0302 	and.w	r3, r3, #2
 800aae0:	2b02      	cmp	r3, #2
 800aae2:	d10d      	bne.n	800ab00 <HAL_RCCEx_GetPeriphCLKFreq+0xd74>
 800aae4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aae6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800aaea:	d109      	bne.n	800ab00 <HAL_RCCEx_GetPeriphCLKFreq+0xd74>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800aaec:	4b9b      	ldr	r3, [pc, #620]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	08db      	lsrs	r3, r3, #3
 800aaf2:	f003 0303 	and.w	r3, r3, #3
 800aaf6:	4a9a      	ldr	r2, [pc, #616]	@ (800ad60 <HAL_RCCEx_GetPeriphCLKFreq+0xfd4>)
 800aaf8:	fa22 f303 	lsr.w	r3, r2, r3
 800aafc:	637b      	str	r3, [r7, #52]	@ 0x34
 800aafe:	e020      	b.n	800ab42 <HAL_RCCEx_GetPeriphCLKFreq+0xdb6>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_CSI))
 800ab00:	4b96      	ldr	r3, [pc, #600]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ab08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ab0c:	d106      	bne.n	800ab1c <HAL_RCCEx_GetPeriphCLKFreq+0xd90>
 800ab0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab10:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ab14:	d102      	bne.n	800ab1c <HAL_RCCEx_GetPeriphCLKFreq+0xd90>
          frequency = CSI_VALUE;
 800ab16:	4b93      	ldr	r3, [pc, #588]	@ (800ad64 <HAL_RCCEx_GetPeriphCLKFreq+0xfd8>)
 800ab18:	637b      	str	r3, [r7, #52]	@ 0x34
 800ab1a:	e012      	b.n	800ab42 <HAL_RCCEx_GetPeriphCLKFreq+0xdb6>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART7CLKSOURCE_LSE))
 800ab1c:	4b8f      	ldr	r3, [pc, #572]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800ab1e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800ab22:	f003 0302 	and.w	r3, r3, #2
 800ab26:	2b02      	cmp	r3, #2
 800ab28:	d107      	bne.n	800ab3a <HAL_RCCEx_GetPeriphCLKFreq+0xdae>
 800ab2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab2c:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800ab30:	d103      	bne.n	800ab3a <HAL_RCCEx_GetPeriphCLKFreq+0xdae>
          frequency = LSE_VALUE;
 800ab32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ab36:	637b      	str	r3, [r7, #52]	@ 0x34
 800ab38:	e003      	b.n	800ab42 <HAL_RCCEx_GetPeriphCLKFreq+0xdb6>
          frequency = 0U;
 800ab3a:	2300      	movs	r3, #0
 800ab3c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ab3e:	f001 bc3c 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800ab42:	f001 bc3a 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* UART7 */

#if defined(UART8)
      case RCC_PERIPHCLK_UART8:
        /* Get the current UART8 source */
        srcclk = __HAL_RCC_GET_UART8_SOURCE();
 800ab46:	4b85      	ldr	r3, [pc, #532]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800ab48:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800ab4c:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800ab50:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART8CLKSOURCE_PCLK1)
 800ab52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d104      	bne.n	800ab62 <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800ab58:	f7fc fd4c 	bl	80075f4 <HAL_RCC_GetPCLK1Freq>
 800ab5c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART8 */
        else
        {
          frequency = 0U;
        }
        break;
 800ab5e:	f001 bc2c 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL2Q))
 800ab62:	4b7e      	ldr	r3, [pc, #504]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ab6a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ab6e:	d10b      	bne.n	800ab88 <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
 800ab70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab72:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ab76:	d107      	bne.n	800ab88 <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ab78:	f107 0314 	add.w	r3, r7, #20
 800ab7c:	4618      	mov	r0, r3
 800ab7e:	f7fe fe2d 	bl	80097dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800ab82:	69bb      	ldr	r3, [r7, #24]
 800ab84:	637b      	str	r3, [r7, #52]	@ 0x34
 800ab86:	e047      	b.n	800ac18 <HAL_RCCEx_GetPeriphCLKFreq+0xe8c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL3Q))
 800ab88:	4b74      	ldr	r3, [pc, #464]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ab90:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ab94:	d10b      	bne.n	800abae <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
 800ab96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab98:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ab9c:	d107      	bne.n	800abae <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ab9e:	f107 0308 	add.w	r3, r7, #8
 800aba2:	4618      	mov	r0, r3
 800aba4:	f7fe ff86 	bl	8009ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	637b      	str	r3, [r7, #52]	@ 0x34
 800abac:	e034      	b.n	800ac18 <HAL_RCCEx_GetPeriphCLKFreq+0xe8c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_HSI))
 800abae:	4b6b      	ldr	r3, [pc, #428]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	f003 0302 	and.w	r3, r3, #2
 800abb6:	2b02      	cmp	r3, #2
 800abb8:	d10d      	bne.n	800abd6 <HAL_RCCEx_GetPeriphCLKFreq+0xe4a>
 800abba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abbc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800abc0:	d109      	bne.n	800abd6 <HAL_RCCEx_GetPeriphCLKFreq+0xe4a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800abc2:	4b66      	ldr	r3, [pc, #408]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	08db      	lsrs	r3, r3, #3
 800abc8:	f003 0303 	and.w	r3, r3, #3
 800abcc:	4a64      	ldr	r2, [pc, #400]	@ (800ad60 <HAL_RCCEx_GetPeriphCLKFreq+0xfd4>)
 800abce:	fa22 f303 	lsr.w	r3, r2, r3
 800abd2:	637b      	str	r3, [r7, #52]	@ 0x34
 800abd4:	e020      	b.n	800ac18 <HAL_RCCEx_GetPeriphCLKFreq+0xe8c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_CSI))
 800abd6:	4b61      	ldr	r3, [pc, #388]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800abde:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800abe2:	d106      	bne.n	800abf2 <HAL_RCCEx_GetPeriphCLKFreq+0xe66>
 800abe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abe6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800abea:	d102      	bne.n	800abf2 <HAL_RCCEx_GetPeriphCLKFreq+0xe66>
          frequency = CSI_VALUE;
 800abec:	4b5d      	ldr	r3, [pc, #372]	@ (800ad64 <HAL_RCCEx_GetPeriphCLKFreq+0xfd8>)
 800abee:	637b      	str	r3, [r7, #52]	@ 0x34
 800abf0:	e012      	b.n	800ac18 <HAL_RCCEx_GetPeriphCLKFreq+0xe8c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART8CLKSOURCE_LSE))
 800abf2:	4b5a      	ldr	r3, [pc, #360]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800abf4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800abf8:	f003 0302 	and.w	r3, r3, #2
 800abfc:	2b02      	cmp	r3, #2
 800abfe:	d107      	bne.n	800ac10 <HAL_RCCEx_GetPeriphCLKFreq+0xe84>
 800ac00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac02:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800ac06:	d103      	bne.n	800ac10 <HAL_RCCEx_GetPeriphCLKFreq+0xe84>
          frequency = LSE_VALUE;
 800ac08:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ac0c:	637b      	str	r3, [r7, #52]	@ 0x34
 800ac0e:	e003      	b.n	800ac18 <HAL_RCCEx_GetPeriphCLKFreq+0xe8c>
          frequency = 0U;
 800ac10:	2300      	movs	r3, #0
 800ac12:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ac14:	f001 bbd1 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800ac18:	f001 bbcf 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* UART8 */

#if defined(UART9)
      case RCC_PERIPHCLK_UART9:
        /* Get the current UART9 source */
        srcclk = __HAL_RCC_GET_UART9_SOURCE();
 800ac1c:	4b4f      	ldr	r3, [pc, #316]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800ac1e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800ac22:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800ac26:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART9CLKSOURCE_PCLK1)
 800ac28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d104      	bne.n	800ac38 <HAL_RCCEx_GetPeriphCLKFreq+0xeac>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800ac2e:	f7fc fce1 	bl	80075f4 <HAL_RCC_GetPCLK1Freq>
 800ac32:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART9 */
        else
        {
          frequency = 0U;
        }
        break;
 800ac34:	f001 bbc1 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL2Q))
 800ac38:	4b48      	ldr	r3, [pc, #288]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ac40:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ac44:	d10b      	bne.n	800ac5e <HAL_RCCEx_GetPeriphCLKFreq+0xed2>
 800ac46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac48:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ac4c:	d107      	bne.n	800ac5e <HAL_RCCEx_GetPeriphCLKFreq+0xed2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ac4e:	f107 0314 	add.w	r3, r7, #20
 800ac52:	4618      	mov	r0, r3
 800ac54:	f7fe fdc2 	bl	80097dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800ac58:	69bb      	ldr	r3, [r7, #24]
 800ac5a:	637b      	str	r3, [r7, #52]	@ 0x34
 800ac5c:	e047      	b.n	800acee <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL3Q))
 800ac5e:	4b3f      	ldr	r3, [pc, #252]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ac66:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ac6a:	d10b      	bne.n	800ac84 <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
 800ac6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac6e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ac72:	d107      	bne.n	800ac84 <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ac74:	f107 0308 	add.w	r3, r7, #8
 800ac78:	4618      	mov	r0, r3
 800ac7a:	f7fe ff1b 	bl	8009ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	637b      	str	r3, [r7, #52]	@ 0x34
 800ac82:	e034      	b.n	800acee <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_HSI))
 800ac84:	4b35      	ldr	r3, [pc, #212]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	f003 0302 	and.w	r3, r3, #2
 800ac8c:	2b02      	cmp	r3, #2
 800ac8e:	d10d      	bne.n	800acac <HAL_RCCEx_GetPeriphCLKFreq+0xf20>
 800ac90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac92:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800ac96:	d109      	bne.n	800acac <HAL_RCCEx_GetPeriphCLKFreq+0xf20>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800ac98:	4b30      	ldr	r3, [pc, #192]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	08db      	lsrs	r3, r3, #3
 800ac9e:	f003 0303 	and.w	r3, r3, #3
 800aca2:	4a2f      	ldr	r2, [pc, #188]	@ (800ad60 <HAL_RCCEx_GetPeriphCLKFreq+0xfd4>)
 800aca4:	fa22 f303 	lsr.w	r3, r2, r3
 800aca8:	637b      	str	r3, [r7, #52]	@ 0x34
 800acaa:	e020      	b.n	800acee <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_CSI))
 800acac:	4b2b      	ldr	r3, [pc, #172]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800acb4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800acb8:	d106      	bne.n	800acc8 <HAL_RCCEx_GetPeriphCLKFreq+0xf3c>
 800acba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acbc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800acc0:	d102      	bne.n	800acc8 <HAL_RCCEx_GetPeriphCLKFreq+0xf3c>
          frequency = CSI_VALUE;
 800acc2:	4b28      	ldr	r3, [pc, #160]	@ (800ad64 <HAL_RCCEx_GetPeriphCLKFreq+0xfd8>)
 800acc4:	637b      	str	r3, [r7, #52]	@ 0x34
 800acc6:	e012      	b.n	800acee <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART9CLKSOURCE_LSE))
 800acc8:	4b24      	ldr	r3, [pc, #144]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800acca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800acce:	f003 0302 	and.w	r3, r3, #2
 800acd2:	2b02      	cmp	r3, #2
 800acd4:	d107      	bne.n	800ace6 <HAL_RCCEx_GetPeriphCLKFreq+0xf5a>
 800acd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acd8:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800acdc:	d103      	bne.n	800ace6 <HAL_RCCEx_GetPeriphCLKFreq+0xf5a>
          frequency = LSE_VALUE;
 800acde:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ace2:	637b      	str	r3, [r7, #52]	@ 0x34
 800ace4:	e003      	b.n	800acee <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
          frequency = 0U;
 800ace6:	2300      	movs	r3, #0
 800ace8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800acea:	f001 bb66 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800acee:	f001 bb64 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* UART9 */

#if defined(USART10)
      case RCC_PERIPHCLK_USART10:
        /* Get the current USART10 source */
        srcclk = __HAL_RCC_GET_USART10_SOURCE();
 800acf2:	4b1a      	ldr	r3, [pc, #104]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800acf4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800acf8:	f003 5360 	and.w	r3, r3, #939524096	@ 0x38000000
 800acfc:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART10CLKSOURCE_PCLK1)
 800acfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d104      	bne.n	800ad0e <HAL_RCCEx_GetPeriphCLKFreq+0xf82>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800ad04:	f7fc fc76 	bl	80075f4 <HAL_RCC_GetPCLK1Freq>
 800ad08:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART10 */
        else
        {
          frequency = 0U;
        }
        break;
 800ad0a:	f001 bb56 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL2Q))
 800ad0e:	4b13      	ldr	r3, [pc, #76]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ad16:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ad1a:	d10b      	bne.n	800ad34 <HAL_RCCEx_GetPeriphCLKFreq+0xfa8>
 800ad1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad1e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ad22:	d107      	bne.n	800ad34 <HAL_RCCEx_GetPeriphCLKFreq+0xfa8>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ad24:	f107 0314 	add.w	r3, r7, #20
 800ad28:	4618      	mov	r0, r3
 800ad2a:	f7fe fd57 	bl	80097dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800ad2e:	69bb      	ldr	r3, [r7, #24]
 800ad30:	637b      	str	r3, [r7, #52]	@ 0x34
 800ad32:	e04e      	b.n	800add2 <HAL_RCCEx_GetPeriphCLKFreq+0x1046>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL3Q))
 800ad34:	4b09      	ldr	r3, [pc, #36]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800ad36:	681b      	ldr	r3, [r3, #0]
 800ad38:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ad3c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ad40:	d112      	bne.n	800ad68 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
 800ad42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad44:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ad48:	d10e      	bne.n	800ad68 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ad4a:	f107 0308 	add.w	r3, r7, #8
 800ad4e:	4618      	mov	r0, r3
 800ad50:	f7fe feb0 	bl	8009ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	637b      	str	r3, [r7, #52]	@ 0x34
 800ad58:	e03b      	b.n	800add2 <HAL_RCCEx_GetPeriphCLKFreq+0x1046>
 800ad5a:	bf00      	nop
 800ad5c:	44020c00 	.word	0x44020c00
 800ad60:	03d09000 	.word	0x03d09000
 800ad64:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_HSI))
 800ad68:	4b9f      	ldr	r3, [pc, #636]	@ (800afe8 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	f003 0302 	and.w	r3, r3, #2
 800ad70:	2b02      	cmp	r3, #2
 800ad72:	d10d      	bne.n	800ad90 <HAL_RCCEx_GetPeriphCLKFreq+0x1004>
 800ad74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad76:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800ad7a:	d109      	bne.n	800ad90 <HAL_RCCEx_GetPeriphCLKFreq+0x1004>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800ad7c:	4b9a      	ldr	r3, [pc, #616]	@ (800afe8 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	08db      	lsrs	r3, r3, #3
 800ad82:	f003 0303 	and.w	r3, r3, #3
 800ad86:	4a99      	ldr	r2, [pc, #612]	@ (800afec <HAL_RCCEx_GetPeriphCLKFreq+0x1260>)
 800ad88:	fa22 f303 	lsr.w	r3, r2, r3
 800ad8c:	637b      	str	r3, [r7, #52]	@ 0x34
 800ad8e:	e020      	b.n	800add2 <HAL_RCCEx_GetPeriphCLKFreq+0x1046>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_CSI))
 800ad90:	4b95      	ldr	r3, [pc, #596]	@ (800afe8 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ad98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ad9c:	d106      	bne.n	800adac <HAL_RCCEx_GetPeriphCLKFreq+0x1020>
 800ad9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ada0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ada4:	d102      	bne.n	800adac <HAL_RCCEx_GetPeriphCLKFreq+0x1020>
          frequency = CSI_VALUE;
 800ada6:	4b92      	ldr	r3, [pc, #584]	@ (800aff0 <HAL_RCCEx_GetPeriphCLKFreq+0x1264>)
 800ada8:	637b      	str	r3, [r7, #52]	@ 0x34
 800adaa:	e012      	b.n	800add2 <HAL_RCCEx_GetPeriphCLKFreq+0x1046>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART10CLKSOURCE_LSE))
 800adac:	4b8e      	ldr	r3, [pc, #568]	@ (800afe8 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800adae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800adb2:	f003 0302 	and.w	r3, r3, #2
 800adb6:	2b02      	cmp	r3, #2
 800adb8:	d107      	bne.n	800adca <HAL_RCCEx_GetPeriphCLKFreq+0x103e>
 800adba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800adbc:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 800adc0:	d103      	bne.n	800adca <HAL_RCCEx_GetPeriphCLKFreq+0x103e>
          frequency = LSE_VALUE;
 800adc2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800adc6:	637b      	str	r3, [r7, #52]	@ 0x34
 800adc8:	e003      	b.n	800add2 <HAL_RCCEx_GetPeriphCLKFreq+0x1046>
          frequency = 0U;
 800adca:	2300      	movs	r3, #0
 800adcc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800adce:	f001 baf4 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800add2:	f001 baf2 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* USART10 */

#if defined(USART11)
      case RCC_PERIPHCLK_USART11:
        /* Get the current USART11 source */
        srcclk = __HAL_RCC_GET_USART11_SOURCE();
 800add6:	4b84      	ldr	r3, [pc, #528]	@ (800afe8 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800add8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800addc:	f003 0307 	and.w	r3, r3, #7
 800ade0:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART11CLKSOURCE_PCLK1)
 800ade2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d104      	bne.n	800adf2 <HAL_RCCEx_GetPeriphCLKFreq+0x1066>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800ade8:	f7fc fc04 	bl	80075f4 <HAL_RCC_GetPCLK1Freq>
 800adec:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART11 */
        else
        {
          frequency = 0U;
        }
        break;
 800adee:	f001 bae4 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL2Q))
 800adf2:	4b7d      	ldr	r3, [pc, #500]	@ (800afe8 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800adfa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800adfe:	d10a      	bne.n	800ae16 <HAL_RCCEx_GetPeriphCLKFreq+0x108a>
 800ae00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae02:	2b01      	cmp	r3, #1
 800ae04:	d107      	bne.n	800ae16 <HAL_RCCEx_GetPeriphCLKFreq+0x108a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ae06:	f107 0314 	add.w	r3, r7, #20
 800ae0a:	4618      	mov	r0, r3
 800ae0c:	f7fe fce6 	bl	80097dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800ae10:	69bb      	ldr	r3, [r7, #24]
 800ae12:	637b      	str	r3, [r7, #52]	@ 0x34
 800ae14:	e043      	b.n	800ae9e <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL3Q))
 800ae16:	4b74      	ldr	r3, [pc, #464]	@ (800afe8 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ae1e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ae22:	d10a      	bne.n	800ae3a <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
 800ae24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae26:	2b02      	cmp	r3, #2
 800ae28:	d107      	bne.n	800ae3a <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ae2a:	f107 0308 	add.w	r3, r7, #8
 800ae2e:	4618      	mov	r0, r3
 800ae30:	f7fe fe40 	bl	8009ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	637b      	str	r3, [r7, #52]	@ 0x34
 800ae38:	e031      	b.n	800ae9e <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_HSI))
 800ae3a:	4b6b      	ldr	r3, [pc, #428]	@ (800afe8 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	f003 0302 	and.w	r3, r3, #2
 800ae42:	2b02      	cmp	r3, #2
 800ae44:	d10c      	bne.n	800ae60 <HAL_RCCEx_GetPeriphCLKFreq+0x10d4>
 800ae46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae48:	2b03      	cmp	r3, #3
 800ae4a:	d109      	bne.n	800ae60 <HAL_RCCEx_GetPeriphCLKFreq+0x10d4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800ae4c:	4b66      	ldr	r3, [pc, #408]	@ (800afe8 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	08db      	lsrs	r3, r3, #3
 800ae52:	f003 0303 	and.w	r3, r3, #3
 800ae56:	4a65      	ldr	r2, [pc, #404]	@ (800afec <HAL_RCCEx_GetPeriphCLKFreq+0x1260>)
 800ae58:	fa22 f303 	lsr.w	r3, r2, r3
 800ae5c:	637b      	str	r3, [r7, #52]	@ 0x34
 800ae5e:	e01e      	b.n	800ae9e <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_CSI))
 800ae60:	4b61      	ldr	r3, [pc, #388]	@ (800afe8 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ae68:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ae6c:	d105      	bne.n	800ae7a <HAL_RCCEx_GetPeriphCLKFreq+0x10ee>
 800ae6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae70:	2b04      	cmp	r3, #4
 800ae72:	d102      	bne.n	800ae7a <HAL_RCCEx_GetPeriphCLKFreq+0x10ee>
          frequency = CSI_VALUE;
 800ae74:	4b5e      	ldr	r3, [pc, #376]	@ (800aff0 <HAL_RCCEx_GetPeriphCLKFreq+0x1264>)
 800ae76:	637b      	str	r3, [r7, #52]	@ 0x34
 800ae78:	e011      	b.n	800ae9e <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART11CLKSOURCE_LSE))
 800ae7a:	4b5b      	ldr	r3, [pc, #364]	@ (800afe8 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800ae7c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800ae80:	f003 0302 	and.w	r3, r3, #2
 800ae84:	2b02      	cmp	r3, #2
 800ae86:	d106      	bne.n	800ae96 <HAL_RCCEx_GetPeriphCLKFreq+0x110a>
 800ae88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae8a:	2b05      	cmp	r3, #5
 800ae8c:	d103      	bne.n	800ae96 <HAL_RCCEx_GetPeriphCLKFreq+0x110a>
          frequency = LSE_VALUE;
 800ae8e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ae92:	637b      	str	r3, [r7, #52]	@ 0x34
 800ae94:	e003      	b.n	800ae9e <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
          frequency = 0U;
 800ae96:	2300      	movs	r3, #0
 800ae98:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ae9a:	f001 ba8e 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800ae9e:	f001 ba8c 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* USART11 */

#if defined(UART12)
      case RCC_PERIPHCLK_UART12:
        /* Get the current UART12 source */
        srcclk = __HAL_RCC_GET_UART12_SOURCE();
 800aea2:	4b51      	ldr	r3, [pc, #324]	@ (800afe8 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800aea4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800aea8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800aeac:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART12CLKSOURCE_PCLK1)
 800aeae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d104      	bne.n	800aebe <HAL_RCCEx_GetPeriphCLKFreq+0x1132>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800aeb4:	f7fc fb9e 	bl	80075f4 <HAL_RCC_GetPCLK1Freq>
 800aeb8:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART12 */
        else
        {
          frequency = 0U;
        }
        break;
 800aeba:	f001 ba7e 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL2Q))
 800aebe:	4b4a      	ldr	r3, [pc, #296]	@ (800afe8 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800aec6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800aeca:	d10a      	bne.n	800aee2 <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
 800aecc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aece:	2b10      	cmp	r3, #16
 800aed0:	d107      	bne.n	800aee2 <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aed2:	f107 0314 	add.w	r3, r7, #20
 800aed6:	4618      	mov	r0, r3
 800aed8:	f7fe fc80 	bl	80097dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800aedc:	69bb      	ldr	r3, [r7, #24]
 800aede:	637b      	str	r3, [r7, #52]	@ 0x34
 800aee0:	e043      	b.n	800af6a <HAL_RCCEx_GetPeriphCLKFreq+0x11de>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL3Q))
 800aee2:	4b41      	ldr	r3, [pc, #260]	@ (800afe8 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800aeea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aeee:	d10a      	bne.n	800af06 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
 800aef0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aef2:	2b20      	cmp	r3, #32
 800aef4:	d107      	bne.n	800af06 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aef6:	f107 0308 	add.w	r3, r7, #8
 800aefa:	4618      	mov	r0, r3
 800aefc:	f7fe fdda 	bl	8009ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	637b      	str	r3, [r7, #52]	@ 0x34
 800af04:	e031      	b.n	800af6a <HAL_RCCEx_GetPeriphCLKFreq+0x11de>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_HSI))
 800af06:	4b38      	ldr	r3, [pc, #224]	@ (800afe8 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	f003 0302 	and.w	r3, r3, #2
 800af0e:	2b02      	cmp	r3, #2
 800af10:	d10c      	bne.n	800af2c <HAL_RCCEx_GetPeriphCLKFreq+0x11a0>
 800af12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af14:	2b30      	cmp	r3, #48	@ 0x30
 800af16:	d109      	bne.n	800af2c <HAL_RCCEx_GetPeriphCLKFreq+0x11a0>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800af18:	4b33      	ldr	r3, [pc, #204]	@ (800afe8 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	08db      	lsrs	r3, r3, #3
 800af1e:	f003 0303 	and.w	r3, r3, #3
 800af22:	4a32      	ldr	r2, [pc, #200]	@ (800afec <HAL_RCCEx_GetPeriphCLKFreq+0x1260>)
 800af24:	fa22 f303 	lsr.w	r3, r2, r3
 800af28:	637b      	str	r3, [r7, #52]	@ 0x34
 800af2a:	e01e      	b.n	800af6a <HAL_RCCEx_GetPeriphCLKFreq+0x11de>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_CSI))
 800af2c:	4b2e      	ldr	r3, [pc, #184]	@ (800afe8 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800af34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800af38:	d105      	bne.n	800af46 <HAL_RCCEx_GetPeriphCLKFreq+0x11ba>
 800af3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af3c:	2b40      	cmp	r3, #64	@ 0x40
 800af3e:	d102      	bne.n	800af46 <HAL_RCCEx_GetPeriphCLKFreq+0x11ba>
          frequency = CSI_VALUE;
 800af40:	4b2b      	ldr	r3, [pc, #172]	@ (800aff0 <HAL_RCCEx_GetPeriphCLKFreq+0x1264>)
 800af42:	637b      	str	r3, [r7, #52]	@ 0x34
 800af44:	e011      	b.n	800af6a <HAL_RCCEx_GetPeriphCLKFreq+0x11de>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART12CLKSOURCE_LSE))
 800af46:	4b28      	ldr	r3, [pc, #160]	@ (800afe8 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800af48:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800af4c:	f003 0302 	and.w	r3, r3, #2
 800af50:	2b02      	cmp	r3, #2
 800af52:	d106      	bne.n	800af62 <HAL_RCCEx_GetPeriphCLKFreq+0x11d6>
 800af54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af56:	2b50      	cmp	r3, #80	@ 0x50
 800af58:	d103      	bne.n	800af62 <HAL_RCCEx_GetPeriphCLKFreq+0x11d6>
          frequency = LSE_VALUE;
 800af5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800af5e:	637b      	str	r3, [r7, #52]	@ 0x34
 800af60:	e003      	b.n	800af6a <HAL_RCCEx_GetPeriphCLKFreq+0x11de>
          frequency = 0U;
 800af62:	2300      	movs	r3, #0
 800af64:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800af66:	f001 ba28 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800af6a:	f001 ba26 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800af6e:	4b1e      	ldr	r3, [pc, #120]	@ (800afe8 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800af70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800af74:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800af78:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 800af7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d104      	bne.n	800af8a <HAL_RCCEx_GetPeriphCLKFreq+0x11fe>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800af80:	f7fc fb64 	bl	800764c <HAL_RCC_GetPCLK3Freq>
 800af84:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 800af86:	f001 ba18 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 800af8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af8c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800af90:	d108      	bne.n	800afa4 <HAL_RCCEx_GetPeriphCLKFreq+0x1218>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800af92:	f107 0314 	add.w	r3, r7, #20
 800af96:	4618      	mov	r0, r3
 800af98:	f7fe fc20 	bl	80097dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800af9c:	69bb      	ldr	r3, [r7, #24]
 800af9e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800afa0:	f001 ba0b 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL3Q)
 800afa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afa6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800afaa:	d108      	bne.n	800afbe <HAL_RCCEx_GetPeriphCLKFreq+0x1232>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800afac:	f107 0308 	add.w	r3, r7, #8
 800afb0:	4618      	mov	r0, r3
 800afb2:	f7fe fd7f 	bl	8009ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800afb6:	68fb      	ldr	r3, [r7, #12]
 800afb8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800afba:	f001 b9fe 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 800afbe:	4b0a      	ldr	r3, [pc, #40]	@ (800afe8 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	f003 0302 	and.w	r3, r3, #2
 800afc6:	2b02      	cmp	r3, #2
 800afc8:	d114      	bne.n	800aff4 <HAL_RCCEx_GetPeriphCLKFreq+0x1268>
 800afca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afcc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800afd0:	d110      	bne.n	800aff4 <HAL_RCCEx_GetPeriphCLKFreq+0x1268>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800afd2:	4b05      	ldr	r3, [pc, #20]	@ (800afe8 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	08db      	lsrs	r3, r3, #3
 800afd8:	f003 0303 	and.w	r3, r3, #3
 800afdc:	4a03      	ldr	r2, [pc, #12]	@ (800afec <HAL_RCCEx_GetPeriphCLKFreq+0x1260>)
 800afde:	fa22 f303 	lsr.w	r3, r2, r3
 800afe2:	637b      	str	r3, [r7, #52]	@ 0x34
 800afe4:	e027      	b.n	800b036 <HAL_RCCEx_GetPeriphCLKFreq+0x12aa>
 800afe6:	bf00      	nop
 800afe8:	44020c00 	.word	0x44020c00
 800afec:	03d09000 	.word	0x03d09000
 800aff0:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 800aff4:	4ba0      	ldr	r3, [pc, #640]	@ (800b278 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800affc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b000:	d106      	bne.n	800b010 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>
 800b002:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b004:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b008:	d102      	bne.n	800b010 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>
          frequency = CSI_VALUE;
 800b00a:	4b9c      	ldr	r3, [pc, #624]	@ (800b27c <HAL_RCCEx_GetPeriphCLKFreq+0x14f0>)
 800b00c:	637b      	str	r3, [r7, #52]	@ 0x34
 800b00e:	e012      	b.n	800b036 <HAL_RCCEx_GetPeriphCLKFreq+0x12aa>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 800b010:	4b99      	ldr	r3, [pc, #612]	@ (800b278 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800b012:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b016:	f003 0302 	and.w	r3, r3, #2
 800b01a:	2b02      	cmp	r3, #2
 800b01c:	d107      	bne.n	800b02e <HAL_RCCEx_GetPeriphCLKFreq+0x12a2>
 800b01e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b020:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800b024:	d103      	bne.n	800b02e <HAL_RCCEx_GetPeriphCLKFreq+0x12a2>
          frequency = LSE_VALUE;
 800b026:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b02a:	637b      	str	r3, [r7, #52]	@ 0x34
 800b02c:	e003      	b.n	800b036 <HAL_RCCEx_GetPeriphCLKFreq+0x12aa>
          frequency = 0U;
 800b02e:	2300      	movs	r3, #0
 800b030:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b032:	f001 b9c2 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800b036:	f001 b9c0 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 800b03a:	4b8f      	ldr	r3, [pc, #572]	@ (800b278 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800b03c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b040:	f003 0307 	and.w	r3, r3, #7
 800b044:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 800b046:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b048:	2b00      	cmp	r3, #0
 800b04a:	d104      	bne.n	800b056 <HAL_RCCEx_GetPeriphCLKFreq+0x12ca>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 800b04c:	f7fc fab6 	bl	80075bc <HAL_RCC_GetHCLKFreq>
 800b050:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 800b052:	f001 b9b2 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 800b056:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b058:	2b01      	cmp	r3, #1
 800b05a:	d104      	bne.n	800b066 <HAL_RCCEx_GetPeriphCLKFreq+0x12da>
          frequency = HAL_RCC_GetSysClockFreq();
 800b05c:	f7fc f982 	bl	8007364 <HAL_RCC_GetSysClockFreq>
 800b060:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800b062:	f001 b9aa 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 800b066:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b068:	2b02      	cmp	r3, #2
 800b06a:	d108      	bne.n	800b07e <HAL_RCCEx_GetPeriphCLKFreq+0x12f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b06c:	f107 0314 	add.w	r3, r7, #20
 800b070:	4618      	mov	r0, r3
 800b072:	f7fe fbb3 	bl	80097dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800b076:	69fb      	ldr	r3, [r7, #28]
 800b078:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b07a:	f001 b99e 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 800b07e:	4b7e      	ldr	r3, [pc, #504]	@ (800b278 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b086:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b08a:	d105      	bne.n	800b098 <HAL_RCCEx_GetPeriphCLKFreq+0x130c>
 800b08c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b08e:	2b03      	cmp	r3, #3
 800b090:	d102      	bne.n	800b098 <HAL_RCCEx_GetPeriphCLKFreq+0x130c>
          frequency = HSE_VALUE;
 800b092:	4b7b      	ldr	r3, [pc, #492]	@ (800b280 <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>)
 800b094:	637b      	str	r3, [r7, #52]	@ 0x34
 800b096:	e023      	b.n	800b0e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1354>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 800b098:	4b77      	ldr	r3, [pc, #476]	@ (800b278 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	f003 0302 	and.w	r3, r3, #2
 800b0a0:	2b02      	cmp	r3, #2
 800b0a2:	d10c      	bne.n	800b0be <HAL_RCCEx_GetPeriphCLKFreq+0x1332>
 800b0a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0a6:	2b04      	cmp	r3, #4
 800b0a8:	d109      	bne.n	800b0be <HAL_RCCEx_GetPeriphCLKFreq+0x1332>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b0aa:	4b73      	ldr	r3, [pc, #460]	@ (800b278 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	08db      	lsrs	r3, r3, #3
 800b0b0:	f003 0303 	and.w	r3, r3, #3
 800b0b4:	4a73      	ldr	r2, [pc, #460]	@ (800b284 <HAL_RCCEx_GetPeriphCLKFreq+0x14f8>)
 800b0b6:	fa22 f303 	lsr.w	r3, r2, r3
 800b0ba:	637b      	str	r3, [r7, #52]	@ 0x34
 800b0bc:	e010      	b.n	800b0e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1354>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 800b0be:	4b6e      	ldr	r3, [pc, #440]	@ (800b278 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b0c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b0ca:	d105      	bne.n	800b0d8 <HAL_RCCEx_GetPeriphCLKFreq+0x134c>
 800b0cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0ce:	2b05      	cmp	r3, #5
 800b0d0:	d102      	bne.n	800b0d8 <HAL_RCCEx_GetPeriphCLKFreq+0x134c>
          frequency = CSI_VALUE;
 800b0d2:	4b6a      	ldr	r3, [pc, #424]	@ (800b27c <HAL_RCCEx_GetPeriphCLKFreq+0x14f0>)
 800b0d4:	637b      	str	r3, [r7, #52]	@ 0x34
 800b0d6:	e003      	b.n	800b0e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1354>
          frequency = 0U;
 800b0d8:	2300      	movs	r3, #0
 800b0da:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b0dc:	f001 b96d 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800b0e0:	f001 b96b 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 800b0e4:	4b64      	ldr	r3, [pc, #400]	@ (800b278 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800b0e6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b0ea:	f003 0308 	and.w	r3, r3, #8
 800b0ee:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 800b0f0:	4b61      	ldr	r3, [pc, #388]	@ (800b278 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800b0f2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b0f6:	f003 0302 	and.w	r3, r3, #2
 800b0fa:	2b02      	cmp	r3, #2
 800b0fc:	d106      	bne.n	800b10c <HAL_RCCEx_GetPeriphCLKFreq+0x1380>
 800b0fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b100:	2b00      	cmp	r3, #0
 800b102:	d103      	bne.n	800b10c <HAL_RCCEx_GetPeriphCLKFreq+0x1380>
        {
          frequency = LSE_VALUE;
 800b104:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b108:	637b      	str	r3, [r7, #52]	@ 0x34
 800b10a:	e012      	b.n	800b132 <HAL_RCCEx_GetPeriphCLKFreq+0x13a6>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 800b10c:	4b5a      	ldr	r3, [pc, #360]	@ (800b278 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800b10e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b112:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b116:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b11a:	d106      	bne.n	800b12a <HAL_RCCEx_GetPeriphCLKFreq+0x139e>
 800b11c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b11e:	2b08      	cmp	r3, #8
 800b120:	d103      	bne.n	800b12a <HAL_RCCEx_GetPeriphCLKFreq+0x139e>
        {
          frequency = LSI_VALUE;
 800b122:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800b126:	637b      	str	r3, [r7, #52]	@ 0x34
 800b128:	e003      	b.n	800b132 <HAL_RCCEx_GetPeriphCLKFreq+0x13a6>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 800b12a:	2300      	movs	r3, #0
 800b12c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 800b12e:	f001 b944 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800b132:	f001 b942 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800b136:	4b50      	ldr	r3, [pc, #320]	@ (800b278 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800b138:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800b13c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800b140:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 800b142:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b144:	2b00      	cmp	r3, #0
 800b146:	d104      	bne.n	800b152 <HAL_RCCEx_GetPeriphCLKFreq+0x13c6>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800b148:	f7fc fa54 	bl	80075f4 <HAL_RCC_GetPCLK1Freq>
 800b14c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 800b14e:	f001 b934 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL3R)
 800b152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b154:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b158:	d108      	bne.n	800b16c <HAL_RCCEx_GetPeriphCLKFreq+0x13e0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b15a:	f107 0308 	add.w	r3, r7, #8
 800b15e:	4618      	mov	r0, r3
 800b160:	f7fe fca8 	bl	8009ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800b164:	693b      	ldr	r3, [r7, #16]
 800b166:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b168:	f001 b927 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 800b16c:	4b42      	ldr	r3, [pc, #264]	@ (800b278 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	f003 0302 	and.w	r3, r3, #2
 800b174:	2b02      	cmp	r3, #2
 800b176:	d10d      	bne.n	800b194 <HAL_RCCEx_GetPeriphCLKFreq+0x1408>
 800b178:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b17a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b17e:	d109      	bne.n	800b194 <HAL_RCCEx_GetPeriphCLKFreq+0x1408>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b180:	4b3d      	ldr	r3, [pc, #244]	@ (800b278 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	08db      	lsrs	r3, r3, #3
 800b186:	f003 0303 	and.w	r3, r3, #3
 800b18a:	4a3e      	ldr	r2, [pc, #248]	@ (800b284 <HAL_RCCEx_GetPeriphCLKFreq+0x14f8>)
 800b18c:	fa22 f303 	lsr.w	r3, r2, r3
 800b190:	637b      	str	r3, [r7, #52]	@ 0x34
 800b192:	e011      	b.n	800b1b8 <HAL_RCCEx_GetPeriphCLKFreq+0x142c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 800b194:	4b38      	ldr	r3, [pc, #224]	@ (800b278 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b19c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b1a0:	d106      	bne.n	800b1b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1424>
 800b1a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1a4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b1a8:	d102      	bne.n	800b1b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1424>
          frequency = CSI_VALUE;
 800b1aa:	4b34      	ldr	r3, [pc, #208]	@ (800b27c <HAL_RCCEx_GetPeriphCLKFreq+0x14f0>)
 800b1ac:	637b      	str	r3, [r7, #52]	@ 0x34
 800b1ae:	e003      	b.n	800b1b8 <HAL_RCCEx_GetPeriphCLKFreq+0x142c>
          frequency = 0U;
 800b1b0:	2300      	movs	r3, #0
 800b1b2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b1b4:	f001 b901 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800b1b8:	f001 b8ff 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800b1bc:	4b2e      	ldr	r3, [pc, #184]	@ (800b278 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800b1be:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800b1c2:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800b1c6:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 800b1c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d104      	bne.n	800b1d8 <HAL_RCCEx_GetPeriphCLKFreq+0x144c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800b1ce:	f7fc fa11 	bl	80075f4 <HAL_RCC_GetPCLK1Freq>
 800b1d2:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 800b1d4:	f001 b8f1 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL3R)
 800b1d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1da:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b1de:	d108      	bne.n	800b1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1466>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b1e0:	f107 0308 	add.w	r3, r7, #8
 800b1e4:	4618      	mov	r0, r3
 800b1e6:	f7fe fc65 	bl	8009ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800b1ea:	693b      	ldr	r3, [r7, #16]
 800b1ec:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b1ee:	f001 b8e4 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 800b1f2:	4b21      	ldr	r3, [pc, #132]	@ (800b278 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800b1f4:	681b      	ldr	r3, [r3, #0]
 800b1f6:	f003 0302 	and.w	r3, r3, #2
 800b1fa:	2b02      	cmp	r3, #2
 800b1fc:	d10d      	bne.n	800b21a <HAL_RCCEx_GetPeriphCLKFreq+0x148e>
 800b1fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b200:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800b204:	d109      	bne.n	800b21a <HAL_RCCEx_GetPeriphCLKFreq+0x148e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b206:	4b1c      	ldr	r3, [pc, #112]	@ (800b278 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	08db      	lsrs	r3, r3, #3
 800b20c:	f003 0303 	and.w	r3, r3, #3
 800b210:	4a1c      	ldr	r2, [pc, #112]	@ (800b284 <HAL_RCCEx_GetPeriphCLKFreq+0x14f8>)
 800b212:	fa22 f303 	lsr.w	r3, r2, r3
 800b216:	637b      	str	r3, [r7, #52]	@ 0x34
 800b218:	e011      	b.n	800b23e <HAL_RCCEx_GetPeriphCLKFreq+0x14b2>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 800b21a:	4b17      	ldr	r3, [pc, #92]	@ (800b278 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b222:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b226:	d106      	bne.n	800b236 <HAL_RCCEx_GetPeriphCLKFreq+0x14aa>
 800b228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b22a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800b22e:	d102      	bne.n	800b236 <HAL_RCCEx_GetPeriphCLKFreq+0x14aa>
          frequency = CSI_VALUE;
 800b230:	4b12      	ldr	r3, [pc, #72]	@ (800b27c <HAL_RCCEx_GetPeriphCLKFreq+0x14f0>)
 800b232:	637b      	str	r3, [r7, #52]	@ 0x34
 800b234:	e003      	b.n	800b23e <HAL_RCCEx_GetPeriphCLKFreq+0x14b2>
          frequency = 0U;
 800b236:	2300      	movs	r3, #0
 800b238:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b23a:	f001 b8be 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800b23e:	f001 b8bc 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

#if defined(I2C3)
      case RCC_PERIPHCLK_I2C3:
        /* Get the current I2C3 source */
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800b242:	4b0d      	ldr	r3, [pc, #52]	@ (800b278 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800b244:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800b248:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800b24c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C3CLKSOURCE_PCLK3)
 800b24e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b250:	2b00      	cmp	r3, #0
 800b252:	d104      	bne.n	800b25e <HAL_RCCEx_GetPeriphCLKFreq+0x14d2>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800b254:	f7fc f9fa 	bl	800764c <HAL_RCC_GetPCLK3Freq>
 800b258:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C3 */
        else
        {
          frequency = 0U;
        }
        break;
 800b25a:	f001 b8ae 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk ==  RCC_I2C3CLKSOURCE_PLL3R)
 800b25e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b260:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b264:	d110      	bne.n	800b288 <HAL_RCCEx_GetPeriphCLKFreq+0x14fc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b266:	f107 0308 	add.w	r3, r7, #8
 800b26a:	4618      	mov	r0, r3
 800b26c:	f7fe fc22 	bl	8009ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800b270:	693b      	ldr	r3, [r7, #16]
 800b272:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b274:	f001 b8a1 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800b278:	44020c00 	.word	0x44020c00
 800b27c:	003d0900 	.word	0x003d0900
 800b280:	017d7840 	.word	0x017d7840
 800b284:	03d09000 	.word	0x03d09000
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 800b288:	4b9e      	ldr	r3, [pc, #632]	@ (800b504 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800b28a:	681b      	ldr	r3, [r3, #0]
 800b28c:	f003 0302 	and.w	r3, r3, #2
 800b290:	2b02      	cmp	r3, #2
 800b292:	d10d      	bne.n	800b2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1524>
 800b294:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b296:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b29a:	d109      	bne.n	800b2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1524>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b29c:	4b99      	ldr	r3, [pc, #612]	@ (800b504 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	08db      	lsrs	r3, r3, #3
 800b2a2:	f003 0303 	and.w	r3, r3, #3
 800b2a6:	4a98      	ldr	r2, [pc, #608]	@ (800b508 <HAL_RCCEx_GetPeriphCLKFreq+0x177c>)
 800b2a8:	fa22 f303 	lsr.w	r3, r2, r3
 800b2ac:	637b      	str	r3, [r7, #52]	@ 0x34
 800b2ae:	e011      	b.n	800b2d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1548>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C3CLKSOURCE_CSI))
 800b2b0:	4b94      	ldr	r3, [pc, #592]	@ (800b504 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b2b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b2bc:	d106      	bne.n	800b2cc <HAL_RCCEx_GetPeriphCLKFreq+0x1540>
 800b2be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2c0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b2c4:	d102      	bne.n	800b2cc <HAL_RCCEx_GetPeriphCLKFreq+0x1540>
          frequency = CSI_VALUE;
 800b2c6:	4b91      	ldr	r3, [pc, #580]	@ (800b50c <HAL_RCCEx_GetPeriphCLKFreq+0x1780>)
 800b2c8:	637b      	str	r3, [r7, #52]	@ 0x34
 800b2ca:	e003      	b.n	800b2d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1548>
          frequency = 0U;
 800b2cc:	2300      	movs	r3, #0
 800b2ce:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b2d0:	f001 b873 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800b2d4:	f001 b871 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* I2C3 */

#if defined(I2C4)
      case RCC_PERIPHCLK_I2C4:
        /* Get the current I2C4 source */
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 800b2d8:	4b8a      	ldr	r3, [pc, #552]	@ (800b504 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800b2da:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800b2de:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800b2e2:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C4CLKSOURCE_PCLK3)
 800b2e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d104      	bne.n	800b2f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1568>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800b2ea:	f7fc f9af 	bl	800764c <HAL_RCC_GetPCLK3Freq>
 800b2ee:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C4 */
        else
        {
          frequency = 0U;
        }
        break;
 800b2f0:	f001 b863 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk ==  RCC_I2C4CLKSOURCE_PLL3R)
 800b2f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2f6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b2fa:	d108      	bne.n	800b30e <HAL_RCCEx_GetPeriphCLKFreq+0x1582>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b2fc:	f107 0308 	add.w	r3, r7, #8
 800b300:	4618      	mov	r0, r3
 800b302:	f7fe fbd7 	bl	8009ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800b306:	693b      	ldr	r3, [r7, #16]
 800b308:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b30a:	f001 b856 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 800b30e:	4b7d      	ldr	r3, [pc, #500]	@ (800b504 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	f003 0302 	and.w	r3, r3, #2
 800b316:	2b02      	cmp	r3, #2
 800b318:	d10d      	bne.n	800b336 <HAL_RCCEx_GetPeriphCLKFreq+0x15aa>
 800b31a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b31c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b320:	d109      	bne.n	800b336 <HAL_RCCEx_GetPeriphCLKFreq+0x15aa>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b322:	4b78      	ldr	r3, [pc, #480]	@ (800b504 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	08db      	lsrs	r3, r3, #3
 800b328:	f003 0303 	and.w	r3, r3, #3
 800b32c:	4a76      	ldr	r2, [pc, #472]	@ (800b508 <HAL_RCCEx_GetPeriphCLKFreq+0x177c>)
 800b32e:	fa22 f303 	lsr.w	r3, r2, r3
 800b332:	637b      	str	r3, [r7, #52]	@ 0x34
 800b334:	e011      	b.n	800b35a <HAL_RCCEx_GetPeriphCLKFreq+0x15ce>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C4CLKSOURCE_CSI))
 800b336:	4b73      	ldr	r3, [pc, #460]	@ (800b504 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b33e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b342:	d106      	bne.n	800b352 <HAL_RCCEx_GetPeriphCLKFreq+0x15c6>
 800b344:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b346:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800b34a:	d102      	bne.n	800b352 <HAL_RCCEx_GetPeriphCLKFreq+0x15c6>
          frequency = CSI_VALUE;
 800b34c:	4b6f      	ldr	r3, [pc, #444]	@ (800b50c <HAL_RCCEx_GetPeriphCLKFreq+0x1780>)
 800b34e:	637b      	str	r3, [r7, #52]	@ 0x34
 800b350:	e003      	b.n	800b35a <HAL_RCCEx_GetPeriphCLKFreq+0x15ce>
          frequency = 0U;
 800b352:	2300      	movs	r3, #0
 800b354:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b356:	f001 b830 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800b35a:	f001 b82e 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 800b35e:	4b69      	ldr	r3, [pc, #420]	@ (800b504 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800b360:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800b364:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 800b368:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 800b36a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	d104      	bne.n	800b37a <HAL_RCCEx_GetPeriphCLKFreq+0x15ee>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800b370:	f7fc f940 	bl	80075f4 <HAL_RCC_GetPCLK1Freq>
 800b374:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 800b376:	f001 b820 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL3R)
 800b37a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b37c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b380:	d108      	bne.n	800b394 <HAL_RCCEx_GetPeriphCLKFreq+0x1608>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b382:	f107 0308 	add.w	r3, r7, #8
 800b386:	4618      	mov	r0, r3
 800b388:	f7fe fb94 	bl	8009ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800b38c:	693b      	ldr	r3, [r7, #16]
 800b38e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b390:	f001 b813 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 800b394:	4b5b      	ldr	r3, [pc, #364]	@ (800b504 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	f003 0302 	and.w	r3, r3, #2
 800b39c:	2b02      	cmp	r3, #2
 800b39e:	d10e      	bne.n	800b3be <HAL_RCCEx_GetPeriphCLKFreq+0x1632>
 800b3a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3a2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b3a6:	d10a      	bne.n	800b3be <HAL_RCCEx_GetPeriphCLKFreq+0x1632>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b3a8:	4b56      	ldr	r3, [pc, #344]	@ (800b504 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	08db      	lsrs	r3, r3, #3
 800b3ae:	f003 0303 	and.w	r3, r3, #3
 800b3b2:	4a55      	ldr	r2, [pc, #340]	@ (800b508 <HAL_RCCEx_GetPeriphCLKFreq+0x177c>)
 800b3b4:	fa22 f303 	lsr.w	r3, r2, r3
 800b3b8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b3ba:	f000 bffe 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
          frequency = 0U;
 800b3be:	2300      	movs	r3, #0
 800b3c0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b3c2:	f000 bffa 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        break;
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800b3c6:	4b4f      	ldr	r3, [pc, #316]	@ (800b504 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800b3c8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800b3cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b3d0:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800b3d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3d4:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800b3d8:	d056      	beq.n	800b488 <HAL_RCCEx_GetPeriphCLKFreq+0x16fc>
 800b3da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3dc:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800b3e0:	f200 808b 	bhi.w	800b4fa <HAL_RCCEx_GetPeriphCLKFreq+0x176e>
 800b3e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b3ea:	d03e      	beq.n	800b46a <HAL_RCCEx_GetPeriphCLKFreq+0x16de>
 800b3ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b3f2:	f200 8082 	bhi.w	800b4fa <HAL_RCCEx_GetPeriphCLKFreq+0x176e>
 800b3f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3f8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b3fc:	d027      	beq.n	800b44e <HAL_RCCEx_GetPeriphCLKFreq+0x16c2>
 800b3fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b400:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b404:	d879      	bhi.n	800b4fa <HAL_RCCEx_GetPeriphCLKFreq+0x176e>
 800b406:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b408:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b40c:	d017      	beq.n	800b43e <HAL_RCCEx_GetPeriphCLKFreq+0x16b2>
 800b40e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b410:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b414:	d871      	bhi.n	800b4fa <HAL_RCCEx_GetPeriphCLKFreq+0x176e>
 800b416:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d004      	beq.n	800b426 <HAL_RCCEx_GetPeriphCLKFreq+0x169a>
 800b41c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b41e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b422:	d004      	beq.n	800b42e <HAL_RCCEx_GetPeriphCLKFreq+0x16a2>
 800b424:	e069      	b.n	800b4fa <HAL_RCCEx_GetPeriphCLKFreq+0x176e>
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800b426:	f7fc f911 	bl	800764c <HAL_RCC_GetPCLK3Freq>
 800b42a:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800b42c:	e068      	b.n	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x1774>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b42e:	f107 0314 	add.w	r3, r7, #20
 800b432:	4618      	mov	r0, r3
 800b434:	f7fe f9d2 	bl	80097dc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800b438:	697b      	ldr	r3, [r7, #20]
 800b43a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b43c:	e060      	b.n	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x1774>
          }
#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
          case RCC_LPTIM1CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b43e:	f107 0308 	add.w	r3, r7, #8
 800b442:	4618      	mov	r0, r3
 800b444:	f7fe fb36 	bl	8009ab4 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800b448:	693b      	ldr	r3, [r7, #16]
 800b44a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b44c:	e058      	b.n	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x1774>
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800b44e:	4b2d      	ldr	r3, [pc, #180]	@ (800b504 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800b450:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b454:	f003 0302 	and.w	r3, r3, #2
 800b458:	2b02      	cmp	r3, #2
 800b45a:	d103      	bne.n	800b464 <HAL_RCCEx_GetPeriphCLKFreq+0x16d8>
            {
              frequency = LSE_VALUE;
 800b45c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b460:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800b462:	e04d      	b.n	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x1774>
              frequency = 0;
 800b464:	2300      	movs	r3, #0
 800b466:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b468:	e04a      	b.n	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x1774>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800b46a:	4b26      	ldr	r3, [pc, #152]	@ (800b504 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800b46c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b470:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b474:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b478:	d103      	bne.n	800b482 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
            {
              frequency = LSI_VALUE;
 800b47a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800b47e:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800b480:	e03e      	b.n	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x1774>
              frequency = 0;
 800b482:	2300      	movs	r3, #0
 800b484:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b486:	e03b      	b.n	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x1774>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b488:	4b1e      	ldr	r3, [pc, #120]	@ (800b504 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800b48a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b48e:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800b492:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b494:	4b1b      	ldr	r3, [pc, #108]	@ (800b504 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	f003 0302 	and.w	r3, r3, #2
 800b49c:	2b02      	cmp	r3, #2
 800b49e:	d10c      	bne.n	800b4ba <HAL_RCCEx_GetPeriphCLKFreq+0x172e>
 800b4a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d109      	bne.n	800b4ba <HAL_RCCEx_GetPeriphCLKFreq+0x172e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b4a6:	4b17      	ldr	r3, [pc, #92]	@ (800b504 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	08db      	lsrs	r3, r3, #3
 800b4ac:	f003 0303 	and.w	r3, r3, #3
 800b4b0:	4a15      	ldr	r2, [pc, #84]	@ (800b508 <HAL_RCCEx_GetPeriphCLKFreq+0x177c>)
 800b4b2:	fa22 f303 	lsr.w	r3, r2, r3
 800b4b6:	637b      	str	r3, [r7, #52]	@ 0x34
 800b4b8:	e01e      	b.n	800b4f8 <HAL_RCCEx_GetPeriphCLKFreq+0x176c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b4ba:	4b12      	ldr	r3, [pc, #72]	@ (800b504 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b4c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b4c6:	d106      	bne.n	800b4d6 <HAL_RCCEx_GetPeriphCLKFreq+0x174a>
 800b4c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b4ce:	d102      	bne.n	800b4d6 <HAL_RCCEx_GetPeriphCLKFreq+0x174a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800b4d0:	4b0e      	ldr	r3, [pc, #56]	@ (800b50c <HAL_RCCEx_GetPeriphCLKFreq+0x1780>)
 800b4d2:	637b      	str	r3, [r7, #52]	@ 0x34
 800b4d4:	e010      	b.n	800b4f8 <HAL_RCCEx_GetPeriphCLKFreq+0x176c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b4d6:	4b0b      	ldr	r3, [pc, #44]	@ (800b504 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800b4d8:	681b      	ldr	r3, [r3, #0]
 800b4da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b4de:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b4e2:	d106      	bne.n	800b4f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1766>
 800b4e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4e6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b4ea:	d102      	bne.n	800b4f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1766>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800b4ec:	4b08      	ldr	r3, [pc, #32]	@ (800b510 <HAL_RCCEx_GetPeriphCLKFreq+0x1784>)
 800b4ee:	637b      	str	r3, [r7, #52]	@ 0x34
 800b4f0:	e002      	b.n	800b4f8 <HAL_RCCEx_GetPeriphCLKFreq+0x176c>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800b4f2:	2300      	movs	r3, #0
 800b4f4:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800b4f6:	e003      	b.n	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x1774>
 800b4f8:	e002      	b.n	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x1774>
          }
          default :
          {
            frequency = 0U;
 800b4fa:	2300      	movs	r3, #0
 800b4fc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b4fe:	bf00      	nop
          }
        }
        break;
 800b500:	f000 bf5b 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800b504:	44020c00 	.word	0x44020c00
 800b508:	03d09000 	.word	0x03d09000
 800b50c:	003d0900 	.word	0x003d0900
 800b510:	017d7840 	.word	0x017d7840

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800b514:	4b9e      	ldr	r3, [pc, #632]	@ (800b790 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800b516:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800b51a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800b51e:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800b520:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b522:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800b526:	d056      	beq.n	800b5d6 <HAL_RCCEx_GetPeriphCLKFreq+0x184a>
 800b528:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b52a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800b52e:	f200 808b 	bhi.w	800b648 <HAL_RCCEx_GetPeriphCLKFreq+0x18bc>
 800b532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b534:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b538:	d03e      	beq.n	800b5b8 <HAL_RCCEx_GetPeriphCLKFreq+0x182c>
 800b53a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b53c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b540:	f200 8082 	bhi.w	800b648 <HAL_RCCEx_GetPeriphCLKFreq+0x18bc>
 800b544:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b546:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b54a:	d027      	beq.n	800b59c <HAL_RCCEx_GetPeriphCLKFreq+0x1810>
 800b54c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b54e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b552:	d879      	bhi.n	800b648 <HAL_RCCEx_GetPeriphCLKFreq+0x18bc>
 800b554:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b556:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b55a:	d017      	beq.n	800b58c <HAL_RCCEx_GetPeriphCLKFreq+0x1800>
 800b55c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b55e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b562:	d871      	bhi.n	800b648 <HAL_RCCEx_GetPeriphCLKFreq+0x18bc>
 800b564:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b566:	2b00      	cmp	r3, #0
 800b568:	d004      	beq.n	800b574 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>
 800b56a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b56c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b570:	d004      	beq.n	800b57c <HAL_RCCEx_GetPeriphCLKFreq+0x17f0>
 800b572:	e069      	b.n	800b648 <HAL_RCCEx_GetPeriphCLKFreq+0x18bc>
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 800b574:	f7fc f83e 	bl	80075f4 <HAL_RCC_GetPCLK1Freq>
 800b578:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800b57a:	e068      	b.n	800b64e <HAL_RCCEx_GetPeriphCLKFreq+0x18c2>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b57c:	f107 0314 	add.w	r3, r7, #20
 800b580:	4618      	mov	r0, r3
 800b582:	f7fe f92b 	bl	80097dc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800b586:	697b      	ldr	r3, [r7, #20]
 800b588:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b58a:	e060      	b.n	800b64e <HAL_RCCEx_GetPeriphCLKFreq+0x18c2>
          }
#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
          case RCC_LPTIM2CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b58c:	f107 0308 	add.w	r3, r7, #8
 800b590:	4618      	mov	r0, r3
 800b592:	f7fe fa8f 	bl	8009ab4 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800b596:	693b      	ldr	r3, [r7, #16]
 800b598:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b59a:	e058      	b.n	800b64e <HAL_RCCEx_GetPeriphCLKFreq+0x18c2>
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800b59c:	4b7c      	ldr	r3, [pc, #496]	@ (800b790 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800b59e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b5a2:	f003 0302 	and.w	r3, r3, #2
 800b5a6:	2b02      	cmp	r3, #2
 800b5a8:	d103      	bne.n	800b5b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1826>
            {
              frequency = LSE_VALUE;
 800b5aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b5ae:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800b5b0:	e04d      	b.n	800b64e <HAL_RCCEx_GetPeriphCLKFreq+0x18c2>
              frequency = 0;
 800b5b2:	2300      	movs	r3, #0
 800b5b4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b5b6:	e04a      	b.n	800b64e <HAL_RCCEx_GetPeriphCLKFreq+0x18c2>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800b5b8:	4b75      	ldr	r3, [pc, #468]	@ (800b790 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800b5ba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b5be:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b5c2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b5c6:	d103      	bne.n	800b5d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1844>
            {
              frequency = LSI_VALUE;
 800b5c8:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800b5cc:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800b5ce:	e03e      	b.n	800b64e <HAL_RCCEx_GetPeriphCLKFreq+0x18c2>
              frequency = 0;
 800b5d0:	2300      	movs	r3, #0
 800b5d2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b5d4:	e03b      	b.n	800b64e <HAL_RCCEx_GetPeriphCLKFreq+0x18c2>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b5d6:	4b6e      	ldr	r3, [pc, #440]	@ (800b790 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800b5d8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b5dc:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800b5e0:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b5e2:	4b6b      	ldr	r3, [pc, #428]	@ (800b790 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	f003 0302 	and.w	r3, r3, #2
 800b5ea:	2b02      	cmp	r3, #2
 800b5ec:	d10c      	bne.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x187c>
 800b5ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d109      	bne.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x187c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b5f4:	4b66      	ldr	r3, [pc, #408]	@ (800b790 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	08db      	lsrs	r3, r3, #3
 800b5fa:	f003 0303 	and.w	r3, r3, #3
 800b5fe:	4a65      	ldr	r2, [pc, #404]	@ (800b794 <HAL_RCCEx_GetPeriphCLKFreq+0x1a08>)
 800b600:	fa22 f303 	lsr.w	r3, r2, r3
 800b604:	637b      	str	r3, [r7, #52]	@ 0x34
 800b606:	e01e      	b.n	800b646 <HAL_RCCEx_GetPeriphCLKFreq+0x18ba>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b608:	4b61      	ldr	r3, [pc, #388]	@ (800b790 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b610:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b614:	d106      	bne.n	800b624 <HAL_RCCEx_GetPeriphCLKFreq+0x1898>
 800b616:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b618:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b61c:	d102      	bne.n	800b624 <HAL_RCCEx_GetPeriphCLKFreq+0x1898>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800b61e:	4b5e      	ldr	r3, [pc, #376]	@ (800b798 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0c>)
 800b620:	637b      	str	r3, [r7, #52]	@ 0x34
 800b622:	e010      	b.n	800b646 <HAL_RCCEx_GetPeriphCLKFreq+0x18ba>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b624:	4b5a      	ldr	r3, [pc, #360]	@ (800b790 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b62c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b630:	d106      	bne.n	800b640 <HAL_RCCEx_GetPeriphCLKFreq+0x18b4>
 800b632:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b634:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b638:	d102      	bne.n	800b640 <HAL_RCCEx_GetPeriphCLKFreq+0x18b4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800b63a:	4b58      	ldr	r3, [pc, #352]	@ (800b79c <HAL_RCCEx_GetPeriphCLKFreq+0x1a10>)
 800b63c:	637b      	str	r3, [r7, #52]	@ 0x34
 800b63e:	e002      	b.n	800b646 <HAL_RCCEx_GetPeriphCLKFreq+0x18ba>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800b640:	2300      	movs	r3, #0
 800b642:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800b644:	e003      	b.n	800b64e <HAL_RCCEx_GetPeriphCLKFreq+0x18c2>
 800b646:	e002      	b.n	800b64e <HAL_RCCEx_GetPeriphCLKFreq+0x18c2>
          }
          default :
          {
            frequency = 0U;
 800b648:	2300      	movs	r3, #0
 800b64a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b64c:	bf00      	nop
          }
        }
        break;
 800b64e:	f000 beb4 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

#if defined(LPTIM3)
      case RCC_PERIPHCLK_LPTIM3:
        /* Get the current LPTIM3 source */
        srcclk = __HAL_RCC_GET_LPTIM3_SOURCE();
 800b652:	4b4f      	ldr	r3, [pc, #316]	@ (800b790 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800b654:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800b658:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800b65c:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800b65e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b660:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b664:	d056      	beq.n	800b714 <HAL_RCCEx_GetPeriphCLKFreq+0x1988>
 800b666:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b668:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b66c:	f200 808b 	bhi.w	800b786 <HAL_RCCEx_GetPeriphCLKFreq+0x19fa>
 800b670:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b672:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b676:	d03e      	beq.n	800b6f6 <HAL_RCCEx_GetPeriphCLKFreq+0x196a>
 800b678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b67a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b67e:	f200 8082 	bhi.w	800b786 <HAL_RCCEx_GetPeriphCLKFreq+0x19fa>
 800b682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b684:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b688:	d027      	beq.n	800b6da <HAL_RCCEx_GetPeriphCLKFreq+0x194e>
 800b68a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b68c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b690:	d879      	bhi.n	800b786 <HAL_RCCEx_GetPeriphCLKFreq+0x19fa>
 800b692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b694:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b698:	d017      	beq.n	800b6ca <HAL_RCCEx_GetPeriphCLKFreq+0x193e>
 800b69a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b69c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b6a0:	d871      	bhi.n	800b786 <HAL_RCCEx_GetPeriphCLKFreq+0x19fa>
 800b6a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d004      	beq.n	800b6b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1926>
 800b6a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b6ae:	d004      	beq.n	800b6ba <HAL_RCCEx_GetPeriphCLKFreq+0x192e>
 800b6b0:	e069      	b.n	800b786 <HAL_RCCEx_GetPeriphCLKFreq+0x19fa>
        {
          case RCC_LPTIM3CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800b6b2:	f7fb ffcb 	bl	800764c <HAL_RCC_GetPCLK3Freq>
 800b6b6:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800b6b8:	e068      	b.n	800b78c <HAL_RCCEx_GetPeriphCLKFreq+0x1a00>
          }
          case RCC_LPTIM3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b6ba:	f107 0314 	add.w	r3, r7, #20
 800b6be:	4618      	mov	r0, r3
 800b6c0:	f7fe f88c 	bl	80097dc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800b6c4:	697b      	ldr	r3, [r7, #20]
 800b6c6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b6c8:	e060      	b.n	800b78c <HAL_RCCEx_GetPeriphCLKFreq+0x1a00>
          }
          case RCC_LPTIM3CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b6ca:	f107 0308 	add.w	r3, r7, #8
 800b6ce:	4618      	mov	r0, r3
 800b6d0:	f7fe f9f0 	bl	8009ab4 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800b6d4:	693b      	ldr	r3, [r7, #16]
 800b6d6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b6d8:	e058      	b.n	800b78c <HAL_RCCEx_GetPeriphCLKFreq+0x1a00>
          }
          case RCC_LPTIM3CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800b6da:	4b2d      	ldr	r3, [pc, #180]	@ (800b790 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800b6dc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b6e0:	f003 0302 	and.w	r3, r3, #2
 800b6e4:	2b02      	cmp	r3, #2
 800b6e6:	d103      	bne.n	800b6f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1964>
            {
              frequency = LSE_VALUE;
 800b6e8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b6ec:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800b6ee:	e04d      	b.n	800b78c <HAL_RCCEx_GetPeriphCLKFreq+0x1a00>
              frequency = 0;
 800b6f0:	2300      	movs	r3, #0
 800b6f2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b6f4:	e04a      	b.n	800b78c <HAL_RCCEx_GetPeriphCLKFreq+0x1a00>
          }
          case RCC_LPTIM3CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800b6f6:	4b26      	ldr	r3, [pc, #152]	@ (800b790 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800b6f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b6fc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b700:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b704:	d103      	bne.n	800b70e <HAL_RCCEx_GetPeriphCLKFreq+0x1982>
            {
              frequency = LSI_VALUE;
 800b706:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800b70a:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800b70c:	e03e      	b.n	800b78c <HAL_RCCEx_GetPeriphCLKFreq+0x1a00>
              frequency = 0;
 800b70e:	2300      	movs	r3, #0
 800b710:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b712:	e03b      	b.n	800b78c <HAL_RCCEx_GetPeriphCLKFreq+0x1a00>
          }
          case RCC_LPTIM3CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM3 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b714:	4b1e      	ldr	r3, [pc, #120]	@ (800b790 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800b716:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b71a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800b71e:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b720:	4b1b      	ldr	r3, [pc, #108]	@ (800b790 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800b722:	681b      	ldr	r3, [r3, #0]
 800b724:	f003 0302 	and.w	r3, r3, #2
 800b728:	2b02      	cmp	r3, #2
 800b72a:	d10c      	bne.n	800b746 <HAL_RCCEx_GetPeriphCLKFreq+0x19ba>
 800b72c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b72e:	2b00      	cmp	r3, #0
 800b730:	d109      	bne.n	800b746 <HAL_RCCEx_GetPeriphCLKFreq+0x19ba>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b732:	4b17      	ldr	r3, [pc, #92]	@ (800b790 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	08db      	lsrs	r3, r3, #3
 800b738:	f003 0303 	and.w	r3, r3, #3
 800b73c:	4a15      	ldr	r2, [pc, #84]	@ (800b794 <HAL_RCCEx_GetPeriphCLKFreq+0x1a08>)
 800b73e:	fa22 f303 	lsr.w	r3, r2, r3
 800b742:	637b      	str	r3, [r7, #52]	@ 0x34
 800b744:	e01e      	b.n	800b784 <HAL_RCCEx_GetPeriphCLKFreq+0x19f8>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b746:	4b12      	ldr	r3, [pc, #72]	@ (800b790 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800b748:	681b      	ldr	r3, [r3, #0]
 800b74a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b74e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b752:	d106      	bne.n	800b762 <HAL_RCCEx_GetPeriphCLKFreq+0x19d6>
 800b754:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b756:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b75a:	d102      	bne.n	800b762 <HAL_RCCEx_GetPeriphCLKFreq+0x19d6>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800b75c:	4b0e      	ldr	r3, [pc, #56]	@ (800b798 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0c>)
 800b75e:	637b      	str	r3, [r7, #52]	@ 0x34
 800b760:	e010      	b.n	800b784 <HAL_RCCEx_GetPeriphCLKFreq+0x19f8>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b762:	4b0b      	ldr	r3, [pc, #44]	@ (800b790 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b76a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b76e:	d106      	bne.n	800b77e <HAL_RCCEx_GetPeriphCLKFreq+0x19f2>
 800b770:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b772:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b776:	d102      	bne.n	800b77e <HAL_RCCEx_GetPeriphCLKFreq+0x19f2>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800b778:	4b08      	ldr	r3, [pc, #32]	@ (800b79c <HAL_RCCEx_GetPeriphCLKFreq+0x1a10>)
 800b77a:	637b      	str	r3, [r7, #52]	@ 0x34
 800b77c:	e002      	b.n	800b784 <HAL_RCCEx_GetPeriphCLKFreq+0x19f8>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800b77e:	2300      	movs	r3, #0
 800b780:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800b782:	e003      	b.n	800b78c <HAL_RCCEx_GetPeriphCLKFreq+0x1a00>
 800b784:	e002      	b.n	800b78c <HAL_RCCEx_GetPeriphCLKFreq+0x1a00>
          }
          default :
          {
            frequency = 0U;
 800b786:	2300      	movs	r3, #0
 800b788:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b78a:	bf00      	nop
          }
        }
        break;
 800b78c:	f000 be15 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800b790:	44020c00 	.word	0x44020c00
 800b794:	03d09000 	.word	0x03d09000
 800b798:	003d0900 	.word	0x003d0900
 800b79c:	017d7840 	.word	0x017d7840
#endif /* LPTIM3 */

#if defined(LPTIM4)
      case RCC_PERIPHCLK_LPTIM4:
        /* Get the current LPTIM4 source */
        srcclk = __HAL_RCC_GET_LPTIM4_SOURCE();
 800b7a0:	4b9e      	ldr	r3, [pc, #632]	@ (800ba1c <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800b7a2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800b7a6:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
 800b7aa:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800b7ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7ae:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800b7b2:	d056      	beq.n	800b862 <HAL_RCCEx_GetPeriphCLKFreq+0x1ad6>
 800b7b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7b6:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800b7ba:	f200 808b 	bhi.w	800b8d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b48>
 800b7be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7c0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b7c4:	d03e      	beq.n	800b844 <HAL_RCCEx_GetPeriphCLKFreq+0x1ab8>
 800b7c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7c8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b7cc:	f200 8082 	bhi.w	800b8d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b48>
 800b7d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7d2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b7d6:	d027      	beq.n	800b828 <HAL_RCCEx_GetPeriphCLKFreq+0x1a9c>
 800b7d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7da:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b7de:	d879      	bhi.n	800b8d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b48>
 800b7e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7e2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b7e6:	d017      	beq.n	800b818 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8c>
 800b7e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7ea:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b7ee:	d871      	bhi.n	800b8d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b48>
 800b7f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d004      	beq.n	800b800 <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>
 800b7f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7f8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b7fc:	d004      	beq.n	800b808 <HAL_RCCEx_GetPeriphCLKFreq+0x1a7c>
 800b7fe:	e069      	b.n	800b8d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b48>
        {
          case RCC_LPTIM4CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800b800:	f7fb ff24 	bl	800764c <HAL_RCC_GetPCLK3Freq>
 800b804:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800b806:	e068      	b.n	800b8da <HAL_RCCEx_GetPeriphCLKFreq+0x1b4e>
          }
          case RCC_LPTIM4CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b808:	f107 0314 	add.w	r3, r7, #20
 800b80c:	4618      	mov	r0, r3
 800b80e:	f7fd ffe5 	bl	80097dc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800b812:	697b      	ldr	r3, [r7, #20]
 800b814:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b816:	e060      	b.n	800b8da <HAL_RCCEx_GetPeriphCLKFreq+0x1b4e>
          }
          case RCC_LPTIM4CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b818:	f107 0308 	add.w	r3, r7, #8
 800b81c:	4618      	mov	r0, r3
 800b81e:	f7fe f949 	bl	8009ab4 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800b822:	693b      	ldr	r3, [r7, #16]
 800b824:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b826:	e058      	b.n	800b8da <HAL_RCCEx_GetPeriphCLKFreq+0x1b4e>
          }
          case RCC_LPTIM4CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800b828:	4b7c      	ldr	r3, [pc, #496]	@ (800ba1c <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800b82a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b82e:	f003 0302 	and.w	r3, r3, #2
 800b832:	2b02      	cmp	r3, #2
 800b834:	d103      	bne.n	800b83e <HAL_RCCEx_GetPeriphCLKFreq+0x1ab2>
            {
              frequency = LSE_VALUE;
 800b836:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b83a:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800b83c:	e04d      	b.n	800b8da <HAL_RCCEx_GetPeriphCLKFreq+0x1b4e>
              frequency = 0;
 800b83e:	2300      	movs	r3, #0
 800b840:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b842:	e04a      	b.n	800b8da <HAL_RCCEx_GetPeriphCLKFreq+0x1b4e>
          }
          case RCC_LPTIM4CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800b844:	4b75      	ldr	r3, [pc, #468]	@ (800ba1c <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800b846:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b84a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b84e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b852:	d103      	bne.n	800b85c <HAL_RCCEx_GetPeriphCLKFreq+0x1ad0>
            {
              frequency = LSI_VALUE;
 800b854:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800b858:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800b85a:	e03e      	b.n	800b8da <HAL_RCCEx_GetPeriphCLKFreq+0x1b4e>
              frequency = 0;
 800b85c:	2300      	movs	r3, #0
 800b85e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b860:	e03b      	b.n	800b8da <HAL_RCCEx_GetPeriphCLKFreq+0x1b4e>
          }
          case RCC_LPTIM4CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM4 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b862:	4b6e      	ldr	r3, [pc, #440]	@ (800ba1c <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800b864:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b868:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800b86c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b86e:	4b6b      	ldr	r3, [pc, #428]	@ (800ba1c <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	f003 0302 	and.w	r3, r3, #2
 800b876:	2b02      	cmp	r3, #2
 800b878:	d10c      	bne.n	800b894 <HAL_RCCEx_GetPeriphCLKFreq+0x1b08>
 800b87a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	d109      	bne.n	800b894 <HAL_RCCEx_GetPeriphCLKFreq+0x1b08>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b880:	4b66      	ldr	r3, [pc, #408]	@ (800ba1c <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800b882:	681b      	ldr	r3, [r3, #0]
 800b884:	08db      	lsrs	r3, r3, #3
 800b886:	f003 0303 	and.w	r3, r3, #3
 800b88a:	4a65      	ldr	r2, [pc, #404]	@ (800ba20 <HAL_RCCEx_GetPeriphCLKFreq+0x1c94>)
 800b88c:	fa22 f303 	lsr.w	r3, r2, r3
 800b890:	637b      	str	r3, [r7, #52]	@ 0x34
 800b892:	e01e      	b.n	800b8d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1b46>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b894:	4b61      	ldr	r3, [pc, #388]	@ (800ba1c <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800b896:	681b      	ldr	r3, [r3, #0]
 800b898:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b89c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b8a0:	d106      	bne.n	800b8b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b24>
 800b8a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b8a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b8a8:	d102      	bne.n	800b8b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b24>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800b8aa:	4b5e      	ldr	r3, [pc, #376]	@ (800ba24 <HAL_RCCEx_GetPeriphCLKFreq+0x1c98>)
 800b8ac:	637b      	str	r3, [r7, #52]	@ 0x34
 800b8ae:	e010      	b.n	800b8d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1b46>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b8b0:	4b5a      	ldr	r3, [pc, #360]	@ (800ba1c <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b8b8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b8bc:	d106      	bne.n	800b8cc <HAL_RCCEx_GetPeriphCLKFreq+0x1b40>
 800b8be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b8c0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b8c4:	d102      	bne.n	800b8cc <HAL_RCCEx_GetPeriphCLKFreq+0x1b40>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800b8c6:	4b58      	ldr	r3, [pc, #352]	@ (800ba28 <HAL_RCCEx_GetPeriphCLKFreq+0x1c9c>)
 800b8c8:	637b      	str	r3, [r7, #52]	@ 0x34
 800b8ca:	e002      	b.n	800b8d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1b46>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800b8cc:	2300      	movs	r3, #0
 800b8ce:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800b8d0:	e003      	b.n	800b8da <HAL_RCCEx_GetPeriphCLKFreq+0x1b4e>
 800b8d2:	e002      	b.n	800b8da <HAL_RCCEx_GetPeriphCLKFreq+0x1b4e>
          }
          default :
          {
            frequency = 0U;
 800b8d4:	2300      	movs	r3, #0
 800b8d6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b8d8:	bf00      	nop
          }
        }
        break;
 800b8da:	f000 bd6e 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* LPTIM4 */

#if defined(LPTIM5)
      case RCC_PERIPHCLK_LPTIM5:
        /* Get the current LPTIM5 source */
        srcclk = __HAL_RCC_GET_LPTIM5_SOURCE();
 800b8de:	4b4f      	ldr	r3, [pc, #316]	@ (800ba1c <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800b8e0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800b8e4:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800b8e8:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800b8ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8ec:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800b8f0:	d056      	beq.n	800b9a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1c14>
 800b8f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8f4:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800b8f8:	f200 808b 	bhi.w	800ba12 <HAL_RCCEx_GetPeriphCLKFreq+0x1c86>
 800b8fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8fe:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b902:	d03e      	beq.n	800b982 <HAL_RCCEx_GetPeriphCLKFreq+0x1bf6>
 800b904:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b906:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b90a:	f200 8082 	bhi.w	800ba12 <HAL_RCCEx_GetPeriphCLKFreq+0x1c86>
 800b90e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b910:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b914:	d027      	beq.n	800b966 <HAL_RCCEx_GetPeriphCLKFreq+0x1bda>
 800b916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b918:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b91c:	d879      	bhi.n	800ba12 <HAL_RCCEx_GetPeriphCLKFreq+0x1c86>
 800b91e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b920:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b924:	d017      	beq.n	800b956 <HAL_RCCEx_GetPeriphCLKFreq+0x1bca>
 800b926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b928:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b92c:	d871      	bhi.n	800ba12 <HAL_RCCEx_GetPeriphCLKFreq+0x1c86>
 800b92e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b930:	2b00      	cmp	r3, #0
 800b932:	d004      	beq.n	800b93e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb2>
 800b934:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b936:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b93a:	d004      	beq.n	800b946 <HAL_RCCEx_GetPeriphCLKFreq+0x1bba>
 800b93c:	e069      	b.n	800ba12 <HAL_RCCEx_GetPeriphCLKFreq+0x1c86>
        {
          case RCC_LPTIM5CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800b93e:	f7fb fe85 	bl	800764c <HAL_RCC_GetPCLK3Freq>
 800b942:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800b944:	e068      	b.n	800ba18 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8c>
          }
          case RCC_LPTIM5CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b946:	f107 0314 	add.w	r3, r7, #20
 800b94a:	4618      	mov	r0, r3
 800b94c:	f7fd ff46 	bl	80097dc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800b950:	697b      	ldr	r3, [r7, #20]
 800b952:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b954:	e060      	b.n	800ba18 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8c>
          }
          case RCC_LPTIM5CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b956:	f107 0308 	add.w	r3, r7, #8
 800b95a:	4618      	mov	r0, r3
 800b95c:	f7fe f8aa 	bl	8009ab4 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800b960:	693b      	ldr	r3, [r7, #16]
 800b962:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b964:	e058      	b.n	800ba18 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8c>
          }
          case RCC_LPTIM5CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800b966:	4b2d      	ldr	r3, [pc, #180]	@ (800ba1c <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800b968:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b96c:	f003 0302 	and.w	r3, r3, #2
 800b970:	2b02      	cmp	r3, #2
 800b972:	d103      	bne.n	800b97c <HAL_RCCEx_GetPeriphCLKFreq+0x1bf0>
            {
              frequency = LSE_VALUE;
 800b974:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b978:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800b97a:	e04d      	b.n	800ba18 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8c>
              frequency = 0;
 800b97c:	2300      	movs	r3, #0
 800b97e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b980:	e04a      	b.n	800ba18 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8c>
          }
          case RCC_LPTIM5CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800b982:	4b26      	ldr	r3, [pc, #152]	@ (800ba1c <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800b984:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b988:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b98c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b990:	d103      	bne.n	800b99a <HAL_RCCEx_GetPeriphCLKFreq+0x1c0e>
            {
              frequency = LSI_VALUE;
 800b992:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800b996:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800b998:	e03e      	b.n	800ba18 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8c>
              frequency = 0;
 800b99a:	2300      	movs	r3, #0
 800b99c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b99e:	e03b      	b.n	800ba18 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8c>
          }
          case RCC_LPTIM5CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM5 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b9a0:	4b1e      	ldr	r3, [pc, #120]	@ (800ba1c <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800b9a2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b9a6:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800b9aa:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b9ac:	4b1b      	ldr	r3, [pc, #108]	@ (800ba1c <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	f003 0302 	and.w	r3, r3, #2
 800b9b4:	2b02      	cmp	r3, #2
 800b9b6:	d10c      	bne.n	800b9d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1c46>
 800b9b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	d109      	bne.n	800b9d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1c46>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b9be:	4b17      	ldr	r3, [pc, #92]	@ (800ba1c <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	08db      	lsrs	r3, r3, #3
 800b9c4:	f003 0303 	and.w	r3, r3, #3
 800b9c8:	4a15      	ldr	r2, [pc, #84]	@ (800ba20 <HAL_RCCEx_GetPeriphCLKFreq+0x1c94>)
 800b9ca:	fa22 f303 	lsr.w	r3, r2, r3
 800b9ce:	637b      	str	r3, [r7, #52]	@ 0x34
 800b9d0:	e01e      	b.n	800ba10 <HAL_RCCEx_GetPeriphCLKFreq+0x1c84>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b9d2:	4b12      	ldr	r3, [pc, #72]	@ (800ba1c <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800b9d4:	681b      	ldr	r3, [r3, #0]
 800b9d6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b9da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b9de:	d106      	bne.n	800b9ee <HAL_RCCEx_GetPeriphCLKFreq+0x1c62>
 800b9e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b9e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b9e6:	d102      	bne.n	800b9ee <HAL_RCCEx_GetPeriphCLKFreq+0x1c62>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800b9e8:	4b0e      	ldr	r3, [pc, #56]	@ (800ba24 <HAL_RCCEx_GetPeriphCLKFreq+0x1c98>)
 800b9ea:	637b      	str	r3, [r7, #52]	@ 0x34
 800b9ec:	e010      	b.n	800ba10 <HAL_RCCEx_GetPeriphCLKFreq+0x1c84>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b9ee:	4b0b      	ldr	r3, [pc, #44]	@ (800ba1c <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b9f6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b9fa:	d106      	bne.n	800ba0a <HAL_RCCEx_GetPeriphCLKFreq+0x1c7e>
 800b9fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b9fe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ba02:	d102      	bne.n	800ba0a <HAL_RCCEx_GetPeriphCLKFreq+0x1c7e>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800ba04:	4b08      	ldr	r3, [pc, #32]	@ (800ba28 <HAL_RCCEx_GetPeriphCLKFreq+0x1c9c>)
 800ba06:	637b      	str	r3, [r7, #52]	@ 0x34
 800ba08:	e002      	b.n	800ba10 <HAL_RCCEx_GetPeriphCLKFreq+0x1c84>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800ba0a:	2300      	movs	r3, #0
 800ba0c:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800ba0e:	e003      	b.n	800ba18 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8c>
 800ba10:	e002      	b.n	800ba18 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8c>
          }
          default :
          {
            frequency = 0U;
 800ba12:	2300      	movs	r3, #0
 800ba14:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ba16:	bf00      	nop
          }
        }
        break;
 800ba18:	f000 bccf 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800ba1c:	44020c00 	.word	0x44020c00
 800ba20:	03d09000 	.word	0x03d09000
 800ba24:	003d0900 	.word	0x003d0900
 800ba28:	017d7840 	.word	0x017d7840
#endif /* LPTIM5 */

#if defined(LPTIM6)
      case RCC_PERIPHCLK_LPTIM6:
        /* Get the current LPTIM6 source */
        srcclk = __HAL_RCC_GET_LPTIM6_SOURCE();
 800ba2c:	4b9e      	ldr	r3, [pc, #632]	@ (800bca8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800ba2e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800ba32:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800ba36:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800ba38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba3a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ba3e:	d056      	beq.n	800baee <HAL_RCCEx_GetPeriphCLKFreq+0x1d62>
 800ba40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba42:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ba46:	f200 808b 	bhi.w	800bb60 <HAL_RCCEx_GetPeriphCLKFreq+0x1dd4>
 800ba4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ba50:	d03e      	beq.n	800bad0 <HAL_RCCEx_GetPeriphCLKFreq+0x1d44>
 800ba52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ba58:	f200 8082 	bhi.w	800bb60 <HAL_RCCEx_GetPeriphCLKFreq+0x1dd4>
 800ba5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba5e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ba62:	d027      	beq.n	800bab4 <HAL_RCCEx_GetPeriphCLKFreq+0x1d28>
 800ba64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba66:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ba6a:	d879      	bhi.n	800bb60 <HAL_RCCEx_GetPeriphCLKFreq+0x1dd4>
 800ba6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba6e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ba72:	d017      	beq.n	800baa4 <HAL_RCCEx_GetPeriphCLKFreq+0x1d18>
 800ba74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba76:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ba7a:	d871      	bhi.n	800bb60 <HAL_RCCEx_GetPeriphCLKFreq+0x1dd4>
 800ba7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d004      	beq.n	800ba8c <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>
 800ba82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba84:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ba88:	d004      	beq.n	800ba94 <HAL_RCCEx_GetPeriphCLKFreq+0x1d08>
 800ba8a:	e069      	b.n	800bb60 <HAL_RCCEx_GetPeriphCLKFreq+0x1dd4>
        {
          case RCC_LPTIM6CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800ba8c:	f7fb fdde 	bl	800764c <HAL_RCC_GetPCLK3Freq>
 800ba90:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800ba92:	e068      	b.n	800bb66 <HAL_RCCEx_GetPeriphCLKFreq+0x1dda>
          }
          case RCC_LPTIM6CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ba94:	f107 0314 	add.w	r3, r7, #20
 800ba98:	4618      	mov	r0, r3
 800ba9a:	f7fd fe9f 	bl	80097dc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800ba9e:	697b      	ldr	r3, [r7, #20]
 800baa0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800baa2:	e060      	b.n	800bb66 <HAL_RCCEx_GetPeriphCLKFreq+0x1dda>
          }
          case RCC_LPTIM6CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800baa4:	f107 0308 	add.w	r3, r7, #8
 800baa8:	4618      	mov	r0, r3
 800baaa:	f7fe f803 	bl	8009ab4 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800baae:	693b      	ldr	r3, [r7, #16]
 800bab0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800bab2:	e058      	b.n	800bb66 <HAL_RCCEx_GetPeriphCLKFreq+0x1dda>
          }
          case RCC_LPTIM6CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800bab4:	4b7c      	ldr	r3, [pc, #496]	@ (800bca8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800bab6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800baba:	f003 0302 	and.w	r3, r3, #2
 800babe:	2b02      	cmp	r3, #2
 800bac0:	d103      	bne.n	800baca <HAL_RCCEx_GetPeriphCLKFreq+0x1d3e>
            {
              frequency = LSE_VALUE;
 800bac2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bac6:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800bac8:	e04d      	b.n	800bb66 <HAL_RCCEx_GetPeriphCLKFreq+0x1dda>
              frequency = 0;
 800baca:	2300      	movs	r3, #0
 800bacc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800bace:	e04a      	b.n	800bb66 <HAL_RCCEx_GetPeriphCLKFreq+0x1dda>
          }
          case RCC_LPTIM6CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800bad0:	4b75      	ldr	r3, [pc, #468]	@ (800bca8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800bad2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800bad6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bada:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bade:	d103      	bne.n	800bae8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d5c>
            {
              frequency = LSI_VALUE;
 800bae0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800bae4:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800bae6:	e03e      	b.n	800bb66 <HAL_RCCEx_GetPeriphCLKFreq+0x1dda>
              frequency = 0;
 800bae8:	2300      	movs	r3, #0
 800baea:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800baec:	e03b      	b.n	800bb66 <HAL_RCCEx_GetPeriphCLKFreq+0x1dda>
          }
          case RCC_LPTIM6CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM6 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800baee:	4b6e      	ldr	r3, [pc, #440]	@ (800bca8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800baf0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800baf4:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800baf8:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800bafa:	4b6b      	ldr	r3, [pc, #428]	@ (800bca8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800bafc:	681b      	ldr	r3, [r3, #0]
 800bafe:	f003 0302 	and.w	r3, r3, #2
 800bb02:	2b02      	cmp	r3, #2
 800bb04:	d10c      	bne.n	800bb20 <HAL_RCCEx_GetPeriphCLKFreq+0x1d94>
 800bb06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d109      	bne.n	800bb20 <HAL_RCCEx_GetPeriphCLKFreq+0x1d94>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800bb0c:	4b66      	ldr	r3, [pc, #408]	@ (800bca8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	08db      	lsrs	r3, r3, #3
 800bb12:	f003 0303 	and.w	r3, r3, #3
 800bb16:	4a65      	ldr	r2, [pc, #404]	@ (800bcac <HAL_RCCEx_GetPeriphCLKFreq+0x1f20>)
 800bb18:	fa22 f303 	lsr.w	r3, r2, r3
 800bb1c:	637b      	str	r3, [r7, #52]	@ 0x34
 800bb1e:	e01e      	b.n	800bb5e <HAL_RCCEx_GetPeriphCLKFreq+0x1dd2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800bb20:	4b61      	ldr	r3, [pc, #388]	@ (800bca8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800bb22:	681b      	ldr	r3, [r3, #0]
 800bb24:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bb28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bb2c:	d106      	bne.n	800bb3c <HAL_RCCEx_GetPeriphCLKFreq+0x1db0>
 800bb2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bb34:	d102      	bne.n	800bb3c <HAL_RCCEx_GetPeriphCLKFreq+0x1db0>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800bb36:	4b5e      	ldr	r3, [pc, #376]	@ (800bcb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f24>)
 800bb38:	637b      	str	r3, [r7, #52]	@ 0x34
 800bb3a:	e010      	b.n	800bb5e <HAL_RCCEx_GetPeriphCLKFreq+0x1dd2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800bb3c:	4b5a      	ldr	r3, [pc, #360]	@ (800bca8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bb44:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bb48:	d106      	bne.n	800bb58 <HAL_RCCEx_GetPeriphCLKFreq+0x1dcc>
 800bb4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb4c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800bb50:	d102      	bne.n	800bb58 <HAL_RCCEx_GetPeriphCLKFreq+0x1dcc>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800bb52:	4b58      	ldr	r3, [pc, #352]	@ (800bcb4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f28>)
 800bb54:	637b      	str	r3, [r7, #52]	@ 0x34
 800bb56:	e002      	b.n	800bb5e <HAL_RCCEx_GetPeriphCLKFreq+0x1dd2>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800bb58:	2300      	movs	r3, #0
 800bb5a:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800bb5c:	e003      	b.n	800bb66 <HAL_RCCEx_GetPeriphCLKFreq+0x1dda>
 800bb5e:	e002      	b.n	800bb66 <HAL_RCCEx_GetPeriphCLKFreq+0x1dda>
          }
          default :
          {
            frequency = 0U;
 800bb60:	2300      	movs	r3, #0
 800bb62:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800bb64:	bf00      	nop
          }
        }
        break;
 800bb66:	f000 bc28 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800bb6a:	4b4f      	ldr	r3, [pc, #316]	@ (800bca8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800bb6c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800bb70:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bb74:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 800bb76:	4b4c      	ldr	r3, [pc, #304]	@ (800bca8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800bb78:	681b      	ldr	r3, [r3, #0]
 800bb7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bb7e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bb82:	d106      	bne.n	800bb92 <HAL_RCCEx_GetPeriphCLKFreq+0x1e06>
 800bb84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d103      	bne.n	800bb92 <HAL_RCCEx_GetPeriphCLKFreq+0x1e06>
        {
          frequency = HSE_VALUE;
 800bb8a:	4b4a      	ldr	r3, [pc, #296]	@ (800bcb4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f28>)
 800bb8c:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 800bb8e:	f000 bc14 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 800bb92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bb98:	d108      	bne.n	800bbac <HAL_RCCEx_GetPeriphCLKFreq+0x1e20>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bb9a:	f107 0320 	add.w	r3, r7, #32
 800bb9e:	4618      	mov	r0, r3
 800bba0:	f7fd fcb0 	bl	8009504 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800bba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bba6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800bba8:	f000 bc07 	b.w	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 800bbac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bbb2:	d107      	bne.n	800bbc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e38>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bbb4:	f107 0314 	add.w	r3, r7, #20
 800bbb8:	4618      	mov	r0, r3
 800bbba:	f7fd fe0f 	bl	80097dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800bbbe:	69bb      	ldr	r3, [r7, #24]
 800bbc0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800bbc2:	e3fa      	b.n	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
          frequency = 0U;
 800bbc4:	2300      	movs	r3, #0
 800bbc6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800bbc8:	e3f7      	b.n	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 800bbca:	4b37      	ldr	r3, [pc, #220]	@ (800bca8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800bbcc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800bbd0:	f003 0307 	and.w	r3, r3, #7
 800bbd4:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 800bbd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbd8:	2b04      	cmp	r3, #4
 800bbda:	d861      	bhi.n	800bca0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f14>
 800bbdc:	a201      	add	r2, pc, #4	@ (adr r2, 800bbe4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e58>)
 800bbde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bbe2:	bf00      	nop
 800bbe4:	0800bbf9 	.word	0x0800bbf9
 800bbe8:	0800bc09 	.word	0x0800bc09
 800bbec:	0800bc19 	.word	0x0800bc19
 800bbf0:	0800bc29 	.word	0x0800bc29
 800bbf4:	0800bc2f 	.word	0x0800bc2f
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bbf8:	f107 0320 	add.w	r3, r7, #32
 800bbfc:	4618      	mov	r0, r3
 800bbfe:	f7fd fc81 	bl	8009504 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800bc02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc04:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800bc06:	e04e      	b.n	800bca6 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1a>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bc08:	f107 0314 	add.w	r3, r7, #20
 800bc0c:	4618      	mov	r0, r3
 800bc0e:	f7fd fde5 	bl	80097dc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800bc12:	697b      	ldr	r3, [r7, #20]
 800bc14:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800bc16:	e046      	b.n	800bca6 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1a>
          }
#if defined(RCC_SPI1CLKSOURCE_PLL3P)
          case RCC_SPI1CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bc18:	f107 0308 	add.w	r3, r7, #8
 800bc1c:	4618      	mov	r0, r3
 800bc1e:	f7fd ff49 	bl	8009ab4 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800bc22:	68bb      	ldr	r3, [r7, #8]
 800bc24:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800bc26:	e03e      	b.n	800bca6 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1a>
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800bc28:	4b23      	ldr	r3, [pc, #140]	@ (800bcb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f2c>)
 800bc2a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800bc2c:	e03b      	b.n	800bca6 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1a>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800bc2e:	4b1e      	ldr	r3, [pc, #120]	@ (800bca8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800bc30:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800bc34:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800bc38:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800bc3a:	4b1b      	ldr	r3, [pc, #108]	@ (800bca8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	f003 0302 	and.w	r3, r3, #2
 800bc42:	2b02      	cmp	r3, #2
 800bc44:	d10c      	bne.n	800bc60 <HAL_RCCEx_GetPeriphCLKFreq+0x1ed4>
 800bc46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	d109      	bne.n	800bc60 <HAL_RCCEx_GetPeriphCLKFreq+0x1ed4>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800bc4c:	4b16      	ldr	r3, [pc, #88]	@ (800bca8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800bc4e:	681b      	ldr	r3, [r3, #0]
 800bc50:	08db      	lsrs	r3, r3, #3
 800bc52:	f003 0303 	and.w	r3, r3, #3
 800bc56:	4a15      	ldr	r2, [pc, #84]	@ (800bcac <HAL_RCCEx_GetPeriphCLKFreq+0x1f20>)
 800bc58:	fa22 f303 	lsr.w	r3, r2, r3
 800bc5c:	637b      	str	r3, [r7, #52]	@ 0x34
 800bc5e:	e01e      	b.n	800bc9e <HAL_RCCEx_GetPeriphCLKFreq+0x1f12>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800bc60:	4b11      	ldr	r3, [pc, #68]	@ (800bca8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800bc62:	681b      	ldr	r3, [r3, #0]
 800bc64:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bc68:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bc6c:	d106      	bne.n	800bc7c <HAL_RCCEx_GetPeriphCLKFreq+0x1ef0>
 800bc6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bc74:	d102      	bne.n	800bc7c <HAL_RCCEx_GetPeriphCLKFreq+0x1ef0>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800bc76:	4b0e      	ldr	r3, [pc, #56]	@ (800bcb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f24>)
 800bc78:	637b      	str	r3, [r7, #52]	@ 0x34
 800bc7a:	e010      	b.n	800bc9e <HAL_RCCEx_GetPeriphCLKFreq+0x1f12>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800bc7c:	4b0a      	ldr	r3, [pc, #40]	@ (800bca8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bc84:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bc88:	d106      	bne.n	800bc98 <HAL_RCCEx_GetPeriphCLKFreq+0x1f0c>
 800bc8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc8c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800bc90:	d102      	bne.n	800bc98 <HAL_RCCEx_GetPeriphCLKFreq+0x1f0c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800bc92:	4b08      	ldr	r3, [pc, #32]	@ (800bcb4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f28>)
 800bc94:	637b      	str	r3, [r7, #52]	@ 0x34
 800bc96:	e002      	b.n	800bc9e <HAL_RCCEx_GetPeriphCLKFreq+0x1f12>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800bc98:	2300      	movs	r3, #0
 800bc9a:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800bc9c:	e003      	b.n	800bca6 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1a>
 800bc9e:	e002      	b.n	800bca6 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1a>
          }
          default:
          {
            frequency = 0;
 800bca0:	2300      	movs	r3, #0
 800bca2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800bca4:	bf00      	nop
          }
        }
        break;
 800bca6:	e388      	b.n	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800bca8:	44020c00 	.word	0x44020c00
 800bcac:	03d09000 	.word	0x03d09000
 800bcb0:	003d0900 	.word	0x003d0900
 800bcb4:	017d7840 	.word	0x017d7840
 800bcb8:	00bb8000 	.word	0x00bb8000

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 800bcbc:	4ba9      	ldr	r3, [pc, #676]	@ (800bf64 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800bcbe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800bcc2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800bcc6:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 800bcc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcca:	2b20      	cmp	r3, #32
 800bccc:	f200 809a 	bhi.w	800be04 <HAL_RCCEx_GetPeriphCLKFreq+0x2078>
 800bcd0:	a201      	add	r2, pc, #4	@ (adr r2, 800bcd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f4c>)
 800bcd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bcd6:	bf00      	nop
 800bcd8:	0800bd5d 	.word	0x0800bd5d
 800bcdc:	0800be05 	.word	0x0800be05
 800bce0:	0800be05 	.word	0x0800be05
 800bce4:	0800be05 	.word	0x0800be05
 800bce8:	0800be05 	.word	0x0800be05
 800bcec:	0800be05 	.word	0x0800be05
 800bcf0:	0800be05 	.word	0x0800be05
 800bcf4:	0800be05 	.word	0x0800be05
 800bcf8:	0800bd6d 	.word	0x0800bd6d
 800bcfc:	0800be05 	.word	0x0800be05
 800bd00:	0800be05 	.word	0x0800be05
 800bd04:	0800be05 	.word	0x0800be05
 800bd08:	0800be05 	.word	0x0800be05
 800bd0c:	0800be05 	.word	0x0800be05
 800bd10:	0800be05 	.word	0x0800be05
 800bd14:	0800be05 	.word	0x0800be05
 800bd18:	0800bd7d 	.word	0x0800bd7d
 800bd1c:	0800be05 	.word	0x0800be05
 800bd20:	0800be05 	.word	0x0800be05
 800bd24:	0800be05 	.word	0x0800be05
 800bd28:	0800be05 	.word	0x0800be05
 800bd2c:	0800be05 	.word	0x0800be05
 800bd30:	0800be05 	.word	0x0800be05
 800bd34:	0800be05 	.word	0x0800be05
 800bd38:	0800bd8d 	.word	0x0800bd8d
 800bd3c:	0800be05 	.word	0x0800be05
 800bd40:	0800be05 	.word	0x0800be05
 800bd44:	0800be05 	.word	0x0800be05
 800bd48:	0800be05 	.word	0x0800be05
 800bd4c:	0800be05 	.word	0x0800be05
 800bd50:	0800be05 	.word	0x0800be05
 800bd54:	0800be05 	.word	0x0800be05
 800bd58:	0800bd93 	.word	0x0800bd93
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bd5c:	f107 0320 	add.w	r3, r7, #32
 800bd60:	4618      	mov	r0, r3
 800bd62:	f7fd fbcf 	bl	8009504 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800bd66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd68:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800bd6a:	e04e      	b.n	800be0a <HAL_RCCEx_GetPeriphCLKFreq+0x207e>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bd6c:	f107 0314 	add.w	r3, r7, #20
 800bd70:	4618      	mov	r0, r3
 800bd72:	f7fd fd33 	bl	80097dc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800bd76:	697b      	ldr	r3, [r7, #20]
 800bd78:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800bd7a:	e046      	b.n	800be0a <HAL_RCCEx_GetPeriphCLKFreq+0x207e>
          }
#if defined(RCC_SPI2CLKSOURCE_PLL3P)
          case RCC_SPI2CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bd7c:	f107 0308 	add.w	r3, r7, #8
 800bd80:	4618      	mov	r0, r3
 800bd82:	f7fd fe97 	bl	8009ab4 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800bd86:	68bb      	ldr	r3, [r7, #8]
 800bd88:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800bd8a:	e03e      	b.n	800be0a <HAL_RCCEx_GetPeriphCLKFreq+0x207e>
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800bd8c:	4b76      	ldr	r3, [pc, #472]	@ (800bf68 <HAL_RCCEx_GetPeriphCLKFreq+0x21dc>)
 800bd8e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800bd90:	e03b      	b.n	800be0a <HAL_RCCEx_GetPeriphCLKFreq+0x207e>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800bd92:	4b74      	ldr	r3, [pc, #464]	@ (800bf64 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800bd94:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800bd98:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800bd9c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800bd9e:	4b71      	ldr	r3, [pc, #452]	@ (800bf64 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	f003 0302 	and.w	r3, r3, #2
 800bda6:	2b02      	cmp	r3, #2
 800bda8:	d10c      	bne.n	800bdc4 <HAL_RCCEx_GetPeriphCLKFreq+0x2038>
 800bdaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bdac:	2b00      	cmp	r3, #0
 800bdae:	d109      	bne.n	800bdc4 <HAL_RCCEx_GetPeriphCLKFreq+0x2038>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800bdb0:	4b6c      	ldr	r3, [pc, #432]	@ (800bf64 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800bdb2:	681b      	ldr	r3, [r3, #0]
 800bdb4:	08db      	lsrs	r3, r3, #3
 800bdb6:	f003 0303 	and.w	r3, r3, #3
 800bdba:	4a6c      	ldr	r2, [pc, #432]	@ (800bf6c <HAL_RCCEx_GetPeriphCLKFreq+0x21e0>)
 800bdbc:	fa22 f303 	lsr.w	r3, r2, r3
 800bdc0:	637b      	str	r3, [r7, #52]	@ 0x34
 800bdc2:	e01e      	b.n	800be02 <HAL_RCCEx_GetPeriphCLKFreq+0x2076>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800bdc4:	4b67      	ldr	r3, [pc, #412]	@ (800bf64 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800bdc6:	681b      	ldr	r3, [r3, #0]
 800bdc8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bdcc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bdd0:	d106      	bne.n	800bde0 <HAL_RCCEx_GetPeriphCLKFreq+0x2054>
 800bdd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bdd4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bdd8:	d102      	bne.n	800bde0 <HAL_RCCEx_GetPeriphCLKFreq+0x2054>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800bdda:	4b65      	ldr	r3, [pc, #404]	@ (800bf70 <HAL_RCCEx_GetPeriphCLKFreq+0x21e4>)
 800bddc:	637b      	str	r3, [r7, #52]	@ 0x34
 800bdde:	e010      	b.n	800be02 <HAL_RCCEx_GetPeriphCLKFreq+0x2076>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800bde0:	4b60      	ldr	r3, [pc, #384]	@ (800bf64 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bde8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bdec:	d106      	bne.n	800bdfc <HAL_RCCEx_GetPeriphCLKFreq+0x2070>
 800bdee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bdf0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800bdf4:	d102      	bne.n	800bdfc <HAL_RCCEx_GetPeriphCLKFreq+0x2070>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800bdf6:	4b5f      	ldr	r3, [pc, #380]	@ (800bf74 <HAL_RCCEx_GetPeriphCLKFreq+0x21e8>)
 800bdf8:	637b      	str	r3, [r7, #52]	@ 0x34
 800bdfa:	e002      	b.n	800be02 <HAL_RCCEx_GetPeriphCLKFreq+0x2076>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800bdfc:	2300      	movs	r3, #0
 800bdfe:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800be00:	e003      	b.n	800be0a <HAL_RCCEx_GetPeriphCLKFreq+0x207e>
 800be02:	e002      	b.n	800be0a <HAL_RCCEx_GetPeriphCLKFreq+0x207e>
          }
          default:
          {
            frequency = 0;
 800be04:	2300      	movs	r3, #0
 800be06:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800be08:	bf00      	nop
          }
        }
        break;
 800be0a:	e2d6      	b.n	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 800be0c:	4b55      	ldr	r3, [pc, #340]	@ (800bf64 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800be0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800be12:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800be16:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 800be18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be1a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800be1e:	d031      	beq.n	800be84 <HAL_RCCEx_GetPeriphCLKFreq+0x20f8>
 800be20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be22:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800be26:	d866      	bhi.n	800bef6 <HAL_RCCEx_GetPeriphCLKFreq+0x216a>
 800be28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be2a:	2bc0      	cmp	r3, #192	@ 0xc0
 800be2c:	d027      	beq.n	800be7e <HAL_RCCEx_GetPeriphCLKFreq+0x20f2>
 800be2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be30:	2bc0      	cmp	r3, #192	@ 0xc0
 800be32:	d860      	bhi.n	800bef6 <HAL_RCCEx_GetPeriphCLKFreq+0x216a>
 800be34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be36:	2b80      	cmp	r3, #128	@ 0x80
 800be38:	d019      	beq.n	800be6e <HAL_RCCEx_GetPeriphCLKFreq+0x20e2>
 800be3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be3c:	2b80      	cmp	r3, #128	@ 0x80
 800be3e:	d85a      	bhi.n	800bef6 <HAL_RCCEx_GetPeriphCLKFreq+0x216a>
 800be40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be42:	2b00      	cmp	r3, #0
 800be44:	d003      	beq.n	800be4e <HAL_RCCEx_GetPeriphCLKFreq+0x20c2>
 800be46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be48:	2b40      	cmp	r3, #64	@ 0x40
 800be4a:	d008      	beq.n	800be5e <HAL_RCCEx_GetPeriphCLKFreq+0x20d2>
 800be4c:	e053      	b.n	800bef6 <HAL_RCCEx_GetPeriphCLKFreq+0x216a>
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800be4e:	f107 0320 	add.w	r3, r7, #32
 800be52:	4618      	mov	r0, r3
 800be54:	f7fd fb56 	bl	8009504 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800be58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be5a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800be5c:	e04e      	b.n	800befc <HAL_RCCEx_GetPeriphCLKFreq+0x2170>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800be5e:	f107 0314 	add.w	r3, r7, #20
 800be62:	4618      	mov	r0, r3
 800be64:	f7fd fcba 	bl	80097dc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800be68:	697b      	ldr	r3, [r7, #20]
 800be6a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800be6c:	e046      	b.n	800befc <HAL_RCCEx_GetPeriphCLKFreq+0x2170>
          }
#if defined(RCC_SPI3CLKSOURCE_PLL3P)
          case RCC_SPI3CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800be6e:	f107 0308 	add.w	r3, r7, #8
 800be72:	4618      	mov	r0, r3
 800be74:	f7fd fe1e 	bl	8009ab4 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800be78:	68bb      	ldr	r3, [r7, #8]
 800be7a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800be7c:	e03e      	b.n	800befc <HAL_RCCEx_GetPeriphCLKFreq+0x2170>
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800be7e:	4b3a      	ldr	r3, [pc, #232]	@ (800bf68 <HAL_RCCEx_GetPeriphCLKFreq+0x21dc>)
 800be80:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800be82:	e03b      	b.n	800befc <HAL_RCCEx_GetPeriphCLKFreq+0x2170>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800be84:	4b37      	ldr	r3, [pc, #220]	@ (800bf64 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800be86:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800be8a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800be8e:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800be90:	4b34      	ldr	r3, [pc, #208]	@ (800bf64 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	f003 0302 	and.w	r3, r3, #2
 800be98:	2b02      	cmp	r3, #2
 800be9a:	d10c      	bne.n	800beb6 <HAL_RCCEx_GetPeriphCLKFreq+0x212a>
 800be9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d109      	bne.n	800beb6 <HAL_RCCEx_GetPeriphCLKFreq+0x212a>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800bea2:	4b30      	ldr	r3, [pc, #192]	@ (800bf64 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	08db      	lsrs	r3, r3, #3
 800bea8:	f003 0303 	and.w	r3, r3, #3
 800beac:	4a2f      	ldr	r2, [pc, #188]	@ (800bf6c <HAL_RCCEx_GetPeriphCLKFreq+0x21e0>)
 800beae:	fa22 f303 	lsr.w	r3, r2, r3
 800beb2:	637b      	str	r3, [r7, #52]	@ 0x34
 800beb4:	e01e      	b.n	800bef4 <HAL_RCCEx_GetPeriphCLKFreq+0x2168>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800beb6:	4b2b      	ldr	r3, [pc, #172]	@ (800bf64 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800beb8:	681b      	ldr	r3, [r3, #0]
 800beba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bebe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bec2:	d106      	bne.n	800bed2 <HAL_RCCEx_GetPeriphCLKFreq+0x2146>
 800bec4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bec6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800beca:	d102      	bne.n	800bed2 <HAL_RCCEx_GetPeriphCLKFreq+0x2146>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800becc:	4b28      	ldr	r3, [pc, #160]	@ (800bf70 <HAL_RCCEx_GetPeriphCLKFreq+0x21e4>)
 800bece:	637b      	str	r3, [r7, #52]	@ 0x34
 800bed0:	e010      	b.n	800bef4 <HAL_RCCEx_GetPeriphCLKFreq+0x2168>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800bed2:	4b24      	ldr	r3, [pc, #144]	@ (800bf64 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800beda:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bede:	d106      	bne.n	800beee <HAL_RCCEx_GetPeriphCLKFreq+0x2162>
 800bee0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bee2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800bee6:	d102      	bne.n	800beee <HAL_RCCEx_GetPeriphCLKFreq+0x2162>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800bee8:	4b22      	ldr	r3, [pc, #136]	@ (800bf74 <HAL_RCCEx_GetPeriphCLKFreq+0x21e8>)
 800beea:	637b      	str	r3, [r7, #52]	@ 0x34
 800beec:	e002      	b.n	800bef4 <HAL_RCCEx_GetPeriphCLKFreq+0x2168>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800beee:	2300      	movs	r3, #0
 800bef0:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800bef2:	e003      	b.n	800befc <HAL_RCCEx_GetPeriphCLKFreq+0x2170>
 800bef4:	e002      	b.n	800befc <HAL_RCCEx_GetPeriphCLKFreq+0x2170>
          }
          default:
          {
            frequency = 0;
 800bef6:	2300      	movs	r3, #0
 800bef8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800befa:	bf00      	nop
          }
        }
        break;
 800befc:	e25d      	b.n	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

#if defined(SPI4)
      case RCC_PERIPHCLK_SPI4:
        /* Get the current SPI4 kernel source */
        srcclk = __HAL_RCC_GET_SPI4_SOURCE();
 800befe:	4b19      	ldr	r3, [pc, #100]	@ (800bf64 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800bf00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800bf04:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 800bf08:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI4CLKSOURCE_PCLK2)
 800bf0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	d103      	bne.n	800bf18 <HAL_RCCEx_GetPeriphCLKFreq+0x218c>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 800bf10:	f7fb fb86 	bl	8007620 <HAL_RCC_GetPCLK2Freq>
 800bf14:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 800bf16:	e250      	b.n	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL2Q))
 800bf18:	4b12      	ldr	r3, [pc, #72]	@ (800bf64 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800bf1a:	681b      	ldr	r3, [r3, #0]
 800bf1c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bf20:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bf24:	d10b      	bne.n	800bf3e <HAL_RCCEx_GetPeriphCLKFreq+0x21b2>
 800bf26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bf2c:	d107      	bne.n	800bf3e <HAL_RCCEx_GetPeriphCLKFreq+0x21b2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bf2e:	f107 0314 	add.w	r3, r7, #20
 800bf32:	4618      	mov	r0, r3
 800bf34:	f7fd fc52 	bl	80097dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800bf38:	69bb      	ldr	r3, [r7, #24]
 800bf3a:	637b      	str	r3, [r7, #52]	@ 0x34
 800bf3c:	e04f      	b.n	800bfde <HAL_RCCEx_GetPeriphCLKFreq+0x2252>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL3Q))
 800bf3e:	4b09      	ldr	r3, [pc, #36]	@ (800bf64 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bf46:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bf4a:	d115      	bne.n	800bf78 <HAL_RCCEx_GetPeriphCLKFreq+0x21ec>
 800bf4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bf52:	d111      	bne.n	800bf78 <HAL_RCCEx_GetPeriphCLKFreq+0x21ec>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bf54:	f107 0308 	add.w	r3, r7, #8
 800bf58:	4618      	mov	r0, r3
 800bf5a:	f7fd fdab 	bl	8009ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800bf5e:	68fb      	ldr	r3, [r7, #12]
 800bf60:	637b      	str	r3, [r7, #52]	@ 0x34
 800bf62:	e03c      	b.n	800bfde <HAL_RCCEx_GetPeriphCLKFreq+0x2252>
 800bf64:	44020c00 	.word	0x44020c00
 800bf68:	00bb8000 	.word	0x00bb8000
 800bf6c:	03d09000 	.word	0x03d09000
 800bf70:	003d0900 	.word	0x003d0900
 800bf74:	017d7840 	.word	0x017d7840
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSI))
 800bf78:	4b94      	ldr	r3, [pc, #592]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800bf7a:	681b      	ldr	r3, [r3, #0]
 800bf7c:	f003 0302 	and.w	r3, r3, #2
 800bf80:	2b02      	cmp	r3, #2
 800bf82:	d10d      	bne.n	800bfa0 <HAL_RCCEx_GetPeriphCLKFreq+0x2214>
 800bf84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf86:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800bf8a:	d109      	bne.n	800bfa0 <HAL_RCCEx_GetPeriphCLKFreq+0x2214>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800bf8c:	4b8f      	ldr	r3, [pc, #572]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	08db      	lsrs	r3, r3, #3
 800bf92:	f003 0303 	and.w	r3, r3, #3
 800bf96:	4a8e      	ldr	r2, [pc, #568]	@ (800c1d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2444>)
 800bf98:	fa22 f303 	lsr.w	r3, r2, r3
 800bf9c:	637b      	str	r3, [r7, #52]	@ 0x34
 800bf9e:	e01e      	b.n	800bfde <HAL_RCCEx_GetPeriphCLKFreq+0x2252>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_CSI))
 800bfa0:	4b8a      	ldr	r3, [pc, #552]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800bfa2:	681b      	ldr	r3, [r3, #0]
 800bfa4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bfa8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bfac:	d106      	bne.n	800bfbc <HAL_RCCEx_GetPeriphCLKFreq+0x2230>
 800bfae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfb0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bfb4:	d102      	bne.n	800bfbc <HAL_RCCEx_GetPeriphCLKFreq+0x2230>
          frequency = CSI_VALUE;
 800bfb6:	4b87      	ldr	r3, [pc, #540]	@ (800c1d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2448>)
 800bfb8:	637b      	str	r3, [r7, #52]	@ 0x34
 800bfba:	e010      	b.n	800bfde <HAL_RCCEx_GetPeriphCLKFreq+0x2252>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSE))
 800bfbc:	4b83      	ldr	r3, [pc, #524]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800bfbe:	681b      	ldr	r3, [r3, #0]
 800bfc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bfc4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bfc8:	d106      	bne.n	800bfd8 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>
 800bfca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfcc:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800bfd0:	d102      	bne.n	800bfd8 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>
          frequency = HSE_VALUE;
 800bfd2:	4b81      	ldr	r3, [pc, #516]	@ (800c1d8 <HAL_RCCEx_GetPeriphCLKFreq+0x244c>)
 800bfd4:	637b      	str	r3, [r7, #52]	@ 0x34
 800bfd6:	e002      	b.n	800bfde <HAL_RCCEx_GetPeriphCLKFreq+0x2252>
          frequency = 0U;
 800bfd8:	2300      	movs	r3, #0
 800bfda:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800bfdc:	e1ed      	b.n	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800bfde:	e1ec      	b.n	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* SPI4 */

#if defined(SPI5)
      case RCC_PERIPHCLK_SPI5:
        /* Get the current SPI5 kernel source */
        srcclk = __HAL_RCC_GET_SPI5_SOURCE();
 800bfe0:	4b7a      	ldr	r3, [pc, #488]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800bfe2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800bfe6:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800bfea:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI5CLKSOURCE_PCLK3)
 800bfec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	d103      	bne.n	800bffa <HAL_RCCEx_GetPeriphCLKFreq+0x226e>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800bff2:	f7fb fb2b 	bl	800764c <HAL_RCC_GetPCLK3Freq>
 800bff6:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 800bff8:	e1df      	b.n	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL2Q))
 800bffa:	4b74      	ldr	r3, [pc, #464]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c002:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c006:	d10b      	bne.n	800c020 <HAL_RCCEx_GetPeriphCLKFreq+0x2294>
 800c008:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c00a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c00e:	d107      	bne.n	800c020 <HAL_RCCEx_GetPeriphCLKFreq+0x2294>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c010:	f107 0314 	add.w	r3, r7, #20
 800c014:	4618      	mov	r0, r3
 800c016:	f7fd fbe1 	bl	80097dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c01a:	69bb      	ldr	r3, [r7, #24]
 800c01c:	637b      	str	r3, [r7, #52]	@ 0x34
 800c01e:	e045      	b.n	800c0ac <HAL_RCCEx_GetPeriphCLKFreq+0x2320>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL3Q))
 800c020:	4b6a      	ldr	r3, [pc, #424]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800c022:	681b      	ldr	r3, [r3, #0]
 800c024:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c028:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c02c:	d10b      	bne.n	800c046 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
 800c02e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c030:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c034:	d107      	bne.n	800c046 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c036:	f107 0308 	add.w	r3, r7, #8
 800c03a:	4618      	mov	r0, r3
 800c03c:	f7fd fd3a 	bl	8009ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	637b      	str	r3, [r7, #52]	@ 0x34
 800c044:	e032      	b.n	800c0ac <HAL_RCCEx_GetPeriphCLKFreq+0x2320>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSI))
 800c046:	4b61      	ldr	r3, [pc, #388]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800c048:	681b      	ldr	r3, [r3, #0]
 800c04a:	f003 0302 	and.w	r3, r3, #2
 800c04e:	2b02      	cmp	r3, #2
 800c050:	d10d      	bne.n	800c06e <HAL_RCCEx_GetPeriphCLKFreq+0x22e2>
 800c052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c054:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c058:	d109      	bne.n	800c06e <HAL_RCCEx_GetPeriphCLKFreq+0x22e2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800c05a:	4b5c      	ldr	r3, [pc, #368]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	08db      	lsrs	r3, r3, #3
 800c060:	f003 0303 	and.w	r3, r3, #3
 800c064:	4a5a      	ldr	r2, [pc, #360]	@ (800c1d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2444>)
 800c066:	fa22 f303 	lsr.w	r3, r2, r3
 800c06a:	637b      	str	r3, [r7, #52]	@ 0x34
 800c06c:	e01e      	b.n	800c0ac <HAL_RCCEx_GetPeriphCLKFreq+0x2320>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_CSI))
 800c06e:	4b57      	ldr	r3, [pc, #348]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800c070:	681b      	ldr	r3, [r3, #0]
 800c072:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c076:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c07a:	d106      	bne.n	800c08a <HAL_RCCEx_GetPeriphCLKFreq+0x22fe>
 800c07c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c07e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c082:	d102      	bne.n	800c08a <HAL_RCCEx_GetPeriphCLKFreq+0x22fe>
          frequency = CSI_VALUE;
 800c084:	4b53      	ldr	r3, [pc, #332]	@ (800c1d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2448>)
 800c086:	637b      	str	r3, [r7, #52]	@ 0x34
 800c088:	e010      	b.n	800c0ac <HAL_RCCEx_GetPeriphCLKFreq+0x2320>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSE))
 800c08a:	4b50      	ldr	r3, [pc, #320]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c092:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c096:	d106      	bne.n	800c0a6 <HAL_RCCEx_GetPeriphCLKFreq+0x231a>
 800c098:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c09a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800c09e:	d102      	bne.n	800c0a6 <HAL_RCCEx_GetPeriphCLKFreq+0x231a>
          frequency = HSE_VALUE;
 800c0a0:	4b4d      	ldr	r3, [pc, #308]	@ (800c1d8 <HAL_RCCEx_GetPeriphCLKFreq+0x244c>)
 800c0a2:	637b      	str	r3, [r7, #52]	@ 0x34
 800c0a4:	e002      	b.n	800c0ac <HAL_RCCEx_GetPeriphCLKFreq+0x2320>
          frequency = 0U;
 800c0a6:	2300      	movs	r3, #0
 800c0a8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c0aa:	e186      	b.n	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800c0ac:	e185      	b.n	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* SPI5 */

#if defined(SPI6)
      case RCC_PERIPHCLK_SPI6:
        /* Get the current SPI6 kernel source */
        srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800c0ae:	4b47      	ldr	r3, [pc, #284]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800c0b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c0b4:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 800c0b8:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI6CLKSOURCE_PCLK2)
 800c0ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	d103      	bne.n	800c0c8 <HAL_RCCEx_GetPeriphCLKFreq+0x233c>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 800c0c0:	f7fb faae 	bl	8007620 <HAL_RCC_GetPCLK2Freq>
 800c0c4:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 800c0c6:	e178      	b.n	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL2Q))
 800c0c8:	4b40      	ldr	r3, [pc, #256]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800c0ca:	681b      	ldr	r3, [r3, #0]
 800c0cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c0d0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c0d4:	d10b      	bne.n	800c0ee <HAL_RCCEx_GetPeriphCLKFreq+0x2362>
 800c0d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c0dc:	d107      	bne.n	800c0ee <HAL_RCCEx_GetPeriphCLKFreq+0x2362>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c0de:	f107 0314 	add.w	r3, r7, #20
 800c0e2:	4618      	mov	r0, r3
 800c0e4:	f7fd fb7a 	bl	80097dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c0e8:	69bb      	ldr	r3, [r7, #24]
 800c0ea:	637b      	str	r3, [r7, #52]	@ 0x34
 800c0ec:	e045      	b.n	800c17a <HAL_RCCEx_GetPeriphCLKFreq+0x23ee>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL3Q))
 800c0ee:	4b37      	ldr	r3, [pc, #220]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800c0f0:	681b      	ldr	r3, [r3, #0]
 800c0f2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c0f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c0fa:	d10b      	bne.n	800c114 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
 800c0fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c102:	d107      	bne.n	800c114 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c104:	f107 0308 	add.w	r3, r7, #8
 800c108:	4618      	mov	r0, r3
 800c10a:	f7fd fcd3 	bl	8009ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	637b      	str	r3, [r7, #52]	@ 0x34
 800c112:	e032      	b.n	800c17a <HAL_RCCEx_GetPeriphCLKFreq+0x23ee>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSI))
 800c114:	4b2d      	ldr	r3, [pc, #180]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800c116:	681b      	ldr	r3, [r3, #0]
 800c118:	f003 0302 	and.w	r3, r3, #2
 800c11c:	2b02      	cmp	r3, #2
 800c11e:	d10d      	bne.n	800c13c <HAL_RCCEx_GetPeriphCLKFreq+0x23b0>
 800c120:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c122:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800c126:	d109      	bne.n	800c13c <HAL_RCCEx_GetPeriphCLKFreq+0x23b0>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800c128:	4b28      	ldr	r3, [pc, #160]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800c12a:	681b      	ldr	r3, [r3, #0]
 800c12c:	08db      	lsrs	r3, r3, #3
 800c12e:	f003 0303 	and.w	r3, r3, #3
 800c132:	4a27      	ldr	r2, [pc, #156]	@ (800c1d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2444>)
 800c134:	fa22 f303 	lsr.w	r3, r2, r3
 800c138:	637b      	str	r3, [r7, #52]	@ 0x34
 800c13a:	e01e      	b.n	800c17a <HAL_RCCEx_GetPeriphCLKFreq+0x23ee>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_CSI))
 800c13c:	4b23      	ldr	r3, [pc, #140]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800c13e:	681b      	ldr	r3, [r3, #0]
 800c140:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c144:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c148:	d106      	bne.n	800c158 <HAL_RCCEx_GetPeriphCLKFreq+0x23cc>
 800c14a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c14c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c150:	d102      	bne.n	800c158 <HAL_RCCEx_GetPeriphCLKFreq+0x23cc>
          frequency = CSI_VALUE;
 800c152:	4b20      	ldr	r3, [pc, #128]	@ (800c1d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2448>)
 800c154:	637b      	str	r3, [r7, #52]	@ 0x34
 800c156:	e010      	b.n	800c17a <HAL_RCCEx_GetPeriphCLKFreq+0x23ee>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSE))
 800c158:	4b1c      	ldr	r3, [pc, #112]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800c15a:	681b      	ldr	r3, [r3, #0]
 800c15c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c160:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c164:	d106      	bne.n	800c174 <HAL_RCCEx_GetPeriphCLKFreq+0x23e8>
 800c166:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c168:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800c16c:	d102      	bne.n	800c174 <HAL_RCCEx_GetPeriphCLKFreq+0x23e8>
          frequency = HSE_VALUE;
 800c16e:	4b1a      	ldr	r3, [pc, #104]	@ (800c1d8 <HAL_RCCEx_GetPeriphCLKFreq+0x244c>)
 800c170:	637b      	str	r3, [r7, #52]	@ 0x34
 800c172:	e002      	b.n	800c17a <HAL_RCCEx_GetPeriphCLKFreq+0x23ee>
          frequency = 0U;
 800c174:	2300      	movs	r3, #0
 800c176:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c178:	e11f      	b.n	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800c17a:	e11e      	b.n	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* SPI6 */

#if defined(OCTOSPI1)
      case RCC_PERIPHCLK_OSPI:
        /* Get the current OSPI kernel source */
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 800c17c:	4b13      	ldr	r3, [pc, #76]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800c17e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800c182:	f003 0303 	and.w	r3, r3, #3
 800c186:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800c188:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c18a:	2b03      	cmp	r3, #3
 800c18c:	d85f      	bhi.n	800c24e <HAL_RCCEx_GetPeriphCLKFreq+0x24c2>
 800c18e:	a201      	add	r2, pc, #4	@ (adr r2, 800c194 <HAL_RCCEx_GetPeriphCLKFreq+0x2408>)
 800c190:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c194:	0800c1a5 	.word	0x0800c1a5
 800c198:	0800c1ad 	.word	0x0800c1ad
 800c19c:	0800c1bd 	.word	0x0800c1bd
 800c1a0:	0800c1dd 	.word	0x0800c1dd
        {
          case RCC_OSPICLKSOURCE_HCLK:
          {
            frequency = HAL_RCC_GetHCLKFreq();
 800c1a4:	f7fb fa0a 	bl	80075bc <HAL_RCC_GetHCLKFreq>
 800c1a8:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800c1aa:	e053      	b.n	800c254 <HAL_RCCEx_GetPeriphCLKFreq+0x24c8>
          }
          case RCC_OSPICLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c1ac:	f107 0320 	add.w	r3, r7, #32
 800c1b0:	4618      	mov	r0, r3
 800c1b2:	f7fd f9a7 	bl	8009504 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800c1b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1b8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800c1ba:	e04b      	b.n	800c254 <HAL_RCCEx_GetPeriphCLKFreq+0x24c8>
          }
          case RCC_OSPICLKSOURCE_PLL2R:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c1bc:	f107 0314 	add.w	r3, r7, #20
 800c1c0:	4618      	mov	r0, r3
 800c1c2:	f7fd fb0b 	bl	80097dc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_R_Frequency;
 800c1c6:	69fb      	ldr	r3, [r7, #28]
 800c1c8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800c1ca:	e043      	b.n	800c254 <HAL_RCCEx_GetPeriphCLKFreq+0x24c8>
 800c1cc:	44020c00 	.word	0x44020c00
 800c1d0:	03d09000 	.word	0x03d09000
 800c1d4:	003d0900 	.word	0x003d0900
 800c1d8:	017d7840 	.word	0x017d7840
          }
          case RCC_OSPICLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c1dc:	4b79      	ldr	r3, [pc, #484]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800c1de:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800c1e2:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800c1e6:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c1e8:	4b76      	ldr	r3, [pc, #472]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800c1ea:	681b      	ldr	r3, [r3, #0]
 800c1ec:	f003 0302 	and.w	r3, r3, #2
 800c1f0:	2b02      	cmp	r3, #2
 800c1f2:	d10c      	bne.n	800c20e <HAL_RCCEx_GetPeriphCLKFreq+0x2482>
 800c1f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	d109      	bne.n	800c20e <HAL_RCCEx_GetPeriphCLKFreq+0x2482>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800c1fa:	4b72      	ldr	r3, [pc, #456]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	08db      	lsrs	r3, r3, #3
 800c200:	f003 0303 	and.w	r3, r3, #3
 800c204:	4a70      	ldr	r2, [pc, #448]	@ (800c3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x263c>)
 800c206:	fa22 f303 	lsr.w	r3, r2, r3
 800c20a:	637b      	str	r3, [r7, #52]	@ 0x34
 800c20c:	e01e      	b.n	800c24c <HAL_RCCEx_GetPeriphCLKFreq+0x24c0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c20e:	4b6d      	ldr	r3, [pc, #436]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800c210:	681b      	ldr	r3, [r3, #0]
 800c212:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c216:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c21a:	d106      	bne.n	800c22a <HAL_RCCEx_GetPeriphCLKFreq+0x249e>
 800c21c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c21e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c222:	d102      	bne.n	800c22a <HAL_RCCEx_GetPeriphCLKFreq+0x249e>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800c224:	4b69      	ldr	r3, [pc, #420]	@ (800c3cc <HAL_RCCEx_GetPeriphCLKFreq+0x2640>)
 800c226:	637b      	str	r3, [r7, #52]	@ 0x34
 800c228:	e010      	b.n	800c24c <HAL_RCCEx_GetPeriphCLKFreq+0x24c0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c22a:	4b66      	ldr	r3, [pc, #408]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800c22c:	681b      	ldr	r3, [r3, #0]
 800c22e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c232:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c236:	d106      	bne.n	800c246 <HAL_RCCEx_GetPeriphCLKFreq+0x24ba>
 800c238:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c23a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c23e:	d102      	bne.n	800c246 <HAL_RCCEx_GetPeriphCLKFreq+0x24ba>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800c240:	4b63      	ldr	r3, [pc, #396]	@ (800c3d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2644>)
 800c242:	637b      	str	r3, [r7, #52]	@ 0x34
 800c244:	e002      	b.n	800c24c <HAL_RCCEx_GetPeriphCLKFreq+0x24c0>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 800c246:	2300      	movs	r3, #0
 800c248:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800c24a:	e003      	b.n	800c254 <HAL_RCCEx_GetPeriphCLKFreq+0x24c8>
 800c24c:	e002      	b.n	800c254 <HAL_RCCEx_GetPeriphCLKFreq+0x24c8>
          }
          default:
          {
            frequency = 0U;
 800c24e:	2300      	movs	r3, #0
 800c250:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800c252:	bf00      	nop
          }
        }
        break;
 800c254:	e0b1      	b.n	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* OCTOSPI1*/

#if defined(CEC)
      case RCC_PERIPHCLK_CEC:
        /* Get the current CEC source */
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 800c256:	4b5b      	ldr	r3, [pc, #364]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800c258:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800c25c:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800c260:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 800c262:	4b58      	ldr	r3, [pc, #352]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800c264:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800c268:	f003 0302 	and.w	r3, r3, #2
 800c26c:	2b02      	cmp	r3, #2
 800c26e:	d106      	bne.n	800c27e <HAL_RCCEx_GetPeriphCLKFreq+0x24f2>
 800c270:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c272:	2b00      	cmp	r3, #0
 800c274:	d103      	bne.n	800c27e <HAL_RCCEx_GetPeriphCLKFreq+0x24f2>
        {
          frequency = LSE_VALUE;
 800c276:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c27a:	637b      	str	r3, [r7, #52]	@ 0x34
 800c27c:	e01f      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0x2532>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_CECCLKSOURCE_LSI))
 800c27e:	4b51      	ldr	r3, [pc, #324]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800c280:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800c284:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c288:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c28c:	d106      	bne.n	800c29c <HAL_RCCEx_GetPeriphCLKFreq+0x2510>
 800c28e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c290:	2b40      	cmp	r3, #64	@ 0x40
 800c292:	d103      	bne.n	800c29c <HAL_RCCEx_GetPeriphCLKFreq+0x2510>
        {
          frequency = LSI_VALUE;
 800c294:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800c298:	637b      	str	r3, [r7, #52]	@ 0x34
 800c29a:	e010      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0x2532>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_CECCLKSOURCE_CSI_DIV122))
 800c29c:	4b49      	ldr	r3, [pc, #292]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c2a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c2a8:	d106      	bne.n	800c2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x252c>
 800c2aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2ac:	2b80      	cmp	r3, #128	@ 0x80
 800c2ae:	d103      	bne.n	800c2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x252c>
        {
          frequency = CSI_VALUE / 122U;
 800c2b0:	f248 0312 	movw	r3, #32786	@ 0x8012
 800c2b4:	637b      	str	r3, [r7, #52]	@ 0x34
 800c2b6:	e002      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0x2532>
        }

        /* Clock not enabled for CEC */
        else
        {
          frequency = 0U;
 800c2b8:	2300      	movs	r3, #0
 800c2ba:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 800c2bc:	e07d      	b.n	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800c2be:	e07c      	b.n	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 800c2c0:	4b40      	ldr	r3, [pc, #256]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800c2c2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800c2c6:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800c2ca:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 800c2cc:	4b3d      	ldr	r3, [pc, #244]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c2d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c2d8:	d105      	bne.n	800c2e6 <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
 800c2da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2dc:	2b00      	cmp	r3, #0
 800c2de:	d102      	bne.n	800c2e6 <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
        {
          frequency = HSI48_VALUE;
 800c2e0:	4b3c      	ldr	r3, [pc, #240]	@ (800c3d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2648>)
 800c2e2:	637b      	str	r3, [r7, #52]	@ 0x34
 800c2e4:	e031      	b.n	800c34a <HAL_RCCEx_GetPeriphCLKFreq+0x25be>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 800c2e6:	4b37      	ldr	r3, [pc, #220]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800c2e8:	681b      	ldr	r3, [r3, #0]
 800c2ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c2ee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c2f2:	d10a      	bne.n	800c30a <HAL_RCCEx_GetPeriphCLKFreq+0x257e>
 800c2f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2f6:	2b10      	cmp	r3, #16
 800c2f8:	d107      	bne.n	800c30a <HAL_RCCEx_GetPeriphCLKFreq+0x257e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c2fa:	f107 0320 	add.w	r3, r7, #32
 800c2fe:	4618      	mov	r0, r3
 800c300:	f7fd f900 	bl	8009504 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c306:	637b      	str	r3, [r7, #52]	@ 0x34
 800c308:	e01f      	b.n	800c34a <HAL_RCCEx_GetPeriphCLKFreq+0x25be>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 800c30a:	4b2e      	ldr	r3, [pc, #184]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800c30c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800c310:	f003 0302 	and.w	r3, r3, #2
 800c314:	2b02      	cmp	r3, #2
 800c316:	d106      	bne.n	800c326 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
 800c318:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c31a:	2b20      	cmp	r3, #32
 800c31c:	d103      	bne.n	800c326 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        {
          frequency = LSE_VALUE;
 800c31e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c322:	637b      	str	r3, [r7, #52]	@ 0x34
 800c324:	e011      	b.n	800c34a <HAL_RCCEx_GetPeriphCLKFreq+0x25be>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 800c326:	4b27      	ldr	r3, [pc, #156]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800c328:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800c32c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c330:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c334:	d106      	bne.n	800c344 <HAL_RCCEx_GetPeriphCLKFreq+0x25b8>
 800c336:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c338:	2b30      	cmp	r3, #48	@ 0x30
 800c33a:	d103      	bne.n	800c344 <HAL_RCCEx_GetPeriphCLKFreq+0x25b8>
        {
          frequency = LSI_VALUE;
 800c33c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800c340:	637b      	str	r3, [r7, #52]	@ 0x34
 800c342:	e002      	b.n	800c34a <HAL_RCCEx_GetPeriphCLKFreq+0x25be>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 800c344:	2300      	movs	r3, #0
 800c346:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 800c348:	e037      	b.n	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800c34a:	e036      	b.n	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 800c34c:	4b1d      	ldr	r3, [pc, #116]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800c34e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800c352:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800c356:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 800c358:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c35a:	2b10      	cmp	r3, #16
 800c35c:	d107      	bne.n	800c36e <HAL_RCCEx_GetPeriphCLKFreq+0x25e2>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c35e:	f107 0320 	add.w	r3, r7, #32
 800c362:	4618      	mov	r0, r3
 800c364:	f7fd f8ce 	bl	8009504 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c36a:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800c36c:	e025      	b.n	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        }
#if defined(RCC_USBCLKSOURCE_PLL3Q)
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL3Q))
 800c36e:	4b15      	ldr	r3, [pc, #84]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800c370:	681b      	ldr	r3, [r3, #0]
 800c372:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c376:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c37a:	d10a      	bne.n	800c392 <HAL_RCCEx_GetPeriphCLKFreq+0x2606>
 800c37c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c37e:	2b20      	cmp	r3, #32
 800c380:	d107      	bne.n	800c392 <HAL_RCCEx_GetPeriphCLKFreq+0x2606>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c382:	f107 0308 	add.w	r3, r7, #8
 800c386:	4618      	mov	r0, r3
 800c388:	f7fd fb94 	bl	8009ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800c38c:	68fb      	ldr	r3, [r7, #12]
 800c38e:	637b      	str	r3, [r7, #52]	@ 0x34
 800c390:	e00f      	b.n	800c3b2 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
          frequency = pll2_clocks.PLL2_Q_Frequency;
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 800c392:	4b0c      	ldr	r3, [pc, #48]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800c394:	681b      	ldr	r3, [r3, #0]
 800c396:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c39a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c39e:	d105      	bne.n	800c3ac <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
 800c3a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c3a2:	2b30      	cmp	r3, #48	@ 0x30
 800c3a4:	d102      	bne.n	800c3ac <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
        {
          frequency = HSI48_VALUE;
 800c3a6:	4b0b      	ldr	r3, [pc, #44]	@ (800c3d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2648>)
 800c3a8:	637b      	str	r3, [r7, #52]	@ 0x34
 800c3aa:	e002      	b.n	800c3b2 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 800c3ac:	2300      	movs	r3, #0
 800c3ae:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        break;
 800c3b0:	e003      	b.n	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800c3b2:	e002      	b.n	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>


      default:
        frequency = 0U;
 800c3b4:	2300      	movs	r3, #0
 800c3b6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c3b8:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 800c3ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800c3bc:	4618      	mov	r0, r3
 800c3be:	373c      	adds	r7, #60	@ 0x3c
 800c3c0:	46bd      	mov	sp, r7
 800c3c2:	bd90      	pop	{r4, r7, pc}
 800c3c4:	44020c00 	.word	0x44020c00
 800c3c8:	03d09000 	.word	0x03d09000
 800c3cc:	003d0900 	.word	0x003d0900
 800c3d0:	017d7840 	.word	0x017d7840
 800c3d4:	02dc6c00 	.word	0x02dc6c00

0800c3d8 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 800c3d8:	b580      	push	{r7, lr}
 800c3da:	b084      	sub	sp, #16
 800c3dc:	af00      	add	r7, sp, #0
 800c3de:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 800c3e0:	4b48      	ldr	r3, [pc, #288]	@ (800c504 <RCCEx_PLL2_Config+0x12c>)
 800c3e2:	681b      	ldr	r3, [r3, #0]
 800c3e4:	4a47      	ldr	r2, [pc, #284]	@ (800c504 <RCCEx_PLL2_Config+0x12c>)
 800c3e6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c3ea:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800c3ec:	f7f7 fec0 	bl	8004170 <HAL_GetTick>
 800c3f0:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800c3f2:	e008      	b.n	800c406 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800c3f4:	f7f7 febc 	bl	8004170 <HAL_GetTick>
 800c3f8:	4602      	mov	r2, r0
 800c3fa:	68fb      	ldr	r3, [r7, #12]
 800c3fc:	1ad3      	subs	r3, r2, r3
 800c3fe:	2b02      	cmp	r3, #2
 800c400:	d901      	bls.n	800c406 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800c402:	2303      	movs	r3, #3
 800c404:	e07a      	b.n	800c4fc <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800c406:	4b3f      	ldr	r3, [pc, #252]	@ (800c504 <RCCEx_PLL2_Config+0x12c>)
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c40e:	2b00      	cmp	r3, #0
 800c410:	d1f0      	bne.n	800c3f4 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800c412:	4b3c      	ldr	r3, [pc, #240]	@ (800c504 <RCCEx_PLL2_Config+0x12c>)
 800c414:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c416:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800c41a:	f023 0303 	bic.w	r3, r3, #3
 800c41e:	687a      	ldr	r2, [r7, #4]
 800c420:	6811      	ldr	r1, [r2, #0]
 800c422:	687a      	ldr	r2, [r7, #4]
 800c424:	6852      	ldr	r2, [r2, #4]
 800c426:	0212      	lsls	r2, r2, #8
 800c428:	430a      	orrs	r2, r1
 800c42a:	4936      	ldr	r1, [pc, #216]	@ (800c504 <RCCEx_PLL2_Config+0x12c>)
 800c42c:	4313      	orrs	r3, r2
 800c42e:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	689b      	ldr	r3, [r3, #8]
 800c434:	3b01      	subs	r3, #1
 800c436:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	68db      	ldr	r3, [r3, #12]
 800c43e:	3b01      	subs	r3, #1
 800c440:	025b      	lsls	r3, r3, #9
 800c442:	b29b      	uxth	r3, r3
 800c444:	431a      	orrs	r2, r3
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	691b      	ldr	r3, [r3, #16]
 800c44a:	3b01      	subs	r3, #1
 800c44c:	041b      	lsls	r3, r3, #16
 800c44e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800c452:	431a      	orrs	r2, r3
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	695b      	ldr	r3, [r3, #20]
 800c458:	3b01      	subs	r3, #1
 800c45a:	061b      	lsls	r3, r3, #24
 800c45c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800c460:	4928      	ldr	r1, [pc, #160]	@ (800c504 <RCCEx_PLL2_Config+0x12c>)
 800c462:	4313      	orrs	r3, r2
 800c464:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 800c466:	4b27      	ldr	r3, [pc, #156]	@ (800c504 <RCCEx_PLL2_Config+0x12c>)
 800c468:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c46a:	f023 020c 	bic.w	r2, r3, #12
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	699b      	ldr	r3, [r3, #24]
 800c472:	4924      	ldr	r1, [pc, #144]	@ (800c504 <RCCEx_PLL2_Config+0x12c>)
 800c474:	4313      	orrs	r3, r2
 800c476:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 800c478:	4b22      	ldr	r3, [pc, #136]	@ (800c504 <RCCEx_PLL2_Config+0x12c>)
 800c47a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c47c:	f023 0220 	bic.w	r2, r3, #32
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	69db      	ldr	r3, [r3, #28]
 800c484:	491f      	ldr	r1, [pc, #124]	@ (800c504 <RCCEx_PLL2_Config+0x12c>)
 800c486:	4313      	orrs	r3, r2
 800c488:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 800c48a:	4b1e      	ldr	r3, [pc, #120]	@ (800c504 <RCCEx_PLL2_Config+0x12c>)
 800c48c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c492:	491c      	ldr	r1, [pc, #112]	@ (800c504 <RCCEx_PLL2_Config+0x12c>)
 800c494:	4313      	orrs	r3, r2
 800c496:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 800c498:	4b1a      	ldr	r3, [pc, #104]	@ (800c504 <RCCEx_PLL2_Config+0x12c>)
 800c49a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c49c:	4a19      	ldr	r2, [pc, #100]	@ (800c504 <RCCEx_PLL2_Config+0x12c>)
 800c49e:	f023 0310 	bic.w	r3, r3, #16
 800c4a2:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 800c4a4:	4b17      	ldr	r3, [pc, #92]	@ (800c504 <RCCEx_PLL2_Config+0x12c>)
 800c4a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c4a8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c4ac:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800c4b0:	687a      	ldr	r2, [r7, #4]
 800c4b2:	6a12      	ldr	r2, [r2, #32]
 800c4b4:	00d2      	lsls	r2, r2, #3
 800c4b6:	4913      	ldr	r1, [pc, #76]	@ (800c504 <RCCEx_PLL2_Config+0x12c>)
 800c4b8:	4313      	orrs	r3, r2
 800c4ba:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 800c4bc:	4b11      	ldr	r3, [pc, #68]	@ (800c504 <RCCEx_PLL2_Config+0x12c>)
 800c4be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c4c0:	4a10      	ldr	r2, [pc, #64]	@ (800c504 <RCCEx_PLL2_Config+0x12c>)
 800c4c2:	f043 0310 	orr.w	r3, r3, #16
 800c4c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 800c4c8:	4b0e      	ldr	r3, [pc, #56]	@ (800c504 <RCCEx_PLL2_Config+0x12c>)
 800c4ca:	681b      	ldr	r3, [r3, #0]
 800c4cc:	4a0d      	ldr	r2, [pc, #52]	@ (800c504 <RCCEx_PLL2_Config+0x12c>)
 800c4ce:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800c4d2:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800c4d4:	f7f7 fe4c 	bl	8004170 <HAL_GetTick>
 800c4d8:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800c4da:	e008      	b.n	800c4ee <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800c4dc:	f7f7 fe48 	bl	8004170 <HAL_GetTick>
 800c4e0:	4602      	mov	r2, r0
 800c4e2:	68fb      	ldr	r3, [r7, #12]
 800c4e4:	1ad3      	subs	r3, r2, r3
 800c4e6:	2b02      	cmp	r3, #2
 800c4e8:	d901      	bls.n	800c4ee <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 800c4ea:	2303      	movs	r3, #3
 800c4ec:	e006      	b.n	800c4fc <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800c4ee:	4b05      	ldr	r3, [pc, #20]	@ (800c504 <RCCEx_PLL2_Config+0x12c>)
 800c4f0:	681b      	ldr	r3, [r3, #0]
 800c4f2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	d0f0      	beq.n	800c4dc <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 800c4fa:	2300      	movs	r3, #0

}
 800c4fc:	4618      	mov	r0, r3
 800c4fe:	3710      	adds	r7, #16
 800c500:	46bd      	mov	sp, r7
 800c502:	bd80      	pop	{r7, pc}
 800c504:	44020c00 	.word	0x44020c00

0800c508 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 800c508:	b580      	push	{r7, lr}
 800c50a:	b084      	sub	sp, #16
 800c50c:	af00      	add	r7, sp, #0
 800c50e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 800c510:	4b48      	ldr	r3, [pc, #288]	@ (800c634 <RCCEx_PLL3_Config+0x12c>)
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	4a47      	ldr	r2, [pc, #284]	@ (800c634 <RCCEx_PLL3_Config+0x12c>)
 800c516:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c51a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800c51c:	f7f7 fe28 	bl	8004170 <HAL_GetTick>
 800c520:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800c522:	e008      	b.n	800c536 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800c524:	f7f7 fe24 	bl	8004170 <HAL_GetTick>
 800c528:	4602      	mov	r2, r0
 800c52a:	68fb      	ldr	r3, [r7, #12]
 800c52c:	1ad3      	subs	r3, r2, r3
 800c52e:	2b02      	cmp	r3, #2
 800c530:	d901      	bls.n	800c536 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800c532:	2303      	movs	r3, #3
 800c534:	e07a      	b.n	800c62c <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800c536:	4b3f      	ldr	r3, [pc, #252]	@ (800c634 <RCCEx_PLL3_Config+0x12c>)
 800c538:	681b      	ldr	r3, [r3, #0]
 800c53a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c53e:	2b00      	cmp	r3, #0
 800c540:	d1f0      	bne.n	800c524 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800c542:	4b3c      	ldr	r3, [pc, #240]	@ (800c634 <RCCEx_PLL3_Config+0x12c>)
 800c544:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c546:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800c54a:	f023 0303 	bic.w	r3, r3, #3
 800c54e:	687a      	ldr	r2, [r7, #4]
 800c550:	6811      	ldr	r1, [r2, #0]
 800c552:	687a      	ldr	r2, [r7, #4]
 800c554:	6852      	ldr	r2, [r2, #4]
 800c556:	0212      	lsls	r2, r2, #8
 800c558:	430a      	orrs	r2, r1
 800c55a:	4936      	ldr	r1, [pc, #216]	@ (800c634 <RCCEx_PLL3_Config+0x12c>)
 800c55c:	4313      	orrs	r3, r2
 800c55e:	630b      	str	r3, [r1, #48]	@ 0x30
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	689b      	ldr	r3, [r3, #8]
 800c564:	3b01      	subs	r3, #1
 800c566:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	68db      	ldr	r3, [r3, #12]
 800c56e:	3b01      	subs	r3, #1
 800c570:	025b      	lsls	r3, r3, #9
 800c572:	b29b      	uxth	r3, r3
 800c574:	431a      	orrs	r2, r3
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	691b      	ldr	r3, [r3, #16]
 800c57a:	3b01      	subs	r3, #1
 800c57c:	041b      	lsls	r3, r3, #16
 800c57e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800c582:	431a      	orrs	r2, r3
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	695b      	ldr	r3, [r3, #20]
 800c588:	3b01      	subs	r3, #1
 800c58a:	061b      	lsls	r3, r3, #24
 800c58c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800c590:	4928      	ldr	r1, [pc, #160]	@ (800c634 <RCCEx_PLL3_Config+0x12c>)
 800c592:	4313      	orrs	r3, r2
 800c594:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800c596:	4b27      	ldr	r3, [pc, #156]	@ (800c634 <RCCEx_PLL3_Config+0x12c>)
 800c598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c59a:	f023 020c 	bic.w	r2, r3, #12
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	699b      	ldr	r3, [r3, #24]
 800c5a2:	4924      	ldr	r1, [pc, #144]	@ (800c634 <RCCEx_PLL3_Config+0x12c>)
 800c5a4:	4313      	orrs	r3, r2
 800c5a6:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 800c5a8:	4b22      	ldr	r3, [pc, #136]	@ (800c634 <RCCEx_PLL3_Config+0x12c>)
 800c5aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c5ac:	f023 0220 	bic.w	r2, r3, #32
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	69db      	ldr	r3, [r3, #28]
 800c5b4:	491f      	ldr	r1, [pc, #124]	@ (800c634 <RCCEx_PLL3_Config+0x12c>)
 800c5b6:	4313      	orrs	r3, r2
 800c5b8:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 800c5ba:	4b1e      	ldr	r3, [pc, #120]	@ (800c634 <RCCEx_PLL3_Config+0x12c>)
 800c5bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c5c2:	491c      	ldr	r1, [pc, #112]	@ (800c634 <RCCEx_PLL3_Config+0x12c>)
 800c5c4:	4313      	orrs	r3, r2
 800c5c6:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 800c5c8:	4b1a      	ldr	r3, [pc, #104]	@ (800c634 <RCCEx_PLL3_Config+0x12c>)
 800c5ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c5cc:	4a19      	ldr	r2, [pc, #100]	@ (800c634 <RCCEx_PLL3_Config+0x12c>)
 800c5ce:	f023 0310 	bic.w	r3, r3, #16
 800c5d2:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 800c5d4:	4b17      	ldr	r3, [pc, #92]	@ (800c634 <RCCEx_PLL3_Config+0x12c>)
 800c5d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c5d8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c5dc:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800c5e0:	687a      	ldr	r2, [r7, #4]
 800c5e2:	6a12      	ldr	r2, [r2, #32]
 800c5e4:	00d2      	lsls	r2, r2, #3
 800c5e6:	4913      	ldr	r1, [pc, #76]	@ (800c634 <RCCEx_PLL3_Config+0x12c>)
 800c5e8:	4313      	orrs	r3, r2
 800c5ea:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 800c5ec:	4b11      	ldr	r3, [pc, #68]	@ (800c634 <RCCEx_PLL3_Config+0x12c>)
 800c5ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c5f0:	4a10      	ldr	r2, [pc, #64]	@ (800c634 <RCCEx_PLL3_Config+0x12c>)
 800c5f2:	f043 0310 	orr.w	r3, r3, #16
 800c5f6:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 800c5f8:	4b0e      	ldr	r3, [pc, #56]	@ (800c634 <RCCEx_PLL3_Config+0x12c>)
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	4a0d      	ldr	r2, [pc, #52]	@ (800c634 <RCCEx_PLL3_Config+0x12c>)
 800c5fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c602:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800c604:	f7f7 fdb4 	bl	8004170 <HAL_GetTick>
 800c608:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800c60a:	e008      	b.n	800c61e <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800c60c:	f7f7 fdb0 	bl	8004170 <HAL_GetTick>
 800c610:	4602      	mov	r2, r0
 800c612:	68fb      	ldr	r3, [r7, #12]
 800c614:	1ad3      	subs	r3, r2, r3
 800c616:	2b02      	cmp	r3, #2
 800c618:	d901      	bls.n	800c61e <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 800c61a:	2303      	movs	r3, #3
 800c61c:	e006      	b.n	800c62c <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800c61e:	4b05      	ldr	r3, [pc, #20]	@ (800c634 <RCCEx_PLL3_Config+0x12c>)
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c626:	2b00      	cmp	r3, #0
 800c628:	d0f0      	beq.n	800c60c <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 800c62a:	2300      	movs	r3, #0
}
 800c62c:	4618      	mov	r0, r3
 800c62e:	3710      	adds	r7, #16
 800c630:	46bd      	mov	sp, r7
 800c632:	bd80      	pop	{r7, pc}
 800c634:	44020c00 	.word	0x44020c00

0800c638 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c638:	b580      	push	{r7, lr}
 800c63a:	b082      	sub	sp, #8
 800c63c:	af00      	add	r7, sp, #0
 800c63e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	2b00      	cmp	r3, #0
 800c644:	d101      	bne.n	800c64a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c646:	2301      	movs	r3, #1
 800c648:	e049      	b.n	800c6de <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c650:	b2db      	uxtb	r3, r3
 800c652:	2b00      	cmp	r3, #0
 800c654:	d106      	bne.n	800c664 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	2200      	movs	r2, #0
 800c65a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c65e:	6878      	ldr	r0, [r7, #4]
 800c660:	f7f7 f87a 	bl	8003758 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	2202      	movs	r2, #2
 800c668:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	681a      	ldr	r2, [r3, #0]
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	3304      	adds	r3, #4
 800c674:	4619      	mov	r1, r3
 800c676:	4610      	mov	r0, r2
 800c678:	f001 f9b4 	bl	800d9e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	2201      	movs	r2, #1
 800c680:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	2201      	movs	r2, #1
 800c688:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	2201      	movs	r2, #1
 800c690:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	2201      	movs	r2, #1
 800c698:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	2201      	movs	r2, #1
 800c6a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	2201      	movs	r2, #1
 800c6a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	2201      	movs	r2, #1
 800c6b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	2201      	movs	r2, #1
 800c6b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	2201      	movs	r2, #1
 800c6c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	2201      	movs	r2, #1
 800c6c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	2201      	movs	r2, #1
 800c6d0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	2201      	movs	r2, #1
 800c6d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800c6dc:	2300      	movs	r3, #0
}
 800c6de:	4618      	mov	r0, r3
 800c6e0:	3708      	adds	r7, #8
 800c6e2:	46bd      	mov	sp, r7
 800c6e4:	bd80      	pop	{r7, pc}
	...

0800c6e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800c6e8:	b480      	push	{r7}
 800c6ea:	b085      	sub	sp, #20
 800c6ec:	af00      	add	r7, sp, #0
 800c6ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c6f6:	b2db      	uxtb	r3, r3
 800c6f8:	2b01      	cmp	r3, #1
 800c6fa:	d001      	beq.n	800c700 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800c6fc:	2301      	movs	r3, #1
 800c6fe:	e07c      	b.n	800c7fa <HAL_TIM_Base_Start_IT+0x112>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	2202      	movs	r2, #2
 800c704:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	68da      	ldr	r2, [r3, #12]
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	681b      	ldr	r3, [r3, #0]
 800c712:	f042 0201 	orr.w	r2, r2, #1
 800c716:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	4a3a      	ldr	r2, [pc, #232]	@ (800c808 <HAL_TIM_Base_Start_IT+0x120>)
 800c71e:	4293      	cmp	r3, r2
 800c720:	d04a      	beq.n	800c7b8 <HAL_TIM_Base_Start_IT+0xd0>
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	681b      	ldr	r3, [r3, #0]
 800c726:	4a39      	ldr	r2, [pc, #228]	@ (800c80c <HAL_TIM_Base_Start_IT+0x124>)
 800c728:	4293      	cmp	r3, r2
 800c72a:	d045      	beq.n	800c7b8 <HAL_TIM_Base_Start_IT+0xd0>
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c734:	d040      	beq.n	800c7b8 <HAL_TIM_Base_Start_IT+0xd0>
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	681b      	ldr	r3, [r3, #0]
 800c73a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c73e:	d03b      	beq.n	800c7b8 <HAL_TIM_Base_Start_IT+0xd0>
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	4a32      	ldr	r2, [pc, #200]	@ (800c810 <HAL_TIM_Base_Start_IT+0x128>)
 800c746:	4293      	cmp	r3, r2
 800c748:	d036      	beq.n	800c7b8 <HAL_TIM_Base_Start_IT+0xd0>
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	681b      	ldr	r3, [r3, #0]
 800c74e:	4a31      	ldr	r2, [pc, #196]	@ (800c814 <HAL_TIM_Base_Start_IT+0x12c>)
 800c750:	4293      	cmp	r3, r2
 800c752:	d031      	beq.n	800c7b8 <HAL_TIM_Base_Start_IT+0xd0>
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	4a2f      	ldr	r2, [pc, #188]	@ (800c818 <HAL_TIM_Base_Start_IT+0x130>)
 800c75a:	4293      	cmp	r3, r2
 800c75c:	d02c      	beq.n	800c7b8 <HAL_TIM_Base_Start_IT+0xd0>
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	4a2e      	ldr	r2, [pc, #184]	@ (800c81c <HAL_TIM_Base_Start_IT+0x134>)
 800c764:	4293      	cmp	r3, r2
 800c766:	d027      	beq.n	800c7b8 <HAL_TIM_Base_Start_IT+0xd0>
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	681b      	ldr	r3, [r3, #0]
 800c76c:	4a2c      	ldr	r2, [pc, #176]	@ (800c820 <HAL_TIM_Base_Start_IT+0x138>)
 800c76e:	4293      	cmp	r3, r2
 800c770:	d022      	beq.n	800c7b8 <HAL_TIM_Base_Start_IT+0xd0>
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	4a2b      	ldr	r2, [pc, #172]	@ (800c824 <HAL_TIM_Base_Start_IT+0x13c>)
 800c778:	4293      	cmp	r3, r2
 800c77a:	d01d      	beq.n	800c7b8 <HAL_TIM_Base_Start_IT+0xd0>
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	681b      	ldr	r3, [r3, #0]
 800c780:	4a29      	ldr	r2, [pc, #164]	@ (800c828 <HAL_TIM_Base_Start_IT+0x140>)
 800c782:	4293      	cmp	r3, r2
 800c784:	d018      	beq.n	800c7b8 <HAL_TIM_Base_Start_IT+0xd0>
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	681b      	ldr	r3, [r3, #0]
 800c78a:	4a28      	ldr	r2, [pc, #160]	@ (800c82c <HAL_TIM_Base_Start_IT+0x144>)
 800c78c:	4293      	cmp	r3, r2
 800c78e:	d013      	beq.n	800c7b8 <HAL_TIM_Base_Start_IT+0xd0>
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	4a26      	ldr	r2, [pc, #152]	@ (800c830 <HAL_TIM_Base_Start_IT+0x148>)
 800c796:	4293      	cmp	r3, r2
 800c798:	d00e      	beq.n	800c7b8 <HAL_TIM_Base_Start_IT+0xd0>
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	4a25      	ldr	r2, [pc, #148]	@ (800c834 <HAL_TIM_Base_Start_IT+0x14c>)
 800c7a0:	4293      	cmp	r3, r2
 800c7a2:	d009      	beq.n	800c7b8 <HAL_TIM_Base_Start_IT+0xd0>
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	681b      	ldr	r3, [r3, #0]
 800c7a8:	4a23      	ldr	r2, [pc, #140]	@ (800c838 <HAL_TIM_Base_Start_IT+0x150>)
 800c7aa:	4293      	cmp	r3, r2
 800c7ac:	d004      	beq.n	800c7b8 <HAL_TIM_Base_Start_IT+0xd0>
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	681b      	ldr	r3, [r3, #0]
 800c7b2:	4a22      	ldr	r2, [pc, #136]	@ (800c83c <HAL_TIM_Base_Start_IT+0x154>)
 800c7b4:	4293      	cmp	r3, r2
 800c7b6:	d115      	bne.n	800c7e4 <HAL_TIM_Base_Start_IT+0xfc>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	681b      	ldr	r3, [r3, #0]
 800c7bc:	689a      	ldr	r2, [r3, #8]
 800c7be:	4b20      	ldr	r3, [pc, #128]	@ (800c840 <HAL_TIM_Base_Start_IT+0x158>)
 800c7c0:	4013      	ands	r3, r2
 800c7c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c7c4:	68fb      	ldr	r3, [r7, #12]
 800c7c6:	2b06      	cmp	r3, #6
 800c7c8:	d015      	beq.n	800c7f6 <HAL_TIM_Base_Start_IT+0x10e>
 800c7ca:	68fb      	ldr	r3, [r7, #12]
 800c7cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c7d0:	d011      	beq.n	800c7f6 <HAL_TIM_Base_Start_IT+0x10e>
    {
      __HAL_TIM_ENABLE(htim);
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	681b      	ldr	r3, [r3, #0]
 800c7d6:	681a      	ldr	r2, [r3, #0]
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	681b      	ldr	r3, [r3, #0]
 800c7dc:	f042 0201 	orr.w	r2, r2, #1
 800c7e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c7e2:	e008      	b.n	800c7f6 <HAL_TIM_Base_Start_IT+0x10e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	681b      	ldr	r3, [r3, #0]
 800c7e8:	681a      	ldr	r2, [r3, #0]
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	681b      	ldr	r3, [r3, #0]
 800c7ee:	f042 0201 	orr.w	r2, r2, #1
 800c7f2:	601a      	str	r2, [r3, #0]
 800c7f4:	e000      	b.n	800c7f8 <HAL_TIM_Base_Start_IT+0x110>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c7f6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c7f8:	2300      	movs	r3, #0
}
 800c7fa:	4618      	mov	r0, r3
 800c7fc:	3714      	adds	r7, #20
 800c7fe:	46bd      	mov	sp, r7
 800c800:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c804:	4770      	bx	lr
 800c806:	bf00      	nop
 800c808:	40012c00 	.word	0x40012c00
 800c80c:	50012c00 	.word	0x50012c00
 800c810:	40000400 	.word	0x40000400
 800c814:	50000400 	.word	0x50000400
 800c818:	40000800 	.word	0x40000800
 800c81c:	50000800 	.word	0x50000800
 800c820:	40000c00 	.word	0x40000c00
 800c824:	50000c00 	.word	0x50000c00
 800c828:	40013400 	.word	0x40013400
 800c82c:	50013400 	.word	0x50013400
 800c830:	40001800 	.word	0x40001800
 800c834:	50001800 	.word	0x50001800
 800c838:	40014000 	.word	0x40014000
 800c83c:	50014000 	.word	0x50014000
 800c840:	00010007 	.word	0x00010007

0800c844 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800c844:	b480      	push	{r7}
 800c846:	b083      	sub	sp, #12
 800c848:	af00      	add	r7, sp, #0
 800c84a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	68da      	ldr	r2, [r3, #12]
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	f022 0201 	bic.w	r2, r2, #1
 800c85a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	681b      	ldr	r3, [r3, #0]
 800c860:	6a1a      	ldr	r2, [r3, #32]
 800c862:	f241 1311 	movw	r3, #4369	@ 0x1111
 800c866:	4013      	ands	r3, r2
 800c868:	2b00      	cmp	r3, #0
 800c86a:	d10f      	bne.n	800c88c <HAL_TIM_Base_Stop_IT+0x48>
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	681b      	ldr	r3, [r3, #0]
 800c870:	6a1a      	ldr	r2, [r3, #32]
 800c872:	f244 4344 	movw	r3, #17476	@ 0x4444
 800c876:	4013      	ands	r3, r2
 800c878:	2b00      	cmp	r3, #0
 800c87a:	d107      	bne.n	800c88c <HAL_TIM_Base_Stop_IT+0x48>
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	681b      	ldr	r3, [r3, #0]
 800c880:	681a      	ldr	r2, [r3, #0]
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	681b      	ldr	r3, [r3, #0]
 800c886:	f022 0201 	bic.w	r2, r2, #1
 800c88a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	2201      	movs	r2, #1
 800c890:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800c894:	2300      	movs	r3, #0
}
 800c896:	4618      	mov	r0, r3
 800c898:	370c      	adds	r7, #12
 800c89a:	46bd      	mov	sp, r7
 800c89c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8a0:	4770      	bx	lr

0800c8a2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800c8a2:	b580      	push	{r7, lr}
 800c8a4:	b082      	sub	sp, #8
 800c8a6:	af00      	add	r7, sp, #0
 800c8a8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	2b00      	cmp	r3, #0
 800c8ae:	d101      	bne.n	800c8b4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800c8b0:	2301      	movs	r3, #1
 800c8b2:	e049      	b.n	800c948 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c8ba:	b2db      	uxtb	r3, r3
 800c8bc:	2b00      	cmp	r3, #0
 800c8be:	d106      	bne.n	800c8ce <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	2200      	movs	r2, #0
 800c8c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800c8c8:	6878      	ldr	r0, [r7, #4]
 800c8ca:	f000 f841 	bl	800c950 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	2202      	movs	r2, #2
 800c8d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	681a      	ldr	r2, [r3, #0]
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	3304      	adds	r3, #4
 800c8de:	4619      	mov	r1, r3
 800c8e0:	4610      	mov	r0, r2
 800c8e2:	f001 f87f 	bl	800d9e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	2201      	movs	r2, #1
 800c8ea:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	2201      	movs	r2, #1
 800c8f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	2201      	movs	r2, #1
 800c8fa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	2201      	movs	r2, #1
 800c902:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	2201      	movs	r2, #1
 800c90a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	2201      	movs	r2, #1
 800c912:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	2201      	movs	r2, #1
 800c91a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	2201      	movs	r2, #1
 800c922:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	2201      	movs	r2, #1
 800c92a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	2201      	movs	r2, #1
 800c932:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	2201      	movs	r2, #1
 800c93a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	2201      	movs	r2, #1
 800c942:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800c946:	2300      	movs	r3, #0
}
 800c948:	4618      	mov	r0, r3
 800c94a:	3708      	adds	r7, #8
 800c94c:	46bd      	mov	sp, r7
 800c94e:	bd80      	pop	{r7, pc}

0800c950 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800c950:	b480      	push	{r7}
 800c952:	b083      	sub	sp, #12
 800c954:	af00      	add	r7, sp, #0
 800c956:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800c958:	bf00      	nop
 800c95a:	370c      	adds	r7, #12
 800c95c:	46bd      	mov	sp, r7
 800c95e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c962:	4770      	bx	lr

0800c964 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 800c964:	b580      	push	{r7, lr}
 800c966:	b086      	sub	sp, #24
 800c968:	af00      	add	r7, sp, #0
 800c96a:	60f8      	str	r0, [r7, #12]
 800c96c:	60b9      	str	r1, [r7, #8]
 800c96e:	607a      	str	r2, [r7, #4]
 800c970:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800c972:	2300      	movs	r3, #0
 800c974:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800c976:	68bb      	ldr	r3, [r7, #8]
 800c978:	2b00      	cmp	r3, #0
 800c97a:	d109      	bne.n	800c990 <HAL_TIM_PWM_Start_DMA+0x2c>
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800c982:	b2db      	uxtb	r3, r3
 800c984:	2b02      	cmp	r3, #2
 800c986:	bf0c      	ite	eq
 800c988:	2301      	moveq	r3, #1
 800c98a:	2300      	movne	r3, #0
 800c98c:	b2db      	uxtb	r3, r3
 800c98e:	e03c      	b.n	800ca0a <HAL_TIM_PWM_Start_DMA+0xa6>
 800c990:	68bb      	ldr	r3, [r7, #8]
 800c992:	2b04      	cmp	r3, #4
 800c994:	d109      	bne.n	800c9aa <HAL_TIM_PWM_Start_DMA+0x46>
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800c99c:	b2db      	uxtb	r3, r3
 800c99e:	2b02      	cmp	r3, #2
 800c9a0:	bf0c      	ite	eq
 800c9a2:	2301      	moveq	r3, #1
 800c9a4:	2300      	movne	r3, #0
 800c9a6:	b2db      	uxtb	r3, r3
 800c9a8:	e02f      	b.n	800ca0a <HAL_TIM_PWM_Start_DMA+0xa6>
 800c9aa:	68bb      	ldr	r3, [r7, #8]
 800c9ac:	2b08      	cmp	r3, #8
 800c9ae:	d109      	bne.n	800c9c4 <HAL_TIM_PWM_Start_DMA+0x60>
 800c9b0:	68fb      	ldr	r3, [r7, #12]
 800c9b2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c9b6:	b2db      	uxtb	r3, r3
 800c9b8:	2b02      	cmp	r3, #2
 800c9ba:	bf0c      	ite	eq
 800c9bc:	2301      	moveq	r3, #1
 800c9be:	2300      	movne	r3, #0
 800c9c0:	b2db      	uxtb	r3, r3
 800c9c2:	e022      	b.n	800ca0a <HAL_TIM_PWM_Start_DMA+0xa6>
 800c9c4:	68bb      	ldr	r3, [r7, #8]
 800c9c6:	2b0c      	cmp	r3, #12
 800c9c8:	d109      	bne.n	800c9de <HAL_TIM_PWM_Start_DMA+0x7a>
 800c9ca:	68fb      	ldr	r3, [r7, #12]
 800c9cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c9d0:	b2db      	uxtb	r3, r3
 800c9d2:	2b02      	cmp	r3, #2
 800c9d4:	bf0c      	ite	eq
 800c9d6:	2301      	moveq	r3, #1
 800c9d8:	2300      	movne	r3, #0
 800c9da:	b2db      	uxtb	r3, r3
 800c9dc:	e015      	b.n	800ca0a <HAL_TIM_PWM_Start_DMA+0xa6>
 800c9de:	68bb      	ldr	r3, [r7, #8]
 800c9e0:	2b10      	cmp	r3, #16
 800c9e2:	d109      	bne.n	800c9f8 <HAL_TIM_PWM_Start_DMA+0x94>
 800c9e4:	68fb      	ldr	r3, [r7, #12]
 800c9e6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c9ea:	b2db      	uxtb	r3, r3
 800c9ec:	2b02      	cmp	r3, #2
 800c9ee:	bf0c      	ite	eq
 800c9f0:	2301      	moveq	r3, #1
 800c9f2:	2300      	movne	r3, #0
 800c9f4:	b2db      	uxtb	r3, r3
 800c9f6:	e008      	b.n	800ca0a <HAL_TIM_PWM_Start_DMA+0xa6>
 800c9f8:	68fb      	ldr	r3, [r7, #12]
 800c9fa:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800c9fe:	b2db      	uxtb	r3, r3
 800ca00:	2b02      	cmp	r3, #2
 800ca02:	bf0c      	ite	eq
 800ca04:	2301      	moveq	r3, #1
 800ca06:	2300      	movne	r3, #0
 800ca08:	b2db      	uxtb	r3, r3
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	d001      	beq.n	800ca12 <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 800ca0e:	2302      	movs	r3, #2
 800ca10:	e20c      	b.n	800ce2c <HAL_TIM_PWM_Start_DMA+0x4c8>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800ca12:	68bb      	ldr	r3, [r7, #8]
 800ca14:	2b00      	cmp	r3, #0
 800ca16:	d109      	bne.n	800ca2c <HAL_TIM_PWM_Start_DMA+0xc8>
 800ca18:	68fb      	ldr	r3, [r7, #12]
 800ca1a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ca1e:	b2db      	uxtb	r3, r3
 800ca20:	2b01      	cmp	r3, #1
 800ca22:	bf0c      	ite	eq
 800ca24:	2301      	moveq	r3, #1
 800ca26:	2300      	movne	r3, #0
 800ca28:	b2db      	uxtb	r3, r3
 800ca2a:	e03c      	b.n	800caa6 <HAL_TIM_PWM_Start_DMA+0x142>
 800ca2c:	68bb      	ldr	r3, [r7, #8]
 800ca2e:	2b04      	cmp	r3, #4
 800ca30:	d109      	bne.n	800ca46 <HAL_TIM_PWM_Start_DMA+0xe2>
 800ca32:	68fb      	ldr	r3, [r7, #12]
 800ca34:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800ca38:	b2db      	uxtb	r3, r3
 800ca3a:	2b01      	cmp	r3, #1
 800ca3c:	bf0c      	ite	eq
 800ca3e:	2301      	moveq	r3, #1
 800ca40:	2300      	movne	r3, #0
 800ca42:	b2db      	uxtb	r3, r3
 800ca44:	e02f      	b.n	800caa6 <HAL_TIM_PWM_Start_DMA+0x142>
 800ca46:	68bb      	ldr	r3, [r7, #8]
 800ca48:	2b08      	cmp	r3, #8
 800ca4a:	d109      	bne.n	800ca60 <HAL_TIM_PWM_Start_DMA+0xfc>
 800ca4c:	68fb      	ldr	r3, [r7, #12]
 800ca4e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ca52:	b2db      	uxtb	r3, r3
 800ca54:	2b01      	cmp	r3, #1
 800ca56:	bf0c      	ite	eq
 800ca58:	2301      	moveq	r3, #1
 800ca5a:	2300      	movne	r3, #0
 800ca5c:	b2db      	uxtb	r3, r3
 800ca5e:	e022      	b.n	800caa6 <HAL_TIM_PWM_Start_DMA+0x142>
 800ca60:	68bb      	ldr	r3, [r7, #8]
 800ca62:	2b0c      	cmp	r3, #12
 800ca64:	d109      	bne.n	800ca7a <HAL_TIM_PWM_Start_DMA+0x116>
 800ca66:	68fb      	ldr	r3, [r7, #12]
 800ca68:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ca6c:	b2db      	uxtb	r3, r3
 800ca6e:	2b01      	cmp	r3, #1
 800ca70:	bf0c      	ite	eq
 800ca72:	2301      	moveq	r3, #1
 800ca74:	2300      	movne	r3, #0
 800ca76:	b2db      	uxtb	r3, r3
 800ca78:	e015      	b.n	800caa6 <HAL_TIM_PWM_Start_DMA+0x142>
 800ca7a:	68bb      	ldr	r3, [r7, #8]
 800ca7c:	2b10      	cmp	r3, #16
 800ca7e:	d109      	bne.n	800ca94 <HAL_TIM_PWM_Start_DMA+0x130>
 800ca80:	68fb      	ldr	r3, [r7, #12]
 800ca82:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800ca86:	b2db      	uxtb	r3, r3
 800ca88:	2b01      	cmp	r3, #1
 800ca8a:	bf0c      	ite	eq
 800ca8c:	2301      	moveq	r3, #1
 800ca8e:	2300      	movne	r3, #0
 800ca90:	b2db      	uxtb	r3, r3
 800ca92:	e008      	b.n	800caa6 <HAL_TIM_PWM_Start_DMA+0x142>
 800ca94:	68fb      	ldr	r3, [r7, #12]
 800ca96:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800ca9a:	b2db      	uxtb	r3, r3
 800ca9c:	2b01      	cmp	r3, #1
 800ca9e:	bf0c      	ite	eq
 800caa0:	2301      	moveq	r3, #1
 800caa2:	2300      	movne	r3, #0
 800caa4:	b2db      	uxtb	r3, r3
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	d034      	beq.n	800cb14 <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	2b00      	cmp	r3, #0
 800caae:	d002      	beq.n	800cab6 <HAL_TIM_PWM_Start_DMA+0x152>
 800cab0:	887b      	ldrh	r3, [r7, #2]
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	d101      	bne.n	800caba <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 800cab6:	2301      	movs	r3, #1
 800cab8:	e1b8      	b.n	800ce2c <HAL_TIM_PWM_Start_DMA+0x4c8>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800caba:	68bb      	ldr	r3, [r7, #8]
 800cabc:	2b00      	cmp	r3, #0
 800cabe:	d104      	bne.n	800caca <HAL_TIM_PWM_Start_DMA+0x166>
 800cac0:	68fb      	ldr	r3, [r7, #12]
 800cac2:	2202      	movs	r2, #2
 800cac4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800cac8:	e026      	b.n	800cb18 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800caca:	68bb      	ldr	r3, [r7, #8]
 800cacc:	2b04      	cmp	r3, #4
 800cace:	d104      	bne.n	800cada <HAL_TIM_PWM_Start_DMA+0x176>
 800cad0:	68fb      	ldr	r3, [r7, #12]
 800cad2:	2202      	movs	r2, #2
 800cad4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800cad8:	e01e      	b.n	800cb18 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800cada:	68bb      	ldr	r3, [r7, #8]
 800cadc:	2b08      	cmp	r3, #8
 800cade:	d104      	bne.n	800caea <HAL_TIM_PWM_Start_DMA+0x186>
 800cae0:	68fb      	ldr	r3, [r7, #12]
 800cae2:	2202      	movs	r2, #2
 800cae4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800cae8:	e016      	b.n	800cb18 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800caea:	68bb      	ldr	r3, [r7, #8]
 800caec:	2b0c      	cmp	r3, #12
 800caee:	d104      	bne.n	800cafa <HAL_TIM_PWM_Start_DMA+0x196>
 800caf0:	68fb      	ldr	r3, [r7, #12]
 800caf2:	2202      	movs	r2, #2
 800caf4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800caf8:	e00e      	b.n	800cb18 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800cafa:	68bb      	ldr	r3, [r7, #8]
 800cafc:	2b10      	cmp	r3, #16
 800cafe:	d104      	bne.n	800cb0a <HAL_TIM_PWM_Start_DMA+0x1a6>
 800cb00:	68fb      	ldr	r3, [r7, #12]
 800cb02:	2202      	movs	r2, #2
 800cb04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800cb08:	e006      	b.n	800cb18 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800cb0a:	68fb      	ldr	r3, [r7, #12]
 800cb0c:	2202      	movs	r2, #2
 800cb0e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800cb12:	e001      	b.n	800cb18 <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 800cb14:	2301      	movs	r3, #1
 800cb16:	e189      	b.n	800ce2c <HAL_TIM_PWM_Start_DMA+0x4c8>
  }

  switch (Channel)
 800cb18:	68bb      	ldr	r3, [r7, #8]
 800cb1a:	2b0c      	cmp	r3, #12
 800cb1c:	f200 80ae 	bhi.w	800cc7c <HAL_TIM_PWM_Start_DMA+0x318>
 800cb20:	a201      	add	r2, pc, #4	@ (adr r2, 800cb28 <HAL_TIM_PWM_Start_DMA+0x1c4>)
 800cb22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb26:	bf00      	nop
 800cb28:	0800cb5d 	.word	0x0800cb5d
 800cb2c:	0800cc7d 	.word	0x0800cc7d
 800cb30:	0800cc7d 	.word	0x0800cc7d
 800cb34:	0800cc7d 	.word	0x0800cc7d
 800cb38:	0800cba5 	.word	0x0800cba5
 800cb3c:	0800cc7d 	.word	0x0800cc7d
 800cb40:	0800cc7d 	.word	0x0800cc7d
 800cb44:	0800cc7d 	.word	0x0800cc7d
 800cb48:	0800cbed 	.word	0x0800cbed
 800cb4c:	0800cc7d 	.word	0x0800cc7d
 800cb50:	0800cc7d 	.word	0x0800cc7d
 800cb54:	0800cc7d 	.word	0x0800cc7d
 800cb58:	0800cc35 	.word	0x0800cc35
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb60:	4a67      	ldr	r2, [pc, #412]	@ (800cd00 <HAL_TIM_PWM_Start_DMA+0x39c>)
 800cb62:	661a      	str	r2, [r3, #96]	@ 0x60
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800cb64:	68fb      	ldr	r3, [r7, #12]
 800cb66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb68:	4a66      	ldr	r2, [pc, #408]	@ (800cd04 <HAL_TIM_PWM_Start_DMA+0x3a0>)
 800cb6a:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800cb6c:	68fb      	ldr	r3, [r7, #12]
 800cb6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb70:	4a65      	ldr	r2, [pc, #404]	@ (800cd08 <HAL_TIM_PWM_Start_DMA+0x3a4>)
 800cb72:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Enable the DMA channel */
      if (TIM_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800cb74:	68fb      	ldr	r3, [r7, #12]
 800cb76:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800cb78:	6879      	ldr	r1, [r7, #4]
 800cb7a:	68fb      	ldr	r3, [r7, #12]
 800cb7c:	681b      	ldr	r3, [r3, #0]
 800cb7e:	3334      	adds	r3, #52	@ 0x34
 800cb80:	461a      	mov	r2, r3
 800cb82:	887b      	ldrh	r3, [r7, #2]
 800cb84:	f000 fe10 	bl	800d7a8 <TIM_DMA_Start_IT>
 800cb88:	4603      	mov	r3, r0
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	d001      	beq.n	800cb92 <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800cb8e:	2301      	movs	r3, #1
 800cb90:	e14c      	b.n	800ce2c <HAL_TIM_PWM_Start_DMA+0x4c8>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800cb92:	68fb      	ldr	r3, [r7, #12]
 800cb94:	681b      	ldr	r3, [r3, #0]
 800cb96:	68da      	ldr	r2, [r3, #12]
 800cb98:	68fb      	ldr	r3, [r7, #12]
 800cb9a:	681b      	ldr	r3, [r3, #0]
 800cb9c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800cba0:	60da      	str	r2, [r3, #12]
      break;
 800cba2:	e06e      	b.n	800cc82 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800cba4:	68fb      	ldr	r3, [r7, #12]
 800cba6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cba8:	4a55      	ldr	r2, [pc, #340]	@ (800cd00 <HAL_TIM_PWM_Start_DMA+0x39c>)
 800cbaa:	661a      	str	r2, [r3, #96]	@ 0x60
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800cbac:	68fb      	ldr	r3, [r7, #12]
 800cbae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cbb0:	4a54      	ldr	r2, [pc, #336]	@ (800cd04 <HAL_TIM_PWM_Start_DMA+0x3a0>)
 800cbb2:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800cbb4:	68fb      	ldr	r3, [r7, #12]
 800cbb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cbb8:	4a53      	ldr	r2, [pc, #332]	@ (800cd08 <HAL_TIM_PWM_Start_DMA+0x3a4>)
 800cbba:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Enable the DMA channel */
      if (TIM_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800cbbc:	68fb      	ldr	r3, [r7, #12]
 800cbbe:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800cbc0:	6879      	ldr	r1, [r7, #4]
 800cbc2:	68fb      	ldr	r3, [r7, #12]
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	3338      	adds	r3, #56	@ 0x38
 800cbc8:	461a      	mov	r2, r3
 800cbca:	887b      	ldrh	r3, [r7, #2]
 800cbcc:	f000 fdec 	bl	800d7a8 <TIM_DMA_Start_IT>
 800cbd0:	4603      	mov	r3, r0
 800cbd2:	2b00      	cmp	r3, #0
 800cbd4:	d001      	beq.n	800cbda <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800cbd6:	2301      	movs	r3, #1
 800cbd8:	e128      	b.n	800ce2c <HAL_TIM_PWM_Start_DMA+0x4c8>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800cbda:	68fb      	ldr	r3, [r7, #12]
 800cbdc:	681b      	ldr	r3, [r3, #0]
 800cbde:	68da      	ldr	r2, [r3, #12]
 800cbe0:	68fb      	ldr	r3, [r7, #12]
 800cbe2:	681b      	ldr	r3, [r3, #0]
 800cbe4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800cbe8:	60da      	str	r2, [r3, #12]
      break;
 800cbea:	e04a      	b.n	800cc82 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800cbec:	68fb      	ldr	r3, [r7, #12]
 800cbee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cbf0:	4a43      	ldr	r2, [pc, #268]	@ (800cd00 <HAL_TIM_PWM_Start_DMA+0x39c>)
 800cbf2:	661a      	str	r2, [r3, #96]	@ 0x60
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800cbf4:	68fb      	ldr	r3, [r7, #12]
 800cbf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cbf8:	4a42      	ldr	r2, [pc, #264]	@ (800cd04 <HAL_TIM_PWM_Start_DMA+0x3a0>)
 800cbfa:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800cbfc:	68fb      	ldr	r3, [r7, #12]
 800cbfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc00:	4a41      	ldr	r2, [pc, #260]	@ (800cd08 <HAL_TIM_PWM_Start_DMA+0x3a4>)
 800cc02:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Enable the DMA channel */
      if (TIM_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800cc04:	68fb      	ldr	r3, [r7, #12]
 800cc06:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800cc08:	6879      	ldr	r1, [r7, #4]
 800cc0a:	68fb      	ldr	r3, [r7, #12]
 800cc0c:	681b      	ldr	r3, [r3, #0]
 800cc0e:	333c      	adds	r3, #60	@ 0x3c
 800cc10:	461a      	mov	r2, r3
 800cc12:	887b      	ldrh	r3, [r7, #2]
 800cc14:	f000 fdc8 	bl	800d7a8 <TIM_DMA_Start_IT>
 800cc18:	4603      	mov	r3, r0
 800cc1a:	2b00      	cmp	r3, #0
 800cc1c:	d001      	beq.n	800cc22 <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800cc1e:	2301      	movs	r3, #1
 800cc20:	e104      	b.n	800ce2c <HAL_TIM_PWM_Start_DMA+0x4c8>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800cc22:	68fb      	ldr	r3, [r7, #12]
 800cc24:	681b      	ldr	r3, [r3, #0]
 800cc26:	68da      	ldr	r2, [r3, #12]
 800cc28:	68fb      	ldr	r3, [r7, #12]
 800cc2a:	681b      	ldr	r3, [r3, #0]
 800cc2c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800cc30:	60da      	str	r2, [r3, #12]
      break;
 800cc32:	e026      	b.n	800cc82 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800cc34:	68fb      	ldr	r3, [r7, #12]
 800cc36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cc38:	4a31      	ldr	r2, [pc, #196]	@ (800cd00 <HAL_TIM_PWM_Start_DMA+0x39c>)
 800cc3a:	661a      	str	r2, [r3, #96]	@ 0x60
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800cc3c:	68fb      	ldr	r3, [r7, #12]
 800cc3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cc40:	4a30      	ldr	r2, [pc, #192]	@ (800cd04 <HAL_TIM_PWM_Start_DMA+0x3a0>)
 800cc42:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800cc44:	68fb      	ldr	r3, [r7, #12]
 800cc46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cc48:	4a2f      	ldr	r2, [pc, #188]	@ (800cd08 <HAL_TIM_PWM_Start_DMA+0x3a4>)
 800cc4a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Enable the DMA channel */
      if (TIM_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 800cc4c:	68fb      	ldr	r3, [r7, #12]
 800cc4e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800cc50:	6879      	ldr	r1, [r7, #4]
 800cc52:	68fb      	ldr	r3, [r7, #12]
 800cc54:	681b      	ldr	r3, [r3, #0]
 800cc56:	3340      	adds	r3, #64	@ 0x40
 800cc58:	461a      	mov	r2, r3
 800cc5a:	887b      	ldrh	r3, [r7, #2]
 800cc5c:	f000 fda4 	bl	800d7a8 <TIM_DMA_Start_IT>
 800cc60:	4603      	mov	r3, r0
 800cc62:	2b00      	cmp	r3, #0
 800cc64:	d001      	beq.n	800cc6a <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800cc66:	2301      	movs	r3, #1
 800cc68:	e0e0      	b.n	800ce2c <HAL_TIM_PWM_Start_DMA+0x4c8>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800cc6a:	68fb      	ldr	r3, [r7, #12]
 800cc6c:	681b      	ldr	r3, [r3, #0]
 800cc6e:	68da      	ldr	r2, [r3, #12]
 800cc70:	68fb      	ldr	r3, [r7, #12]
 800cc72:	681b      	ldr	r3, [r3, #0]
 800cc74:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800cc78:	60da      	str	r2, [r3, #12]
      break;
 800cc7a:	e002      	b.n	800cc82 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 800cc7c:	2301      	movs	r3, #1
 800cc7e:	75fb      	strb	r3, [r7, #23]
      break;
 800cc80:	bf00      	nop
  }

  if (status == HAL_OK)
 800cc82:	7dfb      	ldrb	r3, [r7, #23]
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	f040 80d0 	bne.w	800ce2a <HAL_TIM_PWM_Start_DMA+0x4c6>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800cc8a:	68fb      	ldr	r3, [r7, #12]
 800cc8c:	681b      	ldr	r3, [r3, #0]
 800cc8e:	2201      	movs	r2, #1
 800cc90:	68b9      	ldr	r1, [r7, #8]
 800cc92:	4618      	mov	r0, r3
 800cc94:	f001 fc42 	bl	800e51c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	681b      	ldr	r3, [r3, #0]
 800cc9c:	4a1b      	ldr	r2, [pc, #108]	@ (800cd0c <HAL_TIM_PWM_Start_DMA+0x3a8>)
 800cc9e:	4293      	cmp	r3, r2
 800cca0:	d02c      	beq.n	800ccfc <HAL_TIM_PWM_Start_DMA+0x398>
 800cca2:	68fb      	ldr	r3, [r7, #12]
 800cca4:	681b      	ldr	r3, [r3, #0]
 800cca6:	4a1a      	ldr	r2, [pc, #104]	@ (800cd10 <HAL_TIM_PWM_Start_DMA+0x3ac>)
 800cca8:	4293      	cmp	r3, r2
 800ccaa:	d027      	beq.n	800ccfc <HAL_TIM_PWM_Start_DMA+0x398>
 800ccac:	68fb      	ldr	r3, [r7, #12]
 800ccae:	681b      	ldr	r3, [r3, #0]
 800ccb0:	4a18      	ldr	r2, [pc, #96]	@ (800cd14 <HAL_TIM_PWM_Start_DMA+0x3b0>)
 800ccb2:	4293      	cmp	r3, r2
 800ccb4:	d022      	beq.n	800ccfc <HAL_TIM_PWM_Start_DMA+0x398>
 800ccb6:	68fb      	ldr	r3, [r7, #12]
 800ccb8:	681b      	ldr	r3, [r3, #0]
 800ccba:	4a17      	ldr	r2, [pc, #92]	@ (800cd18 <HAL_TIM_PWM_Start_DMA+0x3b4>)
 800ccbc:	4293      	cmp	r3, r2
 800ccbe:	d01d      	beq.n	800ccfc <HAL_TIM_PWM_Start_DMA+0x398>
 800ccc0:	68fb      	ldr	r3, [r7, #12]
 800ccc2:	681b      	ldr	r3, [r3, #0]
 800ccc4:	4a15      	ldr	r2, [pc, #84]	@ (800cd1c <HAL_TIM_PWM_Start_DMA+0x3b8>)
 800ccc6:	4293      	cmp	r3, r2
 800ccc8:	d018      	beq.n	800ccfc <HAL_TIM_PWM_Start_DMA+0x398>
 800ccca:	68fb      	ldr	r3, [r7, #12]
 800cccc:	681b      	ldr	r3, [r3, #0]
 800ccce:	4a14      	ldr	r2, [pc, #80]	@ (800cd20 <HAL_TIM_PWM_Start_DMA+0x3bc>)
 800ccd0:	4293      	cmp	r3, r2
 800ccd2:	d013      	beq.n	800ccfc <HAL_TIM_PWM_Start_DMA+0x398>
 800ccd4:	68fb      	ldr	r3, [r7, #12]
 800ccd6:	681b      	ldr	r3, [r3, #0]
 800ccd8:	4a12      	ldr	r2, [pc, #72]	@ (800cd24 <HAL_TIM_PWM_Start_DMA+0x3c0>)
 800ccda:	4293      	cmp	r3, r2
 800ccdc:	d00e      	beq.n	800ccfc <HAL_TIM_PWM_Start_DMA+0x398>
 800ccde:	68fb      	ldr	r3, [r7, #12]
 800cce0:	681b      	ldr	r3, [r3, #0]
 800cce2:	4a11      	ldr	r2, [pc, #68]	@ (800cd28 <HAL_TIM_PWM_Start_DMA+0x3c4>)
 800cce4:	4293      	cmp	r3, r2
 800cce6:	d009      	beq.n	800ccfc <HAL_TIM_PWM_Start_DMA+0x398>
 800cce8:	68fb      	ldr	r3, [r7, #12]
 800ccea:	681b      	ldr	r3, [r3, #0]
 800ccec:	4a0f      	ldr	r2, [pc, #60]	@ (800cd2c <HAL_TIM_PWM_Start_DMA+0x3c8>)
 800ccee:	4293      	cmp	r3, r2
 800ccf0:	d004      	beq.n	800ccfc <HAL_TIM_PWM_Start_DMA+0x398>
 800ccf2:	68fb      	ldr	r3, [r7, #12]
 800ccf4:	681b      	ldr	r3, [r3, #0]
 800ccf6:	4a0e      	ldr	r2, [pc, #56]	@ (800cd30 <HAL_TIM_PWM_Start_DMA+0x3cc>)
 800ccf8:	4293      	cmp	r3, r2
 800ccfa:	d11b      	bne.n	800cd34 <HAL_TIM_PWM_Start_DMA+0x3d0>
 800ccfc:	2301      	movs	r3, #1
 800ccfe:	e01a      	b.n	800cd36 <HAL_TIM_PWM_Start_DMA+0x3d2>
 800cd00:	0800d915 	.word	0x0800d915
 800cd04:	0800d97d 	.word	0x0800d97d
 800cd08:	0800d883 	.word	0x0800d883
 800cd0c:	40012c00 	.word	0x40012c00
 800cd10:	50012c00 	.word	0x50012c00
 800cd14:	40013400 	.word	0x40013400
 800cd18:	50013400 	.word	0x50013400
 800cd1c:	40014000 	.word	0x40014000
 800cd20:	50014000 	.word	0x50014000
 800cd24:	40014400 	.word	0x40014400
 800cd28:	50014400 	.word	0x50014400
 800cd2c:	40014800 	.word	0x40014800
 800cd30:	50014800 	.word	0x50014800
 800cd34:	2300      	movs	r3, #0
 800cd36:	2b00      	cmp	r3, #0
 800cd38:	d007      	beq.n	800cd4a <HAL_TIM_PWM_Start_DMA+0x3e6>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800cd3a:	68fb      	ldr	r3, [r7, #12]
 800cd3c:	681b      	ldr	r3, [r3, #0]
 800cd3e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cd40:	68fb      	ldr	r3, [r7, #12]
 800cd42:	681b      	ldr	r3, [r3, #0]
 800cd44:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800cd48:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cd4a:	68fb      	ldr	r3, [r7, #12]
 800cd4c:	681b      	ldr	r3, [r3, #0]
 800cd4e:	4a39      	ldr	r2, [pc, #228]	@ (800ce34 <HAL_TIM_PWM_Start_DMA+0x4d0>)
 800cd50:	4293      	cmp	r3, r2
 800cd52:	d04a      	beq.n	800cdea <HAL_TIM_PWM_Start_DMA+0x486>
 800cd54:	68fb      	ldr	r3, [r7, #12]
 800cd56:	681b      	ldr	r3, [r3, #0]
 800cd58:	4a37      	ldr	r2, [pc, #220]	@ (800ce38 <HAL_TIM_PWM_Start_DMA+0x4d4>)
 800cd5a:	4293      	cmp	r3, r2
 800cd5c:	d045      	beq.n	800cdea <HAL_TIM_PWM_Start_DMA+0x486>
 800cd5e:	68fb      	ldr	r3, [r7, #12]
 800cd60:	681b      	ldr	r3, [r3, #0]
 800cd62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cd66:	d040      	beq.n	800cdea <HAL_TIM_PWM_Start_DMA+0x486>
 800cd68:	68fb      	ldr	r3, [r7, #12]
 800cd6a:	681b      	ldr	r3, [r3, #0]
 800cd6c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800cd70:	d03b      	beq.n	800cdea <HAL_TIM_PWM_Start_DMA+0x486>
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	681b      	ldr	r3, [r3, #0]
 800cd76:	4a31      	ldr	r2, [pc, #196]	@ (800ce3c <HAL_TIM_PWM_Start_DMA+0x4d8>)
 800cd78:	4293      	cmp	r3, r2
 800cd7a:	d036      	beq.n	800cdea <HAL_TIM_PWM_Start_DMA+0x486>
 800cd7c:	68fb      	ldr	r3, [r7, #12]
 800cd7e:	681b      	ldr	r3, [r3, #0]
 800cd80:	4a2f      	ldr	r2, [pc, #188]	@ (800ce40 <HAL_TIM_PWM_Start_DMA+0x4dc>)
 800cd82:	4293      	cmp	r3, r2
 800cd84:	d031      	beq.n	800cdea <HAL_TIM_PWM_Start_DMA+0x486>
 800cd86:	68fb      	ldr	r3, [r7, #12]
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	4a2e      	ldr	r2, [pc, #184]	@ (800ce44 <HAL_TIM_PWM_Start_DMA+0x4e0>)
 800cd8c:	4293      	cmp	r3, r2
 800cd8e:	d02c      	beq.n	800cdea <HAL_TIM_PWM_Start_DMA+0x486>
 800cd90:	68fb      	ldr	r3, [r7, #12]
 800cd92:	681b      	ldr	r3, [r3, #0]
 800cd94:	4a2c      	ldr	r2, [pc, #176]	@ (800ce48 <HAL_TIM_PWM_Start_DMA+0x4e4>)
 800cd96:	4293      	cmp	r3, r2
 800cd98:	d027      	beq.n	800cdea <HAL_TIM_PWM_Start_DMA+0x486>
 800cd9a:	68fb      	ldr	r3, [r7, #12]
 800cd9c:	681b      	ldr	r3, [r3, #0]
 800cd9e:	4a2b      	ldr	r2, [pc, #172]	@ (800ce4c <HAL_TIM_PWM_Start_DMA+0x4e8>)
 800cda0:	4293      	cmp	r3, r2
 800cda2:	d022      	beq.n	800cdea <HAL_TIM_PWM_Start_DMA+0x486>
 800cda4:	68fb      	ldr	r3, [r7, #12]
 800cda6:	681b      	ldr	r3, [r3, #0]
 800cda8:	4a29      	ldr	r2, [pc, #164]	@ (800ce50 <HAL_TIM_PWM_Start_DMA+0x4ec>)
 800cdaa:	4293      	cmp	r3, r2
 800cdac:	d01d      	beq.n	800cdea <HAL_TIM_PWM_Start_DMA+0x486>
 800cdae:	68fb      	ldr	r3, [r7, #12]
 800cdb0:	681b      	ldr	r3, [r3, #0]
 800cdb2:	4a28      	ldr	r2, [pc, #160]	@ (800ce54 <HAL_TIM_PWM_Start_DMA+0x4f0>)
 800cdb4:	4293      	cmp	r3, r2
 800cdb6:	d018      	beq.n	800cdea <HAL_TIM_PWM_Start_DMA+0x486>
 800cdb8:	68fb      	ldr	r3, [r7, #12]
 800cdba:	681b      	ldr	r3, [r3, #0]
 800cdbc:	4a26      	ldr	r2, [pc, #152]	@ (800ce58 <HAL_TIM_PWM_Start_DMA+0x4f4>)
 800cdbe:	4293      	cmp	r3, r2
 800cdc0:	d013      	beq.n	800cdea <HAL_TIM_PWM_Start_DMA+0x486>
 800cdc2:	68fb      	ldr	r3, [r7, #12]
 800cdc4:	681b      	ldr	r3, [r3, #0]
 800cdc6:	4a25      	ldr	r2, [pc, #148]	@ (800ce5c <HAL_TIM_PWM_Start_DMA+0x4f8>)
 800cdc8:	4293      	cmp	r3, r2
 800cdca:	d00e      	beq.n	800cdea <HAL_TIM_PWM_Start_DMA+0x486>
 800cdcc:	68fb      	ldr	r3, [r7, #12]
 800cdce:	681b      	ldr	r3, [r3, #0]
 800cdd0:	4a23      	ldr	r2, [pc, #140]	@ (800ce60 <HAL_TIM_PWM_Start_DMA+0x4fc>)
 800cdd2:	4293      	cmp	r3, r2
 800cdd4:	d009      	beq.n	800cdea <HAL_TIM_PWM_Start_DMA+0x486>
 800cdd6:	68fb      	ldr	r3, [r7, #12]
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	4a22      	ldr	r2, [pc, #136]	@ (800ce64 <HAL_TIM_PWM_Start_DMA+0x500>)
 800cddc:	4293      	cmp	r3, r2
 800cdde:	d004      	beq.n	800cdea <HAL_TIM_PWM_Start_DMA+0x486>
 800cde0:	68fb      	ldr	r3, [r7, #12]
 800cde2:	681b      	ldr	r3, [r3, #0]
 800cde4:	4a20      	ldr	r2, [pc, #128]	@ (800ce68 <HAL_TIM_PWM_Start_DMA+0x504>)
 800cde6:	4293      	cmp	r3, r2
 800cde8:	d115      	bne.n	800ce16 <HAL_TIM_PWM_Start_DMA+0x4b2>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cdea:	68fb      	ldr	r3, [r7, #12]
 800cdec:	681b      	ldr	r3, [r3, #0]
 800cdee:	689a      	ldr	r2, [r3, #8]
 800cdf0:	4b1e      	ldr	r3, [pc, #120]	@ (800ce6c <HAL_TIM_PWM_Start_DMA+0x508>)
 800cdf2:	4013      	ands	r3, r2
 800cdf4:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cdf6:	693b      	ldr	r3, [r7, #16]
 800cdf8:	2b06      	cmp	r3, #6
 800cdfa:	d015      	beq.n	800ce28 <HAL_TIM_PWM_Start_DMA+0x4c4>
 800cdfc:	693b      	ldr	r3, [r7, #16]
 800cdfe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ce02:	d011      	beq.n	800ce28 <HAL_TIM_PWM_Start_DMA+0x4c4>
      {
        __HAL_TIM_ENABLE(htim);
 800ce04:	68fb      	ldr	r3, [r7, #12]
 800ce06:	681b      	ldr	r3, [r3, #0]
 800ce08:	681a      	ldr	r2, [r3, #0]
 800ce0a:	68fb      	ldr	r3, [r7, #12]
 800ce0c:	681b      	ldr	r3, [r3, #0]
 800ce0e:	f042 0201 	orr.w	r2, r2, #1
 800ce12:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ce14:	e008      	b.n	800ce28 <HAL_TIM_PWM_Start_DMA+0x4c4>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800ce16:	68fb      	ldr	r3, [r7, #12]
 800ce18:	681b      	ldr	r3, [r3, #0]
 800ce1a:	681a      	ldr	r2, [r3, #0]
 800ce1c:	68fb      	ldr	r3, [r7, #12]
 800ce1e:	681b      	ldr	r3, [r3, #0]
 800ce20:	f042 0201 	orr.w	r2, r2, #1
 800ce24:	601a      	str	r2, [r3, #0]
 800ce26:	e000      	b.n	800ce2a <HAL_TIM_PWM_Start_DMA+0x4c6>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ce28:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800ce2a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ce2c:	4618      	mov	r0, r3
 800ce2e:	3718      	adds	r7, #24
 800ce30:	46bd      	mov	sp, r7
 800ce32:	bd80      	pop	{r7, pc}
 800ce34:	40012c00 	.word	0x40012c00
 800ce38:	50012c00 	.word	0x50012c00
 800ce3c:	40000400 	.word	0x40000400
 800ce40:	50000400 	.word	0x50000400
 800ce44:	40000800 	.word	0x40000800
 800ce48:	50000800 	.word	0x50000800
 800ce4c:	40000c00 	.word	0x40000c00
 800ce50:	50000c00 	.word	0x50000c00
 800ce54:	40013400 	.word	0x40013400
 800ce58:	50013400 	.word	0x50013400
 800ce5c:	40001800 	.word	0x40001800
 800ce60:	50001800 	.word	0x50001800
 800ce64:	40014000 	.word	0x40014000
 800ce68:	50014000 	.word	0x50014000
 800ce6c:	00010007 	.word	0x00010007

0800ce70 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ce70:	b580      	push	{r7, lr}
 800ce72:	b084      	sub	sp, #16
 800ce74:	af00      	add	r7, sp, #0
 800ce76:	6078      	str	r0, [r7, #4]
 800ce78:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ce7a:	2300      	movs	r3, #0
 800ce7c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 800ce7e:	683b      	ldr	r3, [r7, #0]
 800ce80:	2b0c      	cmp	r3, #12
 800ce82:	d855      	bhi.n	800cf30 <HAL_TIM_PWM_Stop_DMA+0xc0>
 800ce84:	a201      	add	r2, pc, #4	@ (adr r2, 800ce8c <HAL_TIM_PWM_Stop_DMA+0x1c>)
 800ce86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce8a:	bf00      	nop
 800ce8c:	0800cec1 	.word	0x0800cec1
 800ce90:	0800cf31 	.word	0x0800cf31
 800ce94:	0800cf31 	.word	0x0800cf31
 800ce98:	0800cf31 	.word	0x0800cf31
 800ce9c:	0800cedd 	.word	0x0800cedd
 800cea0:	0800cf31 	.word	0x0800cf31
 800cea4:	0800cf31 	.word	0x0800cf31
 800cea8:	0800cf31 	.word	0x0800cf31
 800ceac:	0800cef9 	.word	0x0800cef9
 800ceb0:	0800cf31 	.word	0x0800cf31
 800ceb4:	0800cf31 	.word	0x0800cf31
 800ceb8:	0800cf31 	.word	0x0800cf31
 800cebc:	0800cf15 	.word	0x0800cf15
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	681b      	ldr	r3, [r3, #0]
 800cec4:	68da      	ldr	r2, [r3, #12]
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	681b      	ldr	r3, [r3, #0]
 800ceca:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800cece:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ced4:	4618      	mov	r0, r3
 800ced6:	f7f8 fd3b 	bl	8005950 <HAL_DMA_Abort_IT>
      break;
 800ceda:	e02c      	b.n	800cf36 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	681b      	ldr	r3, [r3, #0]
 800cee0:	68da      	ldr	r2, [r3, #12]
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	681b      	ldr	r3, [r3, #0]
 800cee6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ceea:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cef0:	4618      	mov	r0, r3
 800cef2:	f7f8 fd2d 	bl	8005950 <HAL_DMA_Abort_IT>
      break;
 800cef6:	e01e      	b.n	800cf36 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	681b      	ldr	r3, [r3, #0]
 800cefc:	68da      	ldr	r2, [r3, #12]
 800cefe:	687b      	ldr	r3, [r7, #4]
 800cf00:	681b      	ldr	r3, [r3, #0]
 800cf02:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800cf06:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf0c:	4618      	mov	r0, r3
 800cf0e:	f7f8 fd1f 	bl	8005950 <HAL_DMA_Abort_IT>
      break;
 800cf12:	e010      	b.n	800cf36 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	681b      	ldr	r3, [r3, #0]
 800cf18:	68da      	ldr	r2, [r3, #12]
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	681b      	ldr	r3, [r3, #0]
 800cf1e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800cf22:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cf28:	4618      	mov	r0, r3
 800cf2a:	f7f8 fd11 	bl	8005950 <HAL_DMA_Abort_IT>
      break;
 800cf2e:	e002      	b.n	800cf36 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 800cf30:	2301      	movs	r3, #1
 800cf32:	73fb      	strb	r3, [r7, #15]
      break;
 800cf34:	bf00      	nop
  }

  if (status == HAL_OK)
 800cf36:	7bfb      	ldrb	r3, [r7, #15]
 800cf38:	2b00      	cmp	r3, #0
 800cf3a:	f040 809a 	bne.w	800d072 <HAL_TIM_PWM_Stop_DMA+0x202>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800cf3e:	687b      	ldr	r3, [r7, #4]
 800cf40:	681b      	ldr	r3, [r3, #0]
 800cf42:	2200      	movs	r2, #0
 800cf44:	6839      	ldr	r1, [r7, #0]
 800cf46:	4618      	mov	r0, r3
 800cf48:	f001 fae8 	bl	800e51c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	681b      	ldr	r3, [r3, #0]
 800cf50:	4a4a      	ldr	r2, [pc, #296]	@ (800d07c <HAL_TIM_PWM_Stop_DMA+0x20c>)
 800cf52:	4293      	cmp	r3, r2
 800cf54:	d02c      	beq.n	800cfb0 <HAL_TIM_PWM_Stop_DMA+0x140>
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	681b      	ldr	r3, [r3, #0]
 800cf5a:	4a49      	ldr	r2, [pc, #292]	@ (800d080 <HAL_TIM_PWM_Stop_DMA+0x210>)
 800cf5c:	4293      	cmp	r3, r2
 800cf5e:	d027      	beq.n	800cfb0 <HAL_TIM_PWM_Stop_DMA+0x140>
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	681b      	ldr	r3, [r3, #0]
 800cf64:	4a47      	ldr	r2, [pc, #284]	@ (800d084 <HAL_TIM_PWM_Stop_DMA+0x214>)
 800cf66:	4293      	cmp	r3, r2
 800cf68:	d022      	beq.n	800cfb0 <HAL_TIM_PWM_Stop_DMA+0x140>
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	681b      	ldr	r3, [r3, #0]
 800cf6e:	4a46      	ldr	r2, [pc, #280]	@ (800d088 <HAL_TIM_PWM_Stop_DMA+0x218>)
 800cf70:	4293      	cmp	r3, r2
 800cf72:	d01d      	beq.n	800cfb0 <HAL_TIM_PWM_Stop_DMA+0x140>
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	681b      	ldr	r3, [r3, #0]
 800cf78:	4a44      	ldr	r2, [pc, #272]	@ (800d08c <HAL_TIM_PWM_Stop_DMA+0x21c>)
 800cf7a:	4293      	cmp	r3, r2
 800cf7c:	d018      	beq.n	800cfb0 <HAL_TIM_PWM_Stop_DMA+0x140>
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	4a43      	ldr	r2, [pc, #268]	@ (800d090 <HAL_TIM_PWM_Stop_DMA+0x220>)
 800cf84:	4293      	cmp	r3, r2
 800cf86:	d013      	beq.n	800cfb0 <HAL_TIM_PWM_Stop_DMA+0x140>
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	681b      	ldr	r3, [r3, #0]
 800cf8c:	4a41      	ldr	r2, [pc, #260]	@ (800d094 <HAL_TIM_PWM_Stop_DMA+0x224>)
 800cf8e:	4293      	cmp	r3, r2
 800cf90:	d00e      	beq.n	800cfb0 <HAL_TIM_PWM_Stop_DMA+0x140>
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	681b      	ldr	r3, [r3, #0]
 800cf96:	4a40      	ldr	r2, [pc, #256]	@ (800d098 <HAL_TIM_PWM_Stop_DMA+0x228>)
 800cf98:	4293      	cmp	r3, r2
 800cf9a:	d009      	beq.n	800cfb0 <HAL_TIM_PWM_Stop_DMA+0x140>
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	4a3e      	ldr	r2, [pc, #248]	@ (800d09c <HAL_TIM_PWM_Stop_DMA+0x22c>)
 800cfa2:	4293      	cmp	r3, r2
 800cfa4:	d004      	beq.n	800cfb0 <HAL_TIM_PWM_Stop_DMA+0x140>
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	681b      	ldr	r3, [r3, #0]
 800cfaa:	4a3d      	ldr	r2, [pc, #244]	@ (800d0a0 <HAL_TIM_PWM_Stop_DMA+0x230>)
 800cfac:	4293      	cmp	r3, r2
 800cfae:	d101      	bne.n	800cfb4 <HAL_TIM_PWM_Stop_DMA+0x144>
 800cfb0:	2301      	movs	r3, #1
 800cfb2:	e000      	b.n	800cfb6 <HAL_TIM_PWM_Stop_DMA+0x146>
 800cfb4:	2300      	movs	r3, #0
 800cfb6:	2b00      	cmp	r3, #0
 800cfb8:	d017      	beq.n	800cfea <HAL_TIM_PWM_Stop_DMA+0x17a>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	681b      	ldr	r3, [r3, #0]
 800cfbe:	6a1a      	ldr	r2, [r3, #32]
 800cfc0:	f241 1311 	movw	r3, #4369	@ 0x1111
 800cfc4:	4013      	ands	r3, r2
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	d10f      	bne.n	800cfea <HAL_TIM_PWM_Stop_DMA+0x17a>
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	681b      	ldr	r3, [r3, #0]
 800cfce:	6a1a      	ldr	r2, [r3, #32]
 800cfd0:	f244 4344 	movw	r3, #17476	@ 0x4444
 800cfd4:	4013      	ands	r3, r2
 800cfd6:	2b00      	cmp	r3, #0
 800cfd8:	d107      	bne.n	800cfea <HAL_TIM_PWM_Stop_DMA+0x17a>
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	681b      	ldr	r3, [r3, #0]
 800cfde:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	681b      	ldr	r3, [r3, #0]
 800cfe4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800cfe8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	681b      	ldr	r3, [r3, #0]
 800cfee:	6a1a      	ldr	r2, [r3, #32]
 800cff0:	f241 1311 	movw	r3, #4369	@ 0x1111
 800cff4:	4013      	ands	r3, r2
 800cff6:	2b00      	cmp	r3, #0
 800cff8:	d10f      	bne.n	800d01a <HAL_TIM_PWM_Stop_DMA+0x1aa>
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	681b      	ldr	r3, [r3, #0]
 800cffe:	6a1a      	ldr	r2, [r3, #32]
 800d000:	f244 4344 	movw	r3, #17476	@ 0x4444
 800d004:	4013      	ands	r3, r2
 800d006:	2b00      	cmp	r3, #0
 800d008:	d107      	bne.n	800d01a <HAL_TIM_PWM_Stop_DMA+0x1aa>
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	681b      	ldr	r3, [r3, #0]
 800d00e:	681a      	ldr	r2, [r3, #0]
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	681b      	ldr	r3, [r3, #0]
 800d014:	f022 0201 	bic.w	r2, r2, #1
 800d018:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800d01a:	683b      	ldr	r3, [r7, #0]
 800d01c:	2b00      	cmp	r3, #0
 800d01e:	d104      	bne.n	800d02a <HAL_TIM_PWM_Stop_DMA+0x1ba>
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	2201      	movs	r2, #1
 800d024:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d028:	e023      	b.n	800d072 <HAL_TIM_PWM_Stop_DMA+0x202>
 800d02a:	683b      	ldr	r3, [r7, #0]
 800d02c:	2b04      	cmp	r3, #4
 800d02e:	d104      	bne.n	800d03a <HAL_TIM_PWM_Stop_DMA+0x1ca>
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	2201      	movs	r2, #1
 800d034:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d038:	e01b      	b.n	800d072 <HAL_TIM_PWM_Stop_DMA+0x202>
 800d03a:	683b      	ldr	r3, [r7, #0]
 800d03c:	2b08      	cmp	r3, #8
 800d03e:	d104      	bne.n	800d04a <HAL_TIM_PWM_Stop_DMA+0x1da>
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	2201      	movs	r2, #1
 800d044:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d048:	e013      	b.n	800d072 <HAL_TIM_PWM_Stop_DMA+0x202>
 800d04a:	683b      	ldr	r3, [r7, #0]
 800d04c:	2b0c      	cmp	r3, #12
 800d04e:	d104      	bne.n	800d05a <HAL_TIM_PWM_Stop_DMA+0x1ea>
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	2201      	movs	r2, #1
 800d054:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d058:	e00b      	b.n	800d072 <HAL_TIM_PWM_Stop_DMA+0x202>
 800d05a:	683b      	ldr	r3, [r7, #0]
 800d05c:	2b10      	cmp	r3, #16
 800d05e:	d104      	bne.n	800d06a <HAL_TIM_PWM_Stop_DMA+0x1fa>
 800d060:	687b      	ldr	r3, [r7, #4]
 800d062:	2201      	movs	r2, #1
 800d064:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d068:	e003      	b.n	800d072 <HAL_TIM_PWM_Stop_DMA+0x202>
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	2201      	movs	r2, #1
 800d06e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return status;
 800d072:	7bfb      	ldrb	r3, [r7, #15]
}
 800d074:	4618      	mov	r0, r3
 800d076:	3710      	adds	r7, #16
 800d078:	46bd      	mov	sp, r7
 800d07a:	bd80      	pop	{r7, pc}
 800d07c:	40012c00 	.word	0x40012c00
 800d080:	50012c00 	.word	0x50012c00
 800d084:	40013400 	.word	0x40013400
 800d088:	50013400 	.word	0x50013400
 800d08c:	40014000 	.word	0x40014000
 800d090:	50014000 	.word	0x50014000
 800d094:	40014400 	.word	0x40014400
 800d098:	50014400 	.word	0x50014400
 800d09c:	40014800 	.word	0x40014800
 800d0a0:	50014800 	.word	0x50014800

0800d0a4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800d0a4:	b580      	push	{r7, lr}
 800d0a6:	b084      	sub	sp, #16
 800d0a8:	af00      	add	r7, sp, #0
 800d0aa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	681b      	ldr	r3, [r3, #0]
 800d0b0:	68db      	ldr	r3, [r3, #12]
 800d0b2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	681b      	ldr	r3, [r3, #0]
 800d0b8:	691b      	ldr	r3, [r3, #16]
 800d0ba:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800d0bc:	68bb      	ldr	r3, [r7, #8]
 800d0be:	f003 0302 	and.w	r3, r3, #2
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d020      	beq.n	800d108 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800d0c6:	68fb      	ldr	r3, [r7, #12]
 800d0c8:	f003 0302 	and.w	r3, r3, #2
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	d01b      	beq.n	800d108 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	681b      	ldr	r3, [r3, #0]
 800d0d4:	f06f 0202 	mvn.w	r2, #2
 800d0d8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	2201      	movs	r2, #1
 800d0de:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	681b      	ldr	r3, [r3, #0]
 800d0e4:	699b      	ldr	r3, [r3, #24]
 800d0e6:	f003 0303 	and.w	r3, r3, #3
 800d0ea:	2b00      	cmp	r3, #0
 800d0ec:	d003      	beq.n	800d0f6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800d0ee:	6878      	ldr	r0, [r7, #4]
 800d0f0:	f000 fb9f 	bl	800d832 <HAL_TIM_IC_CaptureCallback>
 800d0f4:	e005      	b.n	800d102 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d0f6:	6878      	ldr	r0, [r7, #4]
 800d0f8:	f000 fb91 	bl	800d81e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d0fc:	6878      	ldr	r0, [r7, #4]
 800d0fe:	f7f6 fefd 	bl	8003efc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	2200      	movs	r2, #0
 800d106:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800d108:	68bb      	ldr	r3, [r7, #8]
 800d10a:	f003 0304 	and.w	r3, r3, #4
 800d10e:	2b00      	cmp	r3, #0
 800d110:	d020      	beq.n	800d154 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800d112:	68fb      	ldr	r3, [r7, #12]
 800d114:	f003 0304 	and.w	r3, r3, #4
 800d118:	2b00      	cmp	r3, #0
 800d11a:	d01b      	beq.n	800d154 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	681b      	ldr	r3, [r3, #0]
 800d120:	f06f 0204 	mvn.w	r2, #4
 800d124:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	2202      	movs	r2, #2
 800d12a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	681b      	ldr	r3, [r3, #0]
 800d130:	699b      	ldr	r3, [r3, #24]
 800d132:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d136:	2b00      	cmp	r3, #0
 800d138:	d003      	beq.n	800d142 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d13a:	6878      	ldr	r0, [r7, #4]
 800d13c:	f000 fb79 	bl	800d832 <HAL_TIM_IC_CaptureCallback>
 800d140:	e005      	b.n	800d14e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d142:	6878      	ldr	r0, [r7, #4]
 800d144:	f000 fb6b 	bl	800d81e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d148:	6878      	ldr	r0, [r7, #4]
 800d14a:	f7f6 fed7 	bl	8003efc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	2200      	movs	r2, #0
 800d152:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800d154:	68bb      	ldr	r3, [r7, #8]
 800d156:	f003 0308 	and.w	r3, r3, #8
 800d15a:	2b00      	cmp	r3, #0
 800d15c:	d020      	beq.n	800d1a0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800d15e:	68fb      	ldr	r3, [r7, #12]
 800d160:	f003 0308 	and.w	r3, r3, #8
 800d164:	2b00      	cmp	r3, #0
 800d166:	d01b      	beq.n	800d1a0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	681b      	ldr	r3, [r3, #0]
 800d16c:	f06f 0208 	mvn.w	r2, #8
 800d170:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	2204      	movs	r2, #4
 800d176:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	681b      	ldr	r3, [r3, #0]
 800d17c:	69db      	ldr	r3, [r3, #28]
 800d17e:	f003 0303 	and.w	r3, r3, #3
 800d182:	2b00      	cmp	r3, #0
 800d184:	d003      	beq.n	800d18e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d186:	6878      	ldr	r0, [r7, #4]
 800d188:	f000 fb53 	bl	800d832 <HAL_TIM_IC_CaptureCallback>
 800d18c:	e005      	b.n	800d19a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d18e:	6878      	ldr	r0, [r7, #4]
 800d190:	f000 fb45 	bl	800d81e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d194:	6878      	ldr	r0, [r7, #4]
 800d196:	f7f6 feb1 	bl	8003efc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d19a:	687b      	ldr	r3, [r7, #4]
 800d19c:	2200      	movs	r2, #0
 800d19e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800d1a0:	68bb      	ldr	r3, [r7, #8]
 800d1a2:	f003 0310 	and.w	r3, r3, #16
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	d020      	beq.n	800d1ec <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800d1aa:	68fb      	ldr	r3, [r7, #12]
 800d1ac:	f003 0310 	and.w	r3, r3, #16
 800d1b0:	2b00      	cmp	r3, #0
 800d1b2:	d01b      	beq.n	800d1ec <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	681b      	ldr	r3, [r3, #0]
 800d1b8:	f06f 0210 	mvn.w	r2, #16
 800d1bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	2208      	movs	r2, #8
 800d1c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	681b      	ldr	r3, [r3, #0]
 800d1c8:	69db      	ldr	r3, [r3, #28]
 800d1ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d1ce:	2b00      	cmp	r3, #0
 800d1d0:	d003      	beq.n	800d1da <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d1d2:	6878      	ldr	r0, [r7, #4]
 800d1d4:	f000 fb2d 	bl	800d832 <HAL_TIM_IC_CaptureCallback>
 800d1d8:	e005      	b.n	800d1e6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d1da:	6878      	ldr	r0, [r7, #4]
 800d1dc:	f000 fb1f 	bl	800d81e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d1e0:	6878      	ldr	r0, [r7, #4]
 800d1e2:	f7f6 fe8b 	bl	8003efc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	2200      	movs	r2, #0
 800d1ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800d1ec:	68bb      	ldr	r3, [r7, #8]
 800d1ee:	f003 0301 	and.w	r3, r3, #1
 800d1f2:	2b00      	cmp	r3, #0
 800d1f4:	d00c      	beq.n	800d210 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800d1f6:	68fb      	ldr	r3, [r7, #12]
 800d1f8:	f003 0301 	and.w	r3, r3, #1
 800d1fc:	2b00      	cmp	r3, #0
 800d1fe:	d007      	beq.n	800d210 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	681b      	ldr	r3, [r3, #0]
 800d204:	f06f 0201 	mvn.w	r2, #1
 800d208:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800d20a:	6878      	ldr	r0, [r7, #4]
 800d20c:	f7f5 fad6 	bl	80027bc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800d210:	68bb      	ldr	r3, [r7, #8]
 800d212:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d216:	2b00      	cmp	r3, #0
 800d218:	d104      	bne.n	800d224 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800d21a:	68bb      	ldr	r3, [r7, #8]
 800d21c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800d220:	2b00      	cmp	r3, #0
 800d222:	d00c      	beq.n	800d23e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800d224:	68fb      	ldr	r3, [r7, #12]
 800d226:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d22a:	2b00      	cmp	r3, #0
 800d22c:	d007      	beq.n	800d23e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	681b      	ldr	r3, [r3, #0]
 800d232:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800d236:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800d238:	6878      	ldr	r0, [r7, #4]
 800d23a:	f001 fa6f 	bl	800e71c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800d23e:	68bb      	ldr	r3, [r7, #8]
 800d240:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d244:	2b00      	cmp	r3, #0
 800d246:	d00c      	beq.n	800d262 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800d248:	68fb      	ldr	r3, [r7, #12]
 800d24a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d24e:	2b00      	cmp	r3, #0
 800d250:	d007      	beq.n	800d262 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	681b      	ldr	r3, [r3, #0]
 800d256:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800d25a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800d25c:	6878      	ldr	r0, [r7, #4]
 800d25e:	f001 fa67 	bl	800e730 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800d262:	68bb      	ldr	r3, [r7, #8]
 800d264:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d268:	2b00      	cmp	r3, #0
 800d26a:	d00c      	beq.n	800d286 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800d26c:	68fb      	ldr	r3, [r7, #12]
 800d26e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d272:	2b00      	cmp	r3, #0
 800d274:	d007      	beq.n	800d286 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800d276:	687b      	ldr	r3, [r7, #4]
 800d278:	681b      	ldr	r3, [r3, #0]
 800d27a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800d27e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800d280:	6878      	ldr	r0, [r7, #4]
 800d282:	f000 faea 	bl	800d85a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800d286:	68bb      	ldr	r3, [r7, #8]
 800d288:	f003 0320 	and.w	r3, r3, #32
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	d00c      	beq.n	800d2aa <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800d290:	68fb      	ldr	r3, [r7, #12]
 800d292:	f003 0320 	and.w	r3, r3, #32
 800d296:	2b00      	cmp	r3, #0
 800d298:	d007      	beq.n	800d2aa <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	681b      	ldr	r3, [r3, #0]
 800d29e:	f06f 0220 	mvn.w	r2, #32
 800d2a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d2a4:	6878      	ldr	r0, [r7, #4]
 800d2a6:	f001 fa2f 	bl	800e708 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800d2aa:	68bb      	ldr	r3, [r7, #8]
 800d2ac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800d2b0:	2b00      	cmp	r3, #0
 800d2b2:	d00c      	beq.n	800d2ce <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800d2b4:	68fb      	ldr	r3, [r7, #12]
 800d2b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800d2ba:	2b00      	cmp	r3, #0
 800d2bc:	d007      	beq.n	800d2ce <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	681b      	ldr	r3, [r3, #0]
 800d2c2:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800d2c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800d2c8:	6878      	ldr	r0, [r7, #4]
 800d2ca:	f001 fa3b 	bl	800e744 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800d2ce:	68bb      	ldr	r3, [r7, #8]
 800d2d0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800d2d4:	2b00      	cmp	r3, #0
 800d2d6:	d00c      	beq.n	800d2f2 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800d2d8:	68fb      	ldr	r3, [r7, #12]
 800d2da:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	d007      	beq.n	800d2f2 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	681b      	ldr	r3, [r3, #0]
 800d2e6:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800d2ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800d2ec:	6878      	ldr	r0, [r7, #4]
 800d2ee:	f001 fa33 	bl	800e758 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800d2f2:	68bb      	ldr	r3, [r7, #8]
 800d2f4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	d00c      	beq.n	800d316 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800d2fc:	68fb      	ldr	r3, [r7, #12]
 800d2fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d302:	2b00      	cmp	r3, #0
 800d304:	d007      	beq.n	800d316 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	681b      	ldr	r3, [r3, #0]
 800d30a:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800d30e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800d310:	6878      	ldr	r0, [r7, #4]
 800d312:	f001 fa2b 	bl	800e76c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800d316:	68bb      	ldr	r3, [r7, #8]
 800d318:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d31c:	2b00      	cmp	r3, #0
 800d31e:	d00c      	beq.n	800d33a <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800d320:	68fb      	ldr	r3, [r7, #12]
 800d322:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d326:	2b00      	cmp	r3, #0
 800d328:	d007      	beq.n	800d33a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	681b      	ldr	r3, [r3, #0]
 800d32e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800d332:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800d334:	6878      	ldr	r0, [r7, #4]
 800d336:	f001 fa23 	bl	800e780 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d33a:	bf00      	nop
 800d33c:	3710      	adds	r7, #16
 800d33e:	46bd      	mov	sp, r7
 800d340:	bd80      	pop	{r7, pc}
	...

0800d344 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800d344:	b580      	push	{r7, lr}
 800d346:	b086      	sub	sp, #24
 800d348:	af00      	add	r7, sp, #0
 800d34a:	60f8      	str	r0, [r7, #12]
 800d34c:	60b9      	str	r1, [r7, #8]
 800d34e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d350:	2300      	movs	r3, #0
 800d352:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800d354:	68fb      	ldr	r3, [r7, #12]
 800d356:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d35a:	2b01      	cmp	r3, #1
 800d35c:	d101      	bne.n	800d362 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800d35e:	2302      	movs	r3, #2
 800d360:	e0ff      	b.n	800d562 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800d362:	68fb      	ldr	r3, [r7, #12]
 800d364:	2201      	movs	r2, #1
 800d366:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	2b14      	cmp	r3, #20
 800d36e:	f200 80f0 	bhi.w	800d552 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800d372:	a201      	add	r2, pc, #4	@ (adr r2, 800d378 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800d374:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d378:	0800d3cd 	.word	0x0800d3cd
 800d37c:	0800d553 	.word	0x0800d553
 800d380:	0800d553 	.word	0x0800d553
 800d384:	0800d553 	.word	0x0800d553
 800d388:	0800d40d 	.word	0x0800d40d
 800d38c:	0800d553 	.word	0x0800d553
 800d390:	0800d553 	.word	0x0800d553
 800d394:	0800d553 	.word	0x0800d553
 800d398:	0800d44f 	.word	0x0800d44f
 800d39c:	0800d553 	.word	0x0800d553
 800d3a0:	0800d553 	.word	0x0800d553
 800d3a4:	0800d553 	.word	0x0800d553
 800d3a8:	0800d48f 	.word	0x0800d48f
 800d3ac:	0800d553 	.word	0x0800d553
 800d3b0:	0800d553 	.word	0x0800d553
 800d3b4:	0800d553 	.word	0x0800d553
 800d3b8:	0800d4d1 	.word	0x0800d4d1
 800d3bc:	0800d553 	.word	0x0800d553
 800d3c0:	0800d553 	.word	0x0800d553
 800d3c4:	0800d553 	.word	0x0800d553
 800d3c8:	0800d511 	.word	0x0800d511
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d3cc:	68fb      	ldr	r3, [r7, #12]
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	68b9      	ldr	r1, [r7, #8]
 800d3d2:	4618      	mov	r0, r3
 800d3d4:	f000 fc30 	bl	800dc38 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800d3d8:	68fb      	ldr	r3, [r7, #12]
 800d3da:	681b      	ldr	r3, [r3, #0]
 800d3dc:	699a      	ldr	r2, [r3, #24]
 800d3de:	68fb      	ldr	r3, [r7, #12]
 800d3e0:	681b      	ldr	r3, [r3, #0]
 800d3e2:	f042 0208 	orr.w	r2, r2, #8
 800d3e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800d3e8:	68fb      	ldr	r3, [r7, #12]
 800d3ea:	681b      	ldr	r3, [r3, #0]
 800d3ec:	699a      	ldr	r2, [r3, #24]
 800d3ee:	68fb      	ldr	r3, [r7, #12]
 800d3f0:	681b      	ldr	r3, [r3, #0]
 800d3f2:	f022 0204 	bic.w	r2, r2, #4
 800d3f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800d3f8:	68fb      	ldr	r3, [r7, #12]
 800d3fa:	681b      	ldr	r3, [r3, #0]
 800d3fc:	6999      	ldr	r1, [r3, #24]
 800d3fe:	68bb      	ldr	r3, [r7, #8]
 800d400:	691a      	ldr	r2, [r3, #16]
 800d402:	68fb      	ldr	r3, [r7, #12]
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	430a      	orrs	r2, r1
 800d408:	619a      	str	r2, [r3, #24]
      break;
 800d40a:	e0a5      	b.n	800d558 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d40c:	68fb      	ldr	r3, [r7, #12]
 800d40e:	681b      	ldr	r3, [r3, #0]
 800d410:	68b9      	ldr	r1, [r7, #8]
 800d412:	4618      	mov	r0, r3
 800d414:	f000 fcd2 	bl	800ddbc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800d418:	68fb      	ldr	r3, [r7, #12]
 800d41a:	681b      	ldr	r3, [r3, #0]
 800d41c:	699a      	ldr	r2, [r3, #24]
 800d41e:	68fb      	ldr	r3, [r7, #12]
 800d420:	681b      	ldr	r3, [r3, #0]
 800d422:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d426:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800d428:	68fb      	ldr	r3, [r7, #12]
 800d42a:	681b      	ldr	r3, [r3, #0]
 800d42c:	699a      	ldr	r2, [r3, #24]
 800d42e:	68fb      	ldr	r3, [r7, #12]
 800d430:	681b      	ldr	r3, [r3, #0]
 800d432:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800d436:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800d438:	68fb      	ldr	r3, [r7, #12]
 800d43a:	681b      	ldr	r3, [r3, #0]
 800d43c:	6999      	ldr	r1, [r3, #24]
 800d43e:	68bb      	ldr	r3, [r7, #8]
 800d440:	691b      	ldr	r3, [r3, #16]
 800d442:	021a      	lsls	r2, r3, #8
 800d444:	68fb      	ldr	r3, [r7, #12]
 800d446:	681b      	ldr	r3, [r3, #0]
 800d448:	430a      	orrs	r2, r1
 800d44a:	619a      	str	r2, [r3, #24]
      break;
 800d44c:	e084      	b.n	800d558 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d44e:	68fb      	ldr	r3, [r7, #12]
 800d450:	681b      	ldr	r3, [r3, #0]
 800d452:	68b9      	ldr	r1, [r7, #8]
 800d454:	4618      	mov	r0, r3
 800d456:	f000 fd61 	bl	800df1c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800d45a:	68fb      	ldr	r3, [r7, #12]
 800d45c:	681b      	ldr	r3, [r3, #0]
 800d45e:	69da      	ldr	r2, [r3, #28]
 800d460:	68fb      	ldr	r3, [r7, #12]
 800d462:	681b      	ldr	r3, [r3, #0]
 800d464:	f042 0208 	orr.w	r2, r2, #8
 800d468:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800d46a:	68fb      	ldr	r3, [r7, #12]
 800d46c:	681b      	ldr	r3, [r3, #0]
 800d46e:	69da      	ldr	r2, [r3, #28]
 800d470:	68fb      	ldr	r3, [r7, #12]
 800d472:	681b      	ldr	r3, [r3, #0]
 800d474:	f022 0204 	bic.w	r2, r2, #4
 800d478:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800d47a:	68fb      	ldr	r3, [r7, #12]
 800d47c:	681b      	ldr	r3, [r3, #0]
 800d47e:	69d9      	ldr	r1, [r3, #28]
 800d480:	68bb      	ldr	r3, [r7, #8]
 800d482:	691a      	ldr	r2, [r3, #16]
 800d484:	68fb      	ldr	r3, [r7, #12]
 800d486:	681b      	ldr	r3, [r3, #0]
 800d488:	430a      	orrs	r2, r1
 800d48a:	61da      	str	r2, [r3, #28]
      break;
 800d48c:	e064      	b.n	800d558 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d48e:	68fb      	ldr	r3, [r7, #12]
 800d490:	681b      	ldr	r3, [r3, #0]
 800d492:	68b9      	ldr	r1, [r7, #8]
 800d494:	4618      	mov	r0, r3
 800d496:	f000 fdef 	bl	800e078 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800d49a:	68fb      	ldr	r3, [r7, #12]
 800d49c:	681b      	ldr	r3, [r3, #0]
 800d49e:	69da      	ldr	r2, [r3, #28]
 800d4a0:	68fb      	ldr	r3, [r7, #12]
 800d4a2:	681b      	ldr	r3, [r3, #0]
 800d4a4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d4a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800d4aa:	68fb      	ldr	r3, [r7, #12]
 800d4ac:	681b      	ldr	r3, [r3, #0]
 800d4ae:	69da      	ldr	r2, [r3, #28]
 800d4b0:	68fb      	ldr	r3, [r7, #12]
 800d4b2:	681b      	ldr	r3, [r3, #0]
 800d4b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800d4b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800d4ba:	68fb      	ldr	r3, [r7, #12]
 800d4bc:	681b      	ldr	r3, [r3, #0]
 800d4be:	69d9      	ldr	r1, [r3, #28]
 800d4c0:	68bb      	ldr	r3, [r7, #8]
 800d4c2:	691b      	ldr	r3, [r3, #16]
 800d4c4:	021a      	lsls	r2, r3, #8
 800d4c6:	68fb      	ldr	r3, [r7, #12]
 800d4c8:	681b      	ldr	r3, [r3, #0]
 800d4ca:	430a      	orrs	r2, r1
 800d4cc:	61da      	str	r2, [r3, #28]
      break;
 800d4ce:	e043      	b.n	800d558 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800d4d0:	68fb      	ldr	r3, [r7, #12]
 800d4d2:	681b      	ldr	r3, [r3, #0]
 800d4d4:	68b9      	ldr	r1, [r7, #8]
 800d4d6:	4618      	mov	r0, r3
 800d4d8:	f000 fe7e 	bl	800e1d8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800d4dc:	68fb      	ldr	r3, [r7, #12]
 800d4de:	681b      	ldr	r3, [r3, #0]
 800d4e0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800d4e2:	68fb      	ldr	r3, [r7, #12]
 800d4e4:	681b      	ldr	r3, [r3, #0]
 800d4e6:	f042 0208 	orr.w	r2, r2, #8
 800d4ea:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800d4ec:	68fb      	ldr	r3, [r7, #12]
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800d4f2:	68fb      	ldr	r3, [r7, #12]
 800d4f4:	681b      	ldr	r3, [r3, #0]
 800d4f6:	f022 0204 	bic.w	r2, r2, #4
 800d4fa:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800d4fc:	68fb      	ldr	r3, [r7, #12]
 800d4fe:	681b      	ldr	r3, [r3, #0]
 800d500:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800d502:	68bb      	ldr	r3, [r7, #8]
 800d504:	691a      	ldr	r2, [r3, #16]
 800d506:	68fb      	ldr	r3, [r7, #12]
 800d508:	681b      	ldr	r3, [r3, #0]
 800d50a:	430a      	orrs	r2, r1
 800d50c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800d50e:	e023      	b.n	800d558 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800d510:	68fb      	ldr	r3, [r7, #12]
 800d512:	681b      	ldr	r3, [r3, #0]
 800d514:	68b9      	ldr	r1, [r7, #8]
 800d516:	4618      	mov	r0, r3
 800d518:	f000 fee0 	bl	800e2dc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800d51c:	68fb      	ldr	r3, [r7, #12]
 800d51e:	681b      	ldr	r3, [r3, #0]
 800d520:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800d522:	68fb      	ldr	r3, [r7, #12]
 800d524:	681b      	ldr	r3, [r3, #0]
 800d526:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d52a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800d52c:	68fb      	ldr	r3, [r7, #12]
 800d52e:	681b      	ldr	r3, [r3, #0]
 800d530:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800d532:	68fb      	ldr	r3, [r7, #12]
 800d534:	681b      	ldr	r3, [r3, #0]
 800d536:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800d53a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800d53c:	68fb      	ldr	r3, [r7, #12]
 800d53e:	681b      	ldr	r3, [r3, #0]
 800d540:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800d542:	68bb      	ldr	r3, [r7, #8]
 800d544:	691b      	ldr	r3, [r3, #16]
 800d546:	021a      	lsls	r2, r3, #8
 800d548:	68fb      	ldr	r3, [r7, #12]
 800d54a:	681b      	ldr	r3, [r3, #0]
 800d54c:	430a      	orrs	r2, r1
 800d54e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800d550:	e002      	b.n	800d558 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800d552:	2301      	movs	r3, #1
 800d554:	75fb      	strb	r3, [r7, #23]
      break;
 800d556:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800d558:	68fb      	ldr	r3, [r7, #12]
 800d55a:	2200      	movs	r2, #0
 800d55c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800d560:	7dfb      	ldrb	r3, [r7, #23]
}
 800d562:	4618      	mov	r0, r3
 800d564:	3718      	adds	r7, #24
 800d566:	46bd      	mov	sp, r7
 800d568:	bd80      	pop	{r7, pc}
 800d56a:	bf00      	nop

0800d56c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800d56c:	b580      	push	{r7, lr}
 800d56e:	b084      	sub	sp, #16
 800d570:	af00      	add	r7, sp, #0
 800d572:	6078      	str	r0, [r7, #4]
 800d574:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d576:	2300      	movs	r3, #0
 800d578:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d580:	2b01      	cmp	r3, #1
 800d582:	d101      	bne.n	800d588 <HAL_TIM_ConfigClockSource+0x1c>
 800d584:	2302      	movs	r3, #2
 800d586:	e0fe      	b.n	800d786 <HAL_TIM_ConfigClockSource+0x21a>
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	2201      	movs	r2, #1
 800d58c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	2202      	movs	r2, #2
 800d594:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	681b      	ldr	r3, [r3, #0]
 800d59c:	689b      	ldr	r3, [r3, #8]
 800d59e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800d5a0:	68bb      	ldr	r3, [r7, #8]
 800d5a2:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800d5a6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800d5aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d5ac:	68bb      	ldr	r3, [r7, #8]
 800d5ae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800d5b2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	681b      	ldr	r3, [r3, #0]
 800d5b8:	68ba      	ldr	r2, [r7, #8]
 800d5ba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800d5bc:	683b      	ldr	r3, [r7, #0]
 800d5be:	681b      	ldr	r3, [r3, #0]
 800d5c0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d5c4:	f000 80c9 	beq.w	800d75a <HAL_TIM_ConfigClockSource+0x1ee>
 800d5c8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d5cc:	f200 80ce 	bhi.w	800d76c <HAL_TIM_ConfigClockSource+0x200>
 800d5d0:	4a6f      	ldr	r2, [pc, #444]	@ (800d790 <HAL_TIM_ConfigClockSource+0x224>)
 800d5d2:	4293      	cmp	r3, r2
 800d5d4:	f000 80c1 	beq.w	800d75a <HAL_TIM_ConfigClockSource+0x1ee>
 800d5d8:	4a6d      	ldr	r2, [pc, #436]	@ (800d790 <HAL_TIM_ConfigClockSource+0x224>)
 800d5da:	4293      	cmp	r3, r2
 800d5dc:	f200 80c6 	bhi.w	800d76c <HAL_TIM_ConfigClockSource+0x200>
 800d5e0:	4a6c      	ldr	r2, [pc, #432]	@ (800d794 <HAL_TIM_ConfigClockSource+0x228>)
 800d5e2:	4293      	cmp	r3, r2
 800d5e4:	f000 80b9 	beq.w	800d75a <HAL_TIM_ConfigClockSource+0x1ee>
 800d5e8:	4a6a      	ldr	r2, [pc, #424]	@ (800d794 <HAL_TIM_ConfigClockSource+0x228>)
 800d5ea:	4293      	cmp	r3, r2
 800d5ec:	f200 80be 	bhi.w	800d76c <HAL_TIM_ConfigClockSource+0x200>
 800d5f0:	4a69      	ldr	r2, [pc, #420]	@ (800d798 <HAL_TIM_ConfigClockSource+0x22c>)
 800d5f2:	4293      	cmp	r3, r2
 800d5f4:	f000 80b1 	beq.w	800d75a <HAL_TIM_ConfigClockSource+0x1ee>
 800d5f8:	4a67      	ldr	r2, [pc, #412]	@ (800d798 <HAL_TIM_ConfigClockSource+0x22c>)
 800d5fa:	4293      	cmp	r3, r2
 800d5fc:	f200 80b6 	bhi.w	800d76c <HAL_TIM_ConfigClockSource+0x200>
 800d600:	4a66      	ldr	r2, [pc, #408]	@ (800d79c <HAL_TIM_ConfigClockSource+0x230>)
 800d602:	4293      	cmp	r3, r2
 800d604:	f000 80a9 	beq.w	800d75a <HAL_TIM_ConfigClockSource+0x1ee>
 800d608:	4a64      	ldr	r2, [pc, #400]	@ (800d79c <HAL_TIM_ConfigClockSource+0x230>)
 800d60a:	4293      	cmp	r3, r2
 800d60c:	f200 80ae 	bhi.w	800d76c <HAL_TIM_ConfigClockSource+0x200>
 800d610:	4a63      	ldr	r2, [pc, #396]	@ (800d7a0 <HAL_TIM_ConfigClockSource+0x234>)
 800d612:	4293      	cmp	r3, r2
 800d614:	f000 80a1 	beq.w	800d75a <HAL_TIM_ConfigClockSource+0x1ee>
 800d618:	4a61      	ldr	r2, [pc, #388]	@ (800d7a0 <HAL_TIM_ConfigClockSource+0x234>)
 800d61a:	4293      	cmp	r3, r2
 800d61c:	f200 80a6 	bhi.w	800d76c <HAL_TIM_ConfigClockSource+0x200>
 800d620:	4a60      	ldr	r2, [pc, #384]	@ (800d7a4 <HAL_TIM_ConfigClockSource+0x238>)
 800d622:	4293      	cmp	r3, r2
 800d624:	f000 8099 	beq.w	800d75a <HAL_TIM_ConfigClockSource+0x1ee>
 800d628:	4a5e      	ldr	r2, [pc, #376]	@ (800d7a4 <HAL_TIM_ConfigClockSource+0x238>)
 800d62a:	4293      	cmp	r3, r2
 800d62c:	f200 809e 	bhi.w	800d76c <HAL_TIM_ConfigClockSource+0x200>
 800d630:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800d634:	f000 8091 	beq.w	800d75a <HAL_TIM_ConfigClockSource+0x1ee>
 800d638:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800d63c:	f200 8096 	bhi.w	800d76c <HAL_TIM_ConfigClockSource+0x200>
 800d640:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d644:	f000 8089 	beq.w	800d75a <HAL_TIM_ConfigClockSource+0x1ee>
 800d648:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d64c:	f200 808e 	bhi.w	800d76c <HAL_TIM_ConfigClockSource+0x200>
 800d650:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d654:	d03e      	beq.n	800d6d4 <HAL_TIM_ConfigClockSource+0x168>
 800d656:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d65a:	f200 8087 	bhi.w	800d76c <HAL_TIM_ConfigClockSource+0x200>
 800d65e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d662:	f000 8086 	beq.w	800d772 <HAL_TIM_ConfigClockSource+0x206>
 800d666:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d66a:	d87f      	bhi.n	800d76c <HAL_TIM_ConfigClockSource+0x200>
 800d66c:	2b70      	cmp	r3, #112	@ 0x70
 800d66e:	d01a      	beq.n	800d6a6 <HAL_TIM_ConfigClockSource+0x13a>
 800d670:	2b70      	cmp	r3, #112	@ 0x70
 800d672:	d87b      	bhi.n	800d76c <HAL_TIM_ConfigClockSource+0x200>
 800d674:	2b60      	cmp	r3, #96	@ 0x60
 800d676:	d050      	beq.n	800d71a <HAL_TIM_ConfigClockSource+0x1ae>
 800d678:	2b60      	cmp	r3, #96	@ 0x60
 800d67a:	d877      	bhi.n	800d76c <HAL_TIM_ConfigClockSource+0x200>
 800d67c:	2b50      	cmp	r3, #80	@ 0x50
 800d67e:	d03c      	beq.n	800d6fa <HAL_TIM_ConfigClockSource+0x18e>
 800d680:	2b50      	cmp	r3, #80	@ 0x50
 800d682:	d873      	bhi.n	800d76c <HAL_TIM_ConfigClockSource+0x200>
 800d684:	2b40      	cmp	r3, #64	@ 0x40
 800d686:	d058      	beq.n	800d73a <HAL_TIM_ConfigClockSource+0x1ce>
 800d688:	2b40      	cmp	r3, #64	@ 0x40
 800d68a:	d86f      	bhi.n	800d76c <HAL_TIM_ConfigClockSource+0x200>
 800d68c:	2b30      	cmp	r3, #48	@ 0x30
 800d68e:	d064      	beq.n	800d75a <HAL_TIM_ConfigClockSource+0x1ee>
 800d690:	2b30      	cmp	r3, #48	@ 0x30
 800d692:	d86b      	bhi.n	800d76c <HAL_TIM_ConfigClockSource+0x200>
 800d694:	2b20      	cmp	r3, #32
 800d696:	d060      	beq.n	800d75a <HAL_TIM_ConfigClockSource+0x1ee>
 800d698:	2b20      	cmp	r3, #32
 800d69a:	d867      	bhi.n	800d76c <HAL_TIM_ConfigClockSource+0x200>
 800d69c:	2b00      	cmp	r3, #0
 800d69e:	d05c      	beq.n	800d75a <HAL_TIM_ConfigClockSource+0x1ee>
 800d6a0:	2b10      	cmp	r3, #16
 800d6a2:	d05a      	beq.n	800d75a <HAL_TIM_ConfigClockSource+0x1ee>
 800d6a4:	e062      	b.n	800d76c <HAL_TIM_ConfigClockSource+0x200>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d6a6:	687b      	ldr	r3, [r7, #4]
 800d6a8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800d6aa:	683b      	ldr	r3, [r7, #0]
 800d6ac:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800d6ae:	683b      	ldr	r3, [r7, #0]
 800d6b0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800d6b2:	683b      	ldr	r3, [r7, #0]
 800d6b4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800d6b6:	f000 ff11 	bl	800e4dc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	681b      	ldr	r3, [r3, #0]
 800d6be:	689b      	ldr	r3, [r3, #8]
 800d6c0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800d6c2:	68bb      	ldr	r3, [r7, #8]
 800d6c4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800d6c8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	681b      	ldr	r3, [r3, #0]
 800d6ce:	68ba      	ldr	r2, [r7, #8]
 800d6d0:	609a      	str	r2, [r3, #8]
      break;
 800d6d2:	e04f      	b.n	800d774 <HAL_TIM_ConfigClockSource+0x208>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800d6d8:	683b      	ldr	r3, [r7, #0]
 800d6da:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800d6dc:	683b      	ldr	r3, [r7, #0]
 800d6de:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800d6e0:	683b      	ldr	r3, [r7, #0]
 800d6e2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800d6e4:	f000 fefa 	bl	800e4dc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	681b      	ldr	r3, [r3, #0]
 800d6ec:	689a      	ldr	r2, [r3, #8]
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	681b      	ldr	r3, [r3, #0]
 800d6f2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800d6f6:	609a      	str	r2, [r3, #8]
      break;
 800d6f8:	e03c      	b.n	800d774 <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d6fa:	687b      	ldr	r3, [r7, #4]
 800d6fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d6fe:	683b      	ldr	r3, [r7, #0]
 800d700:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d702:	683b      	ldr	r3, [r7, #0]
 800d704:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d706:	461a      	mov	r2, r3
 800d708:	f000 fe6c 	bl	800e3e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	681b      	ldr	r3, [r3, #0]
 800d710:	2150      	movs	r1, #80	@ 0x50
 800d712:	4618      	mov	r0, r3
 800d714:	f000 fec5 	bl	800e4a2 <TIM_ITRx_SetConfig>
      break;
 800d718:	e02c      	b.n	800d774 <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d71e:	683b      	ldr	r3, [r7, #0]
 800d720:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d722:	683b      	ldr	r3, [r7, #0]
 800d724:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800d726:	461a      	mov	r2, r3
 800d728:	f000 fe8b 	bl	800e442 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	681b      	ldr	r3, [r3, #0]
 800d730:	2160      	movs	r1, #96	@ 0x60
 800d732:	4618      	mov	r0, r3
 800d734:	f000 feb5 	bl	800e4a2 <TIM_ITRx_SetConfig>
      break;
 800d738:	e01c      	b.n	800d774 <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d73e:	683b      	ldr	r3, [r7, #0]
 800d740:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d742:	683b      	ldr	r3, [r7, #0]
 800d744:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d746:	461a      	mov	r2, r3
 800d748:	f000 fe4c 	bl	800e3e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	681b      	ldr	r3, [r3, #0]
 800d750:	2140      	movs	r1, #64	@ 0x40
 800d752:	4618      	mov	r0, r3
 800d754:	f000 fea5 	bl	800e4a2 <TIM_ITRx_SetConfig>
      break;
 800d758:	e00c      	b.n	800d774 <HAL_TIM_ConfigClockSource+0x208>
    case TIM_CLOCKSOURCE_ITR12:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	681a      	ldr	r2, [r3, #0]
 800d75e:	683b      	ldr	r3, [r7, #0]
 800d760:	681b      	ldr	r3, [r3, #0]
 800d762:	4619      	mov	r1, r3
 800d764:	4610      	mov	r0, r2
 800d766:	f000 fe9c 	bl	800e4a2 <TIM_ITRx_SetConfig>
      break;
 800d76a:	e003      	b.n	800d774 <HAL_TIM_ConfigClockSource+0x208>
    }

    default:
      status = HAL_ERROR;
 800d76c:	2301      	movs	r3, #1
 800d76e:	73fb      	strb	r3, [r7, #15]
      break;
 800d770:	e000      	b.n	800d774 <HAL_TIM_ConfigClockSource+0x208>
      break;
 800d772:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800d774:	687b      	ldr	r3, [r7, #4]
 800d776:	2201      	movs	r2, #1
 800d778:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	2200      	movs	r2, #0
 800d780:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800d784:	7bfb      	ldrb	r3, [r7, #15]
}
 800d786:	4618      	mov	r0, r3
 800d788:	3710      	adds	r7, #16
 800d78a:	46bd      	mov	sp, r7
 800d78c:	bd80      	pop	{r7, pc}
 800d78e:	bf00      	nop
 800d790:	00100070 	.word	0x00100070
 800d794:	00100060 	.word	0x00100060
 800d798:	00100050 	.word	0x00100050
 800d79c:	00100040 	.word	0x00100040
 800d7a0:	00100030 	.word	0x00100030
 800d7a4:	00100020 	.word	0x00100020

0800d7a8 <TIM_DMA_Start_IT>:
  * @param  length   : The size of a source block transfer in byte.
  * @retval HAL status
  */
HAL_StatusTypeDef TIM_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t src, uint32_t dst,
                                   uint32_t length)
{
 800d7a8:	b580      	push	{r7, lr}
 800d7aa:	b086      	sub	sp, #24
 800d7ac:	af00      	add	r7, sp, #0
 800d7ae:	60f8      	str	r0, [r7, #12]
 800d7b0:	60b9      	str	r1, [r7, #8]
 800d7b2:	607a      	str	r2, [r7, #4]
 800d7b4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status ;

  /* Enable the DMA channel */
  if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800d7b6:	68fb      	ldr	r3, [r7, #12]
 800d7b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d7ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d7be:	2b00      	cmp	r3, #0
 800d7c0:	d020      	beq.n	800d804 <TIM_DMA_Start_IT+0x5c>
  {
    if ((hdma->LinkedListQueue != 0U) && (hdma->LinkedListQueue->Head != 0U))
 800d7c2:	68fb      	ldr	r3, [r7, #12]
 800d7c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d7c6:	2b00      	cmp	r3, #0
 800d7c8:	d019      	beq.n	800d7fe <TIM_DMA_Start_IT+0x56>
 800d7ca:	68fb      	ldr	r3, [r7, #12]
 800d7cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d7ce:	681b      	ldr	r3, [r3, #0]
 800d7d0:	2b00      	cmp	r3, #0
 800d7d2:	d014      	beq.n	800d7fe <TIM_DMA_Start_IT+0x56>
    {
      /* Enable the DMA channel */
      hdma->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = length;
 800d7d4:	68fb      	ldr	r3, [r7, #12]
 800d7d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d7d8:	681b      	ldr	r3, [r3, #0]
 800d7da:	683a      	ldr	r2, [r7, #0]
 800d7dc:	609a      	str	r2, [r3, #8]
      hdma->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = src;
 800d7de:	68fb      	ldr	r3, [r7, #12]
 800d7e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d7e2:	681b      	ldr	r3, [r3, #0]
 800d7e4:	68ba      	ldr	r2, [r7, #8]
 800d7e6:	60da      	str	r2, [r3, #12]
      hdma->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = dst;
 800d7e8:	68fb      	ldr	r3, [r7, #12]
 800d7ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d7ec:	681b      	ldr	r3, [r3, #0]
 800d7ee:	687a      	ldr	r2, [r7, #4]
 800d7f0:	611a      	str	r2, [r3, #16]

      status = HAL_DMAEx_List_Start_IT(hdma);
 800d7f2:	68f8      	ldr	r0, [r7, #12]
 800d7f4:	f7f8 fd1c 	bl	8006230 <HAL_DMAEx_List_Start_IT>
 800d7f8:	4603      	mov	r3, r0
 800d7fa:	75fb      	strb	r3, [r7, #23]
 800d7fc:	e00a      	b.n	800d814 <TIM_DMA_Start_IT+0x6c>
    }
    else
    {
      status = HAL_ERROR;
 800d7fe:	2301      	movs	r3, #1
 800d800:	75fb      	strb	r3, [r7, #23]
 800d802:	e007      	b.n	800d814 <TIM_DMA_Start_IT+0x6c>
    }
  }
  else
  {
    status = HAL_DMA_Start_IT(hdma, src, dst, length);
 800d804:	683b      	ldr	r3, [r7, #0]
 800d806:	687a      	ldr	r2, [r7, #4]
 800d808:	68b9      	ldr	r1, [r7, #8]
 800d80a:	68f8      	ldr	r0, [r7, #12]
 800d80c:	f7f7 ffbe 	bl	800578c <HAL_DMA_Start_IT>
 800d810:	4603      	mov	r3, r0
 800d812:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800d814:	7dfb      	ldrb	r3, [r7, #23]
}
 800d816:	4618      	mov	r0, r3
 800d818:	3718      	adds	r7, #24
 800d81a:	46bd      	mov	sp, r7
 800d81c:	bd80      	pop	{r7, pc}

0800d81e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d81e:	b480      	push	{r7}
 800d820:	b083      	sub	sp, #12
 800d822:	af00      	add	r7, sp, #0
 800d824:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d826:	bf00      	nop
 800d828:	370c      	adds	r7, #12
 800d82a:	46bd      	mov	sp, r7
 800d82c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d830:	4770      	bx	lr

0800d832 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d832:	b480      	push	{r7}
 800d834:	b083      	sub	sp, #12
 800d836:	af00      	add	r7, sp, #0
 800d838:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d83a:	bf00      	nop
 800d83c:	370c      	adds	r7, #12
 800d83e:	46bd      	mov	sp, r7
 800d840:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d844:	4770      	bx	lr

0800d846 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800d846:	b480      	push	{r7}
 800d848:	b083      	sub	sp, #12
 800d84a:	af00      	add	r7, sp, #0
 800d84c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800d84e:	bf00      	nop
 800d850:	370c      	adds	r7, #12
 800d852:	46bd      	mov	sp, r7
 800d854:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d858:	4770      	bx	lr

0800d85a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d85a:	b480      	push	{r7}
 800d85c:	b083      	sub	sp, #12
 800d85e:	af00      	add	r7, sp, #0
 800d860:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d862:	bf00      	nop
 800d864:	370c      	adds	r7, #12
 800d866:	46bd      	mov	sp, r7
 800d868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d86c:	4770      	bx	lr

0800d86e <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800d86e:	b480      	push	{r7}
 800d870:	b083      	sub	sp, #12
 800d872:	af00      	add	r7, sp, #0
 800d874:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800d876:	bf00      	nop
 800d878:	370c      	adds	r7, #12
 800d87a:	46bd      	mov	sp, r7
 800d87c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d880:	4770      	bx	lr

0800d882 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800d882:	b580      	push	{r7, lr}
 800d884:	b084      	sub	sp, #16
 800d886:	af00      	add	r7, sp, #0
 800d888:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d88e:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800d890:	68fb      	ldr	r3, [r7, #12]
 800d892:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d894:	687a      	ldr	r2, [r7, #4]
 800d896:	429a      	cmp	r2, r3
 800d898:	d107      	bne.n	800d8aa <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d89a:	68fb      	ldr	r3, [r7, #12]
 800d89c:	2201      	movs	r2, #1
 800d89e:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800d8a0:	68fb      	ldr	r3, [r7, #12]
 800d8a2:	2201      	movs	r2, #1
 800d8a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d8a8:	e02a      	b.n	800d900 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800d8aa:	68fb      	ldr	r3, [r7, #12]
 800d8ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d8ae:	687a      	ldr	r2, [r7, #4]
 800d8b0:	429a      	cmp	r2, r3
 800d8b2:	d107      	bne.n	800d8c4 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d8b4:	68fb      	ldr	r3, [r7, #12]
 800d8b6:	2202      	movs	r2, #2
 800d8b8:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800d8ba:	68fb      	ldr	r3, [r7, #12]
 800d8bc:	2201      	movs	r2, #1
 800d8be:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d8c2:	e01d      	b.n	800d900 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800d8c4:	68fb      	ldr	r3, [r7, #12]
 800d8c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d8c8:	687a      	ldr	r2, [r7, #4]
 800d8ca:	429a      	cmp	r2, r3
 800d8cc:	d107      	bne.n	800d8de <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d8ce:	68fb      	ldr	r3, [r7, #12]
 800d8d0:	2204      	movs	r2, #4
 800d8d2:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800d8d4:	68fb      	ldr	r3, [r7, #12]
 800d8d6:	2201      	movs	r2, #1
 800d8d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d8dc:	e010      	b.n	800d900 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800d8de:	68fb      	ldr	r3, [r7, #12]
 800d8e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d8e2:	687a      	ldr	r2, [r7, #4]
 800d8e4:	429a      	cmp	r2, r3
 800d8e6:	d107      	bne.n	800d8f8 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d8e8:	68fb      	ldr	r3, [r7, #12]
 800d8ea:	2208      	movs	r2, #8
 800d8ec:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800d8ee:	68fb      	ldr	r3, [r7, #12]
 800d8f0:	2201      	movs	r2, #1
 800d8f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d8f6:	e003      	b.n	800d900 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800d8f8:	68fb      	ldr	r3, [r7, #12]
 800d8fa:	2201      	movs	r2, #1
 800d8fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800d900:	68f8      	ldr	r0, [r7, #12]
 800d902:	f7ff ffb4 	bl	800d86e <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d906:	68fb      	ldr	r3, [r7, #12]
 800d908:	2200      	movs	r2, #0
 800d90a:	771a      	strb	r2, [r3, #28]
}
 800d90c:	bf00      	nop
 800d90e:	3710      	adds	r7, #16
 800d910:	46bd      	mov	sp, r7
 800d912:	bd80      	pop	{r7, pc}

0800d914 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800d914:	b580      	push	{r7, lr}
 800d916:	b084      	sub	sp, #16
 800d918:	af00      	add	r7, sp, #0
 800d91a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d920:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800d922:	68fb      	ldr	r3, [r7, #12]
 800d924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d926:	687a      	ldr	r2, [r7, #4]
 800d928:	429a      	cmp	r2, r3
 800d92a:	d103      	bne.n	800d934 <TIM_DMADelayPulseCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d92c:	68fb      	ldr	r3, [r7, #12]
 800d92e:	2201      	movs	r2, #1
 800d930:	771a      	strb	r2, [r3, #28]
 800d932:	e019      	b.n	800d968 <TIM_DMADelayPulseCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800d934:	68fb      	ldr	r3, [r7, #12]
 800d936:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d938:	687a      	ldr	r2, [r7, #4]
 800d93a:	429a      	cmp	r2, r3
 800d93c:	d103      	bne.n	800d946 <TIM_DMADelayPulseCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d93e:	68fb      	ldr	r3, [r7, #12]
 800d940:	2202      	movs	r2, #2
 800d942:	771a      	strb	r2, [r3, #28]
 800d944:	e010      	b.n	800d968 <TIM_DMADelayPulseCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800d946:	68fb      	ldr	r3, [r7, #12]
 800d948:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d94a:	687a      	ldr	r2, [r7, #4]
 800d94c:	429a      	cmp	r2, r3
 800d94e:	d103      	bne.n	800d958 <TIM_DMADelayPulseCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d950:	68fb      	ldr	r3, [r7, #12]
 800d952:	2204      	movs	r2, #4
 800d954:	771a      	strb	r2, [r3, #28]
 800d956:	e007      	b.n	800d968 <TIM_DMADelayPulseCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800d958:	68fb      	ldr	r3, [r7, #12]
 800d95a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d95c:	687a      	ldr	r2, [r7, #4]
 800d95e:	429a      	cmp	r2, r3
 800d960:	d102      	bne.n	800d968 <TIM_DMADelayPulseCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d962:	68fb      	ldr	r3, [r7, #12]
 800d964:	2208      	movs	r2, #8
 800d966:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d968:	68f8      	ldr	r0, [r7, #12]
 800d96a:	f7f6 fac7 	bl	8003efc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d96e:	68fb      	ldr	r3, [r7, #12]
 800d970:	2200      	movs	r2, #0
 800d972:	771a      	strb	r2, [r3, #28]
}
 800d974:	bf00      	nop
 800d976:	3710      	adds	r7, #16
 800d978:	46bd      	mov	sp, r7
 800d97a:	bd80      	pop	{r7, pc}

0800d97c <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d97c:	b580      	push	{r7, lr}
 800d97e:	b084      	sub	sp, #16
 800d980:	af00      	add	r7, sp, #0
 800d982:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d988:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800d98a:	68fb      	ldr	r3, [r7, #12]
 800d98c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d98e:	687a      	ldr	r2, [r7, #4]
 800d990:	429a      	cmp	r2, r3
 800d992:	d103      	bne.n	800d99c <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d994:	68fb      	ldr	r3, [r7, #12]
 800d996:	2201      	movs	r2, #1
 800d998:	771a      	strb	r2, [r3, #28]
 800d99a:	e019      	b.n	800d9d0 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800d99c:	68fb      	ldr	r3, [r7, #12]
 800d99e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d9a0:	687a      	ldr	r2, [r7, #4]
 800d9a2:	429a      	cmp	r2, r3
 800d9a4:	d103      	bne.n	800d9ae <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d9a6:	68fb      	ldr	r3, [r7, #12]
 800d9a8:	2202      	movs	r2, #2
 800d9aa:	771a      	strb	r2, [r3, #28]
 800d9ac:	e010      	b.n	800d9d0 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800d9ae:	68fb      	ldr	r3, [r7, #12]
 800d9b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d9b2:	687a      	ldr	r2, [r7, #4]
 800d9b4:	429a      	cmp	r2, r3
 800d9b6:	d103      	bne.n	800d9c0 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d9b8:	68fb      	ldr	r3, [r7, #12]
 800d9ba:	2204      	movs	r2, #4
 800d9bc:	771a      	strb	r2, [r3, #28]
 800d9be:	e007      	b.n	800d9d0 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800d9c0:	68fb      	ldr	r3, [r7, #12]
 800d9c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d9c4:	687a      	ldr	r2, [r7, #4]
 800d9c6:	429a      	cmp	r2, r3
 800d9c8:	d102      	bne.n	800d9d0 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d9ca:	68fb      	ldr	r3, [r7, #12]
 800d9cc:	2208      	movs	r2, #8
 800d9ce:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800d9d0:	68f8      	ldr	r0, [r7, #12]
 800d9d2:	f7ff ff38 	bl	800d846 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d9d6:	68fb      	ldr	r3, [r7, #12]
 800d9d8:	2200      	movs	r2, #0
 800d9da:	771a      	strb	r2, [r3, #28]
}
 800d9dc:	bf00      	nop
 800d9de:	3710      	adds	r7, #16
 800d9e0:	46bd      	mov	sp, r7
 800d9e2:	bd80      	pop	{r7, pc}

0800d9e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800d9e4:	b480      	push	{r7}
 800d9e6:	b085      	sub	sp, #20
 800d9e8:	af00      	add	r7, sp, #0
 800d9ea:	6078      	str	r0, [r7, #4]
 800d9ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d9ee:	687b      	ldr	r3, [r7, #4]
 800d9f0:	681b      	ldr	r3, [r3, #0]
 800d9f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	4a7a      	ldr	r2, [pc, #488]	@ (800dbe0 <TIM_Base_SetConfig+0x1fc>)
 800d9f8:	4293      	cmp	r3, r2
 800d9fa:	d02b      	beq.n	800da54 <TIM_Base_SetConfig+0x70>
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	4a79      	ldr	r2, [pc, #484]	@ (800dbe4 <TIM_Base_SetConfig+0x200>)
 800da00:	4293      	cmp	r3, r2
 800da02:	d027      	beq.n	800da54 <TIM_Base_SetConfig+0x70>
 800da04:	687b      	ldr	r3, [r7, #4]
 800da06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800da0a:	d023      	beq.n	800da54 <TIM_Base_SetConfig+0x70>
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800da12:	d01f      	beq.n	800da54 <TIM_Base_SetConfig+0x70>
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	4a74      	ldr	r2, [pc, #464]	@ (800dbe8 <TIM_Base_SetConfig+0x204>)
 800da18:	4293      	cmp	r3, r2
 800da1a:	d01b      	beq.n	800da54 <TIM_Base_SetConfig+0x70>
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	4a73      	ldr	r2, [pc, #460]	@ (800dbec <TIM_Base_SetConfig+0x208>)
 800da20:	4293      	cmp	r3, r2
 800da22:	d017      	beq.n	800da54 <TIM_Base_SetConfig+0x70>
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	4a72      	ldr	r2, [pc, #456]	@ (800dbf0 <TIM_Base_SetConfig+0x20c>)
 800da28:	4293      	cmp	r3, r2
 800da2a:	d013      	beq.n	800da54 <TIM_Base_SetConfig+0x70>
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	4a71      	ldr	r2, [pc, #452]	@ (800dbf4 <TIM_Base_SetConfig+0x210>)
 800da30:	4293      	cmp	r3, r2
 800da32:	d00f      	beq.n	800da54 <TIM_Base_SetConfig+0x70>
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	4a70      	ldr	r2, [pc, #448]	@ (800dbf8 <TIM_Base_SetConfig+0x214>)
 800da38:	4293      	cmp	r3, r2
 800da3a:	d00b      	beq.n	800da54 <TIM_Base_SetConfig+0x70>
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	4a6f      	ldr	r2, [pc, #444]	@ (800dbfc <TIM_Base_SetConfig+0x218>)
 800da40:	4293      	cmp	r3, r2
 800da42:	d007      	beq.n	800da54 <TIM_Base_SetConfig+0x70>
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	4a6e      	ldr	r2, [pc, #440]	@ (800dc00 <TIM_Base_SetConfig+0x21c>)
 800da48:	4293      	cmp	r3, r2
 800da4a:	d003      	beq.n	800da54 <TIM_Base_SetConfig+0x70>
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	4a6d      	ldr	r2, [pc, #436]	@ (800dc04 <TIM_Base_SetConfig+0x220>)
 800da50:	4293      	cmp	r3, r2
 800da52:	d108      	bne.n	800da66 <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800da54:	68fb      	ldr	r3, [r7, #12]
 800da56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800da5a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800da5c:	683b      	ldr	r3, [r7, #0]
 800da5e:	685b      	ldr	r3, [r3, #4]
 800da60:	68fa      	ldr	r2, [r7, #12]
 800da62:	4313      	orrs	r3, r2
 800da64:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	4a5d      	ldr	r2, [pc, #372]	@ (800dbe0 <TIM_Base_SetConfig+0x1fc>)
 800da6a:	4293      	cmp	r3, r2
 800da6c:	d05b      	beq.n	800db26 <TIM_Base_SetConfig+0x142>
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	4a5c      	ldr	r2, [pc, #368]	@ (800dbe4 <TIM_Base_SetConfig+0x200>)
 800da72:	4293      	cmp	r3, r2
 800da74:	d057      	beq.n	800db26 <TIM_Base_SetConfig+0x142>
 800da76:	687b      	ldr	r3, [r7, #4]
 800da78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800da7c:	d053      	beq.n	800db26 <TIM_Base_SetConfig+0x142>
 800da7e:	687b      	ldr	r3, [r7, #4]
 800da80:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800da84:	d04f      	beq.n	800db26 <TIM_Base_SetConfig+0x142>
 800da86:	687b      	ldr	r3, [r7, #4]
 800da88:	4a57      	ldr	r2, [pc, #348]	@ (800dbe8 <TIM_Base_SetConfig+0x204>)
 800da8a:	4293      	cmp	r3, r2
 800da8c:	d04b      	beq.n	800db26 <TIM_Base_SetConfig+0x142>
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	4a56      	ldr	r2, [pc, #344]	@ (800dbec <TIM_Base_SetConfig+0x208>)
 800da92:	4293      	cmp	r3, r2
 800da94:	d047      	beq.n	800db26 <TIM_Base_SetConfig+0x142>
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	4a55      	ldr	r2, [pc, #340]	@ (800dbf0 <TIM_Base_SetConfig+0x20c>)
 800da9a:	4293      	cmp	r3, r2
 800da9c:	d043      	beq.n	800db26 <TIM_Base_SetConfig+0x142>
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	4a54      	ldr	r2, [pc, #336]	@ (800dbf4 <TIM_Base_SetConfig+0x210>)
 800daa2:	4293      	cmp	r3, r2
 800daa4:	d03f      	beq.n	800db26 <TIM_Base_SetConfig+0x142>
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	4a53      	ldr	r2, [pc, #332]	@ (800dbf8 <TIM_Base_SetConfig+0x214>)
 800daaa:	4293      	cmp	r3, r2
 800daac:	d03b      	beq.n	800db26 <TIM_Base_SetConfig+0x142>
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	4a52      	ldr	r2, [pc, #328]	@ (800dbfc <TIM_Base_SetConfig+0x218>)
 800dab2:	4293      	cmp	r3, r2
 800dab4:	d037      	beq.n	800db26 <TIM_Base_SetConfig+0x142>
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	4a51      	ldr	r2, [pc, #324]	@ (800dc00 <TIM_Base_SetConfig+0x21c>)
 800daba:	4293      	cmp	r3, r2
 800dabc:	d033      	beq.n	800db26 <TIM_Base_SetConfig+0x142>
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	4a50      	ldr	r2, [pc, #320]	@ (800dc04 <TIM_Base_SetConfig+0x220>)
 800dac2:	4293      	cmp	r3, r2
 800dac4:	d02f      	beq.n	800db26 <TIM_Base_SetConfig+0x142>
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	4a4f      	ldr	r2, [pc, #316]	@ (800dc08 <TIM_Base_SetConfig+0x224>)
 800daca:	4293      	cmp	r3, r2
 800dacc:	d02b      	beq.n	800db26 <TIM_Base_SetConfig+0x142>
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	4a4e      	ldr	r2, [pc, #312]	@ (800dc0c <TIM_Base_SetConfig+0x228>)
 800dad2:	4293      	cmp	r3, r2
 800dad4:	d027      	beq.n	800db26 <TIM_Base_SetConfig+0x142>
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	4a4d      	ldr	r2, [pc, #308]	@ (800dc10 <TIM_Base_SetConfig+0x22c>)
 800dada:	4293      	cmp	r3, r2
 800dadc:	d023      	beq.n	800db26 <TIM_Base_SetConfig+0x142>
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	4a4c      	ldr	r2, [pc, #304]	@ (800dc14 <TIM_Base_SetConfig+0x230>)
 800dae2:	4293      	cmp	r3, r2
 800dae4:	d01f      	beq.n	800db26 <TIM_Base_SetConfig+0x142>
 800dae6:	687b      	ldr	r3, [r7, #4]
 800dae8:	4a4b      	ldr	r2, [pc, #300]	@ (800dc18 <TIM_Base_SetConfig+0x234>)
 800daea:	4293      	cmp	r3, r2
 800daec:	d01b      	beq.n	800db26 <TIM_Base_SetConfig+0x142>
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	4a4a      	ldr	r2, [pc, #296]	@ (800dc1c <TIM_Base_SetConfig+0x238>)
 800daf2:	4293      	cmp	r3, r2
 800daf4:	d017      	beq.n	800db26 <TIM_Base_SetConfig+0x142>
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	4a49      	ldr	r2, [pc, #292]	@ (800dc20 <TIM_Base_SetConfig+0x23c>)
 800dafa:	4293      	cmp	r3, r2
 800dafc:	d013      	beq.n	800db26 <TIM_Base_SetConfig+0x142>
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	4a48      	ldr	r2, [pc, #288]	@ (800dc24 <TIM_Base_SetConfig+0x240>)
 800db02:	4293      	cmp	r3, r2
 800db04:	d00f      	beq.n	800db26 <TIM_Base_SetConfig+0x142>
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	4a47      	ldr	r2, [pc, #284]	@ (800dc28 <TIM_Base_SetConfig+0x244>)
 800db0a:	4293      	cmp	r3, r2
 800db0c:	d00b      	beq.n	800db26 <TIM_Base_SetConfig+0x142>
 800db0e:	687b      	ldr	r3, [r7, #4]
 800db10:	4a46      	ldr	r2, [pc, #280]	@ (800dc2c <TIM_Base_SetConfig+0x248>)
 800db12:	4293      	cmp	r3, r2
 800db14:	d007      	beq.n	800db26 <TIM_Base_SetConfig+0x142>
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	4a45      	ldr	r2, [pc, #276]	@ (800dc30 <TIM_Base_SetConfig+0x24c>)
 800db1a:	4293      	cmp	r3, r2
 800db1c:	d003      	beq.n	800db26 <TIM_Base_SetConfig+0x142>
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	4a44      	ldr	r2, [pc, #272]	@ (800dc34 <TIM_Base_SetConfig+0x250>)
 800db22:	4293      	cmp	r3, r2
 800db24:	d108      	bne.n	800db38 <TIM_Base_SetConfig+0x154>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800db26:	68fb      	ldr	r3, [r7, #12]
 800db28:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800db2c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800db2e:	683b      	ldr	r3, [r7, #0]
 800db30:	68db      	ldr	r3, [r3, #12]
 800db32:	68fa      	ldr	r2, [r7, #12]
 800db34:	4313      	orrs	r3, r2
 800db36:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800db38:	68fb      	ldr	r3, [r7, #12]
 800db3a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800db3e:	683b      	ldr	r3, [r7, #0]
 800db40:	695b      	ldr	r3, [r3, #20]
 800db42:	4313      	orrs	r3, r2
 800db44:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	68fa      	ldr	r2, [r7, #12]
 800db4a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800db4c:	683b      	ldr	r3, [r7, #0]
 800db4e:	689a      	ldr	r2, [r3, #8]
 800db50:	687b      	ldr	r3, [r7, #4]
 800db52:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800db54:	683b      	ldr	r3, [r7, #0]
 800db56:	681a      	ldr	r2, [r3, #0]
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	4a20      	ldr	r2, [pc, #128]	@ (800dbe0 <TIM_Base_SetConfig+0x1fc>)
 800db60:	4293      	cmp	r3, r2
 800db62:	d023      	beq.n	800dbac <TIM_Base_SetConfig+0x1c8>
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	4a1f      	ldr	r2, [pc, #124]	@ (800dbe4 <TIM_Base_SetConfig+0x200>)
 800db68:	4293      	cmp	r3, r2
 800db6a:	d01f      	beq.n	800dbac <TIM_Base_SetConfig+0x1c8>
 800db6c:	687b      	ldr	r3, [r7, #4]
 800db6e:	4a24      	ldr	r2, [pc, #144]	@ (800dc00 <TIM_Base_SetConfig+0x21c>)
 800db70:	4293      	cmp	r3, r2
 800db72:	d01b      	beq.n	800dbac <TIM_Base_SetConfig+0x1c8>
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	4a23      	ldr	r2, [pc, #140]	@ (800dc04 <TIM_Base_SetConfig+0x220>)
 800db78:	4293      	cmp	r3, r2
 800db7a:	d017      	beq.n	800dbac <TIM_Base_SetConfig+0x1c8>
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	4a28      	ldr	r2, [pc, #160]	@ (800dc20 <TIM_Base_SetConfig+0x23c>)
 800db80:	4293      	cmp	r3, r2
 800db82:	d013      	beq.n	800dbac <TIM_Base_SetConfig+0x1c8>
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	4a27      	ldr	r2, [pc, #156]	@ (800dc24 <TIM_Base_SetConfig+0x240>)
 800db88:	4293      	cmp	r3, r2
 800db8a:	d00f      	beq.n	800dbac <TIM_Base_SetConfig+0x1c8>
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	4a26      	ldr	r2, [pc, #152]	@ (800dc28 <TIM_Base_SetConfig+0x244>)
 800db90:	4293      	cmp	r3, r2
 800db92:	d00b      	beq.n	800dbac <TIM_Base_SetConfig+0x1c8>
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	4a25      	ldr	r2, [pc, #148]	@ (800dc2c <TIM_Base_SetConfig+0x248>)
 800db98:	4293      	cmp	r3, r2
 800db9a:	d007      	beq.n	800dbac <TIM_Base_SetConfig+0x1c8>
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	4a24      	ldr	r2, [pc, #144]	@ (800dc30 <TIM_Base_SetConfig+0x24c>)
 800dba0:	4293      	cmp	r3, r2
 800dba2:	d003      	beq.n	800dbac <TIM_Base_SetConfig+0x1c8>
 800dba4:	687b      	ldr	r3, [r7, #4]
 800dba6:	4a23      	ldr	r2, [pc, #140]	@ (800dc34 <TIM_Base_SetConfig+0x250>)
 800dba8:	4293      	cmp	r3, r2
 800dbaa:	d103      	bne.n	800dbb4 <TIM_Base_SetConfig+0x1d0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800dbac:	683b      	ldr	r3, [r7, #0]
 800dbae:	691a      	ldr	r2, [r3, #16]
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	2201      	movs	r2, #1
 800dbb8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	691b      	ldr	r3, [r3, #16]
 800dbbe:	f003 0301 	and.w	r3, r3, #1
 800dbc2:	2b01      	cmp	r3, #1
 800dbc4:	d105      	bne.n	800dbd2 <TIM_Base_SetConfig+0x1ee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800dbc6:	687b      	ldr	r3, [r7, #4]
 800dbc8:	691b      	ldr	r3, [r3, #16]
 800dbca:	f023 0201 	bic.w	r2, r3, #1
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	611a      	str	r2, [r3, #16]
  }
}
 800dbd2:	bf00      	nop
 800dbd4:	3714      	adds	r7, #20
 800dbd6:	46bd      	mov	sp, r7
 800dbd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbdc:	4770      	bx	lr
 800dbde:	bf00      	nop
 800dbe0:	40012c00 	.word	0x40012c00
 800dbe4:	50012c00 	.word	0x50012c00
 800dbe8:	40000400 	.word	0x40000400
 800dbec:	50000400 	.word	0x50000400
 800dbf0:	40000800 	.word	0x40000800
 800dbf4:	50000800 	.word	0x50000800
 800dbf8:	40000c00 	.word	0x40000c00
 800dbfc:	50000c00 	.word	0x50000c00
 800dc00:	40013400 	.word	0x40013400
 800dc04:	50013400 	.word	0x50013400
 800dc08:	40001800 	.word	0x40001800
 800dc0c:	50001800 	.word	0x50001800
 800dc10:	40001c00 	.word	0x40001c00
 800dc14:	50001c00 	.word	0x50001c00
 800dc18:	40002000 	.word	0x40002000
 800dc1c:	50002000 	.word	0x50002000
 800dc20:	40014000 	.word	0x40014000
 800dc24:	50014000 	.word	0x50014000
 800dc28:	40014400 	.word	0x40014400
 800dc2c:	50014400 	.word	0x50014400
 800dc30:	40014800 	.word	0x40014800
 800dc34:	50014800 	.word	0x50014800

0800dc38 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800dc38:	b480      	push	{r7}
 800dc3a:	b087      	sub	sp, #28
 800dc3c:	af00      	add	r7, sp, #0
 800dc3e:	6078      	str	r0, [r7, #4]
 800dc40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	6a1b      	ldr	r3, [r3, #32]
 800dc46:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	6a1b      	ldr	r3, [r3, #32]
 800dc4c:	f023 0201 	bic.w	r2, r3, #1
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dc54:	687b      	ldr	r3, [r7, #4]
 800dc56:	685b      	ldr	r3, [r3, #4]
 800dc58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	699b      	ldr	r3, [r3, #24]
 800dc5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800dc60:	68fb      	ldr	r3, [r7, #12]
 800dc62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800dc66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dc6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800dc6c:	68fb      	ldr	r3, [r7, #12]
 800dc6e:	f023 0303 	bic.w	r3, r3, #3
 800dc72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800dc74:	683b      	ldr	r3, [r7, #0]
 800dc76:	681b      	ldr	r3, [r3, #0]
 800dc78:	68fa      	ldr	r2, [r7, #12]
 800dc7a:	4313      	orrs	r3, r2
 800dc7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800dc7e:	697b      	ldr	r3, [r7, #20]
 800dc80:	f023 0302 	bic.w	r3, r3, #2
 800dc84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800dc86:	683b      	ldr	r3, [r7, #0]
 800dc88:	689b      	ldr	r3, [r3, #8]
 800dc8a:	697a      	ldr	r2, [r7, #20]
 800dc8c:	4313      	orrs	r3, r2
 800dc8e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800dc90:	687b      	ldr	r3, [r7, #4]
 800dc92:	4a40      	ldr	r2, [pc, #256]	@ (800dd94 <TIM_OC1_SetConfig+0x15c>)
 800dc94:	4293      	cmp	r3, r2
 800dc96:	d023      	beq.n	800dce0 <TIM_OC1_SetConfig+0xa8>
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	4a3f      	ldr	r2, [pc, #252]	@ (800dd98 <TIM_OC1_SetConfig+0x160>)
 800dc9c:	4293      	cmp	r3, r2
 800dc9e:	d01f      	beq.n	800dce0 <TIM_OC1_SetConfig+0xa8>
 800dca0:	687b      	ldr	r3, [r7, #4]
 800dca2:	4a3e      	ldr	r2, [pc, #248]	@ (800dd9c <TIM_OC1_SetConfig+0x164>)
 800dca4:	4293      	cmp	r3, r2
 800dca6:	d01b      	beq.n	800dce0 <TIM_OC1_SetConfig+0xa8>
 800dca8:	687b      	ldr	r3, [r7, #4]
 800dcaa:	4a3d      	ldr	r2, [pc, #244]	@ (800dda0 <TIM_OC1_SetConfig+0x168>)
 800dcac:	4293      	cmp	r3, r2
 800dcae:	d017      	beq.n	800dce0 <TIM_OC1_SetConfig+0xa8>
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	4a3c      	ldr	r2, [pc, #240]	@ (800dda4 <TIM_OC1_SetConfig+0x16c>)
 800dcb4:	4293      	cmp	r3, r2
 800dcb6:	d013      	beq.n	800dce0 <TIM_OC1_SetConfig+0xa8>
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	4a3b      	ldr	r2, [pc, #236]	@ (800dda8 <TIM_OC1_SetConfig+0x170>)
 800dcbc:	4293      	cmp	r3, r2
 800dcbe:	d00f      	beq.n	800dce0 <TIM_OC1_SetConfig+0xa8>
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	4a3a      	ldr	r2, [pc, #232]	@ (800ddac <TIM_OC1_SetConfig+0x174>)
 800dcc4:	4293      	cmp	r3, r2
 800dcc6:	d00b      	beq.n	800dce0 <TIM_OC1_SetConfig+0xa8>
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	4a39      	ldr	r2, [pc, #228]	@ (800ddb0 <TIM_OC1_SetConfig+0x178>)
 800dccc:	4293      	cmp	r3, r2
 800dcce:	d007      	beq.n	800dce0 <TIM_OC1_SetConfig+0xa8>
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	4a38      	ldr	r2, [pc, #224]	@ (800ddb4 <TIM_OC1_SetConfig+0x17c>)
 800dcd4:	4293      	cmp	r3, r2
 800dcd6:	d003      	beq.n	800dce0 <TIM_OC1_SetConfig+0xa8>
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	4a37      	ldr	r2, [pc, #220]	@ (800ddb8 <TIM_OC1_SetConfig+0x180>)
 800dcdc:	4293      	cmp	r3, r2
 800dcde:	d10c      	bne.n	800dcfa <TIM_OC1_SetConfig+0xc2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800dce0:	697b      	ldr	r3, [r7, #20]
 800dce2:	f023 0308 	bic.w	r3, r3, #8
 800dce6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800dce8:	683b      	ldr	r3, [r7, #0]
 800dcea:	68db      	ldr	r3, [r3, #12]
 800dcec:	697a      	ldr	r2, [r7, #20]
 800dcee:	4313      	orrs	r3, r2
 800dcf0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800dcf2:	697b      	ldr	r3, [r7, #20]
 800dcf4:	f023 0304 	bic.w	r3, r3, #4
 800dcf8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	4a25      	ldr	r2, [pc, #148]	@ (800dd94 <TIM_OC1_SetConfig+0x15c>)
 800dcfe:	4293      	cmp	r3, r2
 800dd00:	d023      	beq.n	800dd4a <TIM_OC1_SetConfig+0x112>
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	4a24      	ldr	r2, [pc, #144]	@ (800dd98 <TIM_OC1_SetConfig+0x160>)
 800dd06:	4293      	cmp	r3, r2
 800dd08:	d01f      	beq.n	800dd4a <TIM_OC1_SetConfig+0x112>
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	4a23      	ldr	r2, [pc, #140]	@ (800dd9c <TIM_OC1_SetConfig+0x164>)
 800dd0e:	4293      	cmp	r3, r2
 800dd10:	d01b      	beq.n	800dd4a <TIM_OC1_SetConfig+0x112>
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	4a22      	ldr	r2, [pc, #136]	@ (800dda0 <TIM_OC1_SetConfig+0x168>)
 800dd16:	4293      	cmp	r3, r2
 800dd18:	d017      	beq.n	800dd4a <TIM_OC1_SetConfig+0x112>
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	4a21      	ldr	r2, [pc, #132]	@ (800dda4 <TIM_OC1_SetConfig+0x16c>)
 800dd1e:	4293      	cmp	r3, r2
 800dd20:	d013      	beq.n	800dd4a <TIM_OC1_SetConfig+0x112>
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	4a20      	ldr	r2, [pc, #128]	@ (800dda8 <TIM_OC1_SetConfig+0x170>)
 800dd26:	4293      	cmp	r3, r2
 800dd28:	d00f      	beq.n	800dd4a <TIM_OC1_SetConfig+0x112>
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	4a1f      	ldr	r2, [pc, #124]	@ (800ddac <TIM_OC1_SetConfig+0x174>)
 800dd2e:	4293      	cmp	r3, r2
 800dd30:	d00b      	beq.n	800dd4a <TIM_OC1_SetConfig+0x112>
 800dd32:	687b      	ldr	r3, [r7, #4]
 800dd34:	4a1e      	ldr	r2, [pc, #120]	@ (800ddb0 <TIM_OC1_SetConfig+0x178>)
 800dd36:	4293      	cmp	r3, r2
 800dd38:	d007      	beq.n	800dd4a <TIM_OC1_SetConfig+0x112>
 800dd3a:	687b      	ldr	r3, [r7, #4]
 800dd3c:	4a1d      	ldr	r2, [pc, #116]	@ (800ddb4 <TIM_OC1_SetConfig+0x17c>)
 800dd3e:	4293      	cmp	r3, r2
 800dd40:	d003      	beq.n	800dd4a <TIM_OC1_SetConfig+0x112>
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	4a1c      	ldr	r2, [pc, #112]	@ (800ddb8 <TIM_OC1_SetConfig+0x180>)
 800dd46:	4293      	cmp	r3, r2
 800dd48:	d111      	bne.n	800dd6e <TIM_OC1_SetConfig+0x136>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800dd4a:	693b      	ldr	r3, [r7, #16]
 800dd4c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800dd50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800dd52:	693b      	ldr	r3, [r7, #16]
 800dd54:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800dd58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800dd5a:	683b      	ldr	r3, [r7, #0]
 800dd5c:	695b      	ldr	r3, [r3, #20]
 800dd5e:	693a      	ldr	r2, [r7, #16]
 800dd60:	4313      	orrs	r3, r2
 800dd62:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800dd64:	683b      	ldr	r3, [r7, #0]
 800dd66:	699b      	ldr	r3, [r3, #24]
 800dd68:	693a      	ldr	r2, [r7, #16]
 800dd6a:	4313      	orrs	r3, r2
 800dd6c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	693a      	ldr	r2, [r7, #16]
 800dd72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	68fa      	ldr	r2, [r7, #12]
 800dd78:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800dd7a:	683b      	ldr	r3, [r7, #0]
 800dd7c:	685a      	ldr	r2, [r3, #4]
 800dd7e:	687b      	ldr	r3, [r7, #4]
 800dd80:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	697a      	ldr	r2, [r7, #20]
 800dd86:	621a      	str	r2, [r3, #32]
}
 800dd88:	bf00      	nop
 800dd8a:	371c      	adds	r7, #28
 800dd8c:	46bd      	mov	sp, r7
 800dd8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd92:	4770      	bx	lr
 800dd94:	40012c00 	.word	0x40012c00
 800dd98:	50012c00 	.word	0x50012c00
 800dd9c:	40013400 	.word	0x40013400
 800dda0:	50013400 	.word	0x50013400
 800dda4:	40014000 	.word	0x40014000
 800dda8:	50014000 	.word	0x50014000
 800ddac:	40014400 	.word	0x40014400
 800ddb0:	50014400 	.word	0x50014400
 800ddb4:	40014800 	.word	0x40014800
 800ddb8:	50014800 	.word	0x50014800

0800ddbc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ddbc:	b480      	push	{r7}
 800ddbe:	b087      	sub	sp, #28
 800ddc0:	af00      	add	r7, sp, #0
 800ddc2:	6078      	str	r0, [r7, #4]
 800ddc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	6a1b      	ldr	r3, [r3, #32]
 800ddca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ddcc:	687b      	ldr	r3, [r7, #4]
 800ddce:	6a1b      	ldr	r3, [r3, #32]
 800ddd0:	f023 0210 	bic.w	r2, r3, #16
 800ddd4:	687b      	ldr	r3, [r7, #4]
 800ddd6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ddd8:	687b      	ldr	r3, [r7, #4]
 800ddda:	685b      	ldr	r3, [r3, #4]
 800dddc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ddde:	687b      	ldr	r3, [r7, #4]
 800dde0:	699b      	ldr	r3, [r3, #24]
 800dde2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800dde4:	68fb      	ldr	r3, [r7, #12]
 800dde6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ddea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ddee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ddf0:	68fb      	ldr	r3, [r7, #12]
 800ddf2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ddf6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ddf8:	683b      	ldr	r3, [r7, #0]
 800ddfa:	681b      	ldr	r3, [r3, #0]
 800ddfc:	021b      	lsls	r3, r3, #8
 800ddfe:	68fa      	ldr	r2, [r7, #12]
 800de00:	4313      	orrs	r3, r2
 800de02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800de04:	697b      	ldr	r3, [r7, #20]
 800de06:	f023 0320 	bic.w	r3, r3, #32
 800de0a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800de0c:	683b      	ldr	r3, [r7, #0]
 800de0e:	689b      	ldr	r3, [r3, #8]
 800de10:	011b      	lsls	r3, r3, #4
 800de12:	697a      	ldr	r2, [r7, #20]
 800de14:	4313      	orrs	r3, r2
 800de16:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800de18:	687b      	ldr	r3, [r7, #4]
 800de1a:	4a36      	ldr	r2, [pc, #216]	@ (800def4 <TIM_OC2_SetConfig+0x138>)
 800de1c:	4293      	cmp	r3, r2
 800de1e:	d00b      	beq.n	800de38 <TIM_OC2_SetConfig+0x7c>
 800de20:	687b      	ldr	r3, [r7, #4]
 800de22:	4a35      	ldr	r2, [pc, #212]	@ (800def8 <TIM_OC2_SetConfig+0x13c>)
 800de24:	4293      	cmp	r3, r2
 800de26:	d007      	beq.n	800de38 <TIM_OC2_SetConfig+0x7c>
 800de28:	687b      	ldr	r3, [r7, #4]
 800de2a:	4a34      	ldr	r2, [pc, #208]	@ (800defc <TIM_OC2_SetConfig+0x140>)
 800de2c:	4293      	cmp	r3, r2
 800de2e:	d003      	beq.n	800de38 <TIM_OC2_SetConfig+0x7c>
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	4a33      	ldr	r2, [pc, #204]	@ (800df00 <TIM_OC2_SetConfig+0x144>)
 800de34:	4293      	cmp	r3, r2
 800de36:	d10d      	bne.n	800de54 <TIM_OC2_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800de38:	697b      	ldr	r3, [r7, #20]
 800de3a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800de3e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800de40:	683b      	ldr	r3, [r7, #0]
 800de42:	68db      	ldr	r3, [r3, #12]
 800de44:	011b      	lsls	r3, r3, #4
 800de46:	697a      	ldr	r2, [r7, #20]
 800de48:	4313      	orrs	r3, r2
 800de4a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800de4c:	697b      	ldr	r3, [r7, #20]
 800de4e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800de52:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800de54:	687b      	ldr	r3, [r7, #4]
 800de56:	4a27      	ldr	r2, [pc, #156]	@ (800def4 <TIM_OC2_SetConfig+0x138>)
 800de58:	4293      	cmp	r3, r2
 800de5a:	d023      	beq.n	800dea4 <TIM_OC2_SetConfig+0xe8>
 800de5c:	687b      	ldr	r3, [r7, #4]
 800de5e:	4a26      	ldr	r2, [pc, #152]	@ (800def8 <TIM_OC2_SetConfig+0x13c>)
 800de60:	4293      	cmp	r3, r2
 800de62:	d01f      	beq.n	800dea4 <TIM_OC2_SetConfig+0xe8>
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	4a25      	ldr	r2, [pc, #148]	@ (800defc <TIM_OC2_SetConfig+0x140>)
 800de68:	4293      	cmp	r3, r2
 800de6a:	d01b      	beq.n	800dea4 <TIM_OC2_SetConfig+0xe8>
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	4a24      	ldr	r2, [pc, #144]	@ (800df00 <TIM_OC2_SetConfig+0x144>)
 800de70:	4293      	cmp	r3, r2
 800de72:	d017      	beq.n	800dea4 <TIM_OC2_SetConfig+0xe8>
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	4a23      	ldr	r2, [pc, #140]	@ (800df04 <TIM_OC2_SetConfig+0x148>)
 800de78:	4293      	cmp	r3, r2
 800de7a:	d013      	beq.n	800dea4 <TIM_OC2_SetConfig+0xe8>
 800de7c:	687b      	ldr	r3, [r7, #4]
 800de7e:	4a22      	ldr	r2, [pc, #136]	@ (800df08 <TIM_OC2_SetConfig+0x14c>)
 800de80:	4293      	cmp	r3, r2
 800de82:	d00f      	beq.n	800dea4 <TIM_OC2_SetConfig+0xe8>
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	4a21      	ldr	r2, [pc, #132]	@ (800df0c <TIM_OC2_SetConfig+0x150>)
 800de88:	4293      	cmp	r3, r2
 800de8a:	d00b      	beq.n	800dea4 <TIM_OC2_SetConfig+0xe8>
 800de8c:	687b      	ldr	r3, [r7, #4]
 800de8e:	4a20      	ldr	r2, [pc, #128]	@ (800df10 <TIM_OC2_SetConfig+0x154>)
 800de90:	4293      	cmp	r3, r2
 800de92:	d007      	beq.n	800dea4 <TIM_OC2_SetConfig+0xe8>
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	4a1f      	ldr	r2, [pc, #124]	@ (800df14 <TIM_OC2_SetConfig+0x158>)
 800de98:	4293      	cmp	r3, r2
 800de9a:	d003      	beq.n	800dea4 <TIM_OC2_SetConfig+0xe8>
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	4a1e      	ldr	r2, [pc, #120]	@ (800df18 <TIM_OC2_SetConfig+0x15c>)
 800dea0:	4293      	cmp	r3, r2
 800dea2:	d113      	bne.n	800decc <TIM_OC2_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800dea4:	693b      	ldr	r3, [r7, #16]
 800dea6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800deaa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800deac:	693b      	ldr	r3, [r7, #16]
 800deae:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800deb2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800deb4:	683b      	ldr	r3, [r7, #0]
 800deb6:	695b      	ldr	r3, [r3, #20]
 800deb8:	009b      	lsls	r3, r3, #2
 800deba:	693a      	ldr	r2, [r7, #16]
 800debc:	4313      	orrs	r3, r2
 800debe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800dec0:	683b      	ldr	r3, [r7, #0]
 800dec2:	699b      	ldr	r3, [r3, #24]
 800dec4:	009b      	lsls	r3, r3, #2
 800dec6:	693a      	ldr	r2, [r7, #16]
 800dec8:	4313      	orrs	r3, r2
 800deca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	693a      	ldr	r2, [r7, #16]
 800ded0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ded2:	687b      	ldr	r3, [r7, #4]
 800ded4:	68fa      	ldr	r2, [r7, #12]
 800ded6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800ded8:	683b      	ldr	r3, [r7, #0]
 800deda:	685a      	ldr	r2, [r3, #4]
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	697a      	ldr	r2, [r7, #20]
 800dee4:	621a      	str	r2, [r3, #32]
}
 800dee6:	bf00      	nop
 800dee8:	371c      	adds	r7, #28
 800deea:	46bd      	mov	sp, r7
 800deec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800def0:	4770      	bx	lr
 800def2:	bf00      	nop
 800def4:	40012c00 	.word	0x40012c00
 800def8:	50012c00 	.word	0x50012c00
 800defc:	40013400 	.word	0x40013400
 800df00:	50013400 	.word	0x50013400
 800df04:	40014000 	.word	0x40014000
 800df08:	50014000 	.word	0x50014000
 800df0c:	40014400 	.word	0x40014400
 800df10:	50014400 	.word	0x50014400
 800df14:	40014800 	.word	0x40014800
 800df18:	50014800 	.word	0x50014800

0800df1c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800df1c:	b480      	push	{r7}
 800df1e:	b087      	sub	sp, #28
 800df20:	af00      	add	r7, sp, #0
 800df22:	6078      	str	r0, [r7, #4]
 800df24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	6a1b      	ldr	r3, [r3, #32]
 800df2a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800df2c:	687b      	ldr	r3, [r7, #4]
 800df2e:	6a1b      	ldr	r3, [r3, #32]
 800df30:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800df38:	687b      	ldr	r3, [r7, #4]
 800df3a:	685b      	ldr	r3, [r3, #4]
 800df3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	69db      	ldr	r3, [r3, #28]
 800df42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800df44:	68fb      	ldr	r3, [r7, #12]
 800df46:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800df4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800df4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800df50:	68fb      	ldr	r3, [r7, #12]
 800df52:	f023 0303 	bic.w	r3, r3, #3
 800df56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800df58:	683b      	ldr	r3, [r7, #0]
 800df5a:	681b      	ldr	r3, [r3, #0]
 800df5c:	68fa      	ldr	r2, [r7, #12]
 800df5e:	4313      	orrs	r3, r2
 800df60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800df62:	697b      	ldr	r3, [r7, #20]
 800df64:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800df68:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800df6a:	683b      	ldr	r3, [r7, #0]
 800df6c:	689b      	ldr	r3, [r3, #8]
 800df6e:	021b      	lsls	r3, r3, #8
 800df70:	697a      	ldr	r2, [r7, #20]
 800df72:	4313      	orrs	r3, r2
 800df74:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	4a35      	ldr	r2, [pc, #212]	@ (800e050 <TIM_OC3_SetConfig+0x134>)
 800df7a:	4293      	cmp	r3, r2
 800df7c:	d00b      	beq.n	800df96 <TIM_OC3_SetConfig+0x7a>
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	4a34      	ldr	r2, [pc, #208]	@ (800e054 <TIM_OC3_SetConfig+0x138>)
 800df82:	4293      	cmp	r3, r2
 800df84:	d007      	beq.n	800df96 <TIM_OC3_SetConfig+0x7a>
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	4a33      	ldr	r2, [pc, #204]	@ (800e058 <TIM_OC3_SetConfig+0x13c>)
 800df8a:	4293      	cmp	r3, r2
 800df8c:	d003      	beq.n	800df96 <TIM_OC3_SetConfig+0x7a>
 800df8e:	687b      	ldr	r3, [r7, #4]
 800df90:	4a32      	ldr	r2, [pc, #200]	@ (800e05c <TIM_OC3_SetConfig+0x140>)
 800df92:	4293      	cmp	r3, r2
 800df94:	d10d      	bne.n	800dfb2 <TIM_OC3_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800df96:	697b      	ldr	r3, [r7, #20]
 800df98:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800df9c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800df9e:	683b      	ldr	r3, [r7, #0]
 800dfa0:	68db      	ldr	r3, [r3, #12]
 800dfa2:	021b      	lsls	r3, r3, #8
 800dfa4:	697a      	ldr	r2, [r7, #20]
 800dfa6:	4313      	orrs	r3, r2
 800dfa8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800dfaa:	697b      	ldr	r3, [r7, #20]
 800dfac:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800dfb0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	4a26      	ldr	r2, [pc, #152]	@ (800e050 <TIM_OC3_SetConfig+0x134>)
 800dfb6:	4293      	cmp	r3, r2
 800dfb8:	d023      	beq.n	800e002 <TIM_OC3_SetConfig+0xe6>
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	4a25      	ldr	r2, [pc, #148]	@ (800e054 <TIM_OC3_SetConfig+0x138>)
 800dfbe:	4293      	cmp	r3, r2
 800dfc0:	d01f      	beq.n	800e002 <TIM_OC3_SetConfig+0xe6>
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	4a24      	ldr	r2, [pc, #144]	@ (800e058 <TIM_OC3_SetConfig+0x13c>)
 800dfc6:	4293      	cmp	r3, r2
 800dfc8:	d01b      	beq.n	800e002 <TIM_OC3_SetConfig+0xe6>
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	4a23      	ldr	r2, [pc, #140]	@ (800e05c <TIM_OC3_SetConfig+0x140>)
 800dfce:	4293      	cmp	r3, r2
 800dfd0:	d017      	beq.n	800e002 <TIM_OC3_SetConfig+0xe6>
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	4a22      	ldr	r2, [pc, #136]	@ (800e060 <TIM_OC3_SetConfig+0x144>)
 800dfd6:	4293      	cmp	r3, r2
 800dfd8:	d013      	beq.n	800e002 <TIM_OC3_SetConfig+0xe6>
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	4a21      	ldr	r2, [pc, #132]	@ (800e064 <TIM_OC3_SetConfig+0x148>)
 800dfde:	4293      	cmp	r3, r2
 800dfe0:	d00f      	beq.n	800e002 <TIM_OC3_SetConfig+0xe6>
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	4a20      	ldr	r2, [pc, #128]	@ (800e068 <TIM_OC3_SetConfig+0x14c>)
 800dfe6:	4293      	cmp	r3, r2
 800dfe8:	d00b      	beq.n	800e002 <TIM_OC3_SetConfig+0xe6>
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	4a1f      	ldr	r2, [pc, #124]	@ (800e06c <TIM_OC3_SetConfig+0x150>)
 800dfee:	4293      	cmp	r3, r2
 800dff0:	d007      	beq.n	800e002 <TIM_OC3_SetConfig+0xe6>
 800dff2:	687b      	ldr	r3, [r7, #4]
 800dff4:	4a1e      	ldr	r2, [pc, #120]	@ (800e070 <TIM_OC3_SetConfig+0x154>)
 800dff6:	4293      	cmp	r3, r2
 800dff8:	d003      	beq.n	800e002 <TIM_OC3_SetConfig+0xe6>
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	4a1d      	ldr	r2, [pc, #116]	@ (800e074 <TIM_OC3_SetConfig+0x158>)
 800dffe:	4293      	cmp	r3, r2
 800e000:	d113      	bne.n	800e02a <TIM_OC3_SetConfig+0x10e>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800e002:	693b      	ldr	r3, [r7, #16]
 800e004:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e008:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800e00a:	693b      	ldr	r3, [r7, #16]
 800e00c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800e010:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800e012:	683b      	ldr	r3, [r7, #0]
 800e014:	695b      	ldr	r3, [r3, #20]
 800e016:	011b      	lsls	r3, r3, #4
 800e018:	693a      	ldr	r2, [r7, #16]
 800e01a:	4313      	orrs	r3, r2
 800e01c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800e01e:	683b      	ldr	r3, [r7, #0]
 800e020:	699b      	ldr	r3, [r3, #24]
 800e022:	011b      	lsls	r3, r3, #4
 800e024:	693a      	ldr	r2, [r7, #16]
 800e026:	4313      	orrs	r3, r2
 800e028:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e02a:	687b      	ldr	r3, [r7, #4]
 800e02c:	693a      	ldr	r2, [r7, #16]
 800e02e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	68fa      	ldr	r2, [r7, #12]
 800e034:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800e036:	683b      	ldr	r3, [r7, #0]
 800e038:	685a      	ldr	r2, [r3, #4]
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e03e:	687b      	ldr	r3, [r7, #4]
 800e040:	697a      	ldr	r2, [r7, #20]
 800e042:	621a      	str	r2, [r3, #32]
}
 800e044:	bf00      	nop
 800e046:	371c      	adds	r7, #28
 800e048:	46bd      	mov	sp, r7
 800e04a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e04e:	4770      	bx	lr
 800e050:	40012c00 	.word	0x40012c00
 800e054:	50012c00 	.word	0x50012c00
 800e058:	40013400 	.word	0x40013400
 800e05c:	50013400 	.word	0x50013400
 800e060:	40014000 	.word	0x40014000
 800e064:	50014000 	.word	0x50014000
 800e068:	40014400 	.word	0x40014400
 800e06c:	50014400 	.word	0x50014400
 800e070:	40014800 	.word	0x40014800
 800e074:	50014800 	.word	0x50014800

0800e078 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e078:	b480      	push	{r7}
 800e07a:	b087      	sub	sp, #28
 800e07c:	af00      	add	r7, sp, #0
 800e07e:	6078      	str	r0, [r7, #4]
 800e080:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e082:	687b      	ldr	r3, [r7, #4]
 800e084:	6a1b      	ldr	r3, [r3, #32]
 800e086:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800e088:	687b      	ldr	r3, [r7, #4]
 800e08a:	6a1b      	ldr	r3, [r3, #32]
 800e08c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	685b      	ldr	r3, [r3, #4]
 800e098:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	69db      	ldr	r3, [r3, #28]
 800e09e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800e0a0:	68fb      	ldr	r3, [r7, #12]
 800e0a2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e0a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e0aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800e0ac:	68fb      	ldr	r3, [r7, #12]
 800e0ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e0b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e0b4:	683b      	ldr	r3, [r7, #0]
 800e0b6:	681b      	ldr	r3, [r3, #0]
 800e0b8:	021b      	lsls	r3, r3, #8
 800e0ba:	68fa      	ldr	r2, [r7, #12]
 800e0bc:	4313      	orrs	r3, r2
 800e0be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800e0c0:	697b      	ldr	r3, [r7, #20]
 800e0c2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800e0c6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800e0c8:	683b      	ldr	r3, [r7, #0]
 800e0ca:	689b      	ldr	r3, [r3, #8]
 800e0cc:	031b      	lsls	r3, r3, #12
 800e0ce:	697a      	ldr	r2, [r7, #20]
 800e0d0:	4313      	orrs	r3, r2
 800e0d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	4a36      	ldr	r2, [pc, #216]	@ (800e1b0 <TIM_OC4_SetConfig+0x138>)
 800e0d8:	4293      	cmp	r3, r2
 800e0da:	d00b      	beq.n	800e0f4 <TIM_OC4_SetConfig+0x7c>
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	4a35      	ldr	r2, [pc, #212]	@ (800e1b4 <TIM_OC4_SetConfig+0x13c>)
 800e0e0:	4293      	cmp	r3, r2
 800e0e2:	d007      	beq.n	800e0f4 <TIM_OC4_SetConfig+0x7c>
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	4a34      	ldr	r2, [pc, #208]	@ (800e1b8 <TIM_OC4_SetConfig+0x140>)
 800e0e8:	4293      	cmp	r3, r2
 800e0ea:	d003      	beq.n	800e0f4 <TIM_OC4_SetConfig+0x7c>
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	4a33      	ldr	r2, [pc, #204]	@ (800e1bc <TIM_OC4_SetConfig+0x144>)
 800e0f0:	4293      	cmp	r3, r2
 800e0f2:	d10d      	bne.n	800e110 <TIM_OC4_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800e0f4:	697b      	ldr	r3, [r7, #20]
 800e0f6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800e0fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800e0fc:	683b      	ldr	r3, [r7, #0]
 800e0fe:	68db      	ldr	r3, [r3, #12]
 800e100:	031b      	lsls	r3, r3, #12
 800e102:	697a      	ldr	r2, [r7, #20]
 800e104:	4313      	orrs	r3, r2
 800e106:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800e108:	697b      	ldr	r3, [r7, #20]
 800e10a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e10e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	4a27      	ldr	r2, [pc, #156]	@ (800e1b0 <TIM_OC4_SetConfig+0x138>)
 800e114:	4293      	cmp	r3, r2
 800e116:	d023      	beq.n	800e160 <TIM_OC4_SetConfig+0xe8>
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	4a26      	ldr	r2, [pc, #152]	@ (800e1b4 <TIM_OC4_SetConfig+0x13c>)
 800e11c:	4293      	cmp	r3, r2
 800e11e:	d01f      	beq.n	800e160 <TIM_OC4_SetConfig+0xe8>
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	4a25      	ldr	r2, [pc, #148]	@ (800e1b8 <TIM_OC4_SetConfig+0x140>)
 800e124:	4293      	cmp	r3, r2
 800e126:	d01b      	beq.n	800e160 <TIM_OC4_SetConfig+0xe8>
 800e128:	687b      	ldr	r3, [r7, #4]
 800e12a:	4a24      	ldr	r2, [pc, #144]	@ (800e1bc <TIM_OC4_SetConfig+0x144>)
 800e12c:	4293      	cmp	r3, r2
 800e12e:	d017      	beq.n	800e160 <TIM_OC4_SetConfig+0xe8>
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	4a23      	ldr	r2, [pc, #140]	@ (800e1c0 <TIM_OC4_SetConfig+0x148>)
 800e134:	4293      	cmp	r3, r2
 800e136:	d013      	beq.n	800e160 <TIM_OC4_SetConfig+0xe8>
 800e138:	687b      	ldr	r3, [r7, #4]
 800e13a:	4a22      	ldr	r2, [pc, #136]	@ (800e1c4 <TIM_OC4_SetConfig+0x14c>)
 800e13c:	4293      	cmp	r3, r2
 800e13e:	d00f      	beq.n	800e160 <TIM_OC4_SetConfig+0xe8>
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	4a21      	ldr	r2, [pc, #132]	@ (800e1c8 <TIM_OC4_SetConfig+0x150>)
 800e144:	4293      	cmp	r3, r2
 800e146:	d00b      	beq.n	800e160 <TIM_OC4_SetConfig+0xe8>
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	4a20      	ldr	r2, [pc, #128]	@ (800e1cc <TIM_OC4_SetConfig+0x154>)
 800e14c:	4293      	cmp	r3, r2
 800e14e:	d007      	beq.n	800e160 <TIM_OC4_SetConfig+0xe8>
 800e150:	687b      	ldr	r3, [r7, #4]
 800e152:	4a1f      	ldr	r2, [pc, #124]	@ (800e1d0 <TIM_OC4_SetConfig+0x158>)
 800e154:	4293      	cmp	r3, r2
 800e156:	d003      	beq.n	800e160 <TIM_OC4_SetConfig+0xe8>
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	4a1e      	ldr	r2, [pc, #120]	@ (800e1d4 <TIM_OC4_SetConfig+0x15c>)
 800e15c:	4293      	cmp	r3, r2
 800e15e:	d113      	bne.n	800e188 <TIM_OC4_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800e160:	693b      	ldr	r3, [r7, #16]
 800e162:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e166:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800e168:	693b      	ldr	r3, [r7, #16]
 800e16a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800e16e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800e170:	683b      	ldr	r3, [r7, #0]
 800e172:	695b      	ldr	r3, [r3, #20]
 800e174:	019b      	lsls	r3, r3, #6
 800e176:	693a      	ldr	r2, [r7, #16]
 800e178:	4313      	orrs	r3, r2
 800e17a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800e17c:	683b      	ldr	r3, [r7, #0]
 800e17e:	699b      	ldr	r3, [r3, #24]
 800e180:	019b      	lsls	r3, r3, #6
 800e182:	693a      	ldr	r2, [r7, #16]
 800e184:	4313      	orrs	r3, r2
 800e186:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	693a      	ldr	r2, [r7, #16]
 800e18c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e18e:	687b      	ldr	r3, [r7, #4]
 800e190:	68fa      	ldr	r2, [r7, #12]
 800e192:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800e194:	683b      	ldr	r3, [r7, #0]
 800e196:	685a      	ldr	r2, [r3, #4]
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	697a      	ldr	r2, [r7, #20]
 800e1a0:	621a      	str	r2, [r3, #32]
}
 800e1a2:	bf00      	nop
 800e1a4:	371c      	adds	r7, #28
 800e1a6:	46bd      	mov	sp, r7
 800e1a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1ac:	4770      	bx	lr
 800e1ae:	bf00      	nop
 800e1b0:	40012c00 	.word	0x40012c00
 800e1b4:	50012c00 	.word	0x50012c00
 800e1b8:	40013400 	.word	0x40013400
 800e1bc:	50013400 	.word	0x50013400
 800e1c0:	40014000 	.word	0x40014000
 800e1c4:	50014000 	.word	0x50014000
 800e1c8:	40014400 	.word	0x40014400
 800e1cc:	50014400 	.word	0x50014400
 800e1d0:	40014800 	.word	0x40014800
 800e1d4:	50014800 	.word	0x50014800

0800e1d8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800e1d8:	b480      	push	{r7}
 800e1da:	b087      	sub	sp, #28
 800e1dc:	af00      	add	r7, sp, #0
 800e1de:	6078      	str	r0, [r7, #4]
 800e1e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	6a1b      	ldr	r3, [r3, #32]
 800e1e6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800e1e8:	687b      	ldr	r3, [r7, #4]
 800e1ea:	6a1b      	ldr	r3, [r3, #32]
 800e1ec:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800e1f0:	687b      	ldr	r3, [r7, #4]
 800e1f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	685b      	ldr	r3, [r3, #4]
 800e1f8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e1fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800e200:	68fb      	ldr	r3, [r7, #12]
 800e202:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e206:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e20a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e20c:	683b      	ldr	r3, [r7, #0]
 800e20e:	681b      	ldr	r3, [r3, #0]
 800e210:	68fa      	ldr	r2, [r7, #12]
 800e212:	4313      	orrs	r3, r2
 800e214:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800e216:	693b      	ldr	r3, [r7, #16]
 800e218:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800e21c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800e21e:	683b      	ldr	r3, [r7, #0]
 800e220:	689b      	ldr	r3, [r3, #8]
 800e222:	041b      	lsls	r3, r3, #16
 800e224:	693a      	ldr	r2, [r7, #16]
 800e226:	4313      	orrs	r3, r2
 800e228:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e22a:	687b      	ldr	r3, [r7, #4]
 800e22c:	4a21      	ldr	r2, [pc, #132]	@ (800e2b4 <TIM_OC5_SetConfig+0xdc>)
 800e22e:	4293      	cmp	r3, r2
 800e230:	d023      	beq.n	800e27a <TIM_OC5_SetConfig+0xa2>
 800e232:	687b      	ldr	r3, [r7, #4]
 800e234:	4a20      	ldr	r2, [pc, #128]	@ (800e2b8 <TIM_OC5_SetConfig+0xe0>)
 800e236:	4293      	cmp	r3, r2
 800e238:	d01f      	beq.n	800e27a <TIM_OC5_SetConfig+0xa2>
 800e23a:	687b      	ldr	r3, [r7, #4]
 800e23c:	4a1f      	ldr	r2, [pc, #124]	@ (800e2bc <TIM_OC5_SetConfig+0xe4>)
 800e23e:	4293      	cmp	r3, r2
 800e240:	d01b      	beq.n	800e27a <TIM_OC5_SetConfig+0xa2>
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	4a1e      	ldr	r2, [pc, #120]	@ (800e2c0 <TIM_OC5_SetConfig+0xe8>)
 800e246:	4293      	cmp	r3, r2
 800e248:	d017      	beq.n	800e27a <TIM_OC5_SetConfig+0xa2>
 800e24a:	687b      	ldr	r3, [r7, #4]
 800e24c:	4a1d      	ldr	r2, [pc, #116]	@ (800e2c4 <TIM_OC5_SetConfig+0xec>)
 800e24e:	4293      	cmp	r3, r2
 800e250:	d013      	beq.n	800e27a <TIM_OC5_SetConfig+0xa2>
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	4a1c      	ldr	r2, [pc, #112]	@ (800e2c8 <TIM_OC5_SetConfig+0xf0>)
 800e256:	4293      	cmp	r3, r2
 800e258:	d00f      	beq.n	800e27a <TIM_OC5_SetConfig+0xa2>
 800e25a:	687b      	ldr	r3, [r7, #4]
 800e25c:	4a1b      	ldr	r2, [pc, #108]	@ (800e2cc <TIM_OC5_SetConfig+0xf4>)
 800e25e:	4293      	cmp	r3, r2
 800e260:	d00b      	beq.n	800e27a <TIM_OC5_SetConfig+0xa2>
 800e262:	687b      	ldr	r3, [r7, #4]
 800e264:	4a1a      	ldr	r2, [pc, #104]	@ (800e2d0 <TIM_OC5_SetConfig+0xf8>)
 800e266:	4293      	cmp	r3, r2
 800e268:	d007      	beq.n	800e27a <TIM_OC5_SetConfig+0xa2>
 800e26a:	687b      	ldr	r3, [r7, #4]
 800e26c:	4a19      	ldr	r2, [pc, #100]	@ (800e2d4 <TIM_OC5_SetConfig+0xfc>)
 800e26e:	4293      	cmp	r3, r2
 800e270:	d003      	beq.n	800e27a <TIM_OC5_SetConfig+0xa2>
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	4a18      	ldr	r2, [pc, #96]	@ (800e2d8 <TIM_OC5_SetConfig+0x100>)
 800e276:	4293      	cmp	r3, r2
 800e278:	d109      	bne.n	800e28e <TIM_OC5_SetConfig+0xb6>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800e27a:	697b      	ldr	r3, [r7, #20]
 800e27c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e280:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800e282:	683b      	ldr	r3, [r7, #0]
 800e284:	695b      	ldr	r3, [r3, #20]
 800e286:	021b      	lsls	r3, r3, #8
 800e288:	697a      	ldr	r2, [r7, #20]
 800e28a:	4313      	orrs	r3, r2
 800e28c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e28e:	687b      	ldr	r3, [r7, #4]
 800e290:	697a      	ldr	r2, [r7, #20]
 800e292:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	68fa      	ldr	r2, [r7, #12]
 800e298:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800e29a:	683b      	ldr	r3, [r7, #0]
 800e29c:	685a      	ldr	r2, [r3, #4]
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e2a2:	687b      	ldr	r3, [r7, #4]
 800e2a4:	693a      	ldr	r2, [r7, #16]
 800e2a6:	621a      	str	r2, [r3, #32]
}
 800e2a8:	bf00      	nop
 800e2aa:	371c      	adds	r7, #28
 800e2ac:	46bd      	mov	sp, r7
 800e2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2b2:	4770      	bx	lr
 800e2b4:	40012c00 	.word	0x40012c00
 800e2b8:	50012c00 	.word	0x50012c00
 800e2bc:	40013400 	.word	0x40013400
 800e2c0:	50013400 	.word	0x50013400
 800e2c4:	40014000 	.word	0x40014000
 800e2c8:	50014000 	.word	0x50014000
 800e2cc:	40014400 	.word	0x40014400
 800e2d0:	50014400 	.word	0x50014400
 800e2d4:	40014800 	.word	0x40014800
 800e2d8:	50014800 	.word	0x50014800

0800e2dc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800e2dc:	b480      	push	{r7}
 800e2de:	b087      	sub	sp, #28
 800e2e0:	af00      	add	r7, sp, #0
 800e2e2:	6078      	str	r0, [r7, #4]
 800e2e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e2e6:	687b      	ldr	r3, [r7, #4]
 800e2e8:	6a1b      	ldr	r3, [r3, #32]
 800e2ea:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800e2ec:	687b      	ldr	r3, [r7, #4]
 800e2ee:	6a1b      	ldr	r3, [r3, #32]
 800e2f0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e2f8:	687b      	ldr	r3, [r7, #4]
 800e2fa:	685b      	ldr	r3, [r3, #4]
 800e2fc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e2fe:	687b      	ldr	r3, [r7, #4]
 800e300:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e302:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800e304:	68fb      	ldr	r3, [r7, #12]
 800e306:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e30a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e30e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e310:	683b      	ldr	r3, [r7, #0]
 800e312:	681b      	ldr	r3, [r3, #0]
 800e314:	021b      	lsls	r3, r3, #8
 800e316:	68fa      	ldr	r2, [r7, #12]
 800e318:	4313      	orrs	r3, r2
 800e31a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800e31c:	693b      	ldr	r3, [r7, #16]
 800e31e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800e322:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800e324:	683b      	ldr	r3, [r7, #0]
 800e326:	689b      	ldr	r3, [r3, #8]
 800e328:	051b      	lsls	r3, r3, #20
 800e32a:	693a      	ldr	r2, [r7, #16]
 800e32c:	4313      	orrs	r3, r2
 800e32e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e330:	687b      	ldr	r3, [r7, #4]
 800e332:	4a22      	ldr	r2, [pc, #136]	@ (800e3bc <TIM_OC6_SetConfig+0xe0>)
 800e334:	4293      	cmp	r3, r2
 800e336:	d023      	beq.n	800e380 <TIM_OC6_SetConfig+0xa4>
 800e338:	687b      	ldr	r3, [r7, #4]
 800e33a:	4a21      	ldr	r2, [pc, #132]	@ (800e3c0 <TIM_OC6_SetConfig+0xe4>)
 800e33c:	4293      	cmp	r3, r2
 800e33e:	d01f      	beq.n	800e380 <TIM_OC6_SetConfig+0xa4>
 800e340:	687b      	ldr	r3, [r7, #4]
 800e342:	4a20      	ldr	r2, [pc, #128]	@ (800e3c4 <TIM_OC6_SetConfig+0xe8>)
 800e344:	4293      	cmp	r3, r2
 800e346:	d01b      	beq.n	800e380 <TIM_OC6_SetConfig+0xa4>
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	4a1f      	ldr	r2, [pc, #124]	@ (800e3c8 <TIM_OC6_SetConfig+0xec>)
 800e34c:	4293      	cmp	r3, r2
 800e34e:	d017      	beq.n	800e380 <TIM_OC6_SetConfig+0xa4>
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	4a1e      	ldr	r2, [pc, #120]	@ (800e3cc <TIM_OC6_SetConfig+0xf0>)
 800e354:	4293      	cmp	r3, r2
 800e356:	d013      	beq.n	800e380 <TIM_OC6_SetConfig+0xa4>
 800e358:	687b      	ldr	r3, [r7, #4]
 800e35a:	4a1d      	ldr	r2, [pc, #116]	@ (800e3d0 <TIM_OC6_SetConfig+0xf4>)
 800e35c:	4293      	cmp	r3, r2
 800e35e:	d00f      	beq.n	800e380 <TIM_OC6_SetConfig+0xa4>
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	4a1c      	ldr	r2, [pc, #112]	@ (800e3d4 <TIM_OC6_SetConfig+0xf8>)
 800e364:	4293      	cmp	r3, r2
 800e366:	d00b      	beq.n	800e380 <TIM_OC6_SetConfig+0xa4>
 800e368:	687b      	ldr	r3, [r7, #4]
 800e36a:	4a1b      	ldr	r2, [pc, #108]	@ (800e3d8 <TIM_OC6_SetConfig+0xfc>)
 800e36c:	4293      	cmp	r3, r2
 800e36e:	d007      	beq.n	800e380 <TIM_OC6_SetConfig+0xa4>
 800e370:	687b      	ldr	r3, [r7, #4]
 800e372:	4a1a      	ldr	r2, [pc, #104]	@ (800e3dc <TIM_OC6_SetConfig+0x100>)
 800e374:	4293      	cmp	r3, r2
 800e376:	d003      	beq.n	800e380 <TIM_OC6_SetConfig+0xa4>
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	4a19      	ldr	r2, [pc, #100]	@ (800e3e0 <TIM_OC6_SetConfig+0x104>)
 800e37c:	4293      	cmp	r3, r2
 800e37e:	d109      	bne.n	800e394 <TIM_OC6_SetConfig+0xb8>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800e380:	697b      	ldr	r3, [r7, #20]
 800e382:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800e386:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800e388:	683b      	ldr	r3, [r7, #0]
 800e38a:	695b      	ldr	r3, [r3, #20]
 800e38c:	029b      	lsls	r3, r3, #10
 800e38e:	697a      	ldr	r2, [r7, #20]
 800e390:	4313      	orrs	r3, r2
 800e392:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	697a      	ldr	r2, [r7, #20]
 800e398:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e39a:	687b      	ldr	r3, [r7, #4]
 800e39c:	68fa      	ldr	r2, [r7, #12]
 800e39e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800e3a0:	683b      	ldr	r3, [r7, #0]
 800e3a2:	685a      	ldr	r2, [r3, #4]
 800e3a4:	687b      	ldr	r3, [r7, #4]
 800e3a6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	693a      	ldr	r2, [r7, #16]
 800e3ac:	621a      	str	r2, [r3, #32]
}
 800e3ae:	bf00      	nop
 800e3b0:	371c      	adds	r7, #28
 800e3b2:	46bd      	mov	sp, r7
 800e3b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3b8:	4770      	bx	lr
 800e3ba:	bf00      	nop
 800e3bc:	40012c00 	.word	0x40012c00
 800e3c0:	50012c00 	.word	0x50012c00
 800e3c4:	40013400 	.word	0x40013400
 800e3c8:	50013400 	.word	0x50013400
 800e3cc:	40014000 	.word	0x40014000
 800e3d0:	50014000 	.word	0x50014000
 800e3d4:	40014400 	.word	0x40014400
 800e3d8:	50014400 	.word	0x50014400
 800e3dc:	40014800 	.word	0x40014800
 800e3e0:	50014800 	.word	0x50014800

0800e3e4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e3e4:	b480      	push	{r7}
 800e3e6:	b087      	sub	sp, #28
 800e3e8:	af00      	add	r7, sp, #0
 800e3ea:	60f8      	str	r0, [r7, #12]
 800e3ec:	60b9      	str	r1, [r7, #8]
 800e3ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800e3f0:	68fb      	ldr	r3, [r7, #12]
 800e3f2:	6a1b      	ldr	r3, [r3, #32]
 800e3f4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e3f6:	68fb      	ldr	r3, [r7, #12]
 800e3f8:	6a1b      	ldr	r3, [r3, #32]
 800e3fa:	f023 0201 	bic.w	r2, r3, #1
 800e3fe:	68fb      	ldr	r3, [r7, #12]
 800e400:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e402:	68fb      	ldr	r3, [r7, #12]
 800e404:	699b      	ldr	r3, [r3, #24]
 800e406:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800e408:	693b      	ldr	r3, [r7, #16]
 800e40a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e40e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800e410:	687b      	ldr	r3, [r7, #4]
 800e412:	011b      	lsls	r3, r3, #4
 800e414:	693a      	ldr	r2, [r7, #16]
 800e416:	4313      	orrs	r3, r2
 800e418:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800e41a:	697b      	ldr	r3, [r7, #20]
 800e41c:	f023 030a 	bic.w	r3, r3, #10
 800e420:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800e422:	697a      	ldr	r2, [r7, #20]
 800e424:	68bb      	ldr	r3, [r7, #8]
 800e426:	4313      	orrs	r3, r2
 800e428:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800e42a:	68fb      	ldr	r3, [r7, #12]
 800e42c:	693a      	ldr	r2, [r7, #16]
 800e42e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e430:	68fb      	ldr	r3, [r7, #12]
 800e432:	697a      	ldr	r2, [r7, #20]
 800e434:	621a      	str	r2, [r3, #32]
}
 800e436:	bf00      	nop
 800e438:	371c      	adds	r7, #28
 800e43a:	46bd      	mov	sp, r7
 800e43c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e440:	4770      	bx	lr

0800e442 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e442:	b480      	push	{r7}
 800e444:	b087      	sub	sp, #28
 800e446:	af00      	add	r7, sp, #0
 800e448:	60f8      	str	r0, [r7, #12]
 800e44a:	60b9      	str	r1, [r7, #8]
 800e44c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800e44e:	68fb      	ldr	r3, [r7, #12]
 800e450:	6a1b      	ldr	r3, [r3, #32]
 800e452:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e454:	68fb      	ldr	r3, [r7, #12]
 800e456:	6a1b      	ldr	r3, [r3, #32]
 800e458:	f023 0210 	bic.w	r2, r3, #16
 800e45c:	68fb      	ldr	r3, [r7, #12]
 800e45e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e460:	68fb      	ldr	r3, [r7, #12]
 800e462:	699b      	ldr	r3, [r3, #24]
 800e464:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800e466:	693b      	ldr	r3, [r7, #16]
 800e468:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800e46c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	031b      	lsls	r3, r3, #12
 800e472:	693a      	ldr	r2, [r7, #16]
 800e474:	4313      	orrs	r3, r2
 800e476:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800e478:	697b      	ldr	r3, [r7, #20]
 800e47a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800e47e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800e480:	68bb      	ldr	r3, [r7, #8]
 800e482:	011b      	lsls	r3, r3, #4
 800e484:	697a      	ldr	r2, [r7, #20]
 800e486:	4313      	orrs	r3, r2
 800e488:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800e48a:	68fb      	ldr	r3, [r7, #12]
 800e48c:	693a      	ldr	r2, [r7, #16]
 800e48e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e490:	68fb      	ldr	r3, [r7, #12]
 800e492:	697a      	ldr	r2, [r7, #20]
 800e494:	621a      	str	r2, [r3, #32]
}
 800e496:	bf00      	nop
 800e498:	371c      	adds	r7, #28
 800e49a:	46bd      	mov	sp, r7
 800e49c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4a0:	4770      	bx	lr

0800e4a2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800e4a2:	b480      	push	{r7}
 800e4a4:	b085      	sub	sp, #20
 800e4a6:	af00      	add	r7, sp, #0
 800e4a8:	6078      	str	r0, [r7, #4]
 800e4aa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800e4ac:	687b      	ldr	r3, [r7, #4]
 800e4ae:	689b      	ldr	r3, [r3, #8]
 800e4b0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800e4b2:	68fb      	ldr	r3, [r7, #12]
 800e4b4:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800e4b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e4bc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800e4be:	683a      	ldr	r2, [r7, #0]
 800e4c0:	68fb      	ldr	r3, [r7, #12]
 800e4c2:	4313      	orrs	r3, r2
 800e4c4:	f043 0307 	orr.w	r3, r3, #7
 800e4c8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e4ca:	687b      	ldr	r3, [r7, #4]
 800e4cc:	68fa      	ldr	r2, [r7, #12]
 800e4ce:	609a      	str	r2, [r3, #8]
}
 800e4d0:	bf00      	nop
 800e4d2:	3714      	adds	r7, #20
 800e4d4:	46bd      	mov	sp, r7
 800e4d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4da:	4770      	bx	lr

0800e4dc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800e4dc:	b480      	push	{r7}
 800e4de:	b087      	sub	sp, #28
 800e4e0:	af00      	add	r7, sp, #0
 800e4e2:	60f8      	str	r0, [r7, #12]
 800e4e4:	60b9      	str	r1, [r7, #8]
 800e4e6:	607a      	str	r2, [r7, #4]
 800e4e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800e4ea:	68fb      	ldr	r3, [r7, #12]
 800e4ec:	689b      	ldr	r3, [r3, #8]
 800e4ee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e4f0:	697b      	ldr	r3, [r7, #20]
 800e4f2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800e4f6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800e4f8:	683b      	ldr	r3, [r7, #0]
 800e4fa:	021a      	lsls	r2, r3, #8
 800e4fc:	687b      	ldr	r3, [r7, #4]
 800e4fe:	431a      	orrs	r2, r3
 800e500:	68bb      	ldr	r3, [r7, #8]
 800e502:	4313      	orrs	r3, r2
 800e504:	697a      	ldr	r2, [r7, #20]
 800e506:	4313      	orrs	r3, r2
 800e508:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e50a:	68fb      	ldr	r3, [r7, #12]
 800e50c:	697a      	ldr	r2, [r7, #20]
 800e50e:	609a      	str	r2, [r3, #8]
}
 800e510:	bf00      	nop
 800e512:	371c      	adds	r7, #28
 800e514:	46bd      	mov	sp, r7
 800e516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e51a:	4770      	bx	lr

0800e51c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800e51c:	b480      	push	{r7}
 800e51e:	b087      	sub	sp, #28
 800e520:	af00      	add	r7, sp, #0
 800e522:	60f8      	str	r0, [r7, #12]
 800e524:	60b9      	str	r1, [r7, #8]
 800e526:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800e528:	68bb      	ldr	r3, [r7, #8]
 800e52a:	f003 031f 	and.w	r3, r3, #31
 800e52e:	2201      	movs	r2, #1
 800e530:	fa02 f303 	lsl.w	r3, r2, r3
 800e534:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800e536:	68fb      	ldr	r3, [r7, #12]
 800e538:	6a1a      	ldr	r2, [r3, #32]
 800e53a:	697b      	ldr	r3, [r7, #20]
 800e53c:	43db      	mvns	r3, r3
 800e53e:	401a      	ands	r2, r3
 800e540:	68fb      	ldr	r3, [r7, #12]
 800e542:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800e544:	68fb      	ldr	r3, [r7, #12]
 800e546:	6a1a      	ldr	r2, [r3, #32]
 800e548:	68bb      	ldr	r3, [r7, #8]
 800e54a:	f003 031f 	and.w	r3, r3, #31
 800e54e:	6879      	ldr	r1, [r7, #4]
 800e550:	fa01 f303 	lsl.w	r3, r1, r3
 800e554:	431a      	orrs	r2, r3
 800e556:	68fb      	ldr	r3, [r7, #12]
 800e558:	621a      	str	r2, [r3, #32]
}
 800e55a:	bf00      	nop
 800e55c:	371c      	adds	r7, #28
 800e55e:	46bd      	mov	sp, r7
 800e560:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e564:	4770      	bx	lr
	...

0800e568 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800e568:	b480      	push	{r7}
 800e56a:	b085      	sub	sp, #20
 800e56c:	af00      	add	r7, sp, #0
 800e56e:	6078      	str	r0, [r7, #4]
 800e570:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800e572:	687b      	ldr	r3, [r7, #4]
 800e574:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e578:	2b01      	cmp	r3, #1
 800e57a:	d101      	bne.n	800e580 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800e57c:	2302      	movs	r3, #2
 800e57e:	e0a1      	b.n	800e6c4 <HAL_TIMEx_MasterConfigSynchronization+0x15c>
 800e580:	687b      	ldr	r3, [r7, #4]
 800e582:	2201      	movs	r2, #1
 800e584:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e588:	687b      	ldr	r3, [r7, #4]
 800e58a:	2202      	movs	r2, #2
 800e58c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800e590:	687b      	ldr	r3, [r7, #4]
 800e592:	681b      	ldr	r3, [r3, #0]
 800e594:	685b      	ldr	r3, [r3, #4]
 800e596:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e598:	687b      	ldr	r3, [r7, #4]
 800e59a:	681b      	ldr	r3, [r3, #0]
 800e59c:	689b      	ldr	r3, [r3, #8]
 800e59e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800e5a0:	687b      	ldr	r3, [r7, #4]
 800e5a2:	681b      	ldr	r3, [r3, #0]
 800e5a4:	4a4a      	ldr	r2, [pc, #296]	@ (800e6d0 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800e5a6:	4293      	cmp	r3, r2
 800e5a8:	d00e      	beq.n	800e5c8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	681b      	ldr	r3, [r3, #0]
 800e5ae:	4a49      	ldr	r2, [pc, #292]	@ (800e6d4 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800e5b0:	4293      	cmp	r3, r2
 800e5b2:	d009      	beq.n	800e5c8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800e5b4:	687b      	ldr	r3, [r7, #4]
 800e5b6:	681b      	ldr	r3, [r3, #0]
 800e5b8:	4a47      	ldr	r2, [pc, #284]	@ (800e6d8 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800e5ba:	4293      	cmp	r3, r2
 800e5bc:	d004      	beq.n	800e5c8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800e5be:	687b      	ldr	r3, [r7, #4]
 800e5c0:	681b      	ldr	r3, [r3, #0]
 800e5c2:	4a46      	ldr	r2, [pc, #280]	@ (800e6dc <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800e5c4:	4293      	cmp	r3, r2
 800e5c6:	d108      	bne.n	800e5da <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800e5c8:	68fb      	ldr	r3, [r7, #12]
 800e5ca:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800e5ce:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800e5d0:	683b      	ldr	r3, [r7, #0]
 800e5d2:	685b      	ldr	r3, [r3, #4]
 800e5d4:	68fa      	ldr	r2, [r7, #12]
 800e5d6:	4313      	orrs	r3, r2
 800e5d8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800e5da:	68fb      	ldr	r3, [r7, #12]
 800e5dc:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800e5e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e5e4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e5e6:	683b      	ldr	r3, [r7, #0]
 800e5e8:	681b      	ldr	r3, [r3, #0]
 800e5ea:	68fa      	ldr	r2, [r7, #12]
 800e5ec:	4313      	orrs	r3, r2
 800e5ee:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800e5f0:	687b      	ldr	r3, [r7, #4]
 800e5f2:	681b      	ldr	r3, [r3, #0]
 800e5f4:	68fa      	ldr	r2, [r7, #12]
 800e5f6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	681b      	ldr	r3, [r3, #0]
 800e5fc:	4a34      	ldr	r2, [pc, #208]	@ (800e6d0 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800e5fe:	4293      	cmp	r3, r2
 800e600:	d04a      	beq.n	800e698 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800e602:	687b      	ldr	r3, [r7, #4]
 800e604:	681b      	ldr	r3, [r3, #0]
 800e606:	4a33      	ldr	r2, [pc, #204]	@ (800e6d4 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800e608:	4293      	cmp	r3, r2
 800e60a:	d045      	beq.n	800e698 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	681b      	ldr	r3, [r3, #0]
 800e610:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e614:	d040      	beq.n	800e698 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800e616:	687b      	ldr	r3, [r7, #4]
 800e618:	681b      	ldr	r3, [r3, #0]
 800e61a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800e61e:	d03b      	beq.n	800e698 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800e620:	687b      	ldr	r3, [r7, #4]
 800e622:	681b      	ldr	r3, [r3, #0]
 800e624:	4a2e      	ldr	r2, [pc, #184]	@ (800e6e0 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 800e626:	4293      	cmp	r3, r2
 800e628:	d036      	beq.n	800e698 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	681b      	ldr	r3, [r3, #0]
 800e62e:	4a2d      	ldr	r2, [pc, #180]	@ (800e6e4 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 800e630:	4293      	cmp	r3, r2
 800e632:	d031      	beq.n	800e698 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	681b      	ldr	r3, [r3, #0]
 800e638:	4a2b      	ldr	r2, [pc, #172]	@ (800e6e8 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 800e63a:	4293      	cmp	r3, r2
 800e63c:	d02c      	beq.n	800e698 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800e63e:	687b      	ldr	r3, [r7, #4]
 800e640:	681b      	ldr	r3, [r3, #0]
 800e642:	4a2a      	ldr	r2, [pc, #168]	@ (800e6ec <HAL_TIMEx_MasterConfigSynchronization+0x184>)
 800e644:	4293      	cmp	r3, r2
 800e646:	d027      	beq.n	800e698 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	681b      	ldr	r3, [r3, #0]
 800e64c:	4a28      	ldr	r2, [pc, #160]	@ (800e6f0 <HAL_TIMEx_MasterConfigSynchronization+0x188>)
 800e64e:	4293      	cmp	r3, r2
 800e650:	d022      	beq.n	800e698 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800e652:	687b      	ldr	r3, [r7, #4]
 800e654:	681b      	ldr	r3, [r3, #0]
 800e656:	4a27      	ldr	r2, [pc, #156]	@ (800e6f4 <HAL_TIMEx_MasterConfigSynchronization+0x18c>)
 800e658:	4293      	cmp	r3, r2
 800e65a:	d01d      	beq.n	800e698 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800e65c:	687b      	ldr	r3, [r7, #4]
 800e65e:	681b      	ldr	r3, [r3, #0]
 800e660:	4a1d      	ldr	r2, [pc, #116]	@ (800e6d8 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800e662:	4293      	cmp	r3, r2
 800e664:	d018      	beq.n	800e698 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800e666:	687b      	ldr	r3, [r7, #4]
 800e668:	681b      	ldr	r3, [r3, #0]
 800e66a:	4a1c      	ldr	r2, [pc, #112]	@ (800e6dc <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800e66c:	4293      	cmp	r3, r2
 800e66e:	d013      	beq.n	800e698 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800e670:	687b      	ldr	r3, [r7, #4]
 800e672:	681b      	ldr	r3, [r3, #0]
 800e674:	4a20      	ldr	r2, [pc, #128]	@ (800e6f8 <HAL_TIMEx_MasterConfigSynchronization+0x190>)
 800e676:	4293      	cmp	r3, r2
 800e678:	d00e      	beq.n	800e698 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800e67a:	687b      	ldr	r3, [r7, #4]
 800e67c:	681b      	ldr	r3, [r3, #0]
 800e67e:	4a1f      	ldr	r2, [pc, #124]	@ (800e6fc <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 800e680:	4293      	cmp	r3, r2
 800e682:	d009      	beq.n	800e698 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	681b      	ldr	r3, [r3, #0]
 800e688:	4a1d      	ldr	r2, [pc, #116]	@ (800e700 <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 800e68a:	4293      	cmp	r3, r2
 800e68c:	d004      	beq.n	800e698 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800e68e:	687b      	ldr	r3, [r7, #4]
 800e690:	681b      	ldr	r3, [r3, #0]
 800e692:	4a1c      	ldr	r2, [pc, #112]	@ (800e704 <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 800e694:	4293      	cmp	r3, r2
 800e696:	d10c      	bne.n	800e6b2 <HAL_TIMEx_MasterConfigSynchronization+0x14a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800e698:	68bb      	ldr	r3, [r7, #8]
 800e69a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e69e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800e6a0:	683b      	ldr	r3, [r7, #0]
 800e6a2:	689b      	ldr	r3, [r3, #8]
 800e6a4:	68ba      	ldr	r2, [r7, #8]
 800e6a6:	4313      	orrs	r3, r2
 800e6a8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	681b      	ldr	r3, [r3, #0]
 800e6ae:	68ba      	ldr	r2, [r7, #8]
 800e6b0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800e6b2:	687b      	ldr	r3, [r7, #4]
 800e6b4:	2201      	movs	r2, #1
 800e6b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e6ba:	687b      	ldr	r3, [r7, #4]
 800e6bc:	2200      	movs	r2, #0
 800e6be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800e6c2:	2300      	movs	r3, #0
}
 800e6c4:	4618      	mov	r0, r3
 800e6c6:	3714      	adds	r7, #20
 800e6c8:	46bd      	mov	sp, r7
 800e6ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6ce:	4770      	bx	lr
 800e6d0:	40012c00 	.word	0x40012c00
 800e6d4:	50012c00 	.word	0x50012c00
 800e6d8:	40013400 	.word	0x40013400
 800e6dc:	50013400 	.word	0x50013400
 800e6e0:	40000400 	.word	0x40000400
 800e6e4:	50000400 	.word	0x50000400
 800e6e8:	40000800 	.word	0x40000800
 800e6ec:	50000800 	.word	0x50000800
 800e6f0:	40000c00 	.word	0x40000c00
 800e6f4:	50000c00 	.word	0x50000c00
 800e6f8:	40001800 	.word	0x40001800
 800e6fc:	50001800 	.word	0x50001800
 800e700:	40014000 	.word	0x40014000
 800e704:	50014000 	.word	0x50014000

0800e708 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800e708:	b480      	push	{r7}
 800e70a:	b083      	sub	sp, #12
 800e70c:	af00      	add	r7, sp, #0
 800e70e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800e710:	bf00      	nop
 800e712:	370c      	adds	r7, #12
 800e714:	46bd      	mov	sp, r7
 800e716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e71a:	4770      	bx	lr

0800e71c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800e71c:	b480      	push	{r7}
 800e71e:	b083      	sub	sp, #12
 800e720:	af00      	add	r7, sp, #0
 800e722:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800e724:	bf00      	nop
 800e726:	370c      	adds	r7, #12
 800e728:	46bd      	mov	sp, r7
 800e72a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e72e:	4770      	bx	lr

0800e730 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800e730:	b480      	push	{r7}
 800e732:	b083      	sub	sp, #12
 800e734:	af00      	add	r7, sp, #0
 800e736:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800e738:	bf00      	nop
 800e73a:	370c      	adds	r7, #12
 800e73c:	46bd      	mov	sp, r7
 800e73e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e742:	4770      	bx	lr

0800e744 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800e744:	b480      	push	{r7}
 800e746:	b083      	sub	sp, #12
 800e748:	af00      	add	r7, sp, #0
 800e74a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800e74c:	bf00      	nop
 800e74e:	370c      	adds	r7, #12
 800e750:	46bd      	mov	sp, r7
 800e752:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e756:	4770      	bx	lr

0800e758 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800e758:	b480      	push	{r7}
 800e75a:	b083      	sub	sp, #12
 800e75c:	af00      	add	r7, sp, #0
 800e75e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800e760:	bf00      	nop
 800e762:	370c      	adds	r7, #12
 800e764:	46bd      	mov	sp, r7
 800e766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e76a:	4770      	bx	lr

0800e76c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800e76c:	b480      	push	{r7}
 800e76e:	b083      	sub	sp, #12
 800e770:	af00      	add	r7, sp, #0
 800e772:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800e774:	bf00      	nop
 800e776:	370c      	adds	r7, #12
 800e778:	46bd      	mov	sp, r7
 800e77a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e77e:	4770      	bx	lr

0800e780 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800e780:	b480      	push	{r7}
 800e782:	b083      	sub	sp, #12
 800e784:	af00      	add	r7, sp, #0
 800e786:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800e788:	bf00      	nop
 800e78a:	370c      	adds	r7, #12
 800e78c:	46bd      	mov	sp, r7
 800e78e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e792:	4770      	bx	lr

0800e794 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800e794:	b580      	push	{r7, lr}
 800e796:	b082      	sub	sp, #8
 800e798:	af00      	add	r7, sp, #0
 800e79a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800e79c:	687b      	ldr	r3, [r7, #4]
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	d101      	bne.n	800e7a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800e7a2:	2301      	movs	r3, #1
 800e7a4:	e042      	b.n	800e82c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e7ac:	2b00      	cmp	r3, #0
 800e7ae:	d106      	bne.n	800e7be <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800e7b0:	687b      	ldr	r3, [r7, #4]
 800e7b2:	2200      	movs	r2, #0
 800e7b4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800e7b8:	6878      	ldr	r0, [r7, #4]
 800e7ba:	f7f5 f8ab 	bl	8003914 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800e7be:	687b      	ldr	r3, [r7, #4]
 800e7c0:	2224      	movs	r2, #36	@ 0x24
 800e7c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	681b      	ldr	r3, [r3, #0]
 800e7ca:	681a      	ldr	r2, [r3, #0]
 800e7cc:	687b      	ldr	r3, [r7, #4]
 800e7ce:	681b      	ldr	r3, [r3, #0]
 800e7d0:	f022 0201 	bic.w	r2, r2, #1
 800e7d4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800e7d6:	687b      	ldr	r3, [r7, #4]
 800e7d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e7da:	2b00      	cmp	r3, #0
 800e7dc:	d002      	beq.n	800e7e4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800e7de:	6878      	ldr	r0, [r7, #4]
 800e7e0:	f000 fe4e 	bl	800f480 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800e7e4:	6878      	ldr	r0, [r7, #4]
 800e7e6:	f000 fc5d 	bl	800f0a4 <UART_SetConfig>
 800e7ea:	4603      	mov	r3, r0
 800e7ec:	2b01      	cmp	r3, #1
 800e7ee:	d101      	bne.n	800e7f4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800e7f0:	2301      	movs	r3, #1
 800e7f2:	e01b      	b.n	800e82c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	681b      	ldr	r3, [r3, #0]
 800e7f8:	685a      	ldr	r2, [r3, #4]
 800e7fa:	687b      	ldr	r3, [r7, #4]
 800e7fc:	681b      	ldr	r3, [r3, #0]
 800e7fe:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800e802:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	681b      	ldr	r3, [r3, #0]
 800e808:	689a      	ldr	r2, [r3, #8]
 800e80a:	687b      	ldr	r3, [r7, #4]
 800e80c:	681b      	ldr	r3, [r3, #0]
 800e80e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800e812:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800e814:	687b      	ldr	r3, [r7, #4]
 800e816:	681b      	ldr	r3, [r3, #0]
 800e818:	681a      	ldr	r2, [r3, #0]
 800e81a:	687b      	ldr	r3, [r7, #4]
 800e81c:	681b      	ldr	r3, [r3, #0]
 800e81e:	f042 0201 	orr.w	r2, r2, #1
 800e822:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800e824:	6878      	ldr	r0, [r7, #4]
 800e826:	f000 fecd 	bl	800f5c4 <UART_CheckIdleState>
 800e82a:	4603      	mov	r3, r0
}
 800e82c:	4618      	mov	r0, r3
 800e82e:	3708      	adds	r7, #8
 800e830:	46bd      	mov	sp, r7
 800e832:	bd80      	pop	{r7, pc}

0800e834 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e834:	b580      	push	{r7, lr}
 800e836:	b08a      	sub	sp, #40	@ 0x28
 800e838:	af00      	add	r7, sp, #0
 800e83a:	60f8      	str	r0, [r7, #12]
 800e83c:	60b9      	str	r1, [r7, #8]
 800e83e:	4613      	mov	r3, r2
 800e840:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800e842:	68fb      	ldr	r3, [r7, #12]
 800e844:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e848:	2b20      	cmp	r3, #32
 800e84a:	d14b      	bne.n	800e8e4 <HAL_UART_Receive_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 800e84c:	68bb      	ldr	r3, [r7, #8]
 800e84e:	2b00      	cmp	r3, #0
 800e850:	d002      	beq.n	800e858 <HAL_UART_Receive_IT+0x24>
 800e852:	88fb      	ldrh	r3, [r7, #6]
 800e854:	2b00      	cmp	r3, #0
 800e856:	d101      	bne.n	800e85c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800e858:	2301      	movs	r3, #1
 800e85a:	e044      	b.n	800e8e6 <HAL_UART_Receive_IT+0xb2>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e85c:	68fb      	ldr	r3, [r7, #12]
 800e85e:	2200      	movs	r2, #0
 800e860:	66da      	str	r2, [r3, #108]	@ 0x6c

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Rx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e862:	68fb      	ldr	r3, [r7, #12]
 800e864:	681b      	ldr	r3, [r3, #0]
 800e866:	689b      	ldr	r3, [r3, #8]
 800e868:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e86c:	2b40      	cmp	r3, #64	@ 0x40
 800e86e:	d107      	bne.n	800e880 <HAL_UART_Receive_IT+0x4c>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e870:	68fb      	ldr	r3, [r7, #12]
 800e872:	681b      	ldr	r3, [r3, #0]
 800e874:	689a      	ldr	r2, [r3, #8]
 800e876:	68fb      	ldr	r3, [r7, #12]
 800e878:	681b      	ldr	r3, [r3, #0]
 800e87a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e87e:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e880:	68fb      	ldr	r3, [r7, #12]
 800e882:	681b      	ldr	r3, [r3, #0]
 800e884:	4a1a      	ldr	r2, [pc, #104]	@ (800e8f0 <HAL_UART_Receive_IT+0xbc>)
 800e886:	4293      	cmp	r3, r2
 800e888:	d024      	beq.n	800e8d4 <HAL_UART_Receive_IT+0xa0>
 800e88a:	68fb      	ldr	r3, [r7, #12]
 800e88c:	681b      	ldr	r3, [r3, #0]
 800e88e:	4a19      	ldr	r2, [pc, #100]	@ (800e8f4 <HAL_UART_Receive_IT+0xc0>)
 800e890:	4293      	cmp	r3, r2
 800e892:	d01f      	beq.n	800e8d4 <HAL_UART_Receive_IT+0xa0>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800e894:	68fb      	ldr	r3, [r7, #12]
 800e896:	681b      	ldr	r3, [r3, #0]
 800e898:	685b      	ldr	r3, [r3, #4]
 800e89a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e89e:	2b00      	cmp	r3, #0
 800e8a0:	d018      	beq.n	800e8d4 <HAL_UART_Receive_IT+0xa0>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800e8a2:	68fb      	ldr	r3, [r7, #12]
 800e8a4:	681b      	ldr	r3, [r3, #0]
 800e8a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e8a8:	697b      	ldr	r3, [r7, #20]
 800e8aa:	e853 3f00 	ldrex	r3, [r3]
 800e8ae:	613b      	str	r3, [r7, #16]
   return(result);
 800e8b0:	693b      	ldr	r3, [r7, #16]
 800e8b2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800e8b6:	627b      	str	r3, [r7, #36]	@ 0x24
 800e8b8:	68fb      	ldr	r3, [r7, #12]
 800e8ba:	681b      	ldr	r3, [r3, #0]
 800e8bc:	461a      	mov	r2, r3
 800e8be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e8c0:	623b      	str	r3, [r7, #32]
 800e8c2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e8c4:	69f9      	ldr	r1, [r7, #28]
 800e8c6:	6a3a      	ldr	r2, [r7, #32]
 800e8c8:	e841 2300 	strex	r3, r2, [r1]
 800e8cc:	61bb      	str	r3, [r7, #24]
   return(result);
 800e8ce:	69bb      	ldr	r3, [r7, #24]
 800e8d0:	2b00      	cmp	r3, #0
 800e8d2:	d1e6      	bne.n	800e8a2 <HAL_UART_Receive_IT+0x6e>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800e8d4:	88fb      	ldrh	r3, [r7, #6]
 800e8d6:	461a      	mov	r2, r3
 800e8d8:	68b9      	ldr	r1, [r7, #8]
 800e8da:	68f8      	ldr	r0, [r7, #12]
 800e8dc:	f000 ff8a 	bl	800f7f4 <UART_Start_Receive_IT>
 800e8e0:	4603      	mov	r3, r0
 800e8e2:	e000      	b.n	800e8e6 <HAL_UART_Receive_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 800e8e4:	2302      	movs	r3, #2
  }
}
 800e8e6:	4618      	mov	r0, r3
 800e8e8:	3728      	adds	r7, #40	@ 0x28
 800e8ea:	46bd      	mov	sp, r7
 800e8ec:	bd80      	pop	{r7, pc}
 800e8ee:	bf00      	nop
 800e8f0:	44002400 	.word	0x44002400
 800e8f4:	54002400 	.word	0x54002400

0800e8f8 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800e8f8:	b580      	push	{r7, lr}
 800e8fa:	b08c      	sub	sp, #48	@ 0x30
 800e8fc:	af00      	add	r7, sp, #0
 800e8fe:	60f8      	str	r0, [r7, #12]
 800e900:	60b9      	str	r1, [r7, #8]
 800e902:	4613      	mov	r3, r2
 800e904:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;
  uint16_t nbByte = Size;
 800e906:	88fb      	ldrh	r3, [r7, #6]
 800e908:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800e90a:	68fb      	ldr	r3, [r7, #12]
 800e90c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e910:	2b20      	cmp	r3, #32
 800e912:	f040 80ad 	bne.w	800ea70 <HAL_UART_Transmit_DMA+0x178>
  {
    if ((pData == NULL) || (Size == 0U))
 800e916:	68bb      	ldr	r3, [r7, #8]
 800e918:	2b00      	cmp	r3, #0
 800e91a:	d002      	beq.n	800e922 <HAL_UART_Transmit_DMA+0x2a>
 800e91c:	88fb      	ldrh	r3, [r7, #6]
 800e91e:	2b00      	cmp	r3, #0
 800e920:	d101      	bne.n	800e926 <HAL_UART_Transmit_DMA+0x2e>
    {
      return HAL_ERROR;
 800e922:	2301      	movs	r3, #1
 800e924:	e0a5      	b.n	800ea72 <HAL_UART_Transmit_DMA+0x17a>
    }

    huart->pTxBuffPtr  = pData;
 800e926:	68fb      	ldr	r3, [r7, #12]
 800e928:	68ba      	ldr	r2, [r7, #8]
 800e92a:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800e92c:	68fb      	ldr	r3, [r7, #12]
 800e92e:	88fa      	ldrh	r2, [r7, #6]
 800e930:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800e934:	68fb      	ldr	r3, [r7, #12]
 800e936:	88fa      	ldrh	r2, [r7, #6]
 800e938:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e93c:	68fb      	ldr	r3, [r7, #12]
 800e93e:	2200      	movs	r2, #0
 800e940:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800e944:	68fb      	ldr	r3, [r7, #12]
 800e946:	2221      	movs	r2, #33	@ 0x21
 800e948:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800e94c:	68fb      	ldr	r3, [r7, #12]
 800e94e:	681b      	ldr	r3, [r3, #0]
 800e950:	2240      	movs	r2, #64	@ 0x40
 800e952:	621a      	str	r2, [r3, #32]

#endif /* USART_DMAREQUESTS_SW_WA */
    if (huart->hdmatx != NULL)
 800e954:	68fb      	ldr	r3, [r7, #12]
 800e956:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e958:	2b00      	cmp	r3, #0
 800e95a:	d06d      	beq.n	800ea38 <HAL_UART_Transmit_DMA+0x140>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800e95c:	68fb      	ldr	r3, [r7, #12]
 800e95e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e960:	4a46      	ldr	r2, [pc, #280]	@ (800ea7c <HAL_UART_Transmit_DMA+0x184>)
 800e962:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800e964:	68fb      	ldr	r3, [r7, #12]
 800e966:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e968:	4a45      	ldr	r2, [pc, #276]	@ (800ea80 <HAL_UART_Transmit_DMA+0x188>)
 800e96a:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800e96c:	68fb      	ldr	r3, [r7, #12]
 800e96e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e970:	4a44      	ldr	r2, [pc, #272]	@ (800ea84 <HAL_UART_Transmit_DMA+0x18c>)
 800e972:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800e974:	68fb      	ldr	r3, [r7, #12]
 800e976:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e978:	2200      	movs	r2, #0
 800e97a:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
         should be aligned on a u16 frontier, so nbByte should be equal to Size * 2 */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e97c:	68fb      	ldr	r3, [r7, #12]
 800e97e:	689b      	ldr	r3, [r3, #8]
 800e980:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e984:	d106      	bne.n	800e994 <HAL_UART_Transmit_DMA+0x9c>
 800e986:	68fb      	ldr	r3, [r7, #12]
 800e988:	691b      	ldr	r3, [r3, #16]
 800e98a:	2b00      	cmp	r3, #0
 800e98c:	d102      	bne.n	800e994 <HAL_UART_Transmit_DMA+0x9c>
      {
        nbByte = Size * 2U;
 800e98e:	88fb      	ldrh	r3, [r7, #6]
 800e990:	005b      	lsls	r3, r3, #1
 800e992:	85bb      	strh	r3, [r7, #44]	@ 0x2c
      }

      /* Check linked list mode */
      if ((huart->hdmatx->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800e994:	68fb      	ldr	r3, [r7, #12]
 800e996:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e998:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e99a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e99e:	2b00      	cmp	r3, #0
 800e9a0:	d02d      	beq.n	800e9fe <HAL_UART_Transmit_DMA+0x106>
      {
        if ((huart->hdmatx->LinkedListQueue != NULL) && (huart->hdmatx->LinkedListQueue->Head != NULL))
 800e9a2:	68fb      	ldr	r3, [r7, #12]
 800e9a4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e9a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e9a8:	2b00      	cmp	r3, #0
 800e9aa:	d024      	beq.n	800e9f6 <HAL_UART_Transmit_DMA+0xfe>
 800e9ac:	68fb      	ldr	r3, [r7, #12]
 800e9ae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e9b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e9b2:	681b      	ldr	r3, [r3, #0]
 800e9b4:	2b00      	cmp	r3, #0
 800e9b6:	d01e      	beq.n	800e9f6 <HAL_UART_Transmit_DMA+0xfe>
        {
          /* Set DMA data size */
          huart->hdmatx->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = nbByte;
 800e9b8:	68fb      	ldr	r3, [r7, #12]
 800e9ba:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e9bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e9be:	681b      	ldr	r3, [r3, #0]
 800e9c0:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800e9c2:	609a      	str	r2, [r3, #8]

          /* Set DMA source address */
          huart->hdmatx->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = (uint32_t)huart->pTxBuffPtr;
 800e9c4:	68fb      	ldr	r3, [r7, #12]
 800e9c6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800e9c8:	68fb      	ldr	r3, [r7, #12]
 800e9ca:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e9cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e9ce:	681b      	ldr	r3, [r3, #0]
 800e9d0:	60da      	str	r2, [r3, #12]

          /* Set DMA destination address */
          huart->hdmatx->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] =
            (uint32_t)&huart->Instance->TDR;
 800e9d2:	68fb      	ldr	r3, [r7, #12]
 800e9d4:	681b      	ldr	r3, [r3, #0]
 800e9d6:	f103 0228 	add.w	r2, r3, #40	@ 0x28
          huart->hdmatx->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] =
 800e9da:	68fb      	ldr	r3, [r7, #12]
 800e9dc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e9de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e9e0:	681b      	ldr	r3, [r3, #0]
 800e9e2:	611a      	str	r2, [r3, #16]

          /* Enable the UART transmit DMA channel */
          status = HAL_DMAEx_List_Start_IT(huart->hdmatx);
 800e9e4:	68fb      	ldr	r3, [r7, #12]
 800e9e6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e9e8:	4618      	mov	r0, r3
 800e9ea:	f7f7 fc21 	bl	8006230 <HAL_DMAEx_List_Start_IT>
 800e9ee:	4603      	mov	r3, r0
 800e9f0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800e9f4:	e012      	b.n	800ea1c <HAL_UART_Transmit_DMA+0x124>
        }
        else
        {
          /* Update status */
          status = HAL_ERROR;
 800e9f6:	2301      	movs	r3, #1
 800e9f8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800e9fc:	e00e      	b.n	800ea1c <HAL_UART_Transmit_DMA+0x124>
        }
      }
      else
      {
        /* Enable the UART transmit DMA channel */
        status = HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, nbByte);
 800e9fe:	68fb      	ldr	r3, [r7, #12]
 800ea00:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800ea02:	68fb      	ldr	r3, [r7, #12]
 800ea04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ea06:	4619      	mov	r1, r3
 800ea08:	68fb      	ldr	r3, [r7, #12]
 800ea0a:	681b      	ldr	r3, [r3, #0]
 800ea0c:	3328      	adds	r3, #40	@ 0x28
 800ea0e:	461a      	mov	r2, r3
 800ea10:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800ea12:	f7f6 febb 	bl	800578c <HAL_DMA_Start_IT>
 800ea16:	4603      	mov	r3, r0
 800ea18:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }

      if (status != HAL_OK)
 800ea1c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ea20:	2b00      	cmp	r3, #0
 800ea22:	d009      	beq.n	800ea38 <HAL_UART_Transmit_DMA+0x140>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800ea24:	68fb      	ldr	r3, [r7, #12]
 800ea26:	2210      	movs	r2, #16
 800ea28:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800ea2c:	68fb      	ldr	r3, [r7, #12]
 800ea2e:	2220      	movs	r2, #32
 800ea30:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800ea34:	2301      	movs	r3, #1
 800ea36:	e01c      	b.n	800ea72 <HAL_UART_Transmit_DMA+0x17a>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);

#endif /* USART_DMAREQUESTS_SW_WA */
    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ea38:	68fb      	ldr	r3, [r7, #12]
 800ea3a:	681b      	ldr	r3, [r3, #0]
 800ea3c:	3308      	adds	r3, #8
 800ea3e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ea40:	69bb      	ldr	r3, [r7, #24]
 800ea42:	e853 3f00 	ldrex	r3, [r3]
 800ea46:	617b      	str	r3, [r7, #20]
   return(result);
 800ea48:	697b      	ldr	r3, [r7, #20]
 800ea4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ea4e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ea50:	68fb      	ldr	r3, [r7, #12]
 800ea52:	681b      	ldr	r3, [r3, #0]
 800ea54:	3308      	adds	r3, #8
 800ea56:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ea58:	627a      	str	r2, [r7, #36]	@ 0x24
 800ea5a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ea5c:	6a39      	ldr	r1, [r7, #32]
 800ea5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ea60:	e841 2300 	strex	r3, r2, [r1]
 800ea64:	61fb      	str	r3, [r7, #28]
   return(result);
 800ea66:	69fb      	ldr	r3, [r7, #28]
 800ea68:	2b00      	cmp	r3, #0
 800ea6a:	d1e5      	bne.n	800ea38 <HAL_UART_Transmit_DMA+0x140>

    return HAL_OK;
 800ea6c:	2300      	movs	r3, #0
 800ea6e:	e000      	b.n	800ea72 <HAL_UART_Transmit_DMA+0x17a>
  }
  else
  {
    return HAL_BUSY;
 800ea70:	2302      	movs	r3, #2
  }
}
 800ea72:	4618      	mov	r0, r3
 800ea74:	3730      	adds	r7, #48	@ 0x30
 800ea76:	46bd      	mov	sp, r7
 800ea78:	bd80      	pop	{r7, pc}
 800ea7a:	bf00      	nop
 800ea7c:	0800fb87 	.word	0x0800fb87
 800ea80:	0800fbe7 	.word	0x0800fbe7
 800ea84:	0800fc03 	.word	0x0800fc03

0800ea88 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ea88:	b580      	push	{r7, lr}
 800ea8a:	b0ae      	sub	sp, #184	@ 0xb8
 800ea8c:	af00      	add	r7, sp, #0
 800ea8e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800ea90:	687b      	ldr	r3, [r7, #4]
 800ea92:	681b      	ldr	r3, [r3, #0]
 800ea94:	69db      	ldr	r3, [r3, #28]
 800ea96:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ea9a:	687b      	ldr	r3, [r7, #4]
 800ea9c:	681b      	ldr	r3, [r3, #0]
 800ea9e:	681b      	ldr	r3, [r3, #0]
 800eaa0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800eaa4:	687b      	ldr	r3, [r7, #4]
 800eaa6:	681b      	ldr	r3, [r3, #0]
 800eaa8:	689b      	ldr	r3, [r3, #8]
 800eaaa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800eaae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800eab2:	f640 030f 	movw	r3, #2063	@ 0x80f
 800eab6:	4013      	ands	r3, r2
 800eab8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (errorflags == 0U)
 800eabc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800eac0:	2b00      	cmp	r3, #0
 800eac2:	d11b      	bne.n	800eafc <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800eac4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800eac8:	f003 0320 	and.w	r3, r3, #32
 800eacc:	2b00      	cmp	r3, #0
 800eace:	d015      	beq.n	800eafc <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ead0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800ead4:	f003 0320 	and.w	r3, r3, #32
 800ead8:	2b00      	cmp	r3, #0
 800eada:	d105      	bne.n	800eae8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800eadc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eae0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800eae4:	2b00      	cmp	r3, #0
 800eae6:	d009      	beq.n	800eafc <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800eae8:	687b      	ldr	r3, [r7, #4]
 800eaea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800eaec:	2b00      	cmp	r3, #0
 800eaee:	f000 82ac 	beq.w	800f04a <HAL_UART_IRQHandler+0x5c2>
      {
        huart->RxISR(huart);
 800eaf2:	687b      	ldr	r3, [r7, #4]
 800eaf4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800eaf6:	6878      	ldr	r0, [r7, #4]
 800eaf8:	4798      	blx	r3
      }
      return;
 800eafa:	e2a6      	b.n	800f04a <HAL_UART_IRQHandler+0x5c2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800eafc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800eb00:	2b00      	cmp	r3, #0
 800eb02:	f000 80fd 	beq.w	800ed00 <HAL_UART_IRQHandler+0x278>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800eb06:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800eb0a:	4b7a      	ldr	r3, [pc, #488]	@ (800ecf4 <HAL_UART_IRQHandler+0x26c>)
 800eb0c:	4013      	ands	r3, r2
 800eb0e:	2b00      	cmp	r3, #0
 800eb10:	d106      	bne.n	800eb20 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800eb12:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800eb16:	4b78      	ldr	r3, [pc, #480]	@ (800ecf8 <HAL_UART_IRQHandler+0x270>)
 800eb18:	4013      	ands	r3, r2
 800eb1a:	2b00      	cmp	r3, #0
 800eb1c:	f000 80f0 	beq.w	800ed00 <HAL_UART_IRQHandler+0x278>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800eb20:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800eb24:	f003 0301 	and.w	r3, r3, #1
 800eb28:	2b00      	cmp	r3, #0
 800eb2a:	d011      	beq.n	800eb50 <HAL_UART_IRQHandler+0xc8>
 800eb2c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800eb30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800eb34:	2b00      	cmp	r3, #0
 800eb36:	d00b      	beq.n	800eb50 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800eb38:	687b      	ldr	r3, [r7, #4]
 800eb3a:	681b      	ldr	r3, [r3, #0]
 800eb3c:	2201      	movs	r2, #1
 800eb3e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eb46:	f043 0201 	orr.w	r2, r3, #1
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800eb50:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800eb54:	f003 0302 	and.w	r3, r3, #2
 800eb58:	2b00      	cmp	r3, #0
 800eb5a:	d011      	beq.n	800eb80 <HAL_UART_IRQHandler+0xf8>
 800eb5c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eb60:	f003 0301 	and.w	r3, r3, #1
 800eb64:	2b00      	cmp	r3, #0
 800eb66:	d00b      	beq.n	800eb80 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	681b      	ldr	r3, [r3, #0]
 800eb6c:	2202      	movs	r2, #2
 800eb6e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800eb70:	687b      	ldr	r3, [r7, #4]
 800eb72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eb76:	f043 0204 	orr.w	r2, r3, #4
 800eb7a:	687b      	ldr	r3, [r7, #4]
 800eb7c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800eb80:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800eb84:	f003 0304 	and.w	r3, r3, #4
 800eb88:	2b00      	cmp	r3, #0
 800eb8a:	d011      	beq.n	800ebb0 <HAL_UART_IRQHandler+0x128>
 800eb8c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eb90:	f003 0301 	and.w	r3, r3, #1
 800eb94:	2b00      	cmp	r3, #0
 800eb96:	d00b      	beq.n	800ebb0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	681b      	ldr	r3, [r3, #0]
 800eb9c:	2204      	movs	r2, #4
 800eb9e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800eba0:	687b      	ldr	r3, [r7, #4]
 800eba2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eba6:	f043 0202 	orr.w	r2, r3, #2
 800ebaa:	687b      	ldr	r3, [r7, #4]
 800ebac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800ebb0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ebb4:	f003 0308 	and.w	r3, r3, #8
 800ebb8:	2b00      	cmp	r3, #0
 800ebba:	d017      	beq.n	800ebec <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ebbc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800ebc0:	f003 0320 	and.w	r3, r3, #32
 800ebc4:	2b00      	cmp	r3, #0
 800ebc6:	d105      	bne.n	800ebd4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800ebc8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800ebcc:	4b49      	ldr	r3, [pc, #292]	@ (800ecf4 <HAL_UART_IRQHandler+0x26c>)
 800ebce:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ebd0:	2b00      	cmp	r3, #0
 800ebd2:	d00b      	beq.n	800ebec <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ebd4:	687b      	ldr	r3, [r7, #4]
 800ebd6:	681b      	ldr	r3, [r3, #0]
 800ebd8:	2208      	movs	r2, #8
 800ebda:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ebdc:	687b      	ldr	r3, [r7, #4]
 800ebde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ebe2:	f043 0208 	orr.w	r2, r3, #8
 800ebe6:	687b      	ldr	r3, [r7, #4]
 800ebe8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800ebec:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ebf0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ebf4:	2b00      	cmp	r3, #0
 800ebf6:	d012      	beq.n	800ec1e <HAL_UART_IRQHandler+0x196>
 800ebf8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800ebfc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800ec00:	2b00      	cmp	r3, #0
 800ec02:	d00c      	beq.n	800ec1e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ec04:	687b      	ldr	r3, [r7, #4]
 800ec06:	681b      	ldr	r3, [r3, #0]
 800ec08:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ec0c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800ec0e:	687b      	ldr	r3, [r7, #4]
 800ec10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ec14:	f043 0220 	orr.w	r2, r3, #32
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ec1e:	687b      	ldr	r3, [r7, #4]
 800ec20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ec24:	2b00      	cmp	r3, #0
 800ec26:	f000 8212 	beq.w	800f04e <HAL_UART_IRQHandler+0x5c6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ec2a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ec2e:	f003 0320 	and.w	r3, r3, #32
 800ec32:	2b00      	cmp	r3, #0
 800ec34:	d013      	beq.n	800ec5e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ec36:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800ec3a:	f003 0320 	and.w	r3, r3, #32
 800ec3e:	2b00      	cmp	r3, #0
 800ec40:	d105      	bne.n	800ec4e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800ec42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ec46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ec4a:	2b00      	cmp	r3, #0
 800ec4c:	d007      	beq.n	800ec5e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800ec4e:	687b      	ldr	r3, [r7, #4]
 800ec50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ec52:	2b00      	cmp	r3, #0
 800ec54:	d003      	beq.n	800ec5e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ec5a:	6878      	ldr	r0, [r7, #4]
 800ec5c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800ec5e:	687b      	ldr	r3, [r7, #4]
 800ec60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ec64:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	681b      	ldr	r3, [r3, #0]
 800ec6c:	689b      	ldr	r3, [r3, #8]
 800ec6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ec72:	2b40      	cmp	r3, #64	@ 0x40
 800ec74:	d005      	beq.n	800ec82 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800ec76:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ec7a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ec7e:	2b00      	cmp	r3, #0
 800ec80:	d02e      	beq.n	800ece0 <HAL_UART_IRQHandler+0x258>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800ec82:	6878      	ldr	r0, [r7, #4]
 800ec84:	f000 ff19 	bl	800faba <UART_EndRxTransfer>

#if defined(HAL_DMA_MODULE_ENABLED)
        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ec88:	687b      	ldr	r3, [r7, #4]
 800ec8a:	681b      	ldr	r3, [r3, #0]
 800ec8c:	689b      	ldr	r3, [r3, #8]
 800ec8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ec92:	2b40      	cmp	r3, #64	@ 0x40
 800ec94:	d120      	bne.n	800ecd8 <HAL_UART_IRQHandler+0x250>
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800ec96:	687b      	ldr	r3, [r7, #4]
 800ec98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ec9c:	2b00      	cmp	r3, #0
 800ec9e:	d017      	beq.n	800ecd0 <HAL_UART_IRQHandler+0x248>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800eca0:	687b      	ldr	r3, [r7, #4]
 800eca2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800eca6:	4a15      	ldr	r2, [pc, #84]	@ (800ecfc <HAL_UART_IRQHandler+0x274>)
 800eca8:	66da      	str	r2, [r3, #108]	@ 0x6c

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ecaa:	687b      	ldr	r3, [r7, #4]
 800ecac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ecb0:	4618      	mov	r0, r3
 800ecb2:	f7f6 fe4d 	bl	8005950 <HAL_DMA_Abort_IT>
 800ecb6:	4603      	mov	r3, r0
 800ecb8:	2b00      	cmp	r3, #0
 800ecba:	d019      	beq.n	800ecf0 <HAL_UART_IRQHandler+0x268>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ecbc:	687b      	ldr	r3, [r7, #4]
 800ecbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ecc2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ecc4:	687a      	ldr	r2, [r7, #4]
 800ecc6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800ecca:	4610      	mov	r0, r2
 800eccc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ecce:	e00f      	b.n	800ecf0 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ecd0:	6878      	ldr	r0, [r7, #4]
 800ecd2:	f000 f9d1 	bl	800f078 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ecd6:	e00b      	b.n	800ecf0 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ecd8:	6878      	ldr	r0, [r7, #4]
 800ecda:	f000 f9cd 	bl	800f078 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ecde:	e007      	b.n	800ecf0 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ece0:	6878      	ldr	r0, [r7, #4]
 800ece2:	f000 f9c9 	bl	800f078 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ece6:	687b      	ldr	r3, [r7, #4]
 800ece8:	2200      	movs	r2, #0
 800ecea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800ecee:	e1ae      	b.n	800f04e <HAL_UART_IRQHandler+0x5c6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ecf0:	bf00      	nop
    return;
 800ecf2:	e1ac      	b.n	800f04e <HAL_UART_IRQHandler+0x5c6>
 800ecf4:	10000001 	.word	0x10000001
 800ecf8:	04000120 	.word	0x04000120
 800ecfc:	0800fc83 	.word	0x0800fc83

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ed00:	687b      	ldr	r3, [r7, #4]
 800ed02:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ed04:	2b01      	cmp	r3, #1
 800ed06:	f040 8142 	bne.w	800ef8e <HAL_UART_IRQHandler+0x506>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800ed0a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ed0e:	f003 0310 	and.w	r3, r3, #16
 800ed12:	2b00      	cmp	r3, #0
 800ed14:	f000 813b 	beq.w	800ef8e <HAL_UART_IRQHandler+0x506>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800ed18:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800ed1c:	f003 0310 	and.w	r3, r3, #16
 800ed20:	2b00      	cmp	r3, #0
 800ed22:	f000 8134 	beq.w	800ef8e <HAL_UART_IRQHandler+0x506>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ed26:	687b      	ldr	r3, [r7, #4]
 800ed28:	681b      	ldr	r3, [r3, #0]
 800ed2a:	2210      	movs	r2, #16
 800ed2c:	621a      	str	r2, [r3, #32]

#if defined(HAL_DMA_MODULE_ENABLED)
    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ed2e:	687b      	ldr	r3, [r7, #4]
 800ed30:	681b      	ldr	r3, [r3, #0]
 800ed32:	689b      	ldr	r3, [r3, #8]
 800ed34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ed38:	2b40      	cmp	r3, #64	@ 0x40
 800ed3a:	f040 80aa 	bne.w	800ee92 <HAL_UART_IRQHandler+0x40a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ed3e:	687b      	ldr	r3, [r7, #4]
 800ed40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ed44:	681b      	ldr	r3, [r3, #0]
 800ed46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ed48:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
      if ((nb_remaining_rx_data > 0U)
 800ed4c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800ed50:	2b00      	cmp	r3, #0
 800ed52:	f000 8084 	beq.w	800ee5e <HAL_UART_IRQHandler+0x3d6>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800ed56:	687b      	ldr	r3, [r7, #4]
 800ed58:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ed5c:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800ed60:	429a      	cmp	r2, r3
 800ed62:	d27c      	bcs.n	800ee5e <HAL_UART_IRQHandler+0x3d6>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800ed64:	687b      	ldr	r3, [r7, #4]
 800ed66:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800ed6a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
 800ed6e:	687b      	ldr	r3, [r7, #4]
 800ed70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ed74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ed76:	2b81      	cmp	r3, #129	@ 0x81
 800ed78:	d060      	beq.n	800ee3c <HAL_UART_IRQHandler+0x3b4>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ed7a:	687b      	ldr	r3, [r7, #4]
 800ed7c:	681b      	ldr	r3, [r3, #0]
 800ed7e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed80:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ed82:	e853 3f00 	ldrex	r3, [r3]
 800ed86:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ed88:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ed8a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ed8e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ed92:	687b      	ldr	r3, [r7, #4]
 800ed94:	681b      	ldr	r3, [r3, #0]
 800ed96:	461a      	mov	r2, r3
 800ed98:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ed9c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800eda0:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eda2:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800eda4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800eda8:	e841 2300 	strex	r3, r2, [r1]
 800edac:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800edae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800edb0:	2b00      	cmp	r3, #0
 800edb2:	d1e2      	bne.n	800ed7a <HAL_UART_IRQHandler+0x2f2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	681b      	ldr	r3, [r3, #0]
 800edb8:	3308      	adds	r3, #8
 800edba:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800edbc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800edbe:	e853 3f00 	ldrex	r3, [r3]
 800edc2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800edc4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800edc6:	f023 0301 	bic.w	r3, r3, #1
 800edca:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	681b      	ldr	r3, [r3, #0]
 800edd2:	3308      	adds	r3, #8
 800edd4:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800edd8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800edda:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eddc:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800edde:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800ede0:	e841 2300 	strex	r3, r2, [r1]
 800ede4:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800ede6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ede8:	2b00      	cmp	r3, #0
 800edea:	d1e3      	bne.n	800edb4 <HAL_UART_IRQHandler+0x32c>
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800edec:	687b      	ldr	r3, [r7, #4]
 800edee:	2220      	movs	r2, #32
 800edf0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800edf4:	687b      	ldr	r3, [r7, #4]
 800edf6:	2200      	movs	r2, #0
 800edf8:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800edfa:	687b      	ldr	r3, [r7, #4]
 800edfc:	681b      	ldr	r3, [r3, #0]
 800edfe:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee00:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ee02:	e853 3f00 	ldrex	r3, [r3]
 800ee06:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ee08:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ee0a:	f023 0310 	bic.w	r3, r3, #16
 800ee0e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ee12:	687b      	ldr	r3, [r7, #4]
 800ee14:	681b      	ldr	r3, [r3, #0]
 800ee16:	461a      	mov	r2, r3
 800ee18:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ee1c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ee1e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee20:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ee22:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ee24:	e841 2300 	strex	r3, r2, [r1]
 800ee28:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ee2a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ee2c:	2b00      	cmp	r3, #0
 800ee2e:	d1e4      	bne.n	800edfa <HAL_UART_IRQHandler+0x372>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ee36:	4618      	mov	r0, r3
 800ee38:	f7f6 fd0e 	bl	8005858 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ee3c:	687b      	ldr	r3, [r7, #4]
 800ee3e:	2202      	movs	r2, #2
 800ee40:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800ee42:	687b      	ldr	r3, [r7, #4]
 800ee44:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800ee48:	687b      	ldr	r3, [r7, #4]
 800ee4a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ee4e:	b29b      	uxth	r3, r3
 800ee50:	1ad3      	subs	r3, r2, r3
 800ee52:	b29b      	uxth	r3, r3
 800ee54:	4619      	mov	r1, r3
 800ee56:	6878      	ldr	r0, [r7, #4]
 800ee58:	f000 f918 	bl	800f08c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800ee5c:	e0f9      	b.n	800f052 <HAL_UART_IRQHandler+0x5ca>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800ee5e:	687b      	ldr	r3, [r7, #4]
 800ee60:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ee64:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800ee68:	429a      	cmp	r2, r3
 800ee6a:	f040 80f2 	bne.w	800f052 <HAL_UART_IRQHandler+0x5ca>
          if (huart->hdmarx->Mode == DMA_LINKEDLIST_CIRCULAR)
 800ee6e:	687b      	ldr	r3, [r7, #4]
 800ee70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ee74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ee76:	2b81      	cmp	r3, #129	@ 0x81
 800ee78:	f040 80eb 	bne.w	800f052 <HAL_UART_IRQHandler+0x5ca>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ee7c:	687b      	ldr	r3, [r7, #4]
 800ee7e:	2202      	movs	r2, #2
 800ee80:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ee82:	687b      	ldr	r3, [r7, #4]
 800ee84:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ee88:	4619      	mov	r1, r3
 800ee8a:	6878      	ldr	r0, [r7, #4]
 800ee8c:	f000 f8fe 	bl	800f08c <HAL_UARTEx_RxEventCallback>
      return;
 800ee90:	e0df      	b.n	800f052 <HAL_UART_IRQHandler+0x5ca>
    {
#endif /* HAL_DMA_MODULE_ENABLED */
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800ee92:	687b      	ldr	r3, [r7, #4]
 800ee94:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800ee98:	687b      	ldr	r3, [r7, #4]
 800ee9a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ee9e:	b29b      	uxth	r3, r3
 800eea0:	1ad3      	subs	r3, r2, r3
 800eea2:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
      if ((huart->RxXferCount > 0U)
 800eea6:	687b      	ldr	r3, [r7, #4]
 800eea8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800eeac:	b29b      	uxth	r3, r3
 800eeae:	2b00      	cmp	r3, #0
 800eeb0:	f000 80d1 	beq.w	800f056 <HAL_UART_IRQHandler+0x5ce>
          && (nb_rx_data > 0U))
 800eeb4:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 800eeb8:	2b00      	cmp	r3, #0
 800eeba:	f000 80cc 	beq.w	800f056 <HAL_UART_IRQHandler+0x5ce>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800eebe:	687b      	ldr	r3, [r7, #4]
 800eec0:	681b      	ldr	r3, [r3, #0]
 800eec2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eec4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eec6:	e853 3f00 	ldrex	r3, [r3]
 800eeca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800eecc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eece:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800eed2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800eed6:	687b      	ldr	r3, [r7, #4]
 800eed8:	681b      	ldr	r3, [r3, #0]
 800eeda:	461a      	mov	r2, r3
 800eedc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800eee0:	647b      	str	r3, [r7, #68]	@ 0x44
 800eee2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eee4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800eee6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800eee8:	e841 2300 	strex	r3, r2, [r1]
 800eeec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800eeee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eef0:	2b00      	cmp	r3, #0
 800eef2:	d1e4      	bne.n	800eebe <HAL_UART_IRQHandler+0x436>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	681b      	ldr	r3, [r3, #0]
 800eef8:	3308      	adds	r3, #8
 800eefa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eefc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eefe:	e853 3f00 	ldrex	r3, [r3]
 800ef02:	623b      	str	r3, [r7, #32]
   return(result);
 800ef04:	6a3b      	ldr	r3, [r7, #32]
 800ef06:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ef0a:	f023 0301 	bic.w	r3, r3, #1
 800ef0e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ef12:	687b      	ldr	r3, [r7, #4]
 800ef14:	681b      	ldr	r3, [r3, #0]
 800ef16:	3308      	adds	r3, #8
 800ef18:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800ef1c:	633a      	str	r2, [r7, #48]	@ 0x30
 800ef1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef20:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ef22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ef24:	e841 2300 	strex	r3, r2, [r1]
 800ef28:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ef2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ef2c:	2b00      	cmp	r3, #0
 800ef2e:	d1e1      	bne.n	800eef4 <HAL_UART_IRQHandler+0x46c>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ef30:	687b      	ldr	r3, [r7, #4]
 800ef32:	2220      	movs	r2, #32
 800ef34:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ef38:	687b      	ldr	r3, [r7, #4]
 800ef3a:	2200      	movs	r2, #0
 800ef3c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ef3e:	687b      	ldr	r3, [r7, #4]
 800ef40:	2200      	movs	r2, #0
 800ef42:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ef44:	687b      	ldr	r3, [r7, #4]
 800ef46:	681b      	ldr	r3, [r3, #0]
 800ef48:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ef4a:	693b      	ldr	r3, [r7, #16]
 800ef4c:	e853 3f00 	ldrex	r3, [r3]
 800ef50:	60fb      	str	r3, [r7, #12]
   return(result);
 800ef52:	68fb      	ldr	r3, [r7, #12]
 800ef54:	f023 0310 	bic.w	r3, r3, #16
 800ef58:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ef5c:	687b      	ldr	r3, [r7, #4]
 800ef5e:	681b      	ldr	r3, [r3, #0]
 800ef60:	461a      	mov	r2, r3
 800ef62:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800ef66:	61fb      	str	r3, [r7, #28]
 800ef68:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef6a:	69b9      	ldr	r1, [r7, #24]
 800ef6c:	69fa      	ldr	r2, [r7, #28]
 800ef6e:	e841 2300 	strex	r3, r2, [r1]
 800ef72:	617b      	str	r3, [r7, #20]
   return(result);
 800ef74:	697b      	ldr	r3, [r7, #20]
 800ef76:	2b00      	cmp	r3, #0
 800ef78:	d1e4      	bne.n	800ef44 <HAL_UART_IRQHandler+0x4bc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ef7a:	687b      	ldr	r3, [r7, #4]
 800ef7c:	2202      	movs	r2, #2
 800ef7e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800ef80:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 800ef84:	4619      	mov	r1, r3
 800ef86:	6878      	ldr	r0, [r7, #4]
 800ef88:	f000 f880 	bl	800f08c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800ef8c:	e063      	b.n	800f056 <HAL_UART_IRQHandler+0x5ce>
    }
#endif /* HAL_DMA_MODULE_ENABLED */
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800ef8e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ef92:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ef96:	2b00      	cmp	r3, #0
 800ef98:	d00e      	beq.n	800efb8 <HAL_UART_IRQHandler+0x530>
 800ef9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ef9e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800efa2:	2b00      	cmp	r3, #0
 800efa4:	d008      	beq.n	800efb8 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	681b      	ldr	r3, [r3, #0]
 800efaa:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800efae:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800efb0:	6878      	ldr	r0, [r7, #4]
 800efb2:	f001 fbdb 	bl	801076c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800efb6:	e051      	b.n	800f05c <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800efb8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800efbc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800efc0:	2b00      	cmp	r3, #0
 800efc2:	d014      	beq.n	800efee <HAL_UART_IRQHandler+0x566>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800efc4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800efc8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800efcc:	2b00      	cmp	r3, #0
 800efce:	d105      	bne.n	800efdc <HAL_UART_IRQHandler+0x554>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800efd0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800efd4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800efd8:	2b00      	cmp	r3, #0
 800efda:	d008      	beq.n	800efee <HAL_UART_IRQHandler+0x566>
  {
    if (huart->TxISR != NULL)
 800efdc:	687b      	ldr	r3, [r7, #4]
 800efde:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800efe0:	2b00      	cmp	r3, #0
 800efe2:	d03a      	beq.n	800f05a <HAL_UART_IRQHandler+0x5d2>
    {
      huart->TxISR(huart);
 800efe4:	687b      	ldr	r3, [r7, #4]
 800efe6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800efe8:	6878      	ldr	r0, [r7, #4]
 800efea:	4798      	blx	r3
    }
    return;
 800efec:	e035      	b.n	800f05a <HAL_UART_IRQHandler+0x5d2>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800efee:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800eff2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800eff6:	2b00      	cmp	r3, #0
 800eff8:	d009      	beq.n	800f00e <HAL_UART_IRQHandler+0x586>
 800effa:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800effe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f002:	2b00      	cmp	r3, #0
 800f004:	d003      	beq.n	800f00e <HAL_UART_IRQHandler+0x586>
  {
    UART_EndTransmit_IT(huart);
 800f006:	6878      	ldr	r0, [r7, #4]
 800f008:	f000 fe4d 	bl	800fca6 <UART_EndTransmit_IT>
    return;
 800f00c:	e026      	b.n	800f05c <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800f00e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800f012:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f016:	2b00      	cmp	r3, #0
 800f018:	d009      	beq.n	800f02e <HAL_UART_IRQHandler+0x5a6>
 800f01a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800f01e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800f022:	2b00      	cmp	r3, #0
 800f024:	d003      	beq.n	800f02e <HAL_UART_IRQHandler+0x5a6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800f026:	6878      	ldr	r0, [r7, #4]
 800f028:	f001 fbb4 	bl	8010794 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f02c:	e016      	b.n	800f05c <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800f02e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800f032:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800f036:	2b00      	cmp	r3, #0
 800f038:	d010      	beq.n	800f05c <HAL_UART_IRQHandler+0x5d4>
 800f03a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800f03e:	2b00      	cmp	r3, #0
 800f040:	da0c      	bge.n	800f05c <HAL_UART_IRQHandler+0x5d4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800f042:	6878      	ldr	r0, [r7, #4]
 800f044:	f001 fb9c 	bl	8010780 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f048:	e008      	b.n	800f05c <HAL_UART_IRQHandler+0x5d4>
      return;
 800f04a:	bf00      	nop
 800f04c:	e006      	b.n	800f05c <HAL_UART_IRQHandler+0x5d4>
    return;
 800f04e:	bf00      	nop
 800f050:	e004      	b.n	800f05c <HAL_UART_IRQHandler+0x5d4>
      return;
 800f052:	bf00      	nop
 800f054:	e002      	b.n	800f05c <HAL_UART_IRQHandler+0x5d4>
      return;
 800f056:	bf00      	nop
 800f058:	e000      	b.n	800f05c <HAL_UART_IRQHandler+0x5d4>
    return;
 800f05a:	bf00      	nop
  }
}
 800f05c:	37b8      	adds	r7, #184	@ 0xb8
 800f05e:	46bd      	mov	sp, r7
 800f060:	bd80      	pop	{r7, pc}
 800f062:	bf00      	nop

0800f064 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800f064:	b480      	push	{r7}
 800f066:	b083      	sub	sp, #12
 800f068:	af00      	add	r7, sp, #0
 800f06a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800f06c:	bf00      	nop
 800f06e:	370c      	adds	r7, #12
 800f070:	46bd      	mov	sp, r7
 800f072:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f076:	4770      	bx	lr

0800f078 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800f078:	b480      	push	{r7}
 800f07a:	b083      	sub	sp, #12
 800f07c:	af00      	add	r7, sp, #0
 800f07e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800f080:	bf00      	nop
 800f082:	370c      	adds	r7, #12
 800f084:	46bd      	mov	sp, r7
 800f086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f08a:	4770      	bx	lr

0800f08c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800f08c:	b480      	push	{r7}
 800f08e:	b083      	sub	sp, #12
 800f090:	af00      	add	r7, sp, #0
 800f092:	6078      	str	r0, [r7, #4]
 800f094:	460b      	mov	r3, r1
 800f096:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800f098:	bf00      	nop
 800f09a:	370c      	adds	r7, #12
 800f09c:	46bd      	mov	sp, r7
 800f09e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0a2:	4770      	bx	lr

0800f0a4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800f0a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f0a8:	b094      	sub	sp, #80	@ 0x50
 800f0aa:	af00      	add	r7, sp, #0
 800f0ac:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800f0ae:	2300      	movs	r3, #0
 800f0b0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 800f0b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f0b6:	681a      	ldr	r2, [r3, #0]
 800f0b8:	4b78      	ldr	r3, [pc, #480]	@ (800f29c <UART_SetConfig+0x1f8>)
 800f0ba:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800f0bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f0be:	689a      	ldr	r2, [r3, #8]
 800f0c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f0c2:	691b      	ldr	r3, [r3, #16]
 800f0c4:	431a      	orrs	r2, r3
 800f0c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f0c8:	695b      	ldr	r3, [r3, #20]
 800f0ca:	431a      	orrs	r2, r3
 800f0cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f0ce:	69db      	ldr	r3, [r3, #28]
 800f0d0:	4313      	orrs	r3, r2
 800f0d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800f0d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f0d6:	681b      	ldr	r3, [r3, #0]
 800f0d8:	681b      	ldr	r3, [r3, #0]
 800f0da:	4971      	ldr	r1, [pc, #452]	@ (800f2a0 <UART_SetConfig+0x1fc>)
 800f0dc:	4019      	ands	r1, r3
 800f0de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f0e0:	681a      	ldr	r2, [r3, #0]
 800f0e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f0e4:	430b      	orrs	r3, r1
 800f0e6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800f0e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f0ea:	681b      	ldr	r3, [r3, #0]
 800f0ec:	685b      	ldr	r3, [r3, #4]
 800f0ee:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800f0f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f0f4:	68d9      	ldr	r1, [r3, #12]
 800f0f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f0f8:	681a      	ldr	r2, [r3, #0]
 800f0fa:	ea40 0301 	orr.w	r3, r0, r1
 800f0fe:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800f100:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f102:	699b      	ldr	r3, [r3, #24]
 800f104:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800f106:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f108:	681a      	ldr	r2, [r3, #0]
 800f10a:	4b64      	ldr	r3, [pc, #400]	@ (800f29c <UART_SetConfig+0x1f8>)
 800f10c:	429a      	cmp	r2, r3
 800f10e:	d009      	beq.n	800f124 <UART_SetConfig+0x80>
 800f110:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f112:	681a      	ldr	r2, [r3, #0]
 800f114:	4b63      	ldr	r3, [pc, #396]	@ (800f2a4 <UART_SetConfig+0x200>)
 800f116:	429a      	cmp	r2, r3
 800f118:	d004      	beq.n	800f124 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800f11a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f11c:	6a1a      	ldr	r2, [r3, #32]
 800f11e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f120:	4313      	orrs	r3, r2
 800f122:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800f124:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f126:	681b      	ldr	r3, [r3, #0]
 800f128:	689b      	ldr	r3, [r3, #8]
 800f12a:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 800f12e:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 800f132:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f134:	681a      	ldr	r2, [r3, #0]
 800f136:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f138:	430b      	orrs	r3, r1
 800f13a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800f13c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f13e:	681b      	ldr	r3, [r3, #0]
 800f140:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f142:	f023 000f 	bic.w	r0, r3, #15
 800f146:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f148:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800f14a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f14c:	681a      	ldr	r2, [r3, #0]
 800f14e:	ea40 0301 	orr.w	r3, r0, r1
 800f152:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800f154:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f156:	681a      	ldr	r2, [r3, #0]
 800f158:	4b53      	ldr	r3, [pc, #332]	@ (800f2a8 <UART_SetConfig+0x204>)
 800f15a:	429a      	cmp	r2, r3
 800f15c:	d102      	bne.n	800f164 <UART_SetConfig+0xc0>
 800f15e:	2301      	movs	r3, #1
 800f160:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f162:	e066      	b.n	800f232 <UART_SetConfig+0x18e>
 800f164:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f166:	681a      	ldr	r2, [r3, #0]
 800f168:	4b50      	ldr	r3, [pc, #320]	@ (800f2ac <UART_SetConfig+0x208>)
 800f16a:	429a      	cmp	r2, r3
 800f16c:	d102      	bne.n	800f174 <UART_SetConfig+0xd0>
 800f16e:	2302      	movs	r3, #2
 800f170:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f172:	e05e      	b.n	800f232 <UART_SetConfig+0x18e>
 800f174:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f176:	681a      	ldr	r2, [r3, #0]
 800f178:	4b4d      	ldr	r3, [pc, #308]	@ (800f2b0 <UART_SetConfig+0x20c>)
 800f17a:	429a      	cmp	r2, r3
 800f17c:	d102      	bne.n	800f184 <UART_SetConfig+0xe0>
 800f17e:	2304      	movs	r3, #4
 800f180:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f182:	e056      	b.n	800f232 <UART_SetConfig+0x18e>
 800f184:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f186:	681a      	ldr	r2, [r3, #0]
 800f188:	4b4a      	ldr	r3, [pc, #296]	@ (800f2b4 <UART_SetConfig+0x210>)
 800f18a:	429a      	cmp	r2, r3
 800f18c:	d102      	bne.n	800f194 <UART_SetConfig+0xf0>
 800f18e:	2308      	movs	r3, #8
 800f190:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f192:	e04e      	b.n	800f232 <UART_SetConfig+0x18e>
 800f194:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f196:	681a      	ldr	r2, [r3, #0]
 800f198:	4b47      	ldr	r3, [pc, #284]	@ (800f2b8 <UART_SetConfig+0x214>)
 800f19a:	429a      	cmp	r2, r3
 800f19c:	d102      	bne.n	800f1a4 <UART_SetConfig+0x100>
 800f19e:	2310      	movs	r3, #16
 800f1a0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f1a2:	e046      	b.n	800f232 <UART_SetConfig+0x18e>
 800f1a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f1a6:	681a      	ldr	r2, [r3, #0]
 800f1a8:	4b44      	ldr	r3, [pc, #272]	@ (800f2bc <UART_SetConfig+0x218>)
 800f1aa:	429a      	cmp	r2, r3
 800f1ac:	d102      	bne.n	800f1b4 <UART_SetConfig+0x110>
 800f1ae:	2320      	movs	r3, #32
 800f1b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f1b2:	e03e      	b.n	800f232 <UART_SetConfig+0x18e>
 800f1b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f1b6:	681a      	ldr	r2, [r3, #0]
 800f1b8:	4b41      	ldr	r3, [pc, #260]	@ (800f2c0 <UART_SetConfig+0x21c>)
 800f1ba:	429a      	cmp	r2, r3
 800f1bc:	d102      	bne.n	800f1c4 <UART_SetConfig+0x120>
 800f1be:	2340      	movs	r3, #64	@ 0x40
 800f1c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f1c2:	e036      	b.n	800f232 <UART_SetConfig+0x18e>
 800f1c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f1c6:	681a      	ldr	r2, [r3, #0]
 800f1c8:	4b3e      	ldr	r3, [pc, #248]	@ (800f2c4 <UART_SetConfig+0x220>)
 800f1ca:	429a      	cmp	r2, r3
 800f1cc:	d102      	bne.n	800f1d4 <UART_SetConfig+0x130>
 800f1ce:	2380      	movs	r3, #128	@ 0x80
 800f1d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f1d2:	e02e      	b.n	800f232 <UART_SetConfig+0x18e>
 800f1d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f1d6:	681a      	ldr	r2, [r3, #0]
 800f1d8:	4b3b      	ldr	r3, [pc, #236]	@ (800f2c8 <UART_SetConfig+0x224>)
 800f1da:	429a      	cmp	r2, r3
 800f1dc:	d103      	bne.n	800f1e6 <UART_SetConfig+0x142>
 800f1de:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800f1e2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f1e4:	e025      	b.n	800f232 <UART_SetConfig+0x18e>
 800f1e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f1e8:	681a      	ldr	r2, [r3, #0]
 800f1ea:	4b38      	ldr	r3, [pc, #224]	@ (800f2cc <UART_SetConfig+0x228>)
 800f1ec:	429a      	cmp	r2, r3
 800f1ee:	d103      	bne.n	800f1f8 <UART_SetConfig+0x154>
 800f1f0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f1f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f1f6:	e01c      	b.n	800f232 <UART_SetConfig+0x18e>
 800f1f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f1fa:	681a      	ldr	r2, [r3, #0]
 800f1fc:	4b34      	ldr	r3, [pc, #208]	@ (800f2d0 <UART_SetConfig+0x22c>)
 800f1fe:	429a      	cmp	r2, r3
 800f200:	d103      	bne.n	800f20a <UART_SetConfig+0x166>
 800f202:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f206:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f208:	e013      	b.n	800f232 <UART_SetConfig+0x18e>
 800f20a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f20c:	681a      	ldr	r2, [r3, #0]
 800f20e:	4b31      	ldr	r3, [pc, #196]	@ (800f2d4 <UART_SetConfig+0x230>)
 800f210:	429a      	cmp	r2, r3
 800f212:	d103      	bne.n	800f21c <UART_SetConfig+0x178>
 800f214:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800f218:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f21a:	e00a      	b.n	800f232 <UART_SetConfig+0x18e>
 800f21c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f21e:	681a      	ldr	r2, [r3, #0]
 800f220:	4b1e      	ldr	r3, [pc, #120]	@ (800f29c <UART_SetConfig+0x1f8>)
 800f222:	429a      	cmp	r2, r3
 800f224:	d103      	bne.n	800f22e <UART_SetConfig+0x18a>
 800f226:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800f22a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f22c:	e001      	b.n	800f232 <UART_SetConfig+0x18e>
 800f22e:	2300      	movs	r3, #0
 800f230:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800f232:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f234:	681a      	ldr	r2, [r3, #0]
 800f236:	4b19      	ldr	r3, [pc, #100]	@ (800f29c <UART_SetConfig+0x1f8>)
 800f238:	429a      	cmp	r2, r3
 800f23a:	d005      	beq.n	800f248 <UART_SetConfig+0x1a4>
 800f23c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f23e:	681a      	ldr	r2, [r3, #0]
 800f240:	4b18      	ldr	r3, [pc, #96]	@ (800f2a4 <UART_SetConfig+0x200>)
 800f242:	429a      	cmp	r2, r3
 800f244:	f040 8094 	bne.w	800f370 <UART_SetConfig+0x2cc>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800f248:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f24a:	2200      	movs	r2, #0
 800f24c:	623b      	str	r3, [r7, #32]
 800f24e:	627a      	str	r2, [r7, #36]	@ 0x24
 800f250:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800f254:	f7fa fd9a 	bl	8009d8c <HAL_RCCEx_GetPeriphCLKFreq>
 800f258:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800f25a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f25c:	2b00      	cmp	r3, #0
 800f25e:	f000 80f7 	beq.w	800f450 <UART_SetConfig+0x3ac>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800f262:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f264:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f266:	4a1c      	ldr	r2, [pc, #112]	@ (800f2d8 <UART_SetConfig+0x234>)
 800f268:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f26c:	461a      	mov	r2, r3
 800f26e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f270:	fbb3 f3f2 	udiv	r3, r3, r2
 800f274:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f276:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f278:	685a      	ldr	r2, [r3, #4]
 800f27a:	4613      	mov	r3, r2
 800f27c:	005b      	lsls	r3, r3, #1
 800f27e:	4413      	add	r3, r2
 800f280:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f282:	429a      	cmp	r2, r3
 800f284:	d305      	bcc.n	800f292 <UART_SetConfig+0x1ee>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800f286:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f288:	685b      	ldr	r3, [r3, #4]
 800f28a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f28c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f28e:	429a      	cmp	r2, r3
 800f290:	d924      	bls.n	800f2dc <UART_SetConfig+0x238>
      {
        ret = HAL_ERROR;
 800f292:	2301      	movs	r3, #1
 800f294:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800f298:	e069      	b.n	800f36e <UART_SetConfig+0x2ca>
 800f29a:	bf00      	nop
 800f29c:	44002400 	.word	0x44002400
 800f2a0:	cfff69f3 	.word	0xcfff69f3
 800f2a4:	54002400 	.word	0x54002400
 800f2a8:	40013800 	.word	0x40013800
 800f2ac:	40004400 	.word	0x40004400
 800f2b0:	40004800 	.word	0x40004800
 800f2b4:	40004c00 	.word	0x40004c00
 800f2b8:	40005000 	.word	0x40005000
 800f2bc:	40006400 	.word	0x40006400
 800f2c0:	40007800 	.word	0x40007800
 800f2c4:	40007c00 	.word	0x40007c00
 800f2c8:	40008000 	.word	0x40008000
 800f2cc:	40006800 	.word	0x40006800
 800f2d0:	40006c00 	.word	0x40006c00
 800f2d4:	40008400 	.word	0x40008400
 800f2d8:	08012350 	.word	0x08012350
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f2dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f2de:	2200      	movs	r2, #0
 800f2e0:	61bb      	str	r3, [r7, #24]
 800f2e2:	61fa      	str	r2, [r7, #28]
 800f2e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f2e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f2e8:	4a64      	ldr	r2, [pc, #400]	@ (800f47c <UART_SetConfig+0x3d8>)
 800f2ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f2ee:	b29b      	uxth	r3, r3
 800f2f0:	2200      	movs	r2, #0
 800f2f2:	613b      	str	r3, [r7, #16]
 800f2f4:	617a      	str	r2, [r7, #20]
 800f2f6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800f2fa:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800f2fe:	f7f0 ffcd 	bl	800029c <__aeabi_uldivmod>
 800f302:	4602      	mov	r2, r0
 800f304:	460b      	mov	r3, r1
 800f306:	4610      	mov	r0, r2
 800f308:	4619      	mov	r1, r3
 800f30a:	f04f 0200 	mov.w	r2, #0
 800f30e:	f04f 0300 	mov.w	r3, #0
 800f312:	020b      	lsls	r3, r1, #8
 800f314:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800f318:	0202      	lsls	r2, r0, #8
 800f31a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f31c:	6849      	ldr	r1, [r1, #4]
 800f31e:	0849      	lsrs	r1, r1, #1
 800f320:	2000      	movs	r0, #0
 800f322:	460c      	mov	r4, r1
 800f324:	4605      	mov	r5, r0
 800f326:	eb12 0804 	adds.w	r8, r2, r4
 800f32a:	eb43 0905 	adc.w	r9, r3, r5
 800f32e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f330:	685b      	ldr	r3, [r3, #4]
 800f332:	2200      	movs	r2, #0
 800f334:	60bb      	str	r3, [r7, #8]
 800f336:	60fa      	str	r2, [r7, #12]
 800f338:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800f33c:	4640      	mov	r0, r8
 800f33e:	4649      	mov	r1, r9
 800f340:	f7f0 ffac 	bl	800029c <__aeabi_uldivmod>
 800f344:	4602      	mov	r2, r0
 800f346:	460b      	mov	r3, r1
 800f348:	4613      	mov	r3, r2
 800f34a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800f34c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f34e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f352:	d308      	bcc.n	800f366 <UART_SetConfig+0x2c2>
 800f354:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f356:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f35a:	d204      	bcs.n	800f366 <UART_SetConfig+0x2c2>
        {
          huart->Instance->BRR = usartdiv;
 800f35c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f35e:	681b      	ldr	r3, [r3, #0]
 800f360:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800f362:	60da      	str	r2, [r3, #12]
 800f364:	e003      	b.n	800f36e <UART_SetConfig+0x2ca>
        }
        else
        {
          ret = HAL_ERROR;
 800f366:	2301      	movs	r3, #1
 800f368:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 800f36c:	e070      	b.n	800f450 <UART_SetConfig+0x3ac>
 800f36e:	e06f      	b.n	800f450 <UART_SetConfig+0x3ac>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800f370:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f372:	69db      	ldr	r3, [r3, #28]
 800f374:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f378:	d13c      	bne.n	800f3f4 <UART_SetConfig+0x350>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800f37a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f37c:	2200      	movs	r2, #0
 800f37e:	603b      	str	r3, [r7, #0]
 800f380:	607a      	str	r2, [r7, #4]
 800f382:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f386:	f7fa fd01 	bl	8009d8c <HAL_RCCEx_GetPeriphCLKFreq>
 800f38a:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800f38c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f38e:	2b00      	cmp	r3, #0
 800f390:	d05e      	beq.n	800f450 <UART_SetConfig+0x3ac>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f392:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f394:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f396:	4a39      	ldr	r2, [pc, #228]	@ (800f47c <UART_SetConfig+0x3d8>)
 800f398:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f39c:	461a      	mov	r2, r3
 800f39e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f3a0:	fbb3 f3f2 	udiv	r3, r3, r2
 800f3a4:	005a      	lsls	r2, r3, #1
 800f3a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3a8:	685b      	ldr	r3, [r3, #4]
 800f3aa:	085b      	lsrs	r3, r3, #1
 800f3ac:	441a      	add	r2, r3
 800f3ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3b0:	685b      	ldr	r3, [r3, #4]
 800f3b2:	fbb2 f3f3 	udiv	r3, r2, r3
 800f3b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f3b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f3ba:	2b0f      	cmp	r3, #15
 800f3bc:	d916      	bls.n	800f3ec <UART_SetConfig+0x348>
 800f3be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f3c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f3c4:	d212      	bcs.n	800f3ec <UART_SetConfig+0x348>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800f3c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f3c8:	b29b      	uxth	r3, r3
 800f3ca:	f023 030f 	bic.w	r3, r3, #15
 800f3ce:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800f3d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f3d2:	085b      	lsrs	r3, r3, #1
 800f3d4:	b29b      	uxth	r3, r3
 800f3d6:	f003 0307 	and.w	r3, r3, #7
 800f3da:	b29a      	uxth	r2, r3
 800f3dc:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800f3de:	4313      	orrs	r3, r2
 800f3e0:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 800f3e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3e4:	681b      	ldr	r3, [r3, #0]
 800f3e6:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800f3e8:	60da      	str	r2, [r3, #12]
 800f3ea:	e031      	b.n	800f450 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 800f3ec:	2301      	movs	r3, #1
 800f3ee:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800f3f2:	e02d      	b.n	800f450 <UART_SetConfig+0x3ac>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800f3f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f3f6:	2200      	movs	r2, #0
 800f3f8:	469a      	mov	sl, r3
 800f3fa:	4693      	mov	fp, r2
 800f3fc:	4650      	mov	r0, sl
 800f3fe:	4659      	mov	r1, fp
 800f400:	f7fa fcc4 	bl	8009d8c <HAL_RCCEx_GetPeriphCLKFreq>
 800f404:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 800f406:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f408:	2b00      	cmp	r3, #0
 800f40a:	d021      	beq.n	800f450 <UART_SetConfig+0x3ac>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f40c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f40e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f410:	4a1a      	ldr	r2, [pc, #104]	@ (800f47c <UART_SetConfig+0x3d8>)
 800f412:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f416:	461a      	mov	r2, r3
 800f418:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f41a:	fbb3 f2f2 	udiv	r2, r3, r2
 800f41e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f420:	685b      	ldr	r3, [r3, #4]
 800f422:	085b      	lsrs	r3, r3, #1
 800f424:	441a      	add	r2, r3
 800f426:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f428:	685b      	ldr	r3, [r3, #4]
 800f42a:	fbb2 f3f3 	udiv	r3, r2, r3
 800f42e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f430:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f432:	2b0f      	cmp	r3, #15
 800f434:	d909      	bls.n	800f44a <UART_SetConfig+0x3a6>
 800f436:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f438:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f43c:	d205      	bcs.n	800f44a <UART_SetConfig+0x3a6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800f43e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f440:	b29a      	uxth	r2, r3
 800f442:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f444:	681b      	ldr	r3, [r3, #0]
 800f446:	60da      	str	r2, [r3, #12]
 800f448:	e002      	b.n	800f450 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 800f44a:	2301      	movs	r3, #1
 800f44c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800f450:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f452:	2201      	movs	r2, #1
 800f454:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800f458:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f45a:	2201      	movs	r2, #1
 800f45c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800f460:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f462:	2200      	movs	r2, #0
 800f464:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800f466:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f468:	2200      	movs	r2, #0
 800f46a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800f46c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800f470:	4618      	mov	r0, r3
 800f472:	3750      	adds	r7, #80	@ 0x50
 800f474:	46bd      	mov	sp, r7
 800f476:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f47a:	bf00      	nop
 800f47c:	08012350 	.word	0x08012350

0800f480 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800f480:	b480      	push	{r7}
 800f482:	b083      	sub	sp, #12
 800f484:	af00      	add	r7, sp, #0
 800f486:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f48c:	f003 0308 	and.w	r3, r3, #8
 800f490:	2b00      	cmp	r3, #0
 800f492:	d00a      	beq.n	800f4aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	681b      	ldr	r3, [r3, #0]
 800f498:	685b      	ldr	r3, [r3, #4]
 800f49a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800f49e:	687b      	ldr	r3, [r7, #4]
 800f4a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f4a2:	687b      	ldr	r3, [r7, #4]
 800f4a4:	681b      	ldr	r3, [r3, #0]
 800f4a6:	430a      	orrs	r2, r1
 800f4a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800f4aa:	687b      	ldr	r3, [r7, #4]
 800f4ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f4ae:	f003 0301 	and.w	r3, r3, #1
 800f4b2:	2b00      	cmp	r3, #0
 800f4b4:	d00a      	beq.n	800f4cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800f4b6:	687b      	ldr	r3, [r7, #4]
 800f4b8:	681b      	ldr	r3, [r3, #0]
 800f4ba:	685b      	ldr	r3, [r3, #4]
 800f4bc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f4c4:	687b      	ldr	r3, [r7, #4]
 800f4c6:	681b      	ldr	r3, [r3, #0]
 800f4c8:	430a      	orrs	r2, r1
 800f4ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800f4cc:	687b      	ldr	r3, [r7, #4]
 800f4ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f4d0:	f003 0302 	and.w	r3, r3, #2
 800f4d4:	2b00      	cmp	r3, #0
 800f4d6:	d00a      	beq.n	800f4ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800f4d8:	687b      	ldr	r3, [r7, #4]
 800f4da:	681b      	ldr	r3, [r3, #0]
 800f4dc:	685b      	ldr	r3, [r3, #4]
 800f4de:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800f4e2:	687b      	ldr	r3, [r7, #4]
 800f4e4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f4e6:	687b      	ldr	r3, [r7, #4]
 800f4e8:	681b      	ldr	r3, [r3, #0]
 800f4ea:	430a      	orrs	r2, r1
 800f4ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800f4ee:	687b      	ldr	r3, [r7, #4]
 800f4f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f4f2:	f003 0304 	and.w	r3, r3, #4
 800f4f6:	2b00      	cmp	r3, #0
 800f4f8:	d00a      	beq.n	800f510 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800f4fa:	687b      	ldr	r3, [r7, #4]
 800f4fc:	681b      	ldr	r3, [r3, #0]
 800f4fe:	685b      	ldr	r3, [r3, #4]
 800f500:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800f504:	687b      	ldr	r3, [r7, #4]
 800f506:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	681b      	ldr	r3, [r3, #0]
 800f50c:	430a      	orrs	r2, r1
 800f50e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800f510:	687b      	ldr	r3, [r7, #4]
 800f512:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f514:	f003 0310 	and.w	r3, r3, #16
 800f518:	2b00      	cmp	r3, #0
 800f51a:	d00a      	beq.n	800f532 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	681b      	ldr	r3, [r3, #0]
 800f520:	689b      	ldr	r3, [r3, #8]
 800f522:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800f526:	687b      	ldr	r3, [r7, #4]
 800f528:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800f52a:	687b      	ldr	r3, [r7, #4]
 800f52c:	681b      	ldr	r3, [r3, #0]
 800f52e:	430a      	orrs	r2, r1
 800f530:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800f532:	687b      	ldr	r3, [r7, #4]
 800f534:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f536:	f003 0320 	and.w	r3, r3, #32
 800f53a:	2b00      	cmp	r3, #0
 800f53c:	d00a      	beq.n	800f554 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	681b      	ldr	r3, [r3, #0]
 800f542:	689b      	ldr	r3, [r3, #8]
 800f544:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800f548:	687b      	ldr	r3, [r7, #4]
 800f54a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800f54c:	687b      	ldr	r3, [r7, #4]
 800f54e:	681b      	ldr	r3, [r3, #0]
 800f550:	430a      	orrs	r2, r1
 800f552:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f558:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f55c:	2b00      	cmp	r3, #0
 800f55e:	d01a      	beq.n	800f596 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800f560:	687b      	ldr	r3, [r7, #4]
 800f562:	681b      	ldr	r3, [r3, #0]
 800f564:	685b      	ldr	r3, [r3, #4]
 800f566:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800f56a:	687b      	ldr	r3, [r7, #4]
 800f56c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f56e:	687b      	ldr	r3, [r7, #4]
 800f570:	681b      	ldr	r3, [r3, #0]
 800f572:	430a      	orrs	r2, r1
 800f574:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800f576:	687b      	ldr	r3, [r7, #4]
 800f578:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f57a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f57e:	d10a      	bne.n	800f596 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800f580:	687b      	ldr	r3, [r7, #4]
 800f582:	681b      	ldr	r3, [r3, #0]
 800f584:	685b      	ldr	r3, [r3, #4]
 800f586:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800f58a:	687b      	ldr	r3, [r7, #4]
 800f58c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800f58e:	687b      	ldr	r3, [r7, #4]
 800f590:	681b      	ldr	r3, [r3, #0]
 800f592:	430a      	orrs	r2, r1
 800f594:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800f596:	687b      	ldr	r3, [r7, #4]
 800f598:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f59a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f59e:	2b00      	cmp	r3, #0
 800f5a0:	d00a      	beq.n	800f5b8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800f5a2:	687b      	ldr	r3, [r7, #4]
 800f5a4:	681b      	ldr	r3, [r3, #0]
 800f5a6:	685b      	ldr	r3, [r3, #4]
 800f5a8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800f5ac:	687b      	ldr	r3, [r7, #4]
 800f5ae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800f5b0:	687b      	ldr	r3, [r7, #4]
 800f5b2:	681b      	ldr	r3, [r3, #0]
 800f5b4:	430a      	orrs	r2, r1
 800f5b6:	605a      	str	r2, [r3, #4]
  }
}
 800f5b8:	bf00      	nop
 800f5ba:	370c      	adds	r7, #12
 800f5bc:	46bd      	mov	sp, r7
 800f5be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5c2:	4770      	bx	lr

0800f5c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800f5c4:	b580      	push	{r7, lr}
 800f5c6:	b098      	sub	sp, #96	@ 0x60
 800f5c8:	af02      	add	r7, sp, #8
 800f5ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f5cc:	687b      	ldr	r3, [r7, #4]
 800f5ce:	2200      	movs	r2, #0
 800f5d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800f5d4:	f7f4 fdcc 	bl	8004170 <HAL_GetTick>
 800f5d8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800f5da:	687b      	ldr	r3, [r7, #4]
 800f5dc:	681b      	ldr	r3, [r3, #0]
 800f5de:	681b      	ldr	r3, [r3, #0]
 800f5e0:	f003 0308 	and.w	r3, r3, #8
 800f5e4:	2b08      	cmp	r3, #8
 800f5e6:	d12f      	bne.n	800f648 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f5e8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f5ec:	9300      	str	r3, [sp, #0]
 800f5ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f5f0:	2200      	movs	r2, #0
 800f5f2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800f5f6:	6878      	ldr	r0, [r7, #4]
 800f5f8:	f000 f88e 	bl	800f718 <UART_WaitOnFlagUntilTimeout>
 800f5fc:	4603      	mov	r3, r0
 800f5fe:	2b00      	cmp	r3, #0
 800f600:	d022      	beq.n	800f648 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800f602:	687b      	ldr	r3, [r7, #4]
 800f604:	681b      	ldr	r3, [r3, #0]
 800f606:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f608:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f60a:	e853 3f00 	ldrex	r3, [r3]
 800f60e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f610:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f612:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f616:	653b      	str	r3, [r7, #80]	@ 0x50
 800f618:	687b      	ldr	r3, [r7, #4]
 800f61a:	681b      	ldr	r3, [r3, #0]
 800f61c:	461a      	mov	r2, r3
 800f61e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f620:	647b      	str	r3, [r7, #68]	@ 0x44
 800f622:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f624:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f626:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f628:	e841 2300 	strex	r3, r2, [r1]
 800f62c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f62e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f630:	2b00      	cmp	r3, #0
 800f632:	d1e6      	bne.n	800f602 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	2220      	movs	r2, #32
 800f638:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	2200      	movs	r2, #0
 800f640:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f644:	2303      	movs	r3, #3
 800f646:	e063      	b.n	800f710 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800f648:	687b      	ldr	r3, [r7, #4]
 800f64a:	681b      	ldr	r3, [r3, #0]
 800f64c:	681b      	ldr	r3, [r3, #0]
 800f64e:	f003 0304 	and.w	r3, r3, #4
 800f652:	2b04      	cmp	r3, #4
 800f654:	d149      	bne.n	800f6ea <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f656:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f65a:	9300      	str	r3, [sp, #0]
 800f65c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f65e:	2200      	movs	r2, #0
 800f660:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800f664:	6878      	ldr	r0, [r7, #4]
 800f666:	f000 f857 	bl	800f718 <UART_WaitOnFlagUntilTimeout>
 800f66a:	4603      	mov	r3, r0
 800f66c:	2b00      	cmp	r3, #0
 800f66e:	d03c      	beq.n	800f6ea <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f670:	687b      	ldr	r3, [r7, #4]
 800f672:	681b      	ldr	r3, [r3, #0]
 800f674:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f678:	e853 3f00 	ldrex	r3, [r3]
 800f67c:	623b      	str	r3, [r7, #32]
   return(result);
 800f67e:	6a3b      	ldr	r3, [r7, #32]
 800f680:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f684:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f686:	687b      	ldr	r3, [r7, #4]
 800f688:	681b      	ldr	r3, [r3, #0]
 800f68a:	461a      	mov	r2, r3
 800f68c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f68e:	633b      	str	r3, [r7, #48]	@ 0x30
 800f690:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f692:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f694:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f696:	e841 2300 	strex	r3, r2, [r1]
 800f69a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f69c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f69e:	2b00      	cmp	r3, #0
 800f6a0:	d1e6      	bne.n	800f670 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f6a2:	687b      	ldr	r3, [r7, #4]
 800f6a4:	681b      	ldr	r3, [r3, #0]
 800f6a6:	3308      	adds	r3, #8
 800f6a8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f6aa:	693b      	ldr	r3, [r7, #16]
 800f6ac:	e853 3f00 	ldrex	r3, [r3]
 800f6b0:	60fb      	str	r3, [r7, #12]
   return(result);
 800f6b2:	68fb      	ldr	r3, [r7, #12]
 800f6b4:	f023 0301 	bic.w	r3, r3, #1
 800f6b8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f6ba:	687b      	ldr	r3, [r7, #4]
 800f6bc:	681b      	ldr	r3, [r3, #0]
 800f6be:	3308      	adds	r3, #8
 800f6c0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f6c2:	61fa      	str	r2, [r7, #28]
 800f6c4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6c6:	69b9      	ldr	r1, [r7, #24]
 800f6c8:	69fa      	ldr	r2, [r7, #28]
 800f6ca:	e841 2300 	strex	r3, r2, [r1]
 800f6ce:	617b      	str	r3, [r7, #20]
   return(result);
 800f6d0:	697b      	ldr	r3, [r7, #20]
 800f6d2:	2b00      	cmp	r3, #0
 800f6d4:	d1e5      	bne.n	800f6a2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800f6d6:	687b      	ldr	r3, [r7, #4]
 800f6d8:	2220      	movs	r2, #32
 800f6da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800f6de:	687b      	ldr	r3, [r7, #4]
 800f6e0:	2200      	movs	r2, #0
 800f6e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f6e6:	2303      	movs	r3, #3
 800f6e8:	e012      	b.n	800f710 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800f6ea:	687b      	ldr	r3, [r7, #4]
 800f6ec:	2220      	movs	r2, #32
 800f6ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800f6f2:	687b      	ldr	r3, [r7, #4]
 800f6f4:	2220      	movs	r2, #32
 800f6f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f6fa:	687b      	ldr	r3, [r7, #4]
 800f6fc:	2200      	movs	r2, #0
 800f6fe:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f700:	687b      	ldr	r3, [r7, #4]
 800f702:	2200      	movs	r2, #0
 800f704:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800f706:	687b      	ldr	r3, [r7, #4]
 800f708:	2200      	movs	r2, #0
 800f70a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f70e:	2300      	movs	r3, #0
}
 800f710:	4618      	mov	r0, r3
 800f712:	3758      	adds	r7, #88	@ 0x58
 800f714:	46bd      	mov	sp, r7
 800f716:	bd80      	pop	{r7, pc}

0800f718 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800f718:	b580      	push	{r7, lr}
 800f71a:	b084      	sub	sp, #16
 800f71c:	af00      	add	r7, sp, #0
 800f71e:	60f8      	str	r0, [r7, #12]
 800f720:	60b9      	str	r1, [r7, #8]
 800f722:	603b      	str	r3, [r7, #0]
 800f724:	4613      	mov	r3, r2
 800f726:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f728:	e04f      	b.n	800f7ca <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f72a:	69bb      	ldr	r3, [r7, #24]
 800f72c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f730:	d04b      	beq.n	800f7ca <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f732:	f7f4 fd1d 	bl	8004170 <HAL_GetTick>
 800f736:	4602      	mov	r2, r0
 800f738:	683b      	ldr	r3, [r7, #0]
 800f73a:	1ad3      	subs	r3, r2, r3
 800f73c:	69ba      	ldr	r2, [r7, #24]
 800f73e:	429a      	cmp	r2, r3
 800f740:	d302      	bcc.n	800f748 <UART_WaitOnFlagUntilTimeout+0x30>
 800f742:	69bb      	ldr	r3, [r7, #24]
 800f744:	2b00      	cmp	r3, #0
 800f746:	d101      	bne.n	800f74c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800f748:	2303      	movs	r3, #3
 800f74a:	e04e      	b.n	800f7ea <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800f74c:	68fb      	ldr	r3, [r7, #12]
 800f74e:	681b      	ldr	r3, [r3, #0]
 800f750:	681b      	ldr	r3, [r3, #0]
 800f752:	f003 0304 	and.w	r3, r3, #4
 800f756:	2b00      	cmp	r3, #0
 800f758:	d037      	beq.n	800f7ca <UART_WaitOnFlagUntilTimeout+0xb2>
 800f75a:	68bb      	ldr	r3, [r7, #8]
 800f75c:	2b80      	cmp	r3, #128	@ 0x80
 800f75e:	d034      	beq.n	800f7ca <UART_WaitOnFlagUntilTimeout+0xb2>
 800f760:	68bb      	ldr	r3, [r7, #8]
 800f762:	2b40      	cmp	r3, #64	@ 0x40
 800f764:	d031      	beq.n	800f7ca <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800f766:	68fb      	ldr	r3, [r7, #12]
 800f768:	681b      	ldr	r3, [r3, #0]
 800f76a:	69db      	ldr	r3, [r3, #28]
 800f76c:	f003 0308 	and.w	r3, r3, #8
 800f770:	2b08      	cmp	r3, #8
 800f772:	d110      	bne.n	800f796 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f774:	68fb      	ldr	r3, [r7, #12]
 800f776:	681b      	ldr	r3, [r3, #0]
 800f778:	2208      	movs	r2, #8
 800f77a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f77c:	68f8      	ldr	r0, [r7, #12]
 800f77e:	f000 f99c 	bl	800faba <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800f782:	68fb      	ldr	r3, [r7, #12]
 800f784:	2208      	movs	r2, #8
 800f786:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f78a:	68fb      	ldr	r3, [r7, #12]
 800f78c:	2200      	movs	r2, #0
 800f78e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800f792:	2301      	movs	r3, #1
 800f794:	e029      	b.n	800f7ea <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800f796:	68fb      	ldr	r3, [r7, #12]
 800f798:	681b      	ldr	r3, [r3, #0]
 800f79a:	69db      	ldr	r3, [r3, #28]
 800f79c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f7a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f7a4:	d111      	bne.n	800f7ca <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f7a6:	68fb      	ldr	r3, [r7, #12]
 800f7a8:	681b      	ldr	r3, [r3, #0]
 800f7aa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f7ae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f7b0:	68f8      	ldr	r0, [r7, #12]
 800f7b2:	f000 f982 	bl	800faba <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800f7b6:	68fb      	ldr	r3, [r7, #12]
 800f7b8:	2220      	movs	r2, #32
 800f7ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f7be:	68fb      	ldr	r3, [r7, #12]
 800f7c0:	2200      	movs	r2, #0
 800f7c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800f7c6:	2303      	movs	r3, #3
 800f7c8:	e00f      	b.n	800f7ea <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f7ca:	68fb      	ldr	r3, [r7, #12]
 800f7cc:	681b      	ldr	r3, [r3, #0]
 800f7ce:	69da      	ldr	r2, [r3, #28]
 800f7d0:	68bb      	ldr	r3, [r7, #8]
 800f7d2:	4013      	ands	r3, r2
 800f7d4:	68ba      	ldr	r2, [r7, #8]
 800f7d6:	429a      	cmp	r2, r3
 800f7d8:	bf0c      	ite	eq
 800f7da:	2301      	moveq	r3, #1
 800f7dc:	2300      	movne	r3, #0
 800f7de:	b2db      	uxtb	r3, r3
 800f7e0:	461a      	mov	r2, r3
 800f7e2:	79fb      	ldrb	r3, [r7, #7]
 800f7e4:	429a      	cmp	r2, r3
 800f7e6:	d0a0      	beq.n	800f72a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800f7e8:	2300      	movs	r3, #0
}
 800f7ea:	4618      	mov	r0, r3
 800f7ec:	3710      	adds	r7, #16
 800f7ee:	46bd      	mov	sp, r7
 800f7f0:	bd80      	pop	{r7, pc}
	...

0800f7f4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800f7f4:	b480      	push	{r7}
 800f7f6:	b0a3      	sub	sp, #140	@ 0x8c
 800f7f8:	af00      	add	r7, sp, #0
 800f7fa:	60f8      	str	r0, [r7, #12]
 800f7fc:	60b9      	str	r1, [r7, #8]
 800f7fe:	4613      	mov	r3, r2
 800f800:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800f802:	68fb      	ldr	r3, [r7, #12]
 800f804:	68ba      	ldr	r2, [r7, #8]
 800f806:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800f808:	68fb      	ldr	r3, [r7, #12]
 800f80a:	88fa      	ldrh	r2, [r7, #6]
 800f80c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800f810:	68fb      	ldr	r3, [r7, #12]
 800f812:	88fa      	ldrh	r2, [r7, #6]
 800f814:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800f818:	68fb      	ldr	r3, [r7, #12]
 800f81a:	2200      	movs	r2, #0
 800f81c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800f81e:	68fb      	ldr	r3, [r7, #12]
 800f820:	689b      	ldr	r3, [r3, #8]
 800f822:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f826:	d10e      	bne.n	800f846 <UART_Start_Receive_IT+0x52>
 800f828:	68fb      	ldr	r3, [r7, #12]
 800f82a:	691b      	ldr	r3, [r3, #16]
 800f82c:	2b00      	cmp	r3, #0
 800f82e:	d105      	bne.n	800f83c <UART_Start_Receive_IT+0x48>
 800f830:	68fb      	ldr	r3, [r7, #12]
 800f832:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800f836:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f83a:	e02d      	b.n	800f898 <UART_Start_Receive_IT+0xa4>
 800f83c:	68fb      	ldr	r3, [r7, #12]
 800f83e:	22ff      	movs	r2, #255	@ 0xff
 800f840:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f844:	e028      	b.n	800f898 <UART_Start_Receive_IT+0xa4>
 800f846:	68fb      	ldr	r3, [r7, #12]
 800f848:	689b      	ldr	r3, [r3, #8]
 800f84a:	2b00      	cmp	r3, #0
 800f84c:	d10d      	bne.n	800f86a <UART_Start_Receive_IT+0x76>
 800f84e:	68fb      	ldr	r3, [r7, #12]
 800f850:	691b      	ldr	r3, [r3, #16]
 800f852:	2b00      	cmp	r3, #0
 800f854:	d104      	bne.n	800f860 <UART_Start_Receive_IT+0x6c>
 800f856:	68fb      	ldr	r3, [r7, #12]
 800f858:	22ff      	movs	r2, #255	@ 0xff
 800f85a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f85e:	e01b      	b.n	800f898 <UART_Start_Receive_IT+0xa4>
 800f860:	68fb      	ldr	r3, [r7, #12]
 800f862:	227f      	movs	r2, #127	@ 0x7f
 800f864:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f868:	e016      	b.n	800f898 <UART_Start_Receive_IT+0xa4>
 800f86a:	68fb      	ldr	r3, [r7, #12]
 800f86c:	689b      	ldr	r3, [r3, #8]
 800f86e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f872:	d10d      	bne.n	800f890 <UART_Start_Receive_IT+0x9c>
 800f874:	68fb      	ldr	r3, [r7, #12]
 800f876:	691b      	ldr	r3, [r3, #16]
 800f878:	2b00      	cmp	r3, #0
 800f87a:	d104      	bne.n	800f886 <UART_Start_Receive_IT+0x92>
 800f87c:	68fb      	ldr	r3, [r7, #12]
 800f87e:	227f      	movs	r2, #127	@ 0x7f
 800f880:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f884:	e008      	b.n	800f898 <UART_Start_Receive_IT+0xa4>
 800f886:	68fb      	ldr	r3, [r7, #12]
 800f888:	223f      	movs	r2, #63	@ 0x3f
 800f88a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f88e:	e003      	b.n	800f898 <UART_Start_Receive_IT+0xa4>
 800f890:	68fb      	ldr	r3, [r7, #12]
 800f892:	2200      	movs	r2, #0
 800f894:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f898:	68fb      	ldr	r3, [r7, #12]
 800f89a:	2200      	movs	r2, #0
 800f89c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800f8a0:	68fb      	ldr	r3, [r7, #12]
 800f8a2:	2222      	movs	r2, #34	@ 0x22
 800f8a4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f8a8:	68fb      	ldr	r3, [r7, #12]
 800f8aa:	681b      	ldr	r3, [r3, #0]
 800f8ac:	3308      	adds	r3, #8
 800f8ae:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f8b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f8b2:	e853 3f00 	ldrex	r3, [r3]
 800f8b6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800f8b8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f8ba:	f043 0301 	orr.w	r3, r3, #1
 800f8be:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800f8c2:	68fb      	ldr	r3, [r7, #12]
 800f8c4:	681b      	ldr	r3, [r3, #0]
 800f8c6:	3308      	adds	r3, #8
 800f8c8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800f8cc:	673a      	str	r2, [r7, #112]	@ 0x70
 800f8ce:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f8d0:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800f8d2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800f8d4:	e841 2300 	strex	r3, r2, [r1]
 800f8d8:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800f8da:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f8dc:	2b00      	cmp	r3, #0
 800f8de:	d1e3      	bne.n	800f8a8 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800f8e0:	68fb      	ldr	r3, [r7, #12]
 800f8e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f8e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f8e8:	d14f      	bne.n	800f98a <UART_Start_Receive_IT+0x196>
 800f8ea:	68fb      	ldr	r3, [r7, #12]
 800f8ec:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800f8f0:	88fa      	ldrh	r2, [r7, #6]
 800f8f2:	429a      	cmp	r2, r3
 800f8f4:	d349      	bcc.n	800f98a <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f8f6:	68fb      	ldr	r3, [r7, #12]
 800f8f8:	689b      	ldr	r3, [r3, #8]
 800f8fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f8fe:	d107      	bne.n	800f910 <UART_Start_Receive_IT+0x11c>
 800f900:	68fb      	ldr	r3, [r7, #12]
 800f902:	691b      	ldr	r3, [r3, #16]
 800f904:	2b00      	cmp	r3, #0
 800f906:	d103      	bne.n	800f910 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800f908:	68fb      	ldr	r3, [r7, #12]
 800f90a:	4a47      	ldr	r2, [pc, #284]	@ (800fa28 <UART_Start_Receive_IT+0x234>)
 800f90c:	675a      	str	r2, [r3, #116]	@ 0x74
 800f90e:	e002      	b.n	800f916 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800f910:	68fb      	ldr	r3, [r7, #12]
 800f912:	4a46      	ldr	r2, [pc, #280]	@ (800fa2c <UART_Start_Receive_IT+0x238>)
 800f914:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800f916:	68fb      	ldr	r3, [r7, #12]
 800f918:	691b      	ldr	r3, [r3, #16]
 800f91a:	2b00      	cmp	r3, #0
 800f91c:	d01a      	beq.n	800f954 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f91e:	68fb      	ldr	r3, [r7, #12]
 800f920:	681b      	ldr	r3, [r3, #0]
 800f922:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f924:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f926:	e853 3f00 	ldrex	r3, [r3]
 800f92a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800f92c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f92e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f932:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800f936:	68fb      	ldr	r3, [r7, #12]
 800f938:	681b      	ldr	r3, [r3, #0]
 800f93a:	461a      	mov	r2, r3
 800f93c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800f940:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800f942:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f944:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800f946:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800f948:	e841 2300 	strex	r3, r2, [r1]
 800f94c:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800f94e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f950:	2b00      	cmp	r3, #0
 800f952:	d1e4      	bne.n	800f91e <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800f954:	68fb      	ldr	r3, [r7, #12]
 800f956:	681b      	ldr	r3, [r3, #0]
 800f958:	3308      	adds	r3, #8
 800f95a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f95c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f95e:	e853 3f00 	ldrex	r3, [r3]
 800f962:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f964:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f966:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f96a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800f96c:	68fb      	ldr	r3, [r7, #12]
 800f96e:	681b      	ldr	r3, [r3, #0]
 800f970:	3308      	adds	r3, #8
 800f972:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800f974:	64ba      	str	r2, [r7, #72]	@ 0x48
 800f976:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f978:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800f97a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f97c:	e841 2300 	strex	r3, r2, [r1]
 800f980:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800f982:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f984:	2b00      	cmp	r3, #0
 800f986:	d1e5      	bne.n	800f954 <UART_Start_Receive_IT+0x160>
 800f988:	e046      	b.n	800fa18 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f98a:	68fb      	ldr	r3, [r7, #12]
 800f98c:	689b      	ldr	r3, [r3, #8]
 800f98e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f992:	d107      	bne.n	800f9a4 <UART_Start_Receive_IT+0x1b0>
 800f994:	68fb      	ldr	r3, [r7, #12]
 800f996:	691b      	ldr	r3, [r3, #16]
 800f998:	2b00      	cmp	r3, #0
 800f99a:	d103      	bne.n	800f9a4 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800f99c:	68fb      	ldr	r3, [r7, #12]
 800f99e:	4a24      	ldr	r2, [pc, #144]	@ (800fa30 <UART_Start_Receive_IT+0x23c>)
 800f9a0:	675a      	str	r2, [r3, #116]	@ 0x74
 800f9a2:	e002      	b.n	800f9aa <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800f9a4:	68fb      	ldr	r3, [r7, #12]
 800f9a6:	4a23      	ldr	r2, [pc, #140]	@ (800fa34 <UART_Start_Receive_IT+0x240>)
 800f9a8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800f9aa:	68fb      	ldr	r3, [r7, #12]
 800f9ac:	691b      	ldr	r3, [r3, #16]
 800f9ae:	2b00      	cmp	r3, #0
 800f9b0:	d019      	beq.n	800f9e6 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800f9b2:	68fb      	ldr	r3, [r7, #12]
 800f9b4:	681b      	ldr	r3, [r3, #0]
 800f9b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f9b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f9ba:	e853 3f00 	ldrex	r3, [r3]
 800f9be:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f9c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f9c2:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800f9c6:	677b      	str	r3, [r7, #116]	@ 0x74
 800f9c8:	68fb      	ldr	r3, [r7, #12]
 800f9ca:	681b      	ldr	r3, [r3, #0]
 800f9cc:	461a      	mov	r2, r3
 800f9ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f9d0:	637b      	str	r3, [r7, #52]	@ 0x34
 800f9d2:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f9d4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800f9d6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f9d8:	e841 2300 	strex	r3, r2, [r1]
 800f9dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800f9de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f9e0:	2b00      	cmp	r3, #0
 800f9e2:	d1e6      	bne.n	800f9b2 <UART_Start_Receive_IT+0x1be>
 800f9e4:	e018      	b.n	800fa18 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800f9e6:	68fb      	ldr	r3, [r7, #12]
 800f9e8:	681b      	ldr	r3, [r3, #0]
 800f9ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f9ec:	697b      	ldr	r3, [r7, #20]
 800f9ee:	e853 3f00 	ldrex	r3, [r3]
 800f9f2:	613b      	str	r3, [r7, #16]
   return(result);
 800f9f4:	693b      	ldr	r3, [r7, #16]
 800f9f6:	f043 0320 	orr.w	r3, r3, #32
 800f9fa:	67bb      	str	r3, [r7, #120]	@ 0x78
 800f9fc:	68fb      	ldr	r3, [r7, #12]
 800f9fe:	681b      	ldr	r3, [r3, #0]
 800fa00:	461a      	mov	r2, r3
 800fa02:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800fa04:	623b      	str	r3, [r7, #32]
 800fa06:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa08:	69f9      	ldr	r1, [r7, #28]
 800fa0a:	6a3a      	ldr	r2, [r7, #32]
 800fa0c:	e841 2300 	strex	r3, r2, [r1]
 800fa10:	61bb      	str	r3, [r7, #24]
   return(result);
 800fa12:	69bb      	ldr	r3, [r7, #24]
 800fa14:	2b00      	cmp	r3, #0
 800fa16:	d1e6      	bne.n	800f9e6 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800fa18:	2300      	movs	r3, #0
}
 800fa1a:	4618      	mov	r0, r3
 800fa1c:	378c      	adds	r7, #140	@ 0x8c
 800fa1e:	46bd      	mov	sp, r7
 800fa20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa24:	4770      	bx	lr
 800fa26:	bf00      	nop
 800fa28:	080103f5 	.word	0x080103f5
 800fa2c:	08010085 	.word	0x08010085
 800fa30:	0800fec1 	.word	0x0800fec1
 800fa34:	0800fcfd 	.word	0x0800fcfd

0800fa38 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800fa38:	b480      	push	{r7}
 800fa3a:	b08f      	sub	sp, #60	@ 0x3c
 800fa3c:	af00      	add	r7, sp, #0
 800fa3e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800fa40:	687b      	ldr	r3, [r7, #4]
 800fa42:	681b      	ldr	r3, [r3, #0]
 800fa44:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa46:	6a3b      	ldr	r3, [r7, #32]
 800fa48:	e853 3f00 	ldrex	r3, [r3]
 800fa4c:	61fb      	str	r3, [r7, #28]
   return(result);
 800fa4e:	69fb      	ldr	r3, [r7, #28]
 800fa50:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800fa54:	637b      	str	r3, [r7, #52]	@ 0x34
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	681b      	ldr	r3, [r3, #0]
 800fa5a:	461a      	mov	r2, r3
 800fa5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fa5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800fa60:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa62:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800fa64:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fa66:	e841 2300 	strex	r3, r2, [r1]
 800fa6a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800fa6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa6e:	2b00      	cmp	r3, #0
 800fa70:	d1e6      	bne.n	800fa40 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800fa72:	687b      	ldr	r3, [r7, #4]
 800fa74:	681b      	ldr	r3, [r3, #0]
 800fa76:	3308      	adds	r3, #8
 800fa78:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa7a:	68fb      	ldr	r3, [r7, #12]
 800fa7c:	e853 3f00 	ldrex	r3, [r3]
 800fa80:	60bb      	str	r3, [r7, #8]
   return(result);
 800fa82:	68bb      	ldr	r3, [r7, #8]
 800fa84:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800fa88:	633b      	str	r3, [r7, #48]	@ 0x30
 800fa8a:	687b      	ldr	r3, [r7, #4]
 800fa8c:	681b      	ldr	r3, [r3, #0]
 800fa8e:	3308      	adds	r3, #8
 800fa90:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fa92:	61ba      	str	r2, [r7, #24]
 800fa94:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa96:	6979      	ldr	r1, [r7, #20]
 800fa98:	69ba      	ldr	r2, [r7, #24]
 800fa9a:	e841 2300 	strex	r3, r2, [r1]
 800fa9e:	613b      	str	r3, [r7, #16]
   return(result);
 800faa0:	693b      	ldr	r3, [r7, #16]
 800faa2:	2b00      	cmp	r3, #0
 800faa4:	d1e5      	bne.n	800fa72 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800faa6:	687b      	ldr	r3, [r7, #4]
 800faa8:	2220      	movs	r2, #32
 800faaa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800faae:	bf00      	nop
 800fab0:	373c      	adds	r7, #60	@ 0x3c
 800fab2:	46bd      	mov	sp, r7
 800fab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fab8:	4770      	bx	lr

0800faba <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800faba:	b480      	push	{r7}
 800fabc:	b095      	sub	sp, #84	@ 0x54
 800fabe:	af00      	add	r7, sp, #0
 800fac0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800fac2:	687b      	ldr	r3, [r7, #4]
 800fac4:	681b      	ldr	r3, [r3, #0]
 800fac6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fac8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800faca:	e853 3f00 	ldrex	r3, [r3]
 800face:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800fad0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fad2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fad6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	681b      	ldr	r3, [r3, #0]
 800fadc:	461a      	mov	r2, r3
 800fade:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fae0:	643b      	str	r3, [r7, #64]	@ 0x40
 800fae2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fae4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800fae6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800fae8:	e841 2300 	strex	r3, r2, [r1]
 800faec:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800faee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800faf0:	2b00      	cmp	r3, #0
 800faf2:	d1e6      	bne.n	800fac2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800faf4:	687b      	ldr	r3, [r7, #4]
 800faf6:	681b      	ldr	r3, [r3, #0]
 800faf8:	3308      	adds	r3, #8
 800fafa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fafc:	6a3b      	ldr	r3, [r7, #32]
 800fafe:	e853 3f00 	ldrex	r3, [r3]
 800fb02:	61fb      	str	r3, [r7, #28]
   return(result);
 800fb04:	69fb      	ldr	r3, [r7, #28]
 800fb06:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800fb0a:	f023 0301 	bic.w	r3, r3, #1
 800fb0e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fb10:	687b      	ldr	r3, [r7, #4]
 800fb12:	681b      	ldr	r3, [r3, #0]
 800fb14:	3308      	adds	r3, #8
 800fb16:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800fb18:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800fb1a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb1c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800fb1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fb20:	e841 2300 	strex	r3, r2, [r1]
 800fb24:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800fb26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb28:	2b00      	cmp	r3, #0
 800fb2a:	d1e3      	bne.n	800faf4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fb2c:	687b      	ldr	r3, [r7, #4]
 800fb2e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fb30:	2b01      	cmp	r3, #1
 800fb32:	d118      	bne.n	800fb66 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fb34:	687b      	ldr	r3, [r7, #4]
 800fb36:	681b      	ldr	r3, [r3, #0]
 800fb38:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb3a:	68fb      	ldr	r3, [r7, #12]
 800fb3c:	e853 3f00 	ldrex	r3, [r3]
 800fb40:	60bb      	str	r3, [r7, #8]
   return(result);
 800fb42:	68bb      	ldr	r3, [r7, #8]
 800fb44:	f023 0310 	bic.w	r3, r3, #16
 800fb48:	647b      	str	r3, [r7, #68]	@ 0x44
 800fb4a:	687b      	ldr	r3, [r7, #4]
 800fb4c:	681b      	ldr	r3, [r3, #0]
 800fb4e:	461a      	mov	r2, r3
 800fb50:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fb52:	61bb      	str	r3, [r7, #24]
 800fb54:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb56:	6979      	ldr	r1, [r7, #20]
 800fb58:	69ba      	ldr	r2, [r7, #24]
 800fb5a:	e841 2300 	strex	r3, r2, [r1]
 800fb5e:	613b      	str	r3, [r7, #16]
   return(result);
 800fb60:	693b      	ldr	r3, [r7, #16]
 800fb62:	2b00      	cmp	r3, #0
 800fb64:	d1e6      	bne.n	800fb34 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800fb66:	687b      	ldr	r3, [r7, #4]
 800fb68:	2220      	movs	r2, #32
 800fb6a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	2200      	movs	r2, #0
 800fb72:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800fb74:	687b      	ldr	r3, [r7, #4]
 800fb76:	2200      	movs	r2, #0
 800fb78:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800fb7a:	bf00      	nop
 800fb7c:	3754      	adds	r7, #84	@ 0x54
 800fb7e:	46bd      	mov	sp, r7
 800fb80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb84:	4770      	bx	lr

0800fb86 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800fb86:	b580      	push	{r7, lr}
 800fb88:	b08a      	sub	sp, #40	@ 0x28
 800fb8a:	af00      	add	r7, sp, #0
 800fb8c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800fb8e:	687b      	ldr	r3, [r7, #4]
 800fb90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fb92:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check if DMA in circular mode */
  if (hdma->Mode != DMA_LINKEDLIST_CIRCULAR)
 800fb94:	687b      	ldr	r3, [r7, #4]
 800fb96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fb98:	2b81      	cmp	r3, #129	@ 0x81
 800fb9a:	d01d      	beq.n	800fbd8 <UART_DMATransmitCplt+0x52>
  {
    huart->TxXferCount = 0U;
 800fb9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb9e:	2200      	movs	r2, #0
 800fba0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800fba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fba6:	681b      	ldr	r3, [r3, #0]
 800fba8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fbaa:	693b      	ldr	r3, [r7, #16]
 800fbac:	e853 3f00 	ldrex	r3, [r3]
 800fbb0:	60fb      	str	r3, [r7, #12]
   return(result);
 800fbb2:	68fb      	ldr	r3, [r7, #12]
 800fbb4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fbb8:	623b      	str	r3, [r7, #32]
 800fbba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fbbc:	681b      	ldr	r3, [r3, #0]
 800fbbe:	461a      	mov	r2, r3
 800fbc0:	6a3b      	ldr	r3, [r7, #32]
 800fbc2:	61fb      	str	r3, [r7, #28]
 800fbc4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fbc6:	69b9      	ldr	r1, [r7, #24]
 800fbc8:	69fa      	ldr	r2, [r7, #28]
 800fbca:	e841 2300 	strex	r3, r2, [r1]
 800fbce:	617b      	str	r3, [r7, #20]
   return(result);
 800fbd0:	697b      	ldr	r3, [r7, #20]
 800fbd2:	2b00      	cmp	r3, #0
 800fbd4:	d1e6      	bne.n	800fba4 <UART_DMATransmitCplt+0x1e>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800fbd6:	e002      	b.n	800fbde <UART_DMATransmitCplt+0x58>
    HAL_UART_TxCpltCallback(huart);
 800fbd8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800fbda:	f7f3 fcaf 	bl	800353c <HAL_UART_TxCpltCallback>
}
 800fbde:	bf00      	nop
 800fbe0:	3728      	adds	r7, #40	@ 0x28
 800fbe2:	46bd      	mov	sp, r7
 800fbe4:	bd80      	pop	{r7, pc}

0800fbe6 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800fbe6:	b580      	push	{r7, lr}
 800fbe8:	b084      	sub	sp, #16
 800fbea:	af00      	add	r7, sp, #0
 800fbec:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800fbee:	687b      	ldr	r3, [r7, #4]
 800fbf0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fbf2:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800fbf4:	68f8      	ldr	r0, [r7, #12]
 800fbf6:	f7ff fa35 	bl	800f064 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800fbfa:	bf00      	nop
 800fbfc:	3710      	adds	r7, #16
 800fbfe:	46bd      	mov	sp, r7
 800fc00:	bd80      	pop	{r7, pc}

0800fc02 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800fc02:	b580      	push	{r7, lr}
 800fc04:	b086      	sub	sp, #24
 800fc06:	af00      	add	r7, sp, #0
 800fc08:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800fc0a:	687b      	ldr	r3, [r7, #4]
 800fc0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fc0e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800fc10:	697b      	ldr	r3, [r7, #20]
 800fc12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fc16:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800fc18:	697b      	ldr	r3, [r7, #20]
 800fc1a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800fc1e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800fc20:	697b      	ldr	r3, [r7, #20]
 800fc22:	681b      	ldr	r3, [r3, #0]
 800fc24:	689b      	ldr	r3, [r3, #8]
 800fc26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fc2a:	2b80      	cmp	r3, #128	@ 0x80
 800fc2c:	d109      	bne.n	800fc42 <UART_DMAError+0x40>
 800fc2e:	693b      	ldr	r3, [r7, #16]
 800fc30:	2b21      	cmp	r3, #33	@ 0x21
 800fc32:	d106      	bne.n	800fc42 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800fc34:	697b      	ldr	r3, [r7, #20]
 800fc36:	2200      	movs	r2, #0
 800fc38:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800fc3c:	6978      	ldr	r0, [r7, #20]
 800fc3e:	f7ff fefb 	bl	800fa38 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800fc42:	697b      	ldr	r3, [r7, #20]
 800fc44:	681b      	ldr	r3, [r3, #0]
 800fc46:	689b      	ldr	r3, [r3, #8]
 800fc48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fc4c:	2b40      	cmp	r3, #64	@ 0x40
 800fc4e:	d109      	bne.n	800fc64 <UART_DMAError+0x62>
 800fc50:	68fb      	ldr	r3, [r7, #12]
 800fc52:	2b22      	cmp	r3, #34	@ 0x22
 800fc54:	d106      	bne.n	800fc64 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800fc56:	697b      	ldr	r3, [r7, #20]
 800fc58:	2200      	movs	r2, #0
 800fc5a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800fc5e:	6978      	ldr	r0, [r7, #20]
 800fc60:	f7ff ff2b 	bl	800faba <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800fc64:	697b      	ldr	r3, [r7, #20]
 800fc66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fc6a:	f043 0210 	orr.w	r2, r3, #16
 800fc6e:	697b      	ldr	r3, [r7, #20]
 800fc70:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800fc74:	6978      	ldr	r0, [r7, #20]
 800fc76:	f7ff f9ff 	bl	800f078 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800fc7a:	bf00      	nop
 800fc7c:	3718      	adds	r7, #24
 800fc7e:	46bd      	mov	sp, r7
 800fc80:	bd80      	pop	{r7, pc}

0800fc82 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800fc82:	b580      	push	{r7, lr}
 800fc84:	b084      	sub	sp, #16
 800fc86:	af00      	add	r7, sp, #0
 800fc88:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800fc8a:	687b      	ldr	r3, [r7, #4]
 800fc8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fc8e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800fc90:	68fb      	ldr	r3, [r7, #12]
 800fc92:	2200      	movs	r2, #0
 800fc94:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800fc98:	68f8      	ldr	r0, [r7, #12]
 800fc9a:	f7ff f9ed 	bl	800f078 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800fc9e:	bf00      	nop
 800fca0:	3710      	adds	r7, #16
 800fca2:	46bd      	mov	sp, r7
 800fca4:	bd80      	pop	{r7, pc}

0800fca6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800fca6:	b580      	push	{r7, lr}
 800fca8:	b088      	sub	sp, #32
 800fcaa:	af00      	add	r7, sp, #0
 800fcac:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800fcae:	687b      	ldr	r3, [r7, #4]
 800fcb0:	681b      	ldr	r3, [r3, #0]
 800fcb2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fcb4:	68fb      	ldr	r3, [r7, #12]
 800fcb6:	e853 3f00 	ldrex	r3, [r3]
 800fcba:	60bb      	str	r3, [r7, #8]
   return(result);
 800fcbc:	68bb      	ldr	r3, [r7, #8]
 800fcbe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fcc2:	61fb      	str	r3, [r7, #28]
 800fcc4:	687b      	ldr	r3, [r7, #4]
 800fcc6:	681b      	ldr	r3, [r3, #0]
 800fcc8:	461a      	mov	r2, r3
 800fcca:	69fb      	ldr	r3, [r7, #28]
 800fccc:	61bb      	str	r3, [r7, #24]
 800fcce:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fcd0:	6979      	ldr	r1, [r7, #20]
 800fcd2:	69ba      	ldr	r2, [r7, #24]
 800fcd4:	e841 2300 	strex	r3, r2, [r1]
 800fcd8:	613b      	str	r3, [r7, #16]
   return(result);
 800fcda:	693b      	ldr	r3, [r7, #16]
 800fcdc:	2b00      	cmp	r3, #0
 800fcde:	d1e6      	bne.n	800fcae <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800fce0:	687b      	ldr	r3, [r7, #4]
 800fce2:	2220      	movs	r2, #32
 800fce4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800fce8:	687b      	ldr	r3, [r7, #4]
 800fcea:	2200      	movs	r2, #0
 800fcec:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800fcee:	6878      	ldr	r0, [r7, #4]
 800fcf0:	f7f3 fc24 	bl	800353c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800fcf4:	bf00      	nop
 800fcf6:	3720      	adds	r7, #32
 800fcf8:	46bd      	mov	sp, r7
 800fcfa:	bd80      	pop	{r7, pc}

0800fcfc <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800fcfc:	b580      	push	{r7, lr}
 800fcfe:	b09c      	sub	sp, #112	@ 0x70
 800fd00:	af00      	add	r7, sp, #0
 800fd02:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800fd04:	687b      	ldr	r3, [r7, #4]
 800fd06:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800fd0a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800fd0e:	687b      	ldr	r3, [r7, #4]
 800fd10:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800fd14:	2b22      	cmp	r3, #34	@ 0x22
 800fd16:	f040 80c3 	bne.w	800fea0 <UART_RxISR_8BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800fd1a:	687b      	ldr	r3, [r7, #4]
 800fd1c:	681b      	ldr	r3, [r3, #0]
 800fd1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fd20:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800fd24:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800fd28:	b2d9      	uxtb	r1, r3
 800fd2a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800fd2e:	b2da      	uxtb	r2, r3
 800fd30:	687b      	ldr	r3, [r7, #4]
 800fd32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fd34:	400a      	ands	r2, r1
 800fd36:	b2d2      	uxtb	r2, r2
 800fd38:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800fd3a:	687b      	ldr	r3, [r7, #4]
 800fd3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fd3e:	1c5a      	adds	r2, r3, #1
 800fd40:	687b      	ldr	r3, [r7, #4]
 800fd42:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800fd44:	687b      	ldr	r3, [r7, #4]
 800fd46:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fd4a:	b29b      	uxth	r3, r3
 800fd4c:	3b01      	subs	r3, #1
 800fd4e:	b29a      	uxth	r2, r3
 800fd50:	687b      	ldr	r3, [r7, #4]
 800fd52:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800fd56:	687b      	ldr	r3, [r7, #4]
 800fd58:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fd5c:	b29b      	uxth	r3, r3
 800fd5e:	2b00      	cmp	r3, #0
 800fd60:	f040 80a6 	bne.w	800feb0 <UART_RxISR_8BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800fd64:	687b      	ldr	r3, [r7, #4]
 800fd66:	681b      	ldr	r3, [r3, #0]
 800fd68:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fd6c:	e853 3f00 	ldrex	r3, [r3]
 800fd70:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800fd72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fd74:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fd78:	66bb      	str	r3, [r7, #104]	@ 0x68
 800fd7a:	687b      	ldr	r3, [r7, #4]
 800fd7c:	681b      	ldr	r3, [r3, #0]
 800fd7e:	461a      	mov	r2, r3
 800fd80:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800fd82:	65bb      	str	r3, [r7, #88]	@ 0x58
 800fd84:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd86:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800fd88:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800fd8a:	e841 2300 	strex	r3, r2, [r1]
 800fd8e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800fd90:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fd92:	2b00      	cmp	r3, #0
 800fd94:	d1e6      	bne.n	800fd64 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fd96:	687b      	ldr	r3, [r7, #4]
 800fd98:	681b      	ldr	r3, [r3, #0]
 800fd9a:	3308      	adds	r3, #8
 800fd9c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fda0:	e853 3f00 	ldrex	r3, [r3]
 800fda4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800fda6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fda8:	f023 0301 	bic.w	r3, r3, #1
 800fdac:	667b      	str	r3, [r7, #100]	@ 0x64
 800fdae:	687b      	ldr	r3, [r7, #4]
 800fdb0:	681b      	ldr	r3, [r3, #0]
 800fdb2:	3308      	adds	r3, #8
 800fdb4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800fdb6:	647a      	str	r2, [r7, #68]	@ 0x44
 800fdb8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fdba:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800fdbc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fdbe:	e841 2300 	strex	r3, r2, [r1]
 800fdc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800fdc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fdc6:	2b00      	cmp	r3, #0
 800fdc8:	d1e5      	bne.n	800fd96 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800fdca:	687b      	ldr	r3, [r7, #4]
 800fdcc:	2220      	movs	r2, #32
 800fdce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800fdd2:	687b      	ldr	r3, [r7, #4]
 800fdd4:	2200      	movs	r2, #0
 800fdd6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800fdd8:	687b      	ldr	r3, [r7, #4]
 800fdda:	2200      	movs	r2, #0
 800fddc:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800fdde:	687b      	ldr	r3, [r7, #4]
 800fde0:	681b      	ldr	r3, [r3, #0]
 800fde2:	4a35      	ldr	r2, [pc, #212]	@ (800feb8 <UART_RxISR_8BIT+0x1bc>)
 800fde4:	4293      	cmp	r3, r2
 800fde6:	d024      	beq.n	800fe32 <UART_RxISR_8BIT+0x136>
 800fde8:	687b      	ldr	r3, [r7, #4]
 800fdea:	681b      	ldr	r3, [r3, #0]
 800fdec:	4a33      	ldr	r2, [pc, #204]	@ (800febc <UART_RxISR_8BIT+0x1c0>)
 800fdee:	4293      	cmp	r3, r2
 800fdf0:	d01f      	beq.n	800fe32 <UART_RxISR_8BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800fdf2:	687b      	ldr	r3, [r7, #4]
 800fdf4:	681b      	ldr	r3, [r3, #0]
 800fdf6:	685b      	ldr	r3, [r3, #4]
 800fdf8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800fdfc:	2b00      	cmp	r3, #0
 800fdfe:	d018      	beq.n	800fe32 <UART_RxISR_8BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800fe00:	687b      	ldr	r3, [r7, #4]
 800fe02:	681b      	ldr	r3, [r3, #0]
 800fe04:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe08:	e853 3f00 	ldrex	r3, [r3]
 800fe0c:	623b      	str	r3, [r7, #32]
   return(result);
 800fe0e:	6a3b      	ldr	r3, [r7, #32]
 800fe10:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800fe14:	663b      	str	r3, [r7, #96]	@ 0x60
 800fe16:	687b      	ldr	r3, [r7, #4]
 800fe18:	681b      	ldr	r3, [r3, #0]
 800fe1a:	461a      	mov	r2, r3
 800fe1c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fe1e:	633b      	str	r3, [r7, #48]	@ 0x30
 800fe20:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe22:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fe24:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fe26:	e841 2300 	strex	r3, r2, [r1]
 800fe2a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800fe2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe2e:	2b00      	cmp	r3, #0
 800fe30:	d1e6      	bne.n	800fe00 <UART_RxISR_8BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fe32:	687b      	ldr	r3, [r7, #4]
 800fe34:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fe36:	2b01      	cmp	r3, #1
 800fe38:	d12e      	bne.n	800fe98 <UART_RxISR_8BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fe3a:	687b      	ldr	r3, [r7, #4]
 800fe3c:	2200      	movs	r2, #0
 800fe3e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fe40:	687b      	ldr	r3, [r7, #4]
 800fe42:	681b      	ldr	r3, [r3, #0]
 800fe44:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe46:	693b      	ldr	r3, [r7, #16]
 800fe48:	e853 3f00 	ldrex	r3, [r3]
 800fe4c:	60fb      	str	r3, [r7, #12]
   return(result);
 800fe4e:	68fb      	ldr	r3, [r7, #12]
 800fe50:	f023 0310 	bic.w	r3, r3, #16
 800fe54:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800fe56:	687b      	ldr	r3, [r7, #4]
 800fe58:	681b      	ldr	r3, [r3, #0]
 800fe5a:	461a      	mov	r2, r3
 800fe5c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fe5e:	61fb      	str	r3, [r7, #28]
 800fe60:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe62:	69b9      	ldr	r1, [r7, #24]
 800fe64:	69fa      	ldr	r2, [r7, #28]
 800fe66:	e841 2300 	strex	r3, r2, [r1]
 800fe6a:	617b      	str	r3, [r7, #20]
   return(result);
 800fe6c:	697b      	ldr	r3, [r7, #20]
 800fe6e:	2b00      	cmp	r3, #0
 800fe70:	d1e6      	bne.n	800fe40 <UART_RxISR_8BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800fe72:	687b      	ldr	r3, [r7, #4]
 800fe74:	681b      	ldr	r3, [r3, #0]
 800fe76:	69db      	ldr	r3, [r3, #28]
 800fe78:	f003 0310 	and.w	r3, r3, #16
 800fe7c:	2b10      	cmp	r3, #16
 800fe7e:	d103      	bne.n	800fe88 <UART_RxISR_8BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800fe80:	687b      	ldr	r3, [r7, #4]
 800fe82:	681b      	ldr	r3, [r3, #0]
 800fe84:	2210      	movs	r2, #16
 800fe86:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800fe8e:	4619      	mov	r1, r3
 800fe90:	6878      	ldr	r0, [r7, #4]
 800fe92:	f7ff f8fb 	bl	800f08c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800fe96:	e00b      	b.n	800feb0 <UART_RxISR_8BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 800fe98:	6878      	ldr	r0, [r7, #4]
 800fe9a:	f7f3 fb6b 	bl	8003574 <HAL_UART_RxCpltCallback>
}
 800fe9e:	e007      	b.n	800feb0 <UART_RxISR_8BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800fea0:	687b      	ldr	r3, [r7, #4]
 800fea2:	681b      	ldr	r3, [r3, #0]
 800fea4:	699a      	ldr	r2, [r3, #24]
 800fea6:	687b      	ldr	r3, [r7, #4]
 800fea8:	681b      	ldr	r3, [r3, #0]
 800feaa:	f042 0208 	orr.w	r2, r2, #8
 800feae:	619a      	str	r2, [r3, #24]
}
 800feb0:	bf00      	nop
 800feb2:	3770      	adds	r7, #112	@ 0x70
 800feb4:	46bd      	mov	sp, r7
 800feb6:	bd80      	pop	{r7, pc}
 800feb8:	44002400 	.word	0x44002400
 800febc:	54002400 	.word	0x54002400

0800fec0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800fec0:	b580      	push	{r7, lr}
 800fec2:	b09c      	sub	sp, #112	@ 0x70
 800fec4:	af00      	add	r7, sp, #0
 800fec6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800fec8:	687b      	ldr	r3, [r7, #4]
 800feca:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800fece:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800fed2:	687b      	ldr	r3, [r7, #4]
 800fed4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800fed8:	2b22      	cmp	r3, #34	@ 0x22
 800feda:	f040 80c3 	bne.w	8010064 <UART_RxISR_16BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800fede:	687b      	ldr	r3, [r7, #4]
 800fee0:	681b      	ldr	r3, [r3, #0]
 800fee2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fee4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800fee8:	687b      	ldr	r3, [r7, #4]
 800feea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800feec:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800feee:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800fef2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800fef6:	4013      	ands	r3, r2
 800fef8:	b29a      	uxth	r2, r3
 800fefa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800fefc:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800fefe:	687b      	ldr	r3, [r7, #4]
 800ff00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ff02:	1c9a      	adds	r2, r3, #2
 800ff04:	687b      	ldr	r3, [r7, #4]
 800ff06:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800ff08:	687b      	ldr	r3, [r7, #4]
 800ff0a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ff0e:	b29b      	uxth	r3, r3
 800ff10:	3b01      	subs	r3, #1
 800ff12:	b29a      	uxth	r2, r3
 800ff14:	687b      	ldr	r3, [r7, #4]
 800ff16:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800ff1a:	687b      	ldr	r3, [r7, #4]
 800ff1c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ff20:	b29b      	uxth	r3, r3
 800ff22:	2b00      	cmp	r3, #0
 800ff24:	f040 80a6 	bne.w	8010074 <UART_RxISR_16BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ff28:	687b      	ldr	r3, [r7, #4]
 800ff2a:	681b      	ldr	r3, [r3, #0]
 800ff2c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ff30:	e853 3f00 	ldrex	r3, [r3]
 800ff34:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800ff36:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ff38:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ff3c:	667b      	str	r3, [r7, #100]	@ 0x64
 800ff3e:	687b      	ldr	r3, [r7, #4]
 800ff40:	681b      	ldr	r3, [r3, #0]
 800ff42:	461a      	mov	r2, r3
 800ff44:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ff46:	657b      	str	r3, [r7, #84]	@ 0x54
 800ff48:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff4a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800ff4c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ff4e:	e841 2300 	strex	r3, r2, [r1]
 800ff52:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800ff54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ff56:	2b00      	cmp	r3, #0
 800ff58:	d1e6      	bne.n	800ff28 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ff5a:	687b      	ldr	r3, [r7, #4]
 800ff5c:	681b      	ldr	r3, [r3, #0]
 800ff5e:	3308      	adds	r3, #8
 800ff60:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ff64:	e853 3f00 	ldrex	r3, [r3]
 800ff68:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ff6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff6c:	f023 0301 	bic.w	r3, r3, #1
 800ff70:	663b      	str	r3, [r7, #96]	@ 0x60
 800ff72:	687b      	ldr	r3, [r7, #4]
 800ff74:	681b      	ldr	r3, [r3, #0]
 800ff76:	3308      	adds	r3, #8
 800ff78:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800ff7a:	643a      	str	r2, [r7, #64]	@ 0x40
 800ff7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff7e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ff80:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ff82:	e841 2300 	strex	r3, r2, [r1]
 800ff86:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ff88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ff8a:	2b00      	cmp	r3, #0
 800ff8c:	d1e5      	bne.n	800ff5a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ff8e:	687b      	ldr	r3, [r7, #4]
 800ff90:	2220      	movs	r2, #32
 800ff92:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800ff96:	687b      	ldr	r3, [r7, #4]
 800ff98:	2200      	movs	r2, #0
 800ff9a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ff9c:	687b      	ldr	r3, [r7, #4]
 800ff9e:	2200      	movs	r2, #0
 800ffa0:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ffa2:	687b      	ldr	r3, [r7, #4]
 800ffa4:	681b      	ldr	r3, [r3, #0]
 800ffa6:	4a35      	ldr	r2, [pc, #212]	@ (801007c <UART_RxISR_16BIT+0x1bc>)
 800ffa8:	4293      	cmp	r3, r2
 800ffaa:	d024      	beq.n	800fff6 <UART_RxISR_16BIT+0x136>
 800ffac:	687b      	ldr	r3, [r7, #4]
 800ffae:	681b      	ldr	r3, [r3, #0]
 800ffb0:	4a33      	ldr	r2, [pc, #204]	@ (8010080 <UART_RxISR_16BIT+0x1c0>)
 800ffb2:	4293      	cmp	r3, r2
 800ffb4:	d01f      	beq.n	800fff6 <UART_RxISR_16BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ffb6:	687b      	ldr	r3, [r7, #4]
 800ffb8:	681b      	ldr	r3, [r3, #0]
 800ffba:	685b      	ldr	r3, [r3, #4]
 800ffbc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ffc0:	2b00      	cmp	r3, #0
 800ffc2:	d018      	beq.n	800fff6 <UART_RxISR_16BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ffc4:	687b      	ldr	r3, [r7, #4]
 800ffc6:	681b      	ldr	r3, [r3, #0]
 800ffc8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ffca:	6a3b      	ldr	r3, [r7, #32]
 800ffcc:	e853 3f00 	ldrex	r3, [r3]
 800ffd0:	61fb      	str	r3, [r7, #28]
   return(result);
 800ffd2:	69fb      	ldr	r3, [r7, #28]
 800ffd4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ffd8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ffda:	687b      	ldr	r3, [r7, #4]
 800ffdc:	681b      	ldr	r3, [r3, #0]
 800ffde:	461a      	mov	r2, r3
 800ffe0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ffe2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ffe4:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ffe6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ffe8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ffea:	e841 2300 	strex	r3, r2, [r1]
 800ffee:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800fff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fff2:	2b00      	cmp	r3, #0
 800fff4:	d1e6      	bne.n	800ffc4 <UART_RxISR_16BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fff6:	687b      	ldr	r3, [r7, #4]
 800fff8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fffa:	2b01      	cmp	r3, #1
 800fffc:	d12e      	bne.n	801005c <UART_RxISR_16BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fffe:	687b      	ldr	r3, [r7, #4]
 8010000:	2200      	movs	r2, #0
 8010002:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010004:	687b      	ldr	r3, [r7, #4]
 8010006:	681b      	ldr	r3, [r3, #0]
 8010008:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801000a:	68fb      	ldr	r3, [r7, #12]
 801000c:	e853 3f00 	ldrex	r3, [r3]
 8010010:	60bb      	str	r3, [r7, #8]
   return(result);
 8010012:	68bb      	ldr	r3, [r7, #8]
 8010014:	f023 0310 	bic.w	r3, r3, #16
 8010018:	65bb      	str	r3, [r7, #88]	@ 0x58
 801001a:	687b      	ldr	r3, [r7, #4]
 801001c:	681b      	ldr	r3, [r3, #0]
 801001e:	461a      	mov	r2, r3
 8010020:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010022:	61bb      	str	r3, [r7, #24]
 8010024:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010026:	6979      	ldr	r1, [r7, #20]
 8010028:	69ba      	ldr	r2, [r7, #24]
 801002a:	e841 2300 	strex	r3, r2, [r1]
 801002e:	613b      	str	r3, [r7, #16]
   return(result);
 8010030:	693b      	ldr	r3, [r7, #16]
 8010032:	2b00      	cmp	r3, #0
 8010034:	d1e6      	bne.n	8010004 <UART_RxISR_16BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8010036:	687b      	ldr	r3, [r7, #4]
 8010038:	681b      	ldr	r3, [r3, #0]
 801003a:	69db      	ldr	r3, [r3, #28]
 801003c:	f003 0310 	and.w	r3, r3, #16
 8010040:	2b10      	cmp	r3, #16
 8010042:	d103      	bne.n	801004c <UART_RxISR_16BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8010044:	687b      	ldr	r3, [r7, #4]
 8010046:	681b      	ldr	r3, [r3, #0]
 8010048:	2210      	movs	r2, #16
 801004a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801004c:	687b      	ldr	r3, [r7, #4]
 801004e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010052:	4619      	mov	r1, r3
 8010054:	6878      	ldr	r0, [r7, #4]
 8010056:	f7ff f819 	bl	800f08c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 801005a:	e00b      	b.n	8010074 <UART_RxISR_16BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 801005c:	6878      	ldr	r0, [r7, #4]
 801005e:	f7f3 fa89 	bl	8003574 <HAL_UART_RxCpltCallback>
}
 8010062:	e007      	b.n	8010074 <UART_RxISR_16BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8010064:	687b      	ldr	r3, [r7, #4]
 8010066:	681b      	ldr	r3, [r3, #0]
 8010068:	699a      	ldr	r2, [r3, #24]
 801006a:	687b      	ldr	r3, [r7, #4]
 801006c:	681b      	ldr	r3, [r3, #0]
 801006e:	f042 0208 	orr.w	r2, r2, #8
 8010072:	619a      	str	r2, [r3, #24]
}
 8010074:	bf00      	nop
 8010076:	3770      	adds	r7, #112	@ 0x70
 8010078:	46bd      	mov	sp, r7
 801007a:	bd80      	pop	{r7, pc}
 801007c:	44002400 	.word	0x44002400
 8010080:	54002400 	.word	0x54002400

08010084 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8010084:	b580      	push	{r7, lr}
 8010086:	b0ac      	sub	sp, #176	@ 0xb0
 8010088:	af00      	add	r7, sp, #0
 801008a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 801008c:	687b      	ldr	r3, [r7, #4]
 801008e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8010092:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8010096:	687b      	ldr	r3, [r7, #4]
 8010098:	681b      	ldr	r3, [r3, #0]
 801009a:	69db      	ldr	r3, [r3, #28]
 801009c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80100a0:	687b      	ldr	r3, [r7, #4]
 80100a2:	681b      	ldr	r3, [r3, #0]
 80100a4:	681b      	ldr	r3, [r3, #0]
 80100a6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80100aa:	687b      	ldr	r3, [r7, #4]
 80100ac:	681b      	ldr	r3, [r3, #0]
 80100ae:	689b      	ldr	r3, [r3, #8]
 80100b0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80100b4:	687b      	ldr	r3, [r7, #4]
 80100b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80100ba:	2b22      	cmp	r3, #34	@ 0x22
 80100bc:	f040 8188 	bne.w	80103d0 <UART_RxISR_8BIT_FIFOEN+0x34c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80100c0:	687b      	ldr	r3, [r7, #4]
 80100c2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80100c6:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80100ca:	e12b      	b.n	8010324 <UART_RxISR_8BIT_FIFOEN+0x2a0>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80100cc:	687b      	ldr	r3, [r7, #4]
 80100ce:	681b      	ldr	r3, [r3, #0]
 80100d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80100d2:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80100d6:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 80100da:	b2d9      	uxtb	r1, r3
 80100dc:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 80100e0:	b2da      	uxtb	r2, r3
 80100e2:	687b      	ldr	r3, [r7, #4]
 80100e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80100e6:	400a      	ands	r2, r1
 80100e8:	b2d2      	uxtb	r2, r2
 80100ea:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80100ec:	687b      	ldr	r3, [r7, #4]
 80100ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80100f0:	1c5a      	adds	r2, r3, #1
 80100f2:	687b      	ldr	r3, [r7, #4]
 80100f4:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80100f6:	687b      	ldr	r3, [r7, #4]
 80100f8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80100fc:	b29b      	uxth	r3, r3
 80100fe:	3b01      	subs	r3, #1
 8010100:	b29a      	uxth	r2, r3
 8010102:	687b      	ldr	r3, [r7, #4]
 8010104:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8010108:	687b      	ldr	r3, [r7, #4]
 801010a:	681b      	ldr	r3, [r3, #0]
 801010c:	69db      	ldr	r3, [r3, #28]
 801010e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8010112:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010116:	f003 0307 	and.w	r3, r3, #7
 801011a:	2b00      	cmp	r3, #0
 801011c:	d053      	beq.n	80101c6 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 801011e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010122:	f003 0301 	and.w	r3, r3, #1
 8010126:	2b00      	cmp	r3, #0
 8010128:	d011      	beq.n	801014e <UART_RxISR_8BIT_FIFOEN+0xca>
 801012a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801012e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010132:	2b00      	cmp	r3, #0
 8010134:	d00b      	beq.n	801014e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8010136:	687b      	ldr	r3, [r7, #4]
 8010138:	681b      	ldr	r3, [r3, #0]
 801013a:	2201      	movs	r2, #1
 801013c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 801013e:	687b      	ldr	r3, [r7, #4]
 8010140:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010144:	f043 0201 	orr.w	r2, r3, #1
 8010148:	687b      	ldr	r3, [r7, #4]
 801014a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801014e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010152:	f003 0302 	and.w	r3, r3, #2
 8010156:	2b00      	cmp	r3, #0
 8010158:	d011      	beq.n	801017e <UART_RxISR_8BIT_FIFOEN+0xfa>
 801015a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801015e:	f003 0301 	and.w	r3, r3, #1
 8010162:	2b00      	cmp	r3, #0
 8010164:	d00b      	beq.n	801017e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8010166:	687b      	ldr	r3, [r7, #4]
 8010168:	681b      	ldr	r3, [r3, #0]
 801016a:	2202      	movs	r2, #2
 801016c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 801016e:	687b      	ldr	r3, [r7, #4]
 8010170:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010174:	f043 0204 	orr.w	r2, r3, #4
 8010178:	687b      	ldr	r3, [r7, #4]
 801017a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801017e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010182:	f003 0304 	and.w	r3, r3, #4
 8010186:	2b00      	cmp	r3, #0
 8010188:	d011      	beq.n	80101ae <UART_RxISR_8BIT_FIFOEN+0x12a>
 801018a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801018e:	f003 0301 	and.w	r3, r3, #1
 8010192:	2b00      	cmp	r3, #0
 8010194:	d00b      	beq.n	80101ae <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8010196:	687b      	ldr	r3, [r7, #4]
 8010198:	681b      	ldr	r3, [r3, #0]
 801019a:	2204      	movs	r2, #4
 801019c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 801019e:	687b      	ldr	r3, [r7, #4]
 80101a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80101a4:	f043 0202 	orr.w	r2, r3, #2
 80101a8:	687b      	ldr	r3, [r7, #4]
 80101aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80101ae:	687b      	ldr	r3, [r7, #4]
 80101b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80101b4:	2b00      	cmp	r3, #0
 80101b6:	d006      	beq.n	80101c6 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80101b8:	6878      	ldr	r0, [r7, #4]
 80101ba:	f7fe ff5d 	bl	800f078 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80101be:	687b      	ldr	r3, [r7, #4]
 80101c0:	2200      	movs	r2, #0
 80101c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80101c6:	687b      	ldr	r3, [r7, #4]
 80101c8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80101cc:	b29b      	uxth	r3, r3
 80101ce:	2b00      	cmp	r3, #0
 80101d0:	f040 80a8 	bne.w	8010324 <UART_RxISR_8BIT_FIFOEN+0x2a0>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80101d4:	687b      	ldr	r3, [r7, #4]
 80101d6:	681b      	ldr	r3, [r3, #0]
 80101d8:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80101da:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80101dc:	e853 3f00 	ldrex	r3, [r3]
 80101e0:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 80101e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80101e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80101e8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80101ec:	687b      	ldr	r3, [r7, #4]
 80101ee:	681b      	ldr	r3, [r3, #0]
 80101f0:	461a      	mov	r2, r3
 80101f2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80101f6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80101f8:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80101fa:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80101fc:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80101fe:	e841 2300 	strex	r3, r2, [r1]
 8010202:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8010204:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8010206:	2b00      	cmp	r3, #0
 8010208:	d1e4      	bne.n	80101d4 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801020a:	687b      	ldr	r3, [r7, #4]
 801020c:	681b      	ldr	r3, [r3, #0]
 801020e:	3308      	adds	r3, #8
 8010210:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010212:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010214:	e853 3f00 	ldrex	r3, [r3]
 8010218:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 801021a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801021c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8010220:	f023 0301 	bic.w	r3, r3, #1
 8010224:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8010228:	687b      	ldr	r3, [r7, #4]
 801022a:	681b      	ldr	r3, [r3, #0]
 801022c:	3308      	adds	r3, #8
 801022e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8010232:	66ba      	str	r2, [r7, #104]	@ 0x68
 8010234:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010236:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8010238:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 801023a:	e841 2300 	strex	r3, r2, [r1]
 801023e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8010240:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8010242:	2b00      	cmp	r3, #0
 8010244:	d1e1      	bne.n	801020a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8010246:	687b      	ldr	r3, [r7, #4]
 8010248:	2220      	movs	r2, #32
 801024a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 801024e:	687b      	ldr	r3, [r7, #4]
 8010250:	2200      	movs	r2, #0
 8010252:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010254:	687b      	ldr	r3, [r7, #4]
 8010256:	2200      	movs	r2, #0
 8010258:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801025a:	687b      	ldr	r3, [r7, #4]
 801025c:	681b      	ldr	r3, [r3, #0]
 801025e:	4a62      	ldr	r2, [pc, #392]	@ (80103e8 <UART_RxISR_8BIT_FIFOEN+0x364>)
 8010260:	4293      	cmp	r3, r2
 8010262:	d026      	beq.n	80102b2 <UART_RxISR_8BIT_FIFOEN+0x22e>
 8010264:	687b      	ldr	r3, [r7, #4]
 8010266:	681b      	ldr	r3, [r3, #0]
 8010268:	4a60      	ldr	r2, [pc, #384]	@ (80103ec <UART_RxISR_8BIT_FIFOEN+0x368>)
 801026a:	4293      	cmp	r3, r2
 801026c:	d021      	beq.n	80102b2 <UART_RxISR_8BIT_FIFOEN+0x22e>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 801026e:	687b      	ldr	r3, [r7, #4]
 8010270:	681b      	ldr	r3, [r3, #0]
 8010272:	685b      	ldr	r3, [r3, #4]
 8010274:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8010278:	2b00      	cmp	r3, #0
 801027a:	d01a      	beq.n	80102b2 <UART_RxISR_8BIT_FIFOEN+0x22e>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801027c:	687b      	ldr	r3, [r7, #4]
 801027e:	681b      	ldr	r3, [r3, #0]
 8010280:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010282:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010284:	e853 3f00 	ldrex	r3, [r3]
 8010288:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 801028a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801028c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8010290:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8010294:	687b      	ldr	r3, [r7, #4]
 8010296:	681b      	ldr	r3, [r3, #0]
 8010298:	461a      	mov	r2, r3
 801029a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 801029e:	657b      	str	r3, [r7, #84]	@ 0x54
 80102a0:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80102a2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80102a4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80102a6:	e841 2300 	strex	r3, r2, [r1]
 80102aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80102ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80102ae:	2b00      	cmp	r3, #0
 80102b0:	d1e4      	bne.n	801027c <UART_RxISR_8BIT_FIFOEN+0x1f8>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80102b2:	687b      	ldr	r3, [r7, #4]
 80102b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80102b6:	2b01      	cmp	r3, #1
 80102b8:	d130      	bne.n	801031c <UART_RxISR_8BIT_FIFOEN+0x298>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80102ba:	687b      	ldr	r3, [r7, #4]
 80102bc:	2200      	movs	r2, #0
 80102be:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80102c0:	687b      	ldr	r3, [r7, #4]
 80102c2:	681b      	ldr	r3, [r3, #0]
 80102c4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80102c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80102c8:	e853 3f00 	ldrex	r3, [r3]
 80102cc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80102ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80102d0:	f023 0310 	bic.w	r3, r3, #16
 80102d4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80102d8:	687b      	ldr	r3, [r7, #4]
 80102da:	681b      	ldr	r3, [r3, #0]
 80102dc:	461a      	mov	r2, r3
 80102de:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80102e2:	643b      	str	r3, [r7, #64]	@ 0x40
 80102e4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80102e6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80102e8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80102ea:	e841 2300 	strex	r3, r2, [r1]
 80102ee:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80102f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80102f2:	2b00      	cmp	r3, #0
 80102f4:	d1e4      	bne.n	80102c0 <UART_RxISR_8BIT_FIFOEN+0x23c>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80102f6:	687b      	ldr	r3, [r7, #4]
 80102f8:	681b      	ldr	r3, [r3, #0]
 80102fa:	69db      	ldr	r3, [r3, #28]
 80102fc:	f003 0310 	and.w	r3, r3, #16
 8010300:	2b10      	cmp	r3, #16
 8010302:	d103      	bne.n	801030c <UART_RxISR_8BIT_FIFOEN+0x288>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8010304:	687b      	ldr	r3, [r7, #4]
 8010306:	681b      	ldr	r3, [r3, #0]
 8010308:	2210      	movs	r2, #16
 801030a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801030c:	687b      	ldr	r3, [r7, #4]
 801030e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010312:	4619      	mov	r1, r3
 8010314:	6878      	ldr	r0, [r7, #4]
 8010316:	f7fe feb9 	bl	800f08c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 801031a:	e00e      	b.n	801033a <UART_RxISR_8BIT_FIFOEN+0x2b6>
          HAL_UART_RxCpltCallback(huart);
 801031c:	6878      	ldr	r0, [r7, #4]
 801031e:	f7f3 f929 	bl	8003574 <HAL_UART_RxCpltCallback>
        break;
 8010322:	e00a      	b.n	801033a <UART_RxISR_8BIT_FIFOEN+0x2b6>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8010324:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8010328:	2b00      	cmp	r3, #0
 801032a:	d006      	beq.n	801033a <UART_RxISR_8BIT_FIFOEN+0x2b6>
 801032c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010330:	f003 0320 	and.w	r3, r3, #32
 8010334:	2b00      	cmp	r3, #0
 8010336:	f47f aec9 	bne.w	80100cc <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 801033a:	687b      	ldr	r3, [r7, #4]
 801033c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010340:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8010344:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8010348:	2b00      	cmp	r3, #0
 801034a:	d049      	beq.n	80103e0 <UART_RxISR_8BIT_FIFOEN+0x35c>
 801034c:	687b      	ldr	r3, [r7, #4]
 801034e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8010352:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8010356:	429a      	cmp	r2, r3
 8010358:	d242      	bcs.n	80103e0 <UART_RxISR_8BIT_FIFOEN+0x35c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	681b      	ldr	r3, [r3, #0]
 801035e:	3308      	adds	r3, #8
 8010360:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010362:	6a3b      	ldr	r3, [r7, #32]
 8010364:	e853 3f00 	ldrex	r3, [r3]
 8010368:	61fb      	str	r3, [r7, #28]
   return(result);
 801036a:	69fb      	ldr	r3, [r7, #28]
 801036c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8010370:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8010374:	687b      	ldr	r3, [r7, #4]
 8010376:	681b      	ldr	r3, [r3, #0]
 8010378:	3308      	adds	r3, #8
 801037a:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 801037e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8010380:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010382:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010384:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010386:	e841 2300 	strex	r3, r2, [r1]
 801038a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801038c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801038e:	2b00      	cmp	r3, #0
 8010390:	d1e3      	bne.n	801035a <UART_RxISR_8BIT_FIFOEN+0x2d6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8010392:	687b      	ldr	r3, [r7, #4]
 8010394:	4a16      	ldr	r2, [pc, #88]	@ (80103f0 <UART_RxISR_8BIT_FIFOEN+0x36c>)
 8010396:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8010398:	687b      	ldr	r3, [r7, #4]
 801039a:	681b      	ldr	r3, [r3, #0]
 801039c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801039e:	68fb      	ldr	r3, [r7, #12]
 80103a0:	e853 3f00 	ldrex	r3, [r3]
 80103a4:	60bb      	str	r3, [r7, #8]
   return(result);
 80103a6:	68bb      	ldr	r3, [r7, #8]
 80103a8:	f043 0320 	orr.w	r3, r3, #32
 80103ac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80103b0:	687b      	ldr	r3, [r7, #4]
 80103b2:	681b      	ldr	r3, [r3, #0]
 80103b4:	461a      	mov	r2, r3
 80103b6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80103ba:	61bb      	str	r3, [r7, #24]
 80103bc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80103be:	6979      	ldr	r1, [r7, #20]
 80103c0:	69ba      	ldr	r2, [r7, #24]
 80103c2:	e841 2300 	strex	r3, r2, [r1]
 80103c6:	613b      	str	r3, [r7, #16]
   return(result);
 80103c8:	693b      	ldr	r3, [r7, #16]
 80103ca:	2b00      	cmp	r3, #0
 80103cc:	d1e4      	bne.n	8010398 <UART_RxISR_8BIT_FIFOEN+0x314>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80103ce:	e007      	b.n	80103e0 <UART_RxISR_8BIT_FIFOEN+0x35c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80103d0:	687b      	ldr	r3, [r7, #4]
 80103d2:	681b      	ldr	r3, [r3, #0]
 80103d4:	699a      	ldr	r2, [r3, #24]
 80103d6:	687b      	ldr	r3, [r7, #4]
 80103d8:	681b      	ldr	r3, [r3, #0]
 80103da:	f042 0208 	orr.w	r2, r2, #8
 80103de:	619a      	str	r2, [r3, #24]
}
 80103e0:	bf00      	nop
 80103e2:	37b0      	adds	r7, #176	@ 0xb0
 80103e4:	46bd      	mov	sp, r7
 80103e6:	bd80      	pop	{r7, pc}
 80103e8:	44002400 	.word	0x44002400
 80103ec:	54002400 	.word	0x54002400
 80103f0:	0800fcfd 	.word	0x0800fcfd

080103f4 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80103f4:	b580      	push	{r7, lr}
 80103f6:	b0ae      	sub	sp, #184	@ 0xb8
 80103f8:	af00      	add	r7, sp, #0
 80103fa:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80103fc:	687b      	ldr	r3, [r7, #4]
 80103fe:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8010402:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8010406:	687b      	ldr	r3, [r7, #4]
 8010408:	681b      	ldr	r3, [r3, #0]
 801040a:	69db      	ldr	r3, [r3, #28]
 801040c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8010410:	687b      	ldr	r3, [r7, #4]
 8010412:	681b      	ldr	r3, [r3, #0]
 8010414:	681b      	ldr	r3, [r3, #0]
 8010416:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 801041a:	687b      	ldr	r3, [r7, #4]
 801041c:	681b      	ldr	r3, [r3, #0]
 801041e:	689b      	ldr	r3, [r3, #8]
 8010420:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8010424:	687b      	ldr	r3, [r7, #4]
 8010426:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801042a:	2b22      	cmp	r3, #34	@ 0x22
 801042c:	f040 818c 	bne.w	8010748 <UART_RxISR_16BIT_FIFOEN+0x354>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8010430:	687b      	ldr	r3, [r7, #4]
 8010432:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8010436:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801043a:	e12f      	b.n	801069c <UART_RxISR_16BIT_FIFOEN+0x2a8>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 801043c:	687b      	ldr	r3, [r7, #4]
 801043e:	681b      	ldr	r3, [r3, #0]
 8010440:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010442:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8010446:	687b      	ldr	r3, [r7, #4]
 8010448:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801044a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 801044e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8010452:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8010456:	4013      	ands	r3, r2
 8010458:	b29a      	uxth	r2, r3
 801045a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801045e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8010460:	687b      	ldr	r3, [r7, #4]
 8010462:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010464:	1c9a      	adds	r2, r3, #2
 8010466:	687b      	ldr	r3, [r7, #4]
 8010468:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 801046a:	687b      	ldr	r3, [r7, #4]
 801046c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010470:	b29b      	uxth	r3, r3
 8010472:	3b01      	subs	r3, #1
 8010474:	b29a      	uxth	r2, r3
 8010476:	687b      	ldr	r3, [r7, #4]
 8010478:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 801047c:	687b      	ldr	r3, [r7, #4]
 801047e:	681b      	ldr	r3, [r3, #0]
 8010480:	69db      	ldr	r3, [r3, #28]
 8010482:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8010486:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801048a:	f003 0307 	and.w	r3, r3, #7
 801048e:	2b00      	cmp	r3, #0
 8010490:	d053      	beq.n	801053a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8010492:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8010496:	f003 0301 	and.w	r3, r3, #1
 801049a:	2b00      	cmp	r3, #0
 801049c:	d011      	beq.n	80104c2 <UART_RxISR_16BIT_FIFOEN+0xce>
 801049e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80104a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80104a6:	2b00      	cmp	r3, #0
 80104a8:	d00b      	beq.n	80104c2 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80104aa:	687b      	ldr	r3, [r7, #4]
 80104ac:	681b      	ldr	r3, [r3, #0]
 80104ae:	2201      	movs	r2, #1
 80104b0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80104b2:	687b      	ldr	r3, [r7, #4]
 80104b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80104b8:	f043 0201 	orr.w	r2, r3, #1
 80104bc:	687b      	ldr	r3, [r7, #4]
 80104be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80104c2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80104c6:	f003 0302 	and.w	r3, r3, #2
 80104ca:	2b00      	cmp	r3, #0
 80104cc:	d011      	beq.n	80104f2 <UART_RxISR_16BIT_FIFOEN+0xfe>
 80104ce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80104d2:	f003 0301 	and.w	r3, r3, #1
 80104d6:	2b00      	cmp	r3, #0
 80104d8:	d00b      	beq.n	80104f2 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80104da:	687b      	ldr	r3, [r7, #4]
 80104dc:	681b      	ldr	r3, [r3, #0]
 80104de:	2202      	movs	r2, #2
 80104e0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80104e2:	687b      	ldr	r3, [r7, #4]
 80104e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80104e8:	f043 0204 	orr.w	r2, r3, #4
 80104ec:	687b      	ldr	r3, [r7, #4]
 80104ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80104f2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80104f6:	f003 0304 	and.w	r3, r3, #4
 80104fa:	2b00      	cmp	r3, #0
 80104fc:	d011      	beq.n	8010522 <UART_RxISR_16BIT_FIFOEN+0x12e>
 80104fe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8010502:	f003 0301 	and.w	r3, r3, #1
 8010506:	2b00      	cmp	r3, #0
 8010508:	d00b      	beq.n	8010522 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 801050a:	687b      	ldr	r3, [r7, #4]
 801050c:	681b      	ldr	r3, [r3, #0]
 801050e:	2204      	movs	r2, #4
 8010510:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8010512:	687b      	ldr	r3, [r7, #4]
 8010514:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010518:	f043 0202 	orr.w	r2, r3, #2
 801051c:	687b      	ldr	r3, [r7, #4]
 801051e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8010522:	687b      	ldr	r3, [r7, #4]
 8010524:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010528:	2b00      	cmp	r3, #0
 801052a:	d006      	beq.n	801053a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 801052c:	6878      	ldr	r0, [r7, #4]
 801052e:	f7fe fda3 	bl	800f078 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010532:	687b      	ldr	r3, [r7, #4]
 8010534:	2200      	movs	r2, #0
 8010536:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 801053a:	687b      	ldr	r3, [r7, #4]
 801053c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010540:	b29b      	uxth	r3, r3
 8010542:	2b00      	cmp	r3, #0
 8010544:	f040 80aa 	bne.w	801069c <UART_RxISR_16BIT_FIFOEN+0x2a8>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010548:	687b      	ldr	r3, [r7, #4]
 801054a:	681b      	ldr	r3, [r3, #0]
 801054c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801054e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8010550:	e853 3f00 	ldrex	r3, [r3]
 8010554:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8010556:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8010558:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801055c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8010560:	687b      	ldr	r3, [r7, #4]
 8010562:	681b      	ldr	r3, [r3, #0]
 8010564:	461a      	mov	r2, r3
 8010566:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801056a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 801056e:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010570:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8010572:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8010576:	e841 2300 	strex	r3, r2, [r1]
 801057a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 801057c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801057e:	2b00      	cmp	r3, #0
 8010580:	d1e2      	bne.n	8010548 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8010582:	687b      	ldr	r3, [r7, #4]
 8010584:	681b      	ldr	r3, [r3, #0]
 8010586:	3308      	adds	r3, #8
 8010588:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801058a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801058c:	e853 3f00 	ldrex	r3, [r3]
 8010590:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8010592:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010594:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8010598:	f023 0301 	bic.w	r3, r3, #1
 801059c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80105a0:	687b      	ldr	r3, [r7, #4]
 80105a2:	681b      	ldr	r3, [r3, #0]
 80105a4:	3308      	adds	r3, #8
 80105a6:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80105aa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80105ac:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80105ae:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80105b0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80105b2:	e841 2300 	strex	r3, r2, [r1]
 80105b6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80105b8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80105ba:	2b00      	cmp	r3, #0
 80105bc:	d1e1      	bne.n	8010582 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80105be:	687b      	ldr	r3, [r7, #4]
 80105c0:	2220      	movs	r2, #32
 80105c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80105c6:	687b      	ldr	r3, [r7, #4]
 80105c8:	2200      	movs	r2, #0
 80105ca:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80105cc:	687b      	ldr	r3, [r7, #4]
 80105ce:	2200      	movs	r2, #0
 80105d0:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80105d2:	687b      	ldr	r3, [r7, #4]
 80105d4:	681b      	ldr	r3, [r3, #0]
 80105d6:	4a62      	ldr	r2, [pc, #392]	@ (8010760 <UART_RxISR_16BIT_FIFOEN+0x36c>)
 80105d8:	4293      	cmp	r3, r2
 80105da:	d026      	beq.n	801062a <UART_RxISR_16BIT_FIFOEN+0x236>
 80105dc:	687b      	ldr	r3, [r7, #4]
 80105de:	681b      	ldr	r3, [r3, #0]
 80105e0:	4a60      	ldr	r2, [pc, #384]	@ (8010764 <UART_RxISR_16BIT_FIFOEN+0x370>)
 80105e2:	4293      	cmp	r3, r2
 80105e4:	d021      	beq.n	801062a <UART_RxISR_16BIT_FIFOEN+0x236>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80105e6:	687b      	ldr	r3, [r7, #4]
 80105e8:	681b      	ldr	r3, [r3, #0]
 80105ea:	685b      	ldr	r3, [r3, #4]
 80105ec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80105f0:	2b00      	cmp	r3, #0
 80105f2:	d01a      	beq.n	801062a <UART_RxISR_16BIT_FIFOEN+0x236>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80105f4:	687b      	ldr	r3, [r7, #4]
 80105f6:	681b      	ldr	r3, [r3, #0]
 80105f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80105fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80105fc:	e853 3f00 	ldrex	r3, [r3]
 8010600:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8010602:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010604:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8010608:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 801060c:	687b      	ldr	r3, [r7, #4]
 801060e:	681b      	ldr	r3, [r3, #0]
 8010610:	461a      	mov	r2, r3
 8010612:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8010616:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010618:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801061a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 801061c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801061e:	e841 2300 	strex	r3, r2, [r1]
 8010622:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8010624:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010626:	2b00      	cmp	r3, #0
 8010628:	d1e4      	bne.n	80105f4 <UART_RxISR_16BIT_FIFOEN+0x200>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801062a:	687b      	ldr	r3, [r7, #4]
 801062c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801062e:	2b01      	cmp	r3, #1
 8010630:	d130      	bne.n	8010694 <UART_RxISR_16BIT_FIFOEN+0x2a0>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010632:	687b      	ldr	r3, [r7, #4]
 8010634:	2200      	movs	r2, #0
 8010636:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010638:	687b      	ldr	r3, [r7, #4]
 801063a:	681b      	ldr	r3, [r3, #0]
 801063c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801063e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010640:	e853 3f00 	ldrex	r3, [r3]
 8010644:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010646:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010648:	f023 0310 	bic.w	r3, r3, #16
 801064c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8010650:	687b      	ldr	r3, [r7, #4]
 8010652:	681b      	ldr	r3, [r3, #0]
 8010654:	461a      	mov	r2, r3
 8010656:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 801065a:	647b      	str	r3, [r7, #68]	@ 0x44
 801065c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801065e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010660:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010662:	e841 2300 	strex	r3, r2, [r1]
 8010666:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010668:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801066a:	2b00      	cmp	r3, #0
 801066c:	d1e4      	bne.n	8010638 <UART_RxISR_16BIT_FIFOEN+0x244>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 801066e:	687b      	ldr	r3, [r7, #4]
 8010670:	681b      	ldr	r3, [r3, #0]
 8010672:	69db      	ldr	r3, [r3, #28]
 8010674:	f003 0310 	and.w	r3, r3, #16
 8010678:	2b10      	cmp	r3, #16
 801067a:	d103      	bne.n	8010684 <UART_RxISR_16BIT_FIFOEN+0x290>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801067c:	687b      	ldr	r3, [r7, #4]
 801067e:	681b      	ldr	r3, [r3, #0]
 8010680:	2210      	movs	r2, #16
 8010682:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8010684:	687b      	ldr	r3, [r7, #4]
 8010686:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801068a:	4619      	mov	r1, r3
 801068c:	6878      	ldr	r0, [r7, #4]
 801068e:	f7fe fcfd 	bl	800f08c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8010692:	e00e      	b.n	80106b2 <UART_RxISR_16BIT_FIFOEN+0x2be>
          HAL_UART_RxCpltCallback(huart);
 8010694:	6878      	ldr	r0, [r7, #4]
 8010696:	f7f2 ff6d 	bl	8003574 <HAL_UART_RxCpltCallback>
        break;
 801069a:	e00a      	b.n	80106b2 <UART_RxISR_16BIT_FIFOEN+0x2be>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801069c:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 80106a0:	2b00      	cmp	r3, #0
 80106a2:	d006      	beq.n	80106b2 <UART_RxISR_16BIT_FIFOEN+0x2be>
 80106a4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80106a8:	f003 0320 	and.w	r3, r3, #32
 80106ac:	2b00      	cmp	r3, #0
 80106ae:	f47f aec5 	bne.w	801043c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80106b2:	687b      	ldr	r3, [r7, #4]
 80106b4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80106b8:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80106bc:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80106c0:	2b00      	cmp	r3, #0
 80106c2:	d049      	beq.n	8010758 <UART_RxISR_16BIT_FIFOEN+0x364>
 80106c4:	687b      	ldr	r3, [r7, #4]
 80106c6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80106ca:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 80106ce:	429a      	cmp	r2, r3
 80106d0:	d242      	bcs.n	8010758 <UART_RxISR_16BIT_FIFOEN+0x364>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80106d2:	687b      	ldr	r3, [r7, #4]
 80106d4:	681b      	ldr	r3, [r3, #0]
 80106d6:	3308      	adds	r3, #8
 80106d8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80106da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80106dc:	e853 3f00 	ldrex	r3, [r3]
 80106e0:	623b      	str	r3, [r7, #32]
   return(result);
 80106e2:	6a3b      	ldr	r3, [r7, #32]
 80106e4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80106e8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80106ec:	687b      	ldr	r3, [r7, #4]
 80106ee:	681b      	ldr	r3, [r3, #0]
 80106f0:	3308      	adds	r3, #8
 80106f2:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80106f6:	633a      	str	r2, [r7, #48]	@ 0x30
 80106f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80106fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80106fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80106fe:	e841 2300 	strex	r3, r2, [r1]
 8010702:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010704:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010706:	2b00      	cmp	r3, #0
 8010708:	d1e3      	bne.n	80106d2 <UART_RxISR_16BIT_FIFOEN+0x2de>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 801070a:	687b      	ldr	r3, [r7, #4]
 801070c:	4a16      	ldr	r2, [pc, #88]	@ (8010768 <UART_RxISR_16BIT_FIFOEN+0x374>)
 801070e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8010710:	687b      	ldr	r3, [r7, #4]
 8010712:	681b      	ldr	r3, [r3, #0]
 8010714:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010716:	693b      	ldr	r3, [r7, #16]
 8010718:	e853 3f00 	ldrex	r3, [r3]
 801071c:	60fb      	str	r3, [r7, #12]
   return(result);
 801071e:	68fb      	ldr	r3, [r7, #12]
 8010720:	f043 0320 	orr.w	r3, r3, #32
 8010724:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8010728:	687b      	ldr	r3, [r7, #4]
 801072a:	681b      	ldr	r3, [r3, #0]
 801072c:	461a      	mov	r2, r3
 801072e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010732:	61fb      	str	r3, [r7, #28]
 8010734:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010736:	69b9      	ldr	r1, [r7, #24]
 8010738:	69fa      	ldr	r2, [r7, #28]
 801073a:	e841 2300 	strex	r3, r2, [r1]
 801073e:	617b      	str	r3, [r7, #20]
   return(result);
 8010740:	697b      	ldr	r3, [r7, #20]
 8010742:	2b00      	cmp	r3, #0
 8010744:	d1e4      	bne.n	8010710 <UART_RxISR_16BIT_FIFOEN+0x31c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8010746:	e007      	b.n	8010758 <UART_RxISR_16BIT_FIFOEN+0x364>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8010748:	687b      	ldr	r3, [r7, #4]
 801074a:	681b      	ldr	r3, [r3, #0]
 801074c:	699a      	ldr	r2, [r3, #24]
 801074e:	687b      	ldr	r3, [r7, #4]
 8010750:	681b      	ldr	r3, [r3, #0]
 8010752:	f042 0208 	orr.w	r2, r2, #8
 8010756:	619a      	str	r2, [r3, #24]
}
 8010758:	bf00      	nop
 801075a:	37b8      	adds	r7, #184	@ 0xb8
 801075c:	46bd      	mov	sp, r7
 801075e:	bd80      	pop	{r7, pc}
 8010760:	44002400 	.word	0x44002400
 8010764:	54002400 	.word	0x54002400
 8010768:	0800fec1 	.word	0x0800fec1

0801076c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 801076c:	b480      	push	{r7}
 801076e:	b083      	sub	sp, #12
 8010770:	af00      	add	r7, sp, #0
 8010772:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8010774:	bf00      	nop
 8010776:	370c      	adds	r7, #12
 8010778:	46bd      	mov	sp, r7
 801077a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801077e:	4770      	bx	lr

08010780 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8010780:	b480      	push	{r7}
 8010782:	b083      	sub	sp, #12
 8010784:	af00      	add	r7, sp, #0
 8010786:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8010788:	bf00      	nop
 801078a:	370c      	adds	r7, #12
 801078c:	46bd      	mov	sp, r7
 801078e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010792:	4770      	bx	lr

08010794 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8010794:	b480      	push	{r7}
 8010796:	b083      	sub	sp, #12
 8010798:	af00      	add	r7, sp, #0
 801079a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 801079c:	bf00      	nop
 801079e:	370c      	adds	r7, #12
 80107a0:	46bd      	mov	sp, r7
 80107a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107a6:	4770      	bx	lr

080107a8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80107a8:	b480      	push	{r7}
 80107aa:	b085      	sub	sp, #20
 80107ac:	af00      	add	r7, sp, #0
 80107ae:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80107b0:	687b      	ldr	r3, [r7, #4]
 80107b2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80107b6:	2b01      	cmp	r3, #1
 80107b8:	d101      	bne.n	80107be <HAL_UARTEx_DisableFifoMode+0x16>
 80107ba:	2302      	movs	r3, #2
 80107bc:	e027      	b.n	801080e <HAL_UARTEx_DisableFifoMode+0x66>
 80107be:	687b      	ldr	r3, [r7, #4]
 80107c0:	2201      	movs	r2, #1
 80107c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80107c6:	687b      	ldr	r3, [r7, #4]
 80107c8:	2224      	movs	r2, #36	@ 0x24
 80107ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80107ce:	687b      	ldr	r3, [r7, #4]
 80107d0:	681b      	ldr	r3, [r3, #0]
 80107d2:	681b      	ldr	r3, [r3, #0]
 80107d4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80107d6:	687b      	ldr	r3, [r7, #4]
 80107d8:	681b      	ldr	r3, [r3, #0]
 80107da:	681a      	ldr	r2, [r3, #0]
 80107dc:	687b      	ldr	r3, [r7, #4]
 80107de:	681b      	ldr	r3, [r3, #0]
 80107e0:	f022 0201 	bic.w	r2, r2, #1
 80107e4:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80107e6:	68fb      	ldr	r3, [r7, #12]
 80107e8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80107ec:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80107ee:	687b      	ldr	r3, [r7, #4]
 80107f0:	2200      	movs	r2, #0
 80107f2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80107f4:	687b      	ldr	r3, [r7, #4]
 80107f6:	681b      	ldr	r3, [r3, #0]
 80107f8:	68fa      	ldr	r2, [r7, #12]
 80107fa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80107fc:	687b      	ldr	r3, [r7, #4]
 80107fe:	2220      	movs	r2, #32
 8010800:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010804:	687b      	ldr	r3, [r7, #4]
 8010806:	2200      	movs	r2, #0
 8010808:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801080c:	2300      	movs	r3, #0
}
 801080e:	4618      	mov	r0, r3
 8010810:	3714      	adds	r7, #20
 8010812:	46bd      	mov	sp, r7
 8010814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010818:	4770      	bx	lr

0801081a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801081a:	b580      	push	{r7, lr}
 801081c:	b084      	sub	sp, #16
 801081e:	af00      	add	r7, sp, #0
 8010820:	6078      	str	r0, [r7, #4]
 8010822:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010824:	687b      	ldr	r3, [r7, #4]
 8010826:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801082a:	2b01      	cmp	r3, #1
 801082c:	d101      	bne.n	8010832 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 801082e:	2302      	movs	r3, #2
 8010830:	e02d      	b.n	801088e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8010832:	687b      	ldr	r3, [r7, #4]
 8010834:	2201      	movs	r2, #1
 8010836:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	2224      	movs	r2, #36	@ 0x24
 801083e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010842:	687b      	ldr	r3, [r7, #4]
 8010844:	681b      	ldr	r3, [r3, #0]
 8010846:	681b      	ldr	r3, [r3, #0]
 8010848:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801084a:	687b      	ldr	r3, [r7, #4]
 801084c:	681b      	ldr	r3, [r3, #0]
 801084e:	681a      	ldr	r2, [r3, #0]
 8010850:	687b      	ldr	r3, [r7, #4]
 8010852:	681b      	ldr	r3, [r3, #0]
 8010854:	f022 0201 	bic.w	r2, r2, #1
 8010858:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 801085a:	687b      	ldr	r3, [r7, #4]
 801085c:	681b      	ldr	r3, [r3, #0]
 801085e:	689b      	ldr	r3, [r3, #8]
 8010860:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8010864:	687b      	ldr	r3, [r7, #4]
 8010866:	681b      	ldr	r3, [r3, #0]
 8010868:	683a      	ldr	r2, [r7, #0]
 801086a:	430a      	orrs	r2, r1
 801086c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801086e:	6878      	ldr	r0, [r7, #4]
 8010870:	f000 f850 	bl	8010914 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010874:	687b      	ldr	r3, [r7, #4]
 8010876:	681b      	ldr	r3, [r3, #0]
 8010878:	68fa      	ldr	r2, [r7, #12]
 801087a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801087c:	687b      	ldr	r3, [r7, #4]
 801087e:	2220      	movs	r2, #32
 8010880:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010884:	687b      	ldr	r3, [r7, #4]
 8010886:	2200      	movs	r2, #0
 8010888:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801088c:	2300      	movs	r3, #0
}
 801088e:	4618      	mov	r0, r3
 8010890:	3710      	adds	r7, #16
 8010892:	46bd      	mov	sp, r7
 8010894:	bd80      	pop	{r7, pc}

08010896 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8010896:	b580      	push	{r7, lr}
 8010898:	b084      	sub	sp, #16
 801089a:	af00      	add	r7, sp, #0
 801089c:	6078      	str	r0, [r7, #4]
 801089e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80108a0:	687b      	ldr	r3, [r7, #4]
 80108a2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80108a6:	2b01      	cmp	r3, #1
 80108a8:	d101      	bne.n	80108ae <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80108aa:	2302      	movs	r3, #2
 80108ac:	e02d      	b.n	801090a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80108ae:	687b      	ldr	r3, [r7, #4]
 80108b0:	2201      	movs	r2, #1
 80108b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80108b6:	687b      	ldr	r3, [r7, #4]
 80108b8:	2224      	movs	r2, #36	@ 0x24
 80108ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80108be:	687b      	ldr	r3, [r7, #4]
 80108c0:	681b      	ldr	r3, [r3, #0]
 80108c2:	681b      	ldr	r3, [r3, #0]
 80108c4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80108c6:	687b      	ldr	r3, [r7, #4]
 80108c8:	681b      	ldr	r3, [r3, #0]
 80108ca:	681a      	ldr	r2, [r3, #0]
 80108cc:	687b      	ldr	r3, [r7, #4]
 80108ce:	681b      	ldr	r3, [r3, #0]
 80108d0:	f022 0201 	bic.w	r2, r2, #1
 80108d4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80108d6:	687b      	ldr	r3, [r7, #4]
 80108d8:	681b      	ldr	r3, [r3, #0]
 80108da:	689b      	ldr	r3, [r3, #8]
 80108dc:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80108e0:	687b      	ldr	r3, [r7, #4]
 80108e2:	681b      	ldr	r3, [r3, #0]
 80108e4:	683a      	ldr	r2, [r7, #0]
 80108e6:	430a      	orrs	r2, r1
 80108e8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80108ea:	6878      	ldr	r0, [r7, #4]
 80108ec:	f000 f812 	bl	8010914 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80108f0:	687b      	ldr	r3, [r7, #4]
 80108f2:	681b      	ldr	r3, [r3, #0]
 80108f4:	68fa      	ldr	r2, [r7, #12]
 80108f6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80108f8:	687b      	ldr	r3, [r7, #4]
 80108fa:	2220      	movs	r2, #32
 80108fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010900:	687b      	ldr	r3, [r7, #4]
 8010902:	2200      	movs	r2, #0
 8010904:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010908:	2300      	movs	r3, #0
}
 801090a:	4618      	mov	r0, r3
 801090c:	3710      	adds	r7, #16
 801090e:	46bd      	mov	sp, r7
 8010910:	bd80      	pop	{r7, pc}
	...

08010914 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8010914:	b480      	push	{r7}
 8010916:	b085      	sub	sp, #20
 8010918:	af00      	add	r7, sp, #0
 801091a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 801091c:	687b      	ldr	r3, [r7, #4]
 801091e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010920:	2b00      	cmp	r3, #0
 8010922:	d108      	bne.n	8010936 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8010924:	687b      	ldr	r3, [r7, #4]
 8010926:	2201      	movs	r2, #1
 8010928:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 801092c:	687b      	ldr	r3, [r7, #4]
 801092e:	2201      	movs	r2, #1
 8010930:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8010934:	e031      	b.n	801099a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8010936:	2308      	movs	r3, #8
 8010938:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 801093a:	2308      	movs	r3, #8
 801093c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 801093e:	687b      	ldr	r3, [r7, #4]
 8010940:	681b      	ldr	r3, [r3, #0]
 8010942:	689b      	ldr	r3, [r3, #8]
 8010944:	0e5b      	lsrs	r3, r3, #25
 8010946:	b2db      	uxtb	r3, r3
 8010948:	f003 0307 	and.w	r3, r3, #7
 801094c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 801094e:	687b      	ldr	r3, [r7, #4]
 8010950:	681b      	ldr	r3, [r3, #0]
 8010952:	689b      	ldr	r3, [r3, #8]
 8010954:	0f5b      	lsrs	r3, r3, #29
 8010956:	b2db      	uxtb	r3, r3
 8010958:	f003 0307 	and.w	r3, r3, #7
 801095c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 801095e:	7bbb      	ldrb	r3, [r7, #14]
 8010960:	7b3a      	ldrb	r2, [r7, #12]
 8010962:	4911      	ldr	r1, [pc, #68]	@ (80109a8 <UARTEx_SetNbDataToProcess+0x94>)
 8010964:	5c8a      	ldrb	r2, [r1, r2]
 8010966:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 801096a:	7b3a      	ldrb	r2, [r7, #12]
 801096c:	490f      	ldr	r1, [pc, #60]	@ (80109ac <UARTEx_SetNbDataToProcess+0x98>)
 801096e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010970:	fb93 f3f2 	sdiv	r3, r3, r2
 8010974:	b29a      	uxth	r2, r3
 8010976:	687b      	ldr	r3, [r7, #4]
 8010978:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801097c:	7bfb      	ldrb	r3, [r7, #15]
 801097e:	7b7a      	ldrb	r2, [r7, #13]
 8010980:	4909      	ldr	r1, [pc, #36]	@ (80109a8 <UARTEx_SetNbDataToProcess+0x94>)
 8010982:	5c8a      	ldrb	r2, [r1, r2]
 8010984:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8010988:	7b7a      	ldrb	r2, [r7, #13]
 801098a:	4908      	ldr	r1, [pc, #32]	@ (80109ac <UARTEx_SetNbDataToProcess+0x98>)
 801098c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801098e:	fb93 f3f2 	sdiv	r3, r3, r2
 8010992:	b29a      	uxth	r2, r3
 8010994:	687b      	ldr	r3, [r7, #4]
 8010996:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 801099a:	bf00      	nop
 801099c:	3714      	adds	r7, #20
 801099e:	46bd      	mov	sp, r7
 80109a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109a4:	4770      	bx	lr
 80109a6:	bf00      	nop
 80109a8:	08012368 	.word	0x08012368
 80109ac:	08012370 	.word	0x08012370

080109b0 <rand>:
 80109b0:	4b16      	ldr	r3, [pc, #88]	@ (8010a0c <rand+0x5c>)
 80109b2:	b510      	push	{r4, lr}
 80109b4:	681c      	ldr	r4, [r3, #0]
 80109b6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80109b8:	b9b3      	cbnz	r3, 80109e8 <rand+0x38>
 80109ba:	2018      	movs	r0, #24
 80109bc:	f000 fb46 	bl	801104c <malloc>
 80109c0:	4602      	mov	r2, r0
 80109c2:	6320      	str	r0, [r4, #48]	@ 0x30
 80109c4:	b920      	cbnz	r0, 80109d0 <rand+0x20>
 80109c6:	4b12      	ldr	r3, [pc, #72]	@ (8010a10 <rand+0x60>)
 80109c8:	2152      	movs	r1, #82	@ 0x52
 80109ca:	4812      	ldr	r0, [pc, #72]	@ (8010a14 <rand+0x64>)
 80109cc:	f000 fad6 	bl	8010f7c <__assert_func>
 80109d0:	4911      	ldr	r1, [pc, #68]	@ (8010a18 <rand+0x68>)
 80109d2:	4b12      	ldr	r3, [pc, #72]	@ (8010a1c <rand+0x6c>)
 80109d4:	e9c0 1300 	strd	r1, r3, [r0]
 80109d8:	4b11      	ldr	r3, [pc, #68]	@ (8010a20 <rand+0x70>)
 80109da:	2100      	movs	r1, #0
 80109dc:	6083      	str	r3, [r0, #8]
 80109de:	230b      	movs	r3, #11
 80109e0:	8183      	strh	r3, [r0, #12]
 80109e2:	2001      	movs	r0, #1
 80109e4:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80109e8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80109ea:	480e      	ldr	r0, [pc, #56]	@ (8010a24 <rand+0x74>)
 80109ec:	690b      	ldr	r3, [r1, #16]
 80109ee:	694c      	ldr	r4, [r1, #20]
 80109f0:	4a0d      	ldr	r2, [pc, #52]	@ (8010a28 <rand+0x78>)
 80109f2:	4358      	muls	r0, r3
 80109f4:	fb02 0004 	mla	r0, r2, r4, r0
 80109f8:	fba3 3202 	umull	r3, r2, r3, r2
 80109fc:	3301      	adds	r3, #1
 80109fe:	eb40 0002 	adc.w	r0, r0, r2
 8010a02:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8010a06:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8010a0a:	bd10      	pop	{r4, pc}
 8010a0c:	20000020 	.word	0x20000020
 8010a10:	08012378 	.word	0x08012378
 8010a14:	0801238f 	.word	0x0801238f
 8010a18:	abcd330e 	.word	0xabcd330e
 8010a1c:	e66d1234 	.word	0xe66d1234
 8010a20:	0005deec 	.word	0x0005deec
 8010a24:	5851f42d 	.word	0x5851f42d
 8010a28:	4c957f2d 	.word	0x4c957f2d

08010a2c <std>:
 8010a2c:	2300      	movs	r3, #0
 8010a2e:	b510      	push	{r4, lr}
 8010a30:	4604      	mov	r4, r0
 8010a32:	6083      	str	r3, [r0, #8]
 8010a34:	8181      	strh	r1, [r0, #12]
 8010a36:	4619      	mov	r1, r3
 8010a38:	6643      	str	r3, [r0, #100]	@ 0x64
 8010a3a:	81c2      	strh	r2, [r0, #14]
 8010a3c:	2208      	movs	r2, #8
 8010a3e:	6183      	str	r3, [r0, #24]
 8010a40:	e9c0 3300 	strd	r3, r3, [r0]
 8010a44:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010a48:	305c      	adds	r0, #92	@ 0x5c
 8010a4a:	f000 fa1b 	bl	8010e84 <memset>
 8010a4e:	4b0d      	ldr	r3, [pc, #52]	@ (8010a84 <std+0x58>)
 8010a50:	6224      	str	r4, [r4, #32]
 8010a52:	6263      	str	r3, [r4, #36]	@ 0x24
 8010a54:	4b0c      	ldr	r3, [pc, #48]	@ (8010a88 <std+0x5c>)
 8010a56:	62a3      	str	r3, [r4, #40]	@ 0x28
 8010a58:	4b0c      	ldr	r3, [pc, #48]	@ (8010a8c <std+0x60>)
 8010a5a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8010a5c:	4b0c      	ldr	r3, [pc, #48]	@ (8010a90 <std+0x64>)
 8010a5e:	6323      	str	r3, [r4, #48]	@ 0x30
 8010a60:	4b0c      	ldr	r3, [pc, #48]	@ (8010a94 <std+0x68>)
 8010a62:	429c      	cmp	r4, r3
 8010a64:	d006      	beq.n	8010a74 <std+0x48>
 8010a66:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8010a6a:	4294      	cmp	r4, r2
 8010a6c:	d002      	beq.n	8010a74 <std+0x48>
 8010a6e:	33d0      	adds	r3, #208	@ 0xd0
 8010a70:	429c      	cmp	r4, r3
 8010a72:	d105      	bne.n	8010a80 <std+0x54>
 8010a74:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8010a78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010a7c:	f000 ba7a 	b.w	8010f74 <__retarget_lock_init_recursive>
 8010a80:	bd10      	pop	{r4, pc}
 8010a82:	bf00      	nop
 8010a84:	08010cd5 	.word	0x08010cd5
 8010a88:	08010cf7 	.word	0x08010cf7
 8010a8c:	08010d2f 	.word	0x08010d2f
 8010a90:	08010d53 	.word	0x08010d53
 8010a94:	200007d4 	.word	0x200007d4

08010a98 <stdio_exit_handler>:
 8010a98:	4a02      	ldr	r2, [pc, #8]	@ (8010aa4 <stdio_exit_handler+0xc>)
 8010a9a:	4903      	ldr	r1, [pc, #12]	@ (8010aa8 <stdio_exit_handler+0x10>)
 8010a9c:	4803      	ldr	r0, [pc, #12]	@ (8010aac <stdio_exit_handler+0x14>)
 8010a9e:	f000 b869 	b.w	8010b74 <_fwalk_sglue>
 8010aa2:	bf00      	nop
 8010aa4:	20000014 	.word	0x20000014
 8010aa8:	08011b15 	.word	0x08011b15
 8010aac:	20000024 	.word	0x20000024

08010ab0 <cleanup_stdio>:
 8010ab0:	6841      	ldr	r1, [r0, #4]
 8010ab2:	4b0c      	ldr	r3, [pc, #48]	@ (8010ae4 <cleanup_stdio+0x34>)
 8010ab4:	4299      	cmp	r1, r3
 8010ab6:	b510      	push	{r4, lr}
 8010ab8:	4604      	mov	r4, r0
 8010aba:	d001      	beq.n	8010ac0 <cleanup_stdio+0x10>
 8010abc:	f001 f82a 	bl	8011b14 <_fflush_r>
 8010ac0:	68a1      	ldr	r1, [r4, #8]
 8010ac2:	4b09      	ldr	r3, [pc, #36]	@ (8010ae8 <cleanup_stdio+0x38>)
 8010ac4:	4299      	cmp	r1, r3
 8010ac6:	d002      	beq.n	8010ace <cleanup_stdio+0x1e>
 8010ac8:	4620      	mov	r0, r4
 8010aca:	f001 f823 	bl	8011b14 <_fflush_r>
 8010ace:	68e1      	ldr	r1, [r4, #12]
 8010ad0:	4b06      	ldr	r3, [pc, #24]	@ (8010aec <cleanup_stdio+0x3c>)
 8010ad2:	4299      	cmp	r1, r3
 8010ad4:	d004      	beq.n	8010ae0 <cleanup_stdio+0x30>
 8010ad6:	4620      	mov	r0, r4
 8010ad8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010adc:	f001 b81a 	b.w	8011b14 <_fflush_r>
 8010ae0:	bd10      	pop	{r4, pc}
 8010ae2:	bf00      	nop
 8010ae4:	200007d4 	.word	0x200007d4
 8010ae8:	2000083c 	.word	0x2000083c
 8010aec:	200008a4 	.word	0x200008a4

08010af0 <global_stdio_init.part.0>:
 8010af0:	b510      	push	{r4, lr}
 8010af2:	4b0b      	ldr	r3, [pc, #44]	@ (8010b20 <global_stdio_init.part.0+0x30>)
 8010af4:	2104      	movs	r1, #4
 8010af6:	4c0b      	ldr	r4, [pc, #44]	@ (8010b24 <global_stdio_init.part.0+0x34>)
 8010af8:	4a0b      	ldr	r2, [pc, #44]	@ (8010b28 <global_stdio_init.part.0+0x38>)
 8010afa:	4620      	mov	r0, r4
 8010afc:	601a      	str	r2, [r3, #0]
 8010afe:	2200      	movs	r2, #0
 8010b00:	f7ff ff94 	bl	8010a2c <std>
 8010b04:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8010b08:	2201      	movs	r2, #1
 8010b0a:	2109      	movs	r1, #9
 8010b0c:	f7ff ff8e 	bl	8010a2c <std>
 8010b10:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8010b14:	2202      	movs	r2, #2
 8010b16:	2112      	movs	r1, #18
 8010b18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010b1c:	f7ff bf86 	b.w	8010a2c <std>
 8010b20:	2000090c 	.word	0x2000090c
 8010b24:	200007d4 	.word	0x200007d4
 8010b28:	08010a99 	.word	0x08010a99

08010b2c <__sfp_lock_acquire>:
 8010b2c:	4801      	ldr	r0, [pc, #4]	@ (8010b34 <__sfp_lock_acquire+0x8>)
 8010b2e:	f000 ba22 	b.w	8010f76 <__retarget_lock_acquire_recursive>
 8010b32:	bf00      	nop
 8010b34:	20000915 	.word	0x20000915

08010b38 <__sfp_lock_release>:
 8010b38:	4801      	ldr	r0, [pc, #4]	@ (8010b40 <__sfp_lock_release+0x8>)
 8010b3a:	f000 ba1d 	b.w	8010f78 <__retarget_lock_release_recursive>
 8010b3e:	bf00      	nop
 8010b40:	20000915 	.word	0x20000915

08010b44 <__sinit>:
 8010b44:	b510      	push	{r4, lr}
 8010b46:	4604      	mov	r4, r0
 8010b48:	f7ff fff0 	bl	8010b2c <__sfp_lock_acquire>
 8010b4c:	6a23      	ldr	r3, [r4, #32]
 8010b4e:	b11b      	cbz	r3, 8010b58 <__sinit+0x14>
 8010b50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010b54:	f7ff bff0 	b.w	8010b38 <__sfp_lock_release>
 8010b58:	4b04      	ldr	r3, [pc, #16]	@ (8010b6c <__sinit+0x28>)
 8010b5a:	6223      	str	r3, [r4, #32]
 8010b5c:	4b04      	ldr	r3, [pc, #16]	@ (8010b70 <__sinit+0x2c>)
 8010b5e:	681b      	ldr	r3, [r3, #0]
 8010b60:	2b00      	cmp	r3, #0
 8010b62:	d1f5      	bne.n	8010b50 <__sinit+0xc>
 8010b64:	f7ff ffc4 	bl	8010af0 <global_stdio_init.part.0>
 8010b68:	e7f2      	b.n	8010b50 <__sinit+0xc>
 8010b6a:	bf00      	nop
 8010b6c:	08010ab1 	.word	0x08010ab1
 8010b70:	2000090c 	.word	0x2000090c

08010b74 <_fwalk_sglue>:
 8010b74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010b78:	4607      	mov	r7, r0
 8010b7a:	4688      	mov	r8, r1
 8010b7c:	4614      	mov	r4, r2
 8010b7e:	2600      	movs	r6, #0
 8010b80:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010b84:	f1b9 0901 	subs.w	r9, r9, #1
 8010b88:	d505      	bpl.n	8010b96 <_fwalk_sglue+0x22>
 8010b8a:	6824      	ldr	r4, [r4, #0]
 8010b8c:	2c00      	cmp	r4, #0
 8010b8e:	d1f7      	bne.n	8010b80 <_fwalk_sglue+0xc>
 8010b90:	4630      	mov	r0, r6
 8010b92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010b96:	89ab      	ldrh	r3, [r5, #12]
 8010b98:	2b01      	cmp	r3, #1
 8010b9a:	d907      	bls.n	8010bac <_fwalk_sglue+0x38>
 8010b9c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010ba0:	3301      	adds	r3, #1
 8010ba2:	d003      	beq.n	8010bac <_fwalk_sglue+0x38>
 8010ba4:	4629      	mov	r1, r5
 8010ba6:	4638      	mov	r0, r7
 8010ba8:	47c0      	blx	r8
 8010baa:	4306      	orrs	r6, r0
 8010bac:	3568      	adds	r5, #104	@ 0x68
 8010bae:	e7e9      	b.n	8010b84 <_fwalk_sglue+0x10>

08010bb0 <iprintf>:
 8010bb0:	b40f      	push	{r0, r1, r2, r3}
 8010bb2:	b507      	push	{r0, r1, r2, lr}
 8010bb4:	4906      	ldr	r1, [pc, #24]	@ (8010bd0 <iprintf+0x20>)
 8010bb6:	ab04      	add	r3, sp, #16
 8010bb8:	6808      	ldr	r0, [r1, #0]
 8010bba:	f853 2b04 	ldr.w	r2, [r3], #4
 8010bbe:	6881      	ldr	r1, [r0, #8]
 8010bc0:	9301      	str	r3, [sp, #4]
 8010bc2:	f000 fc7b 	bl	80114bc <_vfiprintf_r>
 8010bc6:	b003      	add	sp, #12
 8010bc8:	f85d eb04 	ldr.w	lr, [sp], #4
 8010bcc:	b004      	add	sp, #16
 8010bce:	4770      	bx	lr
 8010bd0:	20000020 	.word	0x20000020

08010bd4 <_puts_r>:
 8010bd4:	6a03      	ldr	r3, [r0, #32]
 8010bd6:	b570      	push	{r4, r5, r6, lr}
 8010bd8:	4605      	mov	r5, r0
 8010bda:	460e      	mov	r6, r1
 8010bdc:	6884      	ldr	r4, [r0, #8]
 8010bde:	b90b      	cbnz	r3, 8010be4 <_puts_r+0x10>
 8010be0:	f7ff ffb0 	bl	8010b44 <__sinit>
 8010be4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010be6:	07db      	lsls	r3, r3, #31
 8010be8:	d405      	bmi.n	8010bf6 <_puts_r+0x22>
 8010bea:	89a3      	ldrh	r3, [r4, #12]
 8010bec:	0598      	lsls	r0, r3, #22
 8010bee:	d402      	bmi.n	8010bf6 <_puts_r+0x22>
 8010bf0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010bf2:	f000 f9c0 	bl	8010f76 <__retarget_lock_acquire_recursive>
 8010bf6:	89a3      	ldrh	r3, [r4, #12]
 8010bf8:	0719      	lsls	r1, r3, #28
 8010bfa:	d502      	bpl.n	8010c02 <_puts_r+0x2e>
 8010bfc:	6923      	ldr	r3, [r4, #16]
 8010bfe:	2b00      	cmp	r3, #0
 8010c00:	d135      	bne.n	8010c6e <_puts_r+0x9a>
 8010c02:	4621      	mov	r1, r4
 8010c04:	4628      	mov	r0, r5
 8010c06:	f000 f8e7 	bl	8010dd8 <__swsetup_r>
 8010c0a:	b380      	cbz	r0, 8010c6e <_puts_r+0x9a>
 8010c0c:	f04f 35ff 	mov.w	r5, #4294967295
 8010c10:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010c12:	07da      	lsls	r2, r3, #31
 8010c14:	d405      	bmi.n	8010c22 <_puts_r+0x4e>
 8010c16:	89a3      	ldrh	r3, [r4, #12]
 8010c18:	059b      	lsls	r3, r3, #22
 8010c1a:	d402      	bmi.n	8010c22 <_puts_r+0x4e>
 8010c1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010c1e:	f000 f9ab 	bl	8010f78 <__retarget_lock_release_recursive>
 8010c22:	4628      	mov	r0, r5
 8010c24:	bd70      	pop	{r4, r5, r6, pc}
 8010c26:	2b00      	cmp	r3, #0
 8010c28:	da04      	bge.n	8010c34 <_puts_r+0x60>
 8010c2a:	69a2      	ldr	r2, [r4, #24]
 8010c2c:	429a      	cmp	r2, r3
 8010c2e:	dc17      	bgt.n	8010c60 <_puts_r+0x8c>
 8010c30:	290a      	cmp	r1, #10
 8010c32:	d015      	beq.n	8010c60 <_puts_r+0x8c>
 8010c34:	6823      	ldr	r3, [r4, #0]
 8010c36:	1c5a      	adds	r2, r3, #1
 8010c38:	6022      	str	r2, [r4, #0]
 8010c3a:	7019      	strb	r1, [r3, #0]
 8010c3c:	68a3      	ldr	r3, [r4, #8]
 8010c3e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8010c42:	3b01      	subs	r3, #1
 8010c44:	60a3      	str	r3, [r4, #8]
 8010c46:	2900      	cmp	r1, #0
 8010c48:	d1ed      	bne.n	8010c26 <_puts_r+0x52>
 8010c4a:	2b00      	cmp	r3, #0
 8010c4c:	da11      	bge.n	8010c72 <_puts_r+0x9e>
 8010c4e:	4622      	mov	r2, r4
 8010c50:	210a      	movs	r1, #10
 8010c52:	4628      	mov	r0, r5
 8010c54:	f000 f881 	bl	8010d5a <__swbuf_r>
 8010c58:	3001      	adds	r0, #1
 8010c5a:	d0d7      	beq.n	8010c0c <_puts_r+0x38>
 8010c5c:	250a      	movs	r5, #10
 8010c5e:	e7d7      	b.n	8010c10 <_puts_r+0x3c>
 8010c60:	4622      	mov	r2, r4
 8010c62:	4628      	mov	r0, r5
 8010c64:	f000 f879 	bl	8010d5a <__swbuf_r>
 8010c68:	3001      	adds	r0, #1
 8010c6a:	d1e7      	bne.n	8010c3c <_puts_r+0x68>
 8010c6c:	e7ce      	b.n	8010c0c <_puts_r+0x38>
 8010c6e:	3e01      	subs	r6, #1
 8010c70:	e7e4      	b.n	8010c3c <_puts_r+0x68>
 8010c72:	6823      	ldr	r3, [r4, #0]
 8010c74:	1c5a      	adds	r2, r3, #1
 8010c76:	6022      	str	r2, [r4, #0]
 8010c78:	220a      	movs	r2, #10
 8010c7a:	701a      	strb	r2, [r3, #0]
 8010c7c:	e7ee      	b.n	8010c5c <_puts_r+0x88>
	...

08010c80 <puts>:
 8010c80:	4b02      	ldr	r3, [pc, #8]	@ (8010c8c <puts+0xc>)
 8010c82:	4601      	mov	r1, r0
 8010c84:	6818      	ldr	r0, [r3, #0]
 8010c86:	f7ff bfa5 	b.w	8010bd4 <_puts_r>
 8010c8a:	bf00      	nop
 8010c8c:	20000020 	.word	0x20000020

08010c90 <siprintf>:
 8010c90:	b40e      	push	{r1, r2, r3}
 8010c92:	b510      	push	{r4, lr}
 8010c94:	b09d      	sub	sp, #116	@ 0x74
 8010c96:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8010c9a:	2400      	movs	r4, #0
 8010c9c:	ab1f      	add	r3, sp, #124	@ 0x7c
 8010c9e:	9002      	str	r0, [sp, #8]
 8010ca0:	9006      	str	r0, [sp, #24]
 8010ca2:	9107      	str	r1, [sp, #28]
 8010ca4:	9104      	str	r1, [sp, #16]
 8010ca6:	4809      	ldr	r0, [pc, #36]	@ (8010ccc <siprintf+0x3c>)
 8010ca8:	4909      	ldr	r1, [pc, #36]	@ (8010cd0 <siprintf+0x40>)
 8010caa:	f853 2b04 	ldr.w	r2, [r3], #4
 8010cae:	9105      	str	r1, [sp, #20]
 8010cb0:	a902      	add	r1, sp, #8
 8010cb2:	6800      	ldr	r0, [r0, #0]
 8010cb4:	9301      	str	r3, [sp, #4]
 8010cb6:	941b      	str	r4, [sp, #108]	@ 0x6c
 8010cb8:	f000 fada 	bl	8011270 <_svfiprintf_r>
 8010cbc:	9b02      	ldr	r3, [sp, #8]
 8010cbe:	701c      	strb	r4, [r3, #0]
 8010cc0:	b01d      	add	sp, #116	@ 0x74
 8010cc2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010cc6:	b003      	add	sp, #12
 8010cc8:	4770      	bx	lr
 8010cca:	bf00      	nop
 8010ccc:	20000020 	.word	0x20000020
 8010cd0:	ffff0208 	.word	0xffff0208

08010cd4 <__sread>:
 8010cd4:	b510      	push	{r4, lr}
 8010cd6:	460c      	mov	r4, r1
 8010cd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010cdc:	f000 f8fc 	bl	8010ed8 <_read_r>
 8010ce0:	2800      	cmp	r0, #0
 8010ce2:	bfab      	itete	ge
 8010ce4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8010ce6:	89a3      	ldrhlt	r3, [r4, #12]
 8010ce8:	181b      	addge	r3, r3, r0
 8010cea:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8010cee:	bfac      	ite	ge
 8010cf0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8010cf2:	81a3      	strhlt	r3, [r4, #12]
 8010cf4:	bd10      	pop	{r4, pc}

08010cf6 <__swrite>:
 8010cf6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010cfa:	461f      	mov	r7, r3
 8010cfc:	898b      	ldrh	r3, [r1, #12]
 8010cfe:	4605      	mov	r5, r0
 8010d00:	460c      	mov	r4, r1
 8010d02:	05db      	lsls	r3, r3, #23
 8010d04:	4616      	mov	r6, r2
 8010d06:	d505      	bpl.n	8010d14 <__swrite+0x1e>
 8010d08:	2302      	movs	r3, #2
 8010d0a:	2200      	movs	r2, #0
 8010d0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010d10:	f000 f8d0 	bl	8010eb4 <_lseek_r>
 8010d14:	89a3      	ldrh	r3, [r4, #12]
 8010d16:	4632      	mov	r2, r6
 8010d18:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010d1c:	4628      	mov	r0, r5
 8010d1e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8010d22:	81a3      	strh	r3, [r4, #12]
 8010d24:	463b      	mov	r3, r7
 8010d26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010d2a:	f000 b8e7 	b.w	8010efc <_write_r>

08010d2e <__sseek>:
 8010d2e:	b510      	push	{r4, lr}
 8010d30:	460c      	mov	r4, r1
 8010d32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010d36:	f000 f8bd 	bl	8010eb4 <_lseek_r>
 8010d3a:	1c43      	adds	r3, r0, #1
 8010d3c:	89a3      	ldrh	r3, [r4, #12]
 8010d3e:	bf15      	itete	ne
 8010d40:	6560      	strne	r0, [r4, #84]	@ 0x54
 8010d42:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8010d46:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8010d4a:	81a3      	strheq	r3, [r4, #12]
 8010d4c:	bf18      	it	ne
 8010d4e:	81a3      	strhne	r3, [r4, #12]
 8010d50:	bd10      	pop	{r4, pc}

08010d52 <__sclose>:
 8010d52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010d56:	f000 b89d 	b.w	8010e94 <_close_r>

08010d5a <__swbuf_r>:
 8010d5a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010d5c:	460e      	mov	r6, r1
 8010d5e:	4614      	mov	r4, r2
 8010d60:	4605      	mov	r5, r0
 8010d62:	b118      	cbz	r0, 8010d6c <__swbuf_r+0x12>
 8010d64:	6a03      	ldr	r3, [r0, #32]
 8010d66:	b90b      	cbnz	r3, 8010d6c <__swbuf_r+0x12>
 8010d68:	f7ff feec 	bl	8010b44 <__sinit>
 8010d6c:	69a3      	ldr	r3, [r4, #24]
 8010d6e:	60a3      	str	r3, [r4, #8]
 8010d70:	89a3      	ldrh	r3, [r4, #12]
 8010d72:	071a      	lsls	r2, r3, #28
 8010d74:	d501      	bpl.n	8010d7a <__swbuf_r+0x20>
 8010d76:	6923      	ldr	r3, [r4, #16]
 8010d78:	b943      	cbnz	r3, 8010d8c <__swbuf_r+0x32>
 8010d7a:	4621      	mov	r1, r4
 8010d7c:	4628      	mov	r0, r5
 8010d7e:	f000 f82b 	bl	8010dd8 <__swsetup_r>
 8010d82:	b118      	cbz	r0, 8010d8c <__swbuf_r+0x32>
 8010d84:	f04f 37ff 	mov.w	r7, #4294967295
 8010d88:	4638      	mov	r0, r7
 8010d8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010d8c:	6823      	ldr	r3, [r4, #0]
 8010d8e:	b2f6      	uxtb	r6, r6
 8010d90:	6922      	ldr	r2, [r4, #16]
 8010d92:	4637      	mov	r7, r6
 8010d94:	1a98      	subs	r0, r3, r2
 8010d96:	6963      	ldr	r3, [r4, #20]
 8010d98:	4283      	cmp	r3, r0
 8010d9a:	dc05      	bgt.n	8010da8 <__swbuf_r+0x4e>
 8010d9c:	4621      	mov	r1, r4
 8010d9e:	4628      	mov	r0, r5
 8010da0:	f000 feb8 	bl	8011b14 <_fflush_r>
 8010da4:	2800      	cmp	r0, #0
 8010da6:	d1ed      	bne.n	8010d84 <__swbuf_r+0x2a>
 8010da8:	68a3      	ldr	r3, [r4, #8]
 8010daa:	3b01      	subs	r3, #1
 8010dac:	60a3      	str	r3, [r4, #8]
 8010dae:	6823      	ldr	r3, [r4, #0]
 8010db0:	1c5a      	adds	r2, r3, #1
 8010db2:	6022      	str	r2, [r4, #0]
 8010db4:	701e      	strb	r6, [r3, #0]
 8010db6:	1c43      	adds	r3, r0, #1
 8010db8:	6962      	ldr	r2, [r4, #20]
 8010dba:	429a      	cmp	r2, r3
 8010dbc:	d004      	beq.n	8010dc8 <__swbuf_r+0x6e>
 8010dbe:	89a3      	ldrh	r3, [r4, #12]
 8010dc0:	07db      	lsls	r3, r3, #31
 8010dc2:	d5e1      	bpl.n	8010d88 <__swbuf_r+0x2e>
 8010dc4:	2e0a      	cmp	r6, #10
 8010dc6:	d1df      	bne.n	8010d88 <__swbuf_r+0x2e>
 8010dc8:	4621      	mov	r1, r4
 8010dca:	4628      	mov	r0, r5
 8010dcc:	f000 fea2 	bl	8011b14 <_fflush_r>
 8010dd0:	2800      	cmp	r0, #0
 8010dd2:	d0d9      	beq.n	8010d88 <__swbuf_r+0x2e>
 8010dd4:	e7d6      	b.n	8010d84 <__swbuf_r+0x2a>
	...

08010dd8 <__swsetup_r>:
 8010dd8:	b538      	push	{r3, r4, r5, lr}
 8010dda:	4b29      	ldr	r3, [pc, #164]	@ (8010e80 <__swsetup_r+0xa8>)
 8010ddc:	4605      	mov	r5, r0
 8010dde:	460c      	mov	r4, r1
 8010de0:	6818      	ldr	r0, [r3, #0]
 8010de2:	b118      	cbz	r0, 8010dec <__swsetup_r+0x14>
 8010de4:	6a03      	ldr	r3, [r0, #32]
 8010de6:	b90b      	cbnz	r3, 8010dec <__swsetup_r+0x14>
 8010de8:	f7ff feac 	bl	8010b44 <__sinit>
 8010dec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010df0:	0719      	lsls	r1, r3, #28
 8010df2:	d422      	bmi.n	8010e3a <__swsetup_r+0x62>
 8010df4:	06da      	lsls	r2, r3, #27
 8010df6:	d407      	bmi.n	8010e08 <__swsetup_r+0x30>
 8010df8:	2209      	movs	r2, #9
 8010dfa:	602a      	str	r2, [r5, #0]
 8010dfc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010e00:	f04f 30ff 	mov.w	r0, #4294967295
 8010e04:	81a3      	strh	r3, [r4, #12]
 8010e06:	e033      	b.n	8010e70 <__swsetup_r+0x98>
 8010e08:	0758      	lsls	r0, r3, #29
 8010e0a:	d512      	bpl.n	8010e32 <__swsetup_r+0x5a>
 8010e0c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010e0e:	b141      	cbz	r1, 8010e22 <__swsetup_r+0x4a>
 8010e10:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010e14:	4299      	cmp	r1, r3
 8010e16:	d002      	beq.n	8010e1e <__swsetup_r+0x46>
 8010e18:	4628      	mov	r0, r5
 8010e1a:	f000 f8cd 	bl	8010fb8 <_free_r>
 8010e1e:	2300      	movs	r3, #0
 8010e20:	6363      	str	r3, [r4, #52]	@ 0x34
 8010e22:	89a3      	ldrh	r3, [r4, #12]
 8010e24:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010e28:	81a3      	strh	r3, [r4, #12]
 8010e2a:	2300      	movs	r3, #0
 8010e2c:	6063      	str	r3, [r4, #4]
 8010e2e:	6923      	ldr	r3, [r4, #16]
 8010e30:	6023      	str	r3, [r4, #0]
 8010e32:	89a3      	ldrh	r3, [r4, #12]
 8010e34:	f043 0308 	orr.w	r3, r3, #8
 8010e38:	81a3      	strh	r3, [r4, #12]
 8010e3a:	6923      	ldr	r3, [r4, #16]
 8010e3c:	b94b      	cbnz	r3, 8010e52 <__swsetup_r+0x7a>
 8010e3e:	89a3      	ldrh	r3, [r4, #12]
 8010e40:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010e44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010e48:	d003      	beq.n	8010e52 <__swsetup_r+0x7a>
 8010e4a:	4621      	mov	r1, r4
 8010e4c:	4628      	mov	r0, r5
 8010e4e:	f000 fec0 	bl	8011bd2 <__smakebuf_r>
 8010e52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010e56:	f013 0201 	ands.w	r2, r3, #1
 8010e5a:	d00a      	beq.n	8010e72 <__swsetup_r+0x9a>
 8010e5c:	2200      	movs	r2, #0
 8010e5e:	60a2      	str	r2, [r4, #8]
 8010e60:	6962      	ldr	r2, [r4, #20]
 8010e62:	4252      	negs	r2, r2
 8010e64:	61a2      	str	r2, [r4, #24]
 8010e66:	6922      	ldr	r2, [r4, #16]
 8010e68:	b942      	cbnz	r2, 8010e7c <__swsetup_r+0xa4>
 8010e6a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010e6e:	d1c5      	bne.n	8010dfc <__swsetup_r+0x24>
 8010e70:	bd38      	pop	{r3, r4, r5, pc}
 8010e72:	0799      	lsls	r1, r3, #30
 8010e74:	bf58      	it	pl
 8010e76:	6962      	ldrpl	r2, [r4, #20]
 8010e78:	60a2      	str	r2, [r4, #8]
 8010e7a:	e7f4      	b.n	8010e66 <__swsetup_r+0x8e>
 8010e7c:	2000      	movs	r0, #0
 8010e7e:	e7f7      	b.n	8010e70 <__swsetup_r+0x98>
 8010e80:	20000020 	.word	0x20000020

08010e84 <memset>:
 8010e84:	4402      	add	r2, r0
 8010e86:	4603      	mov	r3, r0
 8010e88:	4293      	cmp	r3, r2
 8010e8a:	d100      	bne.n	8010e8e <memset+0xa>
 8010e8c:	4770      	bx	lr
 8010e8e:	f803 1b01 	strb.w	r1, [r3], #1
 8010e92:	e7f9      	b.n	8010e88 <memset+0x4>

08010e94 <_close_r>:
 8010e94:	b538      	push	{r3, r4, r5, lr}
 8010e96:	2300      	movs	r3, #0
 8010e98:	4d05      	ldr	r5, [pc, #20]	@ (8010eb0 <_close_r+0x1c>)
 8010e9a:	4604      	mov	r4, r0
 8010e9c:	4608      	mov	r0, r1
 8010e9e:	602b      	str	r3, [r5, #0]
 8010ea0:	f7f2 fee8 	bl	8003c74 <_close>
 8010ea4:	1c43      	adds	r3, r0, #1
 8010ea6:	d102      	bne.n	8010eae <_close_r+0x1a>
 8010ea8:	682b      	ldr	r3, [r5, #0]
 8010eaa:	b103      	cbz	r3, 8010eae <_close_r+0x1a>
 8010eac:	6023      	str	r3, [r4, #0]
 8010eae:	bd38      	pop	{r3, r4, r5, pc}
 8010eb0:	20000910 	.word	0x20000910

08010eb4 <_lseek_r>:
 8010eb4:	b538      	push	{r3, r4, r5, lr}
 8010eb6:	4604      	mov	r4, r0
 8010eb8:	4d06      	ldr	r5, [pc, #24]	@ (8010ed4 <_lseek_r+0x20>)
 8010eba:	4608      	mov	r0, r1
 8010ebc:	4611      	mov	r1, r2
 8010ebe:	2200      	movs	r2, #0
 8010ec0:	602a      	str	r2, [r5, #0]
 8010ec2:	461a      	mov	r2, r3
 8010ec4:	f7f2 fefd 	bl	8003cc2 <_lseek>
 8010ec8:	1c43      	adds	r3, r0, #1
 8010eca:	d102      	bne.n	8010ed2 <_lseek_r+0x1e>
 8010ecc:	682b      	ldr	r3, [r5, #0]
 8010ece:	b103      	cbz	r3, 8010ed2 <_lseek_r+0x1e>
 8010ed0:	6023      	str	r3, [r4, #0]
 8010ed2:	bd38      	pop	{r3, r4, r5, pc}
 8010ed4:	20000910 	.word	0x20000910

08010ed8 <_read_r>:
 8010ed8:	b538      	push	{r3, r4, r5, lr}
 8010eda:	4604      	mov	r4, r0
 8010edc:	4d06      	ldr	r5, [pc, #24]	@ (8010ef8 <_read_r+0x20>)
 8010ede:	4608      	mov	r0, r1
 8010ee0:	4611      	mov	r1, r2
 8010ee2:	2200      	movs	r2, #0
 8010ee4:	602a      	str	r2, [r5, #0]
 8010ee6:	461a      	mov	r2, r3
 8010ee8:	f7f2 fe8b 	bl	8003c02 <_read>
 8010eec:	1c43      	adds	r3, r0, #1
 8010eee:	d102      	bne.n	8010ef6 <_read_r+0x1e>
 8010ef0:	682b      	ldr	r3, [r5, #0]
 8010ef2:	b103      	cbz	r3, 8010ef6 <_read_r+0x1e>
 8010ef4:	6023      	str	r3, [r4, #0]
 8010ef6:	bd38      	pop	{r3, r4, r5, pc}
 8010ef8:	20000910 	.word	0x20000910

08010efc <_write_r>:
 8010efc:	b538      	push	{r3, r4, r5, lr}
 8010efe:	4604      	mov	r4, r0
 8010f00:	4d06      	ldr	r5, [pc, #24]	@ (8010f1c <_write_r+0x20>)
 8010f02:	4608      	mov	r0, r1
 8010f04:	4611      	mov	r1, r2
 8010f06:	2200      	movs	r2, #0
 8010f08:	602a      	str	r2, [r5, #0]
 8010f0a:	461a      	mov	r2, r3
 8010f0c:	f7f2 fe96 	bl	8003c3c <_write>
 8010f10:	1c43      	adds	r3, r0, #1
 8010f12:	d102      	bne.n	8010f1a <_write_r+0x1e>
 8010f14:	682b      	ldr	r3, [r5, #0]
 8010f16:	b103      	cbz	r3, 8010f1a <_write_r+0x1e>
 8010f18:	6023      	str	r3, [r4, #0]
 8010f1a:	bd38      	pop	{r3, r4, r5, pc}
 8010f1c:	20000910 	.word	0x20000910

08010f20 <__errno>:
 8010f20:	4b01      	ldr	r3, [pc, #4]	@ (8010f28 <__errno+0x8>)
 8010f22:	6818      	ldr	r0, [r3, #0]
 8010f24:	4770      	bx	lr
 8010f26:	bf00      	nop
 8010f28:	20000020 	.word	0x20000020

08010f2c <__libc_init_array>:
 8010f2c:	b570      	push	{r4, r5, r6, lr}
 8010f2e:	4d0d      	ldr	r5, [pc, #52]	@ (8010f64 <__libc_init_array+0x38>)
 8010f30:	2600      	movs	r6, #0
 8010f32:	4c0d      	ldr	r4, [pc, #52]	@ (8010f68 <__libc_init_array+0x3c>)
 8010f34:	1b64      	subs	r4, r4, r5
 8010f36:	10a4      	asrs	r4, r4, #2
 8010f38:	42a6      	cmp	r6, r4
 8010f3a:	d109      	bne.n	8010f50 <__libc_init_array+0x24>
 8010f3c:	4d0b      	ldr	r5, [pc, #44]	@ (8010f6c <__libc_init_array+0x40>)
 8010f3e:	2600      	movs	r6, #0
 8010f40:	4c0b      	ldr	r4, [pc, #44]	@ (8010f70 <__libc_init_array+0x44>)
 8010f42:	f000 ff6b 	bl	8011e1c <_init>
 8010f46:	1b64      	subs	r4, r4, r5
 8010f48:	10a4      	asrs	r4, r4, #2
 8010f4a:	42a6      	cmp	r6, r4
 8010f4c:	d105      	bne.n	8010f5a <__libc_init_array+0x2e>
 8010f4e:	bd70      	pop	{r4, r5, r6, pc}
 8010f50:	f855 3b04 	ldr.w	r3, [r5], #4
 8010f54:	3601      	adds	r6, #1
 8010f56:	4798      	blx	r3
 8010f58:	e7ee      	b.n	8010f38 <__libc_init_array+0xc>
 8010f5a:	f855 3b04 	ldr.w	r3, [r5], #4
 8010f5e:	3601      	adds	r6, #1
 8010f60:	4798      	blx	r3
 8010f62:	e7f2      	b.n	8010f4a <__libc_init_array+0x1e>
 8010f64:	08012460 	.word	0x08012460
 8010f68:	08012460 	.word	0x08012460
 8010f6c:	08012460 	.word	0x08012460
 8010f70:	08012464 	.word	0x08012464

08010f74 <__retarget_lock_init_recursive>:
 8010f74:	4770      	bx	lr

08010f76 <__retarget_lock_acquire_recursive>:
 8010f76:	4770      	bx	lr

08010f78 <__retarget_lock_release_recursive>:
 8010f78:	4770      	bx	lr
	...

08010f7c <__assert_func>:
 8010f7c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010f7e:	4614      	mov	r4, r2
 8010f80:	461a      	mov	r2, r3
 8010f82:	4b09      	ldr	r3, [pc, #36]	@ (8010fa8 <__assert_func+0x2c>)
 8010f84:	4605      	mov	r5, r0
 8010f86:	681b      	ldr	r3, [r3, #0]
 8010f88:	68d8      	ldr	r0, [r3, #12]
 8010f8a:	b14c      	cbz	r4, 8010fa0 <__assert_func+0x24>
 8010f8c:	4b07      	ldr	r3, [pc, #28]	@ (8010fac <__assert_func+0x30>)
 8010f8e:	9100      	str	r1, [sp, #0]
 8010f90:	4907      	ldr	r1, [pc, #28]	@ (8010fb0 <__assert_func+0x34>)
 8010f92:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010f96:	462b      	mov	r3, r5
 8010f98:	f000 fde4 	bl	8011b64 <fiprintf>
 8010f9c:	f000 febd 	bl	8011d1a <abort>
 8010fa0:	4b04      	ldr	r3, [pc, #16]	@ (8010fb4 <__assert_func+0x38>)
 8010fa2:	461c      	mov	r4, r3
 8010fa4:	e7f3      	b.n	8010f8e <__assert_func+0x12>
 8010fa6:	bf00      	nop
 8010fa8:	20000020 	.word	0x20000020
 8010fac:	080123e7 	.word	0x080123e7
 8010fb0:	080123f4 	.word	0x080123f4
 8010fb4:	08012422 	.word	0x08012422

08010fb8 <_free_r>:
 8010fb8:	b538      	push	{r3, r4, r5, lr}
 8010fba:	4605      	mov	r5, r0
 8010fbc:	2900      	cmp	r1, #0
 8010fbe:	d041      	beq.n	8011044 <_free_r+0x8c>
 8010fc0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010fc4:	1f0c      	subs	r4, r1, #4
 8010fc6:	2b00      	cmp	r3, #0
 8010fc8:	bfb8      	it	lt
 8010fca:	18e4      	addlt	r4, r4, r3
 8010fcc:	f000 f8e8 	bl	80111a0 <__malloc_lock>
 8010fd0:	4a1d      	ldr	r2, [pc, #116]	@ (8011048 <_free_r+0x90>)
 8010fd2:	6813      	ldr	r3, [r2, #0]
 8010fd4:	b933      	cbnz	r3, 8010fe4 <_free_r+0x2c>
 8010fd6:	6063      	str	r3, [r4, #4]
 8010fd8:	6014      	str	r4, [r2, #0]
 8010fda:	4628      	mov	r0, r5
 8010fdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010fe0:	f000 b8e4 	b.w	80111ac <__malloc_unlock>
 8010fe4:	42a3      	cmp	r3, r4
 8010fe6:	d908      	bls.n	8010ffa <_free_r+0x42>
 8010fe8:	6820      	ldr	r0, [r4, #0]
 8010fea:	1821      	adds	r1, r4, r0
 8010fec:	428b      	cmp	r3, r1
 8010fee:	bf01      	itttt	eq
 8010ff0:	6819      	ldreq	r1, [r3, #0]
 8010ff2:	685b      	ldreq	r3, [r3, #4]
 8010ff4:	1809      	addeq	r1, r1, r0
 8010ff6:	6021      	streq	r1, [r4, #0]
 8010ff8:	e7ed      	b.n	8010fd6 <_free_r+0x1e>
 8010ffa:	461a      	mov	r2, r3
 8010ffc:	685b      	ldr	r3, [r3, #4]
 8010ffe:	b10b      	cbz	r3, 8011004 <_free_r+0x4c>
 8011000:	42a3      	cmp	r3, r4
 8011002:	d9fa      	bls.n	8010ffa <_free_r+0x42>
 8011004:	6811      	ldr	r1, [r2, #0]
 8011006:	1850      	adds	r0, r2, r1
 8011008:	42a0      	cmp	r0, r4
 801100a:	d10b      	bne.n	8011024 <_free_r+0x6c>
 801100c:	6820      	ldr	r0, [r4, #0]
 801100e:	4401      	add	r1, r0
 8011010:	1850      	adds	r0, r2, r1
 8011012:	6011      	str	r1, [r2, #0]
 8011014:	4283      	cmp	r3, r0
 8011016:	d1e0      	bne.n	8010fda <_free_r+0x22>
 8011018:	6818      	ldr	r0, [r3, #0]
 801101a:	685b      	ldr	r3, [r3, #4]
 801101c:	4408      	add	r0, r1
 801101e:	6053      	str	r3, [r2, #4]
 8011020:	6010      	str	r0, [r2, #0]
 8011022:	e7da      	b.n	8010fda <_free_r+0x22>
 8011024:	d902      	bls.n	801102c <_free_r+0x74>
 8011026:	230c      	movs	r3, #12
 8011028:	602b      	str	r3, [r5, #0]
 801102a:	e7d6      	b.n	8010fda <_free_r+0x22>
 801102c:	6820      	ldr	r0, [r4, #0]
 801102e:	1821      	adds	r1, r4, r0
 8011030:	428b      	cmp	r3, r1
 8011032:	bf02      	ittt	eq
 8011034:	6819      	ldreq	r1, [r3, #0]
 8011036:	685b      	ldreq	r3, [r3, #4]
 8011038:	1809      	addeq	r1, r1, r0
 801103a:	6063      	str	r3, [r4, #4]
 801103c:	bf08      	it	eq
 801103e:	6021      	streq	r1, [r4, #0]
 8011040:	6054      	str	r4, [r2, #4]
 8011042:	e7ca      	b.n	8010fda <_free_r+0x22>
 8011044:	bd38      	pop	{r3, r4, r5, pc}
 8011046:	bf00      	nop
 8011048:	2000091c 	.word	0x2000091c

0801104c <malloc>:
 801104c:	4b02      	ldr	r3, [pc, #8]	@ (8011058 <malloc+0xc>)
 801104e:	4601      	mov	r1, r0
 8011050:	6818      	ldr	r0, [r3, #0]
 8011052:	f000 b825 	b.w	80110a0 <_malloc_r>
 8011056:	bf00      	nop
 8011058:	20000020 	.word	0x20000020

0801105c <sbrk_aligned>:
 801105c:	b570      	push	{r4, r5, r6, lr}
 801105e:	4e0f      	ldr	r6, [pc, #60]	@ (801109c <sbrk_aligned+0x40>)
 8011060:	460c      	mov	r4, r1
 8011062:	4605      	mov	r5, r0
 8011064:	6831      	ldr	r1, [r6, #0]
 8011066:	b911      	cbnz	r1, 801106e <sbrk_aligned+0x12>
 8011068:	f000 fe2c 	bl	8011cc4 <_sbrk_r>
 801106c:	6030      	str	r0, [r6, #0]
 801106e:	4621      	mov	r1, r4
 8011070:	4628      	mov	r0, r5
 8011072:	f000 fe27 	bl	8011cc4 <_sbrk_r>
 8011076:	1c43      	adds	r3, r0, #1
 8011078:	d103      	bne.n	8011082 <sbrk_aligned+0x26>
 801107a:	f04f 34ff 	mov.w	r4, #4294967295
 801107e:	4620      	mov	r0, r4
 8011080:	bd70      	pop	{r4, r5, r6, pc}
 8011082:	1cc4      	adds	r4, r0, #3
 8011084:	f024 0403 	bic.w	r4, r4, #3
 8011088:	42a0      	cmp	r0, r4
 801108a:	d0f8      	beq.n	801107e <sbrk_aligned+0x22>
 801108c:	1a21      	subs	r1, r4, r0
 801108e:	4628      	mov	r0, r5
 8011090:	f000 fe18 	bl	8011cc4 <_sbrk_r>
 8011094:	3001      	adds	r0, #1
 8011096:	d1f2      	bne.n	801107e <sbrk_aligned+0x22>
 8011098:	e7ef      	b.n	801107a <sbrk_aligned+0x1e>
 801109a:	bf00      	nop
 801109c:	20000918 	.word	0x20000918

080110a0 <_malloc_r>:
 80110a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80110a4:	1ccd      	adds	r5, r1, #3
 80110a6:	4606      	mov	r6, r0
 80110a8:	f025 0503 	bic.w	r5, r5, #3
 80110ac:	3508      	adds	r5, #8
 80110ae:	2d0c      	cmp	r5, #12
 80110b0:	bf38      	it	cc
 80110b2:	250c      	movcc	r5, #12
 80110b4:	2d00      	cmp	r5, #0
 80110b6:	db01      	blt.n	80110bc <_malloc_r+0x1c>
 80110b8:	42a9      	cmp	r1, r5
 80110ba:	d904      	bls.n	80110c6 <_malloc_r+0x26>
 80110bc:	230c      	movs	r3, #12
 80110be:	6033      	str	r3, [r6, #0]
 80110c0:	2000      	movs	r0, #0
 80110c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80110c6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801119c <_malloc_r+0xfc>
 80110ca:	f000 f869 	bl	80111a0 <__malloc_lock>
 80110ce:	f8d8 3000 	ldr.w	r3, [r8]
 80110d2:	461c      	mov	r4, r3
 80110d4:	bb44      	cbnz	r4, 8011128 <_malloc_r+0x88>
 80110d6:	4629      	mov	r1, r5
 80110d8:	4630      	mov	r0, r6
 80110da:	f7ff ffbf 	bl	801105c <sbrk_aligned>
 80110de:	1c43      	adds	r3, r0, #1
 80110e0:	4604      	mov	r4, r0
 80110e2:	d158      	bne.n	8011196 <_malloc_r+0xf6>
 80110e4:	f8d8 4000 	ldr.w	r4, [r8]
 80110e8:	4627      	mov	r7, r4
 80110ea:	2f00      	cmp	r7, #0
 80110ec:	d143      	bne.n	8011176 <_malloc_r+0xd6>
 80110ee:	2c00      	cmp	r4, #0
 80110f0:	d04b      	beq.n	801118a <_malloc_r+0xea>
 80110f2:	6823      	ldr	r3, [r4, #0]
 80110f4:	4639      	mov	r1, r7
 80110f6:	4630      	mov	r0, r6
 80110f8:	eb04 0903 	add.w	r9, r4, r3
 80110fc:	f000 fde2 	bl	8011cc4 <_sbrk_r>
 8011100:	4581      	cmp	r9, r0
 8011102:	d142      	bne.n	801118a <_malloc_r+0xea>
 8011104:	6821      	ldr	r1, [r4, #0]
 8011106:	4630      	mov	r0, r6
 8011108:	1a6d      	subs	r5, r5, r1
 801110a:	4629      	mov	r1, r5
 801110c:	f7ff ffa6 	bl	801105c <sbrk_aligned>
 8011110:	3001      	adds	r0, #1
 8011112:	d03a      	beq.n	801118a <_malloc_r+0xea>
 8011114:	6823      	ldr	r3, [r4, #0]
 8011116:	442b      	add	r3, r5
 8011118:	6023      	str	r3, [r4, #0]
 801111a:	f8d8 3000 	ldr.w	r3, [r8]
 801111e:	685a      	ldr	r2, [r3, #4]
 8011120:	bb62      	cbnz	r2, 801117c <_malloc_r+0xdc>
 8011122:	f8c8 7000 	str.w	r7, [r8]
 8011126:	e00f      	b.n	8011148 <_malloc_r+0xa8>
 8011128:	6822      	ldr	r2, [r4, #0]
 801112a:	1b52      	subs	r2, r2, r5
 801112c:	d420      	bmi.n	8011170 <_malloc_r+0xd0>
 801112e:	2a0b      	cmp	r2, #11
 8011130:	d917      	bls.n	8011162 <_malloc_r+0xc2>
 8011132:	1961      	adds	r1, r4, r5
 8011134:	42a3      	cmp	r3, r4
 8011136:	6025      	str	r5, [r4, #0]
 8011138:	bf18      	it	ne
 801113a:	6059      	strne	r1, [r3, #4]
 801113c:	6863      	ldr	r3, [r4, #4]
 801113e:	bf08      	it	eq
 8011140:	f8c8 1000 	streq.w	r1, [r8]
 8011144:	5162      	str	r2, [r4, r5]
 8011146:	604b      	str	r3, [r1, #4]
 8011148:	4630      	mov	r0, r6
 801114a:	f000 f82f 	bl	80111ac <__malloc_unlock>
 801114e:	f104 000b 	add.w	r0, r4, #11
 8011152:	1d23      	adds	r3, r4, #4
 8011154:	f020 0007 	bic.w	r0, r0, #7
 8011158:	1ac2      	subs	r2, r0, r3
 801115a:	bf1c      	itt	ne
 801115c:	1a1b      	subne	r3, r3, r0
 801115e:	50a3      	strne	r3, [r4, r2]
 8011160:	e7af      	b.n	80110c2 <_malloc_r+0x22>
 8011162:	6862      	ldr	r2, [r4, #4]
 8011164:	42a3      	cmp	r3, r4
 8011166:	bf0c      	ite	eq
 8011168:	f8c8 2000 	streq.w	r2, [r8]
 801116c:	605a      	strne	r2, [r3, #4]
 801116e:	e7eb      	b.n	8011148 <_malloc_r+0xa8>
 8011170:	4623      	mov	r3, r4
 8011172:	6864      	ldr	r4, [r4, #4]
 8011174:	e7ae      	b.n	80110d4 <_malloc_r+0x34>
 8011176:	463c      	mov	r4, r7
 8011178:	687f      	ldr	r7, [r7, #4]
 801117a:	e7b6      	b.n	80110ea <_malloc_r+0x4a>
 801117c:	461a      	mov	r2, r3
 801117e:	685b      	ldr	r3, [r3, #4]
 8011180:	42a3      	cmp	r3, r4
 8011182:	d1fb      	bne.n	801117c <_malloc_r+0xdc>
 8011184:	2300      	movs	r3, #0
 8011186:	6053      	str	r3, [r2, #4]
 8011188:	e7de      	b.n	8011148 <_malloc_r+0xa8>
 801118a:	230c      	movs	r3, #12
 801118c:	4630      	mov	r0, r6
 801118e:	6033      	str	r3, [r6, #0]
 8011190:	f000 f80c 	bl	80111ac <__malloc_unlock>
 8011194:	e794      	b.n	80110c0 <_malloc_r+0x20>
 8011196:	6005      	str	r5, [r0, #0]
 8011198:	e7d6      	b.n	8011148 <_malloc_r+0xa8>
 801119a:	bf00      	nop
 801119c:	2000091c 	.word	0x2000091c

080111a0 <__malloc_lock>:
 80111a0:	4801      	ldr	r0, [pc, #4]	@ (80111a8 <__malloc_lock+0x8>)
 80111a2:	f7ff bee8 	b.w	8010f76 <__retarget_lock_acquire_recursive>
 80111a6:	bf00      	nop
 80111a8:	20000914 	.word	0x20000914

080111ac <__malloc_unlock>:
 80111ac:	4801      	ldr	r0, [pc, #4]	@ (80111b4 <__malloc_unlock+0x8>)
 80111ae:	f7ff bee3 	b.w	8010f78 <__retarget_lock_release_recursive>
 80111b2:	bf00      	nop
 80111b4:	20000914 	.word	0x20000914

080111b8 <__ssputs_r>:
 80111b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80111bc:	461f      	mov	r7, r3
 80111be:	688e      	ldr	r6, [r1, #8]
 80111c0:	4682      	mov	sl, r0
 80111c2:	460c      	mov	r4, r1
 80111c4:	42be      	cmp	r6, r7
 80111c6:	4690      	mov	r8, r2
 80111c8:	680b      	ldr	r3, [r1, #0]
 80111ca:	d82d      	bhi.n	8011228 <__ssputs_r+0x70>
 80111cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80111d0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80111d4:	d026      	beq.n	8011224 <__ssputs_r+0x6c>
 80111d6:	6965      	ldr	r5, [r4, #20]
 80111d8:	6909      	ldr	r1, [r1, #16]
 80111da:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80111de:	eba3 0901 	sub.w	r9, r3, r1
 80111e2:	1c7b      	adds	r3, r7, #1
 80111e4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80111e8:	444b      	add	r3, r9
 80111ea:	106d      	asrs	r5, r5, #1
 80111ec:	429d      	cmp	r5, r3
 80111ee:	bf38      	it	cc
 80111f0:	461d      	movcc	r5, r3
 80111f2:	0553      	lsls	r3, r2, #21
 80111f4:	d527      	bpl.n	8011246 <__ssputs_r+0x8e>
 80111f6:	4629      	mov	r1, r5
 80111f8:	f7ff ff52 	bl	80110a0 <_malloc_r>
 80111fc:	4606      	mov	r6, r0
 80111fe:	b360      	cbz	r0, 801125a <__ssputs_r+0xa2>
 8011200:	464a      	mov	r2, r9
 8011202:	6921      	ldr	r1, [r4, #16]
 8011204:	f000 fd7c 	bl	8011d00 <memcpy>
 8011208:	89a3      	ldrh	r3, [r4, #12]
 801120a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801120e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011212:	81a3      	strh	r3, [r4, #12]
 8011214:	6126      	str	r6, [r4, #16]
 8011216:	444e      	add	r6, r9
 8011218:	6165      	str	r5, [r4, #20]
 801121a:	eba5 0509 	sub.w	r5, r5, r9
 801121e:	6026      	str	r6, [r4, #0]
 8011220:	463e      	mov	r6, r7
 8011222:	60a5      	str	r5, [r4, #8]
 8011224:	42be      	cmp	r6, r7
 8011226:	d900      	bls.n	801122a <__ssputs_r+0x72>
 8011228:	463e      	mov	r6, r7
 801122a:	4632      	mov	r2, r6
 801122c:	4641      	mov	r1, r8
 801122e:	6820      	ldr	r0, [r4, #0]
 8011230:	f000 fd0b 	bl	8011c4a <memmove>
 8011234:	68a3      	ldr	r3, [r4, #8]
 8011236:	2000      	movs	r0, #0
 8011238:	1b9b      	subs	r3, r3, r6
 801123a:	60a3      	str	r3, [r4, #8]
 801123c:	6823      	ldr	r3, [r4, #0]
 801123e:	4433      	add	r3, r6
 8011240:	6023      	str	r3, [r4, #0]
 8011242:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011246:	462a      	mov	r2, r5
 8011248:	f000 fd6e 	bl	8011d28 <_realloc_r>
 801124c:	4606      	mov	r6, r0
 801124e:	2800      	cmp	r0, #0
 8011250:	d1e0      	bne.n	8011214 <__ssputs_r+0x5c>
 8011252:	6921      	ldr	r1, [r4, #16]
 8011254:	4650      	mov	r0, sl
 8011256:	f7ff feaf 	bl	8010fb8 <_free_r>
 801125a:	230c      	movs	r3, #12
 801125c:	f04f 30ff 	mov.w	r0, #4294967295
 8011260:	f8ca 3000 	str.w	r3, [sl]
 8011264:	89a3      	ldrh	r3, [r4, #12]
 8011266:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801126a:	81a3      	strh	r3, [r4, #12]
 801126c:	e7e9      	b.n	8011242 <__ssputs_r+0x8a>
	...

08011270 <_svfiprintf_r>:
 8011270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011274:	4698      	mov	r8, r3
 8011276:	898b      	ldrh	r3, [r1, #12]
 8011278:	b09d      	sub	sp, #116	@ 0x74
 801127a:	4607      	mov	r7, r0
 801127c:	061b      	lsls	r3, r3, #24
 801127e:	460d      	mov	r5, r1
 8011280:	4614      	mov	r4, r2
 8011282:	d510      	bpl.n	80112a6 <_svfiprintf_r+0x36>
 8011284:	690b      	ldr	r3, [r1, #16]
 8011286:	b973      	cbnz	r3, 80112a6 <_svfiprintf_r+0x36>
 8011288:	2140      	movs	r1, #64	@ 0x40
 801128a:	f7ff ff09 	bl	80110a0 <_malloc_r>
 801128e:	6028      	str	r0, [r5, #0]
 8011290:	6128      	str	r0, [r5, #16]
 8011292:	b930      	cbnz	r0, 80112a2 <_svfiprintf_r+0x32>
 8011294:	230c      	movs	r3, #12
 8011296:	603b      	str	r3, [r7, #0]
 8011298:	f04f 30ff 	mov.w	r0, #4294967295
 801129c:	b01d      	add	sp, #116	@ 0x74
 801129e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80112a2:	2340      	movs	r3, #64	@ 0x40
 80112a4:	616b      	str	r3, [r5, #20]
 80112a6:	2300      	movs	r3, #0
 80112a8:	f8cd 800c 	str.w	r8, [sp, #12]
 80112ac:	f04f 0901 	mov.w	r9, #1
 80112b0:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 8011454 <_svfiprintf_r+0x1e4>
 80112b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80112b6:	2320      	movs	r3, #32
 80112b8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80112bc:	2330      	movs	r3, #48	@ 0x30
 80112be:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80112c2:	4623      	mov	r3, r4
 80112c4:	469a      	mov	sl, r3
 80112c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80112ca:	b10a      	cbz	r2, 80112d0 <_svfiprintf_r+0x60>
 80112cc:	2a25      	cmp	r2, #37	@ 0x25
 80112ce:	d1f9      	bne.n	80112c4 <_svfiprintf_r+0x54>
 80112d0:	ebba 0b04 	subs.w	fp, sl, r4
 80112d4:	d00b      	beq.n	80112ee <_svfiprintf_r+0x7e>
 80112d6:	465b      	mov	r3, fp
 80112d8:	4622      	mov	r2, r4
 80112da:	4629      	mov	r1, r5
 80112dc:	4638      	mov	r0, r7
 80112de:	f7ff ff6b 	bl	80111b8 <__ssputs_r>
 80112e2:	3001      	adds	r0, #1
 80112e4:	f000 80a7 	beq.w	8011436 <_svfiprintf_r+0x1c6>
 80112e8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80112ea:	445a      	add	r2, fp
 80112ec:	9209      	str	r2, [sp, #36]	@ 0x24
 80112ee:	f89a 3000 	ldrb.w	r3, [sl]
 80112f2:	2b00      	cmp	r3, #0
 80112f4:	f000 809f 	beq.w	8011436 <_svfiprintf_r+0x1c6>
 80112f8:	2300      	movs	r3, #0
 80112fa:	f04f 32ff 	mov.w	r2, #4294967295
 80112fe:	f10a 0a01 	add.w	sl, sl, #1
 8011302:	9304      	str	r3, [sp, #16]
 8011304:	9307      	str	r3, [sp, #28]
 8011306:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801130a:	931a      	str	r3, [sp, #104]	@ 0x68
 801130c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011310:	4654      	mov	r4, sl
 8011312:	2205      	movs	r2, #5
 8011314:	484f      	ldr	r0, [pc, #316]	@ (8011454 <_svfiprintf_r+0x1e4>)
 8011316:	f814 1b01 	ldrb.w	r1, [r4], #1
 801131a:	f000 fce3 	bl	8011ce4 <memchr>
 801131e:	9a04      	ldr	r2, [sp, #16]
 8011320:	b9d8      	cbnz	r0, 801135a <_svfiprintf_r+0xea>
 8011322:	06d0      	lsls	r0, r2, #27
 8011324:	bf44      	itt	mi
 8011326:	2320      	movmi	r3, #32
 8011328:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801132c:	0711      	lsls	r1, r2, #28
 801132e:	bf44      	itt	mi
 8011330:	232b      	movmi	r3, #43	@ 0x2b
 8011332:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011336:	f89a 3000 	ldrb.w	r3, [sl]
 801133a:	2b2a      	cmp	r3, #42	@ 0x2a
 801133c:	d015      	beq.n	801136a <_svfiprintf_r+0xfa>
 801133e:	9a07      	ldr	r2, [sp, #28]
 8011340:	4654      	mov	r4, sl
 8011342:	2000      	movs	r0, #0
 8011344:	f04f 0c0a 	mov.w	ip, #10
 8011348:	4621      	mov	r1, r4
 801134a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801134e:	3b30      	subs	r3, #48	@ 0x30
 8011350:	2b09      	cmp	r3, #9
 8011352:	d94b      	bls.n	80113ec <_svfiprintf_r+0x17c>
 8011354:	b1b0      	cbz	r0, 8011384 <_svfiprintf_r+0x114>
 8011356:	9207      	str	r2, [sp, #28]
 8011358:	e014      	b.n	8011384 <_svfiprintf_r+0x114>
 801135a:	eba0 0308 	sub.w	r3, r0, r8
 801135e:	46a2      	mov	sl, r4
 8011360:	fa09 f303 	lsl.w	r3, r9, r3
 8011364:	4313      	orrs	r3, r2
 8011366:	9304      	str	r3, [sp, #16]
 8011368:	e7d2      	b.n	8011310 <_svfiprintf_r+0xa0>
 801136a:	9b03      	ldr	r3, [sp, #12]
 801136c:	1d19      	adds	r1, r3, #4
 801136e:	681b      	ldr	r3, [r3, #0]
 8011370:	2b00      	cmp	r3, #0
 8011372:	9103      	str	r1, [sp, #12]
 8011374:	bfbb      	ittet	lt
 8011376:	425b      	neglt	r3, r3
 8011378:	f042 0202 	orrlt.w	r2, r2, #2
 801137c:	9307      	strge	r3, [sp, #28]
 801137e:	9307      	strlt	r3, [sp, #28]
 8011380:	bfb8      	it	lt
 8011382:	9204      	strlt	r2, [sp, #16]
 8011384:	7823      	ldrb	r3, [r4, #0]
 8011386:	2b2e      	cmp	r3, #46	@ 0x2e
 8011388:	d10a      	bne.n	80113a0 <_svfiprintf_r+0x130>
 801138a:	7863      	ldrb	r3, [r4, #1]
 801138c:	2b2a      	cmp	r3, #42	@ 0x2a
 801138e:	d132      	bne.n	80113f6 <_svfiprintf_r+0x186>
 8011390:	9b03      	ldr	r3, [sp, #12]
 8011392:	3402      	adds	r4, #2
 8011394:	1d1a      	adds	r2, r3, #4
 8011396:	681b      	ldr	r3, [r3, #0]
 8011398:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801139c:	9203      	str	r2, [sp, #12]
 801139e:	9305      	str	r3, [sp, #20]
 80113a0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8011464 <_svfiprintf_r+0x1f4>
 80113a4:	2203      	movs	r2, #3
 80113a6:	7821      	ldrb	r1, [r4, #0]
 80113a8:	4650      	mov	r0, sl
 80113aa:	f000 fc9b 	bl	8011ce4 <memchr>
 80113ae:	b138      	cbz	r0, 80113c0 <_svfiprintf_r+0x150>
 80113b0:	eba0 000a 	sub.w	r0, r0, sl
 80113b4:	2240      	movs	r2, #64	@ 0x40
 80113b6:	9b04      	ldr	r3, [sp, #16]
 80113b8:	3401      	adds	r4, #1
 80113ba:	4082      	lsls	r2, r0
 80113bc:	4313      	orrs	r3, r2
 80113be:	9304      	str	r3, [sp, #16]
 80113c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80113c4:	2206      	movs	r2, #6
 80113c6:	4824      	ldr	r0, [pc, #144]	@ (8011458 <_svfiprintf_r+0x1e8>)
 80113c8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80113cc:	f000 fc8a 	bl	8011ce4 <memchr>
 80113d0:	2800      	cmp	r0, #0
 80113d2:	d036      	beq.n	8011442 <_svfiprintf_r+0x1d2>
 80113d4:	4b21      	ldr	r3, [pc, #132]	@ (801145c <_svfiprintf_r+0x1ec>)
 80113d6:	bb1b      	cbnz	r3, 8011420 <_svfiprintf_r+0x1b0>
 80113d8:	9b03      	ldr	r3, [sp, #12]
 80113da:	3307      	adds	r3, #7
 80113dc:	f023 0307 	bic.w	r3, r3, #7
 80113e0:	3308      	adds	r3, #8
 80113e2:	9303      	str	r3, [sp, #12]
 80113e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80113e6:	4433      	add	r3, r6
 80113e8:	9309      	str	r3, [sp, #36]	@ 0x24
 80113ea:	e76a      	b.n	80112c2 <_svfiprintf_r+0x52>
 80113ec:	fb0c 3202 	mla	r2, ip, r2, r3
 80113f0:	460c      	mov	r4, r1
 80113f2:	2001      	movs	r0, #1
 80113f4:	e7a8      	b.n	8011348 <_svfiprintf_r+0xd8>
 80113f6:	2300      	movs	r3, #0
 80113f8:	3401      	adds	r4, #1
 80113fa:	f04f 0c0a 	mov.w	ip, #10
 80113fe:	4619      	mov	r1, r3
 8011400:	9305      	str	r3, [sp, #20]
 8011402:	4620      	mov	r0, r4
 8011404:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011408:	3a30      	subs	r2, #48	@ 0x30
 801140a:	2a09      	cmp	r2, #9
 801140c:	d903      	bls.n	8011416 <_svfiprintf_r+0x1a6>
 801140e:	2b00      	cmp	r3, #0
 8011410:	d0c6      	beq.n	80113a0 <_svfiprintf_r+0x130>
 8011412:	9105      	str	r1, [sp, #20]
 8011414:	e7c4      	b.n	80113a0 <_svfiprintf_r+0x130>
 8011416:	fb0c 2101 	mla	r1, ip, r1, r2
 801141a:	4604      	mov	r4, r0
 801141c:	2301      	movs	r3, #1
 801141e:	e7f0      	b.n	8011402 <_svfiprintf_r+0x192>
 8011420:	ab03      	add	r3, sp, #12
 8011422:	462a      	mov	r2, r5
 8011424:	a904      	add	r1, sp, #16
 8011426:	4638      	mov	r0, r7
 8011428:	9300      	str	r3, [sp, #0]
 801142a:	4b0d      	ldr	r3, [pc, #52]	@ (8011460 <_svfiprintf_r+0x1f0>)
 801142c:	f3af 8000 	nop.w
 8011430:	1c42      	adds	r2, r0, #1
 8011432:	4606      	mov	r6, r0
 8011434:	d1d6      	bne.n	80113e4 <_svfiprintf_r+0x174>
 8011436:	89ab      	ldrh	r3, [r5, #12]
 8011438:	065b      	lsls	r3, r3, #25
 801143a:	f53f af2d 	bmi.w	8011298 <_svfiprintf_r+0x28>
 801143e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011440:	e72c      	b.n	801129c <_svfiprintf_r+0x2c>
 8011442:	ab03      	add	r3, sp, #12
 8011444:	462a      	mov	r2, r5
 8011446:	a904      	add	r1, sp, #16
 8011448:	4638      	mov	r0, r7
 801144a:	9300      	str	r3, [sp, #0]
 801144c:	4b04      	ldr	r3, [pc, #16]	@ (8011460 <_svfiprintf_r+0x1f0>)
 801144e:	f000 f9bf 	bl	80117d0 <_printf_i>
 8011452:	e7ed      	b.n	8011430 <_svfiprintf_r+0x1c0>
 8011454:	08012423 	.word	0x08012423
 8011458:	0801242d 	.word	0x0801242d
 801145c:	00000000 	.word	0x00000000
 8011460:	080111b9 	.word	0x080111b9
 8011464:	08012429 	.word	0x08012429

08011468 <__sfputc_r>:
 8011468:	6893      	ldr	r3, [r2, #8]
 801146a:	3b01      	subs	r3, #1
 801146c:	2b00      	cmp	r3, #0
 801146e:	b410      	push	{r4}
 8011470:	6093      	str	r3, [r2, #8]
 8011472:	da08      	bge.n	8011486 <__sfputc_r+0x1e>
 8011474:	6994      	ldr	r4, [r2, #24]
 8011476:	42a3      	cmp	r3, r4
 8011478:	db01      	blt.n	801147e <__sfputc_r+0x16>
 801147a:	290a      	cmp	r1, #10
 801147c:	d103      	bne.n	8011486 <__sfputc_r+0x1e>
 801147e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011482:	f7ff bc6a 	b.w	8010d5a <__swbuf_r>
 8011486:	6813      	ldr	r3, [r2, #0]
 8011488:	1c58      	adds	r0, r3, #1
 801148a:	6010      	str	r0, [r2, #0]
 801148c:	4608      	mov	r0, r1
 801148e:	7019      	strb	r1, [r3, #0]
 8011490:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011494:	4770      	bx	lr

08011496 <__sfputs_r>:
 8011496:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011498:	4606      	mov	r6, r0
 801149a:	460f      	mov	r7, r1
 801149c:	4614      	mov	r4, r2
 801149e:	18d5      	adds	r5, r2, r3
 80114a0:	42ac      	cmp	r4, r5
 80114a2:	d101      	bne.n	80114a8 <__sfputs_r+0x12>
 80114a4:	2000      	movs	r0, #0
 80114a6:	e007      	b.n	80114b8 <__sfputs_r+0x22>
 80114a8:	463a      	mov	r2, r7
 80114aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80114ae:	4630      	mov	r0, r6
 80114b0:	f7ff ffda 	bl	8011468 <__sfputc_r>
 80114b4:	1c43      	adds	r3, r0, #1
 80114b6:	d1f3      	bne.n	80114a0 <__sfputs_r+0xa>
 80114b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080114bc <_vfiprintf_r>:
 80114bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80114c0:	460d      	mov	r5, r1
 80114c2:	b09d      	sub	sp, #116	@ 0x74
 80114c4:	4614      	mov	r4, r2
 80114c6:	4698      	mov	r8, r3
 80114c8:	4606      	mov	r6, r0
 80114ca:	b118      	cbz	r0, 80114d4 <_vfiprintf_r+0x18>
 80114cc:	6a03      	ldr	r3, [r0, #32]
 80114ce:	b90b      	cbnz	r3, 80114d4 <_vfiprintf_r+0x18>
 80114d0:	f7ff fb38 	bl	8010b44 <__sinit>
 80114d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80114d6:	07d9      	lsls	r1, r3, #31
 80114d8:	d405      	bmi.n	80114e6 <_vfiprintf_r+0x2a>
 80114da:	89ab      	ldrh	r3, [r5, #12]
 80114dc:	059a      	lsls	r2, r3, #22
 80114de:	d402      	bmi.n	80114e6 <_vfiprintf_r+0x2a>
 80114e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80114e2:	f7ff fd48 	bl	8010f76 <__retarget_lock_acquire_recursive>
 80114e6:	89ab      	ldrh	r3, [r5, #12]
 80114e8:	071b      	lsls	r3, r3, #28
 80114ea:	d501      	bpl.n	80114f0 <_vfiprintf_r+0x34>
 80114ec:	692b      	ldr	r3, [r5, #16]
 80114ee:	b99b      	cbnz	r3, 8011518 <_vfiprintf_r+0x5c>
 80114f0:	4629      	mov	r1, r5
 80114f2:	4630      	mov	r0, r6
 80114f4:	f7ff fc70 	bl	8010dd8 <__swsetup_r>
 80114f8:	b170      	cbz	r0, 8011518 <_vfiprintf_r+0x5c>
 80114fa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80114fc:	07dc      	lsls	r4, r3, #31
 80114fe:	d504      	bpl.n	801150a <_vfiprintf_r+0x4e>
 8011500:	f04f 30ff 	mov.w	r0, #4294967295
 8011504:	b01d      	add	sp, #116	@ 0x74
 8011506:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801150a:	89ab      	ldrh	r3, [r5, #12]
 801150c:	0598      	lsls	r0, r3, #22
 801150e:	d4f7      	bmi.n	8011500 <_vfiprintf_r+0x44>
 8011510:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011512:	f7ff fd31 	bl	8010f78 <__retarget_lock_release_recursive>
 8011516:	e7f3      	b.n	8011500 <_vfiprintf_r+0x44>
 8011518:	2300      	movs	r3, #0
 801151a:	f8cd 800c 	str.w	r8, [sp, #12]
 801151e:	f04f 0901 	mov.w	r9, #1
 8011522:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 80116d8 <_vfiprintf_r+0x21c>
 8011526:	9309      	str	r3, [sp, #36]	@ 0x24
 8011528:	2320      	movs	r3, #32
 801152a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801152e:	2330      	movs	r3, #48	@ 0x30
 8011530:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011534:	4623      	mov	r3, r4
 8011536:	469a      	mov	sl, r3
 8011538:	f813 2b01 	ldrb.w	r2, [r3], #1
 801153c:	b10a      	cbz	r2, 8011542 <_vfiprintf_r+0x86>
 801153e:	2a25      	cmp	r2, #37	@ 0x25
 8011540:	d1f9      	bne.n	8011536 <_vfiprintf_r+0x7a>
 8011542:	ebba 0b04 	subs.w	fp, sl, r4
 8011546:	d00b      	beq.n	8011560 <_vfiprintf_r+0xa4>
 8011548:	465b      	mov	r3, fp
 801154a:	4622      	mov	r2, r4
 801154c:	4629      	mov	r1, r5
 801154e:	4630      	mov	r0, r6
 8011550:	f7ff ffa1 	bl	8011496 <__sfputs_r>
 8011554:	3001      	adds	r0, #1
 8011556:	f000 80a7 	beq.w	80116a8 <_vfiprintf_r+0x1ec>
 801155a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801155c:	445a      	add	r2, fp
 801155e:	9209      	str	r2, [sp, #36]	@ 0x24
 8011560:	f89a 3000 	ldrb.w	r3, [sl]
 8011564:	2b00      	cmp	r3, #0
 8011566:	f000 809f 	beq.w	80116a8 <_vfiprintf_r+0x1ec>
 801156a:	2300      	movs	r3, #0
 801156c:	f04f 32ff 	mov.w	r2, #4294967295
 8011570:	f10a 0a01 	add.w	sl, sl, #1
 8011574:	9304      	str	r3, [sp, #16]
 8011576:	9307      	str	r3, [sp, #28]
 8011578:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801157c:	931a      	str	r3, [sp, #104]	@ 0x68
 801157e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011582:	4654      	mov	r4, sl
 8011584:	2205      	movs	r2, #5
 8011586:	4854      	ldr	r0, [pc, #336]	@ (80116d8 <_vfiprintf_r+0x21c>)
 8011588:	f814 1b01 	ldrb.w	r1, [r4], #1
 801158c:	f000 fbaa 	bl	8011ce4 <memchr>
 8011590:	9a04      	ldr	r2, [sp, #16]
 8011592:	b9d8      	cbnz	r0, 80115cc <_vfiprintf_r+0x110>
 8011594:	06d1      	lsls	r1, r2, #27
 8011596:	bf44      	itt	mi
 8011598:	2320      	movmi	r3, #32
 801159a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801159e:	0713      	lsls	r3, r2, #28
 80115a0:	bf44      	itt	mi
 80115a2:	232b      	movmi	r3, #43	@ 0x2b
 80115a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80115a8:	f89a 3000 	ldrb.w	r3, [sl]
 80115ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80115ae:	d015      	beq.n	80115dc <_vfiprintf_r+0x120>
 80115b0:	9a07      	ldr	r2, [sp, #28]
 80115b2:	4654      	mov	r4, sl
 80115b4:	2000      	movs	r0, #0
 80115b6:	f04f 0c0a 	mov.w	ip, #10
 80115ba:	4621      	mov	r1, r4
 80115bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80115c0:	3b30      	subs	r3, #48	@ 0x30
 80115c2:	2b09      	cmp	r3, #9
 80115c4:	d94b      	bls.n	801165e <_vfiprintf_r+0x1a2>
 80115c6:	b1b0      	cbz	r0, 80115f6 <_vfiprintf_r+0x13a>
 80115c8:	9207      	str	r2, [sp, #28]
 80115ca:	e014      	b.n	80115f6 <_vfiprintf_r+0x13a>
 80115cc:	eba0 0308 	sub.w	r3, r0, r8
 80115d0:	46a2      	mov	sl, r4
 80115d2:	fa09 f303 	lsl.w	r3, r9, r3
 80115d6:	4313      	orrs	r3, r2
 80115d8:	9304      	str	r3, [sp, #16]
 80115da:	e7d2      	b.n	8011582 <_vfiprintf_r+0xc6>
 80115dc:	9b03      	ldr	r3, [sp, #12]
 80115de:	1d19      	adds	r1, r3, #4
 80115e0:	681b      	ldr	r3, [r3, #0]
 80115e2:	2b00      	cmp	r3, #0
 80115e4:	9103      	str	r1, [sp, #12]
 80115e6:	bfbb      	ittet	lt
 80115e8:	425b      	neglt	r3, r3
 80115ea:	f042 0202 	orrlt.w	r2, r2, #2
 80115ee:	9307      	strge	r3, [sp, #28]
 80115f0:	9307      	strlt	r3, [sp, #28]
 80115f2:	bfb8      	it	lt
 80115f4:	9204      	strlt	r2, [sp, #16]
 80115f6:	7823      	ldrb	r3, [r4, #0]
 80115f8:	2b2e      	cmp	r3, #46	@ 0x2e
 80115fa:	d10a      	bne.n	8011612 <_vfiprintf_r+0x156>
 80115fc:	7863      	ldrb	r3, [r4, #1]
 80115fe:	2b2a      	cmp	r3, #42	@ 0x2a
 8011600:	d132      	bne.n	8011668 <_vfiprintf_r+0x1ac>
 8011602:	9b03      	ldr	r3, [sp, #12]
 8011604:	3402      	adds	r4, #2
 8011606:	1d1a      	adds	r2, r3, #4
 8011608:	681b      	ldr	r3, [r3, #0]
 801160a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801160e:	9203      	str	r2, [sp, #12]
 8011610:	9305      	str	r3, [sp, #20]
 8011612:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80116e8 <_vfiprintf_r+0x22c>
 8011616:	2203      	movs	r2, #3
 8011618:	7821      	ldrb	r1, [r4, #0]
 801161a:	4650      	mov	r0, sl
 801161c:	f000 fb62 	bl	8011ce4 <memchr>
 8011620:	b138      	cbz	r0, 8011632 <_vfiprintf_r+0x176>
 8011622:	eba0 000a 	sub.w	r0, r0, sl
 8011626:	2240      	movs	r2, #64	@ 0x40
 8011628:	9b04      	ldr	r3, [sp, #16]
 801162a:	3401      	adds	r4, #1
 801162c:	4082      	lsls	r2, r0
 801162e:	4313      	orrs	r3, r2
 8011630:	9304      	str	r3, [sp, #16]
 8011632:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011636:	2206      	movs	r2, #6
 8011638:	4828      	ldr	r0, [pc, #160]	@ (80116dc <_vfiprintf_r+0x220>)
 801163a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801163e:	f000 fb51 	bl	8011ce4 <memchr>
 8011642:	2800      	cmp	r0, #0
 8011644:	d03f      	beq.n	80116c6 <_vfiprintf_r+0x20a>
 8011646:	4b26      	ldr	r3, [pc, #152]	@ (80116e0 <_vfiprintf_r+0x224>)
 8011648:	bb1b      	cbnz	r3, 8011692 <_vfiprintf_r+0x1d6>
 801164a:	9b03      	ldr	r3, [sp, #12]
 801164c:	3307      	adds	r3, #7
 801164e:	f023 0307 	bic.w	r3, r3, #7
 8011652:	3308      	adds	r3, #8
 8011654:	9303      	str	r3, [sp, #12]
 8011656:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011658:	443b      	add	r3, r7
 801165a:	9309      	str	r3, [sp, #36]	@ 0x24
 801165c:	e76a      	b.n	8011534 <_vfiprintf_r+0x78>
 801165e:	fb0c 3202 	mla	r2, ip, r2, r3
 8011662:	460c      	mov	r4, r1
 8011664:	2001      	movs	r0, #1
 8011666:	e7a8      	b.n	80115ba <_vfiprintf_r+0xfe>
 8011668:	2300      	movs	r3, #0
 801166a:	3401      	adds	r4, #1
 801166c:	f04f 0c0a 	mov.w	ip, #10
 8011670:	4619      	mov	r1, r3
 8011672:	9305      	str	r3, [sp, #20]
 8011674:	4620      	mov	r0, r4
 8011676:	f810 2b01 	ldrb.w	r2, [r0], #1
 801167a:	3a30      	subs	r2, #48	@ 0x30
 801167c:	2a09      	cmp	r2, #9
 801167e:	d903      	bls.n	8011688 <_vfiprintf_r+0x1cc>
 8011680:	2b00      	cmp	r3, #0
 8011682:	d0c6      	beq.n	8011612 <_vfiprintf_r+0x156>
 8011684:	9105      	str	r1, [sp, #20]
 8011686:	e7c4      	b.n	8011612 <_vfiprintf_r+0x156>
 8011688:	fb0c 2101 	mla	r1, ip, r1, r2
 801168c:	4604      	mov	r4, r0
 801168e:	2301      	movs	r3, #1
 8011690:	e7f0      	b.n	8011674 <_vfiprintf_r+0x1b8>
 8011692:	ab03      	add	r3, sp, #12
 8011694:	462a      	mov	r2, r5
 8011696:	a904      	add	r1, sp, #16
 8011698:	4630      	mov	r0, r6
 801169a:	9300      	str	r3, [sp, #0]
 801169c:	4b11      	ldr	r3, [pc, #68]	@ (80116e4 <_vfiprintf_r+0x228>)
 801169e:	f3af 8000 	nop.w
 80116a2:	4607      	mov	r7, r0
 80116a4:	1c78      	adds	r0, r7, #1
 80116a6:	d1d6      	bne.n	8011656 <_vfiprintf_r+0x19a>
 80116a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80116aa:	07d9      	lsls	r1, r3, #31
 80116ac:	d405      	bmi.n	80116ba <_vfiprintf_r+0x1fe>
 80116ae:	89ab      	ldrh	r3, [r5, #12]
 80116b0:	059a      	lsls	r2, r3, #22
 80116b2:	d402      	bmi.n	80116ba <_vfiprintf_r+0x1fe>
 80116b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80116b6:	f7ff fc5f 	bl	8010f78 <__retarget_lock_release_recursive>
 80116ba:	89ab      	ldrh	r3, [r5, #12]
 80116bc:	065b      	lsls	r3, r3, #25
 80116be:	f53f af1f 	bmi.w	8011500 <_vfiprintf_r+0x44>
 80116c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80116c4:	e71e      	b.n	8011504 <_vfiprintf_r+0x48>
 80116c6:	ab03      	add	r3, sp, #12
 80116c8:	462a      	mov	r2, r5
 80116ca:	a904      	add	r1, sp, #16
 80116cc:	4630      	mov	r0, r6
 80116ce:	9300      	str	r3, [sp, #0]
 80116d0:	4b04      	ldr	r3, [pc, #16]	@ (80116e4 <_vfiprintf_r+0x228>)
 80116d2:	f000 f87d 	bl	80117d0 <_printf_i>
 80116d6:	e7e4      	b.n	80116a2 <_vfiprintf_r+0x1e6>
 80116d8:	08012423 	.word	0x08012423
 80116dc:	0801242d 	.word	0x0801242d
 80116e0:	00000000 	.word	0x00000000
 80116e4:	08011497 	.word	0x08011497
 80116e8:	08012429 	.word	0x08012429

080116ec <_printf_common>:
 80116ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80116f0:	4616      	mov	r6, r2
 80116f2:	4698      	mov	r8, r3
 80116f4:	688a      	ldr	r2, [r1, #8]
 80116f6:	4607      	mov	r7, r0
 80116f8:	690b      	ldr	r3, [r1, #16]
 80116fa:	460c      	mov	r4, r1
 80116fc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8011700:	4293      	cmp	r3, r2
 8011702:	bfb8      	it	lt
 8011704:	4613      	movlt	r3, r2
 8011706:	6033      	str	r3, [r6, #0]
 8011708:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801170c:	b10a      	cbz	r2, 8011712 <_printf_common+0x26>
 801170e:	3301      	adds	r3, #1
 8011710:	6033      	str	r3, [r6, #0]
 8011712:	6823      	ldr	r3, [r4, #0]
 8011714:	0699      	lsls	r1, r3, #26
 8011716:	bf42      	ittt	mi
 8011718:	6833      	ldrmi	r3, [r6, #0]
 801171a:	3302      	addmi	r3, #2
 801171c:	6033      	strmi	r3, [r6, #0]
 801171e:	6825      	ldr	r5, [r4, #0]
 8011720:	f015 0506 	ands.w	r5, r5, #6
 8011724:	d106      	bne.n	8011734 <_printf_common+0x48>
 8011726:	f104 0a19 	add.w	sl, r4, #25
 801172a:	68e3      	ldr	r3, [r4, #12]
 801172c:	6832      	ldr	r2, [r6, #0]
 801172e:	1a9b      	subs	r3, r3, r2
 8011730:	42ab      	cmp	r3, r5
 8011732:	dc2b      	bgt.n	801178c <_printf_common+0xa0>
 8011734:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8011738:	6822      	ldr	r2, [r4, #0]
 801173a:	3b00      	subs	r3, #0
 801173c:	bf18      	it	ne
 801173e:	2301      	movne	r3, #1
 8011740:	0692      	lsls	r2, r2, #26
 8011742:	d430      	bmi.n	80117a6 <_printf_common+0xba>
 8011744:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8011748:	4641      	mov	r1, r8
 801174a:	4638      	mov	r0, r7
 801174c:	47c8      	blx	r9
 801174e:	3001      	adds	r0, #1
 8011750:	d023      	beq.n	801179a <_printf_common+0xae>
 8011752:	6823      	ldr	r3, [r4, #0]
 8011754:	341a      	adds	r4, #26
 8011756:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 801175a:	f003 0306 	and.w	r3, r3, #6
 801175e:	2b04      	cmp	r3, #4
 8011760:	bf0a      	itet	eq
 8011762:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 8011766:	2500      	movne	r5, #0
 8011768:	6833      	ldreq	r3, [r6, #0]
 801176a:	f04f 0600 	mov.w	r6, #0
 801176e:	bf08      	it	eq
 8011770:	1aed      	subeq	r5, r5, r3
 8011772:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8011776:	bf08      	it	eq
 8011778:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801177c:	4293      	cmp	r3, r2
 801177e:	bfc4      	itt	gt
 8011780:	1a9b      	subgt	r3, r3, r2
 8011782:	18ed      	addgt	r5, r5, r3
 8011784:	42b5      	cmp	r5, r6
 8011786:	d11a      	bne.n	80117be <_printf_common+0xd2>
 8011788:	2000      	movs	r0, #0
 801178a:	e008      	b.n	801179e <_printf_common+0xb2>
 801178c:	2301      	movs	r3, #1
 801178e:	4652      	mov	r2, sl
 8011790:	4641      	mov	r1, r8
 8011792:	4638      	mov	r0, r7
 8011794:	47c8      	blx	r9
 8011796:	3001      	adds	r0, #1
 8011798:	d103      	bne.n	80117a2 <_printf_common+0xb6>
 801179a:	f04f 30ff 	mov.w	r0, #4294967295
 801179e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80117a2:	3501      	adds	r5, #1
 80117a4:	e7c1      	b.n	801172a <_printf_common+0x3e>
 80117a6:	18e1      	adds	r1, r4, r3
 80117a8:	1c5a      	adds	r2, r3, #1
 80117aa:	2030      	movs	r0, #48	@ 0x30
 80117ac:	3302      	adds	r3, #2
 80117ae:	4422      	add	r2, r4
 80117b0:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80117b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80117b8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80117bc:	e7c2      	b.n	8011744 <_printf_common+0x58>
 80117be:	2301      	movs	r3, #1
 80117c0:	4622      	mov	r2, r4
 80117c2:	4641      	mov	r1, r8
 80117c4:	4638      	mov	r0, r7
 80117c6:	47c8      	blx	r9
 80117c8:	3001      	adds	r0, #1
 80117ca:	d0e6      	beq.n	801179a <_printf_common+0xae>
 80117cc:	3601      	adds	r6, #1
 80117ce:	e7d9      	b.n	8011784 <_printf_common+0x98>

080117d0 <_printf_i>:
 80117d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80117d4:	7e0f      	ldrb	r7, [r1, #24]
 80117d6:	4691      	mov	r9, r2
 80117d8:	4680      	mov	r8, r0
 80117da:	460c      	mov	r4, r1
 80117dc:	2f78      	cmp	r7, #120	@ 0x78
 80117de:	469a      	mov	sl, r3
 80117e0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80117e2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80117e6:	d807      	bhi.n	80117f8 <_printf_i+0x28>
 80117e8:	2f62      	cmp	r7, #98	@ 0x62
 80117ea:	d80a      	bhi.n	8011802 <_printf_i+0x32>
 80117ec:	2f00      	cmp	r7, #0
 80117ee:	f000 80d1 	beq.w	8011994 <_printf_i+0x1c4>
 80117f2:	2f58      	cmp	r7, #88	@ 0x58
 80117f4:	f000 80b8 	beq.w	8011968 <_printf_i+0x198>
 80117f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80117fc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8011800:	e03a      	b.n	8011878 <_printf_i+0xa8>
 8011802:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8011806:	2b15      	cmp	r3, #21
 8011808:	d8f6      	bhi.n	80117f8 <_printf_i+0x28>
 801180a:	a101      	add	r1, pc, #4	@ (adr r1, 8011810 <_printf_i+0x40>)
 801180c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011810:	08011869 	.word	0x08011869
 8011814:	0801187d 	.word	0x0801187d
 8011818:	080117f9 	.word	0x080117f9
 801181c:	080117f9 	.word	0x080117f9
 8011820:	080117f9 	.word	0x080117f9
 8011824:	080117f9 	.word	0x080117f9
 8011828:	0801187d 	.word	0x0801187d
 801182c:	080117f9 	.word	0x080117f9
 8011830:	080117f9 	.word	0x080117f9
 8011834:	080117f9 	.word	0x080117f9
 8011838:	080117f9 	.word	0x080117f9
 801183c:	0801197b 	.word	0x0801197b
 8011840:	080118a7 	.word	0x080118a7
 8011844:	08011935 	.word	0x08011935
 8011848:	080117f9 	.word	0x080117f9
 801184c:	080117f9 	.word	0x080117f9
 8011850:	0801199d 	.word	0x0801199d
 8011854:	080117f9 	.word	0x080117f9
 8011858:	080118a7 	.word	0x080118a7
 801185c:	080117f9 	.word	0x080117f9
 8011860:	080117f9 	.word	0x080117f9
 8011864:	0801193d 	.word	0x0801193d
 8011868:	6833      	ldr	r3, [r6, #0]
 801186a:	1d1a      	adds	r2, r3, #4
 801186c:	681b      	ldr	r3, [r3, #0]
 801186e:	6032      	str	r2, [r6, #0]
 8011870:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011874:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8011878:	2301      	movs	r3, #1
 801187a:	e09c      	b.n	80119b6 <_printf_i+0x1e6>
 801187c:	6833      	ldr	r3, [r6, #0]
 801187e:	6820      	ldr	r0, [r4, #0]
 8011880:	1d19      	adds	r1, r3, #4
 8011882:	6031      	str	r1, [r6, #0]
 8011884:	0606      	lsls	r6, r0, #24
 8011886:	d501      	bpl.n	801188c <_printf_i+0xbc>
 8011888:	681d      	ldr	r5, [r3, #0]
 801188a:	e003      	b.n	8011894 <_printf_i+0xc4>
 801188c:	0645      	lsls	r5, r0, #25
 801188e:	d5fb      	bpl.n	8011888 <_printf_i+0xb8>
 8011890:	f9b3 5000 	ldrsh.w	r5, [r3]
 8011894:	2d00      	cmp	r5, #0
 8011896:	da03      	bge.n	80118a0 <_printf_i+0xd0>
 8011898:	232d      	movs	r3, #45	@ 0x2d
 801189a:	426d      	negs	r5, r5
 801189c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80118a0:	4858      	ldr	r0, [pc, #352]	@ (8011a04 <_printf_i+0x234>)
 80118a2:	230a      	movs	r3, #10
 80118a4:	e011      	b.n	80118ca <_printf_i+0xfa>
 80118a6:	6821      	ldr	r1, [r4, #0]
 80118a8:	6833      	ldr	r3, [r6, #0]
 80118aa:	0608      	lsls	r0, r1, #24
 80118ac:	f853 5b04 	ldr.w	r5, [r3], #4
 80118b0:	d402      	bmi.n	80118b8 <_printf_i+0xe8>
 80118b2:	0649      	lsls	r1, r1, #25
 80118b4:	bf48      	it	mi
 80118b6:	b2ad      	uxthmi	r5, r5
 80118b8:	2f6f      	cmp	r7, #111	@ 0x6f
 80118ba:	6033      	str	r3, [r6, #0]
 80118bc:	4851      	ldr	r0, [pc, #324]	@ (8011a04 <_printf_i+0x234>)
 80118be:	bf14      	ite	ne
 80118c0:	230a      	movne	r3, #10
 80118c2:	2308      	moveq	r3, #8
 80118c4:	2100      	movs	r1, #0
 80118c6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80118ca:	6866      	ldr	r6, [r4, #4]
 80118cc:	2e00      	cmp	r6, #0
 80118ce:	60a6      	str	r6, [r4, #8]
 80118d0:	db05      	blt.n	80118de <_printf_i+0x10e>
 80118d2:	6821      	ldr	r1, [r4, #0]
 80118d4:	432e      	orrs	r6, r5
 80118d6:	f021 0104 	bic.w	r1, r1, #4
 80118da:	6021      	str	r1, [r4, #0]
 80118dc:	d04b      	beq.n	8011976 <_printf_i+0x1a6>
 80118de:	4616      	mov	r6, r2
 80118e0:	fbb5 f1f3 	udiv	r1, r5, r3
 80118e4:	fb03 5711 	mls	r7, r3, r1, r5
 80118e8:	5dc7      	ldrb	r7, [r0, r7]
 80118ea:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80118ee:	462f      	mov	r7, r5
 80118f0:	460d      	mov	r5, r1
 80118f2:	42bb      	cmp	r3, r7
 80118f4:	d9f4      	bls.n	80118e0 <_printf_i+0x110>
 80118f6:	2b08      	cmp	r3, #8
 80118f8:	d10b      	bne.n	8011912 <_printf_i+0x142>
 80118fa:	6823      	ldr	r3, [r4, #0]
 80118fc:	07df      	lsls	r7, r3, #31
 80118fe:	d508      	bpl.n	8011912 <_printf_i+0x142>
 8011900:	6923      	ldr	r3, [r4, #16]
 8011902:	6861      	ldr	r1, [r4, #4]
 8011904:	4299      	cmp	r1, r3
 8011906:	bfde      	ittt	le
 8011908:	2330      	movle	r3, #48	@ 0x30
 801190a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801190e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8011912:	1b92      	subs	r2, r2, r6
 8011914:	6122      	str	r2, [r4, #16]
 8011916:	464b      	mov	r3, r9
 8011918:	aa03      	add	r2, sp, #12
 801191a:	4621      	mov	r1, r4
 801191c:	4640      	mov	r0, r8
 801191e:	f8cd a000 	str.w	sl, [sp]
 8011922:	f7ff fee3 	bl	80116ec <_printf_common>
 8011926:	3001      	adds	r0, #1
 8011928:	d14a      	bne.n	80119c0 <_printf_i+0x1f0>
 801192a:	f04f 30ff 	mov.w	r0, #4294967295
 801192e:	b004      	add	sp, #16
 8011930:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011934:	6823      	ldr	r3, [r4, #0]
 8011936:	f043 0320 	orr.w	r3, r3, #32
 801193a:	6023      	str	r3, [r4, #0]
 801193c:	2778      	movs	r7, #120	@ 0x78
 801193e:	4832      	ldr	r0, [pc, #200]	@ (8011a08 <_printf_i+0x238>)
 8011940:	6823      	ldr	r3, [r4, #0]
 8011942:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8011946:	061f      	lsls	r7, r3, #24
 8011948:	6831      	ldr	r1, [r6, #0]
 801194a:	f851 5b04 	ldr.w	r5, [r1], #4
 801194e:	d402      	bmi.n	8011956 <_printf_i+0x186>
 8011950:	065f      	lsls	r7, r3, #25
 8011952:	bf48      	it	mi
 8011954:	b2ad      	uxthmi	r5, r5
 8011956:	6031      	str	r1, [r6, #0]
 8011958:	07d9      	lsls	r1, r3, #31
 801195a:	bf44      	itt	mi
 801195c:	f043 0320 	orrmi.w	r3, r3, #32
 8011960:	6023      	strmi	r3, [r4, #0]
 8011962:	b11d      	cbz	r5, 801196c <_printf_i+0x19c>
 8011964:	2310      	movs	r3, #16
 8011966:	e7ad      	b.n	80118c4 <_printf_i+0xf4>
 8011968:	4826      	ldr	r0, [pc, #152]	@ (8011a04 <_printf_i+0x234>)
 801196a:	e7e9      	b.n	8011940 <_printf_i+0x170>
 801196c:	6823      	ldr	r3, [r4, #0]
 801196e:	f023 0320 	bic.w	r3, r3, #32
 8011972:	6023      	str	r3, [r4, #0]
 8011974:	e7f6      	b.n	8011964 <_printf_i+0x194>
 8011976:	4616      	mov	r6, r2
 8011978:	e7bd      	b.n	80118f6 <_printf_i+0x126>
 801197a:	6833      	ldr	r3, [r6, #0]
 801197c:	6825      	ldr	r5, [r4, #0]
 801197e:	1d18      	adds	r0, r3, #4
 8011980:	6961      	ldr	r1, [r4, #20]
 8011982:	6030      	str	r0, [r6, #0]
 8011984:	062e      	lsls	r6, r5, #24
 8011986:	681b      	ldr	r3, [r3, #0]
 8011988:	d501      	bpl.n	801198e <_printf_i+0x1be>
 801198a:	6019      	str	r1, [r3, #0]
 801198c:	e002      	b.n	8011994 <_printf_i+0x1c4>
 801198e:	0668      	lsls	r0, r5, #25
 8011990:	d5fb      	bpl.n	801198a <_printf_i+0x1ba>
 8011992:	8019      	strh	r1, [r3, #0]
 8011994:	2300      	movs	r3, #0
 8011996:	4616      	mov	r6, r2
 8011998:	6123      	str	r3, [r4, #16]
 801199a:	e7bc      	b.n	8011916 <_printf_i+0x146>
 801199c:	6833      	ldr	r3, [r6, #0]
 801199e:	2100      	movs	r1, #0
 80119a0:	1d1a      	adds	r2, r3, #4
 80119a2:	6032      	str	r2, [r6, #0]
 80119a4:	681e      	ldr	r6, [r3, #0]
 80119a6:	6862      	ldr	r2, [r4, #4]
 80119a8:	4630      	mov	r0, r6
 80119aa:	f000 f99b 	bl	8011ce4 <memchr>
 80119ae:	b108      	cbz	r0, 80119b4 <_printf_i+0x1e4>
 80119b0:	1b80      	subs	r0, r0, r6
 80119b2:	6060      	str	r0, [r4, #4]
 80119b4:	6863      	ldr	r3, [r4, #4]
 80119b6:	6123      	str	r3, [r4, #16]
 80119b8:	2300      	movs	r3, #0
 80119ba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80119be:	e7aa      	b.n	8011916 <_printf_i+0x146>
 80119c0:	6923      	ldr	r3, [r4, #16]
 80119c2:	4632      	mov	r2, r6
 80119c4:	4649      	mov	r1, r9
 80119c6:	4640      	mov	r0, r8
 80119c8:	47d0      	blx	sl
 80119ca:	3001      	adds	r0, #1
 80119cc:	d0ad      	beq.n	801192a <_printf_i+0x15a>
 80119ce:	6823      	ldr	r3, [r4, #0]
 80119d0:	079b      	lsls	r3, r3, #30
 80119d2:	d413      	bmi.n	80119fc <_printf_i+0x22c>
 80119d4:	68e0      	ldr	r0, [r4, #12]
 80119d6:	9b03      	ldr	r3, [sp, #12]
 80119d8:	4298      	cmp	r0, r3
 80119da:	bfb8      	it	lt
 80119dc:	4618      	movlt	r0, r3
 80119de:	e7a6      	b.n	801192e <_printf_i+0x15e>
 80119e0:	2301      	movs	r3, #1
 80119e2:	4632      	mov	r2, r6
 80119e4:	4649      	mov	r1, r9
 80119e6:	4640      	mov	r0, r8
 80119e8:	47d0      	blx	sl
 80119ea:	3001      	adds	r0, #1
 80119ec:	d09d      	beq.n	801192a <_printf_i+0x15a>
 80119ee:	3501      	adds	r5, #1
 80119f0:	68e3      	ldr	r3, [r4, #12]
 80119f2:	9903      	ldr	r1, [sp, #12]
 80119f4:	1a5b      	subs	r3, r3, r1
 80119f6:	42ab      	cmp	r3, r5
 80119f8:	dcf2      	bgt.n	80119e0 <_printf_i+0x210>
 80119fa:	e7eb      	b.n	80119d4 <_printf_i+0x204>
 80119fc:	2500      	movs	r5, #0
 80119fe:	f104 0619 	add.w	r6, r4, #25
 8011a02:	e7f5      	b.n	80119f0 <_printf_i+0x220>
 8011a04:	08012434 	.word	0x08012434
 8011a08:	08012445 	.word	0x08012445

08011a0c <__sflush_r>:
 8011a0c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011a10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011a14:	0716      	lsls	r6, r2, #28
 8011a16:	4605      	mov	r5, r0
 8011a18:	460c      	mov	r4, r1
 8011a1a:	d454      	bmi.n	8011ac6 <__sflush_r+0xba>
 8011a1c:	684b      	ldr	r3, [r1, #4]
 8011a1e:	2b00      	cmp	r3, #0
 8011a20:	dc02      	bgt.n	8011a28 <__sflush_r+0x1c>
 8011a22:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8011a24:	2b00      	cmp	r3, #0
 8011a26:	dd48      	ble.n	8011aba <__sflush_r+0xae>
 8011a28:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011a2a:	2e00      	cmp	r6, #0
 8011a2c:	d045      	beq.n	8011aba <__sflush_r+0xae>
 8011a2e:	2300      	movs	r3, #0
 8011a30:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8011a34:	682f      	ldr	r7, [r5, #0]
 8011a36:	6a21      	ldr	r1, [r4, #32]
 8011a38:	602b      	str	r3, [r5, #0]
 8011a3a:	d030      	beq.n	8011a9e <__sflush_r+0x92>
 8011a3c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8011a3e:	89a3      	ldrh	r3, [r4, #12]
 8011a40:	0759      	lsls	r1, r3, #29
 8011a42:	d505      	bpl.n	8011a50 <__sflush_r+0x44>
 8011a44:	6863      	ldr	r3, [r4, #4]
 8011a46:	1ad2      	subs	r2, r2, r3
 8011a48:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8011a4a:	b10b      	cbz	r3, 8011a50 <__sflush_r+0x44>
 8011a4c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8011a4e:	1ad2      	subs	r2, r2, r3
 8011a50:	2300      	movs	r3, #0
 8011a52:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011a54:	6a21      	ldr	r1, [r4, #32]
 8011a56:	4628      	mov	r0, r5
 8011a58:	47b0      	blx	r6
 8011a5a:	1c43      	adds	r3, r0, #1
 8011a5c:	89a3      	ldrh	r3, [r4, #12]
 8011a5e:	d106      	bne.n	8011a6e <__sflush_r+0x62>
 8011a60:	6829      	ldr	r1, [r5, #0]
 8011a62:	291d      	cmp	r1, #29
 8011a64:	d82b      	bhi.n	8011abe <__sflush_r+0xb2>
 8011a66:	4a2a      	ldr	r2, [pc, #168]	@ (8011b10 <__sflush_r+0x104>)
 8011a68:	40ca      	lsrs	r2, r1
 8011a6a:	07d6      	lsls	r6, r2, #31
 8011a6c:	d527      	bpl.n	8011abe <__sflush_r+0xb2>
 8011a6e:	2200      	movs	r2, #0
 8011a70:	04d9      	lsls	r1, r3, #19
 8011a72:	6062      	str	r2, [r4, #4]
 8011a74:	6922      	ldr	r2, [r4, #16]
 8011a76:	6022      	str	r2, [r4, #0]
 8011a78:	d504      	bpl.n	8011a84 <__sflush_r+0x78>
 8011a7a:	1c42      	adds	r2, r0, #1
 8011a7c:	d101      	bne.n	8011a82 <__sflush_r+0x76>
 8011a7e:	682b      	ldr	r3, [r5, #0]
 8011a80:	b903      	cbnz	r3, 8011a84 <__sflush_r+0x78>
 8011a82:	6560      	str	r0, [r4, #84]	@ 0x54
 8011a84:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011a86:	602f      	str	r7, [r5, #0]
 8011a88:	b1b9      	cbz	r1, 8011aba <__sflush_r+0xae>
 8011a8a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011a8e:	4299      	cmp	r1, r3
 8011a90:	d002      	beq.n	8011a98 <__sflush_r+0x8c>
 8011a92:	4628      	mov	r0, r5
 8011a94:	f7ff fa90 	bl	8010fb8 <_free_r>
 8011a98:	2300      	movs	r3, #0
 8011a9a:	6363      	str	r3, [r4, #52]	@ 0x34
 8011a9c:	e00d      	b.n	8011aba <__sflush_r+0xae>
 8011a9e:	2301      	movs	r3, #1
 8011aa0:	4628      	mov	r0, r5
 8011aa2:	47b0      	blx	r6
 8011aa4:	4602      	mov	r2, r0
 8011aa6:	1c50      	adds	r0, r2, #1
 8011aa8:	d1c9      	bne.n	8011a3e <__sflush_r+0x32>
 8011aaa:	682b      	ldr	r3, [r5, #0]
 8011aac:	2b00      	cmp	r3, #0
 8011aae:	d0c6      	beq.n	8011a3e <__sflush_r+0x32>
 8011ab0:	2b1d      	cmp	r3, #29
 8011ab2:	d001      	beq.n	8011ab8 <__sflush_r+0xac>
 8011ab4:	2b16      	cmp	r3, #22
 8011ab6:	d11d      	bne.n	8011af4 <__sflush_r+0xe8>
 8011ab8:	602f      	str	r7, [r5, #0]
 8011aba:	2000      	movs	r0, #0
 8011abc:	e021      	b.n	8011b02 <__sflush_r+0xf6>
 8011abe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011ac2:	b21b      	sxth	r3, r3
 8011ac4:	e01a      	b.n	8011afc <__sflush_r+0xf0>
 8011ac6:	690f      	ldr	r7, [r1, #16]
 8011ac8:	2f00      	cmp	r7, #0
 8011aca:	d0f6      	beq.n	8011aba <__sflush_r+0xae>
 8011acc:	0793      	lsls	r3, r2, #30
 8011ace:	680e      	ldr	r6, [r1, #0]
 8011ad0:	600f      	str	r7, [r1, #0]
 8011ad2:	bf0c      	ite	eq
 8011ad4:	694b      	ldreq	r3, [r1, #20]
 8011ad6:	2300      	movne	r3, #0
 8011ad8:	eba6 0807 	sub.w	r8, r6, r7
 8011adc:	608b      	str	r3, [r1, #8]
 8011ade:	f1b8 0f00 	cmp.w	r8, #0
 8011ae2:	ddea      	ble.n	8011aba <__sflush_r+0xae>
 8011ae4:	4643      	mov	r3, r8
 8011ae6:	463a      	mov	r2, r7
 8011ae8:	6a21      	ldr	r1, [r4, #32]
 8011aea:	4628      	mov	r0, r5
 8011aec:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8011aee:	47b0      	blx	r6
 8011af0:	2800      	cmp	r0, #0
 8011af2:	dc08      	bgt.n	8011b06 <__sflush_r+0xfa>
 8011af4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011af8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011afc:	f04f 30ff 	mov.w	r0, #4294967295
 8011b00:	81a3      	strh	r3, [r4, #12]
 8011b02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011b06:	4407      	add	r7, r0
 8011b08:	eba8 0800 	sub.w	r8, r8, r0
 8011b0c:	e7e7      	b.n	8011ade <__sflush_r+0xd2>
 8011b0e:	bf00      	nop
 8011b10:	20400001 	.word	0x20400001

08011b14 <_fflush_r>:
 8011b14:	b538      	push	{r3, r4, r5, lr}
 8011b16:	690b      	ldr	r3, [r1, #16]
 8011b18:	4605      	mov	r5, r0
 8011b1a:	460c      	mov	r4, r1
 8011b1c:	b913      	cbnz	r3, 8011b24 <_fflush_r+0x10>
 8011b1e:	2500      	movs	r5, #0
 8011b20:	4628      	mov	r0, r5
 8011b22:	bd38      	pop	{r3, r4, r5, pc}
 8011b24:	b118      	cbz	r0, 8011b2e <_fflush_r+0x1a>
 8011b26:	6a03      	ldr	r3, [r0, #32]
 8011b28:	b90b      	cbnz	r3, 8011b2e <_fflush_r+0x1a>
 8011b2a:	f7ff f80b 	bl	8010b44 <__sinit>
 8011b2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011b32:	2b00      	cmp	r3, #0
 8011b34:	d0f3      	beq.n	8011b1e <_fflush_r+0xa>
 8011b36:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8011b38:	07d0      	lsls	r0, r2, #31
 8011b3a:	d404      	bmi.n	8011b46 <_fflush_r+0x32>
 8011b3c:	0599      	lsls	r1, r3, #22
 8011b3e:	d402      	bmi.n	8011b46 <_fflush_r+0x32>
 8011b40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011b42:	f7ff fa18 	bl	8010f76 <__retarget_lock_acquire_recursive>
 8011b46:	4628      	mov	r0, r5
 8011b48:	4621      	mov	r1, r4
 8011b4a:	f7ff ff5f 	bl	8011a0c <__sflush_r>
 8011b4e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011b50:	4605      	mov	r5, r0
 8011b52:	07da      	lsls	r2, r3, #31
 8011b54:	d4e4      	bmi.n	8011b20 <_fflush_r+0xc>
 8011b56:	89a3      	ldrh	r3, [r4, #12]
 8011b58:	059b      	lsls	r3, r3, #22
 8011b5a:	d4e1      	bmi.n	8011b20 <_fflush_r+0xc>
 8011b5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011b5e:	f7ff fa0b 	bl	8010f78 <__retarget_lock_release_recursive>
 8011b62:	e7dd      	b.n	8011b20 <_fflush_r+0xc>

08011b64 <fiprintf>:
 8011b64:	b40e      	push	{r1, r2, r3}
 8011b66:	b503      	push	{r0, r1, lr}
 8011b68:	ab03      	add	r3, sp, #12
 8011b6a:	4601      	mov	r1, r0
 8011b6c:	4805      	ldr	r0, [pc, #20]	@ (8011b84 <fiprintf+0x20>)
 8011b6e:	f853 2b04 	ldr.w	r2, [r3], #4
 8011b72:	6800      	ldr	r0, [r0, #0]
 8011b74:	9301      	str	r3, [sp, #4]
 8011b76:	f7ff fca1 	bl	80114bc <_vfiprintf_r>
 8011b7a:	b002      	add	sp, #8
 8011b7c:	f85d eb04 	ldr.w	lr, [sp], #4
 8011b80:	b003      	add	sp, #12
 8011b82:	4770      	bx	lr
 8011b84:	20000020 	.word	0x20000020

08011b88 <__swhatbuf_r>:
 8011b88:	b570      	push	{r4, r5, r6, lr}
 8011b8a:	460c      	mov	r4, r1
 8011b8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011b90:	b096      	sub	sp, #88	@ 0x58
 8011b92:	4615      	mov	r5, r2
 8011b94:	2900      	cmp	r1, #0
 8011b96:	461e      	mov	r6, r3
 8011b98:	da0c      	bge.n	8011bb4 <__swhatbuf_r+0x2c>
 8011b9a:	89a3      	ldrh	r3, [r4, #12]
 8011b9c:	2100      	movs	r1, #0
 8011b9e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8011ba2:	bf14      	ite	ne
 8011ba4:	2340      	movne	r3, #64	@ 0x40
 8011ba6:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8011baa:	2000      	movs	r0, #0
 8011bac:	6031      	str	r1, [r6, #0]
 8011bae:	602b      	str	r3, [r5, #0]
 8011bb0:	b016      	add	sp, #88	@ 0x58
 8011bb2:	bd70      	pop	{r4, r5, r6, pc}
 8011bb4:	466a      	mov	r2, sp
 8011bb6:	f000 f863 	bl	8011c80 <_fstat_r>
 8011bba:	2800      	cmp	r0, #0
 8011bbc:	dbed      	blt.n	8011b9a <__swhatbuf_r+0x12>
 8011bbe:	9901      	ldr	r1, [sp, #4]
 8011bc0:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8011bc4:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8011bc8:	4259      	negs	r1, r3
 8011bca:	4159      	adcs	r1, r3
 8011bcc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011bd0:	e7eb      	b.n	8011baa <__swhatbuf_r+0x22>

08011bd2 <__smakebuf_r>:
 8011bd2:	898b      	ldrh	r3, [r1, #12]
 8011bd4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011bd6:	079d      	lsls	r5, r3, #30
 8011bd8:	4606      	mov	r6, r0
 8011bda:	460c      	mov	r4, r1
 8011bdc:	d507      	bpl.n	8011bee <__smakebuf_r+0x1c>
 8011bde:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8011be2:	6023      	str	r3, [r4, #0]
 8011be4:	6123      	str	r3, [r4, #16]
 8011be6:	2301      	movs	r3, #1
 8011be8:	6163      	str	r3, [r4, #20]
 8011bea:	b003      	add	sp, #12
 8011bec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011bee:	ab01      	add	r3, sp, #4
 8011bf0:	466a      	mov	r2, sp
 8011bf2:	f7ff ffc9 	bl	8011b88 <__swhatbuf_r>
 8011bf6:	9f00      	ldr	r7, [sp, #0]
 8011bf8:	4605      	mov	r5, r0
 8011bfa:	4630      	mov	r0, r6
 8011bfc:	4639      	mov	r1, r7
 8011bfe:	f7ff fa4f 	bl	80110a0 <_malloc_r>
 8011c02:	b948      	cbnz	r0, 8011c18 <__smakebuf_r+0x46>
 8011c04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011c08:	059a      	lsls	r2, r3, #22
 8011c0a:	d4ee      	bmi.n	8011bea <__smakebuf_r+0x18>
 8011c0c:	f023 0303 	bic.w	r3, r3, #3
 8011c10:	f043 0302 	orr.w	r3, r3, #2
 8011c14:	81a3      	strh	r3, [r4, #12]
 8011c16:	e7e2      	b.n	8011bde <__smakebuf_r+0xc>
 8011c18:	89a3      	ldrh	r3, [r4, #12]
 8011c1a:	6020      	str	r0, [r4, #0]
 8011c1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011c20:	81a3      	strh	r3, [r4, #12]
 8011c22:	9b01      	ldr	r3, [sp, #4]
 8011c24:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8011c28:	b15b      	cbz	r3, 8011c42 <__smakebuf_r+0x70>
 8011c2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011c2e:	4630      	mov	r0, r6
 8011c30:	f000 f838 	bl	8011ca4 <_isatty_r>
 8011c34:	b128      	cbz	r0, 8011c42 <__smakebuf_r+0x70>
 8011c36:	89a3      	ldrh	r3, [r4, #12]
 8011c38:	f023 0303 	bic.w	r3, r3, #3
 8011c3c:	f043 0301 	orr.w	r3, r3, #1
 8011c40:	81a3      	strh	r3, [r4, #12]
 8011c42:	89a3      	ldrh	r3, [r4, #12]
 8011c44:	431d      	orrs	r5, r3
 8011c46:	81a5      	strh	r5, [r4, #12]
 8011c48:	e7cf      	b.n	8011bea <__smakebuf_r+0x18>

08011c4a <memmove>:
 8011c4a:	4288      	cmp	r0, r1
 8011c4c:	b510      	push	{r4, lr}
 8011c4e:	eb01 0402 	add.w	r4, r1, r2
 8011c52:	d902      	bls.n	8011c5a <memmove+0x10>
 8011c54:	4284      	cmp	r4, r0
 8011c56:	4623      	mov	r3, r4
 8011c58:	d807      	bhi.n	8011c6a <memmove+0x20>
 8011c5a:	1e43      	subs	r3, r0, #1
 8011c5c:	42a1      	cmp	r1, r4
 8011c5e:	d008      	beq.n	8011c72 <memmove+0x28>
 8011c60:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011c64:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011c68:	e7f8      	b.n	8011c5c <memmove+0x12>
 8011c6a:	4402      	add	r2, r0
 8011c6c:	4601      	mov	r1, r0
 8011c6e:	428a      	cmp	r2, r1
 8011c70:	d100      	bne.n	8011c74 <memmove+0x2a>
 8011c72:	bd10      	pop	{r4, pc}
 8011c74:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011c78:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011c7c:	e7f7      	b.n	8011c6e <memmove+0x24>
	...

08011c80 <_fstat_r>:
 8011c80:	b538      	push	{r3, r4, r5, lr}
 8011c82:	2300      	movs	r3, #0
 8011c84:	4d06      	ldr	r5, [pc, #24]	@ (8011ca0 <_fstat_r+0x20>)
 8011c86:	4604      	mov	r4, r0
 8011c88:	4608      	mov	r0, r1
 8011c8a:	4611      	mov	r1, r2
 8011c8c:	602b      	str	r3, [r5, #0]
 8011c8e:	f7f1 fffd 	bl	8003c8c <_fstat>
 8011c92:	1c43      	adds	r3, r0, #1
 8011c94:	d102      	bne.n	8011c9c <_fstat_r+0x1c>
 8011c96:	682b      	ldr	r3, [r5, #0]
 8011c98:	b103      	cbz	r3, 8011c9c <_fstat_r+0x1c>
 8011c9a:	6023      	str	r3, [r4, #0]
 8011c9c:	bd38      	pop	{r3, r4, r5, pc}
 8011c9e:	bf00      	nop
 8011ca0:	20000910 	.word	0x20000910

08011ca4 <_isatty_r>:
 8011ca4:	b538      	push	{r3, r4, r5, lr}
 8011ca6:	2300      	movs	r3, #0
 8011ca8:	4d05      	ldr	r5, [pc, #20]	@ (8011cc0 <_isatty_r+0x1c>)
 8011caa:	4604      	mov	r4, r0
 8011cac:	4608      	mov	r0, r1
 8011cae:	602b      	str	r3, [r5, #0]
 8011cb0:	f7f1 fffc 	bl	8003cac <_isatty>
 8011cb4:	1c43      	adds	r3, r0, #1
 8011cb6:	d102      	bne.n	8011cbe <_isatty_r+0x1a>
 8011cb8:	682b      	ldr	r3, [r5, #0]
 8011cba:	b103      	cbz	r3, 8011cbe <_isatty_r+0x1a>
 8011cbc:	6023      	str	r3, [r4, #0]
 8011cbe:	bd38      	pop	{r3, r4, r5, pc}
 8011cc0:	20000910 	.word	0x20000910

08011cc4 <_sbrk_r>:
 8011cc4:	b538      	push	{r3, r4, r5, lr}
 8011cc6:	2300      	movs	r3, #0
 8011cc8:	4d05      	ldr	r5, [pc, #20]	@ (8011ce0 <_sbrk_r+0x1c>)
 8011cca:	4604      	mov	r4, r0
 8011ccc:	4608      	mov	r0, r1
 8011cce:	602b      	str	r3, [r5, #0]
 8011cd0:	f7f2 f804 	bl	8003cdc <_sbrk>
 8011cd4:	1c43      	adds	r3, r0, #1
 8011cd6:	d102      	bne.n	8011cde <_sbrk_r+0x1a>
 8011cd8:	682b      	ldr	r3, [r5, #0]
 8011cda:	b103      	cbz	r3, 8011cde <_sbrk_r+0x1a>
 8011cdc:	6023      	str	r3, [r4, #0]
 8011cde:	bd38      	pop	{r3, r4, r5, pc}
 8011ce0:	20000910 	.word	0x20000910

08011ce4 <memchr>:
 8011ce4:	b2c9      	uxtb	r1, r1
 8011ce6:	4603      	mov	r3, r0
 8011ce8:	4402      	add	r2, r0
 8011cea:	b510      	push	{r4, lr}
 8011cec:	4293      	cmp	r3, r2
 8011cee:	4618      	mov	r0, r3
 8011cf0:	d101      	bne.n	8011cf6 <memchr+0x12>
 8011cf2:	2000      	movs	r0, #0
 8011cf4:	e003      	b.n	8011cfe <memchr+0x1a>
 8011cf6:	7804      	ldrb	r4, [r0, #0]
 8011cf8:	3301      	adds	r3, #1
 8011cfa:	428c      	cmp	r4, r1
 8011cfc:	d1f6      	bne.n	8011cec <memchr+0x8>
 8011cfe:	bd10      	pop	{r4, pc}

08011d00 <memcpy>:
 8011d00:	440a      	add	r2, r1
 8011d02:	1e43      	subs	r3, r0, #1
 8011d04:	4291      	cmp	r1, r2
 8011d06:	d100      	bne.n	8011d0a <memcpy+0xa>
 8011d08:	4770      	bx	lr
 8011d0a:	b510      	push	{r4, lr}
 8011d0c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011d10:	4291      	cmp	r1, r2
 8011d12:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011d16:	d1f9      	bne.n	8011d0c <memcpy+0xc>
 8011d18:	bd10      	pop	{r4, pc}

08011d1a <abort>:
 8011d1a:	2006      	movs	r0, #6
 8011d1c:	b508      	push	{r3, lr}
 8011d1e:	f000 f859 	bl	8011dd4 <raise>
 8011d22:	2001      	movs	r0, #1
 8011d24:	f7f1 ff62 	bl	8003bec <_exit>

08011d28 <_realloc_r>:
 8011d28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011d2c:	4607      	mov	r7, r0
 8011d2e:	4614      	mov	r4, r2
 8011d30:	460d      	mov	r5, r1
 8011d32:	b921      	cbnz	r1, 8011d3e <_realloc_r+0x16>
 8011d34:	4611      	mov	r1, r2
 8011d36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011d3a:	f7ff b9b1 	b.w	80110a0 <_malloc_r>
 8011d3e:	b92a      	cbnz	r2, 8011d4c <_realloc_r+0x24>
 8011d40:	4625      	mov	r5, r4
 8011d42:	f7ff f939 	bl	8010fb8 <_free_r>
 8011d46:	4628      	mov	r0, r5
 8011d48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011d4c:	f000 f85e 	bl	8011e0c <_malloc_usable_size_r>
 8011d50:	4284      	cmp	r4, r0
 8011d52:	4606      	mov	r6, r0
 8011d54:	d802      	bhi.n	8011d5c <_realloc_r+0x34>
 8011d56:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8011d5a:	d8f4      	bhi.n	8011d46 <_realloc_r+0x1e>
 8011d5c:	4621      	mov	r1, r4
 8011d5e:	4638      	mov	r0, r7
 8011d60:	f7ff f99e 	bl	80110a0 <_malloc_r>
 8011d64:	4680      	mov	r8, r0
 8011d66:	b908      	cbnz	r0, 8011d6c <_realloc_r+0x44>
 8011d68:	4645      	mov	r5, r8
 8011d6a:	e7ec      	b.n	8011d46 <_realloc_r+0x1e>
 8011d6c:	42b4      	cmp	r4, r6
 8011d6e:	4622      	mov	r2, r4
 8011d70:	4629      	mov	r1, r5
 8011d72:	bf28      	it	cs
 8011d74:	4632      	movcs	r2, r6
 8011d76:	f7ff ffc3 	bl	8011d00 <memcpy>
 8011d7a:	4629      	mov	r1, r5
 8011d7c:	4638      	mov	r0, r7
 8011d7e:	f7ff f91b 	bl	8010fb8 <_free_r>
 8011d82:	e7f1      	b.n	8011d68 <_realloc_r+0x40>

08011d84 <_raise_r>:
 8011d84:	291f      	cmp	r1, #31
 8011d86:	b538      	push	{r3, r4, r5, lr}
 8011d88:	4605      	mov	r5, r0
 8011d8a:	460c      	mov	r4, r1
 8011d8c:	d904      	bls.n	8011d98 <_raise_r+0x14>
 8011d8e:	2316      	movs	r3, #22
 8011d90:	6003      	str	r3, [r0, #0]
 8011d92:	f04f 30ff 	mov.w	r0, #4294967295
 8011d96:	bd38      	pop	{r3, r4, r5, pc}
 8011d98:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8011d9a:	b112      	cbz	r2, 8011da2 <_raise_r+0x1e>
 8011d9c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011da0:	b94b      	cbnz	r3, 8011db6 <_raise_r+0x32>
 8011da2:	4628      	mov	r0, r5
 8011da4:	f000 f830 	bl	8011e08 <_getpid_r>
 8011da8:	4622      	mov	r2, r4
 8011daa:	4601      	mov	r1, r0
 8011dac:	4628      	mov	r0, r5
 8011dae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011db2:	f000 b817 	b.w	8011de4 <_kill_r>
 8011db6:	2b01      	cmp	r3, #1
 8011db8:	d00a      	beq.n	8011dd0 <_raise_r+0x4c>
 8011dba:	1c59      	adds	r1, r3, #1
 8011dbc:	d103      	bne.n	8011dc6 <_raise_r+0x42>
 8011dbe:	2316      	movs	r3, #22
 8011dc0:	6003      	str	r3, [r0, #0]
 8011dc2:	2001      	movs	r0, #1
 8011dc4:	e7e7      	b.n	8011d96 <_raise_r+0x12>
 8011dc6:	2100      	movs	r1, #0
 8011dc8:	4620      	mov	r0, r4
 8011dca:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8011dce:	4798      	blx	r3
 8011dd0:	2000      	movs	r0, #0
 8011dd2:	e7e0      	b.n	8011d96 <_raise_r+0x12>

08011dd4 <raise>:
 8011dd4:	4b02      	ldr	r3, [pc, #8]	@ (8011de0 <raise+0xc>)
 8011dd6:	4601      	mov	r1, r0
 8011dd8:	6818      	ldr	r0, [r3, #0]
 8011dda:	f7ff bfd3 	b.w	8011d84 <_raise_r>
 8011dde:	bf00      	nop
 8011de0:	20000020 	.word	0x20000020

08011de4 <_kill_r>:
 8011de4:	b538      	push	{r3, r4, r5, lr}
 8011de6:	2300      	movs	r3, #0
 8011de8:	4d06      	ldr	r5, [pc, #24]	@ (8011e04 <_kill_r+0x20>)
 8011dea:	4604      	mov	r4, r0
 8011dec:	4608      	mov	r0, r1
 8011dee:	4611      	mov	r1, r2
 8011df0:	602b      	str	r3, [r5, #0]
 8011df2:	f7f1 feeb 	bl	8003bcc <_kill>
 8011df6:	1c43      	adds	r3, r0, #1
 8011df8:	d102      	bne.n	8011e00 <_kill_r+0x1c>
 8011dfa:	682b      	ldr	r3, [r5, #0]
 8011dfc:	b103      	cbz	r3, 8011e00 <_kill_r+0x1c>
 8011dfe:	6023      	str	r3, [r4, #0]
 8011e00:	bd38      	pop	{r3, r4, r5, pc}
 8011e02:	bf00      	nop
 8011e04:	20000910 	.word	0x20000910

08011e08 <_getpid_r>:
 8011e08:	f7f1 bed8 	b.w	8003bbc <_getpid>

08011e0c <_malloc_usable_size_r>:
 8011e0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011e10:	1f18      	subs	r0, r3, #4
 8011e12:	2b00      	cmp	r3, #0
 8011e14:	bfbc      	itt	lt
 8011e16:	580b      	ldrlt	r3, [r1, r0]
 8011e18:	18c0      	addlt	r0, r0, r3
 8011e1a:	4770      	bx	lr

08011e1c <_init>:
 8011e1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011e1e:	bf00      	nop
 8011e20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011e22:	bc08      	pop	{r3}
 8011e24:	469e      	mov	lr, r3
 8011e26:	4770      	bx	lr

08011e28 <_fini>:
 8011e28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011e2a:	bf00      	nop
 8011e2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011e2e:	bc08      	pop	{r3}
 8011e30:	469e      	mov	lr, r3
 8011e32:	4770      	bx	lr
