INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dhanu/Desktop/Major_project/Final_codes/Top_clock_source/Top_clock_source.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dhanu/Desktop/Major_project/Final_codes/Top_clock_source/Top_clock_source.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dhanu/Desktop/Major_project/Final_codes/async_fifo_1/async_fifo_1.srcs/sources_1/new/FIFO_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dhanu/Desktop/Major_project/Final_codes/async_fifo_1/async_fifo_1.srcs/sources_1/new/async_fifo_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_fifo_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dhanu/Desktop/Major_project/Final_codes/Top_clock_source/Top_clock_source.srcs/sources_1/new/clock_gen_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_gen_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dhanu/Desktop/Major_project/Final_codes/Sorting_modules/Insertion_Sort/Insertion_Sort.srcs/sources_1/new/insertion_sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insertion_sort
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dhanu/Desktop/Major_project/Final_codes/Random_num_generator/Random_num_generator.srcs/sources_1/new/random_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dhanu/Desktop/Major_project/Final_codes/async_fifo_1/async_fifo_1.srcs/sources_1/new/rptr_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rptr_empty
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dhanu/Desktop/Major_project/Final_codes/Top_clock_source/Top_clock_source.srcs/sources_1/new/top_clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dhanu/Desktop/Major_project/Final_codes/Testing_folder/Testing_folder.srcs/sources_1/new/top_rand_fifo_sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_rand_fifo_sort
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dhanu/Desktop/Major_project/Final_codes/Testing_folder/Testing_folder.srcs/sources_1/new/top_random_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_random_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dhanu/Desktop/Major_project/Final_codes/async_fifo_1/async_fifo_1.srcs/sources_1/new/two_ff_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_ff_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dhanu/Desktop/Major_project/Final_codes/async_fifo_1/async_fifo_1.srcs/sources_1/new/wptr_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wptr_full
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dhanu/Desktop/Major_project/Final_codes/Top_clock_source/Top_clock_source.srcs/sim_1/new/tb_top_clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_clock_divider
