u_tile_ram.v,verilog,xil_defaultlib,../../../../project_2.srcs/sources_1/ip/u_tile_ram/sim/u_tile_ram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
