--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml monitor.twx monitor.ncd -o monitor.twr monitor.pcf -ucf
monitor.ucf

Design file:              monitor.ncd
Physical constraint file: monitor.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk_in = PERIOD TIMEGRP "clk_in" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1547 paths analyzed, 80 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.989ns.
--------------------------------------------------------------------------------

Paths for end point ch/count_0 (SLICE_X1Y37.SR), 90 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ch/count_0 (FF)
  Destination:          ch/count_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.989ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ch/count_0 to ch/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y37.XQ       Tcko                  0.591   ch/count<0>
                                                       ch/count_0
    SLICE_X3Y36.F2       net (fanout=2)        0.494   ch/count<0>
    SLICE_X3Y36.COUT     Topcyf                1.162   ch/old_count_5_add0000<1>
                                                       ch/Madd_old_count_5_add0000_lut<0>_INV_0
                                                       ch/Madd_old_count_5_add0000_cy<0>
                                                       ch/Madd_old_count_5_add0000_cy<1>
    SLICE_X3Y37.CIN      net (fanout=1)        0.000   ch/Madd_old_count_5_add0000_cy<1>
    SLICE_X3Y37.COUT     Tbyp                  0.118   ch/old_count_5_add0000<2>
                                                       ch/Madd_old_count_5_add0000_cy<2>
                                                       ch/Madd_old_count_5_add0000_cy<3>
    SLICE_X3Y38.CIN      net (fanout=1)        0.000   ch/Madd_old_count_5_add0000_cy<3>
    SLICE_X3Y38.Y        Tciny                 0.869   ch/old_count_5_add0000<4>
                                                       ch/Madd_old_count_5_add0000_cy<4>
                                                       ch/Madd_old_count_5_add0000_xor<5>
    SLICE_X3Y32.G2       net (fanout=2)        0.863   ch/old_count_5_add0000<5>
    SLICE_X3Y32.COUT     Topcyg                1.001   ch/Mcompar_count_cmp_gt0000_cy<1>
                                                       ch/Mcompar_count_cmp_gt0000_lut<1>
                                                       ch/Mcompar_count_cmp_gt0000_cy<1>
    SLICE_X3Y33.CIN      net (fanout=1)        0.000   ch/Mcompar_count_cmp_gt0000_cy<1>
    SLICE_X3Y33.COUT     Tbyp                  0.118   ch/Mcompar_count_cmp_gt0000_cy<3>
                                                       ch/Mcompar_count_cmp_gt0000_cy<2>
                                                       ch/Mcompar_count_cmp_gt0000_cy<3>
    SLICE_X3Y34.CIN      net (fanout=1)        0.000   ch/Mcompar_count_cmp_gt0000_cy<3>
    SLICE_X3Y34.COUT     Tbyp                  0.118   ch/Mcompar_count_cmp_gt0000_cy<5>
                                                       ch/Mcompar_count_cmp_gt0000_cy<4>
                                                       ch/Mcompar_count_cmp_gt0000_cy<5>
    SLICE_X3Y35.CIN      net (fanout=1)        0.000   ch/Mcompar_count_cmp_gt0000_cy<5>
    SLICE_X3Y35.XB       Tcinxb                0.404   ch/Mcompar_count_cmp_gt0000_cy<6>
                                                       ch/Mcompar_count_cmp_gt0000_cy<6>
    SLICE_X1Y37.SR       net (fanout=8)        1.341   ch/Mcompar_count_cmp_gt0000_cy<6>
    SLICE_X1Y37.CLK      Tsrck                 0.910   ch/count<0>
                                                       ch/count_0
    -------------------------------------------------  ---------------------------
    Total                                      7.989ns (5.291ns logic, 2.698ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ch/count_0 (FF)
  Destination:          ch/count_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.989ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ch/count_0 to ch/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y37.XQ       Tcko                  0.591   ch/count<0>
                                                       ch/count_0
    SLICE_X3Y36.F2       net (fanout=2)        0.494   ch/count<0>
    SLICE_X3Y36.COUT     Topcyf                1.162   ch/old_count_5_add0000<1>
                                                       ch/Madd_old_count_5_add0000_lut<0>_INV_0
                                                       ch/Madd_old_count_5_add0000_cy<0>
                                                       ch/Madd_old_count_5_add0000_cy<1>
    SLICE_X3Y37.CIN      net (fanout=1)        0.000   ch/Madd_old_count_5_add0000_cy<1>
    SLICE_X3Y37.COUT     Tbyp                  0.118   ch/old_count_5_add0000<2>
                                                       ch/Madd_old_count_5_add0000_cy<2>
                                                       ch/Madd_old_count_5_add0000_cy<3>
    SLICE_X3Y38.CIN      net (fanout=1)        0.000   ch/Madd_old_count_5_add0000_cy<3>
    SLICE_X3Y38.COUT     Tbyp                  0.118   ch/old_count_5_add0000<4>
                                                       ch/Madd_old_count_5_add0000_cy<4>
                                                       ch/Madd_old_count_5_add0000_cy<5>
    SLICE_X3Y39.CIN      net (fanout=1)        0.000   ch/Madd_old_count_5_add0000_cy<5>
    SLICE_X3Y39.COUT     Tbyp                  0.118   ch/old_count_5_add0000<6>
                                                       ch/Madd_old_count_5_add0000_cy<6>
                                                       ch/Madd_old_count_5_add0000_cy<7>
    SLICE_X3Y40.CIN      net (fanout=1)        0.000   ch/Madd_old_count_5_add0000_cy<7>
    SLICE_X3Y40.Y        Tciny                 0.869   ch/old_count_5_add0000<8>
                                                       ch/Madd_old_count_5_add0000_cy<8>
                                                       ch/Madd_old_count_5_add0000_xor<9>
    SLICE_X3Y34.F1       net (fanout=2)        0.702   ch/old_count_5_add0000<9>
    SLICE_X3Y34.COUT     Topcyf                1.162   ch/Mcompar_count_cmp_gt0000_cy<5>
                                                       ch/Mcompar_count_cmp_gt0000_lut<4>_INV_0
                                                       ch/Mcompar_count_cmp_gt0000_cy<4>
                                                       ch/Mcompar_count_cmp_gt0000_cy<5>
    SLICE_X3Y35.CIN      net (fanout=1)        0.000   ch/Mcompar_count_cmp_gt0000_cy<5>
    SLICE_X3Y35.XB       Tcinxb                0.404   ch/Mcompar_count_cmp_gt0000_cy<6>
                                                       ch/Mcompar_count_cmp_gt0000_cy<6>
    SLICE_X1Y37.SR       net (fanout=8)        1.341   ch/Mcompar_count_cmp_gt0000_cy<6>
    SLICE_X1Y37.CLK      Tsrck                 0.910   ch/count<0>
                                                       ch/count_0
    -------------------------------------------------  ---------------------------
    Total                                      7.989ns (5.452ns logic, 2.537ns route)
                                                       (68.2% logic, 31.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ch/count_7 (FF)
  Destination:          ch/count_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.951ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.011 - 0.016)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ch/count_7 to ch/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y40.YQ       Tcko                  0.587   ch/count<6>
                                                       ch/count_7
    SLICE_X3Y39.G3       net (fanout=2)        0.975   ch/count<7>
    SLICE_X3Y39.COUT     Topcyg                1.001   ch/old_count_5_add0000<6>
                                                       ch/count<7>_rt
                                                       ch/Madd_old_count_5_add0000_cy<7>
    SLICE_X3Y40.CIN      net (fanout=1)        0.000   ch/Madd_old_count_5_add0000_cy<7>
    SLICE_X3Y40.Y        Tciny                 0.869   ch/old_count_5_add0000<8>
                                                       ch/Madd_old_count_5_add0000_cy<8>
                                                       ch/Madd_old_count_5_add0000_xor<9>
    SLICE_X3Y34.F1       net (fanout=2)        0.702   ch/old_count_5_add0000<9>
    SLICE_X3Y34.COUT     Topcyf                1.162   ch/Mcompar_count_cmp_gt0000_cy<5>
                                                       ch/Mcompar_count_cmp_gt0000_lut<4>_INV_0
                                                       ch/Mcompar_count_cmp_gt0000_cy<4>
                                                       ch/Mcompar_count_cmp_gt0000_cy<5>
    SLICE_X3Y35.CIN      net (fanout=1)        0.000   ch/Mcompar_count_cmp_gt0000_cy<5>
    SLICE_X3Y35.XB       Tcinxb                0.404   ch/Mcompar_count_cmp_gt0000_cy<6>
                                                       ch/Mcompar_count_cmp_gt0000_cy<6>
    SLICE_X1Y37.SR       net (fanout=8)        1.341   ch/Mcompar_count_cmp_gt0000_cy<6>
    SLICE_X1Y37.CLK      Tsrck                 0.910   ch/count<0>
                                                       ch/count_0
    -------------------------------------------------  ---------------------------
    Total                                      7.951ns (4.933ns logic, 3.018ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------

Paths for end point ch/count_1 (SLICE_X1Y37.SR), 90 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ch/count_0 (FF)
  Destination:          ch/count_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.989ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ch/count_0 to ch/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y37.XQ       Tcko                  0.591   ch/count<0>
                                                       ch/count_0
    SLICE_X3Y36.F2       net (fanout=2)        0.494   ch/count<0>
    SLICE_X3Y36.COUT     Topcyf                1.162   ch/old_count_5_add0000<1>
                                                       ch/Madd_old_count_5_add0000_lut<0>_INV_0
                                                       ch/Madd_old_count_5_add0000_cy<0>
                                                       ch/Madd_old_count_5_add0000_cy<1>
    SLICE_X3Y37.CIN      net (fanout=1)        0.000   ch/Madd_old_count_5_add0000_cy<1>
    SLICE_X3Y37.COUT     Tbyp                  0.118   ch/old_count_5_add0000<2>
                                                       ch/Madd_old_count_5_add0000_cy<2>
                                                       ch/Madd_old_count_5_add0000_cy<3>
    SLICE_X3Y38.CIN      net (fanout=1)        0.000   ch/Madd_old_count_5_add0000_cy<3>
    SLICE_X3Y38.Y        Tciny                 0.869   ch/old_count_5_add0000<4>
                                                       ch/Madd_old_count_5_add0000_cy<4>
                                                       ch/Madd_old_count_5_add0000_xor<5>
    SLICE_X3Y32.G2       net (fanout=2)        0.863   ch/old_count_5_add0000<5>
    SLICE_X3Y32.COUT     Topcyg                1.001   ch/Mcompar_count_cmp_gt0000_cy<1>
                                                       ch/Mcompar_count_cmp_gt0000_lut<1>
                                                       ch/Mcompar_count_cmp_gt0000_cy<1>
    SLICE_X3Y33.CIN      net (fanout=1)        0.000   ch/Mcompar_count_cmp_gt0000_cy<1>
    SLICE_X3Y33.COUT     Tbyp                  0.118   ch/Mcompar_count_cmp_gt0000_cy<3>
                                                       ch/Mcompar_count_cmp_gt0000_cy<2>
                                                       ch/Mcompar_count_cmp_gt0000_cy<3>
    SLICE_X3Y34.CIN      net (fanout=1)        0.000   ch/Mcompar_count_cmp_gt0000_cy<3>
    SLICE_X3Y34.COUT     Tbyp                  0.118   ch/Mcompar_count_cmp_gt0000_cy<5>
                                                       ch/Mcompar_count_cmp_gt0000_cy<4>
                                                       ch/Mcompar_count_cmp_gt0000_cy<5>
    SLICE_X3Y35.CIN      net (fanout=1)        0.000   ch/Mcompar_count_cmp_gt0000_cy<5>
    SLICE_X3Y35.XB       Tcinxb                0.404   ch/Mcompar_count_cmp_gt0000_cy<6>
                                                       ch/Mcompar_count_cmp_gt0000_cy<6>
    SLICE_X1Y37.SR       net (fanout=8)        1.341   ch/Mcompar_count_cmp_gt0000_cy<6>
    SLICE_X1Y37.CLK      Tsrck                 0.910   ch/count<0>
                                                       ch/count_1
    -------------------------------------------------  ---------------------------
    Total                                      7.989ns (5.291ns logic, 2.698ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ch/count_0 (FF)
  Destination:          ch/count_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.989ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ch/count_0 to ch/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y37.XQ       Tcko                  0.591   ch/count<0>
                                                       ch/count_0
    SLICE_X3Y36.F2       net (fanout=2)        0.494   ch/count<0>
    SLICE_X3Y36.COUT     Topcyf                1.162   ch/old_count_5_add0000<1>
                                                       ch/Madd_old_count_5_add0000_lut<0>_INV_0
                                                       ch/Madd_old_count_5_add0000_cy<0>
                                                       ch/Madd_old_count_5_add0000_cy<1>
    SLICE_X3Y37.CIN      net (fanout=1)        0.000   ch/Madd_old_count_5_add0000_cy<1>
    SLICE_X3Y37.COUT     Tbyp                  0.118   ch/old_count_5_add0000<2>
                                                       ch/Madd_old_count_5_add0000_cy<2>
                                                       ch/Madd_old_count_5_add0000_cy<3>
    SLICE_X3Y38.CIN      net (fanout=1)        0.000   ch/Madd_old_count_5_add0000_cy<3>
    SLICE_X3Y38.COUT     Tbyp                  0.118   ch/old_count_5_add0000<4>
                                                       ch/Madd_old_count_5_add0000_cy<4>
                                                       ch/Madd_old_count_5_add0000_cy<5>
    SLICE_X3Y39.CIN      net (fanout=1)        0.000   ch/Madd_old_count_5_add0000_cy<5>
    SLICE_X3Y39.COUT     Tbyp                  0.118   ch/old_count_5_add0000<6>
                                                       ch/Madd_old_count_5_add0000_cy<6>
                                                       ch/Madd_old_count_5_add0000_cy<7>
    SLICE_X3Y40.CIN      net (fanout=1)        0.000   ch/Madd_old_count_5_add0000_cy<7>
    SLICE_X3Y40.Y        Tciny                 0.869   ch/old_count_5_add0000<8>
                                                       ch/Madd_old_count_5_add0000_cy<8>
                                                       ch/Madd_old_count_5_add0000_xor<9>
    SLICE_X3Y34.F1       net (fanout=2)        0.702   ch/old_count_5_add0000<9>
    SLICE_X3Y34.COUT     Topcyf                1.162   ch/Mcompar_count_cmp_gt0000_cy<5>
                                                       ch/Mcompar_count_cmp_gt0000_lut<4>_INV_0
                                                       ch/Mcompar_count_cmp_gt0000_cy<4>
                                                       ch/Mcompar_count_cmp_gt0000_cy<5>
    SLICE_X3Y35.CIN      net (fanout=1)        0.000   ch/Mcompar_count_cmp_gt0000_cy<5>
    SLICE_X3Y35.XB       Tcinxb                0.404   ch/Mcompar_count_cmp_gt0000_cy<6>
                                                       ch/Mcompar_count_cmp_gt0000_cy<6>
    SLICE_X1Y37.SR       net (fanout=8)        1.341   ch/Mcompar_count_cmp_gt0000_cy<6>
    SLICE_X1Y37.CLK      Tsrck                 0.910   ch/count<0>
                                                       ch/count_1
    -------------------------------------------------  ---------------------------
    Total                                      7.989ns (5.452ns logic, 2.537ns route)
                                                       (68.2% logic, 31.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ch/count_7 (FF)
  Destination:          ch/count_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.951ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.011 - 0.016)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ch/count_7 to ch/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y40.YQ       Tcko                  0.587   ch/count<6>
                                                       ch/count_7
    SLICE_X3Y39.G3       net (fanout=2)        0.975   ch/count<7>
    SLICE_X3Y39.COUT     Topcyg                1.001   ch/old_count_5_add0000<6>
                                                       ch/count<7>_rt
                                                       ch/Madd_old_count_5_add0000_cy<7>
    SLICE_X3Y40.CIN      net (fanout=1)        0.000   ch/Madd_old_count_5_add0000_cy<7>
    SLICE_X3Y40.Y        Tciny                 0.869   ch/old_count_5_add0000<8>
                                                       ch/Madd_old_count_5_add0000_cy<8>
                                                       ch/Madd_old_count_5_add0000_xor<9>
    SLICE_X3Y34.F1       net (fanout=2)        0.702   ch/old_count_5_add0000<9>
    SLICE_X3Y34.COUT     Topcyf                1.162   ch/Mcompar_count_cmp_gt0000_cy<5>
                                                       ch/Mcompar_count_cmp_gt0000_lut<4>_INV_0
                                                       ch/Mcompar_count_cmp_gt0000_cy<4>
                                                       ch/Mcompar_count_cmp_gt0000_cy<5>
    SLICE_X3Y35.CIN      net (fanout=1)        0.000   ch/Mcompar_count_cmp_gt0000_cy<5>
    SLICE_X3Y35.XB       Tcinxb                0.404   ch/Mcompar_count_cmp_gt0000_cy<6>
                                                       ch/Mcompar_count_cmp_gt0000_cy<6>
    SLICE_X1Y37.SR       net (fanout=8)        1.341   ch/Mcompar_count_cmp_gt0000_cy<6>
    SLICE_X1Y37.CLK      Tsrck                 0.910   ch/count<0>
                                                       ch/count_1
    -------------------------------------------------  ---------------------------
    Total                                      7.951ns (4.933ns logic, 3.018ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------

Paths for end point ch/count_10 (SLICE_X1Y42.SR), 90 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ch/count_0 (FF)
  Destination:          ch/count_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.974ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ch/count_0 to ch/count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y37.XQ       Tcko                  0.591   ch/count<0>
                                                       ch/count_0
    SLICE_X3Y36.F2       net (fanout=2)        0.494   ch/count<0>
    SLICE_X3Y36.COUT     Topcyf                1.162   ch/old_count_5_add0000<1>
                                                       ch/Madd_old_count_5_add0000_lut<0>_INV_0
                                                       ch/Madd_old_count_5_add0000_cy<0>
                                                       ch/Madd_old_count_5_add0000_cy<1>
    SLICE_X3Y37.CIN      net (fanout=1)        0.000   ch/Madd_old_count_5_add0000_cy<1>
    SLICE_X3Y37.COUT     Tbyp                  0.118   ch/old_count_5_add0000<2>
                                                       ch/Madd_old_count_5_add0000_cy<2>
                                                       ch/Madd_old_count_5_add0000_cy<3>
    SLICE_X3Y38.CIN      net (fanout=1)        0.000   ch/Madd_old_count_5_add0000_cy<3>
    SLICE_X3Y38.Y        Tciny                 0.869   ch/old_count_5_add0000<4>
                                                       ch/Madd_old_count_5_add0000_cy<4>
                                                       ch/Madd_old_count_5_add0000_xor<5>
    SLICE_X3Y32.G2       net (fanout=2)        0.863   ch/old_count_5_add0000<5>
    SLICE_X3Y32.COUT     Topcyg                1.001   ch/Mcompar_count_cmp_gt0000_cy<1>
                                                       ch/Mcompar_count_cmp_gt0000_lut<1>
                                                       ch/Mcompar_count_cmp_gt0000_cy<1>
    SLICE_X3Y33.CIN      net (fanout=1)        0.000   ch/Mcompar_count_cmp_gt0000_cy<1>
    SLICE_X3Y33.COUT     Tbyp                  0.118   ch/Mcompar_count_cmp_gt0000_cy<3>
                                                       ch/Mcompar_count_cmp_gt0000_cy<2>
                                                       ch/Mcompar_count_cmp_gt0000_cy<3>
    SLICE_X3Y34.CIN      net (fanout=1)        0.000   ch/Mcompar_count_cmp_gt0000_cy<3>
    SLICE_X3Y34.COUT     Tbyp                  0.118   ch/Mcompar_count_cmp_gt0000_cy<5>
                                                       ch/Mcompar_count_cmp_gt0000_cy<4>
                                                       ch/Mcompar_count_cmp_gt0000_cy<5>
    SLICE_X3Y35.CIN      net (fanout=1)        0.000   ch/Mcompar_count_cmp_gt0000_cy<5>
    SLICE_X3Y35.XB       Tcinxb                0.404   ch/Mcompar_count_cmp_gt0000_cy<6>
                                                       ch/Mcompar_count_cmp_gt0000_cy<6>
    SLICE_X1Y42.SR       net (fanout=8)        1.326   ch/Mcompar_count_cmp_gt0000_cy<6>
    SLICE_X1Y42.CLK      Tsrck                 0.910   ch/count<10>
                                                       ch/count_10
    -------------------------------------------------  ---------------------------
    Total                                      7.974ns (5.291ns logic, 2.683ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ch/count_0 (FF)
  Destination:          ch/count_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.974ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ch/count_0 to ch/count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y37.XQ       Tcko                  0.591   ch/count<0>
                                                       ch/count_0
    SLICE_X3Y36.F2       net (fanout=2)        0.494   ch/count<0>
    SLICE_X3Y36.COUT     Topcyf                1.162   ch/old_count_5_add0000<1>
                                                       ch/Madd_old_count_5_add0000_lut<0>_INV_0
                                                       ch/Madd_old_count_5_add0000_cy<0>
                                                       ch/Madd_old_count_5_add0000_cy<1>
    SLICE_X3Y37.CIN      net (fanout=1)        0.000   ch/Madd_old_count_5_add0000_cy<1>
    SLICE_X3Y37.COUT     Tbyp                  0.118   ch/old_count_5_add0000<2>
                                                       ch/Madd_old_count_5_add0000_cy<2>
                                                       ch/Madd_old_count_5_add0000_cy<3>
    SLICE_X3Y38.CIN      net (fanout=1)        0.000   ch/Madd_old_count_5_add0000_cy<3>
    SLICE_X3Y38.COUT     Tbyp                  0.118   ch/old_count_5_add0000<4>
                                                       ch/Madd_old_count_5_add0000_cy<4>
                                                       ch/Madd_old_count_5_add0000_cy<5>
    SLICE_X3Y39.CIN      net (fanout=1)        0.000   ch/Madd_old_count_5_add0000_cy<5>
    SLICE_X3Y39.COUT     Tbyp                  0.118   ch/old_count_5_add0000<6>
                                                       ch/Madd_old_count_5_add0000_cy<6>
                                                       ch/Madd_old_count_5_add0000_cy<7>
    SLICE_X3Y40.CIN      net (fanout=1)        0.000   ch/Madd_old_count_5_add0000_cy<7>
    SLICE_X3Y40.Y        Tciny                 0.869   ch/old_count_5_add0000<8>
                                                       ch/Madd_old_count_5_add0000_cy<8>
                                                       ch/Madd_old_count_5_add0000_xor<9>
    SLICE_X3Y34.F1       net (fanout=2)        0.702   ch/old_count_5_add0000<9>
    SLICE_X3Y34.COUT     Topcyf                1.162   ch/Mcompar_count_cmp_gt0000_cy<5>
                                                       ch/Mcompar_count_cmp_gt0000_lut<4>_INV_0
                                                       ch/Mcompar_count_cmp_gt0000_cy<4>
                                                       ch/Mcompar_count_cmp_gt0000_cy<5>
    SLICE_X3Y35.CIN      net (fanout=1)        0.000   ch/Mcompar_count_cmp_gt0000_cy<5>
    SLICE_X3Y35.XB       Tcinxb                0.404   ch/Mcompar_count_cmp_gt0000_cy<6>
                                                       ch/Mcompar_count_cmp_gt0000_cy<6>
    SLICE_X1Y42.SR       net (fanout=8)        1.326   ch/Mcompar_count_cmp_gt0000_cy<6>
    SLICE_X1Y42.CLK      Tsrck                 0.910   ch/count<10>
                                                       ch/count_10
    -------------------------------------------------  ---------------------------
    Total                                      7.974ns (5.452ns logic, 2.522ns route)
                                                       (68.4% logic, 31.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ch/count_7 (FF)
  Destination:          ch/count_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.936ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ch/count_7 to ch/count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y40.YQ       Tcko                  0.587   ch/count<6>
                                                       ch/count_7
    SLICE_X3Y39.G3       net (fanout=2)        0.975   ch/count<7>
    SLICE_X3Y39.COUT     Topcyg                1.001   ch/old_count_5_add0000<6>
                                                       ch/count<7>_rt
                                                       ch/Madd_old_count_5_add0000_cy<7>
    SLICE_X3Y40.CIN      net (fanout=1)        0.000   ch/Madd_old_count_5_add0000_cy<7>
    SLICE_X3Y40.Y        Tciny                 0.869   ch/old_count_5_add0000<8>
                                                       ch/Madd_old_count_5_add0000_cy<8>
                                                       ch/Madd_old_count_5_add0000_xor<9>
    SLICE_X3Y34.F1       net (fanout=2)        0.702   ch/old_count_5_add0000<9>
    SLICE_X3Y34.COUT     Topcyf                1.162   ch/Mcompar_count_cmp_gt0000_cy<5>
                                                       ch/Mcompar_count_cmp_gt0000_lut<4>_INV_0
                                                       ch/Mcompar_count_cmp_gt0000_cy<4>
                                                       ch/Mcompar_count_cmp_gt0000_cy<5>
    SLICE_X3Y35.CIN      net (fanout=1)        0.000   ch/Mcompar_count_cmp_gt0000_cy<5>
    SLICE_X3Y35.XB       Tcinxb                0.404   ch/Mcompar_count_cmp_gt0000_cy<6>
                                                       ch/Mcompar_count_cmp_gt0000_cy<6>
    SLICE_X1Y42.SR       net (fanout=8)        1.326   ch/Mcompar_count_cmp_gt0000_cy<6>
    SLICE_X1Y42.CLK      Tsrck                 0.910   ch/count<10>
                                                       ch/count_10
    -------------------------------------------------  ---------------------------
    Total                                      7.936ns (4.933ns logic, 3.003ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_in = PERIOD TIMEGRP "clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ch/count_0 (SLICE_X1Y37.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ch/count_0 (FF)
  Destination:          ch/count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 20.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ch/count_0 to ch/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y37.XQ       Tcko                  0.473   ch/count<0>
                                                       ch/count_0
    SLICE_X1Y37.F4       net (fanout=2)        0.333   ch/count<0>
    SLICE_X1Y37.CLK      Tckf        (-Th)    -0.801   ch/count<0>
                                                       ch/Mcount_count_lut<0>_INV_0
                                                       ch/Mcount_count_xor<0>
                                                       ch/count_0
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (1.274ns logic, 0.333ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Paths for end point ch/count_8 (SLICE_X1Y41.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ch/count_8 (FF)
  Destination:          ch/count_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 20.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ch/count_8 to ch/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y41.XQ       Tcko                  0.473   ch/count<8>
                                                       ch/count_8
    SLICE_X1Y41.F4       net (fanout=2)        0.333   ch/count<8>
    SLICE_X1Y41.CLK      Tckf        (-Th)    -0.801   ch/count<8>
                                                       ch/count<8>_rt.1
                                                       ch/Mcount_count_xor<8>
                                                       ch/count_8
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (1.274ns logic, 0.333ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Paths for end point ch/count_12 (SLICE_X1Y43.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ch/count_12 (FF)
  Destination:          ch/count_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 20.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ch/count_12 to ch/count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y43.XQ       Tcko                  0.473   ch/count<12>
                                                       ch/count_12
    SLICE_X1Y43.F4       net (fanout=2)        0.333   ch/count<12>
    SLICE_X1Y43.CLK      Tckf        (-Th)    -0.801   ch/count<12>
                                                       ch/count<12>_rt.1
                                                       ch/Mcount_count_xor<12>
                                                       ch/count_12
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (1.274ns logic, 0.333ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_in = PERIOD TIMEGRP "clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: ch/chao_clk1/CLK
  Logical resource: ch/chao_clk/CK
  Location pin: SLICE_X2Y34.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: ch/chao_clk1/CLK
  Logical resource: ch/chao_clk/CK
  Location pin: SLICE_X2Y34.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: ch/chao_clk1/CLK
  Logical resource: ch/chao_clk/CK
  Location pin: SLICE_X2Y34.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    7.989|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1547 paths, 0 nets, and 111 connections

Design statistics:
   Minimum period:   7.989ns{1}   (Maximum frequency: 125.172MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 06 12:05:26 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 149 MB



