@INPROCEEDINGS{7494338, 
author={Sheng Yunxia and Chen Bingyan and Zhou Juan and Tang Yingying and Gao Yuan and Shan Minglei}, 
booktitle={2015 12th IEEE International Conference on Electronic Measurement Instruments (ICEMI)}, 
title={Design of time-delay detection equipment for signal circuit}, 
year={2015}, 
volume={02}, 
number={}, 
pages={824-830}, 
keywords={amplifiers;comparators (circuits);delays;direct digital synthesis;electric variables measurement;programmable logic devices;MODEM;complex programmable logic device;conversion amplifiers;device under test;digital subscriber line separator;direct digital synthesis;high speed time counter;measurement method;phase time-delay;polarity adjusting unit;signal circuit;standard sinusoidal signal;time parameter;time-delay detection equipment;waveform adjustment;zero crossing comparator;Generators;Hardware;Indium tin oxide;Modems;Radiation detectors;SPICE;CPLD;DDS;Time-delay;detection;signal circuit}, 
doi={10.1109/ICEMI.2015.7494338}, 
ISSN={}, 
month={July},}

@INPROCEEDINGS{4511731, 
author={M. C. Tsai and C. H. Cheng and C. M. Yang}, 
booktitle={26th IEEE VLSI Test Symposium (vts 2008)}, 
title={An All-Digital High-Precision Built-In Delay Time Measurement Circuit}, 
year={2008}, 
volume={}, 
number={}, 
pages={249-254}, 
keywords={built-in self test;logic testing;system-on-chip;Vernier delay line;built-in delay measurement circuit;data propagation delay time;system on chip;Automatic test equipment;Automatic testing;Circuit testing;Debugging;Delay effects;Manufacturing;Propagation delay;Semiconductor device measurement;System testing;Time measurement}, 
doi={10.1109/VTS.2008.25}, 
ISSN={1093-0167}, 
month={April},}

@INPROCEEDINGS{6718886, 
author={W. Zhang and K. Namba and H. Ito}, 
booktitle={2013 IEEE International Conference of IEEE Region 10 (TENCON 2013)}, 
title={Delay measurement of dual-rail asynchronous circuits for small-delay defect detection}, 
year={2013}, 
volume={}, 
number={}, 
pages={1-6}, 
keywords={asynchronous circuits;integrated circuit design;integrated circuit measurement;integrated circuit reliability;logic design;IC design;asynchronous design;delay value measurement circuit;dual rail asynchronous circuits;global clocks;multigigahertz systems;nanometer scale integration;on chip delay measurement;path delay time;reliability issue;small delay defect detection;very large circuits;Asynchronous circuits;Clocks;Delays;Logic gates;Semiconductor device measurement;System-on-chip;4-phase dual-rail asynchronous circuits;area overhead;on-chip delay measurement;small-delay defect}, 
doi={10.1109/TENCON.2013.6718886}, 
ISSN={2159-3442}, 
month={Oct},}

@INPROCEEDINGS{1706643, 
author={B. Goll and M. S. Durante and H. Zimmermann}, 
booktitle={Proceedings of the International Conference Mixed Design of Integrated Circuits and System, 2006. MIXDES 2006.}, 
title={A Measurement Technique To Obtain The Delay Time Of A Comparator In 120nm CMOS}, 
year={2006}, 
volume={}, 
number={}, 
pages={563-568}, 
keywords={CMOS integrated circuits;comparators (circuits);delay circuits;system-on-chip;1.5 GHz;120 nm;160 muW;8 mV;CMOS;RC low passes;XOR gate;bond wire inductances;delay time measurement;logic decision;on chip measurement;rectangular signal;regenerative comparator;reset phase;time difference;Bonding;CMOS technology;Delay effects;Measurement techniques;Pulse inverters;Sampling methods;Semiconductor device measurement;Testing;Time measurement;Voltage}, 
doi={10.1109/MIXDES.2006.1706643}, 
ISSN={}, 
month={June},}

@INPROCEEDINGS{8267856, 
author={S. Pei and A. A. Rabehb and S. Jin}, 
booktitle={2017 IEEE 26th Asian Test Symposium (ATS)}, 
title={On-Chip Ring Oscillator Based Scheme for TSV Delay Measurement}, 
year={2017}, 
volume={}, 
number={}, 
pages={11-16}, 
keywords={delays;integrated circuit manufacture;integrated circuit testing;logic gates;logic testing;oscillators;three-dimensional integrated circuits;3D ICs;TSV delay defect detection;TSV delay measurement scheme;TSVs;bonding processes;logic gates;on-Chip Ring Oscillator Based Scheme;on-chip ring oscillator;Delays;Logic gates;Oscillators;Propagation delay;Three-dimensional displays;Through-silicon vias;TSV;delay measurement;ring oscillator}, 
doi={10.1109/ATS.2017.15}, 
ISSN={}, 
month={Nov},}

@INPROCEEDINGS{7560219, 
author={P. Verma and R. Halba and H. Patel and M. S. Baghini}, 
booktitle={2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)}, 
title={On-Chip Delay Measurement Circuit for Reliability Characterization of SRAM}, 
year={2016}, 
volume={}, 
number={}, 
pages={331-336}, 
keywords={CMOS memory circuits;SRAM chips;integrated circuit reliability;time-digital conversion;2-stage multiresolution-based vernier TDC;CMOS process;PLDE;SRAM reliability characterization;TDC architecture;circuit degradation;device aging effects;device level variability;memory access time;on-chip delay measurement;on-chip delay measurement circuit;on-chip read access time measurement;programmable linear delay element;time-to-digital converter;Computer architecture;Delays;Performance evaluation;Pins;Random access memory;System-on-chip;Access Time Measurement;Delay Element;Device Reliability;SRAM;TDC}, 
doi={10.1109/ISVLSI.2016.24}, 
ISSN={}, 
month={July},}

@INPROCEEDINGS{7195704, 
author={S. Sato and S. Ohtake}, 
booktitle={2015 IEEE 18th International Symposium on Design and Diagnostics of Electronic Circuits Systems}, 
title={A Delay Measurement Mechanism for Asynchronous Circuits of Bundled-Data Model}, 
year={2015}, 
volume={}, 
number={}, 
pages={243-248}, 
keywords={asynchronous circuits;combinational circuits;logic simulation;time-digital conversion;asynchronous circuits;bundled-data model;combinational block;delay measurement mechanism;logic simulation;path delay test;sample circuit;time to digital converter;timing information;Asynchronous circuits;Clocks;Combinational circuits;Delays;Integrated circuit modeling;Synchronization;Delay measurement;asynchronous circuits;bundled-data model;delay testing}, 
doi={10.1109/DDECS.2015.55}, 
ISSN={}, 
month={April},}

@ARTICLE{5256168, 
author={R. Rashidzadeh and M. Ahmadi and W. C. Miller}, 
journal={IEEE Transactions on Instrumentation and Measurement}, 
title={An All-Digital Self-Calibration Method for a Vernier-Based Time-to-Digital Converter}, 
year={2010}, 
volume={59}, 
number={2}, 
pages={463-469}, 
keywords={analogue-digital conversion;calibration;oscillators;probability;Vernier-based time-to-digital converter;all-digital self-calibration method;calibration mode;field-programmable gate array platform;on-chip ring oscillators;output codes;probability distribution;quantization step;Calibration;Vernier delay line (VDL);delay lines;phase-locked loop (PLL);time-to-digital converter (TDC)}, 
doi={10.1109/TIM.2009.2024699}, 
ISSN={0018-9456}, 
month={Feb},}

@INPROCEEDINGS{6233014, 
author={A. Jain and A. Veggetti and D. Crippa and P. Rolandi}, 
booktitle={2012 17th IEEE European Test Symposium (ETS)}, 
title={On-chip delay measurement circuit}, 
year={2012}, 
volume={}, 
number={}, 
pages={1-6}, 
keywords={CMOS integrated circuits;counting circuits;delay lines;flip-flops;integrated circuit measurement;oscillators;CMOS technology node;delay cell;delay unit;memory access time;on chip delay measurement circuit;process compensation;pulse width value;ring oscillator;size 40 nm;Delay;Latches;Pulse measurements;Radiation detectors;Ring oscillators;Semiconductor device measurement;Transmission line measurements;characterization circuit;delay;delay fault;measurement circuit;on-chip measurement}, 
doi={10.1109/ETS.2012.6233014}, 
ISSN={1530-1877}, 
month={May},}

@ARTICLE{1637593, 
author={J. P. Jansson and A. Mantyniemi and J. Kostamovaara}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A CMOS time-to-digital converter with better than 10 ps single-shot precision}, 
year={2006}, 
volume={41}, 
number={6}, 
pages={1286-1296}, 
keywords={CMOS digital integrated circuits;analogue-digital conversion;counting circuits;digital integrated circuits;time measurement;0 to 204 mus;5 MHz;CMOS time-to-digital converter;delay element;digitizer;interpolator;load capacitor;lookup table;low frequency reference clock;multilevel interpolation;reference recycling;single shot precision;stabilized delay line;time interval measurement;two-level interpolation;CMOS integrated circuits;Capacitors;Clocks;Counting circuits;Delay lines;Energy consumption;Frequency;Interpolation;Recycling;Time measurement;CMOS;delay line interpolation;time interval measurement;time-to-digital converter (TDC)}, 
doi={10.1109/JSSC.2006.874281}, 
ISSN={0018-9200}, 
month={June},}

@ARTICLE{7312496, 
author={P. Ker√§nen and J. Kostamovaara}, 
journal={IEEE Transactions on Circuits and Systems I: Regular Papers}, 
title={A Wide Range, 4.2 ps(rms) Precision CMOS TDC With Cyclic Interpolators Based on Switched-Frequency Ring Oscillators}, 
year={2015}, 
volume={62}, 
number={12}, 
pages={2795-2805}, 
keywords={CMOS digital integrated circuits;calibration;digital arithmetic;logic design;optical radar;oscillators;quantisation (signal);time-digital conversion;CMOS TDC;CMOS technology;TDC RMS precision;TDC converter;cyclic interpolators;digital calibration scheme;frequency 0.8 MHz;frequency switching;power 80 mW;pulsed time-of-flight laser radar;quantization error;radix extraction;reference clock counter;size 0.35 mum;switched-frequency ring oscillators;temperature -30 C to 70 C;time-to-digital converter;Clocks;Delay lines;Quantization (signal);Radiation detectors;Ring oscillators;Switches;Cyclic data converter;laser ranging;time interval measurement;time-amplifier;time-to-digital converter}, 
doi={10.1109/TCSI.2015.2485719}, 
ISSN={1549-8328}, 
month={Dec},}