==18052== Cachegrind, a cache and branch-prediction profiler
==18052== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==18052== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==18052== Command: ./inst/amd64-linux.gcc-serial.pre/bin/vips --vips-concurrency=1 im_benchmark ./inputs/bigben_2662x5500.v output-large-date.v
==18052== 
--18052-- warning: L3 cache found, using its data for the LL simulation.
--18052-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--18052-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==18052== 
==18052== I   refs:      33,946,172,953
==18052== I1  misses:         1,978,963
==18052== LLi misses:             5,813
==18052== I1  miss rate:           0.01%
==18052== LLi miss rate:           0.00%
==18052== 
==18052== D   refs:       8,762,361,948  (7,209,195,660 rd   + 1,553,166,288 wr)
==18052== D1  misses:       159,034,817  (  105,060,805 rd   +    53,974,012 wr)
==18052== LLd misses:           131,802  (       58,364 rd   +        73,438 wr)
==18052== D1  miss rate:            1.8% (          1.5%     +           3.5%  )
==18052== LLd miss rate:            0.0% (          0.0%     +           0.0%  )
==18052== 
==18052== LL refs:          161,013,780  (  107,039,768 rd   +    53,974,012 wr)
==18052== LL misses:            137,615  (       64,177 rd   +        73,438 wr)
==18052== LL miss rate:             0.0% (          0.0%     +           0.0%  )
