<?xml version="1.0" encoding="UTF-8" ?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
    <head>
        <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
        <title>Mehul Tikekar - Research</title>
        <meta name="viewport" content="width=device-width">
        <link rel="stylesheet" type="text/css" href="./css/default.css" />
        
        
    </head>
    <body>
        <div id="header">
            <div id="logo">
                <a href="./">Mehul Tikekar</a>
            </div>
            <div id="navigation">
                <a href="./">Home</a>
                <a href="./research.html">Research</a>
                <a href="./contact.html">Contact</a>
                <a href="./blog.html">Blog</a>
            </div>
            <span id="boom"></span>
        </div>

        <div id="content">
            <h1>Research</h1>

            <p>I am presently interested in algorithms and architectures for low power video codec circuits. These circuits are typically intended to be used as dedicated hardware accelerators in smartphones and other energy-constrained applications. Previously, I had worked on fast statistical techniques for evaluating SRAM failure due to process variation.</p>
<p>From 2011 to 2012, I was part of the team that designed a video decoder for H.265/HEVC, the latest video coding standard. The team included <a href="http://www.ee.nthu.edu.tw/chaotsung/index.html">Chao-Tsung Huang</a> and <a href="http://www.mit.edu/~chiraag">Chiraag Juvekar</a> and was guided by Vivienne Sze and Anantha Chandrakasan. <a href="http://www.youtube.com/watch?v=phqEeu7zyq4">Here’s</a> a video of our prototype demo system with our chip (“MIT HEVC Decoder” at the start of the video) decoding a 2160p video sequence which is then displayed on four full-HD (1080p) monitors. And <a href="http://player.vimeo.com/video/70360822">here’s</a> me explaining our work at the demo session of the International Solid-State Circuits Conference (ISSCC) in Feb. 2013.</p>
<h2 id="publications">Publications</h2>
<p>M. Tikekar, C.-T. Huang, C. Juvekar, V. Sze, A. Chandrakasan, “A 249 MPixel/s HEVC Video-Decoder Chip for 4K Ultra HD Applications,” IEEE Journal of Solid State Circuits (to appear).</p>
<p>M. Qazi, M. Tikekar, L. Dolecek, D. Shah, A. P. Chandrakasan, “Technique for Efficient Evaluation of SRAM Timing Failure,” IEEE Transactions on Very Large Scale Integration Systems, vol.21, no.8, pp.1558,1562, Aug. 2013. <a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6298024">IEEE</a></p>
<p>C.-T. Huang, M. Tikekar, C. Juvekar, V. Sze, A. Chandrakasan, “A 249Mpixel/s HEVC Video-Decoder Chip for Quad Full HD Applications,” IEEE International Solid State Circuits Conference (ISSCC), pp. 162-163, Feb 2013. <a href="http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&amp;arnumber=6487682">IEEE</a></p>
<p>M. Tikekar, “Circuit Implementations for High-Efficiency Video Coding Tools”, S.M. Thesis, Massachusetts Institute of Technology, June 2012. <a href="http://dspace.mit.edu/handle/1721.1/75691">Dspace</a></p>
<p>M. Qazi, M. Tikekar, L. Dolecek, D. Shah, A. Chandrakasan, “Loop Flattening &amp; Spherical Sampling: Highly Efficient Model Reduction Techniques for SRAM Yield Analysis,” Design, Automation and Test in Europe (DATE), pp. 801-806, March 2010. <a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&amp;arnumber=5456940">IEEE</a></p>
        </div>
        <div id="footer">
            Site generated by <a href="http://jaspervdj.be/hakyll">Hakyll</a>
        </div>
    </body>
</html>
