<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>MSE Controller: f2833x/v140/DSP2833x_headers/include/DSP2833x_SysCtrl.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSE Controller
   &#160;<span id="projectnumber">V7.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7025d2b2446856d70902cec2b7152006.html">f2833x</a></li><li class="navelem"><a class="el" href="dir_04528772291e8d2837135c466a1b299b.html">v140</a></li><li class="navelem"><a class="el" href="dir_b50d3d096ab707223c705c852576767d.html">DSP2833x_headers</a></li><li class="navelem"><a class="el" href="dir_b4ee6adf04ab806cb4acfcd7c81c1ce9.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">DSP2833x_SysCtrl.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_d_s_p2833x___sys_ctrl_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// FILE:   DSP2833x_SysCtrl.h</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// TITLE:  DSP2833x Device System Control Register Definitions.</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">// $TI Release: F2833x/F2823x Header Files and Peripheral Examples V140 $</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// $Release Date: March  4, 2015 $</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// $Copyright: Copyright (C) 2007-2015 Texas Instruments Incorporated -</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//             http://www.ti.com/ ALL RIGHTS RESERVED $</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef DSP2833x_SYS_CTRL_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define DSP2833x_SYS_CTRL_H</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">//---------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">// System Control Individual Register Bit Definitions:</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">// PLL Status Register</span></div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="struct_p_l_l_s_t_s___b_i_t_s.html">   29</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_p_l_l_s_t_s___b_i_t_s.html">PLLSTS_BITS</a>   {    <span class="comment">// bits  description</span></div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="struct_p_l_l_s_t_s___b_i_t_s.html#a7df1b8bd1fc8617ecd13cfd4087bb962">   30</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_l_l_s_t_s___b_i_t_s.html#a7df1b8bd1fc8617ecd13cfd4087bb962">PLLLOCKS</a>:1;     <span class="comment">// 0     PLL lock status</span></div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="struct_p_l_l_s_t_s___b_i_t_s.html#a9fc55d573939747d85d2663590ca8387">   31</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_l_l_s_t_s___b_i_t_s.html#a9fc55d573939747d85d2663590ca8387">rsvd1</a>:1;        <span class="comment">// 1     reserved</span></div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="struct_p_l_l_s_t_s___b_i_t_s.html#a974b1c4341ab7ed28344c79337d69c8b">   32</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_l_l_s_t_s___b_i_t_s.html#a974b1c4341ab7ed28344c79337d69c8b">PLLOFF</a>:1;       <span class="comment">// 2     PLL off bit</span></div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="struct_p_l_l_s_t_s___b_i_t_s.html#aabb0abd8c327153969a7a9a3463a32a2">   33</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_l_l_s_t_s___b_i_t_s.html#aabb0abd8c327153969a7a9a3463a32a2">MCLKSTS</a>:1;      <span class="comment">// 3     Missing clock status bit</span></div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="struct_p_l_l_s_t_s___b_i_t_s.html#a4210710247c95097119ec5b588610491">   34</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_l_l_s_t_s___b_i_t_s.html#a4210710247c95097119ec5b588610491">MCLKCLR</a>:1;      <span class="comment">// 4     Missing clock clear bit</span></div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="struct_p_l_l_s_t_s___b_i_t_s.html#af0e53c081db44d376f5d093b2bd63f1c">   35</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_l_l_s_t_s___b_i_t_s.html#af0e53c081db44d376f5d093b2bd63f1c">OSCOFF</a>:1;       <span class="comment">// 5     Oscillator clock off</span></div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="struct_p_l_l_s_t_s___b_i_t_s.html#afca9a16d305fe5c407f8f71b06af76d0">   36</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_l_l_s_t_s___b_i_t_s.html#afca9a16d305fe5c407f8f71b06af76d0">MCLKOFF</a>:1;      <span class="comment">// 6     Missing clock detect</span></div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="struct_p_l_l_s_t_s___b_i_t_s.html#ad40a2b788581cbf64fbcd0783178c4c6">   37</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_l_l_s_t_s___b_i_t_s.html#ad40a2b788581cbf64fbcd0783178c4c6">DIVSEL</a>:2;       <span class="comment">// 7     Divide Select</span></div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="struct_p_l_l_s_t_s___b_i_t_s.html#ab59888f251e1f1717d32526bf7d30540">   38</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_l_l_s_t_s___b_i_t_s.html#ab59888f251e1f1717d32526bf7d30540">rsvd2</a>:7;        <span class="comment">// 15:7  reserved</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;};</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="union_p_l_l_s_t_s___r_e_g.html">   41</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_p_l_l_s_t_s___r_e_g.html">PLLSTS_REG</a> {</div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="union_p_l_l_s_t_s___r_e_g.html#a09c55a9d3d0af27a2d3a83cbdbb2105c">   42</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="union_p_l_l_s_t_s___r_e_g.html#a09c55a9d3d0af27a2d3a83cbdbb2105c">all</a>;</div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="union_p_l_l_s_t_s___r_e_g.html#a69c8bbd6131fdc87fb9736ce86c41918">   43</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_p_l_l_s_t_s___b_i_t_s.html">PLLSTS_BITS</a>  <a class="code" href="union_p_l_l_s_t_s___r_e_g.html#a69c8bbd6131fdc87fb9736ce86c41918">bit</a>;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;};</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">// High speed peripheral clock register bit definitions:</span></div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="struct_h_i_s_p_c_p___b_i_t_s.html">   47</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_h_i_s_p_c_p___b_i_t_s.html">HISPCP_BITS</a>  {   <span class="comment">// bits  description</span></div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="struct_h_i_s_p_c_p___b_i_t_s.html#a889af4f1cf80c60b7abf27da02f28933">   48</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_h_i_s_p_c_p___b_i_t_s.html#a889af4f1cf80c60b7abf27da02f28933">HSPCLK</a>:3;     <span class="comment">// 2:0   Rate relative to SYSCLKOUT</span></div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="struct_h_i_s_p_c_p___b_i_t_s.html#a2fe7f5779cca36d001b3d6e5a6357285">   49</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_h_i_s_p_c_p___b_i_t_s.html#a2fe7f5779cca36d001b3d6e5a6357285">rsvd1</a>:13;     <span class="comment">// 15:3  reserved</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;};</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="union_h_i_s_p_c_p___r_e_g.html">   52</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_h_i_s_p_c_p___r_e_g.html">HISPCP_REG</a> {</div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="union_h_i_s_p_c_p___r_e_g.html#a16a5b18d968ca31275c1c7bebe60e917">   53</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="union_h_i_s_p_c_p___r_e_g.html#a16a5b18d968ca31275c1c7bebe60e917">all</a>;</div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="union_h_i_s_p_c_p___r_e_g.html#a33200d722535e490b03d011ae815c6e1">   54</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_h_i_s_p_c_p___b_i_t_s.html">HISPCP_BITS</a>  <a class="code" href="union_h_i_s_p_c_p___r_e_g.html#a33200d722535e490b03d011ae815c6e1">bit</a>;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;};</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">// Low speed peripheral clock register bit definitions:</span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="struct_l_o_s_p_c_p___b_i_t_s.html">   58</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_l_o_s_p_c_p___b_i_t_s.html">LOSPCP_BITS</a>  {   <span class="comment">// bits  description</span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="struct_l_o_s_p_c_p___b_i_t_s.html#a766a0fe048d5e1343de743d2202a2e16">   59</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_l_o_s_p_c_p___b_i_t_s.html#a766a0fe048d5e1343de743d2202a2e16">LSPCLK</a>:3;     <span class="comment">// 2:0   Rate relative to SYSCLKOUT</span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="struct_l_o_s_p_c_p___b_i_t_s.html#add9555cb679167bb194e235d81e5dcc3">   60</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_l_o_s_p_c_p___b_i_t_s.html#add9555cb679167bb194e235d81e5dcc3">rsvd1</a>:13;     <span class="comment">// 15:3  reserved</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;};</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="union_l_o_s_p_c_p___r_e_g.html">   63</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_l_o_s_p_c_p___r_e_g.html">LOSPCP_REG</a> {</div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="union_l_o_s_p_c_p___r_e_g.html#aff68b322df91ea2c6670964de3b296b5">   64</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="union_l_o_s_p_c_p___r_e_g.html#aff68b322df91ea2c6670964de3b296b5">all</a>;</div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="union_l_o_s_p_c_p___r_e_g.html#a8e0da115cfddedb5794b1d909ffb8f0e">   65</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_l_o_s_p_c_p___b_i_t_s.html">LOSPCP_BITS</a>  <a class="code" href="union_l_o_s_p_c_p___r_e_g.html#a8e0da115cfddedb5794b1d909ffb8f0e">bit</a>;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;};</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">// Peripheral clock control register 0 bit definitions:</span></div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="struct_p_c_l_k_c_r0___b_i_t_s.html">   69</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_p_c_l_k_c_r0___b_i_t_s.html">PCLKCR0_BITS</a>  {   <span class="comment">// bits  description</span></div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="struct_p_c_l_k_c_r0___b_i_t_s.html#a45d13c5879de46538bd777acaa92a6a3">   70</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_c_l_k_c_r0___b_i_t_s.html#a45d13c5879de46538bd777acaa92a6a3">rsvd1</a>:2;       <span class="comment">// 1:0   reserved</span></div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="struct_p_c_l_k_c_r0___b_i_t_s.html#a28851e1f4a0d0fee2a1eb66fd339f75c">   71</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_c_l_k_c_r0___b_i_t_s.html#a28851e1f4a0d0fee2a1eb66fd339f75c">TBCLKSYNC</a>:1;   <span class="comment">// 2     EWPM Module TBCLK enable/sync</span></div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="struct_p_c_l_k_c_r0___b_i_t_s.html#a2cc41a325b93fcd24cb6d87b92096fd5">   72</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_c_l_k_c_r0___b_i_t_s.html#a2cc41a325b93fcd24cb6d87b92096fd5">ADCENCLK</a>:1;    <span class="comment">// 3     Enable high speed clk to ADC</span></div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="struct_p_c_l_k_c_r0___b_i_t_s.html#ae4ff6ce1b2de2d2271a803afd4c84b2a">   73</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_c_l_k_c_r0___b_i_t_s.html#ae4ff6ce1b2de2d2271a803afd4c84b2a">I2CAENCLK</a>:1;   <span class="comment">// 4     Enable SYSCLKOUT to I2C-A</span></div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="struct_p_c_l_k_c_r0___b_i_t_s.html#a53bbbd55d88830fe2b199a3f8d383eb1">   74</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_c_l_k_c_r0___b_i_t_s.html#a53bbbd55d88830fe2b199a3f8d383eb1">SCICENCLK</a>:1;   <span class="comment">// 5     Enalbe low speed clk to SCI-C</span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="struct_p_c_l_k_c_r0___b_i_t_s.html#a7810fcffba0116201bb7d6e478df0a01">   75</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_c_l_k_c_r0___b_i_t_s.html#a7810fcffba0116201bb7d6e478df0a01">rsvd2</a>:2;       <span class="comment">// 7:6   reserved</span></div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="struct_p_c_l_k_c_r0___b_i_t_s.html#aedb843062f9bc78fc9f284b086d83074">   76</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_c_l_k_c_r0___b_i_t_s.html#aedb843062f9bc78fc9f284b086d83074">SPIAENCLK</a>:1;   <span class="comment">// 8     Enable low speed clk to SPI-A</span></div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="struct_p_c_l_k_c_r0___b_i_t_s.html#a103ca6993498d1e71cb72a109663cef1">   77</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_c_l_k_c_r0___b_i_t_s.html#a103ca6993498d1e71cb72a109663cef1">rsvd3</a>:1;       <span class="comment">// 9     reserved</span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="struct_p_c_l_k_c_r0___b_i_t_s.html#ab19261798f36ab8a7590c5c2b890c2e1">   78</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_c_l_k_c_r0___b_i_t_s.html#ab19261798f36ab8a7590c5c2b890c2e1">SCIAENCLK</a>:1;   <span class="comment">// 10    Enable low speed clk to SCI-A</span></div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="struct_p_c_l_k_c_r0___b_i_t_s.html#aaab92d9248881ea14bd3e3d20fafbdb1">   79</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_c_l_k_c_r0___b_i_t_s.html#aaab92d9248881ea14bd3e3d20fafbdb1">SCIBENCLK</a>:1;   <span class="comment">// 11    Enable low speed clk to SCI-B</span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="struct_p_c_l_k_c_r0___b_i_t_s.html#a47e784ed57c84871e5fb210785337276">   80</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_c_l_k_c_r0___b_i_t_s.html#a47e784ed57c84871e5fb210785337276">MCBSPAENCLK</a>:1; <span class="comment">// 12    Enable low speed clk to McBSP-A</span></div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="struct_p_c_l_k_c_r0___b_i_t_s.html#ac58e2dee88f69d8c594a797c1557b2c4">   81</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_c_l_k_c_r0___b_i_t_s.html#ac58e2dee88f69d8c594a797c1557b2c4">MCBSPBENCLK</a>:1; <span class="comment">// 13    Enable low speed clk to McBSP-B</span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="struct_p_c_l_k_c_r0___b_i_t_s.html#ab9ec6019ee2033f0d8fe51d624d44361">   82</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_c_l_k_c_r0___b_i_t_s.html#ab9ec6019ee2033f0d8fe51d624d44361">ECANAENCLK</a>:1;  <span class="comment">// 14    Enable system clk to eCAN-A</span></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="struct_p_c_l_k_c_r0___b_i_t_s.html#ab6eadfdca6a9a0d1d182d4ac7f82ccc8">   83</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_c_l_k_c_r0___b_i_t_s.html#ab6eadfdca6a9a0d1d182d4ac7f82ccc8">ECANBENCLK</a>:1;  <span class="comment">// 15    Enable system clk to eCAN-B</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;};</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="union_p_c_l_k_c_r0___r_e_g.html">   86</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_p_c_l_k_c_r0___r_e_g.html">PCLKCR0_REG</a> {</div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="union_p_c_l_k_c_r0___r_e_g.html#acb635bdd7caee4ee7036985307948b7e">   87</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="union_p_c_l_k_c_r0___r_e_g.html#acb635bdd7caee4ee7036985307948b7e">all</a>;</div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="union_p_c_l_k_c_r0___r_e_g.html#a57362b47d4a11c11099897de92827f9e">   88</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_p_c_l_k_c_r0___b_i_t_s.html">PCLKCR0_BITS</a> <a class="code" href="union_p_c_l_k_c_r0___r_e_g.html#a57362b47d4a11c11099897de92827f9e">bit</a>;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;};</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">// Peripheral clock control register 1 bit definitions:</span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="struct_p_c_l_k_c_r1___b_i_t_s.html">   92</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_p_c_l_k_c_r1___b_i_t_s.html">PCLKCR1_BITS</a>  {    <span class="comment">// bits  description</span></div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="struct_p_c_l_k_c_r1___b_i_t_s.html#aec99c0dbabd4c34e4645bb3f83b5b9dd">   93</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_c_l_k_c_r1___b_i_t_s.html#aec99c0dbabd4c34e4645bb3f83b5b9dd">EPWM1ENCLK</a>:1;   <span class="comment">// 0     Enable SYSCLKOUT to EPWM1</span></div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="struct_p_c_l_k_c_r1___b_i_t_s.html#a1db64813d530c8188b4d570ebbc2327b">   94</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_c_l_k_c_r1___b_i_t_s.html#a1db64813d530c8188b4d570ebbc2327b">EPWM2ENCLK</a>:1;   <span class="comment">// 1     Enable SYSCLKOUT to EPWM2</span></div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="struct_p_c_l_k_c_r1___b_i_t_s.html#a18629aa50c49e02fc3dbe7e888deb457">   95</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_c_l_k_c_r1___b_i_t_s.html#a18629aa50c49e02fc3dbe7e888deb457">EPWM3ENCLK</a>:1;   <span class="comment">// 2     Enable SYSCLKOUT to EPWM3</span></div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="struct_p_c_l_k_c_r1___b_i_t_s.html#a393e14eaac54d2218287b543fad1bf2e">   96</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_c_l_k_c_r1___b_i_t_s.html#a393e14eaac54d2218287b543fad1bf2e">EPWM4ENCLK</a>:1;   <span class="comment">// 3     Enable SYSCLKOUT to EPWM4</span></div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="struct_p_c_l_k_c_r1___b_i_t_s.html#adc84bfd7d3a98cce57fafd44a4f71f86">   97</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_c_l_k_c_r1___b_i_t_s.html#adc84bfd7d3a98cce57fafd44a4f71f86">EPWM5ENCLK</a>:1;   <span class="comment">// 4     Enable SYSCLKOUT to EPWM5</span></div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="struct_p_c_l_k_c_r1___b_i_t_s.html#af590ef0254da581717dc1c497b74c493">   98</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_c_l_k_c_r1___b_i_t_s.html#af590ef0254da581717dc1c497b74c493">EPWM6ENCLK</a>:1;   <span class="comment">// 5     Enable SYSCLKOUT to EPWM6</span></div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="struct_p_c_l_k_c_r1___b_i_t_s.html#a6783f7db0507a92abbb8a8954437acf1">   99</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_c_l_k_c_r1___b_i_t_s.html#a6783f7db0507a92abbb8a8954437acf1">rsvd1</a>:2;        <span class="comment">// 7:6   reserved</span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="struct_p_c_l_k_c_r1___b_i_t_s.html#a6e74093f6bcaf284d22924f17e4c82ae">  100</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_c_l_k_c_r1___b_i_t_s.html#a6e74093f6bcaf284d22924f17e4c82ae">ECAP1ENCLK</a>:1;   <span class="comment">// 8     Enable SYSCLKOUT to ECAP1</span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="struct_p_c_l_k_c_r1___b_i_t_s.html#a0afec24f9f4fa93fe4300ff56aa50f4c">  101</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_c_l_k_c_r1___b_i_t_s.html#a0afec24f9f4fa93fe4300ff56aa50f4c">ECAP2ENCLK</a>:1;   <span class="comment">// 9     Enable SYSCLKOUT to ECAP2</span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="struct_p_c_l_k_c_r1___b_i_t_s.html#a8cf57cd4e1998d4e0ed353c4671b8956">  102</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_c_l_k_c_r1___b_i_t_s.html#a8cf57cd4e1998d4e0ed353c4671b8956">ECAP3ENCLK</a>:1;   <span class="comment">// 10    Enable SYSCLKOUT to ECAP3</span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="struct_p_c_l_k_c_r1___b_i_t_s.html#a4c5e88c506d19dd42c8b9fe888556165">  103</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_c_l_k_c_r1___b_i_t_s.html#a4c5e88c506d19dd42c8b9fe888556165">ECAP4ENCLK</a>:1;   <span class="comment">// 11    Enable SYSCLKOUT to ECAP4</span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="struct_p_c_l_k_c_r1___b_i_t_s.html#af9ca782e88e8f8d9212c306d98d5f490">  104</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_c_l_k_c_r1___b_i_t_s.html#af9ca782e88e8f8d9212c306d98d5f490">ECAP5ENCLK</a>:1;   <span class="comment">// 12    Enable SYSCLKOUT to ECAP5</span></div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="struct_p_c_l_k_c_r1___b_i_t_s.html#a2f0b138a2ae9ff2e9f3a336d55a0323b">  105</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_c_l_k_c_r1___b_i_t_s.html#a2f0b138a2ae9ff2e9f3a336d55a0323b">ECAP6ENCLK</a>:1;   <span class="comment">// 13    Enable SYSCLKOUT to ECAP6</span></div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="struct_p_c_l_k_c_r1___b_i_t_s.html#aba660657d56e0c8ae91d48b6f9a6754f">  106</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_c_l_k_c_r1___b_i_t_s.html#aba660657d56e0c8ae91d48b6f9a6754f">EQEP1ENCLK</a>:1;   <span class="comment">// 14    Enable SYSCLKOUT to EQEP1</span></div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="struct_p_c_l_k_c_r1___b_i_t_s.html#ae405ac54ad8fe86b84563ff3bf601fea">  107</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_c_l_k_c_r1___b_i_t_s.html#ae405ac54ad8fe86b84563ff3bf601fea">EQEP2ENCLK</a>:1;   <span class="comment">// 15    Enable SYSCLKOUT to EQEP2</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;};</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="union_p_c_l_k_c_r1___r_e_g.html">  110</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_p_c_l_k_c_r1___r_e_g.html">PCLKCR1_REG</a> {</div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="union_p_c_l_k_c_r1___r_e_g.html#a926e917c0816d350e59b322430bf4671">  111</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="union_p_c_l_k_c_r1___r_e_g.html#a926e917c0816d350e59b322430bf4671">all</a>;</div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="union_p_c_l_k_c_r1___r_e_g.html#a0a537e89c134df8729cb1eea2b2128d8">  112</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_p_c_l_k_c_r1___b_i_t_s.html">PCLKCR1_BITS</a> <a class="code" href="union_p_c_l_k_c_r1___r_e_g.html#a0a537e89c134df8729cb1eea2b2128d8">bit</a>;</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;};</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">// Peripheral clock control register 2 bit definitions:</span></div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="struct_p_c_l_k_c_r3___b_i_t_s.html">  117</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_p_c_l_k_c_r3___b_i_t_s.html">PCLKCR3_BITS</a>  {        <span class="comment">// bits  description</span></div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="struct_p_c_l_k_c_r3___b_i_t_s.html#a03d9795fea738b33c075dd55ed8f6e0b">  118</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_c_l_k_c_r3___b_i_t_s.html#a03d9795fea738b33c075dd55ed8f6e0b">rsvd1</a>:8;            <span class="comment">// 7:0   reserved</span></div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="struct_p_c_l_k_c_r3___b_i_t_s.html#a449cafb3a2d36d7847f8c707a86d2658">  119</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_c_l_k_c_r3___b_i_t_s.html#a449cafb3a2d36d7847f8c707a86d2658">CPUTIMER0ENCLK</a>:1;   <span class="comment">// 8     Enable SYSCLKOUT to CPU-Timer 0</span></div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="struct_p_c_l_k_c_r3___b_i_t_s.html#aac7aea219526dc1458fbf46bc404122f">  120</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_c_l_k_c_r3___b_i_t_s.html#aac7aea219526dc1458fbf46bc404122f">CPUTIMER1ENCLK</a>:1;   <span class="comment">// 9     Enable SYSCLKOUT to CPU-Timer 1</span></div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="struct_p_c_l_k_c_r3___b_i_t_s.html#a6b4c50852bde2078572c1c773c10c3ba">  121</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_c_l_k_c_r3___b_i_t_s.html#a6b4c50852bde2078572c1c773c10c3ba">CPUTIMER2ENCLK</a>:1;   <span class="comment">// 10    Enable SYSCLKOUT to CPU-Timer 2</span></div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="struct_p_c_l_k_c_r3___b_i_t_s.html#a929b34b3020a8ccab982c9f787a7b13d">  122</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_c_l_k_c_r3___b_i_t_s.html#a929b34b3020a8ccab982c9f787a7b13d">DMAENCLK</a>:1;         <span class="comment">// 11    Enable the DMA clock</span></div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="struct_p_c_l_k_c_r3___b_i_t_s.html#a7893134f3d929355272de81842170ecf">  123</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_c_l_k_c_r3___b_i_t_s.html#a7893134f3d929355272de81842170ecf">XINTFENCLK</a>:1;       <span class="comment">// 12    Enable SYSCLKOUT to XINTF</span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="struct_p_c_l_k_c_r3___b_i_t_s.html#a4243da3d97fc134f50b6d619f6bf542a">  124</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_c_l_k_c_r3___b_i_t_s.html#a4243da3d97fc134f50b6d619f6bf542a">GPIOINENCLK</a>:1;      <span class="comment">//     Enable GPIO input clock</span></div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="struct_p_c_l_k_c_r3___b_i_t_s.html#a0cb9702a834a566cd007240c944204cb">  125</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_c_l_k_c_r3___b_i_t_s.html#a0cb9702a834a566cd007240c944204cb">rsvd2</a>:2;            <span class="comment">// 15:14 reserved</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;};</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="union_p_c_l_k_c_r3___r_e_g.html">  128</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_p_c_l_k_c_r3___r_e_g.html">PCLKCR3_REG</a> {</div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="union_p_c_l_k_c_r3___r_e_g.html#a6d6c88c875ad6245dfa5e791b161201d">  129</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="union_p_c_l_k_c_r3___r_e_g.html#a6d6c88c875ad6245dfa5e791b161201d">all</a>;</div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="union_p_c_l_k_c_r3___r_e_g.html#a26c198098151254234fc20cd2bca291b">  130</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_p_c_l_k_c_r3___b_i_t_s.html">PCLKCR3_BITS</a> <a class="code" href="union_p_c_l_k_c_r3___r_e_g.html#a26c198098151254234fc20cd2bca291b">bit</a>;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;};</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">// PLL control register bit definitions:</span></div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="struct_p_l_l_c_r___b_i_t_s.html">  136</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_p_l_l_c_r___b_i_t_s.html">PLLCR_BITS</a> {      <span class="comment">// bits  description</span></div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="struct_p_l_l_c_r___b_i_t_s.html#ac084b5f9630ba377da1b825a52557d5f">  137</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_l_l_c_r___b_i_t_s.html#ac084b5f9630ba377da1b825a52557d5f">DIV</a>:4;         <span class="comment">// 3:0   Set clock ratio for the PLL</span></div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="struct_p_l_l_c_r___b_i_t_s.html#ad08b3a787027d6e6c143788a1c63a4eb">  138</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_l_l_c_r___b_i_t_s.html#ad08b3a787027d6e6c143788a1c63a4eb">rsvd1</a>:12;      <span class="comment">// 15:4  reserved</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;};</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="union_p_l_l_c_r___r_e_g.html">  141</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_p_l_l_c_r___r_e_g.html">PLLCR_REG</a> {</div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="union_p_l_l_c_r___r_e_g.html#ab5d69564dc97b4c9db0964f748b79f36">  142</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>             <a class="code" href="union_p_l_l_c_r___r_e_g.html#ab5d69564dc97b4c9db0964f748b79f36">all</a>;</div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="union_p_l_l_c_r___r_e_g.html#a1eb34e9269da5517292176dd544c7e85">  143</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_p_l_l_c_r___b_i_t_s.html">PLLCR_BITS</a>  <a class="code" href="union_p_l_l_c_r___r_e_g.html#a1eb34e9269da5517292176dd544c7e85">bit</a>;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;};</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">// Low Power Mode 0 control register bit definitions:</span></div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="struct_l_p_m_c_r0___b_i_t_s.html">  147</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_l_p_m_c_r0___b_i_t_s.html">LPMCR0_BITS</a> {     <span class="comment">// bits  description</span></div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="struct_l_p_m_c_r0___b_i_t_s.html#a0dd11dbf77e6190bb2e889160a314bab">  148</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_l_p_m_c_r0___b_i_t_s.html#a0dd11dbf77e6190bb2e889160a314bab">LPM</a>:2;         <span class="comment">// 1:0   Set the low power mode</span></div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="struct_l_p_m_c_r0___b_i_t_s.html#a4b57c1a9470af75c774798d18db0424b">  149</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_l_p_m_c_r0___b_i_t_s.html#a4b57c1a9470af75c774798d18db0424b">QUALSTDBY</a>:6;   <span class="comment">// 7:2   Qualification</span></div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="struct_l_p_m_c_r0___b_i_t_s.html#aa0d1e76767df9dcf9f1f7edb4d67e825">  150</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_l_p_m_c_r0___b_i_t_s.html#aa0d1e76767df9dcf9f1f7edb4d67e825">rsvd1</a>:7;       <span class="comment">// 14:8  reserved</span></div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="struct_l_p_m_c_r0___b_i_t_s.html#ae02df05b44f6f2b89b927a500b80bf23">  151</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_l_p_m_c_r0___b_i_t_s.html#ae02df05b44f6f2b89b927a500b80bf23">WDINTE</a>:1;      <span class="comment">// 15    Enables WD to wake the device from STANDBY</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;};</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="union_l_p_m_c_r0___r_e_g.html">  154</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_l_p_m_c_r0___r_e_g.html">LPMCR0_REG</a> {</div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="union_l_p_m_c_r0___r_e_g.html#a93d128db10fffb86e6fa0d53b7c35647">  155</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="union_l_p_m_c_r0___r_e_g.html#a93d128db10fffb86e6fa0d53b7c35647">all</a>;</div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="union_l_p_m_c_r0___r_e_g.html#abc05ed63aaf36024e3e19b99b84104f2">  156</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_l_p_m_c_r0___b_i_t_s.html">LPMCR0_BITS</a>  <a class="code" href="union_l_p_m_c_r0___r_e_g.html#abc05ed63aaf36024e3e19b99b84104f2">bit</a>;</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;};</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">// Dual-mapping configuration register bit definitions:</span></div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="struct_m_a_p_c_n_f___b_i_t_s.html">  160</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_m_a_p_c_n_f___b_i_t_s.html">MAPCNF_BITS</a> {     <span class="comment">// bits  description</span></div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="struct_m_a_p_c_n_f___b_i_t_s.html#ae24a01c20d8c8da0b6efe6990e817f8e">  161</a></span>&#160;    <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_m_a_p_c_n_f___b_i_t_s.html#ae24a01c20d8c8da0b6efe6990e817f8e">MAPEPWM</a>:1;    <span class="comment">// 0     EPWM dual-map enable</span></div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="struct_m_a_p_c_n_f___b_i_t_s.html#a876a265c687f8c2c880719a7e3934c5d">  162</a></span>&#160;    <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_m_a_p_c_n_f___b_i_t_s.html#a876a265c687f8c2c880719a7e3934c5d">rsvd1</a>:15;     <span class="comment">// 15:1  reserved</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;};</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="union_m_a_p_c_n_f___r_e_g.html">  165</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_m_a_p_c_n_f___r_e_g.html">MAPCNF_REG</a> {</div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="union_m_a_p_c_n_f___r_e_g.html#aa3db64ec79e3bbd1b2d6fe6354beee60">  166</a></span>&#160;    <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>             <a class="code" href="union_m_a_p_c_n_f___r_e_g.html#aa3db64ec79e3bbd1b2d6fe6354beee60">all</a>;</div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="union_m_a_p_c_n_f___r_e_g.html#a3c72acb0a152d5283af6275d62098e07">  167</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct_m_a_p_c_n_f___b_i_t_s.html">MAPCNF_BITS</a> <a class="code" href="union_m_a_p_c_n_f___r_e_g.html#a3c72acb0a152d5283af6275d62098e07">bit</a>;</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;};</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">//---------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">// System Control Register File:</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="struct_s_y_s___c_t_r_l___r_e_g_s.html">  173</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_s_y_s___c_t_r_l___r_e_g_s.html">SYS_CTRL_REGS</a> {</div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a92fe15d379e0656fa835523dbca62358">  174</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a92fe15d379e0656fa835523dbca62358">rsvd1</a>;     <span class="comment">// 0</span></div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a13b1bddad30d3266f4160bc1fd0de68a">  175</a></span>&#160;   <span class="keyword">union   </span><a class="code" href="union_p_l_l_s_t_s___r_e_g.html">PLLSTS_REG</a>  <a class="code" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a13b1bddad30d3266f4160bc1fd0de68a">PLLSTS</a>;    <span class="comment">// 1</span></div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#aa20216c5f26c9dc412222a9b274747c0">  176</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#aa20216c5f26c9dc412222a9b274747c0">rsvd2</a>[8];  <span class="comment">// 2-9</span></div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#ad42d708dd4d801d6e2d4e500f40203c1">  177</a></span>&#160;   <span class="keyword">union   </span><a class="code" href="union_h_i_s_p_c_p___r_e_g.html">HISPCP_REG</a>  <a class="code" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#ad42d708dd4d801d6e2d4e500f40203c1">HISPCP</a>;    <span class="comment">// 10: High-speed peripheral clock pre-scaler</span></div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a47d376515ad8d8ea6ca56e9a01f967ba">  178</a></span>&#160;   <span class="keyword">union   </span><a class="code" href="union_l_o_s_p_c_p___r_e_g.html">LOSPCP_REG</a>  <a class="code" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a47d376515ad8d8ea6ca56e9a01f967ba">LOSPCP</a>;    <span class="comment">// 11: Low-speed peripheral clock pre-scaler</span></div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#acd238c6558115a6f6bc9ba60bb2b8048">  179</a></span>&#160;   <span class="keyword">union   </span><a class="code" href="union_p_c_l_k_c_r0___r_e_g.html">PCLKCR0_REG</a> <a class="code" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#acd238c6558115a6f6bc9ba60bb2b8048">PCLKCR0</a>;   <span class="comment">// 12: Peripheral clock control register</span></div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#ad4114eb042095b43d1aa33c19edcdd5b">  180</a></span>&#160;   <span class="keyword">union   </span><a class="code" href="union_p_c_l_k_c_r1___r_e_g.html">PCLKCR1_REG</a> <a class="code" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#ad4114eb042095b43d1aa33c19edcdd5b">PCLKCR1</a>;   <span class="comment">// 13: Peripheral clock control register</span></div>
<div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#ae03e71e7962023480bf29bb486a2f290">  181</a></span>&#160;   <span class="keyword">union   </span><a class="code" href="union_l_p_m_c_r0___r_e_g.html">LPMCR0_REG</a>  <a class="code" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#ae03e71e7962023480bf29bb486a2f290">LPMCR0</a>;    <span class="comment">// 14: Low-power mode control register 0</span></div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a9790be6d3c12cb7a30e5a982b7d8635b">  182</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a9790be6d3c12cb7a30e5a982b7d8635b">rsvd3</a>;     <span class="comment">// 15: reserved</span></div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a8ff46de9dde77535c5975ceb732b794a">  183</a></span>&#160;   <span class="keyword">union   </span><a class="code" href="union_p_c_l_k_c_r3___r_e_g.html">PCLKCR3_REG</a> <a class="code" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a8ff46de9dde77535c5975ceb732b794a">PCLKCR3</a>;   <span class="comment">// 16: Peripheral clock control register</span></div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a8025cf3655933b18ac398fc1f7aac8ac">  184</a></span>&#160;   <span class="keyword">union   </span><a class="code" href="union_p_l_l_c_r___r_e_g.html">PLLCR_REG</a>   <a class="code" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a8025cf3655933b18ac398fc1f7aac8ac">PLLCR</a>;     <span class="comment">// 17: PLL control register</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;   <span class="comment">// No bit definitions are defined for SCSR because</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;   <span class="comment">// a read-modify-write instruction can clear the WDOVERRIDE bit</span></div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#ae6000479e34b786d1bc87c6f2e42049d">  187</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#ae6000479e34b786d1bc87c6f2e42049d">SCSR</a>;      <span class="comment">// 18: System control and status register</span></div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a92b24af23d12a6923e477f4468b839e2">  188</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a92b24af23d12a6923e477f4468b839e2">WDCNTR</a>;    <span class="comment">// 19: WD counter register</span></div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a770233f4e7f0eccd807279b48cb9d76d">  189</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a770233f4e7f0eccd807279b48cb9d76d">rsvd4</a>;     <span class="comment">// 20</span></div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a1ed06323c33e1bba4a06aaf56186286a">  190</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a1ed06323c33e1bba4a06aaf56186286a">WDKEY</a>;     <span class="comment">// 21: WD reset key register</span></div>
<div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#ae438ddfe18c07ff891b7738a40b2d0e6">  191</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#ae438ddfe18c07ff891b7738a40b2d0e6">rsvd5</a>[3];  <span class="comment">// 22-24</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;   <span class="comment">// No bit definitions are defined for WDCR because</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;   <span class="comment">// the proper value must be written to the WDCHK field</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;   <span class="comment">// whenever writing to this register.</span></div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a3ceb4cad7e7068a2872a2d50c647745c">  195</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a3ceb4cad7e7068a2872a2d50c647745c">WDCR</a>;      <span class="comment">// 25: WD timer control register</span></div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a6c5beb5604e054de5266b9a46b4f4cdd">  196</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a6c5beb5604e054de5266b9a46b4f4cdd">rsvd6</a>[4];  <span class="comment">// 26-29</span></div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a2ffb7adf4b4e29fe0ab20938d9ea720a">  197</a></span>&#160;   <span class="keyword">union   </span><a class="code" href="union_m_a_p_c_n_f___r_e_g.html">MAPCNF_REG</a>  <a class="code" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a2ffb7adf4b4e29fe0ab20938d9ea720a">MAPCNF</a>;    <span class="comment">// 30: Dual-mapping configuration register</span></div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a52407a458b1255b66c8b2dc225c32b0f">  198</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a52407a458b1255b66c8b2dc225c32b0f">rsvd7</a>[1];  <span class="comment">// 31</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;};</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">/* --------------------------------------------------- */</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">/* CSM Registers                                       */</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">/*                                                     */</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">/* ----------------------------------------------------*/</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">/* CSM Status &amp; Control register bit definitions */</span></div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="struct_c_s_m_s_c_r___b_i_t_s.html">  208</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_c_s_m_s_c_r___b_i_t_s.html">CSMSCR_BITS</a> {      <span class="comment">// bit   description</span></div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="struct_c_s_m_s_c_r___b_i_t_s.html#af9a8d39bcfe9f90add69b261eb25b795">  209</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_c_s_m_s_c_r___b_i_t_s.html#af9a8d39bcfe9f90add69b261eb25b795">SECURE</a>:1;    <span class="comment">// 0     Secure flag</span></div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="struct_c_s_m_s_c_r___b_i_t_s.html#a231f9bcb4cec686eda3df920afc80b3a">  210</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_c_s_m_s_c_r___b_i_t_s.html#a231f9bcb4cec686eda3df920afc80b3a">rsvd1</a>:14;    <span class="comment">// 14-1  reserved</span></div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="struct_c_s_m_s_c_r___b_i_t_s.html#aa410b0a58e542d686621a910c633e241">  211</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_c_s_m_s_c_r___b_i_t_s.html#aa410b0a58e542d686621a910c633e241">FORCESEC</a>:1;  <span class="comment">// 15    Force Secure control bit</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;};</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">/* Allow access to the bit fields or entire register */</span></div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="union_c_s_m_s_c_r___r_e_g.html">  216</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_c_s_m_s_c_r___r_e_g.html">CSMSCR_REG</a> {</div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="union_c_s_m_s_c_r___r_e_g.html#a8cae8c039202b2507d03cab325844976">  217</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>             <a class="code" href="union_c_s_m_s_c_r___r_e_g.html#a8cae8c039202b2507d03cab325844976">all</a>;</div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="union_c_s_m_s_c_r___r_e_g.html#afc38165358ce48cfba84877599c29bb3">  218</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_c_s_m_s_c_r___b_i_t_s.html">CSMSCR_BITS</a> <a class="code" href="union_c_s_m_s_c_r___r_e_g.html#afc38165358ce48cfba84877599c29bb3">bit</a>;</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;};</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">/* CSM Register File */</span></div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="struct_c_s_m___r_e_g_s.html">  222</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_c_s_m___r_e_g_s.html">CSM_REGS</a> {</div>
<div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="struct_c_s_m___r_e_g_s.html#a7e06a87597063e7639e0d9594b64a815">  223</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code" href="struct_c_s_m___r_e_g_s.html#a7e06a87597063e7639e0d9594b64a815">KEY0</a>;    <span class="comment">// KEY reg bits 15-0</span></div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="struct_c_s_m___r_e_g_s.html#ad30fde77f060f4f690c010e011479855">  224</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code" href="struct_c_s_m___r_e_g_s.html#ad30fde77f060f4f690c010e011479855">KEY1</a>;    <span class="comment">// KEY reg bits 31-16</span></div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="struct_c_s_m___r_e_g_s.html#a66ce0b5b350b5ef634917e77a33d33ba">  225</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code" href="struct_c_s_m___r_e_g_s.html#a66ce0b5b350b5ef634917e77a33d33ba">KEY2</a>;    <span class="comment">// KEY reg bits 47-32</span></div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="struct_c_s_m___r_e_g_s.html#a8ee53df67d4b8800b17abbec51631dfc">  226</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code" href="struct_c_s_m___r_e_g_s.html#a8ee53df67d4b8800b17abbec51631dfc">KEY3</a>;    <span class="comment">// KEY reg bits 63-48</span></div>
<div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="struct_c_s_m___r_e_g_s.html#ae15274359fc1e12c28362089732012a0">  227</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code" href="struct_c_s_m___r_e_g_s.html#ae15274359fc1e12c28362089732012a0">KEY4</a>;    <span class="comment">// KEY reg bits 79-64</span></div>
<div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="struct_c_s_m___r_e_g_s.html#a56af8aa2b4eeaf318b71a449f26bf663">  228</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code" href="struct_c_s_m___r_e_g_s.html#a56af8aa2b4eeaf318b71a449f26bf663">KEY5</a>;    <span class="comment">// KEY reg bits 95-80</span></div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="struct_c_s_m___r_e_g_s.html#ac759c33046c4fd9fc61f746de092c078">  229</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code" href="struct_c_s_m___r_e_g_s.html#ac759c33046c4fd9fc61f746de092c078">KEY6</a>;    <span class="comment">// KEY reg bits 111-96</span></div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="struct_c_s_m___r_e_g_s.html#a7484c680a52621bb3796eae8bd80e7f0">  230</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code" href="struct_c_s_m___r_e_g_s.html#a7484c680a52621bb3796eae8bd80e7f0">KEY7</a>;    <span class="comment">// KEY reg bits 127-112</span></div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="struct_c_s_m___r_e_g_s.html#a73fdc3c764412fd753d6dcbd80fa072b">  231</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code" href="struct_c_s_m___r_e_g_s.html#a73fdc3c764412fd753d6dcbd80fa072b">rsvd1</a>;   <span class="comment">// reserved</span></div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="struct_c_s_m___r_e_g_s.html#a8764b38dd3d522f0e91381302958eb78">  232</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code" href="struct_c_s_m___r_e_g_s.html#a8764b38dd3d522f0e91381302958eb78">rsvd2</a>;   <span class="comment">// reserved</span></div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="struct_c_s_m___r_e_g_s.html#a99e02d181935057376511671542dd61c">  233</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code" href="struct_c_s_m___r_e_g_s.html#a99e02d181935057376511671542dd61c">rsvd3</a>;   <span class="comment">// reserved</span></div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="struct_c_s_m___r_e_g_s.html#aae4e714538d044e01433943510615c54">  234</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code" href="struct_c_s_m___r_e_g_s.html#aae4e714538d044e01433943510615c54">rsvd4</a>;   <span class="comment">// reserved</span></div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="struct_c_s_m___r_e_g_s.html#adb1133c4a93f1b9e2dceda2b3dcf83a5">  235</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code" href="struct_c_s_m___r_e_g_s.html#adb1133c4a93f1b9e2dceda2b3dcf83a5">rsvd5</a>;   <span class="comment">// reserved</span></div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="struct_c_s_m___r_e_g_s.html#ae58303f1818d0833e2050b37be5f84f8">  236</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code" href="struct_c_s_m___r_e_g_s.html#ae58303f1818d0833e2050b37be5f84f8">rsvd6</a>;   <span class="comment">// reserved</span></div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="struct_c_s_m___r_e_g_s.html#a2aa082d9f598ea9e0a93de9af6498c06">  237</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code" href="struct_c_s_m___r_e_g_s.html#a2aa082d9f598ea9e0a93de9af6498c06">rsvd7</a>;   <span class="comment">// reserved</span></div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="struct_c_s_m___r_e_g_s.html#ac8f9409f438f898359135dcec87670f8">  238</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_c_s_m_s_c_r___r_e_g.html">CSMSCR_REG</a> <a class="code" href="struct_c_s_m___r_e_g_s.html#ac8f9409f438f898359135dcec87670f8">CSMSCR</a>;  <span class="comment">// CSM Status &amp; Control register</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;};</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">/* Password locations */</span></div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="struct_c_s_m___p_w_l.html">  242</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_c_s_m___p_w_l.html">CSM_PWL</a> {</div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="struct_c_s_m___p_w_l.html#a3d8f3f88f583af59df6436aa5cac7807">  243</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>   <a class="code" href="struct_c_s_m___p_w_l.html#a3d8f3f88f583af59df6436aa5cac7807">PSWD0</a>;  <span class="comment">// PSWD bits 15-0</span></div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="struct_c_s_m___p_w_l.html#af3c3743d45b54af8d57a349bc1ab13a4">  244</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>   <a class="code" href="struct_c_s_m___p_w_l.html#af3c3743d45b54af8d57a349bc1ab13a4">PSWD1</a>;  <span class="comment">// PSWD bits 31-16</span></div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="struct_c_s_m___p_w_l.html#add8a4f2a2bcc3b4987a6622b2dec631a">  245</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>   <a class="code" href="struct_c_s_m___p_w_l.html#add8a4f2a2bcc3b4987a6622b2dec631a">PSWD2</a>;  <span class="comment">// PSWD bits 47-32</span></div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="struct_c_s_m___p_w_l.html#a0423aae279c277031c59865c8231289c">  246</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>   <a class="code" href="struct_c_s_m___p_w_l.html#a0423aae279c277031c59865c8231289c">PSWD3</a>;  <span class="comment">// PSWD bits 63-48</span></div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="struct_c_s_m___p_w_l.html#a46d058d571dc38310acb1cc8972f8020">  247</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>   <a class="code" href="struct_c_s_m___p_w_l.html#a46d058d571dc38310acb1cc8972f8020">PSWD4</a>;  <span class="comment">// PSWD bits 79-64</span></div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="struct_c_s_m___p_w_l.html#a68f79eeb333c4baf2cc0902c14db22f0">  248</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>   <a class="code" href="struct_c_s_m___p_w_l.html#a68f79eeb333c4baf2cc0902c14db22f0">PSWD5</a>;  <span class="comment">// PSWD bits 95-80</span></div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="struct_c_s_m___p_w_l.html#a4d58e243c2e2121bc0f87e12511421bd">  249</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>   <a class="code" href="struct_c_s_m___p_w_l.html#a4d58e243c2e2121bc0f87e12511421bd">PSWD6</a>;  <span class="comment">// PSWD bits 111-96</span></div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="struct_c_s_m___p_w_l.html#abb13ae8c5d8b99203e18d5b0ea9c5792">  250</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>   <a class="code" href="struct_c_s_m___p_w_l.html#abb13ae8c5d8b99203e18d5b0ea9c5792">PSWD7</a>;  <span class="comment">// PSWD bits 127-112</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;};</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">/* Flash Registers */</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="_d_s_p2833x___sys_ctrl_8h.html#a2dc9734a0b2f432f047075c63d48508b">  257</a></span>&#160;<span class="preprocessor">#define FLASH_SLEEP   0x0000;</span></div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="_d_s_p2833x___sys_ctrl_8h.html#a871237900954b95dcc7a8813806f49f9">  258</a></span>&#160;<span class="preprocessor">#define FLASH_STANDBY 0x0001;</span></div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="_d_s_p2833x___sys_ctrl_8h.html#a1d9ab918a359cb8781d9c1f1c6786f0f">  259</a></span>&#160;<span class="preprocessor">#define FLASH_ACTIVE  0x0003;</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">/* Flash Option Register bit definitions */</span></div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="struct_f_o_p_t___b_i_t_s.html">  263</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_f_o_p_t___b_i_t_s.html">FOPT_BITS</a> {       <span class="comment">// bit   description</span></div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="struct_f_o_p_t___b_i_t_s.html#a361e7496ee5059a373055063bcdaed20">  264</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_f_o_p_t___b_i_t_s.html#a361e7496ee5059a373055063bcdaed20">ENPIPE</a>:1;   <span class="comment">// 0     Enable Pipeline Mode</span></div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="struct_f_o_p_t___b_i_t_s.html#a39d2b2c0301e0cce10e1f0cb97591e63">  265</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_f_o_p_t___b_i_t_s.html#a39d2b2c0301e0cce10e1f0cb97591e63">rsvd</a>:15;    <span class="comment">// 1-15  reserved</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;};</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">/* Allow access to the bit fields or entire register */</span></div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="union_f_o_p_t___r_e_g.html">  269</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_f_o_p_t___r_e_g.html">FOPT_REG</a> {</div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="union_f_o_p_t___r_e_g.html#a9a76411d7be66de47078d5f5ba236842">  270</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code" href="union_f_o_p_t___r_e_g.html#a9a76411d7be66de47078d5f5ba236842">all</a>;</div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="union_f_o_p_t___r_e_g.html#a1b186a871005bdd73900c43bd4aa45c9">  271</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_f_o_p_t___b_i_t_s.html">FOPT_BITS</a> <a class="code" href="union_f_o_p_t___r_e_g.html#a1b186a871005bdd73900c43bd4aa45c9">bit</a>;</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;};</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">/* Flash Power Modes Register bit definitions */</span></div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="struct_f_p_w_r___b_i_t_s.html">  275</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_f_p_w_r___b_i_t_s.html">FPWR_BITS</a> {       <span class="comment">// bit   description</span></div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="struct_f_p_w_r___b_i_t_s.html#a4d54370d9d141da652a5c729adb8252f">  276</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_f_p_w_r___b_i_t_s.html#a4d54370d9d141da652a5c729adb8252f">PWR</a>:2;      <span class="comment">// 0-1   Power Mode bits</span></div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="struct_f_p_w_r___b_i_t_s.html#a57f27439cf48049a7582c1c1f8298cdc">  277</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_f_p_w_r___b_i_t_s.html#a57f27439cf48049a7582c1c1f8298cdc">rsvd</a>:14;    <span class="comment">// 2-15  reserved</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;};</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">/* Allow access to the bit fields or entire register */</span></div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="union_f_p_w_r___r_e_g.html">  281</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_f_p_w_r___r_e_g.html">FPWR_REG</a> {</div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="union_f_p_w_r___r_e_g.html#a1dbac8f10a721593bfed4c7d48168e80">  282</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code" href="union_f_p_w_r___r_e_g.html#a1dbac8f10a721593bfed4c7d48168e80">all</a>;</div>
<div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="union_f_p_w_r___r_e_g.html#a4b6679e9ad0a5c691aeb596d27bf933f">  283</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_f_p_w_r___b_i_t_s.html">FPWR_BITS</a> <a class="code" href="union_f_p_w_r___r_e_g.html#a4b6679e9ad0a5c691aeb596d27bf933f">bit</a>;</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;};</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">/* Flash Status Register bit definitions */</span></div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="struct_f_s_t_a_t_u_s___b_i_t_s.html">  288</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_f_s_t_a_t_u_s___b_i_t_s.html">FSTATUS_BITS</a> {       <span class="comment">// bit   description</span></div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="struct_f_s_t_a_t_u_s___b_i_t_s.html#a0c2da5d8192ee49caf2ee5cd99ce6156">  289</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_f_s_t_a_t_u_s___b_i_t_s.html#a0c2da5d8192ee49caf2ee5cd99ce6156">PWRS</a>:2;        <span class="comment">// 0-1   Power Mode Status bits</span></div>
<div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="struct_f_s_t_a_t_u_s___b_i_t_s.html#acb8fd0ba47941bb14991829c4338e301">  290</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_f_s_t_a_t_u_s___b_i_t_s.html#acb8fd0ba47941bb14991829c4338e301">STDBYWAITS</a>:1;  <span class="comment">// 2     Bank/Pump Sleep to Standby Wait Counter Status bits</span></div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="struct_f_s_t_a_t_u_s___b_i_t_s.html#a94ed8236a55892509cd30e8c9ad9d0a2">  291</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_f_s_t_a_t_u_s___b_i_t_s.html#a94ed8236a55892509cd30e8c9ad9d0a2">ACTIVEWAITS</a>:1; <span class="comment">// 3     Bank/Pump Standby to Active Wait Counter Status bits</span></div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="struct_f_s_t_a_t_u_s___b_i_t_s.html#aee514807140c6a9d0817d8487c8f17c5">  292</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_f_s_t_a_t_u_s___b_i_t_s.html#aee514807140c6a9d0817d8487c8f17c5">rsvd1</a>:4;       <span class="comment">// 4-7   reserved</span></div>
<div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="struct_f_s_t_a_t_u_s___b_i_t_s.html#aa00cd6ec86807a3d218d670b06526007">  293</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_f_s_t_a_t_u_s___b_i_t_s.html#aa00cd6ec86807a3d218d670b06526007">V3STAT</a>:1;      <span class="comment">// 8     VDD3V Status Latch bit</span></div>
<div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="struct_f_s_t_a_t_u_s___b_i_t_s.html#ad12c115aa33da7b47f2a205ca7fa8698">  294</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_f_s_t_a_t_u_s___b_i_t_s.html#ad12c115aa33da7b47f2a205ca7fa8698">rsvd2</a>:7;       <span class="comment">// 9-15  reserved</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;};</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">/* Allow access to the bit fields or entire register */</span></div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="union_f_s_t_a_t_u_s___r_e_g.html">  298</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_f_s_t_a_t_u_s___r_e_g.html">FSTATUS_REG</a> {</div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="union_f_s_t_a_t_u_s___r_e_g.html#a1cf9569655267b3df3a7fadcb904cd65">  299</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="union_f_s_t_a_t_u_s___r_e_g.html#a1cf9569655267b3df3a7fadcb904cd65">all</a>;</div>
<div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="union_f_s_t_a_t_u_s___r_e_g.html#abd9dab32178d2480a2be0f8c05560aad">  300</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_f_s_t_a_t_u_s___b_i_t_s.html">FSTATUS_BITS</a> <a class="code" href="union_f_s_t_a_t_u_s___r_e_g.html#abd9dab32178d2480a2be0f8c05560aad">bit</a>;</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;};</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">/* Flash Sleep to Standby Wait Counter Register bit definitions */</span></div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="struct_f_s_t_d_b_y_w_a_i_t___b_i_t_s.html">  304</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_f_s_t_d_b_y_w_a_i_t___b_i_t_s.html">FSTDBYWAIT_BITS</a> {    <span class="comment">// bit   description</span></div>
<div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="struct_f_s_t_d_b_y_w_a_i_t___b_i_t_s.html#aa8b04e63dce365a4be147052f0e81966">  305</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_f_s_t_d_b_y_w_a_i_t___b_i_t_s.html#aa8b04e63dce365a4be147052f0e81966">STDBYWAIT</a>:9;   <span class="comment">// 0-8   Bank/Pump Sleep to Standby Wait Count bits</span></div>
<div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="struct_f_s_t_d_b_y_w_a_i_t___b_i_t_s.html#aa05420e317ff33994846ee579aa96d97">  306</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_f_s_t_d_b_y_w_a_i_t___b_i_t_s.html#aa05420e317ff33994846ee579aa96d97">rsvd</a>:7;        <span class="comment">// 9-15  reserved</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;};</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">/* Allow access to the bit fields or entire register */</span></div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="union_f_s_t_d_b_y_w_a_i_t___r_e_g.html">  310</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_f_s_t_d_b_y_w_a_i_t___r_e_g.html">FSTDBYWAIT_REG</a> {</div>
<div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="union_f_s_t_d_b_y_w_a_i_t___r_e_g.html#ab7dc0564d976b733ce61f4b0c1fda330">  311</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                 <a class="code" href="union_f_s_t_d_b_y_w_a_i_t___r_e_g.html#ab7dc0564d976b733ce61f4b0c1fda330">all</a>;</div>
<div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="union_f_s_t_d_b_y_w_a_i_t___r_e_g.html#a9373cc0e11fbfed38c003b846dac753f">  312</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_f_s_t_d_b_y_w_a_i_t___b_i_t_s.html">FSTDBYWAIT_BITS</a> <a class="code" href="union_f_s_t_d_b_y_w_a_i_t___r_e_g.html#a9373cc0e11fbfed38c003b846dac753f">bit</a>;</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;};</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">/* Flash Standby to Active Wait Counter Register bit definitions */</span></div>
<div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="struct_f_a_c_t_i_v_e_w_a_i_t___b_i_t_s.html">  316</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_f_a_c_t_i_v_e_w_a_i_t___b_i_t_s.html">FACTIVEWAIT_BITS</a> {   <span class="comment">// bit   description</span></div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="struct_f_a_c_t_i_v_e_w_a_i_t___b_i_t_s.html#a5c15af4a405316e22931ab8d7bf4a0b8">  317</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_f_a_c_t_i_v_e_w_a_i_t___b_i_t_s.html#a5c15af4a405316e22931ab8d7bf4a0b8">ACTIVEWAIT</a>:9;  <span class="comment">// 0-8   Bank/Pump Standby to Active Wait Count bits</span></div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="struct_f_a_c_t_i_v_e_w_a_i_t___b_i_t_s.html#a32609d601ac20bd394aba79efa655b42">  318</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_f_a_c_t_i_v_e_w_a_i_t___b_i_t_s.html#a32609d601ac20bd394aba79efa655b42">rsvd</a>:7;        <span class="comment">// 9-15  reserved</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;};</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">/* Allow access to the bit fields or entire register */</span></div>
<div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="union_f_a_c_t_i_v_e_w_a_i_t___r_e_g.html">  322</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_f_a_c_t_i_v_e_w_a_i_t___r_e_g.html">FACTIVEWAIT_REG</a> {</div>
<div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="union_f_a_c_t_i_v_e_w_a_i_t___r_e_g.html#a47ada74d1099cebe7f42a4c21183c25c">  323</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                  <a class="code" href="union_f_a_c_t_i_v_e_w_a_i_t___r_e_g.html#a47ada74d1099cebe7f42a4c21183c25c">all</a>;</div>
<div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="union_f_a_c_t_i_v_e_w_a_i_t___r_e_g.html#ab9ddc5bbc54ac32460e14faf81728c09">  324</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_f_a_c_t_i_v_e_w_a_i_t___b_i_t_s.html">FACTIVEWAIT_BITS</a> <a class="code" href="union_f_a_c_t_i_v_e_w_a_i_t___r_e_g.html#ab9ddc5bbc54ac32460e14faf81728c09">bit</a>;</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;};</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">/* Bank Read Access Wait State Register bit definitions */</span></div>
<div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="struct_f_b_a_n_k_w_a_i_t___b_i_t_s.html">  328</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_f_b_a_n_k_w_a_i_t___b_i_t_s.html">FBANKWAIT_BITS</a> {     <span class="comment">// bit   description</span></div>
<div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="struct_f_b_a_n_k_w_a_i_t___b_i_t_s.html#a51e4f58ff980ecf2107b921d8511c5bb">  329</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_f_b_a_n_k_w_a_i_t___b_i_t_s.html#a51e4f58ff980ecf2107b921d8511c5bb">RANDWAIT</a>:4;    <span class="comment">// 0-3   Flash Random Read Wait State bits</span></div>
<div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="struct_f_b_a_n_k_w_a_i_t___b_i_t_s.html#a0e349785deb6785684dc6171b0c01873">  330</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_f_b_a_n_k_w_a_i_t___b_i_t_s.html#a0e349785deb6785684dc6171b0c01873">rsvd1</a>:4;       <span class="comment">// 4-7   reserved</span></div>
<div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="struct_f_b_a_n_k_w_a_i_t___b_i_t_s.html#ab71734d37cf0bcf6dec57611e02b16fd">  331</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_f_b_a_n_k_w_a_i_t___b_i_t_s.html#ab71734d37cf0bcf6dec57611e02b16fd">PAGEWAIT</a>:4;    <span class="comment">// 8-11  Flash Paged Read Wait State bits</span></div>
<div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="struct_f_b_a_n_k_w_a_i_t___b_i_t_s.html#a4c11f6983334381618df77caee206ecf">  332</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_f_b_a_n_k_w_a_i_t___b_i_t_s.html#a4c11f6983334381618df77caee206ecf">rsvd2</a>:4;       <span class="comment">// 12-15 reserved</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;};</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">/* Allow access to the bit fields or entire register */</span></div>
<div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="union_f_b_a_n_k_w_a_i_t___r_e_g.html">  336</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_f_b_a_n_k_w_a_i_t___r_e_g.html">FBANKWAIT_REG</a> {</div>
<div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="union_f_b_a_n_k_w_a_i_t___r_e_g.html#aedae156c4b8204ccec122c8ea5e8ead0">  337</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                <a class="code" href="union_f_b_a_n_k_w_a_i_t___r_e_g.html#aedae156c4b8204ccec122c8ea5e8ead0">all</a>;</div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="union_f_b_a_n_k_w_a_i_t___r_e_g.html#a94cadf33b8d56788736dbd7da4f32dc8">  338</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_f_b_a_n_k_w_a_i_t___b_i_t_s.html">FBANKWAIT_BITS</a> <a class="code" href="union_f_b_a_n_k_w_a_i_t___r_e_g.html#a94cadf33b8d56788736dbd7da4f32dc8">bit</a>;</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;};</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">/* OTP Read Access Wait State Register bit definitions */</span></div>
<div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="struct_f_o_t_p_w_a_i_t___b_i_t_s.html">  342</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_f_o_t_p_w_a_i_t___b_i_t_s.html">FOTPWAIT_BITS</a> {      <span class="comment">// bit   description</span></div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="struct_f_o_t_p_w_a_i_t___b_i_t_s.html#ae771a262cbcef7cd6697640e938c1c44">  343</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_f_o_t_p_w_a_i_t___b_i_t_s.html#ae771a262cbcef7cd6697640e938c1c44">OTPWAIT</a>:5;     <span class="comment">// 0-4   OTP Read Wait State bits</span></div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="struct_f_o_t_p_w_a_i_t___b_i_t_s.html#af83512e965409fdf9a6eb167f9798d38">  344</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_f_o_t_p_w_a_i_t___b_i_t_s.html#af83512e965409fdf9a6eb167f9798d38">rsvd</a>:11;       <span class="comment">// 5-15  reserved</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;};</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">/* Allow access to the bit fields or entire register */</span></div>
<div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="union_f_o_t_p_w_a_i_t___r_e_g.html">  348</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_f_o_t_p_w_a_i_t___r_e_g.html">FOTPWAIT_REG</a> {</div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="union_f_o_t_p_w_a_i_t___r_e_g.html#ab014549b16696d6ae7c81a15e8ba6985">  349</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>               <a class="code" href="union_f_o_t_p_w_a_i_t___r_e_g.html#ab014549b16696d6ae7c81a15e8ba6985">all</a>;</div>
<div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="union_f_o_t_p_w_a_i_t___r_e_g.html#ae75b3daac3662a229c803d7c3c8c2509">  350</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_f_o_t_p_w_a_i_t___b_i_t_s.html">FOTPWAIT_BITS</a> <a class="code" href="union_f_o_t_p_w_a_i_t___r_e_g.html#ae75b3daac3662a229c803d7c3c8c2509">bit</a>;</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;};</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div>
<div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___r_e_g_s.html">  354</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_f_l_a_s_h___r_e_g_s.html">FLASH_REGS</a> {</div>
<div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___r_e_g_s.html#a4e3737164105da516d12cf96d72e4462">  355</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_o_p_t___r_e_g.html">FOPT_REG</a>        <a class="code" href="struct_f_l_a_s_h___r_e_g_s.html#a4e3737164105da516d12cf96d72e4462">FOPT</a>;        <span class="comment">// Option Register</span></div>
<div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___r_e_g_s.html#a908f202dcf45f912317192cf9217cc37">  356</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                <a class="code" href="struct_f_l_a_s_h___r_e_g_s.html#a908f202dcf45f912317192cf9217cc37">rsvd1</a>;       <span class="comment">// reserved</span></div>
<div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___r_e_g_s.html#a08947a9a22155823234bd3697acfa82c">  357</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_p_w_r___r_e_g.html">FPWR_REG</a>        <a class="code" href="struct_f_l_a_s_h___r_e_g_s.html#a08947a9a22155823234bd3697acfa82c">FPWR</a>;        <span class="comment">// Power Modes Register</span></div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___r_e_g_s.html#a6cab5a44e4b47f9a71c97561a6fd904b">  358</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_s_t_a_t_u_s___r_e_g.html">FSTATUS_REG</a>     <a class="code" href="struct_f_l_a_s_h___r_e_g_s.html#a6cab5a44e4b47f9a71c97561a6fd904b">FSTATUS</a>;     <span class="comment">// Status Register</span></div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___r_e_g_s.html#ac70507eabc1bf0e5539c4add4b93aed9">  359</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_s_t_d_b_y_w_a_i_t___r_e_g.html">FSTDBYWAIT_REG</a>  <a class="code" href="struct_f_l_a_s_h___r_e_g_s.html#ac70507eabc1bf0e5539c4add4b93aed9">FSTDBYWAIT</a>;  <span class="comment">// Pump/Bank Sleep to Standby Wait State Register</span></div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___r_e_g_s.html#a40e915f21d965b80013e0001d1b1c655">  360</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_a_c_t_i_v_e_w_a_i_t___r_e_g.html">FACTIVEWAIT_REG</a> <a class="code" href="struct_f_l_a_s_h___r_e_g_s.html#a40e915f21d965b80013e0001d1b1c655">FACTIVEWAIT</a>; <span class="comment">// Pump/Bank Standby to Active Wait State Register</span></div>
<div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___r_e_g_s.html#a02edad7918489475c25c28eba3cc2552">  361</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_b_a_n_k_w_a_i_t___r_e_g.html">FBANKWAIT_REG</a>   <a class="code" href="struct_f_l_a_s_h___r_e_g_s.html#a02edad7918489475c25c28eba3cc2552">FBANKWAIT</a>;   <span class="comment">// Bank Read Access Wait State Register</span></div>
<div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___r_e_g_s.html#ab19b5708a0955d8ed65a2e534ed1d9ea">  362</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_o_t_p_w_a_i_t___r_e_g.html">FOTPWAIT_REG</a>    <a class="code" href="struct_f_l_a_s_h___r_e_g_s.html#ab19b5708a0955d8ed65a2e534ed1d9ea">FOTPWAIT</a>;    <span class="comment">// OTP Read Access Wait State Register</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;};</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">//---------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">// System Control External References &amp; Function Declarations:</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="struct_s_y_s___c_t_r_l___r_e_g_s.html">SYS_CTRL_REGS</a> <a class="code" href="_d_s_p2833x___sys_ctrl_8h.html#ac081b17476c2d428cea62e507fe76014">SysCtrlRegs</a>;</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="struct_c_s_m___r_e_g_s.html">CSM_REGS</a> <a class="code" href="_d_s_p2833x___sys_ctrl_8h.html#a9627212e73a77ca09b109fe4266997c5">CsmRegs</a>;</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="struct_c_s_m___p_w_l.html">CSM_PWL</a> <a class="code" href="_d_s_p2833x___sys_ctrl_8h.html#a5de07df0e1f2e2fa6a1650a0dec1ad0d">CsmPwl</a>;</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="struct_f_l_a_s_h___r_e_g_s.html">FLASH_REGS</a> <a class="code" href="_d_s_p2833x___sys_ctrl_8h.html#aff9297d88b88a85930a19f90296aeae8">FlashRegs</a>;</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;}</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* extern &quot;C&quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#endif  // end of DSP2833x_SYS_CTRL_H definition</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">//===========================================================================</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">// End of file.</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">//===========================================================================</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div>
<div class="ttc" id="union_f_o_t_p_w_a_i_t___r_e_g_html_ae75b3daac3662a229c803d7c3c8c2509"><div class="ttname"><a href="union_f_o_t_p_w_a_i_t___r_e_g.html#ae75b3daac3662a229c803d7c3c8c2509">FOTPWAIT_REG::bit</a></div><div class="ttdeci">struct FOTPWAIT_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:350</div></div>
<div class="ttc" id="union_p_l_l_s_t_s___r_e_g_html_a09c55a9d3d0af27a2d3a83cbdbb2105c"><div class="ttname"><a href="union_p_l_l_s_t_s___r_e_g.html#a09c55a9d3d0af27a2d3a83cbdbb2105c">PLLSTS_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:42</div></div>
<div class="ttc" id="union_p_c_l_k_c_r3___r_e_g_html_a6d6c88c875ad6245dfa5e791b161201d"><div class="ttname"><a href="union_p_c_l_k_c_r3___r_e_g.html#a6d6c88c875ad6245dfa5e791b161201d">PCLKCR3_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:129</div></div>
<div class="ttc" id="_d_s_p2833x___sys_ctrl_8h_html_a5de07df0e1f2e2fa6a1650a0dec1ad0d"><div class="ttname"><a href="_d_s_p2833x___sys_ctrl_8h.html#a5de07df0e1f2e2fa6a1650a0dec1ad0d">CsmPwl</a></div><div class="ttdeci">volatile struct CSM_PWL CsmPwl</div><div class="ttdef"><b>Definition:</b> DSP2833x_GlobalVariableDefs.c:67</div></div>
<div class="ttc" id="struct_p_c_l_k_c_r1___b_i_t_s_html_aba660657d56e0c8ae91d48b6f9a6754f"><div class="ttname"><a href="struct_p_c_l_k_c_r1___b_i_t_s.html#aba660657d56e0c8ae91d48b6f9a6754f">PCLKCR1_BITS::EQEP1ENCLK</a></div><div class="ttdeci">Uint16 EQEP1ENCLK</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:106</div></div>
<div class="ttc" id="struct_f_s_t_d_b_y_w_a_i_t___b_i_t_s_html"><div class="ttname"><a href="struct_f_s_t_d_b_y_w_a_i_t___b_i_t_s.html">FSTDBYWAIT_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:304</div></div>
<div class="ttc" id="struct_p_c_l_k_c_r1___b_i_t_s_html_a8cf57cd4e1998d4e0ed353c4671b8956"><div class="ttname"><a href="struct_p_c_l_k_c_r1___b_i_t_s.html#a8cf57cd4e1998d4e0ed353c4671b8956">PCLKCR1_BITS::ECAP3ENCLK</a></div><div class="ttdeci">Uint16 ECAP3ENCLK</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:102</div></div>
<div class="ttc" id="union_p_c_l_k_c_r3___r_e_g_html_a26c198098151254234fc20cd2bca291b"><div class="ttname"><a href="union_p_c_l_k_c_r3___r_e_g.html#a26c198098151254234fc20cd2bca291b">PCLKCR3_REG::bit</a></div><div class="ttdeci">struct PCLKCR3_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:130</div></div>
<div class="ttc" id="union_f_o_p_t___r_e_g_html"><div class="ttname"><a href="union_f_o_p_t___r_e_g.html">FOPT_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:269</div></div>
<div class="ttc" id="struct_c_s_m___p_w_l_html_a0423aae279c277031c59865c8231289c"><div class="ttname"><a href="struct_c_s_m___p_w_l.html#a0423aae279c277031c59865c8231289c">CSM_PWL::PSWD3</a></div><div class="ttdeci">Uint16 PSWD3</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:246</div></div>
<div class="ttc" id="union_f_b_a_n_k_w_a_i_t___r_e_g_html"><div class="ttname"><a href="union_f_b_a_n_k_w_a_i_t___r_e_g.html">FBANKWAIT_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:336</div></div>
<div class="ttc" id="struct_p_l_l_s_t_s___b_i_t_s_html_ad40a2b788581cbf64fbcd0783178c4c6"><div class="ttname"><a href="struct_p_l_l_s_t_s___b_i_t_s.html#ad40a2b788581cbf64fbcd0783178c4c6">PLLSTS_BITS::DIVSEL</a></div><div class="ttdeci">Uint16 DIVSEL</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:37</div></div>
<div class="ttc" id="struct_s_y_s___c_t_r_l___r_e_g_s_html_a13b1bddad30d3266f4160bc1fd0de68a"><div class="ttname"><a href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a13b1bddad30d3266f4160bc1fd0de68a">SYS_CTRL_REGS::PLLSTS</a></div><div class="ttdeci">union PLLSTS_REG PLLSTS</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:175</div></div>
<div class="ttc" id="struct_c_s_m___p_w_l_html_abb13ae8c5d8b99203e18d5b0ea9c5792"><div class="ttname"><a href="struct_c_s_m___p_w_l.html#abb13ae8c5d8b99203e18d5b0ea9c5792">CSM_PWL::PSWD7</a></div><div class="ttdeci">Uint16 PSWD7</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:250</div></div>
<div class="ttc" id="union_h_i_s_p_c_p___r_e_g_html_a16a5b18d968ca31275c1c7bebe60e917"><div class="ttname"><a href="union_h_i_s_p_c_p___r_e_g.html#a16a5b18d968ca31275c1c7bebe60e917">HISPCP_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:53</div></div>
<div class="ttc" id="union_p_c_l_k_c_r3___r_e_g_html"><div class="ttname"><a href="union_p_c_l_k_c_r3___r_e_g.html">PCLKCR3_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:128</div></div>
<div class="ttc" id="struct_h_i_s_p_c_p___b_i_t_s_html_a889af4f1cf80c60b7abf27da02f28933"><div class="ttname"><a href="struct_h_i_s_p_c_p___b_i_t_s.html#a889af4f1cf80c60b7abf27da02f28933">HISPCP_BITS::HSPCLK</a></div><div class="ttdeci">Uint16 HSPCLK</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:48</div></div>
<div class="ttc" id="union_f_a_c_t_i_v_e_w_a_i_t___r_e_g_html_ab9ddc5bbc54ac32460e14faf81728c09"><div class="ttname"><a href="union_f_a_c_t_i_v_e_w_a_i_t___r_e_g.html#ab9ddc5bbc54ac32460e14faf81728c09">FACTIVEWAIT_REG::bit</a></div><div class="ttdeci">struct FACTIVEWAIT_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:324</div></div>
<div class="ttc" id="union_p_c_l_k_c_r0___r_e_g_html"><div class="ttname"><a href="union_p_c_l_k_c_r0___r_e_g.html">PCLKCR0_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:86</div></div>
<div class="ttc" id="struct_f_s_t_d_b_y_w_a_i_t___b_i_t_s_html_aa05420e317ff33994846ee579aa96d97"><div class="ttname"><a href="struct_f_s_t_d_b_y_w_a_i_t___b_i_t_s.html#aa05420e317ff33994846ee579aa96d97">FSTDBYWAIT_BITS::rsvd</a></div><div class="ttdeci">Uint16 rsvd</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:306</div></div>
<div class="ttc" id="struct_s_y_s___c_t_r_l___r_e_g_s_html_ad42d708dd4d801d6e2d4e500f40203c1"><div class="ttname"><a href="struct_s_y_s___c_t_r_l___r_e_g_s.html#ad42d708dd4d801d6e2d4e500f40203c1">SYS_CTRL_REGS::HISPCP</a></div><div class="ttdeci">union HISPCP_REG HISPCP</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:177</div></div>
<div class="ttc" id="struct_p_c_l_k_c_r3___b_i_t_s_html_a7893134f3d929355272de81842170ecf"><div class="ttname"><a href="struct_p_c_l_k_c_r3___b_i_t_s.html#a7893134f3d929355272de81842170ecf">PCLKCR3_BITS::XINTFENCLK</a></div><div class="ttdeci">Uint16 XINTFENCLK</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:123</div></div>
<div class="ttc" id="union_p_c_l_k_c_r1___r_e_g_html"><div class="ttname"><a href="union_p_c_l_k_c_r1___r_e_g.html">PCLKCR1_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:110</div></div>
<div class="ttc" id="struct_p_c_l_k_c_r1___b_i_t_s_html_af590ef0254da581717dc1c497b74c493"><div class="ttname"><a href="struct_p_c_l_k_c_r1___b_i_t_s.html#af590ef0254da581717dc1c497b74c493">PCLKCR1_BITS::EPWM6ENCLK</a></div><div class="ttdeci">Uint16 EPWM6ENCLK</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:98</div></div>
<div class="ttc" id="struct_p_l_l_s_t_s___b_i_t_s_html_af0e53c081db44d376f5d093b2bd63f1c"><div class="ttname"><a href="struct_p_l_l_s_t_s___b_i_t_s.html#af0e53c081db44d376f5d093b2bd63f1c">PLLSTS_BITS::OSCOFF</a></div><div class="ttdeci">Uint16 OSCOFF</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:35</div></div>
<div class="ttc" id="struct_p_c_l_k_c_r1___b_i_t_s_html_a2f0b138a2ae9ff2e9f3a336d55a0323b"><div class="ttname"><a href="struct_p_c_l_k_c_r1___b_i_t_s.html#a2f0b138a2ae9ff2e9f3a336d55a0323b">PCLKCR1_BITS::ECAP6ENCLK</a></div><div class="ttdeci">Uint16 ECAP6ENCLK</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:105</div></div>
<div class="ttc" id="struct_p_l_l_c_r___b_i_t_s_html_ac084b5f9630ba377da1b825a52557d5f"><div class="ttname"><a href="struct_p_l_l_c_r___b_i_t_s.html#ac084b5f9630ba377da1b825a52557d5f">PLLCR_BITS::DIV</a></div><div class="ttdeci">Uint16 DIV</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:137</div></div>
<div class="ttc" id="struct_p_c_l_k_c_r0___b_i_t_s_html_ab6eadfdca6a9a0d1d182d4ac7f82ccc8"><div class="ttname"><a href="struct_p_c_l_k_c_r0___b_i_t_s.html#ab6eadfdca6a9a0d1d182d4ac7f82ccc8">PCLKCR0_BITS::ECANBENCLK</a></div><div class="ttdeci">Uint16 ECANBENCLK</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:83</div></div>
<div class="ttc" id="union_f_a_c_t_i_v_e_w_a_i_t___r_e_g_html_a47ada74d1099cebe7f42a4c21183c25c"><div class="ttname"><a href="union_f_a_c_t_i_v_e_w_a_i_t___r_e_g.html#a47ada74d1099cebe7f42a4c21183c25c">FACTIVEWAIT_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:323</div></div>
<div class="ttc" id="struct_s_y_s___c_t_r_l___r_e_g_s_html_a52407a458b1255b66c8b2dc225c32b0f"><div class="ttname"><a href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a52407a458b1255b66c8b2dc225c32b0f">SYS_CTRL_REGS::rsvd7</a></div><div class="ttdeci">Uint16 rsvd7[1]</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:198</div></div>
<div class="ttc" id="union_f_a_c_t_i_v_e_w_a_i_t___r_e_g_html"><div class="ttname"><a href="union_f_a_c_t_i_v_e_w_a_i_t___r_e_g.html">FACTIVEWAIT_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:322</div></div>
<div class="ttc" id="struct_f_o_t_p_w_a_i_t___b_i_t_s_html"><div class="ttname"><a href="struct_f_o_t_p_w_a_i_t___b_i_t_s.html">FOTPWAIT_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:342</div></div>
<div class="ttc" id="struct_p_c_l_k_c_r3___b_i_t_s_html"><div class="ttname"><a href="struct_p_c_l_k_c_r3___b_i_t_s.html">PCLKCR3_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:117</div></div>
<div class="ttc" id="struct_f_l_a_s_h___r_e_g_s_html_a908f202dcf45f912317192cf9217cc37"><div class="ttname"><a href="struct_f_l_a_s_h___r_e_g_s.html#a908f202dcf45f912317192cf9217cc37">FLASH_REGS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:356</div></div>
<div class="ttc" id="struct_p_c_l_k_c_r1___b_i_t_s_html_a6783f7db0507a92abbb8a8954437acf1"><div class="ttname"><a href="struct_p_c_l_k_c_r1___b_i_t_s.html#a6783f7db0507a92abbb8a8954437acf1">PCLKCR1_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:99</div></div>
<div class="ttc" id="struct_m_a_p_c_n_f___b_i_t_s_html_a876a265c687f8c2c880719a7e3934c5d"><div class="ttname"><a href="struct_m_a_p_c_n_f___b_i_t_s.html#a876a265c687f8c2c880719a7e3934c5d">MAPCNF_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:162</div></div>
<div class="ttc" id="struct_f_l_a_s_h___r_e_g_s_html_a08947a9a22155823234bd3697acfa82c"><div class="ttname"><a href="struct_f_l_a_s_h___r_e_g_s.html#a08947a9a22155823234bd3697acfa82c">FLASH_REGS::FPWR</a></div><div class="ttdeci">union FPWR_REG FPWR</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:357</div></div>
<div class="ttc" id="struct_l_p_m_c_r0___b_i_t_s_html_aa0d1e76767df9dcf9f1f7edb4d67e825"><div class="ttname"><a href="struct_l_p_m_c_r0___b_i_t_s.html#aa0d1e76767df9dcf9f1f7edb4d67e825">LPMCR0_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:150</div></div>
<div class="ttc" id="struct_c_s_m___r_e_g_s_html_a7484c680a52621bb3796eae8bd80e7f0"><div class="ttname"><a href="struct_c_s_m___r_e_g_s.html#a7484c680a52621bb3796eae8bd80e7f0">CSM_REGS::KEY7</a></div><div class="ttdeci">Uint16 KEY7</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:230</div></div>
<div class="ttc" id="union_p_c_l_k_c_r1___r_e_g_html_a0a537e89c134df8729cb1eea2b2128d8"><div class="ttname"><a href="union_p_c_l_k_c_r1___r_e_g.html#a0a537e89c134df8729cb1eea2b2128d8">PCLKCR1_REG::bit</a></div><div class="ttdeci">struct PCLKCR1_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:112</div></div>
<div class="ttc" id="struct_p_c_l_k_c_r1___b_i_t_s_html_af9ca782e88e8f8d9212c306d98d5f490"><div class="ttname"><a href="struct_p_c_l_k_c_r1___b_i_t_s.html#af9ca782e88e8f8d9212c306d98d5f490">PCLKCR1_BITS::ECAP5ENCLK</a></div><div class="ttdeci">Uint16 ECAP5ENCLK</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:104</div></div>
<div class="ttc" id="union_f_s_t_d_b_y_w_a_i_t___r_e_g_html_ab7dc0564d976b733ce61f4b0c1fda330"><div class="ttname"><a href="union_f_s_t_d_b_y_w_a_i_t___r_e_g.html#ab7dc0564d976b733ce61f4b0c1fda330">FSTDBYWAIT_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:311</div></div>
<div class="ttc" id="struct_p_c_l_k_c_r3___b_i_t_s_html_a4243da3d97fc134f50b6d619f6bf542a"><div class="ttname"><a href="struct_p_c_l_k_c_r3___b_i_t_s.html#a4243da3d97fc134f50b6d619f6bf542a">PCLKCR3_BITS::GPIOINENCLK</a></div><div class="ttdeci">Uint16 GPIOINENCLK</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:124</div></div>
<div class="ttc" id="union_f_s_t_d_b_y_w_a_i_t___r_e_g_html"><div class="ttname"><a href="union_f_s_t_d_b_y_w_a_i_t___r_e_g.html">FSTDBYWAIT_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:310</div></div>
<div class="ttc" id="union_f_p_w_r___r_e_g_html_a1dbac8f10a721593bfed4c7d48168e80"><div class="ttname"><a href="union_f_p_w_r___r_e_g.html#a1dbac8f10a721593bfed4c7d48168e80">FPWR_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:282</div></div>
<div class="ttc" id="struct_f_o_t_p_w_a_i_t___b_i_t_s_html_af83512e965409fdf9a6eb167f9798d38"><div class="ttname"><a href="struct_f_o_t_p_w_a_i_t___b_i_t_s.html#af83512e965409fdf9a6eb167f9798d38">FOTPWAIT_BITS::rsvd</a></div><div class="ttdeci">Uint16 rsvd</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:344</div></div>
<div class="ttc" id="struct_f_p_w_r___b_i_t_s_html_a4d54370d9d141da652a5c729adb8252f"><div class="ttname"><a href="struct_f_p_w_r___b_i_t_s.html#a4d54370d9d141da652a5c729adb8252f">FPWR_BITS::PWR</a></div><div class="ttdeci">Uint16 PWR</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:276</div></div>
<div class="ttc" id="struct_c_s_m___r_e_g_s_html_adb1133c4a93f1b9e2dceda2b3dcf83a5"><div class="ttname"><a href="struct_c_s_m___r_e_g_s.html#adb1133c4a93f1b9e2dceda2b3dcf83a5">CSM_REGS::rsvd5</a></div><div class="ttdeci">Uint16 rsvd5</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:235</div></div>
<div class="ttc" id="union_l_p_m_c_r0___r_e_g_html_abc05ed63aaf36024e3e19b99b84104f2"><div class="ttname"><a href="union_l_p_m_c_r0___r_e_g.html#abc05ed63aaf36024e3e19b99b84104f2">LPMCR0_REG::bit</a></div><div class="ttdeci">struct LPMCR0_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:156</div></div>
<div class="ttc" id="struct_p_c_l_k_c_r1___b_i_t_s_html"><div class="ttname"><a href="struct_p_c_l_k_c_r1___b_i_t_s.html">PCLKCR1_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:92</div></div>
<div class="ttc" id="union_p_l_l_s_t_s___r_e_g_html_a69c8bbd6131fdc87fb9736ce86c41918"><div class="ttname"><a href="union_p_l_l_s_t_s___r_e_g.html#a69c8bbd6131fdc87fb9736ce86c41918">PLLSTS_REG::bit</a></div><div class="ttdeci">struct PLLSTS_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:43</div></div>
<div class="ttc" id="struct_p_c_l_k_c_r1___b_i_t_s_html_a18629aa50c49e02fc3dbe7e888deb457"><div class="ttname"><a href="struct_p_c_l_k_c_r1___b_i_t_s.html#a18629aa50c49e02fc3dbe7e888deb457">PCLKCR1_BITS::EPWM3ENCLK</a></div><div class="ttdeci">Uint16 EPWM3ENCLK</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:95</div></div>
<div class="ttc" id="struct_h_i_s_p_c_p___b_i_t_s_html_a2fe7f5779cca36d001b3d6e5a6357285"><div class="ttname"><a href="struct_h_i_s_p_c_p___b_i_t_s.html#a2fe7f5779cca36d001b3d6e5a6357285">HISPCP_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:49</div></div>
<div class="ttc" id="union_p_l_l_s_t_s___r_e_g_html"><div class="ttname"><a href="union_p_l_l_s_t_s___r_e_g.html">PLLSTS_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:41</div></div>
<div class="ttc" id="union_f_p_w_r___r_e_g_html_a4b6679e9ad0a5c691aeb596d27bf933f"><div class="ttname"><a href="union_f_p_w_r___r_e_g.html#a4b6679e9ad0a5c691aeb596d27bf933f">FPWR_REG::bit</a></div><div class="ttdeci">struct FPWR_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:283</div></div>
<div class="ttc" id="struct_p_c_l_k_c_r1___b_i_t_s_html_a1db64813d530c8188b4d570ebbc2327b"><div class="ttname"><a href="struct_p_c_l_k_c_r1___b_i_t_s.html#a1db64813d530c8188b4d570ebbc2327b">PCLKCR1_BITS::EPWM2ENCLK</a></div><div class="ttdeci">Uint16 EPWM2ENCLK</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:94</div></div>
<div class="ttc" id="union_c_s_m_s_c_r___r_e_g_html"><div class="ttname"><a href="union_c_s_m_s_c_r___r_e_g.html">CSMSCR_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:216</div></div>
<div class="ttc" id="union_c_s_m_s_c_r___r_e_g_html_afc38165358ce48cfba84877599c29bb3"><div class="ttname"><a href="union_c_s_m_s_c_r___r_e_g.html#afc38165358ce48cfba84877599c29bb3">CSMSCR_REG::bit</a></div><div class="ttdeci">struct CSMSCR_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:218</div></div>
<div class="ttc" id="struct_s_y_s___c_t_r_l___r_e_g_s_html_a9790be6d3c12cb7a30e5a982b7d8635b"><div class="ttname"><a href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a9790be6d3c12cb7a30e5a982b7d8635b">SYS_CTRL_REGS::rsvd3</a></div><div class="ttdeci">Uint16 rsvd3</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:182</div></div>
<div class="ttc" id="struct_c_s_m___r_e_g_s_html_aae4e714538d044e01433943510615c54"><div class="ttname"><a href="struct_c_s_m___r_e_g_s.html#aae4e714538d044e01433943510615c54">CSM_REGS::rsvd4</a></div><div class="ttdeci">Uint16 rsvd4</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:234</div></div>
<div class="ttc" id="struct_p_l_l_c_r___b_i_t_s_html"><div class="ttname"><a href="struct_p_l_l_c_r___b_i_t_s.html">PLLCR_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:136</div></div>
<div class="ttc" id="struct_c_s_m___r_e_g_s_html_a99e02d181935057376511671542dd61c"><div class="ttname"><a href="struct_c_s_m___r_e_g_s.html#a99e02d181935057376511671542dd61c">CSM_REGS::rsvd3</a></div><div class="ttdeci">Uint16 rsvd3</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:233</div></div>
<div class="ttc" id="struct_f_p_w_r___b_i_t_s_html_a57f27439cf48049a7582c1c1f8298cdc"><div class="ttname"><a href="struct_f_p_w_r___b_i_t_s.html#a57f27439cf48049a7582c1c1f8298cdc">FPWR_BITS::rsvd</a></div><div class="ttdeci">Uint16 rsvd</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:277</div></div>
<div class="ttc" id="struct_f_l_a_s_h___r_e_g_s_html"><div class="ttname"><a href="struct_f_l_a_s_h___r_e_g_s.html">FLASH_REGS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:354</div></div>
<div class="ttc" id="struct_f_l_a_s_h___r_e_g_s_html_a6cab5a44e4b47f9a71c97561a6fd904b"><div class="ttname"><a href="struct_f_l_a_s_h___r_e_g_s.html#a6cab5a44e4b47f9a71c97561a6fd904b">FLASH_REGS::FSTATUS</a></div><div class="ttdeci">union FSTATUS_REG FSTATUS</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:358</div></div>
<div class="ttc" id="struct_h_i_s_p_c_p___b_i_t_s_html"><div class="ttname"><a href="struct_h_i_s_p_c_p___b_i_t_s.html">HISPCP_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:47</div></div>
<div class="ttc" id="union_p_c_l_k_c_r0___r_e_g_html_acb635bdd7caee4ee7036985307948b7e"><div class="ttname"><a href="union_p_c_l_k_c_r0___r_e_g.html#acb635bdd7caee4ee7036985307948b7e">PCLKCR0_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:87</div></div>
<div class="ttc" id="struct_c_s_m___p_w_l_html_a46d058d571dc38310acb1cc8972f8020"><div class="ttname"><a href="struct_c_s_m___p_w_l.html#a46d058d571dc38310acb1cc8972f8020">CSM_PWL::PSWD4</a></div><div class="ttdeci">Uint16 PSWD4</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:247</div></div>
<div class="ttc" id="struct_f_o_t_p_w_a_i_t___b_i_t_s_html_ae771a262cbcef7cd6697640e938c1c44"><div class="ttname"><a href="struct_f_o_t_p_w_a_i_t___b_i_t_s.html#ae771a262cbcef7cd6697640e938c1c44">FOTPWAIT_BITS::OTPWAIT</a></div><div class="ttdeci">Uint16 OTPWAIT</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:343</div></div>
<div class="ttc" id="struct_s_y_s___c_t_r_l___r_e_g_s_html_ae03e71e7962023480bf29bb486a2f290"><div class="ttname"><a href="struct_s_y_s___c_t_r_l___r_e_g_s.html#ae03e71e7962023480bf29bb486a2f290">SYS_CTRL_REGS::LPMCR0</a></div><div class="ttdeci">union LPMCR0_REG LPMCR0</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:181</div></div>
<div class="ttc" id="struct_s_y_s___c_t_r_l___r_e_g_s_html"><div class="ttname"><a href="struct_s_y_s___c_t_r_l___r_e_g_s.html">SYS_CTRL_REGS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:173</div></div>
<div class="ttc" id="struct_c_s_m_s_c_r___b_i_t_s_html_a231f9bcb4cec686eda3df920afc80b3a"><div class="ttname"><a href="struct_c_s_m_s_c_r___b_i_t_s.html#a231f9bcb4cec686eda3df920afc80b3a">CSMSCR_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:210</div></div>
<div class="ttc" id="struct_p_c_l_k_c_r1___b_i_t_s_html_adc84bfd7d3a98cce57fafd44a4f71f86"><div class="ttname"><a href="struct_p_c_l_k_c_r1___b_i_t_s.html#adc84bfd7d3a98cce57fafd44a4f71f86">PCLKCR1_BITS::EPWM5ENCLK</a></div><div class="ttdeci">Uint16 EPWM5ENCLK</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:97</div></div>
<div class="ttc" id="union_m_a_p_c_n_f___r_e_g_html_aa3db64ec79e3bbd1b2d6fe6354beee60"><div class="ttname"><a href="union_m_a_p_c_n_f___r_e_g.html#aa3db64ec79e3bbd1b2d6fe6354beee60">MAPCNF_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:166</div></div>
<div class="ttc" id="struct_p_c_l_k_c_r1___b_i_t_s_html_a6e74093f6bcaf284d22924f17e4c82ae"><div class="ttname"><a href="struct_p_c_l_k_c_r1___b_i_t_s.html#a6e74093f6bcaf284d22924f17e4c82ae">PCLKCR1_BITS::ECAP1ENCLK</a></div><div class="ttdeci">Uint16 ECAP1ENCLK</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:100</div></div>
<div class="ttc" id="struct_f_s_t_a_t_u_s___b_i_t_s_html_aa00cd6ec86807a3d218d670b06526007"><div class="ttname"><a href="struct_f_s_t_a_t_u_s___b_i_t_s.html#aa00cd6ec86807a3d218d670b06526007">FSTATUS_BITS::V3STAT</a></div><div class="ttdeci">Uint16 V3STAT</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:293</div></div>
<div class="ttc" id="struct_s_y_s___c_t_r_l___r_e_g_s_html_ae6000479e34b786d1bc87c6f2e42049d"><div class="ttname"><a href="struct_s_y_s___c_t_r_l___r_e_g_s.html#ae6000479e34b786d1bc87c6f2e42049d">SYS_CTRL_REGS::SCSR</a></div><div class="ttdeci">Uint16 SCSR</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:187</div></div>
<div class="ttc" id="struct_s_y_s___c_t_r_l___r_e_g_s_html_aa20216c5f26c9dc412222a9b274747c0"><div class="ttname"><a href="struct_s_y_s___c_t_r_l___r_e_g_s.html#aa20216c5f26c9dc412222a9b274747c0">SYS_CTRL_REGS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2[8]</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:176</div></div>
<div class="ttc" id="struct_c_s_m___p_w_l_html_a4d58e243c2e2121bc0f87e12511421bd"><div class="ttname"><a href="struct_c_s_m___p_w_l.html#a4d58e243c2e2121bc0f87e12511421bd">CSM_PWL::PSWD6</a></div><div class="ttdeci">Uint16 PSWD6</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:249</div></div>
<div class="ttc" id="struct_f_o_p_t___b_i_t_s_html_a361e7496ee5059a373055063bcdaed20"><div class="ttname"><a href="struct_f_o_p_t___b_i_t_s.html#a361e7496ee5059a373055063bcdaed20">FOPT_BITS::ENPIPE</a></div><div class="ttdeci">Uint16 ENPIPE</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:264</div></div>
<div class="ttc" id="struct_p_l_l_s_t_s___b_i_t_s_html_afca9a16d305fe5c407f8f71b06af76d0"><div class="ttname"><a href="struct_p_l_l_s_t_s___b_i_t_s.html#afca9a16d305fe5c407f8f71b06af76d0">PLLSTS_BITS::MCLKOFF</a></div><div class="ttdeci">Uint16 MCLKOFF</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:36</div></div>
<div class="ttc" id="struct_f_l_a_s_h___r_e_g_s_html_a02edad7918489475c25c28eba3cc2552"><div class="ttname"><a href="struct_f_l_a_s_h___r_e_g_s.html#a02edad7918489475c25c28eba3cc2552">FLASH_REGS::FBANKWAIT</a></div><div class="ttdeci">union FBANKWAIT_REG FBANKWAIT</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:361</div></div>
<div class="ttc" id="struct_c_s_m___r_e_g_s_html_a7e06a87597063e7639e0d9594b64a815"><div class="ttname"><a href="struct_c_s_m___r_e_g_s.html#a7e06a87597063e7639e0d9594b64a815">CSM_REGS::KEY0</a></div><div class="ttdeci">Uint16 KEY0</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:223</div></div>
<div class="ttc" id="struct_c_s_m___r_e_g_s_html_a2aa082d9f598ea9e0a93de9af6498c06"><div class="ttname"><a href="struct_c_s_m___r_e_g_s.html#a2aa082d9f598ea9e0a93de9af6498c06">CSM_REGS::rsvd7</a></div><div class="ttdeci">Uint16 rsvd7</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:237</div></div>
<div class="ttc" id="struct_l_p_m_c_r0___b_i_t_s_html"><div class="ttname"><a href="struct_l_p_m_c_r0___b_i_t_s.html">LPMCR0_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:147</div></div>
<div class="ttc" id="struct_f_p_w_r___b_i_t_s_html"><div class="ttname"><a href="struct_f_p_w_r___b_i_t_s.html">FPWR_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:275</div></div>
<div class="ttc" id="union_f_b_a_n_k_w_a_i_t___r_e_g_html_a94cadf33b8d56788736dbd7da4f32dc8"><div class="ttname"><a href="union_f_b_a_n_k_w_a_i_t___r_e_g.html#a94cadf33b8d56788736dbd7da4f32dc8">FBANKWAIT_REG::bit</a></div><div class="ttdeci">struct FBANKWAIT_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:338</div></div>
<div class="ttc" id="struct_c_s_m___r_e_g_s_html_a8ee53df67d4b8800b17abbec51631dfc"><div class="ttname"><a href="struct_c_s_m___r_e_g_s.html#a8ee53df67d4b8800b17abbec51631dfc">CSM_REGS::KEY3</a></div><div class="ttdeci">Uint16 KEY3</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:226</div></div>
<div class="ttc" id="struct_c_s_m___p_w_l_html_af3c3743d45b54af8d57a349bc1ab13a4"><div class="ttname"><a href="struct_c_s_m___p_w_l.html#af3c3743d45b54af8d57a349bc1ab13a4">CSM_PWL::PSWD1</a></div><div class="ttdeci">Uint16 PSWD1</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:244</div></div>
<div class="ttc" id="struct_p_c_l_k_c_r1___b_i_t_s_html_a4c5e88c506d19dd42c8b9fe888556165"><div class="ttname"><a href="struct_p_c_l_k_c_r1___b_i_t_s.html#a4c5e88c506d19dd42c8b9fe888556165">PCLKCR1_BITS::ECAP4ENCLK</a></div><div class="ttdeci">Uint16 ECAP4ENCLK</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:103</div></div>
<div class="ttc" id="struct_c_s_m___r_e_g_s_html_ad30fde77f060f4f690c010e011479855"><div class="ttname"><a href="struct_c_s_m___r_e_g_s.html#ad30fde77f060f4f690c010e011479855">CSM_REGS::KEY1</a></div><div class="ttdeci">Uint16 KEY1</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:224</div></div>
<div class="ttc" id="union_l_o_s_p_c_p___r_e_g_html_aff68b322df91ea2c6670964de3b296b5"><div class="ttname"><a href="union_l_o_s_p_c_p___r_e_g.html#aff68b322df91ea2c6670964de3b296b5">LOSPCP_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:64</div></div>
<div class="ttc" id="struct_l_p_m_c_r0___b_i_t_s_html_a0dd11dbf77e6190bb2e889160a314bab"><div class="ttname"><a href="struct_l_p_m_c_r0___b_i_t_s.html#a0dd11dbf77e6190bb2e889160a314bab">LPMCR0_BITS::LPM</a></div><div class="ttdeci">Uint16 LPM</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:148</div></div>
<div class="ttc" id="struct_p_c_l_k_c_r0___b_i_t_s_html_aedb843062f9bc78fc9f284b086d83074"><div class="ttname"><a href="struct_p_c_l_k_c_r0___b_i_t_s.html#aedb843062f9bc78fc9f284b086d83074">PCLKCR0_BITS::SPIAENCLK</a></div><div class="ttdeci">Uint16 SPIAENCLK</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:76</div></div>
<div class="ttc" id="struct_m_a_p_c_n_f___b_i_t_s_html_ae24a01c20d8c8da0b6efe6990e817f8e"><div class="ttname"><a href="struct_m_a_p_c_n_f___b_i_t_s.html#ae24a01c20d8c8da0b6efe6990e817f8e">MAPCNF_BITS::MAPEPWM</a></div><div class="ttdeci">Uint16 MAPEPWM</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:161</div></div>
<div class="ttc" id="union_f_s_t_a_t_u_s___r_e_g_html"><div class="ttname"><a href="union_f_s_t_a_t_u_s___r_e_g.html">FSTATUS_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:298</div></div>
<div class="ttc" id="struct_p_c_l_k_c_r0___b_i_t_s_html_ab9ec6019ee2033f0d8fe51d624d44361"><div class="ttname"><a href="struct_p_c_l_k_c_r0___b_i_t_s.html#ab9ec6019ee2033f0d8fe51d624d44361">PCLKCR0_BITS::ECANAENCLK</a></div><div class="ttdeci">Uint16 ECANAENCLK</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:82</div></div>
<div class="ttc" id="struct_p_l_l_s_t_s___b_i_t_s_html_aabb0abd8c327153969a7a9a3463a32a2"><div class="ttname"><a href="struct_p_l_l_s_t_s___b_i_t_s.html#aabb0abd8c327153969a7a9a3463a32a2">PLLSTS_BITS::MCLKSTS</a></div><div class="ttdeci">Uint16 MCLKSTS</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:33</div></div>
<div class="ttc" id="struct_p_c_l_k_c_r0___b_i_t_s_html_ac58e2dee88f69d8c594a797c1557b2c4"><div class="ttname"><a href="struct_p_c_l_k_c_r0___b_i_t_s.html#ac58e2dee88f69d8c594a797c1557b2c4">PCLKCR0_BITS::MCBSPBENCLK</a></div><div class="ttdeci">Uint16 MCBSPBENCLK</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:81</div></div>
<div class="ttc" id="union_l_p_m_c_r0___r_e_g_html_a93d128db10fffb86e6fa0d53b7c35647"><div class="ttname"><a href="union_l_p_m_c_r0___r_e_g.html#a93d128db10fffb86e6fa0d53b7c35647">LPMCR0_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:155</div></div>
<div class="ttc" id="struct_p_l_l_s_t_s___b_i_t_s_html_ab59888f251e1f1717d32526bf7d30540"><div class="ttname"><a href="struct_p_l_l_s_t_s___b_i_t_s.html#ab59888f251e1f1717d32526bf7d30540">PLLSTS_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:38</div></div>
<div class="ttc" id="struct_p_c_l_k_c_r0___b_i_t_s_html_a7810fcffba0116201bb7d6e478df0a01"><div class="ttname"><a href="struct_p_c_l_k_c_r0___b_i_t_s.html#a7810fcffba0116201bb7d6e478df0a01">PCLKCR0_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:75</div></div>
<div class="ttc" id="union_f_s_t_a_t_u_s___r_e_g_html_abd9dab32178d2480a2be0f8c05560aad"><div class="ttname"><a href="union_f_s_t_a_t_u_s___r_e_g.html#abd9dab32178d2480a2be0f8c05560aad">FSTATUS_REG::bit</a></div><div class="ttdeci">struct FSTATUS_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:300</div></div>
<div class="ttc" id="union_l_p_m_c_r0___r_e_g_html"><div class="ttname"><a href="union_l_p_m_c_r0___r_e_g.html">LPMCR0_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:154</div></div>
<div class="ttc" id="struct_p_c_l_k_c_r0___b_i_t_s_html_ab19261798f36ab8a7590c5c2b890c2e1"><div class="ttname"><a href="struct_p_c_l_k_c_r0___b_i_t_s.html#ab19261798f36ab8a7590c5c2b890c2e1">PCLKCR0_BITS::SCIAENCLK</a></div><div class="ttdeci">Uint16 SCIAENCLK</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:78</div></div>
<div class="ttc" id="struct_f_a_c_t_i_v_e_w_a_i_t___b_i_t_s_html"><div class="ttname"><a href="struct_f_a_c_t_i_v_e_w_a_i_t___b_i_t_s.html">FACTIVEWAIT_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:316</div></div>
<div class="ttc" id="union_f_o_p_t___r_e_g_html_a1b186a871005bdd73900c43bd4aa45c9"><div class="ttname"><a href="union_f_o_p_t___r_e_g.html#a1b186a871005bdd73900c43bd4aa45c9">FOPT_REG::bit</a></div><div class="ttdeci">struct FOPT_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:271</div></div>
<div class="ttc" id="struct_f_l_a_s_h___r_e_g_s_html_ac70507eabc1bf0e5539c4add4b93aed9"><div class="ttname"><a href="struct_f_l_a_s_h___r_e_g_s.html#ac70507eabc1bf0e5539c4add4b93aed9">FLASH_REGS::FSTDBYWAIT</a></div><div class="ttdeci">union FSTDBYWAIT_REG FSTDBYWAIT</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:359</div></div>
<div class="ttc" id="struct_p_c_l_k_c_r0___b_i_t_s_html_a47e784ed57c84871e5fb210785337276"><div class="ttname"><a href="struct_p_c_l_k_c_r0___b_i_t_s.html#a47e784ed57c84871e5fb210785337276">PCLKCR0_BITS::MCBSPAENCLK</a></div><div class="ttdeci">Uint16 MCBSPAENCLK</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:80</div></div>
<div class="ttc" id="struct_p_c_l_k_c_r0___b_i_t_s_html_a53bbbd55d88830fe2b199a3f8d383eb1"><div class="ttname"><a href="struct_p_c_l_k_c_r0___b_i_t_s.html#a53bbbd55d88830fe2b199a3f8d383eb1">PCLKCR0_BITS::SCICENCLK</a></div><div class="ttdeci">Uint16 SCICENCLK</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:74</div></div>
<div class="ttc" id="struct_f_b_a_n_k_w_a_i_t___b_i_t_s_html_a51e4f58ff980ecf2107b921d8511c5bb"><div class="ttname"><a href="struct_f_b_a_n_k_w_a_i_t___b_i_t_s.html#a51e4f58ff980ecf2107b921d8511c5bb">FBANKWAIT_BITS::RANDWAIT</a></div><div class="ttdeci">Uint16 RANDWAIT</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:329</div></div>
<div class="ttc" id="union_c_s_m_s_c_r___r_e_g_html_a8cae8c039202b2507d03cab325844976"><div class="ttname"><a href="union_c_s_m_s_c_r___r_e_g.html#a8cae8c039202b2507d03cab325844976">CSMSCR_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:217</div></div>
<div class="ttc" id="struct_c_s_m___p_w_l_html_a3d8f3f88f583af59df6436aa5cac7807"><div class="ttname"><a href="struct_c_s_m___p_w_l.html#a3d8f3f88f583af59df6436aa5cac7807">CSM_PWL::PSWD0</a></div><div class="ttdeci">Uint16 PSWD0</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:243</div></div>
<div class="ttc" id="struct_f_s_t_a_t_u_s___b_i_t_s_html_a0c2da5d8192ee49caf2ee5cd99ce6156"><div class="ttname"><a href="struct_f_s_t_a_t_u_s___b_i_t_s.html#a0c2da5d8192ee49caf2ee5cd99ce6156">FSTATUS_BITS::PWRS</a></div><div class="ttdeci">Uint16 PWRS</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:289</div></div>
<div class="ttc" id="struct_f_a_c_t_i_v_e_w_a_i_t___b_i_t_s_html_a32609d601ac20bd394aba79efa655b42"><div class="ttname"><a href="struct_f_a_c_t_i_v_e_w_a_i_t___b_i_t_s.html#a32609d601ac20bd394aba79efa655b42">FACTIVEWAIT_BITS::rsvd</a></div><div class="ttdeci">Uint16 rsvd</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:318</div></div>
<div class="ttc" id="struct_p_c_l_k_c_r1___b_i_t_s_html_aec99c0dbabd4c34e4645bb3f83b5b9dd"><div class="ttname"><a href="struct_p_c_l_k_c_r1___b_i_t_s.html#aec99c0dbabd4c34e4645bb3f83b5b9dd">PCLKCR1_BITS::EPWM1ENCLK</a></div><div class="ttdeci">Uint16 EPWM1ENCLK</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:93</div></div>
<div class="ttc" id="struct_f_s_t_a_t_u_s___b_i_t_s_html_aee514807140c6a9d0817d8487c8f17c5"><div class="ttname"><a href="struct_f_s_t_a_t_u_s___b_i_t_s.html#aee514807140c6a9d0817d8487c8f17c5">FSTATUS_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:292</div></div>
<div class="ttc" id="union_f_p_w_r___r_e_g_html"><div class="ttname"><a href="union_f_p_w_r___r_e_g.html">FPWR_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:281</div></div>
<div class="ttc" id="struct_l_o_s_p_c_p___b_i_t_s_html"><div class="ttname"><a href="struct_l_o_s_p_c_p___b_i_t_s.html">LOSPCP_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:58</div></div>
<div class="ttc" id="_d_s_p2833x___sys_ctrl_8h_html_ac081b17476c2d428cea62e507fe76014"><div class="ttname"><a href="_d_s_p2833x___sys_ctrl_8h.html#ac081b17476c2d428cea62e507fe76014">SysCtrlRegs</a></div><div class="ttdeci">volatile struct SYS_CTRL_REGS SysCtrlRegs</div><div class="ttdef"><b>Definition:</b> DSP2833x_GlobalVariableDefs.c:405</div></div>
<div class="ttc" id="struct_f_a_c_t_i_v_e_w_a_i_t___b_i_t_s_html_a5c15af4a405316e22931ab8d7bf4a0b8"><div class="ttname"><a href="struct_f_a_c_t_i_v_e_w_a_i_t___b_i_t_s.html#a5c15af4a405316e22931ab8d7bf4a0b8">FACTIVEWAIT_BITS::ACTIVEWAIT</a></div><div class="ttdeci">Uint16 ACTIVEWAIT</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:317</div></div>
<div class="ttc" id="union_f_o_t_p_w_a_i_t___r_e_g_html_ab014549b16696d6ae7c81a15e8ba6985"><div class="ttname"><a href="union_f_o_t_p_w_a_i_t___r_e_g.html#ab014549b16696d6ae7c81a15e8ba6985">FOTPWAIT_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:349</div></div>
<div class="ttc" id="struct_p_c_l_k_c_r1___b_i_t_s_html_a0afec24f9f4fa93fe4300ff56aa50f4c"><div class="ttname"><a href="struct_p_c_l_k_c_r1___b_i_t_s.html#a0afec24f9f4fa93fe4300ff56aa50f4c">PCLKCR1_BITS::ECAP2ENCLK</a></div><div class="ttdeci">Uint16 ECAP2ENCLK</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:101</div></div>
<div class="ttc" id="struct_l_o_s_p_c_p___b_i_t_s_html_add9555cb679167bb194e235d81e5dcc3"><div class="ttname"><a href="struct_l_o_s_p_c_p___b_i_t_s.html#add9555cb679167bb194e235d81e5dcc3">LOSPCP_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:60</div></div>
<div class="ttc" id="struct_s_y_s___c_t_r_l___r_e_g_s_html_ae438ddfe18c07ff891b7738a40b2d0e6"><div class="ttname"><a href="struct_s_y_s___c_t_r_l___r_e_g_s.html#ae438ddfe18c07ff891b7738a40b2d0e6">SYS_CTRL_REGS::rsvd5</a></div><div class="ttdeci">Uint16 rsvd5[3]</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:191</div></div>
<div class="ttc" id="struct_s_y_s___c_t_r_l___r_e_g_s_html_a3ceb4cad7e7068a2872a2d50c647745c"><div class="ttname"><a href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a3ceb4cad7e7068a2872a2d50c647745c">SYS_CTRL_REGS::WDCR</a></div><div class="ttdeci">Uint16 WDCR</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:195</div></div>
<div class="ttc" id="struct_c_s_m___r_e_g_s_html_a56af8aa2b4eeaf318b71a449f26bf663"><div class="ttname"><a href="struct_c_s_m___r_e_g_s.html#a56af8aa2b4eeaf318b71a449f26bf663">CSM_REGS::KEY5</a></div><div class="ttdeci">Uint16 KEY5</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:228</div></div>
<div class="ttc" id="struct_l_p_m_c_r0___b_i_t_s_html_ae02df05b44f6f2b89b927a500b80bf23"><div class="ttname"><a href="struct_l_p_m_c_r0___b_i_t_s.html#ae02df05b44f6f2b89b927a500b80bf23">LPMCR0_BITS::WDINTE</a></div><div class="ttdeci">Uint16 WDINTE</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:151</div></div>
<div class="ttc" id="struct_p_l_l_s_t_s___b_i_t_s_html_a7df1b8bd1fc8617ecd13cfd4087bb962"><div class="ttname"><a href="struct_p_l_l_s_t_s___b_i_t_s.html#a7df1b8bd1fc8617ecd13cfd4087bb962">PLLSTS_BITS::PLLLOCKS</a></div><div class="ttdeci">Uint16 PLLLOCKS</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:30</div></div>
<div class="ttc" id="struct_c_s_m___r_e_g_s_html_ae58303f1818d0833e2050b37be5f84f8"><div class="ttname"><a href="struct_c_s_m___r_e_g_s.html#ae58303f1818d0833e2050b37be5f84f8">CSM_REGS::rsvd6</a></div><div class="ttdeci">Uint16 rsvd6</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:236</div></div>
<div class="ttc" id="struct_f_o_p_t___b_i_t_s_html_a39d2b2c0301e0cce10e1f0cb97591e63"><div class="ttname"><a href="struct_f_o_p_t___b_i_t_s.html#a39d2b2c0301e0cce10e1f0cb97591e63">FOPT_BITS::rsvd</a></div><div class="ttdeci">Uint16 rsvd</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:265</div></div>
<div class="ttc" id="struct_f_s_t_a_t_u_s___b_i_t_s_html_a94ed8236a55892509cd30e8c9ad9d0a2"><div class="ttname"><a href="struct_f_s_t_a_t_u_s___b_i_t_s.html#a94ed8236a55892509cd30e8c9ad9d0a2">FSTATUS_BITS::ACTIVEWAITS</a></div><div class="ttdeci">Uint16 ACTIVEWAITS</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:291</div></div>
<div class="ttc" id="struct_p_c_l_k_c_r3___b_i_t_s_html_a6b4c50852bde2078572c1c773c10c3ba"><div class="ttname"><a href="struct_p_c_l_k_c_r3___b_i_t_s.html#a6b4c50852bde2078572c1c773c10c3ba">PCLKCR3_BITS::CPUTIMER2ENCLK</a></div><div class="ttdeci">Uint16 CPUTIMER2ENCLK</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:121</div></div>
<div class="ttc" id="struct_p_c_l_k_c_r0___b_i_t_s_html_aaab92d9248881ea14bd3e3d20fafbdb1"><div class="ttname"><a href="struct_p_c_l_k_c_r0___b_i_t_s.html#aaab92d9248881ea14bd3e3d20fafbdb1">PCLKCR0_BITS::SCIBENCLK</a></div><div class="ttdeci">Uint16 SCIBENCLK</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:79</div></div>
<div class="ttc" id="struct_p_l_l_s_t_s___b_i_t_s_html_a9fc55d573939747d85d2663590ca8387"><div class="ttname"><a href="struct_p_l_l_s_t_s___b_i_t_s.html#a9fc55d573939747d85d2663590ca8387">PLLSTS_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:31</div></div>
<div class="ttc" id="struct_p_c_l_k_c_r3___b_i_t_s_html_a929b34b3020a8ccab982c9f787a7b13d"><div class="ttname"><a href="struct_p_c_l_k_c_r3___b_i_t_s.html#a929b34b3020a8ccab982c9f787a7b13d">PCLKCR3_BITS::DMAENCLK</a></div><div class="ttdeci">Uint16 DMAENCLK</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:122</div></div>
<div class="ttc" id="struct_p_l_l_s_t_s___b_i_t_s_html"><div class="ttname"><a href="struct_p_l_l_s_t_s___b_i_t_s.html">PLLSTS_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:29</div></div>
<div class="ttc" id="struct_p_l_l_c_r___b_i_t_s_html_ad08b3a787027d6e6c143788a1c63a4eb"><div class="ttname"><a href="struct_p_l_l_c_r___b_i_t_s.html#ad08b3a787027d6e6c143788a1c63a4eb">PLLCR_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:138</div></div>
<div class="ttc" id="union_l_o_s_p_c_p___r_e_g_html"><div class="ttname"><a href="union_l_o_s_p_c_p___r_e_g.html">LOSPCP_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:63</div></div>
<div class="ttc" id="union_f_o_p_t___r_e_g_html_a9a76411d7be66de47078d5f5ba236842"><div class="ttname"><a href="union_f_o_p_t___r_e_g.html#a9a76411d7be66de47078d5f5ba236842">FOPT_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:270</div></div>
<div class="ttc" id="struct_p_c_l_k_c_r0___b_i_t_s_html_a103ca6993498d1e71cb72a109663cef1"><div class="ttname"><a href="struct_p_c_l_k_c_r0___b_i_t_s.html#a103ca6993498d1e71cb72a109663cef1">PCLKCR0_BITS::rsvd3</a></div><div class="ttdeci">Uint16 rsvd3</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:77</div></div>
<div class="ttc" id="union_f_s_t_d_b_y_w_a_i_t___r_e_g_html_a9373cc0e11fbfed38c003b846dac753f"><div class="ttname"><a href="union_f_s_t_d_b_y_w_a_i_t___r_e_g.html#a9373cc0e11fbfed38c003b846dac753f">FSTDBYWAIT_REG::bit</a></div><div class="ttdeci">struct FSTDBYWAIT_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:312</div></div>
<div class="ttc" id="struct_f_b_a_n_k_w_a_i_t___b_i_t_s_html_ab71734d37cf0bcf6dec57611e02b16fd"><div class="ttname"><a href="struct_f_b_a_n_k_w_a_i_t___b_i_t_s.html#ab71734d37cf0bcf6dec57611e02b16fd">FBANKWAIT_BITS::PAGEWAIT</a></div><div class="ttdeci">Uint16 PAGEWAIT</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:331</div></div>
<div class="ttc" id="struct_p_c_l_k_c_r3___b_i_t_s_html_a0cb9702a834a566cd007240c944204cb"><div class="ttname"><a href="struct_p_c_l_k_c_r3___b_i_t_s.html#a0cb9702a834a566cd007240c944204cb">PCLKCR3_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:125</div></div>
<div class="ttc" id="union_p_c_l_k_c_r0___r_e_g_html_a57362b47d4a11c11099897de92827f9e"><div class="ttname"><a href="union_p_c_l_k_c_r0___r_e_g.html#a57362b47d4a11c11099897de92827f9e">PCLKCR0_REG::bit</a></div><div class="ttdeci">struct PCLKCR0_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:88</div></div>
<div class="ttc" id="union_h_i_s_p_c_p___r_e_g_html"><div class="ttname"><a href="union_h_i_s_p_c_p___r_e_g.html">HISPCP_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:52</div></div>
<div class="ttc" id="struct_p_c_l_k_c_r1___b_i_t_s_html_ae405ac54ad8fe86b84563ff3bf601fea"><div class="ttname"><a href="struct_p_c_l_k_c_r1___b_i_t_s.html#ae405ac54ad8fe86b84563ff3bf601fea">PCLKCR1_BITS::EQEP2ENCLK</a></div><div class="ttdeci">Uint16 EQEP2ENCLK</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:107</div></div>
<div class="ttc" id="struct_p_c_l_k_c_r0___b_i_t_s_html_ae4ff6ce1b2de2d2271a803afd4c84b2a"><div class="ttname"><a href="struct_p_c_l_k_c_r0___b_i_t_s.html#ae4ff6ce1b2de2d2271a803afd4c84b2a">PCLKCR0_BITS::I2CAENCLK</a></div><div class="ttdeci">Uint16 I2CAENCLK</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:73</div></div>
<div class="ttc" id="struct_f_l_a_s_h___r_e_g_s_html_a40e915f21d965b80013e0001d1b1c655"><div class="ttname"><a href="struct_f_l_a_s_h___r_e_g_s.html#a40e915f21d965b80013e0001d1b1c655">FLASH_REGS::FACTIVEWAIT</a></div><div class="ttdeci">union FACTIVEWAIT_REG FACTIVEWAIT</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:360</div></div>
<div class="ttc" id="struct_c_s_m_s_c_r___b_i_t_s_html_aa410b0a58e542d686621a910c633e241"><div class="ttname"><a href="struct_c_s_m_s_c_r___b_i_t_s.html#aa410b0a58e542d686621a910c633e241">CSMSCR_BITS::FORCESEC</a></div><div class="ttdeci">Uint16 FORCESEC</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:211</div></div>
<div class="ttc" id="struct_f_s_t_a_t_u_s___b_i_t_s_html"><div class="ttname"><a href="struct_f_s_t_a_t_u_s___b_i_t_s.html">FSTATUS_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:288</div></div>
<div class="ttc" id="struct_p_c_l_k_c_r1___b_i_t_s_html_a393e14eaac54d2218287b543fad1bf2e"><div class="ttname"><a href="struct_p_c_l_k_c_r1___b_i_t_s.html#a393e14eaac54d2218287b543fad1bf2e">PCLKCR1_BITS::EPWM4ENCLK</a></div><div class="ttdeci">Uint16 EPWM4ENCLK</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:96</div></div>
<div class="ttc" id="union_p_c_l_k_c_r1___r_e_g_html_a926e917c0816d350e59b322430bf4671"><div class="ttname"><a href="union_p_c_l_k_c_r1___r_e_g.html#a926e917c0816d350e59b322430bf4671">PCLKCR1_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:111</div></div>
<div class="ttc" id="struct_c_s_m___r_e_g_s_html_ac8f9409f438f898359135dcec87670f8"><div class="ttname"><a href="struct_c_s_m___r_e_g_s.html#ac8f9409f438f898359135dcec87670f8">CSM_REGS::CSMSCR</a></div><div class="ttdeci">union CSMSCR_REG CSMSCR</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:238</div></div>
<div class="ttc" id="struct_c_s_m_s_c_r___b_i_t_s_html_af9a8d39bcfe9f90add69b261eb25b795"><div class="ttname"><a href="struct_c_s_m_s_c_r___b_i_t_s.html#af9a8d39bcfe9f90add69b261eb25b795">CSMSCR_BITS::SECURE</a></div><div class="ttdeci">Uint16 SECURE</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:209</div></div>
<div class="ttc" id="struct_c_s_m_s_c_r___b_i_t_s_html"><div class="ttname"><a href="struct_c_s_m_s_c_r___b_i_t_s.html">CSMSCR_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:208</div></div>
<div class="ttc" id="union_f_b_a_n_k_w_a_i_t___r_e_g_html_aedae156c4b8204ccec122c8ea5e8ead0"><div class="ttname"><a href="union_f_b_a_n_k_w_a_i_t___r_e_g.html#aedae156c4b8204ccec122c8ea5e8ead0">FBANKWAIT_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:337</div></div>
<div class="ttc" id="struct_p_c_l_k_c_r3___b_i_t_s_html_a449cafb3a2d36d7847f8c707a86d2658"><div class="ttname"><a href="struct_p_c_l_k_c_r3___b_i_t_s.html#a449cafb3a2d36d7847f8c707a86d2658">PCLKCR3_BITS::CPUTIMER0ENCLK</a></div><div class="ttdeci">Uint16 CPUTIMER0ENCLK</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:119</div></div>
<div class="ttc" id="struct_f_s_t_a_t_u_s___b_i_t_s_html_ad12c115aa33da7b47f2a205ca7fa8698"><div class="ttname"><a href="struct_f_s_t_a_t_u_s___b_i_t_s.html#ad12c115aa33da7b47f2a205ca7fa8698">FSTATUS_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:294</div></div>
<div class="ttc" id="union_f_s_t_a_t_u_s___r_e_g_html_a1cf9569655267b3df3a7fadcb904cd65"><div class="ttname"><a href="union_f_s_t_a_t_u_s___r_e_g.html#a1cf9569655267b3df3a7fadcb904cd65">FSTATUS_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:299</div></div>
<div class="ttc" id="struct_c_s_m___p_w_l_html_a68f79eeb333c4baf2cc0902c14db22f0"><div class="ttname"><a href="struct_c_s_m___p_w_l.html#a68f79eeb333c4baf2cc0902c14db22f0">CSM_PWL::PSWD5</a></div><div class="ttdeci">Uint16 PSWD5</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:248</div></div>
<div class="ttc" id="struct_c_s_m___r_e_g_s_html_ae15274359fc1e12c28362089732012a0"><div class="ttname"><a href="struct_c_s_m___r_e_g_s.html#ae15274359fc1e12c28362089732012a0">CSM_REGS::KEY4</a></div><div class="ttdeci">Uint16 KEY4</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:227</div></div>
<div class="ttc" id="union_p_l_l_c_r___r_e_g_html_ab5d69564dc97b4c9db0964f748b79f36"><div class="ttname"><a href="union_p_l_l_c_r___r_e_g.html#ab5d69564dc97b4c9db0964f748b79f36">PLLCR_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:142</div></div>
<div class="ttc" id="struct_c_s_m___p_w_l_html_add8a4f2a2bcc3b4987a6622b2dec631a"><div class="ttname"><a href="struct_c_s_m___p_w_l.html#add8a4f2a2bcc3b4987a6622b2dec631a">CSM_PWL::PSWD2</a></div><div class="ttdeci">Uint16 PSWD2</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:245</div></div>
<div class="ttc" id="struct_f_l_a_s_h___r_e_g_s_html_a4e3737164105da516d12cf96d72e4462"><div class="ttname"><a href="struct_f_l_a_s_h___r_e_g_s.html#a4e3737164105da516d12cf96d72e4462">FLASH_REGS::FOPT</a></div><div class="ttdeci">union FOPT_REG FOPT</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:355</div></div>
<div class="ttc" id="struct_m_a_p_c_n_f___b_i_t_s_html"><div class="ttname"><a href="struct_m_a_p_c_n_f___b_i_t_s.html">MAPCNF_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:160</div></div>
<div class="ttc" id="union_m_a_p_c_n_f___r_e_g_html"><div class="ttname"><a href="union_m_a_p_c_n_f___r_e_g.html">MAPCNF_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:165</div></div>
<div class="ttc" id="struct_p_c_l_k_c_r0___b_i_t_s_html_a2cc41a325b93fcd24cb6d87b92096fd5"><div class="ttname"><a href="struct_p_c_l_k_c_r0___b_i_t_s.html#a2cc41a325b93fcd24cb6d87b92096fd5">PCLKCR0_BITS::ADCENCLK</a></div><div class="ttdeci">Uint16 ADCENCLK</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:72</div></div>
<div class="ttc" id="struct_s_y_s___c_t_r_l___r_e_g_s_html_a92b24af23d12a6923e477f4468b839e2"><div class="ttname"><a href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a92b24af23d12a6923e477f4468b839e2">SYS_CTRL_REGS::WDCNTR</a></div><div class="ttdeci">Uint16 WDCNTR</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:188</div></div>
<div class="ttc" id="struct_s_y_s___c_t_r_l___r_e_g_s_html_a8025cf3655933b18ac398fc1f7aac8ac"><div class="ttname"><a href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a8025cf3655933b18ac398fc1f7aac8ac">SYS_CTRL_REGS::PLLCR</a></div><div class="ttdeci">union PLLCR_REG PLLCR</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:184</div></div>
<div class="ttc" id="struct_s_y_s___c_t_r_l___r_e_g_s_html_a770233f4e7f0eccd807279b48cb9d76d"><div class="ttname"><a href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a770233f4e7f0eccd807279b48cb9d76d">SYS_CTRL_REGS::rsvd4</a></div><div class="ttdeci">Uint16 rsvd4</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:189</div></div>
<div class="ttc" id="struct_p_c_l_k_c_r3___b_i_t_s_html_aac7aea219526dc1458fbf46bc404122f"><div class="ttname"><a href="struct_p_c_l_k_c_r3___b_i_t_s.html#aac7aea219526dc1458fbf46bc404122f">PCLKCR3_BITS::CPUTIMER1ENCLK</a></div><div class="ttdeci">Uint16 CPUTIMER1ENCLK</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:120</div></div>
<div class="ttc" id="_d_s_p2833x___sys_ctrl_8h_html_a9627212e73a77ca09b109fe4266997c5"><div class="ttname"><a href="_d_s_p2833x___sys_ctrl_8h.html#a9627212e73a77ca09b109fe4266997c5">CsmRegs</a></div><div class="ttdeci">volatile struct CSM_REGS CsmRegs</div><div class="ttdef"><b>Definition:</b> DSP2833x_GlobalVariableDefs.c:75</div></div>
<div class="ttc" id="struct_f_s_t_a_t_u_s___b_i_t_s_html_acb8fd0ba47941bb14991829c4338e301"><div class="ttname"><a href="struct_f_s_t_a_t_u_s___b_i_t_s.html#acb8fd0ba47941bb14991829c4338e301">FSTATUS_BITS::STDBYWAITS</a></div><div class="ttdeci">Uint16 STDBYWAITS</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:290</div></div>
<div class="ttc" id="struct_p_c_l_k_c_r0___b_i_t_s_html"><div class="ttname"><a href="struct_p_c_l_k_c_r0___b_i_t_s.html">PCLKCR0_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:69</div></div>
<div class="ttc" id="struct_c_s_m___r_e_g_s_html_ac759c33046c4fd9fc61f746de092c078"><div class="ttname"><a href="struct_c_s_m___r_e_g_s.html#ac759c33046c4fd9fc61f746de092c078">CSM_REGS::KEY6</a></div><div class="ttdeci">Uint16 KEY6</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:229</div></div>
<div class="ttc" id="struct_c_s_m___r_e_g_s_html"><div class="ttname"><a href="struct_c_s_m___r_e_g_s.html">CSM_REGS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:222</div></div>
<div class="ttc" id="union_p_l_l_c_r___r_e_g_html_a1eb34e9269da5517292176dd544c7e85"><div class="ttname"><a href="union_p_l_l_c_r___r_e_g.html#a1eb34e9269da5517292176dd544c7e85">PLLCR_REG::bit</a></div><div class="ttdeci">struct PLLCR_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:143</div></div>
<div class="ttc" id="struct_c_s_m___r_e_g_s_html_a8764b38dd3d522f0e91381302958eb78"><div class="ttname"><a href="struct_c_s_m___r_e_g_s.html#a8764b38dd3d522f0e91381302958eb78">CSM_REGS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:232</div></div>
<div class="ttc" id="struct_f_b_a_n_k_w_a_i_t___b_i_t_s_html_a0e349785deb6785684dc6171b0c01873"><div class="ttname"><a href="struct_f_b_a_n_k_w_a_i_t___b_i_t_s.html#a0e349785deb6785684dc6171b0c01873">FBANKWAIT_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:330</div></div>
<div class="ttc" id="_d_s_p2833x___sys_ctrl_8h_html_aff9297d88b88a85930a19f90296aeae8"><div class="ttname"><a href="_d_s_p2833x___sys_ctrl_8h.html#aff9297d88b88a85930a19f90296aeae8">FlashRegs</a></div><div class="ttdeci">volatile struct FLASH_REGS FlashRegs</div><div class="ttdef"><b>Definition:</b> DSP2833x_GlobalVariableDefs.c:413</div></div>
<div class="ttc" id="struct_s_y_s___c_t_r_l___r_e_g_s_html_a47d376515ad8d8ea6ca56e9a01f967ba"><div class="ttname"><a href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a47d376515ad8d8ea6ca56e9a01f967ba">SYS_CTRL_REGS::LOSPCP</a></div><div class="ttdeci">union LOSPCP_REG LOSPCP</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:178</div></div>
<div class="ttc" id="struct_s_y_s___c_t_r_l___r_e_g_s_html_a6c5beb5604e054de5266b9a46b4f4cdd"><div class="ttname"><a href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a6c5beb5604e054de5266b9a46b4f4cdd">SYS_CTRL_REGS::rsvd6</a></div><div class="ttdeci">Uint16 rsvd6[4]</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:196</div></div>
<div class="ttc" id="struct_f_b_a_n_k_w_a_i_t___b_i_t_s_html"><div class="ttname"><a href="struct_f_b_a_n_k_w_a_i_t___b_i_t_s.html">FBANKWAIT_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:328</div></div>
<div class="ttc" id="union_h_i_s_p_c_p___r_e_g_html_a33200d722535e490b03d011ae815c6e1"><div class="ttname"><a href="union_h_i_s_p_c_p___r_e_g.html#a33200d722535e490b03d011ae815c6e1">HISPCP_REG::bit</a></div><div class="ttdeci">struct HISPCP_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:54</div></div>
<div class="ttc" id="struct_s_y_s___c_t_r_l___r_e_g_s_html_a1ed06323c33e1bba4a06aaf56186286a"><div class="ttname"><a href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a1ed06323c33e1bba4a06aaf56186286a">SYS_CTRL_REGS::WDKEY</a></div><div class="ttdeci">Uint16 WDKEY</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:190</div></div>
<div class="ttc" id="struct_c_s_m___p_w_l_html"><div class="ttname"><a href="struct_c_s_m___p_w_l.html">CSM_PWL</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:242</div></div>
<div class="ttc" id="union_l_o_s_p_c_p___r_e_g_html_a8e0da115cfddedb5794b1d909ffb8f0e"><div class="ttname"><a href="union_l_o_s_p_c_p___r_e_g.html#a8e0da115cfddedb5794b1d909ffb8f0e">LOSPCP_REG::bit</a></div><div class="ttdeci">struct LOSPCP_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:65</div></div>
<div class="ttc" id="struct_p_l_l_s_t_s___b_i_t_s_html_a4210710247c95097119ec5b588610491"><div class="ttname"><a href="struct_p_l_l_s_t_s___b_i_t_s.html#a4210710247c95097119ec5b588610491">PLLSTS_BITS::MCLKCLR</a></div><div class="ttdeci">Uint16 MCLKCLR</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:34</div></div>
<div class="ttc" id="struct_s_y_s___c_t_r_l___r_e_g_s_html_a8ff46de9dde77535c5975ceb732b794a"><div class="ttname"><a href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a8ff46de9dde77535c5975ceb732b794a">SYS_CTRL_REGS::PCLKCR3</a></div><div class="ttdeci">union PCLKCR3_REG PCLKCR3</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:183</div></div>
<div class="ttc" id="struct_p_l_l_s_t_s___b_i_t_s_html_a974b1c4341ab7ed28344c79337d69c8b"><div class="ttname"><a href="struct_p_l_l_s_t_s___b_i_t_s.html#a974b1c4341ab7ed28344c79337d69c8b">PLLSTS_BITS::PLLOFF</a></div><div class="ttdeci">Uint16 PLLOFF</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:32</div></div>
<div class="ttc" id="union_p_l_l_c_r___r_e_g_html"><div class="ttname"><a href="union_p_l_l_c_r___r_e_g.html">PLLCR_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:141</div></div>
<div class="ttc" id="struct_f_b_a_n_k_w_a_i_t___b_i_t_s_html_a4c11f6983334381618df77caee206ecf"><div class="ttname"><a href="struct_f_b_a_n_k_w_a_i_t___b_i_t_s.html#a4c11f6983334381618df77caee206ecf">FBANKWAIT_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:332</div></div>
<div class="ttc" id="struct_s_y_s___c_t_r_l___r_e_g_s_html_a2ffb7adf4b4e29fe0ab20938d9ea720a"><div class="ttname"><a href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a2ffb7adf4b4e29fe0ab20938d9ea720a">SYS_CTRL_REGS::MAPCNF</a></div><div class="ttdeci">union MAPCNF_REG MAPCNF</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:197</div></div>
<div class="ttc" id="struct_c_s_m___r_e_g_s_html_a66ce0b5b350b5ef634917e77a33d33ba"><div class="ttname"><a href="struct_c_s_m___r_e_g_s.html#a66ce0b5b350b5ef634917e77a33d33ba">CSM_REGS::KEY2</a></div><div class="ttdeci">Uint16 KEY2</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:225</div></div>
<div class="ttc" id="_d_s_p2833x___device_8h_html_a59a9f6be4562c327cbfb4f7e8e18f08b"><div class="ttname"><a href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a></div><div class="ttdeci">unsigned int Uint16</div><div class="ttdef"><b>Definition:</b> DSP2833x_Device.h:95</div></div>
<div class="ttc" id="struct_f_o_p_t___b_i_t_s_html"><div class="ttname"><a href="struct_f_o_p_t___b_i_t_s.html">FOPT_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:263</div></div>
<div class="ttc" id="struct_s_y_s___c_t_r_l___r_e_g_s_html_a92fe15d379e0656fa835523dbca62358"><div class="ttname"><a href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a92fe15d379e0656fa835523dbca62358">SYS_CTRL_REGS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:174</div></div>
<div class="ttc" id="struct_l_o_s_p_c_p___b_i_t_s_html_a766a0fe048d5e1343de743d2202a2e16"><div class="ttname"><a href="struct_l_o_s_p_c_p___b_i_t_s.html#a766a0fe048d5e1343de743d2202a2e16">LOSPCP_BITS::LSPCLK</a></div><div class="ttdeci">Uint16 LSPCLK</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:59</div></div>
<div class="ttc" id="struct_s_y_s___c_t_r_l___r_e_g_s_html_acd238c6558115a6f6bc9ba60bb2b8048"><div class="ttname"><a href="struct_s_y_s___c_t_r_l___r_e_g_s.html#acd238c6558115a6f6bc9ba60bb2b8048">SYS_CTRL_REGS::PCLKCR0</a></div><div class="ttdeci">union PCLKCR0_REG PCLKCR0</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:179</div></div>
<div class="ttc" id="union_f_o_t_p_w_a_i_t___r_e_g_html"><div class="ttname"><a href="union_f_o_t_p_w_a_i_t___r_e_g.html">FOTPWAIT_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:348</div></div>
<div class="ttc" id="struct_p_c_l_k_c_r0___b_i_t_s_html_a45d13c5879de46538bd777acaa92a6a3"><div class="ttname"><a href="struct_p_c_l_k_c_r0___b_i_t_s.html#a45d13c5879de46538bd777acaa92a6a3">PCLKCR0_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:70</div></div>
<div class="ttc" id="struct_f_l_a_s_h___r_e_g_s_html_ab19b5708a0955d8ed65a2e534ed1d9ea"><div class="ttname"><a href="struct_f_l_a_s_h___r_e_g_s.html#ab19b5708a0955d8ed65a2e534ed1d9ea">FLASH_REGS::FOTPWAIT</a></div><div class="ttdeci">union FOTPWAIT_REG FOTPWAIT</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:362</div></div>
<div class="ttc" id="struct_p_c_l_k_c_r3___b_i_t_s_html_a03d9795fea738b33c075dd55ed8f6e0b"><div class="ttname"><a href="struct_p_c_l_k_c_r3___b_i_t_s.html#a03d9795fea738b33c075dd55ed8f6e0b">PCLKCR3_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:118</div></div>
<div class="ttc" id="struct_s_y_s___c_t_r_l___r_e_g_s_html_ad4114eb042095b43d1aa33c19edcdd5b"><div class="ttname"><a href="struct_s_y_s___c_t_r_l___r_e_g_s.html#ad4114eb042095b43d1aa33c19edcdd5b">SYS_CTRL_REGS::PCLKCR1</a></div><div class="ttdeci">union PCLKCR1_REG PCLKCR1</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:180</div></div>
<div class="ttc" id="struct_c_s_m___r_e_g_s_html_a73fdc3c764412fd753d6dcbd80fa072b"><div class="ttname"><a href="struct_c_s_m___r_e_g_s.html#a73fdc3c764412fd753d6dcbd80fa072b">CSM_REGS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:231</div></div>
<div class="ttc" id="struct_p_c_l_k_c_r0___b_i_t_s_html_a28851e1f4a0d0fee2a1eb66fd339f75c"><div class="ttname"><a href="struct_p_c_l_k_c_r0___b_i_t_s.html#a28851e1f4a0d0fee2a1eb66fd339f75c">PCLKCR0_BITS::TBCLKSYNC</a></div><div class="ttdeci">Uint16 TBCLKSYNC</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:71</div></div>
<div class="ttc" id="struct_l_p_m_c_r0___b_i_t_s_html_a4b57c1a9470af75c774798d18db0424b"><div class="ttname"><a href="struct_l_p_m_c_r0___b_i_t_s.html#a4b57c1a9470af75c774798d18db0424b">LPMCR0_BITS::QUALSTDBY</a></div><div class="ttdeci">Uint16 QUALSTDBY</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:149</div></div>
<div class="ttc" id="union_m_a_p_c_n_f___r_e_g_html_a3c72acb0a152d5283af6275d62098e07"><div class="ttname"><a href="union_m_a_p_c_n_f___r_e_g.html#a3c72acb0a152d5283af6275d62098e07">MAPCNF_REG::bit</a></div><div class="ttdeci">struct MAPCNF_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:167</div></div>
<div class="ttc" id="struct_f_s_t_d_b_y_w_a_i_t___b_i_t_s_html_aa8b04e63dce365a4be147052f0e81966"><div class="ttname"><a href="struct_f_s_t_d_b_y_w_a_i_t___b_i_t_s.html#aa8b04e63dce365a4be147052f0e81966">FSTDBYWAIT_BITS::STDBYWAIT</a></div><div class="ttdeci">Uint16 STDBYWAIT</div><div class="ttdef"><b>Definition:</b> DSP2833x_SysCtrl.h:305</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat May 16 2015 06:32:55 for MSE Controller by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
