Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jun 16 16:40:10 2020
| Host         : RD-DELL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_control_wrapper_timing_summary_routed.rpt -pb main_control_wrapper_timing_summary_routed.pb -rpx main_control_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : main_control_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 41 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.978      -30.474                     50                16158        0.041        0.000                      0                16138        2.370        0.000                       0                  6921  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 5.000}        10.000          100.000         
clk_fpga_1  {0.000 3.500}        7.000           142.857         
clk_fpga_2  {0.000 12.500}       25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.284        0.000                      0                 5214        0.041        0.000                      0                 5214        4.146        0.000                       0                  2621  
clk_fpga_1         -0.232       -2.272                     18                 9967        0.059        0.000                      0                 9967        2.370        0.000                       0                  3998  
clk_fpga_2         19.811        0.000                      0                  355        0.121        0.000                      0                  355       11.646        0.000                       0                   302  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_2    clk_fpga_0          2.153        0.000                      0                    1        0.195        0.000                      0                    1  
clk_fpga_0    clk_fpga_1         -0.978      -28.202                     32                   32        0.065        0.000                      0                   32  
clk_fpga_2    clk_fpga_1         23.977        0.000                      0                   10                                                                        
clk_fpga_0    clk_fpga_2          1.876        0.000                      0                   33        0.141        0.000                      0                   33  
clk_fpga_1    clk_fpga_2          5.927        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.890        0.000                      0                   35        0.927        0.000                      0                   35  
**async_default**  clk_fpga_1         clk_fpga_1               2.486        0.000                      0                  293        0.429        0.000                      0                  293  
**async_default**  clk_fpga_2         clk_fpga_2              20.463        0.000                      0                  208        0.448        0.000                      0                  208  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.853ns  (logic 0.538ns (7.850%)  route 6.315ns (92.150%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.203ns = ( 12.203 - 10.000 ) 
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.589     2.668    main_control_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y119        FDRE                                         r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y119        FDRE (Prop_fdre_C_Q)         0.433     3.101 f  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=59, routed)          4.177     7.278    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y91         LUT1 (Prop_lut1_I0_O)        0.105     7.383 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=141, routed)         2.138     9.521    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X47Y76         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.220    12.203    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y76         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
                         clock pessimism              0.109    12.311    
                         clock uncertainty           -0.154    12.157    
    SLICE_X47Y76         FDRE (Setup_fdre_C_R)       -0.352    11.805    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.805    
                         arrival time                          -9.521    
  -------------------------------------------------------------------
                         slack                                  2.284    

Slack (MET) :             2.286ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.784ns  (logic 0.538ns (7.931%)  route 6.246ns (92.069%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 12.207 - 10.000 ) 
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.589     2.668    main_control_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y119        FDRE                                         r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y119        FDRE (Prop_fdre_C_Q)         0.433     3.101 f  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=59, routed)          4.177     7.278    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y91         LUT1 (Prop_lut1_I0_O)        0.105     7.383 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=141, routed)         2.069     9.452    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X46Y79         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.224    12.207    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y79         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                         clock pessimism              0.109    12.315    
                         clock uncertainty           -0.154    12.161    
    SLICE_X46Y79         FDRE (Setup_fdre_C_R)       -0.423    11.738    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.738    
                         arrival time                          -9.452    
  -------------------------------------------------------------------
                         slack                                  2.286    

Slack (MET) :             2.286ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.784ns  (logic 0.538ns (7.931%)  route 6.246ns (92.069%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 12.207 - 10.000 ) 
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.589     2.668    main_control_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y119        FDRE                                         r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y119        FDRE (Prop_fdre_C_Q)         0.433     3.101 f  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=59, routed)          4.177     7.278    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y91         LUT1 (Prop_lut1_I0_O)        0.105     7.383 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=141, routed)         2.069     9.452    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X46Y79         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.224    12.207    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y79         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C
                         clock pessimism              0.109    12.315    
                         clock uncertainty           -0.154    12.161    
    SLICE_X46Y79         FDRE (Setup_fdre_C_R)       -0.423    11.738    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         11.738    
                         arrival time                          -9.452    
  -------------------------------------------------------------------
                         slack                                  2.286    

Slack (MET) :             2.286ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.784ns  (logic 0.538ns (7.931%)  route 6.246ns (92.069%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 12.207 - 10.000 ) 
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.589     2.668    main_control_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y119        FDRE                                         r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y119        FDRE (Prop_fdre_C_Q)         0.433     3.101 f  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=59, routed)          4.177     7.278    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y91         LUT1 (Prop_lut1_I0_O)        0.105     7.383 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=141, routed)         2.069     9.452    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X46Y79         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.224    12.207    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y79         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[7]/C
                         clock pessimism              0.109    12.315    
                         clock uncertainty           -0.154    12.161    
    SLICE_X46Y79         FDRE (Setup_fdre_C_R)       -0.423    11.738    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         11.738    
                         arrival time                          -9.452    
  -------------------------------------------------------------------
                         slack                                  2.286    

Slack (MET) :             2.303ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.779ns  (logic 0.538ns (7.936%)  route 6.241ns (92.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 12.219 - 10.000 ) 
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.589     2.668    main_control_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y119        FDRE                                         r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y119        FDRE (Prop_fdre_C_Q)         0.433     3.101 f  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=59, routed)          4.607     7.708    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X47Y89         LUT1 (Prop_lut1_I0_O)        0.105     7.813 r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_i_1/O
                         net (fo=172, routed)         1.634     9.447    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0_n_1
    SLICE_X36Y95         FDRE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.236    12.219    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
                         clock pessimism              0.109    12.327    
                         clock uncertainty           -0.154    12.173    
    SLICE_X36Y95         FDRE (Setup_fdre_C_R)       -0.423    11.750    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0_reg[18]
  -------------------------------------------------------------------
                         required time                         11.750    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  2.303    

Slack (MET) :             2.303ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.779ns  (logic 0.538ns (7.936%)  route 6.241ns (92.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 12.219 - 10.000 ) 
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.589     2.668    main_control_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y119        FDRE                                         r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y119        FDRE (Prop_fdre_C_Q)         0.433     3.101 f  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=59, routed)          4.607     7.708    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X47Y89         LUT1 (Prop_lut1_I0_O)        0.105     7.813 r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_i_1/O
                         net (fo=172, routed)         1.634     9.447    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0_n_1
    SLICE_X36Y95         FDRE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.236    12.219    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0_reg[21]/C
                         clock pessimism              0.109    12.327    
                         clock uncertainty           -0.154    12.173    
    SLICE_X36Y95         FDRE (Setup_fdre_C_R)       -0.423    11.750    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0_reg[21]
  -------------------------------------------------------------------
                         required time                         11.750    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  2.303    

Slack (MET) :             2.303ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.779ns  (logic 0.538ns (7.936%)  route 6.241ns (92.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 12.219 - 10.000 ) 
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.589     2.668    main_control_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y119        FDRE                                         r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y119        FDRE (Prop_fdre_C_Q)         0.433     3.101 f  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=59, routed)          4.607     7.708    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X47Y89         LUT1 (Prop_lut1_I0_O)        0.105     7.813 r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_i_1/O
                         net (fo=172, routed)         1.634     9.447    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0_n_1
    SLICE_X36Y95         FDRE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.236    12.219    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
                         clock pessimism              0.109    12.327    
                         clock uncertainty           -0.154    12.173    
    SLICE_X36Y95         FDRE (Setup_fdre_C_R)       -0.423    11.750    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0_reg[22]
  -------------------------------------------------------------------
                         required time                         11.750    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  2.303    

Slack (MET) :             2.303ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.779ns  (logic 0.538ns (7.936%)  route 6.241ns (92.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 12.219 - 10.000 ) 
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.589     2.668    main_control_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y119        FDRE                                         r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y119        FDRE (Prop_fdre_C_Q)         0.433     3.101 f  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=59, routed)          4.607     7.708    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X47Y89         LUT1 (Prop_lut1_I0_O)        0.105     7.813 r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_i_1/O
                         net (fo=172, routed)         1.634     9.447    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0_n_1
    SLICE_X36Y95         FDRE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.236    12.219    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0_reg[23]/C
                         clock pessimism              0.109    12.327    
                         clock uncertainty           -0.154    12.173    
    SLICE_X36Y95         FDRE (Setup_fdre_C_R)       -0.423    11.750    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0_reg[23]
  -------------------------------------------------------------------
                         required time                         11.750    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  2.303    

Slack (MET) :             2.322ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.759ns  (logic 0.538ns (7.960%)  route 6.221ns (92.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 12.218 - 10.000 ) 
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.589     2.668    main_control_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y119        FDRE                                         r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y119        FDRE (Prop_fdre_C_Q)         0.433     3.101 f  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=59, routed)          4.607     7.708    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X47Y89         LUT1 (Prop_lut1_I0_O)        0.105     7.813 r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_i_1/O
                         net (fo=172, routed)         1.614     9.427    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0_n_1
    SLICE_X38Y90         FDRE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.235    12.218    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y90         FDRE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
                         clock pessimism              0.109    12.326    
                         clock uncertainty           -0.154    12.172    
    SLICE_X38Y90         FDRE (Setup_fdre_C_R)       -0.423    11.749    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0_reg[10]
  -------------------------------------------------------------------
                         required time                         11.749    
                         arrival time                          -9.427    
  -------------------------------------------------------------------
                         slack                                  2.322    

Slack (MET) :             2.322ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.759ns  (logic 0.538ns (7.960%)  route 6.221ns (92.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 12.218 - 10.000 ) 
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.589     2.668    main_control_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y119        FDRE                                         r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y119        FDRE (Prop_fdre_C_Q)         0.433     3.101 f  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=59, routed)          4.607     7.708    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X47Y89         LUT1 (Prop_lut1_I0_O)        0.105     7.813 r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_i_1/O
                         net (fo=172, routed)         1.614     9.427    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0_n_1
    SLICE_X38Y90         FDRE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.235    12.218    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y90         FDRE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
                         clock pessimism              0.109    12.326    
                         clock uncertainty           -0.154    12.172    
    SLICE_X38Y90         FDRE (Setup_fdre_C_R)       -0.423    11.749    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0_reg[11]
  -------------------------------------------------------------------
                         required time                         11.749    
                         arrival time                          -9.427    
  -------------------------------------------------------------------
                         slack                                  2.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.250%)  route 0.117ns (47.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.659     0.995    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/Q
                         net (fo=1, routed)           0.117     1.240    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[27]
    SLICE_X29Y99         FDRE                                         r  main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.845     1.211    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y99         FDRE                                         r  main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.023     1.199    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 main_control_i/AD7829_1_2/U0/ip2bus_data_i_D1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/AD7829_1_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.087%)  route 0.235ns (58.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.634     0.970    main_control_i/AD7829_1_2/U0/s_axi_aclk
    SLICE_X50Y104        FDRE                                         r  main_control_i/AD7829_1_2/U0/ip2bus_data_i_D1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        FDRE (Prop_fdre_C_Q)         0.164     1.134 r  main_control_i/AD7829_1_2/U0/ip2bus_data_i_D1_reg[31]/Q
                         net (fo=1, routed)           0.235     1.369    main_control_i/AD7829_1_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[0]
    SLICE_X42Y103        FDRE                                         r  main_control_i/AD7829_1_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.910     1.276    main_control_i/AD7829_1_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y103        FDRE                                         r  main_control_i/AD7829_1_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X42Y103        FDRE (Hold_fdre_C_D)         0.059     1.296    main_control_i/AD7829_1_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.624%)  route 0.120ns (48.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.577     0.913    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y99         FDRE                                         r  main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.120     1.161    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y99         SRL16E                                       r  main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.844     1.210    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.076    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 main_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.892%)  route 0.142ns (50.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.558     0.894    main_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y96         FDRE                                         r  main_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  main_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.142     1.176    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X32Y96         SRLC32E                                      r  main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.825     1.191    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y96         SRLC32E                                      r  main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.284     0.907    
    SLICE_X32Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.090    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.912%)  route 0.153ns (52.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.575     0.911    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y91         FDRE                                         r  main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.153     1.205    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X30Y90         SRLC32E                                      r  main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.843     1.209    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 main_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.631%)  route 0.230ns (58.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.641     0.977    main_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y102        FDRE                                         r  main_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  main_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.230     1.371    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X32Y98         SRLC32E                                      r  main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.826     1.192    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y98         SRLC32E                                      r  main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.274    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.546     0.882    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y82         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg2_reg[5]/Q
                         net (fo=1, routed)           0.053     1.076    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg2[5]
    SLICE_X50Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.121 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     1.121    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X50Y82         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.812     1.178    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y82         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism             -0.283     0.895    
    SLICE_X50Y82         FDRE (Hold_fdre_C_D)         0.121     1.016    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 main_control_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/VGSDATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.259%)  route 0.265ns (61.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.557     0.893    main_control_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X38Y98         FDRE                                         r  main_control_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  main_control_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/Q
                         net (fo=6, routed)           0.265     1.321    main_control_i/VGSDATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_araddr[2]
    SLICE_X50Y98         FDRE                                         r  main_control_i/VGSDATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.821     1.187    main_control_i/VGSDATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X50Y98         FDRE                                         r  main_control_i/VGSDATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y98         FDRE (Hold_fdre_C_D)         0.063     1.215    main_control_i/VGSDATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.036%)  route 0.055ns (22.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.555     0.891    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y92         FDRE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[15]/Q
                         net (fo=1, routed)           0.055     1.087    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg1[15]
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.045     1.132 r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     1.132    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X38Y92         FDRE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.823     1.189    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y92         FDRE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism             -0.285     0.904    
    SLICE_X38Y92         FDRE (Hold_fdre_C_D)         0.120     1.024    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.036%)  route 0.055ns (22.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.554     0.890    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X35Y85         FDRE                                         r  main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/Q
                         net (fo=1, routed)           0.055     1.086    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[2]
    SLICE_X34Y85         LUT5 (Prop_lut5_I4_O)        0.045     1.131 r  main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.131    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1__0_n_0
    SLICE_X34Y85         FDRE                                         r  main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.820     1.186    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X34Y85         FDRE                                         r  main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/C
                         clock pessimism             -0.283     0.903    
    SLICE_X34Y85         FDRE (Hold_fdre_C_D)         0.120     1.023    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X52Y108   main_control_i/AD7829_1_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X52Y106   main_control_i/AD7829_1_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X54Y104   main_control_i/AD7829_1_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X52Y112   main_control_i/AD7829_1_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y107   main_control_i/AD7829_1_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y106   main_control_i/AD7829_1_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X51Y103   main_control_i/AD7829_1_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y103   main_control_i/AD7829_1_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X52Y108   main_control_i/AD7829_1_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         5.000       4.146      SLICE_X32Y91    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         5.000       4.146      SLICE_X26Y99    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         5.000       4.146      SLICE_X26Y99    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         5.000       4.146      SLICE_X26Y99    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         5.000       4.146      SLICE_X26Y99    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         5.000       4.146      SLICE_X26Y99    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         5.000       4.146      SLICE_X26Y99    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         5.000       4.146      SLICE_X26Y100   main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         5.000       4.146      SLICE_X26Y100   main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         5.000       4.146      SLICE_X26Y100   main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         5.000       4.146      SLICE_X32Y91    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         5.000       4.146      SLICE_X32Y91    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         5.000       4.146      SLICE_X32Y91    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         5.000       4.146      SLICE_X32Y91    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         5.000       4.146      SLICE_X34Y97    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         5.000       4.146      SLICE_X34Y97    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X32Y96    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X32Y94    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X32Y95    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X30Y94    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           18  Failing Endpoints,  Worst Slack       -0.232ns,  Total Violation       -2.272ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.232ns  (required time - arrival time)
  Source:                 main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.783ns  (logic 1.715ns (25.285%)  route 5.068ns (74.715%))
  Logic Levels:           11  (LUT2=5 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.255ns = ( 9.255 - 7.000 ) 
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.475     2.554    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X29Y49         FDRE                                         r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.379     2.933 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=5, routed)           0.612     3.545    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_avalid
    SLICE_X31Y51         LUT5 (Prop_lut5_I4_O)        0.105     3.650 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.313     3.963    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_2_n_0
    SLICE_X31Y50         LUT2 (Prop_lut2_I0_O)        0.105     4.068 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.448     4.517    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i
    SLICE_X25Y49         LUT2 (Prop_lut2_I0_O)        0.105     4.622 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.483     5.105    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X26Y48         LUT3 (Prop_lut3_I0_O)        0.105     5.210 r  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.251     5.461    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y49         LUT2 (Prop_lut2_I1_O)        0.105     5.566 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[3]_INST_0_i_2/O
                         net (fo=2, routed)           0.481     6.046    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready_3_sn_1
    SLICE_X27Y52         LUT6 (Prop_lut6_I0_O)        0.105     6.151 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.126     6.278    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]_0
    SLICE_X27Y52         LUT2 (Prop_lut2_I0_O)        0.105     6.383 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=15, routed)          0.424     6.806    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X29Y52         LUT4 (Prop_lut4_I2_O)        0.105     6.911 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=6, routed)           0.366     7.277    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]
    SLICE_X27Y52         LUT2 (Prop_lut2_I1_O)        0.105     7.382 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_6/O
                         net (fo=8, routed)           0.688     8.070    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0
    SLICE_X27Y51         LUT3 (Prop_lut3_I2_O)        0.124     8.194 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_3/O
                         net (fo=9, routed)           0.461     8.655    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_49_out__2
    SLICE_X26Y51         LUT3 (Prop_lut3_I0_O)        0.267     8.922 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1/O
                         net (fo=8, routed)           0.415     9.337    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0
    SLICE_X26Y50         FDRE                                         r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.905    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.272     9.255    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X26Y50         FDRE                                         r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[34]/C
                         clock pessimism              0.097     9.351    
                         clock uncertainty           -0.111     9.240    
    SLICE_X26Y50         FDRE (Setup_fdre_C_CE)      -0.136     9.104    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[34]
  -------------------------------------------------------------------
                         required time                          9.104    
                         arrival time                          -9.337    
  -------------------------------------------------------------------
                         slack                                 -0.232    

Slack (VIOLATED) :        -0.232ns  (required time - arrival time)
  Source:                 main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.783ns  (logic 1.715ns (25.285%)  route 5.068ns (74.715%))
  Logic Levels:           11  (LUT2=5 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.255ns = ( 9.255 - 7.000 ) 
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.475     2.554    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X29Y49         FDRE                                         r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.379     2.933 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=5, routed)           0.612     3.545    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_avalid
    SLICE_X31Y51         LUT5 (Prop_lut5_I4_O)        0.105     3.650 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.313     3.963    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_2_n_0
    SLICE_X31Y50         LUT2 (Prop_lut2_I0_O)        0.105     4.068 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.448     4.517    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i
    SLICE_X25Y49         LUT2 (Prop_lut2_I0_O)        0.105     4.622 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.483     5.105    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X26Y48         LUT3 (Prop_lut3_I0_O)        0.105     5.210 r  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.251     5.461    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y49         LUT2 (Prop_lut2_I1_O)        0.105     5.566 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[3]_INST_0_i_2/O
                         net (fo=2, routed)           0.481     6.046    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready_3_sn_1
    SLICE_X27Y52         LUT6 (Prop_lut6_I0_O)        0.105     6.151 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.126     6.278    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]_0
    SLICE_X27Y52         LUT2 (Prop_lut2_I0_O)        0.105     6.383 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=15, routed)          0.424     6.806    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X29Y52         LUT4 (Prop_lut4_I2_O)        0.105     6.911 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=6, routed)           0.366     7.277    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]
    SLICE_X27Y52         LUT2 (Prop_lut2_I1_O)        0.105     7.382 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_6/O
                         net (fo=8, routed)           0.688     8.070    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0
    SLICE_X27Y51         LUT3 (Prop_lut3_I2_O)        0.124     8.194 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_3/O
                         net (fo=9, routed)           0.461     8.655    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_49_out__2
    SLICE_X26Y51         LUT3 (Prop_lut3_I0_O)        0.267     8.922 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1/O
                         net (fo=8, routed)           0.415     9.337    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0
    SLICE_X26Y50         FDRE                                         r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.905    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.272     9.255    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X26Y50         FDRE                                         r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[35]/C
                         clock pessimism              0.097     9.351    
                         clock uncertainty           -0.111     9.240    
    SLICE_X26Y50         FDRE (Setup_fdre_C_CE)      -0.136     9.104    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[35]
  -------------------------------------------------------------------
                         required time                          9.104    
                         arrival time                          -9.337    
  -------------------------------------------------------------------
                         slack                                 -0.232    

Slack (VIOLATED) :        -0.232ns  (required time - arrival time)
  Source:                 main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.783ns  (logic 1.715ns (25.285%)  route 5.068ns (74.715%))
  Logic Levels:           11  (LUT2=5 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.255ns = ( 9.255 - 7.000 ) 
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.475     2.554    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X29Y49         FDRE                                         r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.379     2.933 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=5, routed)           0.612     3.545    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_avalid
    SLICE_X31Y51         LUT5 (Prop_lut5_I4_O)        0.105     3.650 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.313     3.963    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_2_n_0
    SLICE_X31Y50         LUT2 (Prop_lut2_I0_O)        0.105     4.068 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.448     4.517    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i
    SLICE_X25Y49         LUT2 (Prop_lut2_I0_O)        0.105     4.622 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.483     5.105    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X26Y48         LUT3 (Prop_lut3_I0_O)        0.105     5.210 r  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.251     5.461    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y49         LUT2 (Prop_lut2_I1_O)        0.105     5.566 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[3]_INST_0_i_2/O
                         net (fo=2, routed)           0.481     6.046    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready_3_sn_1
    SLICE_X27Y52         LUT6 (Prop_lut6_I0_O)        0.105     6.151 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.126     6.278    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]_0
    SLICE_X27Y52         LUT2 (Prop_lut2_I0_O)        0.105     6.383 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=15, routed)          0.424     6.806    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X29Y52         LUT4 (Prop_lut4_I2_O)        0.105     6.911 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=6, routed)           0.366     7.277    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]
    SLICE_X27Y52         LUT2 (Prop_lut2_I1_O)        0.105     7.382 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_6/O
                         net (fo=8, routed)           0.688     8.070    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0
    SLICE_X27Y51         LUT3 (Prop_lut3_I2_O)        0.124     8.194 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_3/O
                         net (fo=9, routed)           0.461     8.655    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_49_out__2
    SLICE_X26Y51         LUT3 (Prop_lut3_I0_O)        0.267     8.922 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1/O
                         net (fo=8, routed)           0.415     9.337    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0
    SLICE_X26Y50         FDRE                                         r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.905    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.272     9.255    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X26Y50         FDRE                                         r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[38]/C
                         clock pessimism              0.097     9.351    
                         clock uncertainty           -0.111     9.240    
    SLICE_X26Y50         FDRE (Setup_fdre_C_CE)      -0.136     9.104    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[38]
  -------------------------------------------------------------------
                         required time                          9.104    
                         arrival time                          -9.337    
  -------------------------------------------------------------------
                         slack                                 -0.232    

Slack (VIOLATED) :        -0.232ns  (required time - arrival time)
  Source:                 main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.783ns  (logic 1.715ns (25.285%)  route 5.068ns (74.715%))
  Logic Levels:           11  (LUT2=5 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.255ns = ( 9.255 - 7.000 ) 
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.475     2.554    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X29Y49         FDRE                                         r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.379     2.933 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=5, routed)           0.612     3.545    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_avalid
    SLICE_X31Y51         LUT5 (Prop_lut5_I4_O)        0.105     3.650 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.313     3.963    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_2_n_0
    SLICE_X31Y50         LUT2 (Prop_lut2_I0_O)        0.105     4.068 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.448     4.517    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i
    SLICE_X25Y49         LUT2 (Prop_lut2_I0_O)        0.105     4.622 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.483     5.105    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X26Y48         LUT3 (Prop_lut3_I0_O)        0.105     5.210 r  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.251     5.461    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y49         LUT2 (Prop_lut2_I1_O)        0.105     5.566 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[3]_INST_0_i_2/O
                         net (fo=2, routed)           0.481     6.046    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready_3_sn_1
    SLICE_X27Y52         LUT6 (Prop_lut6_I0_O)        0.105     6.151 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.126     6.278    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]_0
    SLICE_X27Y52         LUT2 (Prop_lut2_I0_O)        0.105     6.383 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=15, routed)          0.424     6.806    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X29Y52         LUT4 (Prop_lut4_I2_O)        0.105     6.911 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=6, routed)           0.366     7.277    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]
    SLICE_X27Y52         LUT2 (Prop_lut2_I1_O)        0.105     7.382 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_6/O
                         net (fo=8, routed)           0.688     8.070    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0
    SLICE_X27Y51         LUT3 (Prop_lut3_I2_O)        0.124     8.194 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_3/O
                         net (fo=9, routed)           0.461     8.655    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_49_out__2
    SLICE_X26Y51         LUT3 (Prop_lut3_I0_O)        0.267     8.922 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1/O
                         net (fo=8, routed)           0.415     9.337    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0
    SLICE_X26Y50         FDRE                                         r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.905    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.272     9.255    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X26Y50         FDRE                                         r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]/C
                         clock pessimism              0.097     9.351    
                         clock uncertainty           -0.111     9.240    
    SLICE_X26Y50         FDRE (Setup_fdre_C_CE)      -0.136     9.104    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]
  -------------------------------------------------------------------
                         required time                          9.104    
                         arrival time                          -9.337    
  -------------------------------------------------------------------
                         slack                                 -0.232    

Slack (VIOLATED) :        -0.212ns  (required time - arrival time)
  Source:                 main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 1.715ns (25.362%)  route 5.047ns (74.638%))
  Logic Levels:           11  (LUT2=5 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.255ns = ( 9.255 - 7.000 ) 
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.475     2.554    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X29Y49         FDRE                                         r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.379     2.933 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=5, routed)           0.612     3.545    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_avalid
    SLICE_X31Y51         LUT5 (Prop_lut5_I4_O)        0.105     3.650 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.313     3.963    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_2_n_0
    SLICE_X31Y50         LUT2 (Prop_lut2_I0_O)        0.105     4.068 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.448     4.517    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i
    SLICE_X25Y49         LUT2 (Prop_lut2_I0_O)        0.105     4.622 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.483     5.105    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X26Y48         LUT3 (Prop_lut3_I0_O)        0.105     5.210 r  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.251     5.461    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y49         LUT2 (Prop_lut2_I1_O)        0.105     5.566 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[3]_INST_0_i_2/O
                         net (fo=2, routed)           0.481     6.046    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready_3_sn_1
    SLICE_X27Y52         LUT6 (Prop_lut6_I0_O)        0.105     6.151 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.126     6.278    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]_0
    SLICE_X27Y52         LUT2 (Prop_lut2_I0_O)        0.105     6.383 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=15, routed)          0.424     6.806    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X29Y52         LUT4 (Prop_lut4_I2_O)        0.105     6.911 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=6, routed)           0.366     7.277    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]
    SLICE_X27Y52         LUT2 (Prop_lut2_I1_O)        0.105     7.382 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_6/O
                         net (fo=8, routed)           0.688     8.070    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0
    SLICE_X27Y51         LUT3 (Prop_lut3_I2_O)        0.124     8.194 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_3/O
                         net (fo=9, routed)           0.461     8.655    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_49_out__2
    SLICE_X26Y51         LUT3 (Prop_lut3_I0_O)        0.267     8.922 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1/O
                         net (fo=8, routed)           0.395     9.316    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0
    SLICE_X26Y54         FDRE                                         r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.905    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.272     9.255    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X26Y54         FDRE                                         r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[37]/C
                         clock pessimism              0.097     9.351    
                         clock uncertainty           -0.111     9.240    
    SLICE_X26Y54         FDRE (Setup_fdre_C_CE)      -0.136     9.104    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[37]
  -------------------------------------------------------------------
                         required time                          9.104    
                         arrival time                          -9.316    
  -------------------------------------------------------------------
                         slack                                 -0.212    

Slack (VIOLATED) :        -0.124ns  (required time - arrival time)
  Source:                 main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.675ns  (logic 1.715ns (25.694%)  route 4.960ns (74.306%))
  Logic Levels:           11  (LUT2=5 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.255ns = ( 9.255 - 7.000 ) 
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.475     2.554    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X29Y49         FDRE                                         r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.379     2.933 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=5, routed)           0.612     3.545    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_avalid
    SLICE_X31Y51         LUT5 (Prop_lut5_I4_O)        0.105     3.650 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.313     3.963    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_2_n_0
    SLICE_X31Y50         LUT2 (Prop_lut2_I0_O)        0.105     4.068 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.448     4.517    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i
    SLICE_X25Y49         LUT2 (Prop_lut2_I0_O)        0.105     4.622 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.483     5.105    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X26Y48         LUT3 (Prop_lut3_I0_O)        0.105     5.210 r  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.251     5.461    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y49         LUT2 (Prop_lut2_I1_O)        0.105     5.566 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[3]_INST_0_i_2/O
                         net (fo=2, routed)           0.481     6.046    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready_3_sn_1
    SLICE_X27Y52         LUT6 (Prop_lut6_I0_O)        0.105     6.151 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.126     6.278    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]_0
    SLICE_X27Y52         LUT2 (Prop_lut2_I0_O)        0.105     6.383 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=15, routed)          0.424     6.806    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X29Y52         LUT4 (Prop_lut4_I2_O)        0.105     6.911 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=6, routed)           0.366     7.277    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]
    SLICE_X27Y52         LUT2 (Prop_lut2_I1_O)        0.105     7.382 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_6/O
                         net (fo=8, routed)           0.688     8.070    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0
    SLICE_X27Y51         LUT3 (Prop_lut3_I2_O)        0.124     8.194 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_3/O
                         net (fo=9, routed)           0.461     8.655    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_49_out__2
    SLICE_X26Y51         LUT3 (Prop_lut3_I0_O)        0.267     8.922 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1/O
                         net (fo=8, routed)           0.307     9.229    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0
    SLICE_X26Y51         FDRE                                         r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.905    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.272     9.255    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X26Y51         FDRE                                         r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[32]/C
                         clock pessimism              0.097     9.351    
                         clock uncertainty           -0.111     9.240    
    SLICE_X26Y51         FDRE (Setup_fdre_C_CE)      -0.136     9.104    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[32]
  -------------------------------------------------------------------
                         required time                          9.104    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                 -0.124    

Slack (VIOLATED) :        -0.124ns  (required time - arrival time)
  Source:                 main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.675ns  (logic 1.715ns (25.694%)  route 4.960ns (74.306%))
  Logic Levels:           11  (LUT2=5 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.255ns = ( 9.255 - 7.000 ) 
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.475     2.554    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X29Y49         FDRE                                         r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.379     2.933 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=5, routed)           0.612     3.545    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_avalid
    SLICE_X31Y51         LUT5 (Prop_lut5_I4_O)        0.105     3.650 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.313     3.963    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_2_n_0
    SLICE_X31Y50         LUT2 (Prop_lut2_I0_O)        0.105     4.068 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.448     4.517    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i
    SLICE_X25Y49         LUT2 (Prop_lut2_I0_O)        0.105     4.622 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.483     5.105    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X26Y48         LUT3 (Prop_lut3_I0_O)        0.105     5.210 r  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.251     5.461    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y49         LUT2 (Prop_lut2_I1_O)        0.105     5.566 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[3]_INST_0_i_2/O
                         net (fo=2, routed)           0.481     6.046    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready_3_sn_1
    SLICE_X27Y52         LUT6 (Prop_lut6_I0_O)        0.105     6.151 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.126     6.278    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]_0
    SLICE_X27Y52         LUT2 (Prop_lut2_I0_O)        0.105     6.383 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=15, routed)          0.424     6.806    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X29Y52         LUT4 (Prop_lut4_I2_O)        0.105     6.911 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=6, routed)           0.366     7.277    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]
    SLICE_X27Y52         LUT2 (Prop_lut2_I1_O)        0.105     7.382 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_6/O
                         net (fo=8, routed)           0.688     8.070    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0
    SLICE_X27Y51         LUT3 (Prop_lut3_I2_O)        0.124     8.194 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_3/O
                         net (fo=9, routed)           0.461     8.655    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_49_out__2
    SLICE_X26Y51         LUT3 (Prop_lut3_I0_O)        0.267     8.922 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1/O
                         net (fo=8, routed)           0.307     9.229    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0
    SLICE_X26Y51         FDRE                                         r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.905    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.272     9.255    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X26Y51         FDRE                                         r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[33]/C
                         clock pessimism              0.097     9.351    
                         clock uncertainty           -0.111     9.240    
    SLICE_X26Y51         FDRE (Setup_fdre_C_CE)      -0.136     9.104    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[33]
  -------------------------------------------------------------------
                         required time                          9.104    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                 -0.124    

Slack (VIOLATED) :        -0.124ns  (required time - arrival time)
  Source:                 main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.675ns  (logic 1.715ns (25.694%)  route 4.960ns (74.306%))
  Logic Levels:           11  (LUT2=5 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.255ns = ( 9.255 - 7.000 ) 
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.475     2.554    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X29Y49         FDRE                                         r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.379     2.933 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=5, routed)           0.612     3.545    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_avalid
    SLICE_X31Y51         LUT5 (Prop_lut5_I4_O)        0.105     3.650 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.313     3.963    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_2_n_0
    SLICE_X31Y50         LUT2 (Prop_lut2_I0_O)        0.105     4.068 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.448     4.517    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i
    SLICE_X25Y49         LUT2 (Prop_lut2_I0_O)        0.105     4.622 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.483     5.105    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X26Y48         LUT3 (Prop_lut3_I0_O)        0.105     5.210 r  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.251     5.461    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y49         LUT2 (Prop_lut2_I1_O)        0.105     5.566 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[3]_INST_0_i_2/O
                         net (fo=2, routed)           0.481     6.046    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready_3_sn_1
    SLICE_X27Y52         LUT6 (Prop_lut6_I0_O)        0.105     6.151 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.126     6.278    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]_0
    SLICE_X27Y52         LUT2 (Prop_lut2_I0_O)        0.105     6.383 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=15, routed)          0.424     6.806    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X29Y52         LUT4 (Prop_lut4_I2_O)        0.105     6.911 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=6, routed)           0.366     7.277    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]
    SLICE_X27Y52         LUT2 (Prop_lut2_I1_O)        0.105     7.382 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_6/O
                         net (fo=8, routed)           0.688     8.070    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0
    SLICE_X27Y51         LUT3 (Prop_lut3_I2_O)        0.124     8.194 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_3/O
                         net (fo=9, routed)           0.461     8.655    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_49_out__2
    SLICE_X26Y51         LUT3 (Prop_lut3_I0_O)        0.267     8.922 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1/O
                         net (fo=8, routed)           0.307     9.229    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0
    SLICE_X26Y51         FDRE                                         r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.905    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.272     9.255    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X26Y51         FDRE                                         r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[36]/C
                         clock pessimism              0.097     9.351    
                         clock uncertainty           -0.111     9.240    
    SLICE_X26Y51         FDRE (Setup_fdre_C_CE)      -0.136     9.104    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[36]
  -------------------------------------------------------------------
                         required time                          9.104    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                 -0.124    

Slack (VIOLATED) :        -0.104ns  (required time - arrival time)
  Source:                 main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 1.639ns (24.407%)  route 5.076ns (75.593%))
  Logic Levels:           12  (LUT2=6 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.303ns = ( 9.303 - 7.000 ) 
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.431     2.510    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X28Y52         FDRE                                         r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDRE (Prop_fdre_C_Q)         0.379     2.889 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/Q
                         net (fo=17, routed)          0.251     3.140    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X29Y52         LUT2 (Prop_lut2_I0_O)        0.105     3.245 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_6/O
                         net (fo=2, routed)           0.436     3.682    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_gen_axi.write_cs[2]_i_5
    SLICE_X29Y51         LUT4 (Prop_lut4_I0_O)        0.105     3.787 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.244     4.030    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_2
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.105     4.135 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.448     4.584    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i
    SLICE_X25Y49         LUT2 (Prop_lut2_I0_O)        0.105     4.689 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.483     5.172    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X26Y48         LUT3 (Prop_lut3_I0_O)        0.105     5.277 r  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.251     5.527    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y49         LUT2 (Prop_lut2_I1_O)        0.105     5.632 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[3]_INST_0_i_2/O
                         net (fo=2, routed)           0.481     6.113    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready_3_sn_1
    SLICE_X27Y52         LUT6 (Prop_lut6_I0_O)        0.105     6.218 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.126     6.344    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]_0
    SLICE_X27Y52         LUT2 (Prop_lut2_I0_O)        0.105     6.449 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=15, routed)          0.424     6.873    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X29Y52         LUT4 (Prop_lut4_I2_O)        0.105     6.978 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=6, routed)           0.366     7.344    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]
    SLICE_X27Y52         LUT2 (Prop_lut2_I1_O)        0.105     7.449 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_6/O
                         net (fo=8, routed)           0.688     8.136    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0
    SLICE_X27Y51         LUT3 (Prop_lut3_I2_O)        0.105     8.241 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_3/O
                         net (fo=9, routed)           0.352     8.594    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_98_out__1
    SLICE_X27Y51         LUT3 (Prop_lut3_I0_O)        0.105     8.699 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1/O
                         net (fo=8, routed)           0.526     9.225    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0
    SLICE_X27Y48         FDRE                                         r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.905    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.321     9.303    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X27Y48         FDRE                                         r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[0]/C
                         clock pessimism              0.097     9.400    
                         clock uncertainty           -0.111     9.289    
    SLICE_X27Y48         FDRE (Setup_fdre_C_CE)      -0.168     9.121    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[0]
  -------------------------------------------------------------------
                         required time                          9.121    
                         arrival time                          -9.225    
  -------------------------------------------------------------------
                         slack                                 -0.104    

Slack (VIOLATED) :        -0.104ns  (required time - arrival time)
  Source:                 main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 1.639ns (24.407%)  route 5.076ns (75.593%))
  Logic Levels:           12  (LUT2=6 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.303ns = ( 9.303 - 7.000 ) 
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.431     2.510    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X28Y52         FDRE                                         r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDRE (Prop_fdre_C_Q)         0.379     2.889 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/Q
                         net (fo=17, routed)          0.251     3.140    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X29Y52         LUT2 (Prop_lut2_I0_O)        0.105     3.245 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_6/O
                         net (fo=2, routed)           0.436     3.682    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_gen_axi.write_cs[2]_i_5
    SLICE_X29Y51         LUT4 (Prop_lut4_I0_O)        0.105     3.787 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.244     4.030    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_2
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.105     4.135 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.448     4.584    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i
    SLICE_X25Y49         LUT2 (Prop_lut2_I0_O)        0.105     4.689 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.483     5.172    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X26Y48         LUT3 (Prop_lut3_I0_O)        0.105     5.277 r  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.251     5.527    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y49         LUT2 (Prop_lut2_I1_O)        0.105     5.632 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[3]_INST_0_i_2/O
                         net (fo=2, routed)           0.481     6.113    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready_3_sn_1
    SLICE_X27Y52         LUT6 (Prop_lut6_I0_O)        0.105     6.218 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.126     6.344    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]_0
    SLICE_X27Y52         LUT2 (Prop_lut2_I0_O)        0.105     6.449 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=15, routed)          0.424     6.873    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X29Y52         LUT4 (Prop_lut4_I2_O)        0.105     6.978 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=6, routed)           0.366     7.344    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]
    SLICE_X27Y52         LUT2 (Prop_lut2_I1_O)        0.105     7.449 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_6/O
                         net (fo=8, routed)           0.688     8.136    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0
    SLICE_X27Y51         LUT3 (Prop_lut3_I2_O)        0.105     8.241 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_3/O
                         net (fo=9, routed)           0.352     8.594    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_98_out__1
    SLICE_X27Y51         LUT3 (Prop_lut3_I0_O)        0.105     8.699 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1/O
                         net (fo=8, routed)           0.526     9.225    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0
    SLICE_X27Y48         FDRE                                         r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.905    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.321     9.303    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X27Y48         FDRE                                         r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[3]/C
                         clock pessimism              0.097     9.400    
                         clock uncertainty           -0.111     9.289    
    SLICE_X27Y48         FDRE (Setup_fdre_C_CE)      -0.168     9.121    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[3]
  -------------------------------------------------------------------
                         required time                          9.121    
                         arrival time                          -9.225    
  -------------------------------------------------------------------
                         slack                                 -0.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/CURRENT_BD_32.current_bd_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.222%)  route 0.207ns (61.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.551     0.887    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X49Y63         FDRE                                         r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/CURRENT_BD_32.current_bd_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/CURRENT_BD_32.current_bd_reg[26]/Q
                         net (fo=1, routed)           0.207     1.221    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/current_bd[26]
    SLICE_X51Y62         FDRE                                         r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.816     1.182    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X51Y62         FDRE                                         r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[85]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X51Y62         FDRE (Hold_fdre_C_D)         0.016     1.163    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[85]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.558     0.894    main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/m_axi_s2mm_aclk
    SLICE_X43Y34         FDRE                                         r  main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[0]/Q
                         net (fo=1, routed)           0.055     1.090    main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_dre2ibtt_tlast_reg_reg[0]
    SLICE_X42Y34         SRL16E                                       r  main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.823     1.189    main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X42Y34         SRL16E                                       r  main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism             -0.282     0.907    
    SLICE_X42Y34         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.024    main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (37.041%)  route 0.218ns (62.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.543     0.879    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X52Y79         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDCE (Prop_fdce_C_Q)         0.128     1.007 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[6]/Q
                         net (fo=1, routed)           0.218     1.224    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0[6]
    SLICE_X48Y77         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.811     1.177    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X48Y77         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[6]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X48Y77         FDCE (Hold_fdce_C_D)         0.013     1.155    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.215%)  route 0.164ns (53.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.591     0.927    main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X9Y33          FDRE                                         r  main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/Q
                         net (fo=6, routed)           0.164     1.232    main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[7]
    RAMB36_X0Y6          RAMB36E1                                     r  main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.897     1.263    main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y6          RAMB36E1                                     r  main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism             -0.283     0.979    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.162    main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.014%)  route 0.226ns (57.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.553     0.889    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/m_axi_sg_aclk
    SLICE_X50Y52         FDRE                                         r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y52         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[8]/Q
                         net (fo=1, routed)           0.226     1.279    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/Q[3]
    SLICE_X46Y51         FDRE                                         r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.825     1.191    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/m_axi_sg_aclk
    SLICE_X46Y51         FDRE                                         r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[8]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y51         FDRE (Hold_fdre_C_D)         0.053     1.209    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.148ns (41.180%)  route 0.211ns (58.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.553     0.889    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X50Y50         FDRE                                         r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.148     1.037 r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[29]/Q
                         net (fo=1, routed)           0.211     1.248    main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[53]
    SLICE_X48Y49         FDRE                                         r  main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.830     1.196    main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X48Y49         FDRE                                         r  main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X48Y49         FDRE (Hold_fdre_C_D)         0.012     1.178    main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.148ns (43.338%)  route 0.193ns (56.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.556     0.892    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/m_axi_sg_aclk
    SLICE_X46Y54         FDRE                                         r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.148     1.040 r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[30]/Q
                         net (fo=1, routed)           0.193     1.233    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[64]_0[30]
    SLICE_X50Y51         FDRE                                         r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.821     1.187    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X50Y51         FDRE                                         r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[30]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y51         FDRE (Hold_fdre_C_D)         0.009     1.161    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.148ns (40.364%)  route 0.219ns (59.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.553     0.889    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X50Y50         FDRE                                         r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.148     1.037 r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[28]/Q
                         net (fo=1, routed)           0.219     1.255    main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[52]
    SLICE_X48Y49         FDRE                                         r  main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.830     1.196    main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X48Y49         FDRE                                         r  main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X48Y49         FDRE (Hold_fdre_C_D)         0.017     1.183    main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.226ns (52.401%)  route 0.205ns (47.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.551     0.887    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X51Y58         FDRE                                         r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[76]/Q
                         net (fo=2, routed)           0.205     1.220    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[90]_0[67]
    SLICE_X48Y60         LUT6 (Prop_lut6_I5_O)        0.098     1.318 r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[17]_i_1/O
                         net (fo=1, routed)           0.000     1.318    main_control_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0[11]
    SLICE_X48Y60         FDRE                                         r  main_control_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.822     1.188    main_control_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/m_axi_sg_aclk
    SLICE_X48Y60         FDRE                                         r  main_control_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[17]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X48Y60         FDRE (Hold_fdre_C_D)         0.091     1.244    main_control_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.159%)  route 0.255ns (57.841%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.557     0.893    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/out
    SLICE_X39Y50         FDRE                                         r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[4]/Q
                         net (fo=1, routed)           0.255     1.289    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg_n_0_[4]
    SLICE_X39Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.334 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i[4]_i_1/O
                         net (fo=1, routed)           0.000     1.334    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer[4]
    SLICE_X39Y49         FDRE                                         r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.830     1.196    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/out
    SLICE_X39Y49         FDRE                                         r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[4]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.092     1.258    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         7.000       4.830      RAMB18_X0Y10    main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         7.000       4.830      RAMB18_X0Y10    main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         7.000       4.830      RAMB18_X2Y12    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         7.000       4.830      RAMB36_X0Y6     main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         7.000       4.830      RAMB36_X0Y6     main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         7.000       4.830      RAMB36_X0Y7     main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         7.000       4.830      RAMB36_X0Y7     main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         7.000       5.408      BUFGCTRL_X0Y16  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         7.000       6.000      SLICE_X40Y57    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt2_ioc_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         7.000       6.000      SLICE_X55Y54    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg[10]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         3.500       2.370      SLICE_X14Y47    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         3.500       2.370      SLICE_X14Y47    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         3.500       2.370      SLICE_X14Y47    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         3.500       2.370      SLICE_X14Y47    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         3.500       2.370      SLICE_X14Y43    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         3.500       2.370      SLICE_X14Y43    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         3.500       2.370      SLICE_X14Y43    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         3.500       2.370      SLICE_X14Y43    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         3.500       2.370      SLICE_X14Y43    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         3.500       2.370      SLICE_X14Y43    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         3.500       2.370      SLICE_X14Y47    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         3.500       2.370      SLICE_X14Y47    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         3.500       2.370      SLICE_X14Y47    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         3.500       2.370      SLICE_X14Y47    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         3.500       2.370      SLICE_X14Y43    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         3.500       2.370      SLICE_X14Y43    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         3.500       2.370      SLICE_X14Y43    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         3.500       2.370      SLICE_X14Y43    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         3.500       2.370      SLICE_X14Y43    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         3.500       2.370      SLICE_X14Y43    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack       19.811ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.646ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.811ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.748ns  (logic 2.764ns (58.218%)  route 1.984ns (41.782%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 27.213 - 25.000 ) 
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.366     2.445    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X51Y80         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDCE (Prop_fdce_C_Q)         0.348     2.793 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/Q
                         net (fo=1, routed)           0.789     3.582    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[0]
    SLICE_X49Y82         LUT6 (Prop_lut6_I1_O)        0.242     3.824 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.824    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.264 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.264    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.362 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.362    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     4.552 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__1/CO[2]
                         net (fo=37, routed)          1.195     5.747    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X48Y79         LUT2 (Prop_lut2_I1_O)        0.261     6.008 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     6.008    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_4_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.340 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.340    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.438 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.438    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[4]_i_1_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.536 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.536    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.634 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.634    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]_i_1_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.732 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.732    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.830 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.830    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[20]_i_1_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.928 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.193 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.193    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[28]_i_1_n_6
    SLICE_X48Y86         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.230    27.213    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X48Y86         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[29]/C
                         clock pessimism              0.109    27.321    
                         clock uncertainty           -0.377    26.944    
    SLICE_X48Y86         FDCE (Setup_fdce_C_D)        0.059    27.003    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         27.003    
                         arrival time                          -7.193    
  -------------------------------------------------------------------
                         slack                                 19.811    

Slack (MET) :             19.816ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 2.759ns (58.174%)  route 1.984ns (41.826%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 27.213 - 25.000 ) 
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.366     2.445    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X51Y80         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDCE (Prop_fdce_C_Q)         0.348     2.793 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/Q
                         net (fo=1, routed)           0.789     3.582    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[0]
    SLICE_X49Y82         LUT6 (Prop_lut6_I1_O)        0.242     3.824 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.824    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.264 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.264    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.362 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.362    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     4.552 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__1/CO[2]
                         net (fo=37, routed)          1.195     5.747    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X48Y79         LUT2 (Prop_lut2_I1_O)        0.261     6.008 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     6.008    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_4_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.340 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.340    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.438 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.438    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[4]_i_1_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.536 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.536    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.634 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.634    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]_i_1_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.732 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.732    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.830 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.830    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[20]_i_1_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.928 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.188 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.188    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[28]_i_1_n_4
    SLICE_X48Y86         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.230    27.213    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X48Y86         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[31]/C
                         clock pessimism              0.109    27.321    
                         clock uncertainty           -0.377    26.944    
    SLICE_X48Y86         FDCE (Setup_fdce_C_D)        0.059    27.003    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         27.003    
                         arrival time                          -7.188    
  -------------------------------------------------------------------
                         slack                                 19.816    

Slack (MET) :             19.876ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 2.699ns (57.638%)  route 1.984ns (42.362%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 27.213 - 25.000 ) 
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.366     2.445    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X51Y80         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDCE (Prop_fdce_C_Q)         0.348     2.793 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/Q
                         net (fo=1, routed)           0.789     3.582    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[0]
    SLICE_X49Y82         LUT6 (Prop_lut6_I1_O)        0.242     3.824 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.824    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.264 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.264    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.362 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.362    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     4.552 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__1/CO[2]
                         net (fo=37, routed)          1.195     5.747    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X48Y79         LUT2 (Prop_lut2_I1_O)        0.261     6.008 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     6.008    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_4_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.340 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.340    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.438 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.438    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[4]_i_1_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.536 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.536    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.634 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.634    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]_i_1_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.732 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.732    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.830 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.830    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[20]_i_1_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.928 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.128 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.128    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[28]_i_1_n_5
    SLICE_X48Y86         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.230    27.213    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X48Y86         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[30]/C
                         clock pessimism              0.109    27.321    
                         clock uncertainty           -0.377    26.944    
    SLICE_X48Y86         FDCE (Setup_fdce_C_D)        0.059    27.003    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         27.003    
                         arrival time                          -7.128    
  -------------------------------------------------------------------
                         slack                                 19.876    

Slack (MET) :             19.895ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 2.680ns (57.465%)  route 1.984ns (42.535%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 27.213 - 25.000 ) 
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.366     2.445    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X51Y80         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDCE (Prop_fdce_C_Q)         0.348     2.793 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/Q
                         net (fo=1, routed)           0.789     3.582    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[0]
    SLICE_X49Y82         LUT6 (Prop_lut6_I1_O)        0.242     3.824 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.824    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.264 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.264    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.362 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.362    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     4.552 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__1/CO[2]
                         net (fo=37, routed)          1.195     5.747    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X48Y79         LUT2 (Prop_lut2_I1_O)        0.261     6.008 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     6.008    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_4_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.340 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.340    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.438 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.438    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[4]_i_1_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.536 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.536    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.634 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.634    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]_i_1_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.732 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.732    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.830 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.830    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[20]_i_1_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.928 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     7.109 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.109    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[28]_i_1_n_7
    SLICE_X48Y86         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.230    27.213    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X48Y86         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[28]/C
                         clock pessimism              0.109    27.321    
                         clock uncertainty           -0.377    26.944    
    SLICE_X48Y86         FDCE (Setup_fdce_C_D)        0.059    27.003    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         27.003    
                         arrival time                          -7.109    
  -------------------------------------------------------------------
                         slack                                 19.895    

Slack (MET) :             19.908ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.650ns  (logic 2.666ns (57.337%)  route 1.984ns (42.663%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.212ns = ( 27.212 - 25.000 ) 
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.366     2.445    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X51Y80         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDCE (Prop_fdce_C_Q)         0.348     2.793 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/Q
                         net (fo=1, routed)           0.789     3.582    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[0]
    SLICE_X49Y82         LUT6 (Prop_lut6_I1_O)        0.242     3.824 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.824    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.264 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.264    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.362 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.362    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     4.552 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__1/CO[2]
                         net (fo=37, routed)          1.195     5.747    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X48Y79         LUT2 (Prop_lut2_I1_O)        0.261     6.008 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     6.008    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_4_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.340 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.340    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.438 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.438    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[4]_i_1_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.536 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.536    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.634 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.634    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]_i_1_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.732 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.732    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.830 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.830    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[20]_i_1_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.095 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.095    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1_n_6
    SLICE_X48Y85         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.229    27.212    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X48Y85         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[25]/C
                         clock pessimism              0.109    27.320    
                         clock uncertainty           -0.377    26.943    
    SLICE_X48Y85         FDCE (Setup_fdce_C_D)        0.059    27.002    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         27.002    
                         arrival time                          -7.095    
  -------------------------------------------------------------------
                         slack                                 19.908    

Slack (MET) :             19.913ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 2.661ns (57.291%)  route 1.984ns (42.709%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.212ns = ( 27.212 - 25.000 ) 
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.366     2.445    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X51Y80         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDCE (Prop_fdce_C_Q)         0.348     2.793 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/Q
                         net (fo=1, routed)           0.789     3.582    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[0]
    SLICE_X49Y82         LUT6 (Prop_lut6_I1_O)        0.242     3.824 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.824    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.264 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.264    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.362 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.362    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     4.552 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__1/CO[2]
                         net (fo=37, routed)          1.195     5.747    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X48Y79         LUT2 (Prop_lut2_I1_O)        0.261     6.008 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     6.008    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_4_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.340 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.340    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.438 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.438    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[4]_i_1_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.536 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.536    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.634 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.634    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]_i_1_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.732 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.732    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.830 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.830    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[20]_i_1_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.090 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.090    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1_n_4
    SLICE_X48Y85         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.229    27.212    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X48Y85         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[27]/C
                         clock pessimism              0.109    27.320    
                         clock uncertainty           -0.377    26.943    
    SLICE_X48Y85         FDCE (Setup_fdce_C_D)        0.059    27.002    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         27.002    
                         arrival time                          -7.090    
  -------------------------------------------------------------------
                         slack                                 19.913    

Slack (MET) :             19.973ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.585ns  (logic 2.601ns (56.732%)  route 1.984ns (43.268%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.212ns = ( 27.212 - 25.000 ) 
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.366     2.445    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X51Y80         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDCE (Prop_fdce_C_Q)         0.348     2.793 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/Q
                         net (fo=1, routed)           0.789     3.582    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[0]
    SLICE_X49Y82         LUT6 (Prop_lut6_I1_O)        0.242     3.824 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.824    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.264 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.264    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.362 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.362    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     4.552 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__1/CO[2]
                         net (fo=37, routed)          1.195     5.747    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X48Y79         LUT2 (Prop_lut2_I1_O)        0.261     6.008 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     6.008    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_4_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.340 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.340    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.438 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.438    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[4]_i_1_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.536 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.536    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.634 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.634    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]_i_1_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.732 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.732    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.830 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.830    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[20]_i_1_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.030 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.030    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1_n_5
    SLICE_X48Y85         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.229    27.212    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X48Y85         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[26]/C
                         clock pessimism              0.109    27.320    
                         clock uncertainty           -0.377    26.943    
    SLICE_X48Y85         FDCE (Setup_fdce_C_D)        0.059    27.002    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         27.002    
                         arrival time                          -7.030    
  -------------------------------------------------------------------
                         slack                                 19.973    

Slack (MET) :             19.992ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 2.582ns (56.552%)  route 1.984ns (43.448%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.212ns = ( 27.212 - 25.000 ) 
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.366     2.445    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X51Y80         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDCE (Prop_fdce_C_Q)         0.348     2.793 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/Q
                         net (fo=1, routed)           0.789     3.582    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[0]
    SLICE_X49Y82         LUT6 (Prop_lut6_I1_O)        0.242     3.824 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.824    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.264 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.264    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.362 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.362    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     4.552 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__1/CO[2]
                         net (fo=37, routed)          1.195     5.747    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X48Y79         LUT2 (Prop_lut2_I1_O)        0.261     6.008 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     6.008    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_4_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.340 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.340    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.438 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.438    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[4]_i_1_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.536 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.536    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.634 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.634    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]_i_1_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.732 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.732    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.830 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.830    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[20]_i_1_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     7.011 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.011    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1_n_7
    SLICE_X48Y85         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.229    27.212    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X48Y85         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]/C
                         clock pessimism              0.109    27.320    
                         clock uncertainty           -0.377    26.943    
    SLICE_X48Y85         FDCE (Setup_fdce_C_D)        0.059    27.002    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         27.002    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                 19.992    

Slack (MET) :             20.005ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 2.568ns (56.418%)  route 1.984ns (43.582%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 27.211 - 25.000 ) 
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.366     2.445    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X51Y80         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDCE (Prop_fdce_C_Q)         0.348     2.793 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/Q
                         net (fo=1, routed)           0.789     3.582    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[0]
    SLICE_X49Y82         LUT6 (Prop_lut6_I1_O)        0.242     3.824 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.824    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.264 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.264    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.362 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.362    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     4.552 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__1/CO[2]
                         net (fo=37, routed)          1.195     5.747    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X48Y79         LUT2 (Prop_lut2_I1_O)        0.261     6.008 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     6.008    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_4_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.340 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.340    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.438 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.438    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[4]_i_1_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.536 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.536    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.634 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.634    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]_i_1_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.732 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.732    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.997 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.997    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[20]_i_1_n_6
    SLICE_X48Y84         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.228    27.211    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X48Y84         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[21]/C
                         clock pessimism              0.109    27.319    
                         clock uncertainty           -0.377    26.942    
    SLICE_X48Y84         FDCE (Setup_fdce_C_D)        0.059    27.001    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         27.001    
                         arrival time                          -6.997    
  -------------------------------------------------------------------
                         slack                                 20.005    

Slack (MET) :             20.010ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 2.563ns (56.370%)  route 1.984ns (43.630%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 27.211 - 25.000 ) 
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.366     2.445    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X51Y80         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDCE (Prop_fdce_C_Q)         0.348     2.793 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/Q
                         net (fo=1, routed)           0.789     3.582    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[0]
    SLICE_X49Y82         LUT6 (Prop_lut6_I1_O)        0.242     3.824 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.824    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.264 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.264    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.362 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.362    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     4.552 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__1/CO[2]
                         net (fo=37, routed)          1.195     5.747    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X48Y79         LUT2 (Prop_lut2_I1_O)        0.261     6.008 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     6.008    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_4_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.340 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.340    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.438 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.438    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[4]_i_1_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.536 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.536    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.634 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.634    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]_i_1_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.732 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.732    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.992 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.992    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[20]_i_1_n_4
    SLICE_X48Y84         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.228    27.211    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X48Y84         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[23]/C
                         clock pessimism              0.109    27.319    
                         clock uncertainty           -0.377    26.942    
    SLICE_X48Y84         FDCE (Setup_fdce_C_D)        0.059    27.001    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         27.001    
                         arrival time                          -6.992    
  -------------------------------------------------------------------
                         slack                                 20.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.549     0.885    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X43Y25         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     1.081    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X43Y25         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.813     1.179    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X43Y25         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.294     0.885    
    SLICE_X43Y25         FDRE (Hold_fdre_C_D)         0.075     0.960    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 main_control_i/rst_ps7_0_ack/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/rst_ps7_0_ack/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.542     0.878    main_control_i/rst_ps7_0_ack/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X51Y77         FDRE                                         r  main_control_i/rst_ps7_0_ack/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  main_control_i/rst_ps7_0_ack/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     1.074    main_control_i/rst_ps7_0_ack/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X51Y77         FDRE                                         r  main_control_i/rst_ps7_0_ack/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.807     1.173    main_control_i/rst_ps7_0_ack/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X51Y77         FDRE                                         r  main_control_i/rst_ps7_0_ack/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.295     0.878    
    SLICE_X51Y77         FDRE (Hold_fdre_C_D)         0.075     0.953    main_control_i/rst_ps7_0_ack/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.953    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.111%)  route 0.076ns (28.889%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.555     0.891    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y31         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/Q
                         net (fo=3, routed)           0.076     1.107    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_wr_ext[1]
    SLICE_X42Y31         LUT5 (Prop_lut5_I1_O)        0.045     1.152 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1/O
                         net (fo=1, routed)           0.000     1.152    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0
    SLICE_X42Y31         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.820     1.186    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y31         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.282     0.904    
    SLICE_X42Y31         FDPE (Hold_fdpe_C_D)         0.121     1.025    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.552     0.888    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X40Y27         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.064     1.092    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X40Y27         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.816     1.182    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X40Y27         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.294     0.888    
    SLICE_X40Y27         FDRE (Hold_fdre_C_D)         0.075     0.963    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 main_control_i/rst_ps7_0_ack/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/rst_ps7_0_ack/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.540     0.876    main_control_i/rst_ps7_0_ack/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X52Y76         FDRE                                         r  main_control_i/rst_ps7_0_ack/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.141     1.017 r  main_control_i/rst_ps7_0_ack/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.064     1.080    main_control_i/rst_ps7_0_ack/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X52Y76         FDRE                                         r  main_control_i/rst_ps7_0_ack/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.805     1.171    main_control_i/rst_ps7_0_ack/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X52Y76         FDRE                                         r  main_control_i/rst_ps7_0_ack/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.295     0.876    
    SLICE_X52Y76         FDRE (Hold_fdre_C_D)         0.075     0.951    main_control_i/rst_ps7_0_ack/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.549     0.885    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y25         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.064     1.089    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X44Y25         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.813     1.179    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y25         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.294     0.885    
    SLICE_X44Y25         FDRE (Hold_fdre_C_D)         0.075     0.960    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.555     0.891    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X40Y31         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.064     1.095    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X40Y31         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.820     1.186    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X40Y31         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.295     0.891    
    SLICE_X40Y31         FDRE (Hold_fdre_C_D)         0.075     0.966    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.531%)  route 0.196ns (54.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.543     0.879    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X50Y79         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDCE (Prop_fdce_C_Q)         0.164     1.043 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=36, routed)          0.196     1.239    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt
    SLICE_X48Y79         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.813     1.179    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X48Y79         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X48Y79         FDCE (Hold_fdce_C_CE)       -0.039     1.105    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.531%)  route 0.196ns (54.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.543     0.879    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X50Y79         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDCE (Prop_fdce_C_Q)         0.164     1.043 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=36, routed)          0.196     1.239    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt
    SLICE_X48Y79         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.813     1.179    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X48Y79         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[1]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X48Y79         FDCE (Hold_fdce_C_CE)       -0.039     1.105    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.531%)  route 0.196ns (54.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.543     0.879    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X50Y79         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDCE (Prop_fdce_C_Q)         0.164     1.043 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=36, routed)          0.196     1.239    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt
    SLICE_X48Y79         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.813     1.179    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X48Y79         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[2]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X48Y79         FDCE (Hold_fdce_C_CE)       -0.039     1.105    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X2Y12    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         25.000      23.408     BUFGCTRL_X0Y18  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X43Y25    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X44Y25    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X44Y25    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X43Y25    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X42Y25    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X42Y25    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X42Y27    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X43Y81    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[20]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X50Y76    main_control_i/rst_ps7_0_ack/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X50Y76    main_control_i/rst_ps7_0_ack/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y29    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y29    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y29    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X37Y29    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X45Y31    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X45Y31    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X44Y29    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X44Y31    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X50Y76    main_control_i/rst_ps7_0_ack/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X50Y76    main_control_i/rst_ps7_0_ack/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X42Y27    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X43Y81    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X38Y84    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[22]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X49Y80    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X49Y80    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X49Y81    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X47Y82    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X47Y82    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.153ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/st_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/st_clr_d0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@30.000ns - clk_fpga_2 rise@25.000ns)
  Data Path Delay:        2.143ns  (logic 0.379ns (17.687%)  route 1.764ns (82.313%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.214ns = ( 32.214 - 30.000 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 27.453 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.808ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994    25.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    26.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.374    27.453    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X49Y79         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/st_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDRE (Prop_fdre_C_Q)         0.379    27.832 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/st_clr_reg/Q
                         net (fo=2, routed)           1.764    29.596    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/st_clr
    SLICE_X47Y87         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/st_clr_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    30.905    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    30.982 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.231    32.214    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y87         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/st_clr_d0_reg/C
                         clock pessimism              0.000    32.214    
                         clock uncertainty           -0.405    31.808    
    SLICE_X47Y87         FDRE (Setup_fdre_C_D)       -0.059    31.749    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/st_clr_d0_reg
  -------------------------------------------------------------------
                         required time                         31.749    
                         arrival time                         -29.596    
  -------------------------------------------------------------------
                         slack                                  2.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/st_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/st_clr_d0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.141ns (14.524%)  route 0.830ns (85.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.808ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.546     0.882    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X49Y79         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/st_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/st_clr_reg/Q
                         net (fo=2, routed)           0.830     1.852    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/st_clr
    SLICE_X47Y87         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/st_clr_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.820     1.186    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y87         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/st_clr_d0_reg/C
                         clock pessimism              0.000     1.186    
                         clock uncertainty            0.405     1.591    
    SLICE_X47Y87         FDRE (Hold_fdre_C_D)         0.066     1.657    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/st_clr_d0_reg
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.195    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :           32  Failing Endpoints,  Worst Slack       -0.978ns,  Total Violation      -28.202ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.978ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@21.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.385ns  (logic 0.348ns (25.135%)  route 1.037ns (74.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.210ns = ( 23.210 - 21.000 ) 
    Source Clock Delay      (SCD):    2.459ns = ( 22.459 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.366ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    21.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.380    22.459    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y82         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y82         FDRE (Prop_fdre_C_Q)         0.348    22.807 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[27]/Q
                         net (fo=3, routed)           1.037    23.844    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[27]
    SLICE_X44Y82         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     21.000    21.000 r  
    PS7_X0Y0             PS7                          0.000    21.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    21.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.227    23.210    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X44Y82         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[27]/C
                         clock pessimism              0.000    23.210    
                         clock uncertainty           -0.186    23.023    
    SLICE_X44Y82         FDCE (Setup_fdce_C_D)       -0.158    22.865    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[27]
  -------------------------------------------------------------------
                         required time                         22.865    
                         arrival time                         -23.844    
  -------------------------------------------------------------------
                         slack                                 -0.978    

Slack (VIOLATED) :        -0.931ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@21.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.470ns  (logic 0.379ns (25.791%)  route 1.091ns (74.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.212ns = ( 23.212 - 21.000 ) 
    Source Clock Delay      (SCD):    2.460ns = ( 22.460 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.366ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    21.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.381    22.460    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y83         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.379    22.839 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[19]/Q
                         net (fo=3, routed)           1.091    23.930    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[19]
    SLICE_X43Y83         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     21.000    21.000 r  
    PS7_X0Y0             PS7                          0.000    21.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    21.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.229    23.212    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X43Y83         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[19]/C
                         clock pessimism              0.000    23.212    
                         clock uncertainty           -0.186    23.025    
    SLICE_X43Y83         FDCE (Setup_fdce_C_D)       -0.027    22.998    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[19]
  -------------------------------------------------------------------
                         required time                         22.998    
                         arrival time                         -23.930    
  -------------------------------------------------------------------
                         slack                                 -0.931    

Slack (VIOLATED) :        -0.925ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@21.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.330ns  (logic 0.398ns (29.921%)  route 0.932ns (70.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 23.207 - 21.000 ) 
    Source Clock Delay      (SCD):    2.456ns = ( 22.456 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.366ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    21.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.377    22.456    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y79         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDRE (Prop_fdre_C_Q)         0.398    22.854 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[7]/Q
                         net (fo=3, routed)           0.932    23.786    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[7]
    SLICE_X47Y79         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     21.000    21.000 r  
    PS7_X0Y0             PS7                          0.000    21.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    21.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.224    23.207    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X47Y79         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[7]/C
                         clock pessimism              0.000    23.207    
                         clock uncertainty           -0.186    23.020    
    SLICE_X47Y79         FDCE (Setup_fdce_C_D)       -0.159    22.861    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[7]
  -------------------------------------------------------------------
                         required time                         22.861    
                         arrival time                         -23.786    
  -------------------------------------------------------------------
                         slack                                 -0.925    

Slack (VIOLATED) :        -0.920ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@21.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.445ns  (logic 0.379ns (26.228%)  route 1.066ns (73.772%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.198ns = ( 23.198 - 21.000 ) 
    Source Clock Delay      (SCD):    2.444ns = ( 22.444 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.366ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    21.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.365    22.444    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y79         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDRE (Prop_fdre_C_Q)         0.379    22.823 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[2]/Q
                         net (fo=3, routed)           1.066    23.889    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[2]
    SLICE_X51Y79         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     21.000    21.000 r  
    PS7_X0Y0             PS7                          0.000    21.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    21.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.215    23.198    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X51Y79         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[2]/C
                         clock pessimism              0.000    23.198    
                         clock uncertainty           -0.186    23.011    
    SLICE_X51Y79         FDCE (Setup_fdce_C_D)       -0.042    22.969    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[2]
  -------------------------------------------------------------------
                         required time                         22.969    
                         arrival time                         -23.889    
  -------------------------------------------------------------------
                         slack                                 -0.920    

Slack (VIOLATED) :        -0.914ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@21.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.314ns  (logic 0.348ns (26.486%)  route 0.966ns (73.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 23.207 - 21.000 ) 
    Source Clock Delay      (SCD):    2.456ns = ( 22.456 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.366ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    21.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.377    22.456    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y79         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDRE (Prop_fdre_C_Q)         0.348    22.804 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[13]/Q
                         net (fo=3, routed)           0.966    23.770    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[13]
    SLICE_X44Y79         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     21.000    21.000 r  
    PS7_X0Y0             PS7                          0.000    21.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    21.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.224    23.207    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X44Y79         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[13]/C
                         clock pessimism              0.000    23.207    
                         clock uncertainty           -0.186    23.020    
    SLICE_X44Y79         FDCE (Setup_fdce_C_D)       -0.164    22.856    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[13]
  -------------------------------------------------------------------
                         required time                         22.856    
                         arrival time                         -23.770    
  -------------------------------------------------------------------
                         slack                                 -0.914    

Slack (VIOLATED) :        -0.910ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@21.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.310ns  (logic 0.348ns (26.571%)  route 0.962ns (73.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 23.211 - 21.000 ) 
    Source Clock Delay      (SCD):    2.460ns = ( 22.460 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.366ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    21.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.381    22.460    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y83         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDRE (Prop_fdre_C_Q)         0.348    22.808 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[28]/Q
                         net (fo=3, routed)           0.962    23.770    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[28]
    SLICE_X45Y83         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     21.000    21.000 r  
    PS7_X0Y0             PS7                          0.000    21.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    21.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.228    23.211    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X45Y83         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[28]/C
                         clock pessimism              0.000    23.211    
                         clock uncertainty           -0.186    23.024    
    SLICE_X45Y83         FDCE (Setup_fdce_C_D)       -0.164    22.860    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[28]
  -------------------------------------------------------------------
                         required time                         22.860    
                         arrival time                         -23.770    
  -------------------------------------------------------------------
                         slack                                 -0.910    

Slack (VIOLATED) :        -0.906ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@21.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.446ns  (logic 0.379ns (26.208%)  route 1.067ns (73.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 23.211 - 21.000 ) 
    Source Clock Delay      (SCD):    2.460ns = ( 22.460 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.366ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    21.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.381    22.460    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y83         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDRE (Prop_fdre_C_Q)         0.379    22.839 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[26]/Q
                         net (fo=3, routed)           1.067    23.906    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[26]
    SLICE_X47Y83         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     21.000    21.000 r  
    PS7_X0Y0             PS7                          0.000    21.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    21.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.228    23.211    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X47Y83         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[26]/C
                         clock pessimism              0.000    23.211    
                         clock uncertainty           -0.186    23.024    
    SLICE_X47Y83         FDCE (Setup_fdce_C_D)       -0.024    23.000    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[26]
  -------------------------------------------------------------------
                         required time                         23.000    
                         arrival time                         -23.906    
  -------------------------------------------------------------------
                         slack                                 -0.906    

Slack (VIOLATED) :        -0.902ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@21.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.396ns  (logic 0.379ns (27.155%)  route 1.017ns (72.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.198ns = ( 23.198 - 21.000 ) 
    Source Clock Delay      (SCD):    2.444ns = ( 22.444 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.366ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    21.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.365    22.444    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y79         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDRE (Prop_fdre_C_Q)         0.379    22.823 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=3, routed)           1.017    23.840    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[0]
    SLICE_X52Y79         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     21.000    21.000 r  
    PS7_X0Y0             PS7                          0.000    21.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    21.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.215    23.198    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X52Y79         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[0]/C
                         clock pessimism              0.000    23.198    
                         clock uncertainty           -0.186    23.011    
    SLICE_X52Y79         FDCE (Setup_fdce_C_D)       -0.073    22.938    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[0]
  -------------------------------------------------------------------
                         required time                         22.938    
                         arrival time                         -23.840    
  -------------------------------------------------------------------
                         slack                                 -0.902    

Slack (VIOLATED) :        -0.899ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@21.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.296ns  (logic 0.348ns (26.858%)  route 0.948ns (73.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 23.211 - 21.000 ) 
    Source Clock Delay      (SCD):    2.460ns = ( 22.460 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.366ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    21.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.381    22.460    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y83         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDRE (Prop_fdre_C_Q)         0.348    22.808 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[31]/Q
                         net (fo=3, routed)           0.948    23.756    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[31]
    SLICE_X45Y83         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     21.000    21.000 r  
    PS7_X0Y0             PS7                          0.000    21.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    21.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.228    23.211    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X45Y83         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[31]/C
                         clock pessimism              0.000    23.211    
                         clock uncertainty           -0.186    23.024    
    SLICE_X45Y83         FDCE (Setup_fdce_C_D)       -0.167    22.857    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[31]
  -------------------------------------------------------------------
                         required time                         22.857    
                         arrival time                         -23.756    
  -------------------------------------------------------------------
                         slack                                 -0.899    

Slack (VIOLATED) :        -0.898ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@21.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.437ns  (logic 0.379ns (26.370%)  route 1.058ns (73.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.212ns = ( 23.212 - 21.000 ) 
    Source Clock Delay      (SCD):    2.462ns = ( 22.462 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.366ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    21.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.383    22.462    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y83         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.379    22.841 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[22]/Q
                         net (fo=3, routed)           1.058    23.899    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[22]
    SLICE_X35Y82         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     21.000    21.000 r  
    PS7_X0Y0             PS7                          0.000    21.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    21.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.229    23.212    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X35Y82         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[22]/C
                         clock pessimism              0.000    23.212    
                         clock uncertainty           -0.186    23.025    
    SLICE_X35Y82         FDCE (Setup_fdce_C_D)       -0.024    23.001    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[22]
  -------------------------------------------------------------------
                         required time                         23.001    
                         arrival time                         -23.899    
  -------------------------------------------------------------------
                         slack                                 -0.898    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.164ns (26.833%)  route 0.447ns (73.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.366ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.550     0.886    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y82         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[18]/Q
                         net (fo=3, routed)           0.447     1.497    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[18]
    SLICE_X36Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.815     1.181    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X36Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[18]/C
                         clock pessimism              0.000     1.181    
                         clock uncertainty            0.186     1.367    
    SLICE_X36Y81         FDCE (Hold_fdce_C_D)         0.064     1.431    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.141ns (22.505%)  route 0.486ns (77.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.366ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.551     0.887    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y83         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[19]/Q
                         net (fo=3, routed)           0.486     1.513    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[19]
    SLICE_X43Y83         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.817     1.183    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X43Y83         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[19]/C
                         clock pessimism              0.000     1.183    
                         clock uncertainty            0.186     1.369    
    SLICE_X43Y83         FDCE (Hold_fdce_C_D)         0.076     1.445    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.141ns (23.095%)  route 0.470ns (76.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.366ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.546     0.882    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y78         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[11]/Q
                         net (fo=3, routed)           0.470     1.492    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[11]
    SLICE_X42Y78         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.812     1.178    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X42Y78         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[11]/C
                         clock pessimism              0.000     1.178    
                         clock uncertainty            0.186     1.364    
    SLICE_X42Y78         FDCE (Hold_fdce_C_D)         0.060     1.424    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.128ns (22.350%)  route 0.445ns (77.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.366ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.551     0.887    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y83         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[28]/Q
                         net (fo=3, routed)           0.445     1.459    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[28]
    SLICE_X45Y83         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.817     1.183    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X45Y83         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[28]/C
                         clock pessimism              0.000     1.183    
                         clock uncertainty            0.186     1.369    
    SLICE_X45Y83         FDCE (Hold_fdce_C_D)         0.022     1.391    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.141ns (22.485%)  route 0.486ns (77.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.366ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.547     0.883    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y79         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[9]/Q
                         net (fo=3, routed)           0.486     1.510    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[9]
    SLICE_X42Y79         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.813     1.179    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X42Y79         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[9]/C
                         clock pessimism              0.000     1.179    
                         clock uncertainty            0.186     1.365    
    SLICE_X42Y79         FDCE (Hold_fdce_C_D)         0.076     1.441    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.164ns (27.455%)  route 0.433ns (72.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.366ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.544     0.880    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y76         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.164     1.044 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[20]/Q
                         net (fo=3, routed)           0.433     1.477    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[20]
    SLICE_X37Y76         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.809     1.175    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X37Y76         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[20]/C
                         clock pessimism              0.000     1.175    
                         clock uncertainty            0.186     1.361    
    SLICE_X37Y76         FDCE (Hold_fdce_C_D)         0.047     1.408    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.128ns (22.205%)  route 0.448ns (77.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.366ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.551     0.887    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y83         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[30]/Q
                         net (fo=3, routed)           0.448     1.463    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[30]
    SLICE_X45Y83         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.817     1.183    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X45Y83         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[30]/C
                         clock pessimism              0.000     1.183    
                         clock uncertainty            0.186     1.369    
    SLICE_X45Y83         FDCE (Hold_fdce_C_D)         0.025     1.394    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.164ns (27.366%)  route 0.435ns (72.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.366ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.551     0.887    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y83         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[24]/Q
                         net (fo=3, routed)           0.435     1.486    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[24]
    SLICE_X47Y83         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.817     1.183    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X47Y83         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[24]/C
                         clock pessimism              0.000     1.183    
                         clock uncertainty            0.186     1.369    
    SLICE_X47Y83         FDCE (Hold_fdce_C_D)         0.047     1.416    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.164ns (26.571%)  route 0.453ns (73.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.366ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.550     0.886    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y82         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[23]/Q
                         net (fo=3, routed)           0.453     1.503    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[23]
    SLICE_X36Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.815     1.181    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X36Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[23]/C
                         clock pessimism              0.000     1.181    
                         clock uncertainty            0.186     1.367    
    SLICE_X36Y81         FDCE (Hold_fdce_C_D)         0.064     1.431    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.164ns (26.587%)  route 0.453ns (73.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.366ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.550     0.886    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y82         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[17]/Q
                         net (fo=3, routed)           0.453     1.502    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[17]
    SLICE_X36Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.815     1.181    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X36Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[17]/C
                         clock pessimism              0.000     1.181    
                         clock uncertainty            0.186     1.367    
    SLICE_X36Y81         FDCE (Hold_fdce_C_D)         0.060     1.427    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.075    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       23.977ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.977ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.813ns  (logic 0.348ns (42.829%)  route 0.465ns (57.171%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27                                      0.000     0.000 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.465     0.813    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X39Y26         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X39Y26         FDRE (Setup_fdre_C_D)       -0.210    24.790    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         24.790    
                         arrival time                          -0.813    
  -------------------------------------------------------------------
                         slack                                 23.977    

Slack (MET) :             24.042ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.748ns  (logic 0.348ns (46.542%)  route 0.400ns (53.458%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28                                      0.000     0.000 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.400     0.748    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X40Y26         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X40Y26         FDRE (Setup_fdre_C_D)       -0.210    24.790    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         24.790    
                         arrival time                          -0.748    
  -------------------------------------------------------------------
                         slack                                 24.042    

Slack (MET) :             24.080ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.710ns  (logic 0.348ns (49.021%)  route 0.362ns (50.979%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27                                      0.000     0.000 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.362     0.710    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X39Y26         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X39Y26         FDRE (Setup_fdre_C_D)       -0.210    24.790    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         24.790    
                         arrival time                          -0.710    
  -------------------------------------------------------------------
                         slack                                 24.080    

Slack (MET) :             24.091ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.697ns  (logic 0.348ns (49.932%)  route 0.349ns (50.068%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29                                      0.000     0.000 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.349     0.697    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X39Y28         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X39Y28         FDRE (Setup_fdre_C_D)       -0.212    24.788    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         24.788    
                         arrival time                          -0.697    
  -------------------------------------------------------------------
                         slack                                 24.091    

Slack (MET) :             24.169ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.756ns  (logic 0.379ns (50.132%)  route 0.377ns (49.868%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27                                      0.000     0.000 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.377     0.756    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X40Y26         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X40Y26         FDRE (Setup_fdre_C_D)       -0.075    24.925    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         24.925    
                         arrival time                          -0.756    
  -------------------------------------------------------------------
                         slack                                 24.169    

Slack (MET) :             24.171ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.754ns  (logic 0.379ns (50.246%)  route 0.375ns (49.754%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28                                      0.000     0.000 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.375     0.754    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X40Y28         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X40Y28         FDRE (Setup_fdre_C_D)       -0.075    24.925    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         24.925    
                         arrival time                          -0.754    
  -------------------------------------------------------------------
                         slack                                 24.171    

Slack (MET) :             24.190ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.737ns  (logic 0.379ns (51.404%)  route 0.358ns (48.596%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29                                      0.000     0.000 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.358     0.737    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X40Y28         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X40Y28         FDRE (Setup_fdre_C_D)       -0.073    24.927    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         24.927    
                         arrival time                          -0.737    
  -------------------------------------------------------------------
                         slack                                 24.190    

Slack (MET) :             24.203ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.722ns  (logic 0.379ns (52.479%)  route 0.343ns (47.521%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27                                      0.000     0.000 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.343     0.722    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X40Y25         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)       -0.075    24.925    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         24.925    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                 24.203    

Slack (MET) :             24.203ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.724ns  (logic 0.379ns (52.367%)  route 0.345ns (47.633%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29                                      0.000     0.000 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.345     0.724    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X39Y28         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X39Y28         FDRE (Setup_fdre_C_D)       -0.073    24.927    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         24.927    
                         arrival time                          -0.724    
  -------------------------------------------------------------------
                         slack                                 24.203    

Slack (MET) :             24.241ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.726ns  (logic 0.379ns (52.174%)  route 0.347ns (47.826%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29                                      0.000     0.000 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.347     0.726    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X38Y29         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X38Y29         FDRE (Setup_fdre_C_D)       -0.033    24.967    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         24.967    
                         arrival time                          -0.726    
  -------------------------------------------------------------------
                         slack                                 24.241    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        1.876ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.876ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.394ns  (logic 0.379ns (15.830%)  route 2.015ns (84.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 27.211 - 25.000 ) 
    Source Clock Delay      (SCD):    2.460ns = ( 22.460 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.808ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    21.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.381    22.460    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y83         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.379    22.839 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[19]/Q
                         net (fo=3, routed)           2.015    24.854    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[19]
    SLICE_X43Y82         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.228    27.211    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X43Y82         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[19]/C
                         clock pessimism              0.000    27.211    
                         clock uncertainty           -0.405    26.805    
    SLICE_X43Y82         FDCE (Setup_fdce_C_D)       -0.075    26.730    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[19]
  -------------------------------------------------------------------
                         required time                         26.730    
                         arrival time                         -24.854    
  -------------------------------------------------------------------
                         slack                                  1.876    

Slack (MET) :             1.927ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.388ns  (logic 0.433ns (18.132%)  route 1.955ns (81.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 27.211 - 25.000 ) 
    Source Clock Delay      (SCD):    2.460ns = ( 22.460 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.808ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    21.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.381    22.460    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y82         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.433    22.893 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[23]/Q
                         net (fo=3, routed)           1.955    24.848    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[23]
    SLICE_X46Y84         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.228    27.211    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X46Y84         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[23]/C
                         clock pessimism              0.000    27.211    
                         clock uncertainty           -0.405    26.805    
    SLICE_X46Y84         FDCE (Setup_fdce_C_D)       -0.030    26.775    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[23]
  -------------------------------------------------------------------
                         required time                         26.775    
                         arrival time                         -24.848    
  -------------------------------------------------------------------
                         slack                                  1.927    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.155ns  (logic 0.348ns (16.152%)  route 1.807ns (83.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 27.211 - 25.000 ) 
    Source Clock Delay      (SCD):    2.460ns = ( 22.460 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.808ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    21.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.381    22.460    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y83         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDRE (Prop_fdre_C_Q)         0.348    22.808 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[30]/Q
                         net (fo=3, routed)           1.807    24.615    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[30]
    SLICE_X45Y84         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.228    27.211    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X45Y84         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[30]/C
                         clock pessimism              0.000    27.211    
                         clock uncertainty           -0.405    26.805    
    SLICE_X45Y84         FDCE (Setup_fdce_C_D)       -0.207    26.598    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[30]
  -------------------------------------------------------------------
                         required time                         26.598    
                         arrival time                         -24.615    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.106ns  (logic 0.348ns (16.523%)  route 1.758ns (83.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.199ns = ( 27.199 - 25.000 ) 
    Source Clock Delay      (SCD):    2.444ns = ( 22.444 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.808ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    21.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.365    22.444    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y79         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDRE (Prop_fdre_C_Q)         0.348    22.792 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[6]/Q
                         net (fo=3, routed)           1.758    24.550    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[6]
    SLICE_X51Y80         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.216    27.199    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X51Y80         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[6]/C
                         clock pessimism              0.000    27.199    
                         clock uncertainty           -0.405    26.793    
    SLICE_X51Y80         FDCE (Setup_fdce_C_D)       -0.210    26.583    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[6]
  -------------------------------------------------------------------
                         required time                         26.583    
                         arrival time                         -24.550    
  -------------------------------------------------------------------
                         slack                                  2.033    

Slack (MET) :             2.119ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.181ns  (logic 0.379ns (17.381%)  route 1.802ns (82.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 27.208 - 25.000 ) 
    Source Clock Delay      (SCD):    2.456ns = ( 22.456 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.808ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    21.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.377    22.456    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y79         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.379    22.835 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[14]/Q
                         net (fo=3, routed)           1.802    24.637    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[14]
    SLICE_X47Y80         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.225    27.208    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X47Y80         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[14]/C
                         clock pessimism              0.000    27.208    
                         clock uncertainty           -0.405    26.802    
    SLICE_X47Y80         FDCE (Setup_fdce_C_D)       -0.047    26.755    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[14]
  -------------------------------------------------------------------
                         required time                         26.755    
                         arrival time                         -24.637    
  -------------------------------------------------------------------
                         slack                                  2.119    

Slack (MET) :             2.153ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.161ns  (logic 0.379ns (17.539%)  route 1.782ns (82.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.209ns = ( 27.209 - 25.000 ) 
    Source Clock Delay      (SCD):    2.456ns = ( 22.456 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.808ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    21.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.377    22.456    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y79         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.379    22.835 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[10]/Q
                         net (fo=3, routed)           1.782    24.617    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[10]
    SLICE_X46Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.226    27.209    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X46Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[10]/C
                         clock pessimism              0.000    27.209    
                         clock uncertainty           -0.405    26.803    
    SLICE_X46Y81         FDCE (Setup_fdce_C_D)       -0.033    26.770    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[10]
  -------------------------------------------------------------------
                         required time                         26.770    
                         arrival time                         -24.617    
  -------------------------------------------------------------------
                         slack                                  2.153    

Slack (MET) :             2.164ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.150ns  (logic 0.433ns (20.138%)  route 1.717ns (79.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 27.211 - 25.000 ) 
    Source Clock Delay      (SCD):    2.460ns = ( 22.460 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.808ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    21.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.381    22.460    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y82         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.433    22.893 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[17]/Q
                         net (fo=3, routed)           1.717    24.610    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[17]
    SLICE_X38Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.228    27.211    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X38Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[17]/C
                         clock pessimism              0.000    27.211    
                         clock uncertainty           -0.405    26.805    
    SLICE_X38Y81         FDCE (Setup_fdce_C_D)       -0.031    26.774    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[17]
  -------------------------------------------------------------------
                         required time                         26.774    
                         arrival time                         -24.610    
  -------------------------------------------------------------------
                         slack                                  2.164    

Slack (MET) :             2.166ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.971ns  (logic 0.348ns (17.656%)  route 1.623ns (82.344%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 27.211 - 25.000 ) 
    Source Clock Delay      (SCD):    2.460ns = ( 22.460 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.808ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    21.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.381    22.460    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y83         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDRE (Prop_fdre_C_Q)         0.348    22.808 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[31]/Q
                         net (fo=3, routed)           1.623    24.431    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[31]
    SLICE_X47Y84         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.228    27.211    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X47Y84         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]/C
                         clock pessimism              0.000    27.211    
                         clock uncertainty           -0.405    26.805    
    SLICE_X47Y84         FDCE (Setup_fdce_C_D)       -0.208    26.597    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]
  -------------------------------------------------------------------
                         required time                         26.597    
                         arrival time                         -24.431    
  -------------------------------------------------------------------
                         slack                                  2.166    

Slack (MET) :             2.174ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.965ns  (logic 0.348ns (17.712%)  route 1.617ns (82.288%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 27.211 - 25.000 ) 
    Source Clock Delay      (SCD):    2.459ns = ( 22.459 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.808ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    21.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.380    22.459    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y82         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y82         FDRE (Prop_fdre_C_Q)         0.348    22.807 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[27]/Q
                         net (fo=3, routed)           1.617    24.424    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[27]
    SLICE_X45Y84         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.228    27.211    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X45Y84         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[27]/C
                         clock pessimism              0.000    27.211    
                         clock uncertainty           -0.405    26.805    
    SLICE_X45Y84         FDCE (Setup_fdce_C_D)       -0.207    26.598    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[27]
  -------------------------------------------------------------------
                         required time                         26.598    
                         arrival time                         -24.424    
  -------------------------------------------------------------------
                         slack                                  2.174    

Slack (MET) :             2.176ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.018ns  (logic 0.398ns (19.727%)  route 1.620ns (80.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 27.211 - 25.000 ) 
    Source Clock Delay      (SCD):    2.452ns = ( 22.452 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.808ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    21.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.373    22.452    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y76         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.398    22.850 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[16]/Q
                         net (fo=3, routed)           1.620    24.470    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[16]
    SLICE_X38Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.228    27.211    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X38Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[16]/C
                         clock pessimism              0.000    27.211    
                         clock uncertainty           -0.405    26.805    
    SLICE_X38Y81         FDCE (Setup_fdce_C_D)       -0.160    26.645    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[16]
  -------------------------------------------------------------------
                         required time                         26.645    
                         arrival time                         -24.470    
  -------------------------------------------------------------------
                         slack                                  2.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.141ns (15.134%)  route 0.791ns (84.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.808ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.551     0.887    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y83         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[29]/Q
                         net (fo=3, routed)           0.791     1.818    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[29]
    SLICE_X46Y84         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.818     1.184    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X46Y84         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[29]/C
                         clock pessimism              0.000     1.184    
                         clock uncertainty            0.405     1.589    
    SLICE_X46Y84         FDCE (Hold_fdce_C_D)         0.088     1.677    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.164ns (17.173%)  route 0.791ns (82.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.808ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.550     0.886    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y82         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[18]/Q
                         net (fo=3, routed)           0.791     1.841    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[18]
    SLICE_X38Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.815     1.181    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X38Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[18]/C
                         clock pessimism              0.000     1.181    
                         clock uncertainty            0.405     1.586    
    SLICE_X38Y81         FDCE (Hold_fdce_C_D)         0.083     1.669    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.141ns (15.310%)  route 0.780ns (84.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.808ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.543     0.879    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y79         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=3, routed)           0.780     1.800    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[0]
    SLICE_X51Y80         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.810     1.176    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X51Y80         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[0]/C
                         clock pessimism              0.000     1.176    
                         clock uncertainty            0.405     1.581    
    SLICE_X51Y80         FDCE (Hold_fdce_C_D)         0.046     1.627    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.141ns (15.217%)  route 0.786ns (84.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.808ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.546     0.882    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y78         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[11]/Q
                         net (fo=3, routed)           0.786     1.808    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[11]
    SLICE_X47Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.815     1.181    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X47Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[11]/C
                         clock pessimism              0.000     1.181    
                         clock uncertainty            0.405     1.586    
    SLICE_X47Y81         FDCE (Hold_fdce_C_D)         0.046     1.632    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.164ns (17.540%)  route 0.771ns (82.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.808ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.547     0.883    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y79         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDRE (Prop_fdre_C_Q)         0.164     1.047 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=3, routed)           0.771     1.818    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[1]
    SLICE_X46Y82         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.816     1.182    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X46Y82         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[1]/C
                         clock pessimism              0.000     1.182    
                         clock uncertainty            0.405     1.587    
    SLICE_X46Y82         FDCE (Hold_fdce_C_D)         0.052     1.639    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.148ns (16.867%)  route 0.729ns (83.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.808ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.547     0.883    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y79         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDRE (Prop_fdre_C_Q)         0.148     1.031 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[7]/Q
                         net (fo=3, routed)           0.729     1.760    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[7]
    SLICE_X49Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.815     1.181    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X49Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[7]/C
                         clock pessimism              0.000     1.181    
                         clock uncertainty            0.405     1.586    
    SLICE_X49Y81         FDCE (Hold_fdce_C_D)        -0.006     1.580    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.141ns (15.166%)  route 0.789ns (84.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.808ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.551     0.887    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y83         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[26]/Q
                         net (fo=3, routed)           0.789     1.816    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[26]
    SLICE_X44Y84         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.818     1.184    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X44Y84         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[26]/C
                         clock pessimism              0.000     1.184    
                         clock uncertainty            0.405     1.589    
    SLICE_X44Y84         FDCE (Hold_fdce_C_D)         0.047     1.636    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.141ns (14.663%)  route 0.821ns (85.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.808ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.547     0.883    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y79         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[8]/Q
                         net (fo=3, routed)           0.821     1.844    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[8]
    SLICE_X46Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.815     1.181    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X46Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[8]/C
                         clock pessimism              0.000     1.181    
                         clock uncertainty            0.405     1.586    
    SLICE_X46Y81         FDCE (Hold_fdce_C_D)         0.076     1.662    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.141ns (15.046%)  route 0.796ns (84.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.808ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.544     0.880    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y76         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q
                         net (fo=3, routed)           0.796     1.817    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[3]
    SLICE_X49Y80         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.814     1.180    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X49Y80         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[3]/C
                         clock pessimism              0.000     1.180    
                         clock uncertainty            0.405     1.585    
    SLICE_X49Y80         FDCE (Hold_fdce_C_D)         0.047     1.632    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.141ns (15.104%)  route 0.793ns (84.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.808ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.551     0.887    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y83         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[25]/Q
                         net (fo=3, routed)           0.793     1.820    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[25]
    SLICE_X45Y84         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.818     1.184    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X45Y84         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[25]/C
                         clock pessimism              0.000     1.184    
                         clock uncertainty            0.405     1.589    
    SLICE_X45Y84         FDCE (Hold_fdce_C_D)         0.046     1.635    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.185    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        5.927ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        0.861ns  (logic 0.348ns (40.407%)  route 0.513ns (59.593%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25                                      0.000     0.000 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.513     0.861    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X44Y25         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X44Y25         FDRE (Setup_fdre_C_D)       -0.212     6.788    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.788    
                         arrival time                          -0.861    
  -------------------------------------------------------------------
                         slack                                  5.927    

Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        0.870ns  (logic 0.348ns (39.982%)  route 0.522ns (60.018%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25                                      0.000     0.000 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.522     0.870    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X42Y25         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X42Y25         FDRE (Setup_fdre_C_D)       -0.164     6.836    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.836    
                         arrival time                          -0.870    
  -------------------------------------------------------------------
                         slack                                  5.966    

Slack (MET) :             6.066ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        0.722ns  (logic 0.348ns (48.179%)  route 0.374ns (51.821%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27                                      0.000     0.000 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.374     0.722    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X40Y27         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X40Y27         FDRE (Setup_fdre_C_D)       -0.212     6.788    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.788    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                  6.066    

Slack (MET) :             6.070ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        0.723ns  (logic 0.348ns (48.144%)  route 0.375ns (51.856%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25                                      0.000     0.000 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.375     0.723    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X43Y25         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X43Y25         FDRE (Setup_fdre_C_D)       -0.207     6.793    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.793    
                         arrival time                          -0.723    
  -------------------------------------------------------------------
                         slack                                  6.070    

Slack (MET) :             6.130ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        0.704ns  (logic 0.348ns (49.436%)  route 0.356ns (50.564%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29                                      0.000     0.000 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.356     0.704    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X42Y29         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X42Y29         FDRE (Setup_fdre_C_D)       -0.166     6.834    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.834    
                         arrival time                          -0.704    
  -------------------------------------------------------------------
                         slack                                  6.130    

Slack (MET) :             6.183ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        0.744ns  (logic 0.379ns (50.963%)  route 0.365ns (49.037%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25                                      0.000     0.000 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.365     0.744    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X44Y25         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X44Y25         FDRE (Setup_fdre_C_D)       -0.073     6.927    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.927    
                         arrival time                          -0.744    
  -------------------------------------------------------------------
                         slack                                  6.183    

Slack (MET) :             6.190ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        0.735ns  (logic 0.379ns (51.553%)  route 0.356ns (48.447%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25                                      0.000     0.000 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.356     0.735    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X43Y25         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X43Y25         FDRE (Setup_fdre_C_D)       -0.075     6.925    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.925    
                         arrival time                          -0.735    
  -------------------------------------------------------------------
                         slack                                  6.190    

Slack (MET) :             6.199ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        0.768ns  (logic 0.379ns (49.378%)  route 0.389ns (50.622%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27                                      0.000     0.000 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.389     0.768    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X42Y27         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X42Y27         FDRE (Setup_fdre_C_D)       -0.033     6.967    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.967    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                  6.199    

Slack (MET) :             6.223ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        0.744ns  (logic 0.379ns (50.929%)  route 0.365ns (49.071%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25                                      0.000     0.000 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.365     0.744    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X42Y25         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X42Y25         FDRE (Setup_fdre_C_D)       -0.033     6.967    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.967    
                         arrival time                          -0.744    
  -------------------------------------------------------------------
                         slack                                  6.223    

Slack (MET) :             6.237ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        0.730ns  (logic 0.379ns (51.928%)  route 0.351ns (48.072%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29                                      0.000     0.000 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.351     0.730    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X42Y29         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X42Y29         FDRE (Setup_fdre_C_D)       -0.033     6.967    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.967    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                  6.237    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.890ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.282ns  (logic 0.538ns (8.564%)  route 5.744ns (91.436%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 12.217 - 10.000 ) 
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.589     2.668    main_control_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y119        FDRE                                         r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y119        FDRE (Prop_fdre_C_Q)         0.433     3.101 r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=59, routed)          4.607     7.708    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X47Y89         LUT1 (Prop_lut1_I0_O)        0.105     7.813 f  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_i_1/O
                         net (fo=172, routed)         1.137     8.950    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/SR[0]
    SLICE_X48Y96         FDCE                                         f  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.234    12.217    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X48Y96         FDCE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/C
                         clock pessimism              0.109    12.325    
                         clock uncertainty           -0.154    12.171    
    SLICE_X48Y96         FDCE (Recov_fdce_C_CLR)     -0.331    11.840    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg
  -------------------------------------------------------------------
                         required time                         11.840    
                         arrival time                          -8.950    
  -------------------------------------------------------------------
                         slack                                  2.890    

Slack (MET) :             2.890ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.282ns  (logic 0.538ns (8.564%)  route 5.744ns (91.436%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 12.217 - 10.000 ) 
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.589     2.668    main_control_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y119        FDRE                                         r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y119        FDRE (Prop_fdre_C_Q)         0.433     3.101 r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=59, routed)          4.607     7.708    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X47Y89         LUT1 (Prop_lut1_I0_O)        0.105     7.813 f  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_i_1/O
                         net (fo=172, routed)         1.137     8.950    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/SR[0]
    SLICE_X48Y96         FDCE                                         f  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.234    12.217    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X48Y96         FDCE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg_lopt_replica/C
                         clock pessimism              0.109    12.325    
                         clock uncertainty           -0.154    12.171    
    SLICE_X48Y96         FDCE (Recov_fdce_C_CLR)     -0.331    11.840    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         11.840    
                         arrival time                          -8.950    
  -------------------------------------------------------------------
                         slack                                  2.890    

Slack (MET) :             6.235ns  (required time - arrival time)
  Source:                 main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 0.484ns (14.452%)  route 2.865ns (85.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.426ns = ( 12.426 - 10.000 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.387     2.466    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X48Y96         FDCE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.379     2.845 r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/Q
                         net (fo=1, routed)           1.435     4.280    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.105     4.385 f  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/lasel_out_r_i_2/O
                         net (fo=33, routed)          1.431     5.815    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/lasel_out_r_i_2_n_0
    SLICE_X88Y114        FDCE                                         f  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.444    12.426    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X88Y114        FDCE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[28]/C
                         clock pessimism              0.109    12.535    
                         clock uncertainty           -0.154    12.381    
    SLICE_X88Y114        FDCE (Recov_fdce_C_CLR)     -0.331    12.050    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         12.050    
                         arrival time                          -5.815    
  -------------------------------------------------------------------
                         slack                                  6.235    

Slack (MET) :             6.235ns  (required time - arrival time)
  Source:                 main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 0.484ns (14.452%)  route 2.865ns (85.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.426ns = ( 12.426 - 10.000 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.387     2.466    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X48Y96         FDCE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.379     2.845 r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/Q
                         net (fo=1, routed)           1.435     4.280    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.105     4.385 f  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/lasel_out_r_i_2/O
                         net (fo=33, routed)          1.431     5.815    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/lasel_out_r_i_2_n_0
    SLICE_X88Y114        FDCE                                         f  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.444    12.426    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X88Y114        FDCE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[29]/C
                         clock pessimism              0.109    12.535    
                         clock uncertainty           -0.154    12.381    
    SLICE_X88Y114        FDCE (Recov_fdce_C_CLR)     -0.331    12.050    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         12.050    
                         arrival time                          -5.815    
  -------------------------------------------------------------------
                         slack                                  6.235    

Slack (MET) :             6.235ns  (required time - arrival time)
  Source:                 main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 0.484ns (14.452%)  route 2.865ns (85.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.426ns = ( 12.426 - 10.000 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.387     2.466    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X48Y96         FDCE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.379     2.845 r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/Q
                         net (fo=1, routed)           1.435     4.280    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.105     4.385 f  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/lasel_out_r_i_2/O
                         net (fo=33, routed)          1.431     5.815    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/lasel_out_r_i_2_n_0
    SLICE_X88Y114        FDCE                                         f  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.444    12.426    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X88Y114        FDCE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[30]/C
                         clock pessimism              0.109    12.535    
                         clock uncertainty           -0.154    12.381    
    SLICE_X88Y114        FDCE (Recov_fdce_C_CLR)     -0.331    12.050    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         12.050    
                         arrival time                          -5.815    
  -------------------------------------------------------------------
                         slack                                  6.235    

Slack (MET) :             6.235ns  (required time - arrival time)
  Source:                 main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 0.484ns (14.452%)  route 2.865ns (85.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.426ns = ( 12.426 - 10.000 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.387     2.466    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X48Y96         FDCE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.379     2.845 r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/Q
                         net (fo=1, routed)           1.435     4.280    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.105     4.385 f  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/lasel_out_r_i_2/O
                         net (fo=33, routed)          1.431     5.815    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/lasel_out_r_i_2_n_0
    SLICE_X88Y114        FDCE                                         f  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.444    12.426    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X88Y114        FDCE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[31]/C
                         clock pessimism              0.109    12.535    
                         clock uncertainty           -0.154    12.381    
    SLICE_X88Y114        FDCE (Recov_fdce_C_CLR)     -0.331    12.050    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         12.050    
                         arrival time                          -5.815    
  -------------------------------------------------------------------
                         slack                                  6.235    

Slack (MET) :             6.277ns  (required time - arrival time)
  Source:                 main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/lasel_out_r_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.345ns  (logic 0.484ns (14.468%)  route 2.861ns (85.532%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.426ns = ( 12.426 - 10.000 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.387     2.466    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X48Y96         FDCE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.379     2.845 r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/Q
                         net (fo=1, routed)           1.435     4.280    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.105     4.385 f  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/lasel_out_r_i_2/O
                         net (fo=33, routed)          1.427     5.811    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/lasel_out_r_i_2_n_0
    SLICE_X89Y114        FDPE                                         f  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/lasel_out_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.444    12.426    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X89Y114        FDPE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/lasel_out_r_reg/C
                         clock pessimism              0.109    12.535    
                         clock uncertainty           -0.154    12.381    
    SLICE_X89Y114        FDPE (Recov_fdpe_C_PRE)     -0.292    12.089    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/lasel_out_r_reg
  -------------------------------------------------------------------
                         required time                         12.089    
                         arrival time                          -5.811    
  -------------------------------------------------------------------
                         slack                                  6.277    

Slack (MET) :             6.351ns  (required time - arrival time)
  Source:                 main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.234ns  (logic 0.484ns (14.965%)  route 2.750ns (85.035%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.427ns = ( 12.427 - 10.000 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.387     2.466    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X48Y96         FDCE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.379     2.845 r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/Q
                         net (fo=1, routed)           1.435     4.280    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.105     4.385 f  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/lasel_out_r_i_2/O
                         net (fo=33, routed)          1.316     5.700    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/lasel_out_r_i_2_n_0
    SLICE_X88Y113        FDCE                                         f  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.445    12.427    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X88Y113        FDCE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[24]/C
                         clock pessimism              0.109    12.536    
                         clock uncertainty           -0.154    12.382    
    SLICE_X88Y113        FDCE (Recov_fdce_C_CLR)     -0.331    12.051    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         12.051    
                         arrival time                          -5.700    
  -------------------------------------------------------------------
                         slack                                  6.351    

Slack (MET) :             6.351ns  (required time - arrival time)
  Source:                 main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.234ns  (logic 0.484ns (14.965%)  route 2.750ns (85.035%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.427ns = ( 12.427 - 10.000 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.387     2.466    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X48Y96         FDCE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.379     2.845 r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/Q
                         net (fo=1, routed)           1.435     4.280    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.105     4.385 f  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/lasel_out_r_i_2/O
                         net (fo=33, routed)          1.316     5.700    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/lasel_out_r_i_2_n_0
    SLICE_X88Y113        FDCE                                         f  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.445    12.427    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X88Y113        FDCE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[25]/C
                         clock pessimism              0.109    12.536    
                         clock uncertainty           -0.154    12.382    
    SLICE_X88Y113        FDCE (Recov_fdce_C_CLR)     -0.331    12.051    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         12.051    
                         arrival time                          -5.700    
  -------------------------------------------------------------------
                         slack                                  6.351    

Slack (MET) :             6.351ns  (required time - arrival time)
  Source:                 main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.234ns  (logic 0.484ns (14.965%)  route 2.750ns (85.035%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.427ns = ( 12.427 - 10.000 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.387     2.466    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X48Y96         FDCE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.379     2.845 r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/Q
                         net (fo=1, routed)           1.435     4.280    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.105     4.385 f  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/lasel_out_r_i_2/O
                         net (fo=33, routed)          1.316     5.700    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/lasel_out_r_i_2_n_0
    SLICE_X88Y113        FDCE                                         f  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        1.445    12.427    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X88Y113        FDCE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[26]/C
                         clock pessimism              0.109    12.536    
                         clock uncertainty           -0.154    12.382    
    SLICE_X88Y113        FDCE (Recov_fdce_C_CLR)     -0.331    12.051    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         12.051    
                         arrival time                          -5.700    
  -------------------------------------------------------------------
                         slack                                  6.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.186ns (15.326%)  route 1.028ns (84.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.555     0.891    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X48Y96         FDCE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/Q
                         net (fo=1, routed)           0.754     1.785    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.045     1.830 f  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/lasel_out_r_i_2/O
                         net (fo=33, routed)          0.274     2.104    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/lasel_out_r_i_2_n_0
    SLICE_X88Y107        FDCE                                         f  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.938     1.304    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X88Y107        FDCE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[0]/C
                         clock pessimism             -0.035     1.269    
    SLICE_X88Y107        FDCE (Remov_fdce_C_CLR)     -0.092     1.177    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.186ns (15.326%)  route 1.028ns (84.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.555     0.891    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X48Y96         FDCE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/Q
                         net (fo=1, routed)           0.754     1.785    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.045     1.830 f  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/lasel_out_r_i_2/O
                         net (fo=33, routed)          0.274     2.104    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/lasel_out_r_i_2_n_0
    SLICE_X88Y107        FDCE                                         f  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.938     1.304    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X88Y107        FDCE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[1]/C
                         clock pessimism             -0.035     1.269    
    SLICE_X88Y107        FDCE (Remov_fdce_C_CLR)     -0.092     1.177    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.186ns (15.326%)  route 1.028ns (84.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.555     0.891    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X48Y96         FDCE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/Q
                         net (fo=1, routed)           0.754     1.785    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.045     1.830 f  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/lasel_out_r_i_2/O
                         net (fo=33, routed)          0.274     2.104    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/lasel_out_r_i_2_n_0
    SLICE_X88Y107        FDCE                                         f  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.938     1.304    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X88Y107        FDCE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[2]/C
                         clock pessimism             -0.035     1.269    
    SLICE_X88Y107        FDCE (Remov_fdce_C_CLR)     -0.092     1.177    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.186ns (15.326%)  route 1.028ns (84.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.555     0.891    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X48Y96         FDCE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/Q
                         net (fo=1, routed)           0.754     1.785    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.045     1.830 f  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/lasel_out_r_i_2/O
                         net (fo=33, routed)          0.274     2.104    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/lasel_out_r_i_2_n_0
    SLICE_X88Y107        FDCE                                         f  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.938     1.304    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X88Y107        FDCE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[3]/C
                         clock pessimism             -0.035     1.269    
    SLICE_X88Y107        FDCE (Remov_fdce_C_CLR)     -0.092     1.177    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.186ns (14.589%)  route 1.089ns (85.411%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.555     0.891    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X48Y96         FDCE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/Q
                         net (fo=1, routed)           0.754     1.785    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.045     1.830 f  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/lasel_out_r_i_2/O
                         net (fo=33, routed)          0.335     2.166    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/lasel_out_r_i_2_n_0
    SLICE_X88Y108        FDCE                                         f  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.938     1.304    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X88Y108        FDCE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[4]/C
                         clock pessimism             -0.035     1.269    
    SLICE_X88Y108        FDCE (Remov_fdce_C_CLR)     -0.092     1.177    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.186ns (14.589%)  route 1.089ns (85.411%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.555     0.891    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X48Y96         FDCE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/Q
                         net (fo=1, routed)           0.754     1.785    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.045     1.830 f  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/lasel_out_r_i_2/O
                         net (fo=33, routed)          0.335     2.166    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/lasel_out_r_i_2_n_0
    SLICE_X88Y108        FDCE                                         f  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.938     1.304    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X88Y108        FDCE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[5]/C
                         clock pessimism             -0.035     1.269    
    SLICE_X88Y108        FDCE (Remov_fdce_C_CLR)     -0.092     1.177    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.186ns (14.589%)  route 1.089ns (85.411%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.555     0.891    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X48Y96         FDCE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/Q
                         net (fo=1, routed)           0.754     1.785    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.045     1.830 f  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/lasel_out_r_i_2/O
                         net (fo=33, routed)          0.335     2.166    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/lasel_out_r_i_2_n_0
    SLICE_X88Y108        FDCE                                         f  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.938     1.304    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X88Y108        FDCE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[6]/C
                         clock pessimism             -0.035     1.269    
    SLICE_X88Y108        FDCE (Remov_fdce_C_CLR)     -0.092     1.177    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.186ns (14.589%)  route 1.089ns (85.411%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.555     0.891    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X48Y96         FDCE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/Q
                         net (fo=1, routed)           0.754     1.785    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.045     1.830 f  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/lasel_out_r_i_2/O
                         net (fo=33, routed)          0.335     2.166    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/lasel_out_r_i_2_n_0
    SLICE_X88Y108        FDCE                                         f  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.938     1.304    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X88Y108        FDCE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[7]/C
                         clock pessimism             -0.035     1.269    
    SLICE_X88Y108        FDCE (Remov_fdce_C_CLR)     -0.092     1.177    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.050ns  (arrival time - required time)
  Source:                 main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 0.186ns (13.920%)  route 1.150ns (86.080%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.555     0.891    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X48Y96         FDCE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/Q
                         net (fo=1, routed)           0.754     1.785    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.045     1.830 f  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/lasel_out_r_i_2/O
                         net (fo=33, routed)          0.397     2.227    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/lasel_out_r_i_2_n_0
    SLICE_X88Y109        FDCE                                         f  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.938     1.304    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X88Y109        FDCE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[10]/C
                         clock pessimism             -0.035     1.269    
    SLICE_X88Y109        FDCE (Remov_fdce_C_CLR)     -0.092     1.177    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.050ns  (arrival time - required time)
  Source:                 main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 0.186ns (13.920%)  route 1.150ns (86.080%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.555     0.891    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X48Y96         FDCE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig_out_r_reg/Q
                         net (fo=1, routed)           0.754     1.785    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/ltrig
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.045     1.830 f  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/lasel_out_r_i_2/O
                         net (fo=33, routed)          0.397     2.227    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/lasel_out_r_i_2_n_0
    SLICE_X88Y109        FDCE                                         f  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2621, routed)        0.938     1.304    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X88Y109        FDCE                                         r  main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[11]/C
                         clock pessimism             -0.035     1.269    
    SLICE_X88Y109        FDCE (Remov_fdce_C_CLR)     -0.092     1.177    main_control_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/delay_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  1.050    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        2.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.429ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_rd_d0_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.484ns (12.393%)  route 3.421ns (87.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.212ns = ( 9.212 - 7.000 ) 
    Source Clock Delay      (SCD):    2.475ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.396     2.475    main_control_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X53Y44         FDRE                                         r  main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.379     2.854 r  main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.488     3.342    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X48Y46         LUT1 (Prop_lut1_I0_O)        0.105     3.447 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst_i_1/O
                         net (fo=166, routed)         2.934     6.380    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst_i_1_n_0
    SLICE_X37Y67         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_rd_d0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.905    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.229     9.212    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X37Y67         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_rd_d0_reg/C
                         clock pessimism              0.097     9.308    
                         clock uncertainty           -0.111     9.197    
    SLICE_X37Y67         FDCE (Recov_fdce_C_CLR)     -0.331     8.866    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_rd_d0_reg
  -------------------------------------------------------------------
                         required time                          8.866    
                         arrival time                          -6.380    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/tvalid_en_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.484ns (12.393%)  route 3.421ns (87.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.212ns = ( 9.212 - 7.000 ) 
    Source Clock Delay      (SCD):    2.475ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.396     2.475    main_control_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X53Y44         FDRE                                         r  main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.379     2.854 r  main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.488     3.342    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X48Y46         LUT1 (Prop_lut1_I0_O)        0.105     3.447 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst_i_1/O
                         net (fo=166, routed)         2.934     6.380    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst_i_1_n_0
    SLICE_X37Y67         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/tvalid_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.905    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.229     9.212    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X37Y67         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/tvalid_en_reg/C
                         clock pessimism              0.097     9.308    
                         clock uncertainty           -0.111     9.197    
    SLICE_X37Y67         FDCE (Recov_fdce_C_CLR)     -0.331     8.866    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/tvalid_en_reg
  -------------------------------------------------------------------
                         required time                          8.866    
                         arrival time                          -6.380    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.719ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 0.484ns (13.054%)  route 3.224ns (86.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 9.208 - 7.000 ) 
    Source Clock Delay      (SCD):    2.475ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.396     2.475    main_control_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X53Y44         FDRE                                         r  main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.379     2.854 r  main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.488     3.342    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X48Y46         LUT1 (Prop_lut1_I0_O)        0.105     3.447 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst_i_1/O
                         net (fo=166, routed)         2.736     6.183    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst_i_1_n_0
    SLICE_X42Y79         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.905    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.225     9.208    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X42Y79         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[14]/C
                         clock pessimism              0.097     9.304    
                         clock uncertainty           -0.111     9.193    
    SLICE_X42Y79         FDCE (Recov_fdce_C_CLR)     -0.292     8.901    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[14]
  -------------------------------------------------------------------
                         required time                          8.901    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                  2.719    

Slack (MET) :             2.739ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 0.484ns (13.279%)  route 3.161ns (86.721%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.204ns = ( 9.204 - 7.000 ) 
    Source Clock Delay      (SCD):    2.475ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.396     2.475    main_control_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X53Y44         FDRE                                         r  main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.379     2.854 r  main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.488     3.342    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X48Y46         LUT1 (Prop_lut1_I0_O)        0.105     3.447 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst_i_1/O
                         net (fo=166, routed)         2.673     6.120    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst_i_1_n_0
    SLICE_X39Y75         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.905    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.221     9.204    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X39Y75         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[4]/C
                         clock pessimism              0.097     9.300    
                         clock uncertainty           -0.111     9.189    
    SLICE_X39Y75         FDCE (Recov_fdce_C_CLR)     -0.331     8.858    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.858    
                         arrival time                          -6.120    
  -------------------------------------------------------------------
                         slack                                  2.739    

Slack (MET) :             2.739ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 0.484ns (13.279%)  route 3.161ns (86.721%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.204ns = ( 9.204 - 7.000 ) 
    Source Clock Delay      (SCD):    2.475ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.396     2.475    main_control_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X53Y44         FDRE                                         r  main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.379     2.854 r  main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.488     3.342    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X48Y46         LUT1 (Prop_lut1_I0_O)        0.105     3.447 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst_i_1/O
                         net (fo=166, routed)         2.673     6.120    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst_i_1_n_0
    SLICE_X39Y75         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.905    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.221     9.204    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X39Y75         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[5]/C
                         clock pessimism              0.097     9.300    
                         clock uncertainty           -0.111     9.189    
    SLICE_X39Y75         FDCE (Recov_fdce_C_CLR)     -0.331     8.858    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.858    
                         arrival time                          -6.120    
  -------------------------------------------------------------------
                         slack                                  2.739    

Slack (MET) :             2.739ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 0.484ns (13.279%)  route 3.161ns (86.721%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.204ns = ( 9.204 - 7.000 ) 
    Source Clock Delay      (SCD):    2.475ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.396     2.475    main_control_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X53Y44         FDRE                                         r  main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.379     2.854 r  main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.488     3.342    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X48Y46         LUT1 (Prop_lut1_I0_O)        0.105     3.447 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst_i_1/O
                         net (fo=166, routed)         2.673     6.120    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst_i_1_n_0
    SLICE_X39Y75         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.905    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.221     9.204    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X39Y75         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[6]/C
                         clock pessimism              0.097     9.300    
                         clock uncertainty           -0.111     9.189    
    SLICE_X39Y75         FDCE (Recov_fdce_C_CLR)     -0.331     8.858    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.858    
                         arrival time                          -6.120    
  -------------------------------------------------------------------
                         slack                                  2.739    

Slack (MET) :             2.739ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 0.484ns (13.279%)  route 3.161ns (86.721%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.204ns = ( 9.204 - 7.000 ) 
    Source Clock Delay      (SCD):    2.475ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.396     2.475    main_control_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X53Y44         FDRE                                         r  main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.379     2.854 r  main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.488     3.342    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X48Y46         LUT1 (Prop_lut1_I0_O)        0.105     3.447 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst_i_1/O
                         net (fo=166, routed)         2.673     6.120    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst_i_1_n_0
    SLICE_X39Y75         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.905    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.221     9.204    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X39Y75         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[7]/C
                         clock pessimism              0.097     9.300    
                         clock uncertainty           -0.111     9.189    
    SLICE_X39Y75         FDCE (Recov_fdce_C_CLR)     -0.331     8.858    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.858    
                         arrival time                          -6.120    
  -------------------------------------------------------------------
                         slack                                  2.739    

Slack (MET) :             2.753ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 0.484ns (13.054%)  route 3.224ns (86.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 9.208 - 7.000 ) 
    Source Clock Delay      (SCD):    2.475ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.396     2.475    main_control_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X53Y44         FDRE                                         r  main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.379     2.854 r  main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.488     3.342    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X48Y46         LUT1 (Prop_lut1_I0_O)        0.105     3.447 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst_i_1/O
                         net (fo=166, routed)         2.736     6.183    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst_i_1_n_0
    SLICE_X42Y79         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.905    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.225     9.208    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X42Y79         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[9]/C
                         clock pessimism              0.097     9.304    
                         clock uncertainty           -0.111     9.193    
    SLICE_X42Y79         FDCE (Recov_fdce_C_CLR)     -0.258     8.935    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[9]
  -------------------------------------------------------------------
                         required time                          8.935    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                  2.753    

Slack (MET) :             2.753ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.484ns (13.301%)  route 3.155ns (86.699%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.212ns = ( 9.212 - 7.000 ) 
    Source Clock Delay      (SCD):    2.475ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.396     2.475    main_control_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X53Y44         FDRE                                         r  main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.379     2.854 r  main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.488     3.342    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X48Y46         LUT1 (Prop_lut1_I0_O)        0.105     3.447 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst_i_1/O
                         net (fo=166, routed)         2.667     6.114    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst_i_1_n_0
    SLICE_X43Y83         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.905    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.229     9.212    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X43Y83         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[19]/C
                         clock pessimism              0.097     9.308    
                         clock uncertainty           -0.111     9.197    
    SLICE_X43Y83         FDCE (Recov_fdce_C_CLR)     -0.331     8.866    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[19]
  -------------------------------------------------------------------
                         required time                          8.866    
                         arrival time                          -6.114    
  -------------------------------------------------------------------
                         slack                                  2.753    

Slack (MET) :             2.753ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.484ns (13.301%)  route 3.155ns (86.699%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.212ns = ( 9.212 - 7.000 ) 
    Source Clock Delay      (SCD):    2.475ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.396     2.475    main_control_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X53Y44         FDRE                                         r  main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.379     2.854 r  main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.488     3.342    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X48Y46         LUT1 (Prop_lut1_I0_O)        0.105     3.447 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst_i_1/O
                         net (fo=166, routed)         2.667     6.114    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst_i_1_n_0
    SLICE_X43Y83         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.905    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        1.229     9.212    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X43Y83         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[29]/C
                         clock pessimism              0.097     9.308    
                         clock uncertainty           -0.111     9.197    
    SLICE_X43Y83         FDCE (Recov_fdce_C_CLR)     -0.331     8.866    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[29]
  -------------------------------------------------------------------
                         required time                          8.866    
                         arrival time                          -6.114    
  -------------------------------------------------------------------
                         slack                                  2.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.881%)  route 0.210ns (56.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.554     0.890    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y30         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDPE (Prop_fdpe_C_Q)         0.164     1.054 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          0.210     1.263    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/AS[0]
    SLICE_X38Y28         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.817     1.183    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X38Y28         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[8]/C
                         clock pessimism             -0.281     0.902    
    SLICE_X38Y28         FDCE (Remov_fdce_C_CLR)     -0.067     0.835    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.881%)  route 0.210ns (56.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.554     0.890    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y30         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDPE (Prop_fdpe_C_Q)         0.164     1.054 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          0.210     1.263    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/AS[0]
    SLICE_X38Y28         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.817     1.183    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X38Y28         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[9]/C
                         clock pessimism             -0.281     0.902    
    SLICE_X38Y28         FDCE (Remov_fdce_C_CLR)     -0.067     0.835    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.148ns (45.958%)  route 0.174ns (54.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.555     0.891    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X38Y31         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDPE (Prop_fdpe_C_Q)         0.148     1.039 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.174     1.213    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X38Y30         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.819     1.185    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y30         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.281     0.904    
    SLICE_X38Y30         FDCE (Remov_fdce_C_CLR)     -0.120     0.784    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.148ns (45.958%)  route 0.174ns (54.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.555     0.891    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X38Y31         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDPE (Prop_fdpe_C_Q)         0.148     1.039 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.174     1.213    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X38Y30         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.819     1.185    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y30         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.281     0.904    
    SLICE_X38Y30         FDCE (Remov_fdce_C_CLR)     -0.120     0.784    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.148ns (45.958%)  route 0.174ns (54.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.555     0.891    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X38Y31         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDPE (Prop_fdpe_C_Q)         0.148     1.039 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.174     1.213    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X38Y30         FDPE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.819     1.185    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y30         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.281     0.904    
    SLICE_X38Y30         FDPE (Remov_fdpe_C_PRE)     -0.124     0.780    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.209ns (46.402%)  route 0.241ns (53.598%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.597     0.933    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y48          FDRE                                         r  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.164     1.097 f  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.059     1.155    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X9Y48          LUT3 (Prop_lut3_I0_O)        0.045     1.200 f  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.183     1.383    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X9Y48          FDCE                                         f  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.866     1.232    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y48          FDCE                                         r  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.286     0.946    
    SLICE_X9Y48          FDCE (Remov_fdce_C_CLR)     -0.092     0.854    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.209ns (46.402%)  route 0.241ns (53.598%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.597     0.933    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y48          FDRE                                         r  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.164     1.097 f  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.059     1.155    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X9Y48          LUT3 (Prop_lut3_I0_O)        0.045     1.200 f  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.183     1.383    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X9Y48          FDPE                                         f  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.866     1.232    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y48          FDPE                                         r  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.286     0.946    
    SLICE_X9Y48          FDPE (Remov_fdpe_C_PRE)     -0.095     0.851    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.164ns (33.181%)  route 0.330ns (66.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.554     0.890    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y30         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDPE (Prop_fdpe_C_Q)         0.164     1.054 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          0.330     1.384    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X36Y27         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.816     1.182    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X36Y27         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.281     0.901    
    SLICE_X36Y27         FDCE (Remov_fdce_C_CLR)     -0.067     0.834    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.164ns (33.181%)  route 0.330ns (66.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.554     0.890    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y30         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDPE (Prop_fdpe_C_Q)         0.164     1.054 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          0.330     1.384    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X36Y27         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.816     1.182    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X36Y27         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.281     0.901    
    SLICE_X36Y27         FDCE (Remov_fdce_C_CLR)     -0.067     0.834    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.164ns (33.181%)  route 0.330ns (66.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.554     0.890    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y30         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDPE (Prop_fdpe_C_Q)         0.164     1.054 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          0.330     1.384    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X36Y27         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3998, routed)        0.816     1.182    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X36Y27         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.281     0.901    
    SLICE_X36Y27         FDCE (Remov_fdce_C_CLR)     -0.067     0.834    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.550    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack       20.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.448ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.463ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_data_reve_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.484ns (12.711%)  route 3.324ns (87.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.291ns = ( 27.291 - 25.000 ) 
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.369     2.448    main_control_i/rst_ps7_0_ack/U0/slowest_sync_clk
    SLICE_X48Y73         FDRE                                         r  main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.379     2.827 r  main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.706     3.533    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.105     3.638 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=167, routed)         2.618     6.256    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X30Y30         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_data_reve_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.309    27.291    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X30Y30         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_data_reve_reg[0]/C
                         clock pessimism              0.097    27.388    
                         clock uncertainty           -0.377    27.011    
    SLICE_X30Y30         FDCE (Recov_fdce_C_CLR)     -0.292    26.719    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_data_reve_reg[0]
  -------------------------------------------------------------------
                         required time                         26.719    
                         arrival time                          -6.256    
  -------------------------------------------------------------------
                         slack                                 20.463    

Slack (MET) :             20.463ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_data_reve_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.484ns (12.711%)  route 3.324ns (87.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.291ns = ( 27.291 - 25.000 ) 
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.369     2.448    main_control_i/rst_ps7_0_ack/U0/slowest_sync_clk
    SLICE_X48Y73         FDRE                                         r  main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.379     2.827 r  main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.706     3.533    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.105     3.638 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=167, routed)         2.618     6.256    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X30Y30         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_data_reve_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.309    27.291    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X30Y30         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_data_reve_reg[10]/C
                         clock pessimism              0.097    27.388    
                         clock uncertainty           -0.377    27.011    
    SLICE_X30Y30         FDCE (Recov_fdce_C_CLR)     -0.292    26.719    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_data_reve_reg[10]
  -------------------------------------------------------------------
                         required time                         26.719    
                         arrival time                          -6.256    
  -------------------------------------------------------------------
                         slack                                 20.463    

Slack (MET) :             20.463ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_data_reve_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.484ns (12.711%)  route 3.324ns (87.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.291ns = ( 27.291 - 25.000 ) 
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.369     2.448    main_control_i/rst_ps7_0_ack/U0/slowest_sync_clk
    SLICE_X48Y73         FDRE                                         r  main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.379     2.827 r  main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.706     3.533    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.105     3.638 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=167, routed)         2.618     6.256    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X30Y30         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_data_reve_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.309    27.291    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X30Y30         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_data_reve_reg[8]/C
                         clock pessimism              0.097    27.388    
                         clock uncertainty           -0.377    27.011    
    SLICE_X30Y30         FDCE (Recov_fdce_C_CLR)     -0.292    26.719    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_data_reve_reg[8]
  -------------------------------------------------------------------
                         required time                         26.719    
                         arrival time                          -6.256    
  -------------------------------------------------------------------
                         slack                                 20.463    

Slack (MET) :             20.463ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_data_reve_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.484ns (12.711%)  route 3.324ns (87.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.291ns = ( 27.291 - 25.000 ) 
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.369     2.448    main_control_i/rst_ps7_0_ack/U0/slowest_sync_clk
    SLICE_X48Y73         FDRE                                         r  main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.379     2.827 r  main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.706     3.533    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.105     3.638 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=167, routed)         2.618     6.256    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X30Y30         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_data_reve_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.309    27.291    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X30Y30         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_data_reve_reg[9]/C
                         clock pessimism              0.097    27.388    
                         clock uncertainty           -0.377    27.011    
    SLICE_X30Y30         FDCE (Recov_fdce_C_CLR)     -0.292    26.719    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_data_reve_reg[9]
  -------------------------------------------------------------------
                         required time                         26.719    
                         arrival time                          -6.256    
  -------------------------------------------------------------------
                         slack                                 20.463    

Slack (MET) :             20.497ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.484ns (12.711%)  route 3.324ns (87.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.291ns = ( 27.291 - 25.000 ) 
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.369     2.448    main_control_i/rst_ps7_0_ack/U0/slowest_sync_clk
    SLICE_X48Y73         FDRE                                         r  main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.379     2.827 r  main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.706     3.533    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.105     3.638 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=167, routed)         2.618     6.256    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X30Y30         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.309    27.291    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X30Y30         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[0]/C
                         clock pessimism              0.097    27.388    
                         clock uncertainty           -0.377    27.011    
    SLICE_X30Y30         FDCE (Recov_fdce_C_CLR)     -0.258    26.753    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[0]
  -------------------------------------------------------------------
                         required time                         26.753    
                         arrival time                          -6.256    
  -------------------------------------------------------------------
                         slack                                 20.497    

Slack (MET) :             20.497ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.484ns (12.711%)  route 3.324ns (87.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.291ns = ( 27.291 - 25.000 ) 
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.369     2.448    main_control_i/rst_ps7_0_ack/U0/slowest_sync_clk
    SLICE_X48Y73         FDRE                                         r  main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.379     2.827 r  main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.706     3.533    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.105     3.638 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=167, routed)         2.618     6.256    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X30Y30         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.309    27.291    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X30Y30         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[10]/C
                         clock pessimism              0.097    27.388    
                         clock uncertainty           -0.377    27.011    
    SLICE_X30Y30         FDCE (Recov_fdce_C_CLR)     -0.258    26.753    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[10]
  -------------------------------------------------------------------
                         required time                         26.753    
                         arrival time                          -6.256    
  -------------------------------------------------------------------
                         slack                                 20.497    

Slack (MET) :             20.497ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.484ns (12.711%)  route 3.324ns (87.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.291ns = ( 27.291 - 25.000 ) 
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.369     2.448    main_control_i/rst_ps7_0_ack/U0/slowest_sync_clk
    SLICE_X48Y73         FDRE                                         r  main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.379     2.827 r  main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.706     3.533    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.105     3.638 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=167, routed)         2.618     6.256    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X30Y30         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.309    27.291    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X30Y30         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[8]/C
                         clock pessimism              0.097    27.388    
                         clock uncertainty           -0.377    27.011    
    SLICE_X30Y30         FDCE (Recov_fdce_C_CLR)     -0.258    26.753    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[8]
  -------------------------------------------------------------------
                         required time                         26.753    
                         arrival time                          -6.256    
  -------------------------------------------------------------------
                         slack                                 20.497    

Slack (MET) :             20.497ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.484ns (12.711%)  route 3.324ns (87.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.291ns = ( 27.291 - 25.000 ) 
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.369     2.448    main_control_i/rst_ps7_0_ack/U0/slowest_sync_clk
    SLICE_X48Y73         FDRE                                         r  main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.379     2.827 r  main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.706     3.533    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.105     3.638 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=167, routed)         2.618     6.256    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X30Y30         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.309    27.291    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X30Y30         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[9]/C
                         clock pessimism              0.097    27.388    
                         clock uncertainty           -0.377    27.011    
    SLICE_X30Y30         FDCE (Recov_fdce_C_CLR)     -0.258    26.753    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[9]
  -------------------------------------------------------------------
                         required time                         26.753    
                         arrival time                          -6.256    
  -------------------------------------------------------------------
                         slack                                 20.497    

Slack (MET) :             20.661ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.484ns (13.806%)  route 3.022ns (86.194%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.226ns = ( 27.226 - 25.000 ) 
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.369     2.448    main_control_i/rst_ps7_0_ack/U0/slowest_sync_clk
    SLICE_X48Y73         FDRE                                         r  main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.379     2.827 r  main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.706     3.533    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.105     3.638 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=167, routed)         2.316     5.954    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X33Y29         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.244    27.226    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X33Y29         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[15]/C
                         clock pessimism              0.097    27.323    
                         clock uncertainty           -0.377    26.946    
    SLICE_X33Y29         FDCE (Recov_fdce_C_CLR)     -0.331    26.615    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[15]
  -------------------------------------------------------------------
                         required time                         26.615    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                 20.661    

Slack (MET) :             20.661ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.484ns (13.806%)  route 3.022ns (86.194%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.226ns = ( 27.226 - 25.000 ) 
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.369     2.448    main_control_i/rst_ps7_0_ack/U0/slowest_sync_clk
    SLICE_X48Y73         FDRE                                         r  main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.379     2.827 r  main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.706     3.533    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.105     3.638 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=167, routed)         2.316     5.954    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X33Y29         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.244    27.226    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X33Y29         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[3]/C
                         clock pessimism              0.097    27.323    
                         clock uncertainty           -0.377    26.946    
    SLICE_X33Y29         FDCE (Recov_fdce_C_CLR)     -0.331    26.615    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[3]
  -------------------------------------------------------------------
                         required time                         26.615    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                 20.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.148ns (43.878%)  route 0.189ns (56.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.556     0.892    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y32         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDPE (Prop_fdpe_C_Q)         0.148     1.039 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.189     1.229    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X42Y31         FDPE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.820     1.186    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y31         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.281     0.905    
    SLICE_X42Y31         FDPE (Remov_fdpe_C_PRE)     -0.124     0.781    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.148ns (43.878%)  route 0.189ns (56.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.556     0.892    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y32         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDPE (Prop_fdpe_C_Q)         0.148     1.039 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.189     1.229    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X42Y31         FDPE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.820     1.186    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y31         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.281     0.905    
    SLICE_X42Y31         FDPE (Remov_fdpe_C_PRE)     -0.124     0.781    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.148ns (43.878%)  route 0.189ns (56.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.556     0.892    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y32         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDPE (Prop_fdpe_C_Q)         0.148     1.039 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.189     1.229    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X42Y31         FDPE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.820     1.186    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y31         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.281     0.905    
    SLICE_X42Y31         FDPE (Remov_fdpe_C_PRE)     -0.124     0.781    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.148ns (43.878%)  route 0.189ns (56.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.556     0.892    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y32         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDPE (Prop_fdpe_C_Q)         0.148     1.039 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.189     1.229    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X42Y31         FDPE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.820     1.186    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y31         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.281     0.905    
    SLICE_X42Y31         FDPE (Remov_fdpe_C_PRE)     -0.124     0.781    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.032%)  route 0.226ns (57.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.555     0.891    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y31         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDPE (Prop_fdpe_C_Q)         0.164     1.055 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.226     1.281    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X44Y29         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.818     1.184    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X44Y29         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                         clock pessimism             -0.263     0.921    
    SLICE_X44Y29         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.148ns (43.945%)  route 0.189ns (56.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.555     0.891    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y31         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDPE (Prop_fdpe_C_Q)         0.148     1.039 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.189     1.227    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X45Y31         FDPE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.820     1.186    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X45Y31         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.263     0.923    
    SLICE_X45Y31         FDPE (Remov_fdpe_C_PRE)     -0.148     0.775    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.148ns (43.945%)  route 0.189ns (56.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.555     0.891    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y31         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDPE (Prop_fdpe_C_Q)         0.148     1.039 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.189     1.227    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X45Y31         FDPE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.820     1.186    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X45Y31         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.263     0.923    
    SLICE_X45Y31         FDPE (Remov_fdpe_C_PRE)     -0.148     0.775    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.148ns (43.878%)  route 0.189ns (56.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.556     0.892    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y32         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDPE (Prop_fdpe_C_Q)         0.148     1.039 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.189     1.229    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X43Y31         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.820     1.186    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y31         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.281     0.905    
    SLICE_X43Y31         FDCE (Remov_fdce_C_CLR)     -0.145     0.760    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.148ns (43.878%)  route 0.189ns (56.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.556     0.892    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y32         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDPE (Prop_fdpe_C_Q)         0.148     1.039 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.189     1.229    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X43Y31         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.820     1.186    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y31         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.281     0.905    
    SLICE_X43Y31         FDCE (Remov_fdce_C_CLR)     -0.145     0.760    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.148ns (43.878%)  route 0.189ns (56.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.556     0.892    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y32         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDPE (Prop_fdpe_C_Q)         0.148     1.039 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.189     1.229    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X43Y31         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.820     1.186    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y31         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.281     0.905    
    SLICE_X43Y31         FDCE (Remov_fdce_C_CLR)     -0.145     0.760    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.469    





