#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Nov  2 16:49:47 2025
# Process ID: 1418222
# Current directory: /home/public/llmmqp/photon_beacons
# Command line: vivado
# Log file: /home/public/llmmqp/photon_beacons/vivado.log
# Journal file: /home/public/llmmqp/photon_beacons/vivado.jou
# Running On: mitre-Precision-5820-Tower, OS: Linux, CPU Frequency: 1200.036 MHz, CPU Physical cores: 18, Host memory: 540506 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /opt/Xilinx23/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /opt/Xilinx23/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /opt/Xilinx23/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /opt/Xilinx23/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /opt/Xilinx23/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /opt/Xilinx23/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /opt/Xilinx23/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /opt/Xilinx23/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /opt/Xilinx23/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /opt/Xilinx23/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /opt/Xilinx23/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /opt/Xilinx23/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /opt/Xilinx23/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /opt/Xilinx23/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /opt/Xilinx23/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /opt/Xilinx23/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/myproj/project_1.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/myproj/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx23/Vivado/2023.1/data/ip'.
# 0) go to the repo
cd /home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA
# 1) create project if it doesn't exist
if { [get_projects -quiet] eq "" } {
    create_project project_1 myproj -part xc7z020clg400-1
    # comment this if you don't have the board file
    catch { set_property BOARD_PART www.digilentinc.com:pynq-z1:part0:1.0 [current_project] }
}
# 2) add ALL HDL sources under this repo — recursive
set here [pwd]
/home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA
set verilog_files  [glob -nocomplain -types f -directory $here -recursive *.v]
bad option "-recursive": must be -directory, -join, -nocomplain, -path, -tails, -types, or --
# 0) go to the repo
cd /home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA
# 1) create project if it doesn't exist
if { [get_projects -quiet] eq "" } {
    create_project project_1 myproj -part xc7z020clg400-1
    # comment this if you don't have the board file
    catch { set_property BOARD_PART www.digilentinc.com:pynq-z1:part0:1.0 [current_project] }
}
# 2) add ALL HDL sources under this repo — recursive
set here [pwd]
/home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA
set verilog_files  [glob -nocomplain -types f -directory $here -recursive *.v]
bad option "-recursive": must be -directory, -join, -nocomplain, -path, -tails, -types, or --
# go to your repo
cd /home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA
# create project if it isn't open
if { [get_projects -quiet] eq "" } {
    create_project project_1 myproj -part xc7z020clg400-1
    # if you DON'T have this board file, just comment the next line
    catch { set_property BOARD_PART www.digilentinc.com:pynq-z1:part0:1.0 [current_project] }
}
# --- helper: recursively collect files with given pattern ---
proc collect_files {root pattern} {
    set out {}
    # files in this dir
    foreach f [glob -nocomplain -directory $root $pattern] {
        lappend out $f
    }
    # walk subdirs
    foreach sub [glob -nocomplain -directory $root *] {
        if {[file isdirectory $sub]} {
            set sublist [collect_files $sub $pattern]
            if {[llength $sublist]} {
                set out [concat $out $sublist]
            }
        }
    }
    return $out
}
set here [pwd]
/home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA
# collect HDL
set verilog_files [collect_files $here *.v]
{/home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/In Progress/src/Gelus_top.v} {/home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/In Progress/src/Exp_module.v} {/home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/In Progress/src/EightGelus.v} {/home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/In Progress/src/Softmax_control.v} {/home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/In Progress/src/gelu.v} {/home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/In Progress/src/Softmax.v} {/home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/In Progress/src/Ln_module.v} {/home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/In Progress/src/Softmax_top.v} {/home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/In Progress/src/Gelus_axi.v} {/home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/In Progress/src/lin.v} {/home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/In Progress/src/Softmax_top_axi.v} /home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/src/right_shifter.v /home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/src/MM_in_buffer.v /home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/src/MM_buffer.v /home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/src/MM_out_buffer.v /home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/src/PE.v /home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/src/PE_line.v /home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/src/PE_array.v /home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/src/MM.v /home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/src/AdderS.v /home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/src/MM_ultra.v /home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/src/MM_ultra_axi.v /home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/src/MM_ultra_top.v
set sv_files      [collect_files $here *.sv]
{/home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/In Progress/sim/Softmax_top_tb.sv} {/home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/In Progress/sim/gelu_tb.sv} /home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/sim/MM_Ultra_tb.sv
set vhdl_files    [collect_files $here *.vhd]
# add them (only if there are any)
if {[llength $verilog_files]} { add_files -norecurse $verilog_files }
/home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/In Progress/src/Gelus_top.v /home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/In Progress/src/Exp_module.v /home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/In Progress/src/EightGelus.v /home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/In Progress/src/Softmax_control.v /home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/In Progress/src/gelu.v /home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/In Progress/src/Softmax.v /home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/In Progress/src/Ln_module.v /home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/In Progress/src/Softmax_top.v /home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/In Progress/src/Gelus_axi.v /home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/In Progress/src/lin.v /home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/In Progress/src/Softmax_top_axi.v /home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/src/right_shifter.v /home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/src/MM_in_buffer.v /home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/src/MM_buffer.v /home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/src/MM_out_buffer.v /home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/src/PE.v /home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/src/PE_line.v /home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/src/PE_array.v /home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/src/MM.v /home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/src/AdderS.v /home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/src/MM_ultra.v /home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/src/MM_ultra_axi.v /home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/src/MM_ultra_top.v
if {[llength $sv_files]}      { add_files -norecurse $sv_files }
/home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/In Progress/sim/Softmax_top_tb.sv /home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/In Progress/sim/gelu_tb.sv /home/public/llmmqp/Transformer-Accelerator-Based-on-FPGA/sim/MM_Ultra_tb.sv
if {[llength $vhdl_files]}    { add_files -norecurse $vhdl_files }
# let Vivado figure out the order
update_compile_order -fileset sources_1
INFO: [Vivado 12-3458] The update_compile_order command is not intended for use in the GUI, where compile order updates occur based on project changes and the hierarchy update settings. No update performed.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
