; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target triple = "aie2"

@A_L2L1_0_1_cons_buff_0 = external global [16 x [8 x i16]]
@A_L2L1_0_0_cons_buff_0 = external global [16 x [8 x i16]]
@A_L2L1_1_1_cons_buff_0 = external global [16 x [8 x i16]]
@A_L2L1_1_0_cons_buff_0 = external global [16 x [8 x i16]]
@A_L2L1_2_1_cons_buff_0 = external global [16 x [8 x i16]]
@A_L2L1_2_0_cons_buff_0 = external global [16 x [8 x i16]]
@A_L2L1_3_1_cons_buff_0 = external global [16 x [8 x i16]]
@A_L2L1_3_0_cons_buff_0 = external global [16 x [8 x i16]]
@A_L3L2_0_cons_buff_0 = external global [128 x i16]
@A_L3L2_1_cons_buff_0 = external global [128 x i16]
@P_L2L1_0_1_cons_buff_0 = external global [16 x [8 x i16]]
@P_L2L1_0_0_cons_buff_0 = external global [16 x [8 x i16]]
@P_L2L1_1_1_cons_buff_0 = external global [16 x [8 x i16]]
@P_L2L1_1_0_cons_buff_0 = external global [16 x [8 x i16]]
@P_L2L1_2_1_cons_buff_0 = external global [16 x [8 x i16]]
@P_L2L1_2_0_cons_buff_0 = external global [16 x [8 x i16]]
@P_L2L1_3_1_cons_buff_0 = external global [16 x [8 x i16]]
@P_L2L1_3_0_cons_buff_0 = external global [16 x [8 x i16]]
@P_L3L2_2_cons_buff_0 = external global [128 x i16]
@P_L3L2_3_cons_buff_0 = external global [128 x i16]
@B_L3L2_0_cons_buff_0 = external global [64 x i16]
@B_L2L1_0_7_cons_buff_0 = external global [8 x [8 x i16]]
@B_L2L1_0_6_cons_buff_0 = external global [8 x [8 x i16]]
@B_L2L1_0_5_cons_buff_0 = external global [8 x [8 x i16]]
@B_L2L1_0_4_cons_buff_0 = external global [8 x [8 x i16]]
@B_L2L1_0_3_cons_buff_0 = external global [8 x [8 x i16]]
@B_L2L1_0_2_cons_buff_0 = external global [8 x [8 x i16]]
@B_L2L1_0_1_cons_buff_0 = external global [8 x [8 x i16]]
@B_L2L1_0_0_cons_buff_0 = external global [8 x [8 x i16]]
@B_L3L2_1_cons_buff_0 = external global [64 x i16]
@B_L2L1_1_7_cons_buff_0 = external global [8 x [8 x i16]]
@B_L2L1_1_6_cons_buff_0 = external global [8 x [8 x i16]]
@B_L2L1_1_5_cons_buff_0 = external global [8 x [8 x i16]]
@B_L2L1_1_4_cons_buff_0 = external global [8 x [8 x i16]]
@B_L2L1_1_3_cons_buff_0 = external global [8 x [8 x i16]]
@B_L2L1_1_2_cons_buff_0 = external global [8 x [8 x i16]]
@B_L2L1_1_1_cons_buff_0 = external global [8 x [8 x i16]]
@B_L2L1_1_0_cons_buff_0 = external global [8 x [8 x i16]]
@C_L1L2_0_0_buff_0 = external global [16 x [8 x i32]]
@C_L1L2_0_1_buff_0 = external global [16 x [8 x i32]]
@C_L1L2_0_2_buff_0 = external global [16 x [8 x i32]]
@C_L1L2_0_3_buff_0 = external global [16 x [8 x i32]]
@C_L2L3_0_buff_0 = external global [512 x i32]
@C_L1L2_1_0_buff_0 = external global [16 x [8 x i32]]
@C_L1L2_1_1_buff_0 = external global [16 x [8 x i32]]
@C_L1L2_1_2_buff_0 = external global [16 x [8 x i32]]
@C_L1L2_1_3_buff_0 = external global [16 x [8 x i32]]
@C_L2L3_1_buff_0 = external global [512 x i32]
@C_L1L2_2_0_buff_0 = external global [16 x [8 x i32]]
@C_L1L2_2_1_buff_0 = external global [16 x [8 x i32]]
@C_L1L2_2_2_buff_0 = external global [16 x [8 x i32]]
@C_L1L2_2_3_buff_0 = external global [16 x [8 x i32]]
@C_L2L3_2_buff_0 = external global [512 x i32]
@C_L1L2_3_0_buff_0 = external global [16 x [8 x i32]]
@C_L1L2_3_1_buff_0 = external global [16 x [8 x i32]]
@C_L1L2_3_2_buff_0 = external global [16 x [8 x i32]]
@C_L1L2_3_3_buff_0 = external global [16 x [8 x i32]]
@C_L2L3_3_buff_0 = external global [512 x i32]
@C_L2L3_3_cons = external global [512 x i32]
@C_L2L3_3 = external global [512 x i32]
@C_L1L2_3_3_cons = external global [16 x [8 x i32]]
@C_L1L2_3_3 = external global [16 x [8 x i32]]
@C_L1L2_3_2_cons = external global [16 x [8 x i32]]
@C_L1L2_3_2 = external global [16 x [8 x i32]]
@C_L1L2_3_1_cons = external global [16 x [8 x i32]]
@C_L1L2_3_1 = external global [16 x [8 x i32]]
@C_L1L2_3_0_cons = external global [16 x [8 x i32]]
@C_L1L2_3_0 = external global [16 x [8 x i32]]
@C_L2L3_2_cons = external global [512 x i32]
@C_L2L3_2 = external global [512 x i32]
@C_L1L2_2_3_cons = external global [16 x [8 x i32]]
@C_L1L2_2_3 = external global [16 x [8 x i32]]
@C_L1L2_2_2_cons = external global [16 x [8 x i32]]
@C_L1L2_2_2 = external global [16 x [8 x i32]]
@C_L1L2_2_1_cons = external global [16 x [8 x i32]]
@C_L1L2_2_1 = external global [16 x [8 x i32]]
@C_L1L2_2_0_cons = external global [16 x [8 x i32]]
@C_L1L2_2_0 = external global [16 x [8 x i32]]
@C_L2L3_1_cons = external global [512 x i32]
@C_L2L3_1 = external global [512 x i32]
@C_L1L2_1_3_cons = external global [16 x [8 x i32]]
@C_L1L2_1_3 = external global [16 x [8 x i32]]
@C_L1L2_1_2_cons = external global [16 x [8 x i32]]
@C_L1L2_1_2 = external global [16 x [8 x i32]]
@C_L1L2_1_1_cons = external global [16 x [8 x i32]]
@C_L1L2_1_1 = external global [16 x [8 x i32]]
@C_L1L2_1_0_cons = external global [16 x [8 x i32]]
@C_L1L2_1_0 = external global [16 x [8 x i32]]
@C_L2L3_0_cons = external global [512 x i32]
@C_L2L3_0 = external global [512 x i32]
@C_L1L2_0_3_cons = external global [16 x [8 x i32]]
@C_L1L2_0_3 = external global [16 x [8 x i32]]
@C_L1L2_0_2_cons = external global [16 x [8 x i32]]
@C_L1L2_0_2 = external global [16 x [8 x i32]]
@C_L1L2_0_1_cons = external global [16 x [8 x i32]]
@C_L1L2_0_1 = external global [16 x [8 x i32]]
@C_L1L2_0_0_cons = external global [16 x [8 x i32]]
@C_L1L2_0_0 = external global [16 x [8 x i32]]
@B_L2L1_1_0_cons = external global [8 x [8 x i16]]
@B_L2L1_1_1_cons = external global [8 x [8 x i16]]
@B_L2L1_1_2_cons = external global [8 x [8 x i16]]
@B_L2L1_1_3_cons = external global [8 x [8 x i16]]
@B_L2L1_1_4_cons = external global [8 x [8 x i16]]
@B_L2L1_1_5_cons = external global [8 x [8 x i16]]
@B_L2L1_1_6_cons = external global [8 x [8 x i16]]
@B_L2L1_1_7_cons = external global [8 x [8 x i16]]
@B_L2L1_1 = external global [8 x [8 x i16]]
@B_L3L2_1_cons = external global [64 x i16]
@B_L3L2_1 = external global [64 x i16]
@B_L2L1_0_0_cons = external global [8 x [8 x i16]]
@B_L2L1_0_1_cons = external global [8 x [8 x i16]]
@B_L2L1_0_2_cons = external global [8 x [8 x i16]]
@B_L2L1_0_3_cons = external global [8 x [8 x i16]]
@B_L2L1_0_4_cons = external global [8 x [8 x i16]]
@B_L2L1_0_5_cons = external global [8 x [8 x i16]]
@B_L2L1_0_6_cons = external global [8 x [8 x i16]]
@B_L2L1_0_7_cons = external global [8 x [8 x i16]]
@B_L2L1_0 = external global [8 x [8 x i16]]
@B_L3L2_0_cons = external global [64 x i16]
@B_L3L2_0 = external global [64 x i16]
@P_L3L2_3_cons = external global [128 x i16]
@P_L3L2_3 = external global [128 x i16]
@P_L3L2_2_cons = external global [128 x i16]
@P_L3L2_2 = external global [128 x i16]
@P_L2L1_3_0_cons = external global [16 x [8 x i16]]
@P_L2L1_3_1_cons = external global [16 x [8 x i16]]
@P_L2L1_3 = external global [16 x [8 x i16]]
@P_L2L1_2_0_cons = external global [16 x [8 x i16]]
@P_L2L1_2_1_cons = external global [16 x [8 x i16]]
@P_L2L1_2 = external global [16 x [8 x i16]]
@P_L2L1_1_0_cons = external global [16 x [8 x i16]]
@P_L2L1_1_1_cons = external global [16 x [8 x i16]]
@P_L2L1_1 = external global [16 x [8 x i16]]
@P_L2L1_0_0_cons = external global [16 x [8 x i16]]
@P_L2L1_0_1_cons = external global [16 x [8 x i16]]
@P_L2L1_0 = external global [16 x [8 x i16]]
@A_L3L2_1_cons = external global [128 x i16]
@A_L3L2_1 = external global [128 x i16]
@A_L3L2_0_cons = external global [128 x i16]
@A_L3L2_0 = external global [128 x i16]
@A_L2L1_3_0_cons = external global [16 x [8 x i16]]
@A_L2L1_3_1_cons = external global [16 x [8 x i16]]
@A_L2L1_3 = external global [16 x [8 x i16]]
@A_L2L1_2_0_cons = external global [16 x [8 x i16]]
@A_L2L1_2_1_cons = external global [16 x [8 x i16]]
@A_L2L1_2 = external global [16 x [8 x i16]]
@A_L2L1_1_0_cons = external global [16 x [8 x i16]]
@A_L2L1_1_1_cons = external global [16 x [8 x i16]]
@A_L2L1_1 = external global [16 x [8 x i16]]
@A_L2L1_0_0_cons = external global [16 x [8 x i16]]
@A_L2L1_0_1_cons = external global [16 x [8 x i16]]
@A_L2L1_0 = external global [16 x [8 x i16]]

declare void @debug_i32(i32)

declare void @llvm.aie2.put.ms(i32, i32)

declare { i32, i32 } @llvm.aie2.get.ss()

declare void @llvm.aie2.mcd.write.vec(<16 x i32>, i32)

declare <16 x i32> @llvm.aie2.scd.read.vec(i32)

declare void @llvm.aie2.acquire(i32, i32)

declare void @llvm.aie2.release(i32, i32)

declare void @zero_i32(ptr)

declare void @matmul_i16_i32(ptr, ptr, ptr)

define void @core_3_5() {
  br label %1

1:                                                ; preds = %21, %0
  %2 = phi i64 [ %22, %21 ], [ 0, %0 ]
  %3 = icmp slt i64 %2, 4294967295
  br i1 %3, label %4, label %23

4:                                                ; preds = %19, %1
  %5 = phi i64 [ %20, %19 ], [ 0, %1 ]
  %6 = icmp slt i64 %5, 5
  br i1 %6, label %7, label %21

7:                                                ; preds = %4
  call void @llvm.aie2.acquire(i32 52, i32 -1)
  %8 = and i64 ptrtoint (ptr @C_L1L2_3_3_buff_0 to i64), 31
  %9 = icmp eq i64 %8, 0
  call void @llvm.assume(i1 %9)
  call void @zero_i32(ptr @C_L1L2_3_3_buff_0)
  br label %10

10:                                               ; preds = %13, %7
  %11 = phi i64 [ %18, %13 ], [ 0, %7 ]
  %12 = icmp slt i64 %11, 112
  br i1 %12, label %13, label %19

13:                                               ; preds = %10
  call void @llvm.aie2.acquire(i32 49, i32 -1)
  call void @llvm.aie2.acquire(i32 51, i32 -1)
  call void @llvm.assume(i1 %9)
  %14 = and i64 ptrtoint (ptr @B_L2L1_1_7_cons_buff_0 to i64), 31
  %15 = icmp eq i64 %14, 0
  call void @llvm.assume(i1 %15)
  %16 = and i64 ptrtoint (ptr @P_L2L1_3_1_cons_buff_0 to i64), 31
  %17 = icmp eq i64 %16, 0
  call void @llvm.assume(i1 %17)
  call void @matmul_i16_i32(ptr @P_L2L1_3_1_cons_buff_0, ptr @B_L2L1_1_7_cons_buff_0, ptr @C_L1L2_3_3_buff_0)
  call void @llvm.aie2.release(i32 48, i32 1)
  call void @llvm.aie2.release(i32 50, i32 1)
  %18 = add i64 %11, 1
  br label %10

19:                                               ; preds = %10
  call void @llvm.aie2.release(i32 53, i32 1)
  %20 = add i64 %5, 1
  br label %4

21:                                               ; preds = %4
  %22 = add i64 %2, 1
  br label %1

23:                                               ; preds = %1
  ret void
}

define void @core_2_5() {
  br label %1

1:                                                ; preds = %21, %0
  %2 = phi i64 [ %22, %21 ], [ 0, %0 ]
  %3 = icmp slt i64 %2, 4294967295
  br i1 %3, label %4, label %23

4:                                                ; preds = %19, %1
  %5 = phi i64 [ %20, %19 ], [ 0, %1 ]
  %6 = icmp slt i64 %5, 5
  br i1 %6, label %7, label %21

7:                                                ; preds = %4
  call void @llvm.aie2.acquire(i32 52, i32 -1)
  %8 = and i64 ptrtoint (ptr @C_L1L2_2_3_buff_0 to i64), 31
  %9 = icmp eq i64 %8, 0
  call void @llvm.assume(i1 %9)
  call void @zero_i32(ptr @C_L1L2_2_3_buff_0)
  br label %10

10:                                               ; preds = %13, %7
  %11 = phi i64 [ %18, %13 ], [ 0, %7 ]
  %12 = icmp slt i64 %11, 112
  br i1 %12, label %13, label %19

13:                                               ; preds = %10
  call void @llvm.aie2.acquire(i32 49, i32 -1)
  call void @llvm.aie2.acquire(i32 51, i32 -1)
  call void @llvm.assume(i1 %9)
  %14 = and i64 ptrtoint (ptr @B_L2L1_0_7_cons_buff_0 to i64), 31
  %15 = icmp eq i64 %14, 0
  call void @llvm.assume(i1 %15)
  %16 = and i64 ptrtoint (ptr @P_L2L1_3_0_cons_buff_0 to i64), 31
  %17 = icmp eq i64 %16, 0
  call void @llvm.assume(i1 %17)
  call void @matmul_i16_i32(ptr @P_L2L1_3_0_cons_buff_0, ptr @B_L2L1_0_7_cons_buff_0, ptr @C_L1L2_2_3_buff_0)
  call void @llvm.aie2.release(i32 48, i32 1)
  call void @llvm.aie2.release(i32 50, i32 1)
  %18 = add i64 %11, 1
  br label %10

19:                                               ; preds = %10
  call void @llvm.aie2.release(i32 53, i32 1)
  %20 = add i64 %5, 1
  br label %4

21:                                               ; preds = %4
  %22 = add i64 %2, 1
  br label %1

23:                                               ; preds = %1
  ret void
}

define void @core_1_5() {
  br label %1

1:                                                ; preds = %21, %0
  %2 = phi i64 [ %22, %21 ], [ 0, %0 ]
  %3 = icmp slt i64 %2, 4294967295
  br i1 %3, label %4, label %23

4:                                                ; preds = %19, %1
  %5 = phi i64 [ %20, %19 ], [ 0, %1 ]
  %6 = icmp slt i64 %5, 5
  br i1 %6, label %7, label %21

7:                                                ; preds = %4
  call void @llvm.aie2.acquire(i32 52, i32 -1)
  %8 = and i64 ptrtoint (ptr @C_L1L2_1_3_buff_0 to i64), 31
  %9 = icmp eq i64 %8, 0
  call void @llvm.assume(i1 %9)
  call void @zero_i32(ptr @C_L1L2_1_3_buff_0)
  br label %10

10:                                               ; preds = %13, %7
  %11 = phi i64 [ %18, %13 ], [ 0, %7 ]
  %12 = icmp slt i64 %11, 112
  br i1 %12, label %13, label %19

13:                                               ; preds = %10
  call void @llvm.aie2.acquire(i32 49, i32 -1)
  call void @llvm.aie2.acquire(i32 51, i32 -1)
  call void @llvm.assume(i1 %9)
  %14 = and i64 ptrtoint (ptr @B_L2L1_1_3_cons_buff_0 to i64), 31
  %15 = icmp eq i64 %14, 0
  call void @llvm.assume(i1 %15)
  %16 = and i64 ptrtoint (ptr @A_L2L1_3_1_cons_buff_0 to i64), 31
  %17 = icmp eq i64 %16, 0
  call void @llvm.assume(i1 %17)
  call void @matmul_i16_i32(ptr @A_L2L1_3_1_cons_buff_0, ptr @B_L2L1_1_3_cons_buff_0, ptr @C_L1L2_1_3_buff_0)
  call void @llvm.aie2.release(i32 48, i32 1)
  call void @llvm.aie2.release(i32 50, i32 1)
  %18 = add i64 %11, 1
  br label %10

19:                                               ; preds = %10
  call void @llvm.aie2.release(i32 53, i32 1)
  %20 = add i64 %5, 1
  br label %4

21:                                               ; preds = %4
  %22 = add i64 %2, 1
  br label %1

23:                                               ; preds = %1
  ret void
}

define void @core_0_5() {
  br label %1

1:                                                ; preds = %21, %0
  %2 = phi i64 [ %22, %21 ], [ 0, %0 ]
  %3 = icmp slt i64 %2, 4294967295
  br i1 %3, label %4, label %23

4:                                                ; preds = %19, %1
  %5 = phi i64 [ %20, %19 ], [ 0, %1 ]
  %6 = icmp slt i64 %5, 5
  br i1 %6, label %7, label %21

7:                                                ; preds = %4
  call void @llvm.aie2.acquire(i32 52, i32 -1)
  %8 = and i64 ptrtoint (ptr @C_L1L2_0_3_buff_0 to i64), 31
  %9 = icmp eq i64 %8, 0
  call void @llvm.assume(i1 %9)
  call void @zero_i32(ptr @C_L1L2_0_3_buff_0)
  br label %10

10:                                               ; preds = %13, %7
  %11 = phi i64 [ %18, %13 ], [ 0, %7 ]
  %12 = icmp slt i64 %11, 112
  br i1 %12, label %13, label %19

13:                                               ; preds = %10
  call void @llvm.aie2.acquire(i32 49, i32 -1)
  call void @llvm.aie2.acquire(i32 51, i32 -1)
  call void @llvm.assume(i1 %9)
  %14 = and i64 ptrtoint (ptr @B_L2L1_0_3_cons_buff_0 to i64), 31
  %15 = icmp eq i64 %14, 0
  call void @llvm.assume(i1 %15)
  %16 = and i64 ptrtoint (ptr @A_L2L1_3_0_cons_buff_0 to i64), 31
  %17 = icmp eq i64 %16, 0
  call void @llvm.assume(i1 %17)
  call void @matmul_i16_i32(ptr @A_L2L1_3_0_cons_buff_0, ptr @B_L2L1_0_3_cons_buff_0, ptr @C_L1L2_0_3_buff_0)
  call void @llvm.aie2.release(i32 48, i32 1)
  call void @llvm.aie2.release(i32 50, i32 1)
  %18 = add i64 %11, 1
  br label %10

19:                                               ; preds = %10
  call void @llvm.aie2.release(i32 53, i32 1)
  %20 = add i64 %5, 1
  br label %4

21:                                               ; preds = %4
  %22 = add i64 %2, 1
  br label %1

23:                                               ; preds = %1
  ret void
}

define void @core_3_4() {
  br label %1

1:                                                ; preds = %21, %0
  %2 = phi i64 [ %22, %21 ], [ 0, %0 ]
  %3 = icmp slt i64 %2, 4294967295
  br i1 %3, label %4, label %23

4:                                                ; preds = %19, %1
  %5 = phi i64 [ %20, %19 ], [ 0, %1 ]
  %6 = icmp slt i64 %5, 5
  br i1 %6, label %7, label %21

7:                                                ; preds = %4
  call void @llvm.aie2.acquire(i32 52, i32 -1)
  %8 = and i64 ptrtoint (ptr @C_L1L2_3_2_buff_0 to i64), 31
  %9 = icmp eq i64 %8, 0
  call void @llvm.assume(i1 %9)
  call void @zero_i32(ptr @C_L1L2_3_2_buff_0)
  br label %10

10:                                               ; preds = %13, %7
  %11 = phi i64 [ %18, %13 ], [ 0, %7 ]
  %12 = icmp slt i64 %11, 112
  br i1 %12, label %13, label %19

13:                                               ; preds = %10
  call void @llvm.aie2.acquire(i32 49, i32 -1)
  call void @llvm.aie2.acquire(i32 51, i32 -1)
  call void @llvm.assume(i1 %9)
  %14 = and i64 ptrtoint (ptr @B_L2L1_1_6_cons_buff_0 to i64), 31
  %15 = icmp eq i64 %14, 0
  call void @llvm.assume(i1 %15)
  %16 = and i64 ptrtoint (ptr @P_L2L1_2_1_cons_buff_0 to i64), 31
  %17 = icmp eq i64 %16, 0
  call void @llvm.assume(i1 %17)
  call void @matmul_i16_i32(ptr @P_L2L1_2_1_cons_buff_0, ptr @B_L2L1_1_6_cons_buff_0, ptr @C_L1L2_3_2_buff_0)
  call void @llvm.aie2.release(i32 48, i32 1)
  call void @llvm.aie2.release(i32 50, i32 1)
  %18 = add i64 %11, 1
  br label %10

19:                                               ; preds = %10
  call void @llvm.aie2.release(i32 53, i32 1)
  %20 = add i64 %5, 1
  br label %4

21:                                               ; preds = %4
  %22 = add i64 %2, 1
  br label %1

23:                                               ; preds = %1
  ret void
}

define void @core_2_4() {
  br label %1

1:                                                ; preds = %21, %0
  %2 = phi i64 [ %22, %21 ], [ 0, %0 ]
  %3 = icmp slt i64 %2, 4294967295
  br i1 %3, label %4, label %23

4:                                                ; preds = %19, %1
  %5 = phi i64 [ %20, %19 ], [ 0, %1 ]
  %6 = icmp slt i64 %5, 5
  br i1 %6, label %7, label %21

7:                                                ; preds = %4
  call void @llvm.aie2.acquire(i32 52, i32 -1)
  %8 = and i64 ptrtoint (ptr @C_L1L2_2_2_buff_0 to i64), 31
  %9 = icmp eq i64 %8, 0
  call void @llvm.assume(i1 %9)
  call void @zero_i32(ptr @C_L1L2_2_2_buff_0)
  br label %10

10:                                               ; preds = %13, %7
  %11 = phi i64 [ %18, %13 ], [ 0, %7 ]
  %12 = icmp slt i64 %11, 112
  br i1 %12, label %13, label %19

13:                                               ; preds = %10
  call void @llvm.aie2.acquire(i32 49, i32 -1)
  call void @llvm.aie2.acquire(i32 51, i32 -1)
  call void @llvm.assume(i1 %9)
  %14 = and i64 ptrtoint (ptr @B_L2L1_0_6_cons_buff_0 to i64), 31
  %15 = icmp eq i64 %14, 0
  call void @llvm.assume(i1 %15)
  %16 = and i64 ptrtoint (ptr @P_L2L1_2_0_cons_buff_0 to i64), 31
  %17 = icmp eq i64 %16, 0
  call void @llvm.assume(i1 %17)
  call void @matmul_i16_i32(ptr @P_L2L1_2_0_cons_buff_0, ptr @B_L2L1_0_6_cons_buff_0, ptr @C_L1L2_2_2_buff_0)
  call void @llvm.aie2.release(i32 48, i32 1)
  call void @llvm.aie2.release(i32 50, i32 1)
  %18 = add i64 %11, 1
  br label %10

19:                                               ; preds = %10
  call void @llvm.aie2.release(i32 53, i32 1)
  %20 = add i64 %5, 1
  br label %4

21:                                               ; preds = %4
  %22 = add i64 %2, 1
  br label %1

23:                                               ; preds = %1
  ret void
}

define void @core_1_4() {
  br label %1

1:                                                ; preds = %21, %0
  %2 = phi i64 [ %22, %21 ], [ 0, %0 ]
  %3 = icmp slt i64 %2, 4294967295
  br i1 %3, label %4, label %23

4:                                                ; preds = %19, %1
  %5 = phi i64 [ %20, %19 ], [ 0, %1 ]
  %6 = icmp slt i64 %5, 5
  br i1 %6, label %7, label %21

7:                                                ; preds = %4
  call void @llvm.aie2.acquire(i32 52, i32 -1)
  %8 = and i64 ptrtoint (ptr @C_L1L2_1_2_buff_0 to i64), 31
  %9 = icmp eq i64 %8, 0
  call void @llvm.assume(i1 %9)
  call void @zero_i32(ptr @C_L1L2_1_2_buff_0)
  br label %10

10:                                               ; preds = %13, %7
  %11 = phi i64 [ %18, %13 ], [ 0, %7 ]
  %12 = icmp slt i64 %11, 112
  br i1 %12, label %13, label %19

13:                                               ; preds = %10
  call void @llvm.aie2.acquire(i32 49, i32 -1)
  call void @llvm.aie2.acquire(i32 51, i32 -1)
  call void @llvm.assume(i1 %9)
  %14 = and i64 ptrtoint (ptr @B_L2L1_1_2_cons_buff_0 to i64), 31
  %15 = icmp eq i64 %14, 0
  call void @llvm.assume(i1 %15)
  %16 = and i64 ptrtoint (ptr @A_L2L1_2_1_cons_buff_0 to i64), 31
  %17 = icmp eq i64 %16, 0
  call void @llvm.assume(i1 %17)
  call void @matmul_i16_i32(ptr @A_L2L1_2_1_cons_buff_0, ptr @B_L2L1_1_2_cons_buff_0, ptr @C_L1L2_1_2_buff_0)
  call void @llvm.aie2.release(i32 48, i32 1)
  call void @llvm.aie2.release(i32 50, i32 1)
  %18 = add i64 %11, 1
  br label %10

19:                                               ; preds = %10
  call void @llvm.aie2.release(i32 53, i32 1)
  %20 = add i64 %5, 1
  br label %4

21:                                               ; preds = %4
  %22 = add i64 %2, 1
  br label %1

23:                                               ; preds = %1
  ret void
}

define void @core_0_4() {
  br label %1

1:                                                ; preds = %21, %0
  %2 = phi i64 [ %22, %21 ], [ 0, %0 ]
  %3 = icmp slt i64 %2, 4294967295
  br i1 %3, label %4, label %23

4:                                                ; preds = %19, %1
  %5 = phi i64 [ %20, %19 ], [ 0, %1 ]
  %6 = icmp slt i64 %5, 5
  br i1 %6, label %7, label %21

7:                                                ; preds = %4
  call void @llvm.aie2.acquire(i32 52, i32 -1)
  %8 = and i64 ptrtoint (ptr @C_L1L2_0_2_buff_0 to i64), 31
  %9 = icmp eq i64 %8, 0
  call void @llvm.assume(i1 %9)
  call void @zero_i32(ptr @C_L1L2_0_2_buff_0)
  br label %10

10:                                               ; preds = %13, %7
  %11 = phi i64 [ %18, %13 ], [ 0, %7 ]
  %12 = icmp slt i64 %11, 112
  br i1 %12, label %13, label %19

13:                                               ; preds = %10
  call void @llvm.aie2.acquire(i32 49, i32 -1)
  call void @llvm.aie2.acquire(i32 51, i32 -1)
  call void @llvm.assume(i1 %9)
  %14 = and i64 ptrtoint (ptr @B_L2L1_0_2_cons_buff_0 to i64), 31
  %15 = icmp eq i64 %14, 0
  call void @llvm.assume(i1 %15)
  %16 = and i64 ptrtoint (ptr @A_L2L1_2_0_cons_buff_0 to i64), 31
  %17 = icmp eq i64 %16, 0
  call void @llvm.assume(i1 %17)
  call void @matmul_i16_i32(ptr @A_L2L1_2_0_cons_buff_0, ptr @B_L2L1_0_2_cons_buff_0, ptr @C_L1L2_0_2_buff_0)
  call void @llvm.aie2.release(i32 48, i32 1)
  call void @llvm.aie2.release(i32 50, i32 1)
  %18 = add i64 %11, 1
  br label %10

19:                                               ; preds = %10
  call void @llvm.aie2.release(i32 53, i32 1)
  %20 = add i64 %5, 1
  br label %4

21:                                               ; preds = %4
  %22 = add i64 %2, 1
  br label %1

23:                                               ; preds = %1
  ret void
}

define void @core_3_3() {
  br label %1

1:                                                ; preds = %21, %0
  %2 = phi i64 [ %22, %21 ], [ 0, %0 ]
  %3 = icmp slt i64 %2, 4294967295
  br i1 %3, label %4, label %23

4:                                                ; preds = %19, %1
  %5 = phi i64 [ %20, %19 ], [ 0, %1 ]
  %6 = icmp slt i64 %5, 5
  br i1 %6, label %7, label %21

7:                                                ; preds = %4
  call void @llvm.aie2.acquire(i32 52, i32 -1)
  %8 = and i64 ptrtoint (ptr @C_L1L2_3_1_buff_0 to i64), 31
  %9 = icmp eq i64 %8, 0
  call void @llvm.assume(i1 %9)
  call void @zero_i32(ptr @C_L1L2_3_1_buff_0)
  br label %10

10:                                               ; preds = %13, %7
  %11 = phi i64 [ %18, %13 ], [ 0, %7 ]
  %12 = icmp slt i64 %11, 112
  br i1 %12, label %13, label %19

13:                                               ; preds = %10
  call void @llvm.aie2.acquire(i32 49, i32 -1)
  call void @llvm.aie2.acquire(i32 51, i32 -1)
  call void @llvm.assume(i1 %9)
  %14 = and i64 ptrtoint (ptr @B_L2L1_1_5_cons_buff_0 to i64), 31
  %15 = icmp eq i64 %14, 0
  call void @llvm.assume(i1 %15)
  %16 = and i64 ptrtoint (ptr @P_L2L1_1_1_cons_buff_0 to i64), 31
  %17 = icmp eq i64 %16, 0
  call void @llvm.assume(i1 %17)
  call void @matmul_i16_i32(ptr @P_L2L1_1_1_cons_buff_0, ptr @B_L2L1_1_5_cons_buff_0, ptr @C_L1L2_3_1_buff_0)
  call void @llvm.aie2.release(i32 48, i32 1)
  call void @llvm.aie2.release(i32 50, i32 1)
  %18 = add i64 %11, 1
  br label %10

19:                                               ; preds = %10
  call void @llvm.aie2.release(i32 53, i32 1)
  %20 = add i64 %5, 1
  br label %4

21:                                               ; preds = %4
  %22 = add i64 %2, 1
  br label %1

23:                                               ; preds = %1
  ret void
}

define void @core_2_3() {
  br label %1

1:                                                ; preds = %21, %0
  %2 = phi i64 [ %22, %21 ], [ 0, %0 ]
  %3 = icmp slt i64 %2, 4294967295
  br i1 %3, label %4, label %23

4:                                                ; preds = %19, %1
  %5 = phi i64 [ %20, %19 ], [ 0, %1 ]
  %6 = icmp slt i64 %5, 5
  br i1 %6, label %7, label %21

7:                                                ; preds = %4
  call void @llvm.aie2.acquire(i32 52, i32 -1)
  %8 = and i64 ptrtoint (ptr @C_L1L2_2_1_buff_0 to i64), 31
  %9 = icmp eq i64 %8, 0
  call void @llvm.assume(i1 %9)
  call void @zero_i32(ptr @C_L1L2_2_1_buff_0)
  br label %10

10:                                               ; preds = %13, %7
  %11 = phi i64 [ %18, %13 ], [ 0, %7 ]
  %12 = icmp slt i64 %11, 112
  br i1 %12, label %13, label %19

13:                                               ; preds = %10
  call void @llvm.aie2.acquire(i32 49, i32 -1)
  call void @llvm.aie2.acquire(i32 51, i32 -1)
  call void @llvm.assume(i1 %9)
  %14 = and i64 ptrtoint (ptr @B_L2L1_0_5_cons_buff_0 to i64), 31
  %15 = icmp eq i64 %14, 0
  call void @llvm.assume(i1 %15)
  %16 = and i64 ptrtoint (ptr @P_L2L1_1_0_cons_buff_0 to i64), 31
  %17 = icmp eq i64 %16, 0
  call void @llvm.assume(i1 %17)
  call void @matmul_i16_i32(ptr @P_L2L1_1_0_cons_buff_0, ptr @B_L2L1_0_5_cons_buff_0, ptr @C_L1L2_2_1_buff_0)
  call void @llvm.aie2.release(i32 48, i32 1)
  call void @llvm.aie2.release(i32 50, i32 1)
  %18 = add i64 %11, 1
  br label %10

19:                                               ; preds = %10
  call void @llvm.aie2.release(i32 53, i32 1)
  %20 = add i64 %5, 1
  br label %4

21:                                               ; preds = %4
  %22 = add i64 %2, 1
  br label %1

23:                                               ; preds = %1
  ret void
}

define void @core_1_3() {
  br label %1

1:                                                ; preds = %21, %0
  %2 = phi i64 [ %22, %21 ], [ 0, %0 ]
  %3 = icmp slt i64 %2, 4294967295
  br i1 %3, label %4, label %23

4:                                                ; preds = %19, %1
  %5 = phi i64 [ %20, %19 ], [ 0, %1 ]
  %6 = icmp slt i64 %5, 5
  br i1 %6, label %7, label %21

7:                                                ; preds = %4
  call void @llvm.aie2.acquire(i32 52, i32 -1)
  %8 = and i64 ptrtoint (ptr @C_L1L2_1_1_buff_0 to i64), 31
  %9 = icmp eq i64 %8, 0
  call void @llvm.assume(i1 %9)
  call void @zero_i32(ptr @C_L1L2_1_1_buff_0)
  br label %10

10:                                               ; preds = %13, %7
  %11 = phi i64 [ %18, %13 ], [ 0, %7 ]
  %12 = icmp slt i64 %11, 112
  br i1 %12, label %13, label %19

13:                                               ; preds = %10
  call void @llvm.aie2.acquire(i32 49, i32 -1)
  call void @llvm.aie2.acquire(i32 51, i32 -1)
  call void @llvm.assume(i1 %9)
  %14 = and i64 ptrtoint (ptr @B_L2L1_1_1_cons_buff_0 to i64), 31
  %15 = icmp eq i64 %14, 0
  call void @llvm.assume(i1 %15)
  %16 = and i64 ptrtoint (ptr @A_L2L1_1_1_cons_buff_0 to i64), 31
  %17 = icmp eq i64 %16, 0
  call void @llvm.assume(i1 %17)
  call void @matmul_i16_i32(ptr @A_L2L1_1_1_cons_buff_0, ptr @B_L2L1_1_1_cons_buff_0, ptr @C_L1L2_1_1_buff_0)
  call void @llvm.aie2.release(i32 48, i32 1)
  call void @llvm.aie2.release(i32 50, i32 1)
  %18 = add i64 %11, 1
  br label %10

19:                                               ; preds = %10
  call void @llvm.aie2.release(i32 53, i32 1)
  %20 = add i64 %5, 1
  br label %4

21:                                               ; preds = %4
  %22 = add i64 %2, 1
  br label %1

23:                                               ; preds = %1
  ret void
}

define void @core_0_3() {
  br label %1

1:                                                ; preds = %21, %0
  %2 = phi i64 [ %22, %21 ], [ 0, %0 ]
  %3 = icmp slt i64 %2, 4294967295
  br i1 %3, label %4, label %23

4:                                                ; preds = %19, %1
  %5 = phi i64 [ %20, %19 ], [ 0, %1 ]
  %6 = icmp slt i64 %5, 5
  br i1 %6, label %7, label %21

7:                                                ; preds = %4
  call void @llvm.aie2.acquire(i32 52, i32 -1)
  %8 = and i64 ptrtoint (ptr @C_L1L2_0_1_buff_0 to i64), 31
  %9 = icmp eq i64 %8, 0
  call void @llvm.assume(i1 %9)
  call void @zero_i32(ptr @C_L1L2_0_1_buff_0)
  br label %10

10:                                               ; preds = %13, %7
  %11 = phi i64 [ %18, %13 ], [ 0, %7 ]
  %12 = icmp slt i64 %11, 112
  br i1 %12, label %13, label %19

13:                                               ; preds = %10
  call void @llvm.aie2.acquire(i32 49, i32 -1)
  call void @llvm.aie2.acquire(i32 51, i32 -1)
  call void @llvm.assume(i1 %9)
  %14 = and i64 ptrtoint (ptr @B_L2L1_0_1_cons_buff_0 to i64), 31
  %15 = icmp eq i64 %14, 0
  call void @llvm.assume(i1 %15)
  %16 = and i64 ptrtoint (ptr @A_L2L1_1_0_cons_buff_0 to i64), 31
  %17 = icmp eq i64 %16, 0
  call void @llvm.assume(i1 %17)
  call void @matmul_i16_i32(ptr @A_L2L1_1_0_cons_buff_0, ptr @B_L2L1_0_1_cons_buff_0, ptr @C_L1L2_0_1_buff_0)
  call void @llvm.aie2.release(i32 48, i32 1)
  call void @llvm.aie2.release(i32 50, i32 1)
  %18 = add i64 %11, 1
  br label %10

19:                                               ; preds = %10
  call void @llvm.aie2.release(i32 53, i32 1)
  %20 = add i64 %5, 1
  br label %4

21:                                               ; preds = %4
  %22 = add i64 %2, 1
  br label %1

23:                                               ; preds = %1
  ret void
}

define void @core_3_2() {
  br label %1

1:                                                ; preds = %21, %0
  %2 = phi i64 [ %22, %21 ], [ 0, %0 ]
  %3 = icmp slt i64 %2, 4294967295
  br i1 %3, label %4, label %23

4:                                                ; preds = %19, %1
  %5 = phi i64 [ %20, %19 ], [ 0, %1 ]
  %6 = icmp slt i64 %5, 5
  br i1 %6, label %7, label %21

7:                                                ; preds = %4
  call void @llvm.aie2.acquire(i32 52, i32 -1)
  %8 = and i64 ptrtoint (ptr @C_L1L2_3_0_buff_0 to i64), 31
  %9 = icmp eq i64 %8, 0
  call void @llvm.assume(i1 %9)
  call void @zero_i32(ptr @C_L1L2_3_0_buff_0)
  br label %10

10:                                               ; preds = %13, %7
  %11 = phi i64 [ %18, %13 ], [ 0, %7 ]
  %12 = icmp slt i64 %11, 112
  br i1 %12, label %13, label %19

13:                                               ; preds = %10
  call void @llvm.aie2.acquire(i32 49, i32 -1)
  call void @llvm.aie2.acquire(i32 51, i32 -1)
  call void @llvm.assume(i1 %9)
  %14 = and i64 ptrtoint (ptr @B_L2L1_1_4_cons_buff_0 to i64), 31
  %15 = icmp eq i64 %14, 0
  call void @llvm.assume(i1 %15)
  %16 = and i64 ptrtoint (ptr @P_L2L1_0_1_cons_buff_0 to i64), 31
  %17 = icmp eq i64 %16, 0
  call void @llvm.assume(i1 %17)
  call void @matmul_i16_i32(ptr @P_L2L1_0_1_cons_buff_0, ptr @B_L2L1_1_4_cons_buff_0, ptr @C_L1L2_3_0_buff_0)
  call void @llvm.aie2.release(i32 48, i32 1)
  call void @llvm.aie2.release(i32 50, i32 1)
  %18 = add i64 %11, 1
  br label %10

19:                                               ; preds = %10
  call void @llvm.aie2.release(i32 53, i32 1)
  %20 = add i64 %5, 1
  br label %4

21:                                               ; preds = %4
  %22 = add i64 %2, 1
  br label %1

23:                                               ; preds = %1
  ret void
}

define void @core_2_2() {
  br label %1

1:                                                ; preds = %21, %0
  %2 = phi i64 [ %22, %21 ], [ 0, %0 ]
  %3 = icmp slt i64 %2, 4294967295
  br i1 %3, label %4, label %23

4:                                                ; preds = %19, %1
  %5 = phi i64 [ %20, %19 ], [ 0, %1 ]
  %6 = icmp slt i64 %5, 5
  br i1 %6, label %7, label %21

7:                                                ; preds = %4
  call void @llvm.aie2.acquire(i32 52, i32 -1)
  %8 = and i64 ptrtoint (ptr @C_L1L2_2_0_buff_0 to i64), 31
  %9 = icmp eq i64 %8, 0
  call void @llvm.assume(i1 %9)
  call void @zero_i32(ptr @C_L1L2_2_0_buff_0)
  br label %10

10:                                               ; preds = %13, %7
  %11 = phi i64 [ %18, %13 ], [ 0, %7 ]
  %12 = icmp slt i64 %11, 112
  br i1 %12, label %13, label %19

13:                                               ; preds = %10
  call void @llvm.aie2.acquire(i32 49, i32 -1)
  call void @llvm.aie2.acquire(i32 51, i32 -1)
  call void @llvm.assume(i1 %9)
  %14 = and i64 ptrtoint (ptr @B_L2L1_0_4_cons_buff_0 to i64), 31
  %15 = icmp eq i64 %14, 0
  call void @llvm.assume(i1 %15)
  %16 = and i64 ptrtoint (ptr @P_L2L1_0_0_cons_buff_0 to i64), 31
  %17 = icmp eq i64 %16, 0
  call void @llvm.assume(i1 %17)
  call void @matmul_i16_i32(ptr @P_L2L1_0_0_cons_buff_0, ptr @B_L2L1_0_4_cons_buff_0, ptr @C_L1L2_2_0_buff_0)
  call void @llvm.aie2.release(i32 48, i32 1)
  call void @llvm.aie2.release(i32 50, i32 1)
  %18 = add i64 %11, 1
  br label %10

19:                                               ; preds = %10
  call void @llvm.aie2.release(i32 53, i32 1)
  %20 = add i64 %5, 1
  br label %4

21:                                               ; preds = %4
  %22 = add i64 %2, 1
  br label %1

23:                                               ; preds = %1
  ret void
}

define void @core_1_2() {
  br label %1

1:                                                ; preds = %21, %0
  %2 = phi i64 [ %22, %21 ], [ 0, %0 ]
  %3 = icmp slt i64 %2, 4294967295
  br i1 %3, label %4, label %23

4:                                                ; preds = %19, %1
  %5 = phi i64 [ %20, %19 ], [ 0, %1 ]
  %6 = icmp slt i64 %5, 5
  br i1 %6, label %7, label %21

7:                                                ; preds = %4
  call void @llvm.aie2.acquire(i32 52, i32 -1)
  %8 = and i64 ptrtoint (ptr @C_L1L2_1_0_buff_0 to i64), 31
  %9 = icmp eq i64 %8, 0
  call void @llvm.assume(i1 %9)
  call void @zero_i32(ptr @C_L1L2_1_0_buff_0)
  br label %10

10:                                               ; preds = %13, %7
  %11 = phi i64 [ %18, %13 ], [ 0, %7 ]
  %12 = icmp slt i64 %11, 112
  br i1 %12, label %13, label %19

13:                                               ; preds = %10
  call void @llvm.aie2.acquire(i32 49, i32 -1)
  call void @llvm.aie2.acquire(i32 51, i32 -1)
  call void @llvm.assume(i1 %9)
  %14 = and i64 ptrtoint (ptr @B_L2L1_1_0_cons_buff_0 to i64), 31
  %15 = icmp eq i64 %14, 0
  call void @llvm.assume(i1 %15)
  %16 = and i64 ptrtoint (ptr @A_L2L1_0_1_cons_buff_0 to i64), 31
  %17 = icmp eq i64 %16, 0
  call void @llvm.assume(i1 %17)
  call void @matmul_i16_i32(ptr @A_L2L1_0_1_cons_buff_0, ptr @B_L2L1_1_0_cons_buff_0, ptr @C_L1L2_1_0_buff_0)
  call void @llvm.aie2.release(i32 48, i32 1)
  call void @llvm.aie2.release(i32 50, i32 1)
  %18 = add i64 %11, 1
  br label %10

19:                                               ; preds = %10
  call void @llvm.aie2.release(i32 53, i32 1)
  %20 = add i64 %5, 1
  br label %4

21:                                               ; preds = %4
  %22 = add i64 %2, 1
  br label %1

23:                                               ; preds = %1
  ret void
}

define void @core_0_2() {
  br label %1

1:                                                ; preds = %21, %0
  %2 = phi i64 [ %22, %21 ], [ 0, %0 ]
  %3 = icmp slt i64 %2, 4294967295
  br i1 %3, label %4, label %23

4:                                                ; preds = %19, %1
  %5 = phi i64 [ %20, %19 ], [ 0, %1 ]
  %6 = icmp slt i64 %5, 5
  br i1 %6, label %7, label %21

7:                                                ; preds = %4
  call void @llvm.aie2.acquire(i32 52, i32 -1)
  %8 = and i64 ptrtoint (ptr @C_L1L2_0_0_buff_0 to i64), 31
  %9 = icmp eq i64 %8, 0
  call void @llvm.assume(i1 %9)
  call void @zero_i32(ptr @C_L1L2_0_0_buff_0)
  br label %10

10:                                               ; preds = %13, %7
  %11 = phi i64 [ %18, %13 ], [ 0, %7 ]
  %12 = icmp slt i64 %11, 112
  br i1 %12, label %13, label %19

13:                                               ; preds = %10
  call void @llvm.aie2.acquire(i32 49, i32 -1)
  call void @llvm.aie2.acquire(i32 51, i32 -1)
  call void @llvm.assume(i1 %9)
  %14 = and i64 ptrtoint (ptr @B_L2L1_0_0_cons_buff_0 to i64), 31
  %15 = icmp eq i64 %14, 0
  call void @llvm.assume(i1 %15)
  %16 = and i64 ptrtoint (ptr @A_L2L1_0_0_cons_buff_0 to i64), 31
  %17 = icmp eq i64 %16, 0
  call void @llvm.assume(i1 %17)
  call void @matmul_i16_i32(ptr @A_L2L1_0_0_cons_buff_0, ptr @B_L2L1_0_0_cons_buff_0, ptr @C_L1L2_0_0_buff_0)
  call void @llvm.aie2.release(i32 48, i32 1)
  call void @llvm.aie2.release(i32 50, i32 1)
  %18 = add i64 %11, 1
  br label %10

19:                                               ; preds = %10
  call void @llvm.aie2.release(i32 53, i32 1)
  %20 = add i64 %5, 1
  br label %4

21:                                               ; preds = %4
  %22 = add i64 %2, 1
  br label %1

23:                                               ; preds = %1
  ret void
}

; Function Attrs: nocallback nofree nosync nounwind willreturn memory(inaccessiblemem: write)
declare void @llvm.assume(i1 noundef) #0

attributes #0 = { nocallback nofree nosync nounwind willreturn memory(inaccessiblemem: write) }

!llvm.module.flags = !{!0}

!0 = !{i32 2, !"Debug Info Version", i32 3}
