#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17cf4a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17cf630 .scope module, "tb" "tb" 3 51;
 .timescale -12 -12;
L_0x17c80f0 .functor NOT 1, L_0x18005b0, C4<0>, C4<0>, C4<0>;
L_0x17c8600 .functor XOR 1, L_0x1800180, L_0x1800240, C4<0>, C4<0>;
L_0x17c95f0 .functor XOR 1, L_0x17c8600, L_0x1800400, C4<0>, C4<0>;
v0x17ff300_0 .net *"_ivl_10", 0 0, L_0x1800400;  1 drivers
v0x17ff400_0 .net *"_ivl_12", 0 0, L_0x17c95f0;  1 drivers
v0x17ff4e0_0 .net *"_ivl_2", 0 0, L_0x18000b0;  1 drivers
v0x17ff5a0_0 .net *"_ivl_4", 0 0, L_0x1800180;  1 drivers
v0x17ff680_0 .net *"_ivl_6", 0 0, L_0x1800240;  1 drivers
v0x17ff7b0_0 .net *"_ivl_8", 0 0, L_0x17c8600;  1 drivers
v0x17ff890_0 .net "a", 0 0, v0x17c8710_0;  1 drivers
v0x17ff930_0 .var "clk", 0 0;
v0x17ff9d0_0 .net "q_dut", 0 0, v0x17ff000_0;  1 drivers
v0x17ffb00_0 .net "q_ref", 0 0, v0x17caae0_0;  1 drivers
v0x17ffbd0_0 .var/2u "stats1", 159 0;
v0x17ffc70_0 .var/2u "strobe", 0 0;
v0x17ffd30_0 .net "tb_match", 0 0, L_0x18005b0;  1 drivers
v0x17ffdf0_0 .net "tb_mismatch", 0 0, L_0x17c80f0;  1 drivers
v0x17ffeb0_0 .net "wavedrom_enable", 0 0, v0x17fea10_0;  1 drivers
v0x17fff80_0 .net "wavedrom_title", 511 0, v0x17feab0_0;  1 drivers
L_0x18000b0 .concat [ 1 0 0 0], v0x17caae0_0;
L_0x1800180 .concat [ 1 0 0 0], v0x17caae0_0;
L_0x1800240 .concat [ 1 0 0 0], v0x17ff000_0;
L_0x1800400 .concat [ 1 0 0 0], v0x17caae0_0;
L_0x18005b0 .cmp/eeq 1, L_0x18000b0, L_0x17c95f0;
S_0x17d7cb0 .scope module, "good1" "reference_module" 3 90, 3 4 0, S_0x17cf630;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /OUTPUT 1 "q";
v0x17cd880_0 .net "a", 0 0, v0x17c8710_0;  alias, 1 drivers
v0x17cd920_0 .net "clk", 0 0, v0x17ff930_0;  1 drivers
v0x17caae0_0 .var "q", 0 0;
E_0x17d75d0 .event posedge, v0x17cd920_0;
S_0x17fe390 .scope module, "stim1" "stimulus_gen" 3 86, 3 16 0, S_0x17cf630;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0x17c8710_0 .var "a", 0 0;
v0x17c96c0_0 .net "clk", 0 0, v0x17ff930_0;  alias, 1 drivers
v0x17fea10_0 .var "wavedrom_enable", 0 0;
v0x17feab0_0 .var "wavedrom_title", 511 0;
E_0x17d7370/0 .event negedge, v0x17cd920_0;
E_0x17d7370/1 .event posedge, v0x17cd920_0;
E_0x17d7370 .event/or E_0x17d7370/0, E_0x17d7370/1;
E_0x17d77f0 .event negedge, v0x17cd920_0;
S_0x17fe5b0 .scope task, "wavedrom_start" "wavedrom_start" 3 28, 3 28 0, S_0x17fe390;
 .timescale -12 -12;
v0x17c81c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17fe810 .scope task, "wavedrom_stop" "wavedrom_stop" 3 31, 3 31 0, S_0x17fe390;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17fec00 .scope module, "top_module1" "top_module" 3 95, 4 1 0, S_0x17cf630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /OUTPUT 1 "q";
v0x17fede0_0 .net "a", 0 0, v0x17c8710_0;  alias, 1 drivers
v0x17feef0_0 .net "clk", 0 0, v0x17ff930_0;  alias, 1 drivers
v0x17ff000_0 .var "q", 0 0;
S_0x17ff100 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 102, 3 102 0, S_0x17cf630;
 .timescale -12 -12;
E_0x17c29f0 .event anyedge, v0x17ffc70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17ffc70_0;
    %nor/r;
    %assign/vec4 v0x17ffc70_0, 0;
    %wait E_0x17c29f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17fe390;
T_3 ;
    %wait E_0x17d75d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17c8710_0, 0;
    %wait E_0x17d77f0;
    %wait E_0x17d75d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17c8710_0, 0;
    %pushi/vec4 10, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17d75d0;
    %vpi_func 3 41 "$urandom" 32 {0 0 0};
    %pad/u 1;
    %assign/vec4 v0x17c8710_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x17fe810;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17d7370;
    %vpi_func 3 45 "$urandom" 32 {0 0 0};
    %pad/u 1;
    %assign/vec4 v0x17c8710_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 46 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x17d7cb0;
T_4 ;
    %wait E_0x17d75d0;
    %load/vec4 v0x17cd880_0;
    %inv;
    %assign/vec4 v0x17caae0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x17fec00;
T_5 ;
    %wait E_0x17d75d0;
    %load/vec4 v0x17fede0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17ff000_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17ff000_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x17cf630;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17ff930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17ffc70_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x17cf630;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x17ff930_0;
    %inv;
    %store/vec4 v0x17ff930_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x17cf630;
T_8 ;
    %vpi_call/w 3 78 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 79 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17c96c0_0, v0x17ffdf0_0, v0x17ff930_0, v0x17ff890_0, v0x17ffb00_0, v0x17ff9d0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x17cf630;
T_9 ;
    %load/vec4 v0x17ffbd0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x17ffbd0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17ffbd0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 111 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 112 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_9.1 ;
    %load/vec4 v0x17ffbd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17ffbd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 115 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17ffbd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17ffbd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 116 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x17cf630;
T_10 ;
    %wait E_0x17d7370;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17ffbd0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17ffbd0_0, 4, 32;
    %load/vec4 v0x17ffd30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x17ffbd0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 127 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17ffbd0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17ffbd0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17ffbd0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x17ffb00_0;
    %load/vec4 v0x17ffb00_0;
    %load/vec4 v0x17ff9d0_0;
    %xor;
    %load/vec4 v0x17ffb00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x17ffbd0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 131 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17ffbd0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x17ffbd0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17ffbd0_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit7/circuit7_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/circuit7/iter0/response0/top_module.sv";
