Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Jan  7 11:32:00 2022
| Host         : HP-CE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  4           
TIMING-7   Critical Warning  No common node between related clocks           4           
TIMING-8   Critical Warning  No common period between related clocks         2           
TIMING-16  Warning           Large setup violation                           246         
TIMING-18  Warning           Missing input or output delay                   9           
ULMTCS-1   Warning           Control Sets use limits recommend reduction     1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -43.322    -2105.740                    246                27450        0.049        0.000                      0                27450        8.750        0.000                       0                  9378  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          
clk_fpga_1  {0.000 25.000}     50.000          20.000          
clk_fpga_2  {0.000 44.285}     88.571          11.290          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         11.597        0.000                      0                26205        0.049        0.000                      0                26205        8.750        0.000                       0                  8875  
clk_fpga_1         42.906        0.000                      0                  450        0.181        0.000                      0                  450       24.020        0.000                       0                   214  
clk_fpga_2         77.708        0.000                      0                  770        0.056        0.000                      0                  770       43.305        0.000                       0                   289  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1    clk_fpga_0          4.626        0.000                      0                   32        0.058        0.000                      0                   32  
clk_fpga_2    clk_fpga_0         -6.139      -94.959                     16                   16        0.056        0.000                      0                   16  
clk_fpga_0    clk_fpga_1        -43.322    -1119.029                     26                   51        0.235        0.000                      0                   51  
clk_fpga_0    clk_fpga_2         -5.946     -891.751                    204                  204        0.140        0.000                      0                  204  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.597ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/axi_arready_int_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.492ns  (logic 0.580ns (7.741%)  route 6.912ns (92.259%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.233ns = ( 23.233 - 20.000 ) 
    Source Clock Delay      (SCD):    3.694ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.655     3.694    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y27         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDRE (Prop_fdre_C_Q)         0.456     4.150 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          4.246     8.396    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn
    SLICE_X13Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.520 r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=88, routed)          2.667    11.187    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_reg_1
    SLICE_X18Y70         FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/axi_arready_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.476    23.233    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/s_axi_aclk
    SLICE_X18Y70         FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/axi_arready_int_reg/C
                         clock pessimism              0.282    23.515    
                         clock uncertainty           -0.302    23.213    
    SLICE_X18Y70         FDRE (Setup_fdre_C_R)       -0.429    22.784    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/axi_arready_int_reg
  -------------------------------------------------------------------
                         required time                         22.784    
                         arrival time                         -11.187    
  -------------------------------------------------------------------
                         slack                                 11.597    

Slack (MET) :             11.727ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.358ns  (logic 0.580ns (7.882%)  route 6.778ns (92.118%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.228ns = ( 23.228 - 20.000 ) 
    Source Clock Delay      (SCD):    3.694ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.655     3.694    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y27         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDRE (Prop_fdre_C_Q)         0.456     4.150 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          4.246     8.396    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn
    SLICE_X13Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.520 r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=88, routed)          2.532    11.052    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aresetn_0
    SLICE_X22Y70         FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.471    23.228    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X22Y70         FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg[1]/C
                         clock pessimism              0.282    23.510    
                         clock uncertainty           -0.302    23.208    
    SLICE_X22Y70         FDRE (Setup_fdre_C_R)       -0.429    22.779    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         22.779    
                         arrival time                         -11.052    
  -------------------------------------------------------------------
                         slack                                 11.727    

Slack (MET) :             11.727ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.358ns  (logic 0.580ns (7.882%)  route 6.778ns (92.118%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.228ns = ( 23.228 - 20.000 ) 
    Source Clock Delay      (SCD):    3.694ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.655     3.694    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y27         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDRE (Prop_fdre_C_Q)         0.456     4.150 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          4.246     8.396    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn
    SLICE_X13Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.520 r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=88, routed)          2.532    11.052    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aresetn_0
    SLICE_X22Y70         FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.471    23.228    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X22Y70         FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg[2]/C
                         clock pessimism              0.282    23.510    
                         clock uncertainty           -0.302    23.208    
    SLICE_X22Y70         FDRE (Setup_fdre_C_R)       -0.429    22.779    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         22.779    
                         arrival time                         -11.052    
  -------------------------------------------------------------------
                         slack                                 11.727    

Slack (MET) :             11.727ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.358ns  (logic 0.580ns (7.882%)  route 6.778ns (92.118%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.228ns = ( 23.228 - 20.000 ) 
    Source Clock Delay      (SCD):    3.694ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.655     3.694    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y27         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDRE (Prop_fdre_C_Q)         0.456     4.150 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          4.246     8.396    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn
    SLICE_X13Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.520 r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=88, routed)          2.532    11.052    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aresetn_0
    SLICE_X22Y70         FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.471    23.228    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X22Y70         FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg[3]/C
                         clock pessimism              0.282    23.510    
                         clock uncertainty           -0.302    23.208    
    SLICE_X22Y70         FDRE (Setup_fdre_C_R)       -0.429    22.779    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         22.779    
                         arrival time                         -11.052    
  -------------------------------------------------------------------
                         slack                                 11.727    

Slack (MET) :             11.731ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 0.580ns (7.887%)  route 6.774ns (92.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.228ns = ( 23.228 - 20.000 ) 
    Source Clock Delay      (SCD):    3.694ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.655     3.694    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y27         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDRE (Prop_fdre_C_Q)         0.456     4.150 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          4.246     8.396    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn
    SLICE_X13Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.520 r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=88, routed)          2.528    11.048    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aresetn_0
    SLICE_X23Y70         FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.471    23.228    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X23Y70         FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg[4]/C
                         clock pessimism              0.282    23.510    
                         clock uncertainty           -0.302    23.208    
    SLICE_X23Y70         FDRE (Setup_fdre_C_R)       -0.429    22.779    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         22.779    
                         arrival time                         -11.048    
  -------------------------------------------------------------------
                         slack                                 11.731    

Slack (MET) :             11.731ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 0.580ns (7.887%)  route 6.774ns (92.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.228ns = ( 23.228 - 20.000 ) 
    Source Clock Delay      (SCD):    3.694ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.655     3.694    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y27         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDRE (Prop_fdre_C_Q)         0.456     4.150 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          4.246     8.396    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn
    SLICE_X13Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.520 r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=88, routed)          2.528    11.048    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aresetn_0
    SLICE_X23Y70         FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.471    23.228    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X23Y70         FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg[5]/C
                         clock pessimism              0.282    23.510    
                         clock uncertainty           -0.302    23.208    
    SLICE_X23Y70         FDRE (Setup_fdre_C_R)       -0.429    22.779    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         22.779    
                         arrival time                         -11.048    
  -------------------------------------------------------------------
                         slack                                 11.731    

Slack (MET) :             11.731ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 0.580ns (7.887%)  route 6.774ns (92.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.228ns = ( 23.228 - 20.000 ) 
    Source Clock Delay      (SCD):    3.694ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.655     3.694    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y27         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDRE (Prop_fdre_C_Q)         0.456     4.150 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          4.246     8.396    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn
    SLICE_X13Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.520 r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=88, routed)          2.528    11.048    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aresetn_0
    SLICE_X23Y70         FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.471    23.228    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X23Y70         FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg[6]/C
                         clock pessimism              0.282    23.510    
                         clock uncertainty           -0.302    23.208    
    SLICE_X23Y70         FDRE (Setup_fdre_C_R)       -0.429    22.779    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         22.779    
                         arrival time                         -11.048    
  -------------------------------------------------------------------
                         slack                                 11.731    

Slack (MET) :             11.783ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.215ns  (logic 0.580ns (8.039%)  route 6.635ns (91.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.236ns = ( 23.236 - 20.000 ) 
    Source Clock Delay      (SCD):    3.694ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.655     3.694    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y27         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDRE (Prop_fdre_C_Q)         0.456     4.150 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          4.082     8.233    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X12Y86         LUT1 (Prop_lut1_I0_O)        0.124     8.357 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=106, routed)         2.552    10.909    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X10Y76         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.479    23.236    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y76         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                         clock pessimism              0.282    23.518    
                         clock uncertainty           -0.302    23.216    
    SLICE_X10Y76         FDRE (Setup_fdre_C_R)       -0.524    22.692    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         22.692    
                         arrival time                         -10.909    
  -------------------------------------------------------------------
                         slack                                 11.783    

Slack (MET) :             11.783ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.215ns  (logic 0.580ns (8.039%)  route 6.635ns (91.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.236ns = ( 23.236 - 20.000 ) 
    Source Clock Delay      (SCD):    3.694ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.655     3.694    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y27         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDRE (Prop_fdre_C_Q)         0.456     4.150 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          4.082     8.233    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X12Y86         LUT1 (Prop_lut1_I0_O)        0.124     8.357 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=106, routed)         2.552    10.909    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X10Y76         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.479    23.236    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y76         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C
                         clock pessimism              0.282    23.518    
                         clock uncertainty           -0.302    23.216    
    SLICE_X10Y76         FDRE (Setup_fdre_C_R)       -0.524    22.692    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         22.692    
                         arrival time                         -10.909    
  -------------------------------------------------------------------
                         slack                                 11.783    

Slack (MET) :             11.849ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state_reg[s_stall_d]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.598ns  (logic 0.994ns (13.082%)  route 6.604ns (86.918%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 23.310 - 20.000 ) 
    Source Clock Delay      (SCD):    3.717ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.678     3.717    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aclk
    SLICE_X18Y48         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDRE (Prop_fdre_C_Q)         0.419     4.136 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_reg/Q
                         net (fo=100, routed)         4.247     8.383    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/areset
    SLICE_X7Y38          LUT5 (Prop_lut5_I4_O)        0.299     8.682 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid2vector_q_i_2/O
                         net (fo=6, routed)           1.352    10.034    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/sr_axi_arvalid
    SLICE_X4Y39          LUT6 (Prop_lut6_I2_O)        0.124    10.158 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state[s_stall_d]_i_2/O
                         net (fo=1, routed)           0.670    10.828    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state_reg[s_stall_d]0
    SLICE_X4Y39          LUT4 (Prop_lut4_I2_O)        0.152    10.980 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state[s_stall_d]_i_1/O
                         net (fo=1, routed)           0.336    11.316    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state[s_stall_d]_i_1_n_0
    SLICE_X4Y39          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state_reg[s_stall_d]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.552    23.310    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X4Y39          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state_reg[s_stall_d]/C
                         clock pessimism              0.397    23.706    
                         clock uncertainty           -0.302    23.404    
    SLICE_X4Y39          FDRE (Setup_fdre_C_D)       -0.240    23.164    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state_reg[s_stall_d]
  -------------------------------------------------------------------
                         required time                         23.164    
                         arrival time                         -11.316    
  -------------------------------------------------------------------
                         slack                                 11.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i_reg[1078]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[1078]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.351%)  route 0.247ns (63.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.564     1.394    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aclk
    SLICE_X15Y41         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i_reg[1078]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.141     1.535 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i_reg[1078]/Q
                         net (fo=2, routed)           0.247     1.782    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_araddr[17]
    SLICE_X25Y42         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[1078]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.829     1.777    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X25Y42         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[1078]/C
                         clock pessimism             -0.123     1.654    
    SLICE_X25Y42         FDRE (Hold_fdre_C_D)         0.078     1.732    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[1078]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_srls[31].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.705%)  route 0.234ns (61.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.557     1.387    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X20Y50         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.148     1.535 r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[48]/Q
                         net (fo=4, routed)           0.234     1.769    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_srls[31].srl_nx1/m_axi_rdata[0]
    SLICE_X16Y46         SRLC32E                                      r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_srls[31].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.833     1.781    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_srls[31].srl_nx1/aclk
    SLICE_X16Y46         SRLC32E                                      r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_srls[31].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism             -0.118     1.663    
    SLICE_X16Y46         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.056     1.719    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_srls[31].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1028]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.159%)  route 0.159ns (51.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.546     1.376    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X20Y72         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDRE (Prop_fdre_C_Q)         0.148     1.524 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[24]/Q
                         net (fo=2, routed)           0.159     1.683    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/D[4]
    SLICE_X23Y71         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1028]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.813     1.761    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X23Y71         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1028]/C
                         clock pessimism             -0.123     1.638    
    SLICE_X23Y71         FDRE (Hold_fdre_C_D)        -0.006     1.632    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1028]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][112]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.363%)  route 0.309ns (68.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.551     1.381    design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X17Y69         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y69         FDRE (Prop_fdre_C_Q)         0.141     1.522 r  design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][112]/Q
                         net (fo=3, routed)           0.309     1.831    design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/DIC0
    SLICE_X24Y73         RAMD32                                       r  design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.810     1.758    design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X24Y73         RAMD32                                       r  design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC/CLK
                         clock pessimism             -0.123     1.635    
    SLICE_X24Y73         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.779    design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/last_pop_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.593%)  route 0.222ns (54.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.775ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.558     1.388    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/aclk
    SLICE_X25Y36         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y36         FDRE (Prop_fdre_C_Q)         0.141     1.529 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[8]/Q
                         net (fo=6, routed)           0.222     1.751    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_offset_q[0]
    SLICE_X21Y36         LUT6 (Prop_lut6_I3_O)        0.045     1.796 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/last_pop[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.796    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo_n_29
    SLICE_X21Y36         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/last_pop_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.827     1.775    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/aclk
    SLICE_X21Y36         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/last_pop_reg[2]/C
                         clock pessimism             -0.123     1.652    
    SLICE_X21Y36         FDRE (Hold_fdre_C_D)         0.091     1.743    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/last_pop_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.173%)  route 0.326ns (69.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.553     1.383    design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X23Y62         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y62         FDRE (Prop_fdre_C_Q)         0.141     1.524 r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][52]/Q
                         net (fo=1, routed)           0.326     1.850    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/DIC0
    SLICE_X20Y50         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.828     1.776    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/WCLK
    SLICE_X20Y50         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMC/CLK
                         clock pessimism             -0.123     1.653    
    SLICE_X20Y50         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.797    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMC
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/gen_thread_loop[3].active_id_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i_reg[1029]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.231ns (55.164%)  route 0.188ns (44.836%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.582     1.412    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/aclk
    SLICE_X5Y50          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/gen_thread_loop[3].active_id_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/gen_thread_loop[3].active_id_reg[41]/Q
                         net (fo=3, routed)           0.066     1.619    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/gen_thread_loop[3].active_id_reg[5]
    SLICE_X4Y50          LUT5 (Prop_lut5_I2_O)        0.045     1.664 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/s_axi_bid[5]_INST_0/O
                         net (fo=2, routed)           0.122     1.786    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_axi_bid[5]
    SLICE_X5Y48          LUT6 (Prop_lut6_I3_O)        0.045     1.831 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i[1029]_i_1__4/O
                         net (fo=1, routed)           0.000     1.831    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i[1029]_i_1__4_n_0
    SLICE_X5Y48          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i_reg[1029]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.856     1.804    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/aclk
    SLICE_X5Y48          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i_reg[1029]/C
                         clock pessimism             -0.118     1.686    
    SLICE_X5Y48          FDRE (Hold_fdre_C_D)         0.091     1.777    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i_reg[1029]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer_reg[1069]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i_reg[1069]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.430%)  route 0.223ns (54.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.543     1.373    design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/aclk
    SLICE_X23Y75         FDRE                                         r  design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer_reg[1069]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y75         FDRE (Prop_fdre_C_Q)         0.141     1.514 r  design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer_reg[1069]/Q
                         net (fo=1, routed)           0.223     1.737    design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer_reg_n_0_[1069]
    SLICE_X21Y75         LUT3 (Prop_lut3_I0_O)        0.045     1.782 r  design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i[1069]_i_1__0/O
                         net (fo=1, routed)           0.000     1.782    design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i[1069]_i_1__0_n_0
    SLICE_X21Y75         FDRE                                         r  design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i_reg[1069]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.811     1.759    design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/aclk
    SLICE_X21Y75         FDRE                                         r  design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i_reg[1069]/C
                         clock pessimism             -0.123     1.636    
    SLICE_X21Y75         FDRE (Hold_fdre_C_D)         0.092     1.728    design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i_reg[1069]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.332%)  route 0.340ns (70.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.554     1.384    design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X21Y61         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y61         FDRE (Prop_fdre_C_Q)         0.141     1.525 r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][44]/Q
                         net (fo=1, routed)           0.340     1.865    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/DIB0
    SLICE_X16Y48         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.834     1.782    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/WCLK
    SLICE_X16Y48         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMB/CLK
                         clock pessimism             -0.118     1.664    
    SLICE_X16Y48         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.810    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMB
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.723%)  route 0.189ns (57.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.557     1.387    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/s_sc_aclk
    SLICE_X25Y51         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y51         FDRE (Prop_fdre_C_Q)         0.141     1.528 r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r_reg/Q
                         net (fo=52, routed)          0.189     1.717    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/rstb
    SLICE_X20Y51         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.828     1.776    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X20Y51         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[18]/C
                         clock pessimism             -0.123     1.653    
    SLICE_X20Y51         FDRE (Hold_fdre_C_R)         0.009     1.662    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y13    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y14    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y16    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y15    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y13    design_1_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y12    design_1_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X27Y89    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X36Y62    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X36Y62    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y54    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y54    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y54    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y54    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y54    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y54    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y54    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y54    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y54    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y54    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y54    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y54    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y54    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y54    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y54    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y54    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y54    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y54    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y54    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y54    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       42.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.906ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_1 rise@50.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.939ns  (logic 1.360ns (22.901%)  route 4.579ns (77.099%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.127ns = ( 53.127 - 50.000 ) 
    Source Clock Delay      (SCD):    3.464ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.723     1.723    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.824 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         1.640     3.464    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X35Y75         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.456     3.920 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg[0]/Q
                         net (fo=10, routed)          1.357     5.277    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg_n_0_[0]
    SLICE_X36Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.401 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/enb1_carry_i_4/O
                         net (fo=1, routed)           0.000     5.401    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/enb1_carry_i_4_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.933 f  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/enb1_carry/CO[3]
                         net (fo=3, routed)           1.314     7.248    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/enb1
    SLICE_X36Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.372 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb[31]_i_2/O
                         net (fo=12, routed)          0.671     8.043    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb[31]_i_2_n_0
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.124     8.167 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb[15]_i_1/O
                         net (fo=11, routed)          1.236     9.403    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb[15]_i_1_n_0
    SLICE_X36Y71         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.486    51.486    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    51.577 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         1.550    53.127    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X36Y71         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[10]/C
                         clock pessimism              0.361    53.488    
                         clock uncertainty           -0.751    52.738    
    SLICE_X36Y71         FDRE (Setup_fdre_C_R)       -0.429    52.309    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[10]
  -------------------------------------------------------------------
                         required time                         52.308    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                 42.906    

Slack (MET) :             42.906ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_1 rise@50.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.939ns  (logic 1.360ns (22.901%)  route 4.579ns (77.099%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.127ns = ( 53.127 - 50.000 ) 
    Source Clock Delay      (SCD):    3.464ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.723     1.723    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.824 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         1.640     3.464    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X35Y75         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.456     3.920 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg[0]/Q
                         net (fo=10, routed)          1.357     5.277    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg_n_0_[0]
    SLICE_X36Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.401 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/enb1_carry_i_4/O
                         net (fo=1, routed)           0.000     5.401    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/enb1_carry_i_4_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.933 f  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/enb1_carry/CO[3]
                         net (fo=3, routed)           1.314     7.248    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/enb1
    SLICE_X36Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.372 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb[31]_i_2/O
                         net (fo=12, routed)          0.671     8.043    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb[31]_i_2_n_0
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.124     8.167 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb[15]_i_1/O
                         net (fo=11, routed)          1.236     9.403    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb[15]_i_1_n_0
    SLICE_X36Y71         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.486    51.486    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    51.577 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         1.550    53.127    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X36Y71         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[12]/C
                         clock pessimism              0.361    53.488    
                         clock uncertainty           -0.751    52.738    
    SLICE_X36Y71         FDRE (Setup_fdre_C_R)       -0.429    52.309    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[12]
  -------------------------------------------------------------------
                         required time                         52.308    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                 42.906    

Slack (MET) :             42.906ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_1 rise@50.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.939ns  (logic 1.360ns (22.901%)  route 4.579ns (77.099%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.127ns = ( 53.127 - 50.000 ) 
    Source Clock Delay      (SCD):    3.464ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.723     1.723    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.824 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         1.640     3.464    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X35Y75         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.456     3.920 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg[0]/Q
                         net (fo=10, routed)          1.357     5.277    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg_n_0_[0]
    SLICE_X36Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.401 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/enb1_carry_i_4/O
                         net (fo=1, routed)           0.000     5.401    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/enb1_carry_i_4_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.933 f  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/enb1_carry/CO[3]
                         net (fo=3, routed)           1.314     7.248    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/enb1
    SLICE_X36Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.372 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb[31]_i_2/O
                         net (fo=12, routed)          0.671     8.043    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb[31]_i_2_n_0
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.124     8.167 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb[15]_i_1/O
                         net (fo=11, routed)          1.236     9.403    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb[15]_i_1_n_0
    SLICE_X36Y71         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.486    51.486    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    51.577 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         1.550    53.127    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X36Y71         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[3]/C
                         clock pessimism              0.361    53.488    
                         clock uncertainty           -0.751    52.738    
    SLICE_X36Y71         FDRE (Setup_fdre_C_R)       -0.429    52.309    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[3]
  -------------------------------------------------------------------
                         required time                         52.308    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                 42.906    

Slack (MET) :             42.906ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_1 rise@50.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.939ns  (logic 1.360ns (22.901%)  route 4.579ns (77.099%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.127ns = ( 53.127 - 50.000 ) 
    Source Clock Delay      (SCD):    3.464ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.723     1.723    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.824 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         1.640     3.464    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X35Y75         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.456     3.920 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg[0]/Q
                         net (fo=10, routed)          1.357     5.277    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg_n_0_[0]
    SLICE_X36Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.401 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/enb1_carry_i_4/O
                         net (fo=1, routed)           0.000     5.401    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/enb1_carry_i_4_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.933 f  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/enb1_carry/CO[3]
                         net (fo=3, routed)           1.314     7.248    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/enb1
    SLICE_X36Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.372 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb[31]_i_2/O
                         net (fo=12, routed)          0.671     8.043    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb[31]_i_2_n_0
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.124     8.167 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb[15]_i_1/O
                         net (fo=11, routed)          1.236     9.403    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb[15]_i_1_n_0
    SLICE_X36Y71         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.486    51.486    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    51.577 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         1.550    53.127    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X36Y71         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[4]/C
                         clock pessimism              0.361    53.488    
                         clock uncertainty           -0.751    52.738    
    SLICE_X36Y71         FDRE (Setup_fdre_C_R)       -0.429    52.309    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[4]
  -------------------------------------------------------------------
                         required time                         52.308    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                 42.906    

Slack (MET) :             42.906ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_1 rise@50.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.939ns  (logic 1.360ns (22.901%)  route 4.579ns (77.099%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.127ns = ( 53.127 - 50.000 ) 
    Source Clock Delay      (SCD):    3.464ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.723     1.723    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.824 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         1.640     3.464    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X35Y75         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.456     3.920 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg[0]/Q
                         net (fo=10, routed)          1.357     5.277    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg_n_0_[0]
    SLICE_X36Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.401 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/enb1_carry_i_4/O
                         net (fo=1, routed)           0.000     5.401    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/enb1_carry_i_4_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.933 f  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/enb1_carry/CO[3]
                         net (fo=3, routed)           1.314     7.248    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/enb1
    SLICE_X36Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.372 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb[31]_i_2/O
                         net (fo=12, routed)          0.671     8.043    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb[31]_i_2_n_0
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.124     8.167 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb[15]_i_1/O
                         net (fo=11, routed)          1.236     9.403    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb[15]_i_1_n_0
    SLICE_X36Y71         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.486    51.486    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    51.577 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         1.550    53.127    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X36Y71         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[5]/C
                         clock pessimism              0.361    53.488    
                         clock uncertainty           -0.751    52.738    
    SLICE_X36Y71         FDRE (Setup_fdre_C_R)       -0.429    52.309    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[5]
  -------------------------------------------------------------------
                         required time                         52.308    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                 42.906    

Slack (MET) :             42.906ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_1 rise@50.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.939ns  (logic 1.360ns (22.901%)  route 4.579ns (77.099%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.127ns = ( 53.127 - 50.000 ) 
    Source Clock Delay      (SCD):    3.464ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.723     1.723    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.824 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         1.640     3.464    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X35Y75         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.456     3.920 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg[0]/Q
                         net (fo=10, routed)          1.357     5.277    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg_n_0_[0]
    SLICE_X36Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.401 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/enb1_carry_i_4/O
                         net (fo=1, routed)           0.000     5.401    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/enb1_carry_i_4_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.933 f  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/enb1_carry/CO[3]
                         net (fo=3, routed)           1.314     7.248    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/enb1
    SLICE_X36Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.372 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb[31]_i_2/O
                         net (fo=12, routed)          0.671     8.043    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb[31]_i_2_n_0
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.124     8.167 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb[15]_i_1/O
                         net (fo=11, routed)          1.236     9.403    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb[15]_i_1_n_0
    SLICE_X36Y71         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.486    51.486    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    51.577 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         1.550    53.127    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X36Y71         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[7]/C
                         clock pessimism              0.361    53.488    
                         clock uncertainty           -0.751    52.738    
    SLICE_X36Y71         FDRE (Setup_fdre_C_R)       -0.429    52.309    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[7]
  -------------------------------------------------------------------
                         required time                         52.308    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                 42.906    

Slack (MET) :             42.906ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_1 rise@50.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.939ns  (logic 1.360ns (22.901%)  route 4.579ns (77.099%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.127ns = ( 53.127 - 50.000 ) 
    Source Clock Delay      (SCD):    3.464ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.723     1.723    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.824 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         1.640     3.464    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X35Y75         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.456     3.920 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg[0]/Q
                         net (fo=10, routed)          1.357     5.277    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg_n_0_[0]
    SLICE_X36Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.401 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/enb1_carry_i_4/O
                         net (fo=1, routed)           0.000     5.401    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/enb1_carry_i_4_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.933 f  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/enb1_carry/CO[3]
                         net (fo=3, routed)           1.314     7.248    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/enb1
    SLICE_X36Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.372 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb[31]_i_2/O
                         net (fo=12, routed)          0.671     8.043    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb[31]_i_2_n_0
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.124     8.167 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb[15]_i_1/O
                         net (fo=11, routed)          1.236     9.403    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb[15]_i_1_n_0
    SLICE_X36Y71         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.486    51.486    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    51.577 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         1.550    53.127    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X36Y71         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[8]/C
                         clock pessimism              0.361    53.488    
                         clock uncertainty           -0.751    52.738    
    SLICE_X36Y71         FDRE (Setup_fdre_C_R)       -0.429    52.309    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[8]
  -------------------------------------------------------------------
                         required time                         52.308    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                 42.906    

Slack (MET) :             42.906ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_1 rise@50.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.939ns  (logic 1.360ns (22.901%)  route 4.579ns (77.099%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.127ns = ( 53.127 - 50.000 ) 
    Source Clock Delay      (SCD):    3.464ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.723     1.723    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.824 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         1.640     3.464    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X35Y75         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.456     3.920 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg[0]/Q
                         net (fo=10, routed)          1.357     5.277    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg_n_0_[0]
    SLICE_X36Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.401 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/enb1_carry_i_4/O
                         net (fo=1, routed)           0.000     5.401    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/enb1_carry_i_4_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.933 f  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/enb1_carry/CO[3]
                         net (fo=3, routed)           1.314     7.248    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/enb1
    SLICE_X36Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.372 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb[31]_i_2/O
                         net (fo=12, routed)          0.671     8.043    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb[31]_i_2_n_0
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.124     8.167 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb[15]_i_1/O
                         net (fo=11, routed)          1.236     9.403    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb[15]_i_1_n_0
    SLICE_X36Y71         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.486    51.486    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    51.577 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         1.550    53.127    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X36Y71         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[9]/C
                         clock pessimism              0.361    53.488    
                         clock uncertainty           -0.751    52.738    
    SLICE_X36Y71         FDRE (Setup_fdre_C_R)       -0.429    52.309    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[9]
  -------------------------------------------------------------------
                         required time                         52.308    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                 42.906    

Slack (MET) :             43.212ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.totalPixels_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_1 rise@50.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 1.923ns (35.783%)  route 3.451ns (64.217%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 53.124 - 50.000 ) 
    Source Clock Delay      (SCD):    3.548ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.723     1.723    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.824 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         1.724     3.548    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X37Y78         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.totalPixels_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDRE (Prop_fdre_C_Q)         0.456     4.004 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.totalPixels_reg[3]/Q
                         net (fo=3, routed)           1.325     5.329    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/totalPixels[3]
    SLICE_X37Y77         LUT4 (Prop_lut4_I3_O)        0.124     5.453 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/R_byte1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.453    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/R_byte1_carry_i_7_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.003 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/R_byte1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.003    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/R_byte1_carry_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.274 f  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/R_byte1_carry__0/CO[0]
                         net (fo=3, routed)           0.726     7.000    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/R_byte1
    SLICE_X37Y75         LUT6 (Prop_lut6_I4_O)        0.373     7.373 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter[9]_i_1/O
                         net (fo=35, routed)          0.750     8.123    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixelCounter
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.149     8.272 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter[5]_i_1/O
                         net (fo=1, routed)           0.651     8.922    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter[5]_i_1_n_0
    SLICE_X37Y76         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.486    51.486    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    51.577 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         1.547    53.124    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X37Y76         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg[5]/C
                         clock pessimism              0.398    53.522    
                         clock uncertainty           -0.751    52.771    
    SLICE_X37Y76         FDRE (Setup_fdre_C_R)       -0.637    52.134    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         52.134    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                 43.212    

Slack (MET) :             43.214ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_1 rise@50.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.632ns  (logic 1.360ns (24.148%)  route 4.272ns (75.852%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.129ns = ( 53.129 - 50.000 ) 
    Source Clock Delay      (SCD):    3.464ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.723     1.723    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.824 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         1.640     3.464    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X35Y75         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.456     3.920 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg[0]/Q
                         net (fo=10, routed)          1.357     5.277    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg_n_0_[0]
    SLICE_X36Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.401 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/enb1_carry_i_4/O
                         net (fo=1, routed)           0.000     5.401    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/enb1_carry_i_4_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.933 f  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/enb1_carry/CO[3]
                         net (fo=3, routed)           1.314     7.248    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/enb1
    SLICE_X36Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.372 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb[31]_i_2/O
                         net (fo=12, routed)          0.671     8.043    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb[31]_i_2_n_0
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.124     8.167 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb[15]_i_1/O
                         net (fo=11, routed)          0.930     9.096    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb[15]_i_1_n_0
    SLICE_X37Y68         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.486    51.486    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    51.577 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         1.552    53.129    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X37Y68         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[11]/C
                         clock pessimism              0.361    53.490    
                         clock uncertainty           -0.751    52.740    
    SLICE_X37Y68         FDRE (Setup_fdre_C_R)       -0.429    52.311    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[11]
  -------------------------------------------------------------------
                         required time                         52.310    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                 43.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.bramAddres_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.649%)  route 0.125ns (37.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.705     0.705    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.731 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         0.547     1.278    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X34Y73         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.bramAddres_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.164     1.442 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.bramAddres_reg[6]/Q
                         net (fo=2, routed)           0.125     1.567    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.bramAddres_reg_n_0_[6]
    SLICE_X32Y73         LUT2 (Prop_lut2_I1_O)        0.045     1.612 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I[30]_i_1/O
                         net (fo=1, routed)           0.000     1.612    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I0[30]
    SLICE_X32Y73         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.802     0.802    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.831 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         0.813     1.644    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y73         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I_reg[30]/C
                         clock pessimism             -0.334     1.310    
    SLICE_X32Y73         FDRE (Hold_fdre_C_D)         0.121     1.431    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.bramAddres_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.705     0.705    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.731 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         0.549     1.280    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X33Y72         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.bramAddres_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.141     1.421 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.bramAddres_reg[4]/Q
                         net (fo=2, routed)           0.115     1.536    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.bramAddres_reg_n_0_[4]
    SLICE_X33Y71         LUT2 (Prop_lut2_I1_O)        0.045     1.581 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I[28]_i_1/O
                         net (fo=1, routed)           0.000     1.581    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I0[28]
    SLICE_X33Y71         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.802     0.802    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.831 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         0.816     1.647    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X33Y71         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I_reg[28]/C
                         clock pessimism             -0.353     1.294    
    SLICE_X33Y71         FDRE (Hold_fdre_C_D)         0.091     1.385    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.bit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.bit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.409%)  route 0.106ns (33.591%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.671ns
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.705     0.705    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.731 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         0.573     1.304    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X38Y75         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.bit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_fdre_C_Q)         0.164     1.468 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.bit_reg[0]/Q
                         net (fo=9, routed)           0.106     1.574    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.bit_reg_n_0_[0]
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.045     1.619 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.bit[1]_i_1/O
                         net (fo=1, routed)           0.000     1.619    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.bit[1]_i_1_n_0
    SLICE_X39Y75         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.bit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.802     0.802    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.831 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         0.840     1.671    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X39Y75         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.bit_reg[1]/C
                         clock pessimism             -0.354     1.317    
    SLICE_X39Y75         FDRE (Hold_fdre_C_D)         0.092     1.409    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.bit_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.227ns (74.765%)  route 0.077ns (25.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.705     0.705    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.731 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         0.574     1.305    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X36Y76         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.128     1.433 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg[8]/Q
                         net (fo=5, routed)           0.077     1.510    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg_n_0_[8]
    SLICE_X36Y76         LUT6 (Prop_lut6_I4_O)        0.099     1.609 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter[9]_i_2/O
                         net (fo=1, routed)           0.000     1.609    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter[9]_i_2_n_0
    SLICE_X36Y76         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.802     0.802    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.831 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         0.841     1.672    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X36Y76         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg[9]/C
                         clock pessimism             -0.367     1.305    
    SLICE_X36Y76         FDRE (Hold_fdre_C_D)         0.092     1.397    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.pixelCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.227ns (74.539%)  route 0.078ns (25.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.674ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.705     0.705    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.731 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         0.576     1.307    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X36Y72         FDRE                                         r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.128     1.435 r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.078     1.513    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]
    SLICE_X36Y72         LUT2 (Prop_lut2_I0_O)        0.099     1.612 r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_i_1/O
                         net (fo=1, routed)           0.000     1.612    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_i_1_n_0
    SLICE_X36Y72         FDRE                                         r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.802     0.802    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.831 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         0.843     1.674    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X36Y72         FDRE                                         r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                         clock pessimism             -0.367     1.307    
    SLICE_X36Y72         FDRE (Hold_fdre_C_D)         0.091     1.398    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.329%)  route 0.309ns (68.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.705     0.705    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.731 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         0.579     1.310    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X37Y68         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.141     1.451 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[11]/Q
                         net (fo=2, routed)           0.309     1.760    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.802     0.802    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.831 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         0.864     1.696    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.334     1.362    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.545    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.last_collor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.671ns
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.705     0.705    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.731 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         0.573     1.304    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X37Y74         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.last_collor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.141     1.445 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.last_collor_reg[2]/Q
                         net (fo=1, routed)           0.137     1.582    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.last_collor_reg_n_0_[2]
    SLICE_X36Y74         LUT5 (Prop_lut5_I0_O)        0.045     1.627 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.627    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.current_state[2]_i_1_n_0
    SLICE_X36Y74         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.802     0.802    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.831 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         0.840     1.671    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X36Y74         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.current_state_reg[2]/C
                         clock pessimism             -0.354     1.317    
    SLICE_X36Y74         FDRE (Hold_fdre_C_D)         0.092     1.409    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.857%)  route 0.160ns (53.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.705     0.705    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.731 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         0.576     1.307    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X36Y72         FDRE                                         r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.141     1.448 r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=3, routed)           0.160     1.608    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ram_rstram_b
    SLICE_X36Y73         FDRE                                         r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.802     0.802    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.831 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         0.841     1.672    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X36Y73         FDRE                                         r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C
                         clock pessimism             -0.354     1.318    
    SLICE_X36Y73         FDRE (Hold_fdre_C_D)         0.071     1.389    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.829%)  route 0.316ns (69.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.691ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.705     0.705    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.731 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         0.576     1.307    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X36Y71         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.141     1.448 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[4]/Q
                         net (fo=2, routed)           0.316     1.764    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.802     0.802    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.831 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         0.859     1.691    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.334     1.357    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.540    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.805%)  route 0.317ns (69.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.691ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.705     0.705    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.731 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         0.576     1.307    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X36Y71         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.141     1.448 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[3]/Q
                         net (fo=2, routed)           0.317     1.765    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.802     0.802    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.831 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         0.859     1.691    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.334     1.357    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.540    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y13    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y14    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X32Y72    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X31Y75    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X32Y78    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X32Y75    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X35Y74    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X32Y75    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X32Y75    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[15]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X38Y72    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X38Y72    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y72    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y72    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X31Y75    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X31Y75    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y78    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y78    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y75    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y75    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[12]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X38Y72    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X38Y72    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y72    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y72    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X31Y75    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X31Y75    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y78    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y78    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y75    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y75    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack       77.708ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       43.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.708ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_fpga_2 rise@88.571ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        9.002ns  (logic 1.014ns (11.264%)  route 7.988ns (88.736%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 91.678 - 88.571 ) 
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      1.329ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.657ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789     1.789    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.890 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         1.694     3.584    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X4Y75          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.518     4.102 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[29]/Q
                         net (fo=4, routed)           1.017     5.119    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[29]
    SLICE_X5Y73          LUT4 (Prop_lut4_I2_O)        0.124     5.243 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_6/O
                         net (fo=1, routed)           1.187     6.430    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_6_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I4_O)        0.124     6.554 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_3/O
                         net (fo=2, routed)           0.994     7.548    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_3_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I2_O)        0.124     7.672 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_2/O
                         net (fo=109, routed)         2.302     9.974    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_2_n_0
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124    10.098 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_1/O
                         net (fo=16, routed)          2.488    12.586    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_1_n_0
    SLICE_X9Y74          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     88.571    88.571 r  
    PS7_X0Y0             PS7                          0.000    88.571 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540    90.111    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.202 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         1.477    91.678    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X9Y74          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[6]/C
                         clock pessimism              0.373    92.052    
                         clock uncertainty           -1.329    90.723    
    SLICE_X9Y74          FDRE (Setup_fdre_C_R)       -0.429    90.294    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[6]
  -------------------------------------------------------------------
                         required time                         90.294    
                         arrival time                         -12.586    
  -------------------------------------------------------------------
                         slack                                 77.708    

Slack (MET) :             77.708ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_fpga_2 rise@88.571ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        9.002ns  (logic 1.014ns (11.264%)  route 7.988ns (88.736%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 91.678 - 88.571 ) 
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      1.329ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.657ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789     1.789    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.890 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         1.694     3.584    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X4Y75          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.518     4.102 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[29]/Q
                         net (fo=4, routed)           1.017     5.119    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[29]
    SLICE_X5Y73          LUT4 (Prop_lut4_I2_O)        0.124     5.243 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_6/O
                         net (fo=1, routed)           1.187     6.430    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_6_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I4_O)        0.124     6.554 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_3/O
                         net (fo=2, routed)           0.994     7.548    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_3_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I2_O)        0.124     7.672 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_2/O
                         net (fo=109, routed)         2.302     9.974    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_2_n_0
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124    10.098 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_1/O
                         net (fo=16, routed)          2.488    12.586    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_1_n_0
    SLICE_X9Y74          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     88.571    88.571 r  
    PS7_X0Y0             PS7                          0.000    88.571 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540    90.111    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.202 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         1.477    91.678    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X9Y74          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[7]/C
                         clock pessimism              0.373    92.052    
                         clock uncertainty           -1.329    90.723    
    SLICE_X9Y74          FDRE (Setup_fdre_C_R)       -0.429    90.294    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[7]
  -------------------------------------------------------------------
                         required time                         90.294    
                         arrival time                         -12.586    
  -------------------------------------------------------------------
                         slack                                 77.708    

Slack (MET) :             77.730ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_fpga_2 rise@88.571ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.884ns  (logic 1.014ns (11.414%)  route 7.870ns (88.586%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns = ( 91.677 - 88.571 ) 
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      1.329ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.657ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789     1.789    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.890 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         1.694     3.584    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X4Y75          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.518     4.102 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[29]/Q
                         net (fo=4, routed)           1.017     5.119    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[29]
    SLICE_X5Y73          LUT4 (Prop_lut4_I2_O)        0.124     5.243 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_6/O
                         net (fo=1, routed)           1.187     6.430    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_6_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I4_O)        0.124     6.554 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_3/O
                         net (fo=2, routed)           0.994     7.548    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_3_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I2_O)        0.124     7.672 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_2/O
                         net (fo=109, routed)         2.302     9.974    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_2_n_0
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124    10.098 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_1/O
                         net (fo=16, routed)          2.370    12.467    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_1_n_0
    SLICE_X6Y74          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     88.571    88.571 r  
    PS7_X0Y0             PS7                          0.000    88.571 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540    90.111    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.202 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         1.476    91.677    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X6Y74          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[2]/C
                         clock pessimism              0.373    92.051    
                         clock uncertainty           -1.329    90.722    
    SLICE_X6Y74          FDRE (Setup_fdre_C_R)       -0.524    90.198    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[2]
  -------------------------------------------------------------------
                         required time                         90.198    
                         arrival time                         -12.467    
  -------------------------------------------------------------------
                         slack                                 77.730    

Slack (MET) :             77.730ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_fpga_2 rise@88.571ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.884ns  (logic 1.014ns (11.414%)  route 7.870ns (88.586%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns = ( 91.677 - 88.571 ) 
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      1.329ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.657ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789     1.789    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.890 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         1.694     3.584    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X4Y75          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.518     4.102 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[29]/Q
                         net (fo=4, routed)           1.017     5.119    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[29]
    SLICE_X5Y73          LUT4 (Prop_lut4_I2_O)        0.124     5.243 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_6/O
                         net (fo=1, routed)           1.187     6.430    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_6_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I4_O)        0.124     6.554 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_3/O
                         net (fo=2, routed)           0.994     7.548    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_3_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I2_O)        0.124     7.672 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_2/O
                         net (fo=109, routed)         2.302     9.974    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_2_n_0
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124    10.098 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_1/O
                         net (fo=16, routed)          2.370    12.467    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_1_n_0
    SLICE_X6Y74          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     88.571    88.571 r  
    PS7_X0Y0             PS7                          0.000    88.571 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540    90.111    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.202 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         1.476    91.677    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X6Y74          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[8]/C
                         clock pessimism              0.373    92.051    
                         clock uncertainty           -1.329    90.722    
    SLICE_X6Y74          FDRE (Setup_fdre_C_R)       -0.524    90.198    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[8]
  -------------------------------------------------------------------
                         required time                         90.198    
                         arrival time                         -12.467    
  -------------------------------------------------------------------
                         slack                                 77.730    

Slack (MET) :             77.753ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_fpga_2 rise@88.571ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.868ns  (logic 1.014ns (11.434%)  route 7.854ns (88.566%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.113ns = ( 91.684 - 88.571 ) 
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      1.329ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.657ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789     1.789    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.890 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         1.694     3.584    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X4Y75          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.518     4.102 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[29]/Q
                         net (fo=4, routed)           1.017     5.119    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[29]
    SLICE_X5Y73          LUT4 (Prop_lut4_I2_O)        0.124     5.243 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_6/O
                         net (fo=1, routed)           1.187     6.430    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_6_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I4_O)        0.124     6.554 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_3/O
                         net (fo=2, routed)           0.994     7.548    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_3_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I2_O)        0.124     7.672 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_2/O
                         net (fo=109, routed)         2.302     9.974    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_2_n_0
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124    10.098 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_1/O
                         net (fo=16, routed)          2.354    12.452    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_1_n_0
    SLICE_X8Y79          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     88.571    88.571 r  
    PS7_X0Y0             PS7                          0.000    88.571 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540    90.111    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.202 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         1.483    91.684    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X8Y79          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[14]/C
                         clock pessimism              0.373    92.058    
                         clock uncertainty           -1.329    90.729    
    SLICE_X8Y79          FDRE (Setup_fdre_C_R)       -0.524    90.205    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[14]
  -------------------------------------------------------------------
                         required time                         90.205    
                         arrival time                         -12.452    
  -------------------------------------------------------------------
                         slack                                 77.753    

Slack (MET) :             77.757ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_fpga_2 rise@88.571ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.952ns  (logic 1.014ns (11.327%)  route 7.938ns (88.673%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns = ( 91.677 - 88.571 ) 
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      1.329ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.657ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789     1.789    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.890 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         1.694     3.584    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X4Y75          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.518     4.102 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[29]/Q
                         net (fo=4, routed)           1.017     5.119    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[29]
    SLICE_X5Y73          LUT4 (Prop_lut4_I2_O)        0.124     5.243 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_6/O
                         net (fo=1, routed)           1.187     6.430    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_6_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I4_O)        0.124     6.554 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_3/O
                         net (fo=2, routed)           0.994     7.548    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_3_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I2_O)        0.124     7.672 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_2/O
                         net (fo=109, routed)         2.302     9.974    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_2_n_0
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124    10.098 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_1/O
                         net (fo=16, routed)          2.438    12.536    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_1_n_0
    SLICE_X7Y74          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     88.571    88.571 r  
    PS7_X0Y0             PS7                          0.000    88.571 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540    90.111    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.202 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         1.476    91.677    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X7Y74          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[12]/C
                         clock pessimism              0.373    92.051    
                         clock uncertainty           -1.329    90.722    
    SLICE_X7Y74          FDRE (Setup_fdre_C_R)       -0.429    90.293    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[12]
  -------------------------------------------------------------------
                         required time                         90.293    
                         arrival time                         -12.536    
  -------------------------------------------------------------------
                         slack                                 77.757    

Slack (MET) :             77.757ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_fpga_2 rise@88.571ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.952ns  (logic 1.014ns (11.327%)  route 7.938ns (88.673%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns = ( 91.677 - 88.571 ) 
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      1.329ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.657ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789     1.789    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.890 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         1.694     3.584    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X4Y75          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.518     4.102 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[29]/Q
                         net (fo=4, routed)           1.017     5.119    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[29]
    SLICE_X5Y73          LUT4 (Prop_lut4_I2_O)        0.124     5.243 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_6/O
                         net (fo=1, routed)           1.187     6.430    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_6_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I4_O)        0.124     6.554 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_3/O
                         net (fo=2, routed)           0.994     7.548    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_3_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I2_O)        0.124     7.672 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_2/O
                         net (fo=109, routed)         2.302     9.974    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_2_n_0
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124    10.098 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_1/O
                         net (fo=16, routed)          2.438    12.536    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_1_n_0
    SLICE_X7Y74          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     88.571    88.571 r  
    PS7_X0Y0             PS7                          0.000    88.571 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540    90.111    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.202 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         1.476    91.677    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X7Y74          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[9]/C
                         clock pessimism              0.373    92.051    
                         clock uncertainty           -1.329    90.722    
    SLICE_X7Y74          FDRE (Setup_fdre_C_R)       -0.429    90.293    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[9]
  -------------------------------------------------------------------
                         required time                         90.293    
                         arrival time                         -12.536    
  -------------------------------------------------------------------
                         slack                                 77.757    

Slack (MET) :             77.813ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_fpga_2 rise@88.571ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.804ns  (logic 1.014ns (11.517%)  route 7.790ns (88.483%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.109ns = ( 91.680 - 88.571 ) 
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      1.329ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.657ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789     1.789    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.890 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         1.694     3.584    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X4Y75          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.518     4.102 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[29]/Q
                         net (fo=4, routed)           1.017     5.119    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[29]
    SLICE_X5Y73          LUT4 (Prop_lut4_I2_O)        0.124     5.243 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_6/O
                         net (fo=1, routed)           1.187     6.430    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_6_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I4_O)        0.124     6.554 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_3/O
                         net (fo=2, routed)           0.994     7.548    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_3_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I2_O)        0.124     7.672 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_2/O
                         net (fo=109, routed)         2.302     9.974    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_2_n_0
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124    10.098 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_1/O
                         net (fo=16, routed)          2.290    12.388    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_1_n_0
    SLICE_X8Y76          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     88.571    88.571 r  
    PS7_X0Y0             PS7                          0.000    88.571 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540    90.111    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.202 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         1.479    91.680    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X8Y76          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[10]/C
                         clock pessimism              0.373    92.054    
                         clock uncertainty           -1.329    90.725    
    SLICE_X8Y76          FDRE (Setup_fdre_C_R)       -0.524    90.201    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[10]
  -------------------------------------------------------------------
                         required time                         90.201    
                         arrival time                         -12.388    
  -------------------------------------------------------------------
                         slack                                 77.813    

Slack (MET) :             77.813ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_fpga_2 rise@88.571ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.804ns  (logic 1.014ns (11.517%)  route 7.790ns (88.483%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.109ns = ( 91.680 - 88.571 ) 
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      1.329ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.657ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789     1.789    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.890 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         1.694     3.584    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X4Y75          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.518     4.102 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[29]/Q
                         net (fo=4, routed)           1.017     5.119    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[29]
    SLICE_X5Y73          LUT4 (Prop_lut4_I2_O)        0.124     5.243 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_6/O
                         net (fo=1, routed)           1.187     6.430    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_6_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I4_O)        0.124     6.554 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_3/O
                         net (fo=2, routed)           0.994     7.548    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_3_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I2_O)        0.124     7.672 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_2/O
                         net (fo=109, routed)         2.302     9.974    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_2_n_0
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124    10.098 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_1/O
                         net (fo=16, routed)          2.290    12.388    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_1_n_0
    SLICE_X8Y76          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     88.571    88.571 r  
    PS7_X0Y0             PS7                          0.000    88.571 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540    90.111    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.202 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         1.479    91.680    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X8Y76          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[16]/C
                         clock pessimism              0.373    92.054    
                         clock uncertainty           -1.329    90.725    
    SLICE_X8Y76          FDRE (Setup_fdre_C_R)       -0.524    90.201    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[16]
  -------------------------------------------------------------------
                         required time                         90.201    
                         arrival time                         -12.388    
  -------------------------------------------------------------------
                         slack                                 77.813    

Slack (MET) :             77.816ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[7]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_fpga_2 rise@88.571ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.809ns  (logic 2.907ns (33.002%)  route 5.902ns (66.998%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.118ns = ( 91.689 - 88.571 ) 
    Source Clock Delay      (SCD):    3.592ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      1.329ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.657ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789     1.789    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.890 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         1.702     3.592    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X4Y69          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_fdre_C_Q)         0.518     4.110 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[4]/Q
                         net (fo=5, routed)           0.957     5.067    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ws_cnt_reg[4]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     5.592 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr4_carry_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.592    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr4_carry_i_4_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.706 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.706    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry_i_7_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.820 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.820    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__0_i_6_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.934 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.934    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__0_i_5_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.048 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.048    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__1_i_6_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.162 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.162    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__1_i_5_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.496 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__2_i_6/O[1]
                         net (fo=4, routed)           1.102     7.598    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx2_carry__2_i_6_n_6
    SLICE_X0Y73          LUT2 (Prop_lut2_I0_O)        0.303     7.901 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr4_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.901    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr4_carry__2_i_7_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.434 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr4_carry__2/CO[3]
                         net (fo=2, routed)           1.968    10.402    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr4
    SLICE_X12Y81         LUT6 (Prop_lut6_I3_O)        0.124    10.526 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr[23]_i_1/O
                         net (fo=17, routed)          1.874    12.400    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_3
    SLICE_X10Y84         SRL16E                                       r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[7]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     88.571    88.571 r  
    PS7_X0Y0             PS7                          0.000    88.571 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540    90.111    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.202 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         1.488    91.689    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X10Y84         SRL16E                                       r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[7]_srl8/CLK
                         clock pessimism              0.373    92.063    
                         clock uncertainty           -1.329    90.734    
    SLICE_X10Y84         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    90.217    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[7]_srl8
  -------------------------------------------------------------------
                         required time                         90.217    
                         arrival time                         -12.400    
  -------------------------------------------------------------------
                         slack                                 77.816    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.128ns (34.551%)  route 0.242ns (65.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         0.558     1.324    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X11Y84         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.128     1.452 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[13]/Q
                         net (fo=1, routed)           0.242     1.695    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[13]
    RAMB36_X0Y16         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         0.864     1.739    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y16         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.342     1.397    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[13])
                                                      0.242     1.639    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.592%)  route 0.292ns (67.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         0.558     1.324    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X11Y85         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.465 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[21]/Q
                         net (fo=1, routed)           0.292     1.757    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[5]
    RAMB36_X0Y15         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         0.858     1.733    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y15         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.342     1.391    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.296     1.687    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.020%)  route 0.299ns (67.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         0.558     1.324    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X11Y85         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.465 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[28]/Q
                         net (fo=1, routed)           0.299     1.765    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[12]
    RAMB36_X0Y15         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         0.858     1.733    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y15         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.342     1.391    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.296     1.687    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.128ns (31.976%)  route 0.272ns (68.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         0.558     1.324    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X11Y85         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.128     1.452 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[6]/Q
                         net (fo=1, routed)           0.272     1.725    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[6]
    RAMB36_X0Y16         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         0.864     1.739    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y16         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.342     1.397    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.243     1.640    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.842%)  route 0.294ns (64.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         0.558     1.324    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X12Y84         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.164     1.488 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[1]/Q
                         net (fo=1, routed)           0.294     1.782    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[1]
    RAMB36_X0Y16         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         0.864     1.739    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y16         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.342     1.397    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                      0.296     1.693    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.148ns (36.497%)  route 0.258ns (63.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         0.558     1.324    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X12Y84         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.148     1.472 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[3]/Q
                         net (fo=1, routed)           0.258     1.730    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[3]
    RAMB36_X0Y16         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         0.864     1.739    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y16         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.342     1.397    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.243     1.640    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.153%)  route 0.290ns (63.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         0.558     1.324    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X10Y86         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.164     1.488 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[25]/Q
                         net (fo=1, routed)           0.290     1.778    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[9]
    RAMB36_X0Y15         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         0.858     1.733    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y15         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.342     1.391    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.296     1.687    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.074%)  route 0.291ns (63.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         0.558     1.324    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X10Y86         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.164     1.488 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[29]/Q
                         net (fo=1, routed)           0.291     1.779    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[13]
    RAMB36_X0Y15         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         0.858     1.733    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y15         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.342     1.391    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[13])
                                                      0.296     1.687    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.542%)  route 0.321ns (69.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         0.558     1.324    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X11Y84         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.141     1.465 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[12]/Q
                         net (fo=1, routed)           0.321     1.786    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[12]
    RAMB36_X0Y16         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         0.864     1.739    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y16         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.342     1.397    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.296     1.693    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.088%)  route 0.328ns (69.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         0.558     1.324    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X13Y84         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDRE (Prop_fdre_C_Q)         0.141     1.465 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[16]/Q
                         net (fo=1, routed)           0.328     1.793    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[0]
    RAMB36_X0Y15         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         0.858     1.733    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y15         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.342     1.391    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.296     1.687    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 44.285 }
Period(ns):         88.571
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         88.571      85.995     RAMB36_X0Y16    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         88.571      85.995     RAMB36_X0Y15    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         88.571      85.995     RAMB36_X0Y13    design_1_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         88.571      85.995     RAMB36_X0Y12    design_1_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         88.571      86.416     BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         88.571      87.571     SLICE_X8Y75     design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/PlayCurrentBuff_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         88.571      87.571     SLICE_X7Y75     design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/PlayCurrentBuff_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         88.571      87.571     SLICE_X12Y77    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/PlayCurrentBuff_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         88.571      87.571     SLICE_X12Y77    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/PlayCurrentBuff_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         88.571      87.571     SLICE_X8Y73     design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/PlayCurrentBuff_reg[4]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         44.286      43.306     SLICE_X12Y86    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inl_reg[7]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         44.285      43.306     SLICE_X12Y86    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inl_reg[7]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         44.285      43.306     SLICE_X10Y84    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[7]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         44.285      43.306     SLICE_X10Y84    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[7]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         44.285      43.305     SLICE_X8Y72     design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         44.285      43.305     SLICE_X8Y72     design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         44.285      43.306     SLICE_X6Y62     design_1_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         44.285      43.306     SLICE_X6Y62     design_1_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDSE/C              n/a            0.500         44.285      43.786     SLICE_X8Y75     design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/PlayCurrentBuff_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         44.285      43.785     SLICE_X8Y75     design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/PlayCurrentBuff_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         44.285      43.306     SLICE_X12Y86    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inl_reg[7]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         44.285      43.306     SLICE_X12Y86    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inl_reg[7]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         44.285      43.306     SLICE_X10Y84    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[7]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         44.286      43.306     SLICE_X10Y84    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[7]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         44.286      43.306     SLICE_X8Y72     design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         44.286      43.306     SLICE_X8Y72     design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         44.286      43.306     SLICE_X6Y62     design_1_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         44.286      43.306     SLICE_X6Y62     design_1_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDSE/C              n/a            0.500         44.285      43.786     SLICE_X8Y75     design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/PlayCurrentBuff_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         44.285      43.786     SLICE_X8Y75     design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/PlayCurrentBuff_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.626ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_fpga_1 rise@50.000ns)
  Data Path Delay:        4.405ns  (logic 0.642ns (14.573%)  route 3.763ns (85.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.229ns = ( 63.229 - 60.000 ) 
    Source Clock Delay      (SCD):    3.466ns = ( 53.466 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.723    51.723    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    51.824 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         1.642    53.466    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X30Y73         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.518    53.984 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[30]/Q
                         net (fo=5, routed)           3.763    57.748    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I[30]
    SLICE_X30Y72         LUT6 (Prop_lut6_I2_O)        0.124    57.872 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000    57.872    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/reg_data_out[28]
    SLICE_X30Y72         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    61.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.472    63.229    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y72         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism              0.000    63.229    
                         clock uncertainty           -0.809    62.420    
    SLICE_X30Y72         FDRE (Setup_fdre_C_D)        0.077    62.497    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         62.497    
                         arrival time                         -57.872    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.701ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_fpga_1 rise@50.000ns)
  Data Path Delay:        4.329ns  (logic 0.642ns (14.831%)  route 3.687ns (85.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.226ns = ( 63.226 - 60.000 ) 
    Source Clock Delay      (SCD):    3.466ns = ( 53.466 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.723    51.723    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    51.824 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         1.642    53.466    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X30Y73         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.518    53.984 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[30]/Q
                         net (fo=5, routed)           3.687    57.671    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I[30]
    SLICE_X30Y74         LUT6 (Prop_lut6_I2_O)        0.124    57.795 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000    57.795    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/reg_data_out[29]
    SLICE_X30Y74         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    61.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.469    63.226    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y74         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism              0.000    63.226    
                         clock uncertainty           -0.809    62.417    
    SLICE_X30Y74         FDRE (Setup_fdre_C_D)        0.079    62.496    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         62.496    
                         arrival time                         -57.795    
  -------------------------------------------------------------------
                         slack                                  4.701    

Slack (MET) :             4.752ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_fpga_1 rise@50.000ns)
  Data Path Delay:        4.278ns  (logic 0.642ns (15.008%)  route 3.636ns (84.992%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.226ns = ( 63.226 - 60.000 ) 
    Source Clock Delay      (SCD):    3.466ns = ( 53.466 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.723    51.723    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    51.824 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         1.642    53.466    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X30Y73         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.518    53.984 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[30]/Q
                         net (fo=5, routed)           3.636    57.620    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I[30]
    SLICE_X30Y74         LUT6 (Prop_lut6_I2_O)        0.124    57.744 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000    57.744    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/reg_data_out[30]
    SLICE_X30Y74         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    61.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.469    63.226    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y74         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism              0.000    63.226    
                         clock uncertainty           -0.809    62.417    
    SLICE_X30Y74         FDRE (Setup_fdre_C_D)        0.079    62.496    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         62.496    
                         arrival time                         -57.744    
  -------------------------------------------------------------------
                         slack                                  4.752    

Slack (MET) :             4.767ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Adr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_fpga_1 rise@50.000ns)
  Data Path Delay:        4.219ns  (logic 0.774ns (18.346%)  route 3.445ns (81.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.227ns = ( 63.227 - 60.000 ) 
    Source Clock Delay      (SCD):    3.464ns = ( 53.464 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.723    51.723    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    51.824 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         1.640    53.464    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y75         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Adr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.478    53.942 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Adr_reg[24]/Q
                         net (fo=1, routed)           3.445    57.387    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Adr[24]
    SLICE_X33Y74         LUT6 (Prop_lut6_I5_O)        0.296    57.683 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000    57.683    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/reg_data_out[24]
    SLICE_X33Y74         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    61.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.470    63.227    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y74         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism              0.000    63.227    
                         clock uncertainty           -0.809    62.418    
    SLICE_X33Y74         FDRE (Setup_fdre_C_D)        0.032    62.450    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         62.450    
                         arrival time                         -57.683    
  -------------------------------------------------------------------
                         slack                                  4.767    

Slack (MET) :             4.768ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_fpga_1 rise@50.000ns)
  Data Path Delay:        4.260ns  (logic 0.642ns (15.069%)  route 3.618ns (84.931%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.226ns = ( 63.226 - 60.000 ) 
    Source Clock Delay      (SCD):    3.466ns = ( 53.466 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.723    51.723    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    51.824 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         1.642    53.466    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X30Y73         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.518    53.984 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[30]/Q
                         net (fo=5, routed)           3.618    57.603    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I[30]
    SLICE_X30Y74         LUT6 (Prop_lut6_I2_O)        0.124    57.727 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000    57.727    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X30Y74         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    61.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.469    63.226    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y74         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.000    63.226    
                         clock uncertainty           -0.809    62.417    
    SLICE_X30Y74         FDRE (Setup_fdre_C_D)        0.077    62.494    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         62.494    
                         arrival time                         -57.727    
  -------------------------------------------------------------------
                         slack                                  4.768    

Slack (MET) :             5.051ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_fpga_1 rise@50.000ns)
  Data Path Delay:        3.933ns  (logic 0.580ns (14.747%)  route 3.353ns (85.253%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.226ns = ( 63.226 - 60.000 ) 
    Source Clock Delay      (SCD):    3.464ns = ( 53.464 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.723    51.723    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    51.824 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         1.640    53.464    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X31Y74         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.456    53.920 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I_reg[14]/Q
                         net (fo=1, routed)           3.353    57.273    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I[14]
    SLICE_X29Y75         LUT6 (Prop_lut6_I1_O)        0.124    57.397 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000    57.397    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X29Y75         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    61.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.469    63.226    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y75         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism              0.000    63.226    
                         clock uncertainty           -0.809    62.417    
    SLICE_X29Y75         FDRE (Setup_fdre_C_D)        0.031    62.448    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         62.448    
                         arrival time                         -57.397    
  -------------------------------------------------------------------
                         slack                                  5.051    

Slack (MET) :             5.058ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_fpga_1 rise@50.000ns)
  Data Path Delay:        3.974ns  (logic 0.642ns (16.156%)  route 3.332ns (83.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.226ns = ( 63.226 - 60.000 ) 
    Source Clock Delay      (SCD):    3.466ns = ( 53.466 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.723    51.723    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    51.824 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         1.642    53.466    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X30Y73         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.518    53.984 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[30]/Q
                         net (fo=5, routed)           3.332    57.316    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I[30]
    SLICE_X30Y74         LUT6 (Prop_lut6_I2_O)        0.124    57.440 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000    57.440    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X30Y74         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    61.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.469    63.226    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y74         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism              0.000    63.226    
                         clock uncertainty           -0.809    62.417    
    SLICE_X30Y74         FDRE (Setup_fdre_C_D)        0.081    62.498    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         62.498    
                         arrival time                         -57.440    
  -------------------------------------------------------------------
                         slack                                  5.058    

Slack (MET) :             5.126ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Adr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_fpga_1 rise@50.000ns)
  Data Path Delay:        3.858ns  (logic 0.774ns (20.065%)  route 3.084ns (79.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.233ns = ( 63.233 - 60.000 ) 
    Source Clock Delay      (SCD):    3.472ns = ( 53.472 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.723    51.723    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    51.824 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         1.648    53.472    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X34Y69         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Adr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.478    53.950 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Adr_reg[3]/Q
                         net (fo=1, routed)           3.084    57.034    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Adr[3]
    SLICE_X33Y69         LUT6 (Prop_lut6_I5_O)        0.296    57.330 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000    57.330    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X33Y69         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    61.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.476    63.233    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y69         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000    63.233    
                         clock uncertainty           -0.809    62.424    
    SLICE_X33Y69         FDRE (Setup_fdre_C_D)        0.031    62.455    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         62.455    
                         arrival time                         -57.330    
  -------------------------------------------------------------------
                         slack                                  5.126    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Adr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_fpga_1 rise@50.000ns)
  Data Path Delay:        3.854ns  (logic 0.773ns (20.059%)  route 3.081ns (79.941%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.233ns = ( 63.233 - 60.000 ) 
    Source Clock Delay      (SCD):    3.472ns = ( 53.472 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.723    51.723    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    51.824 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         1.648    53.472    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X34Y69         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Adr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.478    53.950 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Adr_reg[1]/Q
                         net (fo=1, routed)           3.081    57.031    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Adr[1]
    SLICE_X33Y69         LUT6 (Prop_lut6_I5_O)        0.295    57.326 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000    57.326    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X33Y69         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    61.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.476    63.233    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y69         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000    63.233    
                         clock uncertainty           -0.809    62.424    
    SLICE_X33Y69         FDRE (Setup_fdre_C_D)        0.029    62.453    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         62.453    
                         arrival time                         -57.326    
  -------------------------------------------------------------------
                         slack                                  5.127    

Slack (MET) :             5.149ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Adr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_fpga_1 rise@50.000ns)
  Data Path Delay:        3.880ns  (logic 0.776ns (20.001%)  route 3.104ns (79.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.233ns = ( 63.233 - 60.000 ) 
    Source Clock Delay      (SCD):    3.472ns = ( 53.472 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.723    51.723    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    51.824 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         1.648    53.472    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X34Y69         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Adr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.478    53.950 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Adr_reg[6]/Q
                         net (fo=1, routed)           3.104    57.054    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Adr[6]
    SLICE_X32Y69         LUT6 (Prop_lut6_I5_O)        0.298    57.352 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000    57.352    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X32Y69         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    61.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.476    63.233    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y69         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000    63.233    
                         clock uncertainty           -0.809    62.424    
    SLICE_X32Y69         FDRE (Setup_fdre_C_D)        0.077    62.501    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         62.501    
                         arrival time                         -57.352    
  -------------------------------------------------------------------
                         slack                                  5.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.441ns  (logic 0.209ns (14.499%)  route 1.232ns (85.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.705     0.705    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.731 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         0.546     1.277    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y74         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.164     1.441 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I_reg[24]/Q
                         net (fo=1, routed)           1.232     2.674    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I[24]
    SLICE_X33Y74         LUT6 (Prop_lut6_I1_O)        0.045     2.719 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     2.719    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/reg_data_out[24]
    SLICE_X33Y74         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.812     1.760    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y74         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism              0.000     1.760    
                         clock uncertainty            0.809     2.569    
    SLICE_X33Y74         FDRE (Hold_fdre_C_D)         0.092     2.661    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.661    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.186ns (12.902%)  route 1.256ns (87.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.705     0.705    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.731 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         0.546     1.277    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X31Y75         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.141     1.418 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[22]/Q
                         net (fo=1, routed)           1.256     2.674    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I[22]
    SLICE_X29Y75         LUT6 (Prop_lut6_I0_O)        0.045     2.719 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     2.719    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/reg_data_out[22]
    SLICE_X29Y75         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.812     1.760    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y75         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism              0.000     1.760    
                         clock uncertainty            0.809     2.569    
    SLICE_X29Y75         FDRE (Hold_fdre_C_D)         0.092     2.661    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.661    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.226ns (15.641%)  route 1.219ns (84.359%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.705     0.705    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.731 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         0.549     1.280    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X33Y71         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE (Prop_fdre_C_Q)         0.128     1.408 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I_reg[8]/Q
                         net (fo=1, routed)           1.219     2.627    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I[8]
    SLICE_X31Y69         LUT6 (Prop_lut6_I1_O)        0.098     2.725 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     2.725    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X31Y69         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.818     1.766    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y69         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.000     1.766    
                         clock uncertainty            0.809     2.575    
    SLICE_X31Y69         FDRE (Hold_fdre_C_D)         0.092     2.667    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.667    
                         arrival time                           2.725    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.186ns (12.876%)  route 1.259ns (87.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.705     0.705    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.731 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         0.549     1.280    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X33Y78         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.141     1.421 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[23]/Q
                         net (fo=1, routed)           1.259     2.680    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I[23]
    SLICE_X31Y78         LUT6 (Prop_lut6_I0_O)        0.045     2.725 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000     2.725    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/reg_data_out[23]
    SLICE_X31Y78         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.816     1.764    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y78         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism              0.000     1.764    
                         clock uncertainty            0.809     2.573    
    SLICE_X31Y78         FDRE (Hold_fdre_C_D)         0.092     2.665    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.665    
                         arrival time                           2.725    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.186ns (12.870%)  route 1.259ns (87.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.705     0.705    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.731 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         0.546     1.277    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X35Y74         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.141     1.418 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[13]/Q
                         net (fo=1, routed)           1.259     2.677    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I[13]
    SLICE_X33Y74         LUT6 (Prop_lut6_I0_O)        0.045     2.722 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     2.722    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X33Y74         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.812     1.760    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y74         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.000     1.760    
                         clock uncertainty            0.809     2.569    
    SLICE_X33Y74         FDRE (Hold_fdre_C_D)         0.092     2.661    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.661    
                         arrival time                           2.722    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Adr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.209ns (14.163%)  route 1.267ns (85.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.705     0.705    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.731 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         0.549     1.280    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y72         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Adr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDRE (Prop_fdre_C_Q)         0.164     1.444 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Adr_reg[0]/Q
                         net (fo=1, routed)           1.267     2.711    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Adr[0]
    SLICE_X32Y71         LUT6 (Prop_lut6_I5_O)        0.045     2.756 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     2.756    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X32Y71         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.816     1.764    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y71         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     1.764    
                         clock uncertainty            0.809     2.573    
    SLICE_X32Y71         FDRE (Hold_fdre_C_D)         0.121     2.694    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.694    
                         arrival time                           2.756    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.209ns (14.157%)  route 1.267ns (85.843%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.705     0.705    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.731 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         0.549     1.280    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y78         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.164     1.444 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[20]/Q
                         net (fo=1, routed)           1.267     2.711    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I[20]
    SLICE_X30Y78         LUT6 (Prop_lut6_I0_O)        0.045     2.756 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000     2.756    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/reg_data_out[20]
    SLICE_X30Y78         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.816     1.764    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y78         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism              0.000     1.764    
                         clock uncertainty            0.809     2.573    
    SLICE_X30Y78         FDRE (Hold_fdre_C_D)         0.121     2.694    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.694    
                         arrival time                           2.756    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Adr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.247ns (17.054%)  route 1.201ns (82.946%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.705     0.705    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.731 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         0.546     1.277    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y75         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Adr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.148     1.425 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Adr_reg[15]/Q
                         net (fo=1, routed)           1.201     2.626    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Adr[15]
    SLICE_X33Y74         LUT6 (Prop_lut6_I5_O)        0.099     2.725 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     2.725    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X33Y74         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.812     1.760    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y74         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.000     1.760    
                         clock uncertainty            0.809     2.569    
    SLICE_X33Y74         FDRE (Hold_fdre_C_D)         0.092     2.661    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.661    
                         arrival time                           2.725    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Adr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.186ns (12.598%)  route 1.290ns (87.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.705     0.705    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.731 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         0.550     1.281    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X31Y70         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Adr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.141     1.422 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Adr_reg[28]/Q
                         net (fo=1, routed)           1.290     2.712    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Adr[28]
    SLICE_X30Y72         LUT6 (Prop_lut6_I0_O)        0.045     2.757 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     2.757    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/reg_data_out[28]
    SLICE_X30Y72         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.815     1.763    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y72         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism              0.000     1.763    
                         clock uncertainty            0.809     2.572    
    SLICE_X30Y72         FDRE (Hold_fdre_C_D)         0.120     2.692    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.692    
                         arrival time                           2.757    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Adr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.226ns (15.534%)  route 1.229ns (84.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.705     0.705    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.731 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         0.546     1.277    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X31Y75         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Adr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.128     1.405 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Adr_reg[19]/Q
                         net (fo=1, routed)           1.229     2.634    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Adr[19]
    SLICE_X31Y78         LUT6 (Prop_lut6_I5_O)        0.098     2.732 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000     2.732    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/reg_data_out[19]
    SLICE_X31Y78         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.816     1.764    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y78         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism              0.000     1.764    
                         clock uncertainty            0.809     2.573    
    SLICE_X31Y78         FDRE (Hold_fdre_C_D)         0.092     2.665    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.665    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                  0.067    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_0

Setup :           16  Failing Endpoints,  Worst Slack       -6.139ns,  Total Violation      -94.959ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.139ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_fpga_0 rise@620.000ns - clk_fpga_2 rise@619.997ns)
  Data Path Delay:        4.506ns  (logic 0.642ns (14.248%)  route 3.864ns (85.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.234ns = ( 623.234 - 620.000 ) 
    Source Clock Delay      (SCD):    3.537ns = ( 623.534 - 619.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    619.997   619.997 r  
    PS7_X0Y0             PS7                          0.000   619.997 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789   621.786    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   621.887 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         1.647   623.534    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X6Y74          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.518   624.052 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[2]/Q
                         net (fo=3, routed)           3.864   627.915    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[0]
    SLICE_X9Y75          LUT6 (Prop_lut6_I3_O)        0.124   628.039 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000   628.039    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X9Y75          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   621.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   621.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.477   623.234    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y75          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000   623.234    
                         clock uncertainty           -1.362   621.872    
    SLICE_X9Y75          FDRE (Setup_fdre_C_D)        0.029   621.901    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                        621.901    
                         arrival time                        -628.039    
  -------------------------------------------------------------------
                         slack                                 -6.139    

Slack (VIOLATED) :        -6.135ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_fpga_0 rise@620.000ns - clk_fpga_2 rise@619.997ns)
  Data Path Delay:        4.499ns  (logic 0.642ns (14.271%)  route 3.857ns (85.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.237ns = ( 623.237 - 620.000 ) 
    Source Clock Delay      (SCD):    3.543ns = ( 623.540 - 619.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    619.997   619.997 r  
    PS7_X0Y0             PS7                          0.000   619.997 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789   621.786    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   621.887 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         1.653   623.540    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X10Y78         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518   624.058 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[3]/Q
                         net (fo=3, routed)           3.857   627.914    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[1]
    SLICE_X13Y77         LUT6 (Prop_lut6_I3_O)        0.124   628.038 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000   628.038    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X13Y77         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   621.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   621.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.480   623.237    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y77         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000   623.237    
                         clock uncertainty           -1.362   621.875    
    SLICE_X13Y77         FDRE (Setup_fdre_C_D)        0.029   621.904    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                        621.904    
                         arrival time                        -628.038    
  -------------------------------------------------------------------
                         slack                                 -6.135    

Slack (VIOLATED) :        -6.084ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_fpga_0 rise@620.000ns - clk_fpga_2 rise@619.997ns)
  Data Path Delay:        4.451ns  (logic 0.642ns (14.423%)  route 3.809ns (85.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.237ns = ( 623.237 - 620.000 ) 
    Source Clock Delay      (SCD):    3.543ns = ( 623.540 - 619.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    619.997   619.997 r  
    PS7_X0Y0             PS7                          0.000   619.997 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789   621.786    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   621.887 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         1.653   623.540    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X10Y78         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518   624.058 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[17]/Q
                         net (fo=1, routed)           3.809   627.867    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[15]
    SLICE_X13Y77         LUT6 (Prop_lut6_I3_O)        0.124   627.991 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000   627.991    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X13Y77         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   621.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   621.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.480   623.237    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y77         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.000   623.237    
                         clock uncertainty           -1.362   621.875    
    SLICE_X13Y77         FDRE (Setup_fdre_C_D)        0.032   621.907    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                        621.907    
                         arrival time                        -627.991    
  -------------------------------------------------------------------
                         slack                                 -6.084    

Slack (VIOLATED) :        -6.078ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_fpga_0 rise@620.000ns - clk_fpga_2 rise@619.997ns)
  Data Path Delay:        4.446ns  (logic 0.642ns (14.439%)  route 3.804ns (85.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.240ns = ( 623.240 - 620.000 ) 
    Source Clock Delay      (SCD):    3.544ns = ( 623.541 - 619.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    619.997   619.997 r  
    PS7_X0Y0             PS7                          0.000   619.997 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789   621.786    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   621.887 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         1.654   623.541    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X8Y79          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.518   624.059 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[14]/Q
                         net (fo=1, routed)           3.804   627.863    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[12]
    SLICE_X9Y79          LUT6 (Prop_lut6_I3_O)        0.124   627.987 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000   627.987    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X9Y79          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   621.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   621.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.483   623.240    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y79          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.000   623.240    
                         clock uncertainty           -1.362   621.878    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)        0.031   621.909    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                        621.909    
                         arrival time                        -627.987    
  -------------------------------------------------------------------
                         slack                                 -6.078    

Slack (VIOLATED) :        -5.987ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_fpga_0 rise@620.000ns - clk_fpga_2 rise@619.997ns)
  Data Path Delay:        4.356ns  (logic 0.580ns (13.315%)  route 3.776ns (86.685%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.234ns = ( 623.234 - 620.000 ) 
    Source Clock Delay      (SCD):    3.537ns = ( 623.534 - 619.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    619.997   619.997 r  
    PS7_X0Y0             PS7                          0.000   619.997 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789   621.786    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   621.887 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         1.647   623.534    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X9Y74          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.456   623.990 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[7]/Q
                         net (fo=3, routed)           3.776   627.766    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[5]
    SLICE_X9Y75          LUT6 (Prop_lut6_I3_O)        0.124   627.890 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000   627.890    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X9Y75          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   621.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   621.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.477   623.234    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y75          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000   623.234    
                         clock uncertainty           -1.362   621.872    
    SLICE_X9Y75          FDRE (Setup_fdre_C_D)        0.031   621.903    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                        621.903    
                         arrival time                        -627.890    
  -------------------------------------------------------------------
                         slack                                 -5.987    

Slack (VIOLATED) :        -5.968ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_fpga_0 rise@620.000ns - clk_fpga_2 rise@619.997ns)
  Data Path Delay:        4.337ns  (logic 0.642ns (14.803%)  route 3.695ns (85.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.234ns = ( 623.234 - 620.000 ) 
    Source Clock Delay      (SCD):    3.537ns = ( 623.534 - 619.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    619.997   619.997 r  
    PS7_X0Y0             PS7                          0.000   619.997 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789   621.786    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   621.887 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         1.647   623.534    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X8Y75          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.518   624.052 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[15]/Q
                         net (fo=1, routed)           3.695   627.747    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[13]
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.124   627.871 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000   627.871    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X9Y75          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   621.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   621.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.477   623.234    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y75          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.000   623.234    
                         clock uncertainty           -1.362   621.872    
    SLICE_X9Y75          FDRE (Setup_fdre_C_D)        0.031   621.903    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                        621.903    
                         arrival time                        -627.871    
  -------------------------------------------------------------------
                         slack                                 -5.968    

Slack (VIOLATED) :        -5.959ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_fpga_0 rise@620.000ns - clk_fpga_2 rise@619.997ns)
  Data Path Delay:        4.327ns  (logic 0.642ns (14.837%)  route 3.685ns (85.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.235ns = ( 623.235 - 620.000 ) 
    Source Clock Delay      (SCD):    3.539ns = ( 623.536 - 619.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    619.997   619.997 r  
    PS7_X0Y0             PS7                          0.000   619.997 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789   621.786    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   621.887 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         1.649   623.536    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X8Y76          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.518   624.054 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[16]/Q
                         net (fo=1, routed)           3.685   627.739    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[14]
    SLICE_X7Y76          LUT6 (Prop_lut6_I3_O)        0.124   627.863 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000   627.863    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X7Y76          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   621.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   621.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.478   623.235    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y76          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism              0.000   623.235    
                         clock uncertainty           -1.362   621.873    
    SLICE_X7Y76          FDRE (Setup_fdre_C_D)        0.031   621.904    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                        621.904    
                         arrival time                        -627.863    
  -------------------------------------------------------------------
                         slack                                 -5.959    

Slack (VIOLATED) :        -5.952ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_fpga_0 rise@620.000ns - clk_fpga_2 rise@619.997ns)
  Data Path Delay:        4.317ns  (logic 0.580ns (13.435%)  route 3.737ns (86.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.240ns = ( 623.240 - 620.000 ) 
    Source Clock Delay      (SCD):    3.545ns = ( 623.542 - 619.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    619.997   619.997 r  
    PS7_X0Y0             PS7                          0.000   619.997 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789   621.786    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   621.887 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         1.655   623.542    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X7Y80          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456   623.998 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[13]/Q
                         net (fo=1, routed)           3.737   627.735    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[11]
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.124   627.859 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000   627.859    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X9Y79          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   621.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   621.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.483   623.240    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y79          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.000   623.240    
                         clock uncertainty           -1.362   621.878    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)        0.029   621.907    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                        621.907    
                         arrival time                        -627.859    
  -------------------------------------------------------------------
                         slack                                 -5.952    

Slack (VIOLATED) :        -5.927ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_fpga_0 rise@620.000ns - clk_fpga_2 rise@619.997ns)
  Data Path Delay:        4.343ns  (logic 0.642ns (14.781%)  route 3.701ns (85.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.239ns = ( 623.239 - 620.000 ) 
    Source Clock Delay      (SCD):    3.543ns = ( 623.540 - 619.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    619.997   619.997 r  
    PS7_X0Y0             PS7                          0.000   619.997 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789   621.786    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   621.887 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         1.653   623.540    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X10Y78         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518   624.058 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[5]/Q
                         net (fo=3, routed)           3.701   627.759    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[3]
    SLICE_X12Y78         LUT6 (Prop_lut6_I3_O)        0.124   627.883 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000   627.883    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X12Y78         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   621.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   621.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.482   623.239    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y78         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000   623.239    
                         clock uncertainty           -1.362   621.877    
    SLICE_X12Y78         FDRE (Setup_fdre_C_D)        0.079   621.956    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                        621.956    
                         arrival time                        -627.883    
  -------------------------------------------------------------------
                         slack                                 -5.927    

Slack (VIOLATED) :        -5.904ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_fpga_0 rise@620.000ns - clk_fpga_2 rise@619.997ns)
  Data Path Delay:        4.276ns  (logic 0.642ns (15.014%)  route 3.634ns (84.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.236ns = ( 623.236 - 620.000 ) 
    Source Clock Delay      (SCD):    3.537ns = ( 623.534 - 619.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    619.997   619.997 r  
    PS7_X0Y0             PS7                          0.000   619.997 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789   621.786    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   621.887 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         1.647   623.534    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X8Y74          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.518   624.052 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[11]/Q
                         net (fo=3, routed)           3.634   627.685    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[9]
    SLICE_X9Y73          LUT6 (Prop_lut6_I3_O)        0.124   627.810 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000   627.810    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X9Y73          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   621.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   621.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.479   623.236    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y73          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.000   623.236    
                         clock uncertainty           -1.362   621.874    
    SLICE_X9Y73          FDRE (Setup_fdre_C_D)        0.032   621.906    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                        621.906    
                         arrival time                        -627.810    
  -------------------------------------------------------------------
                         slack                                 -5.904    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 0.209ns (10.674%)  route 1.749ns (89.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.315ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         0.549     1.315    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X8Y75          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.164     1.479 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[15]/Q
                         net (fo=1, routed)           1.749     3.228    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[13]
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.045     3.273 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     3.273    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X9Y75          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.815     1.763    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y75          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.000     1.763    
                         clock uncertainty            1.362     3.126    
    SLICE_X9Y75          FDRE (Hold_fdre_C_D)         0.092     3.218    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.218    
                         arrival time                           3.273    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.960ns  (logic 0.209ns (10.661%)  route 1.751ns (89.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         0.552     1.318    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X10Y78         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.164     1.482 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[17]/Q
                         net (fo=1, routed)           1.751     3.234    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[15]
    SLICE_X13Y77         LUT6 (Prop_lut6_I3_O)        0.045     3.279 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     3.279    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X13Y77         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.818     1.766    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y77         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.000     1.766    
                         clock uncertainty            1.362     3.129    
    SLICE_X13Y77         FDRE (Hold_fdre_C_D)         0.092     3.221    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.221    
                         arrival time                           3.279    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.209ns (10.650%)  route 1.753ns (89.350%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         0.553     1.319    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X8Y79          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.164     1.483 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[14]/Q
                         net (fo=1, routed)           1.753     3.237    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[12]
    SLICE_X9Y79          LUT6 (Prop_lut6_I3_O)        0.045     3.282 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     3.282    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X9Y79          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.820     1.768    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y79          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.000     1.768    
                         clock uncertainty            1.362     3.131    
    SLICE_X9Y79          FDRE (Hold_fdre_C_D)         0.092     3.223    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.223    
                         arrival time                           3.282    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.186ns (9.476%)  route 1.777ns (90.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         0.553     1.319    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X7Y79          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.141     1.460 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[13]/Q
                         net (fo=1, routed)           1.777     3.237    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[11]
    SLICE_X9Y79          LUT6 (Prop_lut6_I3_O)        0.045     3.282 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     3.282    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X9Y79          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.820     1.768    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y79          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.000     1.768    
                         clock uncertainty            1.362     3.131    
    SLICE_X9Y79          FDRE (Hold_fdre_C_D)         0.091     3.222    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.222    
                         arrival time                           3.282    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/PlayCurrentBuff_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.209ns (10.650%)  route 1.754ns (89.350%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.315ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         0.549     1.315    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X8Y75          FDSE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/PlayCurrentBuff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDSE (Prop_fdse_C_Q)         0.164     1.479 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/PlayCurrentBuff_reg[0]/Q
                         net (fo=1, routed)           1.754     3.233    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/PlayCurrentBuff[0]
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.045     3.278 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     3.278    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X9Y75          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.815     1.763    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y75          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     1.763    
                         clock uncertainty            1.362     3.126    
    SLICE_X9Y75          FDRE (Hold_fdre_C_D)         0.091     3.217    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.217    
                         arrival time                           3.278    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.186ns (9.475%)  route 1.777ns (90.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         0.552     1.318    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X7Y77          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141     1.459 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[16]/Q
                         net (fo=1, routed)           1.777     3.236    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[14]
    SLICE_X7Y76          LUT6 (Prop_lut6_I0_O)        0.045     3.281 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     3.281    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X7Y76          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.816     1.764    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y76          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism              0.000     1.764    
                         clock uncertainty            1.362     3.127    
    SLICE_X7Y76          FDRE (Hold_fdre_C_D)         0.092     3.219    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.219    
                         arrival time                           3.281    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.186ns (9.453%)  route 1.782ns (90.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns
    Source Clock Delay      (SCD):    1.316ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         0.550     1.316    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X11Y76         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_fdre_C_Q)         0.141     1.457 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[4]_replica/Q
                         net (fo=1, routed)           1.782     3.239    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[2]_repN
    SLICE_X13Y77         LUT6 (Prop_lut6_I0_O)        0.045     3.284 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     3.284    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X13Y77         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.818     1.766    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y77         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000     1.766    
                         clock uncertainty            1.362     3.129    
    SLICE_X13Y77         FDRE (Hold_fdre_C_D)         0.092     3.221    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.221    
                         arrival time                           3.284    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/PlayCurrentBuff_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.209ns (10.473%)  route 1.787ns (89.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         0.552     1.318    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X12Y77         FDSE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/PlayCurrentBuff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDSE (Prop_fdse_C_Q)         0.164     1.482 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/PlayCurrentBuff_reg[3]/Q
                         net (fo=1, routed)           1.787     3.269    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/PlayCurrentBuff[3]
    SLICE_X12Y78         LUT6 (Prop_lut6_I0_O)        0.045     3.314 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     3.314    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X12Y78         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.819     1.767    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y78         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000     1.767    
                         clock uncertainty            1.362     3.130    
    SLICE_X12Y78         FDRE (Hold_fdre_C_D)         0.121     3.251    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.251    
                         arrival time                           3.314    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/PlayCurrentBuff_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.209ns (10.626%)  route 1.758ns (89.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         0.552     1.318    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X12Y77         FDSE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/PlayCurrentBuff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDSE (Prop_fdse_C_Q)         0.164     1.482 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/PlayCurrentBuff_reg[1]/Q
                         net (fo=1, routed)           1.758     3.240    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/PlayCurrentBuff[1]
    SLICE_X13Y77         LUT6 (Prop_lut6_I0_O)        0.045     3.285 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     3.285    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X13Y77         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.818     1.766    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y77         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000     1.766    
                         clock uncertainty            1.362     3.129    
    SLICE_X13Y77         FDRE (Hold_fdre_C_D)         0.091     3.220    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.220    
                         arrival time                           3.285    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.186ns (9.443%)  route 1.784ns (90.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         0.552     1.318    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X7Y77          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141     1.459 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[10]/Q
                         net (fo=3, routed)           1.784     3.243    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[8]
    SLICE_X7Y76          LUT6 (Prop_lut6_I0_O)        0.045     3.288 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     3.288    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X7Y76          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.816     1.764    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y76          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.000     1.764    
                         clock uncertainty            1.362     3.127    
    SLICE_X7Y76          FDRE (Hold_fdre_C_D)         0.092     3.219    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.219    
                         arrival time                           3.288    
  -------------------------------------------------------------------
                         slack                                  0.069    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :           26  Failing Endpoints,  Worst Slack      -43.322ns,  Total Violation    -1119.029ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -43.322ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        51.368ns  (logic 31.230ns (60.796%)  route 20.138ns (39.204%))
  Logic Levels:           103  (CARRY4=74 LUT2=21 LUT3=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.059ns = ( 53.059 - 50.000 ) 
    Source Clock Delay      (SCD):    3.680ns = ( 43.680 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938    41.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    42.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.641    43.680    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y73         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y73         FDRE (Prop_fdre_C_Q)         0.456    44.136 f  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=29, routed)          1.048    45.184    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Q[3]
    SLICE_X21Y71         LUT6 (Prop_lut6_I1_O)        0.124    45.308 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8/O
                         net (fo=6, routed)           0.315    45.623    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8_n_0
    SLICE_X20Y70         LUT4 (Prop_lut4_I1_O)        0.124    45.747 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_1/O
                         net (fo=13, routed)          0.677    46.424    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_1_n_0
    SLICE_X21Y70         LUT2 (Prop_lut2_I1_O)        0.124    46.548 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__0_i_2/O
                         net (fo=1, routed)           0.486    47.033    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__0_i_2_n_0
    SLICE_X21Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    47.431 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000    47.431    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__0_n_0
    SLICE_X21Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.588 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__1/CO[1]
                         net (fo=17, routed)          0.883    48.472    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__1_n_2
    SLICE_X20Y67         LUT2 (Prop_lut2_I1_O)        0.329    48.801 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_89/O
                         net (fo=1, routed)           0.000    48.801    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_89_n_0
    SLICE_X20Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.334 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_49/CO[3]
                         net (fo=1, routed)           0.000    49.334    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_49_n_0
    SLICE_X20Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.451 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_18/CO[3]
                         net (fo=1, routed)           0.000    49.451    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_18_n_0
    SLICE_X20Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    49.680 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_10/CO[2]
                         net (fo=17, routed)          0.817    50.497    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_10_n_1
    SLICE_X19Y65         LUT2 (Prop_lut2_I1_O)        0.310    50.807 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_85/O
                         net (fo=1, routed)           0.000    50.807    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_85_n_0
    SLICE_X19Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.357 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_48/CO[3]
                         net (fo=1, routed)           0.000    51.357    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_48_n_0
    SLICE_X19Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.471 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.471    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_17_n_0
    SLICE_X19Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    51.699 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_9/CO[2]
                         net (fo=16, routed)          0.739    52.438    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_9_n_1
    SLICE_X18Y66         LUT3 (Prop_lut3_I0_O)        0.313    52.751 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_67/O
                         net (fo=1, routed)           0.000    52.751    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_67_n_0
    SLICE_X18Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.283 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.283    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_26_n_0
    SLICE_X18Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.511 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_12/CO[2]
                         net (fo=16, routed)          0.710    54.221    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_12_n_1
    SLICE_X19Y69         LUT3 (Prop_lut3_I0_O)        0.313    54.534 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_62/O
                         net (fo=1, routed)           0.000    54.534    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_62_n_0
    SLICE_X19Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.084 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.084    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_25_n_0
    SLICE_X19Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.312 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_11/CO[2]
                         net (fo=17, routed)          0.496    55.808    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_11_n_1
    SLICE_X18Y68         LUT2 (Prop_lut2_I1_O)        0.313    56.121 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_103/O
                         net (fo=1, routed)           0.000    56.121    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_103_n_0
    SLICE_X18Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.671 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_69/CO[3]
                         net (fo=1, routed)           0.000    56.671    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_69_n_0
    SLICE_X18Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.785 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.785    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_34_n_0
    SLICE_X18Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.013 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_14/CO[2]
                         net (fo=17, routed)          0.836    57.850    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_14_n_1
    SLICE_X17Y69         LUT3 (Prop_lut3_I0_O)        0.313    58.163 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_73/O
                         net (fo=1, routed)           0.000    58.163    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_73_n_0
    SLICE_X17Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    58.695 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    58.695    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_33_n_0
    SLICE_X17Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    58.923 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_13/CO[2]
                         net (fo=17, routed)          0.658    59.581    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_13_n_1
    SLICE_X15Y68         LUT2 (Prop_lut2_I1_O)        0.313    59.894 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_103/O
                         net (fo=1, routed)           0.000    59.894    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_103_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.444 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_60/CO[3]
                         net (fo=1, routed)           0.000    60.444    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_60_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.558 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.558    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_41_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    60.786 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_16/CO[2]
                         net (fo=16, routed)          0.546    61.332    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_16_n_1
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.313    61.645 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_99/O
                         net (fo=1, routed)           0.000    61.645    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_99_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.195 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_55/CO[3]
                         net (fo=1, routed)           0.000    62.195    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_55_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.309 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.309    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_22_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    62.537 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_15/CO[2]
                         net (fo=17, routed)          0.517    63.054    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_15_n_1
    SLICE_X15Y71         LUT2 (Prop_lut2_I1_O)        0.313    63.367 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_96/O
                         net (fo=1, routed)           0.000    63.367    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_96_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.917 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_50/CO[3]
                         net (fo=1, routed)           0.000    63.917    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_50_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.031 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_18/CO[3]
                         net (fo=1, routed)           0.000    64.031    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_18_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    64.259 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_10/CO[2]
                         net (fo=17, routed)          0.669    64.929    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_10_n_1
    SLICE_X17Y71         LUT2 (Prop_lut2_I1_O)        0.313    65.242 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_92/O
                         net (fo=1, routed)           0.000    65.242    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_92_n_0
    SLICE_X17Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.792 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.792    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_49_n_0
    SLICE_X17Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.906 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    65.906    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_17_n_0
    SLICE_X17Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.134 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_9/CO[2]
                         net (fo=16, routed)          0.539    66.673    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_9_n_1
    SLICE_X18Y71         LUT2 (Prop_lut2_I1_O)        0.313    66.986 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_110/O
                         net (fo=1, routed)           0.000    66.986    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_110_n_0
    SLICE_X18Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.536 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_66/CO[3]
                         net (fo=1, routed)           0.000    67.536    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_66_n_0
    SLICE_X18Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.650 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.650    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_27_n_0
    SLICE_X18Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    67.878 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_12/CO[2]
                         net (fo=17, routed)          0.577    68.455    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_12_n_1
    SLICE_X19Y73         LUT2 (Prop_lut2_I1_O)        0.313    68.768 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_107/O
                         net (fo=1, routed)           0.000    68.768    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_107_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.318 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_65/CO[3]
                         net (fo=1, routed)           0.000    69.318    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_65_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.432 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.009    69.441    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_26_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    69.669 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_11/CO[2]
                         net (fo=16, routed)          0.563    70.232    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_11_n_1
    SLICE_X18Y74         LUT2 (Prop_lut2_I1_O)        0.313    70.545 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_116/O
                         net (fo=1, routed)           0.000    70.545    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_116_n_0
    SLICE_X18Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.095 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_76/CO[3]
                         net (fo=1, routed)           0.009    71.104    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_76_n_0
    SLICE_X18Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.218 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.218    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_35_n_0
    SLICE_X18Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.446 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_14/CO[2]
                         net (fo=16, routed)          0.641    72.087    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_14_n_1
    SLICE_X17Y74         LUT2 (Prop_lut2_I1_O)        0.313    72.400 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_113/O
                         net (fo=1, routed)           0.000    72.400    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_113_n_0
    SLICE_X17Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.950 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_75/CO[3]
                         net (fo=1, routed)           0.009    72.959    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_75_n_0
    SLICE_X17Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.073 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_34/CO[3]
                         net (fo=1, routed)           0.000    73.073    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_34_n_0
    SLICE_X17Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    73.301 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_13/CO[2]
                         net (fo=17, routed)          0.544    73.845    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_13_n_1
    SLICE_X16Y74         LUT2 (Prop_lut2_I1_O)        0.313    74.158 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_75/O
                         net (fo=1, routed)           0.000    74.158    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_75_n_0
    SLICE_X16Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.691 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_47/CO[3]
                         net (fo=1, routed)           0.009    74.700    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_47_n_0
    SLICE_X16Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.817 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    74.817    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_42_n_0
    SLICE_X16Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    75.046 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_16/CO[2]
                         net (fo=16, routed)          0.709    75.755    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_16_n_1
    SLICE_X15Y74         LUT2 (Prop_lut2_I1_O)        0.310    76.065 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_71/O
                         net (fo=1, routed)           0.000    76.065    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_71_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.615 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_42/CO[3]
                         net (fo=1, routed)           0.009    76.624    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_42_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.738 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.738    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_20_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    76.966 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_15/CO[2]
                         net (fo=17, routed)          0.560    77.527    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_15_n_1
    SLICE_X14Y74         LUT2 (Prop_lut2_I1_O)        0.313    77.840 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_68/O
                         net (fo=1, routed)           0.000    77.840    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_68_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.390 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_37/CO[3]
                         net (fo=1, routed)           0.009    78.399    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_37_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.513 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    78.513    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_16_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    78.741 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_10/CO[2]
                         net (fo=17, routed)          0.679    79.420    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_10_n_1
    SLICE_X13Y74         LUT2 (Prop_lut2_I1_O)        0.313    79.733 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_64/O
                         net (fo=1, routed)           0.000    79.733    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_64_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.283 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_36/CO[3]
                         net (fo=1, routed)           0.009    80.292    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_36_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.406 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    80.406    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_15_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    80.634 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_9/CO[2]
                         net (fo=17, routed)          0.708    81.342    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_9_n_1
    SLICE_X13Y71         LUT2 (Prop_lut2_I1_O)        0.313    81.655 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_79/O
                         net (fo=1, routed)           0.000    81.655    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_79_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.205 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    82.205    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_52_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.319 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.319    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_26_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    82.547 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_13/CO[2]
                         net (fo=17, routed)          0.656    83.203    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_13_n_1
    SLICE_X13Y68         LUT2 (Prop_lut2_I1_O)        0.313    83.516 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_43/O
                         net (fo=1, routed)           0.000    83.516    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_43_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.066 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    84.066    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_31_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.180 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.180    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_25_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.408 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_12/CO[2]
                         net (fo=17, routed)          0.702    85.110    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_12_n_1
    SLICE_X14Y67         LUT2 (Prop_lut2_I1_O)        0.313    85.423 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_39/O
                         net (fo=1, routed)           0.000    85.423    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_39_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.973 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.973    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_22_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.087 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.087    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_18_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    86.315 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_14/CO[2]
                         net (fo=17, routed)          0.819    87.134    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_14_n_1
    SLICE_X11Y67         LUT3 (Prop_lut3_I0_O)        0.313    87.447 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_25/O
                         net (fo=1, routed)           0.000    87.447    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_25_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.997 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    87.997    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_9_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    88.225 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_8/CO[2]
                         net (fo=17, routed)          0.727    88.952    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_8_n_1
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.313    89.265 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_15/O
                         net (fo=1, routed)           0.000    89.265    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_15_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    89.641 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    89.641    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_2_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.758 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.758    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__0_i_1_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    89.987 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_1/CO[2]
                         net (fo=17, routed)          0.645    90.631    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_1_n_1
    SLICE_X11Y69         LUT2 (Prop_lut2_I1_O)        0.310    90.941 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_7/O
                         net (fo=1, routed)           0.000    90.941    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_7_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.473 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry/CO[3]
                         net (fo=1, routed)           0.000    91.473    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.587 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__0/CO[3]
                         net (fo=1, routed)           0.000    91.587    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__0_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.744 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__1/CO[1]
                         net (fo=2, routed)           0.569    92.313    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__1_n_2
    SLICE_X12Y70         LUT5 (Prop_lut5_I3_O)        0.329    92.642 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_8/O
                         net (fo=1, routed)           0.000    92.642    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_8_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    93.155 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry/CO[3]
                         net (fo=1, routed)           0.000    93.155    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.272 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    93.272    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.389 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    93.389    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.643 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2/CO[0]
                         net (fo=1, routed)           0.316    93.959    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2_n_3
    SLICE_X14Y73         LUT2 (Prop_lut2_I1_O)        0.367    94.326 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount[0]_i_1/O
                         net (fo=25, routed)          0.723    95.049    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount
    SLICE_X10Y71         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.486    51.486    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    51.577 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         1.482    53.059    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X10Y71         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[14]/C
                         clock pessimism              0.000    53.059    
                         clock uncertainty           -0.809    52.250    
    SLICE_X10Y71         FDRE (Setup_fdre_C_R)       -0.524    51.726    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[14]
  -------------------------------------------------------------------
                         required time                         51.726    
                         arrival time                         -95.049    
  -------------------------------------------------------------------
                         slack                                -43.322    

Slack (VIOLATED) :        -43.322ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        51.368ns  (logic 31.230ns (60.796%)  route 20.138ns (39.204%))
  Logic Levels:           103  (CARRY4=74 LUT2=21 LUT3=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.059ns = ( 53.059 - 50.000 ) 
    Source Clock Delay      (SCD):    3.680ns = ( 43.680 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938    41.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    42.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.641    43.680    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y73         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y73         FDRE (Prop_fdre_C_Q)         0.456    44.136 f  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=29, routed)          1.048    45.184    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Q[3]
    SLICE_X21Y71         LUT6 (Prop_lut6_I1_O)        0.124    45.308 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8/O
                         net (fo=6, routed)           0.315    45.623    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8_n_0
    SLICE_X20Y70         LUT4 (Prop_lut4_I1_O)        0.124    45.747 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_1/O
                         net (fo=13, routed)          0.677    46.424    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_1_n_0
    SLICE_X21Y70         LUT2 (Prop_lut2_I1_O)        0.124    46.548 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__0_i_2/O
                         net (fo=1, routed)           0.486    47.033    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__0_i_2_n_0
    SLICE_X21Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    47.431 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000    47.431    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__0_n_0
    SLICE_X21Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.588 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__1/CO[1]
                         net (fo=17, routed)          0.883    48.472    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__1_n_2
    SLICE_X20Y67         LUT2 (Prop_lut2_I1_O)        0.329    48.801 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_89/O
                         net (fo=1, routed)           0.000    48.801    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_89_n_0
    SLICE_X20Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.334 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_49/CO[3]
                         net (fo=1, routed)           0.000    49.334    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_49_n_0
    SLICE_X20Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.451 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_18/CO[3]
                         net (fo=1, routed)           0.000    49.451    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_18_n_0
    SLICE_X20Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    49.680 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_10/CO[2]
                         net (fo=17, routed)          0.817    50.497    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_10_n_1
    SLICE_X19Y65         LUT2 (Prop_lut2_I1_O)        0.310    50.807 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_85/O
                         net (fo=1, routed)           0.000    50.807    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_85_n_0
    SLICE_X19Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.357 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_48/CO[3]
                         net (fo=1, routed)           0.000    51.357    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_48_n_0
    SLICE_X19Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.471 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.471    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_17_n_0
    SLICE_X19Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    51.699 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_9/CO[2]
                         net (fo=16, routed)          0.739    52.438    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_9_n_1
    SLICE_X18Y66         LUT3 (Prop_lut3_I0_O)        0.313    52.751 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_67/O
                         net (fo=1, routed)           0.000    52.751    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_67_n_0
    SLICE_X18Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.283 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.283    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_26_n_0
    SLICE_X18Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.511 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_12/CO[2]
                         net (fo=16, routed)          0.710    54.221    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_12_n_1
    SLICE_X19Y69         LUT3 (Prop_lut3_I0_O)        0.313    54.534 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_62/O
                         net (fo=1, routed)           0.000    54.534    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_62_n_0
    SLICE_X19Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.084 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.084    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_25_n_0
    SLICE_X19Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.312 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_11/CO[2]
                         net (fo=17, routed)          0.496    55.808    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_11_n_1
    SLICE_X18Y68         LUT2 (Prop_lut2_I1_O)        0.313    56.121 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_103/O
                         net (fo=1, routed)           0.000    56.121    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_103_n_0
    SLICE_X18Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.671 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_69/CO[3]
                         net (fo=1, routed)           0.000    56.671    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_69_n_0
    SLICE_X18Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.785 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.785    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_34_n_0
    SLICE_X18Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.013 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_14/CO[2]
                         net (fo=17, routed)          0.836    57.850    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_14_n_1
    SLICE_X17Y69         LUT3 (Prop_lut3_I0_O)        0.313    58.163 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_73/O
                         net (fo=1, routed)           0.000    58.163    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_73_n_0
    SLICE_X17Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    58.695 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    58.695    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_33_n_0
    SLICE_X17Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    58.923 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_13/CO[2]
                         net (fo=17, routed)          0.658    59.581    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_13_n_1
    SLICE_X15Y68         LUT2 (Prop_lut2_I1_O)        0.313    59.894 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_103/O
                         net (fo=1, routed)           0.000    59.894    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_103_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.444 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_60/CO[3]
                         net (fo=1, routed)           0.000    60.444    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_60_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.558 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.558    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_41_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    60.786 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_16/CO[2]
                         net (fo=16, routed)          0.546    61.332    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_16_n_1
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.313    61.645 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_99/O
                         net (fo=1, routed)           0.000    61.645    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_99_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.195 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_55/CO[3]
                         net (fo=1, routed)           0.000    62.195    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_55_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.309 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.309    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_22_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    62.537 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_15/CO[2]
                         net (fo=17, routed)          0.517    63.054    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_15_n_1
    SLICE_X15Y71         LUT2 (Prop_lut2_I1_O)        0.313    63.367 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_96/O
                         net (fo=1, routed)           0.000    63.367    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_96_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.917 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_50/CO[3]
                         net (fo=1, routed)           0.000    63.917    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_50_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.031 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_18/CO[3]
                         net (fo=1, routed)           0.000    64.031    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_18_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    64.259 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_10/CO[2]
                         net (fo=17, routed)          0.669    64.929    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_10_n_1
    SLICE_X17Y71         LUT2 (Prop_lut2_I1_O)        0.313    65.242 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_92/O
                         net (fo=1, routed)           0.000    65.242    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_92_n_0
    SLICE_X17Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.792 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.792    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_49_n_0
    SLICE_X17Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.906 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    65.906    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_17_n_0
    SLICE_X17Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.134 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_9/CO[2]
                         net (fo=16, routed)          0.539    66.673    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_9_n_1
    SLICE_X18Y71         LUT2 (Prop_lut2_I1_O)        0.313    66.986 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_110/O
                         net (fo=1, routed)           0.000    66.986    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_110_n_0
    SLICE_X18Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.536 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_66/CO[3]
                         net (fo=1, routed)           0.000    67.536    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_66_n_0
    SLICE_X18Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.650 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.650    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_27_n_0
    SLICE_X18Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    67.878 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_12/CO[2]
                         net (fo=17, routed)          0.577    68.455    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_12_n_1
    SLICE_X19Y73         LUT2 (Prop_lut2_I1_O)        0.313    68.768 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_107/O
                         net (fo=1, routed)           0.000    68.768    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_107_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.318 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_65/CO[3]
                         net (fo=1, routed)           0.000    69.318    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_65_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.432 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.009    69.441    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_26_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    69.669 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_11/CO[2]
                         net (fo=16, routed)          0.563    70.232    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_11_n_1
    SLICE_X18Y74         LUT2 (Prop_lut2_I1_O)        0.313    70.545 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_116/O
                         net (fo=1, routed)           0.000    70.545    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_116_n_0
    SLICE_X18Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.095 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_76/CO[3]
                         net (fo=1, routed)           0.009    71.104    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_76_n_0
    SLICE_X18Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.218 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.218    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_35_n_0
    SLICE_X18Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.446 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_14/CO[2]
                         net (fo=16, routed)          0.641    72.087    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_14_n_1
    SLICE_X17Y74         LUT2 (Prop_lut2_I1_O)        0.313    72.400 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_113/O
                         net (fo=1, routed)           0.000    72.400    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_113_n_0
    SLICE_X17Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.950 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_75/CO[3]
                         net (fo=1, routed)           0.009    72.959    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_75_n_0
    SLICE_X17Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.073 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_34/CO[3]
                         net (fo=1, routed)           0.000    73.073    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_34_n_0
    SLICE_X17Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    73.301 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_13/CO[2]
                         net (fo=17, routed)          0.544    73.845    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_13_n_1
    SLICE_X16Y74         LUT2 (Prop_lut2_I1_O)        0.313    74.158 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_75/O
                         net (fo=1, routed)           0.000    74.158    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_75_n_0
    SLICE_X16Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.691 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_47/CO[3]
                         net (fo=1, routed)           0.009    74.700    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_47_n_0
    SLICE_X16Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.817 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    74.817    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_42_n_0
    SLICE_X16Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    75.046 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_16/CO[2]
                         net (fo=16, routed)          0.709    75.755    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_16_n_1
    SLICE_X15Y74         LUT2 (Prop_lut2_I1_O)        0.310    76.065 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_71/O
                         net (fo=1, routed)           0.000    76.065    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_71_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.615 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_42/CO[3]
                         net (fo=1, routed)           0.009    76.624    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_42_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.738 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.738    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_20_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    76.966 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_15/CO[2]
                         net (fo=17, routed)          0.560    77.527    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_15_n_1
    SLICE_X14Y74         LUT2 (Prop_lut2_I1_O)        0.313    77.840 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_68/O
                         net (fo=1, routed)           0.000    77.840    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_68_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.390 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_37/CO[3]
                         net (fo=1, routed)           0.009    78.399    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_37_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.513 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    78.513    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_16_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    78.741 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_10/CO[2]
                         net (fo=17, routed)          0.679    79.420    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_10_n_1
    SLICE_X13Y74         LUT2 (Prop_lut2_I1_O)        0.313    79.733 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_64/O
                         net (fo=1, routed)           0.000    79.733    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_64_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.283 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_36/CO[3]
                         net (fo=1, routed)           0.009    80.292    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_36_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.406 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    80.406    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_15_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    80.634 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_9/CO[2]
                         net (fo=17, routed)          0.708    81.342    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_9_n_1
    SLICE_X13Y71         LUT2 (Prop_lut2_I1_O)        0.313    81.655 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_79/O
                         net (fo=1, routed)           0.000    81.655    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_79_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.205 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    82.205    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_52_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.319 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.319    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_26_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    82.547 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_13/CO[2]
                         net (fo=17, routed)          0.656    83.203    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_13_n_1
    SLICE_X13Y68         LUT2 (Prop_lut2_I1_O)        0.313    83.516 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_43/O
                         net (fo=1, routed)           0.000    83.516    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_43_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.066 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    84.066    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_31_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.180 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.180    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_25_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.408 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_12/CO[2]
                         net (fo=17, routed)          0.702    85.110    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_12_n_1
    SLICE_X14Y67         LUT2 (Prop_lut2_I1_O)        0.313    85.423 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_39/O
                         net (fo=1, routed)           0.000    85.423    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_39_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.973 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.973    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_22_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.087 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.087    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_18_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    86.315 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_14/CO[2]
                         net (fo=17, routed)          0.819    87.134    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_14_n_1
    SLICE_X11Y67         LUT3 (Prop_lut3_I0_O)        0.313    87.447 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_25/O
                         net (fo=1, routed)           0.000    87.447    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_25_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.997 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    87.997    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_9_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    88.225 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_8/CO[2]
                         net (fo=17, routed)          0.727    88.952    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_8_n_1
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.313    89.265 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_15/O
                         net (fo=1, routed)           0.000    89.265    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_15_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    89.641 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    89.641    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_2_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.758 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.758    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__0_i_1_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    89.987 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_1/CO[2]
                         net (fo=17, routed)          0.645    90.631    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_1_n_1
    SLICE_X11Y69         LUT2 (Prop_lut2_I1_O)        0.310    90.941 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_7/O
                         net (fo=1, routed)           0.000    90.941    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_7_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.473 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry/CO[3]
                         net (fo=1, routed)           0.000    91.473    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.587 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__0/CO[3]
                         net (fo=1, routed)           0.000    91.587    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__0_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.744 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__1/CO[1]
                         net (fo=2, routed)           0.569    92.313    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__1_n_2
    SLICE_X12Y70         LUT5 (Prop_lut5_I3_O)        0.329    92.642 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_8/O
                         net (fo=1, routed)           0.000    92.642    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_8_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    93.155 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry/CO[3]
                         net (fo=1, routed)           0.000    93.155    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.272 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    93.272    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.389 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    93.389    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.643 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2/CO[0]
                         net (fo=1, routed)           0.316    93.959    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2_n_3
    SLICE_X14Y73         LUT2 (Prop_lut2_I1_O)        0.367    94.326 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount[0]_i_1/O
                         net (fo=25, routed)          0.723    95.049    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount
    SLICE_X10Y71         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.486    51.486    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    51.577 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         1.482    53.059    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X10Y71         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[15]/C
                         clock pessimism              0.000    53.059    
                         clock uncertainty           -0.809    52.250    
    SLICE_X10Y71         FDRE (Setup_fdre_C_R)       -0.524    51.726    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[15]
  -------------------------------------------------------------------
                         required time                         51.726    
                         arrival time                         -95.049    
  -------------------------------------------------------------------
                         slack                                -43.322    

Slack (VIOLATED) :        -43.295ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        51.339ns  (logic 31.230ns (60.831%)  route 20.109ns (39.169%))
  Logic Levels:           103  (CARRY4=74 LUT2=21 LUT3=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 53.057 - 50.000 ) 
    Source Clock Delay      (SCD):    3.680ns = ( 43.680 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938    41.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    42.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.641    43.680    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y73         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y73         FDRE (Prop_fdre_C_Q)         0.456    44.136 f  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=29, routed)          1.048    45.184    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Q[3]
    SLICE_X21Y71         LUT6 (Prop_lut6_I1_O)        0.124    45.308 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8/O
                         net (fo=6, routed)           0.315    45.623    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8_n_0
    SLICE_X20Y70         LUT4 (Prop_lut4_I1_O)        0.124    45.747 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_1/O
                         net (fo=13, routed)          0.677    46.424    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_1_n_0
    SLICE_X21Y70         LUT2 (Prop_lut2_I1_O)        0.124    46.548 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__0_i_2/O
                         net (fo=1, routed)           0.486    47.033    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__0_i_2_n_0
    SLICE_X21Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    47.431 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000    47.431    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__0_n_0
    SLICE_X21Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.588 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__1/CO[1]
                         net (fo=17, routed)          0.883    48.472    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__1_n_2
    SLICE_X20Y67         LUT2 (Prop_lut2_I1_O)        0.329    48.801 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_89/O
                         net (fo=1, routed)           0.000    48.801    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_89_n_0
    SLICE_X20Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.334 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_49/CO[3]
                         net (fo=1, routed)           0.000    49.334    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_49_n_0
    SLICE_X20Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.451 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_18/CO[3]
                         net (fo=1, routed)           0.000    49.451    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_18_n_0
    SLICE_X20Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    49.680 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_10/CO[2]
                         net (fo=17, routed)          0.817    50.497    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_10_n_1
    SLICE_X19Y65         LUT2 (Prop_lut2_I1_O)        0.310    50.807 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_85/O
                         net (fo=1, routed)           0.000    50.807    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_85_n_0
    SLICE_X19Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.357 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_48/CO[3]
                         net (fo=1, routed)           0.000    51.357    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_48_n_0
    SLICE_X19Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.471 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.471    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_17_n_0
    SLICE_X19Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    51.699 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_9/CO[2]
                         net (fo=16, routed)          0.739    52.438    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_9_n_1
    SLICE_X18Y66         LUT3 (Prop_lut3_I0_O)        0.313    52.751 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_67/O
                         net (fo=1, routed)           0.000    52.751    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_67_n_0
    SLICE_X18Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.283 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.283    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_26_n_0
    SLICE_X18Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.511 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_12/CO[2]
                         net (fo=16, routed)          0.710    54.221    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_12_n_1
    SLICE_X19Y69         LUT3 (Prop_lut3_I0_O)        0.313    54.534 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_62/O
                         net (fo=1, routed)           0.000    54.534    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_62_n_0
    SLICE_X19Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.084 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.084    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_25_n_0
    SLICE_X19Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.312 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_11/CO[2]
                         net (fo=17, routed)          0.496    55.808    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_11_n_1
    SLICE_X18Y68         LUT2 (Prop_lut2_I1_O)        0.313    56.121 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_103/O
                         net (fo=1, routed)           0.000    56.121    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_103_n_0
    SLICE_X18Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.671 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_69/CO[3]
                         net (fo=1, routed)           0.000    56.671    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_69_n_0
    SLICE_X18Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.785 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.785    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_34_n_0
    SLICE_X18Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.013 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_14/CO[2]
                         net (fo=17, routed)          0.836    57.850    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_14_n_1
    SLICE_X17Y69         LUT3 (Prop_lut3_I0_O)        0.313    58.163 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_73/O
                         net (fo=1, routed)           0.000    58.163    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_73_n_0
    SLICE_X17Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    58.695 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    58.695    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_33_n_0
    SLICE_X17Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    58.923 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_13/CO[2]
                         net (fo=17, routed)          0.658    59.581    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_13_n_1
    SLICE_X15Y68         LUT2 (Prop_lut2_I1_O)        0.313    59.894 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_103/O
                         net (fo=1, routed)           0.000    59.894    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_103_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.444 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_60/CO[3]
                         net (fo=1, routed)           0.000    60.444    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_60_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.558 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.558    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_41_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    60.786 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_16/CO[2]
                         net (fo=16, routed)          0.546    61.332    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_16_n_1
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.313    61.645 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_99/O
                         net (fo=1, routed)           0.000    61.645    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_99_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.195 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_55/CO[3]
                         net (fo=1, routed)           0.000    62.195    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_55_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.309 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.309    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_22_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    62.537 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_15/CO[2]
                         net (fo=17, routed)          0.517    63.054    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_15_n_1
    SLICE_X15Y71         LUT2 (Prop_lut2_I1_O)        0.313    63.367 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_96/O
                         net (fo=1, routed)           0.000    63.367    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_96_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.917 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_50/CO[3]
                         net (fo=1, routed)           0.000    63.917    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_50_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.031 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_18/CO[3]
                         net (fo=1, routed)           0.000    64.031    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_18_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    64.259 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_10/CO[2]
                         net (fo=17, routed)          0.669    64.929    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_10_n_1
    SLICE_X17Y71         LUT2 (Prop_lut2_I1_O)        0.313    65.242 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_92/O
                         net (fo=1, routed)           0.000    65.242    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_92_n_0
    SLICE_X17Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.792 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.792    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_49_n_0
    SLICE_X17Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.906 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    65.906    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_17_n_0
    SLICE_X17Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.134 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_9/CO[2]
                         net (fo=16, routed)          0.539    66.673    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_9_n_1
    SLICE_X18Y71         LUT2 (Prop_lut2_I1_O)        0.313    66.986 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_110/O
                         net (fo=1, routed)           0.000    66.986    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_110_n_0
    SLICE_X18Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.536 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_66/CO[3]
                         net (fo=1, routed)           0.000    67.536    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_66_n_0
    SLICE_X18Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.650 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.650    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_27_n_0
    SLICE_X18Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    67.878 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_12/CO[2]
                         net (fo=17, routed)          0.577    68.455    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_12_n_1
    SLICE_X19Y73         LUT2 (Prop_lut2_I1_O)        0.313    68.768 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_107/O
                         net (fo=1, routed)           0.000    68.768    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_107_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.318 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_65/CO[3]
                         net (fo=1, routed)           0.000    69.318    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_65_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.432 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.009    69.441    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_26_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    69.669 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_11/CO[2]
                         net (fo=16, routed)          0.563    70.232    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_11_n_1
    SLICE_X18Y74         LUT2 (Prop_lut2_I1_O)        0.313    70.545 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_116/O
                         net (fo=1, routed)           0.000    70.545    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_116_n_0
    SLICE_X18Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.095 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_76/CO[3]
                         net (fo=1, routed)           0.009    71.104    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_76_n_0
    SLICE_X18Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.218 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.218    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_35_n_0
    SLICE_X18Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.446 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_14/CO[2]
                         net (fo=16, routed)          0.641    72.087    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_14_n_1
    SLICE_X17Y74         LUT2 (Prop_lut2_I1_O)        0.313    72.400 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_113/O
                         net (fo=1, routed)           0.000    72.400    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_113_n_0
    SLICE_X17Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.950 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_75/CO[3]
                         net (fo=1, routed)           0.009    72.959    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_75_n_0
    SLICE_X17Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.073 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_34/CO[3]
                         net (fo=1, routed)           0.000    73.073    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_34_n_0
    SLICE_X17Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    73.301 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_13/CO[2]
                         net (fo=17, routed)          0.544    73.845    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_13_n_1
    SLICE_X16Y74         LUT2 (Prop_lut2_I1_O)        0.313    74.158 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_75/O
                         net (fo=1, routed)           0.000    74.158    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_75_n_0
    SLICE_X16Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.691 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_47/CO[3]
                         net (fo=1, routed)           0.009    74.700    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_47_n_0
    SLICE_X16Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.817 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    74.817    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_42_n_0
    SLICE_X16Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    75.046 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_16/CO[2]
                         net (fo=16, routed)          0.709    75.755    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_16_n_1
    SLICE_X15Y74         LUT2 (Prop_lut2_I1_O)        0.310    76.065 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_71/O
                         net (fo=1, routed)           0.000    76.065    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_71_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.615 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_42/CO[3]
                         net (fo=1, routed)           0.009    76.624    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_42_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.738 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.738    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_20_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    76.966 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_15/CO[2]
                         net (fo=17, routed)          0.560    77.527    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_15_n_1
    SLICE_X14Y74         LUT2 (Prop_lut2_I1_O)        0.313    77.840 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_68/O
                         net (fo=1, routed)           0.000    77.840    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_68_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.390 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_37/CO[3]
                         net (fo=1, routed)           0.009    78.399    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_37_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.513 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    78.513    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_16_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    78.741 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_10/CO[2]
                         net (fo=17, routed)          0.679    79.420    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_10_n_1
    SLICE_X13Y74         LUT2 (Prop_lut2_I1_O)        0.313    79.733 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_64/O
                         net (fo=1, routed)           0.000    79.733    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_64_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.283 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_36/CO[3]
                         net (fo=1, routed)           0.009    80.292    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_36_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.406 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    80.406    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_15_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    80.634 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_9/CO[2]
                         net (fo=17, routed)          0.708    81.342    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_9_n_1
    SLICE_X13Y71         LUT2 (Prop_lut2_I1_O)        0.313    81.655 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_79/O
                         net (fo=1, routed)           0.000    81.655    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_79_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.205 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    82.205    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_52_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.319 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.319    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_26_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    82.547 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_13/CO[2]
                         net (fo=17, routed)          0.656    83.203    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_13_n_1
    SLICE_X13Y68         LUT2 (Prop_lut2_I1_O)        0.313    83.516 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_43/O
                         net (fo=1, routed)           0.000    83.516    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_43_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.066 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    84.066    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_31_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.180 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.180    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_25_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.408 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_12/CO[2]
                         net (fo=17, routed)          0.702    85.110    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_12_n_1
    SLICE_X14Y67         LUT2 (Prop_lut2_I1_O)        0.313    85.423 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_39/O
                         net (fo=1, routed)           0.000    85.423    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_39_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.973 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.973    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_22_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.087 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.087    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_18_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    86.315 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_14/CO[2]
                         net (fo=17, routed)          0.819    87.134    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_14_n_1
    SLICE_X11Y67         LUT3 (Prop_lut3_I0_O)        0.313    87.447 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_25/O
                         net (fo=1, routed)           0.000    87.447    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_25_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.997 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    87.997    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_9_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    88.225 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_8/CO[2]
                         net (fo=17, routed)          0.727    88.952    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_8_n_1
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.313    89.265 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_15/O
                         net (fo=1, routed)           0.000    89.265    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_15_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    89.641 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    89.641    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_2_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.758 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.758    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__0_i_1_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    89.987 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_1/CO[2]
                         net (fo=17, routed)          0.645    90.631    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_1_n_1
    SLICE_X11Y69         LUT2 (Prop_lut2_I1_O)        0.310    90.941 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_7/O
                         net (fo=1, routed)           0.000    90.941    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_7_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.473 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry/CO[3]
                         net (fo=1, routed)           0.000    91.473    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.587 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__0/CO[3]
                         net (fo=1, routed)           0.000    91.587    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__0_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.744 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__1/CO[1]
                         net (fo=2, routed)           0.569    92.313    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__1_n_2
    SLICE_X12Y70         LUT5 (Prop_lut5_I3_O)        0.329    92.642 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_8/O
                         net (fo=1, routed)           0.000    92.642    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_8_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    93.155 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry/CO[3]
                         net (fo=1, routed)           0.000    93.155    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.272 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    93.272    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.389 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    93.389    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.643 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2/CO[0]
                         net (fo=1, routed)           0.316    93.959    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2_n_3
    SLICE_X14Y73         LUT2 (Prop_lut2_I1_O)        0.367    94.326 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount[0]_i_1/O
                         net (fo=25, routed)          0.693    95.019    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount
    SLICE_X10Y72         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.486    51.486    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    51.577 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         1.480    53.057    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X10Y72         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[16]/C
                         clock pessimism              0.000    53.057    
                         clock uncertainty           -0.809    52.248    
    SLICE_X10Y72         FDRE (Setup_fdre_C_R)       -0.524    51.724    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[16]
  -------------------------------------------------------------------
                         required time                         51.724    
                         arrival time                         -95.019    
  -------------------------------------------------------------------
                         slack                                -43.295    

Slack (VIOLATED) :        -43.295ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        51.339ns  (logic 31.230ns (60.831%)  route 20.109ns (39.169%))
  Logic Levels:           103  (CARRY4=74 LUT2=21 LUT3=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 53.057 - 50.000 ) 
    Source Clock Delay      (SCD):    3.680ns = ( 43.680 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938    41.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    42.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.641    43.680    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y73         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y73         FDRE (Prop_fdre_C_Q)         0.456    44.136 f  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=29, routed)          1.048    45.184    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Q[3]
    SLICE_X21Y71         LUT6 (Prop_lut6_I1_O)        0.124    45.308 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8/O
                         net (fo=6, routed)           0.315    45.623    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8_n_0
    SLICE_X20Y70         LUT4 (Prop_lut4_I1_O)        0.124    45.747 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_1/O
                         net (fo=13, routed)          0.677    46.424    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_1_n_0
    SLICE_X21Y70         LUT2 (Prop_lut2_I1_O)        0.124    46.548 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__0_i_2/O
                         net (fo=1, routed)           0.486    47.033    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__0_i_2_n_0
    SLICE_X21Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    47.431 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000    47.431    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__0_n_0
    SLICE_X21Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.588 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__1/CO[1]
                         net (fo=17, routed)          0.883    48.472    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__1_n_2
    SLICE_X20Y67         LUT2 (Prop_lut2_I1_O)        0.329    48.801 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_89/O
                         net (fo=1, routed)           0.000    48.801    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_89_n_0
    SLICE_X20Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.334 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_49/CO[3]
                         net (fo=1, routed)           0.000    49.334    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_49_n_0
    SLICE_X20Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.451 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_18/CO[3]
                         net (fo=1, routed)           0.000    49.451    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_18_n_0
    SLICE_X20Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    49.680 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_10/CO[2]
                         net (fo=17, routed)          0.817    50.497    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_10_n_1
    SLICE_X19Y65         LUT2 (Prop_lut2_I1_O)        0.310    50.807 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_85/O
                         net (fo=1, routed)           0.000    50.807    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_85_n_0
    SLICE_X19Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.357 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_48/CO[3]
                         net (fo=1, routed)           0.000    51.357    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_48_n_0
    SLICE_X19Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.471 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.471    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_17_n_0
    SLICE_X19Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    51.699 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_9/CO[2]
                         net (fo=16, routed)          0.739    52.438    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_9_n_1
    SLICE_X18Y66         LUT3 (Prop_lut3_I0_O)        0.313    52.751 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_67/O
                         net (fo=1, routed)           0.000    52.751    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_67_n_0
    SLICE_X18Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.283 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.283    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_26_n_0
    SLICE_X18Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.511 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_12/CO[2]
                         net (fo=16, routed)          0.710    54.221    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_12_n_1
    SLICE_X19Y69         LUT3 (Prop_lut3_I0_O)        0.313    54.534 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_62/O
                         net (fo=1, routed)           0.000    54.534    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_62_n_0
    SLICE_X19Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.084 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.084    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_25_n_0
    SLICE_X19Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.312 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_11/CO[2]
                         net (fo=17, routed)          0.496    55.808    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_11_n_1
    SLICE_X18Y68         LUT2 (Prop_lut2_I1_O)        0.313    56.121 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_103/O
                         net (fo=1, routed)           0.000    56.121    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_103_n_0
    SLICE_X18Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.671 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_69/CO[3]
                         net (fo=1, routed)           0.000    56.671    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_69_n_0
    SLICE_X18Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.785 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.785    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_34_n_0
    SLICE_X18Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.013 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_14/CO[2]
                         net (fo=17, routed)          0.836    57.850    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_14_n_1
    SLICE_X17Y69         LUT3 (Prop_lut3_I0_O)        0.313    58.163 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_73/O
                         net (fo=1, routed)           0.000    58.163    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_73_n_0
    SLICE_X17Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    58.695 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    58.695    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_33_n_0
    SLICE_X17Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    58.923 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_13/CO[2]
                         net (fo=17, routed)          0.658    59.581    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_13_n_1
    SLICE_X15Y68         LUT2 (Prop_lut2_I1_O)        0.313    59.894 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_103/O
                         net (fo=1, routed)           0.000    59.894    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_103_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.444 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_60/CO[3]
                         net (fo=1, routed)           0.000    60.444    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_60_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.558 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.558    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_41_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    60.786 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_16/CO[2]
                         net (fo=16, routed)          0.546    61.332    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_16_n_1
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.313    61.645 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_99/O
                         net (fo=1, routed)           0.000    61.645    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_99_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.195 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_55/CO[3]
                         net (fo=1, routed)           0.000    62.195    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_55_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.309 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.309    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_22_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    62.537 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_15/CO[2]
                         net (fo=17, routed)          0.517    63.054    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_15_n_1
    SLICE_X15Y71         LUT2 (Prop_lut2_I1_O)        0.313    63.367 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_96/O
                         net (fo=1, routed)           0.000    63.367    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_96_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.917 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_50/CO[3]
                         net (fo=1, routed)           0.000    63.917    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_50_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.031 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_18/CO[3]
                         net (fo=1, routed)           0.000    64.031    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_18_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    64.259 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_10/CO[2]
                         net (fo=17, routed)          0.669    64.929    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_10_n_1
    SLICE_X17Y71         LUT2 (Prop_lut2_I1_O)        0.313    65.242 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_92/O
                         net (fo=1, routed)           0.000    65.242    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_92_n_0
    SLICE_X17Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.792 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.792    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_49_n_0
    SLICE_X17Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.906 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    65.906    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_17_n_0
    SLICE_X17Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.134 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_9/CO[2]
                         net (fo=16, routed)          0.539    66.673    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_9_n_1
    SLICE_X18Y71         LUT2 (Prop_lut2_I1_O)        0.313    66.986 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_110/O
                         net (fo=1, routed)           0.000    66.986    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_110_n_0
    SLICE_X18Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.536 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_66/CO[3]
                         net (fo=1, routed)           0.000    67.536    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_66_n_0
    SLICE_X18Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.650 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.650    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_27_n_0
    SLICE_X18Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    67.878 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_12/CO[2]
                         net (fo=17, routed)          0.577    68.455    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_12_n_1
    SLICE_X19Y73         LUT2 (Prop_lut2_I1_O)        0.313    68.768 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_107/O
                         net (fo=1, routed)           0.000    68.768    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_107_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.318 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_65/CO[3]
                         net (fo=1, routed)           0.000    69.318    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_65_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.432 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.009    69.441    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_26_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    69.669 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_11/CO[2]
                         net (fo=16, routed)          0.563    70.232    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_11_n_1
    SLICE_X18Y74         LUT2 (Prop_lut2_I1_O)        0.313    70.545 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_116/O
                         net (fo=1, routed)           0.000    70.545    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_116_n_0
    SLICE_X18Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.095 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_76/CO[3]
                         net (fo=1, routed)           0.009    71.104    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_76_n_0
    SLICE_X18Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.218 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.218    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_35_n_0
    SLICE_X18Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.446 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_14/CO[2]
                         net (fo=16, routed)          0.641    72.087    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_14_n_1
    SLICE_X17Y74         LUT2 (Prop_lut2_I1_O)        0.313    72.400 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_113/O
                         net (fo=1, routed)           0.000    72.400    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_113_n_0
    SLICE_X17Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.950 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_75/CO[3]
                         net (fo=1, routed)           0.009    72.959    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_75_n_0
    SLICE_X17Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.073 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_34/CO[3]
                         net (fo=1, routed)           0.000    73.073    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_34_n_0
    SLICE_X17Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    73.301 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_13/CO[2]
                         net (fo=17, routed)          0.544    73.845    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_13_n_1
    SLICE_X16Y74         LUT2 (Prop_lut2_I1_O)        0.313    74.158 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_75/O
                         net (fo=1, routed)           0.000    74.158    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_75_n_0
    SLICE_X16Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.691 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_47/CO[3]
                         net (fo=1, routed)           0.009    74.700    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_47_n_0
    SLICE_X16Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.817 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    74.817    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_42_n_0
    SLICE_X16Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    75.046 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_16/CO[2]
                         net (fo=16, routed)          0.709    75.755    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_16_n_1
    SLICE_X15Y74         LUT2 (Prop_lut2_I1_O)        0.310    76.065 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_71/O
                         net (fo=1, routed)           0.000    76.065    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_71_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.615 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_42/CO[3]
                         net (fo=1, routed)           0.009    76.624    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_42_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.738 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.738    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_20_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    76.966 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_15/CO[2]
                         net (fo=17, routed)          0.560    77.527    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_15_n_1
    SLICE_X14Y74         LUT2 (Prop_lut2_I1_O)        0.313    77.840 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_68/O
                         net (fo=1, routed)           0.000    77.840    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_68_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.390 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_37/CO[3]
                         net (fo=1, routed)           0.009    78.399    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_37_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.513 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    78.513    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_16_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    78.741 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_10/CO[2]
                         net (fo=17, routed)          0.679    79.420    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_10_n_1
    SLICE_X13Y74         LUT2 (Prop_lut2_I1_O)        0.313    79.733 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_64/O
                         net (fo=1, routed)           0.000    79.733    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_64_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.283 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_36/CO[3]
                         net (fo=1, routed)           0.009    80.292    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_36_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.406 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    80.406    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_15_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    80.634 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_9/CO[2]
                         net (fo=17, routed)          0.708    81.342    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_9_n_1
    SLICE_X13Y71         LUT2 (Prop_lut2_I1_O)        0.313    81.655 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_79/O
                         net (fo=1, routed)           0.000    81.655    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_79_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.205 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    82.205    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_52_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.319 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.319    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_26_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    82.547 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_13/CO[2]
                         net (fo=17, routed)          0.656    83.203    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_13_n_1
    SLICE_X13Y68         LUT2 (Prop_lut2_I1_O)        0.313    83.516 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_43/O
                         net (fo=1, routed)           0.000    83.516    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_43_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.066 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    84.066    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_31_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.180 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.180    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_25_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.408 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_12/CO[2]
                         net (fo=17, routed)          0.702    85.110    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_12_n_1
    SLICE_X14Y67         LUT2 (Prop_lut2_I1_O)        0.313    85.423 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_39/O
                         net (fo=1, routed)           0.000    85.423    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_39_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.973 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.973    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_22_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.087 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.087    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_18_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    86.315 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_14/CO[2]
                         net (fo=17, routed)          0.819    87.134    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_14_n_1
    SLICE_X11Y67         LUT3 (Prop_lut3_I0_O)        0.313    87.447 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_25/O
                         net (fo=1, routed)           0.000    87.447    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_25_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.997 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    87.997    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_9_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    88.225 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_8/CO[2]
                         net (fo=17, routed)          0.727    88.952    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_8_n_1
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.313    89.265 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_15/O
                         net (fo=1, routed)           0.000    89.265    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_15_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    89.641 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    89.641    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_2_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.758 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.758    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__0_i_1_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    89.987 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_1/CO[2]
                         net (fo=17, routed)          0.645    90.631    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_1_n_1
    SLICE_X11Y69         LUT2 (Prop_lut2_I1_O)        0.310    90.941 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_7/O
                         net (fo=1, routed)           0.000    90.941    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_7_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.473 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry/CO[3]
                         net (fo=1, routed)           0.000    91.473    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.587 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__0/CO[3]
                         net (fo=1, routed)           0.000    91.587    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__0_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.744 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__1/CO[1]
                         net (fo=2, routed)           0.569    92.313    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__1_n_2
    SLICE_X12Y70         LUT5 (Prop_lut5_I3_O)        0.329    92.642 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_8/O
                         net (fo=1, routed)           0.000    92.642    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_8_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    93.155 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry/CO[3]
                         net (fo=1, routed)           0.000    93.155    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.272 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    93.272    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.389 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    93.389    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.643 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2/CO[0]
                         net (fo=1, routed)           0.316    93.959    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2_n_3
    SLICE_X14Y73         LUT2 (Prop_lut2_I1_O)        0.367    94.326 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount[0]_i_1/O
                         net (fo=25, routed)          0.693    95.019    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount
    SLICE_X10Y72         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.486    51.486    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    51.577 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         1.480    53.057    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X10Y72         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[17]/C
                         clock pessimism              0.000    53.057    
                         clock uncertainty           -0.809    52.248    
    SLICE_X10Y72         FDRE (Setup_fdre_C_R)       -0.524    51.724    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[17]
  -------------------------------------------------------------------
                         required time                         51.724    
                         arrival time                         -95.019    
  -------------------------------------------------------------------
                         slack                                -43.295    

Slack (VIOLATED) :        -43.295ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        51.339ns  (logic 31.230ns (60.831%)  route 20.109ns (39.169%))
  Logic Levels:           103  (CARRY4=74 LUT2=21 LUT3=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 53.057 - 50.000 ) 
    Source Clock Delay      (SCD):    3.680ns = ( 43.680 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938    41.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    42.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.641    43.680    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y73         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y73         FDRE (Prop_fdre_C_Q)         0.456    44.136 f  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=29, routed)          1.048    45.184    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Q[3]
    SLICE_X21Y71         LUT6 (Prop_lut6_I1_O)        0.124    45.308 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8/O
                         net (fo=6, routed)           0.315    45.623    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8_n_0
    SLICE_X20Y70         LUT4 (Prop_lut4_I1_O)        0.124    45.747 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_1/O
                         net (fo=13, routed)          0.677    46.424    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_1_n_0
    SLICE_X21Y70         LUT2 (Prop_lut2_I1_O)        0.124    46.548 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__0_i_2/O
                         net (fo=1, routed)           0.486    47.033    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__0_i_2_n_0
    SLICE_X21Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    47.431 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000    47.431    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__0_n_0
    SLICE_X21Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.588 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__1/CO[1]
                         net (fo=17, routed)          0.883    48.472    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__1_n_2
    SLICE_X20Y67         LUT2 (Prop_lut2_I1_O)        0.329    48.801 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_89/O
                         net (fo=1, routed)           0.000    48.801    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_89_n_0
    SLICE_X20Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.334 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_49/CO[3]
                         net (fo=1, routed)           0.000    49.334    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_49_n_0
    SLICE_X20Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.451 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_18/CO[3]
                         net (fo=1, routed)           0.000    49.451    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_18_n_0
    SLICE_X20Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    49.680 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_10/CO[2]
                         net (fo=17, routed)          0.817    50.497    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_10_n_1
    SLICE_X19Y65         LUT2 (Prop_lut2_I1_O)        0.310    50.807 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_85/O
                         net (fo=1, routed)           0.000    50.807    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_85_n_0
    SLICE_X19Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.357 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_48/CO[3]
                         net (fo=1, routed)           0.000    51.357    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_48_n_0
    SLICE_X19Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.471 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.471    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_17_n_0
    SLICE_X19Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    51.699 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_9/CO[2]
                         net (fo=16, routed)          0.739    52.438    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_9_n_1
    SLICE_X18Y66         LUT3 (Prop_lut3_I0_O)        0.313    52.751 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_67/O
                         net (fo=1, routed)           0.000    52.751    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_67_n_0
    SLICE_X18Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.283 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.283    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_26_n_0
    SLICE_X18Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.511 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_12/CO[2]
                         net (fo=16, routed)          0.710    54.221    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_12_n_1
    SLICE_X19Y69         LUT3 (Prop_lut3_I0_O)        0.313    54.534 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_62/O
                         net (fo=1, routed)           0.000    54.534    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_62_n_0
    SLICE_X19Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.084 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.084    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_25_n_0
    SLICE_X19Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.312 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_11/CO[2]
                         net (fo=17, routed)          0.496    55.808    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_11_n_1
    SLICE_X18Y68         LUT2 (Prop_lut2_I1_O)        0.313    56.121 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_103/O
                         net (fo=1, routed)           0.000    56.121    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_103_n_0
    SLICE_X18Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.671 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_69/CO[3]
                         net (fo=1, routed)           0.000    56.671    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_69_n_0
    SLICE_X18Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.785 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.785    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_34_n_0
    SLICE_X18Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.013 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_14/CO[2]
                         net (fo=17, routed)          0.836    57.850    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_14_n_1
    SLICE_X17Y69         LUT3 (Prop_lut3_I0_O)        0.313    58.163 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_73/O
                         net (fo=1, routed)           0.000    58.163    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_73_n_0
    SLICE_X17Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    58.695 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    58.695    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_33_n_0
    SLICE_X17Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    58.923 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_13/CO[2]
                         net (fo=17, routed)          0.658    59.581    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_13_n_1
    SLICE_X15Y68         LUT2 (Prop_lut2_I1_O)        0.313    59.894 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_103/O
                         net (fo=1, routed)           0.000    59.894    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_103_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.444 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_60/CO[3]
                         net (fo=1, routed)           0.000    60.444    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_60_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.558 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.558    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_41_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    60.786 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_16/CO[2]
                         net (fo=16, routed)          0.546    61.332    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_16_n_1
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.313    61.645 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_99/O
                         net (fo=1, routed)           0.000    61.645    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_99_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.195 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_55/CO[3]
                         net (fo=1, routed)           0.000    62.195    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_55_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.309 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.309    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_22_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    62.537 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_15/CO[2]
                         net (fo=17, routed)          0.517    63.054    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_15_n_1
    SLICE_X15Y71         LUT2 (Prop_lut2_I1_O)        0.313    63.367 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_96/O
                         net (fo=1, routed)           0.000    63.367    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_96_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.917 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_50/CO[3]
                         net (fo=1, routed)           0.000    63.917    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_50_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.031 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_18/CO[3]
                         net (fo=1, routed)           0.000    64.031    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_18_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    64.259 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_10/CO[2]
                         net (fo=17, routed)          0.669    64.929    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_10_n_1
    SLICE_X17Y71         LUT2 (Prop_lut2_I1_O)        0.313    65.242 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_92/O
                         net (fo=1, routed)           0.000    65.242    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_92_n_0
    SLICE_X17Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.792 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.792    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_49_n_0
    SLICE_X17Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.906 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    65.906    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_17_n_0
    SLICE_X17Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.134 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_9/CO[2]
                         net (fo=16, routed)          0.539    66.673    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_9_n_1
    SLICE_X18Y71         LUT2 (Prop_lut2_I1_O)        0.313    66.986 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_110/O
                         net (fo=1, routed)           0.000    66.986    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_110_n_0
    SLICE_X18Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.536 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_66/CO[3]
                         net (fo=1, routed)           0.000    67.536    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_66_n_0
    SLICE_X18Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.650 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.650    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_27_n_0
    SLICE_X18Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    67.878 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_12/CO[2]
                         net (fo=17, routed)          0.577    68.455    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_12_n_1
    SLICE_X19Y73         LUT2 (Prop_lut2_I1_O)        0.313    68.768 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_107/O
                         net (fo=1, routed)           0.000    68.768    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_107_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.318 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_65/CO[3]
                         net (fo=1, routed)           0.000    69.318    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_65_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.432 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.009    69.441    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_26_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    69.669 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_11/CO[2]
                         net (fo=16, routed)          0.563    70.232    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_11_n_1
    SLICE_X18Y74         LUT2 (Prop_lut2_I1_O)        0.313    70.545 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_116/O
                         net (fo=1, routed)           0.000    70.545    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_116_n_0
    SLICE_X18Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.095 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_76/CO[3]
                         net (fo=1, routed)           0.009    71.104    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_76_n_0
    SLICE_X18Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.218 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.218    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_35_n_0
    SLICE_X18Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.446 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_14/CO[2]
                         net (fo=16, routed)          0.641    72.087    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_14_n_1
    SLICE_X17Y74         LUT2 (Prop_lut2_I1_O)        0.313    72.400 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_113/O
                         net (fo=1, routed)           0.000    72.400    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_113_n_0
    SLICE_X17Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.950 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_75/CO[3]
                         net (fo=1, routed)           0.009    72.959    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_75_n_0
    SLICE_X17Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.073 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_34/CO[3]
                         net (fo=1, routed)           0.000    73.073    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_34_n_0
    SLICE_X17Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    73.301 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_13/CO[2]
                         net (fo=17, routed)          0.544    73.845    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_13_n_1
    SLICE_X16Y74         LUT2 (Prop_lut2_I1_O)        0.313    74.158 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_75/O
                         net (fo=1, routed)           0.000    74.158    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_75_n_0
    SLICE_X16Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.691 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_47/CO[3]
                         net (fo=1, routed)           0.009    74.700    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_47_n_0
    SLICE_X16Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.817 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    74.817    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_42_n_0
    SLICE_X16Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    75.046 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_16/CO[2]
                         net (fo=16, routed)          0.709    75.755    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_16_n_1
    SLICE_X15Y74         LUT2 (Prop_lut2_I1_O)        0.310    76.065 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_71/O
                         net (fo=1, routed)           0.000    76.065    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_71_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.615 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_42/CO[3]
                         net (fo=1, routed)           0.009    76.624    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_42_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.738 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.738    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_20_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    76.966 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_15/CO[2]
                         net (fo=17, routed)          0.560    77.527    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_15_n_1
    SLICE_X14Y74         LUT2 (Prop_lut2_I1_O)        0.313    77.840 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_68/O
                         net (fo=1, routed)           0.000    77.840    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_68_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.390 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_37/CO[3]
                         net (fo=1, routed)           0.009    78.399    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_37_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.513 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    78.513    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_16_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    78.741 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_10/CO[2]
                         net (fo=17, routed)          0.679    79.420    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_10_n_1
    SLICE_X13Y74         LUT2 (Prop_lut2_I1_O)        0.313    79.733 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_64/O
                         net (fo=1, routed)           0.000    79.733    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_64_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.283 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_36/CO[3]
                         net (fo=1, routed)           0.009    80.292    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_36_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.406 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    80.406    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_15_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    80.634 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_9/CO[2]
                         net (fo=17, routed)          0.708    81.342    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_9_n_1
    SLICE_X13Y71         LUT2 (Prop_lut2_I1_O)        0.313    81.655 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_79/O
                         net (fo=1, routed)           0.000    81.655    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_79_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.205 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    82.205    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_52_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.319 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.319    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_26_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    82.547 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_13/CO[2]
                         net (fo=17, routed)          0.656    83.203    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_13_n_1
    SLICE_X13Y68         LUT2 (Prop_lut2_I1_O)        0.313    83.516 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_43/O
                         net (fo=1, routed)           0.000    83.516    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_43_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.066 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    84.066    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_31_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.180 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.180    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_25_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.408 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_12/CO[2]
                         net (fo=17, routed)          0.702    85.110    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_12_n_1
    SLICE_X14Y67         LUT2 (Prop_lut2_I1_O)        0.313    85.423 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_39/O
                         net (fo=1, routed)           0.000    85.423    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_39_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.973 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.973    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_22_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.087 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.087    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_18_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    86.315 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_14/CO[2]
                         net (fo=17, routed)          0.819    87.134    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_14_n_1
    SLICE_X11Y67         LUT3 (Prop_lut3_I0_O)        0.313    87.447 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_25/O
                         net (fo=1, routed)           0.000    87.447    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_25_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.997 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    87.997    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_9_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    88.225 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_8/CO[2]
                         net (fo=17, routed)          0.727    88.952    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_8_n_1
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.313    89.265 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_15/O
                         net (fo=1, routed)           0.000    89.265    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_15_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    89.641 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    89.641    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_2_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.758 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.758    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__0_i_1_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    89.987 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_1/CO[2]
                         net (fo=17, routed)          0.645    90.631    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_1_n_1
    SLICE_X11Y69         LUT2 (Prop_lut2_I1_O)        0.310    90.941 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_7/O
                         net (fo=1, routed)           0.000    90.941    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_7_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.473 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry/CO[3]
                         net (fo=1, routed)           0.000    91.473    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.587 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__0/CO[3]
                         net (fo=1, routed)           0.000    91.587    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__0_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.744 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__1/CO[1]
                         net (fo=2, routed)           0.569    92.313    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__1_n_2
    SLICE_X12Y70         LUT5 (Prop_lut5_I3_O)        0.329    92.642 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_8/O
                         net (fo=1, routed)           0.000    92.642    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_8_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    93.155 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry/CO[3]
                         net (fo=1, routed)           0.000    93.155    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.272 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    93.272    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.389 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    93.389    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.643 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2/CO[0]
                         net (fo=1, routed)           0.316    93.959    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2_n_3
    SLICE_X14Y73         LUT2 (Prop_lut2_I1_O)        0.367    94.326 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount[0]_i_1/O
                         net (fo=25, routed)          0.693    95.019    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount
    SLICE_X10Y72         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.486    51.486    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    51.577 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         1.480    53.057    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X10Y72         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[18]/C
                         clock pessimism              0.000    53.057    
                         clock uncertainty           -0.809    52.248    
    SLICE_X10Y72         FDRE (Setup_fdre_C_R)       -0.524    51.724    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[18]
  -------------------------------------------------------------------
                         required time                         51.724    
                         arrival time                         -95.019    
  -------------------------------------------------------------------
                         slack                                -43.295    

Slack (VIOLATED) :        -43.295ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        51.339ns  (logic 31.230ns (60.831%)  route 20.109ns (39.169%))
  Logic Levels:           103  (CARRY4=74 LUT2=21 LUT3=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 53.057 - 50.000 ) 
    Source Clock Delay      (SCD):    3.680ns = ( 43.680 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938    41.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    42.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.641    43.680    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y73         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y73         FDRE (Prop_fdre_C_Q)         0.456    44.136 f  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=29, routed)          1.048    45.184    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Q[3]
    SLICE_X21Y71         LUT6 (Prop_lut6_I1_O)        0.124    45.308 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8/O
                         net (fo=6, routed)           0.315    45.623    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8_n_0
    SLICE_X20Y70         LUT4 (Prop_lut4_I1_O)        0.124    45.747 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_1/O
                         net (fo=13, routed)          0.677    46.424    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_1_n_0
    SLICE_X21Y70         LUT2 (Prop_lut2_I1_O)        0.124    46.548 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__0_i_2/O
                         net (fo=1, routed)           0.486    47.033    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__0_i_2_n_0
    SLICE_X21Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    47.431 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000    47.431    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__0_n_0
    SLICE_X21Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.588 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__1/CO[1]
                         net (fo=17, routed)          0.883    48.472    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__1_n_2
    SLICE_X20Y67         LUT2 (Prop_lut2_I1_O)        0.329    48.801 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_89/O
                         net (fo=1, routed)           0.000    48.801    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_89_n_0
    SLICE_X20Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.334 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_49/CO[3]
                         net (fo=1, routed)           0.000    49.334    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_49_n_0
    SLICE_X20Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.451 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_18/CO[3]
                         net (fo=1, routed)           0.000    49.451    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_18_n_0
    SLICE_X20Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    49.680 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_10/CO[2]
                         net (fo=17, routed)          0.817    50.497    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_10_n_1
    SLICE_X19Y65         LUT2 (Prop_lut2_I1_O)        0.310    50.807 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_85/O
                         net (fo=1, routed)           0.000    50.807    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_85_n_0
    SLICE_X19Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.357 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_48/CO[3]
                         net (fo=1, routed)           0.000    51.357    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_48_n_0
    SLICE_X19Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.471 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.471    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_17_n_0
    SLICE_X19Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    51.699 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_9/CO[2]
                         net (fo=16, routed)          0.739    52.438    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_9_n_1
    SLICE_X18Y66         LUT3 (Prop_lut3_I0_O)        0.313    52.751 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_67/O
                         net (fo=1, routed)           0.000    52.751    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_67_n_0
    SLICE_X18Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.283 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.283    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_26_n_0
    SLICE_X18Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.511 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_12/CO[2]
                         net (fo=16, routed)          0.710    54.221    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_12_n_1
    SLICE_X19Y69         LUT3 (Prop_lut3_I0_O)        0.313    54.534 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_62/O
                         net (fo=1, routed)           0.000    54.534    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_62_n_0
    SLICE_X19Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.084 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.084    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_25_n_0
    SLICE_X19Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.312 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_11/CO[2]
                         net (fo=17, routed)          0.496    55.808    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_11_n_1
    SLICE_X18Y68         LUT2 (Prop_lut2_I1_O)        0.313    56.121 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_103/O
                         net (fo=1, routed)           0.000    56.121    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_103_n_0
    SLICE_X18Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.671 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_69/CO[3]
                         net (fo=1, routed)           0.000    56.671    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_69_n_0
    SLICE_X18Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.785 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.785    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_34_n_0
    SLICE_X18Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.013 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_14/CO[2]
                         net (fo=17, routed)          0.836    57.850    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_14_n_1
    SLICE_X17Y69         LUT3 (Prop_lut3_I0_O)        0.313    58.163 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_73/O
                         net (fo=1, routed)           0.000    58.163    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_73_n_0
    SLICE_X17Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    58.695 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    58.695    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_33_n_0
    SLICE_X17Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    58.923 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_13/CO[2]
                         net (fo=17, routed)          0.658    59.581    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_13_n_1
    SLICE_X15Y68         LUT2 (Prop_lut2_I1_O)        0.313    59.894 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_103/O
                         net (fo=1, routed)           0.000    59.894    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_103_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.444 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_60/CO[3]
                         net (fo=1, routed)           0.000    60.444    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_60_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.558 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.558    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_41_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    60.786 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_16/CO[2]
                         net (fo=16, routed)          0.546    61.332    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_16_n_1
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.313    61.645 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_99/O
                         net (fo=1, routed)           0.000    61.645    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_99_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.195 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_55/CO[3]
                         net (fo=1, routed)           0.000    62.195    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_55_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.309 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.309    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_22_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    62.537 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_15/CO[2]
                         net (fo=17, routed)          0.517    63.054    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_15_n_1
    SLICE_X15Y71         LUT2 (Prop_lut2_I1_O)        0.313    63.367 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_96/O
                         net (fo=1, routed)           0.000    63.367    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_96_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.917 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_50/CO[3]
                         net (fo=1, routed)           0.000    63.917    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_50_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.031 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_18/CO[3]
                         net (fo=1, routed)           0.000    64.031    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_18_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    64.259 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_10/CO[2]
                         net (fo=17, routed)          0.669    64.929    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_10_n_1
    SLICE_X17Y71         LUT2 (Prop_lut2_I1_O)        0.313    65.242 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_92/O
                         net (fo=1, routed)           0.000    65.242    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_92_n_0
    SLICE_X17Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.792 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.792    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_49_n_0
    SLICE_X17Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.906 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    65.906    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_17_n_0
    SLICE_X17Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.134 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_9/CO[2]
                         net (fo=16, routed)          0.539    66.673    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_9_n_1
    SLICE_X18Y71         LUT2 (Prop_lut2_I1_O)        0.313    66.986 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_110/O
                         net (fo=1, routed)           0.000    66.986    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_110_n_0
    SLICE_X18Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.536 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_66/CO[3]
                         net (fo=1, routed)           0.000    67.536    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_66_n_0
    SLICE_X18Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.650 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.650    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_27_n_0
    SLICE_X18Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    67.878 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_12/CO[2]
                         net (fo=17, routed)          0.577    68.455    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_12_n_1
    SLICE_X19Y73         LUT2 (Prop_lut2_I1_O)        0.313    68.768 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_107/O
                         net (fo=1, routed)           0.000    68.768    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_107_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.318 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_65/CO[3]
                         net (fo=1, routed)           0.000    69.318    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_65_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.432 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.009    69.441    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_26_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    69.669 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_11/CO[2]
                         net (fo=16, routed)          0.563    70.232    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_11_n_1
    SLICE_X18Y74         LUT2 (Prop_lut2_I1_O)        0.313    70.545 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_116/O
                         net (fo=1, routed)           0.000    70.545    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_116_n_0
    SLICE_X18Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.095 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_76/CO[3]
                         net (fo=1, routed)           0.009    71.104    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_76_n_0
    SLICE_X18Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.218 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.218    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_35_n_0
    SLICE_X18Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.446 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_14/CO[2]
                         net (fo=16, routed)          0.641    72.087    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_14_n_1
    SLICE_X17Y74         LUT2 (Prop_lut2_I1_O)        0.313    72.400 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_113/O
                         net (fo=1, routed)           0.000    72.400    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_113_n_0
    SLICE_X17Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.950 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_75/CO[3]
                         net (fo=1, routed)           0.009    72.959    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_75_n_0
    SLICE_X17Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.073 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_34/CO[3]
                         net (fo=1, routed)           0.000    73.073    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_34_n_0
    SLICE_X17Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    73.301 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_13/CO[2]
                         net (fo=17, routed)          0.544    73.845    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_13_n_1
    SLICE_X16Y74         LUT2 (Prop_lut2_I1_O)        0.313    74.158 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_75/O
                         net (fo=1, routed)           0.000    74.158    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_75_n_0
    SLICE_X16Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.691 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_47/CO[3]
                         net (fo=1, routed)           0.009    74.700    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_47_n_0
    SLICE_X16Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.817 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    74.817    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_42_n_0
    SLICE_X16Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    75.046 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_16/CO[2]
                         net (fo=16, routed)          0.709    75.755    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_16_n_1
    SLICE_X15Y74         LUT2 (Prop_lut2_I1_O)        0.310    76.065 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_71/O
                         net (fo=1, routed)           0.000    76.065    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_71_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.615 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_42/CO[3]
                         net (fo=1, routed)           0.009    76.624    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_42_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.738 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.738    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_20_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    76.966 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_15/CO[2]
                         net (fo=17, routed)          0.560    77.527    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_15_n_1
    SLICE_X14Y74         LUT2 (Prop_lut2_I1_O)        0.313    77.840 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_68/O
                         net (fo=1, routed)           0.000    77.840    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_68_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.390 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_37/CO[3]
                         net (fo=1, routed)           0.009    78.399    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_37_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.513 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    78.513    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_16_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    78.741 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_10/CO[2]
                         net (fo=17, routed)          0.679    79.420    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_10_n_1
    SLICE_X13Y74         LUT2 (Prop_lut2_I1_O)        0.313    79.733 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_64/O
                         net (fo=1, routed)           0.000    79.733    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_64_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.283 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_36/CO[3]
                         net (fo=1, routed)           0.009    80.292    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_36_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.406 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    80.406    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_15_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    80.634 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_9/CO[2]
                         net (fo=17, routed)          0.708    81.342    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_9_n_1
    SLICE_X13Y71         LUT2 (Prop_lut2_I1_O)        0.313    81.655 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_79/O
                         net (fo=1, routed)           0.000    81.655    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_79_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.205 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    82.205    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_52_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.319 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.319    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_26_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    82.547 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_13/CO[2]
                         net (fo=17, routed)          0.656    83.203    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_13_n_1
    SLICE_X13Y68         LUT2 (Prop_lut2_I1_O)        0.313    83.516 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_43/O
                         net (fo=1, routed)           0.000    83.516    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_43_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.066 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    84.066    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_31_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.180 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.180    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_25_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.408 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_12/CO[2]
                         net (fo=17, routed)          0.702    85.110    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_12_n_1
    SLICE_X14Y67         LUT2 (Prop_lut2_I1_O)        0.313    85.423 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_39/O
                         net (fo=1, routed)           0.000    85.423    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_39_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.973 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.973    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_22_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.087 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.087    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_18_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    86.315 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_14/CO[2]
                         net (fo=17, routed)          0.819    87.134    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_14_n_1
    SLICE_X11Y67         LUT3 (Prop_lut3_I0_O)        0.313    87.447 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_25/O
                         net (fo=1, routed)           0.000    87.447    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_25_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.997 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    87.997    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_9_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    88.225 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_8/CO[2]
                         net (fo=17, routed)          0.727    88.952    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_8_n_1
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.313    89.265 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_15/O
                         net (fo=1, routed)           0.000    89.265    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_15_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    89.641 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    89.641    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_2_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.758 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.758    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__0_i_1_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    89.987 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_1/CO[2]
                         net (fo=17, routed)          0.645    90.631    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_1_n_1
    SLICE_X11Y69         LUT2 (Prop_lut2_I1_O)        0.310    90.941 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_7/O
                         net (fo=1, routed)           0.000    90.941    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_7_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.473 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry/CO[3]
                         net (fo=1, routed)           0.000    91.473    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.587 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__0/CO[3]
                         net (fo=1, routed)           0.000    91.587    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__0_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.744 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__1/CO[1]
                         net (fo=2, routed)           0.569    92.313    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__1_n_2
    SLICE_X12Y70         LUT5 (Prop_lut5_I3_O)        0.329    92.642 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_8/O
                         net (fo=1, routed)           0.000    92.642    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_8_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    93.155 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry/CO[3]
                         net (fo=1, routed)           0.000    93.155    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.272 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    93.272    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.389 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    93.389    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.643 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2/CO[0]
                         net (fo=1, routed)           0.316    93.959    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2_n_3
    SLICE_X14Y73         LUT2 (Prop_lut2_I1_O)        0.367    94.326 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount[0]_i_1/O
                         net (fo=25, routed)          0.693    95.019    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount
    SLICE_X10Y72         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.486    51.486    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    51.577 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         1.480    53.057    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X10Y72         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[19]/C
                         clock pessimism              0.000    53.057    
                         clock uncertainty           -0.809    52.248    
    SLICE_X10Y72         FDRE (Setup_fdre_C_R)       -0.524    51.724    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[19]
  -------------------------------------------------------------------
                         required time                         51.724    
                         arrival time                         -95.019    
  -------------------------------------------------------------------
                         slack                                -43.295    

Slack (VIOLATED) :        -43.281ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        51.322ns  (logic 31.230ns (60.851%)  route 20.092ns (39.149%))
  Logic Levels:           103  (CARRY4=74 LUT2=21 LUT3=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 53.054 - 50.000 ) 
    Source Clock Delay      (SCD):    3.680ns = ( 43.680 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938    41.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    42.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.641    43.680    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y73         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y73         FDRE (Prop_fdre_C_Q)         0.456    44.136 f  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=29, routed)          1.048    45.184    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Q[3]
    SLICE_X21Y71         LUT6 (Prop_lut6_I1_O)        0.124    45.308 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8/O
                         net (fo=6, routed)           0.315    45.623    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8_n_0
    SLICE_X20Y70         LUT4 (Prop_lut4_I1_O)        0.124    45.747 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_1/O
                         net (fo=13, routed)          0.677    46.424    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_1_n_0
    SLICE_X21Y70         LUT2 (Prop_lut2_I1_O)        0.124    46.548 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__0_i_2/O
                         net (fo=1, routed)           0.486    47.033    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__0_i_2_n_0
    SLICE_X21Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    47.431 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000    47.431    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__0_n_0
    SLICE_X21Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.588 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__1/CO[1]
                         net (fo=17, routed)          0.883    48.472    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__1_n_2
    SLICE_X20Y67         LUT2 (Prop_lut2_I1_O)        0.329    48.801 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_89/O
                         net (fo=1, routed)           0.000    48.801    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_89_n_0
    SLICE_X20Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.334 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_49/CO[3]
                         net (fo=1, routed)           0.000    49.334    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_49_n_0
    SLICE_X20Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.451 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_18/CO[3]
                         net (fo=1, routed)           0.000    49.451    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_18_n_0
    SLICE_X20Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    49.680 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_10/CO[2]
                         net (fo=17, routed)          0.817    50.497    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_10_n_1
    SLICE_X19Y65         LUT2 (Prop_lut2_I1_O)        0.310    50.807 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_85/O
                         net (fo=1, routed)           0.000    50.807    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_85_n_0
    SLICE_X19Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.357 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_48/CO[3]
                         net (fo=1, routed)           0.000    51.357    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_48_n_0
    SLICE_X19Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.471 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.471    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_17_n_0
    SLICE_X19Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    51.699 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_9/CO[2]
                         net (fo=16, routed)          0.739    52.438    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_9_n_1
    SLICE_X18Y66         LUT3 (Prop_lut3_I0_O)        0.313    52.751 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_67/O
                         net (fo=1, routed)           0.000    52.751    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_67_n_0
    SLICE_X18Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.283 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.283    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_26_n_0
    SLICE_X18Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.511 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_12/CO[2]
                         net (fo=16, routed)          0.710    54.221    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_12_n_1
    SLICE_X19Y69         LUT3 (Prop_lut3_I0_O)        0.313    54.534 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_62/O
                         net (fo=1, routed)           0.000    54.534    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_62_n_0
    SLICE_X19Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.084 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.084    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_25_n_0
    SLICE_X19Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.312 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_11/CO[2]
                         net (fo=17, routed)          0.496    55.808    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_11_n_1
    SLICE_X18Y68         LUT2 (Prop_lut2_I1_O)        0.313    56.121 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_103/O
                         net (fo=1, routed)           0.000    56.121    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_103_n_0
    SLICE_X18Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.671 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_69/CO[3]
                         net (fo=1, routed)           0.000    56.671    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_69_n_0
    SLICE_X18Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.785 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.785    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_34_n_0
    SLICE_X18Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.013 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_14/CO[2]
                         net (fo=17, routed)          0.836    57.850    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_14_n_1
    SLICE_X17Y69         LUT3 (Prop_lut3_I0_O)        0.313    58.163 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_73/O
                         net (fo=1, routed)           0.000    58.163    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_73_n_0
    SLICE_X17Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    58.695 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    58.695    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_33_n_0
    SLICE_X17Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    58.923 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_13/CO[2]
                         net (fo=17, routed)          0.658    59.581    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_13_n_1
    SLICE_X15Y68         LUT2 (Prop_lut2_I1_O)        0.313    59.894 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_103/O
                         net (fo=1, routed)           0.000    59.894    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_103_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.444 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_60/CO[3]
                         net (fo=1, routed)           0.000    60.444    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_60_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.558 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.558    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_41_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    60.786 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_16/CO[2]
                         net (fo=16, routed)          0.546    61.332    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_16_n_1
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.313    61.645 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_99/O
                         net (fo=1, routed)           0.000    61.645    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_99_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.195 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_55/CO[3]
                         net (fo=1, routed)           0.000    62.195    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_55_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.309 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.309    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_22_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    62.537 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_15/CO[2]
                         net (fo=17, routed)          0.517    63.054    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_15_n_1
    SLICE_X15Y71         LUT2 (Prop_lut2_I1_O)        0.313    63.367 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_96/O
                         net (fo=1, routed)           0.000    63.367    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_96_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.917 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_50/CO[3]
                         net (fo=1, routed)           0.000    63.917    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_50_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.031 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_18/CO[3]
                         net (fo=1, routed)           0.000    64.031    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_18_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    64.259 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_10/CO[2]
                         net (fo=17, routed)          0.669    64.929    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_10_n_1
    SLICE_X17Y71         LUT2 (Prop_lut2_I1_O)        0.313    65.242 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_92/O
                         net (fo=1, routed)           0.000    65.242    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_92_n_0
    SLICE_X17Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.792 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.792    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_49_n_0
    SLICE_X17Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.906 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    65.906    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_17_n_0
    SLICE_X17Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.134 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_9/CO[2]
                         net (fo=16, routed)          0.539    66.673    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_9_n_1
    SLICE_X18Y71         LUT2 (Prop_lut2_I1_O)        0.313    66.986 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_110/O
                         net (fo=1, routed)           0.000    66.986    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_110_n_0
    SLICE_X18Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.536 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_66/CO[3]
                         net (fo=1, routed)           0.000    67.536    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_66_n_0
    SLICE_X18Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.650 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.650    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_27_n_0
    SLICE_X18Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    67.878 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_12/CO[2]
                         net (fo=17, routed)          0.577    68.455    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_12_n_1
    SLICE_X19Y73         LUT2 (Prop_lut2_I1_O)        0.313    68.768 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_107/O
                         net (fo=1, routed)           0.000    68.768    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_107_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.318 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_65/CO[3]
                         net (fo=1, routed)           0.000    69.318    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_65_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.432 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.009    69.441    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_26_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    69.669 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_11/CO[2]
                         net (fo=16, routed)          0.563    70.232    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_11_n_1
    SLICE_X18Y74         LUT2 (Prop_lut2_I1_O)        0.313    70.545 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_116/O
                         net (fo=1, routed)           0.000    70.545    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_116_n_0
    SLICE_X18Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.095 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_76/CO[3]
                         net (fo=1, routed)           0.009    71.104    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_76_n_0
    SLICE_X18Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.218 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.218    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_35_n_0
    SLICE_X18Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.446 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_14/CO[2]
                         net (fo=16, routed)          0.641    72.087    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_14_n_1
    SLICE_X17Y74         LUT2 (Prop_lut2_I1_O)        0.313    72.400 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_113/O
                         net (fo=1, routed)           0.000    72.400    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_113_n_0
    SLICE_X17Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.950 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_75/CO[3]
                         net (fo=1, routed)           0.009    72.959    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_75_n_0
    SLICE_X17Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.073 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_34/CO[3]
                         net (fo=1, routed)           0.000    73.073    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_34_n_0
    SLICE_X17Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    73.301 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_13/CO[2]
                         net (fo=17, routed)          0.544    73.845    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_13_n_1
    SLICE_X16Y74         LUT2 (Prop_lut2_I1_O)        0.313    74.158 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_75/O
                         net (fo=1, routed)           0.000    74.158    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_75_n_0
    SLICE_X16Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.691 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_47/CO[3]
                         net (fo=1, routed)           0.009    74.700    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_47_n_0
    SLICE_X16Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.817 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    74.817    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_42_n_0
    SLICE_X16Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    75.046 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_16/CO[2]
                         net (fo=16, routed)          0.709    75.755    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_16_n_1
    SLICE_X15Y74         LUT2 (Prop_lut2_I1_O)        0.310    76.065 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_71/O
                         net (fo=1, routed)           0.000    76.065    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_71_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.615 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_42/CO[3]
                         net (fo=1, routed)           0.009    76.624    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_42_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.738 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.738    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_20_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    76.966 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_15/CO[2]
                         net (fo=17, routed)          0.560    77.527    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_15_n_1
    SLICE_X14Y74         LUT2 (Prop_lut2_I1_O)        0.313    77.840 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_68/O
                         net (fo=1, routed)           0.000    77.840    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_68_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.390 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_37/CO[3]
                         net (fo=1, routed)           0.009    78.399    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_37_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.513 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    78.513    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_16_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    78.741 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_10/CO[2]
                         net (fo=17, routed)          0.679    79.420    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_10_n_1
    SLICE_X13Y74         LUT2 (Prop_lut2_I1_O)        0.313    79.733 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_64/O
                         net (fo=1, routed)           0.000    79.733    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_64_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.283 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_36/CO[3]
                         net (fo=1, routed)           0.009    80.292    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_36_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.406 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    80.406    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_15_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    80.634 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_9/CO[2]
                         net (fo=17, routed)          0.708    81.342    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_9_n_1
    SLICE_X13Y71         LUT2 (Prop_lut2_I1_O)        0.313    81.655 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_79/O
                         net (fo=1, routed)           0.000    81.655    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_79_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.205 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    82.205    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_52_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.319 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.319    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_26_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    82.547 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_13/CO[2]
                         net (fo=17, routed)          0.656    83.203    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_13_n_1
    SLICE_X13Y68         LUT2 (Prop_lut2_I1_O)        0.313    83.516 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_43/O
                         net (fo=1, routed)           0.000    83.516    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_43_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.066 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    84.066    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_31_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.180 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.180    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_25_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.408 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_12/CO[2]
                         net (fo=17, routed)          0.702    85.110    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_12_n_1
    SLICE_X14Y67         LUT2 (Prop_lut2_I1_O)        0.313    85.423 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_39/O
                         net (fo=1, routed)           0.000    85.423    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_39_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.973 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.973    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_22_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.087 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.087    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_18_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    86.315 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_14/CO[2]
                         net (fo=17, routed)          0.819    87.134    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_14_n_1
    SLICE_X11Y67         LUT3 (Prop_lut3_I0_O)        0.313    87.447 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_25/O
                         net (fo=1, routed)           0.000    87.447    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_25_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.997 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    87.997    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_9_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    88.225 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_8/CO[2]
                         net (fo=17, routed)          0.727    88.952    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_8_n_1
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.313    89.265 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_15/O
                         net (fo=1, routed)           0.000    89.265    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_15_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    89.641 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    89.641    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_2_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.758 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.758    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__0_i_1_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    89.987 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_1/CO[2]
                         net (fo=17, routed)          0.645    90.631    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_1_n_1
    SLICE_X11Y69         LUT2 (Prop_lut2_I1_O)        0.310    90.941 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_7/O
                         net (fo=1, routed)           0.000    90.941    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_7_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.473 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry/CO[3]
                         net (fo=1, routed)           0.000    91.473    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.587 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__0/CO[3]
                         net (fo=1, routed)           0.000    91.587    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__0_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.744 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__1/CO[1]
                         net (fo=2, routed)           0.569    92.313    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__1_n_2
    SLICE_X12Y70         LUT5 (Prop_lut5_I3_O)        0.329    92.642 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_8/O
                         net (fo=1, routed)           0.000    92.642    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_8_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    93.155 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry/CO[3]
                         net (fo=1, routed)           0.000    93.155    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.272 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    93.272    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.389 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    93.389    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.643 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2/CO[0]
                         net (fo=1, routed)           0.316    93.959    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2_n_3
    SLICE_X14Y73         LUT2 (Prop_lut2_I1_O)        0.367    94.326 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount[0]_i_1/O
                         net (fo=25, routed)          0.677    95.003    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount
    SLICE_X10Y74         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.486    51.486    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    51.577 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         1.477    53.054    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X10Y74         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[24]/C
                         clock pessimism              0.000    53.054    
                         clock uncertainty           -0.809    52.245    
    SLICE_X10Y74         FDRE (Setup_fdre_C_R)       -0.524    51.721    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[24]
  -------------------------------------------------------------------
                         required time                         51.721    
                         arrival time                         -95.003    
  -------------------------------------------------------------------
                         slack                                -43.281    

Slack (VIOLATED) :        -43.265ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        51.308ns  (logic 31.230ns (60.868%)  route 20.078ns (39.132%))
  Logic Levels:           103  (CARRY4=74 LUT2=21 LUT3=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 53.056 - 50.000 ) 
    Source Clock Delay      (SCD):    3.680ns = ( 43.680 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938    41.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    42.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.641    43.680    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y73         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y73         FDRE (Prop_fdre_C_Q)         0.456    44.136 f  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=29, routed)          1.048    45.184    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Q[3]
    SLICE_X21Y71         LUT6 (Prop_lut6_I1_O)        0.124    45.308 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8/O
                         net (fo=6, routed)           0.315    45.623    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8_n_0
    SLICE_X20Y70         LUT4 (Prop_lut4_I1_O)        0.124    45.747 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_1/O
                         net (fo=13, routed)          0.677    46.424    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_1_n_0
    SLICE_X21Y70         LUT2 (Prop_lut2_I1_O)        0.124    46.548 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__0_i_2/O
                         net (fo=1, routed)           0.486    47.033    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__0_i_2_n_0
    SLICE_X21Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    47.431 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000    47.431    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__0_n_0
    SLICE_X21Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.588 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__1/CO[1]
                         net (fo=17, routed)          0.883    48.472    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__1_n_2
    SLICE_X20Y67         LUT2 (Prop_lut2_I1_O)        0.329    48.801 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_89/O
                         net (fo=1, routed)           0.000    48.801    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_89_n_0
    SLICE_X20Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.334 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_49/CO[3]
                         net (fo=1, routed)           0.000    49.334    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_49_n_0
    SLICE_X20Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.451 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_18/CO[3]
                         net (fo=1, routed)           0.000    49.451    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_18_n_0
    SLICE_X20Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    49.680 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_10/CO[2]
                         net (fo=17, routed)          0.817    50.497    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_10_n_1
    SLICE_X19Y65         LUT2 (Prop_lut2_I1_O)        0.310    50.807 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_85/O
                         net (fo=1, routed)           0.000    50.807    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_85_n_0
    SLICE_X19Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.357 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_48/CO[3]
                         net (fo=1, routed)           0.000    51.357    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_48_n_0
    SLICE_X19Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.471 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.471    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_17_n_0
    SLICE_X19Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    51.699 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_9/CO[2]
                         net (fo=16, routed)          0.739    52.438    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_9_n_1
    SLICE_X18Y66         LUT3 (Prop_lut3_I0_O)        0.313    52.751 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_67/O
                         net (fo=1, routed)           0.000    52.751    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_67_n_0
    SLICE_X18Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.283 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.283    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_26_n_0
    SLICE_X18Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.511 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_12/CO[2]
                         net (fo=16, routed)          0.710    54.221    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_12_n_1
    SLICE_X19Y69         LUT3 (Prop_lut3_I0_O)        0.313    54.534 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_62/O
                         net (fo=1, routed)           0.000    54.534    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_62_n_0
    SLICE_X19Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.084 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.084    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_25_n_0
    SLICE_X19Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.312 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_11/CO[2]
                         net (fo=17, routed)          0.496    55.808    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_11_n_1
    SLICE_X18Y68         LUT2 (Prop_lut2_I1_O)        0.313    56.121 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_103/O
                         net (fo=1, routed)           0.000    56.121    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_103_n_0
    SLICE_X18Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.671 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_69/CO[3]
                         net (fo=1, routed)           0.000    56.671    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_69_n_0
    SLICE_X18Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.785 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.785    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_34_n_0
    SLICE_X18Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.013 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_14/CO[2]
                         net (fo=17, routed)          0.836    57.850    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_14_n_1
    SLICE_X17Y69         LUT3 (Prop_lut3_I0_O)        0.313    58.163 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_73/O
                         net (fo=1, routed)           0.000    58.163    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_73_n_0
    SLICE_X17Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    58.695 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    58.695    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_33_n_0
    SLICE_X17Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    58.923 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_13/CO[2]
                         net (fo=17, routed)          0.658    59.581    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_13_n_1
    SLICE_X15Y68         LUT2 (Prop_lut2_I1_O)        0.313    59.894 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_103/O
                         net (fo=1, routed)           0.000    59.894    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_103_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.444 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_60/CO[3]
                         net (fo=1, routed)           0.000    60.444    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_60_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.558 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.558    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_41_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    60.786 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_16/CO[2]
                         net (fo=16, routed)          0.546    61.332    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_16_n_1
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.313    61.645 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_99/O
                         net (fo=1, routed)           0.000    61.645    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_99_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.195 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_55/CO[3]
                         net (fo=1, routed)           0.000    62.195    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_55_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.309 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.309    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_22_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    62.537 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_15/CO[2]
                         net (fo=17, routed)          0.517    63.054    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_15_n_1
    SLICE_X15Y71         LUT2 (Prop_lut2_I1_O)        0.313    63.367 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_96/O
                         net (fo=1, routed)           0.000    63.367    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_96_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.917 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_50/CO[3]
                         net (fo=1, routed)           0.000    63.917    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_50_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.031 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_18/CO[3]
                         net (fo=1, routed)           0.000    64.031    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_18_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    64.259 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_10/CO[2]
                         net (fo=17, routed)          0.669    64.929    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_10_n_1
    SLICE_X17Y71         LUT2 (Prop_lut2_I1_O)        0.313    65.242 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_92/O
                         net (fo=1, routed)           0.000    65.242    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_92_n_0
    SLICE_X17Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.792 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.792    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_49_n_0
    SLICE_X17Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.906 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    65.906    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_17_n_0
    SLICE_X17Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.134 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_9/CO[2]
                         net (fo=16, routed)          0.539    66.673    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_9_n_1
    SLICE_X18Y71         LUT2 (Prop_lut2_I1_O)        0.313    66.986 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_110/O
                         net (fo=1, routed)           0.000    66.986    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_110_n_0
    SLICE_X18Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.536 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_66/CO[3]
                         net (fo=1, routed)           0.000    67.536    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_66_n_0
    SLICE_X18Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.650 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.650    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_27_n_0
    SLICE_X18Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    67.878 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_12/CO[2]
                         net (fo=17, routed)          0.577    68.455    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_12_n_1
    SLICE_X19Y73         LUT2 (Prop_lut2_I1_O)        0.313    68.768 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_107/O
                         net (fo=1, routed)           0.000    68.768    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_107_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.318 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_65/CO[3]
                         net (fo=1, routed)           0.000    69.318    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_65_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.432 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.009    69.441    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_26_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    69.669 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_11/CO[2]
                         net (fo=16, routed)          0.563    70.232    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_11_n_1
    SLICE_X18Y74         LUT2 (Prop_lut2_I1_O)        0.313    70.545 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_116/O
                         net (fo=1, routed)           0.000    70.545    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_116_n_0
    SLICE_X18Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.095 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_76/CO[3]
                         net (fo=1, routed)           0.009    71.104    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_76_n_0
    SLICE_X18Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.218 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.218    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_35_n_0
    SLICE_X18Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.446 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_14/CO[2]
                         net (fo=16, routed)          0.641    72.087    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_14_n_1
    SLICE_X17Y74         LUT2 (Prop_lut2_I1_O)        0.313    72.400 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_113/O
                         net (fo=1, routed)           0.000    72.400    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_113_n_0
    SLICE_X17Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.950 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_75/CO[3]
                         net (fo=1, routed)           0.009    72.959    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_75_n_0
    SLICE_X17Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.073 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_34/CO[3]
                         net (fo=1, routed)           0.000    73.073    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_34_n_0
    SLICE_X17Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    73.301 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_13/CO[2]
                         net (fo=17, routed)          0.544    73.845    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_13_n_1
    SLICE_X16Y74         LUT2 (Prop_lut2_I1_O)        0.313    74.158 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_75/O
                         net (fo=1, routed)           0.000    74.158    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_75_n_0
    SLICE_X16Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.691 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_47/CO[3]
                         net (fo=1, routed)           0.009    74.700    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_47_n_0
    SLICE_X16Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.817 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    74.817    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_42_n_0
    SLICE_X16Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    75.046 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_16/CO[2]
                         net (fo=16, routed)          0.709    75.755    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_16_n_1
    SLICE_X15Y74         LUT2 (Prop_lut2_I1_O)        0.310    76.065 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_71/O
                         net (fo=1, routed)           0.000    76.065    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_71_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.615 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_42/CO[3]
                         net (fo=1, routed)           0.009    76.624    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_42_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.738 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.738    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_20_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    76.966 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_15/CO[2]
                         net (fo=17, routed)          0.560    77.527    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_15_n_1
    SLICE_X14Y74         LUT2 (Prop_lut2_I1_O)        0.313    77.840 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_68/O
                         net (fo=1, routed)           0.000    77.840    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_68_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.390 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_37/CO[3]
                         net (fo=1, routed)           0.009    78.399    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_37_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.513 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    78.513    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_16_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    78.741 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_10/CO[2]
                         net (fo=17, routed)          0.679    79.420    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_10_n_1
    SLICE_X13Y74         LUT2 (Prop_lut2_I1_O)        0.313    79.733 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_64/O
                         net (fo=1, routed)           0.000    79.733    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_64_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.283 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_36/CO[3]
                         net (fo=1, routed)           0.009    80.292    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_36_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.406 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    80.406    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_15_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    80.634 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_9/CO[2]
                         net (fo=17, routed)          0.708    81.342    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_9_n_1
    SLICE_X13Y71         LUT2 (Prop_lut2_I1_O)        0.313    81.655 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_79/O
                         net (fo=1, routed)           0.000    81.655    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_79_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.205 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    82.205    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_52_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.319 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.319    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_26_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    82.547 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_13/CO[2]
                         net (fo=17, routed)          0.656    83.203    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_13_n_1
    SLICE_X13Y68         LUT2 (Prop_lut2_I1_O)        0.313    83.516 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_43/O
                         net (fo=1, routed)           0.000    83.516    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_43_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.066 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    84.066    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_31_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.180 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.180    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_25_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.408 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_12/CO[2]
                         net (fo=17, routed)          0.702    85.110    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_12_n_1
    SLICE_X14Y67         LUT2 (Prop_lut2_I1_O)        0.313    85.423 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_39/O
                         net (fo=1, routed)           0.000    85.423    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_39_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.973 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.973    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_22_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.087 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.087    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_18_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    86.315 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_14/CO[2]
                         net (fo=17, routed)          0.819    87.134    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_14_n_1
    SLICE_X11Y67         LUT3 (Prop_lut3_I0_O)        0.313    87.447 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_25/O
                         net (fo=1, routed)           0.000    87.447    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_25_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.997 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    87.997    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_9_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    88.225 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_8/CO[2]
                         net (fo=17, routed)          0.727    88.952    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_8_n_1
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.313    89.265 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_15/O
                         net (fo=1, routed)           0.000    89.265    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_15_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    89.641 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    89.641    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_2_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.758 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.758    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__0_i_1_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    89.987 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_1/CO[2]
                         net (fo=17, routed)          0.645    90.631    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_1_n_1
    SLICE_X11Y69         LUT2 (Prop_lut2_I1_O)        0.310    90.941 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_7/O
                         net (fo=1, routed)           0.000    90.941    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_7_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.473 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry/CO[3]
                         net (fo=1, routed)           0.000    91.473    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.587 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__0/CO[3]
                         net (fo=1, routed)           0.000    91.587    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__0_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.744 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__1/CO[1]
                         net (fo=2, routed)           0.569    92.313    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__1_n_2
    SLICE_X12Y70         LUT5 (Prop_lut5_I3_O)        0.329    92.642 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_8/O
                         net (fo=1, routed)           0.000    92.642    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_8_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    93.155 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry/CO[3]
                         net (fo=1, routed)           0.000    93.155    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.272 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    93.272    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.389 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    93.389    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.643 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2/CO[0]
                         net (fo=1, routed)           0.316    93.959    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2_n_3
    SLICE_X14Y73         LUT2 (Prop_lut2_I1_O)        0.367    94.326 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount[0]_i_1/O
                         net (fo=25, routed)          0.662    94.988    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount
    SLICE_X10Y73         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.486    51.486    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    51.577 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         1.479    53.056    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X10Y73         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[20]/C
                         clock pessimism              0.000    53.056    
                         clock uncertainty           -0.809    52.247    
    SLICE_X10Y73         FDRE (Setup_fdre_C_R)       -0.524    51.723    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[20]
  -------------------------------------------------------------------
                         required time                         51.723    
                         arrival time                         -94.988    
  -------------------------------------------------------------------
                         slack                                -43.265    

Slack (VIOLATED) :        -43.265ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        51.308ns  (logic 31.230ns (60.868%)  route 20.078ns (39.132%))
  Logic Levels:           103  (CARRY4=74 LUT2=21 LUT3=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 53.056 - 50.000 ) 
    Source Clock Delay      (SCD):    3.680ns = ( 43.680 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938    41.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    42.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.641    43.680    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y73         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y73         FDRE (Prop_fdre_C_Q)         0.456    44.136 f  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=29, routed)          1.048    45.184    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Q[3]
    SLICE_X21Y71         LUT6 (Prop_lut6_I1_O)        0.124    45.308 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8/O
                         net (fo=6, routed)           0.315    45.623    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8_n_0
    SLICE_X20Y70         LUT4 (Prop_lut4_I1_O)        0.124    45.747 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_1/O
                         net (fo=13, routed)          0.677    46.424    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_1_n_0
    SLICE_X21Y70         LUT2 (Prop_lut2_I1_O)        0.124    46.548 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__0_i_2/O
                         net (fo=1, routed)           0.486    47.033    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__0_i_2_n_0
    SLICE_X21Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    47.431 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000    47.431    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__0_n_0
    SLICE_X21Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.588 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__1/CO[1]
                         net (fo=17, routed)          0.883    48.472    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__1_n_2
    SLICE_X20Y67         LUT2 (Prop_lut2_I1_O)        0.329    48.801 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_89/O
                         net (fo=1, routed)           0.000    48.801    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_89_n_0
    SLICE_X20Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.334 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_49/CO[3]
                         net (fo=1, routed)           0.000    49.334    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_49_n_0
    SLICE_X20Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.451 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_18/CO[3]
                         net (fo=1, routed)           0.000    49.451    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_18_n_0
    SLICE_X20Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    49.680 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_10/CO[2]
                         net (fo=17, routed)          0.817    50.497    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_10_n_1
    SLICE_X19Y65         LUT2 (Prop_lut2_I1_O)        0.310    50.807 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_85/O
                         net (fo=1, routed)           0.000    50.807    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_85_n_0
    SLICE_X19Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.357 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_48/CO[3]
                         net (fo=1, routed)           0.000    51.357    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_48_n_0
    SLICE_X19Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.471 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.471    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_17_n_0
    SLICE_X19Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    51.699 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_9/CO[2]
                         net (fo=16, routed)          0.739    52.438    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_9_n_1
    SLICE_X18Y66         LUT3 (Prop_lut3_I0_O)        0.313    52.751 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_67/O
                         net (fo=1, routed)           0.000    52.751    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_67_n_0
    SLICE_X18Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.283 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.283    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_26_n_0
    SLICE_X18Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.511 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_12/CO[2]
                         net (fo=16, routed)          0.710    54.221    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_12_n_1
    SLICE_X19Y69         LUT3 (Prop_lut3_I0_O)        0.313    54.534 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_62/O
                         net (fo=1, routed)           0.000    54.534    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_62_n_0
    SLICE_X19Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.084 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.084    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_25_n_0
    SLICE_X19Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.312 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_11/CO[2]
                         net (fo=17, routed)          0.496    55.808    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_11_n_1
    SLICE_X18Y68         LUT2 (Prop_lut2_I1_O)        0.313    56.121 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_103/O
                         net (fo=1, routed)           0.000    56.121    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_103_n_0
    SLICE_X18Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.671 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_69/CO[3]
                         net (fo=1, routed)           0.000    56.671    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_69_n_0
    SLICE_X18Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.785 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.785    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_34_n_0
    SLICE_X18Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.013 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_14/CO[2]
                         net (fo=17, routed)          0.836    57.850    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_14_n_1
    SLICE_X17Y69         LUT3 (Prop_lut3_I0_O)        0.313    58.163 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_73/O
                         net (fo=1, routed)           0.000    58.163    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_73_n_0
    SLICE_X17Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    58.695 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    58.695    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_33_n_0
    SLICE_X17Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    58.923 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_13/CO[2]
                         net (fo=17, routed)          0.658    59.581    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_13_n_1
    SLICE_X15Y68         LUT2 (Prop_lut2_I1_O)        0.313    59.894 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_103/O
                         net (fo=1, routed)           0.000    59.894    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_103_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.444 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_60/CO[3]
                         net (fo=1, routed)           0.000    60.444    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_60_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.558 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.558    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_41_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    60.786 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_16/CO[2]
                         net (fo=16, routed)          0.546    61.332    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_16_n_1
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.313    61.645 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_99/O
                         net (fo=1, routed)           0.000    61.645    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_99_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.195 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_55/CO[3]
                         net (fo=1, routed)           0.000    62.195    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_55_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.309 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.309    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_22_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    62.537 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_15/CO[2]
                         net (fo=17, routed)          0.517    63.054    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_15_n_1
    SLICE_X15Y71         LUT2 (Prop_lut2_I1_O)        0.313    63.367 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_96/O
                         net (fo=1, routed)           0.000    63.367    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_96_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.917 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_50/CO[3]
                         net (fo=1, routed)           0.000    63.917    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_50_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.031 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_18/CO[3]
                         net (fo=1, routed)           0.000    64.031    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_18_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    64.259 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_10/CO[2]
                         net (fo=17, routed)          0.669    64.929    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_10_n_1
    SLICE_X17Y71         LUT2 (Prop_lut2_I1_O)        0.313    65.242 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_92/O
                         net (fo=1, routed)           0.000    65.242    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_92_n_0
    SLICE_X17Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.792 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.792    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_49_n_0
    SLICE_X17Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.906 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    65.906    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_17_n_0
    SLICE_X17Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.134 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_9/CO[2]
                         net (fo=16, routed)          0.539    66.673    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_9_n_1
    SLICE_X18Y71         LUT2 (Prop_lut2_I1_O)        0.313    66.986 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_110/O
                         net (fo=1, routed)           0.000    66.986    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_110_n_0
    SLICE_X18Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.536 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_66/CO[3]
                         net (fo=1, routed)           0.000    67.536    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_66_n_0
    SLICE_X18Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.650 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.650    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_27_n_0
    SLICE_X18Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    67.878 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_12/CO[2]
                         net (fo=17, routed)          0.577    68.455    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_12_n_1
    SLICE_X19Y73         LUT2 (Prop_lut2_I1_O)        0.313    68.768 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_107/O
                         net (fo=1, routed)           0.000    68.768    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_107_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.318 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_65/CO[3]
                         net (fo=1, routed)           0.000    69.318    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_65_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.432 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.009    69.441    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_26_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    69.669 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_11/CO[2]
                         net (fo=16, routed)          0.563    70.232    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_11_n_1
    SLICE_X18Y74         LUT2 (Prop_lut2_I1_O)        0.313    70.545 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_116/O
                         net (fo=1, routed)           0.000    70.545    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_116_n_0
    SLICE_X18Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.095 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_76/CO[3]
                         net (fo=1, routed)           0.009    71.104    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_76_n_0
    SLICE_X18Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.218 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.218    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_35_n_0
    SLICE_X18Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.446 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_14/CO[2]
                         net (fo=16, routed)          0.641    72.087    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_14_n_1
    SLICE_X17Y74         LUT2 (Prop_lut2_I1_O)        0.313    72.400 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_113/O
                         net (fo=1, routed)           0.000    72.400    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_113_n_0
    SLICE_X17Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.950 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_75/CO[3]
                         net (fo=1, routed)           0.009    72.959    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_75_n_0
    SLICE_X17Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.073 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_34/CO[3]
                         net (fo=1, routed)           0.000    73.073    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_34_n_0
    SLICE_X17Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    73.301 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_13/CO[2]
                         net (fo=17, routed)          0.544    73.845    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_13_n_1
    SLICE_X16Y74         LUT2 (Prop_lut2_I1_O)        0.313    74.158 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_75/O
                         net (fo=1, routed)           0.000    74.158    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_75_n_0
    SLICE_X16Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.691 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_47/CO[3]
                         net (fo=1, routed)           0.009    74.700    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_47_n_0
    SLICE_X16Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.817 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    74.817    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_42_n_0
    SLICE_X16Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    75.046 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_16/CO[2]
                         net (fo=16, routed)          0.709    75.755    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_16_n_1
    SLICE_X15Y74         LUT2 (Prop_lut2_I1_O)        0.310    76.065 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_71/O
                         net (fo=1, routed)           0.000    76.065    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_71_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.615 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_42/CO[3]
                         net (fo=1, routed)           0.009    76.624    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_42_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.738 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.738    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_20_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    76.966 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_15/CO[2]
                         net (fo=17, routed)          0.560    77.527    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_15_n_1
    SLICE_X14Y74         LUT2 (Prop_lut2_I1_O)        0.313    77.840 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_68/O
                         net (fo=1, routed)           0.000    77.840    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_68_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.390 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_37/CO[3]
                         net (fo=1, routed)           0.009    78.399    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_37_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.513 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    78.513    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_16_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    78.741 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_10/CO[2]
                         net (fo=17, routed)          0.679    79.420    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_10_n_1
    SLICE_X13Y74         LUT2 (Prop_lut2_I1_O)        0.313    79.733 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_64/O
                         net (fo=1, routed)           0.000    79.733    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_64_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.283 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_36/CO[3]
                         net (fo=1, routed)           0.009    80.292    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_36_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.406 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    80.406    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_15_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    80.634 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_9/CO[2]
                         net (fo=17, routed)          0.708    81.342    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_9_n_1
    SLICE_X13Y71         LUT2 (Prop_lut2_I1_O)        0.313    81.655 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_79/O
                         net (fo=1, routed)           0.000    81.655    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_79_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.205 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    82.205    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_52_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.319 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.319    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_26_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    82.547 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_13/CO[2]
                         net (fo=17, routed)          0.656    83.203    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_13_n_1
    SLICE_X13Y68         LUT2 (Prop_lut2_I1_O)        0.313    83.516 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_43/O
                         net (fo=1, routed)           0.000    83.516    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_43_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.066 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    84.066    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_31_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.180 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.180    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_25_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.408 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_12/CO[2]
                         net (fo=17, routed)          0.702    85.110    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_12_n_1
    SLICE_X14Y67         LUT2 (Prop_lut2_I1_O)        0.313    85.423 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_39/O
                         net (fo=1, routed)           0.000    85.423    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_39_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.973 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.973    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_22_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.087 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.087    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_18_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    86.315 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_14/CO[2]
                         net (fo=17, routed)          0.819    87.134    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_14_n_1
    SLICE_X11Y67         LUT3 (Prop_lut3_I0_O)        0.313    87.447 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_25/O
                         net (fo=1, routed)           0.000    87.447    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_25_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.997 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    87.997    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_9_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    88.225 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_8/CO[2]
                         net (fo=17, routed)          0.727    88.952    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_8_n_1
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.313    89.265 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_15/O
                         net (fo=1, routed)           0.000    89.265    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_15_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    89.641 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    89.641    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_2_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.758 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.758    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__0_i_1_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    89.987 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_1/CO[2]
                         net (fo=17, routed)          0.645    90.631    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_1_n_1
    SLICE_X11Y69         LUT2 (Prop_lut2_I1_O)        0.310    90.941 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_7/O
                         net (fo=1, routed)           0.000    90.941    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_7_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.473 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry/CO[3]
                         net (fo=1, routed)           0.000    91.473    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.587 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__0/CO[3]
                         net (fo=1, routed)           0.000    91.587    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__0_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.744 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__1/CO[1]
                         net (fo=2, routed)           0.569    92.313    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__1_n_2
    SLICE_X12Y70         LUT5 (Prop_lut5_I3_O)        0.329    92.642 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_8/O
                         net (fo=1, routed)           0.000    92.642    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_8_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    93.155 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry/CO[3]
                         net (fo=1, routed)           0.000    93.155    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.272 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    93.272    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.389 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    93.389    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.643 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2/CO[0]
                         net (fo=1, routed)           0.316    93.959    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2_n_3
    SLICE_X14Y73         LUT2 (Prop_lut2_I1_O)        0.367    94.326 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount[0]_i_1/O
                         net (fo=25, routed)          0.662    94.988    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount
    SLICE_X10Y73         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.486    51.486    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    51.577 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         1.479    53.056    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X10Y73         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[21]/C
                         clock pessimism              0.000    53.056    
                         clock uncertainty           -0.809    52.247    
    SLICE_X10Y73         FDRE (Setup_fdre_C_R)       -0.524    51.723    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[21]
  -------------------------------------------------------------------
                         required time                         51.723    
                         arrival time                         -94.988    
  -------------------------------------------------------------------
                         slack                                -43.265    

Slack (VIOLATED) :        -43.265ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        51.308ns  (logic 31.230ns (60.868%)  route 20.078ns (39.132%))
  Logic Levels:           103  (CARRY4=74 LUT2=21 LUT3=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 53.056 - 50.000 ) 
    Source Clock Delay      (SCD):    3.680ns = ( 43.680 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938    41.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    42.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.641    43.680    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y73         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y73         FDRE (Prop_fdre_C_Q)         0.456    44.136 f  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=29, routed)          1.048    45.184    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Q[3]
    SLICE_X21Y71         LUT6 (Prop_lut6_I1_O)        0.124    45.308 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8/O
                         net (fo=6, routed)           0.315    45.623    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8_n_0
    SLICE_X20Y70         LUT4 (Prop_lut4_I1_O)        0.124    45.747 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_1/O
                         net (fo=13, routed)          0.677    46.424    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_1_n_0
    SLICE_X21Y70         LUT2 (Prop_lut2_I1_O)        0.124    46.548 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__0_i_2/O
                         net (fo=1, routed)           0.486    47.033    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__0_i_2_n_0
    SLICE_X21Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    47.431 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000    47.431    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__0_n_0
    SLICE_X21Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.588 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__1/CO[1]
                         net (fo=17, routed)          0.883    48.472    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__1_n_2
    SLICE_X20Y67         LUT2 (Prop_lut2_I1_O)        0.329    48.801 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_89/O
                         net (fo=1, routed)           0.000    48.801    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_89_n_0
    SLICE_X20Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.334 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_49/CO[3]
                         net (fo=1, routed)           0.000    49.334    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_49_n_0
    SLICE_X20Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.451 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_18/CO[3]
                         net (fo=1, routed)           0.000    49.451    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_18_n_0
    SLICE_X20Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    49.680 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_10/CO[2]
                         net (fo=17, routed)          0.817    50.497    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_10_n_1
    SLICE_X19Y65         LUT2 (Prop_lut2_I1_O)        0.310    50.807 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_85/O
                         net (fo=1, routed)           0.000    50.807    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_85_n_0
    SLICE_X19Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.357 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_48/CO[3]
                         net (fo=1, routed)           0.000    51.357    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_48_n_0
    SLICE_X19Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.471 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.471    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_17_n_0
    SLICE_X19Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    51.699 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_9/CO[2]
                         net (fo=16, routed)          0.739    52.438    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_9_n_1
    SLICE_X18Y66         LUT3 (Prop_lut3_I0_O)        0.313    52.751 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_67/O
                         net (fo=1, routed)           0.000    52.751    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_67_n_0
    SLICE_X18Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.283 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.283    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_26_n_0
    SLICE_X18Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.511 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_12/CO[2]
                         net (fo=16, routed)          0.710    54.221    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_12_n_1
    SLICE_X19Y69         LUT3 (Prop_lut3_I0_O)        0.313    54.534 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_62/O
                         net (fo=1, routed)           0.000    54.534    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_62_n_0
    SLICE_X19Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.084 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.084    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_25_n_0
    SLICE_X19Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.312 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_11/CO[2]
                         net (fo=17, routed)          0.496    55.808    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_11_n_1
    SLICE_X18Y68         LUT2 (Prop_lut2_I1_O)        0.313    56.121 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_103/O
                         net (fo=1, routed)           0.000    56.121    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_103_n_0
    SLICE_X18Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.671 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_69/CO[3]
                         net (fo=1, routed)           0.000    56.671    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_69_n_0
    SLICE_X18Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.785 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.785    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_34_n_0
    SLICE_X18Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.013 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_14/CO[2]
                         net (fo=17, routed)          0.836    57.850    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_14_n_1
    SLICE_X17Y69         LUT3 (Prop_lut3_I0_O)        0.313    58.163 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_73/O
                         net (fo=1, routed)           0.000    58.163    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_73_n_0
    SLICE_X17Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    58.695 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    58.695    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_33_n_0
    SLICE_X17Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    58.923 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_13/CO[2]
                         net (fo=17, routed)          0.658    59.581    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_13_n_1
    SLICE_X15Y68         LUT2 (Prop_lut2_I1_O)        0.313    59.894 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_103/O
                         net (fo=1, routed)           0.000    59.894    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_103_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.444 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_60/CO[3]
                         net (fo=1, routed)           0.000    60.444    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_60_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.558 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.558    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_41_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    60.786 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_16/CO[2]
                         net (fo=16, routed)          0.546    61.332    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_16_n_1
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.313    61.645 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_99/O
                         net (fo=1, routed)           0.000    61.645    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_99_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.195 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_55/CO[3]
                         net (fo=1, routed)           0.000    62.195    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_55_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.309 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.309    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_22_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    62.537 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_15/CO[2]
                         net (fo=17, routed)          0.517    63.054    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_15_n_1
    SLICE_X15Y71         LUT2 (Prop_lut2_I1_O)        0.313    63.367 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_96/O
                         net (fo=1, routed)           0.000    63.367    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_96_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.917 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_50/CO[3]
                         net (fo=1, routed)           0.000    63.917    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_50_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.031 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_18/CO[3]
                         net (fo=1, routed)           0.000    64.031    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_18_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    64.259 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_10/CO[2]
                         net (fo=17, routed)          0.669    64.929    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_10_n_1
    SLICE_X17Y71         LUT2 (Prop_lut2_I1_O)        0.313    65.242 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_92/O
                         net (fo=1, routed)           0.000    65.242    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_92_n_0
    SLICE_X17Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.792 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.792    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_49_n_0
    SLICE_X17Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.906 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    65.906    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_17_n_0
    SLICE_X17Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.134 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_9/CO[2]
                         net (fo=16, routed)          0.539    66.673    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_9_n_1
    SLICE_X18Y71         LUT2 (Prop_lut2_I1_O)        0.313    66.986 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_110/O
                         net (fo=1, routed)           0.000    66.986    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_110_n_0
    SLICE_X18Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.536 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_66/CO[3]
                         net (fo=1, routed)           0.000    67.536    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_66_n_0
    SLICE_X18Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.650 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.650    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_27_n_0
    SLICE_X18Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    67.878 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_12/CO[2]
                         net (fo=17, routed)          0.577    68.455    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_12_n_1
    SLICE_X19Y73         LUT2 (Prop_lut2_I1_O)        0.313    68.768 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_107/O
                         net (fo=1, routed)           0.000    68.768    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_107_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.318 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_65/CO[3]
                         net (fo=1, routed)           0.000    69.318    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_65_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.432 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.009    69.441    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_26_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    69.669 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_11/CO[2]
                         net (fo=16, routed)          0.563    70.232    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_11_n_1
    SLICE_X18Y74         LUT2 (Prop_lut2_I1_O)        0.313    70.545 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_116/O
                         net (fo=1, routed)           0.000    70.545    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_116_n_0
    SLICE_X18Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.095 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_76/CO[3]
                         net (fo=1, routed)           0.009    71.104    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_76_n_0
    SLICE_X18Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.218 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.218    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_35_n_0
    SLICE_X18Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.446 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_14/CO[2]
                         net (fo=16, routed)          0.641    72.087    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_14_n_1
    SLICE_X17Y74         LUT2 (Prop_lut2_I1_O)        0.313    72.400 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_113/O
                         net (fo=1, routed)           0.000    72.400    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_113_n_0
    SLICE_X17Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.950 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_75/CO[3]
                         net (fo=1, routed)           0.009    72.959    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_75_n_0
    SLICE_X17Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.073 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_34/CO[3]
                         net (fo=1, routed)           0.000    73.073    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_34_n_0
    SLICE_X17Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    73.301 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_13/CO[2]
                         net (fo=17, routed)          0.544    73.845    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_13_n_1
    SLICE_X16Y74         LUT2 (Prop_lut2_I1_O)        0.313    74.158 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_75/O
                         net (fo=1, routed)           0.000    74.158    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_75_n_0
    SLICE_X16Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.691 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_47/CO[3]
                         net (fo=1, routed)           0.009    74.700    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_47_n_0
    SLICE_X16Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.817 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    74.817    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_42_n_0
    SLICE_X16Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    75.046 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_16/CO[2]
                         net (fo=16, routed)          0.709    75.755    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_16_n_1
    SLICE_X15Y74         LUT2 (Prop_lut2_I1_O)        0.310    76.065 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_71/O
                         net (fo=1, routed)           0.000    76.065    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_71_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.615 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_42/CO[3]
                         net (fo=1, routed)           0.009    76.624    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_42_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.738 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.738    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_20_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    76.966 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_15/CO[2]
                         net (fo=17, routed)          0.560    77.527    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_15_n_1
    SLICE_X14Y74         LUT2 (Prop_lut2_I1_O)        0.313    77.840 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_68/O
                         net (fo=1, routed)           0.000    77.840    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_68_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.390 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_37/CO[3]
                         net (fo=1, routed)           0.009    78.399    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_37_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.513 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    78.513    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_16_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    78.741 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_10/CO[2]
                         net (fo=17, routed)          0.679    79.420    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_10_n_1
    SLICE_X13Y74         LUT2 (Prop_lut2_I1_O)        0.313    79.733 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_64/O
                         net (fo=1, routed)           0.000    79.733    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_64_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.283 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_36/CO[3]
                         net (fo=1, routed)           0.009    80.292    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_36_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.406 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    80.406    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_15_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    80.634 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_9/CO[2]
                         net (fo=17, routed)          0.708    81.342    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_9_n_1
    SLICE_X13Y71         LUT2 (Prop_lut2_I1_O)        0.313    81.655 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_79/O
                         net (fo=1, routed)           0.000    81.655    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_79_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.205 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    82.205    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_52_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.319 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.319    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_26_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    82.547 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_13/CO[2]
                         net (fo=17, routed)          0.656    83.203    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_13_n_1
    SLICE_X13Y68         LUT2 (Prop_lut2_I1_O)        0.313    83.516 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_43/O
                         net (fo=1, routed)           0.000    83.516    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_43_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.066 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    84.066    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_31_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.180 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.180    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_25_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.408 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_12/CO[2]
                         net (fo=17, routed)          0.702    85.110    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_12_n_1
    SLICE_X14Y67         LUT2 (Prop_lut2_I1_O)        0.313    85.423 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_39/O
                         net (fo=1, routed)           0.000    85.423    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_39_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.973 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.973    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_22_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.087 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.087    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_18_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    86.315 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_14/CO[2]
                         net (fo=17, routed)          0.819    87.134    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_14_n_1
    SLICE_X11Y67         LUT3 (Prop_lut3_I0_O)        0.313    87.447 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_25/O
                         net (fo=1, routed)           0.000    87.447    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_25_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.997 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    87.997    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_9_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    88.225 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_8/CO[2]
                         net (fo=17, routed)          0.727    88.952    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_8_n_1
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.313    89.265 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_15/O
                         net (fo=1, routed)           0.000    89.265    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_15_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    89.641 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    89.641    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_2_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.758 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.758    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__0_i_1_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    89.987 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_1/CO[2]
                         net (fo=17, routed)          0.645    90.631    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_1_n_1
    SLICE_X11Y69         LUT2 (Prop_lut2_I1_O)        0.310    90.941 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_7/O
                         net (fo=1, routed)           0.000    90.941    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_7_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.473 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry/CO[3]
                         net (fo=1, routed)           0.000    91.473    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.587 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__0/CO[3]
                         net (fo=1, routed)           0.000    91.587    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__0_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.744 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__1/CO[1]
                         net (fo=2, routed)           0.569    92.313    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__1_n_2
    SLICE_X12Y70         LUT5 (Prop_lut5_I3_O)        0.329    92.642 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_8/O
                         net (fo=1, routed)           0.000    92.642    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_8_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    93.155 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry/CO[3]
                         net (fo=1, routed)           0.000    93.155    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.272 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    93.272    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.389 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    93.389    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.643 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2/CO[0]
                         net (fo=1, routed)           0.316    93.959    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2_n_3
    SLICE_X14Y73         LUT2 (Prop_lut2_I1_O)        0.367    94.326 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount[0]_i_1/O
                         net (fo=25, routed)          0.662    94.988    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount
    SLICE_X10Y73         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.486    51.486    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    51.577 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         1.479    53.056    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X10Y73         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[22]/C
                         clock pessimism              0.000    53.056    
                         clock uncertainty           -0.809    52.247    
    SLICE_X10Y73         FDRE (Setup_fdre_C_R)       -0.524    51.723    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[22]
  -------------------------------------------------------------------
                         required time                         51.723    
                         arrival time                         -94.988    
  -------------------------------------------------------------------
                         slack                                -43.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.141ns (10.878%)  route 1.155ns (89.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.546     1.376    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y78         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y78         FDRE (Prop_fdre_C_Q)         0.141     1.517 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=28, routed)          1.155     2.672    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Q[0]
    SLICE_X16Y73         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.802     0.802    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.831 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         0.813     1.644    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X16Y73         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[4]/C
                         clock pessimism              0.000     1.644    
                         clock uncertainty            0.809     2.453    
    SLICE_X16Y73         FDRE (Hold_fdre_C_CE)       -0.016     2.437    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.437    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.141ns (10.878%)  route 1.155ns (89.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.546     1.376    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y78         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y78         FDRE (Prop_fdre_C_Q)         0.141     1.517 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=28, routed)          1.155     2.672    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Q[0]
    SLICE_X16Y73         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.802     0.802    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.831 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         0.813     1.644    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X16Y73         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[5]/C
                         clock pessimism              0.000     1.644    
                         clock uncertainty            0.809     2.453    
    SLICE_X16Y73         FDRE (Hold_fdre_C_CE)       -0.016     2.437    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.437    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.141ns (10.878%)  route 1.155ns (89.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.546     1.376    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y78         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y78         FDRE (Prop_fdre_C_Q)         0.141     1.517 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=28, routed)          1.155     2.672    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Q[0]
    SLICE_X16Y73         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.802     0.802    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.831 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         0.813     1.644    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X16Y73         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[6]/C
                         clock pessimism              0.000     1.644    
                         clock uncertainty            0.809     2.453    
    SLICE_X16Y73         FDRE (Hold_fdre_C_CE)       -0.016     2.437    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.437    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.141ns (10.878%)  route 1.155ns (89.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.546     1.376    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y78         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y78         FDRE (Prop_fdre_C_Q)         0.141     1.517 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=28, routed)          1.155     2.672    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Q[0]
    SLICE_X16Y73         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.802     0.802    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.831 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         0.813     1.644    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X16Y73         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[7]/C
                         clock pessimism              0.000     1.644    
                         clock uncertainty            0.809     2.453    
    SLICE_X16Y73         FDRE (Hold_fdre_C_CE)       -0.016     2.437    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.437    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.141ns (10.878%)  route 1.155ns (89.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.546     1.376    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y78         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y78         FDRE (Prop_fdre_C_Q)         0.141     1.517 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=28, routed)          1.155     2.672    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Q[0]
    SLICE_X17Y73         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.802     0.802    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.831 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         0.813     1.644    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X17Y73         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[10]/C
                         clock pessimism              0.000     1.644    
                         clock uncertainty            0.809     2.453    
    SLICE_X17Y73         FDRE (Hold_fdre_C_CE)       -0.039     2.414    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.414    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.141ns (10.878%)  route 1.155ns (89.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.546     1.376    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y78         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y78         FDRE (Prop_fdre_C_Q)         0.141     1.517 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=28, routed)          1.155     2.672    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Q[0]
    SLICE_X17Y73         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.802     0.802    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.831 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         0.813     1.644    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X17Y73         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[11]/C
                         clock pessimism              0.000     1.644    
                         clock uncertainty            0.809     2.453    
    SLICE_X17Y73         FDRE (Hold_fdre_C_CE)       -0.039     2.414    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.414    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.141ns (10.878%)  route 1.155ns (89.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.546     1.376    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y78         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y78         FDRE (Prop_fdre_C_Q)         0.141     1.517 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=28, routed)          1.155     2.672    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Q[0]
    SLICE_X17Y73         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.802     0.802    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.831 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         0.813     1.644    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X17Y73         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[8]/C
                         clock pessimism              0.000     1.644    
                         clock uncertainty            0.809     2.453    
    SLICE_X17Y73         FDRE (Hold_fdre_C_CE)       -0.039     2.414    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.414    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.141ns (10.878%)  route 1.155ns (89.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.546     1.376    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y78         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y78         FDRE (Prop_fdre_C_Q)         0.141     1.517 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=28, routed)          1.155     2.672    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Q[0]
    SLICE_X17Y73         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.802     0.802    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.831 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         0.813     1.644    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X17Y73         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[9]/C
                         clock pessimism              0.000     1.644    
                         clock uncertainty            0.809     2.453    
    SLICE_X17Y73         FDRE (Hold_fdre_C_CE)       -0.039     2.414    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.414    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.488ns  (logic 0.742ns (49.854%)  route 0.746ns (50.146%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.546     1.376    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y71         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y71         FDRE (Prop_fdre_C_Q)         0.141     1.517 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q
                         net (fo=34, routed)          0.243     1.760    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Q[8]
    SLICE_X20Y69         LUT3 (Prop_lut3_I1_O)        0.045     1.805 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_24/O
                         net (fo=1, routed)           0.000     1.805    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_24_n_0
    SLICE_X20Y69         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.154     1.959 f  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_10/CO[2]
                         net (fo=17, routed)          0.328     2.287    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_10_n_1
    SLICE_X16Y72         LUT5 (Prop_lut5_I1_O)        0.114     2.401 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Start0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     2.401    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Start0_carry__1_i_1_n_0
    SLICE_X16Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     2.492 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Start0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.492    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Start0_carry__1_n_0
    SLICE_X16Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073     2.565 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Start0_carry__2/CO[0]
                         net (fo=1, routed)           0.175     2.740    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/p_1_in
    SLICE_X14Y73         LUT2 (Prop_lut2_I0_O)        0.124     2.864 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Start_i_1/O
                         net (fo=1, routed)           0.000     2.864    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Start_i_1_n_0
    SLICE_X14Y73         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.802     0.802    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.831 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         0.813     1.644    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X14Y73         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Start_reg/C
                         clock pessimism              0.000     1.644    
                         clock uncertainty            0.809     2.453    
    SLICE_X14Y73         FDRE (Hold_fdre_C_D)         0.092     2.545    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Start_reg
  -------------------------------------------------------------------
                         required time                         -2.545    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.141ns (9.794%)  route 1.299ns (90.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.646ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.546     1.376    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y78         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y78         FDRE (Prop_fdre_C_Q)         0.141     1.517 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=28, routed)          1.299     2.816    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Q[0]
    SLICE_X15Y72         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.802     0.802    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.831 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=213, routed)         0.815     1.646    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X15Y72         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[12]/C
                         clock pessimism              0.000     1.646    
                         clock uncertainty            0.809     2.455    
    SLICE_X15Y72         FDRE (Hold_fdre_C_CE)       -0.039     2.416    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.416    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  0.400    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_2

Setup :          204  Failing Endpoints,  Worst Slack       -5.946ns,  Total Violation     -891.751ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.946ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.763ns  (clk_fpga_2 rise@19662.762ns - clk_fpga_0 rise@19660.000ns)
  Data Path Delay:        6.252ns  (logic 1.314ns (21.016%)  route 4.938ns (78.984%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.113ns = ( 19665.875 - 19662.762 ) 
    Source Clock Delay      (SCD):    3.683ns = ( 19663.684 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  19660.000 19660.000 r  
    PS7_X0Y0             PS7                          0.000 19660.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938 19661.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 19662.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.644 19663.684    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y76         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.456 19664.139 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[16]/Q
                         net (fo=3, routed)           1.709 19665.848    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_0[16]
    SLICE_X10Y76         LUT4 (Prop_lut4_I1_O)        0.124 19665.971 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_i_5/O
                         net (fo=1, routed)           0.000 19665.971    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_i_5_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376 19666.348 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0/CO[3]
                         net (fo=1, routed)           0.000 19666.348    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 19666.465 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__1/CO[3]
                         net (fo=1, routed)           0.000 19666.465    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__1_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 19666.582 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__2/CO[3]
                         net (fo=1, routed)           0.865 19667.447    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1
    SLICE_X12Y77         LUT3 (Prop_lut3_I2_O)        0.124 19667.570 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1/O
                         net (fo=32, routed)          2.365 19669.936    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1_n_0
    SLICE_X10Y79         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                  19662.762 19662.762 r  
    PS7_X0Y0             PS7                          0.000 19662.762 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540 19664.301    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 19664.393 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         1.483 19665.875    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X10Y79         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[15]/C
                         clock pessimism              0.000 19665.875    
                         clock uncertainty           -1.362 19664.512    
    SLICE_X10Y79         FDRE (Setup_fdre_C_R)       -0.524 19663.988    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[15]
  -------------------------------------------------------------------
                         required time                      19663.990    
                         arrival time                       -19669.936    
  -------------------------------------------------------------------
                         slack                                 -5.946    

Slack (VIOLATED) :        -5.946ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.763ns  (clk_fpga_2 rise@19662.762ns - clk_fpga_0 rise@19660.000ns)
  Data Path Delay:        6.252ns  (logic 1.314ns (21.016%)  route 4.938ns (78.984%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.113ns = ( 19665.875 - 19662.762 ) 
    Source Clock Delay      (SCD):    3.683ns = ( 19663.684 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  19660.000 19660.000 r  
    PS7_X0Y0             PS7                          0.000 19660.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938 19661.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 19662.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.644 19663.684    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y76         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.456 19664.139 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[16]/Q
                         net (fo=3, routed)           1.709 19665.848    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_0[16]
    SLICE_X10Y76         LUT4 (Prop_lut4_I1_O)        0.124 19665.971 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_i_5/O
                         net (fo=1, routed)           0.000 19665.971    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_i_5_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376 19666.348 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0/CO[3]
                         net (fo=1, routed)           0.000 19666.348    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 19666.465 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__1/CO[3]
                         net (fo=1, routed)           0.000 19666.465    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__1_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 19666.582 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__2/CO[3]
                         net (fo=1, routed)           0.865 19667.447    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1
    SLICE_X12Y77         LUT3 (Prop_lut3_I2_O)        0.124 19667.570 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1/O
                         net (fo=32, routed)          2.365 19669.936    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1_n_0
    SLICE_X10Y79         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                  19662.762 19662.762 r  
    PS7_X0Y0             PS7                          0.000 19662.762 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540 19664.301    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 19664.393 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         1.483 19665.875    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X10Y79         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[1]/C
                         clock pessimism              0.000 19665.875    
                         clock uncertainty           -1.362 19664.512    
    SLICE_X10Y79         FDRE (Setup_fdre_C_R)       -0.524 19663.988    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[1]
  -------------------------------------------------------------------
                         required time                      19663.990    
                         arrival time                       -19669.936    
  -------------------------------------------------------------------
                         slack                                 -5.946    

Slack (VIOLATED) :        -5.946ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.763ns  (clk_fpga_2 rise@19662.762ns - clk_fpga_0 rise@19660.000ns)
  Data Path Delay:        6.252ns  (logic 1.314ns (21.016%)  route 4.938ns (78.984%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.113ns = ( 19665.875 - 19662.762 ) 
    Source Clock Delay      (SCD):    3.683ns = ( 19663.684 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  19660.000 19660.000 r  
    PS7_X0Y0             PS7                          0.000 19660.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938 19661.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 19662.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.644 19663.684    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y76         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.456 19664.139 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[16]/Q
                         net (fo=3, routed)           1.709 19665.848    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_0[16]
    SLICE_X10Y76         LUT4 (Prop_lut4_I1_O)        0.124 19665.971 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_i_5/O
                         net (fo=1, routed)           0.000 19665.971    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_i_5_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376 19666.348 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0/CO[3]
                         net (fo=1, routed)           0.000 19666.348    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 19666.465 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__1/CO[3]
                         net (fo=1, routed)           0.000 19666.465    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__1_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 19666.582 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__2/CO[3]
                         net (fo=1, routed)           0.865 19667.447    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1
    SLICE_X12Y77         LUT3 (Prop_lut3_I2_O)        0.124 19667.570 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1/O
                         net (fo=32, routed)          2.365 19669.936    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1_n_0
    SLICE_X10Y79         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                  19662.762 19662.762 r  
    PS7_X0Y0             PS7                          0.000 19662.762 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540 19664.301    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 19664.393 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         1.483 19665.875    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X10Y79         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[2]/C
                         clock pessimism              0.000 19665.875    
                         clock uncertainty           -1.362 19664.512    
    SLICE_X10Y79         FDRE (Setup_fdre_C_R)       -0.524 19663.988    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[2]
  -------------------------------------------------------------------
                         required time                      19663.990    
                         arrival time                       -19669.936    
  -------------------------------------------------------------------
                         slack                                 -5.946    

Slack (VIOLATED) :        -5.946ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.763ns  (clk_fpga_2 rise@19662.762ns - clk_fpga_0 rise@19660.000ns)
  Data Path Delay:        6.252ns  (logic 1.314ns (21.016%)  route 4.938ns (78.984%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.113ns = ( 19665.875 - 19662.762 ) 
    Source Clock Delay      (SCD):    3.683ns = ( 19663.684 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  19660.000 19660.000 r  
    PS7_X0Y0             PS7                          0.000 19660.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938 19661.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 19662.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.644 19663.684    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y76         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.456 19664.139 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[16]/Q
                         net (fo=3, routed)           1.709 19665.848    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_0[16]
    SLICE_X10Y76         LUT4 (Prop_lut4_I1_O)        0.124 19665.971 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_i_5/O
                         net (fo=1, routed)           0.000 19665.971    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_i_5_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376 19666.348 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0/CO[3]
                         net (fo=1, routed)           0.000 19666.348    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 19666.465 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__1/CO[3]
                         net (fo=1, routed)           0.000 19666.465    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__1_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 19666.582 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__2/CO[3]
                         net (fo=1, routed)           0.865 19667.447    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1
    SLICE_X12Y77         LUT3 (Prop_lut3_I2_O)        0.124 19667.570 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1/O
                         net (fo=32, routed)          2.365 19669.936    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1_n_0
    SLICE_X10Y79         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                  19662.762 19662.762 r  
    PS7_X0Y0             PS7                          0.000 19662.762 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540 19664.301    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 19664.393 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         1.483 19665.875    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X10Y79         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[3]/C
                         clock pessimism              0.000 19665.875    
                         clock uncertainty           -1.362 19664.512    
    SLICE_X10Y79         FDRE (Setup_fdre_C_R)       -0.524 19663.988    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[3]
  -------------------------------------------------------------------
                         required time                      19663.990    
                         arrival time                       -19669.936    
  -------------------------------------------------------------------
                         slack                                 -5.946    

Slack (VIOLATED) :        -5.851ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.763ns  (clk_fpga_2 rise@19662.762ns - clk_fpga_0 rise@19660.000ns)
  Data Path Delay:        6.252ns  (logic 1.314ns (21.016%)  route 4.938ns (78.984%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.113ns = ( 19665.875 - 19662.762 ) 
    Source Clock Delay      (SCD):    3.683ns = ( 19663.684 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  19660.000 19660.000 r  
    PS7_X0Y0             PS7                          0.000 19660.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938 19661.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 19662.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.644 19663.684    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y76         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.456 19664.139 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[16]/Q
                         net (fo=3, routed)           1.709 19665.848    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_0[16]
    SLICE_X10Y76         LUT4 (Prop_lut4_I1_O)        0.124 19665.971 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_i_5/O
                         net (fo=1, routed)           0.000 19665.971    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_i_5_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376 19666.348 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0/CO[3]
                         net (fo=1, routed)           0.000 19666.348    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 19666.465 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__1/CO[3]
                         net (fo=1, routed)           0.000 19666.465    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__1_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 19666.582 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__2/CO[3]
                         net (fo=1, routed)           0.865 19667.447    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1
    SLICE_X12Y77         LUT3 (Prop_lut3_I2_O)        0.124 19667.570 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1/O
                         net (fo=32, routed)          2.365 19669.936    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1_n_0
    SLICE_X11Y79         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                  19662.762 19662.762 r  
    PS7_X0Y0             PS7                          0.000 19662.762 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540 19664.301    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 19664.393 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         1.483 19665.875    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X11Y79         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[16]/C
                         clock pessimism              0.000 19665.875    
                         clock uncertainty           -1.362 19664.512    
    SLICE_X11Y79         FDRE (Setup_fdre_C_R)       -0.429 19664.082    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[16]
  -------------------------------------------------------------------
                         required time                      19664.084    
                         arrival time                       -19669.936    
  -------------------------------------------------------------------
                         slack                                 -5.851    

Slack (VIOLATED) :        -5.851ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.763ns  (clk_fpga_2 rise@19662.762ns - clk_fpga_0 rise@19660.000ns)
  Data Path Delay:        6.252ns  (logic 1.314ns (21.016%)  route 4.938ns (78.984%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.113ns = ( 19665.875 - 19662.762 ) 
    Source Clock Delay      (SCD):    3.683ns = ( 19663.684 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  19660.000 19660.000 r  
    PS7_X0Y0             PS7                          0.000 19660.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938 19661.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 19662.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.644 19663.684    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y76         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.456 19664.139 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[16]/Q
                         net (fo=3, routed)           1.709 19665.848    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_0[16]
    SLICE_X10Y76         LUT4 (Prop_lut4_I1_O)        0.124 19665.971 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_i_5/O
                         net (fo=1, routed)           0.000 19665.971    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_i_5_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376 19666.348 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0/CO[3]
                         net (fo=1, routed)           0.000 19666.348    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 19666.465 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__1/CO[3]
                         net (fo=1, routed)           0.000 19666.465    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__1_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 19666.582 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__2/CO[3]
                         net (fo=1, routed)           0.865 19667.447    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1
    SLICE_X12Y77         LUT3 (Prop_lut3_I2_O)        0.124 19667.570 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1/O
                         net (fo=32, routed)          2.365 19669.936    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1_n_0
    SLICE_X11Y79         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                  19662.762 19662.762 r  
    PS7_X0Y0             PS7                          0.000 19662.762 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540 19664.301    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 19664.393 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         1.483 19665.875    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X11Y79         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[17]/C
                         clock pessimism              0.000 19665.875    
                         clock uncertainty           -1.362 19664.512    
    SLICE_X11Y79         FDRE (Setup_fdre_C_R)       -0.429 19664.082    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[17]
  -------------------------------------------------------------------
                         required time                      19664.084    
                         arrival time                       -19669.936    
  -------------------------------------------------------------------
                         slack                                 -5.851    

Slack (VIOLATED) :        -5.851ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.763ns  (clk_fpga_2 rise@19662.762ns - clk_fpga_0 rise@19660.000ns)
  Data Path Delay:        6.252ns  (logic 1.314ns (21.016%)  route 4.938ns (78.984%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.113ns = ( 19665.875 - 19662.762 ) 
    Source Clock Delay      (SCD):    3.683ns = ( 19663.684 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  19660.000 19660.000 r  
    PS7_X0Y0             PS7                          0.000 19660.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938 19661.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 19662.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.644 19663.684    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y76         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.456 19664.139 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[16]/Q
                         net (fo=3, routed)           1.709 19665.848    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_0[16]
    SLICE_X10Y76         LUT4 (Prop_lut4_I1_O)        0.124 19665.971 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_i_5/O
                         net (fo=1, routed)           0.000 19665.971    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_i_5_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376 19666.348 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0/CO[3]
                         net (fo=1, routed)           0.000 19666.348    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 19666.465 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__1/CO[3]
                         net (fo=1, routed)           0.000 19666.465    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__1_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 19666.582 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__2/CO[3]
                         net (fo=1, routed)           0.865 19667.447    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1
    SLICE_X12Y77         LUT3 (Prop_lut3_I2_O)        0.124 19667.570 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1/O
                         net (fo=32, routed)          2.365 19669.936    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1_n_0
    SLICE_X11Y79         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                  19662.762 19662.762 r  
    PS7_X0Y0             PS7                          0.000 19662.762 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540 19664.301    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 19664.393 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         1.483 19665.875    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X11Y79         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[18]/C
                         clock pessimism              0.000 19665.875    
                         clock uncertainty           -1.362 19664.512    
    SLICE_X11Y79         FDRE (Setup_fdre_C_R)       -0.429 19664.082    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[18]
  -------------------------------------------------------------------
                         required time                      19664.084    
                         arrival time                       -19669.936    
  -------------------------------------------------------------------
                         slack                                 -5.851    

Slack (VIOLATED) :        -5.851ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.763ns  (clk_fpga_2 rise@19662.762ns - clk_fpga_0 rise@19660.000ns)
  Data Path Delay:        6.252ns  (logic 1.314ns (21.016%)  route 4.938ns (78.984%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.113ns = ( 19665.875 - 19662.762 ) 
    Source Clock Delay      (SCD):    3.683ns = ( 19663.684 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  19660.000 19660.000 r  
    PS7_X0Y0             PS7                          0.000 19660.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938 19661.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 19662.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.644 19663.684    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y76         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.456 19664.139 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[16]/Q
                         net (fo=3, routed)           1.709 19665.848    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_0[16]
    SLICE_X10Y76         LUT4 (Prop_lut4_I1_O)        0.124 19665.971 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_i_5/O
                         net (fo=1, routed)           0.000 19665.971    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_i_5_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376 19666.348 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0/CO[3]
                         net (fo=1, routed)           0.000 19666.348    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 19666.465 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__1/CO[3]
                         net (fo=1, routed)           0.000 19666.465    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__1_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 19666.582 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__2/CO[3]
                         net (fo=1, routed)           0.865 19667.447    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1
    SLICE_X12Y77         LUT3 (Prop_lut3_I2_O)        0.124 19667.570 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1/O
                         net (fo=32, routed)          2.365 19669.936    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1_n_0
    SLICE_X11Y79         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                  19662.762 19662.762 r  
    PS7_X0Y0             PS7                          0.000 19662.762 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540 19664.301    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 19664.393 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         1.483 19665.875    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X11Y79         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[19]/C
                         clock pessimism              0.000 19665.875    
                         clock uncertainty           -1.362 19664.512    
    SLICE_X11Y79         FDRE (Setup_fdre_C_R)       -0.429 19664.082    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[19]
  -------------------------------------------------------------------
                         required time                      19664.084    
                         arrival time                       -19669.936    
  -------------------------------------------------------------------
                         slack                                 -5.851    

Slack (VIOLATED) :        -5.851ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.763ns  (clk_fpga_2 rise@19662.762ns - clk_fpga_0 rise@19660.000ns)
  Data Path Delay:        6.252ns  (logic 1.314ns (21.016%)  route 4.938ns (78.984%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.113ns = ( 19665.875 - 19662.762 ) 
    Source Clock Delay      (SCD):    3.683ns = ( 19663.684 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  19660.000 19660.000 r  
    PS7_X0Y0             PS7                          0.000 19660.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938 19661.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 19662.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.644 19663.684    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y76         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.456 19664.139 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[16]/Q
                         net (fo=3, routed)           1.709 19665.848    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_0[16]
    SLICE_X10Y76         LUT4 (Prop_lut4_I1_O)        0.124 19665.971 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_i_5/O
                         net (fo=1, routed)           0.000 19665.971    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_i_5_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376 19666.348 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0/CO[3]
                         net (fo=1, routed)           0.000 19666.348    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 19666.465 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__1/CO[3]
                         net (fo=1, routed)           0.000 19666.465    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__1_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 19666.582 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__2/CO[3]
                         net (fo=1, routed)           0.865 19667.447    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1
    SLICE_X12Y77         LUT3 (Prop_lut3_I2_O)        0.124 19667.570 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1/O
                         net (fo=32, routed)          2.365 19669.936    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1_n_0
    SLICE_X11Y79         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                  19662.762 19662.762 r  
    PS7_X0Y0             PS7                          0.000 19662.762 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540 19664.301    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 19664.393 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         1.483 19665.875    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X11Y79         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[28]/C
                         clock pessimism              0.000 19665.875    
                         clock uncertainty           -1.362 19664.512    
    SLICE_X11Y79         FDRE (Setup_fdre_C_R)       -0.429 19664.082    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[28]
  -------------------------------------------------------------------
                         required time                      19664.084    
                         arrival time                       -19669.936    
  -------------------------------------------------------------------
                         slack                                 -5.851    

Slack (VIOLATED) :        -5.851ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.763ns  (clk_fpga_2 rise@19662.762ns - clk_fpga_0 rise@19660.000ns)
  Data Path Delay:        6.252ns  (logic 1.314ns (21.016%)  route 4.938ns (78.984%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.113ns = ( 19665.875 - 19662.762 ) 
    Source Clock Delay      (SCD):    3.683ns = ( 19663.684 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  19660.000 19660.000 r  
    PS7_X0Y0             PS7                          0.000 19660.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938 19661.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 19662.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        1.644 19663.684    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y76         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.456 19664.139 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[16]/Q
                         net (fo=3, routed)           1.709 19665.848    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_0[16]
    SLICE_X10Y76         LUT4 (Prop_lut4_I1_O)        0.124 19665.971 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_i_5/O
                         net (fo=1, routed)           0.000 19665.971    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_i_5_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376 19666.348 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0/CO[3]
                         net (fo=1, routed)           0.000 19666.348    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 19666.465 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__1/CO[3]
                         net (fo=1, routed)           0.000 19666.465    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__1_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 19666.582 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__2/CO[3]
                         net (fo=1, routed)           0.865 19667.447    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1
    SLICE_X12Y77         LUT3 (Prop_lut3_I2_O)        0.124 19667.570 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1/O
                         net (fo=32, routed)          2.365 19669.936    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1_n_0
    SLICE_X11Y79         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                  19662.762 19662.762 r  
    PS7_X0Y0             PS7                          0.000 19662.762 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540 19664.301    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 19664.393 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         1.483 19665.875    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X11Y79         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[29]/C
                         clock pessimism              0.000 19665.875    
                         clock uncertainty           -1.362 19664.512    
    SLICE_X11Y79         FDRE (Setup_fdre_C_R)       -0.429 19664.082    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[29]
  -------------------------------------------------------------------
                         required time                      19664.084    
                         arrival time                       -19669.936    
  -------------------------------------------------------------------
                         slack                                 -5.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/wea_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.921ns  (logic 0.189ns (9.840%)  route 1.732ns (90.160%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.697ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.555     1.385    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y81         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.141     1.526 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=7, routed)           1.732     3.258    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/Q[0]
    SLICE_X9Y81          LUT5 (Prop_lut5_I1_O)        0.048     3.306 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/wea[3]_i_1/O
                         net (fo=1, routed)           0.000     3.306    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/wea[3]_i_1_n_0
    SLICE_X9Y81          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/wea_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         0.822     1.697    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X9Y81          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/wea_reg[3]/C
                         clock pessimism              0.000     1.697    
                         clock uncertainty            1.362     3.059    
    SLICE_X9Y81          FDRE (Hold_fdre_C_D)         0.107     3.166    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/wea_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.166    
                         arrival time                           3.306    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.838ns  (logic 0.186ns (10.118%)  route 1.652ns (89.882%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.690ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.555     1.385    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y81         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.141     1.526 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=7, routed)           0.609     2.135    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/Q[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I1_O)        0.045     2.180 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_1/O
                         net (fo=16, routed)          1.043     3.223    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         0.815     1.690    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X8Y74          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[11]/C
                         clock pessimism              0.000     1.690    
                         clock uncertainty            1.362     3.052    
    SLICE_X8Y74          FDRE (Hold_fdre_C_R)         0.009     3.061    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.061    
                         arrival time                           3.223    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.838ns  (logic 0.186ns (10.118%)  route 1.652ns (89.882%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.690ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.555     1.385    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y81         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.141     1.526 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=7, routed)           0.609     2.135    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/Q[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I1_O)        0.045     2.180 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_1/O
                         net (fo=16, routed)          1.043     3.223    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         0.815     1.690    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X8Y74          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[15]/C
                         clock pessimism              0.000     1.690    
                         clock uncertainty            1.362     3.052    
    SLICE_X8Y74          FDRE (Hold_fdre_C_R)         0.009     3.061    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.061    
                         arrival time                           3.223    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.254ns (13.064%)  route 1.690ns (86.936%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.695ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.550     1.380    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y73          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.164     1.544 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=7, routed)           0.748     2.292    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_0[0]
    SLICE_X7Y75          LUT5 (Prop_lut5_I2_O)        0.045     2.337 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx_i_2/O
                         net (fo=1, routed)           0.942     3.279    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx_i_2_n_0
    SLICE_X7Y70          LUT5 (Prop_lut5_I3_O)        0.045     3.324 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx_i_1/O
                         net (fo=1, routed)           0.000     3.324    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx_i_1_n_0
    SLICE_X7Y70          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         0.820     1.695    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X7Y70          FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx_reg/C
                         clock pessimism              0.000     1.695    
                         clock uncertainty            1.362     3.057    
    SLICE_X7Y70          FDRE (Hold_fdre_C_D)         0.091     3.148    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx_reg
  -------------------------------------------------------------------
                         required time                         -3.148    
                         arrival time                           3.324    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.186ns (10.236%)  route 1.631ns (89.764%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.701ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.555     1.385    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y81         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.141     1.526 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=7, routed)           1.114     2.640    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/Q[0]
    SLICE_X11Y84         LUT4 (Prop_lut4_I3_O)        0.045     2.685 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina[31]_i_1/O
                         net (fo=32, routed)          0.517     3.202    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina[31]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         0.826     1.701    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X11Y85         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[20]/C
                         clock pessimism              0.000     1.701    
                         clock uncertainty            1.362     3.063    
    SLICE_X11Y85         FDRE (Hold_fdre_C_CE)       -0.039     3.024    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.024    
                         arrival time                           3.202    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.186ns (10.236%)  route 1.631ns (89.764%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.701ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.555     1.385    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y81         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.141     1.526 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=7, routed)           1.114     2.640    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/Q[0]
    SLICE_X11Y84         LUT4 (Prop_lut4_I3_O)        0.045     2.685 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina[31]_i_1/O
                         net (fo=32, routed)          0.517     3.202    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina[31]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         0.826     1.701    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X11Y85         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[21]/C
                         clock pessimism              0.000     1.701    
                         clock uncertainty            1.362     3.063    
    SLICE_X11Y85         FDRE (Hold_fdre_C_CE)       -0.039     3.024    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.024    
                         arrival time                           3.202    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.186ns (10.236%)  route 1.631ns (89.764%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.701ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.555     1.385    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y81         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.141     1.526 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=7, routed)           1.114     2.640    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/Q[0]
    SLICE_X11Y84         LUT4 (Prop_lut4_I3_O)        0.045     2.685 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina[31]_i_1/O
                         net (fo=32, routed)          0.517     3.202    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina[31]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         0.826     1.701    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X11Y85         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[26]/C
                         clock pessimism              0.000     1.701    
                         clock uncertainty            1.362     3.063    
    SLICE_X11Y85         FDRE (Hold_fdre_C_CE)       -0.039     3.024    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.024    
                         arrival time                           3.202    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.186ns (10.236%)  route 1.631ns (89.764%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.701ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.555     1.385    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y81         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.141     1.526 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=7, routed)           1.114     2.640    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/Q[0]
    SLICE_X11Y84         LUT4 (Prop_lut4_I3_O)        0.045     2.685 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina[31]_i_1/O
                         net (fo=32, routed)          0.517     3.202    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina[31]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         0.826     1.701    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X11Y85         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[28]/C
                         clock pessimism              0.000     1.701    
                         clock uncertainty            1.362     3.063    
    SLICE_X11Y85         FDRE (Hold_fdre_C_CE)       -0.039     3.024    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.024    
                         arrival time                           3.202    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.186ns (10.236%)  route 1.631ns (89.764%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.701ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.555     1.385    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y81         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.141     1.526 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=7, routed)           1.114     2.640    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/Q[0]
    SLICE_X11Y84         LUT4 (Prop_lut4_I3_O)        0.045     2.685 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina[31]_i_1/O
                         net (fo=32, routed)          0.517     3.202    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina[31]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         0.826     1.701    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X11Y85         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[30]/C
                         clock pessimism              0.000     1.701    
                         clock uncertainty            1.362     3.063    
    SLICE_X11Y85         FDRE (Hold_fdre_C_CE)       -0.039     3.024    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.024    
                         arrival time                           3.202    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.186ns (10.236%)  route 1.631ns (89.764%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.701ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8875, routed)        0.555     1.385    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y81         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.141     1.526 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=7, routed)           1.114     2.640    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/Q[0]
    SLICE_X11Y84         LUT4 (Prop_lut4_I3_O)        0.045     2.685 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina[31]_i_1/O
                         net (fo=32, routed)          0.517     3.202    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina[31]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=290, routed)         0.826     1.701    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X11Y85         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[4]/C
                         clock pessimism              0.000     1.701    
                         clock uncertainty            1.362     3.063    
    SLICE_X11Y85         FDRE (Hold_fdre_C_CE)       -0.039     3.024    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.024    
                         arrival time                           3.202    
  -------------------------------------------------------------------
                         slack                                  0.178    





