{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1609064589945 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1609064589947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 27 19:23:09 2020 " "Processing started: Sun Dec 27 19:23:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1609064589947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1609064589947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1609064589947 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1609064591505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/user/Desktop/cpu/cpu.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609064591737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609064591737 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.v(74) " "Verilog HDL warning at decoder.v(74): extended using \"x\" or \"z\"" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 74 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1609064591748 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.v(76) " "Verilog HDL warning at decoder.v(76): extended using \"x\" or \"z\"" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 76 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1609064591748 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.v(79) " "Verilog HDL warning at decoder.v(79): extended using \"x\" or \"z\"" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 79 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1609064591749 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.v(81) " "Verilog HDL warning at decoder.v(81): extended using \"x\" or \"z\"" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 81 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1609064591749 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.v(84) " "Verilog HDL warning at decoder.v(84): extended using \"x\" or \"z\"" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1609064591749 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.v(86) " "Verilog HDL warning at decoder.v(86): extended using \"x\" or \"z\"" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 86 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1609064591749 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.v(90) " "Verilog HDL warning at decoder.v(90): extended using \"x\" or \"z\"" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 90 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1609064591749 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.v(92) " "Verilog HDL warning at decoder.v(92): extended using \"x\" or \"z\"" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 92 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1609064591749 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.v(95) " "Verilog HDL warning at decoder.v(95): extended using \"x\" or \"z\"" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 95 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1609064591749 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.v(97) " "Verilog HDL warning at decoder.v(97): extended using \"x\" or \"z\"" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 97 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1609064591749 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.v(100) " "Verilog HDL warning at decoder.v(100): extended using \"x\" or \"z\"" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 100 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1609064591749 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.v(102) " "Verilog HDL warning at decoder.v(102): extended using \"x\" or \"z\"" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 102 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1609064591750 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.v(105) " "Verilog HDL warning at decoder.v(105): extended using \"x\" or \"z\"" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 105 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1609064591750 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.v(107) " "Verilog HDL warning at decoder.v(107): extended using \"x\" or \"z\"" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 107 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1609064591750 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.v(110) " "Verilog HDL warning at decoder.v(110): extended using \"x\" or \"z\"" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 110 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1609064591750 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.v(112) " "Verilog HDL warning at decoder.v(112): extended using \"x\" or \"z\"" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 112 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1609064591750 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.v(115) " "Verilog HDL warning at decoder.v(115): extended using \"x\" or \"z\"" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 115 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1609064591750 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.v(117) " "Verilog HDL warning at decoder.v(117): extended using \"x\" or \"z\"" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 117 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1609064591750 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.v(120) " "Verilog HDL warning at decoder.v(120): extended using \"x\" or \"z\"" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 120 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1609064591750 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.v(122) " "Verilog HDL warning at decoder.v(122): extended using \"x\" or \"z\"" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 122 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1609064591750 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.v(125) " "Verilog HDL warning at decoder.v(125): extended using \"x\" or \"z\"" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 125 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1609064591750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609064591751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609064591751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 4 4 " "Found 4 design units, including 4 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/user/Desktop/cpu/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609064591767 ""} { "Info" "ISGN_ENTITY_NAME" "2 input_cell " "Found entity 2: input_cell" {  } { { "adder.v" "" { Text "C:/Users/user/Desktop/cpu/adder.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609064591767 ""} { "Info" "ISGN_ENTITY_NAME" "3 black_cell " "Found entity 3: black_cell" {  } { { "adder.v" "" { Text "C:/Users/user/Desktop/cpu/adder.v" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609064591767 ""} { "Info" "ISGN_ENTITY_NAME" "4 carry_eval_cell " "Found entity 4: carry_eval_cell" {  } { { "adder.v" "" { Text "C:/Users/user/Desktop/cpu/adder.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609064591767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609064591767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/user/Desktop/cpu/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609064591779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609064591779 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(28) " "Verilog HDL warning at ALU.v(28): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/cpu/ALU.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1609064591790 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(50) " "Verilog HDL warning at ALU.v(50): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/cpu/ALU.v" 50 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1609064591790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/cpu/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609064591791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609064591791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_tb " "Found entity 1: cpu_tb" {  } { { "cpu_tb.v" "" { Text "C:/Users/user/Desktop/cpu/cpu_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609064591802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609064591802 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "register_file.v(39) " "Verilog HDL warning at register_file.v(39): extended using \"x\" or \"z\"" {  } { { "register_file.v" "" { Text "C:/Users/user/Desktop/cpu/register_file.v" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1609064591815 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "register_file.v(106) " "Verilog HDL warning at register_file.v(106): extended using \"x\" or \"z\"" {  } { { "register_file.v" "" { Text "C:/Users/user/Desktop/cpu/register_file.v" 106 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1609064591816 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "register_file.v(116) " "Verilog HDL warning at register_file.v(116): extended using \"x\" or \"z\"" {  } { { "register_file.v" "" { Text "C:/Users/user/Desktop/cpu/register_file.v" 116 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1609064591816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "C:/Users/user/Desktop/cpu/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609064591817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609064591817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel_rotator.v 1 1 " "Found 1 design units, including 1 entities, in source file barrel_rotator.v" { { "Info" "ISGN_ENTITY_NAME" "1 barrel_rotator " "Found entity 1: barrel_rotator" {  } { { "barrel_rotator.v" "" { Text "C:/Users/user/Desktop/cpu/barrel_rotator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609064591829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609064591829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file barrel_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter " "Found entity 1: barrel_shifter" {  } { { "barrel_shifter.v" "" { Text "C:/Users/user/Desktop/cpu/barrel_shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609064591843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609064591843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right " "Found entity 1: shift_right" {  } { { "shift_right.v" "" { Text "C:/Users/user/Desktop/cpu/shift_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609064591856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609064591856 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1609064592074 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NZCV cpu.v(11) " "Verilog HDL or VHDL warning at cpu.v(11): object \"NZCV\" assigned a value but never read" {  } { { "cpu.v" "" { Text "C:/Users/user/Desktop/cpu/cpu.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1609064592108 "|cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu.v(29) " "Verilog HDL assignment warning at cpu.v(29): truncated value with size 32 to match size of target (16)" {  } { { "cpu.v" "" { Text "C:/Users/user/Desktop/cpu/cpu.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609064592108 "|cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc cpu.v(27) " "Verilog HDL Always Construct warning at cpu.v(27): inferring latch(es) for variable \"pc\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu.v" "" { Text "C:/Users/user/Desktop/cpu/cpu.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1609064592108 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[0\] cpu.v(27) " "Inferred latch for \"pc\[0\]\" at cpu.v(27)" {  } { { "cpu.v" "" { Text "C:/Users/user/Desktop/cpu/cpu.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609064592109 "|cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:imem " "Elaborating entity \"memory\" for hierarchy \"memory:imem\"" {  } { { "cpu.v" "imem" { Text "C:/Users/user/Desktop/cpu/cpu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609064592116 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mem memory.v(8) " "Verilog HDL warning at memory.v(8): object mem used but never assigned" {  } { { "memory.v" "" { Text "C:/Users/user/Desktop/cpu/memory.v" 8 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1609064592146 "|cpu|memory:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:idec " "Elaborating entity \"decoder\" for hierarchy \"decoder:idec\"" {  } { { "cpu.v" "idec" { Text "C:/Users/user/Desktop/cpu/cpu.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609064592160 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode decoder.v(72) " "Verilog HDL Always Construct warning at decoder.v(72): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1609064592170 "|cpu|decoder:idec"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decoder.v(72) " "Verilog HDL Case Statement warning at decoder.v(72): incomplete case statement has no default case item" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 72 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1609064592173 "|cpu|decoder:idec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unary decoder.v(71) " "Verilog HDL Always Construct warning at decoder.v(71): inferring latch(es) for variable \"unary\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1609064592176 "|cpu|decoder:idec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sgned decoder.v(71) " "Verilog HDL Always Construct warning at decoder.v(71): inferring latch(es) for variable \"sgned\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1609064592176 "|cpu|decoder:idec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "imode decoder.v(71) " "Verilog HDL Always Construct warning at decoder.v(71): inferring latch(es) for variable \"imode\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1609064592176 "|cpu|decoder:idec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluop decoder.v(71) " "Verilog HDL Always Construct warning at decoder.v(71): inferring latch(es) for variable \"aluop\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1609064592177 "|cpu|decoder:idec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "setcc decoder.v(71) " "Verilog HDL Always Construct warning at decoder.v(71): inferring latch(es) for variable \"setcc\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1609064592177 "|cpu|decoder:idec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rD decoder.v(71) " "Verilog HDL Always Construct warning at decoder.v(71): inferring latch(es) for variable \"rD\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1609064592177 "|cpu|decoder:idec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rA decoder.v(71) " "Verilog HDL Always Construct warning at decoder.v(71): inferring latch(es) for variable \"rA\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1609064592177 "|cpu|decoder:idec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rB decoder.v(71) " "Verilog HDL Always Construct warning at decoder.v(71): inferring latch(es) for variable \"rB\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1609064592178 "|cpu|decoder:idec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "imm decoder.v(71) " "Verilog HDL Always Construct warning at decoder.v(71): inferring latch(es) for variable \"imm\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1609064592178 "|cpu|decoder:idec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wben decoder.v(71) " "Verilog HDL Always Construct warning at decoder.v(71): inferring latch(es) for variable \"wben\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1609064592179 "|cpu|decoder:idec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wben decoder.v(71) " "Inferred latch for \"wben\" at decoder.v(71)" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609064592182 "|cpu|decoder:idec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[0\] decoder.v(71) " "Inferred latch for \"imm\[0\]\" at decoder.v(71)" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609064592182 "|cpu|decoder:idec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[1\] decoder.v(71) " "Inferred latch for \"imm\[1\]\" at decoder.v(71)" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609064592182 "|cpu|decoder:idec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[2\] decoder.v(71) " "Inferred latch for \"imm\[2\]\" at decoder.v(71)" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609064592183 "|cpu|decoder:idec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[3\] decoder.v(71) " "Inferred latch for \"imm\[3\]\" at decoder.v(71)" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609064592183 "|cpu|decoder:idec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rB\[0\] decoder.v(71) " "Inferred latch for \"rB\[0\]\" at decoder.v(71)" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609064592184 "|cpu|decoder:idec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rB\[1\] decoder.v(71) " "Inferred latch for \"rB\[1\]\" at decoder.v(71)" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609064592184 "|cpu|decoder:idec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rB\[2\] decoder.v(71) " "Inferred latch for \"rB\[2\]\" at decoder.v(71)" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609064592184 "|cpu|decoder:idec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rA\[0\] decoder.v(71) " "Inferred latch for \"rA\[0\]\" at decoder.v(71)" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609064592185 "|cpu|decoder:idec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rA\[1\] decoder.v(71) " "Inferred latch for \"rA\[1\]\" at decoder.v(71)" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609064592185 "|cpu|decoder:idec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rA\[2\] decoder.v(71) " "Inferred latch for \"rA\[2\]\" at decoder.v(71)" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609064592185 "|cpu|decoder:idec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rD\[0\] decoder.v(71) " "Inferred latch for \"rD\[0\]\" at decoder.v(71)" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609064592186 "|cpu|decoder:idec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rD\[1\] decoder.v(71) " "Inferred latch for \"rD\[1\]\" at decoder.v(71)" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609064592186 "|cpu|decoder:idec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rD\[2\] decoder.v(71) " "Inferred latch for \"rD\[2\]\" at decoder.v(71)" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609064592187 "|cpu|decoder:idec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setcc decoder.v(71) " "Inferred latch for \"setcc\" at decoder.v(71)" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609064592187 "|cpu|decoder:idec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop\[0\] decoder.v(71) " "Inferred latch for \"aluop\[0\]\" at decoder.v(71)" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609064592187 "|cpu|decoder:idec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop\[1\] decoder.v(71) " "Inferred latch for \"aluop\[1\]\" at decoder.v(71)" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609064592188 "|cpu|decoder:idec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop\[2\] decoder.v(71) " "Inferred latch for \"aluop\[2\]\" at decoder.v(71)" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609064592188 "|cpu|decoder:idec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop\[3\] decoder.v(71) " "Inferred latch for \"aluop\[3\]\" at decoder.v(71)" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609064592188 "|cpu|decoder:idec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imode decoder.v(71) " "Inferred latch for \"imode\" at decoder.v(71)" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609064592189 "|cpu|decoder:idec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sgned decoder.v(71) " "Inferred latch for \"sgned\" at decoder.v(71)" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609064592189 "|cpu|decoder:idec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unary decoder.v(71) " "Inferred latch for \"unary\" at decoder.v(71)" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609064592189 "|cpu|decoder:idec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:ireg_file " "Elaborating entity \"register_file\" for hierarchy \"register_file:ireg_file\"" {  } { { "cpu.v" "ireg_file" { Text "C:/Users/user/Desktop/cpu/cpu.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609064592271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ialu " "Elaborating entity \"ALU\" for hierarchy \"ALU:ialu\"" {  } { { "cpu.v" "ialu" { Text "C:/Users/user/Desktop/cpu/cpu.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609064592314 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "multiply ALU.v(13) " "Verilog HDL warning at ALU.v(13): object multiply used but never assigned" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/cpu/ALU.v" 13 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1609064592345 "|cpu|ALU:ialu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(29) " "Verilog HDL assignment warning at ALU.v(29): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/cpu/ALU.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609064592345 "|cpu|ALU:ialu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "multiply 0 ALU.v(13) " "Net \"multiply\" at ALU.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/cpu/ALU.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1609064592345 "|cpu|ALU:ialu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_shifter ALU:ialu\|barrel_shifter:myShifter " "Elaborating entity \"barrel_shifter\" for hierarchy \"ALU:ialu\|barrel_shifter:myShifter\"" {  } { { "ALU.v" "myShifter" { Text "C:/Users/user/Desktop/cpu/ALU.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609064592357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder ALU:ialu\|adder:myAdder " "Elaborating entity \"adder\" for hierarchy \"ALU:ialu\|adder:myAdder\"" {  } { { "ALU.v" "myAdder" { Text "C:/Users/user/Desktop/cpu/ALU.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609064592420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_cell ALU:ialu\|adder:myAdder\|input_cell:level_Z0 " "Elaborating entity \"input_cell\" for hierarchy \"ALU:ialu\|adder:myAdder\|input_cell:level_Z0\"" {  } { { "adder.v" "level_Z0" { Text "C:/Users/user/Desktop/cpu/adder.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609064592590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "black_cell ALU:ialu\|adder:myAdder\|black_cell:level_1A " "Elaborating entity \"black_cell\" for hierarchy \"ALU:ialu\|adder:myAdder\|black_cell:level_1A\"" {  } { { "adder.v" "level_1A" { Text "C:/Users/user/Desktop/cpu/adder.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609064592859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_eval_cell ALU:ialu\|adder:myAdder\|carry_eval_cell:carry_1 " "Elaborating entity \"carry_eval_cell\" for hierarchy \"ALU:ialu\|adder:myAdder\|carry_eval_cell:carry_1\"" {  } { { "adder.v" "carry_1" { Text "C:/Users/user/Desktop/cpu/adder.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609064593332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right ALU:ialu\|shift_right:right_shift " "Elaborating entity \"shift_right\" for hierarchy \"ALU:ialu\|shift_right:right_shift\"" {  } { { "ALU.v" "right_shift" { Text "C:/Users/user/Desktop/cpu/ALU.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609064593438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_rotator ALU:ialu\|barrel_rotator:myRotator " "Elaborating entity \"barrel_rotator\" for hierarchy \"ALU:ialu\|barrel_rotator:myRotator\"" {  } { { "ALU.v" "myRotator" { Text "C:/Users/user/Desktop/cpu/ALU.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609064593471 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/cpu/output_files/cpu.map.smsg " "Generated suppressed messages file C:/Users/user/Desktop/cpu/output_files/cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1609064596522 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1609064597298 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609064597298 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "cpu.v" "" { Text "C:/Users/user/Desktop/cpu/cpu.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609064598131 "|cpu|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nRESET " "No output dependent on input pin \"nRESET\"" {  } { { "cpu.v" "" { Text "C:/Users/user/Desktop/cpu/cpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609064598131 "|cpu|nRESET"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1609064598131 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1609064598133 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1609064598133 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1609064598133 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1609064598349 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 27 19:23:18 2020 " "Processing ended: Sun Dec 27 19:23:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1609064598349 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1609064598349 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1609064598349 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1609064598349 ""}
