

================================================================
== Vivado HLS Report for 'myFuncAccel4'
================================================================
* Date:           Thu Nov 14 22:48:26 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        a2b
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.868|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  403|  403|  403|  403|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  401|  401|         6|          4|          1|   100|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     16|       -|      -|    -|
|Expression       |        -|      -|       0|    260|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    131|    -|
|Register         |        -|      -|     644|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     16|     644|    391|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      7|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +---------------------------------------------------+-----------------------------------------------+--------------+
    |                      Instance                     |                     Module                    |  Expression  |
    +---------------------------------------------------+-----------------------------------------------+--------------+
    |myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1_U5   |myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1  | i0 * i1 + i2 |
    |myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1_U6   |myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1  | i0 * i1 + i2 |
    |myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1_U7   |myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1  | i0 * i1 + i2 |
    |myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1_U8   |myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1  | i0 * i1 + i2 |
    |myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1_U9   |myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1  | i0 * i1 + i2 |
    |myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1_U10  |myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1  | i0 * i1 + i2 |
    |myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1_U11  |myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1  | i0 * i1 + i2 |
    |myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1_U12  |myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1  | i0 * i1 + i2 |
    |myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1_U13  |myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1  | i0 * i1 + i2 |
    |myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1_U14  |myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1  | i0 * i1 + i2 |
    |myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1_U15  |myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1  | i0 * i1 + i2 |
    |myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1_U16  |myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1  | i0 * i1 + i2 |
    |myFuncAccel4_mul_mul_17ns_17ns_34_1_1_U1           |myFuncAccel4_mul_mul_17ns_17ns_34_1_1          |    i0 * i1   |
    |myFuncAccel4_mul_mul_17ns_17ns_34_1_1_U2           |myFuncAccel4_mul_mul_17ns_17ns_34_1_1          |    i0 * i1   |
    |myFuncAccel4_mul_mul_17ns_17ns_34_1_1_U3           |myFuncAccel4_mul_mul_17ns_17ns_34_1_1          |    i0 * i1   |
    |myFuncAccel4_mul_mul_17ns_17ns_34_1_1_U4           |myFuncAccel4_mul_mul_17ns_17ns_34_1_1          |    i0 * i1   |
    +---------------------------------------------------+-----------------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln50_1_fu_663_p2              |     +    |      0|  0|  10|           2|           2|
    |add_ln50_2_fu_673_p2              |     +    |      0|  0|  12|           3|           3|
    |add_ln50_fu_653_p2                |     +    |      0|  0|  10|           2|           2|
    |i_fu_323_p2                       |     +    |      0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7_io                |    and   |      0|  0|   2|           1|           1|
    |my_input1_V_0_load_A              |    and   |      0|  0|   2|           1|           1|
    |my_input1_V_0_load_B              |    and   |      0|  0|   2|           1|           1|
    |my_output_V_1_load_A              |    and   |      0|  0|   2|           1|           1|
    |my_output_V_1_load_B              |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_1_fu_594_p2           |   icmp   |      0|  0|  21|          34|          34|
    |icmp_ln1494_2_fu_615_p2           |   icmp   |      0|  0|  21|          34|          34|
    |icmp_ln1494_3_fu_636_p2           |   icmp   |      0|  0|  21|          34|          34|
    |icmp_ln1494_fu_573_p2             |   icmp   |      0|  0|  21|          34|          34|
    |icmp_ln31_fu_318_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln52_fu_679_p2               |   icmp   |      0|  0|   9|           3|           4|
    |my_input1_V_0_state_cmp_full      |   icmp   |      0|  0|   8|           2|           1|
    |my_output_V_1_state_cmp_full      |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state8                   |    or    |      0|  0|   2|           1|           1|
    |select_ln52_fu_685_p3             |  select  |      0|  0|  34|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 260|         229|         198|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_i_1_phi_fu_247_p4  |   9|          2|   32|         64|
    |i_1_reg_243                   |   9|          2|   32|         64|
    |my_input1_V_0_data_out        |   9|          2|   24|         48|
    |my_input1_V_0_state           |  15|          3|    2|          6|
    |my_input1_V_TDATA_blk_n       |   9|          2|    1|          2|
    |my_output_V_1_data_out        |   9|          2|   40|         80|
    |my_output_V_1_state           |  15|          3|    2|          6|
    |my_output_V_TDATA_blk_n       |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 131|         27|  136|        281|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |i_1_reg_243                      |  32|   0|   32|          0|
    |i_reg_914                        |  32|   0|   32|          0|
    |icmp_ln1494_1_reg_984            |   1|   0|    1|          0|
    |icmp_ln1494_2_reg_989            |   1|   0|    1|          0|
    |icmp_ln1494_3_reg_999            |   1|   0|    1|          0|
    |icmp_ln1494_reg_979              |   1|   0|    1|          0|
    |icmp_ln31_reg_910                |   1|   0|    1|          0|
    |icmp_ln31_reg_910_pp0_iter1_reg  |   1|   0|    1|          0|
    |my_input1_V_0_payload_A          |  24|   0|   24|          0|
    |my_input1_V_0_payload_B          |  24|   0|   24|          0|
    |my_input1_V_0_sel_rd             |   1|   0|    1|          0|
    |my_input1_V_0_sel_wr             |   1|   0|    1|          0|
    |my_input1_V_0_state              |   2|   0|    2|          0|
    |my_output_V_1_payload_A          |  40|   0|   40|          0|
    |my_output_V_1_payload_B          |  40|   0|   40|          0|
    |my_output_V_1_sel_rd             |   1|   0|    1|          0|
    |my_output_V_1_sel_wr             |   1|   0|    1|          0|
    |my_output_V_1_state              |   2|   0|    2|          0|
    |tmp_10_reg_954                   |  33|   0|   33|          0|
    |tmp_11_reg_974                   |  34|   0|   34|          0|
    |tmp_1_reg_919                    |  32|   0|   32|          0|
    |tmp_2_reg_939                    |  33|   0|   33|          0|
    |tmp_3_reg_959                    |  34|   0|   34|          0|
    |tmp_4_reg_924                    |  32|   0|   32|          0|
    |tmp_5_reg_944                    |  33|   0|   33|          0|
    |tmp_6_reg_964                    |  34|   0|   34|          0|
    |tmp_7_reg_929                    |  32|   0|   32|          0|
    |tmp_8_reg_949                    |  33|   0|   33|          0|
    |tmp_9_reg_969                    |  34|   0|   34|          0|
    |tmp_s_reg_934                    |  32|   0|   32|          0|
    |trunc_ln708_s_reg_994            |  34|   0|   34|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 644|   0|  644|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | myFuncAccel4 | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs | myFuncAccel4 | return value |
|ap_start            |  in |    1| ap_ctrl_hs | myFuncAccel4 | return value |
|ap_done             | out |    1| ap_ctrl_hs | myFuncAccel4 | return value |
|ap_idle             | out |    1| ap_ctrl_hs | myFuncAccel4 | return value |
|ap_ready            | out |    1| ap_ctrl_hs | myFuncAccel4 | return value |
|size                |  in |   32|  ap_stable |     size     |    scalar    |
|dim                 |  in |   32|  ap_stable |      dim     |    scalar    |
|threshold_V         |  in |   34|  ap_stable |  threshold_V |    scalar    |
|data0_0_V           |  in |   17|  ap_stable |   data0_0_V  |    pointer   |
|data0_1_V           |  in |   17|  ap_stable |   data0_1_V  |    pointer   |
|data0_2_V           |  in |   17|  ap_stable |   data0_2_V  |    pointer   |
|data0_3_V           |  in |   17|  ap_stable |   data0_3_V  |    pointer   |
|data0_4_V           |  in |   17|  ap_stable |   data0_4_V  |    pointer   |
|data0_5_V           |  in |   17|  ap_stable |   data0_5_V  |    pointer   |
|data0_6_V           |  in |   17|  ap_stable |   data0_6_V  |    pointer   |
|data0_7_V           |  in |   17|  ap_stable |   data0_7_V  |    pointer   |
|data0_8_V           |  in |   17|  ap_stable |   data0_8_V  |    pointer   |
|data0_9_V           |  in |   17|  ap_stable |   data0_9_V  |    pointer   |
|data0_10_V          |  in |   17|  ap_stable |  data0_10_V  |    pointer   |
|data0_11_V          |  in |   17|  ap_stable |  data0_11_V  |    pointer   |
|data0_12_V          |  in |   17|  ap_stable |  data0_12_V  |    pointer   |
|data0_13_V          |  in |   17|  ap_stable |  data0_13_V  |    pointer   |
|data0_14_V          |  in |   17|  ap_stable |  data0_14_V  |    pointer   |
|data0_15_V          |  in |   17|  ap_stable |  data0_15_V  |    pointer   |
|my_input1_V_TDATA   |  in |   24|    axis    |  my_input1_V |    pointer   |
|my_input1_V_TVALID  |  in |    1|    axis    |  my_input1_V |    pointer   |
|my_input1_V_TREADY  | out |    1|    axis    |  my_input1_V |    pointer   |
|my_output_V_TDATA   | out |   40|    axis    |  my_output_V |    pointer   |
|my_output_V_TVALID  | out |    1|    axis    |  my_output_V |    pointer   |
|my_output_V_TREADY  |  in |    1|    axis    |  my_output_V |    pointer   |
+--------------------+-----+-----+------------+--------------+--------------+

