// Seed: 2046421270
module module_0 (
    input wire id_0,
    input tri1 id_1,
    output supply0 id_2,
    input supply0 id_3,
    input supply0 id_4,
    input wire id_5,
    input supply1 id_6
);
  assign id_2 = id_6;
  assign module_1.id_24 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd48
) (
    output tri1 id_0,
    input wand id_1,
    input tri1 id_2,
    input wor id_3,
    input tri0 id_4,
    output supply1 id_5
    , id_31,
    output tri1 _id_6,
    input wor id_7,
    input wor id_8
    , id_32,
    output wire id_9,
    input wor id_10,
    input wor id_11,
    output tri id_12,
    inout uwire id_13,
    output tri id_14,
    input tri id_15,
    input supply1 id_16,
    output supply0 id_17
    , id_33,
    output wire id_18,
    output uwire id_19,
    input wand id_20,
    input wire id_21,
    input wor id_22,
    input uwire id_23,
    output wire id_24,
    input tri1 id_25,
    output tri1 id_26,
    output tri1 id_27,
    input tri id_28,
    input tri0 id_29
);
  logic [7:0]["" : -1] id_34;
  assign id_32 = id_31;
  generate
    supply0 id_35 = -1'b0, id_36;
  endgenerate
  wire id_37;
  logic [1 : id_6] id_38;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_24,
      id_28,
      id_15,
      id_13,
      id_10
  );
  wire id_39 = (id_2);
  assign id_34[-1] = -1;
  generate
    initial id_32 = -1'h0;
  endgenerate
endmodule
