$date
	Tue Sep 27 16:28:21 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module stimulus $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var integer 32 # i [31:0] $end
$scope module uut $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 $ bin $end
$var parameter 32 % N $end
$var reg 4 & r_reg [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 %
$end
#0
$dumpvars
bx0 &
0$
b1010 #
x"
0!
$end
