// Seed: 3036517265
module module_0;
  bit id_1;
  always id_1 <= id_1;
  assign id_1 = id_1;
  assign module_1._id_5 = 0;
  initial $signed(42);
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd90,
    parameter id_1 = 32'd54,
    parameter id_5 = 32'd30
) (
    output uwire _id_0,
    output wand  _id_1
);
  wire id_3 = id_3, id_4 = -1, _id_5 = -1 && -1 != id_5;
  assign id_4.id_3 = id_3;
  logic id_6[id_1 : (  id_0  )];
  ;
  module_0 modCall_1 ();
  struct {logic id_7;} [id_5 : -1] id_8;
  ;
  wire id_9 = ~1'b0, id_10 = id_10;
endmodule
