Release 13.2 - xst O.61xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.40 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.40 secs
 
--> Reading design: IP_watermarking_MARS128.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "IP_watermarking_MARS128.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "IP_watermarking_MARS128"
Output Format                      : NGC
Target Device                      : xc6vlx75tl-1L-ff784

---- Source Options
Top Module Name                    : IP_watermarking_MARS128
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../complete_final_serpent/ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\chinna\Desktop\Watermarking\complete_final_serpent\ipcore_dir\multiplier.vhd" into library work
Parsing entity <multiplier>.
Parsing architecture <multiplier_a> of entity <multiplier>.
Parsing VHDL file "C:\Users\chinna\Desktop\AES algorigtms\MARS128\vhdl\mars_pkg.vhdl" into library work
Parsing package <mars_pack>.
Parsing package body <mars_pack>.
WARNING:HDLCompiler:466 - "C:\Users\chinna\Desktop\AES algorigtms\MARS128\vhdl\mars_pkg.vhdl" Line 514: Ignoring unknown pragma value BYTESWAP32_FUNCT_dw_op
WARNING:HDLCompiler:466 - "C:\Users\chinna\Desktop\AES algorigtms\MARS128\vhdl\mars_pkg.vhdl" Line 538: Ignoring unknown pragma value BYTESWAPU32_FUNCT_dw_op
WARNING:HDLCompiler:466 - "C:\Users\chinna\Desktop\AES algorigtms\MARS128\vhdl\mars_pkg.vhdl" Line 571: Ignoring unknown pragma value KEY_ADD_FUNCT_dw_op
WARNING:HDLCompiler:466 - "C:\Users\chinna\Desktop\AES algorigtms\MARS128\vhdl\mars_pkg.vhdl" Line 663: Ignoring unknown pragma value KEY_SUB_FUNCT_dw_op
WARNING:HDLCompiler:466 - "C:\Users\chinna\Desktop\AES algorigtms\MARS128\vhdl\mars_pkg.vhdl" Line 745: Ignoring unknown pragma value FORWARD_UNKEYED_ROUND_FUNCT_dw_op
WARNING:HDLCompiler:466 - "C:\Users\chinna\Desktop\AES algorigtms\MARS128\vhdl\mars_pkg.vhdl" Line 826: Ignoring unknown pragma value FORWARD_KEYED_ROUND_FUNCT_dw_op
WARNING:HDLCompiler:466 - "C:\Users\chinna\Desktop\AES algorigtms\MARS128\vhdl\mars_pkg.vhdl" Line 924: Ignoring unknown pragma value BACKWARD_KEYED_ROUND_FUNCT_dw_op
WARNING:HDLCompiler:466 - "C:\Users\chinna\Desktop\AES algorigtms\MARS128\vhdl\mars_pkg.vhdl" Line 1015: Ignoring unknown pragma value E_FUNCTION_dw_op
WARNING:HDLCompiler:466 - "C:\Users\chinna\Desktop\AES algorigtms\MARS128\vhdl\mars_pkg.vhdl" Line 1054: Ignoring unknown pragma value BACKWARD_UNKEYED_ROUND_FUNCT_dw_op
WARNING:HDLCompiler:466 - "C:\Users\chinna\Desktop\AES algorigtms\MARS128\vhdl\mars_pkg.vhdl" Line 1129: Ignoring unknown pragma value SBOX0_LOOKUP_dw_op
WARNING:HDLCompiler:466 - "C:\Users\chinna\Desktop\AES algorigtms\MARS128\vhdl\mars_pkg.vhdl" Line 1149: Ignoring unknown pragma value SBOX1_LOOKUP_dw_op
WARNING:HDLCompiler:466 - "C:\Users\chinna\Desktop\AES algorigtms\MARS128\vhdl\mars_pkg.vhdl" Line 1168: Ignoring unknown pragma value ROTATE_WORD_RIGHT_dw_op
WARNING:HDLCompiler:466 - "C:\Users\chinna\Desktop\AES algorigtms\MARS128\vhdl\mars_pkg.vhdl" Line 1197: Ignoring unknown pragma value ROTATE_WORD_LEFT_dw_op
WARNING:HDLCompiler:466 - "C:\Users\chinna\Desktop\AES algorigtms\MARS128\vhdl\mars_pkg.vhdl" Line 1233: Ignoring unknown pragma value WORD_SWAP_FUNCT_dw_op
WARNING:HDLCompiler:466 - "C:\Users\chinna\Desktop\AES algorigtms\MARS128\vhdl\mars_pkg.vhdl" Line 1292: Ignoring unknown pragma value GENERATE_MASK_dw_op
WARNING:HDLCompiler:466 - "C:\Users\chinna\Desktop\AES algorigtms\MARS128\vhdl\mars_pkg.vhdl" Line 1336: Ignoring unknown pragma value INIT_T_FUNCT_dw_op
WARNING:HDLCompiler:466 - "C:\Users\chinna\Desktop\AES algorigtms\MARS128\vhdl\mars_pkg.vhdl" Line 1386: Ignoring unknown pragma value SBOX_LOOKUP_dw_op
WARNING:HDLCompiler:466 - "C:\Users\chinna\Desktop\AES algorigtms\MARS128\vhdl\mars_pkg.vhdl" Line 1406: Ignoring unknown pragma value LINEAR_TRANSFORM_dw_op
WARNING:HDLCompiler:466 - "C:\Users\chinna\Desktop\AES algorigtms\MARS128\vhdl\mars_pkg.vhdl" Line 1450: Ignoring unknown pragma value STIR_dw_op
WARNING:HDLCompiler:466 - "C:\Users\chinna\Desktop\AES algorigtms\MARS128\vhdl\mars_pkg.vhdl" Line 1485: Ignoring unknown pragma value CREATE_ROUNDKEY_FUNCT_dw_op
WARNING:HDLCompiler:466 - "C:\Users\chinna\Desktop\AES algorigtms\MARS128\vhdl\mars_pkg.vhdl" Line 1558: Ignoring unknown pragma value FIX_WEAKKEYS_FUNCT_dw_op
WARNING:HDLCompiler:466 - "C:\Users\chinna\Desktop\AES algorigtms\MARS128\vhdl\mars_pkg.vhdl" Line 1659: Ignoring unknown pragma value CREATE_T_FUNCT_dw_op
WARNING:HDLCompiler:466 - "C:\Users\chinna\Desktop\AES algorigtms\MARS128\vhdl\mars_pkg.vhdl" Line 1711: Ignoring unknown pragma value MAKE_SUBKEYS_FUNCT_dw_op
Parsing VHDL file "C:\Users\chinna\Desktop\AES algorigtms\MARS128\vhdl\key_sched_iterative.vhdl" into library work
Parsing entity <KEY_SCHEDULE_ITERATIVE>.
Parsing architecture <KEY_SCHEDULE_ITERATIVE_RTL> of entity <key_schedule_iterative>.
Parsing VHDL file "C:\Users\chinna\Desktop\AES algorigtms\MARS128\vhdl\interface.vhdl" into library work
Parsing entity <INTERFACE>.
Parsing architecture <INTERFACE_RTL> of entity <interface>.
Parsing VHDL file "C:\Users\chinna\Desktop\AES algorigtms\MARS128\vhdl\controller_iter.vhdl" into library work
Parsing entity <CONTROL_ITER>.
Parsing architecture <CONTROL_ITER_RTL> of entity <control_iter>.
Parsing VHDL file "C:\Users\chinna\Desktop\AES algorigtms\MARS128\vhdl\alg_iterative.vhdl" into library work
Parsing entity <ALG_ITERATIVE>.
Parsing architecture <ALG_ITERATIVE_RTL> of entity <alg_iterative>.
Parsing VHDL file "C:\Users\chinna\Desktop\Watermarking\complete_final_serpent\WGC_Watermark.vhd" into library work
Parsing entity <WGC>.
Parsing architecture <Behavioral> of entity <wgc>.
Parsing VHDL file "C:\Users\chinna\Desktop\Watermarking\complete_final_serpent\PSRG_watermark.vhd" into library work
Parsing entity <LFSR>.
Parsing architecture <Behavioral> of entity <lfsr>.
Parsing VHDL file "C:\Users\chinna\Desktop\AES algorigtms\MARS128\vhdl\MARS_Top_Iterative.vhdl" into library work
Parsing entity <MARS_TOP_ITER>.
Parsing architecture <STRUCTURAL> of entity <mars_top_iter>.
Parsing configuration <CFG_MARS_TOP_ITER>.
Parsing VHDL file "C:\Users\chinna\Desktop\Watermarking\complete_final_MARS128\IP_Watermark_MARS128.vhd" into library work
Parsing entity <IP_watermarking_MARS128>.
Parsing architecture <Behavioral> of entity <ip_watermarking_mars128>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <IP_watermarking_MARS128> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "C:\Users\chinna\Desktop\Watermarking\complete_final_MARS128\IP_Watermark_MARS128.vhd" Line 45: Using initial value '0' for enc_dec since it is never assigned

Elaborating entity <WGC> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\chinna\Desktop\Watermarking\complete_final_serpent\WGC_Watermark.vhd" Line 38: Assignment to shift_reg ignored, since the identifier is never used

Elaborating entity <LFSR> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\chinna\Desktop\Watermarking\complete_final_serpent\PSRG_watermark.vhd" Line 47: shift should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\chinna\Desktop\Watermarking\complete_final_serpent\PSRG_watermark.vhd" Line 48: shift should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\chinna\Desktop\Watermarking\complete_final_serpent\PSRG_watermark.vhd" Line 49: u1 should be on the sensitivity list of the process

Elaborating entity <multiplier> (architecture <multiplier_a>) from library <work>.

Elaborating entity <MARS_TOP_ITER> (architecture <STRUCTURAL>) from library <work>.

Elaborating entity <CONTROL_ITER> (architecture <CONTROL_ITER_RTL>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\chinna\Desktop\AES algorigtms\MARS128\vhdl\controller_iter.vhdl" Line 179. Case statement is complete. others clause is never selected

Elaborating entity <ALG_ITERATIVE> (architecture <ALG_ITERATIVE_RTL>) from library <work>.

Elaborating entity <KEY_SCHEDULE_ITERATIVE> (architecture <KEY_SCHEDULE_ITERATIVE_RTL>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\chinna\Desktop\AES algorigtms\MARS128\vhdl\key_sched_iterative.vhdl" Line 137: ks_cv should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "C:\Users\chinna\Desktop\AES algorigtms\MARS128\vhdl\key_sched_iterative.vhdl" Line 120: Assignment to i ignored, since the identifier is never used

Elaborating entity <INTERFACE> (architecture <INTERFACE_RTL>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\chinna\Desktop\Watermarking\complete_final_MARS128\IP_Watermark_MARS128.vhd" Line 205: p should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IP_watermarking_MARS128>.
    Related source file is "c:/users/chinna/desktop/watermarking/complete_final_mars128/ip_watermark_mars128.vhd".
    Found 4-bit register for signal <count>.
    Found 1-bit register for signal <switch>.
    Found 1-bit register for signal <output_mark>.
    Found 8-bit register for signal <pass>.
    Found 128-bit register for signal <crypto_buffer>.
    Found 3-bit register for signal <counter>.
    Found 128-bit register for signal <DATAIN>.
    Found 4-bit adder for signal <count[3]_GND_4_o_add_0_OUT> created at line 1241.
    Found 3-bit adder for signal <counter[2]_GND_4_o_add_11_OUT> created at line 1241.
    Found 1-bit 8-to-1 multiplexer for signal <counter[2]_output[7]_Mux_6_o> created at line 218.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<35>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<34>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<33>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<32>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 273 D-type flip-flop(s).
	inferred  36 Latch(s).
	inferred  56 Multiplexer(s).
Unit <IP_watermarking_MARS128> synthesized.

Synthesizing Unit <WGC>.
    Related source file is "c:/users/chinna/desktop/watermarking/complete_final_serpent/wgc_watermark.vhd".
    Found 5-bit register for signal <symbol>.
    Found 1-bit register for signal <load>.
    Found 1-bit register for signal <WGC_output>.
    Summary:
	inferred   7 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <WGC> synthesized.

Synthesizing Unit <LFSR>.
    Related source file is "c:/users/chinna/desktop/watermarking/complete_final_serpent/psrg_watermark.vhd".
    Found 4-bit register for signal <shift>.
    Found 1-bit register for signal <u3>.
    Found 1-bit register for signal <u1>.
    Found 1-bit register for signal <u2>.
    Found 1-bit register for signal <x0>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <LFSR> synthesized.

Synthesizing Unit <MARS_TOP_ITER>.
    Related source file is "c:/users/chinna/desktop/aes algorigtms/mars128/vhdl/mars_top_iterative.vhdl".
    Summary:
	no macro.
Unit <MARS_TOP_ITER> synthesized.

Synthesizing Unit <CONTROL_ITER>.
    Related source file is "c:/users/chinna/desktop/aes algorigtms/mars128/vhdl/controller_iter.vhdl".
    Found 3-bit register for signal <STATE>.
    Found 1-bit register for signal <CTRL_ALG_START>.
    Found finite state machine <FSM_0> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 3                                              |
    | Outputs            | 1                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | nop                                            |
    | Power Up State     | nop                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <CONTROL_ITER> synthesized.

Synthesizing Unit <ALG_ITERATIVE>.
    Related source file is "c:/users/chinna/desktop/aes algorigtms/mars128/vhdl/alg_iterative.vhdl".
    Found 6-bit register for signal <ROUND>.
    Found 128-bit register for signal <D_REG>.
    Found 1-bit register for signal <ALG_DONE>.
    Found 1-bit register for signal <STATE_FLOW.active>.
    Found 32-bit adder for signal <ALG_DATAIN[103]_SUBKEYS[39][31]_add_8_OUT> created at line 601.
    Found 32-bit adder for signal <ALG_DATAIN[71]_SUBKEYS[38][31]_add_9_OUT> created at line 601.
    Found 32-bit adder for signal <ALG_DATAIN[39]_SUBKEYS[37][31]_add_10_OUT> created at line 601.
    Found 32-bit adder for signal <ALG_DATAIN[7]_SUBKEYS[36][31]_add_11_OUT> created at line 601.
    Found 32-bit adder for signal <n0485> created at line 763.
    Found 32-bit adder for signal <D_REG[71]_GND_44_o_add_30_OUT> created at line 764.
    Found 32-bit adder for signal <D_REG[7]_D_REG[103]_add_35_OUT> created at line 772.
    Found 32-bit adder for signal <D_REG[7]_D_REG[39]_add_38_OUT> created at line 774.
    Found 32-bit adder for signal <D_REG[7]_GND_44_o_add_61_OUT> created at line 1024.
    Found 32-bit adder for signal <D_REG[39]_D_REG[7]_add_68_OUT> created at line 846.
    Found 32-bit adder for signal <D_REG[71]_D_REG[7]_add_69_OUT> created at line 847.
    Found 32-bit adder for signal <D_REG[103]_GND_44_o_add_71_OUT> created at line 1024.
    Found 32-bit adder for signal <D_REG[7]_GND_44_o_add_94_OUT> created at line 1024.
    Found 32-bit adder for signal <D_REG[103]_D_REG[7]_add_101_OUT> created at line 946.
    Found 32-bit adder for signal <D_REG[71]_D_REG[7]_add_102_OUT> created at line 947.
    Found 32-bit adder for signal <D_REG[116]_GND_44_o_add_104_OUT> created at line 1024.
    Found 6-bit adder for signal <ROUND[5]_GND_44_o_add_163_OUT> created at line 193.
    Found 32-bit subtractor for signal <GND_44_o_GND_44_o_sub_79_OUT<31:0>> created at line 866.
    Found 32-bit subtractor for signal <GND_44_o_GND_44_o_sub_80_OUT<31:0>> created at line 868.
    Found 6-bit subtractor for signal <GND_44_o_GND_44_o_sub_87_OUT<5:0>> created at line 131.
    Found 6-bit subtractor for signal <GND_44_o_GND_44_o_sub_89_OUT<5:0>> created at line 132.
    Found 6-bit subtractor for signal <GND_44_o_GND_44_o_sub_91_OUT<5:0>> created at line 133.
    Found 6-bit subtractor for signal <GND_44_o_GND_44_o_sub_93_OUT<5:0>> created at line 134.
    Found 32-bit subtractor for signal <GND_44_o_GND_44_o_sub_112_OUT<31:0>> created at line 966.
    Found 32-bit subtractor for signal <GND_44_o_GND_44_o_sub_113_OUT<31:0>> created at line 968.
    Found 32-bit subtractor for signal <GND_44_o_GND_44_o_sub_134_OUT<31:0>> created at line 1066.
    Found 32-bit subtractor for signal <GND_44_o_GND_44_o_sub_137_OUT<31:0>> created at line 1068.
    Found 32-bit subtractor for signal <GND_44_o_GND_44_o_sub_143_OUT<31:0>> created at line 1081.
    Found 32-bit subtractor for signal <GND_44_o_GND_44_o_sub_145_OUT<31:0>> created at line 1082.
    Found 32-bit subtractor for signal <GND_44_o_GND_44_o_sub_148_OUT<31:0>> created at line 676.
    Found 32-bit subtractor for signal <GND_44_o_GND_44_o_sub_149_OUT<31:0>> created at line 677.
    Found 32-bit subtractor for signal <GND_44_o_GND_44_o_sub_150_OUT<31:0>> created at line 678.
    Found 32-bit subtractor for signal <GND_44_o_GND_44_o_sub_151_OUT<31:0>> created at line 679.
    Found 32-bit subtractor for signal <GND_44_o_GND_44_o_sub_152_OUT<31:0>> created at line 683.
    Found 32-bit subtractor for signal <GND_44_o_GND_44_o_sub_153_OUT<31:0>> created at line 684.
    Found 32-bit subtractor for signal <GND_44_o_GND_44_o_sub_154_OUT<31:0>> created at line 685.
    Found 32-bit subtractor for signal <GND_44_o_GND_44_o_sub_155_OUT<31:0>> created at line 686.
    Found 32x32-bit multiplier for signal <n0243> created at line 1025.
    Found 32-bit shifter rotate left for signal <n0494> created at line 1030
    Found 32-bit shifter rotate left for signal <n0491> created at line 1034
    Found 32x32-bit multiplier for signal <n0253> created at line 1025.
    Found 32-bit shifter rotate left for signal <D_REG[103]_D_REG[103]_rotate_left_75_OUT> created at line 1030
    Found 32-bit shifter rotate left for signal <D_REG[103]_D_REG[103]_rotate_left_77_OUT> created at line 1034
    Found 32x32-bit multiplier for signal <n0275> created at line 1025.
    Found 32-bit shifter rotate left for signal <n0506> created at line 1030
    Found 32-bit shifter rotate left for signal <n0503> created at line 1034
    Found 32x32-bit multiplier for signal <n0285> created at line 1025.
    Found 32-bit shifter rotate left for signal <D_REG[116]_D_REG[103]_rotate_left_108_OUT> created at line 1030
    Found 32-bit shifter rotate left for signal <D_REG[116]_D_REG[103]_rotate_left_110_OUT> created at line 1034
    Found 512x32-bit Read Only RAM for signal <GND_44_o_GND_44_o_wide_mux_25_OUT>
    Found 512x32-bit Read Only RAM for signal <n0476>
    Found 512x32-bit Read Only RAM for signal <n0479>
    Found 512x32-bit Read Only RAM for signal <PWR_25_o_GND_44_o_wide_mux_31_OUT>
    Found 512x32-bit Read Only RAM for signal <D_REG[7]_GND_44_o_wide_mux_63_OUT>
    Found 512x32-bit Read Only RAM for signal <D_REG[103]_GND_44_o_wide_mux_73_OUT>
    Found 512x32-bit Read Only RAM for signal <D_REG[7]_GND_44_o_wide_mux_96_OUT>
    Found 512x32-bit Read Only RAM for signal <D_REG[116]_GND_44_o_wide_mux_106_OUT>
    Found 512x32-bit Read Only RAM for signal <PWR_25_o_GND_44_o_wide_mux_139_OUT>
    Found 512x32-bit Read Only RAM for signal <GND_44_o_GND_44_o_wide_mux_141_OUT>
    Found 512x32-bit Read Only RAM for signal <PWR_25_o_GND_44_o_wide_mux_143_OUT>
    Found 512x32-bit Read Only RAM for signal <GND_44_o_GND_44_o_wide_mux_145_OUT>
    Found 32-bit 40-to-1 multiplexer for signal <n0488> created at line 131.
    Found 32-bit 40-to-1 multiplexer for signal <GND_44_o_X_14_o_wide_mux_89_OUT> created at line 132.
    Found 32-bit 40-to-1 multiplexer for signal <n0497> created at line 133.
    Found 32-bit 40-to-1 multiplexer for signal <GND_44_o_X_14_o_wide_mux_93_OUT> created at line 134.
    Summary:
	inferred  12 RAM(s).
	inferred   4 Multiplier(s).
	inferred  30 Adder/Subtractor(s).
	inferred 136 D-type flip-flop(s).
	inferred  51 Multiplexer(s).
	inferred   8 Combinational logic shifter(s).
Unit <ALG_ITERATIVE> synthesized.

Synthesizing Unit <KEY_SCHEDULE_ITERATIVE>.
    Related source file is "c:/users/chinna/desktop/aes algorigtms/mars128/vhdl/key_sched_iterative.vhdl".
WARNING:Xst:647 - Input <KS_CV<4><31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <KS_CV<5><31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <KS_CV<6><31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <KS_CV<7><31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <KS_CVSIZE<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <KS_START> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <j>.
    Found 32-bit register for signal <T<4>>.
    Found 32-bit register for signal <T<5>>.
    Found 32-bit register for signal <T<6>>.
    Found 32-bit register for signal <T<7>>.
    Found 32-bit register for signal <T<8>>.
    Found 32-bit register for signal <T<9>>.
    Found 32-bit register for signal <T<10>>.
    Found 32-bit register for signal <T<11>>.
    Found 32-bit register for signal <T<12>>.
    Found 32-bit register for signal <T<13>>.
    Found 32-bit register for signal <T<14>>.
    Found 32-bit register for signal <K<0>>.
    Found 32-bit register for signal <K<1>>.
    Found 32-bit register for signal <K<2>>.
    Found 32-bit register for signal <K<3>>.
    Found 32-bit register for signal <K<4>>.
    Found 32-bit register for signal <K<5>>.
    Found 32-bit register for signal <K<6>>.
    Found 32-bit register for signal <K<7>>.
    Found 32-bit register for signal <K<8>>.
    Found 32-bit register for signal <K<9>>.
    Found 32-bit register for signal <K<10>>.
    Found 32-bit register for signal <K<11>>.
    Found 32-bit register for signal <K<12>>.
    Found 32-bit register for signal <K<13>>.
    Found 32-bit register for signal <K<14>>.
    Found 32-bit register for signal <K<15>>.
    Found 32-bit register for signal <K<16>>.
    Found 32-bit register for signal <K<17>>.
    Found 32-bit register for signal <K<18>>.
    Found 32-bit register for signal <K<19>>.
    Found 32-bit register for signal <K<20>>.
    Found 32-bit register for signal <K<21>>.
    Found 32-bit register for signal <K<22>>.
    Found 32-bit register for signal <K<23>>.
    Found 32-bit register for signal <K<24>>.
    Found 32-bit register for signal <K<25>>.
    Found 32-bit register for signal <K<26>>.
    Found 32-bit register for signal <K<27>>.
    Found 32-bit register for signal <K<28>>.
    Found 32-bit register for signal <K<29>>.
    Found 32-bit register for signal <K<30>>.
    Found 32-bit register for signal <K<31>>.
    Found 32-bit register for signal <K<32>>.
    Found 32-bit register for signal <K<33>>.
    Found 32-bit register for signal <K<34>>.
    Found 32-bit register for signal <K<35>>.
    Found 32-bit register for signal <K<36>>.
    Found 32-bit register for signal <K<37>>.
    Found 32-bit register for signal <K<38>>.
    Found 32-bit register for signal <K<39>>.
    Found 8-bit register for signal <CV_RUNUP_STEP>.
    Found 2-bit register for signal <RUNUP_STATE>.
    Found 3-bit register for signal <RUNUP_SUB_STATE>.
    Found 6-bit register for signal <fix_index>.
    Found 1-bit register for signal <T_0<31>>.
    Found 1-bit register for signal <T_0<30>>.
    Found 1-bit register for signal <T_0<29>>.
    Found 1-bit register for signal <T_0<28>>.
    Found 1-bit register for signal <T_0<27>>.
    Found 1-bit register for signal <T_0<26>>.
    Found 1-bit register for signal <T_0<25>>.
    Found 1-bit register for signal <T_0<24>>.
    Found 1-bit register for signal <T_0<23>>.
    Found 1-bit register for signal <T_0<22>>.
    Found 1-bit register for signal <T_0<21>>.
    Found 1-bit register for signal <T_0<20>>.
    Found 1-bit register for signal <T_0<19>>.
    Found 1-bit register for signal <T_0<18>>.
    Found 1-bit register for signal <T_0<17>>.
    Found 1-bit register for signal <T_0<16>>.
    Found 1-bit register for signal <T_0<15>>.
    Found 1-bit register for signal <T_0<14>>.
    Found 1-bit register for signal <T_0<13>>.
    Found 1-bit register for signal <T_0<12>>.
    Found 1-bit register for signal <T_0<11>>.
    Found 1-bit register for signal <T_0<10>>.
    Found 1-bit register for signal <T_0<9>>.
    Found 1-bit register for signal <T_0<8>>.
    Found 1-bit register for signal <T_0<7>>.
    Found 1-bit register for signal <T_0<6>>.
    Found 1-bit register for signal <T_0<5>>.
    Found 1-bit register for signal <T_0<4>>.
    Found 1-bit register for signal <T_0<3>>.
    Found 1-bit register for signal <T_0<2>>.
    Found 1-bit register for signal <T_0<1>>.
    Found 1-bit register for signal <T_0<0>>.
    Found 1-bit register for signal <T_1<31>>.
    Found 1-bit register for signal <T_1<30>>.
    Found 1-bit register for signal <T_1<29>>.
    Found 1-bit register for signal <T_1<28>>.
    Found 1-bit register for signal <T_1<27>>.
    Found 1-bit register for signal <T_1<26>>.
    Found 1-bit register for signal <T_1<25>>.
    Found 1-bit register for signal <T_1<24>>.
    Found 1-bit register for signal <T_1<23>>.
    Found 1-bit register for signal <T_1<22>>.
    Found 1-bit register for signal <T_1<21>>.
    Found 1-bit register for signal <T_1<20>>.
    Found 1-bit register for signal <T_1<19>>.
    Found 1-bit register for signal <T_1<18>>.
    Found 1-bit register for signal <T_1<17>>.
    Found 1-bit register for signal <T_1<16>>.
    Found 1-bit register for signal <T_1<15>>.
    Found 1-bit register for signal <T_1<14>>.
    Found 1-bit register for signal <T_1<13>>.
    Found 1-bit register for signal <T_1<12>>.
    Found 1-bit register for signal <T_1<11>>.
    Found 1-bit register for signal <T_1<10>>.
    Found 1-bit register for signal <T_1<9>>.
    Found 1-bit register for signal <T_1<8>>.
    Found 1-bit register for signal <T_1<7>>.
    Found 1-bit register for signal <T_1<6>>.
    Found 1-bit register for signal <T_1<5>>.
    Found 1-bit register for signal <T_1<4>>.
    Found 1-bit register for signal <T_1<3>>.
    Found 1-bit register for signal <T_1<2>>.
    Found 1-bit register for signal <T_1<1>>.
    Found 1-bit register for signal <T_1<0>>.
    Found 1-bit register for signal <T_2<31>>.
    Found 1-bit register for signal <T_2<30>>.
    Found 1-bit register for signal <T_2<29>>.
    Found 1-bit register for signal <T_2<28>>.
    Found 1-bit register for signal <T_2<27>>.
    Found 1-bit register for signal <T_2<26>>.
    Found 1-bit register for signal <T_2<25>>.
    Found 1-bit register for signal <T_2<24>>.
    Found 1-bit register for signal <T_2<23>>.
    Found 1-bit register for signal <T_2<22>>.
    Found 1-bit register for signal <T_2<21>>.
    Found 1-bit register for signal <T_2<20>>.
    Found 1-bit register for signal <T_2<19>>.
    Found 1-bit register for signal <T_2<18>>.
    Found 1-bit register for signal <T_2<17>>.
    Found 1-bit register for signal <T_2<16>>.
    Found 1-bit register for signal <T_2<15>>.
    Found 1-bit register for signal <T_2<14>>.
    Found 1-bit register for signal <T_2<13>>.
    Found 1-bit register for signal <T_2<12>>.
    Found 1-bit register for signal <T_2<11>>.
    Found 1-bit register for signal <T_2<10>>.
    Found 1-bit register for signal <T_2<9>>.
    Found 1-bit register for signal <T_2<8>>.
    Found 1-bit register for signal <T_2<7>>.
    Found 1-bit register for signal <T_2<6>>.
    Found 1-bit register for signal <T_2<5>>.
    Found 1-bit register for signal <T_2<4>>.
    Found 1-bit register for signal <T_2<3>>.
    Found 1-bit register for signal <T_2<2>>.
    Found 1-bit register for signal <T_2<1>>.
    Found 1-bit register for signal <T_2<0>>.
    Found 1-bit register for signal <T_3<31>>.
    Found 1-bit register for signal <T_3<30>>.
    Found 1-bit register for signal <T_3<29>>.
    Found 1-bit register for signal <T_3<28>>.
    Found 1-bit register for signal <T_3<27>>.
    Found 1-bit register for signal <T_3<26>>.
    Found 1-bit register for signal <T_3<25>>.
    Found 1-bit register for signal <T_3<24>>.
    Found 1-bit register for signal <T_3<23>>.
    Found 1-bit register for signal <T_3<22>>.
    Found 1-bit register for signal <T_3<21>>.
    Found 1-bit register for signal <T_3<20>>.
    Found 1-bit register for signal <T_3<19>>.
    Found 1-bit register for signal <T_3<18>>.
    Found 1-bit register for signal <T_3<17>>.
    Found 1-bit register for signal <T_3<16>>.
    Found 1-bit register for signal <T_3<15>>.
    Found 1-bit register for signal <T_3<14>>.
    Found 1-bit register for signal <T_3<13>>.
    Found 1-bit register for signal <T_3<12>>.
    Found 1-bit register for signal <T_3<11>>.
    Found 1-bit register for signal <T_3<10>>.
    Found 1-bit register for signal <T_3<9>>.
    Found 1-bit register for signal <T_3<8>>.
    Found 1-bit register for signal <T_3<7>>.
    Found 1-bit register for signal <T_3<6>>.
    Found 1-bit register for signal <T_3<5>>.
    Found 1-bit register for signal <T_3<4>>.
    Found 1-bit register for signal <T_3<3>>.
    Found 1-bit register for signal <T_3<2>>.
    Found 1-bit register for signal <T_3<1>>.
    Found 1-bit register for signal <T_3<0>>.
    Found finite state machine <FSM_1> for signal <RUNUP_STATE>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | hold                                           |
    | Power Up State     | hold                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <RUNUP_SUB_STATE>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 34                                             |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | transform                                      |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <n2871[3:0]> created at line 1428.
    Found 5-bit adder for signal <n2873[4:0]> created at line 1428.
    Found 5-bit adder for signal <n2875[4:0]> created at line 1428.
    Found 6-bit adder for signal <n2877[1:6]> created at line 1428.
    Found 6-bit adder for signal <n2879[1:6]> created at line 1428.
    Found 6-bit adder for signal <n2881[1:6]> created at line 1428.
    Found 6-bit adder for signal <n2883[1:6]> created at line 1428.
    Found 7-bit adder for signal <n2885[6:0]> created at line 1428.
    Found 7-bit adder for signal <n2887[6:0]> created at line 1428.
    Found 7-bit adder for signal <n2889[6:0]> created at line 1428.
    Found 7-bit adder for signal <n2891[6:0]> created at line 1428.
    Found 7-bit adder for signal <n2893[6:0]> created at line 1428.
    Found 7-bit adder for signal <n2895[6:0]> created at line 1428.
    Found 7-bit adder for signal <n2897[6:0]> created at line 1428.
    Found 32-bit adder for signal <T[0][31]_T[14][8]_add_164_OUT> created at line 1466.
    Found 32-bit adder for signal <T[1][31]_T[0][31]_add_166_OUT> created at line 1466.
    Found 32-bit adder for signal <T[2][31]_T[1][31]_add_168_OUT> created at line 1466.
    Found 32-bit adder for signal <T[3][31]_T[2][31]_add_140_OUT> created at line 1466.
    Found 32-bit adder for signal <T[4][31]_T[3][31]_add_172_OUT> created at line 1466.
    Found 32-bit adder for signal <T[5][31]_T[4][31]_add_174_OUT> created at line 1466.
    Found 32-bit adder for signal <T[6][31]_T[5][31]_add_176_OUT> created at line 1466.
    Found 32-bit adder for signal <T[7][31]_T[6][31]_add_148_OUT> created at line 1466.
    Found 32-bit adder for signal <T[8][31]_T[7][31]_add_180_OUT> created at line 1466.
    Found 32-bit adder for signal <T[9][31]_T[8][31]_add_182_OUT> created at line 1466.
    Found 32-bit adder for signal <T[10][31]_T[9][31]_add_154_OUT> created at line 1466.
    Found 32-bit adder for signal <T[11][31]_T[10][31]_add_156_OUT> created at line 1466.
    Found 32-bit adder for signal <T[12][31]_T[11][31]_add_188_OUT> created at line 1466.
    Found 32-bit adder for signal <T[13][31]_T[12][31]_add_190_OUT> created at line 1466.
    Found 32-bit adder for signal <T[14][31]_T[13][31]_add_162_OUT> created at line 1466.
    Found 7-bit adder for signal <n1731> created at line 199.
    Found 7-bit adder for signal <n1773> created at line 199.
    Found 7-bit adder for signal <n1815> created at line 199.
    Found 7-bit adder for signal <n1857> created at line 199.
    Found 7-bit adder for signal <n1899> created at line 199.
    Found 7-bit adder for signal <n1941> created at line 199.
    Found 7-bit adder for signal <n1983> created at line 199.
    Found 7-bit adder for signal <n2025> created at line 199.
    Found 7-bit adder for signal <n2067> created at line 199.
    Found 7-bit adder for signal <n2963[6:0]> created at line 218.
    Found 4-bit adder for signal <n2740> created at line 223.
    Found 8-bit adder for signal <CV_RUNUP_STEP[7]_GND_46_o_add_1004_OUT> created at line 270.
    Found 6-bit subtractor for signal <GND_46_o_GND_46_o_sub_672_OUT<5:0>> created at line 206.
    Found 4x3-bit multiplier for signal <n1689> created at line 199.
    Found 32-bit shifter rotate left for signal <fix_index[5]_GND_46_o_rotate_left_675_OUT> created at line 207
    Found 4x4-bit multiplier for signal <BUS_0057_PWR_28_o_MuLt_822_OUT> created at line 218.
    Found 512x32-bit Read Only RAM for signal <n2899>
    Found 512x32-bit Read Only RAM for signal <n2902>
    Found 512x32-bit Read Only RAM for signal <n2905>
    Found 512x32-bit Read Only RAM for signal <n2908>
    Found 512x32-bit Read Only RAM for signal <n2911>
    Found 512x32-bit Read Only RAM for signal <n2914>
    Found 512x32-bit Read Only RAM for signal <n2917>
    Found 512x32-bit Read Only RAM for signal <n2920>
    Found 512x32-bit Read Only RAM for signal <n2923>
    Found 512x32-bit Read Only RAM for signal <n2926>
    Found 512x32-bit Read Only RAM for signal <n2929>
    Found 512x32-bit Read Only RAM for signal <n2932>
    Found 512x32-bit Read Only RAM for signal <n2935>
    Found 512x32-bit Read Only RAM for signal <n2938>
    Found 512x32-bit Read Only RAM for signal <n2941>
INFO:Xst:3019 - HDL ADVISOR - 2048 flip-flops were inferred for signal <K>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 2048 flip-flops were inferred for signal <K>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 32-bit 40-to-1 multiplexer for signal <n2109> created at line 204.
    Found 32-bit 40-to-1 multiplexer for signal <n2112> created at line 206.
    Found 8-bit comparator greater for signal <GND_46_o_CV_RUNUP_STEP[7]_LessThan_41_o> created at line 103
    Found 8-bit comparator greater for signal <GND_46_o_BUS_0057_LessThan_824_o> created at line 218
    Summary:
	inferred  15 RAM(s).
	inferred   2 Multiplier(s).
	inferred  42 Adder/Subtractor(s).
	inferred 1777 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred 1146 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
	inferred   2 Finite State Machine(s).
Unit <KEY_SCHEDULE_ITERATIVE> synthesized.

Synthesizing Unit <INTERFACE>.
    Related source file is "c:/users/chinna/desktop/aes algorigtms/mars128/vhdl/interface.vhdl".
    Found 128-bit register for signal <ALG_DATA_INT>.
    Found 2-bit register for signal <KS_CVSIZE>.
    Found 32-bit register for signal <CV_INT<0>>.
    Found 32-bit register for signal <CV_INT<1>>.
    Found 32-bit register for signal <CV_INT<2>>.
    Found 32-bit register for signal <CV_INT<3>>.
    Found 32-bit register for signal <CV_INT<4>>.
    Found 32-bit register for signal <CV_INT<5>>.
    Found 32-bit register for signal <CV_INT<6>>.
    Found 32-bit register for signal <CV_INT<7>>.
    Found 1-bit register for signal <KS_CVLOAD>.
    Found 1-bit register for signal <CTRL_DATA_LOAD>.
    WARNING:Xst:2404 -  FFs/Latches <CTRL_ENC_DEC_B<0:0>> (without init value) have a constant value of 0 in block <INTERFACE>.
    Summary:
	inferred 388 D-type flip-flop(s).
Unit <INTERFACE> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 27
 512x32-bit single-port Read Only RAM                  : 27
# Multipliers                                          : 6
 32x32-bit multiplier                                  : 4
 4x3-bit multiplier                                    : 1
 4x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 74
 3-bit adder                                           : 1
 32-bit adder                                          : 28
 32-bit addsub                                         : 2
 32-bit subtractor                                     : 10
 4-bit adder                                           : 3
 5-bit adder                                           : 2
 6-bit adder                                           : 5
 6-bit subtractor                                      : 5
 7-bit adder                                           : 17
 8-bit adder                                           : 1
# Registers                                            : 235
 1-bit register                                        : 155
 128-bit register                                      : 4
 2-bit register                                        : 1
 3-bit register                                        : 2
 32-bit register                                       : 59
 4-bit register                                        : 2
 5-bit register                                        : 8
 6-bit register                                        : 2
 8-bit register                                        : 2
# Latches                                              : 36
 1-bit latch                                           : 36
# Comparators                                          : 2
 8-bit comparator greater                              : 2
# Multiplexers                                         : 1261
 1-bit 2-to-1 multiplexer                              : 233
 1-bit 8-to-1 multiplexer                              : 1
 128-bit 2-to-1 multiplexer                            : 8
 3-bit 2-to-1 multiplexer                              : 5
 32-bit 2-to-1 multiplexer                             : 986
 32-bit 40-to-1 multiplexer                            : 6
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 8
 6-bit 2-to-1 multiplexer                              : 10
 8-bit 2-to-1 multiplexer                              : 3
# Logic shifters                                       : 9
 32-bit shifter rotate left                            : 9
# FSMs                                                 : 3
# Xors                                                 : 64
 1-bit xor2                                            : 2
 32-bit xor2                                           : 62

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../complete_final_serpent/ipcore_dir/multiplier.ngc>.
Loading core <multiplier> for timing and area information for instance <general>.
WARNING:Xst:1710 - FF/Latch <CV_INT_1_31> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_1_30> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_1_29> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_1_28> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_1_27> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_1_26> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_1_25> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_1_24> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_1_23> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_1_22> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_1_21> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_1_20> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_1_19> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_1_18> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_1_17> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_1_16> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_1_15> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_1_14> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_1_13> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_1_12> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_1_11> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_1_10> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_1_9> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_1_8> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_1_7> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_1_6> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_1_5> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_1_4> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_1_3> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_1_2> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_1_1> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_1_0> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_2_31> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_2_30> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_2_29> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_2_28> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_2_27> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_2_26> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_2_25> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_2_24> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_2_23> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_2_22> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_2_21> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_2_20> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_2_19> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_2_18> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_2_17> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_2_16> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_2_15> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_2_14> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_2_13> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_2_12> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_2_11> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_2_10> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_2_9> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_2_8> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_2_7> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_2_6> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_2_5> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_2_4> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_2_3> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_2_2> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_2_1> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_2_0> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_0_31> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_0_30> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_0_29> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_0_28> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_0_27> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_0_26> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_0_25> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_0_24> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_0_23> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_0_22> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_0_21> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_0_20> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_0_19> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_0_18> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_0_17> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_0_16> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_0_15> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_0_14> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_0_13> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_0_12> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_0_11> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_0_10> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_0_9> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_0_8> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_0_7> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_0_6> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_0_5> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_0_4> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_0_3> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_0_2> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_0_1> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_0_0> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_3_31> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_3_30> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_3_29> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_3_28> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_3_27> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_3_26> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_3_25> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_3_24> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_3_23> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_3_22> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_3_21> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_3_20> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_3_19> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_3_18> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_3_17> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_3_16> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_3_15> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_3_14> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_3_13> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_3_12> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_3_11> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_3_10> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_3_9> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_3_8> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_3_7> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_3_6> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_3_5> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_3_4> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_3_3> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_3_2> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_3_1> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CV_INT_3_0> (without init value) has a constant value of 0 in block <INTER>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <ALG_ITERATIVE>.
The following registers are absorbed into counter <ROUND>: 1 register on signal <ROUND>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_D_REG[7]_GND_44_o_wide_mux_63_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <D_REG[7]_GND_44_o_add_61_OUT<8:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_D_REG[7]_GND_44_o_wide_mux_96_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <D_REG[7]_GND_44_o_add_94_OUT<8:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_D_REG[103]_GND_44_o_wide_mux_73_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <D_REG[103]_GND_44_o_add_71_OUT<8:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_D_REG[116]_GND_44_o_wide_mux_106_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <D_REG[116]_GND_44_o_add_104_OUT<8:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_PWR_25_o_GND_44_o_wide_mux_31_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <("1",D_REG[7]_X_14_o_mux_24_OUT<31:24>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_GND_44_o_GND_44_o_wide_mux_25_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <("0",D_REG[7]_X_14_o_mux_24_OUT<7:0>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_n0476> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <("1",D_REG[7]_X_14_o_mux_24_OUT<15:8>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_n0479> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <("0",D_REG[7]_X_14_o_mux_24_OUT<23:16>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_GND_44_o_GND_44_o_wide_mux_145_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <("0",D_REG[7]_GND_44_o_mux_138_OUT<15:8>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_PWR_25_o_GND_44_o_wide_mux_143_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <("1",D_REG[7]_GND_44_o_mux_138_OUT<23:16>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_GND_44_o_GND_44_o_wide_mux_141_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <("0",D_REG[7]_GND_44_o_mux_138_OUT<31:24>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_PWR_25_o_GND_44_o_wide_mux_139_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <("1",D_REG[7]_GND_44_o_mux_138_OUT<7:0>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ALG_ITERATIVE> synthesized (advanced).

Synthesizing (advanced) Unit <IP_watermarking_MARS128>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <IP_watermarking_MARS128> synthesized (advanced).

Synthesizing (advanced) Unit <KEY_SCHEDULE_ITERATIVE>.
	Adder/Subtractor <Madd_n2740> in block <KEY_SCHEDULE_ITERATIVE> and  <Mmult_BUS_0057_PWR_28_o_MuLt_822_OUT> in block <KEY_SCHEDULE_ITERATIVE> are combined into a MULT with pre-adder <Mmult_BUS_0057_PWR_28_o_MuLt_822_OUT1>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_n2899> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <T<14><8:0>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_n2914> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <T[4][31]_T[3][31]_add_172_OUT<31:23>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_n2917> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <T[5][31]_T[4][31]_add_174_OUT<31:23>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_n2920> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <T[6][31]_T[5][31]_add_176_OUT<31:23>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_n2923> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <T[7][31]_T[6][31]_add_148_OUT<31:23>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_n2926> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <T[8][31]_T[7][31]_add_180_OUT<31:23>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_n2929> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <T[9][31]_T[8][31]_add_182_OUT<31:23>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_n2932> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <T[10][31]_T[9][31]_add_154_OUT<31:23>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_n2935> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <T[11][31]_T[10][31]_add_156_OUT<31:23>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_n2938> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <T[12][31]_T[11][31]_add_188_OUT<31:23>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_n2941> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <T[13][31]_T[12][31]_add_190_OUT<31:23>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_n2902> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <T[0][31]_T[14][8]_add_164_OUT<31:23>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_n2905> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <T[1][31]_T[0][31]_add_166_OUT<31:23>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_n2908> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <T[2][31]_T[1][31]_add_168_OUT<31:23>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_n2911> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <T[3][31]_T[2][31]_add_140_OUT<31:23>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <KEY_SCHEDULE_ITERATIVE> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 27
 512x32-bit single-port distributed Read Only RAM      : 27
# MACs                                                 : 1
 4x4-to-8-bit Mult with pre-adder                      : 1
# Multipliers                                          : 5
 32x32-bit multiplier                                  : 4
 4x3-bit multiplier                                    : 1
# Adders/Subtractors                                   : 71
 32-bit adder                                          : 28
 32-bit addsub                                         : 2
 32-bit subtractor                                     : 10
 4-bit adder                                           : 2
 5-bit adder                                           : 2
 6-bit adder                                           : 13
 6-bit subtractor                                      : 5
 7-bit adder                                           : 8
 8-bit adder                                           : 1
# Counters                                             : 3
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
 6-bit up counter                                      : 1
# Registers                                            : 2626
 Flip-Flops                                            : 2626
# Comparators                                          : 2
 8-bit comparator greater                              : 2
# Multiplexers                                         : 1290
 1-bit 2-to-1 multiplexer                              : 272
 1-bit 8-to-1 multiplexer                              : 1
 128-bit 2-to-1 multiplexer                            : 8
 3-bit 2-to-1 multiplexer                              : 5
 32-bit 2-to-1 multiplexer                             : 986
 32-bit 40-to-1 multiplexer                            : 6
 6-bit 2-to-1 multiplexer                              : 9
 8-bit 2-to-1 multiplexer                              : 3
# Logic shifters                                       : 9
 32-bit shifter rotate left                            : 9
# FSMs                                                 : 3
# Xors                                                 : 64
 1-bit xor2                                            : 2
 32-bit xor2                                           : 62

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <CV_INT_4_0> in Unit <INTERFACE> is equivalent to the following 45 FFs/Latches, which will be removed : <CV_INT_4_1> <CV_INT_4_2> <CV_INT_4_5> <CV_INT_4_6> <CV_INT_4_8> <CV_INT_4_10> <CV_INT_4_14> <CV_INT_4_16> <CV_INT_4_17> <CV_INT_4_21> <CV_INT_4_24> <CV_INT_7_0> <CV_INT_7_8> <CV_INT_7_11> <CV_INT_7_15> <CV_INT_7_16> <CV_INT_7_17> <CV_INT_7_18> <CV_INT_7_21> <CV_INT_7_22> <CV_INT_7_24> <CV_INT_7_26> <CV_INT_7_30> <CV_INT_5_0> <CV_INT_5_2> <CV_INT_5_6> <CV_INT_5_8> <CV_INT_5_9> <CV_INT_5_13> <CV_INT_5_16> <CV_INT_5_24> <CV_INT_5_27> <CV_INT_5_31> <CV_INT_6_0> <CV_INT_6_1> <CV_INT_6_5> <CV_INT_6_8> <CV_INT_6_16> <CV_INT_6_19> <CV_INT_6_23> <CV_INT_6_24> <CV_INT_6_25> <CV_INT_6_26> <CV_INT_6_29> <CV_INT_6_30> 
INFO:Xst:2261 - The FF/Latch <CV_INT_1_0> in Unit <INTERFACE> is equivalent to the following 209 FFs/Latches, which will be removed : <CV_INT_1_1> <CV_INT_1_2> <CV_INT_1_3> <CV_INT_1_4> <CV_INT_1_5> <CV_INT_1_6> <CV_INT_1_7> <CV_INT_1_8> <CV_INT_1_9> <CV_INT_1_10> <CV_INT_1_11> <CV_INT_1_12> <CV_INT_1_13> <CV_INT_1_14> <CV_INT_1_15> <CV_INT_1_16> <CV_INT_1_17> <CV_INT_1_18> <CV_INT_1_19> <CV_INT_1_20> <CV_INT_1_21> <CV_INT_1_22> <CV_INT_1_23> <CV_INT_1_24> <CV_INT_1_25> <CV_INT_1_26> <CV_INT_1_27> <CV_INT_1_28> <CV_INT_1_29> <CV_INT_1_30> <CV_INT_1_31> <CV_INT_0_0> <CV_INT_0_1> <CV_INT_0_2> <CV_INT_0_3> <CV_INT_0_4> <CV_INT_0_5> <CV_INT_0_6> <CV_INT_0_7> <CV_INT_0_8> <CV_INT_0_9> <CV_INT_0_10> <CV_INT_0_11> <CV_INT_0_12> <CV_INT_0_13> <CV_INT_0_14> <CV_INT_0_15> <CV_INT_0_16> <CV_INT_0_17> <CV_INT_0_18> <CV_INT_0_19> <CV_INT_0_20> <CV_INT_0_21> <CV_INT_0_22> <CV_INT_0_23> <CV_INT_0_24> <CV_INT_0_25> <CV_INT_0_26> <CV_INT_0_27> <CV_INT_0_28> <CV_INT_0_29> <CV_INT_0_30> <CV_INT_0_31> <CV_INT_4_3> <CV_INT_4_4>
   <CV_INT_4_7> <CV_INT_4_9> <CV_INT_4_11> <CV_INT_4_12> <CV_INT_4_13> <CV_INT_4_15> <CV_INT_4_18> <CV_INT_4_19> <CV_INT_4_20> <CV_INT_4_22> <CV_INT_4_23> <CV_INT_4_25> <CV_INT_4_26> <CV_INT_4_27> <CV_INT_4_28> <CV_INT_4_29> <CV_INT_4_30> <CV_INT_4_31> <CV_INT_2_0> <CV_INT_2_1> <CV_INT_2_2> <CV_INT_2_3> <CV_INT_2_4> <CV_INT_2_5> <CV_INT_2_6> <CV_INT_2_7> <CV_INT_2_8> <CV_INT_2_9> <CV_INT_2_10> <CV_INT_2_11> <CV_INT_2_12> <CV_INT_2_13> <CV_INT_2_14> <CV_INT_2_15> <CV_INT_2_16> <CV_INT_2_17> <CV_INT_2_18> <CV_INT_2_19> <CV_INT_2_20> <CV_INT_2_21> <CV_INT_2_22> <CV_INT_2_23> <CV_INT_2_24> <CV_INT_2_25> <CV_INT_2_26> <CV_INT_2_27> <CV_INT_2_28> <CV_INT_2_29> <CV_INT_2_30> <CV_INT_2_31> <CV_INT_3_0> <CV_INT_3_1> <CV_INT_3_2> <CV_INT_3_3> <CV_INT_3_4> <CV_INT_3_5> <CV_INT_3_6> <CV_INT_3_7> <CV_INT_3_8> <CV_INT_3_9> <CV_INT_3_10> <CV_INT_3_11> <CV_INT_3_12> <CV_INT_3_13> <CV_INT_3_14> <CV_INT_3_15> <CV_INT_3_16> <CV_INT_3_17> <CV_INT_3_18> <CV_INT_3_19> <CV_INT_3_20> <CV_INT_3_21> <CV_INT_3_22> <CV_INT_3_23>
   <CV_INT_3_24> <CV_INT_3_25> <CV_INT_3_26> <CV_INT_3_27> <CV_INT_3_28> <CV_INT_3_29> <CV_INT_3_30> <CV_INT_3_31> <CV_INT_7_1> <CV_INT_7_2> <CV_INT_7_3> <CV_INT_7_4> <CV_INT_7_5> <CV_INT_7_6> <CV_INT_7_7> <CV_INT_7_9> <CV_INT_7_10> <CV_INT_7_12> <CV_INT_7_13> <CV_INT_7_14> <CV_INT_7_19> <CV_INT_7_20> <CV_INT_7_23> <CV_INT_7_25> <CV_INT_7_27> <CV_INT_7_28> <CV_INT_7_29> <CV_INT_7_31> <CV_INT_5_1> <CV_INT_5_3> <CV_INT_5_4> <CV_INT_5_5> <CV_INT_5_7> <CV_INT_5_10> <CV_INT_5_11> <CV_INT_5_12> <CV_INT_5_14> <CV_INT_5_15> <CV_INT_5_17> <CV_INT_5_18> <CV_INT_5_19> <CV_INT_5_20> <CV_INT_5_21> <CV_INT_5_22> <CV_INT_5_23> <CV_INT_5_25> <CV_INT_5_26> <CV_INT_5_28> <CV_INT_5_29> <CV_INT_5_30> <CV_INT_6_2> <CV_INT_6_3> <CV_INT_6_4> <CV_INT_6_6> <CV_INT_6_7> <CV_INT_6_9> <CV_INT_6_10> <CV_INT_6_11> <CV_INT_6_12> <CV_INT_6_13> <CV_INT_6_14> <CV_INT_6_15> <CV_INT_6_17> <CV_INT_6_18> <CV_INT_6_20> <CV_INT_6_21> <CV_INT_6_22> <CV_INT_6_27> <CV_INT_6_28> <CV_INT_6_31> 
INFO:Xst:2261 - The FF/Latch <KS_CVSIZE_0> in Unit <INTERFACE> is equivalent to the following FF/Latch, which will be removed : <KS_CVSIZE_1> 
INFO:Xst:2261 - The FF/Latch <CTRL_DATA_LOAD> in Unit <INTERFACE> is equivalent to the following FF/Latch, which will be removed : <KS_CVLOAD> 
WARNING:Xst:1710 - FF/Latch <KS_CVSIZE_0> (without init value) has a constant value of 0 in block <INTERFACE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CV_INT_1_0> (without init value) has a constant value of 0 in block <INTERFACE>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <STATE[1:3]> with gray encoding.
---------------------
 State   | Encoding
---------------------
 nop     | 000
 wait4ks | 001
 start   | 011
 busy    | 010
 queue   | 110
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <crypto_RIJNDAEL/KEYSCH/FSM_1> on signal <RUNUP_STATE[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 hold     | 00
 cv_runup | 01
 done     | 10
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <crypto_RIJNDAEL/KEYSCH/FSM_2> on signal <RUNUP_SUB_STATE[1:3]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 000
 transform | 001
 stir1     | 010
 stir2     | 011
 stir3     | 100
 stir4     | 101
 keyfix    | 110
-----------------------
WARNING:Xst:2677 - Node <Mmult_n02433> of sequential type is unconnected in block <ALG_ITERATIVE>.
WARNING:Xst:2677 - Node <Mmult_n02753> of sequential type is unconnected in block <ALG_ITERATIVE>.
WARNING:Xst:2677 - Node <Mmult_n02853> of sequential type is unconnected in block <ALG_ITERATIVE>.
WARNING:Xst:2677 - Node <Mmult_n02533> of sequential type is unconnected in block <ALG_ITERATIVE>.
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Virtex6 Lower Power asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    T_3_0 in unit <KEY_SCHEDULE_ITERATIVE>
    T_2_0 in unit <KEY_SCHEDULE_ITERATIVE>
    T_1_0 in unit <KEY_SCHEDULE_ITERATIVE>
    T_0_0 in unit <KEY_SCHEDULE_ITERATIVE>
    T_3_1 in unit <KEY_SCHEDULE_ITERATIVE>
    T_3_2 in unit <KEY_SCHEDULE_ITERATIVE>
    T_3_4 in unit <KEY_SCHEDULE_ITERATIVE>
    T_3_5 in unit <KEY_SCHEDULE_ITERATIVE>
    T_3_3 in unit <KEY_SCHEDULE_ITERATIVE>
    T_3_6 in unit <KEY_SCHEDULE_ITERATIVE>
    T_3_7 in unit <KEY_SCHEDULE_ITERATIVE>
    T_3_9 in unit <KEY_SCHEDULE_ITERATIVE>
    T_3_10 in unit <KEY_SCHEDULE_ITERATIVE>
    T_3_8 in unit <KEY_SCHEDULE_ITERATIVE>
    T_3_12 in unit <KEY_SCHEDULE_ITERATIVE>
    T_3_13 in unit <KEY_SCHEDULE_ITERATIVE>
    T_3_11 in unit <KEY_SCHEDULE_ITERATIVE>
    T_3_15 in unit <KEY_SCHEDULE_ITERATIVE>
    T_3_16 in unit <KEY_SCHEDULE_ITERATIVE>
    T_3_14 in unit <KEY_SCHEDULE_ITERATIVE>
    T_3_17 in unit <KEY_SCHEDULE_ITERATIVE>
    T_3_18 in unit <KEY_SCHEDULE_ITERATIVE>
    T_3_20 in unit <KEY_SCHEDULE_ITERATIVE>
    T_3_21 in unit <KEY_SCHEDULE_ITERATIVE>
    T_3_19 in unit <KEY_SCHEDULE_ITERATIVE>
    T_3_23 in unit <KEY_SCHEDULE_ITERATIVE>
    T_3_24 in unit <KEY_SCHEDULE_ITERATIVE>
    T_3_22 in unit <KEY_SCHEDULE_ITERATIVE>
    T_3_26 in unit <KEY_SCHEDULE_ITERATIVE>
    T_3_27 in unit <KEY_SCHEDULE_ITERATIVE>
    T_3_25 in unit <KEY_SCHEDULE_ITERATIVE>
    T_3_28 in unit <KEY_SCHEDULE_ITERATIVE>
    T_3_29 in unit <KEY_SCHEDULE_ITERATIVE>
    T_3_31 in unit <KEY_SCHEDULE_ITERATIVE>
    T_3_30 in unit <KEY_SCHEDULE_ITERATIVE>
    T_2_2 in unit <KEY_SCHEDULE_ITERATIVE>
    T_2_3 in unit <KEY_SCHEDULE_ITERATIVE>
    T_2_1 in unit <KEY_SCHEDULE_ITERATIVE>
    T_2_5 in unit <KEY_SCHEDULE_ITERATIVE>
    T_2_6 in unit <KEY_SCHEDULE_ITERATIVE>
    T_2_4 in unit <KEY_SCHEDULE_ITERATIVE>
    T_2_8 in unit <KEY_SCHEDULE_ITERATIVE>
    T_2_9 in unit <KEY_SCHEDULE_ITERATIVE>
    T_2_7 in unit <KEY_SCHEDULE_ITERATIVE>
    T_2_11 in unit <KEY_SCHEDULE_ITERATIVE>
    T_2_12 in unit <KEY_SCHEDULE_ITERATIVE>
    T_2_10 in unit <KEY_SCHEDULE_ITERATIVE>
    T_2_14 in unit <KEY_SCHEDULE_ITERATIVE>
    T_2_15 in unit <KEY_SCHEDULE_ITERATIVE>
    T_2_13 in unit <KEY_SCHEDULE_ITERATIVE>
    T_2_17 in unit <KEY_SCHEDULE_ITERATIVE>
    T_2_18 in unit <KEY_SCHEDULE_ITERATIVE>
    T_2_16 in unit <KEY_SCHEDULE_ITERATIVE>
    T_2_19 in unit <KEY_SCHEDULE_ITERATIVE>
    T_2_20 in unit <KEY_SCHEDULE_ITERATIVE>
    T_2_22 in unit <KEY_SCHEDULE_ITERATIVE>
    T_2_23 in unit <KEY_SCHEDULE_ITERATIVE>
    T_2_21 in unit <KEY_SCHEDULE_ITERATIVE>
    T_2_25 in unit <KEY_SCHEDULE_ITERATIVE>
    T_2_26 in unit <KEY_SCHEDULE_ITERATIVE>
    T_2_24 in unit <KEY_SCHEDULE_ITERATIVE>
    T_2_28 in unit <KEY_SCHEDULE_ITERATIVE>
    T_2_29 in unit <KEY_SCHEDULE_ITERATIVE>
    T_2_27 in unit <KEY_SCHEDULE_ITERATIVE>
    T_2_30 in unit <KEY_SCHEDULE_ITERATIVE>
    T_2_31 in unit <KEY_SCHEDULE_ITERATIVE>
    T_1_1 in unit <KEY_SCHEDULE_ITERATIVE>
    T_1_2 in unit <KEY_SCHEDULE_ITERATIVE>
    T_1_4 in unit <KEY_SCHEDULE_ITERATIVE>
    T_1_5 in unit <KEY_SCHEDULE_ITERATIVE>
    T_1_3 in unit <KEY_SCHEDULE_ITERATIVE>
    T_1_7 in unit <KEY_SCHEDULE_ITERATIVE>
    T_1_8 in unit <KEY_SCHEDULE_ITERATIVE>
    T_1_6 in unit <KEY_SCHEDULE_ITERATIVE>
    T_1_9 in unit <KEY_SCHEDULE_ITERATIVE>
    T_1_10 in unit <KEY_SCHEDULE_ITERATIVE>
    T_1_12 in unit <KEY_SCHEDULE_ITERATIVE>
    T_1_13 in unit <KEY_SCHEDULE_ITERATIVE>
    T_1_11 in unit <KEY_SCHEDULE_ITERATIVE>
    T_1_15 in unit <KEY_SCHEDULE_ITERATIVE>
    T_1_16 in unit <KEY_SCHEDULE_ITERATIVE>
    T_1_14 in unit <KEY_SCHEDULE_ITERATIVE>
    T_1_18 in unit <KEY_SCHEDULE_ITERATIVE>
    T_1_19 in unit <KEY_SCHEDULE_ITERATIVE>
    T_1_17 in unit <KEY_SCHEDULE_ITERATIVE>
    T_1_21 in unit <KEY_SCHEDULE_ITERATIVE>
    T_1_22 in unit <KEY_SCHEDULE_ITERATIVE>
    T_1_20 in unit <KEY_SCHEDULE_ITERATIVE>
    T_1_24 in unit <KEY_SCHEDULE_ITERATIVE>
    T_1_25 in unit <KEY_SCHEDULE_ITERATIVE>
    T_1_23 in unit <KEY_SCHEDULE_ITERATIVE>
    T_1_27 in unit <KEY_SCHEDULE_ITERATIVE>
    T_1_28 in unit <KEY_SCHEDULE_ITERATIVE>
    T_1_26 in unit <KEY_SCHEDULE_ITERATIVE>
    T_1_30 in unit <KEY_SCHEDULE_ITERATIVE>
    T_1_31 in unit <KEY_SCHEDULE_ITERATIVE>
    T_1_29 in unit <KEY_SCHEDULE_ITERATIVE>
    T_0_1 in unit <KEY_SCHEDULE_ITERATIVE>
    T_0_3 in unit <KEY_SCHEDULE_ITERATIVE>
    T_0_4 in unit <KEY_SCHEDULE_ITERATIVE>
    T_0_2 in unit <KEY_SCHEDULE_ITERATIVE>
    T_0_6 in unit <KEY_SCHEDULE_ITERATIVE>
    T_0_7 in unit <KEY_SCHEDULE_ITERATIVE>
    T_0_5 in unit <KEY_SCHEDULE_ITERATIVE>
    T_0_9 in unit <KEY_SCHEDULE_ITERATIVE>
    T_0_10 in unit <KEY_SCHEDULE_ITERATIVE>
    T_0_8 in unit <KEY_SCHEDULE_ITERATIVE>
    T_0_11 in unit <KEY_SCHEDULE_ITERATIVE>
    T_0_12 in unit <KEY_SCHEDULE_ITERATIVE>
    T_0_14 in unit <KEY_SCHEDULE_ITERATIVE>
    T_0_15 in unit <KEY_SCHEDULE_ITERATIVE>
    T_0_13 in unit <KEY_SCHEDULE_ITERATIVE>
    T_0_17 in unit <KEY_SCHEDULE_ITERATIVE>
    T_0_18 in unit <KEY_SCHEDULE_ITERATIVE>
    T_0_16 in unit <KEY_SCHEDULE_ITERATIVE>
    T_0_20 in unit <KEY_SCHEDULE_ITERATIVE>
    T_0_21 in unit <KEY_SCHEDULE_ITERATIVE>
    T_0_19 in unit <KEY_SCHEDULE_ITERATIVE>
    T_0_22 in unit <KEY_SCHEDULE_ITERATIVE>
    T_0_23 in unit <KEY_SCHEDULE_ITERATIVE>
    T_0_25 in unit <KEY_SCHEDULE_ITERATIVE>
    T_0_26 in unit <KEY_SCHEDULE_ITERATIVE>
    T_0_24 in unit <KEY_SCHEDULE_ITERATIVE>
    T_0_28 in unit <KEY_SCHEDULE_ITERATIVE>
    T_0_29 in unit <KEY_SCHEDULE_ITERATIVE>
    T_0_27 in unit <KEY_SCHEDULE_ITERATIVE>
    T_0_31 in unit <KEY_SCHEDULE_ITERATIVE>
    T_0_30 in unit <KEY_SCHEDULE_ITERATIVE>
    x0 in unit <LFSR>
    u2 in unit <LFSR>
    u1 in unit <LFSR>

WARNING:Xst:2016 - Found a loop when searching source clock on port 'test_mode_rst_OR_75_o:test_mode_rst_OR_75_o'
Last warning will be issued only once.

Optimizing unit <INTERFACE> ...

Optimizing unit <IP_watermarking_MARS128> ...
WARNING:Xst:1710 - FF/Latch <count_3> (without init value) has a constant value of 0 in block <IP_watermarking_MARS128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <count_3> (without init value) has a constant value of 0 in block <IP_watermarking_MARS128>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <WGC> ...

Optimizing unit <LFSR> ...

Optimizing unit <ALG_ITERATIVE> ...

Optimizing unit <KEY_SCHEDULE_ITERATIVE> ...
WARNING:Xst:2677 - Node <crypto_RIJNDAEL/INTER/CV_INT_4_0> of sequential type is unconnected in block <IP_watermarking_MARS128>.
WARNING:Xst:1710 - FF/Latch <count_3> (without init value) has a constant value of 0 in block <IP_watermarking_MARS128>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IP_watermarking_MARS128, actual ratio is 38.
WARNING:Xst:2677 - Node <crypto_RIJNDAEL/ALG/Mmult_n02752> of sequential type is unconnected in block <IP_watermarking_MARS128>.
WARNING:Xst:2677 - Node <crypto_RIJNDAEL/ALG/Mmult_n02751> of sequential type is unconnected in block <IP_watermarking_MARS128>.
WARNING:Xst:2677 - Node <crypto_RIJNDAEL/ALG/Mmult_n0275> of sequential type is unconnected in block <IP_watermarking_MARS128>.
WARNING:Xst:2677 - Node <crypto_RIJNDAEL/ALG/Mmult_n02432> of sequential type is unconnected in block <IP_watermarking_MARS128>.
WARNING:Xst:2677 - Node <crypto_RIJNDAEL/ALG/Mmult_n02431> of sequential type is unconnected in block <IP_watermarking_MARS128>.
WARNING:Xst:2677 - Node <crypto_RIJNDAEL/ALG/Mmult_n0243> of sequential type is unconnected in block <IP_watermarking_MARS128>.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2390
 Flip-Flops                                            : 2390

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : IP_watermarking_MARS128.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 20865
#      GND                         : 2
#      INV                         : 5
#      LUT1                        : 20
#      LUT2                        : 1157
#      LUT3                        : 1309
#      LUT4                        : 635
#      LUT5                        : 2617
#      LUT6                        : 7676
#      MULT_AND                    : 171
#      MUXCY                       : 1457
#      MUXF7                       : 2927
#      MUXF8                       : 1381
#      VCC                         : 1
#      XORCY                       : 1507
# FlipFlops/Latches                : 2465
#      FDC                         : 767
#      FDCE                        : 1346
#      FDE                         : 296
#      FDP                         : 9
#      FDPE                        : 8
#      LD                          : 36
#      LDC                         : 3
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 204
#      IBUF                        : 39
#      OBUF                        : 165
# DSPs                             : 6
#      DSP48E1                     : 6

Device utilization summary:
---------------------------

Selected Device : 6vlx75tlff784-1l 


Slice Logic Utilization: 
 Number of Slice Registers:            2429  out of  93120     2%  
 Number of Slice LUTs:                13419  out of  46560    28%  
    Number used as Logic:             13419  out of  46560    28%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  13831
   Number with an unused Flip Flop:   11402  out of  13831    82%  
   Number with an unused LUT:           412  out of  13831     2%  
   Number of fully used LUT-FF pairs:  2017  out of  13831    14%  
   Number of unique control sets:        82

IO Utilization: 
 Number of IOs:                         205
 Number of bonded IOBs:                 205  out of    360    56%  
    IOB Flip Flops/Latches:              36

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  
 Number of DSP48E1s:                      6  out of    288     2%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------+------------------------+-------+
Clock Signal                                                 | Clock buffer(FF name)  | Load  |
-------------------------------------------------------------+------------------------+-------+
clk                                                          | BUFGP                  | 2426  |
test_mode_rst_OR_75_o(test_mode_rst_OR_75_o1:O)              | BUFG(*)(output_dev_33) | 36    |
PRSG/reset_u1_AND_13_o(PRSG/reset_u1_AND_13_o1:O)            | NONE(*)(PRSG/x0_LDC)   | 1     |
PRSG/reset_shift[0]_AND_11_o(PRSG/reset_shift[0]_AND_11_o1:O)| NONE(*)(PRSG/u2_LDC)   | 1     |
PRSG/reset_shift[3]_AND_9_o(PRSG/reset_shift[3]_AND_9_o1:O)  | NONE(*)(PRSG/u1_LDC)   | 1     |
-------------------------------------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 46.297ns (Maximum Frequency: 21.600MHz)
   Minimum input arrival time before clock: 5.319ns
   Maximum output required time after clock: 2.403ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 46.297ns (frequency: 21.600MHz)
  Total number of paths / destination ports: 7790268702750898800000000000000000000000000000000 / 3880
-------------------------------------------------------------------------
Delay:               46.297ns (Levels of Logic = 458)
  Source:            crypto_RIJNDAEL/KEYSCH/T_14_5 (FF)
  Destination:       crypto_RIJNDAEL/KEYSCH/T_14_8 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: crypto_RIJNDAEL/KEYSCH/T_14_5 to crypto_RIJNDAEL/KEYSCH/T_14_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q            262   0.280   0.917  crypto_RIJNDAEL/KEYSCH/T_14_5 (crypto_RIJNDAEL/KEYSCH/T_14_5)
     LUT6:I0->O            1   0.053   0.000  crypto_RIJNDAEL/KEYSCH_Mram_n28993 (crypto_RIJNDAEL/KEYSCH_Mram_n28992)
     MUXF7:I1->O           1   0.187   0.000  crypto_RIJNDAEL/KEYSCH_Mram_n2899_f7_0 (crypto_RIJNDAEL/KEYSCH_Mram_n2899_f71)
     MUXF8:I0->O           1   0.131   0.477  crypto_RIJNDAEL/KEYSCH_Mram_n2899_f8 (crypto_RIJNDAEL/KEYSCH_Mram_n2899_f8)
     LUT3:I1->O            1   0.053   0.416  crypto_RIJNDAEL/KEYSCH_Mram_n2899215 (crypto_RIJNDAEL/KEYSCH/n2899<0>)
     LUT2:I1->O            1   0.053   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_lut<0> (crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_lut<0>)
     MUXCY:S->O            1   0.219   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<0> (crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<1> (crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<2> (crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<3> (crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<4> (crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<5> (crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<6> (crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<7> (crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<8> (crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<9> (crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<10> (crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<11> (crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<12> (crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<13> (crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<14> (crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<15> (crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<16> (crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<17> (crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<18> (crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<19> (crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<20> (crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<21> (crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<22> (crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<23> (crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_cy<23>)
     XORCY:CI->O         297   0.180   0.923  crypto_RIJNDAEL/KEYSCH/Madd_T[0][31]_T[14][8]_add_164_OUT_xor<24> (crypto_RIJNDAEL/KEYSCH/Mmux_RUNUP_STATE[1]_RUNUP_SUB_STATE[2]_wide_mux_906_OUT451)
     LUT6:I1->O            1   0.053   0.000  crypto_RIJNDAEL/KEYSCH_Mram_n29023 (crypto_RIJNDAEL/KEYSCH_Mram_n29022)
     MUXF7:I1->O           1   0.187   0.000  crypto_RIJNDAEL/KEYSCH_Mram_n2902_f7_0 (crypto_RIJNDAEL/KEYSCH_Mram_n2902_f71)
     MUXF8:I0->O           1   0.131   0.477  crypto_RIJNDAEL/KEYSCH_Mram_n2902_f8 (crypto_RIJNDAEL/KEYSCH_Mram_n2902_f8)
     LUT3:I1->O            1   0.053   0.416  crypto_RIJNDAEL/KEYSCH_Mram_n2902215 (crypto_RIJNDAEL/KEYSCH/n2902<0>)
     LUT2:I1->O            1   0.053   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_lut<0> (crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_lut<0>)
     MUXCY:S->O            1   0.219   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<0> (crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<1> (crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<2> (crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<3> (crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<4> (crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<5> (crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<6> (crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<7> (crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<8> (crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<9> (crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<10> (crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<11> (crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<12> (crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<13> (crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<14> (crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<15> (crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<16> (crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<17> (crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<18> (crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<19> (crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<20> (crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<21> (crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<22> (crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<23> (crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_cy<23>)
     XORCY:CI->O         263   0.180   0.915  crypto_RIJNDAEL/KEYSCH/Madd_T[1][31]_T[0][31]_add_166_OUT_xor<24> (crypto_RIJNDAEL/KEYSCH/T[1][31]_T[0][31]_add_166_OUT<24>)
     LUT6:I1->O            1   0.053   0.000  crypto_RIJNDAEL/KEYSCH_Mram_n29053 (crypto_RIJNDAEL/KEYSCH_Mram_n29052)
     MUXF7:I1->O           1   0.187   0.000  crypto_RIJNDAEL/KEYSCH_Mram_n2905_f7_0 (crypto_RIJNDAEL/KEYSCH_Mram_n2905_f71)
     MUXF8:I0->O           1   0.131   0.477  crypto_RIJNDAEL/KEYSCH_Mram_n2905_f8 (crypto_RIJNDAEL/KEYSCH_Mram_n2905_f8)
     LUT3:I1->O            1   0.053   0.416  crypto_RIJNDAEL/KEYSCH_Mram_n2905215 (crypto_RIJNDAEL/KEYSCH/n2905<0>)
     LUT2:I1->O            1   0.053   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_lut<0> (crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_lut<0>)
     MUXCY:S->O            1   0.219   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<0> (crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<1> (crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<2> (crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<3> (crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<4> (crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<5> (crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<6> (crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<7> (crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<8> (crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<9> (crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<10> (crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<11> (crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<12> (crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<13> (crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<14> (crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<15> (crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<16> (crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<17> (crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<18> (crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<19> (crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<20> (crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<21> (crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<22> (crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<23> (crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_cy<23>)
     XORCY:CI->O         265   0.180   0.916  crypto_RIJNDAEL/KEYSCH/Madd_T[2][31]_T[1][31]_add_168_OUT_xor<24> (crypto_RIJNDAEL/KEYSCH/T[2][31]_T[1][31]_add_168_OUT<24>)
     LUT6:I1->O            1   0.053   0.000  crypto_RIJNDAEL/KEYSCH_Mram_n29083 (crypto_RIJNDAEL/KEYSCH_Mram_n29082)
     MUXF7:I1->O           1   0.187   0.000  crypto_RIJNDAEL/KEYSCH_Mram_n2908_f7_0 (crypto_RIJNDAEL/KEYSCH_Mram_n2908_f71)
     MUXF8:I0->O           1   0.131   0.477  crypto_RIJNDAEL/KEYSCH_Mram_n2908_f8 (crypto_RIJNDAEL/KEYSCH_Mram_n2908_f8)
     LUT3:I1->O            1   0.053   0.416  crypto_RIJNDAEL/KEYSCH_Mram_n2908215 (crypto_RIJNDAEL/KEYSCH/n2908<0>)
     LUT2:I1->O            1   0.053   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_lut<0> (crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_lut<0>)
     MUXCY:S->O            1   0.219   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<0> (crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<1> (crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<2> (crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<3> (crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<4> (crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<5> (crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<6> (crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<7> (crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<8> (crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<9> (crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<10> (crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<11> (crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<12> (crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<13> (crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<14> (crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<15> (crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<16> (crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<17> (crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<18> (crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<19> (crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<20> (crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<21> (crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<22> (crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<23> (crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_cy<23>)
     XORCY:CI->O         257   0.180   0.914  crypto_RIJNDAEL/KEYSCH/Madd_T[3][31]_T[2][31]_add_140_OUT_xor<24> (crypto_RIJNDAEL/KEYSCH/T[3][31]_T[2][31]_add_140_OUT<24>)
     LUT6:I1->O            1   0.053   0.000  crypto_RIJNDAEL/KEYSCH_Mram_n29113 (crypto_RIJNDAEL/KEYSCH_Mram_n29112)
     MUXF7:I1->O           1   0.187   0.000  crypto_RIJNDAEL/KEYSCH_Mram_n2911_f7_0 (crypto_RIJNDAEL/KEYSCH_Mram_n2911_f71)
     MUXF8:I0->O           1   0.131   0.477  crypto_RIJNDAEL/KEYSCH_Mram_n2911_f8 (crypto_RIJNDAEL/KEYSCH_Mram_n2911_f8)
     LUT3:I1->O            1   0.053   0.416  crypto_RIJNDAEL/KEYSCH_Mram_n2911215 (crypto_RIJNDAEL/KEYSCH/n2911<0>)
     LUT2:I1->O            1   0.053   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_lut<0> (crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_lut<0>)
     MUXCY:S->O            1   0.219   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<0> (crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<1> (crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<2> (crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<3> (crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<4> (crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<5> (crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<6> (crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<7> (crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<8> (crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<9> (crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<10> (crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<11> (crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<12> (crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<13> (crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<14> (crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<15> (crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<16> (crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<17> (crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<18> (crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<19> (crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<20> (crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<21> (crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<22> (crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<23> (crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_cy<23>)
     XORCY:CI->O         264   0.180   0.915  crypto_RIJNDAEL/KEYSCH/Madd_T[4][31]_T[3][31]_add_172_OUT_xor<24> (crypto_RIJNDAEL/KEYSCH/T[4][31]_T[3][31]_add_172_OUT<24>)
     LUT6:I1->O            1   0.053   0.000  crypto_RIJNDAEL/KEYSCH_Mram_n29143 (crypto_RIJNDAEL/KEYSCH_Mram_n29142)
     MUXF7:I1->O           1   0.187   0.000  crypto_RIJNDAEL/KEYSCH_Mram_n2914_f7_0 (crypto_RIJNDAEL/KEYSCH_Mram_n2914_f71)
     MUXF8:I0->O           1   0.131   0.477  crypto_RIJNDAEL/KEYSCH_Mram_n2914_f8 (crypto_RIJNDAEL/KEYSCH_Mram_n2914_f8)
     LUT3:I1->O            1   0.053   0.416  crypto_RIJNDAEL/KEYSCH_Mram_n2914215 (crypto_RIJNDAEL/KEYSCH/n2914<0>)
     LUT2:I1->O            1   0.053   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_lut<0> (crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_lut<0>)
     MUXCY:S->O            1   0.219   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<0> (crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<1> (crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<2> (crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<3> (crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<4> (crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<5> (crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<6> (crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<7> (crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<8> (crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<9> (crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<10> (crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<11> (crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<12> (crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<13> (crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<14> (crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<15> (crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<16> (crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<17> (crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<18> (crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<19> (crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<20> (crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<21> (crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<22> (crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<23> (crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_cy<23>)
     XORCY:CI->O         264   0.180   0.915  crypto_RIJNDAEL/KEYSCH/Madd_T[5][31]_T[4][31]_add_174_OUT_xor<24> (crypto_RIJNDAEL/KEYSCH/T[5][31]_T[4][31]_add_174_OUT<24>)
     LUT6:I1->O            1   0.053   0.000  crypto_RIJNDAEL/KEYSCH_Mram_n29173 (crypto_RIJNDAEL/KEYSCH_Mram_n29172)
     MUXF7:I1->O           1   0.187   0.000  crypto_RIJNDAEL/KEYSCH_Mram_n2917_f7_0 (crypto_RIJNDAEL/KEYSCH_Mram_n2917_f71)
     MUXF8:I0->O           1   0.131   0.477  crypto_RIJNDAEL/KEYSCH_Mram_n2917_f8 (crypto_RIJNDAEL/KEYSCH_Mram_n2917_f8)
     LUT3:I1->O            1   0.053   0.416  crypto_RIJNDAEL/KEYSCH_Mram_n2917215 (crypto_RIJNDAEL/KEYSCH/n2917<0>)
     LUT2:I1->O            1   0.053   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_lut<0> (crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_lut<0>)
     MUXCY:S->O            1   0.219   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<0> (crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<1> (crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<2> (crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<3> (crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<4> (crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<5> (crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<6> (crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<7> (crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<8> (crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<9> (crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<10> (crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<11> (crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<12> (crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<13> (crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<14> (crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<15> (crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<16> (crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<17> (crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<18> (crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<19> (crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<20> (crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<21> (crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<22> (crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<23> (crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_cy<23>)
     XORCY:CI->O         265   0.180   0.916  crypto_RIJNDAEL/KEYSCH/Madd_T[6][31]_T[5][31]_add_176_OUT_xor<24> (crypto_RIJNDAEL/KEYSCH/T[6][31]_T[5][31]_add_176_OUT<24>)
     LUT6:I1->O            1   0.053   0.000  crypto_RIJNDAEL/KEYSCH_Mram_n29203 (crypto_RIJNDAEL/KEYSCH_Mram_n29202)
     MUXF7:I1->O           1   0.187   0.000  crypto_RIJNDAEL/KEYSCH_Mram_n2920_f7_0 (crypto_RIJNDAEL/KEYSCH_Mram_n2920_f71)
     MUXF8:I0->O           1   0.131   0.477  crypto_RIJNDAEL/KEYSCH_Mram_n2920_f8 (crypto_RIJNDAEL/KEYSCH_Mram_n2920_f8)
     LUT3:I1->O            1   0.053   0.416  crypto_RIJNDAEL/KEYSCH_Mram_n2920215 (crypto_RIJNDAEL/KEYSCH/n2920<0>)
     LUT2:I1->O            1   0.053   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_lut<0> (crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_lut<0>)
     MUXCY:S->O            1   0.219   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<0> (crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<1> (crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<2> (crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<3> (crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<4> (crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<5> (crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<6> (crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<7> (crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<8> (crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<9> (crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<10> (crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<11> (crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<12> (crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<13> (crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<14> (crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<15> (crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<16> (crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<17> (crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<18> (crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<19> (crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<20> (crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<21> (crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<22> (crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<23> (crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_cy<23>)
     XORCY:CI->O         257   0.180   0.914  crypto_RIJNDAEL/KEYSCH/Madd_T[7][31]_T[6][31]_add_148_OUT_xor<24> (crypto_RIJNDAEL/KEYSCH/T[7][31]_T[6][31]_add_148_OUT<24>)
     LUT6:I1->O            1   0.053   0.000  crypto_RIJNDAEL/KEYSCH_Mram_n29233 (crypto_RIJNDAEL/KEYSCH_Mram_n29232)
     MUXF7:I1->O           1   0.187   0.000  crypto_RIJNDAEL/KEYSCH_Mram_n2923_f7_0 (crypto_RIJNDAEL/KEYSCH_Mram_n2923_f71)
     MUXF8:I0->O           1   0.131   0.477  crypto_RIJNDAEL/KEYSCH_Mram_n2923_f8 (crypto_RIJNDAEL/KEYSCH_Mram_n2923_f8)
     LUT3:I1->O            1   0.053   0.416  crypto_RIJNDAEL/KEYSCH_Mram_n2923215 (crypto_RIJNDAEL/KEYSCH/n2923<0>)
     LUT2:I1->O            1   0.053   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_lut<0> (crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_lut<0>)
     MUXCY:S->O            1   0.219   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<0> (crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<1> (crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<2> (crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<3> (crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<4> (crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<5> (crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<6> (crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<7> (crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<8> (crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<9> (crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<10> (crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<11> (crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<12> (crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<13> (crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<14> (crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<15> (crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<16> (crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<17> (crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<18> (crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<19> (crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<20> (crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<21> (crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<22> (crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<23> (crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_cy<23>)
     XORCY:CI->O         262   0.180   0.915  crypto_RIJNDAEL/KEYSCH/Madd_T[8][31]_T[7][31]_add_180_OUT_xor<24> (crypto_RIJNDAEL/KEYSCH/T[8][31]_T[7][31]_add_180_OUT<24>)
     LUT6:I1->O            1   0.053   0.000  crypto_RIJNDAEL/KEYSCH_Mram_n29263 (crypto_RIJNDAEL/KEYSCH_Mram_n29262)
     MUXF7:I1->O           1   0.187   0.000  crypto_RIJNDAEL/KEYSCH_Mram_n2926_f7_0 (crypto_RIJNDAEL/KEYSCH_Mram_n2926_f71)
     MUXF8:I0->O           1   0.131   0.477  crypto_RIJNDAEL/KEYSCH_Mram_n2926_f8 (crypto_RIJNDAEL/KEYSCH_Mram_n2926_f8)
     LUT3:I1->O            1   0.053   0.416  crypto_RIJNDAEL/KEYSCH_Mram_n2926215 (crypto_RIJNDAEL/KEYSCH/n2926<0>)
     LUT2:I1->O            1   0.053   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_lut<0> (crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_lut<0>)
     MUXCY:S->O            1   0.219   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<0> (crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<1> (crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<2> (crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<3> (crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<4> (crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<5> (crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<6> (crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<7> (crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<8> (crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<9> (crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<10> (crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<11> (crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<12> (crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<13> (crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<14> (crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<15> (crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<16> (crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<17> (crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<18> (crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<19> (crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<20> (crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<21> (crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<22> (crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<23> (crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_cy<23>)
     XORCY:CI->O         265   0.180   0.916  crypto_RIJNDAEL/KEYSCH/Madd_T[9][31]_T[8][31]_add_182_OUT_xor<24> (crypto_RIJNDAEL/KEYSCH/T[9][31]_T[8][31]_add_182_OUT<24>)
     LUT6:I1->O            1   0.053   0.000  crypto_RIJNDAEL/KEYSCH_Mram_n29293 (crypto_RIJNDAEL/KEYSCH_Mram_n29292)
     MUXF7:I1->O           1   0.187   0.000  crypto_RIJNDAEL/KEYSCH_Mram_n2929_f7_0 (crypto_RIJNDAEL/KEYSCH_Mram_n2929_f71)
     MUXF8:I0->O           1   0.131   0.477  crypto_RIJNDAEL/KEYSCH_Mram_n2929_f8 (crypto_RIJNDAEL/KEYSCH_Mram_n2929_f8)
     LUT3:I1->O            1   0.053   0.416  crypto_RIJNDAEL/KEYSCH_Mram_n2929215 (crypto_RIJNDAEL/KEYSCH/n2929<0>)
     LUT2:I1->O            1   0.053   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_lut<0> (crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_lut<0>)
     MUXCY:S->O            1   0.219   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<0> (crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<1> (crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<2> (crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<3> (crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<4> (crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<5> (crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<6> (crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<7> (crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<8> (crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<9> (crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<10> (crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<11> (crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<12> (crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<13> (crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<14> (crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<15> (crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<16> (crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<17> (crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<18> (crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<19> (crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<20> (crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<21> (crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<22> (crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<23> (crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_cy<23>)
     XORCY:CI->O         257   0.180   0.914  crypto_RIJNDAEL/KEYSCH/Madd_T[10][31]_T[9][31]_add_154_OUT_xor<24> (crypto_RIJNDAEL/KEYSCH/T[10][31]_T[9][31]_add_154_OUT<24>)
     LUT6:I1->O            1   0.053   0.000  crypto_RIJNDAEL/KEYSCH_Mram_n29323 (crypto_RIJNDAEL/KEYSCH_Mram_n29322)
     MUXF7:I1->O           1   0.187   0.000  crypto_RIJNDAEL/KEYSCH_Mram_n2932_f7_0 (crypto_RIJNDAEL/KEYSCH_Mram_n2932_f71)
     MUXF8:I0->O           1   0.131   0.477  crypto_RIJNDAEL/KEYSCH_Mram_n2932_f8 (crypto_RIJNDAEL/KEYSCH_Mram_n2932_f8)
     LUT3:I1->O            1   0.053   0.416  crypto_RIJNDAEL/KEYSCH_Mram_n2932215 (crypto_RIJNDAEL/KEYSCH/n2932<0>)
     LUT2:I1->O            1   0.053   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_lut<0> (crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_lut<0>)
     MUXCY:S->O            1   0.219   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<0> (crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<1> (crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<2> (crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<3> (crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<4> (crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<5> (crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<6> (crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<7> (crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<8> (crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<9> (crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<10> (crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<11> (crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<12> (crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<13> (crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<14> (crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<15> (crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<16> (crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<17> (crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<18> (crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<19> (crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<20> (crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<21> (crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<22> (crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<23> (crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_cy<23>)
     XORCY:CI->O         257   0.180   0.914  crypto_RIJNDAEL/KEYSCH/Madd_T[11][31]_T[10][31]_add_156_OUT_xor<24> (crypto_RIJNDAEL/KEYSCH/T[11][31]_T[10][31]_add_156_OUT<24>)
     LUT6:I1->O            1   0.053   0.000  crypto_RIJNDAEL/KEYSCH_Mram_n29353 (crypto_RIJNDAEL/KEYSCH_Mram_n29352)
     MUXF7:I1->O           1   0.187   0.000  crypto_RIJNDAEL/KEYSCH_Mram_n2935_f7_0 (crypto_RIJNDAEL/KEYSCH_Mram_n2935_f71)
     MUXF8:I0->O           1   0.131   0.477  crypto_RIJNDAEL/KEYSCH_Mram_n2935_f8 (crypto_RIJNDAEL/KEYSCH_Mram_n2935_f8)
     LUT3:I1->O            1   0.053   0.416  crypto_RIJNDAEL/KEYSCH_Mram_n2935215 (crypto_RIJNDAEL/KEYSCH/n2935<0>)
     LUT2:I1->O            1   0.053   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_lut<0> (crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_lut<0>)
     MUXCY:S->O            1   0.219   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<0> (crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<1> (crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<2> (crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<3> (crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<4> (crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<5> (crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<6> (crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<7> (crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<8> (crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<9> (crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<10> (crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<11> (crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<12> (crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<13> (crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<14> (crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<15> (crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<16> (crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<17> (crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<18> (crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<19> (crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<20> (crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<21> (crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<22> (crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<23> (crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_cy<23>)
     XORCY:CI->O         263   0.180   0.915  crypto_RIJNDAEL/KEYSCH/Madd_T[12][31]_T[11][31]_add_188_OUT_xor<24> (crypto_RIJNDAEL/KEYSCH/T[12][31]_T[11][31]_add_188_OUT<24>)
     LUT6:I1->O            1   0.053   0.000  crypto_RIJNDAEL/KEYSCH_Mram_n29383 (crypto_RIJNDAEL/KEYSCH_Mram_n29382)
     MUXF7:I1->O           1   0.187   0.000  crypto_RIJNDAEL/KEYSCH_Mram_n2938_f7_0 (crypto_RIJNDAEL/KEYSCH_Mram_n2938_f71)
     MUXF8:I0->O           1   0.131   0.477  crypto_RIJNDAEL/KEYSCH_Mram_n2938_f8 (crypto_RIJNDAEL/KEYSCH_Mram_n2938_f8)
     LUT3:I1->O            1   0.053   0.416  crypto_RIJNDAEL/KEYSCH_Mram_n2938215 (crypto_RIJNDAEL/KEYSCH/n2938<0>)
     LUT2:I1->O            1   0.053   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_lut<0> (crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_lut<0>)
     MUXCY:S->O            1   0.219   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<0> (crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<1> (crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<2> (crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<3> (crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<4> (crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<5> (crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<6> (crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<7> (crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<8> (crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<9> (crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<10> (crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<11> (crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<12> (crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<13> (crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<14> (crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<15> (crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<16> (crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<17> (crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<18> (crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<19> (crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<20> (crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<21> (crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<22> (crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<23> (crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_cy<23>)
     XORCY:CI->O         268   0.180   0.916  crypto_RIJNDAEL/KEYSCH/Madd_T[13][31]_T[12][31]_add_190_OUT_xor<24> (crypto_RIJNDAEL/KEYSCH/T[13][31]_T[12][31]_add_190_OUT<24>)
     LUT6:I1->O            1   0.053   0.000  crypto_RIJNDAEL/KEYSCH_Mram_n29413 (crypto_RIJNDAEL/KEYSCH_Mram_n29412)
     MUXF7:I1->O           1   0.187   0.000  crypto_RIJNDAEL/KEYSCH_Mram_n2941_f7_0 (crypto_RIJNDAEL/KEYSCH_Mram_n2941_f71)
     MUXF8:I0->O           1   0.131   0.477  crypto_RIJNDAEL/KEYSCH_Mram_n2941_f8 (crypto_RIJNDAEL/KEYSCH_Mram_n2941_f8)
     LUT3:I1->O            1   0.053   0.416  crypto_RIJNDAEL/KEYSCH_Mram_n2941215 (crypto_RIJNDAEL/KEYSCH/n2941<0>)
     LUT2:I1->O            1   0.053   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_lut<0> (crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_lut<0>)
     MUXCY:S->O            1   0.219   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<0> (crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<1> (crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<2> (crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<3> (crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<4> (crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<5> (crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<6> (crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<7> (crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<8> (crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<9> (crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<10> (crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<11> (crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<12> (crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<13> (crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<14> (crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<15> (crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<16> (crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<17> (crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<18> (crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<19> (crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<20> (crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<21> (crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<22> (crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<23> (crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<23>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<24> (crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<24>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<25> (crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<25>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<26> (crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<26>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<27> (crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<27>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<28> (crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<28>)
     MUXCY:CI->O           1   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<29> (crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<29>)
     MUXCY:CI->O           0   0.015   0.000  crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<30> (crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_cy<30>)
     XORCY:CI->O           1   0.180   0.416  crypto_RIJNDAEL/KEYSCH/Madd_T[14][31]_T[13][31]_add_162_OUT_xor<31> (crypto_RIJNDAEL/KEYSCH/T[14][31]_T[13][31]_add_162_OUT<31>)
     LUT5:I4->O            1   0.053   0.000  crypto_RIJNDAEL/KEYSCH/Mmux_RUNUP_STATE[1]_RUNUP_SUB_STATE[2]_wide_mux_902_OUT31 (crypto_RIJNDAEL/KEYSCH/RUNUP_STATE[1]_RUNUP_SUB_STATE[2]_wide_mux_902_OUT<8>)
     FDC:D                    -0.012          crypto_RIJNDAEL/KEYSCH/T_14_8
    ----------------------------------------
    Total                     46.297ns (18.753ns logic, 27.544ns route)
                                       (40.5% logic, 59.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 387547360 / 2566
-------------------------------------------------------------------------
Offset:              5.319ns (Levels of Logic = 46)
  Source:            x<0> (PAD)
  Destination:       general/blk000003f0 (FF)
  Destination Clock: clk rising

  Data Path: x<0> to general/blk000003f0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   0.003   0.713  x_0_IBUF (x_0_IBUF)
     begin scope: 'general:a<0>'
     LUT4:I0->O            1   0.053   0.000  blk000004a4 (sig00000331)
     MUXCY:S->O            1   0.219   0.000  blk0000015e (sig000003e4)
     MUXCY:CI->O           1   0.015   0.000  blk00000145 (sig000003cb)
     MUXCY:CI->O           1   0.015   0.000  blk0000013c (sig000003c2)
     MUXCY:CI->O           1   0.015   0.000  blk00000133 (sig000003b9)
     MUXCY:CI->O           1   0.015   0.000  blk0000012a (sig000003b0)
     MUXCY:CI->O           1   0.015   0.000  blk00000121 (sig000003a7)
     MUXCY:CI->O           1   0.015   0.000  blk00000118 (sig0000039e)
     MUXCY:CI->O           1   0.015   0.000  blk0000010f (sig00000395)
     MUXCY:CI->O           1   0.015   0.000  blk00000106 (sig0000038c)
     MUXCY:CI->O           1   0.015   0.000  blk000000fd (sig00000383)
     MUXCY:CI->O           1   0.015   0.000  blk000000f4 (sig0000037a)
     MUXCY:CI->O           1   0.015   0.000  blk000000eb (sig00000371)
     MUXCY:CI->O           1   0.015   0.000  blk000000e2 (sig00000368)
     MUXCY:CI->O           1   0.015   0.000  blk000000d9 (sig0000035f)
     MUXCY:CI->O           1   0.015   0.000  blk000000d0 (sig00000356)
     MUXCY:CI->O           1   0.015   0.000  blk000000c7 (sig0000034d)
     MUXCY:CI->O           1   0.015   0.000  blk000000be (sig00000344)
     MUXCY:CI->O           0   0.015   0.000  blk000000b5 (sig0000033b)
     XORCY:CI->O           1   0.180   0.477  blk0000000a (sig000001f6)
     LUT2:I0->O            1   0.053   0.000  blk000003bc (sig00000118)
     MUXCY:S->O            1   0.219   0.000  blk000003bb (sig00000117)
     MUXCY:CI->O           0   0.015   0.000  blk000003b9 (sig00000116)
     XORCY:CI->O           1   0.180   0.477  blk000003b7 (sig000001e5)
     LUT2:I0->O            1   0.053   0.000  blk000002d8 (sig00000084)
     MUXCY:S->O            1   0.219   0.000  blk000002d7 (sig00000083)
     MUXCY:CI->O           1   0.015   0.000  blk000002d5 (sig00000082)
     MUXCY:CI->O           1   0.015   0.000  blk000002d3 (sig00000081)
     MUXCY:CI->O           1   0.015   0.000  blk000002d1 (sig00000080)
     XORCY:CI->O           1   0.180   0.477  blk000002ce (sig000001d1)
     LUT2:I0->O            1   0.053   0.000  blk0000025c (sig00000034)
     MUXCY:S->O            1   0.219   0.000  blk0000025b (sig00000033)
     MUXCY:CI->O           1   0.015   0.000  blk00000258 (sig00000031)
     MUXCY:CI->O           1   0.015   0.000  blk00000256 (sig00000030)
     MUXCY:CI->O           1   0.015   0.000  blk00000254 (sig0000002f)
     MUXCY:CI->O           1   0.015   0.000  blk00000252 (sig0000002e)
     MUXCY:CI->O           1   0.015   0.000  blk00000250 (sig0000002d)
     MUXCY:CI->O           1   0.015   0.000  blk0000024e (sig0000002c)
     MUXCY:CI->O           1   0.015   0.000  blk0000024c (sig0000002b)
     MUXCY:CI->O           1   0.015   0.000  blk0000024a (sig0000002a)
     XORCY:CI->O           1   0.180   0.477  blk00000247 (sig000001a7)
     LUT2:I0->O            1   0.053   0.000  blk00000210 (sig00000004)
     MUXCY:S->O            0   0.219   0.000  blk0000020f (sig00000003)
     XORCY:CI->O           1   0.180   0.000  blk0000020c (sig0000014e)
     FDE:D                    -0.012          blk000003f0
    ----------------------------------------
    Total                      5.319ns (2.698ns logic, 2.621ns route)
                                       (50.7% logic, 49.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'test_mode_rst_OR_75_o'
  Total number of paths / destination ports: 36 / 36
-------------------------------------------------------------------------
Offset:              0.640ns (Levels of Logic = 2)
  Source:            test_mode (PAD)
  Destination:       output_dev_33 (LATCH)
  Destination Clock: test_mode_rst_OR_75_o falling

  Data Path: test_mode to output_dev_33
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           103   0.003   0.584  test_mode_IBUF (test_mode_IBUF)
     LUT2:I1->O            1   0.053   0.000  Mmux_output_dev[35]_p[35]_MUX_1536_o11 (output_dev[35]_p[35]_MUX_1536_o)
     LD:D                     -0.043          output_dev_35
    ----------------------------------------
    Total                      0.640ns (0.056ns logic, 0.584ns route)
                                       (8.7% logic, 91.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PRSG/reset_u1_AND_13_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.584ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PRSG/x0_LDC (LATCH)
  Destination Clock: PRSG/reset_u1_AND_13_o falling

  Data Path: rst to PRSG/x0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2125   0.003   0.803  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.053   0.405  PRSG/reset_u1_AND_14_o1 (PRSG/reset_u1_AND_14_o)
     LDC:CLR                   0.320          PRSG/x0_LDC
    ----------------------------------------
    Total                      1.584ns (0.376ns logic, 1.208ns route)
                                       (23.7% logic, 76.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PRSG/reset_shift[0]_AND_11_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.819ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PRSG/u2_LDC (LATCH)
  Destination Clock: PRSG/reset_shift[0]_AND_11_o falling

  Data Path: rst to PRSG/u2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2125   0.003   1.038  rst_IBUF (rst_IBUF)
     LUT5:I0->O            2   0.053   0.405  PRSG/reset_shift[0]_AND_12_o1 (PRSG/reset_shift[0]_AND_12_o)
     LDC:CLR                   0.320          PRSG/u2_LDC
    ----------------------------------------
    Total                      1.819ns (0.376ns logic, 1.443ns route)
                                       (20.7% logic, 79.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PRSG/reset_shift[3]_AND_9_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.660ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PRSG/u1_LDC (LATCH)
  Destination Clock: PRSG/reset_shift[3]_AND_9_o falling

  Data Path: rst to PRSG/u1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2125   0.003   0.879  rst_IBUF (rst_IBUF)
     LUT3:I0->O            2   0.053   0.405  PRSG/reset_shift[3]_AND_10_o1 (PRSG/reset_shift[3]_AND_10_o)
     LDC:CLR                   0.320          PRSG/u1_LDC
    ----------------------------------------
    Total                      1.660ns (0.376ns logic, 1.284ns route)
                                       (22.6% logic, 77.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1025 / 129
-------------------------------------------------------------------------
Offset:              2.403ns (Levels of Logic = 3)
  Source:            crypto_RIJNDAEL/ALG/ROUND_2 (FF)
  Destination:       watermark_output<127> (PAD)
  Source Clock:      clk rising

  Data Path: crypto_RIJNDAEL/ALG/ROUND_2 to watermark_output<127>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             20   0.280   0.839  crypto_RIJNDAEL/ALG/ROUND_2 (crypto_RIJNDAEL/ALG/ROUND_2)
     LUT6:I0->O          133   0.053   0.776  crypto_RIJNDAEL/ALG/PWR_25_o_ROUND[5]_equal_2_o<5>1 (crypto_RIJNDAEL/ALG/PWR_25_o_ROUND[5]_equal_2_o)
     LUT4:I0->O            1   0.053   0.399  crypto_RIJNDAEL/ALG/Mmux_ALG_DATAOUT1281 (watermark_output_9_OBUF)
     OBUF:I->O                 0.003          watermark_output_9_OBUF (watermark_output<9>)
    ----------------------------------------
    Total                      2.403ns (0.389ns logic, 2.014ns route)
                                       (16.2% logic, 83.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'test_mode_rst_OR_75_o'
  Total number of paths / destination ports: 36 / 36
-------------------------------------------------------------------------
Offset:              0.684ns (Levels of Logic = 1)
  Source:            output_dev_35 (LATCH)
  Destination:       output_dev<35> (PAD)
  Source Clock:      test_mode_rst_OR_75_o falling

  Data Path: output_dev_35 to output_dev<35>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.282   0.399  output_dev_35 (output_dev_35)
     OBUF:I->O                 0.003          output_dev_35_OBUF (output_dev<35>)
    ----------------------------------------
    Total                      0.684ns (0.285ns logic, 0.399ns route)
                                       (41.7% logic, 58.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock PRSG/reset_shift[0]_AND_11_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.679|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock PRSG/reset_shift[3]_AND_9_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.575|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock PRSG/reset_u1_AND_13_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
PRSG/reset_shift[0]_AND_11_o|         |         |    2.102|         |
PRSG/reset_shift[3]_AND_9_o |         |         |    2.263|         |
clk                         |         |         |    2.259|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
PRSG/reset_shift[0]_AND_11_o|         |    2.102|         |         |
PRSG/reset_shift[3]_AND_9_o |         |    2.263|         |         |
PRSG/reset_u1_AND_13_o      |         |    0.888|         |         |
clk                         |   46.297|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock test_mode_rst_OR_75_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    0.810|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 436.00 secs
Total CPU time to Xst completion: 435.73 secs
 
--> 

Total memory usage is 305692 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  219 (   0 filtered)
Number of infos    :   35 (   0 filtered)

