Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Thu Oct 24 09:15:45 2024
| Host         : DESKTOP-GTUF0U5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab_5_top_level_students_timing_summary_routed.rpt -pb lab_5_top_level_students_timing_summary_routed.pb -rpx lab_5_top_level_students_timing_summary_routed.rpx -warn_on_violation
| Design       : lab_5_top_level_students
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  29          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.250        0.000                      0                12587        0.013        0.000                      0                12587        4.020        0.000                       0                  6281  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.250        0.000                      0                12587        0.013        0.000                      0                12587        4.020        0.000                       0                  6281  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 ADC_SUBSYSTEM/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1831/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.482ns  (logic 1.328ns (24.225%)  route 4.154ns (75.775%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.534     5.055    ADC_SUBSYSTEM/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  ADC_SUBSYSTEM/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.259 r  ADC_SUBSYSTEM/XADC_INST/inst/DRDY
                         net (fo=2, routed)           0.644     6.903    ADC_SUBSYSTEM/ready
    SLICE_X28Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.027 r  ADC_SUBSYSTEM/scaled_adc_data1_i_1/O
                         net (fo=6204, routed)        3.510    10.537    ADC_SUBSYSTEM/AVERAGER/EN
    SLICE_X59Y28         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1831/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.506    14.847    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X59Y28         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1831/C
                         clock pessimism              0.180    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X59Y28         FDRE (Setup_fdre_C_CE)      -0.205    14.787    ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1831
  -------------------------------------------------------------------
                         required time                         14.787    
                         arrival time                         -10.537    
  -------------------------------------------------------------------
                         slack                                  4.250    

Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 ADC_SUBSYSTEM/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1832/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.482ns  (logic 1.328ns (24.225%)  route 4.154ns (75.775%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.534     5.055    ADC_SUBSYSTEM/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  ADC_SUBSYSTEM/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.259 r  ADC_SUBSYSTEM/XADC_INST/inst/DRDY
                         net (fo=2, routed)           0.644     6.903    ADC_SUBSYSTEM/ready
    SLICE_X28Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.027 r  ADC_SUBSYSTEM/scaled_adc_data1_i_1/O
                         net (fo=6204, routed)        3.510    10.537    ADC_SUBSYSTEM/AVERAGER/EN
    SLICE_X59Y28         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1832/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.506    14.847    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X59Y28         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1832/C
                         clock pessimism              0.180    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X59Y28         FDRE (Setup_fdre_C_CE)      -0.205    14.787    ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1832
  -------------------------------------------------------------------
                         required time                         14.787    
                         arrival time                         -10.537    
  -------------------------------------------------------------------
                         slack                                  4.250    

Slack (MET) :             4.252ns  (required time - arrival time)
  Source:                 ADC_SUBSYSTEM/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1873/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.482ns  (logic 1.328ns (24.226%)  route 4.154ns (75.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.534     5.055    ADC_SUBSYSTEM/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  ADC_SUBSYSTEM/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.259 r  ADC_SUBSYSTEM/XADC_INST/inst/DRDY
                         net (fo=2, routed)           0.644     6.903    ADC_SUBSYSTEM/ready
    SLICE_X28Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.027 r  ADC_SUBSYSTEM/scaled_adc_data1_i_1/O
                         net (fo=6204, routed)        3.510    10.537    ADC_SUBSYSTEM/AVERAGER/EN
    SLICE_X62Y30         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1873/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.508    14.849    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X62Y30         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1873/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X62Y30         FDRE (Setup_fdre_C_CE)      -0.205    14.789    ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1873
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                         -10.537    
  -------------------------------------------------------------------
                         slack                                  4.252    

Slack (MET) :             4.252ns  (required time - arrival time)
  Source:                 ADC_SUBSYSTEM/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1874/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.482ns  (logic 1.328ns (24.226%)  route 4.154ns (75.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.534     5.055    ADC_SUBSYSTEM/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  ADC_SUBSYSTEM/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.259 r  ADC_SUBSYSTEM/XADC_INST/inst/DRDY
                         net (fo=2, routed)           0.644     6.903    ADC_SUBSYSTEM/ready
    SLICE_X28Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.027 r  ADC_SUBSYSTEM/scaled_adc_data1_i_1/O
                         net (fo=6204, routed)        3.510    10.537    ADC_SUBSYSTEM/AVERAGER/EN
    SLICE_X62Y30         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1874/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.508    14.849    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X62Y30         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1874/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X62Y30         FDRE (Setup_fdre_C_CE)      -0.205    14.789    ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1874
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                         -10.537    
  -------------------------------------------------------------------
                         slack                                  4.252    

Slack (MET) :             4.252ns  (required time - arrival time)
  Source:                 ADC_SUBSYSTEM/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1875/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.482ns  (logic 1.328ns (24.226%)  route 4.154ns (75.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.534     5.055    ADC_SUBSYSTEM/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  ADC_SUBSYSTEM/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.259 r  ADC_SUBSYSTEM/XADC_INST/inst/DRDY
                         net (fo=2, routed)           0.644     6.903    ADC_SUBSYSTEM/ready
    SLICE_X28Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.027 r  ADC_SUBSYSTEM/scaled_adc_data1_i_1/O
                         net (fo=6204, routed)        3.510    10.537    ADC_SUBSYSTEM/AVERAGER/EN
    SLICE_X62Y30         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1875/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.508    14.849    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X62Y30         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1875/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X62Y30         FDRE (Setup_fdre_C_CE)      -0.205    14.789    ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1875
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                         -10.537    
  -------------------------------------------------------------------
                         slack                                  4.252    

Slack (MET) :             4.252ns  (required time - arrival time)
  Source:                 ADC_SUBSYSTEM/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1876/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.482ns  (logic 1.328ns (24.226%)  route 4.154ns (75.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.534     5.055    ADC_SUBSYSTEM/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  ADC_SUBSYSTEM/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.259 r  ADC_SUBSYSTEM/XADC_INST/inst/DRDY
                         net (fo=2, routed)           0.644     6.903    ADC_SUBSYSTEM/ready
    SLICE_X28Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.027 r  ADC_SUBSYSTEM/scaled_adc_data1_i_1/O
                         net (fo=6204, routed)        3.510    10.537    ADC_SUBSYSTEM/AVERAGER/EN
    SLICE_X62Y30         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1876/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.508    14.849    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X62Y30         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1876/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X62Y30         FDRE (Setup_fdre_C_CE)      -0.205    14.789    ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1876
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                         -10.537    
  -------------------------------------------------------------------
                         slack                                  4.252    

Slack (MET) :             4.270ns  (required time - arrival time)
  Source:                 ADC_SUBSYSTEM/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1869/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.464ns  (logic 1.328ns (24.305%)  route 4.136ns (75.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.534     5.055    ADC_SUBSYSTEM/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  ADC_SUBSYSTEM/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.259 r  ADC_SUBSYSTEM/XADC_INST/inst/DRDY
                         net (fo=2, routed)           0.644     6.903    ADC_SUBSYSTEM/ready
    SLICE_X28Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.027 r  ADC_SUBSYSTEM/scaled_adc_data1_i_1/O
                         net (fo=6204, routed)        3.492    10.519    ADC_SUBSYSTEM/AVERAGER/EN
    SLICE_X63Y30         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1869/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.508    14.849    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X63Y30         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1869/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X63Y30         FDRE (Setup_fdre_C_CE)      -0.205    14.789    ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1869
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                         -10.519    
  -------------------------------------------------------------------
                         slack                                  4.270    

Slack (MET) :             4.270ns  (required time - arrival time)
  Source:                 ADC_SUBSYSTEM/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1870/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.464ns  (logic 1.328ns (24.305%)  route 4.136ns (75.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.534     5.055    ADC_SUBSYSTEM/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  ADC_SUBSYSTEM/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.259 r  ADC_SUBSYSTEM/XADC_INST/inst/DRDY
                         net (fo=2, routed)           0.644     6.903    ADC_SUBSYSTEM/ready
    SLICE_X28Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.027 r  ADC_SUBSYSTEM/scaled_adc_data1_i_1/O
                         net (fo=6204, routed)        3.492    10.519    ADC_SUBSYSTEM/AVERAGER/EN
    SLICE_X63Y30         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1870/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.508    14.849    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X63Y30         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1870/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X63Y30         FDRE (Setup_fdre_C_CE)      -0.205    14.789    ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1870
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                         -10.519    
  -------------------------------------------------------------------
                         slack                                  4.270    

Slack (MET) :             4.270ns  (required time - arrival time)
  Source:                 ADC_SUBSYSTEM/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1871/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.464ns  (logic 1.328ns (24.305%)  route 4.136ns (75.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.534     5.055    ADC_SUBSYSTEM/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  ADC_SUBSYSTEM/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.259 r  ADC_SUBSYSTEM/XADC_INST/inst/DRDY
                         net (fo=2, routed)           0.644     6.903    ADC_SUBSYSTEM/ready
    SLICE_X28Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.027 r  ADC_SUBSYSTEM/scaled_adc_data1_i_1/O
                         net (fo=6204, routed)        3.492    10.519    ADC_SUBSYSTEM/AVERAGER/EN
    SLICE_X63Y30         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1871/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.508    14.849    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X63Y30         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1871/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X63Y30         FDRE (Setup_fdre_C_CE)      -0.205    14.789    ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1871
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                         -10.519    
  -------------------------------------------------------------------
                         slack                                  4.270    

Slack (MET) :             4.270ns  (required time - arrival time)
  Source:                 ADC_SUBSYSTEM/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1872/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.464ns  (logic 1.328ns (24.305%)  route 4.136ns (75.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.534     5.055    ADC_SUBSYSTEM/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  ADC_SUBSYSTEM/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.259 r  ADC_SUBSYSTEM/XADC_INST/inst/DRDY
                         net (fo=2, routed)           0.644     6.903    ADC_SUBSYSTEM/ready
    SLICE_X28Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.027 r  ADC_SUBSYSTEM/scaled_adc_data1_i_1/O
                         net (fo=6204, routed)        3.492    10.519    ADC_SUBSYSTEM/AVERAGER/EN
    SLICE_X63Y30         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1872/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.508    14.849    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X63Y30         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1872/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X63Y30         FDRE (Setup_fdre_C_CE)      -0.205    14.789    ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1872
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                         -10.519    
  -------------------------------------------------------------------
                         slack                                  4.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_732/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_733/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.148ns (49.627%)  route 0.150ns (50.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.595     1.478    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X60Y49         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_732/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.148     1.626 r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_732/Q
                         net (fo=1, routed)           0.150     1.776    ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_732_n_0
    SLICE_X61Y50         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_733/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.863     1.990    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X61Y50         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_733/C
                         clock pessimism             -0.244     1.746    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.017     1.763    ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_733
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_3544/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_3545/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.373%)  route 0.181ns (58.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.565     1.448    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X49Y50         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_3544/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.128     1.576 r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_3544/Q
                         net (fo=1, routed)           0.181     1.758    ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_3544_n_0
    SLICE_X49Y49         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_3545/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.837     1.964    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X49Y49         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_3545/C
                         clock pessimism             -0.244     1.720    
    SLICE_X49Y49         FDRE (Hold_fdre_C_D)         0.017     1.737    ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_3545
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2547/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2548/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.293%)  route 0.161ns (55.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.561     1.444    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X35Y40         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2547/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.128     1.572 r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2547/Q
                         net (fo=1, routed)           0.161     1.733    ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2547_n_0
    SLICE_X36Y40         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2548/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.831     1.958    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X36Y40         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2548/C
                         clock pessimism             -0.249     1.709    
    SLICE_X36Y40         FDRE (Hold_fdre_C_D)        -0.006     1.703    ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2548
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_227/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_228/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.300%)  route 0.182ns (58.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.552     1.435    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X35Y27         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_227/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.128     1.563 r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_227/Q
                         net (fo=1, routed)           0.182     1.745    ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_227_n_0
    SLICE_X37Y27         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_228/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.819     1.946    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X37Y27         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_228/C
                         clock pessimism             -0.249     1.697    
    SLICE_X37Y27         FDRE (Hold_fdre_C_D)         0.017     1.714    ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_228
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2554/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2555/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.330%)  route 0.189ns (59.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.562     1.445    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X36Y40         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2554/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2554/Q
                         net (fo=1, routed)           0.189     1.763    ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2554_n_0
    SLICE_X31Y41         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2555/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.831     1.958    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X31Y41         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2555/C
                         clock pessimism             -0.249     1.709    
    SLICE_X31Y41         FDRE (Hold_fdre_C_D)         0.022     1.731    ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2555
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2572/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2573/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.140%)  route 0.162ns (55.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.562     1.445    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X35Y43         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2572/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2572/Q
                         net (fo=1, routed)           0.162     1.735    ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2572_n_0
    SLICE_X36Y43         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2573/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.832     1.959    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X36Y43         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2573/C
                         clock pessimism             -0.249     1.710    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)        -0.007     1.703    ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2573
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1539/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1540/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.816%)  route 0.171ns (57.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.558     1.441    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X35Y35         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1539/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.128     1.569 r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1539/Q
                         net (fo=1, routed)           0.171     1.740    ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1539_n_0
    SLICE_X37Y34         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1540/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.826     1.953    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X37Y34         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1540/C
                         clock pessimism             -0.249     1.704    
    SLICE_X37Y34         FDRE (Hold_fdre_C_D)        -0.008     1.696    ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_1540
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_3528/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_3529/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.786%)  route 0.182ns (55.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.567     1.450    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X50Y49         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_3528/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.148     1.598 r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_3528/Q
                         net (fo=1, routed)           0.182     1.781    ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_3528_n_0
    SLICE_X51Y50         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_3529/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.835     1.963    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X51Y50         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_3529/C
                         clock pessimism             -0.244     1.719    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.017     1.736    ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_3529
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_4085/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_4086/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.398%)  route 0.217ns (60.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.559     1.442    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X40Y60         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_4085/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_4085/Q
                         net (fo=1, routed)           0.217     1.800    ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_4085_n_0
    SLICE_X35Y61         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_4086/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.826     1.954    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X35Y61         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_4086/C
                         clock pessimism             -0.249     1.705    
    SLICE_X35Y61         FDRE (Hold_fdre_C_D)         0.046     1.751    ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_4086
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2700/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2701/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.724%)  route 0.211ns (62.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.562     1.445    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X35Y45         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2700/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2700/Q
                         net (fo=1, routed)           0.211     1.784    ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2700_n_0
    SLICE_X37Y45         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2701/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.832     1.959    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X37Y45         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2701/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.017     1.727    ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2701
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         10.000      6.000      XADC_X0Y0      ADC_SUBSYSTEM/XADC_INST/inst/DCLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y26    ADC_SUBSYSTEM/scaled_adc_data1/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y76   ADC_SUBSYSTEM/ready_r_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y54   ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg[4095][0]_REG_ARRAY_reg_r_4093/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y63   ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg[4095][10]_REG_ARRAY_reg_r_4093/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y64   ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg[4095][11]_REG_ARRAY_reg_r_4093/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y73   ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg[4095][12]_REG_ARRAY_reg_r_4093/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y77   ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg[4095][13]_REG_ARRAY_reg_r_4093/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y71   ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg[4095][14]_REG_ARRAY_reg_r_4093/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y45   ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg[1024][0]_srl32___REG_ARRAY_reg_r_1022/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y45   ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg[1024][0]_srl32___REG_ARRAY_reg_r_1022/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y66    ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg[1024][10]_srl32___REG_ARRAY_reg_r_1022/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y66    ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg[1024][10]_srl32___REG_ARRAY_reg_r_1022/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y67   ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg[1024][11]_srl32___REG_ARRAY_reg_r_1022/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y67   ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg[1024][11]_srl32___REG_ARRAY_reg_r_1022/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y82   ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg[1024][12]_srl32___REG_ARRAY_reg_r_1022/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y82   ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg[1024][12]_srl32___REG_ARRAY_reg_r_1022/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90   ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg[1024][13]_srl32___REG_ARRAY_reg_r_1022/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90   ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg[1024][13]_srl32___REG_ARRAY_reg_r_1022/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y45   ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg[1024][0]_srl32___REG_ARRAY_reg_r_1022/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y45   ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg[1024][0]_srl32___REG_ARRAY_reg_r_1022/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y66    ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg[1024][10]_srl32___REG_ARRAY_reg_r_1022/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y66    ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg[1024][10]_srl32___REG_ARRAY_reg_r_1022/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y67   ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg[1024][11]_srl32___REG_ARRAY_reg_r_1022/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y67   ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg[1024][11]_srl32___REG_ARRAY_reg_r_1022/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y82   ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg[1024][12]_srl32___REG_ARRAY_reg_r_1022/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y82   ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg[1024][12]_srl32___REG_ARRAY_reg_r_1022/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90   ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg[1024][13]_srl32___REG_ARRAY_reg_r_1022/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90   ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg[1024][13]_srl32___REG_ARRAY_reg_r_1022/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin_bcd_select[0]
                            (input port)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.411ns  (logic 5.683ns (34.631%)  route 10.728ns (65.369%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  bin_bcd_select[0] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  bin_bcd_select_IBUF[0]_inst/O
                         net (fo=17, routed)          4.348     5.801    MUX4/select[0]
    SLICE_X28Y66         LUT6 (Prop_lut6_I4_O)        0.124     5.925 r  MUX4/mux_out[4]_INST_0/O
                         net (fo=1, routed)           0.577     6.501    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/sec_dig2[0]
    SLICE_X31Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.625 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.931     7.557    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[0]_INST_0_i_1_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.124     7.681 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[0]_INST_0/O
                         net (fo=7, routed)           1.259     8.940    SEVEN_SEGMENT_DISPLAY/SEG_DECODER/data[0]
    SLICE_X48Y55         LUT4 (Prop_lut4_I0_O)        0.119     9.059 r  SEVEN_SEGMENT_DISPLAY/SEG_DECODER/CG_INST_0/O
                         net (fo=1, routed)           3.612    12.672    CG_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.739    16.411 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    16.411    CG
    U7                                                                r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[0]
                            (input port)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.411ns  (logic 5.712ns (34.806%)  route 10.699ns (65.194%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  bin_bcd_select[0] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  bin_bcd_select_IBUF[0]_inst/O
                         net (fo=17, routed)          4.348     5.801    MUX4/select[0]
    SLICE_X28Y66         LUT6 (Prop_lut6_I4_O)        0.124     5.925 f  MUX4/mux_out[4]_INST_0/O
                         net (fo=1, routed)           0.577     6.501    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/sec_dig2[0]
    SLICE_X31Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.625 f  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.931     7.557    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[0]_INST_0_i_1_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.124     7.681 f  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[0]_INST_0/O
                         net (fo=7, routed)           1.485     9.166    SEVEN_SEGMENT_DISPLAY/SEG_DECODER/data[0]
    SLICE_X48Y55         LUT4 (Prop_lut4_I2_O)        0.150     9.316 r  SEVEN_SEGMENT_DISPLAY/SEG_DECODER/CC_INST_0/O
                         net (fo=1, routed)           3.358    12.674    CC_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.737    16.411 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    16.411    CC
    U8                                                                r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[0]
                            (input port)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.377ns  (logic 5.693ns (34.759%)  route 10.685ns (65.241%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  bin_bcd_select[0] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  bin_bcd_select_IBUF[0]_inst/O
                         net (fo=17, routed)          4.348     5.801    MUX4/select[0]
    SLICE_X28Y66         LUT6 (Prop_lut6_I4_O)        0.124     5.925 r  MUX4/mux_out[4]_INST_0/O
                         net (fo=1, routed)           0.577     6.501    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/sec_dig2[0]
    SLICE_X31Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.625 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.931     7.557    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[0]_INST_0_i_1_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.124     7.681 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[0]_INST_0/O
                         net (fo=7, routed)           1.649     9.330    SEVEN_SEGMENT_DISPLAY/SEG_DECODER/data[0]
    SLICE_X48Y55         LUT4 (Prop_lut4_I1_O)        0.154     9.484 r  SEVEN_SEGMENT_DISPLAY/SEG_DECODER/CA_INST_0/O
                         net (fo=1, routed)           3.180    12.664    CA_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.714    16.377 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    16.377    CA
    W7                                                                r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[0]
                            (input port)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.372ns  (logic 5.469ns (33.403%)  route 10.903ns (66.597%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  bin_bcd_select[0] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  bin_bcd_select_IBUF[0]_inst/O
                         net (fo=17, routed)          4.348     5.801    MUX4/select[0]
    SLICE_X28Y66         LUT6 (Prop_lut6_I4_O)        0.124     5.925 r  MUX4/mux_out[4]_INST_0/O
                         net (fo=1, routed)           0.577     6.501    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/sec_dig2[0]
    SLICE_X31Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.625 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.931     7.557    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[0]_INST_0_i_1_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.124     7.681 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[0]_INST_0/O
                         net (fo=7, routed)           1.651     9.331    SEVEN_SEGMENT_DISPLAY/SEG_DECODER/data[0]
    SLICE_X48Y55         LUT4 (Prop_lut4_I0_O)        0.124     9.455 r  SEVEN_SEGMENT_DISPLAY/SEG_DECODER/CE_INST_0/O
                         net (fo=1, routed)           3.397    12.852    CE_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.520    16.372 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    16.372    CE
    U5                                                                r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[0]
                            (input port)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.362ns  (logic 5.453ns (33.328%)  route 10.909ns (66.672%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  bin_bcd_select[0] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  bin_bcd_select_IBUF[0]_inst/O
                         net (fo=17, routed)          4.348     5.801    MUX4/select[0]
    SLICE_X28Y66         LUT6 (Prop_lut6_I4_O)        0.124     5.925 r  MUX4/mux_out[4]_INST_0/O
                         net (fo=1, routed)           0.577     6.501    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/sec_dig2[0]
    SLICE_X31Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.625 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.931     7.557    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[0]_INST_0_i_1_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.124     7.681 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[0]_INST_0/O
                         net (fo=7, routed)           1.649     9.330    SEVEN_SEGMENT_DISPLAY/SEG_DECODER/data[0]
    SLICE_X48Y55         LUT4 (Prop_lut4_I1_O)        0.124     9.454 r  SEVEN_SEGMENT_DISPLAY/SEG_DECODER/CF_INST_0/O
                         net (fo=1, routed)           3.404    12.858    CF_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.504    16.362 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    16.362    CF
    V5                                                                r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[0]
                            (input port)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.012ns  (logic 5.478ns (34.212%)  route 10.534ns (65.788%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  bin_bcd_select[0] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  bin_bcd_select_IBUF[0]_inst/O
                         net (fo=17, routed)          4.348     5.801    MUX4/select[0]
    SLICE_X28Y66         LUT6 (Prop_lut6_I4_O)        0.124     5.925 r  MUX4/mux_out[4]_INST_0/O
                         net (fo=1, routed)           0.577     6.501    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/sec_dig2[0]
    SLICE_X31Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.625 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.931     7.557    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[0]_INST_0_i_1_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.124     7.681 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[0]_INST_0/O
                         net (fo=7, routed)           1.485     9.166    SEVEN_SEGMENT_DISPLAY/SEG_DECODER/data[0]
    SLICE_X48Y55         LUT4 (Prop_lut4_I2_O)        0.124     9.290 r  SEVEN_SEGMENT_DISPLAY/SEG_DECODER/CB_INST_0/O
                         net (fo=1, routed)           3.193    12.483    CB_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.529    16.012 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    16.012    CB
    W6                                                                r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[0]
                            (input port)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.809ns  (logic 5.484ns (34.692%)  route 10.324ns (65.308%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  bin_bcd_select[0] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  bin_bcd_select_IBUF[0]_inst/O
                         net (fo=17, routed)          4.348     5.801    MUX4/select[0]
    SLICE_X28Y66         LUT6 (Prop_lut6_I4_O)        0.124     5.925 r  MUX4/mux_out[4]_INST_0/O
                         net (fo=1, routed)           0.577     6.501    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/sec_dig2[0]
    SLICE_X31Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.625 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.931     7.557    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[0]_INST_0_i_1_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.124     7.681 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[0]_INST_0/O
                         net (fo=7, routed)           1.259     8.940    SEVEN_SEGMENT_DISPLAY/SEG_DECODER/data[0]
    SLICE_X48Y55         LUT4 (Prop_lut4_I0_O)        0.124     9.064 r  SEVEN_SEGMENT_DISPLAY/SEG_DECODER/CD_INST_0/O
                         net (fo=1, routed)           3.209    12.273    CD_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.536    15.809 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    15.809    CD
    V8                                                                r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[1]
                            (input port)
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.491ns  (logic 5.406ns (40.072%)  route 8.085ns (59.928%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bin_bcd_select[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  bin_bcd_select_IBUF[1]_inst/O
                         net (fo=17, routed)          3.579     5.040    bin_bcd_select_IBUF[1]
    SLICE_X33Y60         LUT2 (Prop_lut2_I1_O)        0.124     5.164 f  SEVEN_SEGMENT_DISPLAY_i_1/O
                         net (fo=1, routed)           0.263     5.427    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/decimal_point[1]
    SLICE_X33Y60         LUT5 (Prop_lut5_I4_O)        0.120     5.547 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/dp_in_INST_0/O
                         net (fo=1, routed)           4.243     9.790    DP_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.701    13.491 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000    13.491    DP
    V7                                                                r  DP (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin_bcd_select[0]
                            (input port)
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.771ns  (logic 1.581ns (33.134%)  route 3.190ns (66.866%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  bin_bcd_select[0] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  bin_bcd_select_IBUF[0]_inst/O
                         net (fo=17, routed)          1.567     1.788    bin_bcd_select_IBUF[0]
    SLICE_X33Y60         LUT2 (Prop_lut2_I0_O)        0.045     1.833 f  SEVEN_SEGMENT_DISPLAY_i_1/O
                         net (fo=1, routed)           0.082     1.915    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/decimal_point[1]
    SLICE_X33Y60         LUT5 (Prop_lut5_I4_O)        0.051     1.966 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/dp_in_INST_0/O
                         net (fo=1, routed)           1.541     3.507    DP_OBUF
    V7                   OBUF (Prop_obuf_I_O)         1.264     4.771 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000     4.771    DP
    V7                                                                r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[1]
                            (input port)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.201ns  (logic 1.639ns (31.519%)  route 3.562ns (68.481%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bin_bcd_select[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  bin_bcd_select_IBUF[1]_inst/O
                         net (fo=17, routed)          1.564     1.794    MUX4/select[1]
    SLICE_X28Y65         LUT6 (Prop_lut6_I3_O)        0.045     1.839 r  MUX4/mux_out[5]_INST_0/O
                         net (fo=1, routed)           0.206     2.045    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/sec_dig2[1]
    SLICE_X32Y65         LUT6 (Prop_lut6_I5_O)        0.045     2.090 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.211     2.301    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[1]_INST_0_i_1_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.045     2.346 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[1]_INST_0/O
                         net (fo=7, routed)           0.528     2.875    SEVEN_SEGMENT_DISPLAY/SEG_DECODER/data[1]
    SLICE_X48Y55         LUT4 (Prop_lut4_I1_O)        0.045     2.920 r  SEVEN_SEGMENT_DISPLAY/SEG_DECODER/CB_INST_0/O
                         net (fo=1, routed)           1.052     3.971    CB_OBUF
    W6                   OBUF (Prop_obuf_I_O)         1.230     5.201 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     5.201    CB
    W6                                                                r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[1]
                            (input port)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.214ns  (logic 1.601ns (30.699%)  route 3.614ns (69.301%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bin_bcd_select[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  bin_bcd_select_IBUF[1]_inst/O
                         net (fo=17, routed)          1.697     1.926    MUX4/select[1]
    SLICE_X32Y66         LUT5 (Prop_lut5_I3_O)        0.045     1.971 r  MUX4/mux_out[12]_INST_0/O
                         net (fo=1, routed)           0.289     2.261    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/min_dig2[0]
    SLICE_X32Y64         LUT6 (Prop_lut6_I4_O)        0.045     2.306 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[0]_INST_0/O
                         net (fo=7, routed)           0.565     2.871    SEVEN_SEGMENT_DISPLAY/SEG_DECODER/data[0]
    SLICE_X48Y55         LUT4 (Prop_lut4_I0_O)        0.045     2.916 r  SEVEN_SEGMENT_DISPLAY/SEG_DECODER/CD_INST_0/O
                         net (fo=1, routed)           1.062     3.978    CD_OBUF
    V8                   OBUF (Prop_obuf_I_O)         1.236     5.214 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     5.214    CD
    V8                                                                r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[0]
                            (input port)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.261ns  (logic 1.622ns (30.827%)  route 3.639ns (69.173%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  bin_bcd_select[0] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  bin_bcd_select_IBUF[0]_inst/O
                         net (fo=17, routed)          1.608     1.829    MUX4/select[0]
    SLICE_X32Y66         LUT6 (Prop_lut6_I4_O)        0.045     1.874 r  MUX4/mux_out[10]_INST_0/O
                         net (fo=1, routed)           0.218     2.091    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/min_dig1[2]
    SLICE_X32Y66         LUT6 (Prop_lut6_I3_O)        0.045     2.136 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.111     2.247    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[2]_INST_0_i_1_n_0
    SLICE_X33Y64         LUT6 (Prop_lut6_I5_O)        0.045     2.292 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[2]_INST_0/O
                         net (fo=7, routed)           0.561     2.854    SEVEN_SEGMENT_DISPLAY/SEG_DECODER/data[2]
    SLICE_X48Y55         LUT4 (Prop_lut4_I1_O)        0.045     2.899 r  SEVEN_SEGMENT_DISPLAY/SEG_DECODER/CE_INST_0/O
                         net (fo=1, routed)           1.142     4.040    CE_OBUF
    U5                   OBUF (Prop_obuf_I_O)         1.221     5.261 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     5.261    CE
    U5                                                                r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[0]
                            (input port)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.313ns  (logic 1.675ns (31.522%)  route 3.638ns (68.478%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  bin_bcd_select[0] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  bin_bcd_select_IBUF[0]_inst/O
                         net (fo=17, routed)          1.608     1.829    MUX4/select[0]
    SLICE_X32Y66         LUT6 (Prop_lut6_I4_O)        0.045     1.874 r  MUX4/mux_out[10]_INST_0/O
                         net (fo=1, routed)           0.218     2.091    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/min_dig1[2]
    SLICE_X32Y66         LUT6 (Prop_lut6_I3_O)        0.045     2.136 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.111     2.247    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[2]_INST_0_i_1_n_0
    SLICE_X33Y64         LUT6 (Prop_lut6_I5_O)        0.045     2.292 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[2]_INST_0/O
                         net (fo=7, routed)           0.656     2.949    SEVEN_SEGMENT_DISPLAY/SEG_DECODER/data[2]
    SLICE_X48Y55         LUT4 (Prop_lut4_I3_O)        0.042     2.991 r  SEVEN_SEGMENT_DISPLAY/SEG_DECODER/CA_INST_0/O
                         net (fo=1, routed)           1.046     4.036    CA_OBUF
    W7                   OBUF (Prop_obuf_I_O)         1.277     5.313 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     5.313    CA
    W7                                                                r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[0]
                            (input port)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.345ns  (logic 1.607ns (30.056%)  route 3.739ns (69.944%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  bin_bcd_select[0] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  bin_bcd_select_IBUF[0]_inst/O
                         net (fo=17, routed)          1.608     1.829    MUX4/select[0]
    SLICE_X32Y66         LUT6 (Prop_lut6_I4_O)        0.045     1.874 f  MUX4/mux_out[10]_INST_0/O
                         net (fo=1, routed)           0.218     2.091    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/min_dig1[2]
    SLICE_X32Y66         LUT6 (Prop_lut6_I3_O)        0.045     2.136 f  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.111     2.247    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[2]_INST_0_i_1_n_0
    SLICE_X33Y64         LUT6 (Prop_lut6_I5_O)        0.045     2.292 f  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[2]_INST_0/O
                         net (fo=7, routed)           0.656     2.949    SEVEN_SEGMENT_DISPLAY/SEG_DECODER/data[2]
    SLICE_X48Y55         LUT4 (Prop_lut4_I3_O)        0.045     2.994 r  SEVEN_SEGMENT_DISPLAY/SEG_DECODER/CF_INST_0/O
                         net (fo=1, routed)           1.146     4.140    CF_OBUF
    V5                   OBUF (Prop_obuf_I_O)         1.206     5.345 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     5.345    CF
    V5                                                                r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[1]
                            (input port)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.348ns  (logic 1.710ns (31.980%)  route 3.638ns (68.020%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bin_bcd_select[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  bin_bcd_select_IBUF[1]_inst/O
                         net (fo=17, routed)          1.564     1.794    MUX4/select[1]
    SLICE_X28Y65         LUT6 (Prop_lut6_I3_O)        0.045     1.839 r  MUX4/mux_out[5]_INST_0/O
                         net (fo=1, routed)           0.206     2.045    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/sec_dig2[1]
    SLICE_X32Y65         LUT6 (Prop_lut6_I5_O)        0.045     2.090 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.211     2.301    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[1]_INST_0_i_1_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.045     2.346 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[1]_INST_0/O
                         net (fo=7, routed)           0.528     2.875    SEVEN_SEGMENT_DISPLAY/SEG_DECODER/data[1]
    SLICE_X48Y55         LUT4 (Prop_lut4_I1_O)        0.048     2.923 r  SEVEN_SEGMENT_DISPLAY/SEG_DECODER/CC_INST_0/O
                         net (fo=1, routed)           1.128     4.050    CC_OBUF
    U8                   OBUF (Prop_obuf_I_O)         1.298     5.348 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     5.348    CC
    U8                                                                r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[1]
                            (input port)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.459ns  (logic 1.668ns (30.551%)  route 3.791ns (69.449%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bin_bcd_select[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  bin_bcd_select_IBUF[1]_inst/O
                         net (fo=17, routed)          1.697     1.926    MUX4/select[1]
    SLICE_X32Y66         LUT5 (Prop_lut5_I3_O)        0.045     1.971 r  MUX4/mux_out[12]_INST_0/O
                         net (fo=1, routed)           0.289     2.261    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/min_dig2[0]
    SLICE_X32Y64         LUT6 (Prop_lut6_I4_O)        0.045     2.306 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[0]_INST_0/O
                         net (fo=7, routed)           0.565     2.871    SEVEN_SEGMENT_DISPLAY/SEG_DECODER/data[0]
    SLICE_X48Y55         LUT4 (Prop_lut4_I0_O)        0.049     2.920 r  SEVEN_SEGMENT_DISPLAY/SEG_DECODER/CG_INST_0/O
                         net (fo=1, routed)           1.239     4.159    CG_OBUF
    U7                   OBUF (Prop_obuf_I_O)         1.299     5.459 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     5.459    CG
    U7                                                                r  CG (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ADC_SUBSYSTEM/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.903ns  (logic 5.477ns (39.396%)  route 8.426ns (60.604%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.534     5.055    ADC_SUBSYSTEM/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  ADC_SUBSYSTEM/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  ADC_SUBSYSTEM/XADC_INST/inst/DO[14]
                         net (fo=4, routed)           2.090     8.358    MUX4/in2[10]
    SLICE_X32Y66         LUT6 (Prop_lut6_I5_O)        0.124     8.482 r  MUX4/mux_out[10]_INST_0/O
                         net (fo=1, routed)           0.650     9.132    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/min_dig1[2]
    SLICE_X32Y66         LUT6 (Prop_lut6_I3_O)        0.124     9.256 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.296     9.552    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[2]_INST_0_i_1_n_0
    SLICE_X33Y64         LUT6 (Prop_lut6_I5_O)        0.124     9.676 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[2]_INST_0/O
                         net (fo=7, routed)           1.779    11.454    SEVEN_SEGMENT_DISPLAY/SEG_DECODER/data[2]
    SLICE_X48Y55         LUT4 (Prop_lut4_I2_O)        0.152    11.606 r  SEVEN_SEGMENT_DISPLAY/SEG_DECODER/CG_INST_0/O
                         net (fo=1, routed)           3.612    15.219    CG_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.739    18.958 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    18.958    CG
    U7                                                                r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_SUBSYSTEM/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.653ns  (logic 5.475ns (40.101%)  route 8.178ns (59.899%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.534     5.055    ADC_SUBSYSTEM/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  ADC_SUBSYSTEM/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  ADC_SUBSYSTEM/XADC_INST/inst/DO[14]
                         net (fo=4, routed)           2.090     8.358    MUX4/in2[10]
    SLICE_X32Y66         LUT6 (Prop_lut6_I5_O)        0.124     8.482 r  MUX4/mux_out[10]_INST_0/O
                         net (fo=1, routed)           0.650     9.132    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/min_dig1[2]
    SLICE_X32Y66         LUT6 (Prop_lut6_I3_O)        0.124     9.256 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.296     9.552    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[2]_INST_0_i_1_n_0
    SLICE_X33Y64         LUT6 (Prop_lut6_I5_O)        0.124     9.676 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[2]_INST_0/O
                         net (fo=7, routed)           1.786    11.462    SEVEN_SEGMENT_DISPLAY/SEG_DECODER/data[2]
    SLICE_X48Y55         LUT4 (Prop_lut4_I0_O)        0.152    11.614 r  SEVEN_SEGMENT_DISPLAY/SEG_DECODER/CC_INST_0/O
                         net (fo=1, routed)           3.358    14.971    CC_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.737    18.708 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    18.708    CC
    U8                                                                r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_SUBSYSTEM/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.357ns  (logic 5.454ns (40.832%)  route 7.903ns (59.168%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.534     5.055    ADC_SUBSYSTEM/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  ADC_SUBSYSTEM/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      1.214     6.269 r  ADC_SUBSYSTEM/XADC_INST/inst/DO[12]
                         net (fo=4, routed)           1.577     7.846    MUX4/in2[8]
    SLICE_X28Y66         LUT6 (Prop_lut6_I5_O)        0.124     7.970 r  MUX4/mux_out[8]_INST_0/O
                         net (fo=1, routed)           0.566     8.536    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/min_dig1[0]
    SLICE_X31Y66         LUT6 (Prop_lut6_I3_O)        0.124     8.660 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.931     9.591    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[0]_INST_0_i_1_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.124     9.715 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[0]_INST_0/O
                         net (fo=7, routed)           1.649    11.364    SEVEN_SEGMENT_DISPLAY/SEG_DECODER/data[0]
    SLICE_X48Y55         LUT4 (Prop_lut4_I1_O)        0.154    11.518 r  SEVEN_SEGMENT_DISPLAY/SEG_DECODER/CA_INST_0/O
                         net (fo=1, routed)           3.180    14.698    CA_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.714    18.411 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    18.411    CA
    W7                                                                r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_SUBSYSTEM/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.351ns  (logic 5.230ns (39.172%)  route 8.121ns (60.828%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.534     5.055    ADC_SUBSYSTEM/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  ADC_SUBSYSTEM/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      1.214     6.269 r  ADC_SUBSYSTEM/XADC_INST/inst/DO[12]
                         net (fo=4, routed)           1.577     7.846    MUX4/in2[8]
    SLICE_X28Y66         LUT6 (Prop_lut6_I5_O)        0.124     7.970 r  MUX4/mux_out[8]_INST_0/O
                         net (fo=1, routed)           0.566     8.536    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/min_dig1[0]
    SLICE_X31Y66         LUT6 (Prop_lut6_I3_O)        0.124     8.660 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.931     9.591    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[0]_INST_0_i_1_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.124     9.715 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[0]_INST_0/O
                         net (fo=7, routed)           1.651    11.366    SEVEN_SEGMENT_DISPLAY/SEG_DECODER/data[0]
    SLICE_X48Y55         LUT4 (Prop_lut4_I0_O)        0.124    11.490 r  SEVEN_SEGMENT_DISPLAY/SEG_DECODER/CE_INST_0/O
                         net (fo=1, routed)           3.397    14.886    CE_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.520    18.406 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    18.406    CE
    U5                                                                r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_SUBSYSTEM/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.342ns  (logic 5.214ns (39.083%)  route 8.127ns (60.917%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.534     5.055    ADC_SUBSYSTEM/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  ADC_SUBSYSTEM/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      1.214     6.269 r  ADC_SUBSYSTEM/XADC_INST/inst/DO[12]
                         net (fo=4, routed)           1.577     7.846    MUX4/in2[8]
    SLICE_X28Y66         LUT6 (Prop_lut6_I5_O)        0.124     7.970 r  MUX4/mux_out[8]_INST_0/O
                         net (fo=1, routed)           0.566     8.536    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/min_dig1[0]
    SLICE_X31Y66         LUT6 (Prop_lut6_I3_O)        0.124     8.660 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.931     9.591    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[0]_INST_0_i_1_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.124     9.715 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[0]_INST_0/O
                         net (fo=7, routed)           1.649    11.364    SEVEN_SEGMENT_DISPLAY/SEG_DECODER/data[0]
    SLICE_X48Y55         LUT4 (Prop_lut4_I1_O)        0.124    11.488 r  SEVEN_SEGMENT_DISPLAY/SEG_DECODER/CF_INST_0/O
                         net (fo=1, routed)           3.404    14.892    CF_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.504    18.397 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    18.397    CF
    V5                                                                r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_SUBSYSTEM/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.268ns  (logic 5.246ns (39.535%)  route 8.023ns (60.465%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.534     5.055    ADC_SUBSYSTEM/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  ADC_SUBSYSTEM/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  ADC_SUBSYSTEM/XADC_INST/inst/DO[14]
                         net (fo=4, routed)           2.090     8.358    MUX4/in2[10]
    SLICE_X32Y66         LUT6 (Prop_lut6_I5_O)        0.124     8.482 r  MUX4/mux_out[10]_INST_0/O
                         net (fo=1, routed)           0.650     9.132    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/min_dig1[2]
    SLICE_X32Y66         LUT6 (Prop_lut6_I3_O)        0.124     9.256 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.296     9.552    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[2]_INST_0_i_1_n_0
    SLICE_X33Y64         LUT6 (Prop_lut6_I5_O)        0.124     9.676 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[2]_INST_0/O
                         net (fo=7, routed)           1.779    11.454    SEVEN_SEGMENT_DISPLAY/SEG_DECODER/data[2]
    SLICE_X48Y55         LUT4 (Prop_lut4_I2_O)        0.124    11.578 r  SEVEN_SEGMENT_DISPLAY/SEG_DECODER/CD_INST_0/O
                         net (fo=1, routed)           3.209    14.787    CD_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.536    18.323 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    18.323    CD
    V8                                                                r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_SUBSYSTEM/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.253ns  (logic 5.239ns (39.533%)  route 8.013ns (60.467%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.534     5.055    ADC_SUBSYSTEM/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  ADC_SUBSYSTEM/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  ADC_SUBSYSTEM/XADC_INST/inst/DO[14]
                         net (fo=4, routed)           2.090     8.358    MUX4/in2[10]
    SLICE_X32Y66         LUT6 (Prop_lut6_I5_O)        0.124     8.482 r  MUX4/mux_out[10]_INST_0/O
                         net (fo=1, routed)           0.650     9.132    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/min_dig1[2]
    SLICE_X32Y66         LUT6 (Prop_lut6_I3_O)        0.124     9.256 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.296     9.552    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[2]_INST_0_i_1_n_0
    SLICE_X33Y64         LUT6 (Prop_lut6_I5_O)        0.124     9.676 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[2]_INST_0/O
                         net (fo=7, routed)           1.786    11.462    SEVEN_SEGMENT_DISPLAY/SEG_DECODER/data[2]
    SLICE_X48Y55         LUT4 (Prop_lut4_I0_O)        0.124    11.586 r  SEVEN_SEGMENT_DISPLAY/SEG_DECODER/CB_INST_0/O
                         net (fo=1, routed)           3.193    14.778    CB_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.529    18.307 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    18.307    CB
    W6                                                                r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.550ns  (logic 4.449ns (46.580%)  route 5.102ns (53.420%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.551     5.072    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/clk
    SLICE_X31Y60         FDSE                                         r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDSE (Prop_fdse_C_Q)         0.419     5.491 f  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[1]/Q
                         net (fo=13, routed)          0.859     6.349    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/selector[1]
    SLICE_X33Y60         LUT5 (Prop_lut5_I1_O)        0.329     6.678 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/dp_in_INST_0/O
                         net (fo=1, routed)           4.243    10.922    DP_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.701    14.622 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000    14.622    DP
    V7                                                                r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.105ns  (logic 4.475ns (49.151%)  route 4.630ns (50.849%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.551     5.072    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/clk
    SLICE_X32Y60         FDSE                                         r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDSE (Prop_fdse_C_Q)         0.419     5.491 f  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=12, routed)          0.855     6.345    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/digit_select[2]
    SLICE_X33Y60         LUT1 (Prop_lut1_I0_O)        0.325     6.670 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/an_outputs[2]_INST_0/O
                         net (fo=1, routed)           3.775    10.446    AN3_OBUF
    V4                   OBUF (Prop_obuf_I_O)         3.731    14.177 r  AN3_OBUF_inst/O
                         net (fo=0)                   0.000    14.177    AN3
    V4                                                                r  AN3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.925ns  (logic 4.447ns (49.827%)  route 4.478ns (50.173%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.551     5.072    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/clk
    SLICE_X31Y60         FDSE                                         r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDSE (Prop_fdse_C_Q)         0.419     5.491 f  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[1]/Q
                         net (fo=13, routed)          0.849     6.339    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/digit_select[1]
    SLICE_X33Y60         LUT1 (Prop_lut1_I0_O)        0.327     6.666 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/an_outputs[1]_INST_0/O
                         net (fo=1, routed)           3.629    10.296    AN2_OBUF
    U4                   OBUF (Prop_obuf_I_O)         3.701    13.997 r  AN2_OBUF_inst/O
                         net (fo=0)                   0.000    13.997    AN2
    U4                                                                r  AN2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ADC_SUBSYSTEM/scaled_adc_data1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.327ns  (logic 1.357ns (58.287%)  route 0.971ns (41.713%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.648     1.532    ADC_SUBSYSTEM/clk
    DSP48_X0Y26          DSP48E1                                      r  ADC_SUBSYSTEM/scaled_adc_data1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.126     1.658 r  ADC_SUBSYSTEM/scaled_adc_data1/P[14]
                         net (fo=3, routed)           0.971     2.629    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.859 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.859    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_SUBSYSTEM/scaled_adc_data1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.446ns  (logic 1.328ns (54.305%)  route 1.118ns (45.695%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.648     1.532    ADC_SUBSYSTEM/clk
    DSP48_X0Y26          DSP48E1                                      r  ADC_SUBSYSTEM/scaled_adc_data1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.126     1.658 r  ADC_SUBSYSTEM/scaled_adc_data1/P[15]
                         net (fo=3, routed)           1.118     2.775    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.977 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.977    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_SUBSYSTEM/scaled_adc_data1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.495ns  (logic 1.333ns (53.438%)  route 1.162ns (46.562%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.648     1.532    ADC_SUBSYSTEM/clk
    DSP48_X0Y26          DSP48E1                                      r  ADC_SUBSYSTEM/scaled_adc_data1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      0.126     1.658 r  ADC_SUBSYSTEM/scaled_adc_data1/P[19]
                         net (fo=4, routed)           1.162     2.819    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     4.027 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.027    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_SUBSYSTEM/scaled_adc_data1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.659ns  (logic 1.336ns (50.234%)  route 1.323ns (49.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.648     1.532    ADC_SUBSYSTEM/clk
    DSP48_X0Y26          DSP48E1                                      r  ADC_SUBSYSTEM/scaled_adc_data1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.126     1.658 r  ADC_SUBSYSTEM/scaled_adc_data1/P[17]
                         net (fo=4, routed)           1.323     2.981    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     4.191 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.191    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_SUBSYSTEM/scaled_adc_data1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.690ns  (logic 1.336ns (49.676%)  route 1.354ns (50.324%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.648     1.532    ADC_SUBSYSTEM/clk
    DSP48_X0Y26          DSP48E1                                      r  ADC_SUBSYSTEM/scaled_adc_data1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.126     1.658 r  ADC_SUBSYSTEM/scaled_adc_data1/P[16]
                         net (fo=3, routed)           1.354     3.011    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     4.221 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.221    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_SUBSYSTEM/scaled_adc_data1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.745ns  (logic 1.345ns (48.999%)  route 1.400ns (51.001%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.648     1.532    ADC_SUBSYSTEM/clk
    DSP48_X0Y26          DSP48E1                                      r  ADC_SUBSYSTEM/scaled_adc_data1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.126     1.658 r  ADC_SUBSYSTEM/scaled_adc_data1/P[25]
                         net (fo=17, routed)          1.400     3.058    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         1.219     4.277 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.277    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_SUBSYSTEM/scaled_adc_data1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.762ns  (logic 1.334ns (48.312%)  route 1.428ns (51.688%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.648     1.532    ADC_SUBSYSTEM/clk
    DSP48_X0Y26          DSP48E1                                      r  ADC_SUBSYSTEM/scaled_adc_data1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.126     1.658 r  ADC_SUBSYSTEM/scaled_adc_data1/P[26]
                         net (fo=17, routed)          1.428     3.085    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.208     4.294 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.294    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_SUBSYSTEM/scaled_adc_data1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.783ns  (logic 1.352ns (48.587%)  route 1.431ns (51.413%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.648     1.532    ADC_SUBSYSTEM/clk
    DSP48_X0Y26          DSP48E1                                      r  ADC_SUBSYSTEM/scaled_adc_data1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.126     1.658 r  ADC_SUBSYSTEM/scaled_adc_data1/P[23]
                         net (fo=4, routed)           1.431     3.089    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     4.315 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.315    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_SUBSYSTEM/scaled_adc_data1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.815ns  (logic 1.332ns (47.315%)  route 1.483ns (52.685%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.648     1.532    ADC_SUBSYSTEM/clk
    DSP48_X0Y26          DSP48E1                                      r  ADC_SUBSYSTEM/scaled_adc_data1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      0.126     1.658 r  ADC_SUBSYSTEM/scaled_adc_data1/P[13]
                         net (fo=3, routed)           1.483     3.141    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     4.347 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.347    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_SUBSYSTEM/scaled_adc_data1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.827ns  (logic 1.331ns (47.094%)  route 1.495ns (52.906%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.648     1.532    ADC_SUBSYSTEM/clk
    DSP48_X0Y26          DSP48E1                                      r  ADC_SUBSYSTEM/scaled_adc_data1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.126     1.658 r  ADC_SUBSYSTEM/scaled_adc_data1/P[21]
                         net (fo=4, routed)           1.495     3.153    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     4.358 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.358    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          4215 Endpoints
Min Delay          4215 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BIN2BCD/bcd_out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.513ns  (logic 1.441ns (8.728%)  route 15.072ns (91.272%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=4176, routed)       15.072    16.513    BIN2BCD/reset
    SLICE_X32Y67         FDRE                                         r  BIN2BCD/bcd_out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.427     4.768    BIN2BCD/clk
    SLICE_X32Y67         FDRE                                         r  BIN2BCD/bcd_out_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BIN2BCD/bcd_out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.513ns  (logic 1.441ns (8.728%)  route 15.072ns (91.272%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=4176, routed)       15.072    16.513    BIN2BCD/reset
    SLICE_X32Y67         FDRE                                         r  BIN2BCD/bcd_out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.427     4.768    BIN2BCD/clk
    SLICE_X32Y67         FDRE                                         r  BIN2BCD/bcd_out_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_873/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.453ns  (logic 1.441ns (8.760%)  route 15.012ns (91.240%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=4176, routed)       15.012    16.453    ADC_SUBSYSTEM/AVERAGER/reset
    SLICE_X54Y50         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_873/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.443     4.784    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X54Y50         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_873/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_874/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.453ns  (logic 1.441ns (8.760%)  route 15.012ns (91.240%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=4176, routed)       15.012    16.453    ADC_SUBSYSTEM/AVERAGER/reset
    SLICE_X54Y50         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_874/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.443     4.784    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X54Y50         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_874/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_875/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.453ns  (logic 1.441ns (8.760%)  route 15.012ns (91.240%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=4176, routed)       15.012    16.453    ADC_SUBSYSTEM/AVERAGER/reset
    SLICE_X54Y50         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_875/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.443     4.784    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X54Y50         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_875/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_876/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.453ns  (logic 1.441ns (8.760%)  route 15.012ns (91.240%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=4176, routed)       15.012    16.453    ADC_SUBSYSTEM/AVERAGER/reset
    SLICE_X54Y50         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_876/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.443     4.784    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X54Y50         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_876/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_877/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.453ns  (logic 1.441ns (8.760%)  route 15.012ns (91.240%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=4176, routed)       15.012    16.453    ADC_SUBSYSTEM/AVERAGER/reset
    SLICE_X54Y50         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_877/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.443     4.784    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X54Y50         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_877/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_878/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.453ns  (logic 1.441ns (8.760%)  route 15.012ns (91.240%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=4176, routed)       15.012    16.453    ADC_SUBSYSTEM/AVERAGER/reset
    SLICE_X54Y50         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_878/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.443     4.784    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X54Y50         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_878/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_879/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.453ns  (logic 1.441ns (8.760%)  route 15.012ns (91.240%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=4176, routed)       15.012    16.453    ADC_SUBSYSTEM/AVERAGER/reset
    SLICE_X54Y50         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_879/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.443     4.784    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X54Y50         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_879/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_880/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.453ns  (logic 1.441ns (8.760%)  route 15.012ns (91.240%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=4176, routed)       15.012    16.453    ADC_SUBSYSTEM/AVERAGER/reset
    SLICE_X54Y50         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_880/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.443     4.784    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X54Y50         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_880/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2383/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.139ns  (logic 0.210ns (18.402%)  route 0.929ns (81.598%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=4176, routed)        0.929     1.139    ADC_SUBSYSTEM/AVERAGER/reset
    SLICE_X12Y30         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2383/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.826     1.953    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X12Y30         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2383/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2384/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.139ns  (logic 0.210ns (18.402%)  route 0.929ns (81.598%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=4176, routed)        0.929     1.139    ADC_SUBSYSTEM/AVERAGER/reset
    SLICE_X12Y30         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2384/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.826     1.953    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X12Y30         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2384/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2385/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.139ns  (logic 0.210ns (18.402%)  route 0.929ns (81.598%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=4176, routed)        0.929     1.139    ADC_SUBSYSTEM/AVERAGER/reset
    SLICE_X12Y30         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2385/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.826     1.953    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X12Y30         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2385/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2386/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.139ns  (logic 0.210ns (18.402%)  route 0.929ns (81.598%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=4176, routed)        0.929     1.139    ADC_SUBSYSTEM/AVERAGER/reset
    SLICE_X13Y30         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2386/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.826     1.953    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X13Y30         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2386/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2387/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.139ns  (logic 0.210ns (18.402%)  route 0.929ns (81.598%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=4176, routed)        0.929     1.139    ADC_SUBSYSTEM/AVERAGER/reset
    SLICE_X13Y30         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2387/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.826     1.953    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X13Y30         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2387/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2388/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.139ns  (logic 0.210ns (18.402%)  route 0.929ns (81.598%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=4176, routed)        0.929     1.139    ADC_SUBSYSTEM/AVERAGER/reset
    SLICE_X13Y30         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2388/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.826     1.953    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X13Y30         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2388/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2389/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.139ns  (logic 0.210ns (18.402%)  route 0.929ns (81.598%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=4176, routed)        0.929     1.139    ADC_SUBSYSTEM/AVERAGER/reset
    SLICE_X13Y30         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2389/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.826     1.953    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X13Y30         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2389/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2375/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.253ns  (logic 0.210ns (16.716%)  route 1.044ns (83.284%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=4176, routed)        1.044     1.253    ADC_SUBSYSTEM/AVERAGER/reset
    SLICE_X15Y30         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2375/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.826     1.953    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X15Y30         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2375/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2376/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.253ns  (logic 0.210ns (16.716%)  route 1.044ns (83.284%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=4176, routed)        1.044     1.253    ADC_SUBSYSTEM/AVERAGER/reset
    SLICE_X15Y30         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2376/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.826     1.953    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X15Y30         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2376/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2377/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.253ns  (logic 0.210ns (16.716%)  route 1.044ns (83.284%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=4176, routed)        1.044     1.253    ADC_SUBSYSTEM/AVERAGER/reset
    SLICE_X15Y30         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2377/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.826     1.953    ADC_SUBSYSTEM/AVERAGER/clk
    SLICE_X15Y30         FDRE                                         r  ADC_SUBSYSTEM/AVERAGER/REG_ARRAY_reg_r_2377/C





