#-----------------------------------------------------------
# Vivado v2024.2.2 (64-bit)
# SW Build 6060944 on Thu Mar 06 19:10:01 MST 2025
# IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
# SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
# Start of session at: Mon Dec 15 08:39:33 2025
# Process ID         : 20552
# Current directory  : C:/Users/alext/Desktop/School/ECEN_340/Final_Project/Final_Project.runs/synth_1
# Command line       : vivado.exe -log Final_Project.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Final_Project.tcl
# Log file           : C:/Users/alext/Desktop/School/ECEN_340/Final_Project/Final_Project.runs/synth_1/Final_Project.vds
# Journal file       : C:/Users/alext/Desktop/School/ECEN_340/Final_Project/Final_Project.runs/synth_1\vivado.jou
# Running On         : Alex
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : 13th Gen Intel(R) Core(TM) i7-1360P
# CPU Frequency      : 2611 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 16
# Host memory        : 34085 MB
# Swap memory        : 34359 MB
# Total Virtual      : 68444 MB
# Available Virtual  : 48969 MB
#-----------------------------------------------------------
source Final_Project.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 365.273 ; gain = 65.008
Command: read_checkpoint -auto_incremental -incremental C:/Users/alext/Desktop/School/ECEN_340/Final_Project/Final_Project.srcs/utils_1/imports/synth_1/Final_Project.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/alext/Desktop/School/ECEN_340/Final_Project/Final_Project.srcs/utils_1/imports/synth_1/Final_Project.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Final_Project -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25256
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1025.234 ; gain = 465.969
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Final_Project' [C:/Users/alext/Desktop/School/ECEN_340/Final_Project/Final_Project.srcs/sources_1/new/Final_Project.v:3]
INFO: [Synth 8-6157] synthesizing module 'debounce_buttons' [C:/Users/alext/Desktop/School/ECEN_340/Final_Project/Final_Project.srcs/sources_1/new/debounce_buttons.v:3]
INFO: [Synth 8-6157] synthesizing module 'debounce_div' [C:/Users/alext/Desktop/School/ECEN_340/Final_Project/Final_Project.srcs/sources_1/new/debounce_div.v:3]
INFO: [Synth 8-6155] done synthesizing module 'debounce_div' (0#1) [C:/Users/alext/Desktop/School/ECEN_340/Final_Project/Final_Project.srcs/sources_1/new/debounce_div.v:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/Users/alext/Desktop/School/ECEN_340/Final_Project/Final_Project.srcs/sources_1/new/btn_debounce.v:3]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (0#1) [C:/Users/alext/Desktop/School/ECEN_340/Final_Project/Final_Project.srcs/sources_1/new/btn_debounce.v:3]
INFO: [Synth 8-6155] done synthesizing module 'debounce_buttons' (0#1) [C:/Users/alext/Desktop/School/ECEN_340/Final_Project/Final_Project.srcs/sources_1/new/debounce_buttons.v:3]
INFO: [Synth 8-6157] synthesizing module 'game_logic' [C:/Users/alext/Desktop/School/ECEN_340/Final_Project/Final_Project.srcs/sources_1/new/game_logic.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [C:/Users/alext/Desktop/School/ECEN_340/Final_Project/Final_Project.srcs/sources_1/new/clk_gen.v:3]
	Parameter COUNTER_MAX bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (0#1) [C:/Users/alext/Desktop/School/ECEN_340/Final_Project/Final_Project.srcs/sources_1/new/clk_gen.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/alext/Desktop/School/ECEN_340/Final_Project/Final_Project.srcs/sources_1/new/game_logic.v:68]
INFO: [Synth 8-6155] done synthesizing module 'game_logic' (0#1) [C:/Users/alext/Desktop/School/ECEN_340/Final_Project/Final_Project.srcs/sources_1/new/game_logic.v:3]
INFO: [Synth 8-6157] synthesizing module 'memory' [C:/Users/alext/Desktop/School/ECEN_340/Final_Project/Final_Project.srcs/sources_1/new/memory.v:3]
INFO: [Synth 8-6155] done synthesizing module 'memory' (0#1) [C:/Users/alext/Desktop/School/ECEN_340/Final_Project/Final_Project.srcs/sources_1/new/memory.v:3]
INFO: [Synth 8-6157] synthesizing module 'segdisplay_driver' [C:/Users/alext/Desktop/School/ECEN_340/Final_Project/Final_Project.srcs/sources_1/new/segdisplay_driver.v:3]
INFO: [Synth 8-6155] done synthesizing module 'segdisplay_driver' (0#1) [C:/Users/alext/Desktop/School/ECEN_340/Final_Project/Final_Project.srcs/sources_1/new/segdisplay_driver.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Final_Project' (0#1) [C:/Users/alext/Desktop/School/ECEN_340/Final_Project/Final_Project.srcs/sources_1/new/Final_Project.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1136.137 ; gain = 576.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1136.137 ; gain = 576.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1136.137 ; gain = 576.871
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1136.137 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/alext/Desktop/School/ECEN_340/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/alext/Desktop/School/ECEN_340/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/alext/Desktop/School/ECEN_340/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Final_Project_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Final_Project_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1219.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1219.121 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1219.121 ; gain = 659.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1219.121 ; gain = 659.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1219.121 ; gain = 659.855
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'game_logic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
                WAIT_REL |                             0001 |                             0110
               NEW_ROUND |                             0010 |                             0001
              WAIT_INPUT |                             0011 |                             0010
          WAIT_REL_RETRY |                             0100 |                             0111
              CHECK_FAIL |                             0101 |                             0011
              SAVE_SCORE |                             0110 |                             0100
               GAME_OVER |                             0111 |                             0101
            WAIT_FROM_GO |                             1000 |                             1011
              WAIT_TO_HS |                             1001 |                             1000
                 VIEW_HS |                             1010 |                             1001
            WAIT_TO_IDLE |                             1011 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'game_logic'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1219.121 ; gain = 659.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 5     
	               16 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---RAMs : 
	              256 Bit	(16 X 16 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	  12 Input   32 Bit        Muxes := 1     
	  12 Input   16 Bit        Muxes := 1     
	  12 Input    7 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 4     
	  12 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 7     
	   7 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	  12 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
	  12 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 1514.156 ; gain = 954.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------------+------------------+---------------+----------------+
|Module Name       | RTL Object       | Depth x Width | Implemented As | 
+------------------+------------------+---------------+----------------+
|segdisplay_driver | get_welcome_char | 64x5          | LUT            | 
|segdisplay_driver | get_welcome_char | 64x5          | LUT            | 
|segdisplay_driver | get_welcome_char | 64x5          | LUT            | 
|segdisplay_driver | seg0             | 32x7          | LUT            | 
+------------------+------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
+--------------+------------------+-----------+----------------------+----------------+
|Module Name   | RTL Object       | Inference | Size (Depth x Width) | Primitives     | 
+--------------+------------------+-----------+----------------------+----------------+
|Final_Project | U_Memory/mem_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
+--------------+------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 1514.156 ; gain = 954.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:03 . Memory (MB): peak = 1514.156 ; gain = 954.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+--------------+------------------+-----------+----------------------+----------------+
|Module Name   | RTL Object       | Inference | Size (Depth x Width) | Primitives     | 
+--------------+------------------+-----------+----------------------+----------------+
|Final_Project | U_Memory/mem_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
+--------------+------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 1514.156 ; gain = 954.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 1577.035 ; gain = 1017.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 1577.035 ; gain = 1017.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 1577.035 ; gain = 1017.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 1577.035 ; gain = 1017.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 1577.035 ; gain = 1017.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 1577.035 ; gain = 1017.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    77|
|3     |LUT1     |    97|
|4     |LUT2     |    58|
|5     |LUT3     |    76|
|6     |LUT4     |    98|
|7     |LUT5     |   110|
|8     |LUT6     |   559|
|9     |RAM16X1S |    16|
|10    |FDCE     |    53|
|11    |FDRE     |   244|
|12    |FDSE     |     1|
|13    |IBUF     |     6|
|14    |OBUF     |    27|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 1577.035 ; gain = 1017.770
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:54 ; elapsed = 00:01:06 . Memory (MB): peak = 1577.035 ; gain = 934.785
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 1577.035 ; gain = 1017.770
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1586.395 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 93 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1590.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 16 instances

Synth Design complete | Checksum: 82e630d9
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:41 . Memory (MB): peak = 1590.250 ; gain = 1221.566
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1590.250 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/alext/Desktop/School/ECEN_340/Final_Project/Final_Project.runs/synth_1/Final_Project.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Final_Project_utilization_synth.rpt -pb Final_Project_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 15 08:41:39 2025...
