[
{"recid":0,"Severity":"Info","Status":"uninspected","Check":"condition_const","Alias":"","Message":"Condition expression is a constant. Module DSP48A1, File E:/Material/DigitalDesign/projects/code/DSP.v, Line 52.","Module":"DSP48A1","Category":"Rtl Design Style","UniqueModuleName":"DSP48A1_1907581057","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"","ID":"d300306b","IsNew":"0","instanceList":"","signalList":"","fileLineList":"0:52","argList":"1=DSP48A1","argFileList":"2=0","argSignalList":"","argInstanceList":"","argLineList":"3=52","rtlId":"fa5870fb_00200","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":1,"Severity":"Info","Status":"uninspected","Check":"condition_const","Alias":"","Message":"Condition expression is a constant. Module DSP48A1, File E:/Material/DigitalDesign/projects/code/DSP.v, Line 96.","Module":"DSP48A1","Category":"Rtl Design Style","UniqueModuleName":"DSP48A1_1907581057","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"","ID":"bfd8e066","IsNew":"0","instanceList":"","signalList":"","fileLineList":"0:96","argList":"1=DSP48A1","argFileList":"2=0","argSignalList":"","argInstanceList":"","argLineList":"3=96","rtlId":"b0df09d3_00200","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":2,"Severity":"Info","Status":"uninspected","Check":"parameter_name_duplicate","Alias":"","Message":"Same parameter name is used in more than one module. Parameter RSTTYPE, Total count 2, First module: Module DSP48A1, File E:/Material/DigitalDesign/projects/code/DSP.v, Line 20, Second module: Module REG_MUX_pair, File E:/Material/DigitalDesign/projects/code/reg_mux_pair.v, Line 2","Module":"DSP48A1","Category":"Nomenclature Style","UniqueModuleName":"","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Nomenclature Style","STARC Reference":"1.1.4.3, 3.2.2.2","ID":"cb8f3bb4","IsNew":"0","instanceList":"","signalList":"","fileLineList":"0:20,1:2","argList":"4=RSTTYPE!@!5=2!@!6=DSP48A1!@!9=REG_MUX_pair","argFileList":"7=0!@!10=1","argSignalList":"","argInstanceList":"","argLineList":"8=20!@!11=2","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":3,"Severity":"Info","Status":"uninspected","Check":"multi_ports_in_single_line","Alias":"","Message":"Multiple ports are declared in one line. Module DSP48A1, File E:/Material/DigitalDesign/projects/code/DSP.v, Line 23.","Module":"DSP48A1","Category":"Rtl Design Style","UniqueModuleName":"DSP48A1_1907581057","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"3.5.6.3","ID":"654af206","IsNew":"0","instanceList":"","signalList":"","fileLineList":"0:23","argList":"1=DSP48A1","argFileList":"2=0","argSignalList":"","argInstanceList":"","argLineList":"3=23","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":"654af206_1@2:0:3:38!654af206_2@2:0:3:39!654af206_3@2:0:3:42"},
{"recid":4,"Severity":"Info","Status":"uninspected","Check":"multi_ports_in_single_line","Alias":"","Message":"Multiple ports are declared in one line. Module DSP48A1, File E:/Material/DigitalDesign/projects/code/DSP.v, Line 38.","Module":"DSP48A1","Category":"Rtl Design Style","UniqueModuleName":"DSP48A1_1907581057","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"3.5.6.3","ID":"654af206_1","IsNew":"0","instanceList":"","signalList":"","fileLineList":"0:38","argList":"1=DSP48A1","argFileList":"2=0","argSignalList":"","argInstanceList":"","argLineList":"3=38","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"1","secondaryBackRef":""},
{"recid":5,"Severity":"Info","Status":"uninspected","Check":"multi_ports_in_single_line","Alias":"","Message":"Multiple ports are declared in one line. Module DSP48A1, File E:/Material/DigitalDesign/projects/code/DSP.v, Line 39.","Module":"DSP48A1","Category":"Rtl Design Style","UniqueModuleName":"DSP48A1_1907581057","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"3.5.6.3","ID":"654af206_2","IsNew":"0","instanceList":"","signalList":"","fileLineList":"0:39","argList":"1=DSP48A1","argFileList":"2=0","argSignalList":"","argInstanceList":"","argLineList":"3=39","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"1","secondaryBackRef":""},
{"recid":6,"Severity":"Info","Status":"uninspected","Check":"multi_ports_in_single_line","Alias":"","Message":"Multiple ports are declared in one line. Module DSP48A1, File E:/Material/DigitalDesign/projects/code/DSP.v, Line 42.","Module":"DSP48A1","Category":"Rtl Design Style","UniqueModuleName":"DSP48A1_1907581057","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"3.5.6.3","ID":"654af206_3","IsNew":"0","instanceList":"","signalList":"","fileLineList":"0:42","argList":"1=DSP48A1","argFileList":"2=0","argSignalList":"","argInstanceList":"","argLineList":"3=42","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"1","secondaryBackRef":""},
{"recid":7,"Severity":"Info","Status":"uninspected","Check":"multi_ports_in_single_line","Alias":"","Message":"Multiple ports are declared in one line. Module REG_MUX_pair, File E:/Material/DigitalDesign/projects/code/reg_mux_pair.v, Line 4.","Module":"REG_MUX_pair","Category":"Rtl Design Style","UniqueModuleName":"REG_MUX_pair_1582971178","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"3.5.6.3","ID":"87af6b2","IsNew":"0","instanceList":"","signalList":"","fileLineList":"1:4","argList":"1=REG_MUX_pair","argFileList":"2=1","argSignalList":"","argInstanceList":"","argLineList":"3=4","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":8,"Severity":"Warning","Status":"uninspected","Check":"mux_select_const","Alias":"","Message":"Constant value drives mux select pin. Signal CYI_BLOCK.BLOCK_OUT, Module REG_MUX_pair, File E:/Material/DigitalDesign/projects/code/reg_mux_pair.v, Line 32.","Module":"REG_MUX_pair","Category":"Connectivity","UniqueModuleName":"REG_MUX_pair_362313564","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Implementation","STARC Reference":"","ID":"3aeecbfb","IsNew":"0","instanceList":"","signalList":"0","fileLineList":"1:32","argList":"1=REG_MUX_pair","argFileList":"2=1","argSignalList":"12=0","argInstanceList":"","argLineList":"3=32","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":9,"Severity":"Warning","Status":"uninspected","Check":"mux_select_const","Alias":"","Message":"Constant value drives mux select pin. Signal C_BLOCK.BLOCK_OUT, Module REG_MUX_pair, File E:/Material/DigitalDesign/projects/code/reg_mux_pair.v, Line 32.","Module":"REG_MUX_pair","Category":"Connectivity","UniqueModuleName":"REG_MUX_pair_719869771","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Implementation","STARC Reference":"","ID":"27af9df2","IsNew":"0","instanceList":"","signalList":"1","fileLineList":"1:32","argList":"1=REG_MUX_pair","argFileList":"2=1","argSignalList":"12=1","argInstanceList":"","argLineList":"3=32","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":10,"Severity":"Warning","Status":"uninspected","Check":"mux_select_const","Alias":"","Message":"Constant value drives mux select pin. Signal D_BLOCK.BLOCK_OUT, Module REG_MUX_pair, File E:/Material/DigitalDesign/projects/code/reg_mux_pair.v, Line 32.","Module":"REG_MUX_pair","Category":"Connectivity","UniqueModuleName":"REG_MUX_pair_1582971178","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Implementation","STARC Reference":"","ID":"e2b1ab88","IsNew":"0","instanceList":"","signalList":"2","fileLineList":"1:32","argList":"1=REG_MUX_pair","argFileList":"2=1","argSignalList":"12=2","argInstanceList":"","argLineList":"3=32","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":11,"Severity":"Warning","Status":"uninspected","Check":"mux_select_const","Alias":"","Message":"Constant value drives mux select pin. Signal MUL_BLOCK.BLOCK_OUT, Module REG_MUX_pair, File E:/Material/DigitalDesign/projects/code/reg_mux_pair.v, Line 32.","Module":"REG_MUX_pair","Category":"Connectivity","UniqueModuleName":"REG_MUX_pair_204598492","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Implementation","STARC Reference":"","ID":"d9eebb6c","IsNew":"0","instanceList":"","signalList":"3","fileLineList":"1:32","argList":"1=REG_MUX_pair","argFileList":"2=1","argSignalList":"12=3","argInstanceList":"","argLineList":"3=32","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":12,"Severity":"Warning","Status":"uninspected","Check":"mux_select_const","Alias":"","Message":"Constant value drives mux select pin. Signal OPMODE_BLOCK.BLOCK_OUT, Module REG_MUX_pair, File E:/Material/DigitalDesign/projects/code/reg_mux_pair.v, Line 32.","Module":"REG_MUX_pair","Category":"Connectivity","UniqueModuleName":"REG_MUX_pair_1691067821","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Implementation","STARC Reference":"","ID":"889e73ff","IsNew":"0","instanceList":"","signalList":"4","fileLineList":"1:32","argList":"1=REG_MUX_pair","argFileList":"2=1","argSignalList":"12=4","argInstanceList":"","argLineList":"3=32","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":13,"Severity":"Info","Status":"uninspected","Check":"line_char_large","Alias":"","Message":"Line has more characters than the specified limit. Current Count 125, Specified Limit 110, File E:/Material/DigitalDesign/projects/code/DSP.v, Line 55.","Module":"none","Category":"Rtl Design Style","UniqueModuleName":"DSP48A1_1907581057","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"3.1.4.5","ID":"adc6eaf4","IsNew":"0","instanceList":"","signalList":"","fileLineList":"0:55","argList":"5=125!@!13=110","argFileList":"2=0","argSignalList":"","argInstanceList":"","argLineList":"3=55","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":"adc6eaf4_1@2:0:3:58"},
{"recid":14,"Severity":"Info","Status":"uninspected","Check":"line_char_large","Alias":"","Message":"Line has more characters than the specified limit. Current Count 136, Specified Limit 110, File E:/Material/DigitalDesign/projects/code/DSP.v, Line 56.","Module":"none","Category":"Rtl Design Style","UniqueModuleName":"DSP48A1_1907581057","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"3.1.4.5","ID":"5053d3d2","IsNew":"0","instanceList":"","signalList":"","fileLineList":"0:56","argList":"5=136!@!13=110","argFileList":"2=0","argSignalList":"","argInstanceList":"","argLineList":"3=56","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":15,"Severity":"Info","Status":"uninspected","Check":"line_char_large","Alias":"","Message":"Line has more characters than the specified limit. Current Count 127, Specified Limit 110, File E:/Material/DigitalDesign/projects/code/DSP.v, Line 57.","Module":"none","Category":"Rtl Design Style","UniqueModuleName":"DSP48A1_1907581057","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"3.1.4.5","ID":"74fd26fb","IsNew":"0","instanceList":"","signalList":"","fileLineList":"0:57","argList":"5=127!@!13=110","argFileList":"2=0","argSignalList":"","argInstanceList":"","argLineList":"3=57","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":16,"Severity":"Info","Status":"uninspected","Check":"line_char_large","Alias":"","Message":"Line has more characters than the specified limit. Current Count 125, Specified Limit 110, File E:/Material/DigitalDesign/projects/code/DSP.v, Line 58.","Module":"none","Category":"Rtl Design Style","UniqueModuleName":"DSP48A1_1907581057","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"3.1.4.5","ID":"adc6eaf4_1","IsNew":"0","instanceList":"","signalList":"","fileLineList":"0:58","argList":"5=125!@!13=110","argFileList":"2=0","argSignalList":"","argInstanceList":"","argLineList":"3=58","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"1","secondaryBackRef":""},
{"recid":17,"Severity":"Info","Status":"uninspected","Check":"line_char_large","Alias":"","Message":"Line has more characters than the specified limit. Current Count 149, Specified Limit 110, File E:/Material/DigitalDesign/projects/code/DSP.v, Line 67.","Module":"none","Category":"Rtl Design Style","UniqueModuleName":"DSP48A1_1907581057","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"3.1.4.5","ID":"7d1624b3","IsNew":"0","instanceList":"","signalList":"","fileLineList":"0:67","argList":"5=149!@!13=110","argFileList":"2=0","argSignalList":"","argInstanceList":"","argLineList":"3=67","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":18,"Severity":"Info","Status":"uninspected","Check":"line_char_large","Alias":"","Message":"Line has more characters than the specified limit. Current Count 142, Specified Limit 110, File E:/Material/DigitalDesign/projects/code/DSP.v, Line 80.","Module":"none","Category":"Rtl Design Style","UniqueModuleName":"DSP48A1_1907581057","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"3.1.4.5","ID":"f705b125","IsNew":"0","instanceList":"","signalList":"","fileLineList":"0:80","argList":"5=142!@!13=110","argFileList":"2=0","argSignalList":"","argInstanceList":"","argLineList":"3=80","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":19,"Severity":"Info","Status":"uninspected","Check":"line_char_large","Alias":"","Message":"Line has more characters than the specified limit. Current Count 138, Specified Limit 110, File E:/Material/DigitalDesign/projects/code/DSP.v, Line 81.","Module":"none","Category":"Rtl Design Style","UniqueModuleName":"DSP48A1_1907581057","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"3.1.4.5","ID":"3263bd3c","IsNew":"0","instanceList":"","signalList":"","fileLineList":"0:81","argList":"5=138!@!13=110","argFileList":"2=0","argSignalList":"","argInstanceList":"","argLineList":"3=81","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":20,"Severity":"Info","Status":"uninspected","Check":"line_char_large","Alias":"","Message":"Line has more characters than the specified limit. Current Count 111, Specified Limit 110, File E:/Material/DigitalDesign/projects/code/DSP.v, Line 96.","Module":"none","Category":"Rtl Design Style","UniqueModuleName":"DSP48A1_1907581057","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"3.1.4.5","ID":"f12dc2f8","IsNew":"0","instanceList":"","signalList":"","fileLineList":"0:96","argList":"5=111!@!13=110","argFileList":"2=0","argSignalList":"","argInstanceList":"","argLineList":"3=96","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":21,"Severity":"Info","Status":"uninspected","Check":"line_char_large","Alias":"","Message":"Line has more characters than the specified limit. Current Count 133, Specified Limit 110, File E:/Material/DigitalDesign/projects/code/DSP.v, Line 107.","Module":"none","Category":"Rtl Design Style","UniqueModuleName":"DSP48A1_1907581057","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"3.1.4.5","ID":"b87028aa","IsNew":"0","instanceList":"","signalList":"","fileLineList":"0:107","argList":"5=133!@!13=110","argFileList":"2=0","argSignalList":"","argInstanceList":"","argLineList":"3=107","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":22,"Severity":"Info","Status":"uninspected","Check":"line_char_large","Alias":"","Message":"Line has more characters than the specified limit. Current Count 156, Specified Limit 110, File E:/Material/DigitalDesign/projects/code/DSP.v, Line 108.","Module":"none","Category":"Rtl Design Style","UniqueModuleName":"DSP48A1_1907581057","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"3.1.4.5","ID":"3b88bf74","IsNew":"0","instanceList":"","signalList":"","fileLineList":"0:108","argList":"5=156!@!13=110","argFileList":"2=0","argSignalList":"","argInstanceList":"","argLineList":"3=108","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":23,"Severity":"Info","Status":"uninspected","Check":"line_char_large","Alias":"","Message":"Line has more characters than the specified limit. Current Count 157, Specified Limit 110, File E:/Material/DigitalDesign/projects/code/DSP.v, Line 137.","Module":"none","Category":"Rtl Design Style","UniqueModuleName":"DSP48A1_1907581057","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"3.1.4.5","ID":"baadda53","IsNew":"0","instanceList":"","signalList":"","fileLineList":"0:137","argList":"5=157!@!13=110","argFileList":"2=0","argSignalList":"","argInstanceList":"","argLineList":"3=137","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":24,"Severity":"Info","Status":"uninspected","Check":"line_char_large","Alias":"","Message":"Line has more characters than the specified limit. Current Count 137, Specified Limit 110, File E:/Material/DigitalDesign/projects/code/DSP.v, Line 138.","Module":"none","Category":"Rtl Design Style","UniqueModuleName":"DSP48A1_1907581057","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"3.1.4.5","ID":"d176b6f5","IsNew":"0","instanceList":"","signalList":"","fileLineList":"0:138","argList":"5=137!@!13=110","argFileList":"2=0","argSignalList":"","argInstanceList":"","argLineList":"3=138","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""}]
