
/* **** DO NOT EDIT - this file is generated by ARChitect2 ****
 *
 * Description: Header file declaring the compiler extensions for eia components
 */

#ifndef H_IO_CONFIG
#define H_IO_CONFIG

#define DMAC_INT_BASE (20)
#define DMAC_ERR_BASE (DMAC_INT_BASE + DMAC_CHAN_CNT)
#define DMAC_CHAN_CNT (16)
#define DMAC_MEM_CHAN_CNT (0)
#define DMAC_AUX_CHAN_CNT (16)
#define IO_SPI_MST0_PRESENT
#define IO_SPI_MST0_FS (16)
#define IO_SPI_MST0_MAX_XFER_SIZE (16)
#define IO_SPI_MST0_DMA_TX (0)
#define IO_SPI_MST0_DMA_RX (1)
#define IO_SPI_MST0_INT_ERR (70)
#define IO_SPI_MST0_INT_RX_AVAIL (71)
#define IO_SPI_MST0_INT_TX_REQ (72)
#define IO_SPI_MST0_INT_IDLE (73)
#define IO_SPI_SLV0_PRESENT
#define IO_SPI_SLV0_FS (16)
#define IO_SPI_SLV0_MAX_XFER_SIZE (16)
#define IO_SPI_SLV0_INT_ERR (82)
#define IO_SPI_SLV0_INT_RX_AVAIL (83)
#define IO_SPI_SLV0_INT_TX_REQ (84)
#define IO_SPI_SLV0_INT_IDLE (85)
#define IO_I2C_MST0_PRESENT
#define IO_I2C_MST0_FS (16)
#define IO_I2C_MST0_INT_ERR (58)
#define IO_I2C_MST0_INT_RX_AVAIL (59)
#define IO_I2C_MST0_INT_TX_REQ (60)
#define IO_I2C_MST0_INT_STOP_DET (61)
#define IO_GPIO_4B0_PRESENT
#define IO_GPIO_4B0_INT_INTR_FLAG (19)
#define IO_GPIO_4B0_DEBOUNCE (1)
#define IO_GPIO_8B0_PRESENT
#define IO_GPIO_8B0_INT_INTR_FLAG (54)
#define IO_GPIO_8B0_DEBOUNCE (1)
#define IO_CREG_MST0_PRESENT
#define IO_CREG_SLV0_PRESENT
#define IO_UART0_PRESENT
#define IO_UART0_FS (16)
#define IO_UART0_INTR (86)
#define IO_SPI_MST1_PRESENT
#define IO_SPI_MST1_FS (16)
#define IO_SPI_MST1_MAX_XFER_SIZE (16)
#define IO_SPI_MST1_DMA_TX (2)
#define IO_SPI_MST1_DMA_RX (3)
#define IO_SPI_MST1_INT_ERR (74)
#define IO_SPI_MST1_INT_RX_AVAIL (75)
#define IO_SPI_MST1_INT_TX_REQ (76)
#define IO_SPI_MST1_INT_IDLE (77)
#define IO_I2C_MST1_PRESENT
#define IO_I2C_MST1_FS (16)
#define IO_I2C_MST1_INT_ERR (62)
#define IO_I2C_MST1_INT_RX_AVAIL (63)
#define IO_I2C_MST1_INT_TX_REQ (64)
#define IO_I2C_MST1_INT_STOP_DET (65)
#define IO_GPIO_4B1_PRESENT
#define IO_GPIO_4B1_INT_INTR_FLAG (52)
#define IO_GPIO_4B1_DEBOUNCE (1)
#define IO_GPIO_8B1_PRESENT
#define IO_GPIO_8B1_INT_INTR_FLAG (55)
#define IO_GPIO_8B1_DEBOUNCE (1)
#define IO_UART1_PRESENT
#define IO_UART1_FS (16)
#define IO_UART1_INTR (87)
#define IO_UART1_DMA_TX (6)
#define IO_UART1_DMA_RX (7)
#define IO_SPI_MST2_PRESENT
#define IO_SPI_MST2_FS (16)
#define IO_SPI_MST2_MAX_XFER_SIZE (16)
#define IO_SPI_MST2_DMA_TX (4)
#define IO_SPI_MST2_DMA_RX (5)
#define IO_SPI_MST2_INT_ERR (78)
#define IO_SPI_MST2_INT_RX_AVAIL (79)
#define IO_SPI_MST2_INT_TX_REQ (80)
#define IO_SPI_MST2_INT_IDLE (81)
#define IO_I2C_MST2_PRESENT
#define IO_I2C_MST2_FS (16)
#define IO_I2C_MST2_INT_ERR (66)
#define IO_I2C_MST2_INT_RX_AVAIL (67)
#define IO_I2C_MST2_INT_TX_REQ (68)
#define IO_I2C_MST2_INT_STOP_DET (69)
#define IO_GPIO_4B2_PRESENT
#define IO_GPIO_4B2_INT_INTR_FLAG (53)
#define IO_GPIO_4B2_DEBOUNCE (1)
#define IO_GPIO_8B2_PRESENT
#define IO_GPIO_8B2_INT_INTR_FLAG (56)
#define IO_GPIO_8B2_DEBOUNCE (1)
#define IO_UART2_PRESENT
#define IO_UART2_FS (16)
#define IO_UART2_INTR (88)
#define IO_UART2_DMA_TX (8)
#define IO_UART2_DMA_RX (9)
#define IO_GPIO_8B3_PRESENT
#define IO_GPIO_8B3_INT_INTR_FLAG (57)
#define IO_GPIO_8B3_DEBOUNCE (1)
#define IO_UART3_PRESENT
#define IO_UART3_FS (16)
#define IO_UART3_INTR (89)
#define IO_UART3_DMA_TX (10)
#define IO_UART3_DMA_RX (11)

#endif  /* H_IO_CONFIG */
