SIMLOG:: Cycle           4 PC: 00000000 I: 00009104 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle           5 PC: 00000002 I: 00009201 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle           6 PC: 00000004 I: 00009302 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle           7 PC: 00000006 I: 00009403 R: 0   0 00000000 M: 0 0 00000004 00000000
SIMLOG:: Cycle           8 PC: 00000008 I: 00009504 R: 1   1 00000004 M: 0 0 00000001 00000000
SIMLOG:: Cycle           9 PC: 0000000a I: 00009605 R: 1   2 00000001 M: 0 0 00000002 00000000
SIMLOG:: Cycle          10 PC: 0000000c I: 0000993f R: 1   3 00000002 M: 0 0 00000003 00000000
SIMLOG:: Cycle          11 PC: 0000000e I: 00009a41 R: 1   4 00000003 M: 0 0 00000004 00000000
SIMLOG:: Cycle          12 PC: 00000010 I: 00009b61 R: 1   5 00000004 M: 0 0 00000005 00000000
SIMLOG:: Cycle          13 PC: 00000012 I: 00000800 R: 1   6 00000005 M: 0 1 00000003 00000004
SIMLOG:: Cycle          14 PC: 00000014 I: 00000800 R: 1   1 00000003 M: 0 1 00000002 00000001
SIMLOG:: Cycle          15 PC: 00000016 I: 00000800 R: 1   2 00000002 M: 0 1 00000003 00000002
SIMLOG:: Cycle          16 PC: 00000018 I: 00000800 R: 1   3 00000003 M: 0 0 00000000 00000000
SIMLOG:: Cycle          17 PC: 0000001a I: 00000800 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle          18 PC: 0000001c I: 00000800 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle          19 PC: 0000001e I: 00000000 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle          20 PC: 00000020 I: 00000000 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle          21 PC: 00000022 I: 00000000 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle          22 PC: 00000024 I: 00000000 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle          23 PC: 00000026 I: 00000000 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Processor halted

SIMLOG:: sim_cycles          23

SIMLOG:: inst_count          10

SIMLOG:: dcachehit_count           0

SIMLOG:: icachehit_count           0

SIMLOG:: dcachereq_count           0

SIMLOG:: icachereq_count           0

