// Seed: 1585140085
module module_0 ();
  wire id_1;
  wire id_2;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  reg id_7;
  always begin : LABEL_0
    if ((1)) id_4 <= id_5;
    else assign id_2 = 1 | 1;
    id_7 <= id_5;
    id_2 = 1;
    id_7 = id_5;
  end
  module_0 modCall_1 ();
  wire id_8;
endmodule
