
*** Running vivado
    with args -log aars_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source aars_top.tcl


****** Vivado v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:44:18 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source aars_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.srcs/utils_1/imports/synth_1/aars_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.srcs/utils_1/imports/synth_1/aars_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top aars_top -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28835 
WARNING: [Synth 8-1803] cast without ' violates IEEE 1800 syntax [/home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.srcs/sources_1/new/signal_gen.v:46]
WARNING: [Synth 8-1803] cast without ' violates IEEE 1800 syntax [/home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.srcs/sources_1/new/signal_gen.v:62]
WARNING: [Synth 8-1803] cast without ' violates IEEE 1800 syntax [/home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.srcs/sources_1/new/signal_gen.v:67]
WARNING: [Synth 8-1803] cast without ' violates IEEE 1800 syntax [/home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.srcs/sources_1/new/signal_gen.v:67]
WARNING: [Synth 8-2301] loop variable declaration is not allowed in this mode of verilog [/home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.srcs/sources_1/new/signal_gen.v:65]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1714.324 ; gain = 159.652 ; free physical = 4454 ; free virtual = 30918
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'aars_top' [/home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.srcs/sources_1/new/aars_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.runs/synth_1/.Xil/Vivado-28779-jaeger/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.runs/synth_1/.Xil/Vivado-28779-jaeger/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.srcs/sources_1/new/aars_top.sv:57]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [/home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.runs/synth_1/.Xil/Vivado-28779-jaeger/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (2#1) [/home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.runs/synth_1/.Xil/Vivado-28779-jaeger/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'signal_gen' [/home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.srcs/sources_1/new/signal_gen.v:27]
	Parameter CLOCK_FREQ bound to: 100000000 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter SAMPLE_RATE bound to: 44100 - type: integer 
	Parameter OUTPUT_FREQ bound to: 2000 - type: integer 
	Parameter P_MIDDLE bound to: 32768 - type: integer 
	Parameter P_COUNT_BITS bound to: 16 - type: integer 
	Parameter P_CLK_P_SAMP bound to: 2267 - type: integer 
	Parameter P_SAMP_P_FREQ bound to: 22 - type: integer 
	Parameter M2_PI bound to: 6.283180 - type: float 
INFO: [Synth 8-6155] done synthesizing module 'signal_gen' (3#1) [/home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.srcs/sources_1/new/signal_gen.v:27]
INFO: [Synth 8-638] synthesizing module 'dac_dsm2' [/home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.srcs/sources_1/imports/Downloads/dac_dsm2.vhd:39]
	Parameter nbits bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dac_dsm2' (4#1) [/home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.srcs/sources_1/imports/Downloads/dac_dsm2.vhd:39]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'my_dac'. This will prevent further optimization [/home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.srcs/sources_1/new/aars_top.sv:76]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'my_gen'. This will prevent further optimization [/home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.srcs/sources_1/new/aars_top.sv:68]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'my_ila'. This will prevent further optimization [/home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.srcs/sources_1/new/aars_top.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'aars_top' (5#1) [/home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.srcs/sources_1/new/aars_top.sv:23]
WARNING: [Synth 8-3917] design aars_top has port o_leds[5] driven by constant 0
WARNING: [Synth 8-3917] design aars_top has port o_leds[4] driven by constant 0
WARNING: [Synth 8-3917] design aars_top has port o_leds[3] driven by constant 0
WARNING: [Synth 8-3917] design aars_top has port o_leds[2] driven by constant 0
WARNING: [Synth 8-3917] design aars_top has port o_leds[1] driven by constant 0
WARNING: [Synth 8-3917] design aars_top has port o_leds[0] driven by constant 0
WARNING: [Synth 8-3331] design signal_gen has unconnected port i_rst_n
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1745.230 ; gain = 190.559 ; free physical = 4484 ; free virtual = 30948
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1765.043 ; gain = 210.371 ; free physical = 4483 ; free virtual = 30946
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1765.043 ; gain = 210.371 ; free physical = 4483 ; free virtual = 30946
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [/home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'instance_name'
Parsing XDC File [/home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'my_ila'
Finished Parsing XDC File [/home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'my_ila'
Parsing XDC File [/home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.srcs/constrs_1/new/open_aars_sound.xdc]
Finished Parsing XDC File [/home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.srcs/constrs_1/new/open_aars_sound.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.srcs/constrs_1/new/open_aars_sound.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/aars_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/aars_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1905.746 ; gain = 0.000 ; free physical = 4388 ; free virtual = 30852
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1905.746 ; gain = 0.000 ; free physical = 4388 ; free virtual = 30852
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1905.746 ; gain = 351.074 ; free physical = 4460 ; free virtual = 30924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1905.746 ; gain = 351.074 ; free physical = 4460 ; free virtual = 30924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for i_clk. (constraint file  /home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_clk. (constraint file  /home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_ila. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1905.746 ; gain = 351.074 ; free physical = 4463 ; free virtual = 30926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1905.746 ; gain = 351.074 ; free physical = 4453 ; free virtual = 30917
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     19 Bit       Adders := 1     
	   6 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 1     
	  22 Input     16 Bit        Muxes := 1     
	  23 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module signal_gen 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	  22 Input     16 Bit        Muxes := 1     
	  23 Input      1 Bit        Muxes := 1     
Module dac_dsm2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     19 Bit       Adders := 1     
	   6 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design aars_top has port o_leds[5] driven by constant 0
WARNING: [Synth 8-3917] design aars_top has port o_leds[4] driven by constant 0
WARNING: [Synth 8-3917] design aars_top has port o_leds[3] driven by constant 0
WARNING: [Synth 8-3917] design aars_top has port o_leds[2] driven by constant 0
WARNING: [Synth 8-3917] design aars_top has port o_leds[1] driven by constant 0
WARNING: [Synth 8-3917] design aars_top has port o_leds[0] driven by constant 0
WARNING: [Synth 8-3331] design signal_gen has unconnected port i_rst_n
INFO: [Synth 8-3886] merging instance 'my_gen/r_output_reg[5]' (FDE) to 'my_gen/r_output_reg[14]'
INFO: [Synth 8-3886] merging instance 'my_gen/r_output_reg[9]' (FDE) to 'my_gen/r_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'my_dac/d_q_reg[0]' (FDRE) to 'my_dac/d_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'my_dac/d_q_reg[1]' (FDRE) to 'my_dac/d_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'my_dac/d_q_reg[2]' (FDRE) to 'my_dac/d_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'my_dac/d_q_reg[3]' (FDRE) to 'my_dac/d_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'my_dac/d_q_reg[4]' (FDRE) to 'my_dac/d_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'my_dac/d_q_reg[5]' (FDRE) to 'my_dac/d_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'my_dac/d_q_reg[6]' (FDRE) to 'my_dac/d_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'my_dac/d_q_reg[7]' (FDRE) to 'my_dac/d_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'my_dac/d_q_reg[8]' (FDRE) to 'my_dac/d_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'my_dac/d_q_reg[9]' (FDRE) to 'my_dac/d_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'my_dac/d_q_reg[10]' (FDRE) to 'my_dac/d_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'my_dac/d_q_reg[11]' (FDRE) to 'my_dac/d_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'my_dac/d_q_reg[12]' (FDRE) to 'my_dac/d_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'my_dac/d_q_reg[13]' (FDRE) to 'my_dac/d_q_reg[14]'
INFO: [Synth 8-3886] merging instance 'my_dac/d_q_reg[14]' (FDRE) to 'my_dac/d_q_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_dac/\d_q_reg[15] )
INFO: [Synth 8-3886] merging instance 'my_dac/d_q_reg[17]' (FDRE) to 'my_dac/d_q_reg[18]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1905.746 ; gain = 351.074 ; free physical = 4440 ; free virtual = 30906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|signal_gen  | p_0_out    | 32x16         | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_out1' to pin 'instance_name/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1905.746 ; gain = 351.074 ; free physical = 4313 ; free virtual = 30780
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1905.746 ; gain = 351.074 ; free physical = 4311 ; free virtual = 30778
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1905.746 ; gain = 351.074 ; free physical = 4310 ; free virtual = 30777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1905.746 ; gain = 351.074 ; free physical = 4310 ; free virtual = 30777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1905.746 ; gain = 351.074 ; free physical = 4310 ; free virtual = 30777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1905.746 ; gain = 351.074 ; free physical = 4310 ; free virtual = 30777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1905.746 ; gain = 351.074 ; free physical = 4310 ; free virtual = 30777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1905.746 ; gain = 351.074 ; free physical = 4310 ; free virtual = 30777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1905.746 ; gain = 351.074 ; free physical = 4310 ; free virtual = 30777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |ila_0     |     1|
|3     |CARRY4    |    40|
|4     |LUT1      |     4|
|5     |LUT2      |   110|
|6     |LUT3      |    26|
|7     |LUT4      |    79|
|8     |LUT5      |    30|
|9     |LUT6      |    17|
|10    |FDCE      |    39|
|11    |FDRE      |    44|
|12    |IBUF      |     1|
|13    |OBUF      |     8|
+------+----------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   400|
|2     |  my_gen |signal_gen |   199|
|3     |  my_dac |dac_dsm2   |   188|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1905.746 ; gain = 351.074 ; free physical = 4310 ; free virtual = 30777
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1905.746 ; gain = 210.371 ; free physical = 4363 ; free virtual = 30829
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1905.754 ; gain = 351.074 ; free physical = 4366 ; free virtual = 30832
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1905.754 ; gain = 0.000 ; free physical = 4313 ; free virtual = 30779
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1905.754 ; gain = 510.219 ; free physical = 4411 ; free virtual = 30877
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1905.754 ; gain = 0.000 ; free physical = 4411 ; free virtual = 30877
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.runs/synth_1/aars_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file aars_top_utilization_synth.rpt -pb aars_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 27 12:55:38 2019...
