

================================================================
== Vivado HLS Report for 'sa_compute'
================================================================
* Date:           Wed Jan 15 16:36:46 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        geem_hls
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.470 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|       53| 40.000 ns | 0.530 us |    4|   53|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1     |        2|        5|         2|          -|          -| 1 ~ 2 |    no    |
        |- Loop 2     |        2|        5|         2|          -|          -| 1 ~ 2 |    no    |
        |- Loop 3     |        4|        4|         2|          -|          -|      2|    no    |
        |- Loop 4     |        4|        4|         2|          -|          -|      2|    no    |
        |- Loop 5     |        4|        4|         2|          -|          -|      2|    no    |
        |- Loop 6     |        4|        4|         2|          -|          -|      2|    no    |
        |- Loop 7     |       20|       20|        10|          -|          -|      2|    no    |
        | + Loop 7.1  |        8|        8|         4|          -|          -|      2|    no    |
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      3|      0|    231|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|    297|    -|
|Register         |        -|      -|    160|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      3|    160|    528|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      3|   ~0  |      2|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |mul_ln14_fu_528_p2   |     *    |      3|  0|  21|          32|          32|
    |add_ln71_fu_455_p2   |     +    |      0|  0|  10|           2|           1|
    |add_ln79_fu_517_p2   |     +    |      0|  0|  13|           4|           4|
    |i_3_fu_368_p2        |     +    |      0|  0|  10|           2|           1|
    |i_5_fu_416_p2        |     +    |      0|  0|  10|           2|           1|
    |i_6_fu_483_p2        |     +    |      0|  0|  10|           2|           1|
    |i_fu_334_p2          |     +    |      0|  0|  10|           2|           1|
    |j_2_fu_399_p2        |     +    |      0|  0|  10|           2|           1|
    |j_3_fu_507_p2        |     +    |      0|  0|  10|           2|           1|
    |j_fu_351_p2          |     +    |      0|  0|  10|           2|           1|
    |sa_pe_ba_d0          |     +    |      0|  0|  39|          32|          32|
    |icmp_ln35_fu_328_p2  |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln43_fu_345_p2  |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln51_fu_362_p2  |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln57_fu_393_p2  |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln63_fu_410_p2  |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln71_fu_449_p2  |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln77_fu_477_p2  |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln78_fu_501_p2  |   icmp   |      0|  0|   9|           2|           3|
    |or_ln65_fu_435_p2    |    or    |      0|  0|   3|           3|           1|
    |xor_ln72_fu_466_p2   |    xor   |      0|  0|   3|           2|           3|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      3|  0| 231|         105|         104|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  93|         19|    1|         19|
    |i_0_reg_238                    |   9|          2|    2|          4|
    |i_1_reg_260                    |   9|          2|    2|          4|
    |i_2_reg_283                    |   9|          2|    2|          4|
    |i_4_reg_306                    |   9|          2|    2|          4|
    |j_0_reg_249                    |   9|          2|    2|          4|
    |j_1_reg_272                    |   9|          2|    2|          4|
    |j_3_0_reg_294                  |   9|          2|    2|          4|
    |j_4_reg_317                    |   9|          2|    2|          4|
    |sa_buffer_a_li_ready_address0  |  15|          3|    1|          3|
    |sa_buffer_b_tw_ready_address0  |  15|          3|    1|          3|
    |sa_pe_bw_address0              |  15|          3|    2|          6|
    |sa_pe_li_address0              |  21|          4|    2|          8|
    |sa_pe_li_d0                    |  15|          3|   32|         96|
    |sa_pe_ri_address0              |  15|          3|    2|          6|
    |sa_pe_tw_address0              |  21|          4|    2|          8|
    |sa_pe_tw_d0                    |  15|          3|   32|         96|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 297|         61|   91|        277|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln71_reg_625       |   2|   0|    2|          0|
    |ap_CS_fsm              |  18|   0|   18|          0|
    |i_0_reg_238            |   2|   0|    2|          0|
    |i_1_reg_260            |   2|   0|    2|          0|
    |i_2_reg_283            |   2|   0|    2|          0|
    |i_3_reg_575            |   2|   0|    2|          0|
    |i_4_reg_306            |   2|   0|    2|          0|
    |i_5_reg_607            |   2|   0|    2|          0|
    |i_6_reg_638            |   2|   0|    2|          0|
    |i_reg_542              |   2|   0|    2|          0|
    |icmp_ln35_reg_538      |   1|   0|    1|          0|
    |icmp_ln43_reg_555      |   1|   0|    1|          0|
    |j_0_reg_249            |   2|   0|    2|          0|
    |j_1_reg_272            |   2|   0|    2|          0|
    |j_2_reg_588            |   2|   0|    2|          0|
    |j_3_0_reg_294          |   2|   0|    2|          0|
    |j_3_reg_651            |   2|   0|    2|          0|
    |j_4_reg_317            |   2|   0|    2|          0|
    |j_reg_559              |   2|   0|    2|          0|
    |mul_ln14_reg_688       |  32|   0|   32|          0|
    |sa_pe_ba_addr_reg_673  |   2|   0|    2|          0|
    |sa_pe_li_load_reg_678  |  32|   0|   32|          0|
    |sa_pe_tw_load_reg_683  |  32|   0|   32|          0|
    |tmp_1_reg_612          |   2|   0|    3|          1|
    |zext_ln58_reg_593      |   2|   0|   64|         62|
    |zext_ln78_reg_643      |   2|   0|    4|          2|
    |zext_ln79_1_reg_656    |   4|   0|   64|         60|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 160|   0|  285|        125|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |      sa_compute      | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |      sa_compute      | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |      sa_compute      | return value |
|ap_done                        | out |    1| ap_ctrl_hs |      sa_compute      | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |      sa_compute      | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |      sa_compute      | return value |
|sa_pe_li_address0              | out |    2|  ap_memory |       sa_pe_li       |     array    |
|sa_pe_li_ce0                   | out |    1|  ap_memory |       sa_pe_li       |     array    |
|sa_pe_li_we0                   | out |    1|  ap_memory |       sa_pe_li       |     array    |
|sa_pe_li_d0                    | out |   32|  ap_memory |       sa_pe_li       |     array    |
|sa_pe_li_q0                    |  in |   32|  ap_memory |       sa_pe_li       |     array    |
|sa_pe_tw_address0              | out |    2|  ap_memory |       sa_pe_tw       |     array    |
|sa_pe_tw_ce0                   | out |    1|  ap_memory |       sa_pe_tw       |     array    |
|sa_pe_tw_we0                   | out |    1|  ap_memory |       sa_pe_tw       |     array    |
|sa_pe_tw_d0                    | out |   32|  ap_memory |       sa_pe_tw       |     array    |
|sa_pe_tw_q0                    |  in |   32|  ap_memory |       sa_pe_tw       |     array    |
|sa_pe_ri_address0              | out |    2|  ap_memory |       sa_pe_ri       |     array    |
|sa_pe_ri_ce0                   | out |    1|  ap_memory |       sa_pe_ri       |     array    |
|sa_pe_ri_we0                   | out |    1|  ap_memory |       sa_pe_ri       |     array    |
|sa_pe_ri_d0                    | out |   32|  ap_memory |       sa_pe_ri       |     array    |
|sa_pe_ri_q0                    |  in |   32|  ap_memory |       sa_pe_ri       |     array    |
|sa_pe_bw_address0              | out |    2|  ap_memory |       sa_pe_bw       |     array    |
|sa_pe_bw_ce0                   | out |    1|  ap_memory |       sa_pe_bw       |     array    |
|sa_pe_bw_we0                   | out |    1|  ap_memory |       sa_pe_bw       |     array    |
|sa_pe_bw_d0                    | out |   32|  ap_memory |       sa_pe_bw       |     array    |
|sa_pe_bw_q0                    |  in |   32|  ap_memory |       sa_pe_bw       |     array    |
|sa_pe_ba_address0              | out |    2|  ap_memory |       sa_pe_ba       |     array    |
|sa_pe_ba_ce0                   | out |    1|  ap_memory |       sa_pe_ba       |     array    |
|sa_pe_ba_we0                   | out |    1|  ap_memory |       sa_pe_ba       |     array    |
|sa_pe_ba_d0                    | out |   32|  ap_memory |       sa_pe_ba       |     array    |
|sa_pe_ba_q0                    |  in |   32|  ap_memory |       sa_pe_ba       |     array    |
|sa_buffer_a_li_ready_address0  | out |    1|  ap_memory | sa_buffer_a_li_ready |     array    |
|sa_buffer_a_li_ready_ce0       | out |    1|  ap_memory | sa_buffer_a_li_ready |     array    |
|sa_buffer_a_li_ready_we0       | out |    1|  ap_memory | sa_buffer_a_li_ready |     array    |
|sa_buffer_a_li_ready_d0        | out |    1|  ap_memory | sa_buffer_a_li_ready |     array    |
|sa_buffer_a_li_ready_q0        |  in |    1|  ap_memory | sa_buffer_a_li_ready |     array    |
|sa_buffer_a_li_value_address0  | out |    1|  ap_memory | sa_buffer_a_li_value |     array    |
|sa_buffer_a_li_value_ce0       | out |    1|  ap_memory | sa_buffer_a_li_value |     array    |
|sa_buffer_a_li_value_q0        |  in |   32|  ap_memory | sa_buffer_a_li_value |     array    |
|sa_buffer_b_tw_ready_address0  | out |    1|  ap_memory | sa_buffer_b_tw_ready |     array    |
|sa_buffer_b_tw_ready_ce0       | out |    1|  ap_memory | sa_buffer_b_tw_ready |     array    |
|sa_buffer_b_tw_ready_we0       | out |    1|  ap_memory | sa_buffer_b_tw_ready |     array    |
|sa_buffer_b_tw_ready_d0        | out |    1|  ap_memory | sa_buffer_b_tw_ready |     array    |
|sa_buffer_b_tw_ready_q0        |  in |    1|  ap_memory | sa_buffer_b_tw_ready |     array    |
|sa_buffer_b_tw_value_address0  | out |    1|  ap_memory | sa_buffer_b_tw_value |     array    |
|sa_buffer_b_tw_value_ce0       | out |    1|  ap_memory | sa_buffer_b_tw_value |     array    |
|sa_buffer_b_tw_value_q0        |  in |   32|  ap_memory | sa_buffer_b_tw_value |     array    |
|sa_ba_sa_address0              | out |    2|  ap_memory |       sa_ba_sa       |     array    |
|sa_ba_sa_ce0                   | out |    1|  ap_memory |       sa_ba_sa       |     array    |
|sa_ba_sa_we0                   | out |    1|  ap_memory |       sa_ba_sa       |     array    |
|sa_ba_sa_d0                    | out |   32|  ap_memory |       sa_ba_sa       |     array    |
|sa_ba_sa_q0                    |  in |   32|  ap_memory |       sa_ba_sa       |     array    |
|sa_ba_sa_address1              | out |    2|  ap_memory |       sa_ba_sa       |     array    |
|sa_ba_sa_ce1                   | out |    1|  ap_memory |       sa_ba_sa       |     array    |
|sa_ba_sa_we1                   | out |    1|  ap_memory |       sa_ba_sa       |     array    |
|sa_ba_sa_d1                    | out |   32|  ap_memory |       sa_ba_sa       |     array    |
|sa_ba_sa_q1                    |  in |   32|  ap_memory |       sa_ba_sa       |     array    |
+-------------------------------+-----+-----+------------+----------------------+--------------+

