# Vitis HLS Configuration File (vitis-hls.cfg)
# Place this file in the hls/ directory

# --- Target Platform ---
# Specify the target FPGA part or platform
# Example: part=xcvu9p-flgb2104-2-i
# Example: platform=xilinx_u250_gen3x16_xdma_4_1_202210_1
# platform=YOUR_TARGET_PLATFORM_OR_PART_HERE
part=xc7z020clg484-1 # Example Zynq-7000 part

# --- Clock Settings ---
# Define the target clock period and uncertainty
clock.period=10ns
clock.uncertainty=27%

# --- Top Function ---
# Specify the top-level function for synthesis
top=kernel_top # Replace 'kernel_top' with your actual top function name

# --- Source Files ---
# List design source files (relative paths from hls/ directory)
# add_files=src/kernel.cpp
# add_files=src/utils.cpp

# --- Testbench Files ---
# List testbench source files (relative paths from hls/ directory)
# add_files -tb=tb/tb_kernel.cpp
# add_files -tb=tb/input_data.dat
# add_files -tb=tb/output_golden.dat

# --- Solution Settings ---
# solution.name=solution1 # Default is solution1 if not specified
# solution.flow_target=vivado # or vitis

# --- Other Options ---
# Add other directives as needed, e.g., optimization levels, interface types
# CFLAGS=-I./src # Example include path

# Note: Many of these settings can also be specified directly in the Tcl script.
# Using a config file can be cleaner for managing numerous settings.
# Settings in the Tcl script often override those in the config file if specified in both.


