

================================================================
== Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s'
================================================================
* Date:           Wed Dec 27 21:19:53 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 25.00 ns | 15.194 ns |   3.12 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        4|        4| 0.100 us | 0.100 us |    5|    5| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                              |                                                                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                                   Instance                                   |                               Module                              |   min   |   max   |    min    |    max    | min | max |   Type   |
        +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_138  |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0  |        3|        3| 75.000 ns | 75.000 ns |    4|    4| function |
        |call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_148     |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s           |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    342|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      2|     293|    395|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    111|    -|
|Register         |        -|      -|     345|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|     638|    848|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+-----+-----+-----+
    |                                   Instance                                   |                               Module                              | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+-----+-----+-----+
    |grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_138  |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0  |        0|      2|  164|  331|    0|
    |call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_148     |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s           |        0|      0|  129|   64|    0|
    +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                                                         |                                                                   |        0|      2|  293|  395|    0|
    +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln321_fu_389_p2       |     +    |      0|  0|  39|          32|           1|
    |add_ln323_fu_400_p2       |     +    |      0|  0|  39|          32|           1|
    |add_ln326_fu_343_p2       |     +    |      0|  0|  39|          32|           1|
    |add_ln328_fu_354_p2       |     +    |      0|  0|  39|          32|           1|
    |and_ln289_3_fu_228_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln289_4_fu_234_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln289_fu_222_p2       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_163          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_227          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op49  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln289_4_fu_176_p2    |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln289_5_fu_196_p2    |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln289_6_fu_216_p2    |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln289_fu_166_p2      |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln313_fu_338_p2      |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln317_fu_384_p2      |   icmp   |      0|  0|  18|          32|           5|
    |select_ln323_fu_405_p3    |  select  |      0|  0|  32|           1|           2|
    |select_ln328_fu_359_p3    |  select  |      0|  0|  32|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 342|         327|          31|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  33|          6|    1|          6|
    |ap_phi_mux_storemerge_phi_fu_131_p4  |  15|          3|   32|         96|
    |pX_3                                 |   9|          2|   32|         64|
    |pY_3                                 |   9|          2|   32|         64|
    |res_stream_V_data_0_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_1_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_2_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_3_V_blk_n          |   9|          2|    1|          2|
    |sX_3                                 |   9|          2|   32|         64|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 111|         23|  133|        302|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                            Name                                           | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln289_4_reg_457                                                                        |   1|   0|    1|          0|
    |ap_CS_fsm                                                                                  |   5|   0|    5|          0|
    |ap_port_reg_in_elem_data_V_read                                                            |  16|   0|   16|          0|
    |grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_138_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln289_4_reg_440                                                                       |   1|   0|    1|          0|
    |icmp_ln289_reg_430                                                                         |   1|   0|    1|          0|
    |kernel_data_V_4                                                                            |  16|   0|   16|          0|
    |kernel_data_V_5                                                                            |  16|   0|   16|          0|
    |kernel_data_V_7                                                                            |  16|   0|   16|          0|
    |kernel_data_V_8                                                                            |  16|   0|   16|          0|
    |pX_3                                                                                       |  32|   0|   32|          0|
    |pX_3_load_reg_451                                                                          |  32|   0|   32|          0|
    |pY_3                                                                                       |  32|   0|   32|          0|
    |pY_3_load_reg_445                                                                          |  32|   0|   32|          0|
    |sX_3                                                                                       |  32|   0|   32|          0|
    |sX_3_load_reg_425                                                                          |  32|   0|   32|          0|
    |sY_3                                                                                       |  32|   0|   32|          0|
    |sY_3_load_reg_435                                                                          |  32|   0|   32|          0|
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                      | 345|   0|  345|          0|
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_start                      |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_done                       | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_idle                       | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_ready                      | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|res_stream_V_data_0_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|res_stream_V_data_1_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|res_stream_V_data_2_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|res_stream_V_data_3_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_ce                         |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|in_elem_data_V_read           |  in |   16|   ap_none  |                           in_elem_data_V_read                          |    scalar    |
|res_stream_V_data_0_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_0_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_0_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_1_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_1_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_1_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_2_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_2_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_2_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_3_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_3_V                         |    pointer   |
|res_stream_V_data_3_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_3_V                         |    pointer   |
|res_stream_V_data_3_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_3_V                         |    pointer   |
+------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 5, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.45>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sX_3_load = load i32* @sX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 6 'load' 'sX_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (2.47ns)   --->   "%icmp_ln289 = icmp eq i32 %sX_3_load, 2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 7 'icmp' 'icmp_ln289' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sY_3_load = load i32* @sY_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 8 'load' 'sY_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (2.47ns)   --->   "%icmp_ln289_4 = icmp eq i32 %sY_3_load, 2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 9 'icmp' 'icmp_ln289_4' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%pY_3_load = load i32* @pY_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 10 'load' 'pY_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pY_3_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 11 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.47ns)   --->   "%icmp_ln289_5 = icmp sgt i31 %tmp, 0" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 12 'icmp' 'icmp_ln289_5' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%pX_3_load = load i32* @pX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 13 'load' 'pX_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_47 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pX_3_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 14 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.47ns)   --->   "%icmp_ln289_6 = icmp sgt i31 %tmp_47, 0" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 15 'icmp' 'icmp_ln289_6' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node and_ln289_4)   --->   "%and_ln289 = and i1 %icmp_ln289, %icmp_ln289_4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 16 'and' 'and_ln289' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node and_ln289_4)   --->   "%and_ln289_3 = and i1 %icmp_ln289_5, %icmp_ln289_6" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 17 'and' 'and_ln289_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln289_4 = and i1 %and_ln289_3, %and_ln289" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 18 'and' 'and_ln289_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 14.8>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str341, i32 0, i32 0, [1 x i8]* @p_str342, [1 x i8]* @p_str343, [1 x i8]* @p_str344, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str345, [1 x i8]* @p_str346)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str348, i32 0, i32 0, [1 x i8]* @p_str349, [1 x i8]* @p_str350, [1 x i8]* @p_str351, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str352, [1 x i8]* @p_str353)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str355, i32 0, i32 0, [1 x i8]* @p_str356, [1 x i8]* @p_str357, [1 x i8]* @p_str358, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str359, [1 x i8]* @p_str360)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str362, i32 0, i32 0, [1 x i8]* @p_str363, [1 x i8]* @p_str364, [1 x i8]* @p_str365, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str366, [1 x i8]* @p_str367)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%in_elem_data_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_V_read)"   --->   Operation 23 'read' 'in_elem_data_V_read_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_data_V_4_load = load i16* @kernel_data_V_4, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 24 'load' 'kernel_data_V_4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_data_V_5_load = load i16* @kernel_data_V_5, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 25 'load' 'kernel_data_V_5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_data_V_7_load = load i16* @kernel_data_V_7, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 26 'load' 'kernel_data_V_7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%kernel_data_V_8_load = load i16* @kernel_data_V_8, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 27 'load' 'kernel_data_V_8_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (3.25ns)   --->   "%call_ret2 = call fastcc { i16, i16, i16, i16, i16, i16, i16 } @"shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>"(i16 %in_elem_data_V_read_2, i16 %kernel_data_V_4_load, i16 %kernel_data_V_5_load, i16 %kernel_data_V_7_load, i16 %kernel_data_V_8_load)" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 28 'call' 'call_ret2' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%newret2 = extractvalue { i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 0" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 29 'extractvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%newret3 = extractvalue { i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 30 'extractvalue' 'newret3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%newret6 = extractvalue { i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 31 'extractvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%newret8 = extractvalue { i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 3" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 32 'extractvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%newret10 = extractvalue { i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 4" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 33 'extractvalue' 'newret10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%newret12 = extractvalue { i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 5" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 34 'extractvalue' 'newret12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%newret14 = extractvalue { i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 6" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 35 'extractvalue' 'newret14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "store i16 %newret8, i16* @kernel_data_V_4, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 36 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "store i16 %newret10, i16* @kernel_data_V_5, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 37 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "store i16 %newret12, i16* @kernel_data_V_7, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 38 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "store i16 %newret14, i16* @kernel_data_V_8, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 39 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %and_ln289_4, label %0, label %._crit_edge22" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [4/4] (11.5ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0"(i16 %newret6, i16 %newret2, i16 %newret10, i16 %newret3, i16 %newret12, i16 %newret14)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 41 'call' 'call_ret' <Predicate = (and_ln289_4)> <Delay = 11.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 11.5>
ST_3 : Operation 42 [3/4] (11.5ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0"(i16 %newret6, i16 %newret2, i16 %newret10, i16 %newret3, i16 %newret12, i16 %newret14)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 42 'call' 'call_ret' <Predicate = (and_ln289_4)> <Delay = 11.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 11.5>
ST_4 : Operation 43 [2/4] (11.5ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0"(i16 %newret6, i16 %newret2, i16 %newret10, i16 %newret3, i16 %newret12, i16 %newret14)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 43 'call' 'call_ret' <Predicate = (and_ln289_4)> <Delay = 11.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 15.1>
ST_5 : Operation 44 [1/4] (11.5ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0"(i16 %newret6, i16 %newret2, i16 %newret10, i16 %newret3, i16 %newret12, i16 %newret14)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 44 'call' 'call_ret' <Predicate = (and_ln289_4)> <Delay = 11.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%res_out_0_V = extractvalue { i16, i16, i16, i16 } %call_ret, 0" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 45 'extractvalue' 'res_out_0_V' <Predicate = (and_ln289_4)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%res_out_1_V = extractvalue { i16, i16, i16, i16 } %call_ret, 1" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 46 'extractvalue' 'res_out_1_V' <Predicate = (and_ln289_4)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%res_out_2_V = extractvalue { i16, i16, i16, i16 } %call_ret, 2" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 47 'extractvalue' 'res_out_2_V' <Predicate = (and_ln289_4)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%res_out_3_V = extractvalue { i16, i16, i16, i16 } %call_ret, 3" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 48 'extractvalue' 'res_out_3_V' <Predicate = (and_ln289_4)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %res_stream_V_data_0_V, i16* %res_stream_V_data_1_V, i16* %res_stream_V_data_2_V, i16* %res_stream_V_data_3_V, i16 %res_out_0_V, i16 %res_out_1_V, i16 %res_out_2_V, i16 %res_out_3_V)" [firmware/nnet_utils/nnet_conv_stream.h:309]   --->   Operation 49 'write' <Predicate = (and_ln289_4)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "br label %._crit_edge22" [firmware/nnet_utils/nnet_conv_stream.h:310]   --->   Operation 50 'br' <Predicate = (and_ln289_4)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (2.47ns)   --->   "%icmp_ln313 = icmp eq i32 %pX_3_load, 27" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 51 'icmp' 'icmp_ln313' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln313, label %1, label %5" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (2.55ns)   --->   "%add_ln326 = add nsw i32 %pX_3_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:326]   --->   Operation 53 'add' 'add_ln326' <Predicate = (!icmp_ln313)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (1.76ns)   --->   "store i32 %add_ln326, i32* @pX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:326]   --->   Operation 54 'store' <Predicate = (!icmp_ln313)> <Delay = 1.76>
ST_5 : Operation 55 [1/1] (2.55ns)   --->   "%add_ln328 = add i32 %sX_3_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 55 'add' 'add_ln328' <Predicate = (!icmp_ln313 & !icmp_ln289)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.69ns)   --->   "%select_ln328 = select i1 %icmp_ln289, i32 2, i32 %add_ln328" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 56 'select' 'select_ln328' <Predicate = (!icmp_ln313)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (1.76ns)   --->   "store i32 %select_ln328, i32* @sX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 57 'store' <Predicate = (!icmp_ln313)> <Delay = 1.76>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 58 'br' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (1.76ns)   --->   "store i32 0, i32* @pX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:315]   --->   Operation 59 'store' <Predicate = (icmp_ln313)> <Delay = 1.76>
ST_5 : Operation 60 [1/1] (1.76ns)   --->   "store i32 0, i32* @sX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:316]   --->   Operation 60 'store' <Predicate = (icmp_ln313)> <Delay = 1.76>
ST_5 : Operation 61 [1/1] (2.47ns)   --->   "%icmp_ln317 = icmp eq i32 %pY_3_load, 27" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 61 'icmp' 'icmp_ln317' <Predicate = (icmp_ln313)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln317, label %2, label %3" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 62 'br' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (2.55ns)   --->   "%add_ln321 = add nsw i32 %pY_3_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:321]   --->   Operation 63 'add' 'add_ln321' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (1.76ns)   --->   "store i32 %add_ln321, i32* @pY_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:321]   --->   Operation 64 'store' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 1.76>
ST_5 : Operation 65 [1/1] (2.55ns)   --->   "%add_ln323 = add i32 %sY_3_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 65 'add' 'add_ln323' <Predicate = (icmp_ln313 & !icmp_ln317 & !icmp_ln289_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.69ns)   --->   "%select_ln323 = select i1 %icmp_ln289_4, i32 2, i32 %add_ln323" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 66 'select' 'select_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (1.76ns)   --->   "br label %4"   --->   Operation 67 'br' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 1.76>
ST_5 : Operation 68 [1/1] (1.76ns)   --->   "store i32 0, i32* @pY_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 68 'store' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 1.76>
ST_5 : Operation 69 [1/1] (1.76ns)   --->   "br label %4" [firmware/nnet_utils/nnet_conv_stream.h:320]   --->   Operation 69 'br' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 1.76>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%storemerge = phi i32 [ %select_ln323, %3 ], [ 0, %2 ]" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 70 'phi' 'storemerge' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "store i32 %storemerge, i32* @sY_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:319]   --->   Operation 71 'store' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "br label %6" [firmware/nnet_utils/nnet_conv_stream.h:325]   --->   Operation 72 'br' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv_stream.h:330]   --->   Operation 73 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_elem_data_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res_stream_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ kernel_data_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1282_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sX_3_load             (load         ) [ 001111]
icmp_ln289            (icmp         ) [ 001111]
sY_3_load             (load         ) [ 001111]
icmp_ln289_4          (icmp         ) [ 001111]
pY_3_load             (load         ) [ 001111]
tmp                   (partselect   ) [ 000000]
icmp_ln289_5          (icmp         ) [ 000000]
pX_3_load             (load         ) [ 001111]
tmp_47                (partselect   ) [ 000000]
icmp_ln289_6          (icmp         ) [ 000000]
and_ln289             (and          ) [ 000000]
and_ln289_3           (and          ) [ 000000]
and_ln289_4           (and          ) [ 001111]
specinterface_ln0     (specinterface) [ 000000]
specinterface_ln0     (specinterface) [ 000000]
specinterface_ln0     (specinterface) [ 000000]
specinterface_ln0     (specinterface) [ 000000]
in_elem_data_V_read_2 (read         ) [ 000000]
kernel_data_V_4_load  (load         ) [ 000000]
kernel_data_V_5_load  (load         ) [ 000000]
kernel_data_V_7_load  (load         ) [ 000000]
kernel_data_V_8_load  (load         ) [ 000000]
call_ret2             (call         ) [ 000000]
newret2               (extractvalue ) [ 000100]
newret3               (extractvalue ) [ 000110]
newret6               (extractvalue ) [ 000000]
newret8               (extractvalue ) [ 000000]
newret10              (extractvalue ) [ 000100]
newret12              (extractvalue ) [ 000111]
newret14              (extractvalue ) [ 000111]
store_ln286           (store        ) [ 000000]
store_ln286           (store        ) [ 000000]
store_ln286           (store        ) [ 000000]
store_ln286           (store        ) [ 000000]
br_ln289              (br           ) [ 000000]
call_ret              (call         ) [ 000000]
res_out_0_V           (extractvalue ) [ 000000]
res_out_1_V           (extractvalue ) [ 000000]
res_out_2_V           (extractvalue ) [ 000000]
res_out_3_V           (extractvalue ) [ 000000]
write_ln309           (write        ) [ 000000]
br_ln310              (br           ) [ 000000]
icmp_ln313            (icmp         ) [ 000001]
br_ln313              (br           ) [ 000000]
add_ln326             (add          ) [ 000000]
store_ln326           (store        ) [ 000000]
add_ln328             (add          ) [ 000000]
select_ln328          (select       ) [ 000000]
store_ln328           (store        ) [ 000000]
br_ln0                (br           ) [ 000000]
store_ln315           (store        ) [ 000000]
store_ln316           (store        ) [ 000000]
icmp_ln317            (icmp         ) [ 000001]
br_ln317              (br           ) [ 000000]
add_ln321             (add          ) [ 000000]
store_ln321           (store        ) [ 000000]
add_ln323             (add          ) [ 000000]
select_ln323          (select       ) [ 000000]
br_ln0                (br           ) [ 000000]
store_ln318           (store        ) [ 000000]
br_ln320              (br           ) [ 000000]
storemerge            (phi          ) [ 000000]
store_ln319           (store        ) [ 000000]
br_ln325              (br           ) [ 000000]
ret_ln330             (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_elem_data_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_stream_V_data_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res_stream_V_data_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="res_stream_V_data_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_stream_V_data_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_data_V_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_data_V_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_data_V_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_data_V_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="line_buffer_Array_V_0_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="line_buffer_Array_V_1282_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1282_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="sX_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="sY_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="pY_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="pX_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str341"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str342"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str343"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str344"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str345"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str346"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str348"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str349"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str350"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str351"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str352"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str353"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str355"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str356"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str357"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str358"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str359"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str360"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str362"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str363"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str364"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str365"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str366"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str367"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="in_elem_data_V_read_2_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="0"/>
<pin id="109" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_V_read_2/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="write_ln309_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="0" index="2" bw="16" slack="0"/>
<pin id="116" dir="0" index="3" bw="16" slack="0"/>
<pin id="117" dir="0" index="4" bw="16" slack="0"/>
<pin id="118" dir="0" index="5" bw="16" slack="0"/>
<pin id="119" dir="0" index="6" bw="16" slack="0"/>
<pin id="120" dir="0" index="7" bw="16" slack="0"/>
<pin id="121" dir="0" index="8" bw="16" slack="0"/>
<pin id="122" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln309/5 "/>
</bind>
</comp>

<comp id="128" class="1005" name="storemerge_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="130" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="storemerge_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="1" slack="0"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/5 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="0"/>
<pin id="141" dir="0" index="2" bw="16" slack="0"/>
<pin id="142" dir="0" index="3" bw="16" slack="0"/>
<pin id="143" dir="0" index="4" bw="16" slack="0"/>
<pin id="144" dir="0" index="5" bw="16" slack="0"/>
<pin id="145" dir="0" index="6" bw="16" slack="0"/>
<pin id="146" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="112" slack="0"/>
<pin id="150" dir="0" index="1" bw="16" slack="0"/>
<pin id="151" dir="0" index="2" bw="16" slack="0"/>
<pin id="152" dir="0" index="3" bw="16" slack="0"/>
<pin id="153" dir="0" index="4" bw="16" slack="0"/>
<pin id="154" dir="0" index="5" bw="16" slack="0"/>
<pin id="155" dir="0" index="6" bw="16" slack="0"/>
<pin id="156" dir="0" index="7" bw="16" slack="0"/>
<pin id="157" dir="1" index="8" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret2/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="sX_3_load_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_3_load/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="icmp_ln289_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="sY_3_load_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_3_load/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="icmp_ln289_4_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_4/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="pY_3_load_load_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_3_load/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="31" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="0" index="3" bw="6" slack="0"/>
<pin id="191" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="icmp_ln289_5_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="31" slack="0"/>
<pin id="198" dir="0" index="1" bw="31" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_5/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="pX_3_load_load_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_3_load/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_47_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="31" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="0" index="3" bw="6" slack="0"/>
<pin id="211" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_47/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln289_6_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="31" slack="0"/>
<pin id="218" dir="0" index="1" bw="31" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_6/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="and_ln289_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="and_ln289_3_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289_3/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="and_ln289_4_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289_4/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="kernel_data_V_4_load_load_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_load/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="kernel_data_V_5_load_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="0"/>
<pin id="247" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_5_load/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="kernel_data_V_7_load_load_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="0"/>
<pin id="252" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_7_load/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="kernel_data_V_8_load_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="0"/>
<pin id="257" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_8_load/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="newret2_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="112" slack="0"/>
<pin id="262" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="newret2/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="newret3_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="112" slack="0"/>
<pin id="267" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="newret3/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="newret6_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="112" slack="0"/>
<pin id="272" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="newret6/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="newret8_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="112" slack="0"/>
<pin id="277" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="newret8/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="newret10_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="112" slack="0"/>
<pin id="281" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="newret10/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="newret12_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="112" slack="0"/>
<pin id="286" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="newret12/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="newret14_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="112" slack="0"/>
<pin id="291" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="newret14/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln286_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="0"/>
<pin id="296" dir="0" index="1" bw="16" slack="0"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln286_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="0"/>
<pin id="302" dir="0" index="1" bw="16" slack="0"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln286_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="0"/>
<pin id="308" dir="0" index="1" bw="16" slack="0"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln286_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="0"/>
<pin id="314" dir="0" index="1" bw="16" slack="0"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="res_out_0_V_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="0"/>
<pin id="320" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_0_V/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="res_out_1_V_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="64" slack="0"/>
<pin id="325" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_1_V/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="res_out_2_V_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="0"/>
<pin id="330" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_2_V/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="res_out_3_V_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="0"/>
<pin id="335" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_3_V/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="icmp_ln313_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="4"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln313/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="add_ln326_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="4"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln326/5 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln326_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln326/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="add_ln328_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="4"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln328/5 "/>
</bind>
</comp>

<comp id="359" class="1004" name="select_ln328_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="4"/>
<pin id="361" dir="0" index="1" bw="32" slack="0"/>
<pin id="362" dir="0" index="2" bw="32" slack="0"/>
<pin id="363" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln328/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="store_ln328_store_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="0"/>
<pin id="369" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln328/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="store_ln315_store_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="0"/>
<pin id="375" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln315/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln316_store_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln316/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="icmp_ln317_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="4"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln317/5 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln321_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="4"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/5 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln321_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln321/5 "/>
</bind>
</comp>

<comp id="400" class="1004" name="add_ln323_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="4"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln323/5 "/>
</bind>
</comp>

<comp id="405" class="1004" name="select_ln323_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="4"/>
<pin id="407" dir="0" index="1" bw="32" slack="0"/>
<pin id="408" dir="0" index="2" bw="32" slack="0"/>
<pin id="409" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln323/5 "/>
</bind>
</comp>

<comp id="413" class="1004" name="store_ln318_store_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="0"/>
<pin id="416" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln318/5 "/>
</bind>
</comp>

<comp id="419" class="1004" name="store_ln319_store_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="0"/>
<pin id="422" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln319/5 "/>
</bind>
</comp>

<comp id="425" class="1005" name="sX_3_load_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="4"/>
<pin id="427" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="sX_3_load "/>
</bind>
</comp>

<comp id="430" class="1005" name="icmp_ln289_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="4"/>
<pin id="432" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln289 "/>
</bind>
</comp>

<comp id="435" class="1005" name="sY_3_load_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="4"/>
<pin id="437" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="sY_3_load "/>
</bind>
</comp>

<comp id="440" class="1005" name="icmp_ln289_4_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="4"/>
<pin id="442" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln289_4 "/>
</bind>
</comp>

<comp id="445" class="1005" name="pY_3_load_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="4"/>
<pin id="447" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="pY_3_load "/>
</bind>
</comp>

<comp id="451" class="1005" name="pX_3_load_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="4"/>
<pin id="453" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="pX_3_load "/>
</bind>
</comp>

<comp id="457" class="1005" name="and_ln289_4_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="1"/>
<pin id="459" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln289_4 "/>
</bind>
</comp>

<comp id="461" class="1005" name="newret2_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="16" slack="1"/>
<pin id="463" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="newret2 "/>
</bind>
</comp>

<comp id="466" class="1005" name="newret3_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="16" slack="1"/>
<pin id="468" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="newret3 "/>
</bind>
</comp>

<comp id="471" class="1005" name="newret10_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="16" slack="1"/>
<pin id="473" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="newret10 "/>
</bind>
</comp>

<comp id="476" class="1005" name="newret12_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="16" slack="1"/>
<pin id="478" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="newret12 "/>
</bind>
</comp>

<comp id="481" class="1005" name="newret14_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="16" slack="1"/>
<pin id="483" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="newret14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="110"><net_src comp="96" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="123"><net_src comp="102" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="112" pin=4"/></net>

<net id="137"><net_src comp="44" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="147"><net_src comp="100" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="158"><net_src comp="98" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="106" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="18" pin="0"/><net_sink comp="148" pin=6"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="148" pin=7"/></net>

<net id="165"><net_src comp="22" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="30" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="24" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="30" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="26" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="32" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="182" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="194"><net_src comp="34" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="195"><net_src comp="36" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="200"><net_src comp="186" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="38" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="28" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="32" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="202" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="214"><net_src comp="34" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="215"><net_src comp="36" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="220"><net_src comp="206" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="38" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="166" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="176" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="196" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="216" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="228" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="222" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="10" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="248"><net_src comp="12" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="148" pin=3"/></net>

<net id="253"><net_src comp="14" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="148" pin=4"/></net>

<net id="258"><net_src comp="16" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="148" pin=5"/></net>

<net id="263"><net_src comp="148" pin="8"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="268"><net_src comp="148" pin="8"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="138" pin=4"/></net>

<net id="273"><net_src comp="148" pin="8"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="278"><net_src comp="148" pin="8"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="148" pin="8"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="138" pin=3"/></net>

<net id="287"><net_src comp="148" pin="8"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="138" pin=5"/></net>

<net id="292"><net_src comp="148" pin="8"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="138" pin=6"/></net>

<net id="298"><net_src comp="275" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="10" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="279" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="12" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="284" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="14" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="289" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="16" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="138" pin="7"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="112" pin=5"/></net>

<net id="326"><net_src comp="138" pin="7"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="112" pin=6"/></net>

<net id="331"><net_src comp="138" pin="7"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="112" pin=7"/></net>

<net id="336"><net_src comp="138" pin="7"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="112" pin=8"/></net>

<net id="342"><net_src comp="104" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="34" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="343" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="28" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="34" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="30" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="365"><net_src comp="354" pin="2"/><net_sink comp="359" pin=2"/></net>

<net id="370"><net_src comp="359" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="22" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="44" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="28" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="44" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="22" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="104" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="34" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="398"><net_src comp="389" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="26" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="34" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="30" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="411"><net_src comp="400" pin="2"/><net_sink comp="405" pin=2"/></net>

<net id="412"><net_src comp="405" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="417"><net_src comp="44" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="26" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="131" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="24" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="428"><net_src comp="162" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="433"><net_src comp="166" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="438"><net_src comp="172" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="443"><net_src comp="176" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="448"><net_src comp="182" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="450"><net_src comp="445" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="454"><net_src comp="202" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="456"><net_src comp="451" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="460"><net_src comp="234" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="260" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="469"><net_src comp="265" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="138" pin=4"/></net>

<net id="474"><net_src comp="279" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="138" pin=3"/></net>

<net id="479"><net_src comp="284" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="138" pin=5"/></net>

<net id="484"><net_src comp="289" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="138" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_elem_data_V_read | {}
	Port: res_stream_V_data_0_V | {5 }
	Port: res_stream_V_data_1_V | {5 }
	Port: res_stream_V_data_2_V | {5 }
	Port: res_stream_V_data_3_V | {5 }
	Port: kernel_data_V_4 | {2 }
	Port: kernel_data_V_5 | {2 }
	Port: kernel_data_V_7 | {2 }
	Port: kernel_data_V_8 | {2 }
	Port: line_buffer_Array_V_0_0 | {2 }
	Port: line_buffer_Array_V_1282_0 | {2 }
	Port: sX_3 | {5 }
	Port: sY_3 | {5 }
	Port: pY_3 | {5 }
	Port: pX_3 | {5 }
 - Input state : 
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : in_elem_data_V_read | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : res_stream_V_data_0_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : res_stream_V_data_1_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : res_stream_V_data_2_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : res_stream_V_data_3_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_4 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_5 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_7 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_8 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : line_buffer_Array_V_0_0 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : line_buffer_Array_V_1282_0 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : sX_3 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : sY_3 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : pY_3 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : pX_3 | {1 }
  - Chain level:
	State 1
		icmp_ln289 : 1
		icmp_ln289_4 : 1
		tmp : 1
		icmp_ln289_5 : 2
		tmp_47 : 1
		icmp_ln289_6 : 2
		and_ln289 : 2
		and_ln289_3 : 3
		and_ln289_4 : 3
	State 2
		call_ret2 : 1
		newret2 : 2
		newret3 : 2
		newret6 : 2
		newret8 : 2
		newret10 : 2
		newret12 : 2
		newret14 : 2
		store_ln286 : 3
		store_ln286 : 3
		store_ln286 : 3
		store_ln286 : 3
		call_ret : 3
	State 3
	State 4
	State 5
		res_out_0_V : 1
		res_out_1_V : 1
		res_out_2_V : 1
		res_out_3_V : 1
		write_ln309 : 2
		br_ln313 : 1
		store_ln326 : 1
		select_ln328 : 1
		store_ln328 : 2
		br_ln317 : 1
		store_ln321 : 1
		select_ln323 : 1
		storemerge : 2
		store_ln319 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                Functional Unit                               |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_138 |    2    |  7.442  |    80   |   256   |
|          |   call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_148  |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                               add_ln326_fu_343                               |    0    |    0    |    0    |    39   |
|    add   |                               add_ln328_fu_354                               |    0    |    0    |    0    |    39   |
|          |                               add_ln321_fu_389                               |    0    |    0    |    0    |    39   |
|          |                               add_ln323_fu_400                               |    0    |    0    |    0    |    39   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                               icmp_ln289_fu_166                              |    0    |    0    |    0    |    18   |
|          |                              icmp_ln289_4_fu_176                             |    0    |    0    |    0    |    18   |
|   icmp   |                              icmp_ln289_5_fu_196                             |    0    |    0    |    0    |    18   |
|          |                              icmp_ln289_6_fu_216                             |    0    |    0    |    0    |    18   |
|          |                               icmp_ln313_fu_338                              |    0    |    0    |    0    |    18   |
|          |                               icmp_ln317_fu_384                              |    0    |    0    |    0    |    18   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                              select_ln328_fu_359                             |    0    |    0    |    0    |    32   |
|          |                              select_ln323_fu_405                             |    0    |    0    |    0    |    32   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                               and_ln289_fu_222                               |    0    |    0    |    0    |    2    |
|    and   |                              and_ln289_3_fu_228                              |    0    |    0    |    0    |    2    |
|          |                              and_ln289_4_fu_234                              |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                       in_elem_data_V_read_2_read_fu_106                      |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                           write_ln309_write_fu_112                           |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                                  tmp_fu_186                                  |    0    |    0    |    0    |    0    |
|          |                                 tmp_47_fu_206                                |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                newret2_fu_260                                |    0    |    0    |    0    |    0    |
|          |                                newret3_fu_265                                |    0    |    0    |    0    |    0    |
|          |                                newret6_fu_270                                |    0    |    0    |    0    |    0    |
|          |                                newret8_fu_275                                |    0    |    0    |    0    |    0    |
|          |                                newret10_fu_279                               |    0    |    0    |    0    |    0    |
|extractvalue|                                newret12_fu_284                               |    0    |    0    |    0    |    0    |
|          |                                newret14_fu_289                               |    0    |    0    |    0    |    0    |
|          |                              res_out_0_V_fu_318                              |    0    |    0    |    0    |    0    |
|          |                              res_out_1_V_fu_323                              |    0    |    0    |    0    |    0    |
|          |                              res_out_2_V_fu_328                              |    0    |    0    |    0    |    0    |
|          |                              res_out_3_V_fu_333                              |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                              |    2    |  7.442  |    80   |   590   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| and_ln289_4_reg_457|    1   |
|icmp_ln289_4_reg_440|    1   |
| icmp_ln289_reg_430 |    1   |
|  newret10_reg_471  |   16   |
|  newret12_reg_476  |   16   |
|  newret14_reg_481  |   16   |
|   newret2_reg_461  |   16   |
|   newret3_reg_466  |   16   |
|  pX_3_load_reg_451 |   32   |
|  pY_3_load_reg_445 |   32   |
|  sX_3_load_reg_425 |   32   |
|  sY_3_load_reg_435 |   32   |
| storemerge_reg_128 |   32   |
+--------------------+--------+
|        Total       |   243  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                     Comp                                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_138 |  p2  |   2  |  16  |   32   ||    9    |
| grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_138 |  p3  |   2  |  16  |   32   ||    9    |
| grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_138 |  p4  |   2  |  16  |   32   ||    9    |
| grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_138 |  p5  |   2  |  16  |   32   ||    9    |
| grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_138 |  p6  |   2  |  16  |   32   ||    9    |
|------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                     Total                                    |      |      |      |   160  ||  8.845  ||    45   |
|------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    7   |   80   |   590  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   45   |
|  Register |    -   |    -   |   243  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   16   |   323  |   635  |
+-----------+--------+--------+--------+--------+
