Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Aug 25 13:03:04 2020
| Host         : DESKTOP-K3B0LAI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.197        0.000                      0                12733        0.022        0.000                      0                12713        1.065        0.000                       0                  6803  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                  ------------         ----------      --------------
MMCM_GEN.U_MMCM/inst/CLK12MHZ          {0.000 41.666}       83.333          12.000          
  clk_108_MMCM                         {0.000 4.630}        9.259           108.000         
  clk_216_MMCM                         {0.000 2.315}        4.630           216.001         
  clkfbout_MMCM                        {0.000 41.666}       83.333          12.000          
MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ  {0.000 41.666}       83.333          12.000          
  clk_112_MMCM_112                     {0.000 4.444}        8.889           112.500         
  clkfbout_MMCM_112                    {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MMCM_GEN.U_MMCM/inst/CLK12MHZ                                                                                                                                                           16.667        0.000                       0                     1  
  clk_108_MMCM                               2.883        0.000                      0                  212        0.066        0.000                      0                  212        3.650        0.000                       0                   163  
  clk_216_MMCM                               0.197        0.000                      0                11453        0.022        0.000                      0                11453        1.065        0.000                       0                  6216  
  clkfbout_MMCM                                                                                                                                                                         16.667        0.000                       0                     3  
MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ                                                                                                                                                   16.667        0.000                       0                     1  
  clk_112_MMCM_112                           3.178        0.000                      0                  878        0.046        0.000                      0                  878        3.194        0.000                       0                   417  
  clkfbout_MMCM_112                                                                                                                                                                     16.667        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_216_MMCM      clk_108_MMCM            0.412        0.000                      0                   29        0.139        0.000                      0                   29  
clk_108_MMCM      clk_216_MMCM            0.504        0.000                      0                   34        0.164        0.000                      0                   34  
clk_112_MMCM_112  clk_216_MMCM            7.563        0.000                      0                   10                                                                        
clk_216_MMCM      clk_112_MMCM_112        3.278        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_108_MMCM       clk_108_MMCM             7.313        0.000                      0                    2        0.466        0.000                      0                    2  
**async_default**  clk_216_MMCM       clk_216_MMCM             1.414        0.000                      0                  156        0.525        0.000                      0                  156  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MMCM_GEN.U_MMCM/inst/CLK12MHZ
  To Clock:  MMCM_GEN.U_MMCM/inst/CLK12MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCM_GEN.U_MMCM/inst/CLK12MHZ
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { MMCM_GEN.U_MMCM/inst/CLK12MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_108_MMCM
  To Clock:  clk_108_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        2.883ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.883ns  (required time - arrival time)
  Source:                 U_VGA_controller/v_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VGA_controller/v_addr_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        6.230ns  (logic 2.170ns (34.833%)  route 4.060ns (65.167%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.847ns = ( 6.412 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         1.567    -2.388    U_VGA_controller/clk
    SLICE_X31Y44         FDCE                                         r  U_VGA_controller/v_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDCE (Prop_fdce_C_Q)         0.456    -1.931 f  U_VGA_controller/v_counter_reg[15]/Q
                         net (fo=3, routed)           0.997    -0.934    U_VGA_controller/v_counter_reg_n_0_[15]
    SLICE_X31Y45         LUT5 (Prop_lut5_I3_O)        0.152    -0.782 r  U_VGA_controller/VGA_read_INST_0_i_5/O
                         net (fo=2, routed)           0.665    -0.118    U_VGA_controller/VGA_read_INST_0_i_5_n_0
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.208 f  U_VGA_controller/VGA_read_INST_0_i_2/O
                         net (fo=20, routed)          2.398     2.606    U_VGA_controller/VGA_read_INST_0_i_2_n_0
    SLICE_X4Y42          LUT2 (Prop_lut2_I1_O)        0.124     2.730 r  U_VGA_controller/v_addr_counter[3]_i_5/O
                         net (fo=1, routed)           0.000     2.730    U_VGA_controller/v_addr_counter[3]_i_5_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.280 r  U_VGA_controller/v_addr_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.280    U_VGA_controller/v_addr_counter_reg[3]_i_1_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.394 r  U_VGA_controller/v_addr_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.394    U_VGA_controller/v_addr_counter_reg[7]_i_1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.508 r  U_VGA_controller/v_addr_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.508    U_VGA_controller/v_addr_counter_reg[11]_i_1_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.842 r  U_VGA_controller/v_addr_counter_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000     3.842    U_VGA_controller/v_addr_counter_reg[15]_i_2_n_6
    SLICE_X4Y45          FDCE                                         r  U_VGA_controller/v_addr_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         1.520     6.412    U_VGA_controller/clk
    SLICE_X4Y45          FDCE                                         r  U_VGA_controller/v_addr_counter_reg[13]/C
                         clock pessimism              0.492     6.904    
                         clock uncertainty           -0.240     6.664    
    SLICE_X4Y45          FDCE (Setup_fdce_C_D)        0.062     6.726    U_VGA_controller/v_addr_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          6.726    
                         arrival time                          -3.842    
  -------------------------------------------------------------------
                         slack                                  2.883    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 U_VGA_controller/v_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VGA_controller/v_addr_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 2.149ns (34.612%)  route 4.060ns (65.388%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.847ns = ( 6.412 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         1.567    -2.388    U_VGA_controller/clk
    SLICE_X31Y44         FDCE                                         r  U_VGA_controller/v_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDCE (Prop_fdce_C_Q)         0.456    -1.931 f  U_VGA_controller/v_counter_reg[15]/Q
                         net (fo=3, routed)           0.997    -0.934    U_VGA_controller/v_counter_reg_n_0_[15]
    SLICE_X31Y45         LUT5 (Prop_lut5_I3_O)        0.152    -0.782 r  U_VGA_controller/VGA_read_INST_0_i_5/O
                         net (fo=2, routed)           0.665    -0.118    U_VGA_controller/VGA_read_INST_0_i_5_n_0
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.208 f  U_VGA_controller/VGA_read_INST_0_i_2/O
                         net (fo=20, routed)          2.398     2.606    U_VGA_controller/VGA_read_INST_0_i_2_n_0
    SLICE_X4Y42          LUT2 (Prop_lut2_I1_O)        0.124     2.730 r  U_VGA_controller/v_addr_counter[3]_i_5/O
                         net (fo=1, routed)           0.000     2.730    U_VGA_controller/v_addr_counter[3]_i_5_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.280 r  U_VGA_controller/v_addr_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.280    U_VGA_controller/v_addr_counter_reg[3]_i_1_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.394 r  U_VGA_controller/v_addr_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.394    U_VGA_controller/v_addr_counter_reg[7]_i_1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.508 r  U_VGA_controller/v_addr_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.508    U_VGA_controller/v_addr_counter_reg[11]_i_1_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.821 r  U_VGA_controller/v_addr_counter_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.000     3.821    U_VGA_controller/v_addr_counter_reg[15]_i_2_n_4
    SLICE_X4Y45          FDCE                                         r  U_VGA_controller/v_addr_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         1.520     6.412    U_VGA_controller/clk
    SLICE_X4Y45          FDCE                                         r  U_VGA_controller/v_addr_counter_reg[15]/C
                         clock pessimism              0.492     6.904    
                         clock uncertainty           -0.240     6.664    
    SLICE_X4Y45          FDCE (Setup_fdce_C_D)        0.062     6.726    U_VGA_controller/v_addr_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          6.726    
                         arrival time                          -3.821    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.978ns  (required time - arrival time)
  Source:                 U_VGA_controller/v_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VGA_controller/v_addr_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        6.135ns  (logic 2.075ns (33.824%)  route 4.060ns (66.176%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.847ns = ( 6.412 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         1.567    -2.388    U_VGA_controller/clk
    SLICE_X31Y44         FDCE                                         r  U_VGA_controller/v_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDCE (Prop_fdce_C_Q)         0.456    -1.931 f  U_VGA_controller/v_counter_reg[15]/Q
                         net (fo=3, routed)           0.997    -0.934    U_VGA_controller/v_counter_reg_n_0_[15]
    SLICE_X31Y45         LUT5 (Prop_lut5_I3_O)        0.152    -0.782 r  U_VGA_controller/VGA_read_INST_0_i_5/O
                         net (fo=2, routed)           0.665    -0.118    U_VGA_controller/VGA_read_INST_0_i_5_n_0
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.208 f  U_VGA_controller/VGA_read_INST_0_i_2/O
                         net (fo=20, routed)          2.398     2.606    U_VGA_controller/VGA_read_INST_0_i_2_n_0
    SLICE_X4Y42          LUT2 (Prop_lut2_I1_O)        0.124     2.730 r  U_VGA_controller/v_addr_counter[3]_i_5/O
                         net (fo=1, routed)           0.000     2.730    U_VGA_controller/v_addr_counter[3]_i_5_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.280 r  U_VGA_controller/v_addr_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.280    U_VGA_controller/v_addr_counter_reg[3]_i_1_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.394 r  U_VGA_controller/v_addr_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.394    U_VGA_controller/v_addr_counter_reg[7]_i_1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.508 r  U_VGA_controller/v_addr_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.508    U_VGA_controller/v_addr_counter_reg[11]_i_1_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.747 r  U_VGA_controller/v_addr_counter_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000     3.747    U_VGA_controller/v_addr_counter_reg[15]_i_2_n_5
    SLICE_X4Y45          FDCE                                         r  U_VGA_controller/v_addr_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         1.520     6.412    U_VGA_controller/clk
    SLICE_X4Y45          FDCE                                         r  U_VGA_controller/v_addr_counter_reg[14]/C
                         clock pessimism              0.492     6.904    
                         clock uncertainty           -0.240     6.664    
    SLICE_X4Y45          FDCE (Setup_fdce_C_D)        0.062     6.726    U_VGA_controller/v_addr_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          6.726    
                         arrival time                          -3.747    
  -------------------------------------------------------------------
                         slack                                  2.978    

Slack (MET) :             2.994ns  (required time - arrival time)
  Source:                 U_VGA_controller/v_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VGA_controller/v_addr_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        6.119ns  (logic 2.059ns (33.650%)  route 4.060ns (66.350%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.847ns = ( 6.412 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         1.567    -2.388    U_VGA_controller/clk
    SLICE_X31Y44         FDCE                                         r  U_VGA_controller/v_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDCE (Prop_fdce_C_Q)         0.456    -1.931 f  U_VGA_controller/v_counter_reg[15]/Q
                         net (fo=3, routed)           0.997    -0.934    U_VGA_controller/v_counter_reg_n_0_[15]
    SLICE_X31Y45         LUT5 (Prop_lut5_I3_O)        0.152    -0.782 r  U_VGA_controller/VGA_read_INST_0_i_5/O
                         net (fo=2, routed)           0.665    -0.118    U_VGA_controller/VGA_read_INST_0_i_5_n_0
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.208 f  U_VGA_controller/VGA_read_INST_0_i_2/O
                         net (fo=20, routed)          2.398     2.606    U_VGA_controller/VGA_read_INST_0_i_2_n_0
    SLICE_X4Y42          LUT2 (Prop_lut2_I1_O)        0.124     2.730 r  U_VGA_controller/v_addr_counter[3]_i_5/O
                         net (fo=1, routed)           0.000     2.730    U_VGA_controller/v_addr_counter[3]_i_5_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.280 r  U_VGA_controller/v_addr_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.280    U_VGA_controller/v_addr_counter_reg[3]_i_1_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.394 r  U_VGA_controller/v_addr_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.394    U_VGA_controller/v_addr_counter_reg[7]_i_1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.508 r  U_VGA_controller/v_addr_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.508    U_VGA_controller/v_addr_counter_reg[11]_i_1_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.731 r  U_VGA_controller/v_addr_counter_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000     3.731    U_VGA_controller/v_addr_counter_reg[15]_i_2_n_7
    SLICE_X4Y45          FDCE                                         r  U_VGA_controller/v_addr_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         1.520     6.412    U_VGA_controller/clk
    SLICE_X4Y45          FDCE                                         r  U_VGA_controller/v_addr_counter_reg[12]/C
                         clock pessimism              0.492     6.904    
                         clock uncertainty           -0.240     6.664    
    SLICE_X4Y45          FDCE (Setup_fdce_C_D)        0.062     6.726    U_VGA_controller/v_addr_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          6.726    
                         arrival time                          -3.731    
  -------------------------------------------------------------------
                         slack                                  2.994    

Slack (MET) :             2.997ns  (required time - arrival time)
  Source:                 U_VGA_controller/v_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VGA_controller/v_addr_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        6.116ns  (logic 2.056ns (33.618%)  route 4.060ns (66.382%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.847ns = ( 6.412 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         1.567    -2.388    U_VGA_controller/clk
    SLICE_X31Y44         FDCE                                         r  U_VGA_controller/v_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDCE (Prop_fdce_C_Q)         0.456    -1.931 f  U_VGA_controller/v_counter_reg[15]/Q
                         net (fo=3, routed)           0.997    -0.934    U_VGA_controller/v_counter_reg_n_0_[15]
    SLICE_X31Y45         LUT5 (Prop_lut5_I3_O)        0.152    -0.782 r  U_VGA_controller/VGA_read_INST_0_i_5/O
                         net (fo=2, routed)           0.665    -0.118    U_VGA_controller/VGA_read_INST_0_i_5_n_0
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.208 f  U_VGA_controller/VGA_read_INST_0_i_2/O
                         net (fo=20, routed)          2.398     2.606    U_VGA_controller/VGA_read_INST_0_i_2_n_0
    SLICE_X4Y42          LUT2 (Prop_lut2_I1_O)        0.124     2.730 r  U_VGA_controller/v_addr_counter[3]_i_5/O
                         net (fo=1, routed)           0.000     2.730    U_VGA_controller/v_addr_counter[3]_i_5_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.280 r  U_VGA_controller/v_addr_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.280    U_VGA_controller/v_addr_counter_reg[3]_i_1_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.394 r  U_VGA_controller/v_addr_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.394    U_VGA_controller/v_addr_counter_reg[7]_i_1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.728 r  U_VGA_controller/v_addr_counter_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.728    U_VGA_controller/v_addr_counter_reg[11]_i_1_n_6
    SLICE_X4Y44          FDCE                                         r  U_VGA_controller/v_addr_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         1.520     6.412    U_VGA_controller/clk
    SLICE_X4Y44          FDCE                                         r  U_VGA_controller/v_addr_counter_reg[9]/C
                         clock pessimism              0.492     6.904    
                         clock uncertainty           -0.240     6.664    
    SLICE_X4Y44          FDCE (Setup_fdce_C_D)        0.062     6.726    U_VGA_controller/v_addr_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          6.726    
                         arrival time                          -3.728    
  -------------------------------------------------------------------
                         slack                                  2.997    

Slack (MET) :             3.018ns  (required time - arrival time)
  Source:                 U_VGA_controller/v_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VGA_controller/v_addr_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 2.035ns (33.389%)  route 4.060ns (66.611%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.847ns = ( 6.412 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         1.567    -2.388    U_VGA_controller/clk
    SLICE_X31Y44         FDCE                                         r  U_VGA_controller/v_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDCE (Prop_fdce_C_Q)         0.456    -1.931 f  U_VGA_controller/v_counter_reg[15]/Q
                         net (fo=3, routed)           0.997    -0.934    U_VGA_controller/v_counter_reg_n_0_[15]
    SLICE_X31Y45         LUT5 (Prop_lut5_I3_O)        0.152    -0.782 r  U_VGA_controller/VGA_read_INST_0_i_5/O
                         net (fo=2, routed)           0.665    -0.118    U_VGA_controller/VGA_read_INST_0_i_5_n_0
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.208 f  U_VGA_controller/VGA_read_INST_0_i_2/O
                         net (fo=20, routed)          2.398     2.606    U_VGA_controller/VGA_read_INST_0_i_2_n_0
    SLICE_X4Y42          LUT2 (Prop_lut2_I1_O)        0.124     2.730 r  U_VGA_controller/v_addr_counter[3]_i_5/O
                         net (fo=1, routed)           0.000     2.730    U_VGA_controller/v_addr_counter[3]_i_5_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.280 r  U_VGA_controller/v_addr_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.280    U_VGA_controller/v_addr_counter_reg[3]_i_1_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.394 r  U_VGA_controller/v_addr_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.394    U_VGA_controller/v_addr_counter_reg[7]_i_1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.707 r  U_VGA_controller/v_addr_counter_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.707    U_VGA_controller/v_addr_counter_reg[11]_i_1_n_4
    SLICE_X4Y44          FDCE                                         r  U_VGA_controller/v_addr_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         1.520     6.412    U_VGA_controller/clk
    SLICE_X4Y44          FDCE                                         r  U_VGA_controller/v_addr_counter_reg[11]/C
                         clock pessimism              0.492     6.904    
                         clock uncertainty           -0.240     6.664    
    SLICE_X4Y44          FDCE (Setup_fdce_C_D)        0.062     6.726    U_VGA_controller/v_addr_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          6.726    
                         arrival time                          -3.707    
  -------------------------------------------------------------------
                         slack                                  3.018    

Slack (MET) :             3.092ns  (required time - arrival time)
  Source:                 U_VGA_controller/v_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VGA_controller/v_addr_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        6.021ns  (logic 1.961ns (32.571%)  route 4.060ns (67.429%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.847ns = ( 6.412 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         1.567    -2.388    U_VGA_controller/clk
    SLICE_X31Y44         FDCE                                         r  U_VGA_controller/v_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDCE (Prop_fdce_C_Q)         0.456    -1.931 f  U_VGA_controller/v_counter_reg[15]/Q
                         net (fo=3, routed)           0.997    -0.934    U_VGA_controller/v_counter_reg_n_0_[15]
    SLICE_X31Y45         LUT5 (Prop_lut5_I3_O)        0.152    -0.782 r  U_VGA_controller/VGA_read_INST_0_i_5/O
                         net (fo=2, routed)           0.665    -0.118    U_VGA_controller/VGA_read_INST_0_i_5_n_0
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.208 f  U_VGA_controller/VGA_read_INST_0_i_2/O
                         net (fo=20, routed)          2.398     2.606    U_VGA_controller/VGA_read_INST_0_i_2_n_0
    SLICE_X4Y42          LUT2 (Prop_lut2_I1_O)        0.124     2.730 r  U_VGA_controller/v_addr_counter[3]_i_5/O
                         net (fo=1, routed)           0.000     2.730    U_VGA_controller/v_addr_counter[3]_i_5_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.280 r  U_VGA_controller/v_addr_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.280    U_VGA_controller/v_addr_counter_reg[3]_i_1_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.394 r  U_VGA_controller/v_addr_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.394    U_VGA_controller/v_addr_counter_reg[7]_i_1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.633 r  U_VGA_controller/v_addr_counter_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.633    U_VGA_controller/v_addr_counter_reg[11]_i_1_n_5
    SLICE_X4Y44          FDCE                                         r  U_VGA_controller/v_addr_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         1.520     6.412    U_VGA_controller/clk
    SLICE_X4Y44          FDCE                                         r  U_VGA_controller/v_addr_counter_reg[10]/C
                         clock pessimism              0.492     6.904    
                         clock uncertainty           -0.240     6.664    
    SLICE_X4Y44          FDCE (Setup_fdce_C_D)        0.062     6.726    U_VGA_controller/v_addr_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          6.726    
                         arrival time                          -3.633    
  -------------------------------------------------------------------
                         slack                                  3.092    

Slack (MET) :             3.108ns  (required time - arrival time)
  Source:                 U_VGA_controller/v_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VGA_controller/v_addr_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 1.945ns (32.391%)  route 4.060ns (67.609%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.847ns = ( 6.412 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         1.567    -2.388    U_VGA_controller/clk
    SLICE_X31Y44         FDCE                                         r  U_VGA_controller/v_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDCE (Prop_fdce_C_Q)         0.456    -1.931 f  U_VGA_controller/v_counter_reg[15]/Q
                         net (fo=3, routed)           0.997    -0.934    U_VGA_controller/v_counter_reg_n_0_[15]
    SLICE_X31Y45         LUT5 (Prop_lut5_I3_O)        0.152    -0.782 r  U_VGA_controller/VGA_read_INST_0_i_5/O
                         net (fo=2, routed)           0.665    -0.118    U_VGA_controller/VGA_read_INST_0_i_5_n_0
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.208 f  U_VGA_controller/VGA_read_INST_0_i_2/O
                         net (fo=20, routed)          2.398     2.606    U_VGA_controller/VGA_read_INST_0_i_2_n_0
    SLICE_X4Y42          LUT2 (Prop_lut2_I1_O)        0.124     2.730 r  U_VGA_controller/v_addr_counter[3]_i_5/O
                         net (fo=1, routed)           0.000     2.730    U_VGA_controller/v_addr_counter[3]_i_5_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.280 r  U_VGA_controller/v_addr_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.280    U_VGA_controller/v_addr_counter_reg[3]_i_1_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.394 r  U_VGA_controller/v_addr_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.394    U_VGA_controller/v_addr_counter_reg[7]_i_1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.617 r  U_VGA_controller/v_addr_counter_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.617    U_VGA_controller/v_addr_counter_reg[11]_i_1_n_7
    SLICE_X4Y44          FDCE                                         r  U_VGA_controller/v_addr_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         1.520     6.412    U_VGA_controller/clk
    SLICE_X4Y44          FDCE                                         r  U_VGA_controller/v_addr_counter_reg[8]/C
                         clock pessimism              0.492     6.904    
                         clock uncertainty           -0.240     6.664    
    SLICE_X4Y44          FDCE (Setup_fdce_C_D)        0.062     6.726    U_VGA_controller/v_addr_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          6.726    
                         arrival time                          -3.617    
  -------------------------------------------------------------------
                         slack                                  3.108    

Slack (MET) :             3.111ns  (required time - arrival time)
  Source:                 U_VGA_controller/v_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VGA_controller/v_addr_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        6.002ns  (logic 1.942ns (32.357%)  route 4.060ns (67.643%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.847ns = ( 6.412 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         1.567    -2.388    U_VGA_controller/clk
    SLICE_X31Y44         FDCE                                         r  U_VGA_controller/v_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDCE (Prop_fdce_C_Q)         0.456    -1.931 f  U_VGA_controller/v_counter_reg[15]/Q
                         net (fo=3, routed)           0.997    -0.934    U_VGA_controller/v_counter_reg_n_0_[15]
    SLICE_X31Y45         LUT5 (Prop_lut5_I3_O)        0.152    -0.782 r  U_VGA_controller/VGA_read_INST_0_i_5/O
                         net (fo=2, routed)           0.665    -0.118    U_VGA_controller/VGA_read_INST_0_i_5_n_0
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.208 f  U_VGA_controller/VGA_read_INST_0_i_2/O
                         net (fo=20, routed)          2.398     2.606    U_VGA_controller/VGA_read_INST_0_i_2_n_0
    SLICE_X4Y42          LUT2 (Prop_lut2_I1_O)        0.124     2.730 r  U_VGA_controller/v_addr_counter[3]_i_5/O
                         net (fo=1, routed)           0.000     2.730    U_VGA_controller/v_addr_counter[3]_i_5_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.280 r  U_VGA_controller/v_addr_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.280    U_VGA_controller/v_addr_counter_reg[3]_i_1_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.614 r  U_VGA_controller/v_addr_counter_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.614    U_VGA_controller/v_addr_counter_reg[7]_i_1_n_6
    SLICE_X4Y43          FDCE                                         r  U_VGA_controller/v_addr_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         1.520     6.412    U_VGA_controller/clk
    SLICE_X4Y43          FDCE                                         r  U_VGA_controller/v_addr_counter_reg[5]/C
                         clock pessimism              0.492     6.904    
                         clock uncertainty           -0.240     6.664    
    SLICE_X4Y43          FDCE (Setup_fdce_C_D)        0.062     6.726    U_VGA_controller/v_addr_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          6.726    
                         arrival time                          -3.614    
  -------------------------------------------------------------------
                         slack                                  3.111    

Slack (MET) :             3.132ns  (required time - arrival time)
  Source:                 U_VGA_controller/v_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VGA_controller/v_addr_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 1.921ns (32.120%)  route 4.060ns (67.880%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.847ns = ( 6.412 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         1.567    -2.388    U_VGA_controller/clk
    SLICE_X31Y44         FDCE                                         r  U_VGA_controller/v_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDCE (Prop_fdce_C_Q)         0.456    -1.931 f  U_VGA_controller/v_counter_reg[15]/Q
                         net (fo=3, routed)           0.997    -0.934    U_VGA_controller/v_counter_reg_n_0_[15]
    SLICE_X31Y45         LUT5 (Prop_lut5_I3_O)        0.152    -0.782 r  U_VGA_controller/VGA_read_INST_0_i_5/O
                         net (fo=2, routed)           0.665    -0.118    U_VGA_controller/VGA_read_INST_0_i_5_n_0
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.208 f  U_VGA_controller/VGA_read_INST_0_i_2/O
                         net (fo=20, routed)          2.398     2.606    U_VGA_controller/VGA_read_INST_0_i_2_n_0
    SLICE_X4Y42          LUT2 (Prop_lut2_I1_O)        0.124     2.730 r  U_VGA_controller/v_addr_counter[3]_i_5/O
                         net (fo=1, routed)           0.000     2.730    U_VGA_controller/v_addr_counter[3]_i_5_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.280 r  U_VGA_controller/v_addr_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.280    U_VGA_controller/v_addr_counter_reg[3]_i_1_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.593 r  U_VGA_controller/v_addr_counter_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.593    U_VGA_controller/v_addr_counter_reg[7]_i_1_n_4
    SLICE_X4Y43          FDCE                                         r  U_VGA_controller/v_addr_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         1.520     6.412    U_VGA_controller/clk
    SLICE_X4Y43          FDCE                                         r  U_VGA_controller/v_addr_counter_reg[7]/C
                         clock pessimism              0.492     6.904    
                         clock uncertainty           -0.240     6.664    
    SLICE_X4Y43          FDCE (Setup_fdce_C_D)        0.062     6.726    U_VGA_controller/v_addr_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          6.726    
                         arrival time                          -3.593    
  -------------------------------------------------------------------
                         slack                                  3.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[8]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.535%)  route 0.251ns (60.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.231ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         0.561    -0.843    U_CHN_Wrapper_left/U_VGA_interface/clk_108
    SLICE_X8Y59          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDCE (Prop_fdce_C_Q)         0.164    -0.679 r  U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[8]/Q
                         net (fo=1, routed)           0.251    -0.428    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[8]
    RAMB18_X0Y26         FIFO18E1                                     r  U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         0.867    -1.231    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X0Y26         FIFO18E1                                     r  U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism              0.441    -0.790    
    RAMB18_X0Y26         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[8])
                                                      0.296    -0.494    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 U_CHN_Wrapper_left/U_VGA_interface/FFT_en_push_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.477%)  route 0.274ns (59.523%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         0.569    -0.835    U_CHN_Wrapper_left/U_VGA_interface/clk_108
    SLICE_X9Y48          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/FFT_en_push_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.694 r  U_CHN_Wrapper_left/U_VGA_interface/FFT_en_push_reg/Q
                         net (fo=17, routed)          0.274    -0.420    U_CHN_Wrapper_left/U_VGA_interface/FFT_en_push
    SLICE_X8Y56          LUT6 (Prop_lut6_I4_O)        0.045    -0.375 r  U_CHN_Wrapper_left/U_VGA_interface/FFT_push[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.375    U_CHN_Wrapper_left/U_VGA_interface/FFT_push[12]_i_1_n_0
    SLICE_X8Y56          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         0.831    -1.267    U_CHN_Wrapper_left/U_VGA_interface/clk_108
    SLICE_X8Y56          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[12]/C
                         clock pessimism              0.695    -0.572    
    SLICE_X8Y56          FDCE (Hold_fdce_C_D)         0.121    -0.451    U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[12]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 U_CHN_Wrapper_left/U_VGA_interface/WAV_push_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[4]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.641%)  route 0.272ns (62.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.236ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         0.561    -0.843    U_CHN_Wrapper_left/U_VGA_interface/clk_108
    SLICE_X8Y58          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/WAV_push_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDCE (Prop_fdce_C_Q)         0.164    -0.679 r  U_CHN_Wrapper_left/U_VGA_interface/WAV_push_reg[4]/Q
                         net (fo=1, routed)           0.272    -0.407    U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[4]
    RAMB18_X0Y28         FIFO18E1                                     r  U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         0.862    -1.236    U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X0Y28         FIFO18E1                                     r  U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism              0.441    -0.795    
    RAMB18_X0Y28         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[4])
                                                      0.296    -0.499    U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 U_CHN_Wrapper_left/U_VGA_interface/WAV_push_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[7]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.150%)  route 0.277ns (62.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.236ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         0.561    -0.843    U_CHN_Wrapper_left/U_VGA_interface/clk_108
    SLICE_X8Y59          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/WAV_push_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDCE (Prop_fdce_C_Q)         0.164    -0.679 r  U_CHN_Wrapper_left/U_VGA_interface/WAV_push_reg[7]/Q
                         net (fo=1, routed)           0.277    -0.401    U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[7]
    RAMB18_X0Y28         FIFO18E1                                     r  U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         0.862    -1.236    U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X0Y28         FIFO18E1                                     r  U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism              0.441    -0.795    
    RAMB18_X0Y28         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[7])
                                                      0.296    -0.499    U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 U_CHN_Wrapper_left/U_VGA_interface/WAV_push_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[5]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.164ns (37.129%)  route 0.278ns (62.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.236ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         0.561    -0.843    U_CHN_Wrapper_left/U_VGA_interface/clk_108
    SLICE_X8Y58          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/WAV_push_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDCE (Prop_fdce_C_Q)         0.164    -0.679 r  U_CHN_Wrapper_left/U_VGA_interface/WAV_push_reg[5]/Q
                         net (fo=1, routed)           0.278    -0.401    U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[5]
    RAMB18_X0Y28         FIFO18E1                                     r  U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         0.862    -1.236    U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X0Y28         FIFO18E1                                     r  U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism              0.441    -0.795    
    RAMB18_X0Y28         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[5])
                                                      0.296    -0.499    U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 U_CHN_Wrapper_left/U_VGA_interface/WAV_push_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[6]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.164ns (37.129%)  route 0.278ns (62.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.236ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         0.561    -0.843    U_CHN_Wrapper_left/U_VGA_interface/clk_108
    SLICE_X8Y58          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/WAV_push_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDCE (Prop_fdce_C_Q)         0.164    -0.679 r  U_CHN_Wrapper_left/U_VGA_interface/WAV_push_reg[6]/Q
                         net (fo=1, routed)           0.278    -0.401    U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[6]
    RAMB18_X0Y28         FIFO18E1                                     r  U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         0.862    -1.236    U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X0Y28         FIFO18E1                                     r  U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism              0.441    -0.795    
    RAMB18_X0Y28         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[6])
                                                      0.296    -0.499    U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[5]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.509%)  route 0.306ns (68.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.231ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         0.561    -0.843    U_CHN_Wrapper_left/U_VGA_interface/clk_108
    SLICE_X9Y57          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDCE (Prop_fdce_C_Q)         0.141    -0.702 r  U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[5]/Q
                         net (fo=1, routed)           0.306    -0.395    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[5]
    RAMB18_X0Y26         FIFO18E1                                     r  U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         0.867    -1.231    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X0Y26         FIFO18E1                                     r  U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism              0.441    -0.790    
    RAMB18_X0Y26         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[5])
                                                      0.296    -0.494    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[6]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.368%)  route 0.309ns (68.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.231ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         0.561    -0.843    U_CHN_Wrapper_left/U_VGA_interface/clk_108
    SLICE_X9Y57          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDCE (Prop_fdce_C_Q)         0.141    -0.702 r  U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[6]/Q
                         net (fo=1, routed)           0.309    -0.393    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[6]
    RAMB18_X0Y26         FIFO18E1                                     r  U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         0.867    -1.231    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X0Y26         FIFO18E1                                     r  U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism              0.441    -0.790    
    RAMB18_X0Y26         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[6])
                                                      0.296    -0.494    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[9]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.611%)  route 0.297ns (64.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.231ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         0.561    -0.843    U_CHN_Wrapper_left/U_VGA_interface/clk_108
    SLICE_X8Y57          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDCE (Prop_fdce_C_Q)         0.164    -0.679 r  U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[9]/Q
                         net (fo=1, routed)           0.297    -0.382    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[9]
    RAMB18_X0Y26         FIFO18E1                                     r  U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         0.867    -1.231    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X0Y26         FIFO18E1                                     r  U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism              0.441    -0.790    
    RAMB18_X0Y26         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[9])
                                                      0.296    -0.494    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[11]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.403%)  route 0.323ns (69.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.231ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         0.561    -0.843    U_CHN_Wrapper_left/U_VGA_interface/clk_108
    SLICE_X9Y58          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDCE (Prop_fdce_C_Q)         0.141    -0.702 r  U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[11]/Q
                         net (fo=1, routed)           0.323    -0.379    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[11]
    RAMB18_X0Y26         FIFO18E1                                     r  U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         0.867    -1.231    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X0Y26         FIFO18E1                                     r  U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism              0.441    -0.790    
    RAMB18_X0Y26         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[11])
                                                      0.296    -0.494    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_108_MMCM
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         9.259       6.683      RAMB18_X0Y26     U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         9.259       6.683      RAMB18_X0Y28     U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y22     U_CHN_Wrapper_left/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y18   MMCM_GEN.U_MMCM/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         9.259       8.010      MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X11Y60     U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X11Y60     U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X11Y60     U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X11Y60     U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X11Y60     U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       9.259       204.101    MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y58     U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y58     U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y58     U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y58     U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y58     U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y58     U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.630       4.130      SLICE_X12Y59     U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.630       4.130      SLICE_X12Y59     U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.630       4.130      SLICE_X11Y59     U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y58     U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y58     U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y58     U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y58     U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y58     U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y58     U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y58     U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.630       4.130      SLICE_X30Y42     U_VGA_controller/RGB_blank_d_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y39     U_VGA_controller/RGB_blank_dd_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.630       4.130      SLICE_X28Y39     U_VGA_controller/VGA_hsync_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X28Y41     U_VGA_controller/VGA_new_frame_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_216_MMCM
  To Clock:  clk_216_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 U_CHN_Wrapper_left/U_FIR_interface/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Accu/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/RSTCTRL
                            (rising edge-triggered cell DSP48E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        3.535ns  (logic 0.478ns (13.523%)  route 3.057ns (86.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.840ns = ( 1.790 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.564    -2.391    U_CHN_Wrapper_left/U_FIR_interface/clk
    SLICE_X52Y17         FDCE                                         r  U_CHN_Wrapper_left/U_FIR_interface/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.478    -1.913 r  U_CHN_Wrapper_left/U_FIR_interface/FSM_onehot_current_state_reg[2]/Q
                         net (fo=48, routed)          3.057     1.144    U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Accu/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/SCLR
    DSP48_X1Y22          DSP48E1                                      r  U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Accu/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/RSTCTRL
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.528     1.790    U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Accu/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/CLK
    DSP48_X1Y22          DSP48E1                                      r  U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Accu/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.413     2.203    
                         clock uncertainty           -0.222     1.981    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_RSTCTRL)
                                                     -0.640     1.341    U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Accu/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          1.341    
                         arrival time                          -1.144    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 U_CHN_Wrapper_left/U_FIR_interface/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Accu/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/RSTALUMODE
                            (rising edge-triggered cell DSP48E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.478ns (13.768%)  route 2.994ns (86.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.840ns = ( 1.790 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.564    -2.391    U_CHN_Wrapper_left/U_FIR_interface/clk
    SLICE_X52Y17         FDCE                                         r  U_CHN_Wrapper_left/U_FIR_interface/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.478    -1.913 r  U_CHN_Wrapper_left/U_FIR_interface/FSM_onehot_current_state_reg[2]/Q
                         net (fo=48, routed)          2.994     1.081    U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Accu/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/SCLR
    DSP48_X1Y22          DSP48E1                                      r  U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Accu/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/RSTALUMODE
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.528     1.790    U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Accu/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/CLK
    DSP48_X1Y22          DSP48E1                                      r  U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Accu/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.413     2.203    
                         clock uncertainty           -0.222     1.981    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_RSTALUMODE)
                                                     -0.582     1.399    U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Accu/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          1.399    
                         arrival time                          -1.081    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 U_CHN_Wrapper_left/U_FIR_interface/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[4].U_FIR_filter/U_Accu/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 0.478ns (13.683%)  route 3.015ns (86.317%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.839ns = ( 1.791 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.564    -2.391    U_CHN_Wrapper_left/U_FIR_interface/clk
    SLICE_X52Y17         FDCE                                         r  U_CHN_Wrapper_left/U_FIR_interface/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.478    -1.913 r  U_CHN_Wrapper_left/U_FIR_interface/FSM_onehot_current_state_reg[2]/Q
                         net (fo=48, routed)          3.015     1.103    U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[4].U_FIR_filter/U_Accu/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/SCLR
    DSP48_X1Y20          DSP48E1                                      r  U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[4].U_FIR_filter/U_Accu/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.529     1.791    U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[4].U_FIR_filter/U_Accu/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/CLK
    DSP48_X1Y20          DSP48E1                                      r  U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[4].U_FIR_filter/U_Accu/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.413     2.204    
                         clock uncertainty           -0.222     1.982    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_RSTP)
                                                     -0.518     1.464    U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[4].U_FIR_filter/U_Accu/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          1.464    
                         arrival time                          -1.103    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 0.456ns (12.490%)  route 3.195ns (87.510%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.841ns = ( 1.789 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.560    -2.395    U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/clk
    SLICE_X49Y19         FDRE                                         r  U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.456    -1.938 r  U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/Q
                         net (fo=135, routed)         3.195     1.256    U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X1Y23          DSP48E1                                      r  U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.527     1.789    U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y23          DSP48E1                                      r  U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                         clock pessimism              0.413     2.202    
                         clock uncertainty           -0.222     1.980    
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362     1.618    U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg
  -------------------------------------------------------------------
                         required time                          1.618    
                         arrival time                          -1.256    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 0.456ns (12.490%)  route 3.195ns (87.510%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.841ns = ( 1.789 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.560    -2.395    U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/clk
    SLICE_X49Y19         FDRE                                         r  U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.456    -1.938 r  U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/Q
                         net (fo=135, routed)         3.195     1.256    U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X1Y23          DSP48E1                                      r  U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.527     1.789    U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y23          DSP48E1                                      r  U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                         clock pessimism              0.413     2.202    
                         clock uncertainty           -0.222     1.980    
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.362     1.618    U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg
  -------------------------------------------------------------------
                         required time                          1.618    
                         arrival time                          -1.256    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 0.456ns (12.490%)  route 3.195ns (87.510%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.841ns = ( 1.789 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.560    -2.395    U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/clk
    SLICE_X49Y19         FDRE                                         r  U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.456    -1.938 r  U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/Q
                         net (fo=135, routed)         3.195     1.256    U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X1Y23          DSP48E1                                      r  U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.527     1.789    U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y23          DSP48E1                                      r  U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                         clock pessimism              0.413     2.202    
                         clock uncertainty           -0.222     1.980    
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.362     1.618    U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg
  -------------------------------------------------------------------
                         required time                          1.618    
                         arrival time                          -1.256    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 0.456ns (12.490%)  route 3.195ns (87.510%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.841ns = ( 1.789 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.560    -2.395    U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/clk
    SLICE_X49Y19         FDRE                                         r  U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.456    -1.938 r  U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/Q
                         net (fo=135, routed)         3.195     1.256    U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X1Y23          DSP48E1                                      r  U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.527     1.789    U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y23          DSP48E1                                      r  U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                         clock pessimism              0.413     2.202    
                         clock uncertainty           -0.222     1.980    
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -0.362     1.618    U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg
  -------------------------------------------------------------------
                         required time                          1.618    
                         arrival time                          -1.256    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 0.456ns (12.522%)  route 3.186ns (87.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.841ns = ( 1.789 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.560    -2.395    U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/clk
    SLICE_X49Y19         FDRE                                         r  U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.456    -1.938 r  U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/Q
                         net (fo=135, routed)         3.186     1.247    U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X1Y23          DSP48E1                                      r  U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.527     1.789    U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y23          DSP48E1                                      r  U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                         clock pessimism              0.413     2.202    
                         clock uncertainty           -0.222     1.980    
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.362     1.618    U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg
  -------------------------------------------------------------------
                         required time                          1.618    
                         arrival time                          -1.247    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 0.456ns (12.522%)  route 3.186ns (87.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.841ns = ( 1.789 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.560    -2.395    U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/clk
    SLICE_X49Y19         FDRE                                         r  U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.456    -1.938 r  U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/Q
                         net (fo=135, routed)         3.186     1.247    U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X1Y23          DSP48E1                                      r  U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.527     1.789    U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y23          DSP48E1                                      r  U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                         clock pessimism              0.413     2.202    
                         clock uncertainty           -0.222     1.980    
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.362     1.618    U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg
  -------------------------------------------------------------------
                         required time                          1.618    
                         arrival time                          -1.247    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[4].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 0.456ns (12.523%)  route 3.185ns (87.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.840ns = ( 1.790 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.560    -2.395    U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/clk
    SLICE_X49Y19         FDRE                                         r  U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.456    -1.938 r  U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/Q
                         net (fo=135, routed)         3.185     1.247    U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[4].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X1Y21          DSP48E1                                      r  U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[4].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.528     1.790    U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[4].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y21          DSP48E1                                      r  U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[4].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                         clock pessimism              0.413     2.203    
                         clock uncertainty           -0.222     1.981    
    DSP48_X1Y21          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -0.362     1.619    U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[4].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg
  -------------------------------------------------------------------
                         required time                          1.619    
                         arrival time                          -1.247    
  -------------------------------------------------------------------
                         slack                                  0.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 U_UART_Wrapper/U_Rx/PARITY.Rx_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_UART_Wrapper/UART_addr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.148ns (47.778%)  route 0.162ns (52.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.551    -0.853    U_UART_Wrapper/U_Rx/clk
    SLICE_X34Y25         FDCE                                         r  U_UART_Wrapper/U_Rx/PARITY.Rx_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.148    -0.705 r  U_UART_Wrapper/U_Rx/PARITY.Rx_out_reg[7]/Q
                         net (fo=1, routed)           0.162    -0.543    U_UART_Wrapper/Rx_out[7]
    SLICE_X36Y26         FDCE                                         r  U_UART_Wrapper/UART_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.819    -1.280    U_UART_Wrapper/clk
    SLICE_X36Y26         FDCE                                         r  U_UART_Wrapper/UART_addr_reg[7]/C
                         clock pessimism              0.690    -0.590    
    SLICE_X36Y26         FDCE (Hold_fdce_C_D)         0.025    -0.565    U_UART_Wrapper/UART_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.543    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_right/Audio_din_d_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.927%)  route 0.212ns (60.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.563    -0.841    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X36Y11         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.700 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/Q
                         net (fo=1, routed)           0.212    -0.488    U_CHN_Wrapper_right/D[13]
    SLICE_X35Y12         FDCE                                         r  U_CHN_Wrapper_right/Audio_din_d_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.829    -1.270    U_CHN_Wrapper_right/CLK
    SLICE_X35Y12         FDCE                                         r  U_CHN_Wrapper_right/Audio_din_d_reg[13]/C
                         clock pessimism              0.690    -0.580    
    SLICE_X35Y12         FDCE (Hold_fdce_C_D)         0.070    -0.510    U_CHN_Wrapper_right/Audio_din_d_reg[13]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 U_CHN_Wrapper_right/U_EQ_Wrapper/U_EQ_Config_RAM/EQ_level_reg[0][3]/C
                            (rising edge-triggered cell FDPE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_right/U_EQ_Wrapper/U_EQ_Config_RAM/EQ_level_dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.064%)  route 0.220ns (60.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.560    -0.844    U_CHN_Wrapper_right/U_EQ_Wrapper/U_EQ_Config_RAM/clk
    SLICE_X36Y16         FDPE                                         r  U_CHN_Wrapper_right/U_EQ_Wrapper/U_EQ_Config_RAM/EQ_level_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDPE (Prop_fdpe_C_Q)         0.141    -0.703 r  U_CHN_Wrapper_right/U_EQ_Wrapper/U_EQ_Config_RAM/EQ_level_reg[0][3]/Q
                         net (fo=1, routed)           0.220    -0.483    U_CHN_Wrapper_right/U_EQ_Wrapper/U_EQ_Config_RAM/p_0_out[3]
    SLICE_X33Y17         FDCE                                         r  U_CHN_Wrapper_right/U_EQ_Wrapper/U_EQ_Config_RAM/EQ_level_dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.826    -1.273    U_CHN_Wrapper_right/U_EQ_Wrapper/U_EQ_Config_RAM/clk
    SLICE_X33Y17         FDCE                                         r  U_CHN_Wrapper_right/U_EQ_Wrapper/U_EQ_Config_RAM/EQ_level_dout_reg[3]/C
                         clock pessimism              0.690    -0.583    
    SLICE_X33Y17         FDCE (Hold_fdce_C_D)         0.071    -0.512    U_CHN_Wrapper_right/U_EQ_Wrapper/U_EQ_Config_RAM/EQ_level_dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.184ns (43.544%)  route 0.239ns (56.456%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.558    -0.846    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X37Y31         FDCE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.705 r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=14, routed)          0.239    -0.466    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRC2
    SLICE_X34Y31         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.043    -0.423 r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.000    -0.423    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/p_0_out[4]
    SLICE_X34Y31         FDCE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.824    -1.275    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X34Y31         FDCE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
                         clock pessimism              0.690    -0.585    
    SLICE_X34Y31         FDCE (Hold_fdce_C_D)         0.131    -0.454    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 U_CHN_Wrapper_right/U_EQ_Wrapper/U_EQ_Config_RAM/EQ_level_reg[7][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_right/U_EQ_Wrapper/U_EQ_Config_RAM/EQ_level_dout_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.431%)  route 0.217ns (60.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.557    -0.847    U_CHN_Wrapper_right/U_EQ_Wrapper/U_EQ_Config_RAM/clk
    SLICE_X36Y19         FDCE                                         r  U_CHN_Wrapper_right/U_EQ_Wrapper/U_EQ_Config_RAM/EQ_level_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.706 r  U_CHN_Wrapper_right/U_EQ_Wrapper/U_EQ_Config_RAM/EQ_level_reg[7][0]/Q
                         net (fo=1, routed)           0.217    -0.489    U_CHN_Wrapper_right/U_EQ_Wrapper/U_EQ_Config_RAM/p_0_out[35]
    SLICE_X34Y17         FDCE                                         r  U_CHN_Wrapper_right/U_EQ_Wrapper/U_EQ_Config_RAM/EQ_level_dout_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.825    -1.274    U_CHN_Wrapper_right/U_EQ_Wrapper/U_EQ_Config_RAM/clk
    SLICE_X34Y17         FDCE                                         r  U_CHN_Wrapper_right/U_EQ_Wrapper/U_EQ_Config_RAM/EQ_level_dout_reg[35]/C
                         clock pessimism              0.690    -0.584    
    SLICE_X34Y17         FDCE (Hold_fdce_C_D)         0.064    -0.520    U_CHN_Wrapper_right/U_EQ_Wrapper/U_EQ_Config_RAM/EQ_level_dout_reg[35]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 U_CHN_Wrapper_right/U_EQ_Wrapper/U_EQ_Config_RAM/EQ_level_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_right/U_EQ_Wrapper/U_EQ_Config_RAM/EQ_level_dout_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.824%)  route 0.213ns (60.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.561    -0.843    U_CHN_Wrapper_right/U_EQ_Wrapper/U_EQ_Config_RAM/clk
    SLICE_X37Y15         FDCE                                         r  U_CHN_Wrapper_right/U_EQ_Wrapper/U_EQ_Config_RAM/EQ_level_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.702 r  U_CHN_Wrapper_right/U_EQ_Wrapper/U_EQ_Config_RAM/EQ_level_reg[4][0]/Q
                         net (fo=1, routed)           0.213    -0.489    U_CHN_Wrapper_right/U_EQ_Wrapper/U_EQ_Config_RAM/p_0_out[20]
    SLICE_X34Y17         FDCE                                         r  U_CHN_Wrapper_right/U_EQ_Wrapper/U_EQ_Config_RAM/EQ_level_dout_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.825    -1.274    U_CHN_Wrapper_right/U_EQ_Wrapper/U_EQ_Config_RAM/clk
    SLICE_X34Y17         FDCE                                         r  U_CHN_Wrapper_right/U_EQ_Wrapper/U_EQ_Config_RAM/EQ_level_dout_reg[20]/C
                         clock pessimism              0.690    -0.584    
    SLICE_X34Y17         FDCE (Hold_fdce_C_D)         0.063    -0.521    U_CHN_Wrapper_right/U_EQ_Wrapper/U_EQ_Config_RAM/EQ_level_dout_reg[20]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_dinA_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/U_RAM_sample/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.781%)  route 0.253ns (64.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.218ns
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.565    -0.839    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/clk
    SLICE_X9Y37          FDCE                                         r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_dinA_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.698 r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_dinA_reg[28]/Q
                         net (fo=1, routed)           0.253    -0.445    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/U_RAM_sample/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[10]
    RAMB36_X0Y8          RAMB36E1                                     r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/U_RAM_sample/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.880    -1.218    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/U_RAM_sample/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/U_RAM_sample/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.441    -0.777    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.296    -0.481    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/U_RAM_sample/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.445    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.970%)  route 0.219ns (54.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.592    -0.812    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X0Y50          FDRE                                         r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.671 r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[6]/Q
                         net (fo=3, routed)           0.219    -0.452    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/A[6]
    SLICE_X0Y48          LUT3 (Prop_lut3_I0_O)        0.045    -0.407 r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rtl.gen_reg.d_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.407    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[8]_0
    SLICE_X0Y48          FDRE                                         r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.869    -1.230    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X0Y48          FDRE                                         r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[8]/C
                         clock pessimism              0.695    -0.535    
    SLICE_X0Y48          FDRE (Hold_fdre_C_D)         0.091    -0.444    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 U_CHN_Wrapper_right/U_EQ_Wrapper/U_EQ_Config_RAM/EQ_level_reg[4][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_right/U_EQ_Wrapper/U_EQ_Config_RAM/EQ_level_dout_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.296%)  route 0.209ns (59.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.560    -0.844    U_CHN_Wrapper_right/U_EQ_Wrapper/U_EQ_Config_RAM/clk
    SLICE_X37Y16         FDCE                                         r  U_CHN_Wrapper_right/U_EQ_Wrapper/U_EQ_Config_RAM/EQ_level_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.703 r  U_CHN_Wrapper_right/U_EQ_Wrapper/U_EQ_Config_RAM/EQ_level_reg[4][4]/Q
                         net (fo=1, routed)           0.209    -0.494    U_CHN_Wrapper_right/U_EQ_Wrapper/U_EQ_Config_RAM/p_0_out[24]
    SLICE_X33Y16         FDCE                                         r  U_CHN_Wrapper_right/U_EQ_Wrapper/U_EQ_Config_RAM/EQ_level_dout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.827    -1.272    U_CHN_Wrapper_right/U_EQ_Wrapper/U_EQ_Config_RAM/clk
    SLICE_X33Y16         FDCE                                         r  U_CHN_Wrapper_right/U_EQ_Wrapper/U_EQ_Config_RAM/EQ_level_dout_reg[24]/C
                         clock pessimism              0.690    -0.582    
    SLICE_X33Y16         FDCE (Hold_fdce_C_D)         0.047    -0.535    U_CHN_Wrapper_right/U_EQ_Wrapper/U_EQ_Config_RAM/EQ_level_dout_reg[24]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 U_CHN_Wrapper_left/U_FFT_Wrapper/U_FFT_Sampler/FFT_sample_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_smple_dinA_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.852%)  route 0.193ns (60.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.561    -0.843    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FFT_Sampler/clk
    SLICE_X32Y35         FDCE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FFT_Sampler/FFT_sample_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDCE (Prop_fdce_C_Q)         0.128    -0.715 r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FFT_Sampler/FFT_sample_reg[12]/Q
                         net (fo=1, routed)           0.193    -0.522    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_smple_dinA_reg[15]_0[12]
    SLICE_X41Y34         FDRE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_smple_dinA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.829    -1.270    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/clk
    SLICE_X41Y34         FDRE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_smple_dinA_reg[12]/C
                         clock pessimism              0.690    -0.580    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.016    -0.564    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_smple_dinA_reg[12]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_216_MMCM
Waveform(ns):       { 0.000 2.315 }
Period(ns):         4.630
Sources:            { MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         4.630       2.054      RAMB18_X1Y14     U_CHN_Wrapper_left/U_FFT_Wrapper/U_FFT_Filter/U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         4.630       2.054      RAMB18_X1Y14     U_CHN_Wrapper_left/U_FFT_Wrapper/U_FFT_Filter/U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.630       2.054      RAMB36_X1Y13     U_CHN_Wrapper_left/U_FFT_Wrapper/U_FFT_Filter/U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         4.630       2.054      RAMB36_X1Y13     U_CHN_Wrapper_left/U_FFT_Wrapper/U_FFT_Filter/U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         4.630       2.054      RAMB18_X2Y4      U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/ROM3.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         4.630       2.054      RAMB18_X2Y4      U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/ROM3.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         4.630       2.054      RAMB18_X1Y8      U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/ROM5.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         4.630       2.054      RAMB18_X1Y8      U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/ROM5.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         4.630       2.054      RAMB18_X2Y11     U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[7].U_FIR_filter/ROM7.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         4.630       2.054      RAMB18_X2Y11     U_CHN_Wrapper_left/U_FIR_interface/GEN_FILTER[7].U_FIR_filter/ROM7.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.630       208.730    MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X30Y31     U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X30Y31     U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X30Y31     U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X30Y31     U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X30Y31     U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X30Y31     U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         2.315       1.065      SLICE_X30Y31     U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         2.315       1.065      SLICE_X30Y31     U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X42Y26     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X42Y26     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X42Y35     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X42Y35     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X42Y35     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X42Y35     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X42Y35     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X42Y35     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.315       1.065      SLICE_X42Y35     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.315       1.065      SLICE_X42Y35     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X30Y32     U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_10/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X30Y32     U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_10/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM
  To Clock:  clkfbout_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y19   MMCM_GEN.U_MMCM/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
  To Clock:  MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_112_MMCM_112
  To Clock:  clk_112_MMCM_112

Setup :            0  Failing Endpoints,  Worst Slack        3.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.194ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.178ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 0.952ns (19.481%)  route 3.935ns (80.519%))
  Logic Levels:           4  (LUT2=2 LUT4=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.753ns = ( 13.642 - 8.889 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.555     5.044    U_I2S_Wrapper/clk
    SLICE_X39Y19         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDCE (Prop_fdce_C_Q)         0.456     5.500 r  U_I2S_Wrapper/counter_lrck_reg[4]/Q
                         net (fo=2, routed)           0.995     6.494    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[4]
    SLICE_X38Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.618 f  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_2/O
                         net (fo=1, routed)           0.795     7.413    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_2_n_0
    SLICE_X38Y20         LUT4 (Prop_lut4_I0_O)        0.124     7.537 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.620     8.157    U_I2S_Wrapper/lrck_toggle
    SLICE_X38Y18         LUT2 (Prop_lut2_I1_O)        0.124     8.281 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          0.834     9.115    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X34Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.239 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=63, routed)          0.692     9.931    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WE
    SLICE_X42Y15         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.444    13.642    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X42Y15         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/CLK
                         clock pessimism              0.258    13.901    
                         clock uncertainty           -0.259    13.641    
    SLICE_X42Y15         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    13.108    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         13.108    
                         arrival time                          -9.931    
  -------------------------------------------------------------------
                         slack                                  3.178    

Slack (MET) :             3.178ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 0.952ns (19.481%)  route 3.935ns (80.519%))
  Logic Levels:           4  (LUT2=2 LUT4=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.753ns = ( 13.642 - 8.889 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.555     5.044    U_I2S_Wrapper/clk
    SLICE_X39Y19         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDCE (Prop_fdce_C_Q)         0.456     5.500 r  U_I2S_Wrapper/counter_lrck_reg[4]/Q
                         net (fo=2, routed)           0.995     6.494    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[4]
    SLICE_X38Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.618 f  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_2/O
                         net (fo=1, routed)           0.795     7.413    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_2_n_0
    SLICE_X38Y20         LUT4 (Prop_lut4_I0_O)        0.124     7.537 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.620     8.157    U_I2S_Wrapper/lrck_toggle
    SLICE_X38Y18         LUT2 (Prop_lut2_I1_O)        0.124     8.281 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          0.834     9.115    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X34Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.239 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=63, routed)          0.692     9.931    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WE
    SLICE_X42Y15         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.444    13.642    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X42Y15         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.258    13.901    
                         clock uncertainty           -0.259    13.641    
    SLICE_X42Y15         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    13.108    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         13.108    
                         arrival time                          -9.931    
  -------------------------------------------------------------------
                         slack                                  3.178    

Slack (MET) :             3.178ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 0.952ns (19.481%)  route 3.935ns (80.519%))
  Logic Levels:           4  (LUT2=2 LUT4=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.753ns = ( 13.642 - 8.889 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.555     5.044    U_I2S_Wrapper/clk
    SLICE_X39Y19         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDCE (Prop_fdce_C_Q)         0.456     5.500 r  U_I2S_Wrapper/counter_lrck_reg[4]/Q
                         net (fo=2, routed)           0.995     6.494    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[4]
    SLICE_X38Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.618 f  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_2/O
                         net (fo=1, routed)           0.795     7.413    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_2_n_0
    SLICE_X38Y20         LUT4 (Prop_lut4_I0_O)        0.124     7.537 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.620     8.157    U_I2S_Wrapper/lrck_toggle
    SLICE_X38Y18         LUT2 (Prop_lut2_I1_O)        0.124     8.281 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          0.834     9.115    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X34Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.239 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=63, routed)          0.692     9.931    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WE
    SLICE_X42Y15         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.444    13.642    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X42Y15         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB/CLK
                         clock pessimism              0.258    13.901    
                         clock uncertainty           -0.259    13.641    
    SLICE_X42Y15         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    13.108    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         13.108    
                         arrival time                          -9.931    
  -------------------------------------------------------------------
                         slack                                  3.178    

Slack (MET) :             3.178ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 0.952ns (19.481%)  route 3.935ns (80.519%))
  Logic Levels:           4  (LUT2=2 LUT4=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.753ns = ( 13.642 - 8.889 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.555     5.044    U_I2S_Wrapper/clk
    SLICE_X39Y19         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDCE (Prop_fdce_C_Q)         0.456     5.500 r  U_I2S_Wrapper/counter_lrck_reg[4]/Q
                         net (fo=2, routed)           0.995     6.494    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[4]
    SLICE_X38Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.618 f  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_2/O
                         net (fo=1, routed)           0.795     7.413    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_2_n_0
    SLICE_X38Y20         LUT4 (Prop_lut4_I0_O)        0.124     7.537 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.620     8.157    U_I2S_Wrapper/lrck_toggle
    SLICE_X38Y18         LUT2 (Prop_lut2_I1_O)        0.124     8.281 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          0.834     9.115    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X34Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.239 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=63, routed)          0.692     9.931    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WE
    SLICE_X42Y15         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.444    13.642    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X42Y15         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.258    13.901    
                         clock uncertainty           -0.259    13.641    
    SLICE_X42Y15         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    13.108    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         13.108    
                         arrival time                          -9.931    
  -------------------------------------------------------------------
                         slack                                  3.178    

Slack (MET) :             3.178ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 0.952ns (19.481%)  route 3.935ns (80.519%))
  Logic Levels:           4  (LUT2=2 LUT4=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.753ns = ( 13.642 - 8.889 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.555     5.044    U_I2S_Wrapper/clk
    SLICE_X39Y19         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDCE (Prop_fdce_C_Q)         0.456     5.500 r  U_I2S_Wrapper/counter_lrck_reg[4]/Q
                         net (fo=2, routed)           0.995     6.494    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[4]
    SLICE_X38Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.618 f  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_2/O
                         net (fo=1, routed)           0.795     7.413    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_2_n_0
    SLICE_X38Y20         LUT4 (Prop_lut4_I0_O)        0.124     7.537 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.620     8.157    U_I2S_Wrapper/lrck_toggle
    SLICE_X38Y18         LUT2 (Prop_lut2_I1_O)        0.124     8.281 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          0.834     9.115    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X34Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.239 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=63, routed)          0.692     9.931    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WE
    SLICE_X42Y15         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.444    13.642    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X42Y15         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC/CLK
                         clock pessimism              0.258    13.901    
                         clock uncertainty           -0.259    13.641    
    SLICE_X42Y15         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    13.108    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         13.108    
                         arrival time                          -9.931    
  -------------------------------------------------------------------
                         slack                                  3.178    

Slack (MET) :             3.178ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 0.952ns (19.481%)  route 3.935ns (80.519%))
  Logic Levels:           4  (LUT2=2 LUT4=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.753ns = ( 13.642 - 8.889 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.555     5.044    U_I2S_Wrapper/clk
    SLICE_X39Y19         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDCE (Prop_fdce_C_Q)         0.456     5.500 r  U_I2S_Wrapper/counter_lrck_reg[4]/Q
                         net (fo=2, routed)           0.995     6.494    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[4]
    SLICE_X38Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.618 f  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_2/O
                         net (fo=1, routed)           0.795     7.413    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_2_n_0
    SLICE_X38Y20         LUT4 (Prop_lut4_I0_O)        0.124     7.537 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.620     8.157    U_I2S_Wrapper/lrck_toggle
    SLICE_X38Y18         LUT2 (Prop_lut2_I1_O)        0.124     8.281 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          0.834     9.115    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X34Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.239 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=63, routed)          0.692     9.931    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WE
    SLICE_X42Y15         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.444    13.642    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X42Y15         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.258    13.901    
                         clock uncertainty           -0.259    13.641    
    SLICE_X42Y15         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    13.108    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         13.108    
                         arrival time                          -9.931    
  -------------------------------------------------------------------
                         slack                                  3.178    

Slack (MET) :             3.178ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 0.952ns (19.481%)  route 3.935ns (80.519%))
  Logic Levels:           4  (LUT2=2 LUT4=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.753ns = ( 13.642 - 8.889 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.555     5.044    U_I2S_Wrapper/clk
    SLICE_X39Y19         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDCE (Prop_fdce_C_Q)         0.456     5.500 r  U_I2S_Wrapper/counter_lrck_reg[4]/Q
                         net (fo=2, routed)           0.995     6.494    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[4]
    SLICE_X38Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.618 f  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_2/O
                         net (fo=1, routed)           0.795     7.413    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_2_n_0
    SLICE_X38Y20         LUT4 (Prop_lut4_I0_O)        0.124     7.537 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.620     8.157    U_I2S_Wrapper/lrck_toggle
    SLICE_X38Y18         LUT2 (Prop_lut2_I1_O)        0.124     8.281 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          0.834     9.115    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X34Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.239 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=63, routed)          0.692     9.931    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WE
    SLICE_X42Y15         RAMS32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.444    13.642    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X42Y15         RAMS32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD/CLK
                         clock pessimism              0.258    13.901    
                         clock uncertainty           -0.259    13.641    
    SLICE_X42Y15         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    13.108    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD
  -------------------------------------------------------------------
                         required time                         13.108    
                         arrival time                          -9.931    
  -------------------------------------------------------------------
                         slack                                  3.178    

Slack (MET) :             3.178ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 0.952ns (19.481%)  route 3.935ns (80.519%))
  Logic Levels:           4  (LUT2=2 LUT4=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.753ns = ( 13.642 - 8.889 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.555     5.044    U_I2S_Wrapper/clk
    SLICE_X39Y19         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDCE (Prop_fdce_C_Q)         0.456     5.500 r  U_I2S_Wrapper/counter_lrck_reg[4]/Q
                         net (fo=2, routed)           0.995     6.494    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[4]
    SLICE_X38Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.618 f  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_2/O
                         net (fo=1, routed)           0.795     7.413    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_2_n_0
    SLICE_X38Y20         LUT4 (Prop_lut4_I0_O)        0.124     7.537 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.620     8.157    U_I2S_Wrapper/lrck_toggle
    SLICE_X38Y18         LUT2 (Prop_lut2_I1_O)        0.124     8.281 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          0.834     9.115    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X34Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.239 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=63, routed)          0.692     9.931    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WE
    SLICE_X42Y15         RAMS32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.444    13.642    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X42Y15         RAMS32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD_D1/CLK
                         clock pessimism              0.258    13.901    
                         clock uncertainty           -0.259    13.641    
    SLICE_X42Y15         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    13.108    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                         13.108    
                         arrival time                          -9.931    
  -------------------------------------------------------------------
                         slack                                  3.178    

Slack (MET) :             3.189ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 0.952ns (19.468%)  route 3.938ns (80.532%))
  Logic Levels:           4  (LUT2=2 LUT4=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.753ns = ( 13.642 - 8.889 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.555     5.044    U_I2S_Wrapper/clk
    SLICE_X39Y19         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDCE (Prop_fdce_C_Q)         0.456     5.500 r  U_I2S_Wrapper/counter_lrck_reg[4]/Q
                         net (fo=2, routed)           0.995     6.494    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[4]
    SLICE_X38Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.618 f  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_2/O
                         net (fo=1, routed)           0.795     7.413    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_2_n_0
    SLICE_X38Y20         LUT4 (Prop_lut4_I0_O)        0.124     7.537 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.620     8.157    U_I2S_Wrapper/lrck_toggle
    SLICE_X38Y18         LUT2 (Prop_lut2_I1_O)        0.124     8.281 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          0.834     9.115    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X34Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.239 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=63, routed)          0.695     9.934    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WE
    SLICE_X38Y12         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.444    13.642    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X38Y12         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
                         clock pessimism              0.273    13.916    
                         clock uncertainty           -0.259    13.656    
    SLICE_X38Y12         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    13.123    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         13.123    
                         arrival time                          -9.934    
  -------------------------------------------------------------------
                         slack                                  3.189    

Slack (MET) :             3.189ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 0.952ns (19.468%)  route 3.938ns (80.532%))
  Logic Levels:           4  (LUT2=2 LUT4=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.753ns = ( 13.642 - 8.889 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.555     5.044    U_I2S_Wrapper/clk
    SLICE_X39Y19         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDCE (Prop_fdce_C_Q)         0.456     5.500 r  U_I2S_Wrapper/counter_lrck_reg[4]/Q
                         net (fo=2, routed)           0.995     6.494    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[4]
    SLICE_X38Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.618 f  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_2/O
                         net (fo=1, routed)           0.795     7.413    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_2_n_0
    SLICE_X38Y20         LUT4 (Prop_lut4_I0_O)        0.124     7.537 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.620     8.157    U_I2S_Wrapper/lrck_toggle
    SLICE_X38Y18         LUT2 (Prop_lut2_I1_O)        0.124     8.281 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          0.834     9.115    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X34Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.239 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=63, routed)          0.695     9.934    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WE
    SLICE_X38Y12         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.444    13.642    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X38Y12         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.273    13.916    
                         clock uncertainty           -0.259    13.656    
    SLICE_X38Y12         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    13.123    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         13.123    
                         arrival time                          -9.934    
  -------------------------------------------------------------------
                         slack                                  3.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.248%)  route 0.238ns (62.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.561     1.765    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X32Y14         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.141     1.906 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/Q
                         net (fo=2, routed)           0.238     2.144    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_13_out[4]
    SLICE_X37Y14         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.829     2.137    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y14         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism             -0.109     2.028    
    SLICE_X37Y14         FDRE (Hold_fdre_C_D)         0.070     2.098    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.173%)  route 0.238ns (62.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.561     1.765    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X32Y14         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.141     1.906 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/Q
                         net (fo=2, routed)           0.238     2.145    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_13_out[2]
    SLICE_X37Y14         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.829     2.137    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y14         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.109     2.028    
    SLICE_X37Y14         FDRE (Hold_fdre_C_D)         0.070     2.098    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.051%)  route 0.194ns (57.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.561     1.765    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y14         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.141     1.906 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=50, routed)          0.194     2.101    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/ADDRD2
    SLICE_X38Y13         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.829     2.137    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/WCLK
    SLICE_X38Y13         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.357     1.780    
    SLICE_X38Y13         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.034    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.051%)  route 0.194ns (57.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.561     1.765    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y14         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.141     1.906 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=50, routed)          0.194     2.101    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/ADDRD2
    SLICE_X38Y13         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.829     2.137    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/WCLK
    SLICE_X38Y13         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.357     1.780    
    SLICE_X38Y13         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.034    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.051%)  route 0.194ns (57.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.561     1.765    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y14         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.141     1.906 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=50, routed)          0.194     2.101    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/ADDRD2
    SLICE_X38Y13         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.829     2.137    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/WCLK
    SLICE_X38Y13         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.357     1.780    
    SLICE_X38Y13         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.034    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.051%)  route 0.194ns (57.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.561     1.765    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y14         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.141     1.906 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=50, routed)          0.194     2.101    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/ADDRD2
    SLICE_X38Y13         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.829     2.137    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/WCLK
    SLICE_X38Y13         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMB_D1/CLK
                         clock pessimism             -0.357     1.780    
    SLICE_X38Y13         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.034    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.051%)  route 0.194ns (57.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.561     1.765    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y14         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.141     1.906 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=50, routed)          0.194     2.101    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/ADDRD2
    SLICE_X38Y13         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.829     2.137    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/WCLK
    SLICE_X38Y13         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMC/CLK
                         clock pessimism             -0.357     1.780    
    SLICE_X38Y13         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.034    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.051%)  route 0.194ns (57.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.561     1.765    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y14         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.141     1.906 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=50, routed)          0.194     2.101    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/ADDRD2
    SLICE_X38Y13         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.829     2.137    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/WCLK
    SLICE_X38Y13         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMC_D1/CLK
                         clock pessimism             -0.357     1.780    
    SLICE_X38Y13         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.034    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.051%)  route 0.194ns (57.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.561     1.765    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y14         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.141     1.906 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=50, routed)          0.194     2.101    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/ADDRD2
    SLICE_X38Y13         RAMS32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.829     2.137    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/WCLK
    SLICE_X38Y13         RAMS32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMD/CLK
                         clock pessimism             -0.357     1.780    
    SLICE_X38Y13         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     2.034    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.051%)  route 0.194ns (57.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.561     1.765    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y14         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.141     1.906 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=50, routed)          0.194     2.101    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/ADDRD2
    SLICE_X38Y13         RAMS32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.829     2.137    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/WCLK
    SLICE_X38Y13         RAMS32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMD_D1/CLK
                         clock pessimism             -0.357     1.780    
    SLICE_X38Y13         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     2.034    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_112_MMCM_112
Waveform(ns):       { 0.000 4.444 }
Period(ns):         8.889
Sources:            { MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.889       6.734      BUFGCTRL_X0Y17   MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.889       7.640      MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.889       7.889      SLICE_X45Y25     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.889       7.889      SLICE_X45Y25     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.889       7.889      SLICE_X45Y25     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.889       7.889      SLICE_X45Y25     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.889       7.889      SLICE_X44Y25     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.889       7.889      SLICE_X44Y27     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.889       7.889      SLICE_X45Y27     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.889       7.889      SLICE_X45Y28     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.889       204.471    MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X38Y12     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X38Y12     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X38Y12     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X38Y12     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X38Y12     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X38Y12     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.444       3.194      SLICE_X38Y12     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.444       3.194      SLICE_X38Y12     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X38Y14     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X38Y14     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X38Y15     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X38Y15     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X38Y15     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X38Y15     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X38Y15     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X38Y15     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.444       3.194      SLICE_X38Y15     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.444       3.194      SLICE_X38Y15     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X38Y12     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X38Y12     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM_112
  To Clock:  clkfbout_MMCM_112

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM_112
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_216_MMCM
  To Clock:  clk_108_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        0.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 U_PSH_Driver/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WREN
                            (rising edge-triggered cell FIFO18E1 clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        3.229ns  (logic 0.773ns (23.937%)  route 2.456ns (76.063%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.896ns = ( 6.364 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.405ns = ( 2.225 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.550     2.225    U_PSH_Driver/clk_216
    SLICE_X10Y63         FDCE                                         r  U_PSH_Driver/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDCE (Prop_fdce_C_Q)         0.478     2.703 r  U_PSH_Driver/current_state_reg[1]/Q
                         net (fo=25, routed)          1.070     3.772    U_PSH_Driver/current_state[1]
    SLICE_X9Y61          LUT5 (Prop_lut5_I4_O)        0.295     4.067 r  U_PSH_Driver/U_FIFO_FFT_i_1/O
                         net (fo=1, routed)           1.387     5.454    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    RAMB18_X0Y26         FIFO18E1                                     r  U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         1.472     6.364    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X0Y26         FIFO18E1                                     r  U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism              0.329     6.692    
                         clock uncertainty           -0.360     6.332    
    RAMB18_X0Y26         FIFO18E1 (Setup_fifo18e1_WRCLK_WREN)
                                                     -0.466     5.866    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                          5.866    
                         arrival time                          -5.454    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 U_PSH_Driver/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WREN
                            (rising edge-triggered cell FIFO18E1 clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        2.829ns  (logic 0.799ns (28.241%)  route 2.030ns (71.759%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.901ns = ( 6.359 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.405ns = ( 2.225 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.550     2.225    U_PSH_Driver/clk_216
    SLICE_X10Y63         FDCE                                         r  U_PSH_Driver/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDCE (Prop_fdce_C_Q)         0.478     2.703 r  U_PSH_Driver/current_state_reg[1]/Q
                         net (fo=25, routed)          0.869     3.572    U_PSH_Driver/current_state[1]
    SLICE_X8Y62          LUT5 (Prop_lut5_I4_O)        0.321     3.893 r  U_PSH_Driver/U_FIFO_WAV_i_1/O
                         net (fo=1, routed)           1.161     5.054    U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    RAMB18_X0Y28         FIFO18E1                                     r  U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         1.467     6.359    U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X0Y28         FIFO18E1                                     r  U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism              0.329     6.687    
                         clock uncertainty           -0.360     6.327    
    RAMB18_X0Y28         FIFO18E1 (Setup_fifo18e1_WRCLK_WREN)
                                                     -0.670     5.657    U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                          5.657    
                         arrival time                          -5.054    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 U_CHN_Wrapper_left/U_VGA_interface/addr_write_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_VGA_interface/addr_base_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        2.865ns  (logic 0.456ns (15.915%)  route 2.409ns (84.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.913ns = ( 6.346 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 2.230 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.555     2.230    U_CHN_Wrapper_left/U_VGA_interface/clk_216
    SLICE_X9Y53          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/addr_write_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDCE (Prop_fdce_C_Q)         0.456     2.686 r  U_CHN_Wrapper_left/U_VGA_interface/addr_write_reg[0]/Q
                         net (fo=9, routed)           2.409     5.095    U_CHN_Wrapper_left/U_VGA_interface/addr_write_reg[0]
    SLICE_X8Y49          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/addr_base_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         1.454     6.346    U_CHN_Wrapper_left/U_VGA_interface/clk_108
    SLICE_X8Y49          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/addr_base_reg[0]/C
                         clock pessimism              0.329     6.674    
                         clock uncertainty           -0.360     6.314    
    SLICE_X8Y49          FDCE (Setup_fdce_C_D)       -0.058     6.256    U_CHN_Wrapper_left/U_VGA_interface/addr_base_reg[0]
  -------------------------------------------------------------------
                         required time                          6.256    
                         arrival time                          -5.095    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.204ns  (required time - arrival time)
  Source:                 U_CHN_Wrapper_left/U_VGA_interface/addr_write_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_VGA_interface/addr_base_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        2.892ns  (logic 0.580ns (20.053%)  route 2.312ns (79.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 6.329 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 2.230 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.555     2.230    U_CHN_Wrapper_left/U_VGA_interface/clk_216
    SLICE_X9Y54          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/addr_write_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDCE (Prop_fdce_C_Q)         0.456     2.686 r  U_CHN_Wrapper_left/U_VGA_interface/addr_write_reg[8]/Q
                         net (fo=7, routed)           2.312     4.998    U_CHN_Wrapper_left/U_VGA_interface/addr_write_reg[8]
    SLICE_X9Y52          LUT3 (Prop_lut3_I1_O)        0.124     5.122 r  U_CHN_Wrapper_left/U_VGA_interface/addr_base[10]_i_1/O
                         net (fo=1, routed)           0.000     5.122    U_CHN_Wrapper_left/U_VGA_interface/addr_base0[10]
    SLICE_X9Y52          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/addr_base_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         1.438     6.329    U_CHN_Wrapper_left/U_VGA_interface/clk_108
    SLICE_X9Y52          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/addr_base_reg[10]/C
                         clock pessimism              0.329     6.658    
                         clock uncertainty           -0.360     6.298    
    SLICE_X9Y52          FDCE (Setup_fdce_C_D)        0.029     6.327    U_CHN_Wrapper_left/U_VGA_interface/addr_base_reg[10]
  -------------------------------------------------------------------
                         required time                          6.327    
                         arrival time                          -5.122    
  -------------------------------------------------------------------
                         slack                                  1.204    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 U_CHN_Wrapper_left/U_VGA_interface/addr_write_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_VGA_interface/addr_base_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        2.920ns  (logic 0.608ns (20.820%)  route 2.312ns (79.180%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 6.329 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 2.230 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.555     2.230    U_CHN_Wrapper_left/U_VGA_interface/clk_216
    SLICE_X9Y54          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/addr_write_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDCE (Prop_fdce_C_Q)         0.456     2.686 r  U_CHN_Wrapper_left/U_VGA_interface/addr_write_reg[8]/Q
                         net (fo=7, routed)           2.312     4.998    U_CHN_Wrapper_left/U_VGA_interface/addr_write_reg[8]
    SLICE_X9Y52          LUT2 (Prop_lut2_I0_O)        0.152     5.150 r  U_CHN_Wrapper_left/U_VGA_interface/addr_base[9]_i_1/O
                         net (fo=1, routed)           0.000     5.150    U_CHN_Wrapper_left/U_VGA_interface/addr_base[9]_i_1_n_0
    SLICE_X9Y52          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/addr_base_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         1.438     6.329    U_CHN_Wrapper_left/U_VGA_interface/clk_108
    SLICE_X9Y52          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/addr_base_reg[9]/C
                         clock pessimism              0.329     6.658    
                         clock uncertainty           -0.360     6.298    
    SLICE_X9Y52          FDCE (Setup_fdce_C_D)        0.075     6.373    U_CHN_Wrapper_left/U_VGA_interface/addr_base_reg[9]
  -------------------------------------------------------------------
                         required time                          6.373    
                         arrival time                          -5.150    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 U_CHN_Wrapper_left/U_VGA_interface/addr_write_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_VGA_interface/addr_base_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        2.460ns  (logic 0.419ns (17.032%)  route 2.041ns (82.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 6.347 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 2.230 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.555     2.230    U_CHN_Wrapper_left/U_VGA_interface/clk_216
    SLICE_X9Y54          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/addr_write_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDCE (Prop_fdce_C_Q)         0.419     2.649 r  U_CHN_Wrapper_left/U_VGA_interface/addr_write_reg[7]/Q
                         net (fo=6, routed)           2.041     4.690    U_CHN_Wrapper_left/U_VGA_interface/addr_write_reg[7]
    SLICE_X11Y49         FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/addr_base_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         1.455     6.347    U_CHN_Wrapper_left/U_VGA_interface/clk_108
    SLICE_X11Y49         FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/addr_base_reg[7]/C
                         clock pessimism              0.329     6.675    
                         clock uncertainty           -0.360     6.315    
    SLICE_X11Y49         FDCE (Setup_fdce_C_D)       -0.280     6.035    U_CHN_Wrapper_left/U_VGA_interface/addr_base_reg[7]
  -------------------------------------------------------------------
                         required time                          6.035    
                         arrival time                          -4.690    
  -------------------------------------------------------------------
                         slack                                  1.345    

Slack (MET) :             1.434ns  (required time - arrival time)
  Source:                 U_CHN_Wrapper_left/U_VGA_interface/addr_write_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_VGA_interface/addr_base_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        2.579ns  (logic 0.456ns (17.683%)  route 2.123ns (82.317%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.913ns = ( 6.346 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 2.230 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.555     2.230    U_CHN_Wrapper_left/U_VGA_interface/clk_216
    SLICE_X9Y53          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/addr_write_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDCE (Prop_fdce_C_Q)         0.456     2.686 r  U_CHN_Wrapper_left/U_VGA_interface/addr_write_reg[5]/Q
                         net (fo=4, routed)           2.123     4.809    U_CHN_Wrapper_left/U_VGA_interface/addr_write_reg[5]
    SLICE_X8Y49          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/addr_base_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         1.454     6.346    U_CHN_Wrapper_left/U_VGA_interface/clk_108
    SLICE_X8Y49          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/addr_base_reg[5]/C
                         clock pessimism              0.329     6.674    
                         clock uncertainty           -0.360     6.314    
    SLICE_X8Y49          FDCE (Setup_fdce_C_D)       -0.072     6.242    U_CHN_Wrapper_left/U_VGA_interface/addr_base_reg[5]
  -------------------------------------------------------------------
                         required time                          6.242    
                         arrival time                          -4.809    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             1.447ns  (required time - arrival time)
  Source:                 U_CHN_Wrapper_left/U_VGA_interface/addr_write_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_VGA_interface/addr_base_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        2.563ns  (logic 0.456ns (17.794%)  route 2.107ns (82.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 6.329 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 2.230 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.555     2.230    U_CHN_Wrapper_left/U_VGA_interface/clk_216
    SLICE_X9Y54          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/addr_write_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDCE (Prop_fdce_C_Q)         0.456     2.686 r  U_CHN_Wrapper_left/U_VGA_interface/addr_write_reg[6]/Q
                         net (fo=7, routed)           2.107     4.792    U_CHN_Wrapper_left/U_VGA_interface/addr_write_reg[6]
    SLICE_X9Y52          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/addr_base_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         1.438     6.329    U_CHN_Wrapper_left/U_VGA_interface/clk_108
    SLICE_X9Y52          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/addr_base_reg[6]/C
                         clock pessimism              0.329     6.658    
                         clock uncertainty           -0.360     6.298    
    SLICE_X9Y52          FDCE (Setup_fdce_C_D)       -0.058     6.240    U_CHN_Wrapper_left/U_VGA_interface/addr_base_reg[6]
  -------------------------------------------------------------------
                         required time                          6.240    
                         arrival time                          -4.792    
  -------------------------------------------------------------------
                         slack                                  1.447    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_mdl_dout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        2.648ns  (logic 0.642ns (24.244%)  route 2.006ns (75.756%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 6.327 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 2.230 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.555     2.230    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/clk
    SLICE_X8Y55          FDCE                                         r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_mdl_dout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDCE (Prop_fdce_C_Q)         0.518     2.748 r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_mdl_dout_r_reg[13]/Q
                         net (fo=1, routed)           2.006     4.754    U_CHN_Wrapper_left/U_VGA_interface/NRM_dout[13]
    SLICE_X9Y58          LUT6 (Prop_lut6_I5_O)        0.124     4.878 r  U_CHN_Wrapper_left/U_VGA_interface/FFT_push[13]_i_1/O
                         net (fo=1, routed)           0.000     4.878    U_CHN_Wrapper_left/U_VGA_interface/FFT_push[13]_i_1_n_0
    SLICE_X9Y58          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         1.436     6.327    U_CHN_Wrapper_left/U_VGA_interface/clk_108
    SLICE_X9Y58          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[13]/C
                         clock pessimism              0.329     6.656    
                         clock uncertainty           -0.360     6.296    
    SLICE_X9Y58          FDCE (Setup_fdce_C_D)        0.031     6.327    U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[13]
  -------------------------------------------------------------------
                         required time                          6.327    
                         arrival time                          -4.878    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.464ns  (required time - arrival time)
  Source:                 U_CHN_Wrapper_left/U_VGA_interface/addr_write_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_VGA_interface/addr_base_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        2.635ns  (logic 0.580ns (22.012%)  route 2.055ns (77.988%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 6.329 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 2.230 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.555     2.230    U_CHN_Wrapper_left/U_VGA_interface/clk_216
    SLICE_X9Y54          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/addr_write_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDCE (Prop_fdce_C_Q)         0.456     2.686 f  U_CHN_Wrapper_left/U_VGA_interface/addr_write_reg[8]/Q
                         net (fo=7, routed)           2.055     4.741    U_CHN_Wrapper_left/U_VGA_interface/addr_write_reg[8]
    SLICE_X9Y52          LUT1 (Prop_lut1_I0_O)        0.124     4.865 r  U_CHN_Wrapper_left/U_VGA_interface/addr_base[8]_i_1/O
                         net (fo=1, routed)           0.000     4.865    U_CHN_Wrapper_left/U_VGA_interface/addr_base0[8]
    SLICE_X9Y52          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/addr_base_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         1.438     6.329    U_CHN_Wrapper_left/U_VGA_interface/clk_108
    SLICE_X9Y52          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/addr_base_reg[8]/C
                         clock pessimism              0.329     6.658    
                         clock uncertainty           -0.360     6.298    
    SLICE_X9Y52          FDCE (Setup_fdce_C_D)        0.031     6.329    U_CHN_Wrapper_left/U_VGA_interface/addr_base_reg[8]
  -------------------------------------------------------------------
                         required time                          6.329    
                         arrival time                          -4.865    
  -------------------------------------------------------------------
                         slack                                  1.464    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_mdl_dout_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.246ns (27.097%)  route 0.662ns (72.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.562    -0.842    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/clk
    SLICE_X8Y54          FDCE                                         r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_mdl_dout_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDCE (Prop_fdce_C_Q)         0.148    -0.694 r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_mdl_dout_r_reg[7]/Q
                         net (fo=1, routed)           0.662    -0.032    U_CHN_Wrapper_left/U_VGA_interface/NRM_dout[7]
    SLICE_X9Y57          LUT6 (Prop_lut6_I5_O)        0.098     0.066 r  U_CHN_Wrapper_left/U_VGA_interface/FFT_push[7]_i_1/O
                         net (fo=1, routed)           0.000     0.066    U_CHN_Wrapper_left/U_VGA_interface/FFT_push[7]_i_1_n_0
    SLICE_X9Y57          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         0.831    -1.268    U_CHN_Wrapper_left/U_VGA_interface/clk_108
    SLICE_X9Y57          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[7]/C
                         clock pessimism              0.743    -0.525    
                         clock uncertainty            0.360    -0.165    
    SLICE_X9Y57          FDCE (Hold_fdce_C_D)         0.092    -0.073    U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[7]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_mdl_dout_r_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.246ns (26.099%)  route 0.697ns (73.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.562    -0.842    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/clk
    SLICE_X8Y55          FDCE                                         r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_mdl_dout_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDCE (Prop_fdce_C_Q)         0.148    -0.694 r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_mdl_dout_r_reg[8]/Q
                         net (fo=1, routed)           0.697     0.003    U_CHN_Wrapper_left/U_VGA_interface/NRM_dout[8]
    SLICE_X8Y59          LUT6 (Prop_lut6_I5_O)        0.098     0.101 r  U_CHN_Wrapper_left/U_VGA_interface/FFT_push[8]_i_1/O
                         net (fo=1, routed)           0.000     0.101    U_CHN_Wrapper_left/U_VGA_interface/FFT_push[8]_i_1_n_0
    SLICE_X8Y59          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         0.831    -1.268    U_CHN_Wrapper_left/U_VGA_interface/clk_108
    SLICE_X8Y59          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[8]/C
                         clock pessimism              0.743    -0.525    
                         clock uncertainty            0.360    -0.165    
    SLICE_X8Y59          FDCE (Hold_fdce_C_D)         0.121    -0.044    U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[8]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_mdl_dout_r_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.246ns (25.949%)  route 0.702ns (74.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.562    -0.842    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/clk
    SLICE_X8Y54          FDCE                                         r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_mdl_dout_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDCE (Prop_fdce_C_Q)         0.148    -0.694 r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_mdl_dout_r_reg[9]/Q
                         net (fo=1, routed)           0.702     0.008    U_CHN_Wrapper_left/U_VGA_interface/NRM_dout[9]
    SLICE_X8Y57          LUT6 (Prop_lut6_I5_O)        0.098     0.106 r  U_CHN_Wrapper_left/U_VGA_interface/FFT_push[9]_i_1/O
                         net (fo=1, routed)           0.000     0.106    U_CHN_Wrapper_left/U_VGA_interface/FFT_push[9]_i_1_n_0
    SLICE_X8Y57          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         0.831    -1.268    U_CHN_Wrapper_left/U_VGA_interface/clk_108
    SLICE_X8Y57          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[9]/C
                         clock pessimism              0.743    -0.525    
                         clock uncertainty            0.360    -0.165    
    SLICE_X8Y57          FDCE (Hold_fdce_C_D)         0.120    -0.045    U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[9]
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_mdl_dout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.209ns (21.876%)  route 0.746ns (78.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.562    -0.842    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/clk
    SLICE_X8Y54          FDCE                                         r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_mdl_dout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDCE (Prop_fdce_C_Q)         0.164    -0.678 r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_mdl_dout_r_reg[1]/Q
                         net (fo=1, routed)           0.746     0.069    U_CHN_Wrapper_left/U_VGA_interface/NRM_dout[1]
    SLICE_X8Y59          LUT6 (Prop_lut6_I5_O)        0.045     0.114 r  U_CHN_Wrapper_left/U_VGA_interface/FFT_push[1]_i_1/O
                         net (fo=1, routed)           0.000     0.114    U_CHN_Wrapper_left/U_VGA_interface/FFT_push[1]_i_1_n_0
    SLICE_X8Y59          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         0.831    -1.268    U_CHN_Wrapper_left/U_VGA_interface/clk_108
    SLICE_X8Y59          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[1]/C
                         clock pessimism              0.743    -0.525    
                         clock uncertainty            0.360    -0.165    
    SLICE_X8Y59          FDCE (Hold_fdce_C_D)         0.120    -0.045    U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[1]
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_mdl_dout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.246ns (26.431%)  route 0.685ns (73.569%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.562    -0.842    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/clk
    SLICE_X8Y54          FDCE                                         r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_mdl_dout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDCE (Prop_fdce_C_Q)         0.148    -0.694 r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_mdl_dout_r_reg[3]/Q
                         net (fo=1, routed)           0.685    -0.009    U_CHN_Wrapper_left/U_VGA_interface/NRM_dout[3]
    SLICE_X9Y58          LUT6 (Prop_lut6_I5_O)        0.098     0.089 r  U_CHN_Wrapper_left/U_VGA_interface/FFT_push[3]_i_1/O
                         net (fo=1, routed)           0.000     0.089    U_CHN_Wrapper_left/U_VGA_interface/FFT_push[3]_i_1_n_0
    SLICE_X9Y58          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         0.831    -1.268    U_CHN_Wrapper_left/U_VGA_interface/clk_108
    SLICE_X9Y58          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[3]/C
                         clock pessimism              0.743    -0.525    
                         clock uncertainty            0.360    -0.165    
    SLICE_X9Y58          FDCE (Hold_fdce_C_D)         0.092    -0.073    U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[3]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_mdl_dout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.186ns (19.871%)  route 0.750ns (80.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.563    -0.841    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/clk
    SLICE_X9Y50          FDCE                                         r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_mdl_dout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDCE (Prop_fdce_C_Q)         0.141    -0.700 r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_mdl_dout_r_reg[4]/Q
                         net (fo=1, routed)           0.750     0.050    U_CHN_Wrapper_left/U_VGA_interface/NRM_dout[4]
    SLICE_X9Y59          LUT6 (Prop_lut6_I5_O)        0.045     0.095 r  U_CHN_Wrapper_left/U_VGA_interface/FFT_push[4]_i_1/O
                         net (fo=1, routed)           0.000     0.095    U_CHN_Wrapper_left/U_VGA_interface/FFT_push[4]_i_1_n_0
    SLICE_X9Y59          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         0.831    -1.268    U_CHN_Wrapper_left/U_VGA_interface/clk_108
    SLICE_X9Y59          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[4]/C
                         clock pessimism              0.743    -0.525    
                         clock uncertainty            0.360    -0.165    
    SLICE_X9Y59          FDCE (Hold_fdce_C_D)         0.091    -0.074    U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[4]
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_mdl_dout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.209ns (21.572%)  route 0.760ns (78.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.562    -0.842    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/clk
    SLICE_X8Y55          FDCE                                         r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_mdl_dout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDCE (Prop_fdce_C_Q)         0.164    -0.678 r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_mdl_dout_r_reg[12]/Q
                         net (fo=1, routed)           0.760     0.082    U_CHN_Wrapper_left/U_VGA_interface/NRM_dout[12]
    SLICE_X8Y56          LUT6 (Prop_lut6_I5_O)        0.045     0.127 r  U_CHN_Wrapper_left/U_VGA_interface/FFT_push[12]_i_1/O
                         net (fo=1, routed)           0.000     0.127    U_CHN_Wrapper_left/U_VGA_interface/FFT_push[12]_i_1_n_0
    SLICE_X8Y56          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         0.831    -1.267    U_CHN_Wrapper_left/U_VGA_interface/clk_108
    SLICE_X8Y56          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[12]/C
                         clock pessimism              0.743    -0.524    
                         clock uncertainty            0.360    -0.164    
    SLICE_X8Y56          FDCE (Hold_fdce_C_D)         0.121    -0.043    U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[12]
  -------------------------------------------------------------------
                         required time                          0.043    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_mdl_dout_r_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.246ns (25.987%)  route 0.701ns (74.013%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.561    -0.843    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/clk
    SLICE_X10Y57         FDCE                                         r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_mdl_dout_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57         FDCE (Prop_fdce_C_Q)         0.148    -0.695 r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_mdl_dout_r_reg[15]/Q
                         net (fo=1, routed)           0.701     0.006    U_CHN_Wrapper_left/U_VGA_interface/NRM_dout[15]
    SLICE_X9Y57          LUT6 (Prop_lut6_I5_O)        0.098     0.104 r  U_CHN_Wrapper_left/U_VGA_interface/FFT_push[15]_i_1/O
                         net (fo=1, routed)           0.000     0.104    U_CHN_Wrapper_left/U_VGA_interface/FFT_push[15]_i_1_n_0
    SLICE_X9Y57          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         0.831    -1.268    U_CHN_Wrapper_left/U_VGA_interface/clk_108
    SLICE_X9Y57          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[15]/C
                         clock pessimism              0.743    -0.525    
                         clock uncertainty            0.360    -0.165    
    SLICE_X9Y57          FDCE (Hold_fdce_C_D)         0.091    -0.074    U_CHN_Wrapper_left/U_VGA_interface/FFT_push_reg[15]
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 U_CHN_Wrapper_left/U_VGA_interface/addr_write_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_VGA_interface/addr_base_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.186ns (19.603%)  route 0.763ns (80.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.562    -0.842    U_CHN_Wrapper_left/U_VGA_interface/clk_216
    SLICE_X9Y54          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/addr_write_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDCE (Prop_fdce_C_Q)         0.141    -0.701 r  U_CHN_Wrapper_left/U_VGA_interface/addr_write_reg[10]/Q
                         net (fo=3, routed)           0.763     0.062    U_CHN_Wrapper_left/U_VGA_interface/addr_write_reg[10]
    SLICE_X9Y52          LUT3 (Prop_lut3_I2_O)        0.045     0.107 r  U_CHN_Wrapper_left/U_VGA_interface/addr_base[10]_i_1/O
                         net (fo=1, routed)           0.000     0.107    U_CHN_Wrapper_left/U_VGA_interface/addr_base0[10]
    SLICE_X9Y52          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/addr_base_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         0.833    -1.266    U_CHN_Wrapper_left/U_VGA_interface/clk_108
    SLICE_X9Y52          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/addr_base_reg[10]/C
                         clock pessimism              0.743    -0.523    
                         clock uncertainty            0.360    -0.163    
    SLICE_X9Y52          FDCE (Hold_fdce_C_D)         0.091    -0.072    U_CHN_Wrapper_left/U_VGA_interface/addr_base_reg[10]
  -------------------------------------------------------------------
                         required time                          0.072    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 U_CHN_Wrapper_left/U_VGA_interface/addr_write_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_VGA_interface/addr_base_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.141ns (14.783%)  route 0.813ns (85.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.260ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.562    -0.842    U_CHN_Wrapper_left/U_VGA_interface/clk_216
    SLICE_X9Y53          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/addr_write_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.701 r  U_CHN_Wrapper_left/U_VGA_interface/addr_write_reg[5]/Q
                         net (fo=4, routed)           0.813     0.112    U_CHN_Wrapper_left/U_VGA_interface/addr_write_reg[5]
    SLICE_X8Y49          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/addr_base_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         0.839    -1.260    U_CHN_Wrapper_left/U_VGA_interface/clk_108
    SLICE_X8Y49          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/addr_base_reg[5]/C
                         clock pessimism              0.743    -0.517    
                         clock uncertainty            0.360    -0.157    
    SLICE_X8Y49          FDCE (Hold_fdce_C_D)         0.086    -0.071    U_CHN_Wrapper_left/U_VGA_interface/addr_base_reg[5]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.183    





---------------------------------------------------------------------------------------------------
From Clock:  clk_108_MMCM
  To Clock:  clk_216_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        0.504ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 U_VGA_controller/h_addr_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 0.890ns (24.799%)  route 2.699ns (75.201%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.917ns = ( 1.712 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         1.571    -2.384    U_VGA_controller/clk
    SLICE_X8Y45          FDCE                                         r  U_VGA_controller/h_addr_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDCE (Prop_fdce_C_Q)         0.518    -1.866 r  U_VGA_controller/h_addr_counter_reg[3]/Q
                         net (fo=8, routed)           0.987    -0.879    U_CHN_Wrapper_left/U_VGA_interface/VGA_h_add[3]
    SLICE_X9Y48          LUT6 (Prop_lut6_I2_O)        0.124    -0.755 r  U_CHN_Wrapper_left/U_VGA_interface/NRM_addr[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.598    -0.157    U_CHN_Wrapper_left/U_VGA_interface/NRM_addr[10]_INST_0_i_1_n_0
    SLICE_X9Y47          LUT4 (Prop_lut4_I2_O)        0.124    -0.033 r  U_CHN_Wrapper_left/U_VGA_interface/NRM_addr[10]_INST_0/O
                         net (fo=2, routed)           1.114     1.081    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_FSM/NRM_addr_r[10]
    SLICE_X9Y38          LUT4 (Prop_lut4_I0_O)        0.124     1.205 r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_FSM/RAM_NRM_addrA[10]_i_1/O
                         net (fo=1, routed)           0.000     1.205    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/D[10]
    SLICE_X9Y38          FDCE                                         r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.450     1.712    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/clk
    SLICE_X9Y38          FDCE                                         r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[10]/C
                         clock pessimism              0.329     2.041    
                         clock uncertainty           -0.360     1.681    
    SLICE_X9Y38          FDCE (Setup_fdce_C_D)        0.029     1.710    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[10]
  -------------------------------------------------------------------
                         required time                          1.710    
                         arrival time                          -1.205    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_FSM/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.580ns (16.184%)  route 3.004ns (83.816%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.924ns = ( 1.705 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         1.567    -2.388    U_VGA_controller/clk
    SLICE_X28Y41         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDCE (Prop_fdce_C_Q)         0.456    -1.932 r  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=20, routed)          3.004     1.072    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_FSM/NRM_start
    SLICE_X15Y31         LUT4 (Prop_lut4_I1_O)        0.124     1.196 r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_FSM/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.196    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_FSM/FSM_onehot_current_state[2]_i_1_n_0
    SLICE_X15Y31         FDCE                                         r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_FSM/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.443     1.705    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_FSM/clk
    SLICE_X15Y31         FDCE                                         r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_FSM/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.329     2.034    
                         clock uncertainty           -0.360     1.674    
    SLICE_X15Y31         FDCE (Setup_fdce_C_D)        0.029     1.703    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_FSM/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          1.703    
                         arrival time                          -1.196    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_FSM/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 0.580ns (16.175%)  route 3.006ns (83.825%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.924ns = ( 1.705 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         1.567    -2.388    U_VGA_controller/clk
    SLICE_X28Y41         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDCE (Prop_fdce_C_Q)         0.456    -1.932 f  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=20, routed)          3.006     1.074    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_FSM/NRM_start
    SLICE_X15Y31         LUT4 (Prop_lut4_I2_O)        0.124     1.198 r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_FSM/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.198    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_FSM/FSM_onehot_current_state[1]_i_1_n_0
    SLICE_X15Y31         FDCE                                         r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_FSM/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.443     1.705    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_FSM/clk
    SLICE_X15Y31         FDCE                                         r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_FSM/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.329     2.034    
                         clock uncertainty           -0.360     1.674    
    SLICE_X15Y31         FDCE (Setup_fdce_C_D)        0.032     1.706    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_FSM/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          1.706    
                         arrival time                          -1.198    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 U_VGA_controller/h_addr_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_MDL_addr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.919ns (25.950%)  route 2.622ns (74.050%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.914ns = ( 1.715 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         1.571    -2.384    U_VGA_controller/clk
    SLICE_X8Y45          FDCE                                         r  U_VGA_controller/h_addr_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDCE (Prop_fdce_C_Q)         0.518    -1.866 r  U_VGA_controller/h_addr_counter_reg[3]/Q
                         net (fo=8, routed)           0.987    -0.879    U_CHN_Wrapper_left/U_VGA_interface/VGA_h_add[3]
    SLICE_X9Y48          LUT6 (Prop_lut6_I2_O)        0.124    -0.755 r  U_CHN_Wrapper_left/U_VGA_interface/NRM_addr[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.628    -0.127    U_CHN_Wrapper_left/U_VGA_interface/NRM_addr[10]_INST_0_i_1_n_0
    SLICE_X9Y48          LUT2 (Prop_lut2_I0_O)        0.124    -0.003 r  U_CHN_Wrapper_left/U_VGA_interface/NRM_addr[8]_INST_0/O
                         net (fo=2, routed)           1.008     1.005    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_Mapper/NRM_addr_r[8]
    SLICE_X9Y44          LUT3 (Prop_lut3_I2_O)        0.153     1.158 r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_Mapper/RAM_MDL_addr[8]_i_1/O
                         net (fo=1, routed)           0.000     1.158    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_MDL_addr_reg[10]_0[8]
    SLICE_X9Y44          FDCE                                         r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_MDL_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.453     1.715    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/clk
    SLICE_X9Y44          FDCE                                         r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_MDL_addr_reg[8]/C
                         clock pessimism              0.329     2.044    
                         clock uncertainty           -0.360     1.684    
    SLICE_X9Y44          FDCE (Setup_fdce_C_D)        0.075     1.759    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_MDL_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          1.759    
                         arrival time                          -1.158    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 U_VGA_controller/h_addr_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_MDL_addr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.890ns (25.564%)  route 2.591ns (74.436%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.914ns = ( 1.715 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         1.571    -2.384    U_VGA_controller/clk
    SLICE_X8Y45          FDCE                                         r  U_VGA_controller/h_addr_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDCE (Prop_fdce_C_Q)         0.518    -1.866 r  U_VGA_controller/h_addr_counter_reg[3]/Q
                         net (fo=8, routed)           0.987    -0.879    U_CHN_Wrapper_left/U_VGA_interface/VGA_h_add[3]
    SLICE_X9Y48          LUT6 (Prop_lut6_I2_O)        0.124    -0.755 r  U_CHN_Wrapper_left/U_VGA_interface/NRM_addr[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.598    -0.157    U_CHN_Wrapper_left/U_VGA_interface/NRM_addr[10]_INST_0_i_1_n_0
    SLICE_X9Y47          LUT4 (Prop_lut4_I2_O)        0.124    -0.033 r  U_CHN_Wrapper_left/U_VGA_interface/NRM_addr[10]_INST_0/O
                         net (fo=2, routed)           1.007     0.974    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_Mapper/NRM_addr_r[10]
    SLICE_X9Y46          LUT3 (Prop_lut3_I2_O)        0.124     1.098 r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_Mapper/RAM_MDL_addr[10]_i_1/O
                         net (fo=1, routed)           0.000     1.098    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_MDL_addr_reg[10]_0[10]
    SLICE_X9Y46          FDCE                                         r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_MDL_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.453     1.715    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/clk
    SLICE_X9Y46          FDCE                                         r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_MDL_addr_reg[10]/C
                         clock pessimism              0.329     2.044    
                         clock uncertainty           -0.360     1.684    
    SLICE_X9Y46          FDCE (Setup_fdce_C_D)        0.029     1.713    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_MDL_addr_reg[10]
  -------------------------------------------------------------------
                         required time                          1.713    
                         arrival time                          -1.098    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_CHN_Wrapper_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.580ns (16.809%)  route 2.870ns (83.191%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.927ns = ( 1.702 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         1.567    -2.388    U_VGA_controller/clk
    SLICE_X28Y41         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDCE (Prop_fdce_C_Q)         0.456    -1.932 r  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=20, routed)          2.870     0.939    U_CHN_Wrapper_right/U_FFT_Wrapper/U_FFT_FSM/FFT_start
    SLICE_X45Y19         LUT4 (Prop_lut4_I2_O)        0.124     1.063 r  U_CHN_Wrapper_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.063    U_CHN_Wrapper_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state[2]_i_1_n_0
    SLICE_X45Y19         FDCE                                         r  U_CHN_Wrapper_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.440     1.702    U_CHN_Wrapper_right/U_FFT_Wrapper/U_FFT_FSM/clk
    SLICE_X45Y19         FDCE                                         r  U_CHN_Wrapper_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.329     2.031    
                         clock uncertainty           -0.360     1.671    
    SLICE_X45Y19         FDCE (Setup_fdce_C_D)        0.029     1.700    U_CHN_Wrapper_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          1.700    
                         arrival time                          -1.063    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_CHN_Wrapper_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.580ns (16.819%)  route 2.868ns (83.181%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.927ns = ( 1.702 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         1.567    -2.388    U_VGA_controller/clk
    SLICE_X28Y41         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDCE (Prop_fdce_C_Q)         0.456    -1.932 f  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=20, routed)          2.868     0.937    U_CHN_Wrapper_right/U_FFT_Wrapper/U_FFT_FSM/FFT_start
    SLICE_X45Y19         LUT4 (Prop_lut4_I2_O)        0.124     1.061 r  U_CHN_Wrapper_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.061    U_CHN_Wrapper_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state[1]_i_1_n_0
    SLICE_X45Y19         FDCE                                         r  U_CHN_Wrapper_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.440     1.702    U_CHN_Wrapper_right/U_FFT_Wrapper/U_FFT_FSM/clk
    SLICE_X45Y19         FDCE                                         r  U_CHN_Wrapper_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.329     2.031    
                         clock uncertainty           -0.360     1.671    
    SLICE_X45Y19         FDCE (Setup_fdce_C_D)        0.031     1.702    U_CHN_Wrapper_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          1.702    
                         arrival time                          -1.061    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.655ns  (required time - arrival time)
  Source:                 U_VGA_controller/h_addr_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_MDL_addr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.883ns (25.020%)  route 2.646ns (74.980%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.915ns = ( 1.714 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         1.571    -2.384    U_VGA_controller/clk
    SLICE_X8Y45          FDCE                                         r  U_VGA_controller/h_addr_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDCE (Prop_fdce_C_Q)         0.518    -1.866 r  U_VGA_controller/h_addr_counter_reg[3]/Q
                         net (fo=8, routed)           0.987    -0.879    U_CHN_Wrapper_left/U_VGA_interface/VGA_h_add[3]
    SLICE_X9Y48          LUT6 (Prop_lut6_I2_O)        0.124    -0.755 r  U_CHN_Wrapper_left/U_VGA_interface/NRM_addr[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.452    -0.303    U_CHN_Wrapper_left/U_VGA_interface/NRM_addr[10]_INST_0_i_1_n_0
    SLICE_X10Y47         LUT3 (Prop_lut3_I1_O)        0.124    -0.179 r  U_CHN_Wrapper_left/U_VGA_interface/NRM_addr[9]_INST_0/O
                         net (fo=2, routed)           1.208     1.029    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_Mapper/NRM_addr_r[9]
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.117     1.146 r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_Mapper/RAM_MDL_addr[9]_i_1/O
                         net (fo=1, routed)           0.000     1.146    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_MDL_addr_reg[10]_0[9]
    SLICE_X10Y40         FDCE                                         r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_MDL_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.452     1.714    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/clk
    SLICE_X10Y40         FDCE                                         r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_MDL_addr_reg[9]/C
                         clock pessimism              0.329     2.043    
                         clock uncertainty           -0.360     1.683    
    SLICE_X10Y40         FDCE (Setup_fdce_C_D)        0.118     1.801    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_MDL_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          1.801    
                         arrival time                          -1.146    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 U_VGA_controller/h_addr_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 0.890ns (25.990%)  route 2.534ns (74.010%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.849ns = ( 1.780 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         1.571    -2.384    U_VGA_controller/clk
    SLICE_X8Y45          FDCE                                         r  U_VGA_controller/h_addr_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDCE (Prop_fdce_C_Q)         0.518    -1.866 r  U_VGA_controller/h_addr_counter_reg[3]/Q
                         net (fo=8, routed)           0.987    -0.879    U_CHN_Wrapper_left/U_VGA_interface/VGA_h_add[3]
    SLICE_X9Y48          LUT6 (Prop_lut6_I2_O)        0.124    -0.755 r  U_CHN_Wrapper_left/U_VGA_interface/NRM_addr[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.628    -0.127    U_CHN_Wrapper_left/U_VGA_interface/NRM_addr[10]_INST_0_i_1_n_0
    SLICE_X9Y48          LUT2 (Prop_lut2_I0_O)        0.124    -0.003 r  U_CHN_Wrapper_left/U_VGA_interface/NRM_addr[8]_INST_0/O
                         net (fo=2, routed)           0.920     0.917    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_FSM/NRM_addr_r[8]
    SLICE_X7Y40          LUT4 (Prop_lut4_I0_O)        0.124     1.041 r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_FSM/RAM_NRM_addrA[8]_i_1/O
                         net (fo=1, routed)           0.000     1.041    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/D[8]
    SLICE_X7Y40          FDCE                                         r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.518     1.780    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/clk
    SLICE_X7Y40          FDCE                                         r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[8]/C
                         clock pessimism              0.329     2.109    
                         clock uncertainty           -0.360     1.749    
    SLICE_X7Y40          FDCE (Setup_fdce_C_D)        0.031     1.780    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[8]
  -------------------------------------------------------------------
                         required time                          1.780    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 U_VGA_controller/h_addr_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.890ns (26.346%)  route 2.488ns (73.654%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.915ns = ( 1.714 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         1.571    -2.384    U_VGA_controller/clk
    SLICE_X8Y45          FDCE                                         r  U_VGA_controller/h_addr_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDCE (Prop_fdce_C_Q)         0.518    -1.866 r  U_VGA_controller/h_addr_counter_reg[3]/Q
                         net (fo=8, routed)           0.987    -0.879    U_CHN_Wrapper_left/U_VGA_interface/VGA_h_add[3]
    SLICE_X9Y48          LUT6 (Prop_lut6_I2_O)        0.124    -0.755 r  U_CHN_Wrapper_left/U_VGA_interface/NRM_addr[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.452    -0.303    U_CHN_Wrapper_left/U_VGA_interface/NRM_addr[10]_INST_0_i_1_n_0
    SLICE_X10Y47         LUT3 (Prop_lut3_I1_O)        0.124    -0.179 r  U_CHN_Wrapper_left/U_VGA_interface/NRM_addr[9]_INST_0/O
                         net (fo=2, routed)           1.050     0.871    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_FSM/NRM_addr_r[9]
    SLICE_X10Y39         LUT4 (Prop_lut4_I0_O)        0.124     0.995 r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_FSM/RAM_NRM_addrA[9]_i_1/O
                         net (fo=1, routed)           0.000     0.995    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/D[9]
    SLICE_X10Y39         FDCE                                         r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.452     1.714    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/clk
    SLICE_X10Y39         FDCE                                         r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[9]/C
                         clock pessimism              0.329     2.043    
                         clock uncertainty           -0.360     1.683    
    SLICE_X10Y39         FDCE (Setup_fdce_C_D)        0.079     1.762    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[9]
  -------------------------------------------------------------------
                         required time                          1.762    
                         arrival time                          -0.995    
  -------------------------------------------------------------------
                         slack                                  0.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 U_VGA_controller/h_addr_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.254ns (26.446%)  route 0.706ns (73.554%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         0.568    -0.836    U_VGA_controller/clk
    SLICE_X8Y46          FDCE                                         r  U_VGA_controller/h_addr_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDCE (Prop_fdce_C_Q)         0.164    -0.672 r  U_VGA_controller/h_addr_counter_reg[6]/Q
                         net (fo=5, routed)           0.334    -0.338    U_CHN_Wrapper_left/U_VGA_interface/VGA_h_add[6]
    SLICE_X9Y46          LUT5 (Prop_lut5_I4_O)        0.045    -0.293 r  U_CHN_Wrapper_left/U_VGA_interface/NRM_addr[6]_INST_0/O
                         net (fo=2, routed)           0.373     0.080    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_FSM/NRM_addr_r[6]
    SLICE_X10Y39         LUT4 (Prop_lut4_I0_O)        0.045     0.125 r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_FSM/RAM_NRM_addrA[6]_i_1/O
                         net (fo=1, routed)           0.000     0.125    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/D[6]
    SLICE_X10Y39         FDCE                                         r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.836    -1.263    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/clk
    SLICE_X10Y39         FDCE                                         r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[6]/C
                         clock pessimism              0.743    -0.520    
                         clock uncertainty            0.360    -0.160    
    SLICE_X10Y39         FDCE (Hold_fdce_C_D)         0.121    -0.039    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[6]
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 U_CHN_Wrapper_left/U_VGA_interface/WAV_push_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_PSH_Driver/current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.280ns (29.684%)  route 0.663ns (70.316%))
  Logic Levels:           3  (LUT4=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         0.561    -0.843    U_CHN_Wrapper_left/U_VGA_interface/clk_108
    SLICE_X9Y59          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/WAV_push_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDCE (Prop_fdce_C_Q)         0.141    -0.702 f  U_CHN_Wrapper_left/U_VGA_interface/WAV_push_reg[8]/Q
                         net (fo=5, routed)           0.663    -0.039    U_PSH_Driver/WAV_push[8]
    SLICE_X9Y62          LUT4 (Prop_lut4_I0_O)        0.045     0.006 r  U_PSH_Driver/current_state[0]_i_4/O
                         net (fo=1, routed)           0.000     0.006    U_PSH_Driver/current_state[0]_i_4_n_0
    SLICE_X9Y62          MUXF7 (Prop_muxf7_I0_O)      0.071     0.077 r  U_PSH_Driver/current_state_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     0.077    U_PSH_Driver/current_state_reg[0]_i_2_n_0
    SLICE_X9Y62          MUXF8 (Prop_muxf8_I0_O)      0.023     0.100 r  U_PSH_Driver/current_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.100    U_PSH_Driver/next_state[0]
    SLICE_X9Y62          FDCE                                         r  U_PSH_Driver/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.827    -1.271    U_PSH_Driver/clk_216
    SLICE_X9Y62          FDCE                                         r  U_PSH_Driver/current_state_reg[0]/C
                         clock pessimism              0.743    -0.528    
                         clock uncertainty            0.360    -0.168    
    SLICE_X9Y62          FDCE (Hold_fdce_C_D)         0.105    -0.063    U_PSH_Driver/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 U_VGA_controller/h_addr_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.254ns (25.594%)  route 0.738ns (74.406%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         0.568    -0.836    U_VGA_controller/clk
    SLICE_X8Y45          FDCE                                         r  U_VGA_controller/h_addr_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDCE (Prop_fdce_C_Q)         0.164    -0.672 r  U_VGA_controller/h_addr_counter_reg[3]/Q
                         net (fo=8, routed)           0.358    -0.314    U_CHN_Wrapper_left/U_VGA_interface/VGA_h_add[3]
    SLICE_X9Y44          LUT3 (Prop_lut3_I1_O)        0.045    -0.269 r  U_CHN_Wrapper_left/U_VGA_interface/NRM_addr[4]_INST_0/O
                         net (fo=2, routed)           0.380     0.112    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_FSM/NRM_addr_r[4]
    SLICE_X10Y39         LUT4 (Prop_lut4_I0_O)        0.045     0.157 r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_FSM/RAM_NRM_addrA[4]_i_1/O
                         net (fo=1, routed)           0.000     0.157    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/D[4]
    SLICE_X10Y39         FDCE                                         r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.836    -1.263    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/clk
    SLICE_X10Y39         FDCE                                         r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[4]/C
                         clock pessimism              0.743    -0.520    
                         clock uncertainty            0.360    -0.160    
    SLICE_X10Y39         FDCE (Hold_fdce_C_D)         0.121    -0.039    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[4]
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U_VGA_controller/h_addr_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.209ns (20.791%)  route 0.796ns (79.209%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         0.568    -0.836    U_VGA_controller/clk
    SLICE_X8Y45          FDCE                                         r  U_VGA_controller/h_addr_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDCE (Prop_fdce_C_Q)         0.164    -0.672 r  U_VGA_controller/h_addr_counter_reg[0]/Q
                         net (fo=5, routed)           0.796     0.124    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_FSM/NRM_addr_r[0]
    SLICE_X7Y40          LUT4 (Prop_lut4_I0_O)        0.045     0.169 r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_FSM/RAM_NRM_addrA[0]_i_1/O
                         net (fo=1, routed)           0.000     0.169    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/D[0]
    SLICE_X7Y40          FDCE                                         r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.865    -1.234    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/clk
    SLICE_X7Y40          FDCE                                         r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[0]/C
                         clock pessimism              0.743    -0.491    
                         clock uncertainty            0.360    -0.131    
    SLICE_X7Y40          FDCE (Hold_fdce_C_D)         0.091    -0.040    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[0]
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 U_VGA_controller/h_addr_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_MDL_addr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.253ns (24.679%)  route 0.772ns (75.321%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.262ns
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         0.568    -0.836    U_VGA_controller/clk
    SLICE_X8Y45          FDCE                                         r  U_VGA_controller/h_addr_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDCE (Prop_fdce_C_Q)         0.164    -0.672 r  U_VGA_controller/h_addr_counter_reg[3]/Q
                         net (fo=8, routed)           0.358    -0.314    U_CHN_Wrapper_left/U_VGA_interface/VGA_h_add[3]
    SLICE_X9Y44          LUT3 (Prop_lut3_I1_O)        0.045    -0.269 r  U_CHN_Wrapper_left/U_VGA_interface/NRM_addr[4]_INST_0/O
                         net (fo=2, routed)           0.414     0.145    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_Mapper/NRM_addr_r[4]
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.044     0.189 r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_Mapper/RAM_MDL_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.189    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_MDL_addr_reg[10]_0[4]
    SLICE_X10Y40         FDCE                                         r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_MDL_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.837    -1.262    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/clk
    SLICE_X10Y40         FDCE                                         r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_MDL_addr_reg[4]/C
                         clock pessimism              0.743    -0.519    
                         clock uncertainty            0.360    -0.159    
    SLICE_X10Y40         FDCE (Hold_fdce_C_D)         0.131    -0.028    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_MDL_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U_VGA_controller/h_addr_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_MDL_addr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.254ns (25.607%)  route 0.738ns (74.393%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.261ns
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         0.569    -0.835    U_VGA_controller/clk
    SLICE_X8Y47          FDCE                                         r  U_VGA_controller/h_addr_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDCE (Prop_fdce_C_Q)         0.164    -0.671 r  U_VGA_controller/h_addr_counter_reg[10]/Q
                         net (fo=4, routed)           0.390    -0.281    U_CHN_Wrapper_left/U_VGA_interface/VGA_h_add[10]
    SLICE_X9Y47          LUT4 (Prop_lut4_I0_O)        0.045    -0.236 r  U_CHN_Wrapper_left/U_VGA_interface/NRM_addr[10]_INST_0/O
                         net (fo=2, routed)           0.348     0.112    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_Mapper/NRM_addr_r[10]
    SLICE_X9Y46          LUT3 (Prop_lut3_I2_O)        0.045     0.157 r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_Mapper/RAM_MDL_addr[10]_i_1/O
                         net (fo=1, routed)           0.000     0.157    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_MDL_addr_reg[10]_0[10]
    SLICE_X9Y46          FDCE                                         r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_MDL_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.838    -1.261    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/clk
    SLICE_X9Y46          FDCE                                         r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_MDL_addr_reg[10]/C
                         clock pessimism              0.743    -0.518    
                         clock uncertainty            0.360    -0.158    
    SLICE_X9Y46          FDCE (Hold_fdce_C_D)         0.091    -0.067    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_MDL_addr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U_VGA_controller/h_addr_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_MDL_addr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.209ns (20.460%)  route 0.813ns (79.540%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.261ns
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         0.568    -0.836    U_VGA_controller/clk
    SLICE_X8Y45          FDCE                                         r  U_VGA_controller/h_addr_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDCE (Prop_fdce_C_Q)         0.164    -0.672 f  U_VGA_controller/h_addr_counter_reg[2]/Q
                         net (fo=10, routed)          0.813     0.141    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_Mapper/NRM_addr_r[2]
    SLICE_X9Y44          LUT3 (Prop_lut3_I2_O)        0.045     0.186 r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_Mapper/RAM_MDL_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.186    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_MDL_addr_reg[10]_0[2]
    SLICE_X9Y44          FDCE                                         r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_MDL_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.838    -1.261    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/clk
    SLICE_X9Y44          FDCE                                         r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_MDL_addr_reg[2]/C
                         clock pessimism              0.743    -0.518    
                         clock uncertainty            0.360    -0.158    
    SLICE_X9Y44          FDCE (Hold_fdce_C_D)         0.107    -0.051    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_MDL_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.186    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_CHN_Wrapper_left/U_VGA_interface/WAV_push_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_PSH_Driver/current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.230ns (21.527%)  route 0.838ns (78.473%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         0.561    -0.843    U_CHN_Wrapper_left/U_VGA_interface/clk_108
    SLICE_X9Y59          FDCE                                         r  U_CHN_Wrapper_left/U_VGA_interface/WAV_push_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDCE (Prop_fdce_C_Q)         0.141    -0.702 f  U_CHN_Wrapper_left/U_VGA_interface/WAV_push_reg[8]/Q
                         net (fo=5, routed)           0.501    -0.201    U_PSH_Driver/WAV_push[8]
    SLICE_X9Y63          LUT6 (Prop_lut6_I5_O)        0.045    -0.156 r  U_PSH_Driver/current_state[1]_i_3/O
                         net (fo=1, routed)           0.338     0.182    U_PSH_Driver/current_state[1]_i_3_n_0
    SLICE_X10Y63         LUT5 (Prop_lut5_I2_O)        0.044     0.226 r  U_PSH_Driver/current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.226    U_PSH_Driver/next_state[1]
    SLICE_X10Y63         FDCE                                         r  U_PSH_Driver/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.826    -1.272    U_PSH_Driver/clk_216
    SLICE_X10Y63         FDCE                                         r  U_PSH_Driver/current_state_reg[1]/C
                         clock pessimism              0.743    -0.529    
                         clock uncertainty            0.360    -0.169    
    SLICE_X10Y63         FDCE (Hold_fdce_C_D)         0.131    -0.038    U_PSH_Driver/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U_VGA_controller/h_addr_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_MDL_addr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.254ns (24.227%)  route 0.794ns (75.773%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.261ns
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         0.569    -0.835    U_VGA_controller/clk
    SLICE_X8Y47          FDCE                                         r  U_VGA_controller/h_addr_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDCE (Prop_fdce_C_Q)         0.164    -0.671 r  U_VGA_controller/h_addr_counter_reg[8]/Q
                         net (fo=6, routed)           0.393    -0.278    U_CHN_Wrapper_left/U_VGA_interface/VGA_h_add[8]
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.045    -0.233 r  U_CHN_Wrapper_left/U_VGA_interface/NRM_addr[8]_INST_0/O
                         net (fo=2, routed)           0.401     0.169    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_Mapper/NRM_addr_r[8]
    SLICE_X9Y44          LUT3 (Prop_lut3_I2_O)        0.045     0.214 r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_Mapper/RAM_MDL_addr[8]_i_1/O
                         net (fo=1, routed)           0.000     0.214    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_MDL_addr_reg[10]_0[8]
    SLICE_X9Y44          FDCE                                         r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_MDL_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.838    -1.261    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/clk
    SLICE_X9Y44          FDCE                                         r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_MDL_addr_reg[8]/C
                         clock pessimism              0.743    -0.518    
                         clock uncertainty            0.360    -0.158    
    SLICE_X9Y44          FDCE (Hold_fdce_C_D)         0.107    -0.051    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_MDL_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 U_VGA_controller/h_addr_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_MDL_addr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.254ns (24.396%)  route 0.787ns (75.604%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.261ns
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         0.568    -0.836    U_VGA_controller/clk
    SLICE_X8Y46          FDCE                                         r  U_VGA_controller/h_addr_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDCE (Prop_fdce_C_Q)         0.164    -0.672 r  U_VGA_controller/h_addr_counter_reg[6]/Q
                         net (fo=5, routed)           0.365    -0.307    U_CHN_Wrapper_left/U_VGA_interface/VGA_h_add[6]
    SLICE_X10Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.262 r  U_CHN_Wrapper_left/U_VGA_interface/NRM_addr[7]_INST_0/O
                         net (fo=2, routed)           0.422     0.160    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_Mapper/NRM_addr_r[7]
    SLICE_X9Y44          LUT3 (Prop_lut3_I2_O)        0.045     0.205 r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_Mapper/RAM_MDL_addr[7]_i_1/O
                         net (fo=1, routed)           0.000     0.205    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_MDL_addr_reg[10]_0[7]
    SLICE_X9Y44          FDCE                                         r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_MDL_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.838    -1.261    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/clk
    SLICE_X9Y44          FDCE                                         r  U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_MDL_addr_reg[7]/C
                         clock pessimism              0.743    -0.518    
                         clock uncertainty            0.360    -0.158    
    SLICE_X9Y44          FDCE (Hold_fdce_C_D)         0.092    -0.066    U_CHN_Wrapper_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_MDL_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.271    





---------------------------------------------------------------------------------------------------
From Clock:  clk_112_MMCM_112
  To Clock:  clk_216_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        7.563ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.563ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        1.279ns  (logic 0.456ns (35.657%)  route 0.823ns (64.343%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.823     1.279    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X46Y25         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X46Y25         FDRE (Setup_fdre_C_D)       -0.047     8.842    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          8.842    
                         arrival time                          -1.279    
  -------------------------------------------------------------------
                         slack                                  7.563    

Slack (MET) :             7.583ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        1.211ns  (logic 0.456ns (37.647%)  route 0.755ns (62.353%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.755     1.211    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X44Y15         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X44Y15         FDRE (Setup_fdre_C_D)       -0.095     8.794    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          8.794    
                         arrival time                          -1.211    
  -------------------------------------------------------------------
                         slack                                  7.583    

Slack (MET) :             7.593ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        1.029ns  (logic 0.419ns (40.700%)  route 0.610ns (59.300%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.610     1.029    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X43Y12         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X43Y12         FDRE (Setup_fdre_C_D)       -0.267     8.622    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.622    
                         arrival time                          -1.029    
  -------------------------------------------------------------------
                         slack                                  7.593    

Slack (MET) :             7.610ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        1.184ns  (logic 0.456ns (38.517%)  route 0.728ns (61.483%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.728     1.184    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X45Y13         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X45Y13         FDRE (Setup_fdre_C_D)       -0.095     8.794    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.794    
                         arrival time                          -1.184    
  -------------------------------------------------------------------
                         slack                                  7.610    

Slack (MET) :             7.617ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        1.002ns  (logic 0.419ns (41.808%)  route 0.583ns (58.192%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.583     1.002    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X44Y14         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X44Y14         FDRE (Setup_fdre_C_D)       -0.270     8.619    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.619    
                         arrival time                          -1.002    
  -------------------------------------------------------------------
                         slack                                  7.617    

Slack (MET) :             7.629ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        1.213ns  (logic 0.456ns (37.592%)  route 0.757ns (62.408%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.757     1.213    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X42Y13         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X42Y13         FDRE (Setup_fdre_C_D)       -0.047     8.842    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.842    
                         arrival time                          -1.213    
  -------------------------------------------------------------------
                         slack                                  7.629    

Slack (MET) :             7.640ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        1.030ns  (logic 0.419ns (40.674%)  route 0.611ns (59.326%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y25                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X45Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.611     1.030    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X46Y23         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X46Y23         FDRE (Setup_fdre_C_D)       -0.219     8.670    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                  7.640    

Slack (MET) :             7.706ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        1.088ns  (logic 0.456ns (41.893%)  route 0.632ns (58.107%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y25                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X45Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.632     1.088    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X45Y24         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X45Y24         FDRE (Setup_fdre_C_D)       -0.095     8.794    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.794    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                  7.706    

Slack (MET) :             7.732ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        1.062ns  (logic 0.456ns (42.922%)  route 0.606ns (57.078%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y25                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X45Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.606     1.062    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X47Y23         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X47Y23         FDRE (Setup_fdre_C_D)       -0.095     8.794    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.794    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                  7.732    

Slack (MET) :             7.733ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        0.886ns  (logic 0.419ns (47.284%)  route 0.467ns (52.716%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y25                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X45Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.467     0.886    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X45Y23         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X45Y23         FDRE (Setup_fdre_C_D)       -0.270     8.619    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.619    
                         arrival time                          -0.886    
  -------------------------------------------------------------------
                         slack                                  7.733    





---------------------------------------------------------------------------------------------------
From Clock:  clk_216_MMCM
  To Clock:  clk_112_MMCM_112

Setup :            0  Failing Endpoints,  Worst Slack        3.278ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.278ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        1.257ns  (logic 0.518ns (41.200%)  route 0.739ns (58.800%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.739     1.257    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X45Y28         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X45Y28         FDRE (Setup_fdre_C_D)       -0.095     4.535    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.535    
                         arrival time                          -1.257    
  -------------------------------------------------------------------
                         slack                                  3.278    

Slack (MET) :             3.323ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        1.212ns  (logic 0.456ns (37.623%)  route 0.756ns (62.377%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.756     1.212    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X36Y13         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X36Y13         FDRE (Setup_fdre_C_D)       -0.095     4.535    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          4.535    
                         arrival time                          -1.212    
  -------------------------------------------------------------------
                         slack                                  3.323    

Slack (MET) :             3.341ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        1.194ns  (logic 0.456ns (38.203%)  route 0.738ns (61.797%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.738     1.194    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X44Y27         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X44Y27         FDRE (Setup_fdre_C_D)       -0.095     4.535    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.535    
                         arrival time                          -1.194    
  -------------------------------------------------------------------
                         slack                                  3.341    

Slack (MET) :             3.365ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        0.998ns  (logic 0.419ns (41.982%)  route 0.579ns (58.018%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.579     0.998    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X36Y14         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X36Y14         FDRE (Setup_fdre_C_D)       -0.267     4.363    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.363    
                         arrival time                          -0.998    
  -------------------------------------------------------------------
                         slack                                  3.365    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        1.028ns  (logic 0.419ns (40.772%)  route 0.609ns (59.228%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.609     1.028    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X34Y12         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X34Y12         FDRE (Setup_fdre_C_D)       -0.222     4.408    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.408    
                         arrival time                          -1.028    
  -------------------------------------------------------------------
                         slack                                  3.380    

Slack (MET) :             3.383ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        1.200ns  (logic 0.456ns (37.987%)  route 0.744ns (62.013%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.744     1.200    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X38Y11         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X38Y11         FDRE (Setup_fdre_C_D)       -0.047     4.583    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.583    
                         arrival time                          -1.200    
  -------------------------------------------------------------------
                         slack                                  3.383    

Slack (MET) :             3.429ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        1.106ns  (logic 0.518ns (46.828%)  route 0.588ns (53.172%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.588     1.106    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X47Y28         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X47Y28         FDRE (Setup_fdre_C_D)       -0.095     4.535    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          4.535    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                  3.429    

Slack (MET) :             3.433ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        0.931ns  (logic 0.478ns (51.334%)  route 0.453ns (48.666%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.453     0.931    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X44Y28         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X44Y28         FDRE (Setup_fdre_C_D)       -0.266     4.364    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.364    
                         arrival time                          -0.931    
  -------------------------------------------------------------------
                         slack                                  3.433    

Slack (MET) :             3.487ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        1.048ns  (logic 0.456ns (43.499%)  route 0.592ns (56.501%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.592     1.048    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X40Y12         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X40Y12         FDRE (Setup_fdre_C_D)       -0.095     4.535    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.535    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                  3.487    

Slack (MET) :             3.490ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        0.870ns  (logic 0.419ns (48.164%)  route 0.451ns (51.836%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.451     0.870    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X45Y27         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X45Y27         FDRE (Setup_fdre_C_D)       -0.270     4.360    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.360    
                         arrival time                          -0.870    
  -------------------------------------------------------------------
                         slack                                  3.490    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_108_MMCM
  To Clock:  clk_108_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        7.313ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.466ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.313ns  (required time - arrival time)
  Source:                 U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.478ns (42.011%)  route 0.660ns (57.989%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 6.327 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         1.553    -2.402    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X12Y59         FDPE                                         r  U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y59         FDPE (Prop_fdpe_C_Q)         0.478    -1.924 f  U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.660    -1.264    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X11Y59         FDPE                                         f  U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         1.436     6.327    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X11Y59         FDPE                                         r  U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism              0.492     6.819    
                         clock uncertainty           -0.240     6.579    
    SLICE_X11Y59         FDPE (Recov_fdpe_C_PRE)     -0.530     6.049    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          6.049    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  7.313    

Slack (MET) :             7.409ns  (required time - arrival time)
  Source:                 U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 6.326 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         1.552    -2.403    U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X10Y61         FDPE                                         r  U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y61         FDPE (Prop_fdpe_C_Q)         0.478    -1.925 f  U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.580    -1.345    U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X11Y61         FDPE                                         f  U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         1.435     6.326    U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X11Y61         FDPE                                         r  U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism              0.508     6.834    
                         clock uncertainty           -0.240     6.594    
    SLICE_X11Y61         FDPE (Recov_fdpe_C_PRE)     -0.530     6.064    U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          6.064    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  7.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         0.560    -0.844    U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X10Y61         FDPE                                         r  U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y61         FDPE (Prop_fdpe_C_Q)         0.148    -0.696 f  U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.183    -0.513    U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X11Y61         FDPE                                         f  U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         0.830    -1.269    U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X11Y61         FDPE                                         r  U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism              0.438    -0.831    
    SLICE_X11Y61         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.979    U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          0.979    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.765%)  route 0.234ns (61.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         0.561    -0.843    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X12Y59         FDPE                                         r  U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y59         FDPE (Prop_fdpe_C_Q)         0.148    -0.695 f  U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.234    -0.461    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X11Y59         FDPE                                         f  U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=161, routed)         0.831    -1.268    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X11Y59         FDPE                                         r  U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism              0.461    -0.807    
    SLICE_X11Y59         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.955    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          0.955    
                         arrival time                          -0.461    
  -------------------------------------------------------------------
                         slack                                  0.494    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_216_MMCM
  To Clock:  clk_216_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        1.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.525ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.414ns  (required time - arrival time)
  Source:                 U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CLR
                            (recovery check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 0.718ns (29.000%)  route 1.758ns (71.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 1.699 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.557    -2.398    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y31         FDPE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDPE (Prop_fdpe_C_Q)         0.419    -1.979 f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637    -1.342    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X41Y31         LUT3 (Prop_lut3_I2_O)        0.299    -1.043 f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          1.121     0.078    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X31Y30         FDCE                                         f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.437     1.699    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X31Y30         FDCE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism              0.420     2.119    
                         clock uncertainty           -0.222     1.897    
    SLICE_X31Y30         FDCE (Recov_fdce_C_CLR)     -0.405     1.492    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                          1.492    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.414ns  (required time - arrival time)
  Source:                 U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/CLR
                            (recovery check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 0.718ns (29.000%)  route 1.758ns (71.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 1.699 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.557    -2.398    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y31         FDPE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDPE (Prop_fdpe_C_Q)         0.419    -1.979 f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637    -1.342    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X41Y31         LUT3 (Prop_lut3_I2_O)        0.299    -1.043 f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          1.121     0.078    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X31Y30         FDCE                                         f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.437     1.699    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X31Y30         FDCE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
                         clock pessimism              0.420     2.119    
                         clock uncertainty           -0.222     1.897    
    SLICE_X31Y30         FDCE (Recov_fdce_C_CLR)     -0.405     1.492    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                          1.492    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.414ns  (required time - arrival time)
  Source:                 U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/CLR
                            (recovery check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 0.718ns (29.000%)  route 1.758ns (71.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 1.699 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.557    -2.398    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y31         FDPE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDPE (Prop_fdpe_C_Q)         0.419    -1.979 f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637    -1.342    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X41Y31         LUT3 (Prop_lut3_I2_O)        0.299    -1.043 f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          1.121     0.078    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X31Y30         FDCE                                         f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.437     1.699    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X31Y30         FDCE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/C
                         clock pessimism              0.420     2.119    
                         clock uncertainty           -0.222     1.897    
    SLICE_X31Y30         FDCE (Recov_fdce_C_CLR)     -0.405     1.492    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                          1.492    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.414ns  (required time - arrival time)
  Source:                 U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/CLR
                            (recovery check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 0.718ns (29.000%)  route 1.758ns (71.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 1.699 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.557    -2.398    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y31         FDPE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDPE (Prop_fdpe_C_Q)         0.419    -1.979 f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637    -1.342    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X41Y31         LUT3 (Prop_lut3_I2_O)        0.299    -1.043 f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          1.121     0.078    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X31Y30         FDCE                                         f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.437     1.699    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X31Y30         FDCE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C
                         clock pessimism              0.420     2.119    
                         clock uncertainty           -0.222     1.897    
    SLICE_X31Y30         FDCE (Recov_fdce_C_CLR)     -0.405     1.492    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                          1.492    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.414ns  (required time - arrival time)
  Source:                 U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/CLR
                            (recovery check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 0.718ns (29.000%)  route 1.758ns (71.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 1.699 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.557    -2.398    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y31         FDPE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDPE (Prop_fdpe_C_Q)         0.419    -1.979 f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637    -1.342    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X41Y31         LUT3 (Prop_lut3_I2_O)        0.299    -1.043 f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          1.121     0.078    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X31Y30         FDCE                                         f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.437     1.699    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X31Y30         FDCE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
                         clock pessimism              0.420     2.119    
                         clock uncertainty           -0.222     1.897    
    SLICE_X31Y30         FDCE (Recov_fdce_C_CLR)     -0.405     1.492    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                          1.492    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.414ns  (required time - arrival time)
  Source:                 U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/CLR
                            (recovery check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 0.718ns (29.000%)  route 1.758ns (71.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 1.699 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.557    -2.398    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y31         FDPE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDPE (Prop_fdpe_C_Q)         0.419    -1.979 f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637    -1.342    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X41Y31         LUT3 (Prop_lut3_I2_O)        0.299    -1.043 f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          1.121     0.078    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X31Y30         FDCE                                         f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.437     1.699    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X31Y30         FDCE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                         clock pessimism              0.420     2.119    
                         clock uncertainty           -0.222     1.897    
    SLICE_X31Y30         FDCE (Recov_fdce_C_CLR)     -0.405     1.492    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                          1.492    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.414ns  (required time - arrival time)
  Source:                 U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/CLR
                            (recovery check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 0.718ns (29.000%)  route 1.758ns (71.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 1.699 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.557    -2.398    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y31         FDPE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDPE (Prop_fdpe_C_Q)         0.419    -1.979 f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637    -1.342    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X41Y31         LUT3 (Prop_lut3_I2_O)        0.299    -1.043 f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          1.121     0.078    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X31Y30         FDCE                                         f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.437     1.699    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X31Y30         FDCE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/C
                         clock pessimism              0.420     2.119    
                         clock uncertainty           -0.222     1.897    
    SLICE_X31Y30         FDCE (Recov_fdce_C_CLR)     -0.405     1.492    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]
  -------------------------------------------------------------------
                         required time                          1.492    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/CLR
                            (recovery check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.718ns (28.950%)  route 1.762ns (71.050%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.927ns = ( 1.702 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.559    -2.396    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y34         FDRE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.419    -1.977 f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.687    -1.290    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X34Y34         LUT3 (Prop_lut3_I1_O)        0.299    -0.991 f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          1.076     0.085    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X29Y31         FDCE                                         f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.440     1.702    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X29Y31         FDCE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                         clock pessimism              0.492     2.194    
                         clock uncertainty           -0.222     1.972    
    SLICE_X29Y31         FDCE (Recov_fdce_C_CLR)     -0.405     1.567    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                          1.567    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/CLR
                            (recovery check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.718ns (28.950%)  route 1.762ns (71.050%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.927ns = ( 1.702 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.559    -2.396    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y34         FDRE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.419    -1.977 f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.687    -1.290    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X34Y34         LUT3 (Prop_lut3_I1_O)        0.299    -0.991 f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          1.076     0.085    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X29Y31         FDCE                                         f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.440     1.702    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X29Y31         FDCE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C
                         clock pessimism              0.492     2.194    
                         clock uncertainty           -0.222     1.972    
    SLICE_X29Y31         FDCE (Recov_fdce_C_CLR)     -0.405     1.567    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                          1.567    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/CLR
                            (recovery check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.718ns (28.950%)  route 1.762ns (71.050%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.927ns = ( 1.702 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.559    -2.396    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y34         FDRE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.419    -1.977 f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.687    -1.290    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X34Y34         LUT3 (Prop_lut3_I1_O)        0.299    -0.991 f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          1.076     0.085    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X29Y31         FDCE                                         f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        1.440     1.702    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X29Y31         FDCE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
                         clock pessimism              0.492     2.194    
                         clock uncertainty           -0.222     1.972    
    SLICE_X29Y31         FDCE (Recov_fdce_C_CLR)     -0.405     1.567    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                          1.567    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  1.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CLR
                            (removal check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.859%)  route 0.533ns (74.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.558    -0.846    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y31         FDRE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.705 f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.213    -0.492    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X41Y31         LUT3 (Prop_lut3_I0_O)        0.045    -0.447 f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          0.320    -0.127    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X34Y31         FDCE                                         f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.824    -1.275    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X34Y31         FDCE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                         clock pessimism              0.690    -0.585    
    SLICE_X34Y31         FDCE (Remov_fdce_C_CLR)     -0.067    -0.652    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/CLR
                            (removal check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.859%)  route 0.533ns (74.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.558    -0.846    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y31         FDRE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.705 f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.213    -0.492    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X41Y31         LUT3 (Prop_lut3_I0_O)        0.045    -0.447 f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          0.320    -0.127    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X34Y31         FDCE                                         f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.824    -1.275    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X34Y31         FDCE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
                         clock pessimism              0.690    -0.585    
    SLICE_X34Y31         FDCE (Remov_fdce_C_CLR)     -0.067    -0.652    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/CLR
                            (removal check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.859%)  route 0.533ns (74.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.558    -0.846    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y31         FDRE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.705 f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.213    -0.492    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X41Y31         LUT3 (Prop_lut3_I0_O)        0.045    -0.447 f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          0.320    -0.127    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X34Y31         FDCE                                         f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.824    -1.275    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X34Y31         FDCE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
                         clock pessimism              0.690    -0.585    
    SLICE_X34Y31         FDCE (Remov_fdce_C_CLR)     -0.067    -0.652    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/CLR
                            (removal check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.859%)  route 0.533ns (74.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.558    -0.846    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y31         FDRE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.705 f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.213    -0.492    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X41Y31         LUT3 (Prop_lut3_I0_O)        0.045    -0.447 f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          0.320    -0.127    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X34Y31         FDCE                                         f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.824    -1.275    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X34Y31         FDCE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
                         clock pessimism              0.690    -0.585    
    SLICE_X34Y31         FDCE (Remov_fdce_C_CLR)     -0.067    -0.652    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/CLR
                            (removal check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.859%)  route 0.533ns (74.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.558    -0.846    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y31         FDRE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.705 f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.213    -0.492    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X41Y31         LUT3 (Prop_lut3_I0_O)        0.045    -0.447 f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          0.320    -0.127    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X34Y31         FDCE                                         f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.824    -1.275    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X34Y31         FDCE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
                         clock pessimism              0.690    -0.585    
    SLICE_X34Y31         FDCE (Remov_fdce_C_CLR)     -0.067    -0.652    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/CLR
                            (removal check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.859%)  route 0.533ns (74.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.558    -0.846    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y31         FDRE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.705 f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.213    -0.492    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X41Y31         LUT3 (Prop_lut3_I0_O)        0.045    -0.447 f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          0.320    -0.127    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X34Y31         FDCE                                         f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.824    -1.275    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X34Y31         FDCE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
                         clock pessimism              0.690    -0.585    
    SLICE_X34Y31         FDCE (Remov_fdce_C_CLR)     -0.067    -0.652    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/CLR
                            (removal check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.186ns (24.041%)  route 0.588ns (75.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.558    -0.846    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y31         FDRE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.705 f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.213    -0.492    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X41Y31         LUT3 (Prop_lut3_I0_O)        0.045    -0.447 f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          0.375    -0.072    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X34Y30         FDCE                                         f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.823    -1.276    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X34Y30         FDCE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                         clock pessimism              0.690    -0.586    
    SLICE_X34Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.653    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/CLR
                            (removal check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.186ns (24.041%)  route 0.588ns (75.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.558    -0.846    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y31         FDRE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.705 f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.213    -0.492    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X41Y31         LUT3 (Prop_lut3_I0_O)        0.045    -0.447 f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          0.375    -0.072    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X34Y30         FDCE                                         f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.823    -1.276    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X34Y30         FDCE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
                         clock pessimism              0.690    -0.586    
    SLICE_X34Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.653    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/CLR
                            (removal check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.186ns (24.041%)  route 0.588ns (75.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.558    -0.846    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y31         FDRE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.705 f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.213    -0.492    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X41Y31         LUT3 (Prop_lut3_I0_O)        0.045    -0.447 f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          0.375    -0.072    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X34Y30         FDCE                                         f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.823    -1.276    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X34Y30         FDCE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
                         clock pessimism              0.690    -0.586    
    SLICE_X34Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.653    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/CLR
                            (removal check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.186ns (24.041%)  route 0.588ns (75.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.558    -0.846    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y31         FDRE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.705 f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.213    -0.492    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X41Y31         LUT3 (Prop_lut3_I0_O)        0.045    -0.447 f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          0.375    -0.072    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X34Y30         FDCE                                         f  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6214, routed)        0.823    -1.276    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X34Y30         FDCE                                         r  U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C
                         clock pessimism              0.690    -0.586    
    SLICE_X34Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.653    U_CHN_Wrapper_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.581    





