{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678819453947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678819453963 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 14 11:44:13 2023 " "Processing started: Tue Mar 14 11:44:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678819453963 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819453963 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdms_hardware -c sdms_hardware " "Command: quartus_map --read_settings_files=on --write_settings_files=off sdms_hardware -c sdms_hardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819453963 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678819455776 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678819455776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/uart_sender.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/uart_sender.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_sender " "Found entity 1: uart_sender" {  } { { "../DE1_SOC_D8M_RTL/uart_sender.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/uart_sender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467401 ""} { "Info" "ISGN_ENTITY_NAME" "2 seven_seg_hex " "Found entity 2: seven_seg_hex" {  } { { "../DE1_SOC_D8M_RTL/uart_sender.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/uart_sender.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdms_hardware.v 1 1 " "Found 1 design units, including 1 entities, in source file sdms_hardware.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_hardware " "Found entity 1: sdms_hardware" {  } { { "sdms_hardware.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/sdms_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/sdms_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys " "Found entity 1: sdms_sys" {  } { { "../SDMS/sdms_sys/synthesis/sdms_sys.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/sdms_sys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../SDMS/sdms_sys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../SDMS/sdms_sys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_irq_mapper " "Found entity 1: sdms_sys_irq_mapper" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_irq_mapper.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_mm_interconnect_0 " "Found entity 1: sdms_sys_mm_interconnect_0" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: sdms_sys_mm_interconnect_0_avalon_st_adapter" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: sdms_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: sdms_sys_mm_interconnect_0_rsp_mux_001" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "../SDMS/sdms_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467486 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "../SDMS/sdms_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_mm_interconnect_0_rsp_mux " "Found entity 1: sdms_sys_mm_interconnect_0_rsp_mux" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_mm_interconnect_0_rsp_demux_001 " "Found entity 1: sdms_sys_mm_interconnect_0_rsp_demux_001" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_mm_interconnect_0_rsp_demux " "Found entity 1: sdms_sys_mm_interconnect_0_rsp_demux" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_mm_interconnect_0_cmd_mux_001 " "Found entity 1: sdms_sys_mm_interconnect_0_cmd_mux_001" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_mm_interconnect_0_cmd_mux " "Found entity 1: sdms_sys_mm_interconnect_0_cmd_mux" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: sdms_sys_mm_interconnect_0_cmd_demux_001" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_mm_interconnect_0_cmd_demux " "Found entity 1: sdms_sys_mm_interconnect_0_cmd_demux" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467538 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sdms_sys_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at sdms_sys_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678819467545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sdms_sys_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at sdms_sys_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678819467545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_mm_interconnect_0_router_003_default_decode " "Found entity 1: sdms_sys_mm_interconnect_0_router_003_default_decode" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467549 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdms_sys_mm_interconnect_0_router_003 " "Found entity 2: sdms_sys_mm_interconnect_0_router_003" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467549 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sdms_sys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at sdms_sys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678819467555 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sdms_sys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at sdms_sys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678819467556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_mm_interconnect_0_router_002_default_decode " "Found entity 1: sdms_sys_mm_interconnect_0_router_002_default_decode" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467559 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdms_sys_mm_interconnect_0_router_002 " "Found entity 2: sdms_sys_mm_interconnect_0_router_002" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sdms_sys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at sdms_sys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678819467564 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sdms_sys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at sdms_sys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678819467565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_mm_interconnect_0_router_001_default_decode " "Found entity 1: sdms_sys_mm_interconnect_0_router_001_default_decode" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467568 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdms_sys_mm_interconnect_0_router_001 " "Found entity 2: sdms_sys_mm_interconnect_0_router_001" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sdms_sys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at sdms_sys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678819467573 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sdms_sys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at sdms_sys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678819467573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_mm_interconnect_0_router_default_decode " "Found entity 1: sdms_sys_mm_interconnect_0_router_default_decode" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467576 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdms_sys_mm_interconnect_0_router " "Found entity 2: sdms_sys_mm_interconnect_0_router" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "../SDMS/sdms_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "../SDMS/sdms_sys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "../SDMS/sdms_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "../SDMS/sdms_sys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "../SDMS/sdms_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "../SDMS/sdms_sys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_wifi_module.v 5 5 " "Found 5 design units, including 5 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_wifi_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_wifi_module_tx " "Found entity 1: sdms_sys_wifi_module_tx" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_wifi_module.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_wifi_module.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467650 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdms_sys_wifi_module_rx_stimulus_source " "Found entity 2: sdms_sys_wifi_module_rx_stimulus_source" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_wifi_module.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_wifi_module.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467650 ""} { "Info" "ISGN_ENTITY_NAME" "3 sdms_sys_wifi_module_rx " "Found entity 3: sdms_sys_wifi_module_rx" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_wifi_module.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_wifi_module.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467650 ""} { "Info" "ISGN_ENTITY_NAME" "4 sdms_sys_wifi_module_regs " "Found entity 4: sdms_sys_wifi_module_regs" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_wifi_module.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_wifi_module.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467650 ""} { "Info" "ISGN_ENTITY_NAME" "5 sdms_sys_wifi_module " "Found entity 5: sdms_sys_wifi_module" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_wifi_module.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_wifi_module.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_touchscreen.v 5 5 " "Found 5 design units, including 5 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_touchscreen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_touchscreen_tx " "Found entity 1: sdms_sys_touchscreen_tx" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_touchscreen.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_touchscreen.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467667 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdms_sys_touchscreen_rx_stimulus_source " "Found entity 2: sdms_sys_touchscreen_rx_stimulus_source" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_touchscreen.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_touchscreen.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467667 ""} { "Info" "ISGN_ENTITY_NAME" "3 sdms_sys_touchscreen_rx " "Found entity 3: sdms_sys_touchscreen_rx" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_touchscreen.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_touchscreen.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467667 ""} { "Info" "ISGN_ENTITY_NAME" "4 sdms_sys_touchscreen_regs " "Found entity 4: sdms_sys_touchscreen_regs" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_touchscreen.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_touchscreen.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467667 ""} { "Info" "ISGN_ENTITY_NAME" "5 sdms_sys_touchscreen " "Found entity 5: sdms_sys_touchscreen" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_touchscreen.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_touchscreen.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_onchip_memory2_0 " "Found entity 1: sdms_sys_onchip_memory2_0" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_onchip_memory2_0.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_nios2_gen2_0 " "Found entity 1: sdms_sys_nios2_gen2_0" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: sdms_sys_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467753 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdms_sys_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: sdms_sys_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467753 ""} { "Info" "ISGN_ENTITY_NAME" "3 sdms_sys_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: sdms_sys_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467753 ""} { "Info" "ISGN_ENTITY_NAME" "4 sdms_sys_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: sdms_sys_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467753 ""} { "Info" "ISGN_ENTITY_NAME" "5 sdms_sys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: sdms_sys_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467753 ""} { "Info" "ISGN_ENTITY_NAME" "6 sdms_sys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: sdms_sys_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467753 ""} { "Info" "ISGN_ENTITY_NAME" "7 sdms_sys_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: sdms_sys_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467753 ""} { "Info" "ISGN_ENTITY_NAME" "8 sdms_sys_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: sdms_sys_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467753 ""} { "Info" "ISGN_ENTITY_NAME" "9 sdms_sys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: sdms_sys_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467753 ""} { "Info" "ISGN_ENTITY_NAME" "10 sdms_sys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: sdms_sys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467753 ""} { "Info" "ISGN_ENTITY_NAME" "11 sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467753 ""} { "Info" "ISGN_ENTITY_NAME" "12 sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467753 ""} { "Info" "ISGN_ENTITY_NAME" "13 sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467753 ""} { "Info" "ISGN_ENTITY_NAME" "14 sdms_sys_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: sdms_sys_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467753 ""} { "Info" "ISGN_ENTITY_NAME" "15 sdms_sys_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: sdms_sys_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467753 ""} { "Info" "ISGN_ENTITY_NAME" "16 sdms_sys_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: sdms_sys_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467753 ""} { "Info" "ISGN_ENTITY_NAME" "17 sdms_sys_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: sdms_sys_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467753 ""} { "Info" "ISGN_ENTITY_NAME" "18 sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467753 ""} { "Info" "ISGN_ENTITY_NAME" "19 sdms_sys_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: sdms_sys_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467753 ""} { "Info" "ISGN_ENTITY_NAME" "20 sdms_sys_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: sdms_sys_nios2_gen2_0_cpu_nios2_oci" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467753 ""} { "Info" "ISGN_ENTITY_NAME" "21 sdms_sys_nios2_gen2_0_cpu " "Found entity 21: sdms_sys_nios2_gen2_0_cpu" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: sdms_sys_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: sdms_sys_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_nios2_gen2_0_cpu_test_bench " "Found entity 1: sdms_sys_nios2_gen2_0_cpu_test_bench" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_jtag_uart_0_sim_scfifo_w " "Found entity 1: sdms_sys_jtag_uart_0_sim_scfifo_w" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467818 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdms_sys_jtag_uart_0_scfifo_w " "Found entity 2: sdms_sys_jtag_uart_0_scfifo_w" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467818 ""} { "Info" "ISGN_ENTITY_NAME" "3 sdms_sys_jtag_uart_0_sim_scfifo_r " "Found entity 3: sdms_sys_jtag_uart_0_sim_scfifo_r" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467818 ""} { "Info" "ISGN_ENTITY_NAME" "4 sdms_sys_jtag_uart_0_scfifo_r " "Found entity 4: sdms_sys_jtag_uart_0_scfifo_r" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467818 ""} { "Info" "ISGN_ENTITY_NAME" "5 sdms_sys_jtag_uart_0 " "Found entity 5: sdms_sys_jtag_uart_0" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467818 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../DE1_SOC_D8M_RTL/uart_communication/verilog-uart/uart/Uart8Transmitter.v " "Can't analyze file -- file ../DE1_SOC_D8M_RTL/uart_communication/verilog-uart/uart/Uart8Transmitter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819467825 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../DE1_SOC_D8M_RTL/uart_communication/verilog-uart/uart/Uart8Receiver.v " "Can't analyze file -- file ../DE1_SOC_D8M_RTL/uart_communication/verilog-uart/uart/Uart8Receiver.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819467834 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../DE1_SOC_D8M_RTL/uart_communication/verilog-uart/uart/Uart8.v " "Can't analyze file -- file ../DE1_SOC_D8M_RTL/uart_communication/verilog-uart/uart/Uart8.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819467842 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../DE1_SOC_D8M_RTL/uart_communication/verilog-uart/uart/BaudRateGenerator.v " "Can't analyze file -- file ../DE1_SOC_D8M_RTL/uart_communication/verilog-uart/uart/BaudRateGenerator.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819467849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/uart_communication/image_sender.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/uart_communication/image_sender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Image_Sender " "Found entity 1: Image_Sender" {  } { { "../DE1_SOC_D8M_RTL/uart_communication/Image_Sender.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/uart_communication/Image_Sender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v/clock_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v/clock_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DELAY " "Found entity 1: CLOCK_DELAY" {  } { { "../DE1_SOC_D8M_RTL/V/CLOCK_DELAY.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V/CLOCK_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467885 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../DE1_SOC_D8M_RTL/V/VGA_RD_COUNTER.v " "Can't analyze file -- file ../DE1_SOC_D8M_RTL/V/VGA_RD_COUNTER.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819467892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v/i2c_write_wdata.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v/i2c_write_wdata.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_WDATA " "Found entity 1: I2C_WRITE_WDATA" {  } { { "../DE1_SOC_D8M_RTL/V/I2C_WRITE_WDATA.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V/I2C_WRITE_WDATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v/i2c_write_ptr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v/i2c_write_ptr.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_PTR " "Found entity 1: I2C_WRITE_PTR" {  } { { "../DE1_SOC_D8M_RTL/V/I2C_WRITE_PTR.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V/I2C_WRITE_PTR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v/i2c_reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v/i2c_reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_RESET_DELAY " "Found entity 1: I2C_RESET_DELAY" {  } { { "../DE1_SOC_D8M_RTL/V/I2C_RESET_DELAY.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V/I2C_RESET_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v/i2c_read_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v/i2c_read_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_READ_DATA " "Found entity 1: I2C_READ_DATA" {  } { { "../DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v/pll_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v/pll_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_test " "Found entity 1: pll_test" {  } { { "../DE1_SOC_D8M_RTL/V/pll_test.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V/pll_test.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 RESET_DELAY " "Found entity 1: RESET_DELAY" {  } { { "../DE1_SOC_D8M_RTL/V/RESET_DELAY.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V/RESET_DELAY.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819467997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819467997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v/clockmem.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v/clockmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCKMEM " "Found entity 1: CLOCKMEM" {  } { { "../DE1_SOC_D8M_RTL/V/CLOCKMEM.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V/CLOCKMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819468015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819468015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "../DE1_SOC_D8M_RTL/V/sdram_pll.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V/sdram_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819468029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819468029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v/fpsmonitor.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v/fpsmonitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 FpsMonitor " "Found entity 1: FpsMonitor" {  } { { "../DE1_SOC_D8M_RTL/V/FpsMonitor.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V/FpsMonitor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819468045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819468045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/vga_controller/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/vga_controller/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "../DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819468069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819468069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v/d8m_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v/d8m_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 D8M_LUT " "Found entity 1: D8M_LUT" {  } { { "../DE1_SOC_D8M_RTL/V/D8M_LUT.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V/D8M_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819468091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819468091 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../DE1_SOC_D8M_RTL/V/RAW2RGB_J.v " "Can't analyze file -- file ../DE1_SOC_D8M_RTL/V/RAW2RGB_J.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819468099 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../DE1_SOC_D8M_RTL/V/RAW_RGB_BIN.v " "Can't analyze file -- file ../DE1_SOC_D8M_RTL/V/RAW_RGB_BIN.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819468106 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../DE1_SOC_D8M_RTL/V/RAM_READ_COUNTER.v " "Can't analyze file -- file ../DE1_SOC_D8M_RTL/V/RAM_READ_COUNTER.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819468113 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../DE1_SOC_D8M_RTL/V/MIPI_CAMERA_CONFIG.v " "Can't analyze file -- file ../DE1_SOC_D8M_RTL/V/MIPI_CAMERA_CONFIG.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819468120 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../DE1_SOC_D8M_RTL/V/MIPI_BRIDGE_CONFIG.v " "Can't analyze file -- file ../DE1_SOC_D8M_RTL/V/MIPI_BRIDGE_CONFIG.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819468126 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../DE1_SOC_D8M_RTL/V/MIPI_BRIDGE_CAMERA_Config.v " "Can't analyze file -- file ../DE1_SOC_D8M_RTL/V/MIPI_BRIDGE_CAMERA_Config.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819468133 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../DE1_SOC_D8M_RTL/V/Line_Buffer_J.v " "Can't analyze file -- file ../DE1_SOC_D8M_RTL/V/Line_Buffer_J.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819468142 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../DE1_SOC_D8M_RTL/V/int_line.v " "Can't analyze file -- file ../DE1_SOC_D8M_RTL/V/int_line.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819468150 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "VCM_I2C.v(287) " "Verilog HDL Module Instantiation warning at VCM_I2C.v(287): ignored dangling comma in List of Port Connections" {  } { { "../DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" 287 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1678819468160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v_auto/vcm_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v_auto/vcm_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 VCM_I2C " "Found entity 1: VCM_I2C" {  } { { "../DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819468169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819468169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v_auto/vcm_ctrl_p.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v_auto/vcm_ctrl_p.v" { { "Info" "ISGN_ENTITY_NAME" "1 VCM_CTRL_P " "Found entity 1: VCM_CTRL_P" {  } { { "../DE1_SOC_D8M_RTL/V_Auto/VCM_CTRL_P.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Auto/VCM_CTRL_P.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819468186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819468186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v_auto/modify_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v_auto/modify_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 MODIFY_SYNC " "Found entity 1: MODIFY_SYNC" {  } { { "../DE1_SOC_D8M_RTL/V_Auto/MODIFY_SYNC.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Auto/MODIFY_SYNC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819468203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819468203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v_auto/lcd_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v_auto/lcd_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_COUNTER " "Found entity 1: LCD_COUNTER" {  } { { "../DE1_SOC_D8M_RTL/V_Auto/LCD_COUNTER.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Auto/LCD_COUNTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819468240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819468240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v_auto/i2c_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v_auto/i2c_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_DELAY " "Found entity 1: I2C_DELAY" {  } { { "../DE1_SOC_D8M_RTL/V_Auto/I2C_DELAY.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Auto/I2C_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819468270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819468270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v_auto/focus_adj.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v_auto/focus_adj.v" { { "Info" "ISGN_ENTITY_NAME" "1 FOCUS_ADJ " "Found entity 1: FOCUS_ADJ" {  } { { "../DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819468306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819468306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v_auto/f_vcm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v_auto/f_vcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 F_VCM " "Found entity 1: F_VCM" {  } { { "../DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819468326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819468326 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../DE1_SOC_D8M_RTL/V_Auto/CLOCKMEM.v " "Can't analyze file -- file ../DE1_SOC_D8M_RTL/V_Auto/CLOCKMEM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819468334 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VS vs AUTO_SYNC_MODIFY.v(4) " "Verilog HDL Declaration information at AUTO_SYNC_MODIFY.v(4): object \"VS\" differs only in case from object \"vs\" in the same scope" {  } { { "../DE1_SOC_D8M_RTL/V_Auto/AUTO_SYNC_MODIFY.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Auto/AUTO_SYNC_MODIFY.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678819468343 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HS hs AUTO_SYNC_MODIFY.v(5) " "Verilog HDL Declaration information at AUTO_SYNC_MODIFY.v(5): object \"HS\" differs only in case from object \"hs\" in the same scope" {  } { { "../DE1_SOC_D8M_RTL/V_Auto/AUTO_SYNC_MODIFY.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Auto/AUTO_SYNC_MODIFY.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678819468343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v_auto/auto_sync_modify.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v_auto/auto_sync_modify.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUTO_SYNC_MODIFY " "Found entity 1: AUTO_SYNC_MODIFY" {  } { { "../DE1_SOC_D8M_RTL/V_Auto/AUTO_SYNC_MODIFY.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Auto/AUTO_SYNC_MODIFY.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819468352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819468352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v_auto/auto_focus_on.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v_auto/auto_focus_on.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUTO_FOCUS_ON " "Found entity 1: AUTO_FOCUS_ON" {  } { { "../DE1_SOC_D8M_RTL/V_Auto/AUTO_FOCUS_ON.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Auto/AUTO_FOCUS_ON.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819468384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819468384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v_sdram_control/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v_sdram_control/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_WR_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819468414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819468414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v_sdram_control/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v_sdram_control/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819468451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819468451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v_sdram_control/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v_sdram_control/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control " "Found entity 1: Sdram_Control" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819468482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819468482 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1678819468498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v_sdram_control/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v_sdram_control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819468511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819468511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v_sdram_control/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v_sdram_control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/control_interface.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819468539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819468539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v_sdram_control/command.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v_sdram_control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/command.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/command.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819468589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819468589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v/video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/v/video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIDEO_PLL " "Found entity 1: VIDEO_PLL" {  } { { "../DE1_SOC_D8M_RTL/V/VIDEO_PLL.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V/VIDEO_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819468612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819468612 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_HS uart_sender.v(54) " "Verilog HDL Implicit Net warning at uart_sender.v(54): created implicit net for \"VGA_HS\"" {  } { { "../DE1_SOC_D8M_RTL/uart_sender.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/uart_sender.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819468613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_VS uart_sender.v(55) " "Verilog HDL Implicit Net warning at uart_sender.v(55): created implicit net for \"VGA_VS\"" {  } { { "../DE1_SOC_D8M_RTL/uart_sender.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/uart_sender.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819468613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "UART_RTS sdms_hardware.v(160) " "Verilog HDL Implicit Net warning at sdms_hardware.v(160): created implicit net for \"UART_RTS\"" {  } { { "sdms_hardware.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 160 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819468613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "UART_TXD sdms_hardware.v(161) " "Verilog HDL Implicit Net warning at sdms_hardware.v(161): created implicit net for \"UART_TXD\"" {  } { { "sdms_hardware.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 161 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819468613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DRAM_DQM sdms_hardware.v(261) " "Verilog HDL Implicit Net warning at sdms_hardware.v(261): created implicit net for \"DRAM_DQM\"" {  } { { "sdms_hardware.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 261 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819468613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "READY sdms_hardware.v(313) " "Verilog HDL Implicit Net warning at sdms_hardware.v(313): created implicit net for \"READY\"" {  } { { "sdms_hardware.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 313 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819468613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "V_CNT FOCUS_ADJ.v(58) " "Verilog HDL Implicit Net warning at FOCUS_ADJ.v(58): created implicit net for \"V_CNT\"" {  } { { "../DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819468613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "H_CNT FOCUS_ADJ.v(59) " "Verilog HDL Implicit Net warning at FOCUS_ADJ.v(59): created implicit net for \"H_CNT\"" {  } { { "../DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819468613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LINE FOCUS_ADJ.v(60) " "Verilog HDL Implicit Net warning at FOCUS_ADJ.v(60): created implicit net for \"LINE\"" {  } { { "../DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819468613 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sdms_hardware " "Elaborating entity \"sdms_hardware\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678819468989 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UART_RTS sdms_hardware.v(160) " "Verilog HDL or VHDL warning at sdms_hardware.v(160): object \"UART_RTS\" assigned a value but never read" {  } { { "sdms_hardware.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678819468990 "|sdms_hardware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UART_TXD sdms_hardware.v(161) " "Verilog HDL or VHDL warning at sdms_hardware.v(161): object \"UART_TXD\" assigned a value but never read" {  } { { "sdms_hardware.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678819468990 "|sdms_hardware"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST sdms_hardware.v(9) " "Output port \"ADC_CONVST\" at sdms_hardware.v(9) has no driver" {  } { { "sdms_hardware.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678819468995 "|sdms_hardware"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN sdms_hardware.v(10) " "Output port \"ADC_DIN\" at sdms_hardware.v(10) has no driver" {  } { { "sdms_hardware.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678819468995 "|sdms_hardware"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK sdms_hardware.v(12) " "Output port \"ADC_SCLK\" at sdms_hardware.v(12) has no driver" {  } { { "sdms_hardware.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678819468995 "|sdms_hardware"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT sdms_hardware.v(18) " "Output port \"AUD_DACDAT\" at sdms_hardware.v(18) has no driver" {  } { { "sdms_hardware.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678819468995 "|sdms_hardware"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK sdms_hardware.v(20) " "Output port \"AUD_XCK\" at sdms_hardware.v(20) has no driver" {  } { { "sdms_hardware.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678819468995 "|sdms_hardware"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM sdms_hardware.v(36) " "Output port \"DRAM_LDQM\" at sdms_hardware.v(36) has no driver" {  } { { "sdms_hardware.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678819468995 "|sdms_hardware"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM sdms_hardware.v(38) " "Output port \"DRAM_UDQM\" at sdms_hardware.v(38) has no driver" {  } { { "sdms_hardware.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678819468995 "|sdms_hardware"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK sdms_hardware.v(42) " "Output port \"FPGA_I2C_SCLK\" at sdms_hardware.v(42) has no driver" {  } { { "sdms_hardware.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678819468995 "|sdms_hardware"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD sdms_hardware.v(55) " "Output port \"IRDA_TXD\" at sdms_hardware.v(55) has no driver" {  } { { "sdms_hardware.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678819468995 "|sdms_hardware"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N sdms_hardware.v(76) " "Output port \"TD_RESET_N\" at sdms_hardware.v(76) has no driver" {  } { { "sdms_hardware.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678819468995 "|sdms_hardware"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MIPI_MCLK sdms_hardware.v(96) " "Output port \"MIPI_MCLK\" at sdms_hardware.v(96) has no driver" {  } { { "sdms_hardware.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678819468995 "|sdms_hardware"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_DELAY CLOCK_DELAY:del1 " "Elaborating entity \"CLOCK_DELAY\" for hierarchy \"CLOCK_DELAY:del1\"" {  } { { "sdms_hardware.v" "del1" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819469037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RESET_DELAY RESET_DELAY:u2 " "Elaborating entity \"RESET_DELAY\" for hierarchy \"RESET_DELAY:u2\"" {  } { { "sdms_hardware.v" "u2" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819469063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_test pll_test:pll_ref " "Elaborating entity \"pll_test\" for hierarchy \"pll_test:pll_ref\"" {  } { { "sdms_hardware.v" "pll_ref" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819469107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_test:pll_ref\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_test:pll_ref\|altpll:altpll_component\"" {  } { { "../DE1_SOC_D8M_RTL/V/pll_test.v" "altpll_component" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V/pll_test.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819469459 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_test:pll_ref\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_test:pll_ref\|altpll:altpll_component\"" {  } { { "../DE1_SOC_D8M_RTL/V/pll_test.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V/pll_test.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819469483 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_test:pll_ref\|altpll:altpll_component " "Instantiated megafunction \"pll_test:pll_ref\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_test " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_test\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469483 ""}  } { { "../DE1_SOC_D8M_RTL/V/pll_test.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V/pll_test.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678819469483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_test_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_test_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_test_altpll " "Found entity 1: pll_test_altpll" {  } { { "db/pll_test_altpll.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/pll_test_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819469593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819469593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_test_altpll pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated " "Elaborating entity \"pll_test_altpll\" for hierarchy \"pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819469603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIDEO_PLL VIDEO_PLL:pll_ref1 " "Elaborating entity \"VIDEO_PLL\" for hierarchy \"VIDEO_PLL:pll_ref1\"" {  } { { "sdms_hardware.v" "pll_ref1" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819469673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VIDEO_PLL:pll_ref1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VIDEO_PLL:pll_ref1\|altpll:altpll_component\"" {  } { { "../DE1_SOC_D8M_RTL/V/VIDEO_PLL.v" "altpll_component" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V/VIDEO_PLL.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819469760 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VIDEO_PLL:pll_ref1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VIDEO_PLL:pll_ref1\|altpll:altpll_component\"" {  } { { "../DE1_SOC_D8M_RTL/V/VIDEO_PLL.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V/VIDEO_PLL.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819469792 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VIDEO_PLL:pll_ref1\|altpll:altpll_component " "Instantiated megafunction \"VIDEO_PLL:pll_ref1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=VIDEO_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=VIDEO_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819469792 ""}  } { { "../DE1_SOC_D8M_RTL/V/VIDEO_PLL.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V/VIDEO_PLL.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678819469792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/video_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/video_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIDEO_PLL_altpll " "Found entity 1: VIDEO_PLL_altpll" {  } { { "db/video_pll_altpll.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/video_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819469900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819469900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIDEO_PLL_altpll VIDEO_PLL:pll_ref1\|altpll:altpll_component\|VIDEO_PLL_altpll:auto_generated " "Elaborating entity \"VIDEO_PLL_altpll\" for hierarchy \"VIDEO_PLL:pll_ref1\|altpll:altpll_component\|VIDEO_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819469912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll sdram_pll:u6 " "Elaborating entity \"sdram_pll\" for hierarchy \"sdram_pll:u6\"" {  } { { "sdms_hardware.v" "u6" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819469955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sdram_pll:u6\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sdram_pll:u6\|altpll:altpll_component\"" {  } { { "../DE1_SOC_D8M_RTL/V/sdram_pll.v" "altpll_component" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V/sdram_pll.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819470026 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_pll:u6\|altpll:altpll_component " "Elaborated megafunction instantiation \"sdram_pll:u6\|altpll:altpll_component\"" {  } { { "../DE1_SOC_D8M_RTL/V/sdram_pll.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V/sdram_pll.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819470057 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_pll:u6\|altpll:altpll_component " "Instantiated megafunction \"sdram_pll:u6\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2500 " "Parameter \"clk1_phase_shift\" = \"-2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sdram_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sdram_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819470058 ""}  } { { "../DE1_SOC_D8M_RTL/V/sdram_pll.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V/sdram_pll.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678819470058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sdram_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll_altpll " "Found entity 1: sdram_pll_altpll" {  } { { "db/sdram_pll_altpll.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/sdram_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819470170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll_altpll sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated " "Elaborating entity \"sdram_pll_altpll\" for hierarchy \"sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819470180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control Sdram_Control:u7 " "Elaborating entity \"Sdram_Control\" for hierarchy \"Sdram_Control:u7\"" {  } { { "sdms_hardware.v" "u7" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819470227 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "SA Sdram_Control.v(133) " "Verilog HDL warning at Sdram_Control.v(133): the port and data declarations for array port \"SA\" do not specify the same range for each dimension" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 133 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1678819470228 "|sdms_hardware|Sdram_Control:u7"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "SA Sdram_Control.v(185) " "HDL warning at Sdram_Control.v(185): see declaration for object \"SA\"" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 185 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819470228 "|sdms_hardware|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rWR2_ADDR Sdram_Control.v(157) " "Verilog HDL or VHDL warning at Sdram_Control.v(157): object \"rWR2_ADDR\" assigned a value but never read" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678819470229 "|sdms_hardware|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rWR2_MAX_ADDR Sdram_Control.v(158) " "Verilog HDL or VHDL warning at Sdram_Control.v(158): object \"rWR2_MAX_ADDR\" assigned a value but never read" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678819470229 "|sdms_hardware|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rWR2_LENGTH Sdram_Control.v(159) " "Verilog HDL or VHDL warning at Sdram_Control.v(159): object \"rWR2_LENGTH\" assigned a value but never read" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678819470229 "|sdms_hardware|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control.v(391) " "Verilog HDL assignment warning at Sdram_Control.v(391): truncated value with size 32 to match size of target (10)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819470232 "|sdms_hardware|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control.v(431) " "Verilog HDL Always Construct warning at Sdram_Control.v(431): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1678819470233 "|sdms_hardware|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control.v(431) " "Verilog HDL Always Construct warning at Sdram_Control.v(431): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1678819470233 "|sdms_hardware|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_MAX_ADDR Sdram_Control.v(431) " "Verilog HDL Always Construct warning at Sdram_Control.v(431): inferring latch(es) for variable \"rRD2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1678819470233 "|sdms_hardware|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_LENGTH Sdram_Control.v(431) " "Verilog HDL Always Construct warning at Sdram_Control.v(431): inferring latch(es) for variable \"rWR1_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1678819470234 "|sdms_hardware|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_LENGTH Sdram_Control.v(431) " "Verilog HDL Always Construct warning at Sdram_Control.v(431): inferring latch(es) for variable \"rRD1_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1678819470234 "|sdms_hardware|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_LENGTH Sdram_Control.v(431) " "Verilog HDL Always Construct warning at Sdram_Control.v(431): inferring latch(es) for variable \"rRD2_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1678819470234 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[0\] Sdram_Control.v(431) " "Inferred latch for \"rRD2_LENGTH\[0\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470239 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[1\] Sdram_Control.v(431) " "Inferred latch for \"rRD2_LENGTH\[1\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470239 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[2\] Sdram_Control.v(431) " "Inferred latch for \"rRD2_LENGTH\[2\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470239 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[3\] Sdram_Control.v(431) " "Inferred latch for \"rRD2_LENGTH\[3\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470240 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[4\] Sdram_Control.v(431) " "Inferred latch for \"rRD2_LENGTH\[4\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470240 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[5\] Sdram_Control.v(431) " "Inferred latch for \"rRD2_LENGTH\[5\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470240 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[6\] Sdram_Control.v(431) " "Inferred latch for \"rRD2_LENGTH\[6\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470240 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[7\] Sdram_Control.v(431) " "Inferred latch for \"rRD2_LENGTH\[7\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470240 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[8\] Sdram_Control.v(431) " "Inferred latch for \"rRD2_LENGTH\[8\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470240 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[9\] Sdram_Control.v(431) " "Inferred latch for \"rRD2_LENGTH\[9\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470240 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[10\] Sdram_Control.v(431) " "Inferred latch for \"rRD2_LENGTH\[10\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470240 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[0\] Sdram_Control.v(431) " "Inferred latch for \"rRD1_LENGTH\[0\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470240 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[1\] Sdram_Control.v(431) " "Inferred latch for \"rRD1_LENGTH\[1\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470240 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[2\] Sdram_Control.v(431) " "Inferred latch for \"rRD1_LENGTH\[2\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470240 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[3\] Sdram_Control.v(431) " "Inferred latch for \"rRD1_LENGTH\[3\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470240 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[4\] Sdram_Control.v(431) " "Inferred latch for \"rRD1_LENGTH\[4\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470240 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[5\] Sdram_Control.v(431) " "Inferred latch for \"rRD1_LENGTH\[5\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470240 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[6\] Sdram_Control.v(431) " "Inferred latch for \"rRD1_LENGTH\[6\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470240 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[7\] Sdram_Control.v(431) " "Inferred latch for \"rRD1_LENGTH\[7\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470240 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[8\] Sdram_Control.v(431) " "Inferred latch for \"rRD1_LENGTH\[8\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470241 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[9\] Sdram_Control.v(431) " "Inferred latch for \"rRD1_LENGTH\[9\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470241 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[10\] Sdram_Control.v(431) " "Inferred latch for \"rRD1_LENGTH\[10\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470241 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[0\] Sdram_Control.v(431) " "Inferred latch for \"rWR1_LENGTH\[0\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470241 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[1\] Sdram_Control.v(431) " "Inferred latch for \"rWR1_LENGTH\[1\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470241 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[2\] Sdram_Control.v(431) " "Inferred latch for \"rWR1_LENGTH\[2\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470241 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[3\] Sdram_Control.v(431) " "Inferred latch for \"rWR1_LENGTH\[3\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470241 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[4\] Sdram_Control.v(431) " "Inferred latch for \"rWR1_LENGTH\[4\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470241 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[5\] Sdram_Control.v(431) " "Inferred latch for \"rWR1_LENGTH\[5\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470241 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[6\] Sdram_Control.v(431) " "Inferred latch for \"rWR1_LENGTH\[6\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470241 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[7\] Sdram_Control.v(431) " "Inferred latch for \"rWR1_LENGTH\[7\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470241 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[8\] Sdram_Control.v(431) " "Inferred latch for \"rWR1_LENGTH\[8\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470241 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[9\] Sdram_Control.v(431) " "Inferred latch for \"rWR1_LENGTH\[9\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470241 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[10\] Sdram_Control.v(431) " "Inferred latch for \"rWR1_LENGTH\[10\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470241 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[0\] Sdram_Control.v(431) " "Inferred latch for \"rRD2_MAX_ADDR\[0\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470241 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[1\] Sdram_Control.v(431) " "Inferred latch for \"rRD2_MAX_ADDR\[1\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470241 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[2\] Sdram_Control.v(431) " "Inferred latch for \"rRD2_MAX_ADDR\[2\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470242 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[3\] Sdram_Control.v(431) " "Inferred latch for \"rRD2_MAX_ADDR\[3\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470242 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[4\] Sdram_Control.v(431) " "Inferred latch for \"rRD2_MAX_ADDR\[4\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470242 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[5\] Sdram_Control.v(431) " "Inferred latch for \"rRD2_MAX_ADDR\[5\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470242 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[6\] Sdram_Control.v(431) " "Inferred latch for \"rRD2_MAX_ADDR\[6\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470242 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[7\] Sdram_Control.v(431) " "Inferred latch for \"rRD2_MAX_ADDR\[7\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470242 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[8\] Sdram_Control.v(431) " "Inferred latch for \"rRD2_MAX_ADDR\[8\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470242 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[9\] Sdram_Control.v(431) " "Inferred latch for \"rRD2_MAX_ADDR\[9\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470242 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[10\] Sdram_Control.v(431) " "Inferred latch for \"rRD2_MAX_ADDR\[10\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470242 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[11\] Sdram_Control.v(431) " "Inferred latch for \"rRD2_MAX_ADDR\[11\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470242 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[12\] Sdram_Control.v(431) " "Inferred latch for \"rRD2_MAX_ADDR\[12\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470242 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[13\] Sdram_Control.v(431) " "Inferred latch for \"rRD2_MAX_ADDR\[13\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470242 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[14\] Sdram_Control.v(431) " "Inferred latch for \"rRD2_MAX_ADDR\[14\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470242 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[15\] Sdram_Control.v(431) " "Inferred latch for \"rRD2_MAX_ADDR\[15\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470242 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[16\] Sdram_Control.v(431) " "Inferred latch for \"rRD2_MAX_ADDR\[16\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470242 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[17\] Sdram_Control.v(431) " "Inferred latch for \"rRD2_MAX_ADDR\[17\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470242 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[18\] Sdram_Control.v(431) " "Inferred latch for \"rRD2_MAX_ADDR\[18\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470243 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[19\] Sdram_Control.v(431) " "Inferred latch for \"rRD2_MAX_ADDR\[19\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470243 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[20\] Sdram_Control.v(431) " "Inferred latch for \"rRD2_MAX_ADDR\[20\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470243 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[21\] Sdram_Control.v(431) " "Inferred latch for \"rRD2_MAX_ADDR\[21\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470243 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[22\] Sdram_Control.v(431) " "Inferred latch for \"rRD2_MAX_ADDR\[22\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470243 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control.v(431) " "Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470243 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control.v(431) " "Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470243 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control.v(431) " "Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470243 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control.v(431) " "Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470243 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control.v(431) " "Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470243 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control.v(431) " "Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470243 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control.v(431) " "Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470243 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control.v(431) " "Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470244 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control.v(431) " "Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470244 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control.v(431) " "Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470244 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control.v(431) " "Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470244 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control.v(431) " "Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470244 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control.v(431) " "Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470244 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control.v(431) " "Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470244 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control.v(431) " "Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470244 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control.v(431) " "Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470244 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control.v(431) " "Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470244 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control.v(431) " "Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470244 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control.v(431) " "Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470244 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control.v(431) " "Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470244 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control.v(431) " "Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470244 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control.v(431) " "Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470244 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control.v(431) " "Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470244 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control.v(431) " "Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470244 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control.v(431) " "Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470245 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control.v(431) " "Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470245 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control.v(431) " "Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470245 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control.v(431) " "Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470245 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control.v(431) " "Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470245 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control.v(431) " "Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470245 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control.v(431) " "Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470245 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control.v(431) " "Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470245 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control.v(431) " "Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470245 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control.v(431) " "Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470245 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control.v(431) " "Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470245 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control.v(431) " "Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470245 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control.v(431) " "Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470245 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control.v(431) " "Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470245 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control.v(431) " "Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470245 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control.v(431) " "Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470245 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control.v(431) " "Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470245 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control.v(431) " "Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470246 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control.v(431) " "Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470246 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control.v(431) " "Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470246 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control.v(431) " "Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470246 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control.v(431) " "Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control.v(431)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819470246 "|sdms_hardware|Sdram_Control:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control:u7\|control_interface:u_control_interface " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control:u7\|control_interface:u_control_interface\"" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "u_control_interface" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819470295 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(162) " "Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/control_interface.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/control_interface.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819470296 "|sdms_hardware|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(167) " "Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/control_interface.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/control_interface.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819470296 "|sdms_hardware|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(192) " "Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/control_interface.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/control_interface.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819470297 "|sdms_hardware|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control:u7\|command:u_command " "Elaborating entity \"command\" for hierarchy \"Sdram_Control:u7\|command:u_command\"" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "u_command" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819470340 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/command.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1678819470343 "|sdms_hardware|Sdram_Control:u7|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/command.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1678819470343 "|sdms_hardware|Sdram_Control:u7|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/command.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1678819470343 "|sdms_hardware|Sdram_Control:u7|command:u_command"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control:u7\|sdr_data_path:u_sdr_data_path " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control:u7\|sdr_data_path:u_sdr_data_path\"" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "u_sdr_data_path" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819470381 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(68) " "Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2)" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819470382 "|sdms_hardware|Sdram_Control:u7|sdr_data_path:u_sdr_data_path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\"" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "u_write1_fifo" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819470427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\"" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_WR_FIFO.v" "dcfifo_component" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_WR_FIFO.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819471453 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\"" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_WR_FIFO.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819471468 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819471468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819471468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819471468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819471468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819471468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819471468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819471468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 11 " "Parameter \"rdsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819471468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819471468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819471468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819471468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819471468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 11 " "Parameter \"wrsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819471468 ""}  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_WR_FIFO.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678819471468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_kkp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_kkp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_kkp1 " "Found entity 1: dcfifo_kkp1" {  } { { "db/dcfifo_kkp1.tdf" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/dcfifo_kkp1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819471674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819471674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_kkp1 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated " "Elaborating entity \"dcfifo_kkp1\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819471695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_pab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_pab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_pab " "Found entity 1: a_gray2bin_pab" {  } { { "db/a_gray2bin_pab.tdf" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/a_gray2bin_pab.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819471780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819471780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_pab Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|a_gray2bin_pab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_pab\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|a_gray2bin_pab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_kkp1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/dcfifo_kkp1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819471802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ov6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ov6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ov6 " "Found entity 1: a_graycounter_ov6" {  } { { "db/a_graycounter_ov6.tdf" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/a_graycounter_ov6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819471984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819471984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ov6 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|a_graycounter_ov6:rdptr_g1p " "Elaborating entity \"a_graycounter_ov6\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|a_graycounter_ov6:rdptr_g1p\"" {  } { { "db/dcfifo_kkp1.tdf" "rdptr_g1p" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/dcfifo_kkp1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819472007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_kdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_kdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_kdc " "Found entity 1: a_graycounter_kdc" {  } { { "db/a_graycounter_kdc.tdf" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/a_graycounter_kdc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819472154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819472154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_kdc Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|a_graycounter_kdc:wrptr_g1p " "Elaborating entity \"a_graycounter_kdc\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|a_graycounter_kdc:wrptr_g1p\"" {  } { { "db/dcfifo_kkp1.tdf" "wrptr_g1p" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/dcfifo_kkp1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819472172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f1b1 " "Found entity 1: altsyncram_f1b1" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/altsyncram_f1b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819472350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819472350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f1b1 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|altsyncram_f1b1:fifo_ram " "Elaborating entity \"altsyncram_f1b1\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|altsyncram_f1b1:fifo_ram\"" {  } { { "db/dcfifo_kkp1.tdf" "fifo_ram" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/dcfifo_kkp1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819472383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819472525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819472525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_kkp1.tdf" "rs_brp" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/dcfifo_kkp1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819472561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_fpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_fpl " "Found entity 1: alt_synch_pipe_fpl" {  } { { "db/alt_synch_pipe_fpl.tdf" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/alt_synch_pipe_fpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819472762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819472762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_fpl Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_fpl\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp\"" {  } { { "db/dcfifo_kkp1.tdf" "rs_dgwp" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/dcfifo_kkp1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819472799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0f9 " "Found entity 1: dffpipe_0f9" {  } { { "db/dffpipe_0f9.tdf" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/dffpipe_0f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819472946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819472946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0f9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp\|dffpipe_0f9:dffpipe13 " "Elaborating entity \"dffpipe_0f9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp\|dffpipe_0f9:dffpipe13\"" {  } { { "db/alt_synch_pipe_fpl.tdf" "dffpipe13" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/alt_synch_pipe_fpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819473016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_gpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_gpl " "Found entity 1: alt_synch_pipe_gpl" {  } { { "db/alt_synch_pipe_gpl.tdf" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/alt_synch_pipe_gpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819473148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819473148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_gpl Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_gpl\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp\"" {  } { { "db/dcfifo_kkp1.tdf" "ws_dgrp" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/dcfifo_kkp1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819473180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1f9 " "Found entity 1: dffpipe_1f9" {  } { { "db/dffpipe_1f9.tdf" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/dffpipe_1f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819473320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819473320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1f9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp\|dffpipe_1f9:dffpipe22 " "Elaborating entity \"dffpipe_1f9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp\|dffpipe_1f9:dffpipe22\"" {  } { { "db/alt_synch_pipe_gpl.tdf" "dffpipe22" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/alt_synch_pipe_gpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819473361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_uu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_uu5 " "Found entity 1: cmpr_uu5" {  } { { "db/cmpr_uu5.tdf" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/cmpr_uu5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819473591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819473591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_uu5 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_uu5\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_kkp1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/dcfifo_kkp1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819473613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tu5 " "Found entity 1: cmpr_tu5" {  } { { "db/cmpr_tu5.tdf" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/cmpr_tu5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819473753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819473753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tu5 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|cmpr_tu5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_tu5\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|cmpr_tu5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_kkp1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/dcfifo_kkp1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819473778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/mux_5r7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819474124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819474124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_kkp1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/dcfifo_kkp1.tdf" 94 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819474142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\"" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" "u_read1_fifo" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819474353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\"" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" "dcfifo_component" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819475150 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\"" {  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819475175 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819475175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819475175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819475175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819475175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819475175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819475175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819475175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 11 " "Parameter \"rdsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819475175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819475175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819475175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819475175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819475175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 11 " "Parameter \"wrsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819475175 ""}  } { { "../DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678819475175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_7lp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_7lp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_7lp1 " "Found entity 1: dcfifo_7lp1" {  } { { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/dcfifo_7lp1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819475359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819475359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_7lp1 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated " "Elaborating entity \"dcfifo_7lp1\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819475382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_hpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_hpl " "Found entity 1: alt_synch_pipe_hpl" {  } { { "db/alt_synch_pipe_hpl.tdf" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/alt_synch_pipe_hpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819475678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819475678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_hpl Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|alt_synch_pipe_hpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_hpl\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|alt_synch_pipe_hpl:rs_dgwp\"" {  } { { "db/dcfifo_7lp1.tdf" "rs_dgwp" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/dcfifo_7lp1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819475720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2f9 " "Found entity 1: dffpipe_2f9" {  } { { "db/dffpipe_2f9.tdf" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/dffpipe_2f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819475847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819475847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2f9 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|alt_synch_pipe_hpl:rs_dgwp\|dffpipe_2f9:dffpipe5 " "Elaborating entity \"dffpipe_2f9\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|alt_synch_pipe_hpl:rs_dgwp\|dffpipe_2f9:dffpipe5\"" {  } { { "db/alt_synch_pipe_hpl.tdf" "dffpipe5" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/alt_synch_pipe_hpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819475875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ipl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ipl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ipl " "Found entity 1: alt_synch_pipe_ipl" {  } { { "db/alt_synch_pipe_ipl.tdf" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/alt_synch_pipe_ipl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819476071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819476071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ipl Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|alt_synch_pipe_ipl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_ipl\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|alt_synch_pipe_ipl:ws_dgrp\"" {  } { { "db/dcfifo_7lp1.tdf" "ws_dgrp" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/dcfifo_7lp1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819476105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3f9 " "Found entity 1: dffpipe_3f9" {  } { { "db/dffpipe_3f9.tdf" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/dffpipe_3f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819476197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819476197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3f9 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|alt_synch_pipe_ipl:ws_dgrp\|dffpipe_3f9:dffpipe14 " "Elaborating entity \"dffpipe_3f9\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|alt_synch_pipe_ipl:ws_dgrp\|dffpipe_3f9:dffpipe14\"" {  } { { "db/alt_synch_pipe_ipl.tdf" "dffpipe14" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/alt_synch_pipe_ipl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819476225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUTO_FOCUS_ON AUTO_FOCUS_ON:vd " "Elaborating entity \"AUTO_FOCUS_ON\" for hierarchy \"AUTO_FOCUS_ON:vd\"" {  } { { "sdms_hardware.v" "vd" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819478116 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 AUTO_FOCUS_ON.v(19) " "Verilog HDL assignment warning at AUTO_FOCUS_ON.v(19): truncated value with size 32 to match size of target (1)" {  } { { "../DE1_SOC_D8M_RTL/V_Auto/AUTO_FOCUS_ON.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Auto/AUTO_FOCUS_ON.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819478117 "|sdms_hardware|AUTO_FOCUS_ON:vd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FOCUS_ADJ FOCUS_ADJ:adl " "Elaborating entity \"FOCUS_ADJ\" for hierarchy \"FOCUS_ADJ:adl\"" {  } { { "sdms_hardware.v" "adl" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819478165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUTO_SYNC_MODIFY FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE " "Elaborating entity \"AUTO_SYNC_MODIFY\" for hierarchy \"FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\"" {  } { { "../DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v" "RE" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819478391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODIFY_SYNC FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs " "Elaborating entity \"MODIFY_SYNC\" for hierarchy \"FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\"" {  } { { "../DE1_SOC_D8M_RTL/V_Auto/AUTO_SYNC_MODIFY.v" "vs" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Auto/AUTO_SYNC_MODIFY.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819478446 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MODIFY_SYNC.v(19) " "Verilog HDL assignment warning at MODIFY_SYNC.v(19): truncated value with size 32 to match size of target (16)" {  } { { "../DE1_SOC_D8M_RTL/V_Auto/MODIFY_SYNC.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Auto/MODIFY_SYNC.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819478447 "|sdms_hardware|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_COUNTER FOCUS_ADJ:adl\|LCD_COUNTER:cv1 " "Elaborating entity \"LCD_COUNTER\" for hierarchy \"FOCUS_ADJ:adl\|LCD_COUNTER:cv1\"" {  } { { "../DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v" "cv1" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819478531 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 LCD_COUNTER.v(31) " "Verilog HDL assignment warning at LCD_COUNTER.v(31): truncated value with size 32 to match size of target (16)" {  } { { "../DE1_SOC_D8M_RTL/V_Auto/LCD_COUNTER.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Auto/LCD_COUNTER.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819478532 "|sdms_hardware|FOCUS_ADJ:adl|LCD_COUNTER:cv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 LCD_COUNTER.v(36) " "Verilog HDL assignment warning at LCD_COUNTER.v(36): truncated value with size 32 to match size of target (16)" {  } { { "../DE1_SOC_D8M_RTL/V_Auto/LCD_COUNTER.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Auto/LCD_COUNTER.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819478532 "|sdms_hardware|FOCUS_ADJ:adl|LCD_COUNTER:cv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LCD_COUNTER.v(39) " "Verilog HDL assignment warning at LCD_COUNTER.v(39): truncated value with size 32 to match size of target (1)" {  } { { "../DE1_SOC_D8M_RTL/V_Auto/LCD_COUNTER.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Auto/LCD_COUNTER.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819478535 "|sdms_hardware|FOCUS_ADJ:adl|LCD_COUNTER:cv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LCD_COUNTER.v(47) " "Verilog HDL assignment warning at LCD_COUNTER.v(47): truncated value with size 32 to match size of target (1)" {  } { { "../DE1_SOC_D8M_RTL/V_Auto/LCD_COUNTER.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Auto/LCD_COUNTER.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819478535 "|sdms_hardware|FOCUS_ADJ:adl|LCD_COUNTER:cv1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VCM_CTRL_P FOCUS_ADJ:adl\|VCM_CTRL_P:pp " "Elaborating entity \"VCM_CTRL_P\" for hierarchy \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\"" {  } { { "../DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v" "pp" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819478712 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 VCM_CTRL_P.v(24) " "Verilog HDL assignment warning at VCM_CTRL_P.v(24): truncated value with size 32 to match size of target (18)" {  } { { "../DE1_SOC_D8M_RTL/V_Auto/VCM_CTRL_P.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819478714 "|sdms_hardware|FOCUS_ADJ:adl|VCM_CTRL_P:pp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VCM_CTRL_P.v(53) " "Verilog HDL assignment warning at VCM_CTRL_P.v(53): truncated value with size 32 to match size of target (8)" {  } { { "../DE1_SOC_D8M_RTL/V_Auto/VCM_CTRL_P.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Auto/VCM_CTRL_P.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819478715 "|sdms_hardware|FOCUS_ADJ:adl|VCM_CTRL_P:pp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F_VCM FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f " "Elaborating entity \"F_VCM\" for hierarchy \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\"" {  } { { "../DE1_SOC_D8M_RTL/V_Auto/VCM_CTRL_P.v" "f" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Auto/VCM_CTRL_P.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819478796 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 F_VCM.v(39) " "Verilog HDL assignment warning at F_VCM.v(39): truncated value with size 32 to match size of target (11)" {  } { { "../DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819478798 "|sdms_hardware|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 F_VCM.v(48) " "Verilog HDL assignment warning at F_VCM.v(48): truncated value with size 32 to match size of target (11)" {  } { { "../DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819478799 "|sdms_hardware|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 F_VCM.v(56) " "Verilog HDL assignment warning at F_VCM.v(56): truncated value with size 32 to match size of target (11)" {  } { { "../DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819478800 "|sdms_hardware|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_DELAY FOCUS_ADJ:adl\|I2C_DELAY:i2c " "Elaborating entity \"I2C_DELAY\" for hierarchy \"FOCUS_ADJ:adl\|I2C_DELAY:i2c\"" {  } { { "../DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v" "i2c" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819478864 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "READY1 I2C_DELAY.v(6) " "Output port \"READY1\" at I2C_DELAY.v(6) has no driver" {  } { { "../DE1_SOC_D8M_RTL/V_Auto/I2C_DELAY.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Auto/I2C_DELAY.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678819478866 "|sdms_hardware|FOCUS_ADJ:adl|I2C_DELAY:i2c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VCM_I2C FOCUS_ADJ:adl\|VCM_I2C:i2c2 " "Elaborating entity \"VCM_I2C\" for hierarchy \"FOCUS_ADJ:adl\|VCM_I2C:i2c2\"" {  } { { "../DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v" "i2c2" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819478922 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VCM_I2C.v(116) " "Verilog HDL assignment warning at VCM_I2C.v(116): truncated value with size 32 to match size of target (8)" {  } { { "../DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819478933 "|sdms_hardware|FOCUS_ADJ:adl|VCM_I2C:i2c2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VCM_I2C.v(169) " "Verilog HDL assignment warning at VCM_I2C.v(169): truncated value with size 32 to match size of target (8)" {  } { { "../DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819478938 "|sdms_hardware|FOCUS_ADJ:adl|VCM_I2C:i2c2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VCM_I2C.v(207) " "Verilog HDL assignment warning at VCM_I2C.v(207): truncated value with size 32 to match size of target (1)" {  } { { "../DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819478963 "|sdms_hardware|FOCUS_ADJ:adl|VCM_I2C:i2c2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TR VCM_I2C.v(32) " "Output port \"TR\" at VCM_I2C.v(32) has no driver" {  } { { "../DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678819478975 "|sdms_hardware|FOCUS_ADJ:adl|VCM_I2C:i2c2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCKMEM FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1 " "Elaborating entity \"CLOCKMEM\" for hierarchy \"FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\"" {  } { { "../DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" "c1" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819479207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_WDATA FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_WDATA:wrd " "Elaborating entity \"I2C_WRITE_WDATA\" for hierarchy \"FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_WDATA:wrd\"" {  } { { "../DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" "wrd" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819479256 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(72) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(72): truncated value with size 32 to match size of target (8)" {  } { { "../DE1_SOC_D8M_RTL/V/I2C_WRITE_WDATA.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V/I2C_WRITE_WDATA.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819479258 "|sdms_hardware|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(143) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(143): truncated value with size 32 to match size of target (8)" {  } { { "../DE1_SOC_D8M_RTL/V/I2C_WRITE_WDATA.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V/I2C_WRITE_WDATA.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819479262 "|sdms_hardware|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(153) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(153): truncated value with size 32 to match size of target (8)" {  } { { "../DE1_SOC_D8M_RTL/V/I2C_WRITE_WDATA.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V/I2C_WRITE_WDATA.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819479262 "|sdms_hardware|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_PTR FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt " "Elaborating entity \"I2C_WRITE_PTR\" for hierarchy \"FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\"" {  } { { "../DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" "wpt" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819479373 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(61) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(61): truncated value with size 32 to match size of target (8)" {  } { { "../DE1_SOC_D8M_RTL/V/I2C_WRITE_PTR.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V/I2C_WRITE_PTR.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819479377 "|sdms_hardware|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(125) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(125): truncated value with size 32 to match size of target (8)" {  } { { "../DE1_SOC_D8M_RTL/V/I2C_WRITE_PTR.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V/I2C_WRITE_PTR.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819479383 "|sdms_hardware|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(135) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(135): truncated value with size 32 to match size of target (8)" {  } { { "../DE1_SOC_D8M_RTL/V/I2C_WRITE_PTR.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V/I2C_WRITE_PTR.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819479384 "|sdms_hardware|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(160) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(160): truncated value with size 32 to match size of target (8)" {  } { { "../DE1_SOC_D8M_RTL/V/I2C_WRITE_PTR.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V/I2C_WRITE_PTR.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819479386 "|sdms_hardware|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_READ_DATA FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_READ_DATA:rd " "Elaborating entity \"I2C_READ_DATA\" for hierarchy \"FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_READ_DATA:rd\"" {  } { { "../DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" "rd" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819479487 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 9 I2C_READ_DATA.v(53) " "Verilog HDL assignment warning at I2C_READ_DATA.v(53): truncated value with size 33 to match size of target (9)" {  } { { "../DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819479490 "|sdms_hardware|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(67) " "Verilog HDL assignment warning at I2C_READ_DATA.v(67): truncated value with size 32 to match size of target (8)" {  } { { "../DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819479491 "|sdms_hardware|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(90) " "Verilog HDL assignment warning at I2C_READ_DATA.v(90): truncated value with size 32 to match size of target (8)" {  } { { "../DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819479492 "|sdms_hardware|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(93) " "Verilog HDL assignment warning at I2C_READ_DATA.v(93): truncated value with size 32 to match size of target (8)" {  } { { "../DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819479492 "|sdms_hardware|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(104) " "Verilog HDL assignment warning at I2C_READ_DATA.v(104): truncated value with size 32 to match size of target (8)" {  } { { "../DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819479493 "|sdms_hardware|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(168) " "Verilog HDL assignment warning at I2C_READ_DATA.v(168): truncated value with size 32 to match size of target (8)" {  } { { "../DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819479495 "|sdms_hardware|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(178) " "Verilog HDL assignment warning at I2C_READ_DATA.v(178): truncated value with size 32 to match size of target (8)" {  } { { "../DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819479496 "|sdms_hardware|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "I2C_READ_DATA.v(141) " "Verilog HDL Case Statement warning at I2C_READ_DATA.v(141): case item expression covers a value already covered by a previous case item" {  } { { "../DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v" 141 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1678819479497 "|sdms_hardware|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_RESET_DELAY FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_RESET_DELAY:DY " "Elaborating entity \"I2C_RESET_DELAY\" for hierarchy \"FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_RESET_DELAY:DY\"" {  } { { "../DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" "DY" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819479614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "sdms_hardware.v" "u1" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819479824 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(43) " "Verilog HDL assignment warning at VGA_Controller.v(43): truncated value with size 32 to match size of target (13)" {  } { { "../DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819479826 "|sdms_hardware|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(61) " "Verilog HDL assignment warning at VGA_Controller.v(61): truncated value with size 32 to match size of target (13)" {  } { { "../DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819479826 "|sdms_hardware|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Controller.v(70) " "Verilog HDL assignment warning at VGA_Controller.v(70): truncated value with size 32 to match size of target (1)" {  } { { "../DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819479827 "|sdms_hardware|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Controller.v(71) " "Verilog HDL assignment warning at VGA_Controller.v(71): truncated value with size 32 to match size of target (1)" {  } { { "../DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819479828 "|sdms_hardware|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Controller.v(78) " "Verilog HDL assignment warning at VGA_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "../DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819479828 "|sdms_hardware|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.v(84) " "Verilog HDL assignment warning at VGA_Controller.v(84): truncated value with size 32 to match size of target (8)" {  } { { "../DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819479828 "|sdms_hardware|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.v(85) " "Verilog HDL assignment warning at VGA_Controller.v(85): truncated value with size 32 to match size of target (8)" {  } { { "../DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819479829 "|sdms_hardware|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.v(86) " "Verilog HDL assignment warning at VGA_Controller.v(86): truncated value with size 32 to match size of target (8)" {  } { { "../DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819479829 "|sdms_hardware|VGA_Controller:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FpsMonitor FpsMonitor:uFps " "Elaborating entity \"FpsMonitor\" for hierarchy \"FpsMonitor:uFps\"" {  } { { "sdms_hardware.v" "uFps" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819479912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys sdms_sys:sys " "Elaborating entity \"sdms_sys\" for hierarchy \"sdms_sys:sys\"" {  } { { "sdms_hardware.v" "sys" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819480051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_jtag_uart_0 sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"sdms_sys_jtag_uart_0\" for hierarchy \"sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\"" {  } { { "../SDMS/sdms_sys/synthesis/sdms_sys.v" "jtag_uart_0" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/sdms_sys.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819480127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_jtag_uart_0_scfifo_w sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|sdms_sys_jtag_uart_0_scfifo_w:the_sdms_sys_jtag_uart_0_scfifo_w " "Elaborating entity \"sdms_sys_jtag_uart_0_scfifo_w\" for hierarchy \"sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|sdms_sys_jtag_uart_0_scfifo_w:the_sdms_sys_jtag_uart_0_scfifo_w\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" "the_sdms_sys_jtag_uart_0_scfifo_w" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819480174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|sdms_sys_jtag_uart_0_scfifo_w:the_sdms_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|sdms_sys_jtag_uart_0_scfifo_w:the_sdms_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" "wfifo" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819480858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|sdms_sys_jtag_uart_0_scfifo_w:the_sdms_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|sdms_sys_jtag_uart_0_scfifo_w:the_sdms_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819480890 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|sdms_sys_jtag_uart_0_scfifo_w:the_sdms_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|sdms_sys_jtag_uart_0_scfifo_w:the_sdms_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819480890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819480890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819480890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819480890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819480890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819480890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819480890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819480890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819480890 ""}  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678819480890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819481122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819481122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|sdms_sys_jtag_uart_0_scfifo_w:the_sdms_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|sdms_sys_jtag_uart_0_scfifo_w:the_sdms_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819481149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819481319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819481319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|sdms_sys_jtag_uart_0_scfifo_w:the_sdms_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|sdms_sys_jtag_uart_0_scfifo_w:the_sdms_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819481350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819481476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819481476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|sdms_sys_jtag_uart_0_scfifo_w:the_sdms_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|sdms_sys_jtag_uart_0_scfifo_w:the_sdms_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819481525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819481770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819481770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|sdms_sys_jtag_uart_0_scfifo_w:the_sdms_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|sdms_sys_jtag_uart_0_scfifo_w:the_sdms_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819481831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819482099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819482099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|sdms_sys_jtag_uart_0_scfifo_w:the_sdms_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|sdms_sys_jtag_uart_0_scfifo_w:the_sdms_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819482132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819482360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819482360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|sdms_sys_jtag_uart_0_scfifo_w:the_sdms_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|sdms_sys_jtag_uart_0_scfifo_w:the_sdms_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819482401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_jtag_uart_0_scfifo_r sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|sdms_sys_jtag_uart_0_scfifo_r:the_sdms_sys_jtag_uart_0_scfifo_r " "Elaborating entity \"sdms_sys_jtag_uart_0_scfifo_r\" for hierarchy \"sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|sdms_sys_jtag_uart_0_scfifo_r:the_sdms_sys_jtag_uart_0_scfifo_r\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" "the_sdms_sys_jtag_uart_0_scfifo_r" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819482538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sdms_sys_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sdms_sys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" "sdms_sys_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819483480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sdms_sys_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sdms_sys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819483548 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sdms_sys_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sdms_sys_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819483549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819483549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819483549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819483549 ""}  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678819483549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sdms_sys_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sdms_sys_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819485059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sdms_sys_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sdms_sys_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819485506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0 sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"sdms_sys_nios2_gen2_0\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\"" {  } { { "../SDMS/sdms_sys/synthesis/sdms_sys.v" "nios2_gen2_0" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/sdms_sys.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819485666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0.v" "cpu" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819485709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_test_bench sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_test_bench:the_sdms_sys_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_test_bench\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_test_bench:the_sdms_sys_nios2_gen2_0_cpu_test_bench\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "the_sdms_sys_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819486088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_register_bank_a_module sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_register_bank_a_module:sdms_sys_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_register_bank_a_module:sdms_sys_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "sdms_sys_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819486451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_register_bank_a_module:sdms_sys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_register_bank_a_module:sdms_sys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819486906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_register_bank_a_module:sdms_sys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_register_bank_a_module:sdms_sys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819487129 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_register_bank_a_module:sdms_sys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_register_bank_a_module:sdms_sys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819487130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819487130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819487130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819487130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819487130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819487130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819487130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819487130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819487130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819487130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819487130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819487130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819487130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819487130 ""}  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678819487130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819487415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819487415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_register_bank_a_module:sdms_sys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_register_bank_a_module:sdms_sys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819487438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_register_bank_b_module sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_register_bank_b_module:sdms_sys_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_register_bank_b_module:sdms_sys_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "sdms_sys_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819487649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_nios2_oci sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "the_sdms_sys_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819487889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_nios2_oci_debug sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_debug:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_debug:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819487949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_debug:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_debug:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819488044 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_debug:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_debug:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819488073 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_debug:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_debug:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819488074 ""}  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678819488074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_nios2_oci_break sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_break:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_break:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819488093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_nios2_oci_xbrk sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819488164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_nios2_oci_dbrk sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819488194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_nios2_oci_itrace sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_itrace:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_itrace:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819488224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_nios2_oci_dtrace sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819488254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_nios2_oci_td_mode sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_dtrace\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_td_mode:sdms_sys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_dtrace\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_td_mode:sdms_sys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "sdms_sys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819488327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819488529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819488583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819488607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819488629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_nios2_oci_pib sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_pib:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_pib:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819488653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_nios2_oci_im sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_im:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_im:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819488677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_nios2_avalon_reg sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_avalon_reg:the_sdms_sys_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_avalon_reg:the_sdms_sys_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "the_sdms_sys_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819488716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_nios2_ocimem sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_ocimem:the_sdms_sys_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_ocimem:the_sdms_sys_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "the_sdms_sys_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819488743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram_module sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_ocimem:the_sdms_sys_nios2_gen2_0_cpu_nios2_ocimem\|sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram_module:sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_ocimem:the_sdms_sys_nios2_gen2_0_cpu_nios2_ocimem\|sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram_module:sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819488806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_ocimem:the_sdms_sys_nios2_gen2_0_cpu_nios2_ocimem\|sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram_module:sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_ocimem:the_sdms_sys_nios2_gen2_0_cpu_nios2_ocimem\|sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram_module:sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819489029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_ocimem:the_sdms_sys_nios2_gen2_0_cpu_nios2_ocimem\|sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram_module:sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_ocimem:the_sdms_sys_nios2_gen2_0_cpu_nios2_ocimem\|sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram_module:sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819489049 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_ocimem:the_sdms_sys_nios2_gen2_0_cpu_nios2_ocimem\|sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram_module:sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_ocimem:the_sdms_sys_nios2_gen2_0_cpu_nios2_ocimem\|sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram_module:sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819489049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819489049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819489049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819489049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819489049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819489049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819489049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819489049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819489049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819489049 ""}  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678819489049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819489166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819489166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_ocimem:the_sdms_sys_nios2_gen2_0_cpu_nios2_ocimem\|sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram_module:sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_ocimem:the_sdms_sys_nios2_gen2_0_cpu_nios2_ocimem\|sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram_module:sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819489175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819489265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_debug_slave_tck sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sdms_sys_nios2_gen2_0_cpu_debug_slave_tck:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sdms_sys_nios2_gen2_0_cpu_debug_slave_tck:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_sdms_sys_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819489290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_debug_slave_sysclk sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sdms_sys_nios2_gen2_0_cpu_debug_slave_sysclk:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sdms_sys_nios2_gen2_0_cpu_debug_slave_sysclk:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_sdms_sys_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819489408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sdms_sys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sdms_sys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "sdms_sys_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819489591 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sdms_sys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sdms_sys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819489609 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sdms_sys_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sdms_sys_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819489609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819489609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819489609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819489609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819489609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819489609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819489609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819489609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819489609 ""}  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678819489609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sdms_sys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sdms_sys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819489627 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sdms_sys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sdms_sys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sdms_sys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sdms_sys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819489651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sdms_sys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sdms_sys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819489694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sdms_sys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sdms_sys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819489754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_onchip_memory2_0 sdms_sys:sys\|sdms_sys_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"sdms_sys_onchip_memory2_0\" for hierarchy \"sdms_sys:sys\|sdms_sys_onchip_memory2_0:onchip_memory2_0\"" {  } { { "../SDMS/sdms_sys/synthesis/sdms_sys.v" "onchip_memory2_0" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/sdms_sys.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819489802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sdms_sys:sys\|sdms_sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sdms_sys:sys\|sdms_sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819489839 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdms_sys:sys\|sdms_sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sdms_sys:sys\|sdms_sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_onchip_memory2_0.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819489862 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdms_sys:sys\|sdms_sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"sdms_sys:sys\|sdms_sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819489862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sdms_sys_onchip_memory2_0.hex " "Parameter \"init_file\" = \"sdms_sys_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819489862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819489862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10240 " "Parameter \"maximum_depth\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819489862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10240 " "Parameter \"numwords_a\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819489862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819489862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819489862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819489862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819489862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819489862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819489862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819489862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819489862 ""}  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_onchip_memory2_0.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678819489862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fin1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fin1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fin1 " "Found entity 1: altsyncram_fin1" {  } { { "db/altsyncram_fin1.tdf" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/altsyncram_fin1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819489981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819489981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fin1 sdms_sys:sys\|sdms_sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_fin1:auto_generated " "Elaborating entity \"altsyncram_fin1\" for hierarchy \"sdms_sys:sys\|sdms_sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_fin1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819489991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819490700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819490700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la sdms_sys:sys\|sdms_sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_fin1:auto_generated\|decode_5la:decode3 " "Elaborating entity \"decode_5la\" for hierarchy \"sdms_sys:sys\|sdms_sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_fin1:auto_generated\|decode_5la:decode3\"" {  } { { "db/altsyncram_fin1.tdf" "decode3" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/altsyncram_fin1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819490715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/mux_2hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819490838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819490838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb sdms_sys:sys\|sdms_sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_fin1:auto_generated\|mux_2hb:mux2 " "Elaborating entity \"mux_2hb\" for hierarchy \"sdms_sys:sys\|sdms_sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_fin1:auto_generated\|mux_2hb:mux2\"" {  } { { "db/altsyncram_fin1.tdf" "mux2" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/altsyncram_fin1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819490852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_touchscreen sdms_sys:sys\|sdms_sys_touchscreen:touchscreen " "Elaborating entity \"sdms_sys_touchscreen\" for hierarchy \"sdms_sys:sys\|sdms_sys_touchscreen:touchscreen\"" {  } { { "../SDMS/sdms_sys/synthesis/sdms_sys.v" "touchscreen" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/sdms_sys.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819491467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_touchscreen_tx sdms_sys:sys\|sdms_sys_touchscreen:touchscreen\|sdms_sys_touchscreen_tx:the_sdms_sys_touchscreen_tx " "Elaborating entity \"sdms_sys_touchscreen_tx\" for hierarchy \"sdms_sys:sys\|sdms_sys_touchscreen:touchscreen\|sdms_sys_touchscreen_tx:the_sdms_sys_touchscreen_tx\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_touchscreen.v" "the_sdms_sys_touchscreen_tx" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_touchscreen.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819491491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_touchscreen_rx sdms_sys:sys\|sdms_sys_touchscreen:touchscreen\|sdms_sys_touchscreen_rx:the_sdms_sys_touchscreen_rx " "Elaborating entity \"sdms_sys_touchscreen_rx\" for hierarchy \"sdms_sys:sys\|sdms_sys_touchscreen:touchscreen\|sdms_sys_touchscreen_rx:the_sdms_sys_touchscreen_rx\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_touchscreen.v" "the_sdms_sys_touchscreen_rx" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_touchscreen.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819491519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_touchscreen_rx_stimulus_source sdms_sys:sys\|sdms_sys_touchscreen:touchscreen\|sdms_sys_touchscreen_rx:the_sdms_sys_touchscreen_rx\|sdms_sys_touchscreen_rx_stimulus_source:the_sdms_sys_touchscreen_rx_stimulus_source " "Elaborating entity \"sdms_sys_touchscreen_rx_stimulus_source\" for hierarchy \"sdms_sys:sys\|sdms_sys_touchscreen:touchscreen\|sdms_sys_touchscreen_rx:the_sdms_sys_touchscreen_rx\|sdms_sys_touchscreen_rx_stimulus_source:the_sdms_sys_touchscreen_rx_stimulus_source\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_touchscreen.v" "the_sdms_sys_touchscreen_rx_stimulus_source" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_touchscreen.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819491555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_touchscreen_regs sdms_sys:sys\|sdms_sys_touchscreen:touchscreen\|sdms_sys_touchscreen_regs:the_sdms_sys_touchscreen_regs " "Elaborating entity \"sdms_sys_touchscreen_regs\" for hierarchy \"sdms_sys:sys\|sdms_sys_touchscreen:touchscreen\|sdms_sys_touchscreen_regs:the_sdms_sys_touchscreen_regs\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_touchscreen.v" "the_sdms_sys_touchscreen_regs" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_touchscreen.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819491602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_wifi_module sdms_sys:sys\|sdms_sys_wifi_module:wifi_module " "Elaborating entity \"sdms_sys_wifi_module\" for hierarchy \"sdms_sys:sys\|sdms_sys_wifi_module:wifi_module\"" {  } { { "../SDMS/sdms_sys/synthesis/sdms_sys.v" "wifi_module" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/sdms_sys.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819491636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_wifi_module_tx sdms_sys:sys\|sdms_sys_wifi_module:wifi_module\|sdms_sys_wifi_module_tx:the_sdms_sys_wifi_module_tx " "Elaborating entity \"sdms_sys_wifi_module_tx\" for hierarchy \"sdms_sys:sys\|sdms_sys_wifi_module:wifi_module\|sdms_sys_wifi_module_tx:the_sdms_sys_wifi_module_tx\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_wifi_module.v" "the_sdms_sys_wifi_module_tx" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_wifi_module.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819491676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_wifi_module_rx sdms_sys:sys\|sdms_sys_wifi_module:wifi_module\|sdms_sys_wifi_module_rx:the_sdms_sys_wifi_module_rx " "Elaborating entity \"sdms_sys_wifi_module_rx\" for hierarchy \"sdms_sys:sys\|sdms_sys_wifi_module:wifi_module\|sdms_sys_wifi_module_rx:the_sdms_sys_wifi_module_rx\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_wifi_module.v" "the_sdms_sys_wifi_module_rx" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_wifi_module.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819491710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_wifi_module_rx_stimulus_source sdms_sys:sys\|sdms_sys_wifi_module:wifi_module\|sdms_sys_wifi_module_rx:the_sdms_sys_wifi_module_rx\|sdms_sys_wifi_module_rx_stimulus_source:the_sdms_sys_wifi_module_rx_stimulus_source " "Elaborating entity \"sdms_sys_wifi_module_rx_stimulus_source\" for hierarchy \"sdms_sys:sys\|sdms_sys_wifi_module:wifi_module\|sdms_sys_wifi_module_rx:the_sdms_sys_wifi_module_rx\|sdms_sys_wifi_module_rx_stimulus_source:the_sdms_sys_wifi_module_rx_stimulus_source\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_wifi_module.v" "the_sdms_sys_wifi_module_rx_stimulus_source" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_wifi_module.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819491747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_wifi_module_regs sdms_sys:sys\|sdms_sys_wifi_module:wifi_module\|sdms_sys_wifi_module_regs:the_sdms_sys_wifi_module_regs " "Elaborating entity \"sdms_sys_wifi_module_regs\" for hierarchy \"sdms_sys:sys\|sdms_sys_wifi_module:wifi_module\|sdms_sys_wifi_module_regs:the_sdms_sys_wifi_module_regs\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_wifi_module.v" "the_sdms_sys_wifi_module_regs" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_wifi_module.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819491798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_mm_interconnect_0 sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"sdms_sys_mm_interconnect_0\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "../SDMS/sdms_sys/synthesis/sdms_sys.v" "mm_interconnect_0" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/sdms_sys.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819491847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819492078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819492124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819492163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819492195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819492228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:wifi_module_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:wifi_module_s1_translator\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "wifi_module_s1_translator" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819492262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819492307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 1053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819492334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 1137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819492479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819492660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 1178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819492705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_mm_interconnect_0_router sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_router:router " "Elaborating entity \"sdms_sys_mm_interconnect_0_router\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_router:router\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "router" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 1694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819492997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_mm_interconnect_0_router_default_decode sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_router:router\|sdms_sys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"sdms_sys_mm_interconnect_0_router_default_decode\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_router:router\|sdms_sys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819493046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_mm_interconnect_0_router_001 sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"sdms_sys_mm_interconnect_0_router_001\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_router_001:router_001\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "router_001" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 1710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819493068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_mm_interconnect_0_router_001_default_decode sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_router_001:router_001\|sdms_sys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"sdms_sys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_router_001:router_001\|sdms_sys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_001.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819493108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_mm_interconnect_0_router_002 sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"sdms_sys_mm_interconnect_0_router_002\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_router_002:router_002\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "router_002" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 1726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819493132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_mm_interconnect_0_router_002_default_decode sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_router_002:router_002\|sdms_sys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"sdms_sys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_router_002:router_002\|sdms_sys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819493158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_mm_interconnect_0_router_003 sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"sdms_sys_mm_interconnect_0_router_003\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_router_003:router_003\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "router_003" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 1742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819493181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_mm_interconnect_0_router_003_default_decode sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_router_003:router_003\|sdms_sys_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"sdms_sys_mm_interconnect_0_router_003_default_decode\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_router_003:router_003\|sdms_sys_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819493224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_mm_interconnect_0_cmd_demux sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"sdms_sys_mm_interconnect_0_cmd_demux\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 1831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819493291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_mm_interconnect_0_cmd_demux_001 sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"sdms_sys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 1866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819493337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_mm_interconnect_0_cmd_mux sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"sdms_sys_mm_interconnect_0_cmd_mux\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 1883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819493367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_mm_interconnect_0_cmd_mux_001 sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"sdms_sys_mm_interconnect_0_cmd_mux_001\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 1906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819493412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819493445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819493466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_mm_interconnect_0_rsp_demux sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"sdms_sys_mm_interconnect_0_rsp_demux\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 1992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819493595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_mm_interconnect_0_rsp_demux_001 sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"sdms_sys_mm_interconnect_0_rsp_demux_001\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 2015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819493639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_mm_interconnect_0_rsp_mux sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"sdms_sys_mm_interconnect_0_rsp_mux\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 2125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819493718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819493775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819493824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_mm_interconnect_0_rsp_mux_001 sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"sdms_sys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 2160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819493927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_rsp_mux_001.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819493965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819493983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_mm_interconnect_0_avalon_st_adapter sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"sdms_sys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 2189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819494006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|sdms_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"sdms_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|sdms_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819494027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_irq_mapper sdms_sys:sys\|sdms_sys_irq_mapper:irq_mapper " "Elaborating entity \"sdms_sys_irq_mapper\" for hierarchy \"sdms_sys:sys\|sdms_sys_irq_mapper:irq_mapper\"" {  } { { "../SDMS/sdms_sys/synthesis/sdms_sys.v" "irq_mapper" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/sdms_sys.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819494103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sdms_sys:sys\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sdms_sys:sys\|altera_reset_controller:rst_controller\"" {  } { { "../SDMS/sdms_sys/synthesis/sdms_sys.v" "rst_controller" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/sdms_sys.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819494124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sdms_sys:sys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sdms_sys:sys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819494146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sdms_sys:sys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sdms_sys:sys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819494178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sdms_sys:sys\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sdms_sys:sys\|altera_reset_controller:rst_controller_001\"" {  } { { "../SDMS/sdms_sys/synthesis/sdms_sys.v" "rst_controller_001" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/sdms_sys.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819494221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_sender uart_sender:us0 " "Elaborating entity \"uart_sender\" for hierarchy \"uart_sender:us0\"" {  } { { "sdms_hardware.v" "us0" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819494254 ""}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "GPIO\[0\] GPIO\[34\] uart_sender.v(12) " "Bidirectional port \"GPIO\[34\]\" at uart_sender.v(12) has a one-way connection to bidirectional port \"GPIO\[0\]\"" {  } { { "../DE1_SOC_D8M_RTL/uart_sender.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/uart_sender.v" 12 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819494256 "|sdms_hardware|uart_sender:us0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Image_Sender uart_sender:us0\|Image_Sender:is0 " "Elaborating entity \"Image_Sender\" for hierarchy \"uart_sender:us0\|Image_Sender:is0\"" {  } { { "../DE1_SOC_D8M_RTL/uart_sender.v" "is0" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/uart_sender.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819494276 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Image_Sender.v(133) " "Verilog HDL assignment warning at Image_Sender.v(133): truncated value with size 32 to match size of target (19)" {  } { { "../DE1_SOC_D8M_RTL/uart_communication/Image_Sender.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/uart_communication/Image_Sender.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819494277 "|sdms_hardware|uart_sender:us0|Image_Sender:is0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Image_Sender.v(137) " "Verilog HDL assignment warning at Image_Sender.v(137): truncated value with size 32 to match size of target (19)" {  } { { "../DE1_SOC_D8M_RTL/uart_communication/Image_Sender.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/uart_communication/Image_Sender.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819494278 "|sdms_hardware|uart_sender:us0|Image_Sender:is0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Image_Sender.v(140) " "Verilog HDL assignment warning at Image_Sender.v(140): truncated value with size 32 to match size of target (8)" {  } { { "../DE1_SOC_D8M_RTL/uart_communication/Image_Sender.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/uart_communication/Image_Sender.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819494278 "|sdms_hardware|uart_sender:us0|Image_Sender:is0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Image_Sender.v(142) " "Verilog HDL assignment warning at Image_Sender.v(142): truncated value with size 32 to match size of target (8)" {  } { { "../DE1_SOC_D8M_RTL/uart_communication/Image_Sender.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/uart_communication/Image_Sender.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819494278 "|sdms_hardware|uart_sender:us0|Image_Sender:is0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 Image_Sender.v(146) " "Verilog HDL assignment warning at Image_Sender.v(146): truncated value with size 10 to match size of target (8)" {  } { { "../DE1_SOC_D8M_RTL/uart_communication/Image_Sender.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/uart_communication/Image_Sender.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819494278 "|sdms_hardware|uart_sender:us0|Image_Sender:is0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Image_Sender.v(147) " "Verilog HDL assignment warning at Image_Sender.v(147): truncated value with size 32 to match size of target (8)" {  } { { "../DE1_SOC_D8M_RTL/uart_communication/Image_Sender.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/uart_communication/Image_Sender.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819494278 "|sdms_hardware|uart_sender:us0|Image_Sender:is0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Image_Sender.v(148) " "Verilog HDL assignment warning at Image_Sender.v(148): truncated value with size 32 to match size of target (8)" {  } { { "../DE1_SOC_D8M_RTL/uart_communication/Image_Sender.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/uart_communication/Image_Sender.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819494278 "|sdms_hardware|uart_sender:us0|Image_Sender:is0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Image_Sender.v(161) " "Verilog HDL assignment warning at Image_Sender.v(161): truncated value with size 32 to match size of target (3)" {  } { { "../DE1_SOC_D8M_RTL/uart_communication/Image_Sender.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/uart_communication/Image_Sender.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819494278 "|sdms_hardware|uart_sender:us0|Image_Sender:is0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Image_Sender.v(128) " "Verilog HDL Case Statement information at Image_Sender.v(128): all case item expressions in this case statement are onehot" {  } { { "../DE1_SOC_D8M_RTL/uart_communication/Image_Sender.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/uart_communication/Image_Sender.v" 128 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1678819494279 "|sdms_hardware|uart_sender:us0|Image_Sender:is0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Image_Sender.v(225) " "Verilog HDL assignment warning at Image_Sender.v(225): truncated value with size 32 to match size of target (1)" {  } { { "../DE1_SOC_D8M_RTL/uart_communication/Image_Sender.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/uart_communication/Image_Sender.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678819494280 "|sdms_hardware|uart_sender:us0|Image_Sender:is0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_hex uart_sender:us0\|seven_seg_hex:h0 " "Elaborating entity \"seven_seg_hex\" for hierarchy \"uart_sender:us0\|seven_seg_hex:h0\"" {  } { { "../DE1_SOC_D8M_RTL/uart_sender.v" "h0" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/uart_sender.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819494342 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "cfin MIPI_BRIDGE_CAMERA_Config " "Node instance \"cfin\" instantiates undefined entity \"MIPI_BRIDGE_CAMERA_Config\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "sdms_hardware.v" "cfin" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 194 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1678819494366 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u4 RAW2RGB_J " "Node instance \"u4\" instantiates undefined entity \"RAW2RGB_J\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "sdms_hardware.v" "u4" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 283 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1678819494366 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "uart Uart8 " "Node instance \"uart\" instantiates undefined entity \"Uart8\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../DE1_SOC_D8M_RTL/uart_sender.v" "uart" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/uart_sender.v" 86 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1678819494366 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/output_files/sdms_hardware.map.smsg " "Generated suppressed messages file C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/output_files/sdms_hardware.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819495165 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 107 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 107 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4943 " "Peak virtual memory: 4943 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678819497267 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 14 11:44:57 2023 " "Processing ended: Tue Mar 14 11:44:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678819497267 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678819497267 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678819497267 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819497267 ""}
