

================================================================
== Vivado HLS Report for 'flow_calc'
================================================================
* Date:           Wed Jun 24 04:23:17 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        optical
* Solution:       sol
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.286|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+---------+--------+---------+---------+
    |      Latency     |     Interval     | Pipeline|
    |   min  |   max   |   min  |   max   |   Type  |
    +--------+---------+--------+---------+---------+
    |  893801|  8483689|  893801|  8483689|   none  |
    +--------+---------+--------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+---------+--------------+-----------+-----------+------+----------+
        |             |      Latency     |   Iteration  |  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max   |    Latency   |  achieved |   target  | Count| Pipelined|
        +-------------+--------+---------+--------------+-----------+-----------+------+----------+
        |- Loop 1     |  893800|  8483688| 2050 ~ 19458 |          -|          -|   436|    no    |
        | + Loop 1.1  |    2048|    19456|    2 ~ 19    |          -|          -|  1024|    no    |
        +-------------+--------+---------+--------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 21 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 22 [1/1] (1.06ns)   --->   "br label %.loopexit" [optical_flow_sw.cpp:216]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%r_0 = phi i9 [ 0, %0 ], [ %r, %.loopexit.loopexit ]"   --->   Operation 23 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.25ns)   --->   "%icmp_ln216 = icmp eq i9 %r_0, -76" [optical_flow_sw.cpp:216]   --->   Operation 24 'icmp' 'icmp_ln216' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 436, i64 436, i64 436)"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.40ns)   --->   "%r = add i9 %r_0, 1" [optical_flow_sw.cpp:216]   --->   Operation 26 'add' 'r' <Predicate = true> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln216, label %5, label %.preheader.preheader" [optical_flow_sw.cpp:216]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %r_0, i32 1, i32 8)" [optical_flow_sw.cpp:220]   --->   Operation 28 'partselect' 'tmp_20' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.22ns)   --->   "%icmp_ln220 = icmp ne i8 %tmp_20, 0" [optical_flow_sw.cpp:220]   --->   Operation 29 'icmp' 'icmp_ln220' <Predicate = (!icmp_ln216)> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.25ns)   --->   "%icmp_ln220_1 = icmp ult i9 %r_0, -78" [optical_flow_sw.cpp:220]   --->   Operation 30 'icmp' 'icmp_ln220_1' <Predicate = (!icmp_ln216)> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_10 = call i19 @_ssdm_op_BitConcatenate.i19.i9.i10(i9 %r_0, i10 0)" [optical_flow_sw.cpp:223]   --->   Operation 31 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln220 = zext i19 %tmp_10 to i20" [optical_flow_sw.cpp:220]   --->   Operation 32 'zext' 'zext_ln220' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.61ns)   --->   "%and_ln220 = and i1 %icmp_ln220, %icmp_ln220_1" [optical_flow_sw.cpp:220]   --->   Operation 33 'and' 'and_ln220' <Predicate = (!icmp_ln216)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.06ns)   --->   "br label %.preheader" [optical_flow_sw.cpp:218]   --->   Operation 34 'br' <Predicate = (!icmp_ln216)> <Delay = 1.06>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "ret void" [optical_flow_sw.cpp:236]   --->   Operation 35 'ret' <Predicate = (icmp_ln216)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.20>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%c_0 = phi i11 [ %c, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 36 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.32ns)   --->   "%icmp_ln218 = icmp eq i11 %c_0, -1024" [optical_flow_sw.cpp:218]   --->   Operation 37 'icmp' 'icmp_ln218' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 38 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.42ns)   --->   "%c = add i11 %c_0, 1" [optical_flow_sw.cpp:218]   --->   Operation 39 'add' 'c' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln218, label %.loopexit.loopexit, label %1" [optical_flow_sw.cpp:218]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_21 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %c_0, i32 1, i32 10)" [optical_flow_sw.cpp:220]   --->   Operation 41 'partselect' 'tmp_21' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.29ns)   --->   "%icmp_ln220_2 = icmp ne i10 %tmp_21, 0" [optical_flow_sw.cpp:220]   --->   Operation 42 'icmp' 'icmp_ln220_2' <Predicate = (!icmp_ln218)> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (1.32ns)   --->   "%icmp_ln220_3 = icmp ult i11 %c_0, 1022" [optical_flow_sw.cpp:220]   --->   Operation 43 'icmp' 'icmp_ln220_3' <Predicate = (!icmp_ln218)> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln220_2)   --->   "%and_ln220_1 = and i1 %icmp_ln220_2, %icmp_ln220_3" [optical_flow_sw.cpp:220]   --->   Operation 44 'and' 'and_ln220_1' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln220_2 = and i1 %and_ln220_1, %and_ln220" [optical_flow_sw.cpp:220]   --->   Operation 45 'and' 'and_ln220_2' <Predicate = (!icmp_ln218)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i11 %c_0 to i20" [optical_flow_sw.cpp:223]   --->   Operation 46 'zext' 'zext_ln223' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.54ns)   --->   "%add_ln223 = add i20 %zext_ln220, %zext_ln223" [optical_flow_sw.cpp:223]   --->   Operation 47 'add' 'add_ln223' <Predicate = (!icmp_ln218)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln223_1 = zext i20 %add_ln223 to i64" [optical_flow_sw.cpp:223]   --->   Operation 48 'zext' 'zext_ln223_1' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tensor_val_0_addr = getelementptr [446464 x float]* @tensor_val_0, i64 0, i64 %zext_ln223_1" [optical_flow_sw.cpp:223]   --->   Operation 49 'getelementptr' 'tensor_val_0_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tensor_val_1_addr = getelementptr [446464 x float]* @tensor_val_1, i64 0, i64 %zext_ln223_1" [optical_flow_sw.cpp:223]   --->   Operation 50 'getelementptr' 'tensor_val_1_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tensor_val_3_addr = getelementptr [446464 x float]* @tensor_val_3, i64 0, i64 %zext_ln223_1" [optical_flow_sw.cpp:223]   --->   Operation 51 'getelementptr' 'tensor_val_3_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tensor_val_4_addr = getelementptr [446464 x float]* @tensor_val_4, i64 0, i64 %zext_ln223_1" [optical_flow_sw.cpp:224]   --->   Operation 52 'getelementptr' 'tensor_val_4_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tensor_val_5_addr = getelementptr [446464 x float]* @tensor_val_5, i64 0, i64 %zext_ln223_1" [optical_flow_sw.cpp:224]   --->   Operation 53 'getelementptr' 'tensor_val_5_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%output_x_addr = getelementptr [446464 x float]* %output_x, i64 0, i64 %zext_ln223_1" [optical_flow_sw.cpp:224]   --->   Operation 54 'getelementptr' 'output_x_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%output_y_addr = getelementptr [446464 x float]* %output_y, i64 0, i64 %zext_ln223_1" [optical_flow_sw.cpp:226]   --->   Operation 55 'getelementptr' 'output_y_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %and_ln220_2, label %2, label %3" [optical_flow_sw.cpp:220]   --->   Operation 56 'br' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (2.66ns)   --->   "store float 0.000000e+00, float* %output_x_addr, align 4" [optical_flow_sw.cpp:231]   --->   Operation 57 'store' <Predicate = (!icmp_ln218 & !and_ln220_2)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 446464> <RAM>
ST_3 : Operation 58 [1/1] (1.06ns)   --->   "br label %4"   --->   Operation 58 'br' <Predicate = (!icmp_ln218 & !and_ln220_2)> <Delay = 1.06>
ST_3 : Operation 59 [2/2] (2.66ns)   --->   "%tensor_val_0_load = load float* %tensor_val_0_addr, align 4" [optical_flow_sw.cpp:223]   --->   Operation 59 'load' 'tensor_val_0_load' <Predicate = (!icmp_ln218 & and_ln220_2)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 446464> <RAM>
ST_3 : Operation 60 [2/2] (2.66ns)   --->   "%tensor_val_1_load = load float* %tensor_val_1_addr, align 4" [optical_flow_sw.cpp:223]   --->   Operation 60 'load' 'tensor_val_1_load' <Predicate = (!icmp_ln218 & and_ln220_2)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 446464> <RAM>
ST_3 : Operation 61 [2/2] (2.66ns)   --->   "%tensor_val_3_load = load float* %tensor_val_3_addr, align 4" [optical_flow_sw.cpp:223]   --->   Operation 61 'load' 'tensor_val_3_load' <Predicate = (!icmp_ln218 & and_ln220_2)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 446464> <RAM>
ST_3 : Operation 62 [2/2] (2.66ns)   --->   "%tensor_val_5_load = load float* %tensor_val_5_addr, align 4" [optical_flow_sw.cpp:224]   --->   Operation 62 'load' 'tensor_val_5_load' <Predicate = (!icmp_ln218 & and_ln220_2)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 446464> <RAM>
ST_3 : Operation 63 [2/2] (2.66ns)   --->   "%tensor_val_4_load = load float* %tensor_val_4_addr, align 4" [optical_flow_sw.cpp:224]   --->   Operation 63 'load' 'tensor_val_4_load' <Predicate = (!icmp_ln218 & and_ln220_2)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 446464> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 64 'br' <Predicate = (icmp_ln218)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.66>
ST_4 : Operation 65 [1/2] (2.66ns)   --->   "%tensor_val_0_load = load float* %tensor_val_0_addr, align 4" [optical_flow_sw.cpp:223]   --->   Operation 65 'load' 'tensor_val_0_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 446464> <RAM>
ST_4 : Operation 66 [1/2] (2.66ns)   --->   "%tensor_val_1_load = load float* %tensor_val_1_addr, align 4" [optical_flow_sw.cpp:223]   --->   Operation 66 'load' 'tensor_val_1_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 446464> <RAM>
ST_4 : Operation 67 [1/2] (2.66ns)   --->   "%tensor_val_3_load = load float* %tensor_val_3_addr, align 4" [optical_flow_sw.cpp:223]   --->   Operation 67 'load' 'tensor_val_3_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 446464> <RAM>
ST_4 : Operation 68 [1/2] (2.66ns)   --->   "%tensor_val_5_load = load float* %tensor_val_5_addr, align 4" [optical_flow_sw.cpp:224]   --->   Operation 68 'load' 'tensor_val_5_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 446464> <RAM>
ST_4 : Operation 69 [1/2] (2.66ns)   --->   "%tensor_val_4_load = load float* %tensor_val_4_addr, align 4" [optical_flow_sw.cpp:224]   --->   Operation 69 'load' 'tensor_val_4_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 446464> <RAM>

State 5 <SV = 4> <Delay = 8.28>
ST_5 : Operation 70 [3/3] (8.28ns)   --->   "%tmp = fmul float %tensor_val_0_load, %tensor_val_1_load" [optical_flow_sw.cpp:223]   --->   Operation 70 'fmul' 'tmp' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [3/3] (8.28ns)   --->   "%tmp_s = fmul float %tensor_val_3_load, %tensor_val_3_load" [optical_flow_sw.cpp:223]   --->   Operation 71 'fmul' 'tmp_s' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [3/3] (8.28ns)   --->   "%tmp_3 = fmul float %tensor_val_5_load, %tensor_val_3_load" [optical_flow_sw.cpp:224]   --->   Operation 72 'fmul' 'tmp_3' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [3/3] (8.28ns)   --->   "%tmp_4 = fmul float %tensor_val_4_load, %tensor_val_1_load" [optical_flow_sw.cpp:224]   --->   Operation 73 'fmul' 'tmp_4' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [3/3] (8.28ns)   --->   "%tmp_7 = fmul float %tensor_val_4_load, %tensor_val_3_load" [optical_flow_sw.cpp:226]   --->   Operation 74 'fmul' 'tmp_7' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [3/3] (8.28ns)   --->   "%tmp_8 = fmul float %tensor_val_5_load, %tensor_val_0_load" [optical_flow_sw.cpp:226]   --->   Operation 75 'fmul' 'tmp_8' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.28>
ST_6 : Operation 76 [2/3] (8.28ns)   --->   "%tmp = fmul float %tensor_val_0_load, %tensor_val_1_load" [optical_flow_sw.cpp:223]   --->   Operation 76 'fmul' 'tmp' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [2/3] (8.28ns)   --->   "%tmp_s = fmul float %tensor_val_3_load, %tensor_val_3_load" [optical_flow_sw.cpp:223]   --->   Operation 77 'fmul' 'tmp_s' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [2/3] (8.28ns)   --->   "%tmp_3 = fmul float %tensor_val_5_load, %tensor_val_3_load" [optical_flow_sw.cpp:224]   --->   Operation 78 'fmul' 'tmp_3' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [2/3] (8.28ns)   --->   "%tmp_4 = fmul float %tensor_val_4_load, %tensor_val_1_load" [optical_flow_sw.cpp:224]   --->   Operation 79 'fmul' 'tmp_4' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [2/3] (8.28ns)   --->   "%tmp_7 = fmul float %tensor_val_4_load, %tensor_val_3_load" [optical_flow_sw.cpp:226]   --->   Operation 80 'fmul' 'tmp_7' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [2/3] (8.28ns)   --->   "%tmp_8 = fmul float %tensor_val_5_load, %tensor_val_0_load" [optical_flow_sw.cpp:226]   --->   Operation 81 'fmul' 'tmp_8' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.28>
ST_7 : Operation 82 [1/3] (8.28ns)   --->   "%tmp = fmul float %tensor_val_0_load, %tensor_val_1_load" [optical_flow_sw.cpp:223]   --->   Operation 82 'fmul' 'tmp' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/3] (8.28ns)   --->   "%tmp_s = fmul float %tensor_val_3_load, %tensor_val_3_load" [optical_flow_sw.cpp:223]   --->   Operation 83 'fmul' 'tmp_s' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/3] (8.28ns)   --->   "%tmp_3 = fmul float %tensor_val_5_load, %tensor_val_3_load" [optical_flow_sw.cpp:224]   --->   Operation 84 'fmul' 'tmp_3' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/3] (8.28ns)   --->   "%tmp_4 = fmul float %tensor_val_4_load, %tensor_val_1_load" [optical_flow_sw.cpp:224]   --->   Operation 85 'fmul' 'tmp_4' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/3] (8.28ns)   --->   "%tmp_7 = fmul float %tensor_val_4_load, %tensor_val_3_load" [optical_flow_sw.cpp:226]   --->   Operation 86 'fmul' 'tmp_7' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/3] (8.28ns)   --->   "%tmp_8 = fmul float %tensor_val_5_load, %tensor_val_0_load" [optical_flow_sw.cpp:226]   --->   Operation 87 'fmul' 'tmp_8' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.71>
ST_8 : Operation 88 [4/4] (7.71ns)   --->   "%denom = fsub float %tmp, %tmp_s" [optical_flow_sw.cpp:223]   --->   Operation 88 'fsub' 'denom' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [4/4] (7.71ns)   --->   "%tmp_5 = fsub float %tmp_3, %tmp_4" [optical_flow_sw.cpp:224]   --->   Operation 89 'fsub' 'tmp_5' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [4/4] (7.71ns)   --->   "%tmp_9 = fsub float %tmp_7, %tmp_8" [optical_flow_sw.cpp:226]   --->   Operation 90 'fsub' 'tmp_9' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.71>
ST_9 : Operation 91 [3/4] (7.71ns)   --->   "%denom = fsub float %tmp, %tmp_s" [optical_flow_sw.cpp:223]   --->   Operation 91 'fsub' 'denom' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [3/4] (7.71ns)   --->   "%tmp_5 = fsub float %tmp_3, %tmp_4" [optical_flow_sw.cpp:224]   --->   Operation 92 'fsub' 'tmp_5' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 93 [3/4] (7.71ns)   --->   "%tmp_9 = fsub float %tmp_7, %tmp_8" [optical_flow_sw.cpp:226]   --->   Operation 93 'fsub' 'tmp_9' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.71>
ST_10 : Operation 94 [2/4] (7.71ns)   --->   "%denom = fsub float %tmp, %tmp_s" [optical_flow_sw.cpp:223]   --->   Operation 94 'fsub' 'denom' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [2/4] (7.71ns)   --->   "%tmp_5 = fsub float %tmp_3, %tmp_4" [optical_flow_sw.cpp:224]   --->   Operation 95 'fsub' 'tmp_5' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [2/4] (7.71ns)   --->   "%tmp_9 = fsub float %tmp_7, %tmp_8" [optical_flow_sw.cpp:226]   --->   Operation 96 'fsub' 'tmp_9' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.71>
ST_11 : Operation 97 [1/4] (7.71ns)   --->   "%denom = fsub float %tmp, %tmp_s" [optical_flow_sw.cpp:223]   --->   Operation 97 'fsub' 'denom' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 98 [1/4] (7.71ns)   --->   "%tmp_5 = fsub float %tmp_3, %tmp_4" [optical_flow_sw.cpp:224]   --->   Operation 98 'fsub' 'tmp_5' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 99 [1/4] (7.71ns)   --->   "%tmp_9 = fsub float %tmp_7, %tmp_8" [optical_flow_sw.cpp:226]   --->   Operation 99 'fsub' 'tmp_9' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.19>
ST_12 : Operation 100 [9/9] (8.19ns)   --->   "%tmp_6 = fdiv float %tmp_5, %denom" [optical_flow_sw.cpp:224]   --->   Operation 100 'fdiv' 'tmp_6' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 101 [9/9] (8.19ns)   --->   "%tmp_1 = fdiv float %tmp_9, %denom" [optical_flow_sw.cpp:226]   --->   Operation 101 'fdiv' 'tmp_1' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.19>
ST_13 : Operation 102 [8/9] (8.19ns)   --->   "%tmp_6 = fdiv float %tmp_5, %denom" [optical_flow_sw.cpp:224]   --->   Operation 102 'fdiv' 'tmp_6' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 103 [8/9] (8.19ns)   --->   "%tmp_1 = fdiv float %tmp_9, %denom" [optical_flow_sw.cpp:226]   --->   Operation 103 'fdiv' 'tmp_1' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.19>
ST_14 : Operation 104 [7/9] (8.19ns)   --->   "%tmp_6 = fdiv float %tmp_5, %denom" [optical_flow_sw.cpp:224]   --->   Operation 104 'fdiv' 'tmp_6' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 105 [7/9] (8.19ns)   --->   "%tmp_1 = fdiv float %tmp_9, %denom" [optical_flow_sw.cpp:226]   --->   Operation 105 'fdiv' 'tmp_1' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.19>
ST_15 : Operation 106 [6/9] (8.19ns)   --->   "%tmp_6 = fdiv float %tmp_5, %denom" [optical_flow_sw.cpp:224]   --->   Operation 106 'fdiv' 'tmp_6' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 107 [6/9] (8.19ns)   --->   "%tmp_1 = fdiv float %tmp_9, %denom" [optical_flow_sw.cpp:226]   --->   Operation 107 'fdiv' 'tmp_1' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.19>
ST_16 : Operation 108 [5/9] (8.19ns)   --->   "%tmp_6 = fdiv float %tmp_5, %denom" [optical_flow_sw.cpp:224]   --->   Operation 108 'fdiv' 'tmp_6' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 109 [5/9] (8.19ns)   --->   "%tmp_1 = fdiv float %tmp_9, %denom" [optical_flow_sw.cpp:226]   --->   Operation 109 'fdiv' 'tmp_1' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.19>
ST_17 : Operation 110 [4/9] (8.19ns)   --->   "%tmp_6 = fdiv float %tmp_5, %denom" [optical_flow_sw.cpp:224]   --->   Operation 110 'fdiv' 'tmp_6' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 111 [4/9] (8.19ns)   --->   "%tmp_1 = fdiv float %tmp_9, %denom" [optical_flow_sw.cpp:226]   --->   Operation 111 'fdiv' 'tmp_1' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.19>
ST_18 : Operation 112 [3/9] (8.19ns)   --->   "%tmp_6 = fdiv float %tmp_5, %denom" [optical_flow_sw.cpp:224]   --->   Operation 112 'fdiv' 'tmp_6' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 113 [3/9] (8.19ns)   --->   "%tmp_1 = fdiv float %tmp_9, %denom" [optical_flow_sw.cpp:226]   --->   Operation 113 'fdiv' 'tmp_1' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.19>
ST_19 : Operation 114 [2/9] (8.19ns)   --->   "%tmp_6 = fdiv float %tmp_5, %denom" [optical_flow_sw.cpp:224]   --->   Operation 114 'fdiv' 'tmp_6' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 115 [2/9] (8.19ns)   --->   "%tmp_1 = fdiv float %tmp_9, %denom" [optical_flow_sw.cpp:226]   --->   Operation 115 'fdiv' 'tmp_1' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.19>
ST_20 : Operation 116 [1/9] (8.19ns)   --->   "%tmp_6 = fdiv float %tmp_5, %denom" [optical_flow_sw.cpp:224]   --->   Operation 116 'fdiv' 'tmp_6' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 117 [1/9] (8.19ns)   --->   "%tmp_1 = fdiv float %tmp_9, %denom" [optical_flow_sw.cpp:226]   --->   Operation 117 'fdiv' 'tmp_1' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.72>
ST_21 : Operation 118 [1/1] (2.66ns)   --->   "store float %tmp_6, float* %output_x_addr, align 4" [optical_flow_sw.cpp:224]   --->   Operation 118 'store' <Predicate = (and_ln220_2)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 446464> <RAM>
ST_21 : Operation 119 [1/1] (1.06ns)   --->   "br label %4" [optical_flow_sw.cpp:228]   --->   Operation 119 'br' <Predicate = (and_ln220_2)> <Delay = 1.06>
ST_21 : Operation 120 [1/1] (0.00ns)   --->   "%storemerge = phi float [ 0.000000e+00, %3 ], [ %tmp_1, %2 ]" [optical_flow_sw.cpp:226]   --->   Operation 120 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 121 [1/1] (2.66ns)   --->   "store float %storemerge, float* %output_y_addr, align 4" [optical_flow_sw.cpp:226]   --->   Operation 121 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 446464> <RAM>
ST_21 : Operation 122 [1/1] (0.00ns)   --->   "br label %.preheader" [optical_flow_sw.cpp:218]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.06ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') with incoming values : ('r', optical_flow_sw.cpp:216) [10]  (1.06 ns)

 <State 2>: 1.87ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', optical_flow_sw.cpp:216) [10]  (0 ns)
	'icmp' operation ('icmp_ln220_1', optical_flow_sw.cpp:220) [18]  (1.26 ns)
	'and' operation ('and_ln220', optical_flow_sw.cpp:220) [21]  (0.616 ns)

 <State 3>: 4.21ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', optical_flow_sw.cpp:218) [24]  (0 ns)
	'add' operation ('add_ln223', optical_flow_sw.cpp:223) [36]  (1.54 ns)
	'getelementptr' operation ('output_x_addr', optical_flow_sw.cpp:224) [43]  (0 ns)
	'store' operation ('store_ln231', optical_flow_sw.cpp:231) of constant 0 on array 'output_x' [47]  (2.66 ns)

 <State 4>: 2.66ns
The critical path consists of the following:
	'load' operation ('tensor_val_0_load', optical_flow_sw.cpp:223) on array 'tensor_val_0' [50]  (2.66 ns)

 <State 5>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp', optical_flow_sw.cpp:223) [52]  (8.29 ns)

 <State 6>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp', optical_flow_sw.cpp:223) [52]  (8.29 ns)

 <State 7>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp', optical_flow_sw.cpp:223) [52]  (8.29 ns)

 <State 8>: 7.72ns
The critical path consists of the following:
	'fsub' operation ('denom', optical_flow_sw.cpp:223) [55]  (7.72 ns)

 <State 9>: 7.72ns
The critical path consists of the following:
	'fsub' operation ('denom', optical_flow_sw.cpp:223) [55]  (7.72 ns)

 <State 10>: 7.72ns
The critical path consists of the following:
	'fsub' operation ('denom', optical_flow_sw.cpp:223) [55]  (7.72 ns)

 <State 11>: 7.72ns
The critical path consists of the following:
	'fsub' operation ('denom', optical_flow_sw.cpp:223) [55]  (7.72 ns)

 <State 12>: 8.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6', optical_flow_sw.cpp:224) [61]  (8.2 ns)

 <State 13>: 8.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6', optical_flow_sw.cpp:224) [61]  (8.2 ns)

 <State 14>: 8.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6', optical_flow_sw.cpp:224) [61]  (8.2 ns)

 <State 15>: 8.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6', optical_flow_sw.cpp:224) [61]  (8.2 ns)

 <State 16>: 8.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6', optical_flow_sw.cpp:224) [61]  (8.2 ns)

 <State 17>: 8.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6', optical_flow_sw.cpp:224) [61]  (8.2 ns)

 <State 18>: 8.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6', optical_flow_sw.cpp:224) [61]  (8.2 ns)

 <State 19>: 8.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6', optical_flow_sw.cpp:224) [61]  (8.2 ns)

 <State 20>: 8.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6', optical_flow_sw.cpp:224) [61]  (8.2 ns)

 <State 21>: 3.73ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('storemerge', optical_flow_sw.cpp:226) with incoming values : ('tmp_1', optical_flow_sw.cpp:226) [69]  (1.06 ns)
	'phi' operation ('storemerge', optical_flow_sw.cpp:226) with incoming values : ('tmp_1', optical_flow_sw.cpp:226) [69]  (0 ns)
	'store' operation ('store_ln226', optical_flow_sw.cpp:226) of variable 'storemerge', optical_flow_sw.cpp:226 on array 'output_y' [70]  (2.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
