Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'group_num_i' [C:/Users/kawad/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/log_mel.v:286]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'group_num_i' [C:/Users/kawad/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/log_mel.v:303]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'group_num_i' [C:/Users/kawad/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/log_mel.v:320]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.input_counter
Compiling module xil_defaultlib.framing_default
Compiling module xil_defaultlib.hann_window_rom
Compiling module xil_defaultlib.hann_window
Compiling module xil_defaultlib.Butterfly
Compiling module xil_defaultlib.DelayBuffer(DEPTH=512)
Compiling module xil_defaultlib.DelayBuffer(DEPTH=256)
Compiling module xil_defaultlib.Twiddle
Compiling module xil_defaultlib.Multiply
Compiling module xil_defaultlib.SdfUnit_default
Compiling module xil_defaultlib.DelayBuffer(DEPTH=128)
Compiling module xil_defaultlib.DelayBuffer(DEPTH=64)
Compiling module xil_defaultlib.SdfUnit(M=256)
Compiling module xil_defaultlib.DelayBuffer
Compiling module xil_defaultlib.DelayBuffer(DEPTH=16)
Compiling module xil_defaultlib.SdfUnit(M=64)
Compiling module xil_defaultlib.DelayBuffer(DEPTH=8)
Compiling module xil_defaultlib.DelayBuffer(DEPTH=4)
Compiling module xil_defaultlib.SdfUnit(M=16)
Compiling module xil_defaultlib.DelayBuffer(DEPTH=2)
Compiling module xil_defaultlib.DelayBuffer(DEPTH=1)
Compiling module xil_defaultlib.SdfUnit(M=4)
Compiling module xil_defaultlib.FFT
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.mel_filter_coef
Compiling module xil_defaultlib.mel_filter
Compiling module xil_defaultlib.log
Compiling module xil_defaultlib.log_mel_spectrogram
Compiling module xil_defaultlib.TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_behav
