

================================================================
== Vitis HLS Report for 'Axi2Mat'
================================================================
* Date:           Wed Mar 20 05:12:15 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+----------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max    | min |   max   |   Type   |
    +---------+---------+----------+-----------+-----+---------+----------+
    |       20|  2073619|  0.200 us|  20.736 ms|   18|  2073609|  dataflow|
    +---------+---------+----------+-----------+-----+---------+----------+

    + Detail: 
        * Instance: 
        +------------------+---------------+---------+---------+----------+-----------+-----+---------+----------+
        |                  |               |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline |
        |     Instance     |     Module    |   min   |   max   |    min   |    max    | min |   max   |   Type   |
        +------------------+---------------+---------+---------+----------+-----------+-----+---------+----------+
        |Axi2AxiStream_U0  |Axi2AxiStream  |       17|      106|  0.170 us|   1.060 us|   17|      106|        no|
        |AxiStream2Mat_U0  |AxiStream2Mat  |       10|  2073609|  0.100 us|  20.736 ms|   10|  2073609|  dataflow|
        +------------------+---------------+---------+---------+----------+-----------+-----+---------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|     297|    204|    -|
|Instance         |        -|    4|    4000|  13909|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    4|    4297|  14115|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|       4|     26|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------+---------------+---------+----+------+-------+-----+
    |     Instance     |     Module    | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +------------------+---------------+---------+----+------+-------+-----+
    |Axi2AxiStream_U0  |Axi2AxiStream  |        0|   1|   674|    415|    0|
    |AxiStream2Mat_U0  |AxiStream2Mat  |        0|   3|  3326|  13494|    0|
    +------------------+---------------+---------+----+------+-------+-----+
    |Total             |               |        0|   4|  4000|  13909|    0|
    +------------------+---------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------+---------+----+----+-----+------+-----+---------+
    |   Name   | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------+---------+----+----+-----+------+-----+---------+
    |cols_c_U  |        0|  99|   0|    -|     2|   32|       64|
    |ldata_U   |        0|  99|   0|    -|     2|  512|     1024|
    |rows_c_U  |        0|  99|   0|    -|     2|   32|       64|
    +----------+---------+----+----+-----+------+-----+---------+
    |Total     |        0| 297|   0|    0|     6|  576|     1152|
    +----------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|m_axi_gmem1_AWVALID    |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|   32|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|  512|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|   64|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|   32|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|  512|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_RFIFONUM   |   in|    9|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|       m_axi|           gmem1|       pointer|
|din                    |   in|   64|     ap_none|             din|        scalar|
|din_ap_vld             |   in|    1|     ap_none|             din|        scalar|
|imgInput0_data_din     |  out|   24|     ap_fifo|  imgInput0_data|       pointer|
|imgInput0_data_full_n  |   in|    1|     ap_fifo|  imgInput0_data|       pointer|
|imgInput0_data_write   |  out|    1|     ap_fifo|  imgInput0_data|       pointer|
|rows                   |   in|   32|     ap_none|            rows|        scalar|
|rows_ap_vld            |   in|    1|     ap_none|            rows|        scalar|
|cols                   |   in|   32|     ap_none|            cols|        scalar|
|cols_ap_vld            |   in|    1|     ap_none|            cols|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|         Axi2Mat|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|         Axi2Mat|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|         Axi2Mat|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|         Axi2Mat|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|         Axi2Mat|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|         Axi2Mat|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|         Axi2Mat|  return value|
+-----------------------+-----+-----+------------+----------------+--------------+

