<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Pandora Head Sensors: LPC_SC_TypeDef Struct Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>

</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Pandora Head Sensors
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div>
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
  initNavTree('structLPC__SC__TypeDef.html','');
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">LPC_SC_TypeDef Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="LPC_SC_TypeDef" -->
<p><code>#include &lt;<a class="el" href="LPC407x__8x__177x__8x_8h_source.html">LPC407x_8x_177x_8x.h</a>&gt;</code></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#ad7b9da8772f01f3ecca6abd97625a80f">FLASHCFG</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#a8e0fd99318a2d51748f6546c40e7b563">RESERVED0</a> [31]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#ae75e4960a5e1d70b912d93a3d9dd3193">PLL0CON</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#a8793cd1c3649849b126253e8567c9138">PLL0CFG</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#a93ce12cb449f3c327553dbab596c9bc5">PLL0STAT</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#acdafef0cdd425361238c459db34dd810">PLL0FEED</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#a142c9c410f0776ac5a9cefe1d5e9ee82">RESERVED1</a> [4]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#aeadf4a0049ea8f39ad5144146385fe32">PLL1CON</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#a12e98febef8928ec39fe5963eb8c1509">PLL1CFG</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#a00d9e4d1bf9425f8310d458bf0b166e8">PLL1STAT</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#af6c3319c7cad9a705520c6e205ba62e5">PLL1FEED</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#a81fd5567769ff37fe5415ec07bbc49e8">RESERVED2</a> [4]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#a661570acbb7e8c549780c3cf9a74e0e4">PCON</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#a1858001ba97e3934cee0bdfc33f16959">PCONP</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#aad91a1d847b97409ea227e61621e470b">PCONP1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#ac8fb0a3dbfc0a5e32b333d9a8ee905f1">RESERVED3</a> [13]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#a7e70f2d715c8858a47ff5ba786fa48d0">EMCCLKSEL</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#a2a648e27b11557f21ab6dee4f7ec2ebf">CCLKSEL</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#a5102ac147a1d59dc15ce80855ceec4df">USBCLKSEL</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#a8dcd0dd0fc85a2a6370a46fa65e851ee">CLKSRCSEL</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#a360e7a10db3b4a35777f97a65e7a7fe2">CANSLEEPCLR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#a907def49bd3587a5261aac321bd2ca80">CANWAKEFLAGS</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#a52633bb3c0f9ec0af687b9577d760593">RESERVED4</a> [10]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#a3cefb20190df3a39bfe353aa7ffbff35">EXTINT</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#afee22eb88da66edb69e254cb88927525">RESERVED5</a> [1]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#adec4ea2d72d5e85c19a632b5449a6d5a">EXTMODE</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#a969f6ecc348c0932af9cdf757dd37acd">EXTPOLAR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#a1242c4cb262a530ddb6014803178daa9">RESERVED6</a> [12]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#ae36341edb8867121c822553ff40befb4">RSID</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#a2b14f5367d0359d227519edb23d84175">RESERVED7</a> [7]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#ac96ef5d474b2033cdfb8dac1cb1cb513">SCS</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#af794542fae0b4bee6d51259d867b4d01">IRCTRIM</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#af6142ca1595d38c1cb6b7e69a0bf643b">PCLKSEL</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#abbd47bf806ead59078d05527385688c5">RESERVED8</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#a2a81a243822da4dc6b526bf1fee461e8">PBOOST</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#a52a1a304bfde40cea233c27c311c8174">SPIFICLKSEL</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#a2fc3096e2521a3a334238f43e8d96f06">LCD_CFG</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#aca81c5e89f36784c7db47db2e25555fb">RESERVED10</a> [1]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#a5590a260eb4d547a84c32498862c04b7">USBIntSt</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#af3d37f98e345ed9c1dcf42f7bc3927eb">DMAREQSEL</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#a848ba26aa2608fc911578e16386b8dff">CLKOUTCFG</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#a3969908883ca3acbb65b398b6ac44435">RSTCON0</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#aa5457d95980f74c556beba20002682cf">RSTCON1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#aa300ed41a6218c61bf41e46f44ca2128">RESERVED11</a> [2]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#ad49808917666d18a197ba6ea4930c729">EMCDLYCTL</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__SC__TypeDef.html#af059e2eec06266363b43a29413c2fce7">EMCCAL</a></td></tr>
</table>
<hr/><h2>Field Documentation</h2>
<a class="anchor" id="a360e7a10db3b4a35777f97a65e7a7fe2"></a><!-- doxytag: member="LPC_SC_TypeDef::CANSLEEPCLR" ref="a360e7a10db3b4a35777f97a65e7a7fe2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__SC__TypeDef.html#a360e7a10db3b4a35777f97a65e7a7fe2">LPC_SC_TypeDef::CANSLEEPCLR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x110 (R/W) CAN Sleep Clear Register </p>

</div>
</div>
<a class="anchor" id="a907def49bd3587a5261aac321bd2ca80"></a><!-- doxytag: member="LPC_SC_TypeDef::CANWAKEFLAGS" ref="a907def49bd3587a5261aac321bd2ca80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__SC__TypeDef.html#a907def49bd3587a5261aac321bd2ca80">LPC_SC_TypeDef::CANWAKEFLAGS</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x114 (R/W) CAN Wake-up Flags Register </p>

</div>
</div>
<a class="anchor" id="a2a648e27b11557f21ab6dee4f7ec2ebf"></a><!-- doxytag: member="LPC_SC_TypeDef::CCLKSEL" ref="a2a648e27b11557f21ab6dee4f7ec2ebf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__SC__TypeDef.html#a2a648e27b11557f21ab6dee4f7ec2ebf">LPC_SC_TypeDef::CCLKSEL</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x104 (R/W) CPU Clock Selection Register </p>

</div>
</div>
<a class="anchor" id="a848ba26aa2608fc911578e16386b8dff"></a><!-- doxytag: member="LPC_SC_TypeDef::CLKOUTCFG" ref="a848ba26aa2608fc911578e16386b8dff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__SC__TypeDef.html#a848ba26aa2608fc911578e16386b8dff">LPC_SC_TypeDef::CLKOUTCFG</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x1C8 (R/W) Clock Output Configuration Register </p>

</div>
</div>
<a class="anchor" id="a8dcd0dd0fc85a2a6370a46fa65e851ee"></a><!-- doxytag: member="LPC_SC_TypeDef::CLKSRCSEL" ref="a8dcd0dd0fc85a2a6370a46fa65e851ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__SC__TypeDef.html#a8dcd0dd0fc85a2a6370a46fa65e851ee">LPC_SC_TypeDef::CLKSRCSEL</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x10C (R/W) Clock Source Select Register </p>

</div>
</div>
<a class="anchor" id="af3d37f98e345ed9c1dcf42f7bc3927eb"></a><!-- doxytag: member="LPC_SC_TypeDef::DMAREQSEL" ref="af3d37f98e345ed9c1dcf42f7bc3927eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__SC__TypeDef.html#af3d37f98e345ed9c1dcf42f7bc3927eb">LPC_SC_TypeDef::DMAREQSEL</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x1C4 (R/W) DMA Request Select Register </p>

</div>
</div>
<a class="anchor" id="af059e2eec06266363b43a29413c2fce7"></a><!-- doxytag: member="LPC_SC_TypeDef::EMCCAL" ref="af059e2eec06266363b43a29413c2fce7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__SC__TypeDef.html#af059e2eec06266363b43a29413c2fce7">LPC_SC_TypeDef::EMCCAL</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x1E0 (R/W) Calibration of programmable delays </p>

</div>
</div>
<a class="anchor" id="a7e70f2d715c8858a47ff5ba786fa48d0"></a><!-- doxytag: member="LPC_SC_TypeDef::EMCCLKSEL" ref="a7e70f2d715c8858a47ff5ba786fa48d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__SC__TypeDef.html#a7e70f2d715c8858a47ff5ba786fa48d0">LPC_SC_TypeDef::EMCCLKSEL</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x100 (R/W) External Memory Controller Clock Selection Register </p>

</div>
</div>
<a class="anchor" id="ad49808917666d18a197ba6ea4930c729"></a><!-- doxytag: member="LPC_SC_TypeDef::EMCDLYCTL" ref="ad49808917666d18a197ba6ea4930c729" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__SC__TypeDef.html#ad49808917666d18a197ba6ea4930c729">LPC_SC_TypeDef::EMCDLYCTL</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x1DC (R/W) SDRAM programmable delays </p>

</div>
</div>
<a class="anchor" id="a3cefb20190df3a39bfe353aa7ffbff35"></a><!-- doxytag: member="LPC_SC_TypeDef::EXTINT" ref="a3cefb20190df3a39bfe353aa7ffbff35" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__SC__TypeDef.html#a3cefb20190df3a39bfe353aa7ffbff35">LPC_SC_TypeDef::EXTINT</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x140 (R/W) External Interrupt Flag Register </p>

</div>
</div>
<a class="anchor" id="adec4ea2d72d5e85c19a632b5449a6d5a"></a><!-- doxytag: member="LPC_SC_TypeDef::EXTMODE" ref="adec4ea2d72d5e85c19a632b5449a6d5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__SC__TypeDef.html#adec4ea2d72d5e85c19a632b5449a6d5a">LPC_SC_TypeDef::EXTMODE</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x148 (R/W) External Interrupt Mode Register </p>

</div>
</div>
<a class="anchor" id="a969f6ecc348c0932af9cdf757dd37acd"></a><!-- doxytag: member="LPC_SC_TypeDef::EXTPOLAR" ref="a969f6ecc348c0932af9cdf757dd37acd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__SC__TypeDef.html#a969f6ecc348c0932af9cdf757dd37acd">LPC_SC_TypeDef::EXTPOLAR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x14C (R/W) External Interrupt Polarity Register </p>

</div>
</div>
<a class="anchor" id="ad7b9da8772f01f3ecca6abd97625a80f"></a><!-- doxytag: member="LPC_SC_TypeDef::FLASHCFG" ref="ad7b9da8772f01f3ecca6abd97625a80f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__SC__TypeDef.html#ad7b9da8772f01f3ecca6abd97625a80f">LPC_SC_TypeDef::FLASHCFG</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x000 (R/W) Flash Accelerator Configuration Register </p>

</div>
</div>
<a class="anchor" id="af794542fae0b4bee6d51259d867b4d01"></a><!-- doxytag: member="LPC_SC_TypeDef::IRCTRIM" ref="af794542fae0b4bee6d51259d867b4d01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__SC__TypeDef.html#af794542fae0b4bee6d51259d867b4d01">LPC_SC_TypeDef::IRCTRIM</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x1A4 (R/W) Clock Dividers </p>

</div>
</div>
<a class="anchor" id="a2fc3096e2521a3a334238f43e8d96f06"></a><!-- doxytag: member="LPC_SC_TypeDef::LCD_CFG" ref="a2fc3096e2521a3a334238f43e8d96f06" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__SC__TypeDef.html#a2fc3096e2521a3a334238f43e8d96f06">LPC_SC_TypeDef::LCD_CFG</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x1B8 (R/W) LCD Configuration and clocking control Register </p>

</div>
</div>
<a class="anchor" id="a2a81a243822da4dc6b526bf1fee461e8"></a><!-- doxytag: member="LPC_SC_TypeDef::PBOOST" ref="a2a81a243822da4dc6b526bf1fee461e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__SC__TypeDef.html#a2a81a243822da4dc6b526bf1fee461e8">LPC_SC_TypeDef::PBOOST</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x1B0 (R/W) Power Boost control register </p>

</div>
</div>
<a class="anchor" id="af6142ca1595d38c1cb6b7e69a0bf643b"></a><!-- doxytag: member="LPC_SC_TypeDef::PCLKSEL" ref="af6142ca1595d38c1cb6b7e69a0bf643b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__SC__TypeDef.html#af6142ca1595d38c1cb6b7e69a0bf643b">LPC_SC_TypeDef::PCLKSEL</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x1A8 (R/W) Peripheral Clock Selection Register </p>

</div>
</div>
<a class="anchor" id="a661570acbb7e8c549780c3cf9a74e0e4"></a><!-- doxytag: member="LPC_SC_TypeDef::PCON" ref="a661570acbb7e8c549780c3cf9a74e0e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__SC__TypeDef.html#a661570acbb7e8c549780c3cf9a74e0e4">LPC_SC_TypeDef::PCON</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x0C0 (R/W) Power Control Register </p>

</div>
</div>
<a class="anchor" id="a1858001ba97e3934cee0bdfc33f16959"></a><!-- doxytag: member="LPC_SC_TypeDef::PCONP" ref="a1858001ba97e3934cee0bdfc33f16959" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__SC__TypeDef.html#a1858001ba97e3934cee0bdfc33f16959">LPC_SC_TypeDef::PCONP</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x0C4 (R/W) Power Control for Peripherals Register </p>

</div>
</div>
<a class="anchor" id="aad91a1d847b97409ea227e61621e470b"></a><!-- doxytag: member="LPC_SC_TypeDef::PCONP1" ref="aad91a1d847b97409ea227e61621e470b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__SC__TypeDef.html#aad91a1d847b97409ea227e61621e470b">LPC_SC_TypeDef::PCONP1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x0C8 (R/W) Power Control for Peripherals Register </p>

</div>
</div>
<a class="anchor" id="a8793cd1c3649849b126253e8567c9138"></a><!-- doxytag: member="LPC_SC_TypeDef::PLL0CFG" ref="a8793cd1c3649849b126253e8567c9138" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__SC__TypeDef.html#a8793cd1c3649849b126253e8567c9138">LPC_SC_TypeDef::PLL0CFG</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x084 (R/W) PLL0 Configuration Register </p>

</div>
</div>
<a class="anchor" id="ae75e4960a5e1d70b912d93a3d9dd3193"></a><!-- doxytag: member="LPC_SC_TypeDef::PLL0CON" ref="ae75e4960a5e1d70b912d93a3d9dd3193" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__SC__TypeDef.html#ae75e4960a5e1d70b912d93a3d9dd3193">LPC_SC_TypeDef::PLL0CON</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x080 (R/W) PLL0 Control Register </p>

</div>
</div>
<a class="anchor" id="acdafef0cdd425361238c459db34dd810"></a><!-- doxytag: member="LPC_SC_TypeDef::PLL0FEED" ref="acdafef0cdd425361238c459db34dd810" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t <a class="el" href="structLPC__SC__TypeDef.html#acdafef0cdd425361238c459db34dd810">LPC_SC_TypeDef::PLL0FEED</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x08C ( /W) PLL0 Feed Register </p>

</div>
</div>
<a class="anchor" id="a93ce12cb449f3c327553dbab596c9bc5"></a><!-- doxytag: member="LPC_SC_TypeDef::PLL0STAT" ref="a93ce12cb449f3c327553dbab596c9bc5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="structLPC__SC__TypeDef.html#a93ce12cb449f3c327553dbab596c9bc5">LPC_SC_TypeDef::PLL0STAT</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x088 (R/ ) PLL0 Status Register </p>

</div>
</div>
<a class="anchor" id="a12e98febef8928ec39fe5963eb8c1509"></a><!-- doxytag: member="LPC_SC_TypeDef::PLL1CFG" ref="a12e98febef8928ec39fe5963eb8c1509" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__SC__TypeDef.html#a12e98febef8928ec39fe5963eb8c1509">LPC_SC_TypeDef::PLL1CFG</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x0A4 (R/W) PLL1 Configuration Register </p>

</div>
</div>
<a class="anchor" id="aeadf4a0049ea8f39ad5144146385fe32"></a><!-- doxytag: member="LPC_SC_TypeDef::PLL1CON" ref="aeadf4a0049ea8f39ad5144146385fe32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__SC__TypeDef.html#aeadf4a0049ea8f39ad5144146385fe32">LPC_SC_TypeDef::PLL1CON</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x0A0 (R/W) PLL1 Control Register </p>

</div>
</div>
<a class="anchor" id="af6c3319c7cad9a705520c6e205ba62e5"></a><!-- doxytag: member="LPC_SC_TypeDef::PLL1FEED" ref="af6c3319c7cad9a705520c6e205ba62e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t <a class="el" href="structLPC__SC__TypeDef.html#af6c3319c7cad9a705520c6e205ba62e5">LPC_SC_TypeDef::PLL1FEED</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x0AC ( /W) PLL1 Feed Register </p>

</div>
</div>
<a class="anchor" id="a00d9e4d1bf9425f8310d458bf0b166e8"></a><!-- doxytag: member="LPC_SC_TypeDef::PLL1STAT" ref="a00d9e4d1bf9425f8310d458bf0b166e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="structLPC__SC__TypeDef.html#a00d9e4d1bf9425f8310d458bf0b166e8">LPC_SC_TypeDef::PLL1STAT</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x0A8 (R/ ) PLL1 Status Register </p>

</div>
</div>
<a class="anchor" id="a8e0fd99318a2d51748f6546c40e7b563"></a><!-- doxytag: member="LPC_SC_TypeDef::RESERVED0" ref="a8e0fd99318a2d51748f6546c40e7b563" args="[31]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structLPC__SC__TypeDef.html#a8e0fd99318a2d51748f6546c40e7b563">LPC_SC_TypeDef::RESERVED0</a>[31]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a142c9c410f0776ac5a9cefe1d5e9ee82"></a><!-- doxytag: member="LPC_SC_TypeDef::RESERVED1" ref="a142c9c410f0776ac5a9cefe1d5e9ee82" args="[4]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structLPC__SC__TypeDef.html#a142c9c410f0776ac5a9cefe1d5e9ee82">LPC_SC_TypeDef::RESERVED1</a>[4]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aca81c5e89f36784c7db47db2e25555fb"></a><!-- doxytag: member="LPC_SC_TypeDef::RESERVED10" ref="aca81c5e89f36784c7db47db2e25555fb" args="[1]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structLPC__SC__TypeDef.html#aca81c5e89f36784c7db47db2e25555fb">LPC_SC_TypeDef::RESERVED10</a>[1]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa300ed41a6218c61bf41e46f44ca2128"></a><!-- doxytag: member="LPC_SC_TypeDef::RESERVED11" ref="aa300ed41a6218c61bf41e46f44ca2128" args="[2]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structLPC__SC__TypeDef.html#aa300ed41a6218c61bf41e46f44ca2128">LPC_SC_TypeDef::RESERVED11</a>[2]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a81fd5567769ff37fe5415ec07bbc49e8"></a><!-- doxytag: member="LPC_SC_TypeDef::RESERVED2" ref="a81fd5567769ff37fe5415ec07bbc49e8" args="[4]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structLPC__SC__TypeDef.html#a81fd5567769ff37fe5415ec07bbc49e8">LPC_SC_TypeDef::RESERVED2</a>[4]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac8fb0a3dbfc0a5e32b333d9a8ee905f1"></a><!-- doxytag: member="LPC_SC_TypeDef::RESERVED3" ref="ac8fb0a3dbfc0a5e32b333d9a8ee905f1" args="[13]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structLPC__SC__TypeDef.html#ac8fb0a3dbfc0a5e32b333d9a8ee905f1">LPC_SC_TypeDef::RESERVED3</a>[13]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a52633bb3c0f9ec0af687b9577d760593"></a><!-- doxytag: member="LPC_SC_TypeDef::RESERVED4" ref="a52633bb3c0f9ec0af687b9577d760593" args="[10]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structLPC__SC__TypeDef.html#a52633bb3c0f9ec0af687b9577d760593">LPC_SC_TypeDef::RESERVED4</a>[10]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="afee22eb88da66edb69e254cb88927525"></a><!-- doxytag: member="LPC_SC_TypeDef::RESERVED5" ref="afee22eb88da66edb69e254cb88927525" args="[1]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structLPC__SC__TypeDef.html#afee22eb88da66edb69e254cb88927525">LPC_SC_TypeDef::RESERVED5</a>[1]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1242c4cb262a530ddb6014803178daa9"></a><!-- doxytag: member="LPC_SC_TypeDef::RESERVED6" ref="a1242c4cb262a530ddb6014803178daa9" args="[12]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structLPC__SC__TypeDef.html#a1242c4cb262a530ddb6014803178daa9">LPC_SC_TypeDef::RESERVED6</a>[12]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2b14f5367d0359d227519edb23d84175"></a><!-- doxytag: member="LPC_SC_TypeDef::RESERVED7" ref="a2b14f5367d0359d227519edb23d84175" args="[7]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structLPC__SC__TypeDef.html#a2b14f5367d0359d227519edb23d84175">LPC_SC_TypeDef::RESERVED7</a>[7]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="abbd47bf806ead59078d05527385688c5"></a><!-- doxytag: member="LPC_SC_TypeDef::RESERVED8" ref="abbd47bf806ead59078d05527385688c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structLPC__SC__TypeDef.html#abbd47bf806ead59078d05527385688c5">LPC_SC_TypeDef::RESERVED8</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae36341edb8867121c822553ff40befb4"></a><!-- doxytag: member="LPC_SC_TypeDef::RSID" ref="ae36341edb8867121c822553ff40befb4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__SC__TypeDef.html#ae36341edb8867121c822553ff40befb4">LPC_SC_TypeDef::RSID</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x180 (R/W) Reset Source Identification Register </p>

</div>
</div>
<a class="anchor" id="a3969908883ca3acbb65b398b6ac44435"></a><!-- doxytag: member="LPC_SC_TypeDef::RSTCON0" ref="a3969908883ca3acbb65b398b6ac44435" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__SC__TypeDef.html#a3969908883ca3acbb65b398b6ac44435">LPC_SC_TypeDef::RSTCON0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x1CC (R/W) RESET Control0 Register </p>

</div>
</div>
<a class="anchor" id="aa5457d95980f74c556beba20002682cf"></a><!-- doxytag: member="LPC_SC_TypeDef::RSTCON1" ref="aa5457d95980f74c556beba20002682cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__SC__TypeDef.html#aa5457d95980f74c556beba20002682cf">LPC_SC_TypeDef::RSTCON1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x1D0 (R/W) RESET Control1 Register </p>

</div>
</div>
<a class="anchor" id="ac96ef5d474b2033cdfb8dac1cb1cb513"></a><!-- doxytag: member="LPC_SC_TypeDef::SCS" ref="ac96ef5d474b2033cdfb8dac1cb1cb513" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__SC__TypeDef.html#ac96ef5d474b2033cdfb8dac1cb1cb513">LPC_SC_TypeDef::SCS</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x1A0 (R/W) System Controls and Status Register </p>

</div>
</div>
<a class="anchor" id="a52a1a304bfde40cea233c27c311c8174"></a><!-- doxytag: member="LPC_SC_TypeDef::SPIFICLKSEL" ref="a52a1a304bfde40cea233c27c311c8174" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__SC__TypeDef.html#a52a1a304bfde40cea233c27c311c8174">LPC_SC_TypeDef::SPIFICLKSEL</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5102ac147a1d59dc15ce80855ceec4df"></a><!-- doxytag: member="LPC_SC_TypeDef::USBCLKSEL" ref="a5102ac147a1d59dc15ce80855ceec4df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__SC__TypeDef.html#a5102ac147a1d59dc15ce80855ceec4df">LPC_SC_TypeDef::USBCLKSEL</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x108 (R/W) USB Clock Selection Register </p>

</div>
</div>
<a class="anchor" id="a5590a260eb4d547a84c32498862c04b7"></a><!-- doxytag: member="LPC_SC_TypeDef::USBIntSt" ref="a5590a260eb4d547a84c32498862c04b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__SC__TypeDef.html#a5590a260eb4d547a84c32498862c04b7">LPC_SC_TypeDef::USBIntSt</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x1C0 (R/W) USB Interrupt Status Register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>mbed-src/targets/cmsis/TARGET_NXP/TARGET_LPC408X/<a class="el" href="LPC407x__8x__177x__8x_8h_source.html">LPC407x_8x_177x_8x.h</a></li>
</ul>
</div><!-- contents -->
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="structLPC__SC__TypeDef.html">LPC_SC_TypeDef</a>      </li>

    <li class="footer">Generated on Mon May 5 2014 23:16:57 for Pandora Head Sensors by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.6.1 </li>
   </ul>
 </div>


</body>
</html>
