#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: D:\pds2022_sp6_4\PDS_2022.2-SP6.4\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22631
#Hostname: DESKTOP-50P54KS
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Tue Feb 18 11:36:51 2025
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (TEXT Parser)
File "D:/2L676demo/led_test/led_test/source/led_test.v" has been added to project successfully. 
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/2L676demo/led_test/led_test/source/led_test.v". 
E: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 22)] Unknown macro UD
E: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 24)] Unknown macro UD
E: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 26)] Unknown macro UD
E: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 33)] Unknown macro UD
E: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 35)] Unknown macro UD
E: Parsing ERROR.
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/2L676demo/led_test/led_test/source/led_test.v". 
E: Verilog-4005: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 23)] Syntax error near 26
E: Verilog-4005: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 25)] Syntax error near 26
E: Verilog-4005: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 27)] Syntax error near led_light_cnt
E: Verilog-4005: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 34)] Syntax error near 8
E: Verilog-4005: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 36)] Syntax error near {
E: Verilog-4005: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 36)] Syntax error near ;
E: Parsing ERROR.
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/2L676demo/led_test/led_test/source/led_test.v". 
E: Top module resolving failed.
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/2L676demo/led_test/led_test/source/led_test.v". 
E: Verilog-4006: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 10)] Unexpected EOF. Incomplete design file.
E: Parsing ERROR.
E: Top module resolving failed.
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/2L676demo/led_test/led_test/source/led_test.v". 
E: Verilog-4005: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 11)] Syntax error near )
E: Parsing ERROR.
E: Top module resolving failed.
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/2L676demo/led_test/led_test/source/led_test.v". 
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/2L676demo/led_test/led_test/source/led_test.v". 
E: Verilog-4006: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 11)] Unexpected EOF. Incomplete design file.
E: Parsing ERROR.
E: Top module resolving failed.
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/2L676demo/led_test/led_test/source/led_test.v". 
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/2L676demo/led_test/led_test/source/led_test.v". 
E: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 24)] Unknown macro UD
E: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 26)] Unknown macro UD
E: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 28)] Unknown macro UD
E: Parsing ERROR.
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/2L676demo/led_test/led_test/source/led_test.v". 
E: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 24)] Unknown macro UD
E: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 26)] Unknown macro UD
E: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 28)] Unknown macro UD
E: Parsing ERROR.
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/2L676demo/led_test/led_test/source/led_test.v". 
E: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 24)] Unknown macro UD
E: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 26)] Unknown macro UD
E: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 28)] Unknown macro UD
E: Parsing ERROR.
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/2L676demo/led_test/led_test/source/led_test.v". 
E: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 24)] Unknown macro UD
E: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 26)] Unknown macro UD
E: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 28)] Unknown macro UD
E: Parsing ERROR.
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/2L676demo/led_test/led_test/source/led_test.v". 
E: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 24)] Unknown macro UD
E: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 26)] Unknown macro UD
E: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 28)] Unknown macro UD
E: Parsing ERROR.
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/2L676demo/led_test/led_test/source/led_test.v". 
E: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 24)] Unknown macro UD
E: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 26)] Unknown macro UD
E: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 28)] Unknown macro UD
E: Parsing ERROR.
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/2L676demo/led_test/led_test/source/led_test.v". 
E: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 24)] Unknown macro UD
E: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 26)] Unknown macro UD
E: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 28)] Unknown macro UD
E: Parsing ERROR.
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/2L676demo/led_test/led_test/source/led_test.v". 
E: Verilog-4005: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 24)] Syntax error near '
E: Parsing ERROR.
E: Top module resolving failed.
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/2L676demo/led_test/led_test/source/led_test.v". 
E: Verilog-4005: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 25)] Syntax error near '
E: Parsing ERROR.
E: Top module resolving failed.
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/2L676demo/led_test/led_test/source/led_test.v". 
E: Verilog-4005: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 25)] Syntax error near '
E: Verilog-4005: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 43)] Syntax error near endmodule
E: Parsing ERROR.
E: Top module resolving failed.
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/2L676demo/led_test/led_test/source/led_test.v". 
E: Verilog-4005: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 25)] Syntax error near '
E: Verilog-4005: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 27)] Syntax error near '
E: Parsing ERROR.
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/2L676demo/led_test/led_test/source/led_test.v". 
E: Verilog-4005: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 25)] Syntax error near 26
E: Verilog-4005: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 27)] Syntax error near 26
E: Verilog-4005: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 29)] Syntax error near led_light_cnt
E: Parsing ERROR.
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/2L676demo/led_test/led_test/source/led_test.v". 
E: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 25)] Unknown macro UD26
E: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 27)] Unknown macro UD26
E: Verilog-4005: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 29)] Syntax error near led_light_cnt
E: Parsing ERROR.
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/2L676demo/led_test/led_test/source/led_test.v". 
E: Verilog-4005: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 25)] Syntax error near 26
E: Verilog-4005: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 27)] Syntax error near 26
E: Verilog-4005: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 29)] Syntax error near led_light_cnt
E: Parsing ERROR.
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/2L676demo/led_test/led_test/source/led_test.v". 
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/2L676demo/led_test/led_test/source/led_test.v". 
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/2L676demo/led_test/led_test/source/led_test.v". 
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/2L676demo/led_test/led_test/source/led_test.v". 
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/2L676demo/led_test/led_test/source/led_test.v". 
E: Verilog-4086: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 37)] More than one always block assigned a value to the same variable led_light_cnt
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/2L676demo/led_test/led_test/source/led_test.v". 
E: Verilog-4086: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 39)] More than one always block assigned a value to the same variable led_light_cnt
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/2L676demo/led_test/led_test/source/led_test.v". 
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/2L676demo/led_test/led_test/source/led_test.v". 
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/2L676demo/led_test/led_test/source/led_test.v". 
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/2L676demo/led_test/led_test/source/led_test.v". 
File "D:/2L676demo/led_test/led_test/source/led_test.fdc" has been added to project successfully. 
C: Flow-2004: Constraint file modified: "D:/2L676demo/led_test/led_test/source/led_test.fdc". 
C: Flow-2004: Constraint file modified: "D:/2L676demo/led_test/led_test/source/led_test.fdc". 
C: Flow-2004: Constraint file modified: "D:/2L676demo/led_test/led_test/source/led_test.fdc". 


Process "Compile" started.
Current time: Tue Feb 18 11:45:32 2025
Compiling architecture definition.
Analyzing project file 'D:/2L676demo/led_test/led_test/led_test.pds'.
License checkout: fabric_ads from D:\pds_2022_1\PDS_2022.1\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/2L676demo/led_test/led_test} D:/2L676demo/led_test/led_test/source/led_test.v
I: Verilog-0001: Analyzing file D:/2L676demo/led_test/led_test/source/led_test.v
I: Verilog-0002: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 2)] Analyzing module led_test (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/2L676demo/led_test/led_test} D:/2L676demo/led_test/led_test/source/led_test.v successfully.
I: Module "led_test" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 0.991s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 2)] Elaborating module led_test
I: Module instance {led_test} parameter value:
    CNT_MAX = 26'b00110011011111111001100000
Executing : rtl-elaborate successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:2s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Tue Feb 18 11:45:33 2025
Action compile: Peak memory pool usage is 130 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:2s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue Feb 18 11:45:34 2025
Compiling architecture definition.
Analyzing project file 'D:/2L676demo/led_test/led_test/led_test.pds'.
License checkout: fabric_ads from D:\pds_2022_1\PDS_2022.1\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check end.

C: SDC-2025: Clock source 'n:clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name led_test|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name led_test|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group led_test|clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group led_test|clk successfully.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.013s wall, 0.016s user + 0.000s system = 0.016s CPU (121.4%)

Start mod-gen.
W: Removed bmsWIDEDFFRSE inst led_light_cnt[25:0] at 24 that is stuck at constant 0.
I: Constant propagation done on led_light_cnt[25:0] (bmsWIDEDFFRSE).
I: Constant propagation done on N25 (bmsWIDEINV).
I: Constant propagation done on N26 (bmsWIDEINV).
I: Constant propagation done on N27 (bmsREDAND).
Executing : mod-gen successfully. Time elapsed: 0.016s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.014s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'led_light_cnt[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_light_cnt[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.015s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_R                    24 uses
GTP_DFF_RE                    7 uses
GTP_DFF_SE                    1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      1 use
GTP_LUT5                      2 uses
GTP_LUT6                      4 uses
GTP_LUT6CARRY                23 uses

I/O ports: 10
GTP_INBUF                   2 uses
GTP_OUTBUF                  8 uses

Mapping Summary:
Total LUTs: 30 of 66600 (0.05%)
	LUTs as dram: 0 of 19900 (0.00%)
	LUTs as logic: 30
Total Registers: 32 of 133200 (0.02%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 155 (0.00%)

APMs:
Total APMs = 0.00 of 240 (0.00%)

Total I/O ports = 10 of 300 (3.33%)


Overview of Control Sets:

Number of unique control sets : 2

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 1        | 1                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 1                 0
--------------------------------------------------------------
  The maximum fanout: 24
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 24
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 8
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'led_test' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to led_test_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rstn' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:6s
Action synthesize: CPU time elapsed is 0h:0m:1s
Action synthesize: Process CPU time elapsed is 0h:0m:1s
Current time: Tue Feb 18 11:45:39 2025
Action synthesize: Peak memory pool usage is 301 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:8s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:1s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:1s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Tue Feb 18 11:45:39 2025
Compiling architecture definition.
Analyzing project file 'D:/2L676demo/led_test/led_test/led_test.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Flattening design 'led_test'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk in design, driver pin O(instance clk_ibuf) -> load pin CLK(instance led_light_cnt[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N8_0_1/gateop, insts:23.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 240           | 0                  
| FF                    | 32       | 133200        | 1                  
| LUT                   | 31       | 66600         | 1                  
| Distributed RAM       | 0        | 19900         | 0                  
| DRM                   | 0        | 155           | 0                  
| IO                    | 10       | 300           | 4                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 1        | 32            | 4                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 24            | 0                  
| HSSTLP                | 0        | 2             | 0                  
| GPLL                  | 0        | 6             | 0                  
| PPLL                  | 0        | 6             | 0                  
| DDRPHY_CPD            | 0        | 12            | 0                  
| HCKB                  | 0        | 96            | 0                  
| IOCKB                 | 0        | 24            | 0                  
| MRCKB                 | 0        | 12            | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 6             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 48            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.00 sec.

Design 'led_test' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 0h:0m:8s
Action dev_map: CPU time elapsed is 0h:0m:1s
Action dev_map: Process CPU time elapsed is 0h:0m:1s
Current time: Tue Feb 18 11:45:46 2025
Action dev_map: Peak memory pool usage is 320 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:16s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:2s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:2s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue Feb 18 11:45:46 2025
Compiling architecture definition.
Analyzing project file 'D:/2L676demo/led_test/led_test/led_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {led[0]} LOC=A20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[0]} LOC=A20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[1]} LOC=C18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[1]} LOC=C18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[2]} LOC=C19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[2]} LOC=C19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[3]} LOC=E18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[3]} LOC=E18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[4]} LOC=A17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[4]} LOC=A17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[5]} LOC=A18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[5]} LOC=A18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[6]} LOC=C17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[6]} LOC=C17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[7]} LOC=B17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[7]} LOC=B17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rstn} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rstn} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_87_316.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.08 sec
Worst slack after clock region global placement is 997262
Wirelength after clock region global placement is 1885 and checksum is C81F200E0C599D8.
1st GP placement takes 0.56 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_215_624.
Clock placement takes 0.02 sec.

Wirelength after Pre Global Placement is 1885 and checksum is C81F200E0C599D8.
Pre global placement takes 0.80 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk_ibuf/opit_1 on IOLHR_16_1080.
Placed fixed group with base inst led_obuf[0]/opit_1 on IOLHR_16_1032.
Placed fixed group with base inst led_obuf[1]/opit_1 on IOLHR_16_1074.
Placed fixed group with base inst led_obuf[2]/opit_1 on IOLHR_16_1056.
Placed fixed group with base inst led_obuf[3]/opit_1 on IOLHR_16_1086.
Placed fixed group with base inst led_obuf[4]/opit_1 on IOLHR_16_1116.
Placed fixed group with base inst led_obuf[5]/opit_1 on IOLHR_16_1110.
Placed fixed group with base inst led_obuf[6]/opit_1 on IOLHR_16_1140.
Placed fixed group with base inst led_obuf[7]/opit_1 on IOLHR_16_1134.
Placed fixed group with base inst rstn_ibuf/opit_1 on IOLHR_16_990.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_316.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_215_624.
Placed fixed instance BKCL_auto_0 on BKCL_1_952.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 995556.
	1 iterations finished.
	Final slack 995556.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 997103
2nd GP placement takes 0.06 sec.

Wirelength after global placement is 442 and checksum is 3916F4313C389636.
Global placement takes 0.06 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 7 LUT6 in collection, pack success:0
Packing LUT6D takes 0.00 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 442 and checksum is 3916F4313C389636.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 995556.
	1 iterations finished.
	Final slack 995556.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is 997103
3rd GP placement takes 0.08 sec.

Wirelength after post global placement is 442 and checksum is 3916F4313C389636.
Packing LUT6D started.
I: LUT6D pack result: There are 7 LUT6 in collection, pack success:0
Packing LUT6D takes 0.00 sec.
Post global placement takes 0.08 sec.

Phase 4 Legalization started.
The average distance in LP is 0.000000.
Wirelength after legalization is 466 and checksum is 8A35F4BB9A1ACA31.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 997770.
Replication placement takes 0.00 sec.

Wirelength after replication placement is 466 and checksum is 8A35F4BB9A1ACA31.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 997770, TNS before detailed placement is 0. 
Worst slack after detailed placement is 997770, TNS after detailed placement is 0. 
Swapping placement takes 0.00 sec.

Wirelength after detailed placement is 466 and checksum is 8A35F4BB9A1ACA31.
Timing-driven detailed placement takes 0.00 sec.

Worst slack is 997770, TNS after placement is 0.
Placement done.
Total placement takes 0.95 sec.
Finished placement.

Routing started.
Building routing graph takes 0.95 sec.
Worst slack is 997770, TNS before global route is 0.
Processing design graph takes 0.20 sec.
Total memory for routing:
	215.872169 M.
Total nets for routing : 82.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Global Routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 4 processed 2 nets, it takes 0.00 sec.
Global routing takes 0.03 sec.
Total 84 subnets.
    forward max bucket size 99 , backward 13.
        Unrouted nets 17 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 13.
        Unrouted nets 10 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 9.
        Unrouted nets 2 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 9.
        Unrouted nets 2 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 4.
        Unrouted nets 2 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 5.
        Unrouted nets 0 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
Detailed routing takes 6 iterations
Detailed routing takes 0.00 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.02 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 279.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 1.48 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 240           | 0                  
| Use of BKCL                 | 1        | 6             | 17                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 9        | 11675         | 1                  
|   FF                        | 27       | 93400         | 1                  
|   LUT                       | 25       | 46700         | 1                  
|   LUT-FF pairs              | 23       | 46700         | 1                  
| Use of CLMS                 | 5        | 4975          | 1                  
|   FF                        | 5        | 39800         | 1                  
|   LUT                       | 6        | 19900         | 1                  
|   LUT-FF pairs              | 1        | 19900         | 1                  
|   Distributed RAM           | 0        | 19900         | 0                  
| Use of DDRPHY_CPD           | 0        | 12            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 6             | 0                  
| Use of DDR_PHY              | 0        | 24            | 0                  
| Use of DRM                  | 0        | 155           | 0                  
| Use of GPLL                 | 0        | 6             | 0                  
| Use of GSEB                 | 0        | 218           | 0                  
| Use of HARD0                | 7        | 10550         | 1                  
| Use of HCKB                 | 1        | 96            | 2                  
|  HCKB dataused              | 0        | 96            | 0                  
| Use of HCKMUX_TEST          | 0        | 8             | 0                  
| Use of HSSTLP               | 0        | 2             | 0                  
| Use of IO                   | 10       | 300           | 4                  
|   IOBD                      | 4        | 144           | 3                  
|   IOBS                      | 6        | 156           | 4                  
| Use of IOCKB                | 0        | 24            | 0                  
| Use of IOCKMUX_TEST         | 0        | 6             | 0                  
| Use of IOLHR                | 10       | 300           | 4                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 12            | 0                  
| Use of MRCKMUX_TEST         | 0        | 6             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 6             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 12            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 6             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 6             | 0                  
| Use of PPLL                 | 0        | 6             | 0                  
| Use of PREGMUXC_TEST        | 0        | 4             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 6             | 0                  
| Use of RCKB                 | 0        | 24            | 0                  
|  RCKB dataused              | 0        | 24            | 0                  
| Use of RCKMUX_TEST          | 0        | 6             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 12            | 0                  
| Use of SFB                  | 0        | 2225          | 0                  
| Use of SPAD                 | 0        | 8             | 0                  
| Use of TSERDES              | 0        | 48            | 0                  
| Use of USCM                 | 1        | 32            | 4                  
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing.
Design 'led_test' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:17s
Action pnr: CPU time elapsed is 0h:0m:5s
Action pnr: Process CPU time elapsed is 0h:0m:5s
Current time: Tue Feb 18 11:46:02 2025
Action pnr: Peak memory pool usage is 1,109 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:33s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:7s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:7s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue Feb 18 11:46:03 2025
Compiling architecture definition.
Analyzing project file 'D:/2L676demo/led_test/led_test/led_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rstn' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:10s
Action report_timing: CPU time elapsed is 0h:0m:2s
Action report_timing: Process CPU time elapsed is 0h:0m:2s
Current time: Tue Feb 18 11:46:12 2025
Action report_timing: Peak memory pool usage is 1,050 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:43s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:9s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:9s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue Feb 18 11:46:12 2025
Compiling architecture definition.
Analyzing project file 'D:/2L676demo/led_test/led_test/led_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.000000 sec.
Generating architecture configuration.
C: Bitstream-2001: SCBV has not been set. Please set SCBV value based on PCB board, where is in configuration tab of bit stream options.
The bitstream file is "D:/2L676demo/led_test/led_test/generate_bitstream/led_test.sbit"
Generate programming file takes 0.593750 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:11s
Action gen_bit_stream: CPU time elapsed is 0h:0m:3s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:3s
Current time: Tue Feb 18 11:46:22 2025
Action gen_bit_stream: Peak memory pool usage is 1,064 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:54s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:12s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:12s
Process "Generate Bitstream" done.
File "D:/2L676demo/led_test/led_test/source/tb_led_test.v" has been added to project successfully. 
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
W: Public-4009: File D:/2L676demo/led_test/led_test/source/led_test.v already exists.
File "D:/2L676demo/led_test/led_test/source/led_test.v" has been added to project successfully. 
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
W: Public-4027: Copy '' to 'D:/2L676demo/led_test/led_test/sim/behav' failed.
W: Public-4027: Copy '' to 'D:/2L676demo/led_test/led_test/sim/behav' failed.
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
W: Public-4027: Copy '' to 'D:/2L676demo/led_test/led_test/sim/behav' failed.
W: Public-4027: Copy '' to 'D:/2L676demo/led_test/led_test/sim/behav' failed.
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
W: Public-4027: Copy '' to 'D:/2L676demo/led_test/led_test/sim/behav' failed.
W: Public-4027: Copy '' to 'D:/2L676demo/led_test/led_test/sim/behav' failed.
Parse module hierarchy of project 'D:/2L676demo/led_test/led_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Process exit normally.
