/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  reg [4:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  reg [21:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [8:0] celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[22:9] > in_data[84:71];
  assign celloutsig_1_1z = { in_data[161:154], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } > in_data[125:115];
  assign celloutsig_1_3z = in_data[107:101] > { in_data[146], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_6z = { in_data[131:104], celloutsig_1_5z } > { in_data[188:165], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_14z = { celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_1z } > celloutsig_1_7z[3:1];
  assign celloutsig_1_18z = in_data[111:101] > { celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_1_19z = in_data[121:105] > { celloutsig_1_17z[19:5], celloutsig_1_18z, celloutsig_1_16z };
  assign celloutsig_1_0z = in_data[191:184] !== in_data[141:134];
  assign celloutsig_1_4z = { in_data[151:139], celloutsig_1_3z } !== { in_data[186:179], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_11z = in_data[145:139] !== { in_data[114:110], celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_12z = { in_data[134:123], celloutsig_1_11z } !== { celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_10z };
  assign celloutsig_1_2z = & { celloutsig_1_1z, celloutsig_1_0z, in_data[116] };
  assign celloutsig_1_5z = & { celloutsig_1_0z, in_data[165:161] };
  assign celloutsig_0_1z = & { in_data[10:4], celloutsig_0_0z };
  assign celloutsig_1_9z = & { celloutsig_1_7z[8:4], celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_1_10z = & { celloutsig_1_8z, celloutsig_1_7z[8:4], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_16z = & { celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_7z[8:4], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z, in_data[176:161] };
  assign celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_3z } ~^ in_data[55:50];
  assign celloutsig_1_8z = { in_data[142:133], celloutsig_1_3z } ~^ { celloutsig_1_7z[8:3], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z };
  always_latch
    if (clkin_data[64]) celloutsig_1_7z = 9'h000;
    else if (clkin_data[0]) celloutsig_1_7z = { in_data[183:180], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_6z };
  always_latch
    if (clkin_data[64]) celloutsig_1_17z = 22'h000000;
    else if (!clkin_data[0]) celloutsig_1_17z = { celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_11z };
  always_latch
    if (clkin_data[32]) celloutsig_0_3z = 5'h00;
    else if (celloutsig_1_19z) celloutsig_0_3z = { in_data[35], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign { out_data[128], out_data[96], out_data[36:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_3z, celloutsig_0_4z };
endmodule
