<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>hda_register.h source code [linux/include/sound/hda_register.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux/include/sound/hda_register.h'; var root_path = '../../..'; var data_path = '../../../../data'; var ecma_script_api_version = 2;</script>
<script src='../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../..'>linux</a>/<a href='..'>include</a>/<a href='./'>sound</a>/<a href='hda_register.h.html'>hda_register.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: GPL-2.0 */</i></td></tr>
<tr><th id="2">2</th><td><i>/*</i></td></tr>
<tr><th id="3">3</th><td><i> * HD-audio controller (Azalia) registers and helpers</i></td></tr>
<tr><th id="4">4</th><td><i> *</i></td></tr>
<tr><th id="5">5</th><td><i> * For traditional reasons, we still use azx_ prefix here</i></td></tr>
<tr><th id="6">6</th><td><i> */</i></td></tr>
<tr><th id="7">7</th><td></td></tr>
<tr><th id="8">8</th><td><u>#<span data-ppcond="8">ifndef</span> <span class="macro" data-ref="_M/__SOUND_HDA_REGISTER_H">__SOUND_HDA_REGISTER_H</span></u></td></tr>
<tr><th id="9">9</th><td><u>#define <dfn class="macro" id="_M/__SOUND_HDA_REGISTER_H" data-ref="_M/__SOUND_HDA_REGISTER_H">__SOUND_HDA_REGISTER_H</dfn></u></td></tr>
<tr><th id="10">10</th><td></td></tr>
<tr><th id="11">11</th><td><u>#include <a href="../linux/io.h.html">&lt;linux/io.h&gt;</a></u></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="hdaudio.h.html">&lt;sound/hdaudio.h&gt;</a></u></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_GCAP" data-ref="_M/AZX_REG_GCAP">AZX_REG_GCAP</dfn>			0x00</u></td></tr>
<tr><th id="15">15</th><td><u>#define   <dfn class="macro" id="_M/AZX_GCAP_64OK" data-ref="_M/AZX_GCAP_64OK">AZX_GCAP_64OK</dfn>		(1 &lt;&lt; 0)   /* 64bit address support */</u></td></tr>
<tr><th id="16">16</th><td><u>#define   <dfn class="macro" id="_M/AZX_GCAP_NSDO" data-ref="_M/AZX_GCAP_NSDO">AZX_GCAP_NSDO</dfn>		(3 &lt;&lt; 1)   /* # of serial data out signals */</u></td></tr>
<tr><th id="17">17</th><td><u>#define   <dfn class="macro" id="_M/AZX_GCAP_BSS" data-ref="_M/AZX_GCAP_BSS">AZX_GCAP_BSS</dfn>		(31 &lt;&lt; 3)  /* # of bidirectional streams */</u></td></tr>
<tr><th id="18">18</th><td><u>#define   <dfn class="macro" id="_M/AZX_GCAP_ISS" data-ref="_M/AZX_GCAP_ISS">AZX_GCAP_ISS</dfn>		(15 &lt;&lt; 8)  /* # of input streams */</u></td></tr>
<tr><th id="19">19</th><td><u>#define   <dfn class="macro" id="_M/AZX_GCAP_OSS" data-ref="_M/AZX_GCAP_OSS">AZX_GCAP_OSS</dfn>		(15 &lt;&lt; 12) /* # of output streams */</u></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_VMIN" data-ref="_M/AZX_REG_VMIN">AZX_REG_VMIN</dfn>			0x02</u></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_VMAJ" data-ref="_M/AZX_REG_VMAJ">AZX_REG_VMAJ</dfn>			0x03</u></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_OUTPAY" data-ref="_M/AZX_REG_OUTPAY">AZX_REG_OUTPAY</dfn>			0x04</u></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_INPAY" data-ref="_M/AZX_REG_INPAY">AZX_REG_INPAY</dfn>			0x06</u></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_GCTL" data-ref="_M/AZX_REG_GCTL">AZX_REG_GCTL</dfn>			0x08</u></td></tr>
<tr><th id="25">25</th><td><u>#define   <dfn class="macro" id="_M/AZX_GCTL_RESET" data-ref="_M/AZX_GCTL_RESET">AZX_GCTL_RESET</dfn>	(1 &lt;&lt; 0)   /* controller reset */</u></td></tr>
<tr><th id="26">26</th><td><u>#define   <dfn class="macro" id="_M/AZX_GCTL_FCNTRL" data-ref="_M/AZX_GCTL_FCNTRL">AZX_GCTL_FCNTRL</dfn>	(1 &lt;&lt; 1)   /* flush control */</u></td></tr>
<tr><th id="27">27</th><td><u>#define   <dfn class="macro" id="_M/AZX_GCTL_UNSOL" data-ref="_M/AZX_GCTL_UNSOL">AZX_GCTL_UNSOL</dfn>	(1 &lt;&lt; 8)   /* accept unsol. response enable */</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_WAKEEN" data-ref="_M/AZX_REG_WAKEEN">AZX_REG_WAKEEN</dfn>			0x0c</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_STATESTS" data-ref="_M/AZX_REG_STATESTS">AZX_REG_STATESTS</dfn>		0x0e</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_GSTS" data-ref="_M/AZX_REG_GSTS">AZX_REG_GSTS</dfn>			0x10</u></td></tr>
<tr><th id="31">31</th><td><u>#define   <dfn class="macro" id="_M/AZX_GSTS_FSTS" data-ref="_M/AZX_GSTS_FSTS">AZX_GSTS_FSTS</dfn>		(1 &lt;&lt; 1)   /* flush status */</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_GCAP2" data-ref="_M/AZX_REG_GCAP2">AZX_REG_GCAP2</dfn>			0x12</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_LLCH" data-ref="_M/AZX_REG_LLCH">AZX_REG_LLCH</dfn>			0x14</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_OUTSTRMPAY" data-ref="_M/AZX_REG_OUTSTRMPAY">AZX_REG_OUTSTRMPAY</dfn>		0x18</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_INSTRMPAY" data-ref="_M/AZX_REG_INSTRMPAY">AZX_REG_INSTRMPAY</dfn>		0x1A</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_INTCTL" data-ref="_M/AZX_REG_INTCTL">AZX_REG_INTCTL</dfn>			0x20</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_INTSTS" data-ref="_M/AZX_REG_INTSTS">AZX_REG_INTSTS</dfn>			0x24</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_WALLCLK" data-ref="_M/AZX_REG_WALLCLK">AZX_REG_WALLCLK</dfn>			0x30	/* 24Mhz source */</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_OLD_SSYNC" data-ref="_M/AZX_REG_OLD_SSYNC">AZX_REG_OLD_SSYNC</dfn>		0x34	/* SSYNC for old ICH */</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_SSYNC" data-ref="_M/AZX_REG_SSYNC">AZX_REG_SSYNC</dfn>			0x38</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_CORBLBASE" data-ref="_M/AZX_REG_CORBLBASE">AZX_REG_CORBLBASE</dfn>		0x40</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_CORBUBASE" data-ref="_M/AZX_REG_CORBUBASE">AZX_REG_CORBUBASE</dfn>		0x44</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_CORBWP" data-ref="_M/AZX_REG_CORBWP">AZX_REG_CORBWP</dfn>			0x48</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_CORBRP" data-ref="_M/AZX_REG_CORBRP">AZX_REG_CORBRP</dfn>			0x4a</u></td></tr>
<tr><th id="45">45</th><td><u>#define   <dfn class="macro" id="_M/AZX_CORBRP_RST" data-ref="_M/AZX_CORBRP_RST">AZX_CORBRP_RST</dfn>	(1 &lt;&lt; 15)  /* read pointer reset */</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_CORBCTL" data-ref="_M/AZX_REG_CORBCTL">AZX_REG_CORBCTL</dfn>			0x4c</u></td></tr>
<tr><th id="47">47</th><td><u>#define   <dfn class="macro" id="_M/AZX_CORBCTL_RUN" data-ref="_M/AZX_CORBCTL_RUN">AZX_CORBCTL_RUN</dfn>	(1 &lt;&lt; 1)   /* enable DMA */</u></td></tr>
<tr><th id="48">48</th><td><u>#define   <dfn class="macro" id="_M/AZX_CORBCTL_CMEIE" data-ref="_M/AZX_CORBCTL_CMEIE">AZX_CORBCTL_CMEIE</dfn>	(1 &lt;&lt; 0)   /* enable memory error irq */</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_CORBSTS" data-ref="_M/AZX_REG_CORBSTS">AZX_REG_CORBSTS</dfn>			0x4d</u></td></tr>
<tr><th id="50">50</th><td><u>#define   <dfn class="macro" id="_M/AZX_CORBSTS_CMEI" data-ref="_M/AZX_CORBSTS_CMEI">AZX_CORBSTS_CMEI</dfn>	(1 &lt;&lt; 0)   /* memory error indication */</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_CORBSIZE" data-ref="_M/AZX_REG_CORBSIZE">AZX_REG_CORBSIZE</dfn>		0x4e</u></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_RIRBLBASE" data-ref="_M/AZX_REG_RIRBLBASE">AZX_REG_RIRBLBASE</dfn>		0x50</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_RIRBUBASE" data-ref="_M/AZX_REG_RIRBUBASE">AZX_REG_RIRBUBASE</dfn>		0x54</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_RIRBWP" data-ref="_M/AZX_REG_RIRBWP">AZX_REG_RIRBWP</dfn>			0x58</u></td></tr>
<tr><th id="56">56</th><td><u>#define   <dfn class="macro" id="_M/AZX_RIRBWP_RST" data-ref="_M/AZX_RIRBWP_RST">AZX_RIRBWP_RST</dfn>	(1 &lt;&lt; 15)  /* write pointer reset */</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_RINTCNT" data-ref="_M/AZX_REG_RINTCNT">AZX_REG_RINTCNT</dfn>			0x5a</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_RIRBCTL" data-ref="_M/AZX_REG_RIRBCTL">AZX_REG_RIRBCTL</dfn>			0x5c</u></td></tr>
<tr><th id="59">59</th><td><u>#define   <dfn class="macro" id="_M/AZX_RBCTL_IRQ_EN" data-ref="_M/AZX_RBCTL_IRQ_EN">AZX_RBCTL_IRQ_EN</dfn>	(1 &lt;&lt; 0)   /* enable IRQ */</u></td></tr>
<tr><th id="60">60</th><td><u>#define   <dfn class="macro" id="_M/AZX_RBCTL_DMA_EN" data-ref="_M/AZX_RBCTL_DMA_EN">AZX_RBCTL_DMA_EN</dfn>	(1 &lt;&lt; 1)   /* enable DMA */</u></td></tr>
<tr><th id="61">61</th><td><u>#define   <dfn class="macro" id="_M/AZX_RBCTL_OVERRUN_EN" data-ref="_M/AZX_RBCTL_OVERRUN_EN">AZX_RBCTL_OVERRUN_EN</dfn>	(1 &lt;&lt; 2)   /* enable overrun irq */</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_RIRBSTS" data-ref="_M/AZX_REG_RIRBSTS">AZX_REG_RIRBSTS</dfn>			0x5d</u></td></tr>
<tr><th id="63">63</th><td><u>#define   <dfn class="macro" id="_M/AZX_RBSTS_IRQ" data-ref="_M/AZX_RBSTS_IRQ">AZX_RBSTS_IRQ</dfn>		(1 &lt;&lt; 0)   /* response irq */</u></td></tr>
<tr><th id="64">64</th><td><u>#define   <dfn class="macro" id="_M/AZX_RBSTS_OVERRUN" data-ref="_M/AZX_RBSTS_OVERRUN">AZX_RBSTS_OVERRUN</dfn>	(1 &lt;&lt; 2)   /* overrun irq */</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_RIRBSIZE" data-ref="_M/AZX_REG_RIRBSIZE">AZX_REG_RIRBSIZE</dfn>		0x5e</u></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_IC" data-ref="_M/AZX_REG_IC">AZX_REG_IC</dfn>			0x60</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_IR" data-ref="_M/AZX_REG_IR">AZX_REG_IR</dfn>			0x64</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_IRS" data-ref="_M/AZX_REG_IRS">AZX_REG_IRS</dfn>			0x68</u></td></tr>
<tr><th id="70">70</th><td><u>#define   <dfn class="macro" id="_M/AZX_IRS_VALID" data-ref="_M/AZX_IRS_VALID">AZX_IRS_VALID</dfn>		(1&lt;&lt;1)</u></td></tr>
<tr><th id="71">71</th><td><u>#define   <dfn class="macro" id="_M/AZX_IRS_BUSY" data-ref="_M/AZX_IRS_BUSY">AZX_IRS_BUSY</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_DPLBASE" data-ref="_M/AZX_REG_DPLBASE">AZX_REG_DPLBASE</dfn>			0x70</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_DPUBASE" data-ref="_M/AZX_REG_DPUBASE">AZX_REG_DPUBASE</dfn>			0x74</u></td></tr>
<tr><th id="75">75</th><td><u>#define   <dfn class="macro" id="_M/AZX_DPLBASE_ENABLE" data-ref="_M/AZX_DPLBASE_ENABLE">AZX_DPLBASE_ENABLE</dfn>	0x1	/* Enable position buffer */</u></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><i>/* SD offset: SDI0=0x80, SDI1=0xa0, ... SDO3=0x160 */</i></td></tr>
<tr><th id="78">78</th><td><b>enum</b> { <dfn class="enum" id="SDI0" title='SDI0' data-ref="SDI0" data-ref-filename="SDI0">SDI0</dfn>, <dfn class="enum" id="SDI1" title='SDI1' data-ref="SDI1" data-ref-filename="SDI1">SDI1</dfn>, <dfn class="enum" id="SDI2" title='SDI2' data-ref="SDI2" data-ref-filename="SDI2">SDI2</dfn>, <dfn class="enum" id="SDI3" title='SDI3' data-ref="SDI3" data-ref-filename="SDI3">SDI3</dfn>, <dfn class="enum" id="SDO0" title='SDO0' data-ref="SDO0" data-ref-filename="SDO0">SDO0</dfn>, <dfn class="enum" id="SDO1" title='SDO1' data-ref="SDO1" data-ref-filename="SDO1">SDO1</dfn>, <dfn class="enum" id="SDO2" title='SDO2' data-ref="SDO2" data-ref-filename="SDO2">SDO2</dfn>, <dfn class="enum" id="SDO3" title='SDO3' data-ref="SDO3" data-ref-filename="SDO3">SDO3</dfn> };</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><i>/* stream register offsets from stream base */</i></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_SD_CTL" data-ref="_M/AZX_REG_SD_CTL">AZX_REG_SD_CTL</dfn>			0x00</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_SD_STS" data-ref="_M/AZX_REG_SD_STS">AZX_REG_SD_STS</dfn>			0x03</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_SD_LPIB" data-ref="_M/AZX_REG_SD_LPIB">AZX_REG_SD_LPIB</dfn>			0x04</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_SD_CBL" data-ref="_M/AZX_REG_SD_CBL">AZX_REG_SD_CBL</dfn>			0x08</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_SD_LVI" data-ref="_M/AZX_REG_SD_LVI">AZX_REG_SD_LVI</dfn>			0x0c</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_SD_FIFOW" data-ref="_M/AZX_REG_SD_FIFOW">AZX_REG_SD_FIFOW</dfn>		0x0e</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_SD_FIFOSIZE" data-ref="_M/AZX_REG_SD_FIFOSIZE">AZX_REG_SD_FIFOSIZE</dfn>		0x10</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_SD_FORMAT" data-ref="_M/AZX_REG_SD_FORMAT">AZX_REG_SD_FORMAT</dfn>		0x12</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_SD_FIFOL" data-ref="_M/AZX_REG_SD_FIFOL">AZX_REG_SD_FIFOL</dfn>		0x14</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_SD_BDLPL" data-ref="_M/AZX_REG_SD_BDLPL">AZX_REG_SD_BDLPL</dfn>		0x18</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_SD_BDLPU" data-ref="_M/AZX_REG_SD_BDLPU">AZX_REG_SD_BDLPU</dfn>		0x1c</u></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><i>/* GTS registers */</i></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_LLCH" data-ref="_M/AZX_REG_LLCH">AZX_REG_LLCH</dfn>			0x14</u></td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_GTS_BASE" data-ref="_M/AZX_REG_GTS_BASE">AZX_REG_GTS_BASE</dfn>		0x520</u></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_GTSCC" data-ref="_M/AZX_REG_GTSCC">AZX_REG_GTSCC</dfn>	(AZX_REG_GTS_BASE + 0x00)</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_WALFCC" data-ref="_M/AZX_REG_WALFCC">AZX_REG_WALFCC</dfn>	(AZX_REG_GTS_BASE + 0x04)</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_TSCCL" data-ref="_M/AZX_REG_TSCCL">AZX_REG_TSCCL</dfn>	(AZX_REG_GTS_BASE + 0x08)</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_TSCCU" data-ref="_M/AZX_REG_TSCCU">AZX_REG_TSCCU</dfn>	(AZX_REG_GTS_BASE + 0x0C)</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_LLPFOC" data-ref="_M/AZX_REG_LLPFOC">AZX_REG_LLPFOC</dfn>	(AZX_REG_GTS_BASE + 0x14)</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_LLPCL" data-ref="_M/AZX_REG_LLPCL">AZX_REG_LLPCL</dfn>	(AZX_REG_GTS_BASE + 0x18)</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_LLPCU" data-ref="_M/AZX_REG_LLPCU">AZX_REG_LLPCU</dfn>	(AZX_REG_GTS_BASE + 0x1C)</u></td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><i>/* Haswell/Broadwell display HD-A controller Extended Mode registers */</i></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_HSW_EM4" data-ref="_M/AZX_REG_HSW_EM4">AZX_REG_HSW_EM4</dfn>			0x100c</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_HSW_EM5" data-ref="_M/AZX_REG_HSW_EM5">AZX_REG_HSW_EM5</dfn>			0x1010</u></td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><i>/* Skylake/Broxton vendor-specific registers */</i></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_VS_EM1" data-ref="_M/AZX_REG_VS_EM1">AZX_REG_VS_EM1</dfn>			0x1000</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_VS_INRC" data-ref="_M/AZX_REG_VS_INRC">AZX_REG_VS_INRC</dfn>			0x1004</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_VS_OUTRC" data-ref="_M/AZX_REG_VS_OUTRC">AZX_REG_VS_OUTRC</dfn>		0x1008</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_VS_FIFOTRK" data-ref="_M/AZX_REG_VS_FIFOTRK">AZX_REG_VS_FIFOTRK</dfn>		0x100C</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_VS_FIFOTRK2" data-ref="_M/AZX_REG_VS_FIFOTRK2">AZX_REG_VS_FIFOTRK2</dfn>		0x1010</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_VS_EM2" data-ref="_M/AZX_REG_VS_EM2">AZX_REG_VS_EM2</dfn>			0x1030</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_VS_EM3L" data-ref="_M/AZX_REG_VS_EM3L">AZX_REG_VS_EM3L</dfn>			0x1038</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_VS_EM3U" data-ref="_M/AZX_REG_VS_EM3U">AZX_REG_VS_EM3U</dfn>			0x103C</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_VS_EM4L" data-ref="_M/AZX_REG_VS_EM4L">AZX_REG_VS_EM4L</dfn>			0x1040</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_VS_EM4U" data-ref="_M/AZX_REG_VS_EM4U">AZX_REG_VS_EM4U</dfn>			0x1044</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_VS_LTRC" data-ref="_M/AZX_REG_VS_LTRC">AZX_REG_VS_LTRC</dfn>			0x1048</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_VS_D0I3C" data-ref="_M/AZX_REG_VS_D0I3C">AZX_REG_VS_D0I3C</dfn>		0x104A</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_VS_PCE" data-ref="_M/AZX_REG_VS_PCE">AZX_REG_VS_PCE</dfn>			0x104B</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_VS_L2MAGC" data-ref="_M/AZX_REG_VS_L2MAGC">AZX_REG_VS_L2MAGC</dfn>		0x1050</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_VS_L2LAHPT" data-ref="_M/AZX_REG_VS_L2LAHPT">AZX_REG_VS_L2LAHPT</dfn>		0x1054</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_VS_SDXDPIB_XBASE" data-ref="_M/AZX_REG_VS_SDXDPIB_XBASE">AZX_REG_VS_SDXDPIB_XBASE</dfn>	0x1084</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_VS_SDXDPIB_XINTERVAL" data-ref="_M/AZX_REG_VS_SDXDPIB_XINTERVAL">AZX_REG_VS_SDXDPIB_XINTERVAL</dfn>	0x20</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_VS_SDXEFIFOS_XBASE" data-ref="_M/AZX_REG_VS_SDXEFIFOS_XBASE">AZX_REG_VS_SDXEFIFOS_XBASE</dfn>	0x1094</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_VS_SDXEFIFOS_XINTERVAL" data-ref="_M/AZX_REG_VS_SDXEFIFOS_XINTERVAL">AZX_REG_VS_SDXEFIFOS_XINTERVAL</dfn>	0x20</u></td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><i>/* PCI space */</i></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/AZX_PCIREG_TCSEL" data-ref="_M/AZX_PCIREG_TCSEL">AZX_PCIREG_TCSEL</dfn>		0x44</u></td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><i>/*</i></td></tr>
<tr><th id="135">135</th><td><i> * other constants</i></td></tr>
<tr><th id="136">136</th><td><i> */</i></td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td><i>/* max number of fragments - we may use more if allocating more pages for BDL */</i></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/BDL_SIZE" data-ref="_M/BDL_SIZE">BDL_SIZE</dfn>		4096</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/AZX_MAX_BDL_ENTRIES" data-ref="_M/AZX_MAX_BDL_ENTRIES">AZX_MAX_BDL_ENTRIES</dfn>	(BDL_SIZE / 16)</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/AZX_MAX_FRAG" data-ref="_M/AZX_MAX_FRAG">AZX_MAX_FRAG</dfn>		32</u></td></tr>
<tr><th id="142">142</th><td><i>/* max buffer size - no h/w limit, you can increase as you like */</i></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/AZX_MAX_BUF_SIZE" data-ref="_M/AZX_MAX_BUF_SIZE">AZX_MAX_BUF_SIZE</dfn>	(1024*1024*1024)</u></td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td><i>/* RIRB int mask: overrun[2], response[0] */</i></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/RIRB_INT_RESPONSE" data-ref="_M/RIRB_INT_RESPONSE">RIRB_INT_RESPONSE</dfn>	0x01</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/RIRB_INT_OVERRUN" data-ref="_M/RIRB_INT_OVERRUN">RIRB_INT_OVERRUN</dfn>	0x04</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/RIRB_INT_MASK" data-ref="_M/RIRB_INT_MASK">RIRB_INT_MASK</dfn>		0x05</u></td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><i>/* STATESTS int mask: S3,SD2,SD1,SD0 */</i></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/STATESTS_INT_MASK" data-ref="_M/STATESTS_INT_MASK">STATESTS_INT_MASK</dfn>	((1 &lt;&lt; HDA_MAX_CODECS) - 1)</u></td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td><i>/* SD_CTL bits */</i></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/SD_CTL_STREAM_RESET" data-ref="_M/SD_CTL_STREAM_RESET">SD_CTL_STREAM_RESET</dfn>	0x01	/* stream reset bit */</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/SD_CTL_DMA_START" data-ref="_M/SD_CTL_DMA_START">SD_CTL_DMA_START</dfn>	0x02	/* stream DMA start bit */</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/SD_CTL_STRIPE" data-ref="_M/SD_CTL_STRIPE">SD_CTL_STRIPE</dfn>		(3 &lt;&lt; 16)	/* stripe control */</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/SD_CTL_TRAFFIC_PRIO" data-ref="_M/SD_CTL_TRAFFIC_PRIO">SD_CTL_TRAFFIC_PRIO</dfn>	(1 &lt;&lt; 18)	/* traffic priority */</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/SD_CTL_DIR" data-ref="_M/SD_CTL_DIR">SD_CTL_DIR</dfn>		(1 &lt;&lt; 19)	/* bi-directional stream */</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/SD_CTL_STREAM_TAG_MASK" data-ref="_M/SD_CTL_STREAM_TAG_MASK">SD_CTL_STREAM_TAG_MASK</dfn>	(0xf &lt;&lt; 20)</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/SD_CTL_STREAM_TAG_SHIFT" data-ref="_M/SD_CTL_STREAM_TAG_SHIFT">SD_CTL_STREAM_TAG_SHIFT</dfn>	20</u></td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td><i>/* SD_CTL and SD_STS */</i></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/SD_INT_DESC_ERR" data-ref="_M/SD_INT_DESC_ERR">SD_INT_DESC_ERR</dfn>		0x10	/* descriptor error interrupt */</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/SD_INT_FIFO_ERR" data-ref="_M/SD_INT_FIFO_ERR">SD_INT_FIFO_ERR</dfn>		0x08	/* FIFO error interrupt */</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/SD_INT_COMPLETE" data-ref="_M/SD_INT_COMPLETE">SD_INT_COMPLETE</dfn>		0x04	/* completion interrupt */</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/SD_INT_MASK" data-ref="_M/SD_INT_MASK">SD_INT_MASK</dfn>		(SD_INT_DESC_ERR|SD_INT_FIFO_ERR|\</u></td></tr>
<tr><th id="167">167</th><td><u>				 SD_INT_COMPLETE)</u></td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td><i>/* SD_STS */</i></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/SD_STS_FIFO_READY" data-ref="_M/SD_STS_FIFO_READY">SD_STS_FIFO_READY</dfn>	0x20	/* FIFO ready */</u></td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><i>/* INTCTL and INTSTS */</i></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/AZX_INT_ALL_STREAM" data-ref="_M/AZX_INT_ALL_STREAM">AZX_INT_ALL_STREAM</dfn>	0xff	   /* all stream interrupts */</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/AZX_INT_CTRL_EN" data-ref="_M/AZX_INT_CTRL_EN">AZX_INT_CTRL_EN</dfn>	0x40000000 /* controller interrupt enable bit */</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/AZX_INT_GLOBAL_EN" data-ref="_M/AZX_INT_GLOBAL_EN">AZX_INT_GLOBAL_EN</dfn>	0x80000000 /* global interrupt enable bit */</u></td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td><i>/* below are so far hardcoded - should read registers in future */</i></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/AZX_MAX_CORB_ENTRIES" data-ref="_M/AZX_MAX_CORB_ENTRIES">AZX_MAX_CORB_ENTRIES</dfn>	256</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/AZX_MAX_RIRB_ENTRIES" data-ref="_M/AZX_MAX_RIRB_ENTRIES">AZX_MAX_RIRB_ENTRIES</dfn>	256</u></td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td><i>/* Capability header  Structure */</i></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_CAP_HDR" data-ref="_M/AZX_REG_CAP_HDR">AZX_REG_CAP_HDR</dfn>			0x0</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/AZX_CAP_HDR_VER_OFF" data-ref="_M/AZX_CAP_HDR_VER_OFF">AZX_CAP_HDR_VER_OFF</dfn>		28</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/AZX_CAP_HDR_VER_MASK" data-ref="_M/AZX_CAP_HDR_VER_MASK">AZX_CAP_HDR_VER_MASK</dfn>		(0xF &lt;&lt; AZX_CAP_HDR_VER_OFF)</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/AZX_CAP_HDR_ID_OFF" data-ref="_M/AZX_CAP_HDR_ID_OFF">AZX_CAP_HDR_ID_OFF</dfn>		16</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/AZX_CAP_HDR_ID_MASK" data-ref="_M/AZX_CAP_HDR_ID_MASK">AZX_CAP_HDR_ID_MASK</dfn>		(0xFFF &lt;&lt; AZX_CAP_HDR_ID_OFF)</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/AZX_CAP_HDR_NXT_PTR_MASK" data-ref="_M/AZX_CAP_HDR_NXT_PTR_MASK">AZX_CAP_HDR_NXT_PTR_MASK</dfn>	0xFFFF</u></td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><i>/* registers of Software Position Based FIFO Capability Structure */</i></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/AZX_SPB_CAP_ID" data-ref="_M/AZX_SPB_CAP_ID">AZX_SPB_CAP_ID</dfn>			0x4</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_SPB_BASE_ADDR" data-ref="_M/AZX_REG_SPB_BASE_ADDR">AZX_REG_SPB_BASE_ADDR</dfn>		0x700</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_SPB_SPBFCH" data-ref="_M/AZX_REG_SPB_SPBFCH">AZX_REG_SPB_SPBFCH</dfn>		0x00</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_SPB_SPBFCCTL" data-ref="_M/AZX_REG_SPB_SPBFCCTL">AZX_REG_SPB_SPBFCCTL</dfn>		0x04</u></td></tr>
<tr><th id="194">194</th><td><i>/* Base used to calculate the iterating register offset */</i></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/AZX_SPB_BASE" data-ref="_M/AZX_SPB_BASE">AZX_SPB_BASE</dfn>			0x08</u></td></tr>
<tr><th id="196">196</th><td><i>/* Interval used to calculate the iterating register offset */</i></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/AZX_SPB_INTERVAL" data-ref="_M/AZX_SPB_INTERVAL">AZX_SPB_INTERVAL</dfn>		0x08</u></td></tr>
<tr><th id="198">198</th><td><i>/* SPIB base */</i></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/AZX_SPB_SPIB" data-ref="_M/AZX_SPB_SPIB">AZX_SPB_SPIB</dfn>			0x00</u></td></tr>
<tr><th id="200">200</th><td><i>/* SPIB MAXFIFO base*/</i></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/AZX_SPB_MAXFIFO" data-ref="_M/AZX_SPB_MAXFIFO">AZX_SPB_MAXFIFO</dfn>			0x04</u></td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td><i>/* registers of Global Time Synchronization Capability Structure */</i></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/AZX_GTS_CAP_ID" data-ref="_M/AZX_GTS_CAP_ID">AZX_GTS_CAP_ID</dfn>			0x1</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_GTS_GTSCH" data-ref="_M/AZX_REG_GTS_GTSCH">AZX_REG_GTS_GTSCH</dfn>		0x00</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_GTS_GTSCD" data-ref="_M/AZX_REG_GTS_GTSCD">AZX_REG_GTS_GTSCD</dfn>		0x04</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_GTS_GTSCTLAC" data-ref="_M/AZX_REG_GTS_GTSCTLAC">AZX_REG_GTS_GTSCTLAC</dfn>		0x0C</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/AZX_GTS_BASE" data-ref="_M/AZX_GTS_BASE">AZX_GTS_BASE</dfn>			0x20</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/AZX_GTS_INTERVAL" data-ref="_M/AZX_GTS_INTERVAL">AZX_GTS_INTERVAL</dfn>		0x20</u></td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td><i>/* registers for Processing Pipe Capability Structure */</i></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/AZX_PP_CAP_ID" data-ref="_M/AZX_PP_CAP_ID">AZX_PP_CAP_ID</dfn>			0x3</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_PP_PPCH" data-ref="_M/AZX_REG_PP_PPCH">AZX_REG_PP_PPCH</dfn>			0x10</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_PP_PPCTL" data-ref="_M/AZX_REG_PP_PPCTL">AZX_REG_PP_PPCTL</dfn>		0x04</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/AZX_PPCTL_PIE" data-ref="_M/AZX_PPCTL_PIE">AZX_PPCTL_PIE</dfn>			(1&lt;&lt;31)</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/AZX_PPCTL_GPROCEN" data-ref="_M/AZX_PPCTL_GPROCEN">AZX_PPCTL_GPROCEN</dfn>		(1&lt;&lt;30)</u></td></tr>
<tr><th id="217">217</th><td><i>/* _X_ = dma engine # and cannot * exceed 29 (per spec max 30 dma engines) */</i></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/AZX_PPCTL_PROCEN" data-ref="_M/AZX_PPCTL_PROCEN">AZX_PPCTL_PROCEN</dfn>(_X_)		(1&lt;&lt;(_X_))</u></td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_PP_PPSTS" data-ref="_M/AZX_REG_PP_PPSTS">AZX_REG_PP_PPSTS</dfn>		0x08</u></td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/AZX_PPHC_BASE" data-ref="_M/AZX_PPHC_BASE">AZX_PPHC_BASE</dfn>			0x10</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/AZX_PPHC_INTERVAL" data-ref="_M/AZX_PPHC_INTERVAL">AZX_PPHC_INTERVAL</dfn>		0x10</u></td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_PPHCLLPL" data-ref="_M/AZX_REG_PPHCLLPL">AZX_REG_PPHCLLPL</dfn>		0x0</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_PPHCLLPU" data-ref="_M/AZX_REG_PPHCLLPU">AZX_REG_PPHCLLPU</dfn>		0x4</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_PPHCLDPL" data-ref="_M/AZX_REG_PPHCLDPL">AZX_REG_PPHCLDPL</dfn>		0x8</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_PPHCLDPU" data-ref="_M/AZX_REG_PPHCLDPU">AZX_REG_PPHCLDPU</dfn>		0xC</u></td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/AZX_PPLC_BASE" data-ref="_M/AZX_PPLC_BASE">AZX_PPLC_BASE</dfn>			0x10</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/AZX_PPLC_MULTI" data-ref="_M/AZX_PPLC_MULTI">AZX_PPLC_MULTI</dfn>			0x10</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/AZX_PPLC_INTERVAL" data-ref="_M/AZX_PPLC_INTERVAL">AZX_PPLC_INTERVAL</dfn>		0x10</u></td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_PPLCCTL" data-ref="_M/AZX_REG_PPLCCTL">AZX_REG_PPLCCTL</dfn>			0x0</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/AZX_PPLCCTL_STRM_BITS" data-ref="_M/AZX_PPLCCTL_STRM_BITS">AZX_PPLCCTL_STRM_BITS</dfn>		4</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/AZX_PPLCCTL_STRM_SHIFT" data-ref="_M/AZX_PPLCCTL_STRM_SHIFT">AZX_PPLCCTL_STRM_SHIFT</dfn>		20</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_MASK" data-ref="_M/AZX_REG_MASK">AZX_REG_MASK</dfn>(bit_num, offset) \</u></td></tr>
<tr><th id="238">238</th><td><u>	(((1 &lt;&lt; (bit_num)) - 1) &lt;&lt; (offset))</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/AZX_PPLCCTL_STRM_MASK" data-ref="_M/AZX_PPLCCTL_STRM_MASK">AZX_PPLCCTL_STRM_MASK</dfn> \</u></td></tr>
<tr><th id="240">240</th><td><u>	AZX_REG_MASK(AZX_PPLCCTL_STRM_BITS, AZX_PPLCCTL_STRM_SHIFT)</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/AZX_PPLCCTL_RUN" data-ref="_M/AZX_PPLCCTL_RUN">AZX_PPLCCTL_RUN</dfn>			(1&lt;&lt;1)</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/AZX_PPLCCTL_STRST" data-ref="_M/AZX_PPLCCTL_STRST">AZX_PPLCCTL_STRST</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_PPLCFMT" data-ref="_M/AZX_REG_PPLCFMT">AZX_REG_PPLCFMT</dfn>			0x4</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_PPLCLLPL" data-ref="_M/AZX_REG_PPLCLLPL">AZX_REG_PPLCLLPL</dfn>		0x8</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_PPLCLLPU" data-ref="_M/AZX_REG_PPLCLLPU">AZX_REG_PPLCLLPU</dfn>		0xC</u></td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><i>/* registers for Multiple Links Capability Structure */</i></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/AZX_ML_CAP_ID" data-ref="_M/AZX_ML_CAP_ID">AZX_ML_CAP_ID</dfn>			0x2</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_ML_MLCH" data-ref="_M/AZX_REG_ML_MLCH">AZX_REG_ML_MLCH</dfn>			0x00</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_ML_MLCD" data-ref="_M/AZX_REG_ML_MLCD">AZX_REG_ML_MLCD</dfn>			0x04</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/AZX_ML_BASE" data-ref="_M/AZX_ML_BASE">AZX_ML_BASE</dfn>			0x40</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/AZX_ML_INTERVAL" data-ref="_M/AZX_ML_INTERVAL">AZX_ML_INTERVAL</dfn>			0x40</u></td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_ML_LCAP" data-ref="_M/AZX_REG_ML_LCAP">AZX_REG_ML_LCAP</dfn>			0x00</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_ML_LCTL" data-ref="_M/AZX_REG_ML_LCTL">AZX_REG_ML_LCTL</dfn>			0x04</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_ML_LOSIDV" data-ref="_M/AZX_REG_ML_LOSIDV">AZX_REG_ML_LOSIDV</dfn>		0x08</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_ML_LSDIID" data-ref="_M/AZX_REG_ML_LSDIID">AZX_REG_ML_LSDIID</dfn>		0x0C</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_ML_LPSOO" data-ref="_M/AZX_REG_ML_LPSOO">AZX_REG_ML_LPSOO</dfn>		0x10</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_ML_LPSIO" data-ref="_M/AZX_REG_ML_LPSIO">AZX_REG_ML_LPSIO</dfn>		0x12</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_ML_LWALFC" data-ref="_M/AZX_REG_ML_LWALFC">AZX_REG_ML_LWALFC</dfn>		0x18</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_ML_LOUTPAY" data-ref="_M/AZX_REG_ML_LOUTPAY">AZX_REG_ML_LOUTPAY</dfn>		0x20</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_ML_LINPAY" data-ref="_M/AZX_REG_ML_LINPAY">AZX_REG_ML_LINPAY</dfn>		0x30</u></td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/ML_LCTL_SCF_MASK" data-ref="_M/ML_LCTL_SCF_MASK">ML_LCTL_SCF_MASK</dfn>			0xF</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/AZX_MLCTL_SPA" data-ref="_M/AZX_MLCTL_SPA">AZX_MLCTL_SPA</dfn>				(0x1 &lt;&lt; 16)</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/AZX_MLCTL_CPA" data-ref="_M/AZX_MLCTL_CPA">AZX_MLCTL_CPA</dfn>				(0x1 &lt;&lt; 23)</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/AZX_MLCTL_SPA_SHIFT" data-ref="_M/AZX_MLCTL_SPA_SHIFT">AZX_MLCTL_SPA_SHIFT</dfn>			16</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/AZX_MLCTL_CPA_SHIFT" data-ref="_M/AZX_MLCTL_CPA_SHIFT">AZX_MLCTL_CPA_SHIFT</dfn>			23</u></td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td><i>/* registers for DMA Resume Capability Structure */</i></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/AZX_DRSM_CAP_ID" data-ref="_M/AZX_DRSM_CAP_ID">AZX_DRSM_CAP_ID</dfn>			0x5</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/AZX_REG_DRSM_CTL" data-ref="_M/AZX_REG_DRSM_CTL">AZX_REG_DRSM_CTL</dfn>		0x4</u></td></tr>
<tr><th id="274">274</th><td><i>/* Base used to calculate the iterating register offset */</i></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/AZX_DRSM_BASE" data-ref="_M/AZX_DRSM_BASE">AZX_DRSM_BASE</dfn>			0x08</u></td></tr>
<tr><th id="276">276</th><td><i>/* Interval used to calculate the iterating register offset */</i></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/AZX_DRSM_INTERVAL" data-ref="_M/AZX_DRSM_INTERVAL">AZX_DRSM_INTERVAL</dfn>		0x08</u></td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td><i>/* Global time synchronization registers */</i></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/GTSCC_TSCCD_MASK" data-ref="_M/GTSCC_TSCCD_MASK">GTSCC_TSCCD_MASK</dfn>		0x80000000</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/GTSCC_TSCCD_SHIFT" data-ref="_M/GTSCC_TSCCD_SHIFT">GTSCC_TSCCD_SHIFT</dfn>		BIT(31)</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/GTSCC_TSCCI_MASK" data-ref="_M/GTSCC_TSCCI_MASK">GTSCC_TSCCI_MASK</dfn>		0x20</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/GTSCC_CDMAS_DMA_DIR_SHIFT" data-ref="_M/GTSCC_CDMAS_DMA_DIR_SHIFT">GTSCC_CDMAS_DMA_DIR_SHIFT</dfn>	4</u></td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/WALFCC_CIF_MASK" data-ref="_M/WALFCC_CIF_MASK">WALFCC_CIF_MASK</dfn>			0x1FF</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/WALFCC_FN_SHIFT" data-ref="_M/WALFCC_FN_SHIFT">WALFCC_FN_SHIFT</dfn>			9</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/HDA_CLK_CYCLES_PER_FRAME" data-ref="_M/HDA_CLK_CYCLES_PER_FRAME">HDA_CLK_CYCLES_PER_FRAME</dfn>	512</u></td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td><i>/*</i></td></tr>
<tr><th id="290">290</th><td><i> * An error occurs near frame "rollover". The clocks in frame value indicates</i></td></tr>
<tr><th id="291">291</th><td><i> * whether this error may have occurred. Here we use the value of 10. Please</i></td></tr>
<tr><th id="292">292</th><td><i> * see the errata for the right number [&lt;10]</i></td></tr>
<tr><th id="293">293</th><td><i> */</i></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/HDA_MAX_CYCLE_VALUE" data-ref="_M/HDA_MAX_CYCLE_VALUE">HDA_MAX_CYCLE_VALUE</dfn>		499</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/HDA_MAX_CYCLE_OFFSET" data-ref="_M/HDA_MAX_CYCLE_OFFSET">HDA_MAX_CYCLE_OFFSET</dfn>		10</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/HDA_MAX_CYCLE_READ_RETRY" data-ref="_M/HDA_MAX_CYCLE_READ_RETRY">HDA_MAX_CYCLE_READ_RETRY</dfn>	10</u></td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/TSCCU_CCU_SHIFT" data-ref="_M/TSCCU_CCU_SHIFT">TSCCU_CCU_SHIFT</dfn>			32</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/LLPC_CCU_SHIFT" data-ref="_M/LLPC_CCU_SHIFT">LLPC_CCU_SHIFT</dfn>			32</u></td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td><i>/*</i></td></tr>
<tr><th id="303">303</th><td><i> * helpers to read the stream position</i></td></tr>
<tr><th id="304">304</th><td><i> */</i></td></tr>
<tr><th id="305">305</th><td><em>static</em> <a class="macro" href="../linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>unsigned</em> <em>int</em></td></tr>
<tr><th id="306">306</th><td><dfn class="decl def fn" id="snd_hdac_stream_get_pos_lpib" title='snd_hdac_stream_get_pos_lpib' data-ref="snd_hdac_stream_get_pos_lpib" data-ref-filename="snd_hdac_stream_get_pos_lpib">snd_hdac_stream_get_pos_lpib</dfn>(<b>struct</b> <a class="type" href="hdaudio.h.html#hdac_stream" title='hdac_stream' data-ref="hdac_stream" data-ref-filename="hdac_stream">hdac_stream</a> *<dfn class="local col1 decl" id="1stream" title='stream' data-type='struct hdac_stream *' data-ref="1stream" data-ref-filename="1stream">stream</dfn>)</td></tr>
<tr><th id="307">307</th><td>{</td></tr>
<tr><th id="308">308</th><td>	<b>return</b> <a class="macro" href="hdaudio.h.html#496" title="((stream)-&gt;bus-&gt;io_ops-&gt;reg_readl((stream)-&gt;sd_addr + (0x04)))" data-ref="_M/snd_hdac_stream_readl">snd_hdac_stream_readl</a>(<a class="local col1 ref" href="#1stream" title='stream' data-ref="1stream" data-ref-filename="1stream">stream</a>, SD_LPIB);</td></tr>
<tr><th id="309">309</th><td>}</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td><em>static</em> <a class="macro" href="../linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>unsigned</em> <em>int</em></td></tr>
<tr><th id="312">312</th><td><dfn class="decl def fn" id="snd_hdac_stream_get_pos_posbuf" title='snd_hdac_stream_get_pos_posbuf' data-ref="snd_hdac_stream_get_pos_posbuf" data-ref-filename="snd_hdac_stream_get_pos_posbuf">snd_hdac_stream_get_pos_posbuf</dfn>(<b>struct</b> <a class="type" href="hdaudio.h.html#hdac_stream" title='hdac_stream' data-ref="hdac_stream" data-ref-filename="hdac_stream">hdac_stream</a> *<dfn class="local col2 decl" id="2stream" title='stream' data-type='struct hdac_stream *' data-ref="2stream" data-ref-filename="2stream">stream</dfn>)</td></tr>
<tr><th id="313">313</th><td>{</td></tr>
<tr><th id="314">314</th><td>	<b>return</b> <a class="macro" href="../linux/byteorder/generic.h.html#89" title="__le32_to_cpu" data-ref="_M/le32_to_cpu">le32_to_cpu</a>(*<a class="local col2 ref" href="#2stream" title='stream' data-ref="2stream" data-ref-filename="2stream">stream</a>-&gt;<a class="ref field" href="hdaudio.h.html#hdac_stream::posbuf" title='hdac_stream::posbuf' data-ref="hdac_stream::posbuf" data-ref-filename="hdac_stream..posbuf">posbuf</a>);</td></tr>
<tr><th id="315">315</th><td>}</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td><u>#<span data-ppcond="8">endif</span> /* __SOUND_HDA_REGISTER_H */</u></td></tr>
<tr><th id="318">318</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../sound/hda/hdac_controller.c.html'>linux/sound/hda/hdac_controller.c</a><br/>Generated on <em>2019-Oct-10</em> from project linux revision <em>4.15.10</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
