// Seed: 2262701069
program module_0 (
    input wand id_0,
    input wor  id_1
);
  logic [1 : ""] id_3;
  wire id_4;
  assign module_2.id_9 = 0;
endprogram
module module_1 (
    output wire id_0,
    input tri0 id_1,
    output wor id_2,
    output logic id_3,
    input supply1 id_4,
    input uwire id_5,
    input tri1 id_6
);
  always @(posedge id_1 or posedge id_5) id_3 <= 1;
  module_0 modCall_1 (
      id_4,
      id_5
  );
  wire id_8;
  assign id_3 = 1;
endmodule
module module_2 (
    input tri1 id_0,
    output uwire id_1,
    input uwire id_2,
    output supply1 id_3,
    output tri1 id_4,
    input supply1 id_5
    , id_20,
    output wire id_6,
    input supply1 id_7,
    output supply1 id_8,
    input wand id_9,
    output supply1 id_10,
    output wand id_11,
    output tri0 id_12,
    output tri0 id_13,
    input wand id_14,
    output wor id_15,
    input tri id_16,
    output tri1 id_17,
    output uwire id_18
);
  module_0 modCall_1 (
      id_5,
      id_14
  );
endmodule
