Command: pr_verify -full_check -initial /home/kanish/System_Design_through_FPGA/Vivado/pr_demo_2/pr_demo_2.runs/impl_1/top_routed.dcp -additional /home/kanish/System_Design_through_FPGA/Vivado/pr_demo_2/pr_demo_2.runs/child_0_impl_1/top_routed.dcp -file child_0_impl_1_pr_verify.log
Fri Oct 13 19:24:00 2023

INFO: [Constraints 18-1020] PR Verify Summary:
DCP1: /home/kanish/System_Design_through_FPGA/Vivado/pr_demo_2/pr_demo_2.runs/impl_1/top_routed.dcp
  Number of reconfigurable modules compared = 3
  Number of partition pins compared         = 12
  Number of static tiles compared           = 2091
  Number of static sites compared           = 8
  Number of static cells compared           = 8
  Number of static routed nodes compared    = 167
  Number of static routed pips compared     = 159

DCP2: /home/kanish/System_Design_through_FPGA/Vivado/pr_demo_2/pr_demo_2.runs/child_0_impl_1/top_routed.dcp
  Number of reconfigurable modules compared = 3
  Number of partition pins compared         = 12
  Number of static tiles compared           = 2091
  Number of static sites compared           = 8
  Number of static cells compared           = 8
  Number of static routed nodes compared    = 167
  Number of static routed pips compared     = 159
INFO: [Vivado 12-3253] PR_VERIFY: check points /home/kanish/System_Design_through_FPGA/Vivado/pr_demo_2/pr_demo_2.runs/impl_1/top_routed.dcp and /home/kanish/System_Design_through_FPGA/Vivado/pr_demo_2/pr_demo_2.runs/child_0_impl_1/top_routed.dcp are compatible
