<stg><name>copy_input</name>


<trans_list>

<trans id="2689" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2690" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2691" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2692" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2693" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2694" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2695" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2696" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2697" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2698" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2699" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2700" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2701" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2702" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2703" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2704" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2705" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2706" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2707" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2708" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2709" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2710" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2711" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2712" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2713" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2714" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2715" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2716" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2717" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2718" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2719" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2720" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2721" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2722" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2723" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2724" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2725" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2726" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2727" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2728" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2729" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2730" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2731" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2732" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2733" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2734" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2735" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2736" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2737" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2738" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2739" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2740" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2741" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2742" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2743" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2744" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2745" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2746" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2747" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2748" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2749" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2750" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2751" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2752" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2753" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2754" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2755" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2756" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2757" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2758" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2759" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2760" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2761" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2762" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2763" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2764" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2765" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2766" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:1 %n_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %n

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="24" op_0_bw="31">
<![CDATA[
entry_ifconv:3 %trunc_ln15 = trunc i31 %n_read

]]></Node>
<StgValue><ssdm name="trunc_ln15"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry_ifconv:4 %p_shl = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln15, i8 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="26" op_0_bw="31">
<![CDATA[
entry_ifconv:5 %trunc_ln15_1 = trunc i31 %n_read

]]></Node>
<StgValue><ssdm name="trunc_ln15_1"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="26" op_2_bw="6">
<![CDATA[
entry_ifconv:6 %p_shl2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i26.i6, i26 %trunc_ln15_1, i6 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:7 %sub_ln15_150 = sub i32 %p_shl, i32 %p_shl2

]]></Node>
<StgValue><ssdm name="sub_ln15_150"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="28" op_0_bw="31">
<![CDATA[
entry_ifconv:8 %trunc_ln15_2 = trunc i31 %n_read

]]></Node>
<StgValue><ssdm name="trunc_ln15_2"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="30" op_0_bw="31">
<![CDATA[
entry_ifconv:11 %trunc_ln15_3 = trunc i31 %n_read

]]></Node>
<StgValue><ssdm name="trunc_ln15_3"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="28" op_2_bw="4">
<![CDATA[
entry_ifconv:9 %p_shl3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %trunc_ln15_2, i4 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:10 %add_ln15_51 = add i32 %sub_ln15_150, i32 %p_shl3

]]></Node>
<StgValue><ssdm name="add_ln15_51"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
entry_ifconv:12 %p_shl4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %trunc_ln15_3, i2 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:13 %add_ln15_52 = add i32 %add_ln15_51, i32 %p_shl4

]]></Node>
<StgValue><ssdm name="add_ln15_52"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:0 %x_in_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_in

]]></Node>
<StgValue><ssdm name="x_in_read"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:14 %add_ln15 = add i32 %add_ln15_52, i32 %x_in_read

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:15 %trunc_ln = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln15, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="30">
<![CDATA[
entry_ifconv:16 %sext_ln15 = sext i30 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln15"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:17 %gmem0_addr = getelementptr i32 %gmem0, i32 %sext_ln15

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:18 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 53

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="98" st_id="6" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:18 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 53

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="99" st_id="7" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:18 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 53

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="100" st_id="8" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:18 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 53

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="101" st_id="9" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:18 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 53

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="102" st_id="10" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:18 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 53

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="103" st_id="11" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:18 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 53

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="104" st_id="12" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:18 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 53

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="105" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:19 %gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="106" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:20 %gmem0_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="107" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:21 %bitcast_ln15 = bitcast i32 %gmem0_addr_read_1

]]></Node>
<StgValue><ssdm name="bitcast_ln15"/></StgValue>
</operation>

<operation id="108" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:22 %gmem0_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_2"/></StgValue>
</operation>

<operation id="109" st_id="15" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:122 %pf = fpext i32 %bitcast_ln15

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="110" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:23 %bitcast_ln15_1 = bitcast i32 %gmem0_addr_read_2

]]></Node>
<StgValue><ssdm name="bitcast_ln15_1"/></StgValue>
</operation>

<operation id="111" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:24 %gmem0_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_3"/></StgValue>
</operation>

<operation id="112" st_id="16" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:122 %pf = fpext i32 %bitcast_ln15

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="113" st_id="16" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:159 %pf_1 = fpext i32 %bitcast_ln15_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="114" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:25 %bitcast_ln15_2 = bitcast i32 %gmem0_addr_read_3

]]></Node>
<StgValue><ssdm name="bitcast_ln15_2"/></StgValue>
</operation>

<operation id="115" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:26 %gmem0_addr_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_4"/></StgValue>
</operation>

<operation id="116" st_id="17" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:122 %pf = fpext i32 %bitcast_ln15

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="117" st_id="17" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:159 %pf_1 = fpext i32 %bitcast_ln15_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>

<operation id="118" st_id="17" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:196 %pf_2 = fpext i32 %bitcast_ln15_2

]]></Node>
<StgValue><ssdm name="pf_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="119" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:27 %bitcast_ln15_3 = bitcast i32 %gmem0_addr_read_4

]]></Node>
<StgValue><ssdm name="bitcast_ln15_3"/></StgValue>
</operation>

<operation id="120" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:28 %gmem0_addr_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_5"/></StgValue>
</operation>

<operation id="121" st_id="18" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:122 %pf = fpext i32 %bitcast_ln15

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="122" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:123 %bitcast_ln716 = bitcast i64 %pf

]]></Node>
<StgValue><ssdm name="bitcast_ln716"/></StgValue>
</operation>

<operation id="123" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:124 %trunc_ln15_4 = trunc i64 %bitcast_ln716

]]></Node>
<StgValue><ssdm name="trunc_ln15_4"/></StgValue>
</operation>

<operation id="124" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:125 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="125" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:126 %tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="126" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:128 %trunc_ln15_5 = trunc i64 %bitcast_ln716

]]></Node>
<StgValue><ssdm name="trunc_ln15_5"/></StgValue>
</operation>

<operation id="127" st_id="18" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:159 %pf_1 = fpext i32 %bitcast_ln15_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>

<operation id="128" st_id="18" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:196 %pf_2 = fpext i32 %bitcast_ln15_2

]]></Node>
<StgValue><ssdm name="pf_2"/></StgValue>
</operation>

<operation id="129" st_id="18" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:233 %pf_3 = fpext i32 %bitcast_ln15_3

]]></Node>
<StgValue><ssdm name="pf_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="130" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:29 %bitcast_ln15_4 = bitcast i32 %gmem0_addr_read_5

]]></Node>
<StgValue><ssdm name="bitcast_ln15_4"/></StgValue>
</operation>

<operation id="131" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:30 %gmem0_addr_read_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_6"/></StgValue>
</operation>

<operation id="132" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:127 %zext_ln15 = zext i11 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="133" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:129 %zext_ln15_1_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_5

]]></Node>
<StgValue><ssdm name="zext_ln15_1_cast"/></StgValue>
</operation>

<operation id="134" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:130 %zext_ln15_1 = zext i53 %zext_ln15_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_1"/></StgValue>
</operation>

<operation id="135" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:131 %sub_ln15 = sub i54 0, i54 %zext_ln15_1

]]></Node>
<StgValue><ssdm name="sub_ln15"/></StgValue>
</operation>

<operation id="136" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:133 %icmp_ln15 = icmp_eq  i63 %trunc_ln15_4, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="137" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:134 %sub_ln15_1 = sub i12 1075, i12 %zext_ln15

]]></Node>
<StgValue><ssdm name="sub_ln15_1"/></StgValue>
</operation>

<operation id="138" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:135 %trunc_ln15_6 = trunc i12 %sub_ln15_1

]]></Node>
<StgValue><ssdm name="trunc_ln15_6"/></StgValue>
</operation>

<operation id="139" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:136 %icmp_ln15_1 = icmp_sgt  i12 %sub_ln15_1, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_1"/></StgValue>
</operation>

<operation id="140" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:140 %icmp_ln15_2 = icmp_eq  i12 %sub_ln15_1, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_2"/></StgValue>
</operation>

<operation id="141" st_id="19" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:159 %pf_1 = fpext i32 %bitcast_ln15_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>

<operation id="142" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:160 %bitcast_ln716_1 = bitcast i64 %pf_1

]]></Node>
<StgValue><ssdm name="bitcast_ln716_1"/></StgValue>
</operation>

<operation id="143" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:161 %trunc_ln15_10 = trunc i64 %bitcast_ln716_1

]]></Node>
<StgValue><ssdm name="trunc_ln15_10"/></StgValue>
</operation>

<operation id="144" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:162 %tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="145" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:163 %tmp_20 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="146" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:165 %trunc_ln15_11 = trunc i64 %bitcast_ln716_1

]]></Node>
<StgValue><ssdm name="trunc_ln15_11"/></StgValue>
</operation>

<operation id="147" st_id="19" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:196 %pf_2 = fpext i32 %bitcast_ln15_2

]]></Node>
<StgValue><ssdm name="pf_2"/></StgValue>
</operation>

<operation id="148" st_id="19" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:233 %pf_3 = fpext i32 %bitcast_ln15_3

]]></Node>
<StgValue><ssdm name="pf_3"/></StgValue>
</operation>

<operation id="149" st_id="19" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:270 %pf_4 = fpext i32 %bitcast_ln15_4

]]></Node>
<StgValue><ssdm name="pf_4"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="150" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:31 %bitcast_ln15_5 = bitcast i32 %gmem0_addr_read_6

]]></Node>
<StgValue><ssdm name="bitcast_ln15_5"/></StgValue>
</operation>

<operation id="151" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:32 %gmem0_addr_read_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_7"/></StgValue>
</operation>

<operation id="152" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:132 %select_ln15 = select i1 %tmp, i54 %sub_ln15, i54 %zext_ln15_1

]]></Node>
<StgValue><ssdm name="select_ln15"/></StgValue>
</operation>

<operation id="153" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:137 %add_ln15_1 = add i11 %trunc_ln15_6, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_1"/></StgValue>
</operation>

<operation id="154" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:138 %sub_ln15_2 = sub i11 10, i11 %trunc_ln15_6

]]></Node>
<StgValue><ssdm name="sub_ln15_2"/></StgValue>
</operation>

<operation id="155" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:139 %select_ln15_1 = select i1 %icmp_ln15_1, i11 %add_ln15_1, i11 %sub_ln15_2

]]></Node>
<StgValue><ssdm name="select_ln15_1"/></StgValue>
</operation>

<operation id="156" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:141 %trunc_ln15_7 = trunc i54 %select_ln15

]]></Node>
<StgValue><ssdm name="trunc_ln15_7"/></StgValue>
</operation>

<operation id="157" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:164 %zext_ln15_3 = zext i11 %tmp_20

]]></Node>
<StgValue><ssdm name="zext_ln15_3"/></StgValue>
</operation>

<operation id="158" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:166 %zext_ln15_7_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_11

]]></Node>
<StgValue><ssdm name="zext_ln15_7_cast"/></StgValue>
</operation>

<operation id="159" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:167 %zext_ln15_7 = zext i53 %zext_ln15_7_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_7"/></StgValue>
</operation>

<operation id="160" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:168 %sub_ln15_3 = sub i54 0, i54 %zext_ln15_7

]]></Node>
<StgValue><ssdm name="sub_ln15_3"/></StgValue>
</operation>

<operation id="161" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:170 %icmp_ln15_5 = icmp_eq  i63 %trunc_ln15_10, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_5"/></StgValue>
</operation>

<operation id="162" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:171 %sub_ln15_4 = sub i12 1075, i12 %zext_ln15_3

]]></Node>
<StgValue><ssdm name="sub_ln15_4"/></StgValue>
</operation>

<operation id="163" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:172 %trunc_ln15_12 = trunc i12 %sub_ln15_4

]]></Node>
<StgValue><ssdm name="trunc_ln15_12"/></StgValue>
</operation>

<operation id="164" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:173 %icmp_ln15_6 = icmp_sgt  i12 %sub_ln15_4, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_6"/></StgValue>
</operation>

<operation id="165" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:177 %icmp_ln15_7 = icmp_eq  i12 %sub_ln15_4, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_7"/></StgValue>
</operation>

<operation id="166" st_id="20" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:196 %pf_2 = fpext i32 %bitcast_ln15_2

]]></Node>
<StgValue><ssdm name="pf_2"/></StgValue>
</operation>

<operation id="167" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:197 %bitcast_ln716_2 = bitcast i64 %pf_2

]]></Node>
<StgValue><ssdm name="bitcast_ln716_2"/></StgValue>
</operation>

<operation id="168" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:198 %trunc_ln15_16 = trunc i64 %bitcast_ln716_2

]]></Node>
<StgValue><ssdm name="trunc_ln15_16"/></StgValue>
</operation>

<operation id="169" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:199 %tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_2, i32 63

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="170" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:200 %tmp_21 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_2, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="171" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:202 %trunc_ln15_17 = trunc i64 %bitcast_ln716_2

]]></Node>
<StgValue><ssdm name="trunc_ln15_17"/></StgValue>
</operation>

<operation id="172" st_id="20" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:233 %pf_3 = fpext i32 %bitcast_ln15_3

]]></Node>
<StgValue><ssdm name="pf_3"/></StgValue>
</operation>

<operation id="173" st_id="20" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:270 %pf_4 = fpext i32 %bitcast_ln15_4

]]></Node>
<StgValue><ssdm name="pf_4"/></StgValue>
</operation>

<operation id="174" st_id="20" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:307 %pf_5 = fpext i32 %bitcast_ln15_5

]]></Node>
<StgValue><ssdm name="pf_5"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="175" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:33 %bitcast_ln15_6 = bitcast i32 %gmem0_addr_read_7

]]></Node>
<StgValue><ssdm name="bitcast_ln15_6"/></StgValue>
</operation>

<operation id="176" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:34 %gmem0_addr_read_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_8"/></StgValue>
</operation>

<operation id="177" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:142 %icmp_ln15_3 = icmp_ult  i11 %select_ln15_1, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_3"/></StgValue>
</operation>

<operation id="178" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:143 %zext_ln15_2 = zext i11 %select_ln15_1

]]></Node>
<StgValue><ssdm name="zext_ln15_2"/></StgValue>
</operation>

<operation id="179" st_id="21" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:144 %ashr_ln15 = ashr i54 %select_ln15, i54 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="ashr_ln15"/></StgValue>
</operation>

<operation id="180" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:148 %icmp_ln15_4 = icmp_ult  i11 %select_ln15_1, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_4"/></StgValue>
</operation>

<operation id="181" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:149 %select_ln15_1cast = zext i11 %select_ln15_1

]]></Node>
<StgValue><ssdm name="select_ln15_1cast"/></StgValue>
</operation>

<operation id="182" st_id="21" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:150 %shl_ln15 = shl i18 %trunc_ln15_7, i18 %select_ln15_1cast

]]></Node>
<StgValue><ssdm name="shl_ln15"/></StgValue>
</operation>

<operation id="183" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:169 %select_ln15_4 = select i1 %tmp_64, i54 %sub_ln15_3, i54 %zext_ln15_7

]]></Node>
<StgValue><ssdm name="select_ln15_4"/></StgValue>
</operation>

<operation id="184" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:174 %add_ln15_2 = add i11 %trunc_ln15_12, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_2"/></StgValue>
</operation>

<operation id="185" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:175 %sub_ln15_5 = sub i11 10, i11 %trunc_ln15_12

]]></Node>
<StgValue><ssdm name="sub_ln15_5"/></StgValue>
</operation>

<operation id="186" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:176 %select_ln15_5 = select i1 %icmp_ln15_6, i11 %add_ln15_2, i11 %sub_ln15_5

]]></Node>
<StgValue><ssdm name="select_ln15_5"/></StgValue>
</operation>

<operation id="187" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:178 %trunc_ln15_13 = trunc i54 %select_ln15_4

]]></Node>
<StgValue><ssdm name="trunc_ln15_13"/></StgValue>
</operation>

<operation id="188" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:201 %zext_ln15_6 = zext i11 %tmp_21

]]></Node>
<StgValue><ssdm name="zext_ln15_6"/></StgValue>
</operation>

<operation id="189" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:203 %zext_ln15_13_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_17

]]></Node>
<StgValue><ssdm name="zext_ln15_13_cast"/></StgValue>
</operation>

<operation id="190" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:204 %zext_ln15_13 = zext i53 %zext_ln15_13_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_13"/></StgValue>
</operation>

<operation id="191" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:205 %sub_ln15_6 = sub i54 0, i54 %zext_ln15_13

]]></Node>
<StgValue><ssdm name="sub_ln15_6"/></StgValue>
</operation>

<operation id="192" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:207 %icmp_ln15_10 = icmp_eq  i63 %trunc_ln15_16, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_10"/></StgValue>
</operation>

<operation id="193" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:208 %sub_ln15_7 = sub i12 1075, i12 %zext_ln15_6

]]></Node>
<StgValue><ssdm name="sub_ln15_7"/></StgValue>
</operation>

<operation id="194" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:209 %trunc_ln15_18 = trunc i12 %sub_ln15_7

]]></Node>
<StgValue><ssdm name="trunc_ln15_18"/></StgValue>
</operation>

<operation id="195" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:210 %icmp_ln15_11 = icmp_sgt  i12 %sub_ln15_7, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_11"/></StgValue>
</operation>

<operation id="196" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:214 %icmp_ln15_12 = icmp_eq  i12 %sub_ln15_7, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_12"/></StgValue>
</operation>

<operation id="197" st_id="21" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:233 %pf_3 = fpext i32 %bitcast_ln15_3

]]></Node>
<StgValue><ssdm name="pf_3"/></StgValue>
</operation>

<operation id="198" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:234 %bitcast_ln716_3 = bitcast i64 %pf_3

]]></Node>
<StgValue><ssdm name="bitcast_ln716_3"/></StgValue>
</operation>

<operation id="199" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:235 %trunc_ln15_22 = trunc i64 %bitcast_ln716_3

]]></Node>
<StgValue><ssdm name="trunc_ln15_22"/></StgValue>
</operation>

<operation id="200" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:236 %tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_3, i32 63

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="201" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:237 %tmp_22 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_3, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="202" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:239 %trunc_ln15_23 = trunc i64 %bitcast_ln716_3

]]></Node>
<StgValue><ssdm name="trunc_ln15_23"/></StgValue>
</operation>

<operation id="203" st_id="21" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:270 %pf_4 = fpext i32 %bitcast_ln15_4

]]></Node>
<StgValue><ssdm name="pf_4"/></StgValue>
</operation>

<operation id="204" st_id="21" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:307 %pf_5 = fpext i32 %bitcast_ln15_5

]]></Node>
<StgValue><ssdm name="pf_5"/></StgValue>
</operation>

<operation id="205" st_id="21" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:344 %pf_6 = fpext i32 %bitcast_ln15_6

]]></Node>
<StgValue><ssdm name="pf_6"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="206" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:35 %bitcast_ln15_7 = bitcast i32 %gmem0_addr_read_8

]]></Node>
<StgValue><ssdm name="bitcast_ln15_7"/></StgValue>
</operation>

<operation id="207" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:36 %gmem0_addr_read_9 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_9"/></StgValue>
</operation>

<operation id="208" st_id="22" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:144 %ashr_ln15 = ashr i54 %select_ln15, i54 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="ashr_ln15"/></StgValue>
</operation>

<operation id="209" st_id="22" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:150 %shl_ln15 = shl i18 %trunc_ln15_7, i18 %select_ln15_1cast

]]></Node>
<StgValue><ssdm name="shl_ln15"/></StgValue>
</operation>

<operation id="210" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:179 %icmp_ln15_8 = icmp_ult  i11 %select_ln15_5, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_8"/></StgValue>
</operation>

<operation id="211" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:180 %zext_ln15_5 = zext i11 %select_ln15_5

]]></Node>
<StgValue><ssdm name="zext_ln15_5"/></StgValue>
</operation>

<operation id="212" st_id="22" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:181 %ashr_ln15_1 = ashr i54 %select_ln15_4, i54 %zext_ln15_5

]]></Node>
<StgValue><ssdm name="ashr_ln15_1"/></StgValue>
</operation>

<operation id="213" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:185 %icmp_ln15_9 = icmp_ult  i11 %select_ln15_5, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_9"/></StgValue>
</operation>

<operation id="214" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:186 %select_ln15_5cast = zext i11 %select_ln15_5

]]></Node>
<StgValue><ssdm name="select_ln15_5cast"/></StgValue>
</operation>

<operation id="215" st_id="22" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:187 %shl_ln15_1 = shl i18 %trunc_ln15_13, i18 %select_ln15_5cast

]]></Node>
<StgValue><ssdm name="shl_ln15_1"/></StgValue>
</operation>

<operation id="216" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:206 %select_ln15_8 = select i1 %tmp_65, i54 %sub_ln15_6, i54 %zext_ln15_13

]]></Node>
<StgValue><ssdm name="select_ln15_8"/></StgValue>
</operation>

<operation id="217" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:211 %add_ln15_3 = add i11 %trunc_ln15_18, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_3"/></StgValue>
</operation>

<operation id="218" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:212 %sub_ln15_8 = sub i11 10, i11 %trunc_ln15_18

]]></Node>
<StgValue><ssdm name="sub_ln15_8"/></StgValue>
</operation>

<operation id="219" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:213 %select_ln15_9 = select i1 %icmp_ln15_11, i11 %add_ln15_3, i11 %sub_ln15_8

]]></Node>
<StgValue><ssdm name="select_ln15_9"/></StgValue>
</operation>

<operation id="220" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:215 %trunc_ln15_19 = trunc i54 %select_ln15_8

]]></Node>
<StgValue><ssdm name="trunc_ln15_19"/></StgValue>
</operation>

<operation id="221" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:238 %zext_ln15_9 = zext i11 %tmp_22

]]></Node>
<StgValue><ssdm name="zext_ln15_9"/></StgValue>
</operation>

<operation id="222" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:240 %zext_ln15_19_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_23

]]></Node>
<StgValue><ssdm name="zext_ln15_19_cast"/></StgValue>
</operation>

<operation id="223" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:241 %zext_ln15_19 = zext i53 %zext_ln15_19_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_19"/></StgValue>
</operation>

<operation id="224" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:242 %sub_ln15_9 = sub i54 0, i54 %zext_ln15_19

]]></Node>
<StgValue><ssdm name="sub_ln15_9"/></StgValue>
</operation>

<operation id="225" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:244 %icmp_ln15_15 = icmp_eq  i63 %trunc_ln15_22, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_15"/></StgValue>
</operation>

<operation id="226" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:245 %sub_ln15_10 = sub i12 1075, i12 %zext_ln15_9

]]></Node>
<StgValue><ssdm name="sub_ln15_10"/></StgValue>
</operation>

<operation id="227" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:246 %trunc_ln15_24 = trunc i12 %sub_ln15_10

]]></Node>
<StgValue><ssdm name="trunc_ln15_24"/></StgValue>
</operation>

<operation id="228" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:247 %icmp_ln15_16 = icmp_sgt  i12 %sub_ln15_10, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_16"/></StgValue>
</operation>

<operation id="229" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:251 %icmp_ln15_17 = icmp_eq  i12 %sub_ln15_10, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_17"/></StgValue>
</operation>

<operation id="230" st_id="22" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:270 %pf_4 = fpext i32 %bitcast_ln15_4

]]></Node>
<StgValue><ssdm name="pf_4"/></StgValue>
</operation>

<operation id="231" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:271 %bitcast_ln716_4 = bitcast i64 %pf_4

]]></Node>
<StgValue><ssdm name="bitcast_ln716_4"/></StgValue>
</operation>

<operation id="232" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:272 %trunc_ln15_28 = trunc i64 %bitcast_ln716_4

]]></Node>
<StgValue><ssdm name="trunc_ln15_28"/></StgValue>
</operation>

<operation id="233" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:273 %tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_4, i32 63

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="234" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:274 %tmp_23 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_4, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="235" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:276 %trunc_ln15_29 = trunc i64 %bitcast_ln716_4

]]></Node>
<StgValue><ssdm name="trunc_ln15_29"/></StgValue>
</operation>

<operation id="236" st_id="22" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:307 %pf_5 = fpext i32 %bitcast_ln15_5

]]></Node>
<StgValue><ssdm name="pf_5"/></StgValue>
</operation>

<operation id="237" st_id="22" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:344 %pf_6 = fpext i32 %bitcast_ln15_6

]]></Node>
<StgValue><ssdm name="pf_6"/></StgValue>
</operation>

<operation id="238" st_id="22" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:381 %pf_7 = fpext i32 %bitcast_ln15_7

]]></Node>
<StgValue><ssdm name="pf_7"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="239" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:37 %bitcast_ln15_8 = bitcast i32 %gmem0_addr_read_9

]]></Node>
<StgValue><ssdm name="bitcast_ln15_8"/></StgValue>
</operation>

<operation id="240" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:38 %gmem0_addr_read_10 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_10"/></StgValue>
</operation>

<operation id="241" st_id="23" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:144 %ashr_ln15 = ashr i54 %select_ln15, i54 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="ashr_ln15"/></StgValue>
</operation>

<operation id="242" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:151 %select_ln15_3 = select i1 %icmp_ln15_4, i18 %shl_ln15, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_3"/></StgValue>
</operation>

<operation id="243" st_id="23" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:181 %ashr_ln15_1 = ashr i54 %select_ln15_4, i54 %zext_ln15_5

]]></Node>
<StgValue><ssdm name="ashr_ln15_1"/></StgValue>
</operation>

<operation id="244" st_id="23" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:187 %shl_ln15_1 = shl i18 %trunc_ln15_13, i18 %select_ln15_5cast

]]></Node>
<StgValue><ssdm name="shl_ln15_1"/></StgValue>
</operation>

<operation id="245" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:216 %icmp_ln15_13 = icmp_ult  i11 %select_ln15_9, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_13"/></StgValue>
</operation>

<operation id="246" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:217 %zext_ln15_8 = zext i11 %select_ln15_9

]]></Node>
<StgValue><ssdm name="zext_ln15_8"/></StgValue>
</operation>

<operation id="247" st_id="23" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:218 %ashr_ln15_2 = ashr i54 %select_ln15_8, i54 %zext_ln15_8

]]></Node>
<StgValue><ssdm name="ashr_ln15_2"/></StgValue>
</operation>

<operation id="248" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:222 %icmp_ln15_14 = icmp_ult  i11 %select_ln15_9, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_14"/></StgValue>
</operation>

<operation id="249" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:223 %select_ln15_9cast = zext i11 %select_ln15_9

]]></Node>
<StgValue><ssdm name="select_ln15_9cast"/></StgValue>
</operation>

<operation id="250" st_id="23" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:224 %shl_ln15_2 = shl i18 %trunc_ln15_19, i18 %select_ln15_9cast

]]></Node>
<StgValue><ssdm name="shl_ln15_2"/></StgValue>
</operation>

<operation id="251" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:243 %select_ln15_12 = select i1 %tmp_66, i54 %sub_ln15_9, i54 %zext_ln15_19

]]></Node>
<StgValue><ssdm name="select_ln15_12"/></StgValue>
</operation>

<operation id="252" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:248 %add_ln15_4 = add i11 %trunc_ln15_24, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_4"/></StgValue>
</operation>

<operation id="253" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:249 %sub_ln15_11 = sub i11 10, i11 %trunc_ln15_24

]]></Node>
<StgValue><ssdm name="sub_ln15_11"/></StgValue>
</operation>

<operation id="254" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:250 %select_ln15_13 = select i1 %icmp_ln15_16, i11 %add_ln15_4, i11 %sub_ln15_11

]]></Node>
<StgValue><ssdm name="select_ln15_13"/></StgValue>
</operation>

<operation id="255" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:252 %trunc_ln15_25 = trunc i54 %select_ln15_12

]]></Node>
<StgValue><ssdm name="trunc_ln15_25"/></StgValue>
</operation>

<operation id="256" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:275 %zext_ln15_12 = zext i11 %tmp_23

]]></Node>
<StgValue><ssdm name="zext_ln15_12"/></StgValue>
</operation>

<operation id="257" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:277 %zext_ln15_25_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_29

]]></Node>
<StgValue><ssdm name="zext_ln15_25_cast"/></StgValue>
</operation>

<operation id="258" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:278 %zext_ln15_25 = zext i53 %zext_ln15_25_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_25"/></StgValue>
</operation>

<operation id="259" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:279 %sub_ln15_12 = sub i54 0, i54 %zext_ln15_25

]]></Node>
<StgValue><ssdm name="sub_ln15_12"/></StgValue>
</operation>

<operation id="260" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:281 %icmp_ln15_20 = icmp_eq  i63 %trunc_ln15_28, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_20"/></StgValue>
</operation>

<operation id="261" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:282 %sub_ln15_13 = sub i12 1075, i12 %zext_ln15_12

]]></Node>
<StgValue><ssdm name="sub_ln15_13"/></StgValue>
</operation>

<operation id="262" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:283 %trunc_ln15_30 = trunc i12 %sub_ln15_13

]]></Node>
<StgValue><ssdm name="trunc_ln15_30"/></StgValue>
</operation>

<operation id="263" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:284 %icmp_ln15_21 = icmp_sgt  i12 %sub_ln15_13, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_21"/></StgValue>
</operation>

<operation id="264" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:288 %icmp_ln15_22 = icmp_eq  i12 %sub_ln15_13, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_22"/></StgValue>
</operation>

<operation id="265" st_id="23" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:307 %pf_5 = fpext i32 %bitcast_ln15_5

]]></Node>
<StgValue><ssdm name="pf_5"/></StgValue>
</operation>

<operation id="266" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:308 %bitcast_ln716_5 = bitcast i64 %pf_5

]]></Node>
<StgValue><ssdm name="bitcast_ln716_5"/></StgValue>
</operation>

<operation id="267" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:309 %trunc_ln15_34 = trunc i64 %bitcast_ln716_5

]]></Node>
<StgValue><ssdm name="trunc_ln15_34"/></StgValue>
</operation>

<operation id="268" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:310 %tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_5, i32 63

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="269" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:311 %tmp_24 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_5, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="270" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:313 %trunc_ln15_35 = trunc i64 %bitcast_ln716_5

]]></Node>
<StgValue><ssdm name="trunc_ln15_35"/></StgValue>
</operation>

<operation id="271" st_id="23" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:344 %pf_6 = fpext i32 %bitcast_ln15_6

]]></Node>
<StgValue><ssdm name="pf_6"/></StgValue>
</operation>

<operation id="272" st_id="23" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:381 %pf_7 = fpext i32 %bitcast_ln15_7

]]></Node>
<StgValue><ssdm name="pf_7"/></StgValue>
</operation>

<operation id="273" st_id="23" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:418 %pf_8 = fpext i32 %bitcast_ln15_8

]]></Node>
<StgValue><ssdm name="pf_8"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="274" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:39 %bitcast_ln15_9 = bitcast i32 %gmem0_addr_read_10

]]></Node>
<StgValue><ssdm name="bitcast_ln15_9"/></StgValue>
</operation>

<operation id="275" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:40 %gmem0_addr_read_11 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_11"/></StgValue>
</operation>

<operation id="276" st_id="24" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:144 %ashr_ln15 = ashr i54 %select_ln15, i54 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="ashr_ln15"/></StgValue>
</operation>

<operation id="277" st_id="24" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:181 %ashr_ln15_1 = ashr i54 %select_ln15_4, i54 %zext_ln15_5

]]></Node>
<StgValue><ssdm name="ashr_ln15_1"/></StgValue>
</operation>

<operation id="278" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:188 %select_ln15_7 = select i1 %icmp_ln15_9, i18 %shl_ln15_1, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_7"/></StgValue>
</operation>

<operation id="279" st_id="24" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:218 %ashr_ln15_2 = ashr i54 %select_ln15_8, i54 %zext_ln15_8

]]></Node>
<StgValue><ssdm name="ashr_ln15_2"/></StgValue>
</operation>

<operation id="280" st_id="24" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:224 %shl_ln15_2 = shl i18 %trunc_ln15_19, i18 %select_ln15_9cast

]]></Node>
<StgValue><ssdm name="shl_ln15_2"/></StgValue>
</operation>

<operation id="281" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:253 %icmp_ln15_18 = icmp_ult  i11 %select_ln15_13, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_18"/></StgValue>
</operation>

<operation id="282" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:254 %zext_ln15_11 = zext i11 %select_ln15_13

]]></Node>
<StgValue><ssdm name="zext_ln15_11"/></StgValue>
</operation>

<operation id="283" st_id="24" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:255 %ashr_ln15_3 = ashr i54 %select_ln15_12, i54 %zext_ln15_11

]]></Node>
<StgValue><ssdm name="ashr_ln15_3"/></StgValue>
</operation>

<operation id="284" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:259 %icmp_ln15_19 = icmp_ult  i11 %select_ln15_13, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_19"/></StgValue>
</operation>

<operation id="285" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:260 %select_ln15_13cast = zext i11 %select_ln15_13

]]></Node>
<StgValue><ssdm name="select_ln15_13cast"/></StgValue>
</operation>

<operation id="286" st_id="24" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:261 %shl_ln15_3 = shl i18 %trunc_ln15_25, i18 %select_ln15_13cast

]]></Node>
<StgValue><ssdm name="shl_ln15_3"/></StgValue>
</operation>

<operation id="287" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:280 %select_ln15_16 = select i1 %tmp_67, i54 %sub_ln15_12, i54 %zext_ln15_25

]]></Node>
<StgValue><ssdm name="select_ln15_16"/></StgValue>
</operation>

<operation id="288" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:285 %add_ln15_5 = add i11 %trunc_ln15_30, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_5"/></StgValue>
</operation>

<operation id="289" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:286 %sub_ln15_14 = sub i11 10, i11 %trunc_ln15_30

]]></Node>
<StgValue><ssdm name="sub_ln15_14"/></StgValue>
</operation>

<operation id="290" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:287 %select_ln15_17 = select i1 %icmp_ln15_21, i11 %add_ln15_5, i11 %sub_ln15_14

]]></Node>
<StgValue><ssdm name="select_ln15_17"/></StgValue>
</operation>

<operation id="291" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:289 %trunc_ln15_31 = trunc i54 %select_ln15_16

]]></Node>
<StgValue><ssdm name="trunc_ln15_31"/></StgValue>
</operation>

<operation id="292" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:312 %zext_ln15_15 = zext i11 %tmp_24

]]></Node>
<StgValue><ssdm name="zext_ln15_15"/></StgValue>
</operation>

<operation id="293" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:314 %zext_ln15_31_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_35

]]></Node>
<StgValue><ssdm name="zext_ln15_31_cast"/></StgValue>
</operation>

<operation id="294" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:315 %zext_ln15_31 = zext i53 %zext_ln15_31_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_31"/></StgValue>
</operation>

<operation id="295" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:316 %sub_ln15_15 = sub i54 0, i54 %zext_ln15_31

]]></Node>
<StgValue><ssdm name="sub_ln15_15"/></StgValue>
</operation>

<operation id="296" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:318 %icmp_ln15_25 = icmp_eq  i63 %trunc_ln15_34, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_25"/></StgValue>
</operation>

<operation id="297" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:319 %sub_ln15_16 = sub i12 1075, i12 %zext_ln15_15

]]></Node>
<StgValue><ssdm name="sub_ln15_16"/></StgValue>
</operation>

<operation id="298" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:320 %trunc_ln15_36 = trunc i12 %sub_ln15_16

]]></Node>
<StgValue><ssdm name="trunc_ln15_36"/></StgValue>
</operation>

<operation id="299" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:321 %icmp_ln15_26 = icmp_sgt  i12 %sub_ln15_16, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_26"/></StgValue>
</operation>

<operation id="300" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:325 %icmp_ln15_27 = icmp_eq  i12 %sub_ln15_16, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_27"/></StgValue>
</operation>

<operation id="301" st_id="24" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:344 %pf_6 = fpext i32 %bitcast_ln15_6

]]></Node>
<StgValue><ssdm name="pf_6"/></StgValue>
</operation>

<operation id="302" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:345 %bitcast_ln716_6 = bitcast i64 %pf_6

]]></Node>
<StgValue><ssdm name="bitcast_ln716_6"/></StgValue>
</operation>

<operation id="303" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:346 %trunc_ln15_40 = trunc i64 %bitcast_ln716_6

]]></Node>
<StgValue><ssdm name="trunc_ln15_40"/></StgValue>
</operation>

<operation id="304" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:347 %tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_6, i32 63

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="305" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:348 %tmp_25 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_6, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="306" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:350 %trunc_ln15_41 = trunc i64 %bitcast_ln716_6

]]></Node>
<StgValue><ssdm name="trunc_ln15_41"/></StgValue>
</operation>

<operation id="307" st_id="24" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:381 %pf_7 = fpext i32 %bitcast_ln15_7

]]></Node>
<StgValue><ssdm name="pf_7"/></StgValue>
</operation>

<operation id="308" st_id="24" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:418 %pf_8 = fpext i32 %bitcast_ln15_8

]]></Node>
<StgValue><ssdm name="pf_8"/></StgValue>
</operation>

<operation id="309" st_id="24" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:455 %pf_9 = fpext i32 %bitcast_ln15_9

]]></Node>
<StgValue><ssdm name="pf_9"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="310" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:41 %bitcast_ln15_10 = bitcast i32 %gmem0_addr_read_11

]]></Node>
<StgValue><ssdm name="bitcast_ln15_10"/></StgValue>
</operation>

<operation id="311" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:42 %gmem0_addr_read_12 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_12"/></StgValue>
</operation>

<operation id="312" st_id="25" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:144 %ashr_ln15 = ashr i54 %select_ln15, i54 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="ashr_ln15"/></StgValue>
</operation>

<operation id="313" st_id="25" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:181 %ashr_ln15_1 = ashr i54 %select_ln15_4, i54 %zext_ln15_5

]]></Node>
<StgValue><ssdm name="ashr_ln15_1"/></StgValue>
</operation>

<operation id="314" st_id="25" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:218 %ashr_ln15_2 = ashr i54 %select_ln15_8, i54 %zext_ln15_8

]]></Node>
<StgValue><ssdm name="ashr_ln15_2"/></StgValue>
</operation>

<operation id="315" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:225 %select_ln15_11 = select i1 %icmp_ln15_14, i18 %shl_ln15_2, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_11"/></StgValue>
</operation>

<operation id="316" st_id="25" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:255 %ashr_ln15_3 = ashr i54 %select_ln15_12, i54 %zext_ln15_11

]]></Node>
<StgValue><ssdm name="ashr_ln15_3"/></StgValue>
</operation>

<operation id="317" st_id="25" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:261 %shl_ln15_3 = shl i18 %trunc_ln15_25, i18 %select_ln15_13cast

]]></Node>
<StgValue><ssdm name="shl_ln15_3"/></StgValue>
</operation>

<operation id="318" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:290 %icmp_ln15_23 = icmp_ult  i11 %select_ln15_17, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_23"/></StgValue>
</operation>

<operation id="319" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:291 %zext_ln15_14 = zext i11 %select_ln15_17

]]></Node>
<StgValue><ssdm name="zext_ln15_14"/></StgValue>
</operation>

<operation id="320" st_id="25" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:292 %ashr_ln15_4 = ashr i54 %select_ln15_16, i54 %zext_ln15_14

]]></Node>
<StgValue><ssdm name="ashr_ln15_4"/></StgValue>
</operation>

<operation id="321" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:296 %icmp_ln15_24 = icmp_ult  i11 %select_ln15_17, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_24"/></StgValue>
</operation>

<operation id="322" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:297 %select_ln15_17cast = zext i11 %select_ln15_17

]]></Node>
<StgValue><ssdm name="select_ln15_17cast"/></StgValue>
</operation>

<operation id="323" st_id="25" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:298 %shl_ln15_4 = shl i18 %trunc_ln15_31, i18 %select_ln15_17cast

]]></Node>
<StgValue><ssdm name="shl_ln15_4"/></StgValue>
</operation>

<operation id="324" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:317 %select_ln15_20 = select i1 %tmp_68, i54 %sub_ln15_15, i54 %zext_ln15_31

]]></Node>
<StgValue><ssdm name="select_ln15_20"/></StgValue>
</operation>

<operation id="325" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:322 %add_ln15_6 = add i11 %trunc_ln15_36, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_6"/></StgValue>
</operation>

<operation id="326" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:323 %sub_ln15_17 = sub i11 10, i11 %trunc_ln15_36

]]></Node>
<StgValue><ssdm name="sub_ln15_17"/></StgValue>
</operation>

<operation id="327" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:324 %select_ln15_21 = select i1 %icmp_ln15_26, i11 %add_ln15_6, i11 %sub_ln15_17

]]></Node>
<StgValue><ssdm name="select_ln15_21"/></StgValue>
</operation>

<operation id="328" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:326 %trunc_ln15_37 = trunc i54 %select_ln15_20

]]></Node>
<StgValue><ssdm name="trunc_ln15_37"/></StgValue>
</operation>

<operation id="329" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:349 %zext_ln15_18 = zext i11 %tmp_25

]]></Node>
<StgValue><ssdm name="zext_ln15_18"/></StgValue>
</operation>

<operation id="330" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:351 %zext_ln15_37_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_41

]]></Node>
<StgValue><ssdm name="zext_ln15_37_cast"/></StgValue>
</operation>

<operation id="331" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:352 %zext_ln15_37 = zext i53 %zext_ln15_37_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_37"/></StgValue>
</operation>

<operation id="332" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:353 %sub_ln15_18 = sub i54 0, i54 %zext_ln15_37

]]></Node>
<StgValue><ssdm name="sub_ln15_18"/></StgValue>
</operation>

<operation id="333" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:355 %icmp_ln15_30 = icmp_eq  i63 %trunc_ln15_40, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_30"/></StgValue>
</operation>

<operation id="334" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:356 %sub_ln15_19 = sub i12 1075, i12 %zext_ln15_18

]]></Node>
<StgValue><ssdm name="sub_ln15_19"/></StgValue>
</operation>

<operation id="335" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:357 %trunc_ln15_42 = trunc i12 %sub_ln15_19

]]></Node>
<StgValue><ssdm name="trunc_ln15_42"/></StgValue>
</operation>

<operation id="336" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:358 %icmp_ln15_31 = icmp_sgt  i12 %sub_ln15_19, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_31"/></StgValue>
</operation>

<operation id="337" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:362 %icmp_ln15_32 = icmp_eq  i12 %sub_ln15_19, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_32"/></StgValue>
</operation>

<operation id="338" st_id="25" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:381 %pf_7 = fpext i32 %bitcast_ln15_7

]]></Node>
<StgValue><ssdm name="pf_7"/></StgValue>
</operation>

<operation id="339" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:382 %bitcast_ln716_7 = bitcast i64 %pf_7

]]></Node>
<StgValue><ssdm name="bitcast_ln716_7"/></StgValue>
</operation>

<operation id="340" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:383 %trunc_ln15_46 = trunc i64 %bitcast_ln716_7

]]></Node>
<StgValue><ssdm name="trunc_ln15_46"/></StgValue>
</operation>

<operation id="341" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:384 %tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_7, i32 63

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="342" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:385 %tmp_26 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_7, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="343" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:387 %trunc_ln15_47 = trunc i64 %bitcast_ln716_7

]]></Node>
<StgValue><ssdm name="trunc_ln15_47"/></StgValue>
</operation>

<operation id="344" st_id="25" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:418 %pf_8 = fpext i32 %bitcast_ln15_8

]]></Node>
<StgValue><ssdm name="pf_8"/></StgValue>
</operation>

<operation id="345" st_id="25" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:455 %pf_9 = fpext i32 %bitcast_ln15_9

]]></Node>
<StgValue><ssdm name="pf_9"/></StgValue>
</operation>

<operation id="346" st_id="25" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:492 %pf_10 = fpext i32 %bitcast_ln15_10

]]></Node>
<StgValue><ssdm name="pf_10"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="347" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:43 %bitcast_ln15_11 = bitcast i32 %gmem0_addr_read_12

]]></Node>
<StgValue><ssdm name="bitcast_ln15_11"/></StgValue>
</operation>

<operation id="348" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:44 %gmem0_addr_read_13 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_13"/></StgValue>
</operation>

<operation id="349" st_id="26" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:144 %ashr_ln15 = ashr i54 %select_ln15, i54 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="ashr_ln15"/></StgValue>
</operation>

<operation id="350" st_id="26" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:181 %ashr_ln15_1 = ashr i54 %select_ln15_4, i54 %zext_ln15_5

]]></Node>
<StgValue><ssdm name="ashr_ln15_1"/></StgValue>
</operation>

<operation id="351" st_id="26" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:218 %ashr_ln15_2 = ashr i54 %select_ln15_8, i54 %zext_ln15_8

]]></Node>
<StgValue><ssdm name="ashr_ln15_2"/></StgValue>
</operation>

<operation id="352" st_id="26" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:255 %ashr_ln15_3 = ashr i54 %select_ln15_12, i54 %zext_ln15_11

]]></Node>
<StgValue><ssdm name="ashr_ln15_3"/></StgValue>
</operation>

<operation id="353" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:262 %select_ln15_15 = select i1 %icmp_ln15_19, i18 %shl_ln15_3, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_15"/></StgValue>
</operation>

<operation id="354" st_id="26" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:292 %ashr_ln15_4 = ashr i54 %select_ln15_16, i54 %zext_ln15_14

]]></Node>
<StgValue><ssdm name="ashr_ln15_4"/></StgValue>
</operation>

<operation id="355" st_id="26" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:298 %shl_ln15_4 = shl i18 %trunc_ln15_31, i18 %select_ln15_17cast

]]></Node>
<StgValue><ssdm name="shl_ln15_4"/></StgValue>
</operation>

<operation id="356" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:327 %icmp_ln15_28 = icmp_ult  i11 %select_ln15_21, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_28"/></StgValue>
</operation>

<operation id="357" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:328 %zext_ln15_17 = zext i11 %select_ln15_21

]]></Node>
<StgValue><ssdm name="zext_ln15_17"/></StgValue>
</operation>

<operation id="358" st_id="26" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:329 %ashr_ln15_5 = ashr i54 %select_ln15_20, i54 %zext_ln15_17

]]></Node>
<StgValue><ssdm name="ashr_ln15_5"/></StgValue>
</operation>

<operation id="359" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:333 %icmp_ln15_29 = icmp_ult  i11 %select_ln15_21, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_29"/></StgValue>
</operation>

<operation id="360" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:334 %select_ln15_21cast = zext i11 %select_ln15_21

]]></Node>
<StgValue><ssdm name="select_ln15_21cast"/></StgValue>
</operation>

<operation id="361" st_id="26" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:335 %shl_ln15_5 = shl i18 %trunc_ln15_37, i18 %select_ln15_21cast

]]></Node>
<StgValue><ssdm name="shl_ln15_5"/></StgValue>
</operation>

<operation id="362" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:354 %select_ln15_24 = select i1 %tmp_69, i54 %sub_ln15_18, i54 %zext_ln15_37

]]></Node>
<StgValue><ssdm name="select_ln15_24"/></StgValue>
</operation>

<operation id="363" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:359 %add_ln15_7 = add i11 %trunc_ln15_42, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_7"/></StgValue>
</operation>

<operation id="364" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:360 %sub_ln15_20 = sub i11 10, i11 %trunc_ln15_42

]]></Node>
<StgValue><ssdm name="sub_ln15_20"/></StgValue>
</operation>

<operation id="365" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:361 %select_ln15_25 = select i1 %icmp_ln15_31, i11 %add_ln15_7, i11 %sub_ln15_20

]]></Node>
<StgValue><ssdm name="select_ln15_25"/></StgValue>
</operation>

<operation id="366" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:363 %trunc_ln15_43 = trunc i54 %select_ln15_24

]]></Node>
<StgValue><ssdm name="trunc_ln15_43"/></StgValue>
</operation>

<operation id="367" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:386 %zext_ln15_21 = zext i11 %tmp_26

]]></Node>
<StgValue><ssdm name="zext_ln15_21"/></StgValue>
</operation>

<operation id="368" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:388 %zext_ln15_43_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_47

]]></Node>
<StgValue><ssdm name="zext_ln15_43_cast"/></StgValue>
</operation>

<operation id="369" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:389 %zext_ln15_43 = zext i53 %zext_ln15_43_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_43"/></StgValue>
</operation>

<operation id="370" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:390 %sub_ln15_21 = sub i54 0, i54 %zext_ln15_43

]]></Node>
<StgValue><ssdm name="sub_ln15_21"/></StgValue>
</operation>

<operation id="371" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:392 %icmp_ln15_35 = icmp_eq  i63 %trunc_ln15_46, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_35"/></StgValue>
</operation>

<operation id="372" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:393 %sub_ln15_22 = sub i12 1075, i12 %zext_ln15_21

]]></Node>
<StgValue><ssdm name="sub_ln15_22"/></StgValue>
</operation>

<operation id="373" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:394 %trunc_ln15_48 = trunc i12 %sub_ln15_22

]]></Node>
<StgValue><ssdm name="trunc_ln15_48"/></StgValue>
</operation>

<operation id="374" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:395 %icmp_ln15_36 = icmp_sgt  i12 %sub_ln15_22, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_36"/></StgValue>
</operation>

<operation id="375" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:399 %icmp_ln15_37 = icmp_eq  i12 %sub_ln15_22, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_37"/></StgValue>
</operation>

<operation id="376" st_id="26" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:418 %pf_8 = fpext i32 %bitcast_ln15_8

]]></Node>
<StgValue><ssdm name="pf_8"/></StgValue>
</operation>

<operation id="377" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:419 %bitcast_ln716_8 = bitcast i64 %pf_8

]]></Node>
<StgValue><ssdm name="bitcast_ln716_8"/></StgValue>
</operation>

<operation id="378" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:420 %trunc_ln15_52 = trunc i64 %bitcast_ln716_8

]]></Node>
<StgValue><ssdm name="trunc_ln15_52"/></StgValue>
</operation>

<operation id="379" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:421 %tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_8, i32 63

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="380" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:422 %tmp_27 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_8, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="381" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:424 %trunc_ln15_53 = trunc i64 %bitcast_ln716_8

]]></Node>
<StgValue><ssdm name="trunc_ln15_53"/></StgValue>
</operation>

<operation id="382" st_id="26" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:455 %pf_9 = fpext i32 %bitcast_ln15_9

]]></Node>
<StgValue><ssdm name="pf_9"/></StgValue>
</operation>

<operation id="383" st_id="26" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:492 %pf_10 = fpext i32 %bitcast_ln15_10

]]></Node>
<StgValue><ssdm name="pf_10"/></StgValue>
</operation>

<operation id="384" st_id="26" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:529 %pf_11 = fpext i32 %bitcast_ln15_11

]]></Node>
<StgValue><ssdm name="pf_11"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="385" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:45 %bitcast_ln15_12 = bitcast i32 %gmem0_addr_read_13

]]></Node>
<StgValue><ssdm name="bitcast_ln15_12"/></StgValue>
</operation>

<operation id="386" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:46 %gmem0_addr_read_14 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_14"/></StgValue>
</operation>

<operation id="387" st_id="27" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:144 %ashr_ln15 = ashr i54 %select_ln15, i54 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="ashr_ln15"/></StgValue>
</operation>

<operation id="388" st_id="27" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:181 %ashr_ln15_1 = ashr i54 %select_ln15_4, i54 %zext_ln15_5

]]></Node>
<StgValue><ssdm name="ashr_ln15_1"/></StgValue>
</operation>

<operation id="389" st_id="27" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:218 %ashr_ln15_2 = ashr i54 %select_ln15_8, i54 %zext_ln15_8

]]></Node>
<StgValue><ssdm name="ashr_ln15_2"/></StgValue>
</operation>

<operation id="390" st_id="27" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:255 %ashr_ln15_3 = ashr i54 %select_ln15_12, i54 %zext_ln15_11

]]></Node>
<StgValue><ssdm name="ashr_ln15_3"/></StgValue>
</operation>

<operation id="391" st_id="27" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:292 %ashr_ln15_4 = ashr i54 %select_ln15_16, i54 %zext_ln15_14

]]></Node>
<StgValue><ssdm name="ashr_ln15_4"/></StgValue>
</operation>

<operation id="392" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:299 %select_ln15_19 = select i1 %icmp_ln15_24, i18 %shl_ln15_4, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_19"/></StgValue>
</operation>

<operation id="393" st_id="27" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:329 %ashr_ln15_5 = ashr i54 %select_ln15_20, i54 %zext_ln15_17

]]></Node>
<StgValue><ssdm name="ashr_ln15_5"/></StgValue>
</operation>

<operation id="394" st_id="27" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:335 %shl_ln15_5 = shl i18 %trunc_ln15_37, i18 %select_ln15_21cast

]]></Node>
<StgValue><ssdm name="shl_ln15_5"/></StgValue>
</operation>

<operation id="395" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:364 %icmp_ln15_33 = icmp_ult  i11 %select_ln15_25, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_33"/></StgValue>
</operation>

<operation id="396" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:365 %zext_ln15_20 = zext i11 %select_ln15_25

]]></Node>
<StgValue><ssdm name="zext_ln15_20"/></StgValue>
</operation>

<operation id="397" st_id="27" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:366 %ashr_ln15_6 = ashr i54 %select_ln15_24, i54 %zext_ln15_20

]]></Node>
<StgValue><ssdm name="ashr_ln15_6"/></StgValue>
</operation>

<operation id="398" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:370 %icmp_ln15_34 = icmp_ult  i11 %select_ln15_25, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_34"/></StgValue>
</operation>

<operation id="399" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:371 %select_ln15_25cast = zext i11 %select_ln15_25

]]></Node>
<StgValue><ssdm name="select_ln15_25cast"/></StgValue>
</operation>

<operation id="400" st_id="27" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:372 %shl_ln15_6 = shl i18 %trunc_ln15_43, i18 %select_ln15_25cast

]]></Node>
<StgValue><ssdm name="shl_ln15_6"/></StgValue>
</operation>

<operation id="401" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:391 %select_ln15_28 = select i1 %tmp_70, i54 %sub_ln15_21, i54 %zext_ln15_43

]]></Node>
<StgValue><ssdm name="select_ln15_28"/></StgValue>
</operation>

<operation id="402" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:396 %add_ln15_8 = add i11 %trunc_ln15_48, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_8"/></StgValue>
</operation>

<operation id="403" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:397 %sub_ln15_23 = sub i11 10, i11 %trunc_ln15_48

]]></Node>
<StgValue><ssdm name="sub_ln15_23"/></StgValue>
</operation>

<operation id="404" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:398 %select_ln15_29 = select i1 %icmp_ln15_36, i11 %add_ln15_8, i11 %sub_ln15_23

]]></Node>
<StgValue><ssdm name="select_ln15_29"/></StgValue>
</operation>

<operation id="405" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:400 %trunc_ln15_49 = trunc i54 %select_ln15_28

]]></Node>
<StgValue><ssdm name="trunc_ln15_49"/></StgValue>
</operation>

<operation id="406" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:423 %zext_ln15_24 = zext i11 %tmp_27

]]></Node>
<StgValue><ssdm name="zext_ln15_24"/></StgValue>
</operation>

<operation id="407" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:425 %zext_ln15_49_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_53

]]></Node>
<StgValue><ssdm name="zext_ln15_49_cast"/></StgValue>
</operation>

<operation id="408" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:426 %zext_ln15_49 = zext i53 %zext_ln15_49_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_49"/></StgValue>
</operation>

<operation id="409" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:427 %sub_ln15_24 = sub i54 0, i54 %zext_ln15_49

]]></Node>
<StgValue><ssdm name="sub_ln15_24"/></StgValue>
</operation>

<operation id="410" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:429 %icmp_ln15_40 = icmp_eq  i63 %trunc_ln15_52, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_40"/></StgValue>
</operation>

<operation id="411" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:430 %sub_ln15_25 = sub i12 1075, i12 %zext_ln15_24

]]></Node>
<StgValue><ssdm name="sub_ln15_25"/></StgValue>
</operation>

<operation id="412" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:431 %trunc_ln15_54 = trunc i12 %sub_ln15_25

]]></Node>
<StgValue><ssdm name="trunc_ln15_54"/></StgValue>
</operation>

<operation id="413" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:432 %icmp_ln15_41 = icmp_sgt  i12 %sub_ln15_25, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_41"/></StgValue>
</operation>

<operation id="414" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:436 %icmp_ln15_42 = icmp_eq  i12 %sub_ln15_25, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_42"/></StgValue>
</operation>

<operation id="415" st_id="27" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:455 %pf_9 = fpext i32 %bitcast_ln15_9

]]></Node>
<StgValue><ssdm name="pf_9"/></StgValue>
</operation>

<operation id="416" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:456 %bitcast_ln716_9 = bitcast i64 %pf_9

]]></Node>
<StgValue><ssdm name="bitcast_ln716_9"/></StgValue>
</operation>

<operation id="417" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:457 %trunc_ln15_58 = trunc i64 %bitcast_ln716_9

]]></Node>
<StgValue><ssdm name="trunc_ln15_58"/></StgValue>
</operation>

<operation id="418" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:458 %tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_9, i32 63

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="419" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:459 %tmp_28 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_9, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="420" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:461 %trunc_ln15_59 = trunc i64 %bitcast_ln716_9

]]></Node>
<StgValue><ssdm name="trunc_ln15_59"/></StgValue>
</operation>

<operation id="421" st_id="27" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:492 %pf_10 = fpext i32 %bitcast_ln15_10

]]></Node>
<StgValue><ssdm name="pf_10"/></StgValue>
</operation>

<operation id="422" st_id="27" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:529 %pf_11 = fpext i32 %bitcast_ln15_11

]]></Node>
<StgValue><ssdm name="pf_11"/></StgValue>
</operation>

<operation id="423" st_id="27" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:566 %pf_12 = fpext i32 %bitcast_ln15_12

]]></Node>
<StgValue><ssdm name="pf_12"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="424" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:47 %bitcast_ln15_13 = bitcast i32 %gmem0_addr_read_14

]]></Node>
<StgValue><ssdm name="bitcast_ln15_13"/></StgValue>
</operation>

<operation id="425" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:48 %gmem0_addr_read_15 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_15"/></StgValue>
</operation>

<operation id="426" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:145 %trunc_ln15_8 = trunc i54 %ashr_ln15

]]></Node>
<StgValue><ssdm name="trunc_ln15_8"/></StgValue>
</operation>

<operation id="427" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:146 %select_ln15_200 = select i1 %tmp, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_200"/></StgValue>
</operation>

<operation id="428" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:147 %select_ln15_2 = select i1 %icmp_ln15_3, i18 %trunc_ln15_8, i18 %select_ln15_200

]]></Node>
<StgValue><ssdm name="select_ln15_2"/></StgValue>
</operation>

<operation id="429" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:152 %xor_ln15 = xor i1 %icmp_ln15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15"/></StgValue>
</operation>

<operation id="430" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:153 %and_ln15 = and i1 %icmp_ln15_2, i1 %xor_ln15

]]></Node>
<StgValue><ssdm name="and_ln15"/></StgValue>
</operation>

<operation id="431" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:154 %or_ln15 = or i1 %icmp_ln15, i1 %icmp_ln15_2

]]></Node>
<StgValue><ssdm name="or_ln15"/></StgValue>
</operation>

<operation id="432" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:155 %xor_ln15_1 = xor i1 %or_ln15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_1"/></StgValue>
</operation>

<operation id="433" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:156 %and_ln15_1 = and i1 %icmp_ln15_1, i1 %xor_ln15_1

]]></Node>
<StgValue><ssdm name="and_ln15_1"/></StgValue>
</operation>

<operation id="434" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:157 %sel_tmp6 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15, i1 %and_ln15, i1 %and_ln15_1

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="435" st_id="28" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:158 %x_int_1_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_7, i3 1, i18 %select_ln15_2, i3 0, i18 %select_ln15_3, i18 0, i3 %sel_tmp6

]]></Node>
<StgValue><ssdm name="x_int_1_write_assign"/></StgValue>
</operation>

<operation id="436" st_id="28" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:181 %ashr_ln15_1 = ashr i54 %select_ln15_4, i54 %zext_ln15_5

]]></Node>
<StgValue><ssdm name="ashr_ln15_1"/></StgValue>
</operation>

<operation id="437" st_id="28" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:218 %ashr_ln15_2 = ashr i54 %select_ln15_8, i54 %zext_ln15_8

]]></Node>
<StgValue><ssdm name="ashr_ln15_2"/></StgValue>
</operation>

<operation id="438" st_id="28" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:255 %ashr_ln15_3 = ashr i54 %select_ln15_12, i54 %zext_ln15_11

]]></Node>
<StgValue><ssdm name="ashr_ln15_3"/></StgValue>
</operation>

<operation id="439" st_id="28" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:292 %ashr_ln15_4 = ashr i54 %select_ln15_16, i54 %zext_ln15_14

]]></Node>
<StgValue><ssdm name="ashr_ln15_4"/></StgValue>
</operation>

<operation id="440" st_id="28" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:329 %ashr_ln15_5 = ashr i54 %select_ln15_20, i54 %zext_ln15_17

]]></Node>
<StgValue><ssdm name="ashr_ln15_5"/></StgValue>
</operation>

<operation id="441" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:336 %select_ln15_23 = select i1 %icmp_ln15_29, i18 %shl_ln15_5, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_23"/></StgValue>
</operation>

<operation id="442" st_id="28" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:366 %ashr_ln15_6 = ashr i54 %select_ln15_24, i54 %zext_ln15_20

]]></Node>
<StgValue><ssdm name="ashr_ln15_6"/></StgValue>
</operation>

<operation id="443" st_id="28" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:372 %shl_ln15_6 = shl i18 %trunc_ln15_43, i18 %select_ln15_25cast

]]></Node>
<StgValue><ssdm name="shl_ln15_6"/></StgValue>
</operation>

<operation id="444" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:401 %icmp_ln15_38 = icmp_ult  i11 %select_ln15_29, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_38"/></StgValue>
</operation>

<operation id="445" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:402 %zext_ln15_23 = zext i11 %select_ln15_29

]]></Node>
<StgValue><ssdm name="zext_ln15_23"/></StgValue>
</operation>

<operation id="446" st_id="28" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:403 %ashr_ln15_7 = ashr i54 %select_ln15_28, i54 %zext_ln15_23

]]></Node>
<StgValue><ssdm name="ashr_ln15_7"/></StgValue>
</operation>

<operation id="447" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:407 %icmp_ln15_39 = icmp_ult  i11 %select_ln15_29, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_39"/></StgValue>
</operation>

<operation id="448" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:408 %select_ln15_29cast = zext i11 %select_ln15_29

]]></Node>
<StgValue><ssdm name="select_ln15_29cast"/></StgValue>
</operation>

<operation id="449" st_id="28" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:409 %shl_ln15_7 = shl i18 %trunc_ln15_49, i18 %select_ln15_29cast

]]></Node>
<StgValue><ssdm name="shl_ln15_7"/></StgValue>
</operation>

<operation id="450" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:428 %select_ln15_32 = select i1 %tmp_71, i54 %sub_ln15_24, i54 %zext_ln15_49

]]></Node>
<StgValue><ssdm name="select_ln15_32"/></StgValue>
</operation>

<operation id="451" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:433 %add_ln15_9 = add i11 %trunc_ln15_54, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_9"/></StgValue>
</operation>

<operation id="452" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:434 %sub_ln15_26 = sub i11 10, i11 %trunc_ln15_54

]]></Node>
<StgValue><ssdm name="sub_ln15_26"/></StgValue>
</operation>

<operation id="453" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:435 %select_ln15_33 = select i1 %icmp_ln15_41, i11 %add_ln15_9, i11 %sub_ln15_26

]]></Node>
<StgValue><ssdm name="select_ln15_33"/></StgValue>
</operation>

<operation id="454" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:437 %trunc_ln15_55 = trunc i54 %select_ln15_32

]]></Node>
<StgValue><ssdm name="trunc_ln15_55"/></StgValue>
</operation>

<operation id="455" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:460 %zext_ln15_27 = zext i11 %tmp_28

]]></Node>
<StgValue><ssdm name="zext_ln15_27"/></StgValue>
</operation>

<operation id="456" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:462 %zext_ln15_55_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_59

]]></Node>
<StgValue><ssdm name="zext_ln15_55_cast"/></StgValue>
</operation>

<operation id="457" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:463 %zext_ln15_55 = zext i53 %zext_ln15_55_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_55"/></StgValue>
</operation>

<operation id="458" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:464 %sub_ln15_27 = sub i54 0, i54 %zext_ln15_55

]]></Node>
<StgValue><ssdm name="sub_ln15_27"/></StgValue>
</operation>

<operation id="459" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:466 %icmp_ln15_45 = icmp_eq  i63 %trunc_ln15_58, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_45"/></StgValue>
</operation>

<operation id="460" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:467 %sub_ln15_28 = sub i12 1075, i12 %zext_ln15_27

]]></Node>
<StgValue><ssdm name="sub_ln15_28"/></StgValue>
</operation>

<operation id="461" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:468 %trunc_ln15_60 = trunc i12 %sub_ln15_28

]]></Node>
<StgValue><ssdm name="trunc_ln15_60"/></StgValue>
</operation>

<operation id="462" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:469 %icmp_ln15_46 = icmp_sgt  i12 %sub_ln15_28, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_46"/></StgValue>
</operation>

<operation id="463" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:473 %icmp_ln15_47 = icmp_eq  i12 %sub_ln15_28, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_47"/></StgValue>
</operation>

<operation id="464" st_id="28" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:492 %pf_10 = fpext i32 %bitcast_ln15_10

]]></Node>
<StgValue><ssdm name="pf_10"/></StgValue>
</operation>

<operation id="465" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:493 %bitcast_ln716_10 = bitcast i64 %pf_10

]]></Node>
<StgValue><ssdm name="bitcast_ln716_10"/></StgValue>
</operation>

<operation id="466" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:494 %trunc_ln15_64 = trunc i64 %bitcast_ln716_10

]]></Node>
<StgValue><ssdm name="trunc_ln15_64"/></StgValue>
</operation>

<operation id="467" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:495 %tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_10, i32 63

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="468" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:496 %tmp_29 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_10, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="469" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:498 %trunc_ln15_65 = trunc i64 %bitcast_ln716_10

]]></Node>
<StgValue><ssdm name="trunc_ln15_65"/></StgValue>
</operation>

<operation id="470" st_id="28" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:529 %pf_11 = fpext i32 %bitcast_ln15_11

]]></Node>
<StgValue><ssdm name="pf_11"/></StgValue>
</operation>

<operation id="471" st_id="28" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:566 %pf_12 = fpext i32 %bitcast_ln15_12

]]></Node>
<StgValue><ssdm name="pf_12"/></StgValue>
</operation>

<operation id="472" st_id="28" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:603 %pf_13 = fpext i32 %bitcast_ln15_13

]]></Node>
<StgValue><ssdm name="pf_13"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="473" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:49 %bitcast_ln15_14 = bitcast i32 %gmem0_addr_read_15

]]></Node>
<StgValue><ssdm name="bitcast_ln15_14"/></StgValue>
</operation>

<operation id="474" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:50 %gmem0_addr_read_16 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_16"/></StgValue>
</operation>

<operation id="475" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:182 %trunc_ln15_14 = trunc i54 %ashr_ln15_1

]]></Node>
<StgValue><ssdm name="trunc_ln15_14"/></StgValue>
</operation>

<operation id="476" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:183 %select_ln15_201 = select i1 %tmp_64, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_201"/></StgValue>
</operation>

<operation id="477" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:184 %select_ln15_6 = select i1 %icmp_ln15_8, i18 %trunc_ln15_14, i18 %select_ln15_201

]]></Node>
<StgValue><ssdm name="select_ln15_6"/></StgValue>
</operation>

<operation id="478" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:189 %xor_ln15_2 = xor i1 %icmp_ln15_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_2"/></StgValue>
</operation>

<operation id="479" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:190 %and_ln15_2 = and i1 %icmp_ln15_7, i1 %xor_ln15_2

]]></Node>
<StgValue><ssdm name="and_ln15_2"/></StgValue>
</operation>

<operation id="480" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:191 %or_ln15_1 = or i1 %icmp_ln15_5, i1 %icmp_ln15_7

]]></Node>
<StgValue><ssdm name="or_ln15_1"/></StgValue>
</operation>

<operation id="481" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:192 %xor_ln15_3 = xor i1 %or_ln15_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_3"/></StgValue>
</operation>

<operation id="482" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:193 %and_ln15_3 = and i1 %icmp_ln15_6, i1 %xor_ln15_3

]]></Node>
<StgValue><ssdm name="and_ln15_3"/></StgValue>
</operation>

<operation id="483" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:194 %sel_tmp = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_5, i1 %and_ln15_2, i1 %and_ln15_3

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="484" st_id="29" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:195 %x_int_2_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_13, i3 1, i18 %select_ln15_6, i3 0, i18 %select_ln15_7, i18 0, i3 %sel_tmp

]]></Node>
<StgValue><ssdm name="x_int_2_write_assign"/></StgValue>
</operation>

<operation id="485" st_id="29" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:218 %ashr_ln15_2 = ashr i54 %select_ln15_8, i54 %zext_ln15_8

]]></Node>
<StgValue><ssdm name="ashr_ln15_2"/></StgValue>
</operation>

<operation id="486" st_id="29" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:255 %ashr_ln15_3 = ashr i54 %select_ln15_12, i54 %zext_ln15_11

]]></Node>
<StgValue><ssdm name="ashr_ln15_3"/></StgValue>
</operation>

<operation id="487" st_id="29" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:292 %ashr_ln15_4 = ashr i54 %select_ln15_16, i54 %zext_ln15_14

]]></Node>
<StgValue><ssdm name="ashr_ln15_4"/></StgValue>
</operation>

<operation id="488" st_id="29" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:329 %ashr_ln15_5 = ashr i54 %select_ln15_20, i54 %zext_ln15_17

]]></Node>
<StgValue><ssdm name="ashr_ln15_5"/></StgValue>
</operation>

<operation id="489" st_id="29" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:366 %ashr_ln15_6 = ashr i54 %select_ln15_24, i54 %zext_ln15_20

]]></Node>
<StgValue><ssdm name="ashr_ln15_6"/></StgValue>
</operation>

<operation id="490" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:373 %select_ln15_27 = select i1 %icmp_ln15_34, i18 %shl_ln15_6, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_27"/></StgValue>
</operation>

<operation id="491" st_id="29" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:403 %ashr_ln15_7 = ashr i54 %select_ln15_28, i54 %zext_ln15_23

]]></Node>
<StgValue><ssdm name="ashr_ln15_7"/></StgValue>
</operation>

<operation id="492" st_id="29" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:409 %shl_ln15_7 = shl i18 %trunc_ln15_49, i18 %select_ln15_29cast

]]></Node>
<StgValue><ssdm name="shl_ln15_7"/></StgValue>
</operation>

<operation id="493" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:438 %icmp_ln15_43 = icmp_ult  i11 %select_ln15_33, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_43"/></StgValue>
</operation>

<operation id="494" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:439 %zext_ln15_26 = zext i11 %select_ln15_33

]]></Node>
<StgValue><ssdm name="zext_ln15_26"/></StgValue>
</operation>

<operation id="495" st_id="29" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:440 %ashr_ln15_8 = ashr i54 %select_ln15_32, i54 %zext_ln15_26

]]></Node>
<StgValue><ssdm name="ashr_ln15_8"/></StgValue>
</operation>

<operation id="496" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:444 %icmp_ln15_44 = icmp_ult  i11 %select_ln15_33, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_44"/></StgValue>
</operation>

<operation id="497" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:445 %select_ln15_33cast = zext i11 %select_ln15_33

]]></Node>
<StgValue><ssdm name="select_ln15_33cast"/></StgValue>
</operation>

<operation id="498" st_id="29" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:446 %shl_ln15_8 = shl i18 %trunc_ln15_55, i18 %select_ln15_33cast

]]></Node>
<StgValue><ssdm name="shl_ln15_8"/></StgValue>
</operation>

<operation id="499" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:465 %select_ln15_36 = select i1 %tmp_72, i54 %sub_ln15_27, i54 %zext_ln15_55

]]></Node>
<StgValue><ssdm name="select_ln15_36"/></StgValue>
</operation>

<operation id="500" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:470 %add_ln15_10 = add i11 %trunc_ln15_60, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_10"/></StgValue>
</operation>

<operation id="501" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:471 %sub_ln15_29 = sub i11 10, i11 %trunc_ln15_60

]]></Node>
<StgValue><ssdm name="sub_ln15_29"/></StgValue>
</operation>

<operation id="502" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:472 %select_ln15_37 = select i1 %icmp_ln15_46, i11 %add_ln15_10, i11 %sub_ln15_29

]]></Node>
<StgValue><ssdm name="select_ln15_37"/></StgValue>
</operation>

<operation id="503" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:474 %trunc_ln15_61 = trunc i54 %select_ln15_36

]]></Node>
<StgValue><ssdm name="trunc_ln15_61"/></StgValue>
</operation>

<operation id="504" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:497 %zext_ln15_30 = zext i11 %tmp_29

]]></Node>
<StgValue><ssdm name="zext_ln15_30"/></StgValue>
</operation>

<operation id="505" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:499 %zext_ln15_61_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_65

]]></Node>
<StgValue><ssdm name="zext_ln15_61_cast"/></StgValue>
</operation>

<operation id="506" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:500 %zext_ln15_61 = zext i53 %zext_ln15_61_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_61"/></StgValue>
</operation>

<operation id="507" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:501 %sub_ln15_30 = sub i54 0, i54 %zext_ln15_61

]]></Node>
<StgValue><ssdm name="sub_ln15_30"/></StgValue>
</operation>

<operation id="508" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:503 %icmp_ln15_50 = icmp_eq  i63 %trunc_ln15_64, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_50"/></StgValue>
</operation>

<operation id="509" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:504 %sub_ln15_31 = sub i12 1075, i12 %zext_ln15_30

]]></Node>
<StgValue><ssdm name="sub_ln15_31"/></StgValue>
</operation>

<operation id="510" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:505 %trunc_ln15_66 = trunc i12 %sub_ln15_31

]]></Node>
<StgValue><ssdm name="trunc_ln15_66"/></StgValue>
</operation>

<operation id="511" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:506 %icmp_ln15_51 = icmp_sgt  i12 %sub_ln15_31, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_51"/></StgValue>
</operation>

<operation id="512" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:510 %icmp_ln15_52 = icmp_eq  i12 %sub_ln15_31, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_52"/></StgValue>
</operation>

<operation id="513" st_id="29" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:529 %pf_11 = fpext i32 %bitcast_ln15_11

]]></Node>
<StgValue><ssdm name="pf_11"/></StgValue>
</operation>

<operation id="514" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:530 %bitcast_ln716_11 = bitcast i64 %pf_11

]]></Node>
<StgValue><ssdm name="bitcast_ln716_11"/></StgValue>
</operation>

<operation id="515" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:531 %trunc_ln15_70 = trunc i64 %bitcast_ln716_11

]]></Node>
<StgValue><ssdm name="trunc_ln15_70"/></StgValue>
</operation>

<operation id="516" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:532 %tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_11, i32 63

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="517" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:533 %tmp_30 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_11, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="518" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:535 %trunc_ln15_71 = trunc i64 %bitcast_ln716_11

]]></Node>
<StgValue><ssdm name="trunc_ln15_71"/></StgValue>
</operation>

<operation id="519" st_id="29" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:566 %pf_12 = fpext i32 %bitcast_ln15_12

]]></Node>
<StgValue><ssdm name="pf_12"/></StgValue>
</operation>

<operation id="520" st_id="29" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:603 %pf_13 = fpext i32 %bitcast_ln15_13

]]></Node>
<StgValue><ssdm name="pf_13"/></StgValue>
</operation>

<operation id="521" st_id="29" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:640 %pf_14 = fpext i32 %bitcast_ln15_14

]]></Node>
<StgValue><ssdm name="pf_14"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="522" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:51 %bitcast_ln15_15 = bitcast i32 %gmem0_addr_read_16

]]></Node>
<StgValue><ssdm name="bitcast_ln15_15"/></StgValue>
</operation>

<operation id="523" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:52 %gmem0_addr_read_17 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_17"/></StgValue>
</operation>

<operation id="524" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:219 %trunc_ln15_20 = trunc i54 %ashr_ln15_2

]]></Node>
<StgValue><ssdm name="trunc_ln15_20"/></StgValue>
</operation>

<operation id="525" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:220 %select_ln15_202 = select i1 %tmp_65, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_202"/></StgValue>
</operation>

<operation id="526" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:221 %select_ln15_10 = select i1 %icmp_ln15_13, i18 %trunc_ln15_20, i18 %select_ln15_202

]]></Node>
<StgValue><ssdm name="select_ln15_10"/></StgValue>
</operation>

<operation id="527" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:226 %xor_ln15_4 = xor i1 %icmp_ln15_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_4"/></StgValue>
</operation>

<operation id="528" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:227 %and_ln15_4 = and i1 %icmp_ln15_12, i1 %xor_ln15_4

]]></Node>
<StgValue><ssdm name="and_ln15_4"/></StgValue>
</operation>

<operation id="529" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:228 %or_ln15_2 = or i1 %icmp_ln15_10, i1 %icmp_ln15_12

]]></Node>
<StgValue><ssdm name="or_ln15_2"/></StgValue>
</operation>

<operation id="530" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:229 %xor_ln15_5 = xor i1 %or_ln15_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_5"/></StgValue>
</operation>

<operation id="531" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:230 %and_ln15_5 = and i1 %icmp_ln15_11, i1 %xor_ln15_5

]]></Node>
<StgValue><ssdm name="and_ln15_5"/></StgValue>
</operation>

<operation id="532" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:231 %sel_tmp1 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_10, i1 %and_ln15_4, i1 %and_ln15_5

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="533" st_id="30" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:232 %x_int_3_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_19, i3 1, i18 %select_ln15_10, i3 0, i18 %select_ln15_11, i18 0, i3 %sel_tmp1

]]></Node>
<StgValue><ssdm name="x_int_3_write_assign"/></StgValue>
</operation>

<operation id="534" st_id="30" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:255 %ashr_ln15_3 = ashr i54 %select_ln15_12, i54 %zext_ln15_11

]]></Node>
<StgValue><ssdm name="ashr_ln15_3"/></StgValue>
</operation>

<operation id="535" st_id="30" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:292 %ashr_ln15_4 = ashr i54 %select_ln15_16, i54 %zext_ln15_14

]]></Node>
<StgValue><ssdm name="ashr_ln15_4"/></StgValue>
</operation>

<operation id="536" st_id="30" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:329 %ashr_ln15_5 = ashr i54 %select_ln15_20, i54 %zext_ln15_17

]]></Node>
<StgValue><ssdm name="ashr_ln15_5"/></StgValue>
</operation>

<operation id="537" st_id="30" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:366 %ashr_ln15_6 = ashr i54 %select_ln15_24, i54 %zext_ln15_20

]]></Node>
<StgValue><ssdm name="ashr_ln15_6"/></StgValue>
</operation>

<operation id="538" st_id="30" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:403 %ashr_ln15_7 = ashr i54 %select_ln15_28, i54 %zext_ln15_23

]]></Node>
<StgValue><ssdm name="ashr_ln15_7"/></StgValue>
</operation>

<operation id="539" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:410 %select_ln15_31 = select i1 %icmp_ln15_39, i18 %shl_ln15_7, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_31"/></StgValue>
</operation>

<operation id="540" st_id="30" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:440 %ashr_ln15_8 = ashr i54 %select_ln15_32, i54 %zext_ln15_26

]]></Node>
<StgValue><ssdm name="ashr_ln15_8"/></StgValue>
</operation>

<operation id="541" st_id="30" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:446 %shl_ln15_8 = shl i18 %trunc_ln15_55, i18 %select_ln15_33cast

]]></Node>
<StgValue><ssdm name="shl_ln15_8"/></StgValue>
</operation>

<operation id="542" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:475 %icmp_ln15_48 = icmp_ult  i11 %select_ln15_37, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_48"/></StgValue>
</operation>

<operation id="543" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:476 %zext_ln15_29 = zext i11 %select_ln15_37

]]></Node>
<StgValue><ssdm name="zext_ln15_29"/></StgValue>
</operation>

<operation id="544" st_id="30" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:477 %ashr_ln15_9 = ashr i54 %select_ln15_36, i54 %zext_ln15_29

]]></Node>
<StgValue><ssdm name="ashr_ln15_9"/></StgValue>
</operation>

<operation id="545" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:481 %icmp_ln15_49 = icmp_ult  i11 %select_ln15_37, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_49"/></StgValue>
</operation>

<operation id="546" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:482 %select_ln15_37cast = zext i11 %select_ln15_37

]]></Node>
<StgValue><ssdm name="select_ln15_37cast"/></StgValue>
</operation>

<operation id="547" st_id="30" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:483 %shl_ln15_9 = shl i18 %trunc_ln15_61, i18 %select_ln15_37cast

]]></Node>
<StgValue><ssdm name="shl_ln15_9"/></StgValue>
</operation>

<operation id="548" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:502 %select_ln15_40 = select i1 %tmp_73, i54 %sub_ln15_30, i54 %zext_ln15_61

]]></Node>
<StgValue><ssdm name="select_ln15_40"/></StgValue>
</operation>

<operation id="549" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:507 %add_ln15_11 = add i11 %trunc_ln15_66, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_11"/></StgValue>
</operation>

<operation id="550" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:508 %sub_ln15_32 = sub i11 10, i11 %trunc_ln15_66

]]></Node>
<StgValue><ssdm name="sub_ln15_32"/></StgValue>
</operation>

<operation id="551" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:509 %select_ln15_41 = select i1 %icmp_ln15_51, i11 %add_ln15_11, i11 %sub_ln15_32

]]></Node>
<StgValue><ssdm name="select_ln15_41"/></StgValue>
</operation>

<operation id="552" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:511 %trunc_ln15_67 = trunc i54 %select_ln15_40

]]></Node>
<StgValue><ssdm name="trunc_ln15_67"/></StgValue>
</operation>

<operation id="553" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:534 %zext_ln15_33 = zext i11 %tmp_30

]]></Node>
<StgValue><ssdm name="zext_ln15_33"/></StgValue>
</operation>

<operation id="554" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:536 %zext_ln15_67_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_71

]]></Node>
<StgValue><ssdm name="zext_ln15_67_cast"/></StgValue>
</operation>

<operation id="555" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:537 %zext_ln15_67 = zext i53 %zext_ln15_67_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_67"/></StgValue>
</operation>

<operation id="556" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:538 %sub_ln15_33 = sub i54 0, i54 %zext_ln15_67

]]></Node>
<StgValue><ssdm name="sub_ln15_33"/></StgValue>
</operation>

<operation id="557" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:540 %icmp_ln15_55 = icmp_eq  i63 %trunc_ln15_70, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_55"/></StgValue>
</operation>

<operation id="558" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:541 %sub_ln15_34 = sub i12 1075, i12 %zext_ln15_33

]]></Node>
<StgValue><ssdm name="sub_ln15_34"/></StgValue>
</operation>

<operation id="559" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:542 %trunc_ln15_72 = trunc i12 %sub_ln15_34

]]></Node>
<StgValue><ssdm name="trunc_ln15_72"/></StgValue>
</operation>

<operation id="560" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:543 %icmp_ln15_56 = icmp_sgt  i12 %sub_ln15_34, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_56"/></StgValue>
</operation>

<operation id="561" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:547 %icmp_ln15_57 = icmp_eq  i12 %sub_ln15_34, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_57"/></StgValue>
</operation>

<operation id="562" st_id="30" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:566 %pf_12 = fpext i32 %bitcast_ln15_12

]]></Node>
<StgValue><ssdm name="pf_12"/></StgValue>
</operation>

<operation id="563" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:567 %bitcast_ln716_12 = bitcast i64 %pf_12

]]></Node>
<StgValue><ssdm name="bitcast_ln716_12"/></StgValue>
</operation>

<operation id="564" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:568 %trunc_ln15_76 = trunc i64 %bitcast_ln716_12

]]></Node>
<StgValue><ssdm name="trunc_ln15_76"/></StgValue>
</operation>

<operation id="565" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:569 %tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_12, i32 63

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="566" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:570 %tmp_31 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_12, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="567" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:572 %trunc_ln15_77 = trunc i64 %bitcast_ln716_12

]]></Node>
<StgValue><ssdm name="trunc_ln15_77"/></StgValue>
</operation>

<operation id="568" st_id="30" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:603 %pf_13 = fpext i32 %bitcast_ln15_13

]]></Node>
<StgValue><ssdm name="pf_13"/></StgValue>
</operation>

<operation id="569" st_id="30" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:640 %pf_14 = fpext i32 %bitcast_ln15_14

]]></Node>
<StgValue><ssdm name="pf_14"/></StgValue>
</operation>

<operation id="570" st_id="30" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:677 %pf_15 = fpext i32 %bitcast_ln15_15

]]></Node>
<StgValue><ssdm name="pf_15"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="571" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:53 %bitcast_ln15_16 = bitcast i32 %gmem0_addr_read_17

]]></Node>
<StgValue><ssdm name="bitcast_ln15_16"/></StgValue>
</operation>

<operation id="572" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:54 %gmem0_addr_read_18 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_18"/></StgValue>
</operation>

<operation id="573" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:256 %trunc_ln15_26 = trunc i54 %ashr_ln15_3

]]></Node>
<StgValue><ssdm name="trunc_ln15_26"/></StgValue>
</operation>

<operation id="574" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:257 %select_ln15_203 = select i1 %tmp_66, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_203"/></StgValue>
</operation>

<operation id="575" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:258 %select_ln15_14 = select i1 %icmp_ln15_18, i18 %trunc_ln15_26, i18 %select_ln15_203

]]></Node>
<StgValue><ssdm name="select_ln15_14"/></StgValue>
</operation>

<operation id="576" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:263 %xor_ln15_6 = xor i1 %icmp_ln15_15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_6"/></StgValue>
</operation>

<operation id="577" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:264 %and_ln15_6 = and i1 %icmp_ln15_17, i1 %xor_ln15_6

]]></Node>
<StgValue><ssdm name="and_ln15_6"/></StgValue>
</operation>

<operation id="578" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:265 %or_ln15_3 = or i1 %icmp_ln15_15, i1 %icmp_ln15_17

]]></Node>
<StgValue><ssdm name="or_ln15_3"/></StgValue>
</operation>

<operation id="579" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:266 %xor_ln15_7 = xor i1 %or_ln15_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_7"/></StgValue>
</operation>

<operation id="580" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:267 %and_ln15_7 = and i1 %icmp_ln15_16, i1 %xor_ln15_7

]]></Node>
<StgValue><ssdm name="and_ln15_7"/></StgValue>
</operation>

<operation id="581" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:268 %sel_tmp2 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_15, i1 %and_ln15_6, i1 %and_ln15_7

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="582" st_id="31" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:269 %x_int_4_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_25, i3 1, i18 %select_ln15_14, i3 0, i18 %select_ln15_15, i18 0, i3 %sel_tmp2

]]></Node>
<StgValue><ssdm name="x_int_4_write_assign"/></StgValue>
</operation>

<operation id="583" st_id="31" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:292 %ashr_ln15_4 = ashr i54 %select_ln15_16, i54 %zext_ln15_14

]]></Node>
<StgValue><ssdm name="ashr_ln15_4"/></StgValue>
</operation>

<operation id="584" st_id="31" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:329 %ashr_ln15_5 = ashr i54 %select_ln15_20, i54 %zext_ln15_17

]]></Node>
<StgValue><ssdm name="ashr_ln15_5"/></StgValue>
</operation>

<operation id="585" st_id="31" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:366 %ashr_ln15_6 = ashr i54 %select_ln15_24, i54 %zext_ln15_20

]]></Node>
<StgValue><ssdm name="ashr_ln15_6"/></StgValue>
</operation>

<operation id="586" st_id="31" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:403 %ashr_ln15_7 = ashr i54 %select_ln15_28, i54 %zext_ln15_23

]]></Node>
<StgValue><ssdm name="ashr_ln15_7"/></StgValue>
</operation>

<operation id="587" st_id="31" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:440 %ashr_ln15_8 = ashr i54 %select_ln15_32, i54 %zext_ln15_26

]]></Node>
<StgValue><ssdm name="ashr_ln15_8"/></StgValue>
</operation>

<operation id="588" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:447 %select_ln15_35 = select i1 %icmp_ln15_44, i18 %shl_ln15_8, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_35"/></StgValue>
</operation>

<operation id="589" st_id="31" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:477 %ashr_ln15_9 = ashr i54 %select_ln15_36, i54 %zext_ln15_29

]]></Node>
<StgValue><ssdm name="ashr_ln15_9"/></StgValue>
</operation>

<operation id="590" st_id="31" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:483 %shl_ln15_9 = shl i18 %trunc_ln15_61, i18 %select_ln15_37cast

]]></Node>
<StgValue><ssdm name="shl_ln15_9"/></StgValue>
</operation>

<operation id="591" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:512 %icmp_ln15_53 = icmp_ult  i11 %select_ln15_41, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_53"/></StgValue>
</operation>

<operation id="592" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:513 %zext_ln15_32 = zext i11 %select_ln15_41

]]></Node>
<StgValue><ssdm name="zext_ln15_32"/></StgValue>
</operation>

<operation id="593" st_id="31" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:514 %ashr_ln15_10 = ashr i54 %select_ln15_40, i54 %zext_ln15_32

]]></Node>
<StgValue><ssdm name="ashr_ln15_10"/></StgValue>
</operation>

<operation id="594" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:518 %icmp_ln15_54 = icmp_ult  i11 %select_ln15_41, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_54"/></StgValue>
</operation>

<operation id="595" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:519 %select_ln15_41cast = zext i11 %select_ln15_41

]]></Node>
<StgValue><ssdm name="select_ln15_41cast"/></StgValue>
</operation>

<operation id="596" st_id="31" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:520 %shl_ln15_10 = shl i18 %trunc_ln15_67, i18 %select_ln15_41cast

]]></Node>
<StgValue><ssdm name="shl_ln15_10"/></StgValue>
</operation>

<operation id="597" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:539 %select_ln15_44 = select i1 %tmp_74, i54 %sub_ln15_33, i54 %zext_ln15_67

]]></Node>
<StgValue><ssdm name="select_ln15_44"/></StgValue>
</operation>

<operation id="598" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:544 %add_ln15_12 = add i11 %trunc_ln15_72, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_12"/></StgValue>
</operation>

<operation id="599" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:545 %sub_ln15_35 = sub i11 10, i11 %trunc_ln15_72

]]></Node>
<StgValue><ssdm name="sub_ln15_35"/></StgValue>
</operation>

<operation id="600" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:546 %select_ln15_45 = select i1 %icmp_ln15_56, i11 %add_ln15_12, i11 %sub_ln15_35

]]></Node>
<StgValue><ssdm name="select_ln15_45"/></StgValue>
</operation>

<operation id="601" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:548 %trunc_ln15_73 = trunc i54 %select_ln15_44

]]></Node>
<StgValue><ssdm name="trunc_ln15_73"/></StgValue>
</operation>

<operation id="602" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:571 %zext_ln15_36 = zext i11 %tmp_31

]]></Node>
<StgValue><ssdm name="zext_ln15_36"/></StgValue>
</operation>

<operation id="603" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:573 %zext_ln15_73_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_77

]]></Node>
<StgValue><ssdm name="zext_ln15_73_cast"/></StgValue>
</operation>

<operation id="604" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:574 %zext_ln15_73 = zext i53 %zext_ln15_73_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_73"/></StgValue>
</operation>

<operation id="605" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:575 %sub_ln15_36 = sub i54 0, i54 %zext_ln15_73

]]></Node>
<StgValue><ssdm name="sub_ln15_36"/></StgValue>
</operation>

<operation id="606" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:577 %icmp_ln15_60 = icmp_eq  i63 %trunc_ln15_76, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_60"/></StgValue>
</operation>

<operation id="607" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:578 %sub_ln15_37 = sub i12 1075, i12 %zext_ln15_36

]]></Node>
<StgValue><ssdm name="sub_ln15_37"/></StgValue>
</operation>

<operation id="608" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:579 %trunc_ln15_78 = trunc i12 %sub_ln15_37

]]></Node>
<StgValue><ssdm name="trunc_ln15_78"/></StgValue>
</operation>

<operation id="609" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:580 %icmp_ln15_61 = icmp_sgt  i12 %sub_ln15_37, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_61"/></StgValue>
</operation>

<operation id="610" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:584 %icmp_ln15_62 = icmp_eq  i12 %sub_ln15_37, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_62"/></StgValue>
</operation>

<operation id="611" st_id="31" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:603 %pf_13 = fpext i32 %bitcast_ln15_13

]]></Node>
<StgValue><ssdm name="pf_13"/></StgValue>
</operation>

<operation id="612" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:604 %bitcast_ln716_13 = bitcast i64 %pf_13

]]></Node>
<StgValue><ssdm name="bitcast_ln716_13"/></StgValue>
</operation>

<operation id="613" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:605 %trunc_ln15_82 = trunc i64 %bitcast_ln716_13

]]></Node>
<StgValue><ssdm name="trunc_ln15_82"/></StgValue>
</operation>

<operation id="614" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:606 %tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_13, i32 63

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="615" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:607 %tmp_32 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_13, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="616" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:609 %trunc_ln15_83 = trunc i64 %bitcast_ln716_13

]]></Node>
<StgValue><ssdm name="trunc_ln15_83"/></StgValue>
</operation>

<operation id="617" st_id="31" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:640 %pf_14 = fpext i32 %bitcast_ln15_14

]]></Node>
<StgValue><ssdm name="pf_14"/></StgValue>
</operation>

<operation id="618" st_id="31" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:677 %pf_15 = fpext i32 %bitcast_ln15_15

]]></Node>
<StgValue><ssdm name="pf_15"/></StgValue>
</operation>

<operation id="619" st_id="31" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:714 %pf_16 = fpext i32 %bitcast_ln15_16

]]></Node>
<StgValue><ssdm name="pf_16"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="620" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:55 %bitcast_ln15_17 = bitcast i32 %gmem0_addr_read_18

]]></Node>
<StgValue><ssdm name="bitcast_ln15_17"/></StgValue>
</operation>

<operation id="621" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:56 %gmem0_addr_read_19 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_19"/></StgValue>
</operation>

<operation id="622" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:293 %trunc_ln15_32 = trunc i54 %ashr_ln15_4

]]></Node>
<StgValue><ssdm name="trunc_ln15_32"/></StgValue>
</operation>

<operation id="623" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:294 %select_ln15_204 = select i1 %tmp_67, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_204"/></StgValue>
</operation>

<operation id="624" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:295 %select_ln15_18 = select i1 %icmp_ln15_23, i18 %trunc_ln15_32, i18 %select_ln15_204

]]></Node>
<StgValue><ssdm name="select_ln15_18"/></StgValue>
</operation>

<operation id="625" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:300 %xor_ln15_8 = xor i1 %icmp_ln15_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_8"/></StgValue>
</operation>

<operation id="626" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:301 %and_ln15_8 = and i1 %icmp_ln15_22, i1 %xor_ln15_8

]]></Node>
<StgValue><ssdm name="and_ln15_8"/></StgValue>
</operation>

<operation id="627" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:302 %or_ln15_4 = or i1 %icmp_ln15_20, i1 %icmp_ln15_22

]]></Node>
<StgValue><ssdm name="or_ln15_4"/></StgValue>
</operation>

<operation id="628" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:303 %xor_ln15_9 = xor i1 %or_ln15_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_9"/></StgValue>
</operation>

<operation id="629" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:304 %and_ln15_9 = and i1 %icmp_ln15_21, i1 %xor_ln15_9

]]></Node>
<StgValue><ssdm name="and_ln15_9"/></StgValue>
</operation>

<operation id="630" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:305 %sel_tmp3 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_20, i1 %and_ln15_8, i1 %and_ln15_9

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="631" st_id="32" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:306 %x_int_5_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_31, i3 1, i18 %select_ln15_18, i3 0, i18 %select_ln15_19, i18 0, i3 %sel_tmp3

]]></Node>
<StgValue><ssdm name="x_int_5_write_assign"/></StgValue>
</operation>

<operation id="632" st_id="32" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:329 %ashr_ln15_5 = ashr i54 %select_ln15_20, i54 %zext_ln15_17

]]></Node>
<StgValue><ssdm name="ashr_ln15_5"/></StgValue>
</operation>

<operation id="633" st_id="32" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:366 %ashr_ln15_6 = ashr i54 %select_ln15_24, i54 %zext_ln15_20

]]></Node>
<StgValue><ssdm name="ashr_ln15_6"/></StgValue>
</operation>

<operation id="634" st_id="32" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:403 %ashr_ln15_7 = ashr i54 %select_ln15_28, i54 %zext_ln15_23

]]></Node>
<StgValue><ssdm name="ashr_ln15_7"/></StgValue>
</operation>

<operation id="635" st_id="32" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:440 %ashr_ln15_8 = ashr i54 %select_ln15_32, i54 %zext_ln15_26

]]></Node>
<StgValue><ssdm name="ashr_ln15_8"/></StgValue>
</operation>

<operation id="636" st_id="32" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:477 %ashr_ln15_9 = ashr i54 %select_ln15_36, i54 %zext_ln15_29

]]></Node>
<StgValue><ssdm name="ashr_ln15_9"/></StgValue>
</operation>

<operation id="637" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:484 %select_ln15_39 = select i1 %icmp_ln15_49, i18 %shl_ln15_9, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_39"/></StgValue>
</operation>

<operation id="638" st_id="32" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:514 %ashr_ln15_10 = ashr i54 %select_ln15_40, i54 %zext_ln15_32

]]></Node>
<StgValue><ssdm name="ashr_ln15_10"/></StgValue>
</operation>

<operation id="639" st_id="32" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:520 %shl_ln15_10 = shl i18 %trunc_ln15_67, i18 %select_ln15_41cast

]]></Node>
<StgValue><ssdm name="shl_ln15_10"/></StgValue>
</operation>

<operation id="640" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:549 %icmp_ln15_58 = icmp_ult  i11 %select_ln15_45, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_58"/></StgValue>
</operation>

<operation id="641" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:550 %zext_ln15_35 = zext i11 %select_ln15_45

]]></Node>
<StgValue><ssdm name="zext_ln15_35"/></StgValue>
</operation>

<operation id="642" st_id="32" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:551 %ashr_ln15_11 = ashr i54 %select_ln15_44, i54 %zext_ln15_35

]]></Node>
<StgValue><ssdm name="ashr_ln15_11"/></StgValue>
</operation>

<operation id="643" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:555 %icmp_ln15_59 = icmp_ult  i11 %select_ln15_45, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_59"/></StgValue>
</operation>

<operation id="644" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:556 %select_ln15_45cast = zext i11 %select_ln15_45

]]></Node>
<StgValue><ssdm name="select_ln15_45cast"/></StgValue>
</operation>

<operation id="645" st_id="32" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:557 %shl_ln15_11 = shl i18 %trunc_ln15_73, i18 %select_ln15_45cast

]]></Node>
<StgValue><ssdm name="shl_ln15_11"/></StgValue>
</operation>

<operation id="646" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:576 %select_ln15_48 = select i1 %tmp_75, i54 %sub_ln15_36, i54 %zext_ln15_73

]]></Node>
<StgValue><ssdm name="select_ln15_48"/></StgValue>
</operation>

<operation id="647" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:581 %add_ln15_13 = add i11 %trunc_ln15_78, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_13"/></StgValue>
</operation>

<operation id="648" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:582 %sub_ln15_38 = sub i11 10, i11 %trunc_ln15_78

]]></Node>
<StgValue><ssdm name="sub_ln15_38"/></StgValue>
</operation>

<operation id="649" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:583 %select_ln15_49 = select i1 %icmp_ln15_61, i11 %add_ln15_13, i11 %sub_ln15_38

]]></Node>
<StgValue><ssdm name="select_ln15_49"/></StgValue>
</operation>

<operation id="650" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:585 %trunc_ln15_79 = trunc i54 %select_ln15_48

]]></Node>
<StgValue><ssdm name="trunc_ln15_79"/></StgValue>
</operation>

<operation id="651" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:608 %zext_ln15_39 = zext i11 %tmp_32

]]></Node>
<StgValue><ssdm name="zext_ln15_39"/></StgValue>
</operation>

<operation id="652" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:610 %zext_ln15_79_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_83

]]></Node>
<StgValue><ssdm name="zext_ln15_79_cast"/></StgValue>
</operation>

<operation id="653" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:611 %zext_ln15_79 = zext i53 %zext_ln15_79_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_79"/></StgValue>
</operation>

<operation id="654" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:612 %sub_ln15_39 = sub i54 0, i54 %zext_ln15_79

]]></Node>
<StgValue><ssdm name="sub_ln15_39"/></StgValue>
</operation>

<operation id="655" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:614 %icmp_ln15_65 = icmp_eq  i63 %trunc_ln15_82, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_65"/></StgValue>
</operation>

<operation id="656" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:615 %sub_ln15_40 = sub i12 1075, i12 %zext_ln15_39

]]></Node>
<StgValue><ssdm name="sub_ln15_40"/></StgValue>
</operation>

<operation id="657" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:616 %trunc_ln15_84 = trunc i12 %sub_ln15_40

]]></Node>
<StgValue><ssdm name="trunc_ln15_84"/></StgValue>
</operation>

<operation id="658" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:617 %icmp_ln15_66 = icmp_sgt  i12 %sub_ln15_40, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_66"/></StgValue>
</operation>

<operation id="659" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:621 %icmp_ln15_67 = icmp_eq  i12 %sub_ln15_40, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_67"/></StgValue>
</operation>

<operation id="660" st_id="32" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:640 %pf_14 = fpext i32 %bitcast_ln15_14

]]></Node>
<StgValue><ssdm name="pf_14"/></StgValue>
</operation>

<operation id="661" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:641 %bitcast_ln716_14 = bitcast i64 %pf_14

]]></Node>
<StgValue><ssdm name="bitcast_ln716_14"/></StgValue>
</operation>

<operation id="662" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:642 %trunc_ln15_88 = trunc i64 %bitcast_ln716_14

]]></Node>
<StgValue><ssdm name="trunc_ln15_88"/></StgValue>
</operation>

<operation id="663" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:643 %tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_14, i32 63

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="664" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:644 %tmp_33 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_14, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="665" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:646 %trunc_ln15_89 = trunc i64 %bitcast_ln716_14

]]></Node>
<StgValue><ssdm name="trunc_ln15_89"/></StgValue>
</operation>

<operation id="666" st_id="32" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:677 %pf_15 = fpext i32 %bitcast_ln15_15

]]></Node>
<StgValue><ssdm name="pf_15"/></StgValue>
</operation>

<operation id="667" st_id="32" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:714 %pf_16 = fpext i32 %bitcast_ln15_16

]]></Node>
<StgValue><ssdm name="pf_16"/></StgValue>
</operation>

<operation id="668" st_id="32" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:751 %pf_17 = fpext i32 %bitcast_ln15_17

]]></Node>
<StgValue><ssdm name="pf_17"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="669" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:57 %bitcast_ln15_18 = bitcast i32 %gmem0_addr_read_19

]]></Node>
<StgValue><ssdm name="bitcast_ln15_18"/></StgValue>
</operation>

<operation id="670" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:58 %gmem0_addr_read_20 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_20"/></StgValue>
</operation>

<operation id="671" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:330 %trunc_ln15_38 = trunc i54 %ashr_ln15_5

]]></Node>
<StgValue><ssdm name="trunc_ln15_38"/></StgValue>
</operation>

<operation id="672" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:331 %select_ln15_205 = select i1 %tmp_68, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_205"/></StgValue>
</operation>

<operation id="673" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:332 %select_ln15_22 = select i1 %icmp_ln15_28, i18 %trunc_ln15_38, i18 %select_ln15_205

]]></Node>
<StgValue><ssdm name="select_ln15_22"/></StgValue>
</operation>

<operation id="674" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:337 %xor_ln15_10 = xor i1 %icmp_ln15_25, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_10"/></StgValue>
</operation>

<operation id="675" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:338 %and_ln15_10 = and i1 %icmp_ln15_27, i1 %xor_ln15_10

]]></Node>
<StgValue><ssdm name="and_ln15_10"/></StgValue>
</operation>

<operation id="676" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:339 %or_ln15_5 = or i1 %icmp_ln15_25, i1 %icmp_ln15_27

]]></Node>
<StgValue><ssdm name="or_ln15_5"/></StgValue>
</operation>

<operation id="677" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:340 %xor_ln15_11 = xor i1 %or_ln15_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_11"/></StgValue>
</operation>

<operation id="678" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:341 %and_ln15_11 = and i1 %icmp_ln15_26, i1 %xor_ln15_11

]]></Node>
<StgValue><ssdm name="and_ln15_11"/></StgValue>
</operation>

<operation id="679" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:342 %sel_tmp4 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_25, i1 %and_ln15_10, i1 %and_ln15_11

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="680" st_id="33" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:343 %x_int_6_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_37, i3 1, i18 %select_ln15_22, i3 0, i18 %select_ln15_23, i18 0, i3 %sel_tmp4

]]></Node>
<StgValue><ssdm name="x_int_6_write_assign"/></StgValue>
</operation>

<operation id="681" st_id="33" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:366 %ashr_ln15_6 = ashr i54 %select_ln15_24, i54 %zext_ln15_20

]]></Node>
<StgValue><ssdm name="ashr_ln15_6"/></StgValue>
</operation>

<operation id="682" st_id="33" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:403 %ashr_ln15_7 = ashr i54 %select_ln15_28, i54 %zext_ln15_23

]]></Node>
<StgValue><ssdm name="ashr_ln15_7"/></StgValue>
</operation>

<operation id="683" st_id="33" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:440 %ashr_ln15_8 = ashr i54 %select_ln15_32, i54 %zext_ln15_26

]]></Node>
<StgValue><ssdm name="ashr_ln15_8"/></StgValue>
</operation>

<operation id="684" st_id="33" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:477 %ashr_ln15_9 = ashr i54 %select_ln15_36, i54 %zext_ln15_29

]]></Node>
<StgValue><ssdm name="ashr_ln15_9"/></StgValue>
</operation>

<operation id="685" st_id="33" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:514 %ashr_ln15_10 = ashr i54 %select_ln15_40, i54 %zext_ln15_32

]]></Node>
<StgValue><ssdm name="ashr_ln15_10"/></StgValue>
</operation>

<operation id="686" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:521 %select_ln15_43 = select i1 %icmp_ln15_54, i18 %shl_ln15_10, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_43"/></StgValue>
</operation>

<operation id="687" st_id="33" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:551 %ashr_ln15_11 = ashr i54 %select_ln15_44, i54 %zext_ln15_35

]]></Node>
<StgValue><ssdm name="ashr_ln15_11"/></StgValue>
</operation>

<operation id="688" st_id="33" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:557 %shl_ln15_11 = shl i18 %trunc_ln15_73, i18 %select_ln15_45cast

]]></Node>
<StgValue><ssdm name="shl_ln15_11"/></StgValue>
</operation>

<operation id="689" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:586 %icmp_ln15_63 = icmp_ult  i11 %select_ln15_49, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_63"/></StgValue>
</operation>

<operation id="690" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:587 %zext_ln15_38 = zext i11 %select_ln15_49

]]></Node>
<StgValue><ssdm name="zext_ln15_38"/></StgValue>
</operation>

<operation id="691" st_id="33" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:588 %ashr_ln15_12 = ashr i54 %select_ln15_48, i54 %zext_ln15_38

]]></Node>
<StgValue><ssdm name="ashr_ln15_12"/></StgValue>
</operation>

<operation id="692" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:592 %icmp_ln15_64 = icmp_ult  i11 %select_ln15_49, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_64"/></StgValue>
</operation>

<operation id="693" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:593 %select_ln15_49cast = zext i11 %select_ln15_49

]]></Node>
<StgValue><ssdm name="select_ln15_49cast"/></StgValue>
</operation>

<operation id="694" st_id="33" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:594 %shl_ln15_12 = shl i18 %trunc_ln15_79, i18 %select_ln15_49cast

]]></Node>
<StgValue><ssdm name="shl_ln15_12"/></StgValue>
</operation>

<operation id="695" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:613 %select_ln15_52 = select i1 %tmp_76, i54 %sub_ln15_39, i54 %zext_ln15_79

]]></Node>
<StgValue><ssdm name="select_ln15_52"/></StgValue>
</operation>

<operation id="696" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:618 %add_ln15_14 = add i11 %trunc_ln15_84, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_14"/></StgValue>
</operation>

<operation id="697" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:619 %sub_ln15_41 = sub i11 10, i11 %trunc_ln15_84

]]></Node>
<StgValue><ssdm name="sub_ln15_41"/></StgValue>
</operation>

<operation id="698" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:620 %select_ln15_53 = select i1 %icmp_ln15_66, i11 %add_ln15_14, i11 %sub_ln15_41

]]></Node>
<StgValue><ssdm name="select_ln15_53"/></StgValue>
</operation>

<operation id="699" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:622 %trunc_ln15_85 = trunc i54 %select_ln15_52

]]></Node>
<StgValue><ssdm name="trunc_ln15_85"/></StgValue>
</operation>

<operation id="700" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:645 %zext_ln15_42 = zext i11 %tmp_33

]]></Node>
<StgValue><ssdm name="zext_ln15_42"/></StgValue>
</operation>

<operation id="701" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:647 %zext_ln15_85_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_89

]]></Node>
<StgValue><ssdm name="zext_ln15_85_cast"/></StgValue>
</operation>

<operation id="702" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:648 %zext_ln15_85 = zext i53 %zext_ln15_85_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_85"/></StgValue>
</operation>

<operation id="703" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:649 %sub_ln15_42 = sub i54 0, i54 %zext_ln15_85

]]></Node>
<StgValue><ssdm name="sub_ln15_42"/></StgValue>
</operation>

<operation id="704" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:651 %icmp_ln15_70 = icmp_eq  i63 %trunc_ln15_88, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_70"/></StgValue>
</operation>

<operation id="705" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:652 %sub_ln15_43 = sub i12 1075, i12 %zext_ln15_42

]]></Node>
<StgValue><ssdm name="sub_ln15_43"/></StgValue>
</operation>

<operation id="706" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:653 %trunc_ln15_90 = trunc i12 %sub_ln15_43

]]></Node>
<StgValue><ssdm name="trunc_ln15_90"/></StgValue>
</operation>

<operation id="707" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:654 %icmp_ln15_71 = icmp_sgt  i12 %sub_ln15_43, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_71"/></StgValue>
</operation>

<operation id="708" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:658 %icmp_ln15_72 = icmp_eq  i12 %sub_ln15_43, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_72"/></StgValue>
</operation>

<operation id="709" st_id="33" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:677 %pf_15 = fpext i32 %bitcast_ln15_15

]]></Node>
<StgValue><ssdm name="pf_15"/></StgValue>
</operation>

<operation id="710" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:678 %bitcast_ln716_15 = bitcast i64 %pf_15

]]></Node>
<StgValue><ssdm name="bitcast_ln716_15"/></StgValue>
</operation>

<operation id="711" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:679 %trunc_ln15_94 = trunc i64 %bitcast_ln716_15

]]></Node>
<StgValue><ssdm name="trunc_ln15_94"/></StgValue>
</operation>

<operation id="712" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:680 %tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_15, i32 63

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="713" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:681 %tmp_34 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_15, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="714" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:683 %trunc_ln15_95 = trunc i64 %bitcast_ln716_15

]]></Node>
<StgValue><ssdm name="trunc_ln15_95"/></StgValue>
</operation>

<operation id="715" st_id="33" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:714 %pf_16 = fpext i32 %bitcast_ln15_16

]]></Node>
<StgValue><ssdm name="pf_16"/></StgValue>
</operation>

<operation id="716" st_id="33" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:751 %pf_17 = fpext i32 %bitcast_ln15_17

]]></Node>
<StgValue><ssdm name="pf_17"/></StgValue>
</operation>

<operation id="717" st_id="33" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:788 %pf_18 = fpext i32 %bitcast_ln15_18

]]></Node>
<StgValue><ssdm name="pf_18"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="718" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:59 %gmem0_addr_read_21 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_21"/></StgValue>
</operation>

<operation id="719" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:367 %trunc_ln15_44 = trunc i54 %ashr_ln15_6

]]></Node>
<StgValue><ssdm name="trunc_ln15_44"/></StgValue>
</operation>

<operation id="720" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:368 %select_ln15_206 = select i1 %tmp_69, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_206"/></StgValue>
</operation>

<operation id="721" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:369 %select_ln15_26 = select i1 %icmp_ln15_33, i18 %trunc_ln15_44, i18 %select_ln15_206

]]></Node>
<StgValue><ssdm name="select_ln15_26"/></StgValue>
</operation>

<operation id="722" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:374 %xor_ln15_12 = xor i1 %icmp_ln15_30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_12"/></StgValue>
</operation>

<operation id="723" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:375 %and_ln15_12 = and i1 %icmp_ln15_32, i1 %xor_ln15_12

]]></Node>
<StgValue><ssdm name="and_ln15_12"/></StgValue>
</operation>

<operation id="724" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:376 %or_ln15_6 = or i1 %icmp_ln15_30, i1 %icmp_ln15_32

]]></Node>
<StgValue><ssdm name="or_ln15_6"/></StgValue>
</operation>

<operation id="725" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:377 %xor_ln15_13 = xor i1 %or_ln15_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_13"/></StgValue>
</operation>

<operation id="726" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:378 %and_ln15_13 = and i1 %icmp_ln15_31, i1 %xor_ln15_13

]]></Node>
<StgValue><ssdm name="and_ln15_13"/></StgValue>
</operation>

<operation id="727" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:379 %sel_tmp5 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_30, i1 %and_ln15_12, i1 %and_ln15_13

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="728" st_id="34" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:380 %x_int_7_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_43, i3 1, i18 %select_ln15_26, i3 0, i18 %select_ln15_27, i18 0, i3 %sel_tmp5

]]></Node>
<StgValue><ssdm name="x_int_7_write_assign"/></StgValue>
</operation>

<operation id="729" st_id="34" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:403 %ashr_ln15_7 = ashr i54 %select_ln15_28, i54 %zext_ln15_23

]]></Node>
<StgValue><ssdm name="ashr_ln15_7"/></StgValue>
</operation>

<operation id="730" st_id="34" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:440 %ashr_ln15_8 = ashr i54 %select_ln15_32, i54 %zext_ln15_26

]]></Node>
<StgValue><ssdm name="ashr_ln15_8"/></StgValue>
</operation>

<operation id="731" st_id="34" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:477 %ashr_ln15_9 = ashr i54 %select_ln15_36, i54 %zext_ln15_29

]]></Node>
<StgValue><ssdm name="ashr_ln15_9"/></StgValue>
</operation>

<operation id="732" st_id="34" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:514 %ashr_ln15_10 = ashr i54 %select_ln15_40, i54 %zext_ln15_32

]]></Node>
<StgValue><ssdm name="ashr_ln15_10"/></StgValue>
</operation>

<operation id="733" st_id="34" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:551 %ashr_ln15_11 = ashr i54 %select_ln15_44, i54 %zext_ln15_35

]]></Node>
<StgValue><ssdm name="ashr_ln15_11"/></StgValue>
</operation>

<operation id="734" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:558 %select_ln15_47 = select i1 %icmp_ln15_59, i18 %shl_ln15_11, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_47"/></StgValue>
</operation>

<operation id="735" st_id="34" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:588 %ashr_ln15_12 = ashr i54 %select_ln15_48, i54 %zext_ln15_38

]]></Node>
<StgValue><ssdm name="ashr_ln15_12"/></StgValue>
</operation>

<operation id="736" st_id="34" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:594 %shl_ln15_12 = shl i18 %trunc_ln15_79, i18 %select_ln15_49cast

]]></Node>
<StgValue><ssdm name="shl_ln15_12"/></StgValue>
</operation>

<operation id="737" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:623 %icmp_ln15_68 = icmp_ult  i11 %select_ln15_53, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_68"/></StgValue>
</operation>

<operation id="738" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:624 %zext_ln15_41 = zext i11 %select_ln15_53

]]></Node>
<StgValue><ssdm name="zext_ln15_41"/></StgValue>
</operation>

<operation id="739" st_id="34" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:625 %ashr_ln15_13 = ashr i54 %select_ln15_52, i54 %zext_ln15_41

]]></Node>
<StgValue><ssdm name="ashr_ln15_13"/></StgValue>
</operation>

<operation id="740" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:629 %icmp_ln15_69 = icmp_ult  i11 %select_ln15_53, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_69"/></StgValue>
</operation>

<operation id="741" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:630 %select_ln15_53cast = zext i11 %select_ln15_53

]]></Node>
<StgValue><ssdm name="select_ln15_53cast"/></StgValue>
</operation>

<operation id="742" st_id="34" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:631 %shl_ln15_13 = shl i18 %trunc_ln15_85, i18 %select_ln15_53cast

]]></Node>
<StgValue><ssdm name="shl_ln15_13"/></StgValue>
</operation>

<operation id="743" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:650 %select_ln15_56 = select i1 %tmp_77, i54 %sub_ln15_42, i54 %zext_ln15_85

]]></Node>
<StgValue><ssdm name="select_ln15_56"/></StgValue>
</operation>

<operation id="744" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:655 %add_ln15_15 = add i11 %trunc_ln15_90, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_15"/></StgValue>
</operation>

<operation id="745" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:656 %sub_ln15_44 = sub i11 10, i11 %trunc_ln15_90

]]></Node>
<StgValue><ssdm name="sub_ln15_44"/></StgValue>
</operation>

<operation id="746" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:657 %select_ln15_57 = select i1 %icmp_ln15_71, i11 %add_ln15_15, i11 %sub_ln15_44

]]></Node>
<StgValue><ssdm name="select_ln15_57"/></StgValue>
</operation>

<operation id="747" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:659 %trunc_ln15_91 = trunc i54 %select_ln15_56

]]></Node>
<StgValue><ssdm name="trunc_ln15_91"/></StgValue>
</operation>

<operation id="748" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:682 %zext_ln15_45 = zext i11 %tmp_34

]]></Node>
<StgValue><ssdm name="zext_ln15_45"/></StgValue>
</operation>

<operation id="749" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:684 %zext_ln15_91_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_95

]]></Node>
<StgValue><ssdm name="zext_ln15_91_cast"/></StgValue>
</operation>

<operation id="750" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:685 %zext_ln15_91 = zext i53 %zext_ln15_91_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_91"/></StgValue>
</operation>

<operation id="751" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:686 %sub_ln15_45 = sub i54 0, i54 %zext_ln15_91

]]></Node>
<StgValue><ssdm name="sub_ln15_45"/></StgValue>
</operation>

<operation id="752" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:688 %icmp_ln15_75 = icmp_eq  i63 %trunc_ln15_94, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_75"/></StgValue>
</operation>

<operation id="753" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:689 %sub_ln15_46 = sub i12 1075, i12 %zext_ln15_45

]]></Node>
<StgValue><ssdm name="sub_ln15_46"/></StgValue>
</operation>

<operation id="754" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:690 %trunc_ln15_96 = trunc i12 %sub_ln15_46

]]></Node>
<StgValue><ssdm name="trunc_ln15_96"/></StgValue>
</operation>

<operation id="755" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:691 %icmp_ln15_76 = icmp_sgt  i12 %sub_ln15_46, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_76"/></StgValue>
</operation>

<operation id="756" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:695 %icmp_ln15_77 = icmp_eq  i12 %sub_ln15_46, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_77"/></StgValue>
</operation>

<operation id="757" st_id="34" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:714 %pf_16 = fpext i32 %bitcast_ln15_16

]]></Node>
<StgValue><ssdm name="pf_16"/></StgValue>
</operation>

<operation id="758" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:715 %bitcast_ln716_16 = bitcast i64 %pf_16

]]></Node>
<StgValue><ssdm name="bitcast_ln716_16"/></StgValue>
</operation>

<operation id="759" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:716 %trunc_ln15_100 = trunc i64 %bitcast_ln716_16

]]></Node>
<StgValue><ssdm name="trunc_ln15_100"/></StgValue>
</operation>

<operation id="760" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:717 %tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_16, i32 63

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="761" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:718 %tmp_35 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_16, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="762" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:720 %trunc_ln15_101 = trunc i64 %bitcast_ln716_16

]]></Node>
<StgValue><ssdm name="trunc_ln15_101"/></StgValue>
</operation>

<operation id="763" st_id="34" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:751 %pf_17 = fpext i32 %bitcast_ln15_17

]]></Node>
<StgValue><ssdm name="pf_17"/></StgValue>
</operation>

<operation id="764" st_id="34" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:788 %pf_18 = fpext i32 %bitcast_ln15_18

]]></Node>
<StgValue><ssdm name="pf_18"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="765" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:60 %bitcast_ln15_19 = bitcast i32 %gmem0_addr_read_21

]]></Node>
<StgValue><ssdm name="bitcast_ln15_19"/></StgValue>
</operation>

<operation id="766" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:61 %gmem0_addr_read_22 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_22"/></StgValue>
</operation>

<operation id="767" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:404 %trunc_ln15_50 = trunc i54 %ashr_ln15_7

]]></Node>
<StgValue><ssdm name="trunc_ln15_50"/></StgValue>
</operation>

<operation id="768" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:405 %select_ln15_207 = select i1 %tmp_70, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_207"/></StgValue>
</operation>

<operation id="769" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:406 %select_ln15_30 = select i1 %icmp_ln15_38, i18 %trunc_ln15_50, i18 %select_ln15_207

]]></Node>
<StgValue><ssdm name="select_ln15_30"/></StgValue>
</operation>

<operation id="770" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:411 %xor_ln15_14 = xor i1 %icmp_ln15_35, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_14"/></StgValue>
</operation>

<operation id="771" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:412 %and_ln15_14 = and i1 %icmp_ln15_37, i1 %xor_ln15_14

]]></Node>
<StgValue><ssdm name="and_ln15_14"/></StgValue>
</operation>

<operation id="772" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:413 %or_ln15_7 = or i1 %icmp_ln15_35, i1 %icmp_ln15_37

]]></Node>
<StgValue><ssdm name="or_ln15_7"/></StgValue>
</operation>

<operation id="773" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:414 %xor_ln15_15 = xor i1 %or_ln15_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_15"/></StgValue>
</operation>

<operation id="774" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:415 %and_ln15_15 = and i1 %icmp_ln15_36, i1 %xor_ln15_15

]]></Node>
<StgValue><ssdm name="and_ln15_15"/></StgValue>
</operation>

<operation id="775" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:416 %sel_tmp7 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_35, i1 %and_ln15_14, i1 %and_ln15_15

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="776" st_id="35" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:417 %x_int_8_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_49, i3 1, i18 %select_ln15_30, i3 0, i18 %select_ln15_31, i18 0, i3 %sel_tmp7

]]></Node>
<StgValue><ssdm name="x_int_8_write_assign"/></StgValue>
</operation>

<operation id="777" st_id="35" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:440 %ashr_ln15_8 = ashr i54 %select_ln15_32, i54 %zext_ln15_26

]]></Node>
<StgValue><ssdm name="ashr_ln15_8"/></StgValue>
</operation>

<operation id="778" st_id="35" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:477 %ashr_ln15_9 = ashr i54 %select_ln15_36, i54 %zext_ln15_29

]]></Node>
<StgValue><ssdm name="ashr_ln15_9"/></StgValue>
</operation>

<operation id="779" st_id="35" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:514 %ashr_ln15_10 = ashr i54 %select_ln15_40, i54 %zext_ln15_32

]]></Node>
<StgValue><ssdm name="ashr_ln15_10"/></StgValue>
</operation>

<operation id="780" st_id="35" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:551 %ashr_ln15_11 = ashr i54 %select_ln15_44, i54 %zext_ln15_35

]]></Node>
<StgValue><ssdm name="ashr_ln15_11"/></StgValue>
</operation>

<operation id="781" st_id="35" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:588 %ashr_ln15_12 = ashr i54 %select_ln15_48, i54 %zext_ln15_38

]]></Node>
<StgValue><ssdm name="ashr_ln15_12"/></StgValue>
</operation>

<operation id="782" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:595 %select_ln15_51 = select i1 %icmp_ln15_64, i18 %shl_ln15_12, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_51"/></StgValue>
</operation>

<operation id="783" st_id="35" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:625 %ashr_ln15_13 = ashr i54 %select_ln15_52, i54 %zext_ln15_41

]]></Node>
<StgValue><ssdm name="ashr_ln15_13"/></StgValue>
</operation>

<operation id="784" st_id="35" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:631 %shl_ln15_13 = shl i18 %trunc_ln15_85, i18 %select_ln15_53cast

]]></Node>
<StgValue><ssdm name="shl_ln15_13"/></StgValue>
</operation>

<operation id="785" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:660 %icmp_ln15_73 = icmp_ult  i11 %select_ln15_57, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_73"/></StgValue>
</operation>

<operation id="786" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:661 %zext_ln15_44 = zext i11 %select_ln15_57

]]></Node>
<StgValue><ssdm name="zext_ln15_44"/></StgValue>
</operation>

<operation id="787" st_id="35" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:662 %ashr_ln15_14 = ashr i54 %select_ln15_56, i54 %zext_ln15_44

]]></Node>
<StgValue><ssdm name="ashr_ln15_14"/></StgValue>
</operation>

<operation id="788" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:666 %icmp_ln15_74 = icmp_ult  i11 %select_ln15_57, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_74"/></StgValue>
</operation>

<operation id="789" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:667 %select_ln15_57cast = zext i11 %select_ln15_57

]]></Node>
<StgValue><ssdm name="select_ln15_57cast"/></StgValue>
</operation>

<operation id="790" st_id="35" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:668 %shl_ln15_14 = shl i18 %trunc_ln15_91, i18 %select_ln15_57cast

]]></Node>
<StgValue><ssdm name="shl_ln15_14"/></StgValue>
</operation>

<operation id="791" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:687 %select_ln15_60 = select i1 %tmp_78, i54 %sub_ln15_45, i54 %zext_ln15_91

]]></Node>
<StgValue><ssdm name="select_ln15_60"/></StgValue>
</operation>

<operation id="792" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:692 %add_ln15_16 = add i11 %trunc_ln15_96, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_16"/></StgValue>
</operation>

<operation id="793" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:693 %sub_ln15_47 = sub i11 10, i11 %trunc_ln15_96

]]></Node>
<StgValue><ssdm name="sub_ln15_47"/></StgValue>
</operation>

<operation id="794" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:694 %select_ln15_61 = select i1 %icmp_ln15_76, i11 %add_ln15_16, i11 %sub_ln15_47

]]></Node>
<StgValue><ssdm name="select_ln15_61"/></StgValue>
</operation>

<operation id="795" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:696 %trunc_ln15_97 = trunc i54 %select_ln15_60

]]></Node>
<StgValue><ssdm name="trunc_ln15_97"/></StgValue>
</operation>

<operation id="796" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:719 %zext_ln15_48 = zext i11 %tmp_35

]]></Node>
<StgValue><ssdm name="zext_ln15_48"/></StgValue>
</operation>

<operation id="797" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:721 %zext_ln15_97_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_101

]]></Node>
<StgValue><ssdm name="zext_ln15_97_cast"/></StgValue>
</operation>

<operation id="798" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:722 %zext_ln15_97 = zext i53 %zext_ln15_97_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_97"/></StgValue>
</operation>

<operation id="799" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:723 %sub_ln15_48 = sub i54 0, i54 %zext_ln15_97

]]></Node>
<StgValue><ssdm name="sub_ln15_48"/></StgValue>
</operation>

<operation id="800" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:725 %icmp_ln15_80 = icmp_eq  i63 %trunc_ln15_100, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_80"/></StgValue>
</operation>

<operation id="801" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:726 %sub_ln15_49 = sub i12 1075, i12 %zext_ln15_48

]]></Node>
<StgValue><ssdm name="sub_ln15_49"/></StgValue>
</operation>

<operation id="802" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:727 %trunc_ln15_102 = trunc i12 %sub_ln15_49

]]></Node>
<StgValue><ssdm name="trunc_ln15_102"/></StgValue>
</operation>

<operation id="803" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:728 %icmp_ln15_81 = icmp_sgt  i12 %sub_ln15_49, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_81"/></StgValue>
</operation>

<operation id="804" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:732 %icmp_ln15_82 = icmp_eq  i12 %sub_ln15_49, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_82"/></StgValue>
</operation>

<operation id="805" st_id="35" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:751 %pf_17 = fpext i32 %bitcast_ln15_17

]]></Node>
<StgValue><ssdm name="pf_17"/></StgValue>
</operation>

<operation id="806" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:752 %bitcast_ln716_17 = bitcast i64 %pf_17

]]></Node>
<StgValue><ssdm name="bitcast_ln716_17"/></StgValue>
</operation>

<operation id="807" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:753 %trunc_ln15_106 = trunc i64 %bitcast_ln716_17

]]></Node>
<StgValue><ssdm name="trunc_ln15_106"/></StgValue>
</operation>

<operation id="808" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:754 %tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_17, i32 63

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="809" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:755 %tmp_36 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_17, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="810" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:757 %trunc_ln15_107 = trunc i64 %bitcast_ln716_17

]]></Node>
<StgValue><ssdm name="trunc_ln15_107"/></StgValue>
</operation>

<operation id="811" st_id="35" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:788 %pf_18 = fpext i32 %bitcast_ln15_18

]]></Node>
<StgValue><ssdm name="pf_18"/></StgValue>
</operation>

<operation id="812" st_id="35" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:825 %pf_19 = fpext i32 %bitcast_ln15_19

]]></Node>
<StgValue><ssdm name="pf_19"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="813" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:62 %bitcast_ln15_20 = bitcast i32 %gmem0_addr_read_22

]]></Node>
<StgValue><ssdm name="bitcast_ln15_20"/></StgValue>
</operation>

<operation id="814" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:63 %gmem0_addr_read_23 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_23"/></StgValue>
</operation>

<operation id="815" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:441 %trunc_ln15_56 = trunc i54 %ashr_ln15_8

]]></Node>
<StgValue><ssdm name="trunc_ln15_56"/></StgValue>
</operation>

<operation id="816" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:442 %select_ln15_208 = select i1 %tmp_71, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_208"/></StgValue>
</operation>

<operation id="817" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:443 %select_ln15_34 = select i1 %icmp_ln15_43, i18 %trunc_ln15_56, i18 %select_ln15_208

]]></Node>
<StgValue><ssdm name="select_ln15_34"/></StgValue>
</operation>

<operation id="818" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:448 %xor_ln15_16 = xor i1 %icmp_ln15_40, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_16"/></StgValue>
</operation>

<operation id="819" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:449 %and_ln15_16 = and i1 %icmp_ln15_42, i1 %xor_ln15_16

]]></Node>
<StgValue><ssdm name="and_ln15_16"/></StgValue>
</operation>

<operation id="820" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:450 %or_ln15_8 = or i1 %icmp_ln15_40, i1 %icmp_ln15_42

]]></Node>
<StgValue><ssdm name="or_ln15_8"/></StgValue>
</operation>

<operation id="821" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:451 %xor_ln15_17 = xor i1 %or_ln15_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_17"/></StgValue>
</operation>

<operation id="822" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:452 %and_ln15_17 = and i1 %icmp_ln15_41, i1 %xor_ln15_17

]]></Node>
<StgValue><ssdm name="and_ln15_17"/></StgValue>
</operation>

<operation id="823" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:453 %sel_tmp8 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_40, i1 %and_ln15_16, i1 %and_ln15_17

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="824" st_id="36" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:454 %x_int_9_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_55, i3 1, i18 %select_ln15_34, i3 0, i18 %select_ln15_35, i18 0, i3 %sel_tmp8

]]></Node>
<StgValue><ssdm name="x_int_9_write_assign"/></StgValue>
</operation>

<operation id="825" st_id="36" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:477 %ashr_ln15_9 = ashr i54 %select_ln15_36, i54 %zext_ln15_29

]]></Node>
<StgValue><ssdm name="ashr_ln15_9"/></StgValue>
</operation>

<operation id="826" st_id="36" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:514 %ashr_ln15_10 = ashr i54 %select_ln15_40, i54 %zext_ln15_32

]]></Node>
<StgValue><ssdm name="ashr_ln15_10"/></StgValue>
</operation>

<operation id="827" st_id="36" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:551 %ashr_ln15_11 = ashr i54 %select_ln15_44, i54 %zext_ln15_35

]]></Node>
<StgValue><ssdm name="ashr_ln15_11"/></StgValue>
</operation>

<operation id="828" st_id="36" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:588 %ashr_ln15_12 = ashr i54 %select_ln15_48, i54 %zext_ln15_38

]]></Node>
<StgValue><ssdm name="ashr_ln15_12"/></StgValue>
</operation>

<operation id="829" st_id="36" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:625 %ashr_ln15_13 = ashr i54 %select_ln15_52, i54 %zext_ln15_41

]]></Node>
<StgValue><ssdm name="ashr_ln15_13"/></StgValue>
</operation>

<operation id="830" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:632 %select_ln15_55 = select i1 %icmp_ln15_69, i18 %shl_ln15_13, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_55"/></StgValue>
</operation>

<operation id="831" st_id="36" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:662 %ashr_ln15_14 = ashr i54 %select_ln15_56, i54 %zext_ln15_44

]]></Node>
<StgValue><ssdm name="ashr_ln15_14"/></StgValue>
</operation>

<operation id="832" st_id="36" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:668 %shl_ln15_14 = shl i18 %trunc_ln15_91, i18 %select_ln15_57cast

]]></Node>
<StgValue><ssdm name="shl_ln15_14"/></StgValue>
</operation>

<operation id="833" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:697 %icmp_ln15_78 = icmp_ult  i11 %select_ln15_61, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_78"/></StgValue>
</operation>

<operation id="834" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:698 %zext_ln15_47 = zext i11 %select_ln15_61

]]></Node>
<StgValue><ssdm name="zext_ln15_47"/></StgValue>
</operation>

<operation id="835" st_id="36" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:699 %ashr_ln15_15 = ashr i54 %select_ln15_60, i54 %zext_ln15_47

]]></Node>
<StgValue><ssdm name="ashr_ln15_15"/></StgValue>
</operation>

<operation id="836" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:703 %icmp_ln15_79 = icmp_ult  i11 %select_ln15_61, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_79"/></StgValue>
</operation>

<operation id="837" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:704 %select_ln15_61cast = zext i11 %select_ln15_61

]]></Node>
<StgValue><ssdm name="select_ln15_61cast"/></StgValue>
</operation>

<operation id="838" st_id="36" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:705 %shl_ln15_15 = shl i18 %trunc_ln15_97, i18 %select_ln15_61cast

]]></Node>
<StgValue><ssdm name="shl_ln15_15"/></StgValue>
</operation>

<operation id="839" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:724 %select_ln15_64 = select i1 %tmp_79, i54 %sub_ln15_48, i54 %zext_ln15_97

]]></Node>
<StgValue><ssdm name="select_ln15_64"/></StgValue>
</operation>

<operation id="840" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:729 %add_ln15_17 = add i11 %trunc_ln15_102, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_17"/></StgValue>
</operation>

<operation id="841" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:730 %sub_ln15_50 = sub i11 10, i11 %trunc_ln15_102

]]></Node>
<StgValue><ssdm name="sub_ln15_50"/></StgValue>
</operation>

<operation id="842" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:731 %select_ln15_65 = select i1 %icmp_ln15_81, i11 %add_ln15_17, i11 %sub_ln15_50

]]></Node>
<StgValue><ssdm name="select_ln15_65"/></StgValue>
</operation>

<operation id="843" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:733 %trunc_ln15_103 = trunc i54 %select_ln15_64

]]></Node>
<StgValue><ssdm name="trunc_ln15_103"/></StgValue>
</operation>

<operation id="844" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:756 %zext_ln15_51 = zext i11 %tmp_36

]]></Node>
<StgValue><ssdm name="zext_ln15_51"/></StgValue>
</operation>

<operation id="845" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:758 %zext_ln15_103_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_107

]]></Node>
<StgValue><ssdm name="zext_ln15_103_cast"/></StgValue>
</operation>

<operation id="846" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:759 %zext_ln15_103 = zext i53 %zext_ln15_103_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_103"/></StgValue>
</operation>

<operation id="847" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:760 %sub_ln15_51 = sub i54 0, i54 %zext_ln15_103

]]></Node>
<StgValue><ssdm name="sub_ln15_51"/></StgValue>
</operation>

<operation id="848" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:762 %icmp_ln15_85 = icmp_eq  i63 %trunc_ln15_106, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_85"/></StgValue>
</operation>

<operation id="849" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:763 %sub_ln15_52 = sub i12 1075, i12 %zext_ln15_51

]]></Node>
<StgValue><ssdm name="sub_ln15_52"/></StgValue>
</operation>

<operation id="850" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:764 %trunc_ln15_108 = trunc i12 %sub_ln15_52

]]></Node>
<StgValue><ssdm name="trunc_ln15_108"/></StgValue>
</operation>

<operation id="851" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:765 %icmp_ln15_86 = icmp_sgt  i12 %sub_ln15_52, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_86"/></StgValue>
</operation>

<operation id="852" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:769 %icmp_ln15_87 = icmp_eq  i12 %sub_ln15_52, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_87"/></StgValue>
</operation>

<operation id="853" st_id="36" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:788 %pf_18 = fpext i32 %bitcast_ln15_18

]]></Node>
<StgValue><ssdm name="pf_18"/></StgValue>
</operation>

<operation id="854" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:789 %bitcast_ln716_18 = bitcast i64 %pf_18

]]></Node>
<StgValue><ssdm name="bitcast_ln716_18"/></StgValue>
</operation>

<operation id="855" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:790 %trunc_ln15_112 = trunc i64 %bitcast_ln716_18

]]></Node>
<StgValue><ssdm name="trunc_ln15_112"/></StgValue>
</operation>

<operation id="856" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:791 %tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_18, i32 63

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="857" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:792 %tmp_37 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_18, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="858" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:794 %trunc_ln15_113 = trunc i64 %bitcast_ln716_18

]]></Node>
<StgValue><ssdm name="trunc_ln15_113"/></StgValue>
</operation>

<operation id="859" st_id="36" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:825 %pf_19 = fpext i32 %bitcast_ln15_19

]]></Node>
<StgValue><ssdm name="pf_19"/></StgValue>
</operation>

<operation id="860" st_id="36" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:862 %pf_20 = fpext i32 %bitcast_ln15_20

]]></Node>
<StgValue><ssdm name="pf_20"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="861" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:64 %bitcast_ln15_21 = bitcast i32 %gmem0_addr_read_23

]]></Node>
<StgValue><ssdm name="bitcast_ln15_21"/></StgValue>
</operation>

<operation id="862" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:65 %gmem0_addr_read_24 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_24"/></StgValue>
</operation>

<operation id="863" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:478 %trunc_ln15_62 = trunc i54 %ashr_ln15_9

]]></Node>
<StgValue><ssdm name="trunc_ln15_62"/></StgValue>
</operation>

<operation id="864" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:479 %select_ln15_209 = select i1 %tmp_72, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_209"/></StgValue>
</operation>

<operation id="865" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:480 %select_ln15_38 = select i1 %icmp_ln15_48, i18 %trunc_ln15_62, i18 %select_ln15_209

]]></Node>
<StgValue><ssdm name="select_ln15_38"/></StgValue>
</operation>

<operation id="866" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:485 %xor_ln15_18 = xor i1 %icmp_ln15_45, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_18"/></StgValue>
</operation>

<operation id="867" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:486 %and_ln15_18 = and i1 %icmp_ln15_47, i1 %xor_ln15_18

]]></Node>
<StgValue><ssdm name="and_ln15_18"/></StgValue>
</operation>

<operation id="868" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:487 %or_ln15_9 = or i1 %icmp_ln15_45, i1 %icmp_ln15_47

]]></Node>
<StgValue><ssdm name="or_ln15_9"/></StgValue>
</operation>

<operation id="869" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:488 %xor_ln15_19 = xor i1 %or_ln15_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_19"/></StgValue>
</operation>

<operation id="870" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:489 %and_ln15_19 = and i1 %icmp_ln15_46, i1 %xor_ln15_19

]]></Node>
<StgValue><ssdm name="and_ln15_19"/></StgValue>
</operation>

<operation id="871" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:490 %sel_tmp9 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_45, i1 %and_ln15_18, i1 %and_ln15_19

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="872" st_id="37" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:491 %x_int_10_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_61, i3 1, i18 %select_ln15_38, i3 0, i18 %select_ln15_39, i18 0, i3 %sel_tmp9

]]></Node>
<StgValue><ssdm name="x_int_10_write_assign"/></StgValue>
</operation>

<operation id="873" st_id="37" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:514 %ashr_ln15_10 = ashr i54 %select_ln15_40, i54 %zext_ln15_32

]]></Node>
<StgValue><ssdm name="ashr_ln15_10"/></StgValue>
</operation>

<operation id="874" st_id="37" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:551 %ashr_ln15_11 = ashr i54 %select_ln15_44, i54 %zext_ln15_35

]]></Node>
<StgValue><ssdm name="ashr_ln15_11"/></StgValue>
</operation>

<operation id="875" st_id="37" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:588 %ashr_ln15_12 = ashr i54 %select_ln15_48, i54 %zext_ln15_38

]]></Node>
<StgValue><ssdm name="ashr_ln15_12"/></StgValue>
</operation>

<operation id="876" st_id="37" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:625 %ashr_ln15_13 = ashr i54 %select_ln15_52, i54 %zext_ln15_41

]]></Node>
<StgValue><ssdm name="ashr_ln15_13"/></StgValue>
</operation>

<operation id="877" st_id="37" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:662 %ashr_ln15_14 = ashr i54 %select_ln15_56, i54 %zext_ln15_44

]]></Node>
<StgValue><ssdm name="ashr_ln15_14"/></StgValue>
</operation>

<operation id="878" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:669 %select_ln15_59 = select i1 %icmp_ln15_74, i18 %shl_ln15_14, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_59"/></StgValue>
</operation>

<operation id="879" st_id="37" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:699 %ashr_ln15_15 = ashr i54 %select_ln15_60, i54 %zext_ln15_47

]]></Node>
<StgValue><ssdm name="ashr_ln15_15"/></StgValue>
</operation>

<operation id="880" st_id="37" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:705 %shl_ln15_15 = shl i18 %trunc_ln15_97, i18 %select_ln15_61cast

]]></Node>
<StgValue><ssdm name="shl_ln15_15"/></StgValue>
</operation>

<operation id="881" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:734 %icmp_ln15_83 = icmp_ult  i11 %select_ln15_65, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_83"/></StgValue>
</operation>

<operation id="882" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:735 %zext_ln15_50 = zext i11 %select_ln15_65

]]></Node>
<StgValue><ssdm name="zext_ln15_50"/></StgValue>
</operation>

<operation id="883" st_id="37" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:736 %ashr_ln15_16 = ashr i54 %select_ln15_64, i54 %zext_ln15_50

]]></Node>
<StgValue><ssdm name="ashr_ln15_16"/></StgValue>
</operation>

<operation id="884" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:740 %icmp_ln15_84 = icmp_ult  i11 %select_ln15_65, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_84"/></StgValue>
</operation>

<operation id="885" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:741 %select_ln15_65cast = zext i11 %select_ln15_65

]]></Node>
<StgValue><ssdm name="select_ln15_65cast"/></StgValue>
</operation>

<operation id="886" st_id="37" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:742 %shl_ln15_16 = shl i18 %trunc_ln15_103, i18 %select_ln15_65cast

]]></Node>
<StgValue><ssdm name="shl_ln15_16"/></StgValue>
</operation>

<operation id="887" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:761 %select_ln15_68 = select i1 %tmp_80, i54 %sub_ln15_51, i54 %zext_ln15_103

]]></Node>
<StgValue><ssdm name="select_ln15_68"/></StgValue>
</operation>

<operation id="888" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:766 %add_ln15_18 = add i11 %trunc_ln15_108, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_18"/></StgValue>
</operation>

<operation id="889" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:767 %sub_ln15_53 = sub i11 10, i11 %trunc_ln15_108

]]></Node>
<StgValue><ssdm name="sub_ln15_53"/></StgValue>
</operation>

<operation id="890" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:768 %select_ln15_69 = select i1 %icmp_ln15_86, i11 %add_ln15_18, i11 %sub_ln15_53

]]></Node>
<StgValue><ssdm name="select_ln15_69"/></StgValue>
</operation>

<operation id="891" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:770 %trunc_ln15_109 = trunc i54 %select_ln15_68

]]></Node>
<StgValue><ssdm name="trunc_ln15_109"/></StgValue>
</operation>

<operation id="892" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:793 %zext_ln15_54 = zext i11 %tmp_37

]]></Node>
<StgValue><ssdm name="zext_ln15_54"/></StgValue>
</operation>

<operation id="893" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:795 %zext_ln15_109_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_113

]]></Node>
<StgValue><ssdm name="zext_ln15_109_cast"/></StgValue>
</operation>

<operation id="894" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:796 %zext_ln15_109 = zext i53 %zext_ln15_109_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_109"/></StgValue>
</operation>

<operation id="895" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:797 %sub_ln15_54 = sub i54 0, i54 %zext_ln15_109

]]></Node>
<StgValue><ssdm name="sub_ln15_54"/></StgValue>
</operation>

<operation id="896" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:799 %icmp_ln15_90 = icmp_eq  i63 %trunc_ln15_112, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_90"/></StgValue>
</operation>

<operation id="897" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:800 %sub_ln15_55 = sub i12 1075, i12 %zext_ln15_54

]]></Node>
<StgValue><ssdm name="sub_ln15_55"/></StgValue>
</operation>

<operation id="898" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:801 %trunc_ln15_114 = trunc i12 %sub_ln15_55

]]></Node>
<StgValue><ssdm name="trunc_ln15_114"/></StgValue>
</operation>

<operation id="899" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:802 %icmp_ln15_91 = icmp_sgt  i12 %sub_ln15_55, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_91"/></StgValue>
</operation>

<operation id="900" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:806 %icmp_ln15_92 = icmp_eq  i12 %sub_ln15_55, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_92"/></StgValue>
</operation>

<operation id="901" st_id="37" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:825 %pf_19 = fpext i32 %bitcast_ln15_19

]]></Node>
<StgValue><ssdm name="pf_19"/></StgValue>
</operation>

<operation id="902" st_id="37" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:862 %pf_20 = fpext i32 %bitcast_ln15_20

]]></Node>
<StgValue><ssdm name="pf_20"/></StgValue>
</operation>

<operation id="903" st_id="37" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:899 %pf_21 = fpext i32 %bitcast_ln15_21

]]></Node>
<StgValue><ssdm name="pf_21"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="904" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:66 %bitcast_ln15_22 = bitcast i32 %gmem0_addr_read_24

]]></Node>
<StgValue><ssdm name="bitcast_ln15_22"/></StgValue>
</operation>

<operation id="905" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:67 %gmem0_addr_read_25 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_25"/></StgValue>
</operation>

<operation id="906" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:515 %trunc_ln15_68 = trunc i54 %ashr_ln15_10

]]></Node>
<StgValue><ssdm name="trunc_ln15_68"/></StgValue>
</operation>

<operation id="907" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:516 %select_ln15_210 = select i1 %tmp_73, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_210"/></StgValue>
</operation>

<operation id="908" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:517 %select_ln15_42 = select i1 %icmp_ln15_53, i18 %trunc_ln15_68, i18 %select_ln15_210

]]></Node>
<StgValue><ssdm name="select_ln15_42"/></StgValue>
</operation>

<operation id="909" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:522 %xor_ln15_20 = xor i1 %icmp_ln15_50, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_20"/></StgValue>
</operation>

<operation id="910" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:523 %and_ln15_20 = and i1 %icmp_ln15_52, i1 %xor_ln15_20

]]></Node>
<StgValue><ssdm name="and_ln15_20"/></StgValue>
</operation>

<operation id="911" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:524 %or_ln15_10 = or i1 %icmp_ln15_50, i1 %icmp_ln15_52

]]></Node>
<StgValue><ssdm name="or_ln15_10"/></StgValue>
</operation>

<operation id="912" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:525 %xor_ln15_21 = xor i1 %or_ln15_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_21"/></StgValue>
</operation>

<operation id="913" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:526 %and_ln15_21 = and i1 %icmp_ln15_51, i1 %xor_ln15_21

]]></Node>
<StgValue><ssdm name="and_ln15_21"/></StgValue>
</operation>

<operation id="914" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:527 %sel_tmp10 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_50, i1 %and_ln15_20, i1 %and_ln15_21

]]></Node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="915" st_id="38" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:528 %x_int_11_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_67, i3 1, i18 %select_ln15_42, i3 0, i18 %select_ln15_43, i18 0, i3 %sel_tmp10

]]></Node>
<StgValue><ssdm name="x_int_11_write_assign"/></StgValue>
</operation>

<operation id="916" st_id="38" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:551 %ashr_ln15_11 = ashr i54 %select_ln15_44, i54 %zext_ln15_35

]]></Node>
<StgValue><ssdm name="ashr_ln15_11"/></StgValue>
</operation>

<operation id="917" st_id="38" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:588 %ashr_ln15_12 = ashr i54 %select_ln15_48, i54 %zext_ln15_38

]]></Node>
<StgValue><ssdm name="ashr_ln15_12"/></StgValue>
</operation>

<operation id="918" st_id="38" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:625 %ashr_ln15_13 = ashr i54 %select_ln15_52, i54 %zext_ln15_41

]]></Node>
<StgValue><ssdm name="ashr_ln15_13"/></StgValue>
</operation>

<operation id="919" st_id="38" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:662 %ashr_ln15_14 = ashr i54 %select_ln15_56, i54 %zext_ln15_44

]]></Node>
<StgValue><ssdm name="ashr_ln15_14"/></StgValue>
</operation>

<operation id="920" st_id="38" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:699 %ashr_ln15_15 = ashr i54 %select_ln15_60, i54 %zext_ln15_47

]]></Node>
<StgValue><ssdm name="ashr_ln15_15"/></StgValue>
</operation>

<operation id="921" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:706 %select_ln15_63 = select i1 %icmp_ln15_79, i18 %shl_ln15_15, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_63"/></StgValue>
</operation>

<operation id="922" st_id="38" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:736 %ashr_ln15_16 = ashr i54 %select_ln15_64, i54 %zext_ln15_50

]]></Node>
<StgValue><ssdm name="ashr_ln15_16"/></StgValue>
</operation>

<operation id="923" st_id="38" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:742 %shl_ln15_16 = shl i18 %trunc_ln15_103, i18 %select_ln15_65cast

]]></Node>
<StgValue><ssdm name="shl_ln15_16"/></StgValue>
</operation>

<operation id="924" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:771 %icmp_ln15_88 = icmp_ult  i11 %select_ln15_69, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_88"/></StgValue>
</operation>

<operation id="925" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:772 %zext_ln15_53 = zext i11 %select_ln15_69

]]></Node>
<StgValue><ssdm name="zext_ln15_53"/></StgValue>
</operation>

<operation id="926" st_id="38" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:773 %ashr_ln15_17 = ashr i54 %select_ln15_68, i54 %zext_ln15_53

]]></Node>
<StgValue><ssdm name="ashr_ln15_17"/></StgValue>
</operation>

<operation id="927" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:777 %icmp_ln15_89 = icmp_ult  i11 %select_ln15_69, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_89"/></StgValue>
</operation>

<operation id="928" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:778 %select_ln15_69cast = zext i11 %select_ln15_69

]]></Node>
<StgValue><ssdm name="select_ln15_69cast"/></StgValue>
</operation>

<operation id="929" st_id="38" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:779 %shl_ln15_17 = shl i18 %trunc_ln15_109, i18 %select_ln15_69cast

]]></Node>
<StgValue><ssdm name="shl_ln15_17"/></StgValue>
</operation>

<operation id="930" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:798 %select_ln15_72 = select i1 %tmp_81, i54 %sub_ln15_54, i54 %zext_ln15_109

]]></Node>
<StgValue><ssdm name="select_ln15_72"/></StgValue>
</operation>

<operation id="931" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:803 %add_ln15_19 = add i11 %trunc_ln15_114, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_19"/></StgValue>
</operation>

<operation id="932" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:804 %sub_ln15_56 = sub i11 10, i11 %trunc_ln15_114

]]></Node>
<StgValue><ssdm name="sub_ln15_56"/></StgValue>
</operation>

<operation id="933" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:805 %select_ln15_73 = select i1 %icmp_ln15_91, i11 %add_ln15_19, i11 %sub_ln15_56

]]></Node>
<StgValue><ssdm name="select_ln15_73"/></StgValue>
</operation>

<operation id="934" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:807 %trunc_ln15_115 = trunc i54 %select_ln15_72

]]></Node>
<StgValue><ssdm name="trunc_ln15_115"/></StgValue>
</operation>

<operation id="935" st_id="38" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:825 %pf_19 = fpext i32 %bitcast_ln15_19

]]></Node>
<StgValue><ssdm name="pf_19"/></StgValue>
</operation>

<operation id="936" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:826 %bitcast_ln716_19 = bitcast i64 %pf_19

]]></Node>
<StgValue><ssdm name="bitcast_ln716_19"/></StgValue>
</operation>

<operation id="937" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:827 %trunc_ln15_118 = trunc i64 %bitcast_ln716_19

]]></Node>
<StgValue><ssdm name="trunc_ln15_118"/></StgValue>
</operation>

<operation id="938" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:828 %tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_19, i32 63

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="939" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:829 %tmp_38 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_19, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="940" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:831 %trunc_ln15_119 = trunc i64 %bitcast_ln716_19

]]></Node>
<StgValue><ssdm name="trunc_ln15_119"/></StgValue>
</operation>

<operation id="941" st_id="38" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:862 %pf_20 = fpext i32 %bitcast_ln15_20

]]></Node>
<StgValue><ssdm name="pf_20"/></StgValue>
</operation>

<operation id="942" st_id="38" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:899 %pf_21 = fpext i32 %bitcast_ln15_21

]]></Node>
<StgValue><ssdm name="pf_21"/></StgValue>
</operation>

<operation id="943" st_id="38" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:936 %pf_22 = fpext i32 %bitcast_ln15_22

]]></Node>
<StgValue><ssdm name="pf_22"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="944" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:68 %bitcast_ln15_23 = bitcast i32 %gmem0_addr_read_25

]]></Node>
<StgValue><ssdm name="bitcast_ln15_23"/></StgValue>
</operation>

<operation id="945" st_id="39" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:69 %gmem0_addr_read_26 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_26"/></StgValue>
</operation>

<operation id="946" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:552 %trunc_ln15_74 = trunc i54 %ashr_ln15_11

]]></Node>
<StgValue><ssdm name="trunc_ln15_74"/></StgValue>
</operation>

<operation id="947" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:553 %select_ln15_211 = select i1 %tmp_74, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_211"/></StgValue>
</operation>

<operation id="948" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:554 %select_ln15_46 = select i1 %icmp_ln15_58, i18 %trunc_ln15_74, i18 %select_ln15_211

]]></Node>
<StgValue><ssdm name="select_ln15_46"/></StgValue>
</operation>

<operation id="949" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:559 %xor_ln15_22 = xor i1 %icmp_ln15_55, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_22"/></StgValue>
</operation>

<operation id="950" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:560 %and_ln15_22 = and i1 %icmp_ln15_57, i1 %xor_ln15_22

]]></Node>
<StgValue><ssdm name="and_ln15_22"/></StgValue>
</operation>

<operation id="951" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:561 %or_ln15_11 = or i1 %icmp_ln15_55, i1 %icmp_ln15_57

]]></Node>
<StgValue><ssdm name="or_ln15_11"/></StgValue>
</operation>

<operation id="952" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:562 %xor_ln15_23 = xor i1 %or_ln15_11, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_23"/></StgValue>
</operation>

<operation id="953" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:563 %and_ln15_23 = and i1 %icmp_ln15_56, i1 %xor_ln15_23

]]></Node>
<StgValue><ssdm name="and_ln15_23"/></StgValue>
</operation>

<operation id="954" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:564 %sel_tmp11 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_55, i1 %and_ln15_22, i1 %and_ln15_23

]]></Node>
<StgValue><ssdm name="sel_tmp11"/></StgValue>
</operation>

<operation id="955" st_id="39" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:565 %x_int_12_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_73, i3 1, i18 %select_ln15_46, i3 0, i18 %select_ln15_47, i18 0, i3 %sel_tmp11

]]></Node>
<StgValue><ssdm name="x_int_12_write_assign"/></StgValue>
</operation>

<operation id="956" st_id="39" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:588 %ashr_ln15_12 = ashr i54 %select_ln15_48, i54 %zext_ln15_38

]]></Node>
<StgValue><ssdm name="ashr_ln15_12"/></StgValue>
</operation>

<operation id="957" st_id="39" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:625 %ashr_ln15_13 = ashr i54 %select_ln15_52, i54 %zext_ln15_41

]]></Node>
<StgValue><ssdm name="ashr_ln15_13"/></StgValue>
</operation>

<operation id="958" st_id="39" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:662 %ashr_ln15_14 = ashr i54 %select_ln15_56, i54 %zext_ln15_44

]]></Node>
<StgValue><ssdm name="ashr_ln15_14"/></StgValue>
</operation>

<operation id="959" st_id="39" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:699 %ashr_ln15_15 = ashr i54 %select_ln15_60, i54 %zext_ln15_47

]]></Node>
<StgValue><ssdm name="ashr_ln15_15"/></StgValue>
</operation>

<operation id="960" st_id="39" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:736 %ashr_ln15_16 = ashr i54 %select_ln15_64, i54 %zext_ln15_50

]]></Node>
<StgValue><ssdm name="ashr_ln15_16"/></StgValue>
</operation>

<operation id="961" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:743 %select_ln15_67 = select i1 %icmp_ln15_84, i18 %shl_ln15_16, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_67"/></StgValue>
</operation>

<operation id="962" st_id="39" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:773 %ashr_ln15_17 = ashr i54 %select_ln15_68, i54 %zext_ln15_53

]]></Node>
<StgValue><ssdm name="ashr_ln15_17"/></StgValue>
</operation>

<operation id="963" st_id="39" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:779 %shl_ln15_17 = shl i18 %trunc_ln15_109, i18 %select_ln15_69cast

]]></Node>
<StgValue><ssdm name="shl_ln15_17"/></StgValue>
</operation>

<operation id="964" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:808 %icmp_ln15_93 = icmp_ult  i11 %select_ln15_73, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_93"/></StgValue>
</operation>

<operation id="965" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:809 %zext_ln15_56 = zext i11 %select_ln15_73

]]></Node>
<StgValue><ssdm name="zext_ln15_56"/></StgValue>
</operation>

<operation id="966" st_id="39" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:810 %ashr_ln15_18 = ashr i54 %select_ln15_72, i54 %zext_ln15_56

]]></Node>
<StgValue><ssdm name="ashr_ln15_18"/></StgValue>
</operation>

<operation id="967" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:814 %icmp_ln15_94 = icmp_ult  i11 %select_ln15_73, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_94"/></StgValue>
</operation>

<operation id="968" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:815 %select_ln15_73cast = zext i11 %select_ln15_73

]]></Node>
<StgValue><ssdm name="select_ln15_73cast"/></StgValue>
</operation>

<operation id="969" st_id="39" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:816 %shl_ln15_18 = shl i18 %trunc_ln15_115, i18 %select_ln15_73cast

]]></Node>
<StgValue><ssdm name="shl_ln15_18"/></StgValue>
</operation>

<operation id="970" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:830 %zext_ln15_57 = zext i11 %tmp_38

]]></Node>
<StgValue><ssdm name="zext_ln15_57"/></StgValue>
</operation>

<operation id="971" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:832 %zext_ln15_115_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_119

]]></Node>
<StgValue><ssdm name="zext_ln15_115_cast"/></StgValue>
</operation>

<operation id="972" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:833 %zext_ln15_115 = zext i53 %zext_ln15_115_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_115"/></StgValue>
</operation>

<operation id="973" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:834 %sub_ln15_57 = sub i54 0, i54 %zext_ln15_115

]]></Node>
<StgValue><ssdm name="sub_ln15_57"/></StgValue>
</operation>

<operation id="974" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:836 %icmp_ln15_95 = icmp_eq  i63 %trunc_ln15_118, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_95"/></StgValue>
</operation>

<operation id="975" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:837 %sub_ln15_58 = sub i12 1075, i12 %zext_ln15_57

]]></Node>
<StgValue><ssdm name="sub_ln15_58"/></StgValue>
</operation>

<operation id="976" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:838 %trunc_ln15_120 = trunc i12 %sub_ln15_58

]]></Node>
<StgValue><ssdm name="trunc_ln15_120"/></StgValue>
</operation>

<operation id="977" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:839 %icmp_ln15_96 = icmp_sgt  i12 %sub_ln15_58, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_96"/></StgValue>
</operation>

<operation id="978" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:843 %icmp_ln15_97 = icmp_eq  i12 %sub_ln15_58, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_97"/></StgValue>
</operation>

<operation id="979" st_id="39" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:862 %pf_20 = fpext i32 %bitcast_ln15_20

]]></Node>
<StgValue><ssdm name="pf_20"/></StgValue>
</operation>

<operation id="980" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:863 %bitcast_ln716_20 = bitcast i64 %pf_20

]]></Node>
<StgValue><ssdm name="bitcast_ln716_20"/></StgValue>
</operation>

<operation id="981" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:864 %trunc_ln15_124 = trunc i64 %bitcast_ln716_20

]]></Node>
<StgValue><ssdm name="trunc_ln15_124"/></StgValue>
</operation>

<operation id="982" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:865 %tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_20, i32 63

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="983" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:866 %tmp_39 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_20, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="984" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:868 %trunc_ln15_125 = trunc i64 %bitcast_ln716_20

]]></Node>
<StgValue><ssdm name="trunc_ln15_125"/></StgValue>
</operation>

<operation id="985" st_id="39" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:899 %pf_21 = fpext i32 %bitcast_ln15_21

]]></Node>
<StgValue><ssdm name="pf_21"/></StgValue>
</operation>

<operation id="986" st_id="39" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:936 %pf_22 = fpext i32 %bitcast_ln15_22

]]></Node>
<StgValue><ssdm name="pf_22"/></StgValue>
</operation>

<operation id="987" st_id="39" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:973 %pf_23 = fpext i32 %bitcast_ln15_23

]]></Node>
<StgValue><ssdm name="pf_23"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="988" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:70 %bitcast_ln15_24 = bitcast i32 %gmem0_addr_read_26

]]></Node>
<StgValue><ssdm name="bitcast_ln15_24"/></StgValue>
</operation>

<operation id="989" st_id="40" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:71 %gmem0_addr_read_27 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_27"/></StgValue>
</operation>

<operation id="990" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:589 %trunc_ln15_80 = trunc i54 %ashr_ln15_12

]]></Node>
<StgValue><ssdm name="trunc_ln15_80"/></StgValue>
</operation>

<operation id="991" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:590 %select_ln15_212 = select i1 %tmp_75, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_212"/></StgValue>
</operation>

<operation id="992" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:591 %select_ln15_50 = select i1 %icmp_ln15_63, i18 %trunc_ln15_80, i18 %select_ln15_212

]]></Node>
<StgValue><ssdm name="select_ln15_50"/></StgValue>
</operation>

<operation id="993" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:596 %xor_ln15_24 = xor i1 %icmp_ln15_60, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_24"/></StgValue>
</operation>

<operation id="994" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:597 %and_ln15_24 = and i1 %icmp_ln15_62, i1 %xor_ln15_24

]]></Node>
<StgValue><ssdm name="and_ln15_24"/></StgValue>
</operation>

<operation id="995" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:598 %or_ln15_12 = or i1 %icmp_ln15_60, i1 %icmp_ln15_62

]]></Node>
<StgValue><ssdm name="or_ln15_12"/></StgValue>
</operation>

<operation id="996" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:599 %xor_ln15_25 = xor i1 %or_ln15_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_25"/></StgValue>
</operation>

<operation id="997" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:600 %and_ln15_25 = and i1 %icmp_ln15_61, i1 %xor_ln15_25

]]></Node>
<StgValue><ssdm name="and_ln15_25"/></StgValue>
</operation>

<operation id="998" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:601 %sel_tmp12 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_60, i1 %and_ln15_24, i1 %and_ln15_25

]]></Node>
<StgValue><ssdm name="sel_tmp12"/></StgValue>
</operation>

<operation id="999" st_id="40" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:602 %x_int_13_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_79, i3 1, i18 %select_ln15_50, i3 0, i18 %select_ln15_51, i18 0, i3 %sel_tmp12

]]></Node>
<StgValue><ssdm name="x_int_13_write_assign"/></StgValue>
</operation>

<operation id="1000" st_id="40" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:625 %ashr_ln15_13 = ashr i54 %select_ln15_52, i54 %zext_ln15_41

]]></Node>
<StgValue><ssdm name="ashr_ln15_13"/></StgValue>
</operation>

<operation id="1001" st_id="40" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:662 %ashr_ln15_14 = ashr i54 %select_ln15_56, i54 %zext_ln15_44

]]></Node>
<StgValue><ssdm name="ashr_ln15_14"/></StgValue>
</operation>

<operation id="1002" st_id="40" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:699 %ashr_ln15_15 = ashr i54 %select_ln15_60, i54 %zext_ln15_47

]]></Node>
<StgValue><ssdm name="ashr_ln15_15"/></StgValue>
</operation>

<operation id="1003" st_id="40" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:736 %ashr_ln15_16 = ashr i54 %select_ln15_64, i54 %zext_ln15_50

]]></Node>
<StgValue><ssdm name="ashr_ln15_16"/></StgValue>
</operation>

<operation id="1004" st_id="40" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:773 %ashr_ln15_17 = ashr i54 %select_ln15_68, i54 %zext_ln15_53

]]></Node>
<StgValue><ssdm name="ashr_ln15_17"/></StgValue>
</operation>

<operation id="1005" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:780 %select_ln15_71 = select i1 %icmp_ln15_89, i18 %shl_ln15_17, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_71"/></StgValue>
</operation>

<operation id="1006" st_id="40" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:810 %ashr_ln15_18 = ashr i54 %select_ln15_72, i54 %zext_ln15_56

]]></Node>
<StgValue><ssdm name="ashr_ln15_18"/></StgValue>
</operation>

<operation id="1007" st_id="40" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:816 %shl_ln15_18 = shl i18 %trunc_ln15_115, i18 %select_ln15_73cast

]]></Node>
<StgValue><ssdm name="shl_ln15_18"/></StgValue>
</operation>

<operation id="1008" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:835 %select_ln15_76 = select i1 %tmp_82, i54 %sub_ln15_57, i54 %zext_ln15_115

]]></Node>
<StgValue><ssdm name="select_ln15_76"/></StgValue>
</operation>

<operation id="1009" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:840 %add_ln15_20 = add i11 %trunc_ln15_120, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_20"/></StgValue>
</operation>

<operation id="1010" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:841 %sub_ln15_59 = sub i11 10, i11 %trunc_ln15_120

]]></Node>
<StgValue><ssdm name="sub_ln15_59"/></StgValue>
</operation>

<operation id="1011" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:842 %select_ln15_77 = select i1 %icmp_ln15_96, i11 %add_ln15_20, i11 %sub_ln15_59

]]></Node>
<StgValue><ssdm name="select_ln15_77"/></StgValue>
</operation>

<operation id="1012" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:844 %trunc_ln15_121 = trunc i54 %select_ln15_76

]]></Node>
<StgValue><ssdm name="trunc_ln15_121"/></StgValue>
</operation>

<operation id="1013" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:867 %zext_ln15_60 = zext i11 %tmp_39

]]></Node>
<StgValue><ssdm name="zext_ln15_60"/></StgValue>
</operation>

<operation id="1014" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:869 %zext_ln15_121_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_125

]]></Node>
<StgValue><ssdm name="zext_ln15_121_cast"/></StgValue>
</operation>

<operation id="1015" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:870 %zext_ln15_121 = zext i53 %zext_ln15_121_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_121"/></StgValue>
</operation>

<operation id="1016" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:871 %sub_ln15_60 = sub i54 0, i54 %zext_ln15_121

]]></Node>
<StgValue><ssdm name="sub_ln15_60"/></StgValue>
</operation>

<operation id="1017" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:873 %icmp_ln15_100 = icmp_eq  i63 %trunc_ln15_124, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_100"/></StgValue>
</operation>

<operation id="1018" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:874 %sub_ln15_61 = sub i12 1075, i12 %zext_ln15_60

]]></Node>
<StgValue><ssdm name="sub_ln15_61"/></StgValue>
</operation>

<operation id="1019" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:875 %trunc_ln15_126 = trunc i12 %sub_ln15_61

]]></Node>
<StgValue><ssdm name="trunc_ln15_126"/></StgValue>
</operation>

<operation id="1020" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:876 %icmp_ln15_101 = icmp_sgt  i12 %sub_ln15_61, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_101"/></StgValue>
</operation>

<operation id="1021" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:880 %icmp_ln15_102 = icmp_eq  i12 %sub_ln15_61, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_102"/></StgValue>
</operation>

<operation id="1022" st_id="40" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:899 %pf_21 = fpext i32 %bitcast_ln15_21

]]></Node>
<StgValue><ssdm name="pf_21"/></StgValue>
</operation>

<operation id="1023" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:900 %bitcast_ln716_21 = bitcast i64 %pf_21

]]></Node>
<StgValue><ssdm name="bitcast_ln716_21"/></StgValue>
</operation>

<operation id="1024" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:901 %trunc_ln15_130 = trunc i64 %bitcast_ln716_21

]]></Node>
<StgValue><ssdm name="trunc_ln15_130"/></StgValue>
</operation>

<operation id="1025" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:902 %tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_21, i32 63

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1026" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:903 %tmp_40 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_21, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1027" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:905 %trunc_ln15_131 = trunc i64 %bitcast_ln716_21

]]></Node>
<StgValue><ssdm name="trunc_ln15_131"/></StgValue>
</operation>

<operation id="1028" st_id="40" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:936 %pf_22 = fpext i32 %bitcast_ln15_22

]]></Node>
<StgValue><ssdm name="pf_22"/></StgValue>
</operation>

<operation id="1029" st_id="40" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:973 %pf_23 = fpext i32 %bitcast_ln15_23

]]></Node>
<StgValue><ssdm name="pf_23"/></StgValue>
</operation>

<operation id="1030" st_id="40" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1010 %pf_24 = fpext i32 %bitcast_ln15_24

]]></Node>
<StgValue><ssdm name="pf_24"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1031" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:72 %bitcast_ln15_25 = bitcast i32 %gmem0_addr_read_27

]]></Node>
<StgValue><ssdm name="bitcast_ln15_25"/></StgValue>
</operation>

<operation id="1032" st_id="41" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:73 %gmem0_addr_read_28 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_28"/></StgValue>
</operation>

<operation id="1033" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:626 %trunc_ln15_86 = trunc i54 %ashr_ln15_13

]]></Node>
<StgValue><ssdm name="trunc_ln15_86"/></StgValue>
</operation>

<operation id="1034" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:627 %select_ln15_213 = select i1 %tmp_76, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_213"/></StgValue>
</operation>

<operation id="1035" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:628 %select_ln15_54 = select i1 %icmp_ln15_68, i18 %trunc_ln15_86, i18 %select_ln15_213

]]></Node>
<StgValue><ssdm name="select_ln15_54"/></StgValue>
</operation>

<operation id="1036" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:633 %xor_ln15_26 = xor i1 %icmp_ln15_65, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_26"/></StgValue>
</operation>

<operation id="1037" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:634 %and_ln15_26 = and i1 %icmp_ln15_67, i1 %xor_ln15_26

]]></Node>
<StgValue><ssdm name="and_ln15_26"/></StgValue>
</operation>

<operation id="1038" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:635 %or_ln15_13 = or i1 %icmp_ln15_65, i1 %icmp_ln15_67

]]></Node>
<StgValue><ssdm name="or_ln15_13"/></StgValue>
</operation>

<operation id="1039" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:636 %xor_ln15_27 = xor i1 %or_ln15_13, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_27"/></StgValue>
</operation>

<operation id="1040" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:637 %and_ln15_27 = and i1 %icmp_ln15_66, i1 %xor_ln15_27

]]></Node>
<StgValue><ssdm name="and_ln15_27"/></StgValue>
</operation>

<operation id="1041" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:638 %sel_tmp13 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_65, i1 %and_ln15_26, i1 %and_ln15_27

]]></Node>
<StgValue><ssdm name="sel_tmp13"/></StgValue>
</operation>

<operation id="1042" st_id="41" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:639 %x_int_14_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_85, i3 1, i18 %select_ln15_54, i3 0, i18 %select_ln15_55, i18 0, i3 %sel_tmp13

]]></Node>
<StgValue><ssdm name="x_int_14_write_assign"/></StgValue>
</operation>

<operation id="1043" st_id="41" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:662 %ashr_ln15_14 = ashr i54 %select_ln15_56, i54 %zext_ln15_44

]]></Node>
<StgValue><ssdm name="ashr_ln15_14"/></StgValue>
</operation>

<operation id="1044" st_id="41" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:699 %ashr_ln15_15 = ashr i54 %select_ln15_60, i54 %zext_ln15_47

]]></Node>
<StgValue><ssdm name="ashr_ln15_15"/></StgValue>
</operation>

<operation id="1045" st_id="41" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:736 %ashr_ln15_16 = ashr i54 %select_ln15_64, i54 %zext_ln15_50

]]></Node>
<StgValue><ssdm name="ashr_ln15_16"/></StgValue>
</operation>

<operation id="1046" st_id="41" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:773 %ashr_ln15_17 = ashr i54 %select_ln15_68, i54 %zext_ln15_53

]]></Node>
<StgValue><ssdm name="ashr_ln15_17"/></StgValue>
</operation>

<operation id="1047" st_id="41" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:810 %ashr_ln15_18 = ashr i54 %select_ln15_72, i54 %zext_ln15_56

]]></Node>
<StgValue><ssdm name="ashr_ln15_18"/></StgValue>
</operation>

<operation id="1048" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:817 %select_ln15_75 = select i1 %icmp_ln15_94, i18 %shl_ln15_18, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_75"/></StgValue>
</operation>

<operation id="1049" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:845 %icmp_ln15_98 = icmp_ult  i11 %select_ln15_77, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_98"/></StgValue>
</operation>

<operation id="1050" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:846 %zext_ln15_59 = zext i11 %select_ln15_77

]]></Node>
<StgValue><ssdm name="zext_ln15_59"/></StgValue>
</operation>

<operation id="1051" st_id="41" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:847 %ashr_ln15_19 = ashr i54 %select_ln15_76, i54 %zext_ln15_59

]]></Node>
<StgValue><ssdm name="ashr_ln15_19"/></StgValue>
</operation>

<operation id="1052" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:851 %icmp_ln15_99 = icmp_ult  i11 %select_ln15_77, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_99"/></StgValue>
</operation>

<operation id="1053" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:852 %select_ln15_77cast = zext i11 %select_ln15_77

]]></Node>
<StgValue><ssdm name="select_ln15_77cast"/></StgValue>
</operation>

<operation id="1054" st_id="41" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:853 %shl_ln15_19 = shl i18 %trunc_ln15_121, i18 %select_ln15_77cast

]]></Node>
<StgValue><ssdm name="shl_ln15_19"/></StgValue>
</operation>

<operation id="1055" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:872 %select_ln15_80 = select i1 %tmp_83, i54 %sub_ln15_60, i54 %zext_ln15_121

]]></Node>
<StgValue><ssdm name="select_ln15_80"/></StgValue>
</operation>

<operation id="1056" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:877 %add_ln15_21 = add i11 %trunc_ln15_126, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_21"/></StgValue>
</operation>

<operation id="1057" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:878 %sub_ln15_62 = sub i11 10, i11 %trunc_ln15_126

]]></Node>
<StgValue><ssdm name="sub_ln15_62"/></StgValue>
</operation>

<operation id="1058" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:879 %select_ln15_81 = select i1 %icmp_ln15_101, i11 %add_ln15_21, i11 %sub_ln15_62

]]></Node>
<StgValue><ssdm name="select_ln15_81"/></StgValue>
</operation>

<operation id="1059" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:881 %trunc_ln15_127 = trunc i54 %select_ln15_80

]]></Node>
<StgValue><ssdm name="trunc_ln15_127"/></StgValue>
</operation>

<operation id="1060" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:904 %zext_ln15_63 = zext i11 %tmp_40

]]></Node>
<StgValue><ssdm name="zext_ln15_63"/></StgValue>
</operation>

<operation id="1061" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:906 %zext_ln15_127_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_131

]]></Node>
<StgValue><ssdm name="zext_ln15_127_cast"/></StgValue>
</operation>

<operation id="1062" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:907 %zext_ln15_127 = zext i53 %zext_ln15_127_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_127"/></StgValue>
</operation>

<operation id="1063" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:908 %sub_ln15_63 = sub i54 0, i54 %zext_ln15_127

]]></Node>
<StgValue><ssdm name="sub_ln15_63"/></StgValue>
</operation>

<operation id="1064" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:910 %icmp_ln15_105 = icmp_eq  i63 %trunc_ln15_130, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_105"/></StgValue>
</operation>

<operation id="1065" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:911 %sub_ln15_64 = sub i12 1075, i12 %zext_ln15_63

]]></Node>
<StgValue><ssdm name="sub_ln15_64"/></StgValue>
</operation>

<operation id="1066" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:912 %trunc_ln15_132 = trunc i12 %sub_ln15_64

]]></Node>
<StgValue><ssdm name="trunc_ln15_132"/></StgValue>
</operation>

<operation id="1067" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:913 %icmp_ln15_106 = icmp_sgt  i12 %sub_ln15_64, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_106"/></StgValue>
</operation>

<operation id="1068" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:917 %icmp_ln15_107 = icmp_eq  i12 %sub_ln15_64, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_107"/></StgValue>
</operation>

<operation id="1069" st_id="41" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:936 %pf_22 = fpext i32 %bitcast_ln15_22

]]></Node>
<StgValue><ssdm name="pf_22"/></StgValue>
</operation>

<operation id="1070" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:937 %bitcast_ln716_22 = bitcast i64 %pf_22

]]></Node>
<StgValue><ssdm name="bitcast_ln716_22"/></StgValue>
</operation>

<operation id="1071" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:938 %trunc_ln15_136 = trunc i64 %bitcast_ln716_22

]]></Node>
<StgValue><ssdm name="trunc_ln15_136"/></StgValue>
</operation>

<operation id="1072" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:939 %tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_22, i32 63

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1073" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:940 %tmp_41 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_22, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1074" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:942 %trunc_ln15_137 = trunc i64 %bitcast_ln716_22

]]></Node>
<StgValue><ssdm name="trunc_ln15_137"/></StgValue>
</operation>

<operation id="1075" st_id="41" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:973 %pf_23 = fpext i32 %bitcast_ln15_23

]]></Node>
<StgValue><ssdm name="pf_23"/></StgValue>
</operation>

<operation id="1076" st_id="41" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1010 %pf_24 = fpext i32 %bitcast_ln15_24

]]></Node>
<StgValue><ssdm name="pf_24"/></StgValue>
</operation>

<operation id="1077" st_id="41" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1047 %pf_25 = fpext i32 %bitcast_ln15_25

]]></Node>
<StgValue><ssdm name="pf_25"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1078" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:74 %bitcast_ln15_26 = bitcast i32 %gmem0_addr_read_28

]]></Node>
<StgValue><ssdm name="bitcast_ln15_26"/></StgValue>
</operation>

<operation id="1079" st_id="42" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:75 %gmem0_addr_read_29 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_29"/></StgValue>
</operation>

<operation id="1080" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:663 %trunc_ln15_92 = trunc i54 %ashr_ln15_14

]]></Node>
<StgValue><ssdm name="trunc_ln15_92"/></StgValue>
</operation>

<operation id="1081" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:664 %select_ln15_214 = select i1 %tmp_77, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_214"/></StgValue>
</operation>

<operation id="1082" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:665 %select_ln15_58 = select i1 %icmp_ln15_73, i18 %trunc_ln15_92, i18 %select_ln15_214

]]></Node>
<StgValue><ssdm name="select_ln15_58"/></StgValue>
</operation>

<operation id="1083" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:670 %xor_ln15_28 = xor i1 %icmp_ln15_70, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_28"/></StgValue>
</operation>

<operation id="1084" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:671 %and_ln15_28 = and i1 %icmp_ln15_72, i1 %xor_ln15_28

]]></Node>
<StgValue><ssdm name="and_ln15_28"/></StgValue>
</operation>

<operation id="1085" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:672 %or_ln15_14 = or i1 %icmp_ln15_70, i1 %icmp_ln15_72

]]></Node>
<StgValue><ssdm name="or_ln15_14"/></StgValue>
</operation>

<operation id="1086" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:673 %xor_ln15_29 = xor i1 %or_ln15_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_29"/></StgValue>
</operation>

<operation id="1087" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:674 %and_ln15_29 = and i1 %icmp_ln15_71, i1 %xor_ln15_29

]]></Node>
<StgValue><ssdm name="and_ln15_29"/></StgValue>
</operation>

<operation id="1088" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:675 %sel_tmp14 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_70, i1 %and_ln15_28, i1 %and_ln15_29

]]></Node>
<StgValue><ssdm name="sel_tmp14"/></StgValue>
</operation>

<operation id="1089" st_id="42" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:676 %x_int_15_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_91, i3 1, i18 %select_ln15_58, i3 0, i18 %select_ln15_59, i18 0, i3 %sel_tmp14

]]></Node>
<StgValue><ssdm name="x_int_15_write_assign"/></StgValue>
</operation>

<operation id="1090" st_id="42" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:699 %ashr_ln15_15 = ashr i54 %select_ln15_60, i54 %zext_ln15_47

]]></Node>
<StgValue><ssdm name="ashr_ln15_15"/></StgValue>
</operation>

<operation id="1091" st_id="42" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:736 %ashr_ln15_16 = ashr i54 %select_ln15_64, i54 %zext_ln15_50

]]></Node>
<StgValue><ssdm name="ashr_ln15_16"/></StgValue>
</operation>

<operation id="1092" st_id="42" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:773 %ashr_ln15_17 = ashr i54 %select_ln15_68, i54 %zext_ln15_53

]]></Node>
<StgValue><ssdm name="ashr_ln15_17"/></StgValue>
</operation>

<operation id="1093" st_id="42" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:810 %ashr_ln15_18 = ashr i54 %select_ln15_72, i54 %zext_ln15_56

]]></Node>
<StgValue><ssdm name="ashr_ln15_18"/></StgValue>
</operation>

<operation id="1094" st_id="42" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:847 %ashr_ln15_19 = ashr i54 %select_ln15_76, i54 %zext_ln15_59

]]></Node>
<StgValue><ssdm name="ashr_ln15_19"/></StgValue>
</operation>

<operation id="1095" st_id="42" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:853 %shl_ln15_19 = shl i18 %trunc_ln15_121, i18 %select_ln15_77cast

]]></Node>
<StgValue><ssdm name="shl_ln15_19"/></StgValue>
</operation>

<operation id="1096" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:882 %icmp_ln15_103 = icmp_ult  i11 %select_ln15_81, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_103"/></StgValue>
</operation>

<operation id="1097" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:883 %zext_ln15_62 = zext i11 %select_ln15_81

]]></Node>
<StgValue><ssdm name="zext_ln15_62"/></StgValue>
</operation>

<operation id="1098" st_id="42" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:884 %ashr_ln15_20 = ashr i54 %select_ln15_80, i54 %zext_ln15_62

]]></Node>
<StgValue><ssdm name="ashr_ln15_20"/></StgValue>
</operation>

<operation id="1099" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:888 %icmp_ln15_104 = icmp_ult  i11 %select_ln15_81, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_104"/></StgValue>
</operation>

<operation id="1100" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:889 %select_ln15_81cast = zext i11 %select_ln15_81

]]></Node>
<StgValue><ssdm name="select_ln15_81cast"/></StgValue>
</operation>

<operation id="1101" st_id="42" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:890 %shl_ln15_20 = shl i18 %trunc_ln15_127, i18 %select_ln15_81cast

]]></Node>
<StgValue><ssdm name="shl_ln15_20"/></StgValue>
</operation>

<operation id="1102" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:909 %select_ln15_84 = select i1 %tmp_84, i54 %sub_ln15_63, i54 %zext_ln15_127

]]></Node>
<StgValue><ssdm name="select_ln15_84"/></StgValue>
</operation>

<operation id="1103" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:914 %add_ln15_22 = add i11 %trunc_ln15_132, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_22"/></StgValue>
</operation>

<operation id="1104" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:915 %sub_ln15_65 = sub i11 10, i11 %trunc_ln15_132

]]></Node>
<StgValue><ssdm name="sub_ln15_65"/></StgValue>
</operation>

<operation id="1105" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:916 %select_ln15_85 = select i1 %icmp_ln15_106, i11 %add_ln15_22, i11 %sub_ln15_65

]]></Node>
<StgValue><ssdm name="select_ln15_85"/></StgValue>
</operation>

<operation id="1106" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:918 %trunc_ln15_133 = trunc i54 %select_ln15_84

]]></Node>
<StgValue><ssdm name="trunc_ln15_133"/></StgValue>
</operation>

<operation id="1107" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:941 %zext_ln15_66 = zext i11 %tmp_41

]]></Node>
<StgValue><ssdm name="zext_ln15_66"/></StgValue>
</operation>

<operation id="1108" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:943 %zext_ln15_133_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_137

]]></Node>
<StgValue><ssdm name="zext_ln15_133_cast"/></StgValue>
</operation>

<operation id="1109" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:944 %zext_ln15_133 = zext i53 %zext_ln15_133_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_133"/></StgValue>
</operation>

<operation id="1110" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:945 %sub_ln15_66 = sub i54 0, i54 %zext_ln15_133

]]></Node>
<StgValue><ssdm name="sub_ln15_66"/></StgValue>
</operation>

<operation id="1111" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:947 %icmp_ln15_110 = icmp_eq  i63 %trunc_ln15_136, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_110"/></StgValue>
</operation>

<operation id="1112" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:948 %sub_ln15_67 = sub i12 1075, i12 %zext_ln15_66

]]></Node>
<StgValue><ssdm name="sub_ln15_67"/></StgValue>
</operation>

<operation id="1113" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:949 %trunc_ln15_138 = trunc i12 %sub_ln15_67

]]></Node>
<StgValue><ssdm name="trunc_ln15_138"/></StgValue>
</operation>

<operation id="1114" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:950 %icmp_ln15_111 = icmp_sgt  i12 %sub_ln15_67, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_111"/></StgValue>
</operation>

<operation id="1115" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:954 %icmp_ln15_112 = icmp_eq  i12 %sub_ln15_67, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_112"/></StgValue>
</operation>

<operation id="1116" st_id="42" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:973 %pf_23 = fpext i32 %bitcast_ln15_23

]]></Node>
<StgValue><ssdm name="pf_23"/></StgValue>
</operation>

<operation id="1117" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:974 %bitcast_ln716_23 = bitcast i64 %pf_23

]]></Node>
<StgValue><ssdm name="bitcast_ln716_23"/></StgValue>
</operation>

<operation id="1118" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:975 %trunc_ln15_142 = trunc i64 %bitcast_ln716_23

]]></Node>
<StgValue><ssdm name="trunc_ln15_142"/></StgValue>
</operation>

<operation id="1119" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:976 %tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_23, i32 63

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1120" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:977 %tmp_42 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_23, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1121" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:979 %trunc_ln15_143 = trunc i64 %bitcast_ln716_23

]]></Node>
<StgValue><ssdm name="trunc_ln15_143"/></StgValue>
</operation>

<operation id="1122" st_id="42" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1010 %pf_24 = fpext i32 %bitcast_ln15_24

]]></Node>
<StgValue><ssdm name="pf_24"/></StgValue>
</operation>

<operation id="1123" st_id="42" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1047 %pf_25 = fpext i32 %bitcast_ln15_25

]]></Node>
<StgValue><ssdm name="pf_25"/></StgValue>
</operation>

<operation id="1124" st_id="42" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1084 %pf_26 = fpext i32 %bitcast_ln15_26

]]></Node>
<StgValue><ssdm name="pf_26"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1125" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:76 %bitcast_ln15_27 = bitcast i32 %gmem0_addr_read_29

]]></Node>
<StgValue><ssdm name="bitcast_ln15_27"/></StgValue>
</operation>

<operation id="1126" st_id="43" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:77 %gmem0_addr_read_30 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_30"/></StgValue>
</operation>

<operation id="1127" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:700 %trunc_ln15_98 = trunc i54 %ashr_ln15_15

]]></Node>
<StgValue><ssdm name="trunc_ln15_98"/></StgValue>
</operation>

<operation id="1128" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:701 %select_ln15_215 = select i1 %tmp_78, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_215"/></StgValue>
</operation>

<operation id="1129" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:702 %select_ln15_62 = select i1 %icmp_ln15_78, i18 %trunc_ln15_98, i18 %select_ln15_215

]]></Node>
<StgValue><ssdm name="select_ln15_62"/></StgValue>
</operation>

<operation id="1130" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:707 %xor_ln15_30 = xor i1 %icmp_ln15_75, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_30"/></StgValue>
</operation>

<operation id="1131" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:708 %and_ln15_30 = and i1 %icmp_ln15_77, i1 %xor_ln15_30

]]></Node>
<StgValue><ssdm name="and_ln15_30"/></StgValue>
</operation>

<operation id="1132" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:709 %or_ln15_15 = or i1 %icmp_ln15_75, i1 %icmp_ln15_77

]]></Node>
<StgValue><ssdm name="or_ln15_15"/></StgValue>
</operation>

<operation id="1133" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:710 %xor_ln15_31 = xor i1 %or_ln15_15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_31"/></StgValue>
</operation>

<operation id="1134" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:711 %and_ln15_31 = and i1 %icmp_ln15_76, i1 %xor_ln15_31

]]></Node>
<StgValue><ssdm name="and_ln15_31"/></StgValue>
</operation>

<operation id="1135" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:712 %sel_tmp15 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_75, i1 %and_ln15_30, i1 %and_ln15_31

]]></Node>
<StgValue><ssdm name="sel_tmp15"/></StgValue>
</operation>

<operation id="1136" st_id="43" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:713 %x_int_16_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_97, i3 1, i18 %select_ln15_62, i3 0, i18 %select_ln15_63, i18 0, i3 %sel_tmp15

]]></Node>
<StgValue><ssdm name="x_int_16_write_assign"/></StgValue>
</operation>

<operation id="1137" st_id="43" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:736 %ashr_ln15_16 = ashr i54 %select_ln15_64, i54 %zext_ln15_50

]]></Node>
<StgValue><ssdm name="ashr_ln15_16"/></StgValue>
</operation>

<operation id="1138" st_id="43" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:773 %ashr_ln15_17 = ashr i54 %select_ln15_68, i54 %zext_ln15_53

]]></Node>
<StgValue><ssdm name="ashr_ln15_17"/></StgValue>
</operation>

<operation id="1139" st_id="43" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:810 %ashr_ln15_18 = ashr i54 %select_ln15_72, i54 %zext_ln15_56

]]></Node>
<StgValue><ssdm name="ashr_ln15_18"/></StgValue>
</operation>

<operation id="1140" st_id="43" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:847 %ashr_ln15_19 = ashr i54 %select_ln15_76, i54 %zext_ln15_59

]]></Node>
<StgValue><ssdm name="ashr_ln15_19"/></StgValue>
</operation>

<operation id="1141" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:854 %select_ln15_79 = select i1 %icmp_ln15_99, i18 %shl_ln15_19, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_79"/></StgValue>
</operation>

<operation id="1142" st_id="43" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:884 %ashr_ln15_20 = ashr i54 %select_ln15_80, i54 %zext_ln15_62

]]></Node>
<StgValue><ssdm name="ashr_ln15_20"/></StgValue>
</operation>

<operation id="1143" st_id="43" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:890 %shl_ln15_20 = shl i18 %trunc_ln15_127, i18 %select_ln15_81cast

]]></Node>
<StgValue><ssdm name="shl_ln15_20"/></StgValue>
</operation>

<operation id="1144" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:919 %icmp_ln15_108 = icmp_ult  i11 %select_ln15_85, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_108"/></StgValue>
</operation>

<operation id="1145" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:920 %zext_ln15_65 = zext i11 %select_ln15_85

]]></Node>
<StgValue><ssdm name="zext_ln15_65"/></StgValue>
</operation>

<operation id="1146" st_id="43" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:921 %ashr_ln15_21 = ashr i54 %select_ln15_84, i54 %zext_ln15_65

]]></Node>
<StgValue><ssdm name="ashr_ln15_21"/></StgValue>
</operation>

<operation id="1147" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:925 %icmp_ln15_109 = icmp_ult  i11 %select_ln15_85, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_109"/></StgValue>
</operation>

<operation id="1148" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:926 %select_ln15_85cast = zext i11 %select_ln15_85

]]></Node>
<StgValue><ssdm name="select_ln15_85cast"/></StgValue>
</operation>

<operation id="1149" st_id="43" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:927 %shl_ln15_21 = shl i18 %trunc_ln15_133, i18 %select_ln15_85cast

]]></Node>
<StgValue><ssdm name="shl_ln15_21"/></StgValue>
</operation>

<operation id="1150" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:946 %select_ln15_88 = select i1 %tmp_85, i54 %sub_ln15_66, i54 %zext_ln15_133

]]></Node>
<StgValue><ssdm name="select_ln15_88"/></StgValue>
</operation>

<operation id="1151" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:951 %add_ln15_23 = add i11 %trunc_ln15_138, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_23"/></StgValue>
</operation>

<operation id="1152" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:952 %sub_ln15_68 = sub i11 10, i11 %trunc_ln15_138

]]></Node>
<StgValue><ssdm name="sub_ln15_68"/></StgValue>
</operation>

<operation id="1153" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:953 %select_ln15_89 = select i1 %icmp_ln15_111, i11 %add_ln15_23, i11 %sub_ln15_68

]]></Node>
<StgValue><ssdm name="select_ln15_89"/></StgValue>
</operation>

<operation id="1154" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:955 %trunc_ln15_139 = trunc i54 %select_ln15_88

]]></Node>
<StgValue><ssdm name="trunc_ln15_139"/></StgValue>
</operation>

<operation id="1155" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:978 %zext_ln15_69 = zext i11 %tmp_42

]]></Node>
<StgValue><ssdm name="zext_ln15_69"/></StgValue>
</operation>

<operation id="1156" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:980 %zext_ln15_139_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_143

]]></Node>
<StgValue><ssdm name="zext_ln15_139_cast"/></StgValue>
</operation>

<operation id="1157" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:981 %zext_ln15_139 = zext i53 %zext_ln15_139_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_139"/></StgValue>
</operation>

<operation id="1158" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:982 %sub_ln15_69 = sub i54 0, i54 %zext_ln15_139

]]></Node>
<StgValue><ssdm name="sub_ln15_69"/></StgValue>
</operation>

<operation id="1159" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:984 %icmp_ln15_115 = icmp_eq  i63 %trunc_ln15_142, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_115"/></StgValue>
</operation>

<operation id="1160" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:985 %sub_ln15_70 = sub i12 1075, i12 %zext_ln15_69

]]></Node>
<StgValue><ssdm name="sub_ln15_70"/></StgValue>
</operation>

<operation id="1161" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:986 %trunc_ln15_144 = trunc i12 %sub_ln15_70

]]></Node>
<StgValue><ssdm name="trunc_ln15_144"/></StgValue>
</operation>

<operation id="1162" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:987 %icmp_ln15_116 = icmp_sgt  i12 %sub_ln15_70, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_116"/></StgValue>
</operation>

<operation id="1163" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:991 %icmp_ln15_117 = icmp_eq  i12 %sub_ln15_70, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_117"/></StgValue>
</operation>

<operation id="1164" st_id="43" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1010 %pf_24 = fpext i32 %bitcast_ln15_24

]]></Node>
<StgValue><ssdm name="pf_24"/></StgValue>
</operation>

<operation id="1165" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:1011 %bitcast_ln716_24 = bitcast i64 %pf_24

]]></Node>
<StgValue><ssdm name="bitcast_ln716_24"/></StgValue>
</operation>

<operation id="1166" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:1012 %trunc_ln15_148 = trunc i64 %bitcast_ln716_24

]]></Node>
<StgValue><ssdm name="trunc_ln15_148"/></StgValue>
</operation>

<operation id="1167" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:1013 %tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_24, i32 63

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1168" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1014 %tmp_43 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_24, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1169" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:1016 %trunc_ln15_149 = trunc i64 %bitcast_ln716_24

]]></Node>
<StgValue><ssdm name="trunc_ln15_149"/></StgValue>
</operation>

<operation id="1170" st_id="43" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1047 %pf_25 = fpext i32 %bitcast_ln15_25

]]></Node>
<StgValue><ssdm name="pf_25"/></StgValue>
</operation>

<operation id="1171" st_id="43" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1084 %pf_26 = fpext i32 %bitcast_ln15_26

]]></Node>
<StgValue><ssdm name="pf_26"/></StgValue>
</operation>

<operation id="1172" st_id="43" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1121 %pf_27 = fpext i32 %bitcast_ln15_27

]]></Node>
<StgValue><ssdm name="pf_27"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1173" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:78 %bitcast_ln15_28 = bitcast i32 %gmem0_addr_read_30

]]></Node>
<StgValue><ssdm name="bitcast_ln15_28"/></StgValue>
</operation>

<operation id="1174" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:79 %gmem0_addr_read_31 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_31"/></StgValue>
</operation>

<operation id="1175" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:737 %trunc_ln15_104 = trunc i54 %ashr_ln15_16

]]></Node>
<StgValue><ssdm name="trunc_ln15_104"/></StgValue>
</operation>

<operation id="1176" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:738 %select_ln15_216 = select i1 %tmp_79, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_216"/></StgValue>
</operation>

<operation id="1177" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:739 %select_ln15_66 = select i1 %icmp_ln15_83, i18 %trunc_ln15_104, i18 %select_ln15_216

]]></Node>
<StgValue><ssdm name="select_ln15_66"/></StgValue>
</operation>

<operation id="1178" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:744 %xor_ln15_32 = xor i1 %icmp_ln15_80, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_32"/></StgValue>
</operation>

<operation id="1179" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:745 %and_ln15_32 = and i1 %icmp_ln15_82, i1 %xor_ln15_32

]]></Node>
<StgValue><ssdm name="and_ln15_32"/></StgValue>
</operation>

<operation id="1180" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:746 %or_ln15_16 = or i1 %icmp_ln15_80, i1 %icmp_ln15_82

]]></Node>
<StgValue><ssdm name="or_ln15_16"/></StgValue>
</operation>

<operation id="1181" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:747 %xor_ln15_33 = xor i1 %or_ln15_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_33"/></StgValue>
</operation>

<operation id="1182" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:748 %and_ln15_33 = and i1 %icmp_ln15_81, i1 %xor_ln15_33

]]></Node>
<StgValue><ssdm name="and_ln15_33"/></StgValue>
</operation>

<operation id="1183" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:749 %sel_tmp16 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_80, i1 %and_ln15_32, i1 %and_ln15_33

]]></Node>
<StgValue><ssdm name="sel_tmp16"/></StgValue>
</operation>

<operation id="1184" st_id="44" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:750 %x_int_17_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_103, i3 1, i18 %select_ln15_66, i3 0, i18 %select_ln15_67, i18 0, i3 %sel_tmp16

]]></Node>
<StgValue><ssdm name="x_int_17_write_assign"/></StgValue>
</operation>

<operation id="1185" st_id="44" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:773 %ashr_ln15_17 = ashr i54 %select_ln15_68, i54 %zext_ln15_53

]]></Node>
<StgValue><ssdm name="ashr_ln15_17"/></StgValue>
</operation>

<operation id="1186" st_id="44" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:810 %ashr_ln15_18 = ashr i54 %select_ln15_72, i54 %zext_ln15_56

]]></Node>
<StgValue><ssdm name="ashr_ln15_18"/></StgValue>
</operation>

<operation id="1187" st_id="44" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:847 %ashr_ln15_19 = ashr i54 %select_ln15_76, i54 %zext_ln15_59

]]></Node>
<StgValue><ssdm name="ashr_ln15_19"/></StgValue>
</operation>

<operation id="1188" st_id="44" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:884 %ashr_ln15_20 = ashr i54 %select_ln15_80, i54 %zext_ln15_62

]]></Node>
<StgValue><ssdm name="ashr_ln15_20"/></StgValue>
</operation>

<operation id="1189" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:891 %select_ln15_83 = select i1 %icmp_ln15_104, i18 %shl_ln15_20, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_83"/></StgValue>
</operation>

<operation id="1190" st_id="44" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:921 %ashr_ln15_21 = ashr i54 %select_ln15_84, i54 %zext_ln15_65

]]></Node>
<StgValue><ssdm name="ashr_ln15_21"/></StgValue>
</operation>

<operation id="1191" st_id="44" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:927 %shl_ln15_21 = shl i18 %trunc_ln15_133, i18 %select_ln15_85cast

]]></Node>
<StgValue><ssdm name="shl_ln15_21"/></StgValue>
</operation>

<operation id="1192" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:956 %icmp_ln15_113 = icmp_ult  i11 %select_ln15_89, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_113"/></StgValue>
</operation>

<operation id="1193" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:957 %zext_ln15_68 = zext i11 %select_ln15_89

]]></Node>
<StgValue><ssdm name="zext_ln15_68"/></StgValue>
</operation>

<operation id="1194" st_id="44" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:958 %ashr_ln15_22 = ashr i54 %select_ln15_88, i54 %zext_ln15_68

]]></Node>
<StgValue><ssdm name="ashr_ln15_22"/></StgValue>
</operation>

<operation id="1195" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:962 %icmp_ln15_114 = icmp_ult  i11 %select_ln15_89, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_114"/></StgValue>
</operation>

<operation id="1196" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:963 %select_ln15_89cast = zext i11 %select_ln15_89

]]></Node>
<StgValue><ssdm name="select_ln15_89cast"/></StgValue>
</operation>

<operation id="1197" st_id="44" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:964 %shl_ln15_22 = shl i18 %trunc_ln15_139, i18 %select_ln15_89cast

]]></Node>
<StgValue><ssdm name="shl_ln15_22"/></StgValue>
</operation>

<operation id="1198" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:983 %select_ln15_92 = select i1 %tmp_86, i54 %sub_ln15_69, i54 %zext_ln15_139

]]></Node>
<StgValue><ssdm name="select_ln15_92"/></StgValue>
</operation>

<operation id="1199" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:988 %add_ln15_24 = add i11 %trunc_ln15_144, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_24"/></StgValue>
</operation>

<operation id="1200" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:989 %sub_ln15_71 = sub i11 10, i11 %trunc_ln15_144

]]></Node>
<StgValue><ssdm name="sub_ln15_71"/></StgValue>
</operation>

<operation id="1201" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:990 %select_ln15_93 = select i1 %icmp_ln15_116, i11 %add_ln15_24, i11 %sub_ln15_71

]]></Node>
<StgValue><ssdm name="select_ln15_93"/></StgValue>
</operation>

<operation id="1202" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:992 %trunc_ln15_145 = trunc i54 %select_ln15_92

]]></Node>
<StgValue><ssdm name="trunc_ln15_145"/></StgValue>
</operation>

<operation id="1203" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:1015 %zext_ln15_72 = zext i11 %tmp_43

]]></Node>
<StgValue><ssdm name="zext_ln15_72"/></StgValue>
</operation>

<operation id="1204" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:1017 %zext_ln15_145_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_149

]]></Node>
<StgValue><ssdm name="zext_ln15_145_cast"/></StgValue>
</operation>

<operation id="1205" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:1018 %zext_ln15_145 = zext i53 %zext_ln15_145_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_145"/></StgValue>
</operation>

<operation id="1206" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1019 %sub_ln15_72 = sub i54 0, i54 %zext_ln15_145

]]></Node>
<StgValue><ssdm name="sub_ln15_72"/></StgValue>
</operation>

<operation id="1207" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:1021 %icmp_ln15_120 = icmp_eq  i63 %trunc_ln15_148, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_120"/></StgValue>
</operation>

<operation id="1208" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1022 %sub_ln15_73 = sub i12 1075, i12 %zext_ln15_72

]]></Node>
<StgValue><ssdm name="sub_ln15_73"/></StgValue>
</operation>

<operation id="1209" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:1023 %trunc_ln15_150 = trunc i12 %sub_ln15_73

]]></Node>
<StgValue><ssdm name="trunc_ln15_150"/></StgValue>
</operation>

<operation id="1210" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1024 %icmp_ln15_121 = icmp_sgt  i12 %sub_ln15_73, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_121"/></StgValue>
</operation>

<operation id="1211" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1028 %icmp_ln15_122 = icmp_eq  i12 %sub_ln15_73, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_122"/></StgValue>
</operation>

<operation id="1212" st_id="44" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1047 %pf_25 = fpext i32 %bitcast_ln15_25

]]></Node>
<StgValue><ssdm name="pf_25"/></StgValue>
</operation>

<operation id="1213" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:1048 %bitcast_ln716_25 = bitcast i64 %pf_25

]]></Node>
<StgValue><ssdm name="bitcast_ln716_25"/></StgValue>
</operation>

<operation id="1214" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:1049 %trunc_ln15_154 = trunc i64 %bitcast_ln716_25

]]></Node>
<StgValue><ssdm name="trunc_ln15_154"/></StgValue>
</operation>

<operation id="1215" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:1050 %tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_25, i32 63

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="1216" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1051 %tmp_44 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_25, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1217" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:1053 %trunc_ln15_155 = trunc i64 %bitcast_ln716_25

]]></Node>
<StgValue><ssdm name="trunc_ln15_155"/></StgValue>
</operation>

<operation id="1218" st_id="44" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1084 %pf_26 = fpext i32 %bitcast_ln15_26

]]></Node>
<StgValue><ssdm name="pf_26"/></StgValue>
</operation>

<operation id="1219" st_id="44" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1121 %pf_27 = fpext i32 %bitcast_ln15_27

]]></Node>
<StgValue><ssdm name="pf_27"/></StgValue>
</operation>

<operation id="1220" st_id="44" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1158 %pf_28 = fpext i32 %bitcast_ln15_28

]]></Node>
<StgValue><ssdm name="pf_28"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1221" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:80 %bitcast_ln15_29 = bitcast i32 %gmem0_addr_read_31

]]></Node>
<StgValue><ssdm name="bitcast_ln15_29"/></StgValue>
</operation>

<operation id="1222" st_id="45" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:81 %gmem0_addr_read_32 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_32"/></StgValue>
</operation>

<operation id="1223" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:774 %trunc_ln15_110 = trunc i54 %ashr_ln15_17

]]></Node>
<StgValue><ssdm name="trunc_ln15_110"/></StgValue>
</operation>

<operation id="1224" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:775 %select_ln15_217 = select i1 %tmp_80, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_217"/></StgValue>
</operation>

<operation id="1225" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:776 %select_ln15_70 = select i1 %icmp_ln15_88, i18 %trunc_ln15_110, i18 %select_ln15_217

]]></Node>
<StgValue><ssdm name="select_ln15_70"/></StgValue>
</operation>

<operation id="1226" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:781 %xor_ln15_34 = xor i1 %icmp_ln15_85, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_34"/></StgValue>
</operation>

<operation id="1227" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:782 %and_ln15_34 = and i1 %icmp_ln15_87, i1 %xor_ln15_34

]]></Node>
<StgValue><ssdm name="and_ln15_34"/></StgValue>
</operation>

<operation id="1228" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:783 %or_ln15_17 = or i1 %icmp_ln15_85, i1 %icmp_ln15_87

]]></Node>
<StgValue><ssdm name="or_ln15_17"/></StgValue>
</operation>

<operation id="1229" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:784 %xor_ln15_35 = xor i1 %or_ln15_17, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_35"/></StgValue>
</operation>

<operation id="1230" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:785 %and_ln15_35 = and i1 %icmp_ln15_86, i1 %xor_ln15_35

]]></Node>
<StgValue><ssdm name="and_ln15_35"/></StgValue>
</operation>

<operation id="1231" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:786 %sel_tmp17 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_85, i1 %and_ln15_34, i1 %and_ln15_35

]]></Node>
<StgValue><ssdm name="sel_tmp17"/></StgValue>
</operation>

<operation id="1232" st_id="45" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:787 %x_int_18_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_109, i3 1, i18 %select_ln15_70, i3 0, i18 %select_ln15_71, i18 0, i3 %sel_tmp17

]]></Node>
<StgValue><ssdm name="x_int_18_write_assign"/></StgValue>
</operation>

<operation id="1233" st_id="45" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:810 %ashr_ln15_18 = ashr i54 %select_ln15_72, i54 %zext_ln15_56

]]></Node>
<StgValue><ssdm name="ashr_ln15_18"/></StgValue>
</operation>

<operation id="1234" st_id="45" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:847 %ashr_ln15_19 = ashr i54 %select_ln15_76, i54 %zext_ln15_59

]]></Node>
<StgValue><ssdm name="ashr_ln15_19"/></StgValue>
</operation>

<operation id="1235" st_id="45" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:884 %ashr_ln15_20 = ashr i54 %select_ln15_80, i54 %zext_ln15_62

]]></Node>
<StgValue><ssdm name="ashr_ln15_20"/></StgValue>
</operation>

<operation id="1236" st_id="45" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:921 %ashr_ln15_21 = ashr i54 %select_ln15_84, i54 %zext_ln15_65

]]></Node>
<StgValue><ssdm name="ashr_ln15_21"/></StgValue>
</operation>

<operation id="1237" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:928 %select_ln15_87 = select i1 %icmp_ln15_109, i18 %shl_ln15_21, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_87"/></StgValue>
</operation>

<operation id="1238" st_id="45" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:958 %ashr_ln15_22 = ashr i54 %select_ln15_88, i54 %zext_ln15_68

]]></Node>
<StgValue><ssdm name="ashr_ln15_22"/></StgValue>
</operation>

<operation id="1239" st_id="45" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:964 %shl_ln15_22 = shl i18 %trunc_ln15_139, i18 %select_ln15_89cast

]]></Node>
<StgValue><ssdm name="shl_ln15_22"/></StgValue>
</operation>

<operation id="1240" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:993 %icmp_ln15_118 = icmp_ult  i11 %select_ln15_93, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_118"/></StgValue>
</operation>

<operation id="1241" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:994 %zext_ln15_71 = zext i11 %select_ln15_93

]]></Node>
<StgValue><ssdm name="zext_ln15_71"/></StgValue>
</operation>

<operation id="1242" st_id="45" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:995 %ashr_ln15_23 = ashr i54 %select_ln15_92, i54 %zext_ln15_71

]]></Node>
<StgValue><ssdm name="ashr_ln15_23"/></StgValue>
</operation>

<operation id="1243" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:999 %icmp_ln15_119 = icmp_ult  i11 %select_ln15_93, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_119"/></StgValue>
</operation>

<operation id="1244" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:1000 %select_ln15_93cast = zext i11 %select_ln15_93

]]></Node>
<StgValue><ssdm name="select_ln15_93cast"/></StgValue>
</operation>

<operation id="1245" st_id="45" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1001 %shl_ln15_23 = shl i18 %trunc_ln15_145, i18 %select_ln15_93cast

]]></Node>
<StgValue><ssdm name="shl_ln15_23"/></StgValue>
</operation>

<operation id="1246" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:1020 %select_ln15_96 = select i1 %tmp_87, i54 %sub_ln15_72, i54 %zext_ln15_145

]]></Node>
<StgValue><ssdm name="select_ln15_96"/></StgValue>
</operation>

<operation id="1247" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1025 %add_ln15_25 = add i11 %trunc_ln15_150, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_25"/></StgValue>
</operation>

<operation id="1248" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1026 %sub_ln15_74 = sub i11 10, i11 %trunc_ln15_150

]]></Node>
<StgValue><ssdm name="sub_ln15_74"/></StgValue>
</operation>

<operation id="1249" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:1027 %select_ln15_97 = select i1 %icmp_ln15_121, i11 %add_ln15_25, i11 %sub_ln15_74

]]></Node>
<StgValue><ssdm name="select_ln15_97"/></StgValue>
</operation>

<operation id="1250" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1029 %trunc_ln15_151 = trunc i54 %select_ln15_96

]]></Node>
<StgValue><ssdm name="trunc_ln15_151"/></StgValue>
</operation>

<operation id="1251" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:1052 %zext_ln15_75 = zext i11 %tmp_44

]]></Node>
<StgValue><ssdm name="zext_ln15_75"/></StgValue>
</operation>

<operation id="1252" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:1054 %zext_ln15_150_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_155

]]></Node>
<StgValue><ssdm name="zext_ln15_150_cast"/></StgValue>
</operation>

<operation id="1253" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:1055 %zext_ln15_150 = zext i53 %zext_ln15_150_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_150"/></StgValue>
</operation>

<operation id="1254" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1056 %sub_ln15_75 = sub i54 0, i54 %zext_ln15_150

]]></Node>
<StgValue><ssdm name="sub_ln15_75"/></StgValue>
</operation>

<operation id="1255" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:1058 %icmp_ln15_125 = icmp_eq  i63 %trunc_ln15_154, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_125"/></StgValue>
</operation>

<operation id="1256" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1059 %sub_ln15_76 = sub i12 1075, i12 %zext_ln15_75

]]></Node>
<StgValue><ssdm name="sub_ln15_76"/></StgValue>
</operation>

<operation id="1257" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:1060 %trunc_ln15_156 = trunc i12 %sub_ln15_76

]]></Node>
<StgValue><ssdm name="trunc_ln15_156"/></StgValue>
</operation>

<operation id="1258" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1061 %icmp_ln15_126 = icmp_sgt  i12 %sub_ln15_76, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_126"/></StgValue>
</operation>

<operation id="1259" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1065 %icmp_ln15_127 = icmp_eq  i12 %sub_ln15_76, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_127"/></StgValue>
</operation>

<operation id="1260" st_id="45" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1084 %pf_26 = fpext i32 %bitcast_ln15_26

]]></Node>
<StgValue><ssdm name="pf_26"/></StgValue>
</operation>

<operation id="1261" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:1085 %bitcast_ln716_26 = bitcast i64 %pf_26

]]></Node>
<StgValue><ssdm name="bitcast_ln716_26"/></StgValue>
</operation>

<operation id="1262" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:1086 %trunc_ln15_160 = trunc i64 %bitcast_ln716_26

]]></Node>
<StgValue><ssdm name="trunc_ln15_160"/></StgValue>
</operation>

<operation id="1263" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:1087 %tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_26, i32 63

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1264" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1088 %tmp_45 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_26, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1265" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:1090 %trunc_ln15_161 = trunc i64 %bitcast_ln716_26

]]></Node>
<StgValue><ssdm name="trunc_ln15_161"/></StgValue>
</operation>

<operation id="1266" st_id="45" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1121 %pf_27 = fpext i32 %bitcast_ln15_27

]]></Node>
<StgValue><ssdm name="pf_27"/></StgValue>
</operation>

<operation id="1267" st_id="45" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1158 %pf_28 = fpext i32 %bitcast_ln15_28

]]></Node>
<StgValue><ssdm name="pf_28"/></StgValue>
</operation>

<operation id="1268" st_id="45" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1195 %pf_29 = fpext i32 %bitcast_ln15_29

]]></Node>
<StgValue><ssdm name="pf_29"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1269" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:82 %bitcast_ln15_30 = bitcast i32 %gmem0_addr_read_32

]]></Node>
<StgValue><ssdm name="bitcast_ln15_30"/></StgValue>
</operation>

<operation id="1270" st_id="46" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:83 %gmem0_addr_read_33 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_33"/></StgValue>
</operation>

<operation id="1271" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:811 %trunc_ln15_116 = trunc i54 %ashr_ln15_18

]]></Node>
<StgValue><ssdm name="trunc_ln15_116"/></StgValue>
</operation>

<operation id="1272" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:812 %select_ln15_218 = select i1 %tmp_81, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_218"/></StgValue>
</operation>

<operation id="1273" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:813 %select_ln15_74 = select i1 %icmp_ln15_93, i18 %trunc_ln15_116, i18 %select_ln15_218

]]></Node>
<StgValue><ssdm name="select_ln15_74"/></StgValue>
</operation>

<operation id="1274" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:818 %xor_ln15_36 = xor i1 %icmp_ln15_90, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_36"/></StgValue>
</operation>

<operation id="1275" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:819 %and_ln15_36 = and i1 %icmp_ln15_92, i1 %xor_ln15_36

]]></Node>
<StgValue><ssdm name="and_ln15_36"/></StgValue>
</operation>

<operation id="1276" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:820 %or_ln15_18 = or i1 %icmp_ln15_90, i1 %icmp_ln15_92

]]></Node>
<StgValue><ssdm name="or_ln15_18"/></StgValue>
</operation>

<operation id="1277" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:821 %xor_ln15_37 = xor i1 %or_ln15_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_37"/></StgValue>
</operation>

<operation id="1278" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:822 %and_ln15_37 = and i1 %icmp_ln15_91, i1 %xor_ln15_37

]]></Node>
<StgValue><ssdm name="and_ln15_37"/></StgValue>
</operation>

<operation id="1279" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:823 %sel_tmp18 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_90, i1 %and_ln15_36, i1 %and_ln15_37

]]></Node>
<StgValue><ssdm name="sel_tmp18"/></StgValue>
</operation>

<operation id="1280" st_id="46" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:824 %x_int_19_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_115, i3 1, i18 %select_ln15_74, i3 0, i18 %select_ln15_75, i18 0, i3 %sel_tmp18

]]></Node>
<StgValue><ssdm name="x_int_19_write_assign"/></StgValue>
</operation>

<operation id="1281" st_id="46" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:847 %ashr_ln15_19 = ashr i54 %select_ln15_76, i54 %zext_ln15_59

]]></Node>
<StgValue><ssdm name="ashr_ln15_19"/></StgValue>
</operation>

<operation id="1282" st_id="46" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:884 %ashr_ln15_20 = ashr i54 %select_ln15_80, i54 %zext_ln15_62

]]></Node>
<StgValue><ssdm name="ashr_ln15_20"/></StgValue>
</operation>

<operation id="1283" st_id="46" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:921 %ashr_ln15_21 = ashr i54 %select_ln15_84, i54 %zext_ln15_65

]]></Node>
<StgValue><ssdm name="ashr_ln15_21"/></StgValue>
</operation>

<operation id="1284" st_id="46" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:958 %ashr_ln15_22 = ashr i54 %select_ln15_88, i54 %zext_ln15_68

]]></Node>
<StgValue><ssdm name="ashr_ln15_22"/></StgValue>
</operation>

<operation id="1285" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:965 %select_ln15_91 = select i1 %icmp_ln15_114, i18 %shl_ln15_22, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_91"/></StgValue>
</operation>

<operation id="1286" st_id="46" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:995 %ashr_ln15_23 = ashr i54 %select_ln15_92, i54 %zext_ln15_71

]]></Node>
<StgValue><ssdm name="ashr_ln15_23"/></StgValue>
</operation>

<operation id="1287" st_id="46" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1001 %shl_ln15_23 = shl i18 %trunc_ln15_145, i18 %select_ln15_93cast

]]></Node>
<StgValue><ssdm name="shl_ln15_23"/></StgValue>
</operation>

<operation id="1288" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1030 %icmp_ln15_123 = icmp_ult  i11 %select_ln15_97, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_123"/></StgValue>
</operation>

<operation id="1289" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:1031 %zext_ln15_74 = zext i11 %select_ln15_97

]]></Node>
<StgValue><ssdm name="zext_ln15_74"/></StgValue>
</operation>

<operation id="1290" st_id="46" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1032 %ashr_ln15_24 = ashr i54 %select_ln15_96, i54 %zext_ln15_74

]]></Node>
<StgValue><ssdm name="ashr_ln15_24"/></StgValue>
</operation>

<operation id="1291" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1036 %icmp_ln15_124 = icmp_ult  i11 %select_ln15_97, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_124"/></StgValue>
</operation>

<operation id="1292" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:1037 %select_ln15_97cast = zext i11 %select_ln15_97

]]></Node>
<StgValue><ssdm name="select_ln15_97cast"/></StgValue>
</operation>

<operation id="1293" st_id="46" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1038 %shl_ln15_24 = shl i18 %trunc_ln15_151, i18 %select_ln15_97cast

]]></Node>
<StgValue><ssdm name="shl_ln15_24"/></StgValue>
</operation>

<operation id="1294" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:1057 %select_ln15_100 = select i1 %tmp_88, i54 %sub_ln15_75, i54 %zext_ln15_150

]]></Node>
<StgValue><ssdm name="select_ln15_100"/></StgValue>
</operation>

<operation id="1295" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1062 %add_ln15_26 = add i11 %trunc_ln15_156, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_26"/></StgValue>
</operation>

<operation id="1296" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1063 %sub_ln15_77 = sub i11 10, i11 %trunc_ln15_156

]]></Node>
<StgValue><ssdm name="sub_ln15_77"/></StgValue>
</operation>

<operation id="1297" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:1064 %select_ln15_101 = select i1 %icmp_ln15_126, i11 %add_ln15_26, i11 %sub_ln15_77

]]></Node>
<StgValue><ssdm name="select_ln15_101"/></StgValue>
</operation>

<operation id="1298" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1066 %trunc_ln15_157 = trunc i54 %select_ln15_100

]]></Node>
<StgValue><ssdm name="trunc_ln15_157"/></StgValue>
</operation>

<operation id="1299" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:1089 %zext_ln15_78 = zext i11 %tmp_45

]]></Node>
<StgValue><ssdm name="zext_ln15_78"/></StgValue>
</operation>

<operation id="1300" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:1091 %zext_ln15_152_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_161

]]></Node>
<StgValue><ssdm name="zext_ln15_152_cast"/></StgValue>
</operation>

<operation id="1301" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:1092 %zext_ln15_152 = zext i53 %zext_ln15_152_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_152"/></StgValue>
</operation>

<operation id="1302" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1093 %sub_ln15_78 = sub i54 0, i54 %zext_ln15_152

]]></Node>
<StgValue><ssdm name="sub_ln15_78"/></StgValue>
</operation>

<operation id="1303" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:1095 %icmp_ln15_130 = icmp_eq  i63 %trunc_ln15_160, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_130"/></StgValue>
</operation>

<operation id="1304" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1096 %sub_ln15_79 = sub i12 1075, i12 %zext_ln15_78

]]></Node>
<StgValue><ssdm name="sub_ln15_79"/></StgValue>
</operation>

<operation id="1305" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:1097 %trunc_ln15_162 = trunc i12 %sub_ln15_79

]]></Node>
<StgValue><ssdm name="trunc_ln15_162"/></StgValue>
</operation>

<operation id="1306" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1098 %icmp_ln15_131 = icmp_sgt  i12 %sub_ln15_79, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_131"/></StgValue>
</operation>

<operation id="1307" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1102 %icmp_ln15_132 = icmp_eq  i12 %sub_ln15_79, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_132"/></StgValue>
</operation>

<operation id="1308" st_id="46" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1121 %pf_27 = fpext i32 %bitcast_ln15_27

]]></Node>
<StgValue><ssdm name="pf_27"/></StgValue>
</operation>

<operation id="1309" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:1122 %bitcast_ln716_27 = bitcast i64 %pf_27

]]></Node>
<StgValue><ssdm name="bitcast_ln716_27"/></StgValue>
</operation>

<operation id="1310" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:1123 %trunc_ln15_166 = trunc i64 %bitcast_ln716_27

]]></Node>
<StgValue><ssdm name="trunc_ln15_166"/></StgValue>
</operation>

<operation id="1311" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:1124 %tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_27, i32 63

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1312" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1125 %tmp_46 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_27, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1313" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:1127 %trunc_ln15_167 = trunc i64 %bitcast_ln716_27

]]></Node>
<StgValue><ssdm name="trunc_ln15_167"/></StgValue>
</operation>

<operation id="1314" st_id="46" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1158 %pf_28 = fpext i32 %bitcast_ln15_28

]]></Node>
<StgValue><ssdm name="pf_28"/></StgValue>
</operation>

<operation id="1315" st_id="46" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1195 %pf_29 = fpext i32 %bitcast_ln15_29

]]></Node>
<StgValue><ssdm name="pf_29"/></StgValue>
</operation>

<operation id="1316" st_id="46" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1232 %pf_30 = fpext i32 %bitcast_ln15_30

]]></Node>
<StgValue><ssdm name="pf_30"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1317" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:84 %bitcast_ln15_31 = bitcast i32 %gmem0_addr_read_33

]]></Node>
<StgValue><ssdm name="bitcast_ln15_31"/></StgValue>
</operation>

<operation id="1318" st_id="47" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:85 %gmem0_addr_read_34 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_34"/></StgValue>
</operation>

<operation id="1319" st_id="47" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:847 %ashr_ln15_19 = ashr i54 %select_ln15_76, i54 %zext_ln15_59

]]></Node>
<StgValue><ssdm name="ashr_ln15_19"/></StgValue>
</operation>

<operation id="1320" st_id="47" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:884 %ashr_ln15_20 = ashr i54 %select_ln15_80, i54 %zext_ln15_62

]]></Node>
<StgValue><ssdm name="ashr_ln15_20"/></StgValue>
</operation>

<operation id="1321" st_id="47" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:921 %ashr_ln15_21 = ashr i54 %select_ln15_84, i54 %zext_ln15_65

]]></Node>
<StgValue><ssdm name="ashr_ln15_21"/></StgValue>
</operation>

<operation id="1322" st_id="47" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:958 %ashr_ln15_22 = ashr i54 %select_ln15_88, i54 %zext_ln15_68

]]></Node>
<StgValue><ssdm name="ashr_ln15_22"/></StgValue>
</operation>

<operation id="1323" st_id="47" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:995 %ashr_ln15_23 = ashr i54 %select_ln15_92, i54 %zext_ln15_71

]]></Node>
<StgValue><ssdm name="ashr_ln15_23"/></StgValue>
</operation>

<operation id="1324" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1002 %select_ln15_95 = select i1 %icmp_ln15_119, i18 %shl_ln15_23, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_95"/></StgValue>
</operation>

<operation id="1325" st_id="47" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1032 %ashr_ln15_24 = ashr i54 %select_ln15_96, i54 %zext_ln15_74

]]></Node>
<StgValue><ssdm name="ashr_ln15_24"/></StgValue>
</operation>

<operation id="1326" st_id="47" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1038 %shl_ln15_24 = shl i18 %trunc_ln15_151, i18 %select_ln15_97cast

]]></Node>
<StgValue><ssdm name="shl_ln15_24"/></StgValue>
</operation>

<operation id="1327" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1067 %icmp_ln15_128 = icmp_ult  i11 %select_ln15_101, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_128"/></StgValue>
</operation>

<operation id="1328" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:1068 %zext_ln15_77 = zext i11 %select_ln15_101

]]></Node>
<StgValue><ssdm name="zext_ln15_77"/></StgValue>
</operation>

<operation id="1329" st_id="47" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1069 %ashr_ln15_25 = ashr i54 %select_ln15_100, i54 %zext_ln15_77

]]></Node>
<StgValue><ssdm name="ashr_ln15_25"/></StgValue>
</operation>

<operation id="1330" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1073 %icmp_ln15_129 = icmp_ult  i11 %select_ln15_101, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_129"/></StgValue>
</operation>

<operation id="1331" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:1074 %select_ln15_101cast = zext i11 %select_ln15_101

]]></Node>
<StgValue><ssdm name="select_ln15_101cast"/></StgValue>
</operation>

<operation id="1332" st_id="47" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1075 %shl_ln15_25 = shl i18 %trunc_ln15_157, i18 %select_ln15_101cast

]]></Node>
<StgValue><ssdm name="shl_ln15_25"/></StgValue>
</operation>

<operation id="1333" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:1094 %select_ln15_104 = select i1 %tmp_89, i54 %sub_ln15_78, i54 %zext_ln15_152

]]></Node>
<StgValue><ssdm name="select_ln15_104"/></StgValue>
</operation>

<operation id="1334" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1099 %add_ln15_27 = add i11 %trunc_ln15_162, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_27"/></StgValue>
</operation>

<operation id="1335" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1100 %sub_ln15_80 = sub i11 10, i11 %trunc_ln15_162

]]></Node>
<StgValue><ssdm name="sub_ln15_80"/></StgValue>
</operation>

<operation id="1336" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:1101 %select_ln15_105 = select i1 %icmp_ln15_131, i11 %add_ln15_27, i11 %sub_ln15_80

]]></Node>
<StgValue><ssdm name="select_ln15_105"/></StgValue>
</operation>

<operation id="1337" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1103 %trunc_ln15_163 = trunc i54 %select_ln15_104

]]></Node>
<StgValue><ssdm name="trunc_ln15_163"/></StgValue>
</operation>

<operation id="1338" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:1126 %zext_ln15_81 = zext i11 %tmp_46

]]></Node>
<StgValue><ssdm name="zext_ln15_81"/></StgValue>
</operation>

<operation id="1339" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:1128 %zext_ln15_154_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_167

]]></Node>
<StgValue><ssdm name="zext_ln15_154_cast"/></StgValue>
</operation>

<operation id="1340" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:1129 %zext_ln15_154 = zext i53 %zext_ln15_154_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_154"/></StgValue>
</operation>

<operation id="1341" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1130 %sub_ln15_81 = sub i54 0, i54 %zext_ln15_154

]]></Node>
<StgValue><ssdm name="sub_ln15_81"/></StgValue>
</operation>

<operation id="1342" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:1132 %icmp_ln15_135 = icmp_eq  i63 %trunc_ln15_166, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_135"/></StgValue>
</operation>

<operation id="1343" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1133 %sub_ln15_82 = sub i12 1075, i12 %zext_ln15_81

]]></Node>
<StgValue><ssdm name="sub_ln15_82"/></StgValue>
</operation>

<operation id="1344" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:1134 %trunc_ln15_168 = trunc i12 %sub_ln15_82

]]></Node>
<StgValue><ssdm name="trunc_ln15_168"/></StgValue>
</operation>

<operation id="1345" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1135 %icmp_ln15_136 = icmp_sgt  i12 %sub_ln15_82, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_136"/></StgValue>
</operation>

<operation id="1346" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1139 %icmp_ln15_137 = icmp_eq  i12 %sub_ln15_82, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_137"/></StgValue>
</operation>

<operation id="1347" st_id="47" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1158 %pf_28 = fpext i32 %bitcast_ln15_28

]]></Node>
<StgValue><ssdm name="pf_28"/></StgValue>
</operation>

<operation id="1348" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:1159 %bitcast_ln716_28 = bitcast i64 %pf_28

]]></Node>
<StgValue><ssdm name="bitcast_ln716_28"/></StgValue>
</operation>

<operation id="1349" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:1160 %trunc_ln15_172 = trunc i64 %bitcast_ln716_28

]]></Node>
<StgValue><ssdm name="trunc_ln15_172"/></StgValue>
</operation>

<operation id="1350" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:1161 %tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_28, i32 63

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1351" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1162 %tmp_47 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_28, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1352" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:1164 %trunc_ln15_173 = trunc i64 %bitcast_ln716_28

]]></Node>
<StgValue><ssdm name="trunc_ln15_173"/></StgValue>
</operation>

<operation id="1353" st_id="47" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1195 %pf_29 = fpext i32 %bitcast_ln15_29

]]></Node>
<StgValue><ssdm name="pf_29"/></StgValue>
</operation>

<operation id="1354" st_id="47" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1232 %pf_30 = fpext i32 %bitcast_ln15_30

]]></Node>
<StgValue><ssdm name="pf_30"/></StgValue>
</operation>

<operation id="1355" st_id="47" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1269 %pf_31 = fpext i32 %bitcast_ln15_31

]]></Node>
<StgValue><ssdm name="pf_31"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1356" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:86 %bitcast_ln15_32 = bitcast i32 %gmem0_addr_read_34

]]></Node>
<StgValue><ssdm name="bitcast_ln15_32"/></StgValue>
</operation>

<operation id="1357" st_id="48" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:87 %gmem0_addr_read_35 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_35"/></StgValue>
</operation>

<operation id="1358" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:848 %trunc_ln15_122 = trunc i54 %ashr_ln15_19

]]></Node>
<StgValue><ssdm name="trunc_ln15_122"/></StgValue>
</operation>

<operation id="1359" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:849 %select_ln15_219 = select i1 %tmp_82, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_219"/></StgValue>
</operation>

<operation id="1360" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:850 %select_ln15_78 = select i1 %icmp_ln15_98, i18 %trunc_ln15_122, i18 %select_ln15_219

]]></Node>
<StgValue><ssdm name="select_ln15_78"/></StgValue>
</operation>

<operation id="1361" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:855 %xor_ln15_38 = xor i1 %icmp_ln15_95, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_38"/></StgValue>
</operation>

<operation id="1362" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:856 %and_ln15_38 = and i1 %icmp_ln15_97, i1 %xor_ln15_38

]]></Node>
<StgValue><ssdm name="and_ln15_38"/></StgValue>
</operation>

<operation id="1363" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:857 %or_ln15_19 = or i1 %icmp_ln15_95, i1 %icmp_ln15_97

]]></Node>
<StgValue><ssdm name="or_ln15_19"/></StgValue>
</operation>

<operation id="1364" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:858 %xor_ln15_39 = xor i1 %or_ln15_19, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_39"/></StgValue>
</operation>

<operation id="1365" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:859 %and_ln15_39 = and i1 %icmp_ln15_96, i1 %xor_ln15_39

]]></Node>
<StgValue><ssdm name="and_ln15_39"/></StgValue>
</operation>

<operation id="1366" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:860 %sel_tmp19 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_95, i1 %and_ln15_38, i1 %and_ln15_39

]]></Node>
<StgValue><ssdm name="sel_tmp19"/></StgValue>
</operation>

<operation id="1367" st_id="48" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:861 %x_int_21_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_121, i3 1, i18 %select_ln15_78, i3 0, i18 %select_ln15_79, i18 0, i3 %sel_tmp19

]]></Node>
<StgValue><ssdm name="x_int_21_write_assign"/></StgValue>
</operation>

<operation id="1368" st_id="48" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:884 %ashr_ln15_20 = ashr i54 %select_ln15_80, i54 %zext_ln15_62

]]></Node>
<StgValue><ssdm name="ashr_ln15_20"/></StgValue>
</operation>

<operation id="1369" st_id="48" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:921 %ashr_ln15_21 = ashr i54 %select_ln15_84, i54 %zext_ln15_65

]]></Node>
<StgValue><ssdm name="ashr_ln15_21"/></StgValue>
</operation>

<operation id="1370" st_id="48" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:958 %ashr_ln15_22 = ashr i54 %select_ln15_88, i54 %zext_ln15_68

]]></Node>
<StgValue><ssdm name="ashr_ln15_22"/></StgValue>
</operation>

<operation id="1371" st_id="48" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:995 %ashr_ln15_23 = ashr i54 %select_ln15_92, i54 %zext_ln15_71

]]></Node>
<StgValue><ssdm name="ashr_ln15_23"/></StgValue>
</operation>

<operation id="1372" st_id="48" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1032 %ashr_ln15_24 = ashr i54 %select_ln15_96, i54 %zext_ln15_74

]]></Node>
<StgValue><ssdm name="ashr_ln15_24"/></StgValue>
</operation>

<operation id="1373" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1039 %select_ln15_99 = select i1 %icmp_ln15_124, i18 %shl_ln15_24, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_99"/></StgValue>
</operation>

<operation id="1374" st_id="48" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1069 %ashr_ln15_25 = ashr i54 %select_ln15_100, i54 %zext_ln15_77

]]></Node>
<StgValue><ssdm name="ashr_ln15_25"/></StgValue>
</operation>

<operation id="1375" st_id="48" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1075 %shl_ln15_25 = shl i18 %trunc_ln15_157, i18 %select_ln15_101cast

]]></Node>
<StgValue><ssdm name="shl_ln15_25"/></StgValue>
</operation>

<operation id="1376" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1104 %icmp_ln15_133 = icmp_ult  i11 %select_ln15_105, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_133"/></StgValue>
</operation>

<operation id="1377" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:1105 %zext_ln15_80 = zext i11 %select_ln15_105

]]></Node>
<StgValue><ssdm name="zext_ln15_80"/></StgValue>
</operation>

<operation id="1378" st_id="48" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1106 %ashr_ln15_26 = ashr i54 %select_ln15_104, i54 %zext_ln15_80

]]></Node>
<StgValue><ssdm name="ashr_ln15_26"/></StgValue>
</operation>

<operation id="1379" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1110 %icmp_ln15_134 = icmp_ult  i11 %select_ln15_105, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_134"/></StgValue>
</operation>

<operation id="1380" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:1111 %select_ln15_105cast = zext i11 %select_ln15_105

]]></Node>
<StgValue><ssdm name="select_ln15_105cast"/></StgValue>
</operation>

<operation id="1381" st_id="48" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1112 %shl_ln15_26 = shl i18 %trunc_ln15_163, i18 %select_ln15_105cast

]]></Node>
<StgValue><ssdm name="shl_ln15_26"/></StgValue>
</operation>

<operation id="1382" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:1131 %select_ln15_108 = select i1 %tmp_90, i54 %sub_ln15_81, i54 %zext_ln15_154

]]></Node>
<StgValue><ssdm name="select_ln15_108"/></StgValue>
</operation>

<operation id="1383" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1136 %add_ln15_28 = add i11 %trunc_ln15_168, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_28"/></StgValue>
</operation>

<operation id="1384" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1137 %sub_ln15_83 = sub i11 10, i11 %trunc_ln15_168

]]></Node>
<StgValue><ssdm name="sub_ln15_83"/></StgValue>
</operation>

<operation id="1385" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:1138 %select_ln15_109 = select i1 %icmp_ln15_136, i11 %add_ln15_28, i11 %sub_ln15_83

]]></Node>
<StgValue><ssdm name="select_ln15_109"/></StgValue>
</operation>

<operation id="1386" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1140 %trunc_ln15_169 = trunc i54 %select_ln15_108

]]></Node>
<StgValue><ssdm name="trunc_ln15_169"/></StgValue>
</operation>

<operation id="1387" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:1163 %zext_ln15_84 = zext i11 %tmp_47

]]></Node>
<StgValue><ssdm name="zext_ln15_84"/></StgValue>
</operation>

<operation id="1388" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:1165 %zext_ln15_156_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_173

]]></Node>
<StgValue><ssdm name="zext_ln15_156_cast"/></StgValue>
</operation>

<operation id="1389" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:1166 %zext_ln15_156 = zext i53 %zext_ln15_156_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_156"/></StgValue>
</operation>

<operation id="1390" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1167 %sub_ln15_84 = sub i54 0, i54 %zext_ln15_156

]]></Node>
<StgValue><ssdm name="sub_ln15_84"/></StgValue>
</operation>

<operation id="1391" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:1169 %icmp_ln15_140 = icmp_eq  i63 %trunc_ln15_172, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_140"/></StgValue>
</operation>

<operation id="1392" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1170 %sub_ln15_85 = sub i12 1075, i12 %zext_ln15_84

]]></Node>
<StgValue><ssdm name="sub_ln15_85"/></StgValue>
</operation>

<operation id="1393" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:1171 %trunc_ln15_174 = trunc i12 %sub_ln15_85

]]></Node>
<StgValue><ssdm name="trunc_ln15_174"/></StgValue>
</operation>

<operation id="1394" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1172 %icmp_ln15_141 = icmp_sgt  i12 %sub_ln15_85, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_141"/></StgValue>
</operation>

<operation id="1395" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1176 %icmp_ln15_142 = icmp_eq  i12 %sub_ln15_85, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_142"/></StgValue>
</operation>

<operation id="1396" st_id="48" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1195 %pf_29 = fpext i32 %bitcast_ln15_29

]]></Node>
<StgValue><ssdm name="pf_29"/></StgValue>
</operation>

<operation id="1397" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:1196 %bitcast_ln716_29 = bitcast i64 %pf_29

]]></Node>
<StgValue><ssdm name="bitcast_ln716_29"/></StgValue>
</operation>

<operation id="1398" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:1197 %trunc_ln15_178 = trunc i64 %bitcast_ln716_29

]]></Node>
<StgValue><ssdm name="trunc_ln15_178"/></StgValue>
</operation>

<operation id="1399" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:1198 %tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_29, i32 63

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1400" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1199 %tmp_48 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_29, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1401" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:1201 %trunc_ln15_179 = trunc i64 %bitcast_ln716_29

]]></Node>
<StgValue><ssdm name="trunc_ln15_179"/></StgValue>
</operation>

<operation id="1402" st_id="48" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1232 %pf_30 = fpext i32 %bitcast_ln15_30

]]></Node>
<StgValue><ssdm name="pf_30"/></StgValue>
</operation>

<operation id="1403" st_id="48" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1269 %pf_31 = fpext i32 %bitcast_ln15_31

]]></Node>
<StgValue><ssdm name="pf_31"/></StgValue>
</operation>

<operation id="1404" st_id="48" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1306 %pf_32 = fpext i32 %bitcast_ln15_32

]]></Node>
<StgValue><ssdm name="pf_32"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1405" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:88 %bitcast_ln15_33 = bitcast i32 %gmem0_addr_read_35

]]></Node>
<StgValue><ssdm name="bitcast_ln15_33"/></StgValue>
</operation>

<operation id="1406" st_id="49" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:89 %gmem0_addr_read_36 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_36"/></StgValue>
</operation>

<operation id="1407" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:885 %trunc_ln15_128 = trunc i54 %ashr_ln15_20

]]></Node>
<StgValue><ssdm name="trunc_ln15_128"/></StgValue>
</operation>

<operation id="1408" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:886 %select_ln15_220 = select i1 %tmp_83, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_220"/></StgValue>
</operation>

<operation id="1409" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:887 %select_ln15_82 = select i1 %icmp_ln15_103, i18 %trunc_ln15_128, i18 %select_ln15_220

]]></Node>
<StgValue><ssdm name="select_ln15_82"/></StgValue>
</operation>

<operation id="1410" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:892 %xor_ln15_40 = xor i1 %icmp_ln15_100, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_40"/></StgValue>
</operation>

<operation id="1411" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:893 %and_ln15_40 = and i1 %icmp_ln15_102, i1 %xor_ln15_40

]]></Node>
<StgValue><ssdm name="and_ln15_40"/></StgValue>
</operation>

<operation id="1412" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:894 %or_ln15_20 = or i1 %icmp_ln15_100, i1 %icmp_ln15_102

]]></Node>
<StgValue><ssdm name="or_ln15_20"/></StgValue>
</operation>

<operation id="1413" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:895 %xor_ln15_41 = xor i1 %or_ln15_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_41"/></StgValue>
</operation>

<operation id="1414" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:896 %and_ln15_41 = and i1 %icmp_ln15_101, i1 %xor_ln15_41

]]></Node>
<StgValue><ssdm name="and_ln15_41"/></StgValue>
</operation>

<operation id="1415" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:897 %sel_tmp20 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_100, i1 %and_ln15_40, i1 %and_ln15_41

]]></Node>
<StgValue><ssdm name="sel_tmp20"/></StgValue>
</operation>

<operation id="1416" st_id="49" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:898 %x_int_22_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_127, i3 1, i18 %select_ln15_82, i3 0, i18 %select_ln15_83, i18 0, i3 %sel_tmp20

]]></Node>
<StgValue><ssdm name="x_int_22_write_assign"/></StgValue>
</operation>

<operation id="1417" st_id="49" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:921 %ashr_ln15_21 = ashr i54 %select_ln15_84, i54 %zext_ln15_65

]]></Node>
<StgValue><ssdm name="ashr_ln15_21"/></StgValue>
</operation>

<operation id="1418" st_id="49" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:958 %ashr_ln15_22 = ashr i54 %select_ln15_88, i54 %zext_ln15_68

]]></Node>
<StgValue><ssdm name="ashr_ln15_22"/></StgValue>
</operation>

<operation id="1419" st_id="49" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:995 %ashr_ln15_23 = ashr i54 %select_ln15_92, i54 %zext_ln15_71

]]></Node>
<StgValue><ssdm name="ashr_ln15_23"/></StgValue>
</operation>

<operation id="1420" st_id="49" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1032 %ashr_ln15_24 = ashr i54 %select_ln15_96, i54 %zext_ln15_74

]]></Node>
<StgValue><ssdm name="ashr_ln15_24"/></StgValue>
</operation>

<operation id="1421" st_id="49" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1069 %ashr_ln15_25 = ashr i54 %select_ln15_100, i54 %zext_ln15_77

]]></Node>
<StgValue><ssdm name="ashr_ln15_25"/></StgValue>
</operation>

<operation id="1422" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1076 %select_ln15_103 = select i1 %icmp_ln15_129, i18 %shl_ln15_25, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_103"/></StgValue>
</operation>

<operation id="1423" st_id="49" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1106 %ashr_ln15_26 = ashr i54 %select_ln15_104, i54 %zext_ln15_80

]]></Node>
<StgValue><ssdm name="ashr_ln15_26"/></StgValue>
</operation>

<operation id="1424" st_id="49" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1112 %shl_ln15_26 = shl i18 %trunc_ln15_163, i18 %select_ln15_105cast

]]></Node>
<StgValue><ssdm name="shl_ln15_26"/></StgValue>
</operation>

<operation id="1425" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1141 %icmp_ln15_138 = icmp_ult  i11 %select_ln15_109, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_138"/></StgValue>
</operation>

<operation id="1426" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:1142 %zext_ln15_83 = zext i11 %select_ln15_109

]]></Node>
<StgValue><ssdm name="zext_ln15_83"/></StgValue>
</operation>

<operation id="1427" st_id="49" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1143 %ashr_ln15_27 = ashr i54 %select_ln15_108, i54 %zext_ln15_83

]]></Node>
<StgValue><ssdm name="ashr_ln15_27"/></StgValue>
</operation>

<operation id="1428" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1147 %icmp_ln15_139 = icmp_ult  i11 %select_ln15_109, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_139"/></StgValue>
</operation>

<operation id="1429" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:1148 %select_ln15_109cast = zext i11 %select_ln15_109

]]></Node>
<StgValue><ssdm name="select_ln15_109cast"/></StgValue>
</operation>

<operation id="1430" st_id="49" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1149 %shl_ln15_27 = shl i18 %trunc_ln15_169, i18 %select_ln15_109cast

]]></Node>
<StgValue><ssdm name="shl_ln15_27"/></StgValue>
</operation>

<operation id="1431" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:1168 %select_ln15_112 = select i1 %tmp_91, i54 %sub_ln15_84, i54 %zext_ln15_156

]]></Node>
<StgValue><ssdm name="select_ln15_112"/></StgValue>
</operation>

<operation id="1432" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1173 %add_ln15_29 = add i11 %trunc_ln15_174, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_29"/></StgValue>
</operation>

<operation id="1433" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1174 %sub_ln15_86 = sub i11 10, i11 %trunc_ln15_174

]]></Node>
<StgValue><ssdm name="sub_ln15_86"/></StgValue>
</operation>

<operation id="1434" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:1175 %select_ln15_113 = select i1 %icmp_ln15_141, i11 %add_ln15_29, i11 %sub_ln15_86

]]></Node>
<StgValue><ssdm name="select_ln15_113"/></StgValue>
</operation>

<operation id="1435" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1177 %trunc_ln15_175 = trunc i54 %select_ln15_112

]]></Node>
<StgValue><ssdm name="trunc_ln15_175"/></StgValue>
</operation>

<operation id="1436" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:1200 %zext_ln15_87 = zext i11 %tmp_48

]]></Node>
<StgValue><ssdm name="zext_ln15_87"/></StgValue>
</operation>

<operation id="1437" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:1202 %zext_ln15_158_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_179

]]></Node>
<StgValue><ssdm name="zext_ln15_158_cast"/></StgValue>
</operation>

<operation id="1438" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:1203 %zext_ln15_158 = zext i53 %zext_ln15_158_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_158"/></StgValue>
</operation>

<operation id="1439" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1204 %sub_ln15_87 = sub i54 0, i54 %zext_ln15_158

]]></Node>
<StgValue><ssdm name="sub_ln15_87"/></StgValue>
</operation>

<operation id="1440" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:1206 %icmp_ln15_145 = icmp_eq  i63 %trunc_ln15_178, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_145"/></StgValue>
</operation>

<operation id="1441" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1207 %sub_ln15_88 = sub i12 1075, i12 %zext_ln15_87

]]></Node>
<StgValue><ssdm name="sub_ln15_88"/></StgValue>
</operation>

<operation id="1442" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:1208 %trunc_ln15_180 = trunc i12 %sub_ln15_88

]]></Node>
<StgValue><ssdm name="trunc_ln15_180"/></StgValue>
</operation>

<operation id="1443" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1209 %icmp_ln15_146 = icmp_sgt  i12 %sub_ln15_88, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_146"/></StgValue>
</operation>

<operation id="1444" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1213 %icmp_ln15_147 = icmp_eq  i12 %sub_ln15_88, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_147"/></StgValue>
</operation>

<operation id="1445" st_id="49" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1232 %pf_30 = fpext i32 %bitcast_ln15_30

]]></Node>
<StgValue><ssdm name="pf_30"/></StgValue>
</operation>

<operation id="1446" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:1233 %bitcast_ln716_30 = bitcast i64 %pf_30

]]></Node>
<StgValue><ssdm name="bitcast_ln716_30"/></StgValue>
</operation>

<operation id="1447" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:1234 %trunc_ln15_184 = trunc i64 %bitcast_ln716_30

]]></Node>
<StgValue><ssdm name="trunc_ln15_184"/></StgValue>
</operation>

<operation id="1448" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:1235 %tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_30, i32 63

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1449" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1236 %tmp_49 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_30, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1450" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:1238 %trunc_ln15_185 = trunc i64 %bitcast_ln716_30

]]></Node>
<StgValue><ssdm name="trunc_ln15_185"/></StgValue>
</operation>

<operation id="1451" st_id="49" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1269 %pf_31 = fpext i32 %bitcast_ln15_31

]]></Node>
<StgValue><ssdm name="pf_31"/></StgValue>
</operation>

<operation id="1452" st_id="49" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1306 %pf_32 = fpext i32 %bitcast_ln15_32

]]></Node>
<StgValue><ssdm name="pf_32"/></StgValue>
</operation>

<operation id="1453" st_id="49" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1343 %pf_33 = fpext i32 %bitcast_ln15_33

]]></Node>
<StgValue><ssdm name="pf_33"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1454" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:90 %bitcast_ln15_34 = bitcast i32 %gmem0_addr_read_36

]]></Node>
<StgValue><ssdm name="bitcast_ln15_34"/></StgValue>
</operation>

<operation id="1455" st_id="50" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:91 %gmem0_addr_read_37 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_37"/></StgValue>
</operation>

<operation id="1456" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:922 %trunc_ln15_134 = trunc i54 %ashr_ln15_21

]]></Node>
<StgValue><ssdm name="trunc_ln15_134"/></StgValue>
</operation>

<operation id="1457" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:923 %select_ln15_221 = select i1 %tmp_84, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_221"/></StgValue>
</operation>

<operation id="1458" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:924 %select_ln15_86 = select i1 %icmp_ln15_108, i18 %trunc_ln15_134, i18 %select_ln15_221

]]></Node>
<StgValue><ssdm name="select_ln15_86"/></StgValue>
</operation>

<operation id="1459" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:929 %xor_ln15_42 = xor i1 %icmp_ln15_105, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_42"/></StgValue>
</operation>

<operation id="1460" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:930 %and_ln15_42 = and i1 %icmp_ln15_107, i1 %xor_ln15_42

]]></Node>
<StgValue><ssdm name="and_ln15_42"/></StgValue>
</operation>

<operation id="1461" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:931 %or_ln15_21 = or i1 %icmp_ln15_105, i1 %icmp_ln15_107

]]></Node>
<StgValue><ssdm name="or_ln15_21"/></StgValue>
</operation>

<operation id="1462" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:932 %xor_ln15_43 = xor i1 %or_ln15_21, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_43"/></StgValue>
</operation>

<operation id="1463" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:933 %and_ln15_43 = and i1 %icmp_ln15_106, i1 %xor_ln15_43

]]></Node>
<StgValue><ssdm name="and_ln15_43"/></StgValue>
</operation>

<operation id="1464" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:934 %sel_tmp21 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_105, i1 %and_ln15_42, i1 %and_ln15_43

]]></Node>
<StgValue><ssdm name="sel_tmp21"/></StgValue>
</operation>

<operation id="1465" st_id="50" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:935 %x_int_23_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_133, i3 1, i18 %select_ln15_86, i3 0, i18 %select_ln15_87, i18 0, i3 %sel_tmp21

]]></Node>
<StgValue><ssdm name="x_int_23_write_assign"/></StgValue>
</operation>

<operation id="1466" st_id="50" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:958 %ashr_ln15_22 = ashr i54 %select_ln15_88, i54 %zext_ln15_68

]]></Node>
<StgValue><ssdm name="ashr_ln15_22"/></StgValue>
</operation>

<operation id="1467" st_id="50" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:995 %ashr_ln15_23 = ashr i54 %select_ln15_92, i54 %zext_ln15_71

]]></Node>
<StgValue><ssdm name="ashr_ln15_23"/></StgValue>
</operation>

<operation id="1468" st_id="50" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1032 %ashr_ln15_24 = ashr i54 %select_ln15_96, i54 %zext_ln15_74

]]></Node>
<StgValue><ssdm name="ashr_ln15_24"/></StgValue>
</operation>

<operation id="1469" st_id="50" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1069 %ashr_ln15_25 = ashr i54 %select_ln15_100, i54 %zext_ln15_77

]]></Node>
<StgValue><ssdm name="ashr_ln15_25"/></StgValue>
</operation>

<operation id="1470" st_id="50" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1106 %ashr_ln15_26 = ashr i54 %select_ln15_104, i54 %zext_ln15_80

]]></Node>
<StgValue><ssdm name="ashr_ln15_26"/></StgValue>
</operation>

<operation id="1471" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1113 %select_ln15_107 = select i1 %icmp_ln15_134, i18 %shl_ln15_26, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_107"/></StgValue>
</operation>

<operation id="1472" st_id="50" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1143 %ashr_ln15_27 = ashr i54 %select_ln15_108, i54 %zext_ln15_83

]]></Node>
<StgValue><ssdm name="ashr_ln15_27"/></StgValue>
</operation>

<operation id="1473" st_id="50" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1149 %shl_ln15_27 = shl i18 %trunc_ln15_169, i18 %select_ln15_109cast

]]></Node>
<StgValue><ssdm name="shl_ln15_27"/></StgValue>
</operation>

<operation id="1474" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1178 %icmp_ln15_143 = icmp_ult  i11 %select_ln15_113, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_143"/></StgValue>
</operation>

<operation id="1475" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:1179 %zext_ln15_86 = zext i11 %select_ln15_113

]]></Node>
<StgValue><ssdm name="zext_ln15_86"/></StgValue>
</operation>

<operation id="1476" st_id="50" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1180 %ashr_ln15_28 = ashr i54 %select_ln15_112, i54 %zext_ln15_86

]]></Node>
<StgValue><ssdm name="ashr_ln15_28"/></StgValue>
</operation>

<operation id="1477" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1184 %icmp_ln15_144 = icmp_ult  i11 %select_ln15_113, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_144"/></StgValue>
</operation>

<operation id="1478" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:1185 %select_ln15_113cast = zext i11 %select_ln15_113

]]></Node>
<StgValue><ssdm name="select_ln15_113cast"/></StgValue>
</operation>

<operation id="1479" st_id="50" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1186 %shl_ln15_28 = shl i18 %trunc_ln15_175, i18 %select_ln15_113cast

]]></Node>
<StgValue><ssdm name="shl_ln15_28"/></StgValue>
</operation>

<operation id="1480" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:1205 %select_ln15_116 = select i1 %tmp_92, i54 %sub_ln15_87, i54 %zext_ln15_158

]]></Node>
<StgValue><ssdm name="select_ln15_116"/></StgValue>
</operation>

<operation id="1481" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1210 %add_ln15_30 = add i11 %trunc_ln15_180, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_30"/></StgValue>
</operation>

<operation id="1482" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1211 %sub_ln15_89 = sub i11 10, i11 %trunc_ln15_180

]]></Node>
<StgValue><ssdm name="sub_ln15_89"/></StgValue>
</operation>

<operation id="1483" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:1212 %select_ln15_117 = select i1 %icmp_ln15_146, i11 %add_ln15_30, i11 %sub_ln15_89

]]></Node>
<StgValue><ssdm name="select_ln15_117"/></StgValue>
</operation>

<operation id="1484" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1214 %trunc_ln15_181 = trunc i54 %select_ln15_116

]]></Node>
<StgValue><ssdm name="trunc_ln15_181"/></StgValue>
</operation>

<operation id="1485" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:1237 %zext_ln15_90 = zext i11 %tmp_49

]]></Node>
<StgValue><ssdm name="zext_ln15_90"/></StgValue>
</operation>

<operation id="1486" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:1239 %zext_ln15_160_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_185

]]></Node>
<StgValue><ssdm name="zext_ln15_160_cast"/></StgValue>
</operation>

<operation id="1487" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:1240 %zext_ln15_160 = zext i53 %zext_ln15_160_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_160"/></StgValue>
</operation>

<operation id="1488" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1241 %sub_ln15_90 = sub i54 0, i54 %zext_ln15_160

]]></Node>
<StgValue><ssdm name="sub_ln15_90"/></StgValue>
</operation>

<operation id="1489" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:1243 %icmp_ln15_150 = icmp_eq  i63 %trunc_ln15_184, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_150"/></StgValue>
</operation>

<operation id="1490" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1244 %sub_ln15_91 = sub i12 1075, i12 %zext_ln15_90

]]></Node>
<StgValue><ssdm name="sub_ln15_91"/></StgValue>
</operation>

<operation id="1491" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:1245 %trunc_ln15_186 = trunc i12 %sub_ln15_91

]]></Node>
<StgValue><ssdm name="trunc_ln15_186"/></StgValue>
</operation>

<operation id="1492" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1246 %icmp_ln15_151 = icmp_sgt  i12 %sub_ln15_91, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_151"/></StgValue>
</operation>

<operation id="1493" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1250 %icmp_ln15_152 = icmp_eq  i12 %sub_ln15_91, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_152"/></StgValue>
</operation>

<operation id="1494" st_id="50" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1269 %pf_31 = fpext i32 %bitcast_ln15_31

]]></Node>
<StgValue><ssdm name="pf_31"/></StgValue>
</operation>

<operation id="1495" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:1270 %bitcast_ln716_31 = bitcast i64 %pf_31

]]></Node>
<StgValue><ssdm name="bitcast_ln716_31"/></StgValue>
</operation>

<operation id="1496" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:1271 %trunc_ln15_190 = trunc i64 %bitcast_ln716_31

]]></Node>
<StgValue><ssdm name="trunc_ln15_190"/></StgValue>
</operation>

<operation id="1497" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:1272 %tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_31, i32 63

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1498" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1273 %tmp_50 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_31, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1499" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:1275 %trunc_ln15_191 = trunc i64 %bitcast_ln716_31

]]></Node>
<StgValue><ssdm name="trunc_ln15_191"/></StgValue>
</operation>

<operation id="1500" st_id="50" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1306 %pf_32 = fpext i32 %bitcast_ln15_32

]]></Node>
<StgValue><ssdm name="pf_32"/></StgValue>
</operation>

<operation id="1501" st_id="50" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1343 %pf_33 = fpext i32 %bitcast_ln15_33

]]></Node>
<StgValue><ssdm name="pf_33"/></StgValue>
</operation>

<operation id="1502" st_id="50" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1380 %pf_34 = fpext i32 %bitcast_ln15_34

]]></Node>
<StgValue><ssdm name="pf_34"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1503" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:92 %bitcast_ln15_35 = bitcast i32 %gmem0_addr_read_37

]]></Node>
<StgValue><ssdm name="bitcast_ln15_35"/></StgValue>
</operation>

<operation id="1504" st_id="51" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:93 %gmem0_addr_read_38 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_38"/></StgValue>
</operation>

<operation id="1505" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:959 %trunc_ln15_140 = trunc i54 %ashr_ln15_22

]]></Node>
<StgValue><ssdm name="trunc_ln15_140"/></StgValue>
</operation>

<operation id="1506" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:960 %select_ln15_222 = select i1 %tmp_85, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_222"/></StgValue>
</operation>

<operation id="1507" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:961 %select_ln15_90 = select i1 %icmp_ln15_113, i18 %trunc_ln15_140, i18 %select_ln15_222

]]></Node>
<StgValue><ssdm name="select_ln15_90"/></StgValue>
</operation>

<operation id="1508" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:966 %xor_ln15_44 = xor i1 %icmp_ln15_110, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_44"/></StgValue>
</operation>

<operation id="1509" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:967 %and_ln15_44 = and i1 %icmp_ln15_112, i1 %xor_ln15_44

]]></Node>
<StgValue><ssdm name="and_ln15_44"/></StgValue>
</operation>

<operation id="1510" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:968 %or_ln15_22 = or i1 %icmp_ln15_110, i1 %icmp_ln15_112

]]></Node>
<StgValue><ssdm name="or_ln15_22"/></StgValue>
</operation>

<operation id="1511" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:969 %xor_ln15_45 = xor i1 %or_ln15_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_45"/></StgValue>
</operation>

<operation id="1512" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:970 %and_ln15_45 = and i1 %icmp_ln15_111, i1 %xor_ln15_45

]]></Node>
<StgValue><ssdm name="and_ln15_45"/></StgValue>
</operation>

<operation id="1513" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:971 %sel_tmp22 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_110, i1 %and_ln15_44, i1 %and_ln15_45

]]></Node>
<StgValue><ssdm name="sel_tmp22"/></StgValue>
</operation>

<operation id="1514" st_id="51" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:972 %x_int_24_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_139, i3 1, i18 %select_ln15_90, i3 0, i18 %select_ln15_91, i18 0, i3 %sel_tmp22

]]></Node>
<StgValue><ssdm name="x_int_24_write_assign"/></StgValue>
</operation>

<operation id="1515" st_id="51" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:995 %ashr_ln15_23 = ashr i54 %select_ln15_92, i54 %zext_ln15_71

]]></Node>
<StgValue><ssdm name="ashr_ln15_23"/></StgValue>
</operation>

<operation id="1516" st_id="51" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1032 %ashr_ln15_24 = ashr i54 %select_ln15_96, i54 %zext_ln15_74

]]></Node>
<StgValue><ssdm name="ashr_ln15_24"/></StgValue>
</operation>

<operation id="1517" st_id="51" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1069 %ashr_ln15_25 = ashr i54 %select_ln15_100, i54 %zext_ln15_77

]]></Node>
<StgValue><ssdm name="ashr_ln15_25"/></StgValue>
</operation>

<operation id="1518" st_id="51" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1106 %ashr_ln15_26 = ashr i54 %select_ln15_104, i54 %zext_ln15_80

]]></Node>
<StgValue><ssdm name="ashr_ln15_26"/></StgValue>
</operation>

<operation id="1519" st_id="51" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1143 %ashr_ln15_27 = ashr i54 %select_ln15_108, i54 %zext_ln15_83

]]></Node>
<StgValue><ssdm name="ashr_ln15_27"/></StgValue>
</operation>

<operation id="1520" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1150 %select_ln15_111 = select i1 %icmp_ln15_139, i18 %shl_ln15_27, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_111"/></StgValue>
</operation>

<operation id="1521" st_id="51" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1180 %ashr_ln15_28 = ashr i54 %select_ln15_112, i54 %zext_ln15_86

]]></Node>
<StgValue><ssdm name="ashr_ln15_28"/></StgValue>
</operation>

<operation id="1522" st_id="51" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1186 %shl_ln15_28 = shl i18 %trunc_ln15_175, i18 %select_ln15_113cast

]]></Node>
<StgValue><ssdm name="shl_ln15_28"/></StgValue>
</operation>

<operation id="1523" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1215 %icmp_ln15_148 = icmp_ult  i11 %select_ln15_117, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_148"/></StgValue>
</operation>

<operation id="1524" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:1216 %zext_ln15_89 = zext i11 %select_ln15_117

]]></Node>
<StgValue><ssdm name="zext_ln15_89"/></StgValue>
</operation>

<operation id="1525" st_id="51" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1217 %ashr_ln15_29 = ashr i54 %select_ln15_116, i54 %zext_ln15_89

]]></Node>
<StgValue><ssdm name="ashr_ln15_29"/></StgValue>
</operation>

<operation id="1526" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1221 %icmp_ln15_149 = icmp_ult  i11 %select_ln15_117, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_149"/></StgValue>
</operation>

<operation id="1527" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:1222 %select_ln15_117cast = zext i11 %select_ln15_117

]]></Node>
<StgValue><ssdm name="select_ln15_117cast"/></StgValue>
</operation>

<operation id="1528" st_id="51" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1223 %shl_ln15_29 = shl i18 %trunc_ln15_181, i18 %select_ln15_117cast

]]></Node>
<StgValue><ssdm name="shl_ln15_29"/></StgValue>
</operation>

<operation id="1529" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:1242 %select_ln15_120 = select i1 %tmp_93, i54 %sub_ln15_90, i54 %zext_ln15_160

]]></Node>
<StgValue><ssdm name="select_ln15_120"/></StgValue>
</operation>

<operation id="1530" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1247 %add_ln15_31 = add i11 %trunc_ln15_186, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_31"/></StgValue>
</operation>

<operation id="1531" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1248 %sub_ln15_92 = sub i11 10, i11 %trunc_ln15_186

]]></Node>
<StgValue><ssdm name="sub_ln15_92"/></StgValue>
</operation>

<operation id="1532" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:1249 %select_ln15_121 = select i1 %icmp_ln15_151, i11 %add_ln15_31, i11 %sub_ln15_92

]]></Node>
<StgValue><ssdm name="select_ln15_121"/></StgValue>
</operation>

<operation id="1533" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1251 %trunc_ln15_187 = trunc i54 %select_ln15_120

]]></Node>
<StgValue><ssdm name="trunc_ln15_187"/></StgValue>
</operation>

<operation id="1534" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:1274 %zext_ln15_93 = zext i11 %tmp_50

]]></Node>
<StgValue><ssdm name="zext_ln15_93"/></StgValue>
</operation>

<operation id="1535" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:1276 %zext_ln15_162_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_191

]]></Node>
<StgValue><ssdm name="zext_ln15_162_cast"/></StgValue>
</operation>

<operation id="1536" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:1277 %zext_ln15_162 = zext i53 %zext_ln15_162_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_162"/></StgValue>
</operation>

<operation id="1537" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1278 %sub_ln15_93 = sub i54 0, i54 %zext_ln15_162

]]></Node>
<StgValue><ssdm name="sub_ln15_93"/></StgValue>
</operation>

<operation id="1538" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:1280 %icmp_ln15_155 = icmp_eq  i63 %trunc_ln15_190, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_155"/></StgValue>
</operation>

<operation id="1539" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1281 %sub_ln15_94 = sub i12 1075, i12 %zext_ln15_93

]]></Node>
<StgValue><ssdm name="sub_ln15_94"/></StgValue>
</operation>

<operation id="1540" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:1282 %trunc_ln15_192 = trunc i12 %sub_ln15_94

]]></Node>
<StgValue><ssdm name="trunc_ln15_192"/></StgValue>
</operation>

<operation id="1541" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1283 %icmp_ln15_156 = icmp_sgt  i12 %sub_ln15_94, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_156"/></StgValue>
</operation>

<operation id="1542" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1287 %icmp_ln15_157 = icmp_eq  i12 %sub_ln15_94, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_157"/></StgValue>
</operation>

<operation id="1543" st_id="51" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1306 %pf_32 = fpext i32 %bitcast_ln15_32

]]></Node>
<StgValue><ssdm name="pf_32"/></StgValue>
</operation>

<operation id="1544" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:1307 %bitcast_ln716_32 = bitcast i64 %pf_32

]]></Node>
<StgValue><ssdm name="bitcast_ln716_32"/></StgValue>
</operation>

<operation id="1545" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:1308 %trunc_ln15_196 = trunc i64 %bitcast_ln716_32

]]></Node>
<StgValue><ssdm name="trunc_ln15_196"/></StgValue>
</operation>

<operation id="1546" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:1309 %tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1547" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1310 %tmp_51 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_32, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1548" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:1312 %trunc_ln15_197 = trunc i64 %bitcast_ln716_32

]]></Node>
<StgValue><ssdm name="trunc_ln15_197"/></StgValue>
</operation>

<operation id="1549" st_id="51" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1343 %pf_33 = fpext i32 %bitcast_ln15_33

]]></Node>
<StgValue><ssdm name="pf_33"/></StgValue>
</operation>

<operation id="1550" st_id="51" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1380 %pf_34 = fpext i32 %bitcast_ln15_34

]]></Node>
<StgValue><ssdm name="pf_34"/></StgValue>
</operation>

<operation id="1551" st_id="51" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1417 %pf_35 = fpext i32 %bitcast_ln15_35

]]></Node>
<StgValue><ssdm name="pf_35"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1552" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:94 %bitcast_ln15_36 = bitcast i32 %gmem0_addr_read_38

]]></Node>
<StgValue><ssdm name="bitcast_ln15_36"/></StgValue>
</operation>

<operation id="1553" st_id="52" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:95 %gmem0_addr_read_39 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_39"/></StgValue>
</operation>

<operation id="1554" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:996 %trunc_ln15_146 = trunc i54 %ashr_ln15_23

]]></Node>
<StgValue><ssdm name="trunc_ln15_146"/></StgValue>
</operation>

<operation id="1555" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:997 %select_ln15_223 = select i1 %tmp_86, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_223"/></StgValue>
</operation>

<operation id="1556" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:998 %select_ln15_94 = select i1 %icmp_ln15_118, i18 %trunc_ln15_146, i18 %select_ln15_223

]]></Node>
<StgValue><ssdm name="select_ln15_94"/></StgValue>
</operation>

<operation id="1557" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1003 %xor_ln15_46 = xor i1 %icmp_ln15_115, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_46"/></StgValue>
</operation>

<operation id="1558" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1004 %and_ln15_46 = and i1 %icmp_ln15_117, i1 %xor_ln15_46

]]></Node>
<StgValue><ssdm name="and_ln15_46"/></StgValue>
</operation>

<operation id="1559" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1005 %or_ln15_23 = or i1 %icmp_ln15_115, i1 %icmp_ln15_117

]]></Node>
<StgValue><ssdm name="or_ln15_23"/></StgValue>
</operation>

<operation id="1560" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1006 %xor_ln15_47 = xor i1 %or_ln15_23, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_47"/></StgValue>
</operation>

<operation id="1561" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1007 %and_ln15_47 = and i1 %icmp_ln15_116, i1 %xor_ln15_47

]]></Node>
<StgValue><ssdm name="and_ln15_47"/></StgValue>
</operation>

<operation id="1562" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:1008 %sel_tmp23 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_115, i1 %and_ln15_46, i1 %and_ln15_47

]]></Node>
<StgValue><ssdm name="sel_tmp23"/></StgValue>
</operation>

<operation id="1563" st_id="52" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:1009 %x_int_25_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_145, i3 1, i18 %select_ln15_94, i3 0, i18 %select_ln15_95, i18 0, i3 %sel_tmp23

]]></Node>
<StgValue><ssdm name="x_int_25_write_assign"/></StgValue>
</operation>

<operation id="1564" st_id="52" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1032 %ashr_ln15_24 = ashr i54 %select_ln15_96, i54 %zext_ln15_74

]]></Node>
<StgValue><ssdm name="ashr_ln15_24"/></StgValue>
</operation>

<operation id="1565" st_id="52" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1069 %ashr_ln15_25 = ashr i54 %select_ln15_100, i54 %zext_ln15_77

]]></Node>
<StgValue><ssdm name="ashr_ln15_25"/></StgValue>
</operation>

<operation id="1566" st_id="52" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1106 %ashr_ln15_26 = ashr i54 %select_ln15_104, i54 %zext_ln15_80

]]></Node>
<StgValue><ssdm name="ashr_ln15_26"/></StgValue>
</operation>

<operation id="1567" st_id="52" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1143 %ashr_ln15_27 = ashr i54 %select_ln15_108, i54 %zext_ln15_83

]]></Node>
<StgValue><ssdm name="ashr_ln15_27"/></StgValue>
</operation>

<operation id="1568" st_id="52" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1180 %ashr_ln15_28 = ashr i54 %select_ln15_112, i54 %zext_ln15_86

]]></Node>
<StgValue><ssdm name="ashr_ln15_28"/></StgValue>
</operation>

<operation id="1569" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1187 %select_ln15_115 = select i1 %icmp_ln15_144, i18 %shl_ln15_28, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_115"/></StgValue>
</operation>

<operation id="1570" st_id="52" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1217 %ashr_ln15_29 = ashr i54 %select_ln15_116, i54 %zext_ln15_89

]]></Node>
<StgValue><ssdm name="ashr_ln15_29"/></StgValue>
</operation>

<operation id="1571" st_id="52" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1223 %shl_ln15_29 = shl i18 %trunc_ln15_181, i18 %select_ln15_117cast

]]></Node>
<StgValue><ssdm name="shl_ln15_29"/></StgValue>
</operation>

<operation id="1572" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1252 %icmp_ln15_153 = icmp_ult  i11 %select_ln15_121, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_153"/></StgValue>
</operation>

<operation id="1573" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:1253 %zext_ln15_92 = zext i11 %select_ln15_121

]]></Node>
<StgValue><ssdm name="zext_ln15_92"/></StgValue>
</operation>

<operation id="1574" st_id="52" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1254 %ashr_ln15_30 = ashr i54 %select_ln15_120, i54 %zext_ln15_92

]]></Node>
<StgValue><ssdm name="ashr_ln15_30"/></StgValue>
</operation>

<operation id="1575" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1258 %icmp_ln15_154 = icmp_ult  i11 %select_ln15_121, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_154"/></StgValue>
</operation>

<operation id="1576" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:1259 %select_ln15_121cast = zext i11 %select_ln15_121

]]></Node>
<StgValue><ssdm name="select_ln15_121cast"/></StgValue>
</operation>

<operation id="1577" st_id="52" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1260 %shl_ln15_30 = shl i18 %trunc_ln15_187, i18 %select_ln15_121cast

]]></Node>
<StgValue><ssdm name="shl_ln15_30"/></StgValue>
</operation>

<operation id="1578" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:1279 %select_ln15_124 = select i1 %tmp_94, i54 %sub_ln15_93, i54 %zext_ln15_162

]]></Node>
<StgValue><ssdm name="select_ln15_124"/></StgValue>
</operation>

<operation id="1579" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1284 %add_ln15_32 = add i11 %trunc_ln15_192, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_32"/></StgValue>
</operation>

<operation id="1580" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1285 %sub_ln15_95 = sub i11 10, i11 %trunc_ln15_192

]]></Node>
<StgValue><ssdm name="sub_ln15_95"/></StgValue>
</operation>

<operation id="1581" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:1286 %select_ln15_125 = select i1 %icmp_ln15_156, i11 %add_ln15_32, i11 %sub_ln15_95

]]></Node>
<StgValue><ssdm name="select_ln15_125"/></StgValue>
</operation>

<operation id="1582" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1288 %trunc_ln15_193 = trunc i54 %select_ln15_124

]]></Node>
<StgValue><ssdm name="trunc_ln15_193"/></StgValue>
</operation>

<operation id="1583" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:1311 %zext_ln15_96 = zext i11 %tmp_51

]]></Node>
<StgValue><ssdm name="zext_ln15_96"/></StgValue>
</operation>

<operation id="1584" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:1313 %zext_ln15_164_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_197

]]></Node>
<StgValue><ssdm name="zext_ln15_164_cast"/></StgValue>
</operation>

<operation id="1585" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:1314 %zext_ln15_164 = zext i53 %zext_ln15_164_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_164"/></StgValue>
</operation>

<operation id="1586" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1315 %sub_ln15_96 = sub i54 0, i54 %zext_ln15_164

]]></Node>
<StgValue><ssdm name="sub_ln15_96"/></StgValue>
</operation>

<operation id="1587" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:1317 %icmp_ln15_160 = icmp_eq  i63 %trunc_ln15_196, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_160"/></StgValue>
</operation>

<operation id="1588" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1318 %sub_ln15_97 = sub i12 1075, i12 %zext_ln15_96

]]></Node>
<StgValue><ssdm name="sub_ln15_97"/></StgValue>
</operation>

<operation id="1589" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:1319 %trunc_ln15_198 = trunc i12 %sub_ln15_97

]]></Node>
<StgValue><ssdm name="trunc_ln15_198"/></StgValue>
</operation>

<operation id="1590" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1320 %icmp_ln15_161 = icmp_sgt  i12 %sub_ln15_97, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_161"/></StgValue>
</operation>

<operation id="1591" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1324 %icmp_ln15_162 = icmp_eq  i12 %sub_ln15_97, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_162"/></StgValue>
</operation>

<operation id="1592" st_id="52" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1343 %pf_33 = fpext i32 %bitcast_ln15_33

]]></Node>
<StgValue><ssdm name="pf_33"/></StgValue>
</operation>

<operation id="1593" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:1344 %bitcast_ln716_33 = bitcast i64 %pf_33

]]></Node>
<StgValue><ssdm name="bitcast_ln716_33"/></StgValue>
</operation>

<operation id="1594" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:1345 %trunc_ln15_202 = trunc i64 %bitcast_ln716_33

]]></Node>
<StgValue><ssdm name="trunc_ln15_202"/></StgValue>
</operation>

<operation id="1595" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:1346 %tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_33, i32 63

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1596" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1347 %tmp_52 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_33, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1597" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:1349 %trunc_ln15_203 = trunc i64 %bitcast_ln716_33

]]></Node>
<StgValue><ssdm name="trunc_ln15_203"/></StgValue>
</operation>

<operation id="1598" st_id="52" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1380 %pf_34 = fpext i32 %bitcast_ln15_34

]]></Node>
<StgValue><ssdm name="pf_34"/></StgValue>
</operation>

<operation id="1599" st_id="52" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1417 %pf_35 = fpext i32 %bitcast_ln15_35

]]></Node>
<StgValue><ssdm name="pf_35"/></StgValue>
</operation>

<operation id="1600" st_id="52" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1454 %pf_36 = fpext i32 %bitcast_ln15_36

]]></Node>
<StgValue><ssdm name="pf_36"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1601" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:96 %bitcast_ln15_37 = bitcast i32 %gmem0_addr_read_39

]]></Node>
<StgValue><ssdm name="bitcast_ln15_37"/></StgValue>
</operation>

<operation id="1602" st_id="53" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:97 %gmem0_addr_read_40 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_40"/></StgValue>
</operation>

<operation id="1603" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1033 %trunc_ln15_152 = trunc i54 %ashr_ln15_24

]]></Node>
<StgValue><ssdm name="trunc_ln15_152"/></StgValue>
</operation>

<operation id="1604" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1034 %select_ln15_224 = select i1 %tmp_87, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_224"/></StgValue>
</operation>

<operation id="1605" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1035 %select_ln15_98 = select i1 %icmp_ln15_123, i18 %trunc_ln15_152, i18 %select_ln15_224

]]></Node>
<StgValue><ssdm name="select_ln15_98"/></StgValue>
</operation>

<operation id="1606" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1040 %xor_ln15_48 = xor i1 %icmp_ln15_120, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_48"/></StgValue>
</operation>

<operation id="1607" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1041 %and_ln15_48 = and i1 %icmp_ln15_122, i1 %xor_ln15_48

]]></Node>
<StgValue><ssdm name="and_ln15_48"/></StgValue>
</operation>

<operation id="1608" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1042 %or_ln15_24 = or i1 %icmp_ln15_120, i1 %icmp_ln15_122

]]></Node>
<StgValue><ssdm name="or_ln15_24"/></StgValue>
</operation>

<operation id="1609" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1043 %xor_ln15_49 = xor i1 %or_ln15_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_49"/></StgValue>
</operation>

<operation id="1610" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1044 %and_ln15_49 = and i1 %icmp_ln15_121, i1 %xor_ln15_49

]]></Node>
<StgValue><ssdm name="and_ln15_49"/></StgValue>
</operation>

<operation id="1611" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:1045 %sel_tmp24 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_120, i1 %and_ln15_48, i1 %and_ln15_49

]]></Node>
<StgValue><ssdm name="sel_tmp24"/></StgValue>
</operation>

<operation id="1612" st_id="53" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:1046 %x_int_26_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_151, i3 1, i18 %select_ln15_98, i3 0, i18 %select_ln15_99, i18 0, i3 %sel_tmp24

]]></Node>
<StgValue><ssdm name="x_int_26_write_assign"/></StgValue>
</operation>

<operation id="1613" st_id="53" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1069 %ashr_ln15_25 = ashr i54 %select_ln15_100, i54 %zext_ln15_77

]]></Node>
<StgValue><ssdm name="ashr_ln15_25"/></StgValue>
</operation>

<operation id="1614" st_id="53" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1106 %ashr_ln15_26 = ashr i54 %select_ln15_104, i54 %zext_ln15_80

]]></Node>
<StgValue><ssdm name="ashr_ln15_26"/></StgValue>
</operation>

<operation id="1615" st_id="53" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1143 %ashr_ln15_27 = ashr i54 %select_ln15_108, i54 %zext_ln15_83

]]></Node>
<StgValue><ssdm name="ashr_ln15_27"/></StgValue>
</operation>

<operation id="1616" st_id="53" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1180 %ashr_ln15_28 = ashr i54 %select_ln15_112, i54 %zext_ln15_86

]]></Node>
<StgValue><ssdm name="ashr_ln15_28"/></StgValue>
</operation>

<operation id="1617" st_id="53" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1217 %ashr_ln15_29 = ashr i54 %select_ln15_116, i54 %zext_ln15_89

]]></Node>
<StgValue><ssdm name="ashr_ln15_29"/></StgValue>
</operation>

<operation id="1618" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1224 %select_ln15_119 = select i1 %icmp_ln15_149, i18 %shl_ln15_29, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_119"/></StgValue>
</operation>

<operation id="1619" st_id="53" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1254 %ashr_ln15_30 = ashr i54 %select_ln15_120, i54 %zext_ln15_92

]]></Node>
<StgValue><ssdm name="ashr_ln15_30"/></StgValue>
</operation>

<operation id="1620" st_id="53" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1260 %shl_ln15_30 = shl i18 %trunc_ln15_187, i18 %select_ln15_121cast

]]></Node>
<StgValue><ssdm name="shl_ln15_30"/></StgValue>
</operation>

<operation id="1621" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1289 %icmp_ln15_158 = icmp_ult  i11 %select_ln15_125, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_158"/></StgValue>
</operation>

<operation id="1622" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:1290 %zext_ln15_95 = zext i11 %select_ln15_125

]]></Node>
<StgValue><ssdm name="zext_ln15_95"/></StgValue>
</operation>

<operation id="1623" st_id="53" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1291 %ashr_ln15_31 = ashr i54 %select_ln15_124, i54 %zext_ln15_95

]]></Node>
<StgValue><ssdm name="ashr_ln15_31"/></StgValue>
</operation>

<operation id="1624" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1295 %icmp_ln15_159 = icmp_ult  i11 %select_ln15_125, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_159"/></StgValue>
</operation>

<operation id="1625" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:1296 %select_ln15_125cast = zext i11 %select_ln15_125

]]></Node>
<StgValue><ssdm name="select_ln15_125cast"/></StgValue>
</operation>

<operation id="1626" st_id="53" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1297 %shl_ln15_31 = shl i18 %trunc_ln15_193, i18 %select_ln15_125cast

]]></Node>
<StgValue><ssdm name="shl_ln15_31"/></StgValue>
</operation>

<operation id="1627" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:1316 %select_ln15_128 = select i1 %tmp_95, i54 %sub_ln15_96, i54 %zext_ln15_164

]]></Node>
<StgValue><ssdm name="select_ln15_128"/></StgValue>
</operation>

<operation id="1628" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1321 %add_ln15_33 = add i11 %trunc_ln15_198, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_33"/></StgValue>
</operation>

<operation id="1629" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1322 %sub_ln15_98 = sub i11 10, i11 %trunc_ln15_198

]]></Node>
<StgValue><ssdm name="sub_ln15_98"/></StgValue>
</operation>

<operation id="1630" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:1323 %select_ln15_129 = select i1 %icmp_ln15_161, i11 %add_ln15_33, i11 %sub_ln15_98

]]></Node>
<StgValue><ssdm name="select_ln15_129"/></StgValue>
</operation>

<operation id="1631" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1325 %trunc_ln15_199 = trunc i54 %select_ln15_128

]]></Node>
<StgValue><ssdm name="trunc_ln15_199"/></StgValue>
</operation>

<operation id="1632" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:1348 %zext_ln15_99 = zext i11 %tmp_52

]]></Node>
<StgValue><ssdm name="zext_ln15_99"/></StgValue>
</operation>

<operation id="1633" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:1350 %zext_ln15_166_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_203

]]></Node>
<StgValue><ssdm name="zext_ln15_166_cast"/></StgValue>
</operation>

<operation id="1634" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:1351 %zext_ln15_166 = zext i53 %zext_ln15_166_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_166"/></StgValue>
</operation>

<operation id="1635" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1352 %sub_ln15_99 = sub i54 0, i54 %zext_ln15_166

]]></Node>
<StgValue><ssdm name="sub_ln15_99"/></StgValue>
</operation>

<operation id="1636" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:1354 %icmp_ln15_165 = icmp_eq  i63 %trunc_ln15_202, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_165"/></StgValue>
</operation>

<operation id="1637" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1355 %sub_ln15_100 = sub i12 1075, i12 %zext_ln15_99

]]></Node>
<StgValue><ssdm name="sub_ln15_100"/></StgValue>
</operation>

<operation id="1638" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:1356 %trunc_ln15_204 = trunc i12 %sub_ln15_100

]]></Node>
<StgValue><ssdm name="trunc_ln15_204"/></StgValue>
</operation>

<operation id="1639" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1357 %icmp_ln15_166 = icmp_sgt  i12 %sub_ln15_100, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_166"/></StgValue>
</operation>

<operation id="1640" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1361 %icmp_ln15_167 = icmp_eq  i12 %sub_ln15_100, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_167"/></StgValue>
</operation>

<operation id="1641" st_id="53" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1380 %pf_34 = fpext i32 %bitcast_ln15_34

]]></Node>
<StgValue><ssdm name="pf_34"/></StgValue>
</operation>

<operation id="1642" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:1381 %bitcast_ln716_34 = bitcast i64 %pf_34

]]></Node>
<StgValue><ssdm name="bitcast_ln716_34"/></StgValue>
</operation>

<operation id="1643" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:1382 %trunc_ln15_208 = trunc i64 %bitcast_ln716_34

]]></Node>
<StgValue><ssdm name="trunc_ln15_208"/></StgValue>
</operation>

<operation id="1644" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:1383 %tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_34, i32 63

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="1645" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1384 %tmp_53 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_34, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1646" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:1386 %trunc_ln15_209 = trunc i64 %bitcast_ln716_34

]]></Node>
<StgValue><ssdm name="trunc_ln15_209"/></StgValue>
</operation>

<operation id="1647" st_id="53" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1417 %pf_35 = fpext i32 %bitcast_ln15_35

]]></Node>
<StgValue><ssdm name="pf_35"/></StgValue>
</operation>

<operation id="1648" st_id="53" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1454 %pf_36 = fpext i32 %bitcast_ln15_36

]]></Node>
<StgValue><ssdm name="pf_36"/></StgValue>
</operation>

<operation id="1649" st_id="53" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1491 %pf_37 = fpext i32 %bitcast_ln15_37

]]></Node>
<StgValue><ssdm name="pf_37"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1650" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:98 %bitcast_ln15_38 = bitcast i32 %gmem0_addr_read_40

]]></Node>
<StgValue><ssdm name="bitcast_ln15_38"/></StgValue>
</operation>

<operation id="1651" st_id="54" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:99 %gmem0_addr_read_41 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_41"/></StgValue>
</operation>

<operation id="1652" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1070 %trunc_ln15_158 = trunc i54 %ashr_ln15_25

]]></Node>
<StgValue><ssdm name="trunc_ln15_158"/></StgValue>
</operation>

<operation id="1653" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1071 %select_ln15_225 = select i1 %tmp_88, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_225"/></StgValue>
</operation>

<operation id="1654" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1072 %select_ln15_102 = select i1 %icmp_ln15_128, i18 %trunc_ln15_158, i18 %select_ln15_225

]]></Node>
<StgValue><ssdm name="select_ln15_102"/></StgValue>
</operation>

<operation id="1655" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1077 %xor_ln15_50 = xor i1 %icmp_ln15_125, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_50"/></StgValue>
</operation>

<operation id="1656" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1078 %and_ln15_50 = and i1 %icmp_ln15_127, i1 %xor_ln15_50

]]></Node>
<StgValue><ssdm name="and_ln15_50"/></StgValue>
</operation>

<operation id="1657" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1079 %or_ln15_25 = or i1 %icmp_ln15_125, i1 %icmp_ln15_127

]]></Node>
<StgValue><ssdm name="or_ln15_25"/></StgValue>
</operation>

<operation id="1658" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1080 %xor_ln15_51 = xor i1 %or_ln15_25, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_51"/></StgValue>
</operation>

<operation id="1659" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1081 %and_ln15_51 = and i1 %icmp_ln15_126, i1 %xor_ln15_51

]]></Node>
<StgValue><ssdm name="and_ln15_51"/></StgValue>
</operation>

<operation id="1660" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:1082 %sel_tmp25 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_125, i1 %and_ln15_50, i1 %and_ln15_51

]]></Node>
<StgValue><ssdm name="sel_tmp25"/></StgValue>
</operation>

<operation id="1661" st_id="54" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:1083 %x_int_27_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_157, i3 1, i18 %select_ln15_102, i3 0, i18 %select_ln15_103, i18 0, i3 %sel_tmp25

]]></Node>
<StgValue><ssdm name="x_int_27_write_assign"/></StgValue>
</operation>

<operation id="1662" st_id="54" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1106 %ashr_ln15_26 = ashr i54 %select_ln15_104, i54 %zext_ln15_80

]]></Node>
<StgValue><ssdm name="ashr_ln15_26"/></StgValue>
</operation>

<operation id="1663" st_id="54" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1143 %ashr_ln15_27 = ashr i54 %select_ln15_108, i54 %zext_ln15_83

]]></Node>
<StgValue><ssdm name="ashr_ln15_27"/></StgValue>
</operation>

<operation id="1664" st_id="54" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1180 %ashr_ln15_28 = ashr i54 %select_ln15_112, i54 %zext_ln15_86

]]></Node>
<StgValue><ssdm name="ashr_ln15_28"/></StgValue>
</operation>

<operation id="1665" st_id="54" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1217 %ashr_ln15_29 = ashr i54 %select_ln15_116, i54 %zext_ln15_89

]]></Node>
<StgValue><ssdm name="ashr_ln15_29"/></StgValue>
</operation>

<operation id="1666" st_id="54" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1254 %ashr_ln15_30 = ashr i54 %select_ln15_120, i54 %zext_ln15_92

]]></Node>
<StgValue><ssdm name="ashr_ln15_30"/></StgValue>
</operation>

<operation id="1667" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1261 %select_ln15_123 = select i1 %icmp_ln15_154, i18 %shl_ln15_30, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_123"/></StgValue>
</operation>

<operation id="1668" st_id="54" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1291 %ashr_ln15_31 = ashr i54 %select_ln15_124, i54 %zext_ln15_95

]]></Node>
<StgValue><ssdm name="ashr_ln15_31"/></StgValue>
</operation>

<operation id="1669" st_id="54" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1297 %shl_ln15_31 = shl i18 %trunc_ln15_193, i18 %select_ln15_125cast

]]></Node>
<StgValue><ssdm name="shl_ln15_31"/></StgValue>
</operation>

<operation id="1670" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1326 %icmp_ln15_163 = icmp_ult  i11 %select_ln15_129, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_163"/></StgValue>
</operation>

<operation id="1671" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:1327 %zext_ln15_98 = zext i11 %select_ln15_129

]]></Node>
<StgValue><ssdm name="zext_ln15_98"/></StgValue>
</operation>

<operation id="1672" st_id="54" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1328 %ashr_ln15_32 = ashr i54 %select_ln15_128, i54 %zext_ln15_98

]]></Node>
<StgValue><ssdm name="ashr_ln15_32"/></StgValue>
</operation>

<operation id="1673" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1332 %icmp_ln15_164 = icmp_ult  i11 %select_ln15_129, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_164"/></StgValue>
</operation>

<operation id="1674" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:1333 %select_ln15_129cast = zext i11 %select_ln15_129

]]></Node>
<StgValue><ssdm name="select_ln15_129cast"/></StgValue>
</operation>

<operation id="1675" st_id="54" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1334 %shl_ln15_32 = shl i18 %trunc_ln15_199, i18 %select_ln15_129cast

]]></Node>
<StgValue><ssdm name="shl_ln15_32"/></StgValue>
</operation>

<operation id="1676" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:1353 %select_ln15_132 = select i1 %tmp_96, i54 %sub_ln15_99, i54 %zext_ln15_166

]]></Node>
<StgValue><ssdm name="select_ln15_132"/></StgValue>
</operation>

<operation id="1677" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1358 %add_ln15_34 = add i11 %trunc_ln15_204, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_34"/></StgValue>
</operation>

<operation id="1678" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1359 %sub_ln15_101 = sub i11 10, i11 %trunc_ln15_204

]]></Node>
<StgValue><ssdm name="sub_ln15_101"/></StgValue>
</operation>

<operation id="1679" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:1360 %select_ln15_133 = select i1 %icmp_ln15_166, i11 %add_ln15_34, i11 %sub_ln15_101

]]></Node>
<StgValue><ssdm name="select_ln15_133"/></StgValue>
</operation>

<operation id="1680" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1362 %trunc_ln15_205 = trunc i54 %select_ln15_132

]]></Node>
<StgValue><ssdm name="trunc_ln15_205"/></StgValue>
</operation>

<operation id="1681" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:1385 %zext_ln15_102 = zext i11 %tmp_53

]]></Node>
<StgValue><ssdm name="zext_ln15_102"/></StgValue>
</operation>

<operation id="1682" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:1387 %zext_ln15_168_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_209

]]></Node>
<StgValue><ssdm name="zext_ln15_168_cast"/></StgValue>
</operation>

<operation id="1683" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:1388 %zext_ln15_168 = zext i53 %zext_ln15_168_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_168"/></StgValue>
</operation>

<operation id="1684" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1389 %sub_ln15_102 = sub i54 0, i54 %zext_ln15_168

]]></Node>
<StgValue><ssdm name="sub_ln15_102"/></StgValue>
</operation>

<operation id="1685" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:1391 %icmp_ln15_170 = icmp_eq  i63 %trunc_ln15_208, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_170"/></StgValue>
</operation>

<operation id="1686" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1392 %sub_ln15_103 = sub i12 1075, i12 %zext_ln15_102

]]></Node>
<StgValue><ssdm name="sub_ln15_103"/></StgValue>
</operation>

<operation id="1687" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:1393 %trunc_ln15_210 = trunc i12 %sub_ln15_103

]]></Node>
<StgValue><ssdm name="trunc_ln15_210"/></StgValue>
</operation>

<operation id="1688" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1394 %icmp_ln15_171 = icmp_sgt  i12 %sub_ln15_103, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_171"/></StgValue>
</operation>

<operation id="1689" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1398 %icmp_ln15_172 = icmp_eq  i12 %sub_ln15_103, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_172"/></StgValue>
</operation>

<operation id="1690" st_id="54" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1417 %pf_35 = fpext i32 %bitcast_ln15_35

]]></Node>
<StgValue><ssdm name="pf_35"/></StgValue>
</operation>

<operation id="1691" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:1418 %bitcast_ln716_35 = bitcast i64 %pf_35

]]></Node>
<StgValue><ssdm name="bitcast_ln716_35"/></StgValue>
</operation>

<operation id="1692" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:1419 %trunc_ln15_214 = trunc i64 %bitcast_ln716_35

]]></Node>
<StgValue><ssdm name="trunc_ln15_214"/></StgValue>
</operation>

<operation id="1693" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:1420 %tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_35, i32 63

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1694" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1421 %tmp_54 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_35, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1695" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:1423 %trunc_ln15_215 = trunc i64 %bitcast_ln716_35

]]></Node>
<StgValue><ssdm name="trunc_ln15_215"/></StgValue>
</operation>

<operation id="1696" st_id="54" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1454 %pf_36 = fpext i32 %bitcast_ln15_36

]]></Node>
<StgValue><ssdm name="pf_36"/></StgValue>
</operation>

<operation id="1697" st_id="54" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1491 %pf_37 = fpext i32 %bitcast_ln15_37

]]></Node>
<StgValue><ssdm name="pf_37"/></StgValue>
</operation>

<operation id="1698" st_id="54" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1528 %pf_38 = fpext i32 %bitcast_ln15_38

]]></Node>
<StgValue><ssdm name="pf_38"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1699" st_id="55" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:100 %gmem0_addr_read_42 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_42"/></StgValue>
</operation>

<operation id="1700" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1107 %trunc_ln15_164 = trunc i54 %ashr_ln15_26

]]></Node>
<StgValue><ssdm name="trunc_ln15_164"/></StgValue>
</operation>

<operation id="1701" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1108 %select_ln15_226 = select i1 %tmp_89, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_226"/></StgValue>
</operation>

<operation id="1702" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1109 %select_ln15_106 = select i1 %icmp_ln15_133, i18 %trunc_ln15_164, i18 %select_ln15_226

]]></Node>
<StgValue><ssdm name="select_ln15_106"/></StgValue>
</operation>

<operation id="1703" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1114 %xor_ln15_52 = xor i1 %icmp_ln15_130, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_52"/></StgValue>
</operation>

<operation id="1704" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1115 %and_ln15_52 = and i1 %icmp_ln15_132, i1 %xor_ln15_52

]]></Node>
<StgValue><ssdm name="and_ln15_52"/></StgValue>
</operation>

<operation id="1705" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1116 %or_ln15_26 = or i1 %icmp_ln15_130, i1 %icmp_ln15_132

]]></Node>
<StgValue><ssdm name="or_ln15_26"/></StgValue>
</operation>

<operation id="1706" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1117 %xor_ln15_53 = xor i1 %or_ln15_26, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_53"/></StgValue>
</operation>

<operation id="1707" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1118 %and_ln15_53 = and i1 %icmp_ln15_131, i1 %xor_ln15_53

]]></Node>
<StgValue><ssdm name="and_ln15_53"/></StgValue>
</operation>

<operation id="1708" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:1119 %sel_tmp26 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_130, i1 %and_ln15_52, i1 %and_ln15_53

]]></Node>
<StgValue><ssdm name="sel_tmp26"/></StgValue>
</operation>

<operation id="1709" st_id="55" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:1120 %x_int_28_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_163, i3 1, i18 %select_ln15_106, i3 0, i18 %select_ln15_107, i18 0, i3 %sel_tmp26

]]></Node>
<StgValue><ssdm name="x_int_28_write_assign"/></StgValue>
</operation>

<operation id="1710" st_id="55" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1143 %ashr_ln15_27 = ashr i54 %select_ln15_108, i54 %zext_ln15_83

]]></Node>
<StgValue><ssdm name="ashr_ln15_27"/></StgValue>
</operation>

<operation id="1711" st_id="55" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1180 %ashr_ln15_28 = ashr i54 %select_ln15_112, i54 %zext_ln15_86

]]></Node>
<StgValue><ssdm name="ashr_ln15_28"/></StgValue>
</operation>

<operation id="1712" st_id="55" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1217 %ashr_ln15_29 = ashr i54 %select_ln15_116, i54 %zext_ln15_89

]]></Node>
<StgValue><ssdm name="ashr_ln15_29"/></StgValue>
</operation>

<operation id="1713" st_id="55" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1254 %ashr_ln15_30 = ashr i54 %select_ln15_120, i54 %zext_ln15_92

]]></Node>
<StgValue><ssdm name="ashr_ln15_30"/></StgValue>
</operation>

<operation id="1714" st_id="55" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1291 %ashr_ln15_31 = ashr i54 %select_ln15_124, i54 %zext_ln15_95

]]></Node>
<StgValue><ssdm name="ashr_ln15_31"/></StgValue>
</operation>

<operation id="1715" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1298 %select_ln15_127 = select i1 %icmp_ln15_159, i18 %shl_ln15_31, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_127"/></StgValue>
</operation>

<operation id="1716" st_id="55" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1328 %ashr_ln15_32 = ashr i54 %select_ln15_128, i54 %zext_ln15_98

]]></Node>
<StgValue><ssdm name="ashr_ln15_32"/></StgValue>
</operation>

<operation id="1717" st_id="55" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1334 %shl_ln15_32 = shl i18 %trunc_ln15_199, i18 %select_ln15_129cast

]]></Node>
<StgValue><ssdm name="shl_ln15_32"/></StgValue>
</operation>

<operation id="1718" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1363 %icmp_ln15_168 = icmp_ult  i11 %select_ln15_133, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_168"/></StgValue>
</operation>

<operation id="1719" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:1364 %zext_ln15_101 = zext i11 %select_ln15_133

]]></Node>
<StgValue><ssdm name="zext_ln15_101"/></StgValue>
</operation>

<operation id="1720" st_id="55" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1365 %ashr_ln15_33 = ashr i54 %select_ln15_132, i54 %zext_ln15_101

]]></Node>
<StgValue><ssdm name="ashr_ln15_33"/></StgValue>
</operation>

<operation id="1721" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1369 %icmp_ln15_169 = icmp_ult  i11 %select_ln15_133, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_169"/></StgValue>
</operation>

<operation id="1722" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:1370 %select_ln15_133cast = zext i11 %select_ln15_133

]]></Node>
<StgValue><ssdm name="select_ln15_133cast"/></StgValue>
</operation>

<operation id="1723" st_id="55" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1371 %shl_ln15_33 = shl i18 %trunc_ln15_205, i18 %select_ln15_133cast

]]></Node>
<StgValue><ssdm name="shl_ln15_33"/></StgValue>
</operation>

<operation id="1724" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:1390 %select_ln15_136 = select i1 %tmp_97, i54 %sub_ln15_102, i54 %zext_ln15_168

]]></Node>
<StgValue><ssdm name="select_ln15_136"/></StgValue>
</operation>

<operation id="1725" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1395 %add_ln15_35 = add i11 %trunc_ln15_210, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_35"/></StgValue>
</operation>

<operation id="1726" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1396 %sub_ln15_104 = sub i11 10, i11 %trunc_ln15_210

]]></Node>
<StgValue><ssdm name="sub_ln15_104"/></StgValue>
</operation>

<operation id="1727" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:1397 %select_ln15_137 = select i1 %icmp_ln15_171, i11 %add_ln15_35, i11 %sub_ln15_104

]]></Node>
<StgValue><ssdm name="select_ln15_137"/></StgValue>
</operation>

<operation id="1728" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1399 %trunc_ln15_211 = trunc i54 %select_ln15_136

]]></Node>
<StgValue><ssdm name="trunc_ln15_211"/></StgValue>
</operation>

<operation id="1729" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:1422 %zext_ln15_105 = zext i11 %tmp_54

]]></Node>
<StgValue><ssdm name="zext_ln15_105"/></StgValue>
</operation>

<operation id="1730" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:1424 %zext_ln15_170_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_215

]]></Node>
<StgValue><ssdm name="zext_ln15_170_cast"/></StgValue>
</operation>

<operation id="1731" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:1425 %zext_ln15_170 = zext i53 %zext_ln15_170_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_170"/></StgValue>
</operation>

<operation id="1732" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1426 %sub_ln15_105 = sub i54 0, i54 %zext_ln15_170

]]></Node>
<StgValue><ssdm name="sub_ln15_105"/></StgValue>
</operation>

<operation id="1733" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:1428 %icmp_ln15_175 = icmp_eq  i63 %trunc_ln15_214, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_175"/></StgValue>
</operation>

<operation id="1734" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1429 %sub_ln15_106 = sub i12 1075, i12 %zext_ln15_105

]]></Node>
<StgValue><ssdm name="sub_ln15_106"/></StgValue>
</operation>

<operation id="1735" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:1430 %trunc_ln15_216 = trunc i12 %sub_ln15_106

]]></Node>
<StgValue><ssdm name="trunc_ln15_216"/></StgValue>
</operation>

<operation id="1736" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1431 %icmp_ln15_176 = icmp_sgt  i12 %sub_ln15_106, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_176"/></StgValue>
</operation>

<operation id="1737" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1435 %icmp_ln15_177 = icmp_eq  i12 %sub_ln15_106, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_177"/></StgValue>
</operation>

<operation id="1738" st_id="55" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1454 %pf_36 = fpext i32 %bitcast_ln15_36

]]></Node>
<StgValue><ssdm name="pf_36"/></StgValue>
</operation>

<operation id="1739" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:1455 %bitcast_ln716_36 = bitcast i64 %pf_36

]]></Node>
<StgValue><ssdm name="bitcast_ln716_36"/></StgValue>
</operation>

<operation id="1740" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:1456 %trunc_ln15_220 = trunc i64 %bitcast_ln716_36

]]></Node>
<StgValue><ssdm name="trunc_ln15_220"/></StgValue>
</operation>

<operation id="1741" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:1457 %tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_36, i32 63

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1742" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1458 %tmp_55 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_36, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1743" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:1460 %trunc_ln15_221 = trunc i64 %bitcast_ln716_36

]]></Node>
<StgValue><ssdm name="trunc_ln15_221"/></StgValue>
</operation>

<operation id="1744" st_id="55" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1491 %pf_37 = fpext i32 %bitcast_ln15_37

]]></Node>
<StgValue><ssdm name="pf_37"/></StgValue>
</operation>

<operation id="1745" st_id="55" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1528 %pf_38 = fpext i32 %bitcast_ln15_38

]]></Node>
<StgValue><ssdm name="pf_38"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1746" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:101 %bitcast_ln15_39 = bitcast i32 %gmem0_addr_read_42

]]></Node>
<StgValue><ssdm name="bitcast_ln15_39"/></StgValue>
</operation>

<operation id="1747" st_id="56" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:102 %gmem0_addr_read_43 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_43"/></StgValue>
</operation>

<operation id="1748" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1144 %trunc_ln15_170 = trunc i54 %ashr_ln15_27

]]></Node>
<StgValue><ssdm name="trunc_ln15_170"/></StgValue>
</operation>

<operation id="1749" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1145 %select_ln15_227 = select i1 %tmp_90, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_227"/></StgValue>
</operation>

<operation id="1750" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1146 %select_ln15_110 = select i1 %icmp_ln15_138, i18 %trunc_ln15_170, i18 %select_ln15_227

]]></Node>
<StgValue><ssdm name="select_ln15_110"/></StgValue>
</operation>

<operation id="1751" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1151 %xor_ln15_54 = xor i1 %icmp_ln15_135, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_54"/></StgValue>
</operation>

<operation id="1752" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1152 %and_ln15_54 = and i1 %icmp_ln15_137, i1 %xor_ln15_54

]]></Node>
<StgValue><ssdm name="and_ln15_54"/></StgValue>
</operation>

<operation id="1753" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1153 %or_ln15_27 = or i1 %icmp_ln15_135, i1 %icmp_ln15_137

]]></Node>
<StgValue><ssdm name="or_ln15_27"/></StgValue>
</operation>

<operation id="1754" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1154 %xor_ln15_55 = xor i1 %or_ln15_27, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_55"/></StgValue>
</operation>

<operation id="1755" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1155 %and_ln15_55 = and i1 %icmp_ln15_136, i1 %xor_ln15_55

]]></Node>
<StgValue><ssdm name="and_ln15_55"/></StgValue>
</operation>

<operation id="1756" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:1156 %sel_tmp27 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_135, i1 %and_ln15_54, i1 %and_ln15_55

]]></Node>
<StgValue><ssdm name="sel_tmp27"/></StgValue>
</operation>

<operation id="1757" st_id="56" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:1157 %x_int_29_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_169, i3 1, i18 %select_ln15_110, i3 0, i18 %select_ln15_111, i18 0, i3 %sel_tmp27

]]></Node>
<StgValue><ssdm name="x_int_29_write_assign"/></StgValue>
</operation>

<operation id="1758" st_id="56" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1180 %ashr_ln15_28 = ashr i54 %select_ln15_112, i54 %zext_ln15_86

]]></Node>
<StgValue><ssdm name="ashr_ln15_28"/></StgValue>
</operation>

<operation id="1759" st_id="56" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1217 %ashr_ln15_29 = ashr i54 %select_ln15_116, i54 %zext_ln15_89

]]></Node>
<StgValue><ssdm name="ashr_ln15_29"/></StgValue>
</operation>

<operation id="1760" st_id="56" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1254 %ashr_ln15_30 = ashr i54 %select_ln15_120, i54 %zext_ln15_92

]]></Node>
<StgValue><ssdm name="ashr_ln15_30"/></StgValue>
</operation>

<operation id="1761" st_id="56" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1291 %ashr_ln15_31 = ashr i54 %select_ln15_124, i54 %zext_ln15_95

]]></Node>
<StgValue><ssdm name="ashr_ln15_31"/></StgValue>
</operation>

<operation id="1762" st_id="56" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1328 %ashr_ln15_32 = ashr i54 %select_ln15_128, i54 %zext_ln15_98

]]></Node>
<StgValue><ssdm name="ashr_ln15_32"/></StgValue>
</operation>

<operation id="1763" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1335 %select_ln15_131 = select i1 %icmp_ln15_164, i18 %shl_ln15_32, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_131"/></StgValue>
</operation>

<operation id="1764" st_id="56" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1365 %ashr_ln15_33 = ashr i54 %select_ln15_132, i54 %zext_ln15_101

]]></Node>
<StgValue><ssdm name="ashr_ln15_33"/></StgValue>
</operation>

<operation id="1765" st_id="56" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1371 %shl_ln15_33 = shl i18 %trunc_ln15_205, i18 %select_ln15_133cast

]]></Node>
<StgValue><ssdm name="shl_ln15_33"/></StgValue>
</operation>

<operation id="1766" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1400 %icmp_ln15_173 = icmp_ult  i11 %select_ln15_137, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_173"/></StgValue>
</operation>

<operation id="1767" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:1401 %zext_ln15_104 = zext i11 %select_ln15_137

]]></Node>
<StgValue><ssdm name="zext_ln15_104"/></StgValue>
</operation>

<operation id="1768" st_id="56" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1402 %ashr_ln15_34 = ashr i54 %select_ln15_136, i54 %zext_ln15_104

]]></Node>
<StgValue><ssdm name="ashr_ln15_34"/></StgValue>
</operation>

<operation id="1769" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1406 %icmp_ln15_174 = icmp_ult  i11 %select_ln15_137, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_174"/></StgValue>
</operation>

<operation id="1770" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:1407 %select_ln15_137cast = zext i11 %select_ln15_137

]]></Node>
<StgValue><ssdm name="select_ln15_137cast"/></StgValue>
</operation>

<operation id="1771" st_id="56" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1408 %shl_ln15_34 = shl i18 %trunc_ln15_211, i18 %select_ln15_137cast

]]></Node>
<StgValue><ssdm name="shl_ln15_34"/></StgValue>
</operation>

<operation id="1772" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:1427 %select_ln15_140 = select i1 %tmp_98, i54 %sub_ln15_105, i54 %zext_ln15_170

]]></Node>
<StgValue><ssdm name="select_ln15_140"/></StgValue>
</operation>

<operation id="1773" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1432 %add_ln15_36 = add i11 %trunc_ln15_216, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_36"/></StgValue>
</operation>

<operation id="1774" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1433 %sub_ln15_107 = sub i11 10, i11 %trunc_ln15_216

]]></Node>
<StgValue><ssdm name="sub_ln15_107"/></StgValue>
</operation>

<operation id="1775" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:1434 %select_ln15_141 = select i1 %icmp_ln15_176, i11 %add_ln15_36, i11 %sub_ln15_107

]]></Node>
<StgValue><ssdm name="select_ln15_141"/></StgValue>
</operation>

<operation id="1776" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1436 %trunc_ln15_217 = trunc i54 %select_ln15_140

]]></Node>
<StgValue><ssdm name="trunc_ln15_217"/></StgValue>
</operation>

<operation id="1777" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:1459 %zext_ln15_108 = zext i11 %tmp_55

]]></Node>
<StgValue><ssdm name="zext_ln15_108"/></StgValue>
</operation>

<operation id="1778" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:1461 %zext_ln15_172_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_221

]]></Node>
<StgValue><ssdm name="zext_ln15_172_cast"/></StgValue>
</operation>

<operation id="1779" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:1462 %zext_ln15_172 = zext i53 %zext_ln15_172_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_172"/></StgValue>
</operation>

<operation id="1780" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1463 %sub_ln15_108 = sub i54 0, i54 %zext_ln15_172

]]></Node>
<StgValue><ssdm name="sub_ln15_108"/></StgValue>
</operation>

<operation id="1781" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:1465 %icmp_ln15_180 = icmp_eq  i63 %trunc_ln15_220, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_180"/></StgValue>
</operation>

<operation id="1782" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1466 %sub_ln15_109 = sub i12 1075, i12 %zext_ln15_108

]]></Node>
<StgValue><ssdm name="sub_ln15_109"/></StgValue>
</operation>

<operation id="1783" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:1467 %trunc_ln15_222 = trunc i12 %sub_ln15_109

]]></Node>
<StgValue><ssdm name="trunc_ln15_222"/></StgValue>
</operation>

<operation id="1784" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1468 %icmp_ln15_181 = icmp_sgt  i12 %sub_ln15_109, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_181"/></StgValue>
</operation>

<operation id="1785" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1472 %icmp_ln15_182 = icmp_eq  i12 %sub_ln15_109, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_182"/></StgValue>
</operation>

<operation id="1786" st_id="56" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1491 %pf_37 = fpext i32 %bitcast_ln15_37

]]></Node>
<StgValue><ssdm name="pf_37"/></StgValue>
</operation>

<operation id="1787" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:1492 %bitcast_ln716_37 = bitcast i64 %pf_37

]]></Node>
<StgValue><ssdm name="bitcast_ln716_37"/></StgValue>
</operation>

<operation id="1788" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:1493 %trunc_ln15_226 = trunc i64 %bitcast_ln716_37

]]></Node>
<StgValue><ssdm name="trunc_ln15_226"/></StgValue>
</operation>

<operation id="1789" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:1494 %tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_37, i32 63

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1790" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1495 %tmp_56 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_37, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1791" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:1497 %trunc_ln15_227 = trunc i64 %bitcast_ln716_37

]]></Node>
<StgValue><ssdm name="trunc_ln15_227"/></StgValue>
</operation>

<operation id="1792" st_id="56" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1528 %pf_38 = fpext i32 %bitcast_ln15_38

]]></Node>
<StgValue><ssdm name="pf_38"/></StgValue>
</operation>

<operation id="1793" st_id="56" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1565 %pf_39 = fpext i32 %bitcast_ln15_39

]]></Node>
<StgValue><ssdm name="pf_39"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1794" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:103 %bitcast_ln15_40 = bitcast i32 %gmem0_addr_read_43

]]></Node>
<StgValue><ssdm name="bitcast_ln15_40"/></StgValue>
</operation>

<operation id="1795" st_id="57" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:104 %gmem0_addr_read_44 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_44"/></StgValue>
</operation>

<operation id="1796" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1181 %trunc_ln15_176 = trunc i54 %ashr_ln15_28

]]></Node>
<StgValue><ssdm name="trunc_ln15_176"/></StgValue>
</operation>

<operation id="1797" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1182 %select_ln15_228 = select i1 %tmp_91, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_228"/></StgValue>
</operation>

<operation id="1798" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1183 %select_ln15_114 = select i1 %icmp_ln15_143, i18 %trunc_ln15_176, i18 %select_ln15_228

]]></Node>
<StgValue><ssdm name="select_ln15_114"/></StgValue>
</operation>

<operation id="1799" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1188 %xor_ln15_56 = xor i1 %icmp_ln15_140, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_56"/></StgValue>
</operation>

<operation id="1800" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1189 %and_ln15_56 = and i1 %icmp_ln15_142, i1 %xor_ln15_56

]]></Node>
<StgValue><ssdm name="and_ln15_56"/></StgValue>
</operation>

<operation id="1801" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1190 %or_ln15_28 = or i1 %icmp_ln15_140, i1 %icmp_ln15_142

]]></Node>
<StgValue><ssdm name="or_ln15_28"/></StgValue>
</operation>

<operation id="1802" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1191 %xor_ln15_57 = xor i1 %or_ln15_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_57"/></StgValue>
</operation>

<operation id="1803" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1192 %and_ln15_57 = and i1 %icmp_ln15_141, i1 %xor_ln15_57

]]></Node>
<StgValue><ssdm name="and_ln15_57"/></StgValue>
</operation>

<operation id="1804" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:1193 %sel_tmp28 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_140, i1 %and_ln15_56, i1 %and_ln15_57

]]></Node>
<StgValue><ssdm name="sel_tmp28"/></StgValue>
</operation>

<operation id="1805" st_id="57" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:1194 %x_int_30_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_175, i3 1, i18 %select_ln15_114, i3 0, i18 %select_ln15_115, i18 0, i3 %sel_tmp28

]]></Node>
<StgValue><ssdm name="x_int_30_write_assign"/></StgValue>
</operation>

<operation id="1806" st_id="57" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1217 %ashr_ln15_29 = ashr i54 %select_ln15_116, i54 %zext_ln15_89

]]></Node>
<StgValue><ssdm name="ashr_ln15_29"/></StgValue>
</operation>

<operation id="1807" st_id="57" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1254 %ashr_ln15_30 = ashr i54 %select_ln15_120, i54 %zext_ln15_92

]]></Node>
<StgValue><ssdm name="ashr_ln15_30"/></StgValue>
</operation>

<operation id="1808" st_id="57" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1291 %ashr_ln15_31 = ashr i54 %select_ln15_124, i54 %zext_ln15_95

]]></Node>
<StgValue><ssdm name="ashr_ln15_31"/></StgValue>
</operation>

<operation id="1809" st_id="57" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1328 %ashr_ln15_32 = ashr i54 %select_ln15_128, i54 %zext_ln15_98

]]></Node>
<StgValue><ssdm name="ashr_ln15_32"/></StgValue>
</operation>

<operation id="1810" st_id="57" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1365 %ashr_ln15_33 = ashr i54 %select_ln15_132, i54 %zext_ln15_101

]]></Node>
<StgValue><ssdm name="ashr_ln15_33"/></StgValue>
</operation>

<operation id="1811" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1372 %select_ln15_135 = select i1 %icmp_ln15_169, i18 %shl_ln15_33, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_135"/></StgValue>
</operation>

<operation id="1812" st_id="57" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1402 %ashr_ln15_34 = ashr i54 %select_ln15_136, i54 %zext_ln15_104

]]></Node>
<StgValue><ssdm name="ashr_ln15_34"/></StgValue>
</operation>

<operation id="1813" st_id="57" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1408 %shl_ln15_34 = shl i18 %trunc_ln15_211, i18 %select_ln15_137cast

]]></Node>
<StgValue><ssdm name="shl_ln15_34"/></StgValue>
</operation>

<operation id="1814" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1437 %icmp_ln15_178 = icmp_ult  i11 %select_ln15_141, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_178"/></StgValue>
</operation>

<operation id="1815" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:1438 %zext_ln15_107 = zext i11 %select_ln15_141

]]></Node>
<StgValue><ssdm name="zext_ln15_107"/></StgValue>
</operation>

<operation id="1816" st_id="57" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1439 %ashr_ln15_35 = ashr i54 %select_ln15_140, i54 %zext_ln15_107

]]></Node>
<StgValue><ssdm name="ashr_ln15_35"/></StgValue>
</operation>

<operation id="1817" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1443 %icmp_ln15_179 = icmp_ult  i11 %select_ln15_141, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_179"/></StgValue>
</operation>

<operation id="1818" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:1444 %select_ln15_141cast = zext i11 %select_ln15_141

]]></Node>
<StgValue><ssdm name="select_ln15_141cast"/></StgValue>
</operation>

<operation id="1819" st_id="57" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1445 %shl_ln15_35 = shl i18 %trunc_ln15_217, i18 %select_ln15_141cast

]]></Node>
<StgValue><ssdm name="shl_ln15_35"/></StgValue>
</operation>

<operation id="1820" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:1464 %select_ln15_144 = select i1 %tmp_99, i54 %sub_ln15_108, i54 %zext_ln15_172

]]></Node>
<StgValue><ssdm name="select_ln15_144"/></StgValue>
</operation>

<operation id="1821" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1469 %add_ln15_37 = add i11 %trunc_ln15_222, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_37"/></StgValue>
</operation>

<operation id="1822" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1470 %sub_ln15_110 = sub i11 10, i11 %trunc_ln15_222

]]></Node>
<StgValue><ssdm name="sub_ln15_110"/></StgValue>
</operation>

<operation id="1823" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:1471 %select_ln15_145 = select i1 %icmp_ln15_181, i11 %add_ln15_37, i11 %sub_ln15_110

]]></Node>
<StgValue><ssdm name="select_ln15_145"/></StgValue>
</operation>

<operation id="1824" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1473 %trunc_ln15_223 = trunc i54 %select_ln15_144

]]></Node>
<StgValue><ssdm name="trunc_ln15_223"/></StgValue>
</operation>

<operation id="1825" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:1496 %zext_ln15_111 = zext i11 %tmp_56

]]></Node>
<StgValue><ssdm name="zext_ln15_111"/></StgValue>
</operation>

<operation id="1826" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:1498 %zext_ln15_174_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_227

]]></Node>
<StgValue><ssdm name="zext_ln15_174_cast"/></StgValue>
</operation>

<operation id="1827" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:1499 %zext_ln15_174 = zext i53 %zext_ln15_174_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_174"/></StgValue>
</operation>

<operation id="1828" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1500 %sub_ln15_111 = sub i54 0, i54 %zext_ln15_174

]]></Node>
<StgValue><ssdm name="sub_ln15_111"/></StgValue>
</operation>

<operation id="1829" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:1502 %icmp_ln15_185 = icmp_eq  i63 %trunc_ln15_226, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_185"/></StgValue>
</operation>

<operation id="1830" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1503 %sub_ln15_112 = sub i12 1075, i12 %zext_ln15_111

]]></Node>
<StgValue><ssdm name="sub_ln15_112"/></StgValue>
</operation>

<operation id="1831" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:1504 %trunc_ln15_228 = trunc i12 %sub_ln15_112

]]></Node>
<StgValue><ssdm name="trunc_ln15_228"/></StgValue>
</operation>

<operation id="1832" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1505 %icmp_ln15_186 = icmp_sgt  i12 %sub_ln15_112, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_186"/></StgValue>
</operation>

<operation id="1833" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1509 %icmp_ln15_187 = icmp_eq  i12 %sub_ln15_112, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_187"/></StgValue>
</operation>

<operation id="1834" st_id="57" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1528 %pf_38 = fpext i32 %bitcast_ln15_38

]]></Node>
<StgValue><ssdm name="pf_38"/></StgValue>
</operation>

<operation id="1835" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:1529 %bitcast_ln716_38 = bitcast i64 %pf_38

]]></Node>
<StgValue><ssdm name="bitcast_ln716_38"/></StgValue>
</operation>

<operation id="1836" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:1530 %trunc_ln15_232 = trunc i64 %bitcast_ln716_38

]]></Node>
<StgValue><ssdm name="trunc_ln15_232"/></StgValue>
</operation>

<operation id="1837" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:1531 %tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_38, i32 63

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="1838" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1532 %tmp_57 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_38, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1839" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:1534 %trunc_ln15_233 = trunc i64 %bitcast_ln716_38

]]></Node>
<StgValue><ssdm name="trunc_ln15_233"/></StgValue>
</operation>

<operation id="1840" st_id="57" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1565 %pf_39 = fpext i32 %bitcast_ln15_39

]]></Node>
<StgValue><ssdm name="pf_39"/></StgValue>
</operation>

<operation id="1841" st_id="57" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1602 %pf_40 = fpext i32 %bitcast_ln15_40

]]></Node>
<StgValue><ssdm name="pf_40"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1842" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:105 %bitcast_ln15_41 = bitcast i32 %gmem0_addr_read_44

]]></Node>
<StgValue><ssdm name="bitcast_ln15_41"/></StgValue>
</operation>

<operation id="1843" st_id="58" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:106 %gmem0_addr_read_45 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_45"/></StgValue>
</operation>

<operation id="1844" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1218 %trunc_ln15_182 = trunc i54 %ashr_ln15_29

]]></Node>
<StgValue><ssdm name="trunc_ln15_182"/></StgValue>
</operation>

<operation id="1845" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1219 %select_ln15_229 = select i1 %tmp_92, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_229"/></StgValue>
</operation>

<operation id="1846" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1220 %select_ln15_118 = select i1 %icmp_ln15_148, i18 %trunc_ln15_182, i18 %select_ln15_229

]]></Node>
<StgValue><ssdm name="select_ln15_118"/></StgValue>
</operation>

<operation id="1847" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1225 %xor_ln15_58 = xor i1 %icmp_ln15_145, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_58"/></StgValue>
</operation>

<operation id="1848" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1226 %and_ln15_58 = and i1 %icmp_ln15_147, i1 %xor_ln15_58

]]></Node>
<StgValue><ssdm name="and_ln15_58"/></StgValue>
</operation>

<operation id="1849" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1227 %or_ln15_29 = or i1 %icmp_ln15_145, i1 %icmp_ln15_147

]]></Node>
<StgValue><ssdm name="or_ln15_29"/></StgValue>
</operation>

<operation id="1850" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1228 %xor_ln15_59 = xor i1 %or_ln15_29, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_59"/></StgValue>
</operation>

<operation id="1851" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1229 %and_ln15_59 = and i1 %icmp_ln15_146, i1 %xor_ln15_59

]]></Node>
<StgValue><ssdm name="and_ln15_59"/></StgValue>
</operation>

<operation id="1852" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:1230 %sel_tmp29 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_145, i1 %and_ln15_58, i1 %and_ln15_59

]]></Node>
<StgValue><ssdm name="sel_tmp29"/></StgValue>
</operation>

<operation id="1853" st_id="58" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:1231 %x_int_31_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_181, i3 1, i18 %select_ln15_118, i3 0, i18 %select_ln15_119, i18 0, i3 %sel_tmp29

]]></Node>
<StgValue><ssdm name="x_int_31_write_assign"/></StgValue>
</operation>

<operation id="1854" st_id="58" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1254 %ashr_ln15_30 = ashr i54 %select_ln15_120, i54 %zext_ln15_92

]]></Node>
<StgValue><ssdm name="ashr_ln15_30"/></StgValue>
</operation>

<operation id="1855" st_id="58" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1291 %ashr_ln15_31 = ashr i54 %select_ln15_124, i54 %zext_ln15_95

]]></Node>
<StgValue><ssdm name="ashr_ln15_31"/></StgValue>
</operation>

<operation id="1856" st_id="58" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1328 %ashr_ln15_32 = ashr i54 %select_ln15_128, i54 %zext_ln15_98

]]></Node>
<StgValue><ssdm name="ashr_ln15_32"/></StgValue>
</operation>

<operation id="1857" st_id="58" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1365 %ashr_ln15_33 = ashr i54 %select_ln15_132, i54 %zext_ln15_101

]]></Node>
<StgValue><ssdm name="ashr_ln15_33"/></StgValue>
</operation>

<operation id="1858" st_id="58" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1402 %ashr_ln15_34 = ashr i54 %select_ln15_136, i54 %zext_ln15_104

]]></Node>
<StgValue><ssdm name="ashr_ln15_34"/></StgValue>
</operation>

<operation id="1859" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1409 %select_ln15_139 = select i1 %icmp_ln15_174, i18 %shl_ln15_34, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_139"/></StgValue>
</operation>

<operation id="1860" st_id="58" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1439 %ashr_ln15_35 = ashr i54 %select_ln15_140, i54 %zext_ln15_107

]]></Node>
<StgValue><ssdm name="ashr_ln15_35"/></StgValue>
</operation>

<operation id="1861" st_id="58" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1445 %shl_ln15_35 = shl i18 %trunc_ln15_217, i18 %select_ln15_141cast

]]></Node>
<StgValue><ssdm name="shl_ln15_35"/></StgValue>
</operation>

<operation id="1862" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1474 %icmp_ln15_183 = icmp_ult  i11 %select_ln15_145, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_183"/></StgValue>
</operation>

<operation id="1863" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:1475 %zext_ln15_110 = zext i11 %select_ln15_145

]]></Node>
<StgValue><ssdm name="zext_ln15_110"/></StgValue>
</operation>

<operation id="1864" st_id="58" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1476 %ashr_ln15_36 = ashr i54 %select_ln15_144, i54 %zext_ln15_110

]]></Node>
<StgValue><ssdm name="ashr_ln15_36"/></StgValue>
</operation>

<operation id="1865" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1480 %icmp_ln15_184 = icmp_ult  i11 %select_ln15_145, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_184"/></StgValue>
</operation>

<operation id="1866" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:1481 %select_ln15_145cast = zext i11 %select_ln15_145

]]></Node>
<StgValue><ssdm name="select_ln15_145cast"/></StgValue>
</operation>

<operation id="1867" st_id="58" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1482 %shl_ln15_36 = shl i18 %trunc_ln15_223, i18 %select_ln15_145cast

]]></Node>
<StgValue><ssdm name="shl_ln15_36"/></StgValue>
</operation>

<operation id="1868" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:1501 %select_ln15_148 = select i1 %tmp_100, i54 %sub_ln15_111, i54 %zext_ln15_174

]]></Node>
<StgValue><ssdm name="select_ln15_148"/></StgValue>
</operation>

<operation id="1869" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1506 %add_ln15_38 = add i11 %trunc_ln15_228, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_38"/></StgValue>
</operation>

<operation id="1870" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1507 %sub_ln15_113 = sub i11 10, i11 %trunc_ln15_228

]]></Node>
<StgValue><ssdm name="sub_ln15_113"/></StgValue>
</operation>

<operation id="1871" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:1508 %select_ln15_149 = select i1 %icmp_ln15_186, i11 %add_ln15_38, i11 %sub_ln15_113

]]></Node>
<StgValue><ssdm name="select_ln15_149"/></StgValue>
</operation>

<operation id="1872" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1510 %trunc_ln15_229 = trunc i54 %select_ln15_148

]]></Node>
<StgValue><ssdm name="trunc_ln15_229"/></StgValue>
</operation>

<operation id="1873" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:1533 %zext_ln15_114 = zext i11 %tmp_57

]]></Node>
<StgValue><ssdm name="zext_ln15_114"/></StgValue>
</operation>

<operation id="1874" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:1535 %zext_ln15_176_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_233

]]></Node>
<StgValue><ssdm name="zext_ln15_176_cast"/></StgValue>
</operation>

<operation id="1875" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:1536 %zext_ln15_176 = zext i53 %zext_ln15_176_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_176"/></StgValue>
</operation>

<operation id="1876" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1537 %sub_ln15_114 = sub i54 0, i54 %zext_ln15_176

]]></Node>
<StgValue><ssdm name="sub_ln15_114"/></StgValue>
</operation>

<operation id="1877" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:1539 %icmp_ln15_190 = icmp_eq  i63 %trunc_ln15_232, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_190"/></StgValue>
</operation>

<operation id="1878" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1540 %sub_ln15_115 = sub i12 1075, i12 %zext_ln15_114

]]></Node>
<StgValue><ssdm name="sub_ln15_115"/></StgValue>
</operation>

<operation id="1879" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:1541 %trunc_ln15_234 = trunc i12 %sub_ln15_115

]]></Node>
<StgValue><ssdm name="trunc_ln15_234"/></StgValue>
</operation>

<operation id="1880" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1542 %icmp_ln15_191 = icmp_sgt  i12 %sub_ln15_115, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_191"/></StgValue>
</operation>

<operation id="1881" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1546 %icmp_ln15_192 = icmp_eq  i12 %sub_ln15_115, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_192"/></StgValue>
</operation>

<operation id="1882" st_id="58" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1565 %pf_39 = fpext i32 %bitcast_ln15_39

]]></Node>
<StgValue><ssdm name="pf_39"/></StgValue>
</operation>

<operation id="1883" st_id="58" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1602 %pf_40 = fpext i32 %bitcast_ln15_40

]]></Node>
<StgValue><ssdm name="pf_40"/></StgValue>
</operation>

<operation id="1884" st_id="58" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1639 %pf_41 = fpext i32 %bitcast_ln15_41

]]></Node>
<StgValue><ssdm name="pf_41"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1885" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:107 %bitcast_ln15_42 = bitcast i32 %gmem0_addr_read_45

]]></Node>
<StgValue><ssdm name="bitcast_ln15_42"/></StgValue>
</operation>

<operation id="1886" st_id="59" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:108 %gmem0_addr_read_46 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_46"/></StgValue>
</operation>

<operation id="1887" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1255 %trunc_ln15_188 = trunc i54 %ashr_ln15_30

]]></Node>
<StgValue><ssdm name="trunc_ln15_188"/></StgValue>
</operation>

<operation id="1888" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1256 %select_ln15_230 = select i1 %tmp_93, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_230"/></StgValue>
</operation>

<operation id="1889" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1257 %select_ln15_122 = select i1 %icmp_ln15_153, i18 %trunc_ln15_188, i18 %select_ln15_230

]]></Node>
<StgValue><ssdm name="select_ln15_122"/></StgValue>
</operation>

<operation id="1890" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1262 %xor_ln15_60 = xor i1 %icmp_ln15_150, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_60"/></StgValue>
</operation>

<operation id="1891" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1263 %and_ln15_60 = and i1 %icmp_ln15_152, i1 %xor_ln15_60

]]></Node>
<StgValue><ssdm name="and_ln15_60"/></StgValue>
</operation>

<operation id="1892" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1264 %or_ln15_30 = or i1 %icmp_ln15_150, i1 %icmp_ln15_152

]]></Node>
<StgValue><ssdm name="or_ln15_30"/></StgValue>
</operation>

<operation id="1893" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1265 %xor_ln15_61 = xor i1 %or_ln15_30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_61"/></StgValue>
</operation>

<operation id="1894" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1266 %and_ln15_61 = and i1 %icmp_ln15_151, i1 %xor_ln15_61

]]></Node>
<StgValue><ssdm name="and_ln15_61"/></StgValue>
</operation>

<operation id="1895" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:1267 %sel_tmp30 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_150, i1 %and_ln15_60, i1 %and_ln15_61

]]></Node>
<StgValue><ssdm name="sel_tmp30"/></StgValue>
</operation>

<operation id="1896" st_id="59" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:1268 %x_int_32_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_187, i3 1, i18 %select_ln15_122, i3 0, i18 %select_ln15_123, i18 0, i3 %sel_tmp30

]]></Node>
<StgValue><ssdm name="x_int_32_write_assign"/></StgValue>
</operation>

<operation id="1897" st_id="59" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1291 %ashr_ln15_31 = ashr i54 %select_ln15_124, i54 %zext_ln15_95

]]></Node>
<StgValue><ssdm name="ashr_ln15_31"/></StgValue>
</operation>

<operation id="1898" st_id="59" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1328 %ashr_ln15_32 = ashr i54 %select_ln15_128, i54 %zext_ln15_98

]]></Node>
<StgValue><ssdm name="ashr_ln15_32"/></StgValue>
</operation>

<operation id="1899" st_id="59" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1365 %ashr_ln15_33 = ashr i54 %select_ln15_132, i54 %zext_ln15_101

]]></Node>
<StgValue><ssdm name="ashr_ln15_33"/></StgValue>
</operation>

<operation id="1900" st_id="59" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1402 %ashr_ln15_34 = ashr i54 %select_ln15_136, i54 %zext_ln15_104

]]></Node>
<StgValue><ssdm name="ashr_ln15_34"/></StgValue>
</operation>

<operation id="1901" st_id="59" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1439 %ashr_ln15_35 = ashr i54 %select_ln15_140, i54 %zext_ln15_107

]]></Node>
<StgValue><ssdm name="ashr_ln15_35"/></StgValue>
</operation>

<operation id="1902" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1446 %select_ln15_143 = select i1 %icmp_ln15_179, i18 %shl_ln15_35, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_143"/></StgValue>
</operation>

<operation id="1903" st_id="59" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1476 %ashr_ln15_36 = ashr i54 %select_ln15_144, i54 %zext_ln15_110

]]></Node>
<StgValue><ssdm name="ashr_ln15_36"/></StgValue>
</operation>

<operation id="1904" st_id="59" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1482 %shl_ln15_36 = shl i18 %trunc_ln15_223, i18 %select_ln15_145cast

]]></Node>
<StgValue><ssdm name="shl_ln15_36"/></StgValue>
</operation>

<operation id="1905" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1511 %icmp_ln15_188 = icmp_ult  i11 %select_ln15_149, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_188"/></StgValue>
</operation>

<operation id="1906" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:1512 %zext_ln15_113 = zext i11 %select_ln15_149

]]></Node>
<StgValue><ssdm name="zext_ln15_113"/></StgValue>
</operation>

<operation id="1907" st_id="59" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1513 %ashr_ln15_37 = ashr i54 %select_ln15_148, i54 %zext_ln15_113

]]></Node>
<StgValue><ssdm name="ashr_ln15_37"/></StgValue>
</operation>

<operation id="1908" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1517 %icmp_ln15_189 = icmp_ult  i11 %select_ln15_149, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_189"/></StgValue>
</operation>

<operation id="1909" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:1518 %select_ln15_149cast = zext i11 %select_ln15_149

]]></Node>
<StgValue><ssdm name="select_ln15_149cast"/></StgValue>
</operation>

<operation id="1910" st_id="59" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1519 %shl_ln15_37 = shl i18 %trunc_ln15_229, i18 %select_ln15_149cast

]]></Node>
<StgValue><ssdm name="shl_ln15_37"/></StgValue>
</operation>

<operation id="1911" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:1538 %select_ln15_152 = select i1 %tmp_101, i54 %sub_ln15_114, i54 %zext_ln15_176

]]></Node>
<StgValue><ssdm name="select_ln15_152"/></StgValue>
</operation>

<operation id="1912" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1543 %add_ln15_39 = add i11 %trunc_ln15_234, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_39"/></StgValue>
</operation>

<operation id="1913" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1544 %sub_ln15_116 = sub i11 10, i11 %trunc_ln15_234

]]></Node>
<StgValue><ssdm name="sub_ln15_116"/></StgValue>
</operation>

<operation id="1914" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:1545 %select_ln15_153 = select i1 %icmp_ln15_191, i11 %add_ln15_39, i11 %sub_ln15_116

]]></Node>
<StgValue><ssdm name="select_ln15_153"/></StgValue>
</operation>

<operation id="1915" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1547 %trunc_ln15_235 = trunc i54 %select_ln15_152

]]></Node>
<StgValue><ssdm name="trunc_ln15_235"/></StgValue>
</operation>

<operation id="1916" st_id="59" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1565 %pf_39 = fpext i32 %bitcast_ln15_39

]]></Node>
<StgValue><ssdm name="pf_39"/></StgValue>
</operation>

<operation id="1917" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:1566 %bitcast_ln716_39 = bitcast i64 %pf_39

]]></Node>
<StgValue><ssdm name="bitcast_ln716_39"/></StgValue>
</operation>

<operation id="1918" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:1567 %trunc_ln15_238 = trunc i64 %bitcast_ln716_39

]]></Node>
<StgValue><ssdm name="trunc_ln15_238"/></StgValue>
</operation>

<operation id="1919" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:1568 %tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_39, i32 63

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1920" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1569 %tmp_58 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_39, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1921" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:1571 %trunc_ln15_239 = trunc i64 %bitcast_ln716_39

]]></Node>
<StgValue><ssdm name="trunc_ln15_239"/></StgValue>
</operation>

<operation id="1922" st_id="59" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1602 %pf_40 = fpext i32 %bitcast_ln15_40

]]></Node>
<StgValue><ssdm name="pf_40"/></StgValue>
</operation>

<operation id="1923" st_id="59" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1639 %pf_41 = fpext i32 %bitcast_ln15_41

]]></Node>
<StgValue><ssdm name="pf_41"/></StgValue>
</operation>

<operation id="1924" st_id="59" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1676 %pf_42 = fpext i32 %bitcast_ln15_42

]]></Node>
<StgValue><ssdm name="pf_42"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1925" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:109 %bitcast_ln15_43 = bitcast i32 %gmem0_addr_read_46

]]></Node>
<StgValue><ssdm name="bitcast_ln15_43"/></StgValue>
</operation>

<operation id="1926" st_id="60" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:110 %gmem0_addr_read_47 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_47"/></StgValue>
</operation>

<operation id="1927" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1292 %trunc_ln15_194 = trunc i54 %ashr_ln15_31

]]></Node>
<StgValue><ssdm name="trunc_ln15_194"/></StgValue>
</operation>

<operation id="1928" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1293 %select_ln15_231 = select i1 %tmp_94, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_231"/></StgValue>
</operation>

<operation id="1929" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1294 %select_ln15_126 = select i1 %icmp_ln15_158, i18 %trunc_ln15_194, i18 %select_ln15_231

]]></Node>
<StgValue><ssdm name="select_ln15_126"/></StgValue>
</operation>

<operation id="1930" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1299 %xor_ln15_62 = xor i1 %icmp_ln15_155, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_62"/></StgValue>
</operation>

<operation id="1931" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1300 %and_ln15_62 = and i1 %icmp_ln15_157, i1 %xor_ln15_62

]]></Node>
<StgValue><ssdm name="and_ln15_62"/></StgValue>
</operation>

<operation id="1932" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1301 %or_ln15_31 = or i1 %icmp_ln15_155, i1 %icmp_ln15_157

]]></Node>
<StgValue><ssdm name="or_ln15_31"/></StgValue>
</operation>

<operation id="1933" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1302 %xor_ln15_63 = xor i1 %or_ln15_31, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_63"/></StgValue>
</operation>

<operation id="1934" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1303 %and_ln15_63 = and i1 %icmp_ln15_156, i1 %xor_ln15_63

]]></Node>
<StgValue><ssdm name="and_ln15_63"/></StgValue>
</operation>

<operation id="1935" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:1304 %sel_tmp31 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_155, i1 %and_ln15_62, i1 %and_ln15_63

]]></Node>
<StgValue><ssdm name="sel_tmp31"/></StgValue>
</operation>

<operation id="1936" st_id="60" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:1305 %x_int_33_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_193, i3 1, i18 %select_ln15_126, i3 0, i18 %select_ln15_127, i18 0, i3 %sel_tmp31

]]></Node>
<StgValue><ssdm name="x_int_33_write_assign"/></StgValue>
</operation>

<operation id="1937" st_id="60" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1328 %ashr_ln15_32 = ashr i54 %select_ln15_128, i54 %zext_ln15_98

]]></Node>
<StgValue><ssdm name="ashr_ln15_32"/></StgValue>
</operation>

<operation id="1938" st_id="60" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1365 %ashr_ln15_33 = ashr i54 %select_ln15_132, i54 %zext_ln15_101

]]></Node>
<StgValue><ssdm name="ashr_ln15_33"/></StgValue>
</operation>

<operation id="1939" st_id="60" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1402 %ashr_ln15_34 = ashr i54 %select_ln15_136, i54 %zext_ln15_104

]]></Node>
<StgValue><ssdm name="ashr_ln15_34"/></StgValue>
</operation>

<operation id="1940" st_id="60" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1439 %ashr_ln15_35 = ashr i54 %select_ln15_140, i54 %zext_ln15_107

]]></Node>
<StgValue><ssdm name="ashr_ln15_35"/></StgValue>
</operation>

<operation id="1941" st_id="60" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1476 %ashr_ln15_36 = ashr i54 %select_ln15_144, i54 %zext_ln15_110

]]></Node>
<StgValue><ssdm name="ashr_ln15_36"/></StgValue>
</operation>

<operation id="1942" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1483 %select_ln15_147 = select i1 %icmp_ln15_184, i18 %shl_ln15_36, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_147"/></StgValue>
</operation>

<operation id="1943" st_id="60" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1513 %ashr_ln15_37 = ashr i54 %select_ln15_148, i54 %zext_ln15_113

]]></Node>
<StgValue><ssdm name="ashr_ln15_37"/></StgValue>
</operation>

<operation id="1944" st_id="60" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1519 %shl_ln15_37 = shl i18 %trunc_ln15_229, i18 %select_ln15_149cast

]]></Node>
<StgValue><ssdm name="shl_ln15_37"/></StgValue>
</operation>

<operation id="1945" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1548 %icmp_ln15_193 = icmp_ult  i11 %select_ln15_153, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_193"/></StgValue>
</operation>

<operation id="1946" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:1549 %zext_ln15_116 = zext i11 %select_ln15_153

]]></Node>
<StgValue><ssdm name="zext_ln15_116"/></StgValue>
</operation>

<operation id="1947" st_id="60" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1550 %ashr_ln15_38 = ashr i54 %select_ln15_152, i54 %zext_ln15_116

]]></Node>
<StgValue><ssdm name="ashr_ln15_38"/></StgValue>
</operation>

<operation id="1948" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1554 %icmp_ln15_194 = icmp_ult  i11 %select_ln15_153, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_194"/></StgValue>
</operation>

<operation id="1949" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:1555 %select_ln15_153cast = zext i11 %select_ln15_153

]]></Node>
<StgValue><ssdm name="select_ln15_153cast"/></StgValue>
</operation>

<operation id="1950" st_id="60" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1556 %shl_ln15_38 = shl i18 %trunc_ln15_235, i18 %select_ln15_153cast

]]></Node>
<StgValue><ssdm name="shl_ln15_38"/></StgValue>
</operation>

<operation id="1951" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:1570 %zext_ln15_117 = zext i11 %tmp_58

]]></Node>
<StgValue><ssdm name="zext_ln15_117"/></StgValue>
</operation>

<operation id="1952" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:1572 %zext_ln15_178_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_239

]]></Node>
<StgValue><ssdm name="zext_ln15_178_cast"/></StgValue>
</operation>

<operation id="1953" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:1573 %zext_ln15_178 = zext i53 %zext_ln15_178_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_178"/></StgValue>
</operation>

<operation id="1954" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1574 %sub_ln15_117 = sub i54 0, i54 %zext_ln15_178

]]></Node>
<StgValue><ssdm name="sub_ln15_117"/></StgValue>
</operation>

<operation id="1955" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:1576 %icmp_ln15_195 = icmp_eq  i63 %trunc_ln15_238, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_195"/></StgValue>
</operation>

<operation id="1956" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1577 %sub_ln15_118 = sub i12 1075, i12 %zext_ln15_117

]]></Node>
<StgValue><ssdm name="sub_ln15_118"/></StgValue>
</operation>

<operation id="1957" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:1578 %trunc_ln15_240 = trunc i12 %sub_ln15_118

]]></Node>
<StgValue><ssdm name="trunc_ln15_240"/></StgValue>
</operation>

<operation id="1958" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1579 %icmp_ln15_196 = icmp_sgt  i12 %sub_ln15_118, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_196"/></StgValue>
</operation>

<operation id="1959" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1583 %icmp_ln15_197 = icmp_eq  i12 %sub_ln15_118, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_197"/></StgValue>
</operation>

<operation id="1960" st_id="60" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1602 %pf_40 = fpext i32 %bitcast_ln15_40

]]></Node>
<StgValue><ssdm name="pf_40"/></StgValue>
</operation>

<operation id="1961" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:1603 %bitcast_ln716_40 = bitcast i64 %pf_40

]]></Node>
<StgValue><ssdm name="bitcast_ln716_40"/></StgValue>
</operation>

<operation id="1962" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:1604 %trunc_ln15_244 = trunc i64 %bitcast_ln716_40

]]></Node>
<StgValue><ssdm name="trunc_ln15_244"/></StgValue>
</operation>

<operation id="1963" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:1605 %tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_40, i32 63

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="1964" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1606 %tmp_59 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_40, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1965" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:1608 %trunc_ln15_245 = trunc i64 %bitcast_ln716_40

]]></Node>
<StgValue><ssdm name="trunc_ln15_245"/></StgValue>
</operation>

<operation id="1966" st_id="60" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1639 %pf_41 = fpext i32 %bitcast_ln15_41

]]></Node>
<StgValue><ssdm name="pf_41"/></StgValue>
</operation>

<operation id="1967" st_id="60" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1676 %pf_42 = fpext i32 %bitcast_ln15_42

]]></Node>
<StgValue><ssdm name="pf_42"/></StgValue>
</operation>

<operation id="1968" st_id="60" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1713 %pf_43 = fpext i32 %bitcast_ln15_43

]]></Node>
<StgValue><ssdm name="pf_43"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1969" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:111 %bitcast_ln15_44 = bitcast i32 %gmem0_addr_read_47

]]></Node>
<StgValue><ssdm name="bitcast_ln15_44"/></StgValue>
</operation>

<operation id="1970" st_id="61" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:112 %gmem0_addr_read_48 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_48"/></StgValue>
</operation>

<operation id="1971" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1329 %trunc_ln15_200 = trunc i54 %ashr_ln15_32

]]></Node>
<StgValue><ssdm name="trunc_ln15_200"/></StgValue>
</operation>

<operation id="1972" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1330 %select_ln15_232 = select i1 %tmp_95, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_232"/></StgValue>
</operation>

<operation id="1973" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1331 %select_ln15_130 = select i1 %icmp_ln15_163, i18 %trunc_ln15_200, i18 %select_ln15_232

]]></Node>
<StgValue><ssdm name="select_ln15_130"/></StgValue>
</operation>

<operation id="1974" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1336 %xor_ln15_64 = xor i1 %icmp_ln15_160, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_64"/></StgValue>
</operation>

<operation id="1975" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1337 %and_ln15_64 = and i1 %icmp_ln15_162, i1 %xor_ln15_64

]]></Node>
<StgValue><ssdm name="and_ln15_64"/></StgValue>
</operation>

<operation id="1976" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1338 %or_ln15_32 = or i1 %icmp_ln15_160, i1 %icmp_ln15_162

]]></Node>
<StgValue><ssdm name="or_ln15_32"/></StgValue>
</operation>

<operation id="1977" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1339 %xor_ln15_65 = xor i1 %or_ln15_32, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_65"/></StgValue>
</operation>

<operation id="1978" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1340 %and_ln15_65 = and i1 %icmp_ln15_161, i1 %xor_ln15_65

]]></Node>
<StgValue><ssdm name="and_ln15_65"/></StgValue>
</operation>

<operation id="1979" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:1341 %sel_tmp32 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_160, i1 %and_ln15_64, i1 %and_ln15_65

]]></Node>
<StgValue><ssdm name="sel_tmp32"/></StgValue>
</operation>

<operation id="1980" st_id="61" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:1342 %x_int_34_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_199, i3 1, i18 %select_ln15_130, i3 0, i18 %select_ln15_131, i18 0, i3 %sel_tmp32

]]></Node>
<StgValue><ssdm name="x_int_34_write_assign"/></StgValue>
</operation>

<operation id="1981" st_id="61" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1365 %ashr_ln15_33 = ashr i54 %select_ln15_132, i54 %zext_ln15_101

]]></Node>
<StgValue><ssdm name="ashr_ln15_33"/></StgValue>
</operation>

<operation id="1982" st_id="61" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1402 %ashr_ln15_34 = ashr i54 %select_ln15_136, i54 %zext_ln15_104

]]></Node>
<StgValue><ssdm name="ashr_ln15_34"/></StgValue>
</operation>

<operation id="1983" st_id="61" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1439 %ashr_ln15_35 = ashr i54 %select_ln15_140, i54 %zext_ln15_107

]]></Node>
<StgValue><ssdm name="ashr_ln15_35"/></StgValue>
</operation>

<operation id="1984" st_id="61" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1476 %ashr_ln15_36 = ashr i54 %select_ln15_144, i54 %zext_ln15_110

]]></Node>
<StgValue><ssdm name="ashr_ln15_36"/></StgValue>
</operation>

<operation id="1985" st_id="61" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1513 %ashr_ln15_37 = ashr i54 %select_ln15_148, i54 %zext_ln15_113

]]></Node>
<StgValue><ssdm name="ashr_ln15_37"/></StgValue>
</operation>

<operation id="1986" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1520 %select_ln15_151 = select i1 %icmp_ln15_189, i18 %shl_ln15_37, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_151"/></StgValue>
</operation>

<operation id="1987" st_id="61" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1550 %ashr_ln15_38 = ashr i54 %select_ln15_152, i54 %zext_ln15_116

]]></Node>
<StgValue><ssdm name="ashr_ln15_38"/></StgValue>
</operation>

<operation id="1988" st_id="61" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1556 %shl_ln15_38 = shl i18 %trunc_ln15_235, i18 %select_ln15_153cast

]]></Node>
<StgValue><ssdm name="shl_ln15_38"/></StgValue>
</operation>

<operation id="1989" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:1575 %select_ln15_156 = select i1 %tmp_102, i54 %sub_ln15_117, i54 %zext_ln15_178

]]></Node>
<StgValue><ssdm name="select_ln15_156"/></StgValue>
</operation>

<operation id="1990" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1580 %add_ln15_40 = add i11 %trunc_ln15_240, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_40"/></StgValue>
</operation>

<operation id="1991" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1581 %sub_ln15_119 = sub i11 10, i11 %trunc_ln15_240

]]></Node>
<StgValue><ssdm name="sub_ln15_119"/></StgValue>
</operation>

<operation id="1992" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:1582 %select_ln15_157 = select i1 %icmp_ln15_196, i11 %add_ln15_40, i11 %sub_ln15_119

]]></Node>
<StgValue><ssdm name="select_ln15_157"/></StgValue>
</operation>

<operation id="1993" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1584 %trunc_ln15_241 = trunc i54 %select_ln15_156

]]></Node>
<StgValue><ssdm name="trunc_ln15_241"/></StgValue>
</operation>

<operation id="1994" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:1607 %zext_ln15_120 = zext i11 %tmp_59

]]></Node>
<StgValue><ssdm name="zext_ln15_120"/></StgValue>
</operation>

<operation id="1995" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:1609 %zext_ln15_180_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_245

]]></Node>
<StgValue><ssdm name="zext_ln15_180_cast"/></StgValue>
</operation>

<operation id="1996" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:1610 %zext_ln15_180 = zext i53 %zext_ln15_180_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_180"/></StgValue>
</operation>

<operation id="1997" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1611 %sub_ln15_120 = sub i54 0, i54 %zext_ln15_180

]]></Node>
<StgValue><ssdm name="sub_ln15_120"/></StgValue>
</operation>

<operation id="1998" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:1613 %icmp_ln15_200 = icmp_eq  i63 %trunc_ln15_244, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_200"/></StgValue>
</operation>

<operation id="1999" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1614 %sub_ln15_121 = sub i12 1075, i12 %zext_ln15_120

]]></Node>
<StgValue><ssdm name="sub_ln15_121"/></StgValue>
</operation>

<operation id="2000" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:1615 %trunc_ln15_246 = trunc i12 %sub_ln15_121

]]></Node>
<StgValue><ssdm name="trunc_ln15_246"/></StgValue>
</operation>

<operation id="2001" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1616 %icmp_ln15_201 = icmp_sgt  i12 %sub_ln15_121, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_201"/></StgValue>
</operation>

<operation id="2002" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1620 %icmp_ln15_202 = icmp_eq  i12 %sub_ln15_121, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_202"/></StgValue>
</operation>

<operation id="2003" st_id="61" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1639 %pf_41 = fpext i32 %bitcast_ln15_41

]]></Node>
<StgValue><ssdm name="pf_41"/></StgValue>
</operation>

<operation id="2004" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:1640 %bitcast_ln716_41 = bitcast i64 %pf_41

]]></Node>
<StgValue><ssdm name="bitcast_ln716_41"/></StgValue>
</operation>

<operation id="2005" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:1641 %trunc_ln15_250 = trunc i64 %bitcast_ln716_41

]]></Node>
<StgValue><ssdm name="trunc_ln15_250"/></StgValue>
</operation>

<operation id="2006" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:1642 %tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_41, i32 63

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="2007" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1643 %tmp_60 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_41, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="2008" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:1645 %trunc_ln15_251 = trunc i64 %bitcast_ln716_41

]]></Node>
<StgValue><ssdm name="trunc_ln15_251"/></StgValue>
</operation>

<operation id="2009" st_id="61" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1676 %pf_42 = fpext i32 %bitcast_ln15_42

]]></Node>
<StgValue><ssdm name="pf_42"/></StgValue>
</operation>

<operation id="2010" st_id="61" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1713 %pf_43 = fpext i32 %bitcast_ln15_43

]]></Node>
<StgValue><ssdm name="pf_43"/></StgValue>
</operation>

<operation id="2011" st_id="61" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1750 %pf_44 = fpext i32 %bitcast_ln15_44

]]></Node>
<StgValue><ssdm name="pf_44"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="2012" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:113 %bitcast_ln15_45 = bitcast i32 %gmem0_addr_read_48

]]></Node>
<StgValue><ssdm name="bitcast_ln15_45"/></StgValue>
</operation>

<operation id="2013" st_id="62" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:114 %gmem0_addr_read_49 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_49"/></StgValue>
</operation>

<operation id="2014" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1366 %trunc_ln15_206 = trunc i54 %ashr_ln15_33

]]></Node>
<StgValue><ssdm name="trunc_ln15_206"/></StgValue>
</operation>

<operation id="2015" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1367 %select_ln15_233 = select i1 %tmp_96, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_233"/></StgValue>
</operation>

<operation id="2016" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1368 %select_ln15_134 = select i1 %icmp_ln15_168, i18 %trunc_ln15_206, i18 %select_ln15_233

]]></Node>
<StgValue><ssdm name="select_ln15_134"/></StgValue>
</operation>

<operation id="2017" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1373 %xor_ln15_66 = xor i1 %icmp_ln15_165, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_66"/></StgValue>
</operation>

<operation id="2018" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1374 %and_ln15_66 = and i1 %icmp_ln15_167, i1 %xor_ln15_66

]]></Node>
<StgValue><ssdm name="and_ln15_66"/></StgValue>
</operation>

<operation id="2019" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1375 %or_ln15_33 = or i1 %icmp_ln15_165, i1 %icmp_ln15_167

]]></Node>
<StgValue><ssdm name="or_ln15_33"/></StgValue>
</operation>

<operation id="2020" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1376 %xor_ln15_67 = xor i1 %or_ln15_33, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_67"/></StgValue>
</operation>

<operation id="2021" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1377 %and_ln15_67 = and i1 %icmp_ln15_166, i1 %xor_ln15_67

]]></Node>
<StgValue><ssdm name="and_ln15_67"/></StgValue>
</operation>

<operation id="2022" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:1378 %sel_tmp33 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_165, i1 %and_ln15_66, i1 %and_ln15_67

]]></Node>
<StgValue><ssdm name="sel_tmp33"/></StgValue>
</operation>

<operation id="2023" st_id="62" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:1379 %x_int_35_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_205, i3 1, i18 %select_ln15_134, i3 0, i18 %select_ln15_135, i18 0, i3 %sel_tmp33

]]></Node>
<StgValue><ssdm name="x_int_35_write_assign"/></StgValue>
</operation>

<operation id="2024" st_id="62" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1402 %ashr_ln15_34 = ashr i54 %select_ln15_136, i54 %zext_ln15_104

]]></Node>
<StgValue><ssdm name="ashr_ln15_34"/></StgValue>
</operation>

<operation id="2025" st_id="62" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1439 %ashr_ln15_35 = ashr i54 %select_ln15_140, i54 %zext_ln15_107

]]></Node>
<StgValue><ssdm name="ashr_ln15_35"/></StgValue>
</operation>

<operation id="2026" st_id="62" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1476 %ashr_ln15_36 = ashr i54 %select_ln15_144, i54 %zext_ln15_110

]]></Node>
<StgValue><ssdm name="ashr_ln15_36"/></StgValue>
</operation>

<operation id="2027" st_id="62" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1513 %ashr_ln15_37 = ashr i54 %select_ln15_148, i54 %zext_ln15_113

]]></Node>
<StgValue><ssdm name="ashr_ln15_37"/></StgValue>
</operation>

<operation id="2028" st_id="62" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1550 %ashr_ln15_38 = ashr i54 %select_ln15_152, i54 %zext_ln15_116

]]></Node>
<StgValue><ssdm name="ashr_ln15_38"/></StgValue>
</operation>

<operation id="2029" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1557 %select_ln15_155 = select i1 %icmp_ln15_194, i18 %shl_ln15_38, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_155"/></StgValue>
</operation>

<operation id="2030" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1585 %icmp_ln15_198 = icmp_ult  i11 %select_ln15_157, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_198"/></StgValue>
</operation>

<operation id="2031" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:1586 %zext_ln15_119 = zext i11 %select_ln15_157

]]></Node>
<StgValue><ssdm name="zext_ln15_119"/></StgValue>
</operation>

<operation id="2032" st_id="62" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1587 %ashr_ln15_39 = ashr i54 %select_ln15_156, i54 %zext_ln15_119

]]></Node>
<StgValue><ssdm name="ashr_ln15_39"/></StgValue>
</operation>

<operation id="2033" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1591 %icmp_ln15_199 = icmp_ult  i11 %select_ln15_157, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_199"/></StgValue>
</operation>

<operation id="2034" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:1592 %select_ln15_157cast = zext i11 %select_ln15_157

]]></Node>
<StgValue><ssdm name="select_ln15_157cast"/></StgValue>
</operation>

<operation id="2035" st_id="62" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1593 %shl_ln15_39 = shl i18 %trunc_ln15_241, i18 %select_ln15_157cast

]]></Node>
<StgValue><ssdm name="shl_ln15_39"/></StgValue>
</operation>

<operation id="2036" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:1612 %select_ln15_160 = select i1 %tmp_103, i54 %sub_ln15_120, i54 %zext_ln15_180

]]></Node>
<StgValue><ssdm name="select_ln15_160"/></StgValue>
</operation>

<operation id="2037" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1617 %add_ln15_41 = add i11 %trunc_ln15_246, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_41"/></StgValue>
</operation>

<operation id="2038" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1618 %sub_ln15_122 = sub i11 10, i11 %trunc_ln15_246

]]></Node>
<StgValue><ssdm name="sub_ln15_122"/></StgValue>
</operation>

<operation id="2039" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:1619 %select_ln15_161 = select i1 %icmp_ln15_201, i11 %add_ln15_41, i11 %sub_ln15_122

]]></Node>
<StgValue><ssdm name="select_ln15_161"/></StgValue>
</operation>

<operation id="2040" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1621 %trunc_ln15_247 = trunc i54 %select_ln15_160

]]></Node>
<StgValue><ssdm name="trunc_ln15_247"/></StgValue>
</operation>

<operation id="2041" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:1644 %zext_ln15_123 = zext i11 %tmp_60

]]></Node>
<StgValue><ssdm name="zext_ln15_123"/></StgValue>
</operation>

<operation id="2042" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:1646 %zext_ln15_182_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_251

]]></Node>
<StgValue><ssdm name="zext_ln15_182_cast"/></StgValue>
</operation>

<operation id="2043" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:1647 %zext_ln15_182 = zext i53 %zext_ln15_182_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_182"/></StgValue>
</operation>

<operation id="2044" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1648 %sub_ln15_123 = sub i54 0, i54 %zext_ln15_182

]]></Node>
<StgValue><ssdm name="sub_ln15_123"/></StgValue>
</operation>

<operation id="2045" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:1650 %icmp_ln15_205 = icmp_eq  i63 %trunc_ln15_250, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_205"/></StgValue>
</operation>

<operation id="2046" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1651 %sub_ln15_124 = sub i12 1075, i12 %zext_ln15_123

]]></Node>
<StgValue><ssdm name="sub_ln15_124"/></StgValue>
</operation>

<operation id="2047" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:1652 %trunc_ln15_252 = trunc i12 %sub_ln15_124

]]></Node>
<StgValue><ssdm name="trunc_ln15_252"/></StgValue>
</operation>

<operation id="2048" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1653 %icmp_ln15_206 = icmp_sgt  i12 %sub_ln15_124, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_206"/></StgValue>
</operation>

<operation id="2049" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1657 %icmp_ln15_207 = icmp_eq  i12 %sub_ln15_124, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_207"/></StgValue>
</operation>

<operation id="2050" st_id="62" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1676 %pf_42 = fpext i32 %bitcast_ln15_42

]]></Node>
<StgValue><ssdm name="pf_42"/></StgValue>
</operation>

<operation id="2051" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:1677 %bitcast_ln716_42 = bitcast i64 %pf_42

]]></Node>
<StgValue><ssdm name="bitcast_ln716_42"/></StgValue>
</operation>

<operation id="2052" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:1678 %trunc_ln15_256 = trunc i64 %bitcast_ln716_42

]]></Node>
<StgValue><ssdm name="trunc_ln15_256"/></StgValue>
</operation>

<operation id="2053" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:1679 %tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_42, i32 63

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="2054" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1680 %tmp_61 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_42, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="2055" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:1682 %trunc_ln15_257 = trunc i64 %bitcast_ln716_42

]]></Node>
<StgValue><ssdm name="trunc_ln15_257"/></StgValue>
</operation>

<operation id="2056" st_id="62" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1713 %pf_43 = fpext i32 %bitcast_ln15_43

]]></Node>
<StgValue><ssdm name="pf_43"/></StgValue>
</operation>

<operation id="2057" st_id="62" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1750 %pf_44 = fpext i32 %bitcast_ln15_44

]]></Node>
<StgValue><ssdm name="pf_44"/></StgValue>
</operation>

<operation id="2058" st_id="62" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1787 %pf_45 = fpext i32 %bitcast_ln15_45

]]></Node>
<StgValue><ssdm name="pf_45"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="2059" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:115 %bitcast_ln15_46 = bitcast i32 %gmem0_addr_read_49

]]></Node>
<StgValue><ssdm name="bitcast_ln15_46"/></StgValue>
</operation>

<operation id="2060" st_id="63" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:116 %gmem0_addr_read_50 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_50"/></StgValue>
</operation>

<operation id="2061" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1403 %trunc_ln15_212 = trunc i54 %ashr_ln15_34

]]></Node>
<StgValue><ssdm name="trunc_ln15_212"/></StgValue>
</operation>

<operation id="2062" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1404 %select_ln15_234 = select i1 %tmp_97, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_234"/></StgValue>
</operation>

<operation id="2063" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1405 %select_ln15_138 = select i1 %icmp_ln15_173, i18 %trunc_ln15_212, i18 %select_ln15_234

]]></Node>
<StgValue><ssdm name="select_ln15_138"/></StgValue>
</operation>

<operation id="2064" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1410 %xor_ln15_68 = xor i1 %icmp_ln15_170, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_68"/></StgValue>
</operation>

<operation id="2065" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1411 %and_ln15_68 = and i1 %icmp_ln15_172, i1 %xor_ln15_68

]]></Node>
<StgValue><ssdm name="and_ln15_68"/></StgValue>
</operation>

<operation id="2066" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1412 %or_ln15_34 = or i1 %icmp_ln15_170, i1 %icmp_ln15_172

]]></Node>
<StgValue><ssdm name="or_ln15_34"/></StgValue>
</operation>

<operation id="2067" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1413 %xor_ln15_69 = xor i1 %or_ln15_34, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_69"/></StgValue>
</operation>

<operation id="2068" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1414 %and_ln15_69 = and i1 %icmp_ln15_171, i1 %xor_ln15_69

]]></Node>
<StgValue><ssdm name="and_ln15_69"/></StgValue>
</operation>

<operation id="2069" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:1415 %sel_tmp34 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_170, i1 %and_ln15_68, i1 %and_ln15_69

]]></Node>
<StgValue><ssdm name="sel_tmp34"/></StgValue>
</operation>

<operation id="2070" st_id="63" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:1416 %x_int_36_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_211, i3 1, i18 %select_ln15_138, i3 0, i18 %select_ln15_139, i18 0, i3 %sel_tmp34

]]></Node>
<StgValue><ssdm name="x_int_36_write_assign"/></StgValue>
</operation>

<operation id="2071" st_id="63" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1439 %ashr_ln15_35 = ashr i54 %select_ln15_140, i54 %zext_ln15_107

]]></Node>
<StgValue><ssdm name="ashr_ln15_35"/></StgValue>
</operation>

<operation id="2072" st_id="63" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1476 %ashr_ln15_36 = ashr i54 %select_ln15_144, i54 %zext_ln15_110

]]></Node>
<StgValue><ssdm name="ashr_ln15_36"/></StgValue>
</operation>

<operation id="2073" st_id="63" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1513 %ashr_ln15_37 = ashr i54 %select_ln15_148, i54 %zext_ln15_113

]]></Node>
<StgValue><ssdm name="ashr_ln15_37"/></StgValue>
</operation>

<operation id="2074" st_id="63" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1550 %ashr_ln15_38 = ashr i54 %select_ln15_152, i54 %zext_ln15_116

]]></Node>
<StgValue><ssdm name="ashr_ln15_38"/></StgValue>
</operation>

<operation id="2075" st_id="63" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1587 %ashr_ln15_39 = ashr i54 %select_ln15_156, i54 %zext_ln15_119

]]></Node>
<StgValue><ssdm name="ashr_ln15_39"/></StgValue>
</operation>

<operation id="2076" st_id="63" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1593 %shl_ln15_39 = shl i18 %trunc_ln15_241, i18 %select_ln15_157cast

]]></Node>
<StgValue><ssdm name="shl_ln15_39"/></StgValue>
</operation>

<operation id="2077" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1622 %icmp_ln15_203 = icmp_ult  i11 %select_ln15_161, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_203"/></StgValue>
</operation>

<operation id="2078" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:1623 %zext_ln15_122 = zext i11 %select_ln15_161

]]></Node>
<StgValue><ssdm name="zext_ln15_122"/></StgValue>
</operation>

<operation id="2079" st_id="63" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1624 %ashr_ln15_40 = ashr i54 %select_ln15_160, i54 %zext_ln15_122

]]></Node>
<StgValue><ssdm name="ashr_ln15_40"/></StgValue>
</operation>

<operation id="2080" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1628 %icmp_ln15_204 = icmp_ult  i11 %select_ln15_161, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_204"/></StgValue>
</operation>

<operation id="2081" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:1629 %select_ln15_161cast = zext i11 %select_ln15_161

]]></Node>
<StgValue><ssdm name="select_ln15_161cast"/></StgValue>
</operation>

<operation id="2082" st_id="63" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1630 %shl_ln15_40 = shl i18 %trunc_ln15_247, i18 %select_ln15_161cast

]]></Node>
<StgValue><ssdm name="shl_ln15_40"/></StgValue>
</operation>

<operation id="2083" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:1649 %select_ln15_164 = select i1 %tmp_104, i54 %sub_ln15_123, i54 %zext_ln15_182

]]></Node>
<StgValue><ssdm name="select_ln15_164"/></StgValue>
</operation>

<operation id="2084" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1654 %add_ln15_42 = add i11 %trunc_ln15_252, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_42"/></StgValue>
</operation>

<operation id="2085" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1655 %sub_ln15_125 = sub i11 10, i11 %trunc_ln15_252

]]></Node>
<StgValue><ssdm name="sub_ln15_125"/></StgValue>
</operation>

<operation id="2086" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:1656 %select_ln15_165 = select i1 %icmp_ln15_206, i11 %add_ln15_42, i11 %sub_ln15_125

]]></Node>
<StgValue><ssdm name="select_ln15_165"/></StgValue>
</operation>

<operation id="2087" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1658 %trunc_ln15_253 = trunc i54 %select_ln15_164

]]></Node>
<StgValue><ssdm name="trunc_ln15_253"/></StgValue>
</operation>

<operation id="2088" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:1681 %zext_ln15_126 = zext i11 %tmp_61

]]></Node>
<StgValue><ssdm name="zext_ln15_126"/></StgValue>
</operation>

<operation id="2089" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:1683 %zext_ln15_184_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_257

]]></Node>
<StgValue><ssdm name="zext_ln15_184_cast"/></StgValue>
</operation>

<operation id="2090" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:1684 %zext_ln15_184 = zext i53 %zext_ln15_184_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_184"/></StgValue>
</operation>

<operation id="2091" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1685 %sub_ln15_126 = sub i54 0, i54 %zext_ln15_184

]]></Node>
<StgValue><ssdm name="sub_ln15_126"/></StgValue>
</operation>

<operation id="2092" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:1687 %icmp_ln15_210 = icmp_eq  i63 %trunc_ln15_256, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_210"/></StgValue>
</operation>

<operation id="2093" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1688 %sub_ln15_127 = sub i12 1075, i12 %zext_ln15_126

]]></Node>
<StgValue><ssdm name="sub_ln15_127"/></StgValue>
</operation>

<operation id="2094" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:1689 %trunc_ln15_258 = trunc i12 %sub_ln15_127

]]></Node>
<StgValue><ssdm name="trunc_ln15_258"/></StgValue>
</operation>

<operation id="2095" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1690 %icmp_ln15_211 = icmp_sgt  i12 %sub_ln15_127, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_211"/></StgValue>
</operation>

<operation id="2096" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1694 %icmp_ln15_212 = icmp_eq  i12 %sub_ln15_127, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_212"/></StgValue>
</operation>

<operation id="2097" st_id="63" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1713 %pf_43 = fpext i32 %bitcast_ln15_43

]]></Node>
<StgValue><ssdm name="pf_43"/></StgValue>
</operation>

<operation id="2098" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:1714 %bitcast_ln716_43 = bitcast i64 %pf_43

]]></Node>
<StgValue><ssdm name="bitcast_ln716_43"/></StgValue>
</operation>

<operation id="2099" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:1715 %trunc_ln15_262 = trunc i64 %bitcast_ln716_43

]]></Node>
<StgValue><ssdm name="trunc_ln15_262"/></StgValue>
</operation>

<operation id="2100" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:1716 %tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_43, i32 63

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="2101" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1717 %tmp_62 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_43, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="2102" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:1719 %trunc_ln15_263 = trunc i64 %bitcast_ln716_43

]]></Node>
<StgValue><ssdm name="trunc_ln15_263"/></StgValue>
</operation>

<operation id="2103" st_id="63" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1750 %pf_44 = fpext i32 %bitcast_ln15_44

]]></Node>
<StgValue><ssdm name="pf_44"/></StgValue>
</operation>

<operation id="2104" st_id="63" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1787 %pf_45 = fpext i32 %bitcast_ln15_45

]]></Node>
<StgValue><ssdm name="pf_45"/></StgValue>
</operation>

<operation id="2105" st_id="63" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1824 %pf_46 = fpext i32 %bitcast_ln15_46

]]></Node>
<StgValue><ssdm name="pf_46"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="2106" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:117 %bitcast_ln15_47 = bitcast i32 %gmem0_addr_read_50

]]></Node>
<StgValue><ssdm name="bitcast_ln15_47"/></StgValue>
</operation>

<operation id="2107" st_id="64" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:118 %gmem0_addr_read_51 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_51"/></StgValue>
</operation>

<operation id="2108" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1440 %trunc_ln15_218 = trunc i54 %ashr_ln15_35

]]></Node>
<StgValue><ssdm name="trunc_ln15_218"/></StgValue>
</operation>

<operation id="2109" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1441 %select_ln15_235 = select i1 %tmp_98, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_235"/></StgValue>
</operation>

<operation id="2110" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1442 %select_ln15_142 = select i1 %icmp_ln15_178, i18 %trunc_ln15_218, i18 %select_ln15_235

]]></Node>
<StgValue><ssdm name="select_ln15_142"/></StgValue>
</operation>

<operation id="2111" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1447 %xor_ln15_70 = xor i1 %icmp_ln15_175, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_70"/></StgValue>
</operation>

<operation id="2112" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1448 %and_ln15_70 = and i1 %icmp_ln15_177, i1 %xor_ln15_70

]]></Node>
<StgValue><ssdm name="and_ln15_70"/></StgValue>
</operation>

<operation id="2113" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1449 %or_ln15_35 = or i1 %icmp_ln15_175, i1 %icmp_ln15_177

]]></Node>
<StgValue><ssdm name="or_ln15_35"/></StgValue>
</operation>

<operation id="2114" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1450 %xor_ln15_71 = xor i1 %or_ln15_35, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_71"/></StgValue>
</operation>

<operation id="2115" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1451 %and_ln15_71 = and i1 %icmp_ln15_176, i1 %xor_ln15_71

]]></Node>
<StgValue><ssdm name="and_ln15_71"/></StgValue>
</operation>

<operation id="2116" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:1452 %sel_tmp35 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_175, i1 %and_ln15_70, i1 %and_ln15_71

]]></Node>
<StgValue><ssdm name="sel_tmp35"/></StgValue>
</operation>

<operation id="2117" st_id="64" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:1453 %x_int_37_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_217, i3 1, i18 %select_ln15_142, i3 0, i18 %select_ln15_143, i18 0, i3 %sel_tmp35

]]></Node>
<StgValue><ssdm name="x_int_37_write_assign"/></StgValue>
</operation>

<operation id="2118" st_id="64" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1476 %ashr_ln15_36 = ashr i54 %select_ln15_144, i54 %zext_ln15_110

]]></Node>
<StgValue><ssdm name="ashr_ln15_36"/></StgValue>
</operation>

<operation id="2119" st_id="64" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1513 %ashr_ln15_37 = ashr i54 %select_ln15_148, i54 %zext_ln15_113

]]></Node>
<StgValue><ssdm name="ashr_ln15_37"/></StgValue>
</operation>

<operation id="2120" st_id="64" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1550 %ashr_ln15_38 = ashr i54 %select_ln15_152, i54 %zext_ln15_116

]]></Node>
<StgValue><ssdm name="ashr_ln15_38"/></StgValue>
</operation>

<operation id="2121" st_id="64" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1587 %ashr_ln15_39 = ashr i54 %select_ln15_156, i54 %zext_ln15_119

]]></Node>
<StgValue><ssdm name="ashr_ln15_39"/></StgValue>
</operation>

<operation id="2122" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1594 %select_ln15_159 = select i1 %icmp_ln15_199, i18 %shl_ln15_39, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_159"/></StgValue>
</operation>

<operation id="2123" st_id="64" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1624 %ashr_ln15_40 = ashr i54 %select_ln15_160, i54 %zext_ln15_122

]]></Node>
<StgValue><ssdm name="ashr_ln15_40"/></StgValue>
</operation>

<operation id="2124" st_id="64" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1630 %shl_ln15_40 = shl i18 %trunc_ln15_247, i18 %select_ln15_161cast

]]></Node>
<StgValue><ssdm name="shl_ln15_40"/></StgValue>
</operation>

<operation id="2125" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1659 %icmp_ln15_208 = icmp_ult  i11 %select_ln15_165, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_208"/></StgValue>
</operation>

<operation id="2126" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:1660 %zext_ln15_125 = zext i11 %select_ln15_165

]]></Node>
<StgValue><ssdm name="zext_ln15_125"/></StgValue>
</operation>

<operation id="2127" st_id="64" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1661 %ashr_ln15_41 = ashr i54 %select_ln15_164, i54 %zext_ln15_125

]]></Node>
<StgValue><ssdm name="ashr_ln15_41"/></StgValue>
</operation>

<operation id="2128" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1665 %icmp_ln15_209 = icmp_ult  i11 %select_ln15_165, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_209"/></StgValue>
</operation>

<operation id="2129" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:1666 %select_ln15_165cast = zext i11 %select_ln15_165

]]></Node>
<StgValue><ssdm name="select_ln15_165cast"/></StgValue>
</operation>

<operation id="2130" st_id="64" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1667 %shl_ln15_41 = shl i18 %trunc_ln15_253, i18 %select_ln15_165cast

]]></Node>
<StgValue><ssdm name="shl_ln15_41"/></StgValue>
</operation>

<operation id="2131" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:1686 %select_ln15_168 = select i1 %tmp_105, i54 %sub_ln15_126, i54 %zext_ln15_184

]]></Node>
<StgValue><ssdm name="select_ln15_168"/></StgValue>
</operation>

<operation id="2132" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1691 %add_ln15_43 = add i11 %trunc_ln15_258, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_43"/></StgValue>
</operation>

<operation id="2133" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1692 %sub_ln15_128 = sub i11 10, i11 %trunc_ln15_258

]]></Node>
<StgValue><ssdm name="sub_ln15_128"/></StgValue>
</operation>

<operation id="2134" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:1693 %select_ln15_169 = select i1 %icmp_ln15_211, i11 %add_ln15_43, i11 %sub_ln15_128

]]></Node>
<StgValue><ssdm name="select_ln15_169"/></StgValue>
</operation>

<operation id="2135" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1695 %trunc_ln15_259 = trunc i54 %select_ln15_168

]]></Node>
<StgValue><ssdm name="trunc_ln15_259"/></StgValue>
</operation>

<operation id="2136" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:1718 %zext_ln15_129 = zext i11 %tmp_62

]]></Node>
<StgValue><ssdm name="zext_ln15_129"/></StgValue>
</operation>

<operation id="2137" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:1720 %zext_ln15_186_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_263

]]></Node>
<StgValue><ssdm name="zext_ln15_186_cast"/></StgValue>
</operation>

<operation id="2138" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:1721 %zext_ln15_186 = zext i53 %zext_ln15_186_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_186"/></StgValue>
</operation>

<operation id="2139" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1722 %sub_ln15_129 = sub i54 0, i54 %zext_ln15_186

]]></Node>
<StgValue><ssdm name="sub_ln15_129"/></StgValue>
</operation>

<operation id="2140" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:1724 %icmp_ln15_215 = icmp_eq  i63 %trunc_ln15_262, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_215"/></StgValue>
</operation>

<operation id="2141" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1725 %sub_ln15_130 = sub i12 1075, i12 %zext_ln15_129

]]></Node>
<StgValue><ssdm name="sub_ln15_130"/></StgValue>
</operation>

<operation id="2142" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:1726 %trunc_ln15_264 = trunc i12 %sub_ln15_130

]]></Node>
<StgValue><ssdm name="trunc_ln15_264"/></StgValue>
</operation>

<operation id="2143" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1727 %icmp_ln15_216 = icmp_sgt  i12 %sub_ln15_130, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_216"/></StgValue>
</operation>

<operation id="2144" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1731 %icmp_ln15_217 = icmp_eq  i12 %sub_ln15_130, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_217"/></StgValue>
</operation>

<operation id="2145" st_id="64" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1750 %pf_44 = fpext i32 %bitcast_ln15_44

]]></Node>
<StgValue><ssdm name="pf_44"/></StgValue>
</operation>

<operation id="2146" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:1751 %bitcast_ln716_44 = bitcast i64 %pf_44

]]></Node>
<StgValue><ssdm name="bitcast_ln716_44"/></StgValue>
</operation>

<operation id="2147" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:1752 %trunc_ln15_268 = trunc i64 %bitcast_ln716_44

]]></Node>
<StgValue><ssdm name="trunc_ln15_268"/></StgValue>
</operation>

<operation id="2148" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:1753 %tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_44, i32 63

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="2149" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1754 %tmp_63 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_44, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="2150" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:1756 %trunc_ln15_269 = trunc i64 %bitcast_ln716_44

]]></Node>
<StgValue><ssdm name="trunc_ln15_269"/></StgValue>
</operation>

<operation id="2151" st_id="64" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1787 %pf_45 = fpext i32 %bitcast_ln15_45

]]></Node>
<StgValue><ssdm name="pf_45"/></StgValue>
</operation>

<operation id="2152" st_id="64" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1824 %pf_46 = fpext i32 %bitcast_ln15_46

]]></Node>
<StgValue><ssdm name="pf_46"/></StgValue>
</operation>

<operation id="2153" st_id="64" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1861 %pf_47 = fpext i32 %bitcast_ln15_47

]]></Node>
<StgValue><ssdm name="pf_47"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="2154" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:119 %bitcast_ln15_48 = bitcast i32 %gmem0_addr_read_51

]]></Node>
<StgValue><ssdm name="bitcast_ln15_48"/></StgValue>
</operation>

<operation id="2155" st_id="65" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:120 %gmem0_addr_read_52 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_52"/></StgValue>
</operation>

<operation id="2156" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1477 %trunc_ln15_224 = trunc i54 %ashr_ln15_36

]]></Node>
<StgValue><ssdm name="trunc_ln15_224"/></StgValue>
</operation>

<operation id="2157" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1478 %select_ln15_236 = select i1 %tmp_99, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_236"/></StgValue>
</operation>

<operation id="2158" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1479 %select_ln15_146 = select i1 %icmp_ln15_183, i18 %trunc_ln15_224, i18 %select_ln15_236

]]></Node>
<StgValue><ssdm name="select_ln15_146"/></StgValue>
</operation>

<operation id="2159" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1484 %xor_ln15_72 = xor i1 %icmp_ln15_180, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_72"/></StgValue>
</operation>

<operation id="2160" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1485 %and_ln15_72 = and i1 %icmp_ln15_182, i1 %xor_ln15_72

]]></Node>
<StgValue><ssdm name="and_ln15_72"/></StgValue>
</operation>

<operation id="2161" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1486 %or_ln15_36 = or i1 %icmp_ln15_180, i1 %icmp_ln15_182

]]></Node>
<StgValue><ssdm name="or_ln15_36"/></StgValue>
</operation>

<operation id="2162" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1487 %xor_ln15_73 = xor i1 %or_ln15_36, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_73"/></StgValue>
</operation>

<operation id="2163" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1488 %and_ln15_73 = and i1 %icmp_ln15_181, i1 %xor_ln15_73

]]></Node>
<StgValue><ssdm name="and_ln15_73"/></StgValue>
</operation>

<operation id="2164" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:1489 %sel_tmp36 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_180, i1 %and_ln15_72, i1 %and_ln15_73

]]></Node>
<StgValue><ssdm name="sel_tmp36"/></StgValue>
</operation>

<operation id="2165" st_id="65" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:1490 %x_int_38_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_223, i3 1, i18 %select_ln15_146, i3 0, i18 %select_ln15_147, i18 0, i3 %sel_tmp36

]]></Node>
<StgValue><ssdm name="x_int_38_write_assign"/></StgValue>
</operation>

<operation id="2166" st_id="65" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1513 %ashr_ln15_37 = ashr i54 %select_ln15_148, i54 %zext_ln15_113

]]></Node>
<StgValue><ssdm name="ashr_ln15_37"/></StgValue>
</operation>

<operation id="2167" st_id="65" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1550 %ashr_ln15_38 = ashr i54 %select_ln15_152, i54 %zext_ln15_116

]]></Node>
<StgValue><ssdm name="ashr_ln15_38"/></StgValue>
</operation>

<operation id="2168" st_id="65" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1587 %ashr_ln15_39 = ashr i54 %select_ln15_156, i54 %zext_ln15_119

]]></Node>
<StgValue><ssdm name="ashr_ln15_39"/></StgValue>
</operation>

<operation id="2169" st_id="65" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1624 %ashr_ln15_40 = ashr i54 %select_ln15_160, i54 %zext_ln15_122

]]></Node>
<StgValue><ssdm name="ashr_ln15_40"/></StgValue>
</operation>

<operation id="2170" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1631 %select_ln15_163 = select i1 %icmp_ln15_204, i18 %shl_ln15_40, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_163"/></StgValue>
</operation>

<operation id="2171" st_id="65" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1661 %ashr_ln15_41 = ashr i54 %select_ln15_164, i54 %zext_ln15_125

]]></Node>
<StgValue><ssdm name="ashr_ln15_41"/></StgValue>
</operation>

<operation id="2172" st_id="65" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1667 %shl_ln15_41 = shl i18 %trunc_ln15_253, i18 %select_ln15_165cast

]]></Node>
<StgValue><ssdm name="shl_ln15_41"/></StgValue>
</operation>

<operation id="2173" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1696 %icmp_ln15_213 = icmp_ult  i11 %select_ln15_169, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_213"/></StgValue>
</operation>

<operation id="2174" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:1697 %zext_ln15_128 = zext i11 %select_ln15_169

]]></Node>
<StgValue><ssdm name="zext_ln15_128"/></StgValue>
</operation>

<operation id="2175" st_id="65" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1698 %ashr_ln15_42 = ashr i54 %select_ln15_168, i54 %zext_ln15_128

]]></Node>
<StgValue><ssdm name="ashr_ln15_42"/></StgValue>
</operation>

<operation id="2176" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1702 %icmp_ln15_214 = icmp_ult  i11 %select_ln15_169, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_214"/></StgValue>
</operation>

<operation id="2177" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:1703 %select_ln15_169cast = zext i11 %select_ln15_169

]]></Node>
<StgValue><ssdm name="select_ln15_169cast"/></StgValue>
</operation>

<operation id="2178" st_id="65" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1704 %shl_ln15_42 = shl i18 %trunc_ln15_259, i18 %select_ln15_169cast

]]></Node>
<StgValue><ssdm name="shl_ln15_42"/></StgValue>
</operation>

<operation id="2179" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:1723 %select_ln15_172 = select i1 %tmp_106, i54 %sub_ln15_129, i54 %zext_ln15_186

]]></Node>
<StgValue><ssdm name="select_ln15_172"/></StgValue>
</operation>

<operation id="2180" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1728 %add_ln15_44 = add i11 %trunc_ln15_264, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_44"/></StgValue>
</operation>

<operation id="2181" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1729 %sub_ln15_131 = sub i11 10, i11 %trunc_ln15_264

]]></Node>
<StgValue><ssdm name="sub_ln15_131"/></StgValue>
</operation>

<operation id="2182" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:1730 %select_ln15_173 = select i1 %icmp_ln15_216, i11 %add_ln15_44, i11 %sub_ln15_131

]]></Node>
<StgValue><ssdm name="select_ln15_173"/></StgValue>
</operation>

<operation id="2183" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1732 %trunc_ln15_265 = trunc i54 %select_ln15_172

]]></Node>
<StgValue><ssdm name="trunc_ln15_265"/></StgValue>
</operation>

<operation id="2184" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:1755 %zext_ln15_132 = zext i11 %tmp_63

]]></Node>
<StgValue><ssdm name="zext_ln15_132"/></StgValue>
</operation>

<operation id="2185" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:1757 %zext_ln15_188_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_269

]]></Node>
<StgValue><ssdm name="zext_ln15_188_cast"/></StgValue>
</operation>

<operation id="2186" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:1758 %zext_ln15_188 = zext i53 %zext_ln15_188_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_188"/></StgValue>
</operation>

<operation id="2187" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1759 %sub_ln15_132 = sub i54 0, i54 %zext_ln15_188

]]></Node>
<StgValue><ssdm name="sub_ln15_132"/></StgValue>
</operation>

<operation id="2188" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:1761 %icmp_ln15_220 = icmp_eq  i63 %trunc_ln15_268, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_220"/></StgValue>
</operation>

<operation id="2189" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1762 %sub_ln15_133 = sub i12 1075, i12 %zext_ln15_132

]]></Node>
<StgValue><ssdm name="sub_ln15_133"/></StgValue>
</operation>

<operation id="2190" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:1763 %trunc_ln15_270 = trunc i12 %sub_ln15_133

]]></Node>
<StgValue><ssdm name="trunc_ln15_270"/></StgValue>
</operation>

<operation id="2191" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1764 %icmp_ln15_221 = icmp_sgt  i12 %sub_ln15_133, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_221"/></StgValue>
</operation>

<operation id="2192" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1768 %icmp_ln15_222 = icmp_eq  i12 %sub_ln15_133, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_222"/></StgValue>
</operation>

<operation id="2193" st_id="65" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1787 %pf_45 = fpext i32 %bitcast_ln15_45

]]></Node>
<StgValue><ssdm name="pf_45"/></StgValue>
</operation>

<operation id="2194" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:1788 %bitcast_ln716_45 = bitcast i64 %pf_45

]]></Node>
<StgValue><ssdm name="bitcast_ln716_45"/></StgValue>
</operation>

<operation id="2195" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:1789 %trunc_ln15_274 = trunc i64 %bitcast_ln716_45

]]></Node>
<StgValue><ssdm name="trunc_ln15_274"/></StgValue>
</operation>

<operation id="2196" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:1790 %tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_45, i32 63

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="2197" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1791 %tmp_109 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_45, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="2198" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:1793 %trunc_ln15_275 = trunc i64 %bitcast_ln716_45

]]></Node>
<StgValue><ssdm name="trunc_ln15_275"/></StgValue>
</operation>

<operation id="2199" st_id="65" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1824 %pf_46 = fpext i32 %bitcast_ln15_46

]]></Node>
<StgValue><ssdm name="pf_46"/></StgValue>
</operation>

<operation id="2200" st_id="65" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1861 %pf_47 = fpext i32 %bitcast_ln15_47

]]></Node>
<StgValue><ssdm name="pf_47"/></StgValue>
</operation>

<operation id="2201" st_id="65" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1898 %pf_48 = fpext i32 %bitcast_ln15_48

]]></Node>
<StgValue><ssdm name="pf_48"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="2202" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:121 %bitcast_ln15_49 = bitcast i32 %gmem0_addr_read_52

]]></Node>
<StgValue><ssdm name="bitcast_ln15_49"/></StgValue>
</operation>

<operation id="2203" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1514 %trunc_ln15_230 = trunc i54 %ashr_ln15_37

]]></Node>
<StgValue><ssdm name="trunc_ln15_230"/></StgValue>
</operation>

<operation id="2204" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1515 %select_ln15_237 = select i1 %tmp_100, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_237"/></StgValue>
</operation>

<operation id="2205" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1516 %select_ln15_150 = select i1 %icmp_ln15_188, i18 %trunc_ln15_230, i18 %select_ln15_237

]]></Node>
<StgValue><ssdm name="select_ln15_150"/></StgValue>
</operation>

<operation id="2206" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1521 %xor_ln15_74 = xor i1 %icmp_ln15_185, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_74"/></StgValue>
</operation>

<operation id="2207" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1522 %and_ln15_74 = and i1 %icmp_ln15_187, i1 %xor_ln15_74

]]></Node>
<StgValue><ssdm name="and_ln15_74"/></StgValue>
</operation>

<operation id="2208" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1523 %or_ln15_37 = or i1 %icmp_ln15_185, i1 %icmp_ln15_187

]]></Node>
<StgValue><ssdm name="or_ln15_37"/></StgValue>
</operation>

<operation id="2209" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1524 %xor_ln15_75 = xor i1 %or_ln15_37, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_75"/></StgValue>
</operation>

<operation id="2210" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1525 %and_ln15_75 = and i1 %icmp_ln15_186, i1 %xor_ln15_75

]]></Node>
<StgValue><ssdm name="and_ln15_75"/></StgValue>
</operation>

<operation id="2211" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:1526 %sel_tmp37 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_185, i1 %and_ln15_74, i1 %and_ln15_75

]]></Node>
<StgValue><ssdm name="sel_tmp37"/></StgValue>
</operation>

<operation id="2212" st_id="66" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:1527 %x_int_39_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_229, i3 1, i18 %select_ln15_150, i3 0, i18 %select_ln15_151, i18 0, i3 %sel_tmp37

]]></Node>
<StgValue><ssdm name="x_int_39_write_assign"/></StgValue>
</operation>

<operation id="2213" st_id="66" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1550 %ashr_ln15_38 = ashr i54 %select_ln15_152, i54 %zext_ln15_116

]]></Node>
<StgValue><ssdm name="ashr_ln15_38"/></StgValue>
</operation>

<operation id="2214" st_id="66" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1587 %ashr_ln15_39 = ashr i54 %select_ln15_156, i54 %zext_ln15_119

]]></Node>
<StgValue><ssdm name="ashr_ln15_39"/></StgValue>
</operation>

<operation id="2215" st_id="66" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1624 %ashr_ln15_40 = ashr i54 %select_ln15_160, i54 %zext_ln15_122

]]></Node>
<StgValue><ssdm name="ashr_ln15_40"/></StgValue>
</operation>

<operation id="2216" st_id="66" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1661 %ashr_ln15_41 = ashr i54 %select_ln15_164, i54 %zext_ln15_125

]]></Node>
<StgValue><ssdm name="ashr_ln15_41"/></StgValue>
</operation>

<operation id="2217" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1668 %select_ln15_167 = select i1 %icmp_ln15_209, i18 %shl_ln15_41, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_167"/></StgValue>
</operation>

<operation id="2218" st_id="66" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1698 %ashr_ln15_42 = ashr i54 %select_ln15_168, i54 %zext_ln15_128

]]></Node>
<StgValue><ssdm name="ashr_ln15_42"/></StgValue>
</operation>

<operation id="2219" st_id="66" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1704 %shl_ln15_42 = shl i18 %trunc_ln15_259, i18 %select_ln15_169cast

]]></Node>
<StgValue><ssdm name="shl_ln15_42"/></StgValue>
</operation>

<operation id="2220" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1733 %icmp_ln15_218 = icmp_ult  i11 %select_ln15_173, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_218"/></StgValue>
</operation>

<operation id="2221" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:1734 %zext_ln15_131 = zext i11 %select_ln15_173

]]></Node>
<StgValue><ssdm name="zext_ln15_131"/></StgValue>
</operation>

<operation id="2222" st_id="66" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1735 %ashr_ln15_43 = ashr i54 %select_ln15_172, i54 %zext_ln15_131

]]></Node>
<StgValue><ssdm name="ashr_ln15_43"/></StgValue>
</operation>

<operation id="2223" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1739 %icmp_ln15_219 = icmp_ult  i11 %select_ln15_173, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_219"/></StgValue>
</operation>

<operation id="2224" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:1740 %select_ln15_173cast = zext i11 %select_ln15_173

]]></Node>
<StgValue><ssdm name="select_ln15_173cast"/></StgValue>
</operation>

<operation id="2225" st_id="66" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1741 %shl_ln15_43 = shl i18 %trunc_ln15_265, i18 %select_ln15_173cast

]]></Node>
<StgValue><ssdm name="shl_ln15_43"/></StgValue>
</operation>

<operation id="2226" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:1760 %select_ln15_176 = select i1 %tmp_107, i54 %sub_ln15_132, i54 %zext_ln15_188

]]></Node>
<StgValue><ssdm name="select_ln15_176"/></StgValue>
</operation>

<operation id="2227" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1765 %add_ln15_45 = add i11 %trunc_ln15_270, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_45"/></StgValue>
</operation>

<operation id="2228" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1766 %sub_ln15_134 = sub i11 10, i11 %trunc_ln15_270

]]></Node>
<StgValue><ssdm name="sub_ln15_134"/></StgValue>
</operation>

<operation id="2229" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:1767 %select_ln15_177 = select i1 %icmp_ln15_221, i11 %add_ln15_45, i11 %sub_ln15_134

]]></Node>
<StgValue><ssdm name="select_ln15_177"/></StgValue>
</operation>

<operation id="2230" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1769 %trunc_ln15_271 = trunc i54 %select_ln15_176

]]></Node>
<StgValue><ssdm name="trunc_ln15_271"/></StgValue>
</operation>

<operation id="2231" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:1792 %zext_ln15_135 = zext i11 %tmp_109

]]></Node>
<StgValue><ssdm name="zext_ln15_135"/></StgValue>
</operation>

<operation id="2232" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:1794 %zext_ln15_190_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_275

]]></Node>
<StgValue><ssdm name="zext_ln15_190_cast"/></StgValue>
</operation>

<operation id="2233" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:1795 %zext_ln15_190 = zext i53 %zext_ln15_190_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_190"/></StgValue>
</operation>

<operation id="2234" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1796 %sub_ln15_135 = sub i54 0, i54 %zext_ln15_190

]]></Node>
<StgValue><ssdm name="sub_ln15_135"/></StgValue>
</operation>

<operation id="2235" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:1798 %icmp_ln15_225 = icmp_eq  i63 %trunc_ln15_274, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_225"/></StgValue>
</operation>

<operation id="2236" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1799 %sub_ln15_136 = sub i12 1075, i12 %zext_ln15_135

]]></Node>
<StgValue><ssdm name="sub_ln15_136"/></StgValue>
</operation>

<operation id="2237" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:1800 %trunc_ln15_276 = trunc i12 %sub_ln15_136

]]></Node>
<StgValue><ssdm name="trunc_ln15_276"/></StgValue>
</operation>

<operation id="2238" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1801 %icmp_ln15_226 = icmp_sgt  i12 %sub_ln15_136, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_226"/></StgValue>
</operation>

<operation id="2239" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1805 %icmp_ln15_227 = icmp_eq  i12 %sub_ln15_136, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_227"/></StgValue>
</operation>

<operation id="2240" st_id="66" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1824 %pf_46 = fpext i32 %bitcast_ln15_46

]]></Node>
<StgValue><ssdm name="pf_46"/></StgValue>
</operation>

<operation id="2241" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:1825 %bitcast_ln716_46 = bitcast i64 %pf_46

]]></Node>
<StgValue><ssdm name="bitcast_ln716_46"/></StgValue>
</operation>

<operation id="2242" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:1826 %trunc_ln15_280 = trunc i64 %bitcast_ln716_46

]]></Node>
<StgValue><ssdm name="trunc_ln15_280"/></StgValue>
</operation>

<operation id="2243" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:1827 %tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_46, i32 63

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="2244" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1828 %tmp_111 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_46, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="2245" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:1830 %trunc_ln15_281 = trunc i64 %bitcast_ln716_46

]]></Node>
<StgValue><ssdm name="trunc_ln15_281"/></StgValue>
</operation>

<operation id="2246" st_id="66" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1861 %pf_47 = fpext i32 %bitcast_ln15_47

]]></Node>
<StgValue><ssdm name="pf_47"/></StgValue>
</operation>

<operation id="2247" st_id="66" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1898 %pf_48 = fpext i32 %bitcast_ln15_48

]]></Node>
<StgValue><ssdm name="pf_48"/></StgValue>
</operation>

<operation id="2248" st_id="66" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1935 %pf_49 = fpext i32 %bitcast_ln15_49

]]></Node>
<StgValue><ssdm name="pf_49"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="2249" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1551 %trunc_ln15_236 = trunc i54 %ashr_ln15_38

]]></Node>
<StgValue><ssdm name="trunc_ln15_236"/></StgValue>
</operation>

<operation id="2250" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1552 %select_ln15_238 = select i1 %tmp_101, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_238"/></StgValue>
</operation>

<operation id="2251" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1553 %select_ln15_154 = select i1 %icmp_ln15_193, i18 %trunc_ln15_236, i18 %select_ln15_238

]]></Node>
<StgValue><ssdm name="select_ln15_154"/></StgValue>
</operation>

<operation id="2252" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1558 %xor_ln15_76 = xor i1 %icmp_ln15_190, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_76"/></StgValue>
</operation>

<operation id="2253" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1559 %and_ln15_76 = and i1 %icmp_ln15_192, i1 %xor_ln15_76

]]></Node>
<StgValue><ssdm name="and_ln15_76"/></StgValue>
</operation>

<operation id="2254" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1560 %or_ln15_38 = or i1 %icmp_ln15_190, i1 %icmp_ln15_192

]]></Node>
<StgValue><ssdm name="or_ln15_38"/></StgValue>
</operation>

<operation id="2255" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1561 %xor_ln15_77 = xor i1 %or_ln15_38, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_77"/></StgValue>
</operation>

<operation id="2256" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1562 %and_ln15_77 = and i1 %icmp_ln15_191, i1 %xor_ln15_77

]]></Node>
<StgValue><ssdm name="and_ln15_77"/></StgValue>
</operation>

<operation id="2257" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:1563 %sel_tmp38 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_190, i1 %and_ln15_76, i1 %and_ln15_77

]]></Node>
<StgValue><ssdm name="sel_tmp38"/></StgValue>
</operation>

<operation id="2258" st_id="67" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:1564 %x_int_40_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_235, i3 1, i18 %select_ln15_154, i3 0, i18 %select_ln15_155, i18 0, i3 %sel_tmp38

]]></Node>
<StgValue><ssdm name="x_int_40_write_assign"/></StgValue>
</operation>

<operation id="2259" st_id="67" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1587 %ashr_ln15_39 = ashr i54 %select_ln15_156, i54 %zext_ln15_119

]]></Node>
<StgValue><ssdm name="ashr_ln15_39"/></StgValue>
</operation>

<operation id="2260" st_id="67" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1624 %ashr_ln15_40 = ashr i54 %select_ln15_160, i54 %zext_ln15_122

]]></Node>
<StgValue><ssdm name="ashr_ln15_40"/></StgValue>
</operation>

<operation id="2261" st_id="67" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1661 %ashr_ln15_41 = ashr i54 %select_ln15_164, i54 %zext_ln15_125

]]></Node>
<StgValue><ssdm name="ashr_ln15_41"/></StgValue>
</operation>

<operation id="2262" st_id="67" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1698 %ashr_ln15_42 = ashr i54 %select_ln15_168, i54 %zext_ln15_128

]]></Node>
<StgValue><ssdm name="ashr_ln15_42"/></StgValue>
</operation>

<operation id="2263" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1705 %select_ln15_171 = select i1 %icmp_ln15_214, i18 %shl_ln15_42, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_171"/></StgValue>
</operation>

<operation id="2264" st_id="67" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1735 %ashr_ln15_43 = ashr i54 %select_ln15_172, i54 %zext_ln15_131

]]></Node>
<StgValue><ssdm name="ashr_ln15_43"/></StgValue>
</operation>

<operation id="2265" st_id="67" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1741 %shl_ln15_43 = shl i18 %trunc_ln15_265, i18 %select_ln15_173cast

]]></Node>
<StgValue><ssdm name="shl_ln15_43"/></StgValue>
</operation>

<operation id="2266" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1770 %icmp_ln15_223 = icmp_ult  i11 %select_ln15_177, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_223"/></StgValue>
</operation>

<operation id="2267" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:1771 %zext_ln15_134 = zext i11 %select_ln15_177

]]></Node>
<StgValue><ssdm name="zext_ln15_134"/></StgValue>
</operation>

<operation id="2268" st_id="67" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1772 %ashr_ln15_44 = ashr i54 %select_ln15_176, i54 %zext_ln15_134

]]></Node>
<StgValue><ssdm name="ashr_ln15_44"/></StgValue>
</operation>

<operation id="2269" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1776 %icmp_ln15_224 = icmp_ult  i11 %select_ln15_177, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_224"/></StgValue>
</operation>

<operation id="2270" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:1777 %select_ln15_177cast = zext i11 %select_ln15_177

]]></Node>
<StgValue><ssdm name="select_ln15_177cast"/></StgValue>
</operation>

<operation id="2271" st_id="67" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1778 %shl_ln15_44 = shl i18 %trunc_ln15_271, i18 %select_ln15_177cast

]]></Node>
<StgValue><ssdm name="shl_ln15_44"/></StgValue>
</operation>

<operation id="2272" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:1797 %select_ln15_180 = select i1 %tmp_108, i54 %sub_ln15_135, i54 %zext_ln15_190

]]></Node>
<StgValue><ssdm name="select_ln15_180"/></StgValue>
</operation>

<operation id="2273" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1802 %add_ln15_46 = add i11 %trunc_ln15_276, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_46"/></StgValue>
</operation>

<operation id="2274" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1803 %sub_ln15_137 = sub i11 10, i11 %trunc_ln15_276

]]></Node>
<StgValue><ssdm name="sub_ln15_137"/></StgValue>
</operation>

<operation id="2275" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:1804 %select_ln15_181 = select i1 %icmp_ln15_226, i11 %add_ln15_46, i11 %sub_ln15_137

]]></Node>
<StgValue><ssdm name="select_ln15_181"/></StgValue>
</operation>

<operation id="2276" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1806 %trunc_ln15_277 = trunc i54 %select_ln15_180

]]></Node>
<StgValue><ssdm name="trunc_ln15_277"/></StgValue>
</operation>

<operation id="2277" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:1829 %zext_ln15_138 = zext i11 %tmp_111

]]></Node>
<StgValue><ssdm name="zext_ln15_138"/></StgValue>
</operation>

<operation id="2278" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:1831 %zext_ln15_192_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_281

]]></Node>
<StgValue><ssdm name="zext_ln15_192_cast"/></StgValue>
</operation>

<operation id="2279" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:1832 %zext_ln15_192 = zext i53 %zext_ln15_192_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_192"/></StgValue>
</operation>

<operation id="2280" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1833 %sub_ln15_138 = sub i54 0, i54 %zext_ln15_192

]]></Node>
<StgValue><ssdm name="sub_ln15_138"/></StgValue>
</operation>

<operation id="2281" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:1835 %icmp_ln15_230 = icmp_eq  i63 %trunc_ln15_280, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_230"/></StgValue>
</operation>

<operation id="2282" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1836 %sub_ln15_139 = sub i12 1075, i12 %zext_ln15_138

]]></Node>
<StgValue><ssdm name="sub_ln15_139"/></StgValue>
</operation>

<operation id="2283" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:1837 %trunc_ln15_282 = trunc i12 %sub_ln15_139

]]></Node>
<StgValue><ssdm name="trunc_ln15_282"/></StgValue>
</operation>

<operation id="2284" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1838 %icmp_ln15_231 = icmp_sgt  i12 %sub_ln15_139, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_231"/></StgValue>
</operation>

<operation id="2285" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1842 %icmp_ln15_232 = icmp_eq  i12 %sub_ln15_139, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_232"/></StgValue>
</operation>

<operation id="2286" st_id="67" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1861 %pf_47 = fpext i32 %bitcast_ln15_47

]]></Node>
<StgValue><ssdm name="pf_47"/></StgValue>
</operation>

<operation id="2287" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:1862 %bitcast_ln716_47 = bitcast i64 %pf_47

]]></Node>
<StgValue><ssdm name="bitcast_ln716_47"/></StgValue>
</operation>

<operation id="2288" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:1863 %trunc_ln15_286 = trunc i64 %bitcast_ln716_47

]]></Node>
<StgValue><ssdm name="trunc_ln15_286"/></StgValue>
</operation>

<operation id="2289" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:1864 %tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_47, i32 63

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="2290" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1865 %tmp_113 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_47, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="2291" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:1867 %trunc_ln15_287 = trunc i64 %bitcast_ln716_47

]]></Node>
<StgValue><ssdm name="trunc_ln15_287"/></StgValue>
</operation>

<operation id="2292" st_id="67" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1898 %pf_48 = fpext i32 %bitcast_ln15_48

]]></Node>
<StgValue><ssdm name="pf_48"/></StgValue>
</operation>

<operation id="2293" st_id="67" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1935 %pf_49 = fpext i32 %bitcast_ln15_49

]]></Node>
<StgValue><ssdm name="pf_49"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="2294" st_id="68" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1587 %ashr_ln15_39 = ashr i54 %select_ln15_156, i54 %zext_ln15_119

]]></Node>
<StgValue><ssdm name="ashr_ln15_39"/></StgValue>
</operation>

<operation id="2295" st_id="68" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1624 %ashr_ln15_40 = ashr i54 %select_ln15_160, i54 %zext_ln15_122

]]></Node>
<StgValue><ssdm name="ashr_ln15_40"/></StgValue>
</operation>

<operation id="2296" st_id="68" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1661 %ashr_ln15_41 = ashr i54 %select_ln15_164, i54 %zext_ln15_125

]]></Node>
<StgValue><ssdm name="ashr_ln15_41"/></StgValue>
</operation>

<operation id="2297" st_id="68" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1698 %ashr_ln15_42 = ashr i54 %select_ln15_168, i54 %zext_ln15_128

]]></Node>
<StgValue><ssdm name="ashr_ln15_42"/></StgValue>
</operation>

<operation id="2298" st_id="68" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1735 %ashr_ln15_43 = ashr i54 %select_ln15_172, i54 %zext_ln15_131

]]></Node>
<StgValue><ssdm name="ashr_ln15_43"/></StgValue>
</operation>

<operation id="2299" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1742 %select_ln15_175 = select i1 %icmp_ln15_219, i18 %shl_ln15_43, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_175"/></StgValue>
</operation>

<operation id="2300" st_id="68" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1772 %ashr_ln15_44 = ashr i54 %select_ln15_176, i54 %zext_ln15_134

]]></Node>
<StgValue><ssdm name="ashr_ln15_44"/></StgValue>
</operation>

<operation id="2301" st_id="68" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1778 %shl_ln15_44 = shl i18 %trunc_ln15_271, i18 %select_ln15_177cast

]]></Node>
<StgValue><ssdm name="shl_ln15_44"/></StgValue>
</operation>

<operation id="2302" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1807 %icmp_ln15_228 = icmp_ult  i11 %select_ln15_181, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_228"/></StgValue>
</operation>

<operation id="2303" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:1808 %zext_ln15_137 = zext i11 %select_ln15_181

]]></Node>
<StgValue><ssdm name="zext_ln15_137"/></StgValue>
</operation>

<operation id="2304" st_id="68" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1809 %ashr_ln15_45 = ashr i54 %select_ln15_180, i54 %zext_ln15_137

]]></Node>
<StgValue><ssdm name="ashr_ln15_45"/></StgValue>
</operation>

<operation id="2305" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1813 %icmp_ln15_229 = icmp_ult  i11 %select_ln15_181, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_229"/></StgValue>
</operation>

<operation id="2306" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:1814 %select_ln15_181cast = zext i11 %select_ln15_181

]]></Node>
<StgValue><ssdm name="select_ln15_181cast"/></StgValue>
</operation>

<operation id="2307" st_id="68" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1815 %shl_ln15_45 = shl i18 %trunc_ln15_277, i18 %select_ln15_181cast

]]></Node>
<StgValue><ssdm name="shl_ln15_45"/></StgValue>
</operation>

<operation id="2308" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:1834 %select_ln15_184 = select i1 %tmp_110, i54 %sub_ln15_138, i54 %zext_ln15_192

]]></Node>
<StgValue><ssdm name="select_ln15_184"/></StgValue>
</operation>

<operation id="2309" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1839 %add_ln15_47 = add i11 %trunc_ln15_282, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_47"/></StgValue>
</operation>

<operation id="2310" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1840 %sub_ln15_140 = sub i11 10, i11 %trunc_ln15_282

]]></Node>
<StgValue><ssdm name="sub_ln15_140"/></StgValue>
</operation>

<operation id="2311" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:1841 %select_ln15_185 = select i1 %icmp_ln15_231, i11 %add_ln15_47, i11 %sub_ln15_140

]]></Node>
<StgValue><ssdm name="select_ln15_185"/></StgValue>
</operation>

<operation id="2312" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1843 %trunc_ln15_283 = trunc i54 %select_ln15_184

]]></Node>
<StgValue><ssdm name="trunc_ln15_283"/></StgValue>
</operation>

<operation id="2313" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:1866 %zext_ln15_141 = zext i11 %tmp_113

]]></Node>
<StgValue><ssdm name="zext_ln15_141"/></StgValue>
</operation>

<operation id="2314" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:1868 %zext_ln15_194_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_287

]]></Node>
<StgValue><ssdm name="zext_ln15_194_cast"/></StgValue>
</operation>

<operation id="2315" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:1869 %zext_ln15_194 = zext i53 %zext_ln15_194_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_194"/></StgValue>
</operation>

<operation id="2316" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1870 %sub_ln15_141 = sub i54 0, i54 %zext_ln15_194

]]></Node>
<StgValue><ssdm name="sub_ln15_141"/></StgValue>
</operation>

<operation id="2317" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:1872 %icmp_ln15_235 = icmp_eq  i63 %trunc_ln15_286, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_235"/></StgValue>
</operation>

<operation id="2318" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1873 %sub_ln15_142 = sub i12 1075, i12 %zext_ln15_141

]]></Node>
<StgValue><ssdm name="sub_ln15_142"/></StgValue>
</operation>

<operation id="2319" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:1874 %trunc_ln15_288 = trunc i12 %sub_ln15_142

]]></Node>
<StgValue><ssdm name="trunc_ln15_288"/></StgValue>
</operation>

<operation id="2320" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1875 %icmp_ln15_236 = icmp_sgt  i12 %sub_ln15_142, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_236"/></StgValue>
</operation>

<operation id="2321" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1879 %icmp_ln15_237 = icmp_eq  i12 %sub_ln15_142, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_237"/></StgValue>
</operation>

<operation id="2322" st_id="68" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1898 %pf_48 = fpext i32 %bitcast_ln15_48

]]></Node>
<StgValue><ssdm name="pf_48"/></StgValue>
</operation>

<operation id="2323" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:1899 %bitcast_ln716_48 = bitcast i64 %pf_48

]]></Node>
<StgValue><ssdm name="bitcast_ln716_48"/></StgValue>
</operation>

<operation id="2324" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:1900 %trunc_ln15_292 = trunc i64 %bitcast_ln716_48

]]></Node>
<StgValue><ssdm name="trunc_ln15_292"/></StgValue>
</operation>

<operation id="2325" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:1901 %tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="2326" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1902 %tmp_115 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_48, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="2327" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:1904 %trunc_ln15_293 = trunc i64 %bitcast_ln716_48

]]></Node>
<StgValue><ssdm name="trunc_ln15_293"/></StgValue>
</operation>

<operation id="2328" st_id="68" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1935 %pf_49 = fpext i32 %bitcast_ln15_49

]]></Node>
<StgValue><ssdm name="pf_49"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="2329" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_198" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1588 %trunc_ln15_242 = trunc i54 %ashr_ln15_39

]]></Node>
<StgValue><ssdm name="trunc_ln15_242"/></StgValue>
</operation>

<operation id="2330" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1589 %select_ln15_239 = select i1 %tmp_102, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_239"/></StgValue>
</operation>

<operation id="2331" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1590 %select_ln15_158 = select i1 %icmp_ln15_198, i18 %trunc_ln15_242, i18 %select_ln15_239

]]></Node>
<StgValue><ssdm name="select_ln15_158"/></StgValue>
</operation>

<operation id="2332" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1595 %xor_ln15_78 = xor i1 %icmp_ln15_195, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_78"/></StgValue>
</operation>

<operation id="2333" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1596 %and_ln15_78 = and i1 %icmp_ln15_197, i1 %xor_ln15_78

]]></Node>
<StgValue><ssdm name="and_ln15_78"/></StgValue>
</operation>

<operation id="2334" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1597 %or_ln15_39 = or i1 %icmp_ln15_195, i1 %icmp_ln15_197

]]></Node>
<StgValue><ssdm name="or_ln15_39"/></StgValue>
</operation>

<operation id="2335" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1598 %xor_ln15_79 = xor i1 %or_ln15_39, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_79"/></StgValue>
</operation>

<operation id="2336" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1599 %and_ln15_79 = and i1 %icmp_ln15_196, i1 %xor_ln15_79

]]></Node>
<StgValue><ssdm name="and_ln15_79"/></StgValue>
</operation>

<operation id="2337" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:1600 %sel_tmp39 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_195, i1 %and_ln15_78, i1 %and_ln15_79

]]></Node>
<StgValue><ssdm name="sel_tmp39"/></StgValue>
</operation>

<operation id="2338" st_id="69" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:1601 %x_int_42_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_241, i3 1, i18 %select_ln15_158, i3 0, i18 %select_ln15_159, i18 0, i3 %sel_tmp39

]]></Node>
<StgValue><ssdm name="x_int_42_write_assign"/></StgValue>
</operation>

<operation id="2339" st_id="69" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1624 %ashr_ln15_40 = ashr i54 %select_ln15_160, i54 %zext_ln15_122

]]></Node>
<StgValue><ssdm name="ashr_ln15_40"/></StgValue>
</operation>

<operation id="2340" st_id="69" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1661 %ashr_ln15_41 = ashr i54 %select_ln15_164, i54 %zext_ln15_125

]]></Node>
<StgValue><ssdm name="ashr_ln15_41"/></StgValue>
</operation>

<operation id="2341" st_id="69" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1698 %ashr_ln15_42 = ashr i54 %select_ln15_168, i54 %zext_ln15_128

]]></Node>
<StgValue><ssdm name="ashr_ln15_42"/></StgValue>
</operation>

<operation id="2342" st_id="69" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1735 %ashr_ln15_43 = ashr i54 %select_ln15_172, i54 %zext_ln15_131

]]></Node>
<StgValue><ssdm name="ashr_ln15_43"/></StgValue>
</operation>

<operation id="2343" st_id="69" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1772 %ashr_ln15_44 = ashr i54 %select_ln15_176, i54 %zext_ln15_134

]]></Node>
<StgValue><ssdm name="ashr_ln15_44"/></StgValue>
</operation>

<operation id="2344" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1779 %select_ln15_179 = select i1 %icmp_ln15_224, i18 %shl_ln15_44, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_179"/></StgValue>
</operation>

<operation id="2345" st_id="69" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1809 %ashr_ln15_45 = ashr i54 %select_ln15_180, i54 %zext_ln15_137

]]></Node>
<StgValue><ssdm name="ashr_ln15_45"/></StgValue>
</operation>

<operation id="2346" st_id="69" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1815 %shl_ln15_45 = shl i18 %trunc_ln15_277, i18 %select_ln15_181cast

]]></Node>
<StgValue><ssdm name="shl_ln15_45"/></StgValue>
</operation>

<operation id="2347" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1844 %icmp_ln15_233 = icmp_ult  i11 %select_ln15_185, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_233"/></StgValue>
</operation>

<operation id="2348" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:1845 %zext_ln15_140 = zext i11 %select_ln15_185

]]></Node>
<StgValue><ssdm name="zext_ln15_140"/></StgValue>
</operation>

<operation id="2349" st_id="69" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1846 %ashr_ln15_46 = ashr i54 %select_ln15_184, i54 %zext_ln15_140

]]></Node>
<StgValue><ssdm name="ashr_ln15_46"/></StgValue>
</operation>

<operation id="2350" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1850 %icmp_ln15_234 = icmp_ult  i11 %select_ln15_185, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_234"/></StgValue>
</operation>

<operation id="2351" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:1851 %select_ln15_185cast = zext i11 %select_ln15_185

]]></Node>
<StgValue><ssdm name="select_ln15_185cast"/></StgValue>
</operation>

<operation id="2352" st_id="69" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1852 %shl_ln15_46 = shl i18 %trunc_ln15_283, i18 %select_ln15_185cast

]]></Node>
<StgValue><ssdm name="shl_ln15_46"/></StgValue>
</operation>

<operation id="2353" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:1871 %select_ln15_188 = select i1 %tmp_112, i54 %sub_ln15_141, i54 %zext_ln15_194

]]></Node>
<StgValue><ssdm name="select_ln15_188"/></StgValue>
</operation>

<operation id="2354" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_236" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1876 %add_ln15_48 = add i11 %trunc_ln15_288, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_48"/></StgValue>
</operation>

<operation id="2355" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1877 %sub_ln15_143 = sub i11 10, i11 %trunc_ln15_288

]]></Node>
<StgValue><ssdm name="sub_ln15_143"/></StgValue>
</operation>

<operation id="2356" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:1878 %select_ln15_189 = select i1 %icmp_ln15_236, i11 %add_ln15_48, i11 %sub_ln15_143

]]></Node>
<StgValue><ssdm name="select_ln15_189"/></StgValue>
</operation>

<operation id="2357" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1880 %trunc_ln15_289 = trunc i54 %select_ln15_188

]]></Node>
<StgValue><ssdm name="trunc_ln15_289"/></StgValue>
</operation>

<operation id="2358" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:1903 %zext_ln15_144 = zext i11 %tmp_115

]]></Node>
<StgValue><ssdm name="zext_ln15_144"/></StgValue>
</operation>

<operation id="2359" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:1905 %zext_ln15_196_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_293

]]></Node>
<StgValue><ssdm name="zext_ln15_196_cast"/></StgValue>
</operation>

<operation id="2360" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:1906 %zext_ln15_196 = zext i53 %zext_ln15_196_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_196"/></StgValue>
</operation>

<operation id="2361" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1907 %sub_ln15_144 = sub i54 0, i54 %zext_ln15_196

]]></Node>
<StgValue><ssdm name="sub_ln15_144"/></StgValue>
</operation>

<operation id="2362" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:1909 %icmp_ln15_240 = icmp_eq  i63 %trunc_ln15_292, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_240"/></StgValue>
</operation>

<operation id="2363" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1910 %sub_ln15_145 = sub i12 1075, i12 %zext_ln15_144

]]></Node>
<StgValue><ssdm name="sub_ln15_145"/></StgValue>
</operation>

<operation id="2364" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:1911 %trunc_ln15_294 = trunc i12 %sub_ln15_145

]]></Node>
<StgValue><ssdm name="trunc_ln15_294"/></StgValue>
</operation>

<operation id="2365" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1912 %icmp_ln15_241 = icmp_sgt  i12 %sub_ln15_145, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_241"/></StgValue>
</operation>

<operation id="2366" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1916 %icmp_ln15_242 = icmp_eq  i12 %sub_ln15_145, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_242"/></StgValue>
</operation>

<operation id="2367" st_id="69" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:1935 %pf_49 = fpext i32 %bitcast_ln15_49

]]></Node>
<StgValue><ssdm name="pf_49"/></StgValue>
</operation>

<operation id="2368" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:1936 %bitcast_ln716_49 = bitcast i64 %pf_49

]]></Node>
<StgValue><ssdm name="bitcast_ln716_49"/></StgValue>
</operation>

<operation id="2369" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:1937 %trunc_ln15_298 = trunc i64 %bitcast_ln716_49

]]></Node>
<StgValue><ssdm name="trunc_ln15_298"/></StgValue>
</operation>

<operation id="2370" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:1938 %tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_49, i32 63

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="2371" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1939 %tmp_117 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_49, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="2372" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:1941 %trunc_ln15_299 = trunc i64 %bitcast_ln716_49

]]></Node>
<StgValue><ssdm name="trunc_ln15_299"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="2373" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1625 %trunc_ln15_248 = trunc i54 %ashr_ln15_40

]]></Node>
<StgValue><ssdm name="trunc_ln15_248"/></StgValue>
</operation>

<operation id="2374" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1626 %select_ln15_240 = select i1 %tmp_103, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_240"/></StgValue>
</operation>

<operation id="2375" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1627 %select_ln15_162 = select i1 %icmp_ln15_203, i18 %trunc_ln15_248, i18 %select_ln15_240

]]></Node>
<StgValue><ssdm name="select_ln15_162"/></StgValue>
</operation>

<operation id="2376" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1632 %xor_ln15_80 = xor i1 %icmp_ln15_200, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_80"/></StgValue>
</operation>

<operation id="2377" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1633 %and_ln15_80 = and i1 %icmp_ln15_202, i1 %xor_ln15_80

]]></Node>
<StgValue><ssdm name="and_ln15_80"/></StgValue>
</operation>

<operation id="2378" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1634 %or_ln15_40 = or i1 %icmp_ln15_200, i1 %icmp_ln15_202

]]></Node>
<StgValue><ssdm name="or_ln15_40"/></StgValue>
</operation>

<operation id="2379" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1635 %xor_ln15_81 = xor i1 %or_ln15_40, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_81"/></StgValue>
</operation>

<operation id="2380" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1636 %and_ln15_81 = and i1 %icmp_ln15_201, i1 %xor_ln15_81

]]></Node>
<StgValue><ssdm name="and_ln15_81"/></StgValue>
</operation>

<operation id="2381" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:1637 %sel_tmp40 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_200, i1 %and_ln15_80, i1 %and_ln15_81

]]></Node>
<StgValue><ssdm name="sel_tmp40"/></StgValue>
</operation>

<operation id="2382" st_id="70" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:1638 %x_int_43_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_247, i3 1, i18 %select_ln15_162, i3 0, i18 %select_ln15_163, i18 0, i3 %sel_tmp40

]]></Node>
<StgValue><ssdm name="x_int_43_write_assign"/></StgValue>
</operation>

<operation id="2383" st_id="70" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1661 %ashr_ln15_41 = ashr i54 %select_ln15_164, i54 %zext_ln15_125

]]></Node>
<StgValue><ssdm name="ashr_ln15_41"/></StgValue>
</operation>

<operation id="2384" st_id="70" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1698 %ashr_ln15_42 = ashr i54 %select_ln15_168, i54 %zext_ln15_128

]]></Node>
<StgValue><ssdm name="ashr_ln15_42"/></StgValue>
</operation>

<operation id="2385" st_id="70" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1735 %ashr_ln15_43 = ashr i54 %select_ln15_172, i54 %zext_ln15_131

]]></Node>
<StgValue><ssdm name="ashr_ln15_43"/></StgValue>
</operation>

<operation id="2386" st_id="70" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1772 %ashr_ln15_44 = ashr i54 %select_ln15_176, i54 %zext_ln15_134

]]></Node>
<StgValue><ssdm name="ashr_ln15_44"/></StgValue>
</operation>

<operation id="2387" st_id="70" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1809 %ashr_ln15_45 = ashr i54 %select_ln15_180, i54 %zext_ln15_137

]]></Node>
<StgValue><ssdm name="ashr_ln15_45"/></StgValue>
</operation>

<operation id="2388" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1816 %select_ln15_183 = select i1 %icmp_ln15_229, i18 %shl_ln15_45, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_183"/></StgValue>
</operation>

<operation id="2389" st_id="70" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1846 %ashr_ln15_46 = ashr i54 %select_ln15_184, i54 %zext_ln15_140

]]></Node>
<StgValue><ssdm name="ashr_ln15_46"/></StgValue>
</operation>

<operation id="2390" st_id="70" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1852 %shl_ln15_46 = shl i18 %trunc_ln15_283, i18 %select_ln15_185cast

]]></Node>
<StgValue><ssdm name="shl_ln15_46"/></StgValue>
</operation>

<operation id="2391" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1881 %icmp_ln15_238 = icmp_ult  i11 %select_ln15_189, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_238"/></StgValue>
</operation>

<operation id="2392" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:1882 %zext_ln15_143 = zext i11 %select_ln15_189

]]></Node>
<StgValue><ssdm name="zext_ln15_143"/></StgValue>
</operation>

<operation id="2393" st_id="70" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1883 %ashr_ln15_47 = ashr i54 %select_ln15_188, i54 %zext_ln15_143

]]></Node>
<StgValue><ssdm name="ashr_ln15_47"/></StgValue>
</operation>

<operation id="2394" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1887 %icmp_ln15_239 = icmp_ult  i11 %select_ln15_189, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_239"/></StgValue>
</operation>

<operation id="2395" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:1888 %select_ln15_189cast = zext i11 %select_ln15_189

]]></Node>
<StgValue><ssdm name="select_ln15_189cast"/></StgValue>
</operation>

<operation id="2396" st_id="70" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1889 %shl_ln15_47 = shl i18 %trunc_ln15_289, i18 %select_ln15_189cast

]]></Node>
<StgValue><ssdm name="shl_ln15_47"/></StgValue>
</operation>

<operation id="2397" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:1908 %select_ln15_192 = select i1 %tmp_114, i54 %sub_ln15_144, i54 %zext_ln15_196

]]></Node>
<StgValue><ssdm name="select_ln15_192"/></StgValue>
</operation>

<operation id="2398" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1913 %add_ln15_49 = add i11 %trunc_ln15_294, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_49"/></StgValue>
</operation>

<operation id="2399" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1914 %sub_ln15_146 = sub i11 10, i11 %trunc_ln15_294

]]></Node>
<StgValue><ssdm name="sub_ln15_146"/></StgValue>
</operation>

<operation id="2400" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:1915 %select_ln15_193 = select i1 %icmp_ln15_241, i11 %add_ln15_49, i11 %sub_ln15_146

]]></Node>
<StgValue><ssdm name="select_ln15_193"/></StgValue>
</operation>

<operation id="2401" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1917 %trunc_ln15_295 = trunc i54 %select_ln15_192

]]></Node>
<StgValue><ssdm name="trunc_ln15_295"/></StgValue>
</operation>

<operation id="2402" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:1940 %zext_ln15_147 = zext i11 %tmp_117

]]></Node>
<StgValue><ssdm name="zext_ln15_147"/></StgValue>
</operation>

<operation id="2403" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:1942 %zext_ln15_198_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_299

]]></Node>
<StgValue><ssdm name="zext_ln15_198_cast"/></StgValue>
</operation>

<operation id="2404" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:1943 %zext_ln15_198 = zext i53 %zext_ln15_198_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_198"/></StgValue>
</operation>

<operation id="2405" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1944 %sub_ln15_147 = sub i54 0, i54 %zext_ln15_198

]]></Node>
<StgValue><ssdm name="sub_ln15_147"/></StgValue>
</operation>

<operation id="2406" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:1946 %icmp_ln15_245 = icmp_eq  i63 %trunc_ln15_298, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_245"/></StgValue>
</operation>

<operation id="2407" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1947 %sub_ln15_148 = sub i12 1075, i12 %zext_ln15_147

]]></Node>
<StgValue><ssdm name="sub_ln15_148"/></StgValue>
</operation>

<operation id="2408" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:1948 %trunc_ln15_300 = trunc i12 %sub_ln15_148

]]></Node>
<StgValue><ssdm name="trunc_ln15_300"/></StgValue>
</operation>

<operation id="2409" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1949 %icmp_ln15_246 = icmp_sgt  i12 %sub_ln15_148, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_246"/></StgValue>
</operation>

<operation id="2410" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:1953 %icmp_ln15_247 = icmp_eq  i12 %sub_ln15_148, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_247"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="2411" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1662 %trunc_ln15_254 = trunc i54 %ashr_ln15_41

]]></Node>
<StgValue><ssdm name="trunc_ln15_254"/></StgValue>
</operation>

<operation id="2412" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1663 %select_ln15_241 = select i1 %tmp_104, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_241"/></StgValue>
</operation>

<operation id="2413" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1664 %select_ln15_166 = select i1 %icmp_ln15_208, i18 %trunc_ln15_254, i18 %select_ln15_241

]]></Node>
<StgValue><ssdm name="select_ln15_166"/></StgValue>
</operation>

<operation id="2414" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1669 %xor_ln15_82 = xor i1 %icmp_ln15_205, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_82"/></StgValue>
</operation>

<operation id="2415" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1670 %and_ln15_82 = and i1 %icmp_ln15_207, i1 %xor_ln15_82

]]></Node>
<StgValue><ssdm name="and_ln15_82"/></StgValue>
</operation>

<operation id="2416" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1671 %or_ln15_41 = or i1 %icmp_ln15_205, i1 %icmp_ln15_207

]]></Node>
<StgValue><ssdm name="or_ln15_41"/></StgValue>
</operation>

<operation id="2417" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1672 %xor_ln15_83 = xor i1 %or_ln15_41, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_83"/></StgValue>
</operation>

<operation id="2418" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1673 %and_ln15_83 = and i1 %icmp_ln15_206, i1 %xor_ln15_83

]]></Node>
<StgValue><ssdm name="and_ln15_83"/></StgValue>
</operation>

<operation id="2419" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:1674 %sel_tmp41 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_205, i1 %and_ln15_82, i1 %and_ln15_83

]]></Node>
<StgValue><ssdm name="sel_tmp41"/></StgValue>
</operation>

<operation id="2420" st_id="71" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:1675 %x_int_44_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_253, i3 1, i18 %select_ln15_166, i3 0, i18 %select_ln15_167, i18 0, i3 %sel_tmp41

]]></Node>
<StgValue><ssdm name="x_int_44_write_assign"/></StgValue>
</operation>

<operation id="2421" st_id="71" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1698 %ashr_ln15_42 = ashr i54 %select_ln15_168, i54 %zext_ln15_128

]]></Node>
<StgValue><ssdm name="ashr_ln15_42"/></StgValue>
</operation>

<operation id="2422" st_id="71" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1735 %ashr_ln15_43 = ashr i54 %select_ln15_172, i54 %zext_ln15_131

]]></Node>
<StgValue><ssdm name="ashr_ln15_43"/></StgValue>
</operation>

<operation id="2423" st_id="71" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1772 %ashr_ln15_44 = ashr i54 %select_ln15_176, i54 %zext_ln15_134

]]></Node>
<StgValue><ssdm name="ashr_ln15_44"/></StgValue>
</operation>

<operation id="2424" st_id="71" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1809 %ashr_ln15_45 = ashr i54 %select_ln15_180, i54 %zext_ln15_137

]]></Node>
<StgValue><ssdm name="ashr_ln15_45"/></StgValue>
</operation>

<operation id="2425" st_id="71" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1846 %ashr_ln15_46 = ashr i54 %select_ln15_184, i54 %zext_ln15_140

]]></Node>
<StgValue><ssdm name="ashr_ln15_46"/></StgValue>
</operation>

<operation id="2426" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1853 %select_ln15_187 = select i1 %icmp_ln15_234, i18 %shl_ln15_46, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_187"/></StgValue>
</operation>

<operation id="2427" st_id="71" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1883 %ashr_ln15_47 = ashr i54 %select_ln15_188, i54 %zext_ln15_143

]]></Node>
<StgValue><ssdm name="ashr_ln15_47"/></StgValue>
</operation>

<operation id="2428" st_id="71" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1889 %shl_ln15_47 = shl i18 %trunc_ln15_289, i18 %select_ln15_189cast

]]></Node>
<StgValue><ssdm name="shl_ln15_47"/></StgValue>
</operation>

<operation id="2429" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1918 %icmp_ln15_243 = icmp_ult  i11 %select_ln15_193, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_243"/></StgValue>
</operation>

<operation id="2430" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:1919 %zext_ln15_146 = zext i11 %select_ln15_193

]]></Node>
<StgValue><ssdm name="zext_ln15_146"/></StgValue>
</operation>

<operation id="2431" st_id="71" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1920 %ashr_ln15_48 = ashr i54 %select_ln15_192, i54 %zext_ln15_146

]]></Node>
<StgValue><ssdm name="ashr_ln15_48"/></StgValue>
</operation>

<operation id="2432" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1924 %icmp_ln15_244 = icmp_ult  i11 %select_ln15_193, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_244"/></StgValue>
</operation>

<operation id="2433" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:1925 %select_ln15_193cast = zext i11 %select_ln15_193

]]></Node>
<StgValue><ssdm name="select_ln15_193cast"/></StgValue>
</operation>

<operation id="2434" st_id="71" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1926 %shl_ln15_48 = shl i18 %trunc_ln15_295, i18 %select_ln15_193cast

]]></Node>
<StgValue><ssdm name="shl_ln15_48"/></StgValue>
</operation>

<operation id="2435" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:1945 %select_ln15_196 = select i1 %tmp_116, i54 %sub_ln15_147, i54 %zext_ln15_198

]]></Node>
<StgValue><ssdm name="select_ln15_196"/></StgValue>
</operation>

<operation id="2436" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1950 %add_ln15_50 = add i11 %trunc_ln15_300, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_50"/></StgValue>
</operation>

<operation id="2437" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1951 %sub_ln15_149 = sub i11 10, i11 %trunc_ln15_300

]]></Node>
<StgValue><ssdm name="sub_ln15_149"/></StgValue>
</operation>

<operation id="2438" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:1952 %select_ln15_197 = select i1 %icmp_ln15_246, i11 %add_ln15_50, i11 %sub_ln15_149

]]></Node>
<StgValue><ssdm name="select_ln15_197"/></StgValue>
</operation>

<operation id="2439" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1954 %trunc_ln15_301 = trunc i54 %select_ln15_196

]]></Node>
<StgValue><ssdm name="trunc_ln15_301"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="2440" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_213" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1699 %trunc_ln15_260 = trunc i54 %ashr_ln15_42

]]></Node>
<StgValue><ssdm name="trunc_ln15_260"/></StgValue>
</operation>

<operation id="2441" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1700 %select_ln15_242 = select i1 %tmp_105, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_242"/></StgValue>
</operation>

<operation id="2442" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1701 %select_ln15_170 = select i1 %icmp_ln15_213, i18 %trunc_ln15_260, i18 %select_ln15_242

]]></Node>
<StgValue><ssdm name="select_ln15_170"/></StgValue>
</operation>

<operation id="2443" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1706 %xor_ln15_84 = xor i1 %icmp_ln15_210, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_84"/></StgValue>
</operation>

<operation id="2444" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1707 %and_ln15_84 = and i1 %icmp_ln15_212, i1 %xor_ln15_84

]]></Node>
<StgValue><ssdm name="and_ln15_84"/></StgValue>
</operation>

<operation id="2445" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1708 %or_ln15_42 = or i1 %icmp_ln15_210, i1 %icmp_ln15_212

]]></Node>
<StgValue><ssdm name="or_ln15_42"/></StgValue>
</operation>

<operation id="2446" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1709 %xor_ln15_85 = xor i1 %or_ln15_42, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_85"/></StgValue>
</operation>

<operation id="2447" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1710 %and_ln15_85 = and i1 %icmp_ln15_211, i1 %xor_ln15_85

]]></Node>
<StgValue><ssdm name="and_ln15_85"/></StgValue>
</operation>

<operation id="2448" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:1711 %sel_tmp42 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_210, i1 %and_ln15_84, i1 %and_ln15_85

]]></Node>
<StgValue><ssdm name="sel_tmp42"/></StgValue>
</operation>

<operation id="2449" st_id="72" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:1712 %x_int_45_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_259, i3 1, i18 %select_ln15_170, i3 0, i18 %select_ln15_171, i18 0, i3 %sel_tmp42

]]></Node>
<StgValue><ssdm name="x_int_45_write_assign"/></StgValue>
</operation>

<operation id="2450" st_id="72" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1735 %ashr_ln15_43 = ashr i54 %select_ln15_172, i54 %zext_ln15_131

]]></Node>
<StgValue><ssdm name="ashr_ln15_43"/></StgValue>
</operation>

<operation id="2451" st_id="72" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1772 %ashr_ln15_44 = ashr i54 %select_ln15_176, i54 %zext_ln15_134

]]></Node>
<StgValue><ssdm name="ashr_ln15_44"/></StgValue>
</operation>

<operation id="2452" st_id="72" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1809 %ashr_ln15_45 = ashr i54 %select_ln15_180, i54 %zext_ln15_137

]]></Node>
<StgValue><ssdm name="ashr_ln15_45"/></StgValue>
</operation>

<operation id="2453" st_id="72" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1846 %ashr_ln15_46 = ashr i54 %select_ln15_184, i54 %zext_ln15_140

]]></Node>
<StgValue><ssdm name="ashr_ln15_46"/></StgValue>
</operation>

<operation id="2454" st_id="72" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1883 %ashr_ln15_47 = ashr i54 %select_ln15_188, i54 %zext_ln15_143

]]></Node>
<StgValue><ssdm name="ashr_ln15_47"/></StgValue>
</operation>

<operation id="2455" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1890 %select_ln15_191 = select i1 %icmp_ln15_239, i18 %shl_ln15_47, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_191"/></StgValue>
</operation>

<operation id="2456" st_id="72" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1920 %ashr_ln15_48 = ashr i54 %select_ln15_192, i54 %zext_ln15_146

]]></Node>
<StgValue><ssdm name="ashr_ln15_48"/></StgValue>
</operation>

<operation id="2457" st_id="72" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1926 %shl_ln15_48 = shl i18 %trunc_ln15_295, i18 %select_ln15_193cast

]]></Node>
<StgValue><ssdm name="shl_ln15_48"/></StgValue>
</operation>

<operation id="2458" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1955 %icmp_ln15_248 = icmp_ult  i11 %select_ln15_197, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_248"/></StgValue>
</operation>

<operation id="2459" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:1956 %zext_ln15_149 = zext i11 %select_ln15_197

]]></Node>
<StgValue><ssdm name="zext_ln15_149"/></StgValue>
</operation>

<operation id="2460" st_id="72" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1957 %ashr_ln15_49 = ashr i54 %select_ln15_196, i54 %zext_ln15_149

]]></Node>
<StgValue><ssdm name="ashr_ln15_49"/></StgValue>
</operation>

<operation id="2461" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:1961 %icmp_ln15_249 = icmp_ult  i11 %select_ln15_197, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_249"/></StgValue>
</operation>

<operation id="2462" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:1962 %select_ln15_197cast = zext i11 %select_ln15_197

]]></Node>
<StgValue><ssdm name="select_ln15_197cast"/></StgValue>
</operation>

<operation id="2463" st_id="72" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1963 %shl_ln15_49 = shl i18 %trunc_ln15_301, i18 %select_ln15_197cast

]]></Node>
<StgValue><ssdm name="shl_ln15_49"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="2464" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1736 %trunc_ln15_266 = trunc i54 %ashr_ln15_43

]]></Node>
<StgValue><ssdm name="trunc_ln15_266"/></StgValue>
</operation>

<operation id="2465" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1737 %select_ln15_243 = select i1 %tmp_106, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_243"/></StgValue>
</operation>

<operation id="2466" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1738 %select_ln15_174 = select i1 %icmp_ln15_218, i18 %trunc_ln15_266, i18 %select_ln15_243

]]></Node>
<StgValue><ssdm name="select_ln15_174"/></StgValue>
</operation>

<operation id="2467" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1743 %xor_ln15_86 = xor i1 %icmp_ln15_215, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_86"/></StgValue>
</operation>

<operation id="2468" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1744 %and_ln15_86 = and i1 %icmp_ln15_217, i1 %xor_ln15_86

]]></Node>
<StgValue><ssdm name="and_ln15_86"/></StgValue>
</operation>

<operation id="2469" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1745 %or_ln15_43 = or i1 %icmp_ln15_215, i1 %icmp_ln15_217

]]></Node>
<StgValue><ssdm name="or_ln15_43"/></StgValue>
</operation>

<operation id="2470" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1746 %xor_ln15_87 = xor i1 %or_ln15_43, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_87"/></StgValue>
</operation>

<operation id="2471" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1747 %and_ln15_87 = and i1 %icmp_ln15_216, i1 %xor_ln15_87

]]></Node>
<StgValue><ssdm name="and_ln15_87"/></StgValue>
</operation>

<operation id="2472" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:1748 %sel_tmp43 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_215, i1 %and_ln15_86, i1 %and_ln15_87

]]></Node>
<StgValue><ssdm name="sel_tmp43"/></StgValue>
</operation>

<operation id="2473" st_id="73" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:1749 %x_int_46_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_265, i3 1, i18 %select_ln15_174, i3 0, i18 %select_ln15_175, i18 0, i3 %sel_tmp43

]]></Node>
<StgValue><ssdm name="x_int_46_write_assign"/></StgValue>
</operation>

<operation id="2474" st_id="73" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1772 %ashr_ln15_44 = ashr i54 %select_ln15_176, i54 %zext_ln15_134

]]></Node>
<StgValue><ssdm name="ashr_ln15_44"/></StgValue>
</operation>

<operation id="2475" st_id="73" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1809 %ashr_ln15_45 = ashr i54 %select_ln15_180, i54 %zext_ln15_137

]]></Node>
<StgValue><ssdm name="ashr_ln15_45"/></StgValue>
</operation>

<operation id="2476" st_id="73" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1846 %ashr_ln15_46 = ashr i54 %select_ln15_184, i54 %zext_ln15_140

]]></Node>
<StgValue><ssdm name="ashr_ln15_46"/></StgValue>
</operation>

<operation id="2477" st_id="73" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1883 %ashr_ln15_47 = ashr i54 %select_ln15_188, i54 %zext_ln15_143

]]></Node>
<StgValue><ssdm name="ashr_ln15_47"/></StgValue>
</operation>

<operation id="2478" st_id="73" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1920 %ashr_ln15_48 = ashr i54 %select_ln15_192, i54 %zext_ln15_146

]]></Node>
<StgValue><ssdm name="ashr_ln15_48"/></StgValue>
</operation>

<operation id="2479" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1927 %select_ln15_195 = select i1 %icmp_ln15_244, i18 %shl_ln15_48, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_195"/></StgValue>
</operation>

<operation id="2480" st_id="73" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1957 %ashr_ln15_49 = ashr i54 %select_ln15_196, i54 %zext_ln15_149

]]></Node>
<StgValue><ssdm name="ashr_ln15_49"/></StgValue>
</operation>

<operation id="2481" st_id="73" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1963 %shl_ln15_49 = shl i18 %trunc_ln15_301, i18 %select_ln15_197cast

]]></Node>
<StgValue><ssdm name="shl_ln15_49"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="2482" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1773 %trunc_ln15_272 = trunc i54 %ashr_ln15_44

]]></Node>
<StgValue><ssdm name="trunc_ln15_272"/></StgValue>
</operation>

<operation id="2483" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1774 %select_ln15_244 = select i1 %tmp_107, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_244"/></StgValue>
</operation>

<operation id="2484" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1775 %select_ln15_178 = select i1 %icmp_ln15_223, i18 %trunc_ln15_272, i18 %select_ln15_244

]]></Node>
<StgValue><ssdm name="select_ln15_178"/></StgValue>
</operation>

<operation id="2485" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1780 %xor_ln15_88 = xor i1 %icmp_ln15_220, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_88"/></StgValue>
</operation>

<operation id="2486" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1781 %and_ln15_88 = and i1 %icmp_ln15_222, i1 %xor_ln15_88

]]></Node>
<StgValue><ssdm name="and_ln15_88"/></StgValue>
</operation>

<operation id="2487" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1782 %or_ln15_44 = or i1 %icmp_ln15_220, i1 %icmp_ln15_222

]]></Node>
<StgValue><ssdm name="or_ln15_44"/></StgValue>
</operation>

<operation id="2488" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1783 %xor_ln15_89 = xor i1 %or_ln15_44, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_89"/></StgValue>
</operation>

<operation id="2489" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1784 %and_ln15_89 = and i1 %icmp_ln15_221, i1 %xor_ln15_89

]]></Node>
<StgValue><ssdm name="and_ln15_89"/></StgValue>
</operation>

<operation id="2490" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:1785 %sel_tmp44 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_220, i1 %and_ln15_88, i1 %and_ln15_89

]]></Node>
<StgValue><ssdm name="sel_tmp44"/></StgValue>
</operation>

<operation id="2491" st_id="74" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:1786 %x_int_47_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_271, i3 1, i18 %select_ln15_178, i3 0, i18 %select_ln15_179, i18 0, i3 %sel_tmp44

]]></Node>
<StgValue><ssdm name="x_int_47_write_assign"/></StgValue>
</operation>

<operation id="2492" st_id="74" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1809 %ashr_ln15_45 = ashr i54 %select_ln15_180, i54 %zext_ln15_137

]]></Node>
<StgValue><ssdm name="ashr_ln15_45"/></StgValue>
</operation>

<operation id="2493" st_id="74" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1846 %ashr_ln15_46 = ashr i54 %select_ln15_184, i54 %zext_ln15_140

]]></Node>
<StgValue><ssdm name="ashr_ln15_46"/></StgValue>
</operation>

<operation id="2494" st_id="74" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1883 %ashr_ln15_47 = ashr i54 %select_ln15_188, i54 %zext_ln15_143

]]></Node>
<StgValue><ssdm name="ashr_ln15_47"/></StgValue>
</operation>

<operation id="2495" st_id="74" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1920 %ashr_ln15_48 = ashr i54 %select_ln15_192, i54 %zext_ln15_146

]]></Node>
<StgValue><ssdm name="ashr_ln15_48"/></StgValue>
</operation>

<operation id="2496" st_id="74" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1957 %ashr_ln15_49 = ashr i54 %select_ln15_196, i54 %zext_ln15_149

]]></Node>
<StgValue><ssdm name="ashr_ln15_49"/></StgValue>
</operation>

<operation id="2497" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1964 %select_ln15_199 = select i1 %icmp_ln15_249, i18 %shl_ln15_49, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_199"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="2498" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_228" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1810 %trunc_ln15_278 = trunc i54 %ashr_ln15_45

]]></Node>
<StgValue><ssdm name="trunc_ln15_278"/></StgValue>
</operation>

<operation id="2499" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1811 %select_ln15_245 = select i1 %tmp_108, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_245"/></StgValue>
</operation>

<operation id="2500" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1812 %select_ln15_182 = select i1 %icmp_ln15_228, i18 %trunc_ln15_278, i18 %select_ln15_245

]]></Node>
<StgValue><ssdm name="select_ln15_182"/></StgValue>
</operation>

<operation id="2501" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1817 %xor_ln15_90 = xor i1 %icmp_ln15_225, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_90"/></StgValue>
</operation>

<operation id="2502" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1818 %and_ln15_90 = and i1 %icmp_ln15_227, i1 %xor_ln15_90

]]></Node>
<StgValue><ssdm name="and_ln15_90"/></StgValue>
</operation>

<operation id="2503" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1819 %or_ln15_45 = or i1 %icmp_ln15_225, i1 %icmp_ln15_227

]]></Node>
<StgValue><ssdm name="or_ln15_45"/></StgValue>
</operation>

<operation id="2504" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1820 %xor_ln15_91 = xor i1 %or_ln15_45, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_91"/></StgValue>
</operation>

<operation id="2505" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1821 %and_ln15_91 = and i1 %icmp_ln15_226, i1 %xor_ln15_91

]]></Node>
<StgValue><ssdm name="and_ln15_91"/></StgValue>
</operation>

<operation id="2506" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:1822 %sel_tmp45 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_225, i1 %and_ln15_90, i1 %and_ln15_91

]]></Node>
<StgValue><ssdm name="sel_tmp45"/></StgValue>
</operation>

<operation id="2507" st_id="75" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:1823 %x_int_48_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_277, i3 1, i18 %select_ln15_182, i3 0, i18 %select_ln15_183, i18 0, i3 %sel_tmp45

]]></Node>
<StgValue><ssdm name="x_int_48_write_assign"/></StgValue>
</operation>

<operation id="2508" st_id="75" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1846 %ashr_ln15_46 = ashr i54 %select_ln15_184, i54 %zext_ln15_140

]]></Node>
<StgValue><ssdm name="ashr_ln15_46"/></StgValue>
</operation>

<operation id="2509" st_id="75" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1883 %ashr_ln15_47 = ashr i54 %select_ln15_188, i54 %zext_ln15_143

]]></Node>
<StgValue><ssdm name="ashr_ln15_47"/></StgValue>
</operation>

<operation id="2510" st_id="75" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1920 %ashr_ln15_48 = ashr i54 %select_ln15_192, i54 %zext_ln15_146

]]></Node>
<StgValue><ssdm name="ashr_ln15_48"/></StgValue>
</operation>

<operation id="2511" st_id="75" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1957 %ashr_ln15_49 = ashr i54 %select_ln15_196, i54 %zext_ln15_149

]]></Node>
<StgValue><ssdm name="ashr_ln15_49"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="2512" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1847 %trunc_ln15_284 = trunc i54 %ashr_ln15_46

]]></Node>
<StgValue><ssdm name="trunc_ln15_284"/></StgValue>
</operation>

<operation id="2513" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1848 %select_ln15_246 = select i1 %tmp_110, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_246"/></StgValue>
</operation>

<operation id="2514" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1849 %select_ln15_186 = select i1 %icmp_ln15_233, i18 %trunc_ln15_284, i18 %select_ln15_246

]]></Node>
<StgValue><ssdm name="select_ln15_186"/></StgValue>
</operation>

<operation id="2515" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1854 %xor_ln15_92 = xor i1 %icmp_ln15_230, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_92"/></StgValue>
</operation>

<operation id="2516" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1855 %and_ln15_92 = and i1 %icmp_ln15_232, i1 %xor_ln15_92

]]></Node>
<StgValue><ssdm name="and_ln15_92"/></StgValue>
</operation>

<operation id="2517" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1856 %or_ln15_46 = or i1 %icmp_ln15_230, i1 %icmp_ln15_232

]]></Node>
<StgValue><ssdm name="or_ln15_46"/></StgValue>
</operation>

<operation id="2518" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1857 %xor_ln15_93 = xor i1 %or_ln15_46, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_93"/></StgValue>
</operation>

<operation id="2519" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1858 %and_ln15_93 = and i1 %icmp_ln15_231, i1 %xor_ln15_93

]]></Node>
<StgValue><ssdm name="and_ln15_93"/></StgValue>
</operation>

<operation id="2520" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:1859 %sel_tmp46 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_230, i1 %and_ln15_92, i1 %and_ln15_93

]]></Node>
<StgValue><ssdm name="sel_tmp46"/></StgValue>
</operation>

<operation id="2521" st_id="76" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:1860 %x_int_49_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_283, i3 1, i18 %select_ln15_186, i3 0, i18 %select_ln15_187, i18 0, i3 %sel_tmp46

]]></Node>
<StgValue><ssdm name="x_int_49_write_assign"/></StgValue>
</operation>

<operation id="2522" st_id="76" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1883 %ashr_ln15_47 = ashr i54 %select_ln15_188, i54 %zext_ln15_143

]]></Node>
<StgValue><ssdm name="ashr_ln15_47"/></StgValue>
</operation>

<operation id="2523" st_id="76" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1920 %ashr_ln15_48 = ashr i54 %select_ln15_192, i54 %zext_ln15_146

]]></Node>
<StgValue><ssdm name="ashr_ln15_48"/></StgValue>
</operation>

<operation id="2524" st_id="76" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1957 %ashr_ln15_49 = ashr i54 %select_ln15_196, i54 %zext_ln15_149

]]></Node>
<StgValue><ssdm name="ashr_ln15_49"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="2525" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1884 %trunc_ln15_290 = trunc i54 %ashr_ln15_47

]]></Node>
<StgValue><ssdm name="trunc_ln15_290"/></StgValue>
</operation>

<operation id="2526" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1885 %select_ln15_247 = select i1 %tmp_112, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_247"/></StgValue>
</operation>

<operation id="2527" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1886 %select_ln15_190 = select i1 %icmp_ln15_238, i18 %trunc_ln15_290, i18 %select_ln15_247

]]></Node>
<StgValue><ssdm name="select_ln15_190"/></StgValue>
</operation>

<operation id="2528" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1891 %xor_ln15_94 = xor i1 %icmp_ln15_235, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_94"/></StgValue>
</operation>

<operation id="2529" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1892 %and_ln15_94 = and i1 %icmp_ln15_237, i1 %xor_ln15_94

]]></Node>
<StgValue><ssdm name="and_ln15_94"/></StgValue>
</operation>

<operation id="2530" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1893 %or_ln15_47 = or i1 %icmp_ln15_235, i1 %icmp_ln15_237

]]></Node>
<StgValue><ssdm name="or_ln15_47"/></StgValue>
</operation>

<operation id="2531" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1894 %xor_ln15_95 = xor i1 %or_ln15_47, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_95"/></StgValue>
</operation>

<operation id="2532" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1895 %and_ln15_95 = and i1 %icmp_ln15_236, i1 %xor_ln15_95

]]></Node>
<StgValue><ssdm name="and_ln15_95"/></StgValue>
</operation>

<operation id="2533" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:1896 %sel_tmp47 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_235, i1 %and_ln15_94, i1 %and_ln15_95

]]></Node>
<StgValue><ssdm name="sel_tmp47"/></StgValue>
</operation>

<operation id="2534" st_id="77" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:1897 %x_int_50_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_289, i3 1, i18 %select_ln15_190, i3 0, i18 %select_ln15_191, i18 0, i3 %sel_tmp47

]]></Node>
<StgValue><ssdm name="x_int_50_write_assign"/></StgValue>
</operation>

<operation id="2535" st_id="77" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1920 %ashr_ln15_48 = ashr i54 %select_ln15_192, i54 %zext_ln15_146

]]></Node>
<StgValue><ssdm name="ashr_ln15_48"/></StgValue>
</operation>

<operation id="2536" st_id="77" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1957 %ashr_ln15_49 = ashr i54 %select_ln15_196, i54 %zext_ln15_149

]]></Node>
<StgValue><ssdm name="ashr_ln15_49"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="2537" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_243" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1921 %trunc_ln15_296 = trunc i54 %ashr_ln15_48

]]></Node>
<StgValue><ssdm name="trunc_ln15_296"/></StgValue>
</operation>

<operation id="2538" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1922 %select_ln15_248 = select i1 %tmp_114, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_248"/></StgValue>
</operation>

<operation id="2539" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1923 %select_ln15_194 = select i1 %icmp_ln15_243, i18 %trunc_ln15_296, i18 %select_ln15_248

]]></Node>
<StgValue><ssdm name="select_ln15_194"/></StgValue>
</operation>

<operation id="2540" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1928 %xor_ln15_96 = xor i1 %icmp_ln15_240, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_96"/></StgValue>
</operation>

<operation id="2541" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1929 %and_ln15_96 = and i1 %icmp_ln15_242, i1 %xor_ln15_96

]]></Node>
<StgValue><ssdm name="and_ln15_96"/></StgValue>
</operation>

<operation id="2542" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1930 %or_ln15_48 = or i1 %icmp_ln15_240, i1 %icmp_ln15_242

]]></Node>
<StgValue><ssdm name="or_ln15_48"/></StgValue>
</operation>

<operation id="2543" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1931 %xor_ln15_97 = xor i1 %or_ln15_48, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_97"/></StgValue>
</operation>

<operation id="2544" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1932 %and_ln15_97 = and i1 %icmp_ln15_241, i1 %xor_ln15_97

]]></Node>
<StgValue><ssdm name="and_ln15_97"/></StgValue>
</operation>

<operation id="2545" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:1933 %sel_tmp48 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_240, i1 %and_ln15_96, i1 %and_ln15_97

]]></Node>
<StgValue><ssdm name="sel_tmp48"/></StgValue>
</operation>

<operation id="2546" st_id="78" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:1934 %x_int_51_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_295, i3 1, i18 %select_ln15_194, i3 0, i18 %select_ln15_195, i18 0, i3 %sel_tmp48

]]></Node>
<StgValue><ssdm name="x_int_51_write_assign"/></StgValue>
</operation>

<operation id="2547" st_id="78" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:1957 %ashr_ln15_49 = ashr i54 %select_ln15_196, i54 %zext_ln15_149

]]></Node>
<StgValue><ssdm name="ashr_ln15_49"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="2548" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry_ifconv:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_0, void @empty_1, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2549" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:1958 %trunc_ln15_302 = trunc i54 %ashr_ln15_49

]]></Node>
<StgValue><ssdm name="trunc_ln15_302"/></StgValue>
</operation>

<operation id="2550" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1959 %select_ln15_249 = select i1 %tmp_116, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_249"/></StgValue>
</operation>

<operation id="2551" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:1960 %select_ln15_198 = select i1 %icmp_ln15_248, i18 %trunc_ln15_302, i18 %select_ln15_249

]]></Node>
<StgValue><ssdm name="select_ln15_198"/></StgValue>
</operation>

<operation id="2552" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1965 %xor_ln15_98 = xor i1 %icmp_ln15_245, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_98"/></StgValue>
</operation>

<operation id="2553" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1966 %and_ln15_98 = and i1 %icmp_ln15_247, i1 %xor_ln15_98

]]></Node>
<StgValue><ssdm name="and_ln15_98"/></StgValue>
</operation>

<operation id="2554" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1967 %or_ln15_49 = or i1 %icmp_ln15_245, i1 %icmp_ln15_247

]]></Node>
<StgValue><ssdm name="or_ln15_49"/></StgValue>
</operation>

<operation id="2555" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1968 %xor_ln15_99 = xor i1 %or_ln15_49, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_99"/></StgValue>
</operation>

<operation id="2556" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1969 %and_ln15_99 = and i1 %icmp_ln15_246, i1 %xor_ln15_99

]]></Node>
<StgValue><ssdm name="and_ln15_99"/></StgValue>
</operation>

<operation id="2557" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:1970 %sel_tmp49 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln15_245, i1 %and_ln15_98, i1 %and_ln15_99

]]></Node>
<StgValue><ssdm name="sel_tmp49"/></StgValue>
</operation>

<operation id="2558" st_id="79" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="18" op_0_bw="18" op_1_bw="3" op_2_bw="18" op_3_bw="3" op_4_bw="18" op_5_bw="3" op_6_bw="18" op_7_bw="3" op_8_bw="18" op_9_bw="18" op_10_bw="3">
<![CDATA[
entry_ifconv:1971 %x_int_52_write_assign = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i3, i3 4, i18 0, i3 2, i18 %trunc_ln15_301, i3 1, i18 %select_ln15_198, i3 0, i18 %select_ln15_199, i18 0, i3 %sel_tmp49

]]></Node>
<StgValue><ssdm name="x_int_52_write_assign"/></StgValue>
</operation>

<operation id="2559" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:1972 %newret = insertvalue i900 <undef>, i18 %x_int_1_write_assign

]]></Node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="2560" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:1973 %newret2 = insertvalue i900 %newret, i18 %x_int_2_write_assign

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="2561" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:1974 %newret4 = insertvalue i900 %newret2, i18 %x_int_3_write_assign

]]></Node>
<StgValue><ssdm name="newret4"/></StgValue>
</operation>

<operation id="2562" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:1975 %newret6 = insertvalue i900 %newret4, i18 %x_int_4_write_assign

]]></Node>
<StgValue><ssdm name="newret6"/></StgValue>
</operation>

<operation id="2563" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:1976 %newret8 = insertvalue i900 %newret6, i18 %x_int_5_write_assign

]]></Node>
<StgValue><ssdm name="newret8"/></StgValue>
</operation>

<operation id="2564" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:1977 %newret1 = insertvalue i900 %newret8, i18 %x_int_6_write_assign

]]></Node>
<StgValue><ssdm name="newret1"/></StgValue>
</operation>

<operation id="2565" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:1978 %newret3 = insertvalue i900 %newret1, i18 %x_int_7_write_assign

]]></Node>
<StgValue><ssdm name="newret3"/></StgValue>
</operation>

<operation id="2566" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:1979 %newret5 = insertvalue i900 %newret3, i18 %x_int_8_write_assign

]]></Node>
<StgValue><ssdm name="newret5"/></StgValue>
</operation>

<operation id="2567" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:1980 %newret7 = insertvalue i900 %newret5, i18 %x_int_9_write_assign

]]></Node>
<StgValue><ssdm name="newret7"/></StgValue>
</operation>

<operation id="2568" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:1981 %newret9 = insertvalue i900 %newret7, i18 %x_int_10_write_assign

]]></Node>
<StgValue><ssdm name="newret9"/></StgValue>
</operation>

<operation id="2569" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:1982 %newret10 = insertvalue i900 %newret9, i18 %x_int_11_write_assign

]]></Node>
<StgValue><ssdm name="newret10"/></StgValue>
</operation>

<operation id="2570" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:1983 %newret11 = insertvalue i900 %newret10, i18 %x_int_12_write_assign

]]></Node>
<StgValue><ssdm name="newret11"/></StgValue>
</operation>

<operation id="2571" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:1984 %newret12 = insertvalue i900 %newret11, i18 %x_int_13_write_assign

]]></Node>
<StgValue><ssdm name="newret12"/></StgValue>
</operation>

<operation id="2572" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:1985 %newret13 = insertvalue i900 %newret12, i18 %x_int_14_write_assign

]]></Node>
<StgValue><ssdm name="newret13"/></StgValue>
</operation>

<operation id="2573" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:1986 %newret14 = insertvalue i900 %newret13, i18 %x_int_15_write_assign

]]></Node>
<StgValue><ssdm name="newret14"/></StgValue>
</operation>

<operation id="2574" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:1987 %newret15 = insertvalue i900 %newret14, i18 %x_int_16_write_assign

]]></Node>
<StgValue><ssdm name="newret15"/></StgValue>
</operation>

<operation id="2575" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:1988 %newret16 = insertvalue i900 %newret15, i18 %x_int_17_write_assign

]]></Node>
<StgValue><ssdm name="newret16"/></StgValue>
</operation>

<operation id="2576" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:1989 %newret17 = insertvalue i900 %newret16, i18 %x_int_18_write_assign

]]></Node>
<StgValue><ssdm name="newret17"/></StgValue>
</operation>

<operation id="2577" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:1990 %newret18 = insertvalue i900 %newret17, i18 %x_int_19_write_assign

]]></Node>
<StgValue><ssdm name="newret18"/></StgValue>
</operation>

<operation id="2578" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:1991 %newret19 = insertvalue i900 %newret18, i18 %x_int_21_write_assign

]]></Node>
<StgValue><ssdm name="newret19"/></StgValue>
</operation>

<operation id="2579" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:1992 %newret20 = insertvalue i900 %newret19, i18 %x_int_22_write_assign

]]></Node>
<StgValue><ssdm name="newret20"/></StgValue>
</operation>

<operation id="2580" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:1993 %newret21 = insertvalue i900 %newret20, i18 %x_int_23_write_assign

]]></Node>
<StgValue><ssdm name="newret21"/></StgValue>
</operation>

<operation id="2581" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:1994 %newret22 = insertvalue i900 %newret21, i18 %x_int_24_write_assign

]]></Node>
<StgValue><ssdm name="newret22"/></StgValue>
</operation>

<operation id="2582" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:1995 %newret23 = insertvalue i900 %newret22, i18 %x_int_25_write_assign

]]></Node>
<StgValue><ssdm name="newret23"/></StgValue>
</operation>

<operation id="2583" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:1996 %newret24 = insertvalue i900 %newret23, i18 %x_int_26_write_assign

]]></Node>
<StgValue><ssdm name="newret24"/></StgValue>
</operation>

<operation id="2584" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:1997 %newret25 = insertvalue i900 %newret24, i18 %x_int_27_write_assign

]]></Node>
<StgValue><ssdm name="newret25"/></StgValue>
</operation>

<operation id="2585" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:1998 %newret26 = insertvalue i900 %newret25, i18 %x_int_28_write_assign

]]></Node>
<StgValue><ssdm name="newret26"/></StgValue>
</operation>

<operation id="2586" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:1999 %newret27 = insertvalue i900 %newret26, i18 %x_int_29_write_assign

]]></Node>
<StgValue><ssdm name="newret27"/></StgValue>
</operation>

<operation id="2587" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:2000 %newret28 = insertvalue i900 %newret27, i18 %x_int_30_write_assign

]]></Node>
<StgValue><ssdm name="newret28"/></StgValue>
</operation>

<operation id="2588" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:2001 %newret29 = insertvalue i900 %newret28, i18 %x_int_31_write_assign

]]></Node>
<StgValue><ssdm name="newret29"/></StgValue>
</operation>

<operation id="2589" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:2002 %newret30 = insertvalue i900 %newret29, i18 %x_int_32_write_assign

]]></Node>
<StgValue><ssdm name="newret30"/></StgValue>
</operation>

<operation id="2590" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:2003 %newret31 = insertvalue i900 %newret30, i18 %x_int_33_write_assign

]]></Node>
<StgValue><ssdm name="newret31"/></StgValue>
</operation>

<operation id="2591" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:2004 %newret32 = insertvalue i900 %newret31, i18 %x_int_34_write_assign

]]></Node>
<StgValue><ssdm name="newret32"/></StgValue>
</operation>

<operation id="2592" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:2005 %newret33 = insertvalue i900 %newret32, i18 %x_int_35_write_assign

]]></Node>
<StgValue><ssdm name="newret33"/></StgValue>
</operation>

<operation id="2593" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:2006 %newret34 = insertvalue i900 %newret33, i18 %x_int_36_write_assign

]]></Node>
<StgValue><ssdm name="newret34"/></StgValue>
</operation>

<operation id="2594" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:2007 %newret35 = insertvalue i900 %newret34, i18 %x_int_37_write_assign

]]></Node>
<StgValue><ssdm name="newret35"/></StgValue>
</operation>

<operation id="2595" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:2008 %newret36 = insertvalue i900 %newret35, i18 %x_int_38_write_assign

]]></Node>
<StgValue><ssdm name="newret36"/></StgValue>
</operation>

<operation id="2596" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:2009 %newret37 = insertvalue i900 %newret36, i18 %x_int_39_write_assign

]]></Node>
<StgValue><ssdm name="newret37"/></StgValue>
</operation>

<operation id="2597" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:2010 %newret38 = insertvalue i900 %newret37, i18 %x_int_40_write_assign

]]></Node>
<StgValue><ssdm name="newret38"/></StgValue>
</operation>

<operation id="2598" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:2011 %newret39 = insertvalue i900 %newret38, i18 %x_int_42_write_assign

]]></Node>
<StgValue><ssdm name="newret39"/></StgValue>
</operation>

<operation id="2599" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:2012 %newret40 = insertvalue i900 %newret39, i18 %x_int_43_write_assign

]]></Node>
<StgValue><ssdm name="newret40"/></StgValue>
</operation>

<operation id="2600" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:2013 %newret41 = insertvalue i900 %newret40, i18 %x_int_44_write_assign

]]></Node>
<StgValue><ssdm name="newret41"/></StgValue>
</operation>

<operation id="2601" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:2014 %newret42 = insertvalue i900 %newret41, i18 %x_int_45_write_assign

]]></Node>
<StgValue><ssdm name="newret42"/></StgValue>
</operation>

<operation id="2602" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:2015 %newret43 = insertvalue i900 %newret42, i18 %x_int_46_write_assign

]]></Node>
<StgValue><ssdm name="newret43"/></StgValue>
</operation>

<operation id="2603" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:2016 %newret44 = insertvalue i900 %newret43, i18 %x_int_47_write_assign

]]></Node>
<StgValue><ssdm name="newret44"/></StgValue>
</operation>

<operation id="2604" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:2017 %newret45 = insertvalue i900 %newret44, i18 %x_int_48_write_assign

]]></Node>
<StgValue><ssdm name="newret45"/></StgValue>
</operation>

<operation id="2605" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:2018 %newret46 = insertvalue i900 %newret45, i18 %x_int_49_write_assign

]]></Node>
<StgValue><ssdm name="newret46"/></StgValue>
</operation>

<operation id="2606" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:2019 %newret47 = insertvalue i900 %newret46, i18 %x_int_50_write_assign

]]></Node>
<StgValue><ssdm name="newret47"/></StgValue>
</operation>

<operation id="2607" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:2020 %newret48 = insertvalue i900 %newret47, i18 %x_int_51_write_assign

]]></Node>
<StgValue><ssdm name="newret48"/></StgValue>
</operation>

<operation id="2608" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="900" op_0_bw="900" op_1_bw="18">
<![CDATA[
entry_ifconv:2021 %newret49 = insertvalue i900 %newret48, i18 %x_int_52_write_assign

]]></Node>
<StgValue><ssdm name="newret49"/></StgValue>
</operation>

<operation id="2609" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="0" op_0_bw="900">
<![CDATA[
entry_ifconv:2022 %ret_ln15 = ret i900 %newret49

]]></Node>
<StgValue><ssdm name="ret_ln15"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
