<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › nouveau › nva3_pm.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>nva3_pm.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2010 Red Hat Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice shall be included in</span>
<span class="cm"> * all copies or substantial portions of the Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span>
<span class="cm"> * OTHER DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors: Ben Skeggs</span>
<span class="cm"> */</span>

<span class="cp">#include &quot;drmP.h&quot;</span>
<span class="cp">#include &quot;nouveau_drv.h&quot;</span>
<span class="cp">#include &quot;nouveau_bios.h&quot;</span>
<span class="cp">#include &quot;nouveau_pm.h&quot;</span>

<span class="k">static</span> <span class="n">u32</span> <span class="n">read_clk</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span><span class="p">,</span> <span class="n">bool</span><span class="p">);</span>
<span class="k">static</span> <span class="n">u32</span> <span class="n">read_pll</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>

<span class="k">static</span> <span class="n">u32</span>
<span class="nf">read_vco</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">sctl</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x4120</span> <span class="o">+</span> <span class="p">(</span><span class="n">clk</span> <span class="o">*</span> <span class="mi">4</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">sctl</span> <span class="o">&amp;</span> <span class="mh">0x00000030</span><span class="p">)</span> <span class="o">!=</span> <span class="mh">0x00000030</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">read_pll</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x41</span><span class="p">,</span> <span class="mh">0x00e820</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">read_pll</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x42</span><span class="p">,</span> <span class="mh">0x00e8a0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span>
<span class="nf">read_clk</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">clk</span><span class="p">,</span> <span class="n">bool</span> <span class="n">ignore_en</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sctl</span><span class="p">,</span> <span class="n">sdiv</span><span class="p">,</span> <span class="n">sclk</span><span class="p">;</span>

	<span class="cm">/* refclk for the 0xe8xx plls is a fixed frequency */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span> <span class="o">&gt;=</span> <span class="mh">0x40</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">==</span> <span class="mh">0xaf</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* no joke.. seriously.. sigh.. */</span>
			<span class="k">return</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00471c</span><span class="p">)</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">return</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">crystal</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">sctl</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x4120</span> <span class="o">+</span> <span class="p">(</span><span class="n">clk</span> <span class="o">*</span> <span class="mi">4</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ignore_en</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">sctl</span> <span class="o">&amp;</span> <span class="mh">0x00000100</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">sctl</span> <span class="o">&amp;</span> <span class="mh">0x00003000</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x00000000</span>:
		<span class="k">return</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">crystal</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x00002000</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">sctl</span> <span class="o">&amp;</span> <span class="mh">0x00000040</span><span class="p">)</span>
			<span class="k">return</span> <span class="mi">108000</span><span class="p">;</span>
		<span class="k">return</span> <span class="mi">100000</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x00003000</span>:
		<span class="n">sclk</span> <span class="o">=</span> <span class="n">read_vco</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk</span><span class="p">);</span>
		<span class="n">sdiv</span> <span class="o">=</span> <span class="p">((</span><span class="n">sctl</span> <span class="o">&amp;</span> <span class="mh">0x003f0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">+</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">return</span> <span class="p">(</span><span class="n">sclk</span> <span class="o">*</span> <span class="mi">2</span><span class="p">)</span> <span class="o">/</span> <span class="n">sdiv</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span>
<span class="nf">read_pll</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">clk</span><span class="p">,</span> <span class="n">u32</span> <span class="n">pll</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ctrl</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pll</span> <span class="o">+</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">sclk</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">P</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="n">N</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="n">M</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">ctrl</span> <span class="o">&amp;</span> <span class="mh">0x00000008</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ctrl</span> <span class="o">&amp;</span> <span class="mh">0x00000001</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">coef</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pll</span> <span class="o">+</span> <span class="mi">4</span><span class="p">);</span>
			<span class="n">M</span> <span class="o">=</span> <span class="p">(</span><span class="n">coef</span> <span class="o">&amp;</span> <span class="mh">0x000000ff</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">N</span> <span class="o">=</span> <span class="p">(</span><span class="n">coef</span> <span class="o">&amp;</span> <span class="mh">0x0000ff00</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>
			<span class="n">P</span> <span class="o">=</span> <span class="p">(</span><span class="n">coef</span> <span class="o">&amp;</span> <span class="mh">0x003f0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>

			<span class="cm">/* no post-divider on these.. */</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">pll</span> <span class="o">&amp;</span> <span class="mh">0x00ff00</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x00e800</span><span class="p">)</span>
				<span class="n">P</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

			<span class="n">sclk</span> <span class="o">=</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00</span> <span class="o">+</span> <span class="n">clk</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">sclk</span> <span class="o">=</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x10</span> <span class="o">+</span> <span class="n">clk</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">M</span> <span class="o">*</span> <span class="n">P</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">sclk</span> <span class="o">*</span> <span class="n">N</span> <span class="o">/</span> <span class="p">(</span><span class="n">M</span> <span class="o">*</span> <span class="n">P</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">creg</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">clk</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pll</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">calc_clk</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">clk</span><span class="p">,</span> <span class="n">u32</span> <span class="n">pll</span><span class="p">,</span> <span class="n">u32</span> <span class="n">khz</span><span class="p">,</span> <span class="k">struct</span> <span class="n">creg</span> <span class="o">*</span><span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pll_lims</span> <span class="n">limits</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">oclk</span><span class="p">,</span> <span class="n">sclk</span><span class="p">,</span> <span class="n">sdiv</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">P</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">M</span><span class="p">,</span> <span class="n">diff</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">reg</span><span class="o">-&gt;</span><span class="n">pll</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">reg</span><span class="o">-&gt;</span><span class="n">clk</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">khz</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_DEBUG</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;no clock for 0x%04x/0x%02x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pll</span><span class="p">,</span> <span class="n">clk</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">khz</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">27000</span>:
		<span class="n">reg</span><span class="o">-&gt;</span><span class="n">clk</span> <span class="o">=</span> <span class="mh">0x00000100</span><span class="p">;</span>
		<span class="k">return</span> <span class="n">khz</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">100000</span>:
		<span class="n">reg</span><span class="o">-&gt;</span><span class="n">clk</span> <span class="o">=</span> <span class="mh">0x00002100</span><span class="p">;</span>
		<span class="k">return</span> <span class="n">khz</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">108000</span>:
		<span class="n">reg</span><span class="o">-&gt;</span><span class="n">clk</span> <span class="o">=</span> <span class="mh">0x00002140</span><span class="p">;</span>
		<span class="k">return</span> <span class="n">khz</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">sclk</span> <span class="o">=</span> <span class="n">read_vco</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk</span><span class="p">);</span>
		<span class="n">sdiv</span> <span class="o">=</span> <span class="n">min</span><span class="p">((</span><span class="n">sclk</span> <span class="o">*</span> <span class="mi">2</span><span class="p">)</span> <span class="o">/</span> <span class="p">(</span><span class="n">khz</span> <span class="o">-</span> <span class="mi">2999</span><span class="p">),</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="mi">65</span><span class="p">);</span>
		<span class="cm">/* if the clock has a PLL attached, and we can get a within</span>
<span class="cm">		 * [-2, 3) MHz of a divider, we&#39;ll disable the PLL and use</span>
<span class="cm">		 * the divider instead.</span>
<span class="cm">		 *</span>
<span class="cm">		 * divider can go as low as 2, limited here because NVIDIA</span>
<span class="cm">		 * and the VBIOS on my NVA8 seem to prefer using the PLL</span>
<span class="cm">		 * for 810MHz - is there a good reason?</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">sdiv</span> <span class="o">&gt;</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">oclk</span> <span class="o">=</span> <span class="p">(</span><span class="n">sclk</span> <span class="o">*</span> <span class="mi">2</span><span class="p">)</span> <span class="o">/</span> <span class="n">sdiv</span><span class="p">;</span>
			<span class="n">diff</span> <span class="o">=</span> <span class="n">khz</span> <span class="o">-</span> <span class="n">oclk</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pll</span> <span class="o">||</span> <span class="p">(</span><span class="n">diff</span> <span class="o">&gt;=</span> <span class="o">-</span><span class="mi">2000</span> <span class="o">&amp;&amp;</span> <span class="n">diff</span> <span class="o">&lt;</span> <span class="mi">3000</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">reg</span><span class="o">-&gt;</span><span class="n">clk</span> <span class="o">=</span> <span class="p">(((</span><span class="n">sdiv</span> <span class="o">-</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x00003100</span><span class="p">);</span>
				<span class="k">return</span> <span class="n">oclk</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pll</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;bad freq %02x: %d %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">khz</span><span class="p">,</span> <span class="n">sclk</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ERANGE</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">get_pll_limits</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pll</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">limits</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">limits</span><span class="p">.</span><span class="n">refclk</span> <span class="o">=</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk</span> <span class="o">-</span> <span class="mh">0x10</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">limits</span><span class="p">.</span><span class="n">refclk</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nva3_calc_pll</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">limits</span><span class="p">,</span> <span class="n">khz</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">N</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">M</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">P</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">reg</span><span class="o">-&gt;</span><span class="n">clk</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x4120</span> <span class="o">+</span> <span class="p">(</span><span class="n">clk</span> <span class="o">*</span> <span class="mi">4</span><span class="p">));</span>
		<span class="n">reg</span><span class="o">-&gt;</span><span class="n">pll</span> <span class="o">=</span> <span class="p">(</span><span class="n">P</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">N</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">M</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">prog_pll</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">clk</span><span class="p">,</span> <span class="n">u32</span> <span class="n">pll</span><span class="p">,</span> <span class="k">struct</span> <span class="n">creg</span> <span class="o">*</span><span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="n">u32</span> <span class="n">src0</span> <span class="o">=</span> <span class="mh">0x004120</span> <span class="o">+</span> <span class="p">(</span><span class="n">clk</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>
	<span class="k">const</span> <span class="n">u32</span> <span class="n">src1</span> <span class="o">=</span> <span class="mh">0x004160</span> <span class="o">+</span> <span class="p">(</span><span class="n">clk</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>
	<span class="k">const</span> <span class="n">u32</span> <span class="n">ctrl</span> <span class="o">=</span> <span class="n">pll</span> <span class="o">+</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">u32</span> <span class="n">coef</span> <span class="o">=</span> <span class="n">pll</span> <span class="o">+</span> <span class="mi">4</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">clk</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">pll</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_DEBUG</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;no clock for %02x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">clk</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">pll</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">src0</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">coef</span><span class="p">,</span> <span class="n">reg</span><span class="o">-&gt;</span><span class="n">pll</span><span class="p">);</span>
		<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">ctrl</span><span class="p">,</span> <span class="mh">0x00000015</span><span class="p">,</span> <span class="mh">0x00000015</span><span class="p">);</span>
		<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">ctrl</span><span class="p">,</span> <span class="mh">0x00000010</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">nv_wait</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">ctrl</span><span class="p">,</span> <span class="mh">0x00020000</span><span class="p">,</span> <span class="mh">0x00020000</span><span class="p">);</span>
		<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">ctrl</span><span class="p">,</span> <span class="mh">0x00000010</span><span class="p">,</span> <span class="mh">0x00000010</span><span class="p">);</span>
		<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">ctrl</span><span class="p">,</span> <span class="mh">0x00000008</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">src1</span><span class="p">,</span> <span class="mh">0x00000100</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">src1</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">src1</span><span class="p">,</span> <span class="mh">0x003f3141</span><span class="p">,</span> <span class="mh">0x00000101</span> <span class="o">|</span> <span class="n">reg</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
		<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">ctrl</span><span class="p">,</span> <span class="mh">0x00000018</span><span class="p">,</span> <span class="mh">0x00000018</span><span class="p">);</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">20</span><span class="p">);</span>
		<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">ctrl</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">src0</span><span class="p">,</span> <span class="mh">0x00000100</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">src0</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">prog_clk</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">clk</span><span class="p">,</span> <span class="k">struct</span> <span class="n">creg</span> <span class="o">*</span><span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_DEBUG</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;no clock for %02x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">clk</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004120</span> <span class="o">+</span> <span class="p">(</span><span class="n">clk</span> <span class="o">*</span> <span class="mi">4</span><span class="p">),</span> <span class="mh">0x003f3141</span><span class="p">,</span> <span class="mh">0x00000101</span> <span class="o">|</span> <span class="n">reg</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nva3_pm_clocks_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nouveau_pm_level</span> <span class="o">*</span><span class="n">perflvl</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">core</span>   <span class="o">=</span> <span class="n">read_pll</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x4200</span><span class="p">);</span>
	<span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">shader</span> <span class="o">=</span> <span class="n">read_pll</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x4220</span><span class="p">);</span>
	<span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">memory</span> <span class="o">=</span> <span class="n">read_pll</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x4000</span><span class="p">);</span>
	<span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">unka0</span>  <span class="o">=</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
	<span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">vdec</span>   <span class="o">=</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x21</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
	<span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">daemon</span> <span class="o">=</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x25</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
	<span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">copy</span>   <span class="o">=</span> <span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">core</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">nva3_pm_state</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_pm_level</span> <span class="o">*</span><span class="n">perflvl</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">creg</span> <span class="n">nclk</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">creg</span> <span class="n">sclk</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">creg</span> <span class="n">vdec</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">creg</span> <span class="n">unka0</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">creg</span> <span class="n">mclk</span><span class="p">;</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">rammap</span><span class="p">;</span>
	<span class="n">u8</span>  <span class="n">rammap_ver</span><span class="p">;</span>
	<span class="n">u8</span>  <span class="n">rammap_len</span><span class="p">;</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">ramcfg</span><span class="p">;</span>
	<span class="n">u8</span>  <span class="n">ramcfg_len</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">r004018</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">r100760</span><span class="p">;</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="o">*</span>
<span class="nf">nva3_pm_clocks_pre</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nouveau_pm_level</span> <span class="o">*</span><span class="n">perflvl</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nva3_pm_state</span> <span class="o">*</span><span class="n">info</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">ramcfg_cnt</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">info</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">info</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">info</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ERR_PTR</span><span class="p">(</span><span class="o">-</span><span class="n">ENOMEM</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">calc_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="mh">0x4200</span><span class="p">,</span> <span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">core</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">nclk</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">calc_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x11</span><span class="p">,</span> <span class="mh">0x4220</span><span class="p">,</span> <span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">shader</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">sclk</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">calc_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x12</span><span class="p">,</span> <span class="mh">0x4000</span><span class="p">,</span> <span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">memory</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">mclk</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">calc_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">unka0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">unka0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">calc_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x21</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">vdec</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">vdec</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="n">info</span><span class="o">-&gt;</span><span class="n">rammap</span> <span class="o">=</span> <span class="n">nouveau_perf_rammap</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">memory</span><span class="p">,</span>
					   <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">rammap_ver</span><span class="p">,</span>
					   <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">rammap_len</span><span class="p">,</span>
					   <span class="o">&amp;</span><span class="n">ramcfg_cnt</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">ramcfg_len</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">rammap_ver</span> <span class="o">!=</span> <span class="mh">0x10</span> <span class="o">||</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">rammap_len</span> <span class="o">&lt;</span> <span class="mi">5</span><span class="p">)</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">rammap</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">info</span><span class="o">-&gt;</span><span class="n">ramcfg</span> <span class="o">=</span> <span class="n">nouveau_perf_ramcfg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">memory</span><span class="p">,</span>
					   <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">rammap_ver</span><span class="p">,</span>
					   <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">ramcfg_len</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">rammap_ver</span> <span class="o">!=</span> <span class="mh">0x10</span><span class="p">)</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">ramcfg</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">info</span><span class="o">-&gt;</span><span class="n">perflvl</span> <span class="o">=</span> <span class="n">perflvl</span><span class="p">;</span>
<span class="nl">out:</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">info</span><span class="p">);</span>
		<span class="n">info</span> <span class="o">=</span> <span class="n">ERR_PTR</span><span class="p">(</span><span class="n">ret</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">info</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span>
<span class="nf">nva3_pm_grcp_idle</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400304</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x00000001</span><span class="p">))</span>
		<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400308</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x0050001c</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
	<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">mclk_precharge</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_mem_exec_func</span> <span class="o">*</span><span class="n">exec</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">exec</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x1002d4</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">mclk_refresh</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_mem_exec_func</span> <span class="o">*</span><span class="n">exec</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">exec</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x1002d0</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">mclk_refresh_auto</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_mem_exec_func</span> <span class="o">*</span><span class="n">exec</span><span class="p">,</span> <span class="n">bool</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">exec</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x100210</span><span class="p">,</span> <span class="n">enable</span> <span class="o">?</span> <span class="mh">0x80000000</span> <span class="o">:</span> <span class="mh">0x00000000</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">mclk_refresh_self</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_mem_exec_func</span> <span class="o">*</span><span class="n">exec</span><span class="p">,</span> <span class="n">bool</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">exec</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x1002dc</span><span class="p">,</span> <span class="n">enable</span> <span class="o">?</span> <span class="mh">0x00000001</span> <span class="o">:</span> <span class="mh">0x00000000</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">mclk_wait</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_mem_exec_func</span> <span class="o">*</span><span class="n">exec</span><span class="p">,</span> <span class="n">u32</span> <span class="n">nsec</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">volatile</span> <span class="n">u32</span> <span class="n">post</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">exec</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span> <span class="p">(</span><span class="kt">void</span><span class="p">)</span><span class="n">post</span><span class="p">;</span>
	<span class="n">udelay</span><span class="p">((</span><span class="n">nsec</span> <span class="o">+</span> <span class="mi">500</span><span class="p">)</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span>
<span class="nf">mclk_mrg</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_mem_exec_func</span> <span class="o">*</span><span class="n">exec</span><span class="p">,</span> <span class="kt">int</span> <span class="n">mr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mr</span> <span class="o">&lt;=</span> <span class="mi">1</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">exec</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x1002c0</span> <span class="o">+</span> <span class="p">((</span><span class="n">mr</span> <span class="o">-</span> <span class="mi">0</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mr</span> <span class="o">&lt;=</span> <span class="mi">3</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">exec</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x1002e0</span> <span class="o">+</span> <span class="p">((</span><span class="n">mr</span> <span class="o">-</span> <span class="mi">2</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">));</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">mclk_mrs</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_mem_exec_func</span> <span class="o">*</span><span class="n">exec</span><span class="p">,</span> <span class="kt">int</span> <span class="n">mr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">exec</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mr</span> <span class="o">&lt;=</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vram_rank_B</span><span class="p">)</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">exec</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x1002c8</span> <span class="o">+</span> <span class="p">((</span><span class="n">mr</span> <span class="o">-</span> <span class="mi">0</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">),</span> <span class="n">data</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">exec</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x1002c0</span> <span class="o">+</span> <span class="p">((</span><span class="n">mr</span> <span class="o">-</span> <span class="mi">0</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">),</span> <span class="n">data</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mr</span> <span class="o">&lt;=</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vram_rank_B</span><span class="p">)</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">exec</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x1002e8</span> <span class="o">+</span> <span class="p">((</span><span class="n">mr</span> <span class="o">-</span> <span class="mi">2</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">),</span> <span class="n">data</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">exec</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x1002e0</span> <span class="o">+</span> <span class="p">((</span><span class="n">mr</span> <span class="o">-</span> <span class="mi">2</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">),</span> <span class="n">data</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">mclk_clock_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_mem_exec_func</span> <span class="o">*</span><span class="n">exec</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">exec</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nva3_pm_state</span> <span class="o">*</span><span class="n">info</span> <span class="o">=</span> <span class="n">exec</span><span class="o">-&gt;</span><span class="n">priv</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ctrl</span><span class="p">;</span>

	<span class="n">ctrl</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004000</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">ctrl</span> <span class="o">&amp;</span> <span class="mh">0x00000008</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">mclk</span><span class="p">.</span><span class="n">pll</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004000</span><span class="p">,</span> <span class="p">(</span><span class="n">ctrl</span> <span class="o">|=</span>  <span class="mh">0x00000008</span><span class="p">));</span>
		<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x1110e0</span><span class="p">,</span> <span class="mh">0x00088000</span><span class="p">,</span> <span class="mh">0x00088000</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004018</span><span class="p">,</span> <span class="mh">0x00001000</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004000</span><span class="p">,</span> <span class="p">(</span><span class="n">ctrl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x00000001</span><span class="p">));</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004004</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">mclk</span><span class="p">.</span><span class="n">pll</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004000</span><span class="p">,</span> <span class="p">(</span><span class="n">ctrl</span> <span class="o">|=</span>  <span class="mh">0x00000001</span><span class="p">));</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">64</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004018</span><span class="p">,</span> <span class="mh">0x00005000</span> <span class="o">|</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">r004018</span><span class="p">);</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">20</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">mclk</span><span class="p">.</span><span class="n">pll</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004168</span><span class="p">,</span> <span class="mh">0x003f3040</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">mclk</span><span class="p">.</span><span class="n">clk</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004000</span><span class="p">,</span> <span class="p">(</span><span class="n">ctrl</span> <span class="o">|=</span> <span class="mh">0x00000008</span><span class="p">));</span>
		<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x1110e0</span><span class="p">,</span> <span class="mh">0x00088000</span><span class="p">,</span> <span class="mh">0x00088000</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004018</span><span class="p">,</span> <span class="mh">0x0000d000</span> <span class="o">|</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">r004018</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">rammap</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">ramcfg</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">rammap</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x08</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">unk5a0</span> <span class="o">=</span> <span class="p">(</span><span class="n">ROM16</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">ramcfg</span><span class="p">[</span><span class="mi">5</span><span class="p">])</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span>
				      <span class="n">info</span><span class="o">-&gt;</span><span class="n">ramcfg</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
			<span class="n">u32</span> <span class="n">unk5a4</span> <span class="o">=</span> <span class="n">ROM16</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">ramcfg</span><span class="p">[</span><span class="mi">7</span><span class="p">]);</span>
			<span class="n">u32</span> <span class="n">unk804</span> <span class="o">=</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">ramcfg</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0xf0</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span> <span class="o">|</span>
				     <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">ramcfg</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x0f</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span> <span class="o">|</span>
				     <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">ramcfg</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x0f</span><span class="p">)</span> <span class="o">|</span>
				     <span class="mh">0x80000000</span><span class="p">;</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x1005a0</span><span class="p">,</span> <span class="n">unk5a0</span><span class="p">);</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x1005a4</span><span class="p">,</span> <span class="n">unk5a4</span><span class="p">);</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x10f804</span><span class="p">,</span> <span class="n">unk804</span><span class="p">);</span>
			<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x10053c</span><span class="p">,</span> <span class="mh">0x00001000</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x10053c</span><span class="p">,</span> <span class="mh">0x00001000</span><span class="p">,</span> <span class="mh">0x00001000</span><span class="p">);</span>
			<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x10f804</span><span class="p">,</span> <span class="mh">0x80000000</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
			<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x100760</span><span class="p">,</span> <span class="mh">0x22222222</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">r100760</span><span class="p">);</span>
			<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x1007a0</span><span class="p">,</span> <span class="mh">0x22222222</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">r100760</span><span class="p">);</span>
			<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x1007e0</span><span class="p">,</span> <span class="mh">0x22222222</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">r100760</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">mclk</span><span class="p">.</span><span class="n">pll</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x1110e0</span><span class="p">,</span> <span class="mh">0x00088000</span><span class="p">,</span> <span class="mh">0x00011000</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004000</span><span class="p">,</span> <span class="p">(</span><span class="n">ctrl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x00000008</span><span class="p">));</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">mclk_timing_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_mem_exec_func</span> <span class="o">*</span><span class="n">exec</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">exec</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nva3_pm_state</span> <span class="o">*</span><span class="n">info</span> <span class="o">=</span> <span class="n">exec</span><span class="o">-&gt;</span><span class="n">priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_pm_level</span> <span class="o">*</span><span class="n">perflvl</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">perflvl</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">9</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x100220</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">),</span> <span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">timing</span><span class="p">.</span><span class="n">reg</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">ramcfg</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">data</span> <span class="o">=</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">ramcfg</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x08</span><span class="p">)</span> <span class="o">?</span> <span class="mh">0x00000000</span> <span class="o">:</span> <span class="mh">0x00001000</span><span class="p">;</span>
		<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x100200</span><span class="p">,</span> <span class="mh">0x00001000</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">ramcfg</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">unk714</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x100714</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0xf0000010</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">unk718</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x100718</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x00000100</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">unk71c</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x10071c</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x00000100</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">ramcfg</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x20</span><span class="p">))</span>
			<span class="n">unk714</span> <span class="o">|=</span> <span class="mh">0xf0000000</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">ramcfg</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x04</span><span class="p">))</span>
			<span class="n">unk714</span> <span class="o">|=</span> <span class="mh">0x00000010</span><span class="p">;</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x100714</span><span class="p">,</span> <span class="n">unk714</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">ramcfg</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x01</span><span class="p">)</span>
			<span class="n">unk71c</span> <span class="o">|=</span> <span class="mh">0x00000100</span><span class="p">;</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x10071c</span><span class="p">,</span> <span class="n">unk71c</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">ramcfg</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x02</span><span class="p">)</span>
			<span class="n">unk718</span> <span class="o">|=</span> <span class="mh">0x00000100</span><span class="p">;</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x100718</span><span class="p">,</span> <span class="n">unk718</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">ramcfg</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x10</span><span class="p">)</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x111100</span><span class="p">,</span> <span class="mh">0x48000000</span><span class="p">);</span> <span class="cm">/*XXX*/</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">prog_mem</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nva3_pm_state</span> <span class="o">*</span><span class="n">info</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_mem_exec_func</span> <span class="n">exec</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="n">dev</span><span class="p">,</span>
		<span class="p">.</span><span class="n">precharge</span> <span class="o">=</span> <span class="n">mclk_precharge</span><span class="p">,</span>
		<span class="p">.</span><span class="n">refresh</span> <span class="o">=</span> <span class="n">mclk_refresh</span><span class="p">,</span>
		<span class="p">.</span><span class="n">refresh_auto</span> <span class="o">=</span> <span class="n">mclk_refresh_auto</span><span class="p">,</span>
		<span class="p">.</span><span class="n">refresh_self</span> <span class="o">=</span> <span class="n">mclk_refresh_self</span><span class="p">,</span>
		<span class="p">.</span><span class="n">wait</span> <span class="o">=</span> <span class="n">mclk_wait</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mrg</span> <span class="o">=</span> <span class="n">mclk_mrg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mrs</span> <span class="o">=</span> <span class="n">mclk_mrs</span><span class="p">,</span>
		<span class="p">.</span><span class="n">clock_set</span> <span class="o">=</span> <span class="n">mclk_clock_set</span><span class="p">,</span>
		<span class="p">.</span><span class="n">timing_set</span> <span class="o">=</span> <span class="n">mclk_timing_set</span><span class="p">,</span>
		<span class="p">.</span><span class="n">priv</span> <span class="o">=</span> <span class="n">info</span>
	<span class="p">};</span>
	<span class="n">u32</span> <span class="n">ctrl</span><span class="p">;</span>

	<span class="cm">/* XXX: where the fuck does 750MHz come from? */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">memory</span> <span class="o">&lt;=</span> <span class="mi">750000</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">r004018</span> <span class="o">=</span> <span class="mh">0x10000000</span><span class="p">;</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">r100760</span> <span class="o">=</span> <span class="mh">0x22222222</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ctrl</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004000</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ctrl</span> <span class="o">&amp;</span> <span class="mh">0x00000008</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">mclk</span><span class="p">.</span><span class="n">pll</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004128</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">);</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004004</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">mclk</span><span class="p">.</span><span class="n">pll</span><span class="p">);</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004000</span><span class="p">,</span> <span class="p">(</span><span class="n">ctrl</span> <span class="o">|=</span> <span class="mh">0x00000001</span><span class="p">));</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004000</span><span class="p">,</span> <span class="p">(</span><span class="n">ctrl</span> <span class="o">&amp;=</span> <span class="mh">0xffffffef</span><span class="p">));</span>
			<span class="n">nv_wait</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004000</span><span class="p">,</span> <span class="mh">0x00020000</span><span class="p">,</span> <span class="mh">0x00020000</span><span class="p">);</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004000</span><span class="p">,</span> <span class="p">(</span><span class="n">ctrl</span> <span class="o">|=</span> <span class="mh">0x00000010</span><span class="p">));</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004018</span><span class="p">,</span> <span class="mh">0x00005000</span> <span class="o">|</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">r004018</span><span class="p">);</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004000</span><span class="p">,</span> <span class="p">(</span><span class="n">ctrl</span> <span class="o">|=</span> <span class="mh">0x00000004</span><span class="p">));</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">ssel</span> <span class="o">=</span> <span class="mh">0x00000101</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">mclk</span><span class="p">.</span><span class="n">clk</span><span class="p">)</span>
			<span class="n">ssel</span> <span class="o">|=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">mclk</span><span class="p">.</span><span class="n">clk</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">ssel</span> <span class="o">|=</span> <span class="mh">0x00080000</span><span class="p">;</span> <span class="cm">/* 324MHz, shouldn&#39;t matter... */</span>
		<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004168</span><span class="p">,</span> <span class="mh">0x003f3141</span><span class="p">,</span> <span class="n">ctrl</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">ramcfg</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">ramcfg</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x10</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x111104</span><span class="p">,</span> <span class="mh">0x00000600</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x111100</span><span class="p">,</span> <span class="mh">0x40000000</span><span class="p">,</span> <span class="mh">0x40000000</span><span class="p">);</span>
			<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x111104</span><span class="p">,</span> <span class="mh">0x00000180</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">rammap</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">rammap</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x02</span><span class="p">))</span>
		<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x100200</span><span class="p">,</span> <span class="mh">0x00000800</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x611200</span><span class="p">,</span> <span class="mh">0x00003300</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">ramcfg</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x10</span><span class="p">))</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x111100</span><span class="p">,</span> <span class="mh">0x4c020000</span><span class="p">);</span> <span class="cm">/*XXX*/</span>

	<span class="n">nouveau_mem_exec</span><span class="p">(</span><span class="o">&amp;</span><span class="n">exec</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">perflvl</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x611200</span><span class="p">,</span> <span class="mh">0x00003330</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">rammap</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">rammap</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x02</span><span class="p">))</span>
		<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x100200</span><span class="p">,</span> <span class="mh">0x00000800</span><span class="p">,</span> <span class="mh">0x00000800</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">ramcfg</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">ramcfg</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x10</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x111104</span><span class="p">,</span> <span class="mh">0x00000180</span><span class="p">,</span> <span class="mh">0x00000180</span><span class="p">);</span>
			<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x111100</span><span class="p">,</span> <span class="mh">0x40000000</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x111104</span><span class="p">,</span> <span class="mh">0x00000600</span><span class="p">,</span> <span class="mh">0x00000600</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">mclk</span><span class="p">.</span><span class="n">pll</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004168</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004168</span><span class="p">,</span> <span class="mh">0x00000100</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004000</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004128</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004128</span><span class="p">,</span> <span class="mh">0x00000100</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nva3_pm_clocks_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">pre_state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nva3_pm_state</span> <span class="o">*</span><span class="n">info</span> <span class="o">=</span> <span class="n">pre_state</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EAGAIN</span><span class="p">;</span>

	<span class="cm">/* prevent any new grctx switches from starting */</span>
	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">context_switch_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400324</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400328</span><span class="p">,</span> <span class="mh">0x0050001c</span><span class="p">);</span> <span class="cm">/* wait flag 0x1c */</span>
	<span class="cm">/* wait for any pending grctx switches to complete */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nv_wait_cb</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">nva3_pm_grcp_idle</span><span class="p">,</span> <span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;pm: ctxprog didn&#39;t go idle</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">cleanup</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* freeze PFIFO */</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x002504</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nv_wait</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x002504</span><span class="p">,</span> <span class="mh">0x00000010</span><span class="p">,</span> <span class="mh">0x00000010</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;pm: fifo didn&#39;t go idle</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">cleanup</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">prog_pll</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x004200</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">nclk</span><span class="p">);</span>
	<span class="n">prog_pll</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x004220</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">sclk</span><span class="p">);</span>
	<span class="n">prog_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">unka0</span><span class="p">);</span>
	<span class="n">prog_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x21</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">vdec</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">mclk</span><span class="p">.</span><span class="n">clk</span> <span class="o">||</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">mclk</span><span class="p">.</span><span class="n">pll</span><span class="p">)</span>
		<span class="n">prog_mem</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">info</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">cleanup:</span>
	<span class="cm">/* unfreeze PFIFO */</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x002504</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="cm">/* restore ctxprog to normal */</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400324</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400328</span><span class="p">,</span> <span class="mh">0x0070009c</span><span class="p">);</span> <span class="cm">/* set flag 0x1c */</span>
	<span class="cm">/* unblock it if necessary */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400308</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x0050001c</span><span class="p">)</span>
		<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400824</span><span class="p">,</span> <span class="mh">0x10000000</span><span class="p">,</span> <span class="mh">0x10000000</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">context_switch_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">info</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
