//TNO,TESTNAME													, TEST FUNC, (TEST_fcmarg) ilmode, DDR, BL, fcmaction		, storecnt, fcmrate, rate          , allchild, child, allpin, X, Y, storeinh    ,RTC, pfcnoclear, allbit, config				, pin,     cpedelay, premeas         , mpat							, pc   , postmeas				, failratio
{4000, "FCM HS READ CHECK (CKBD)"								, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,   11, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_read.mpa"			, 0x000, fcm_read_check_ckbd}}},
{4001, "FCM HS READ CHECK (CKBD BAR)"							, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,   11, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_read.mpa"			, 0x100, fcm_read_check_ckbd_bar}}},
{4002, "FCM HS READ CHECK (ALL FAIL)"							, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,   11, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_read.mpa"			, 0x200, fcm_read_check_allfail}}},
{4003, "FCM HS READ CHECK (ALL PASS)"							, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,   11, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_read.mpa"			, 0x300, fcm_read_check_allpass}}},
{4004, "FCM HS READ CHECK (PER DUT)"							, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 370e-12         , UT_OFF, 0, UT_ON ,    0, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_perdut_set  , "pat_fcm_perdut_8way.mpa"	, 0x000, fcm_read_check_perdut}}},
{4010, "FCM HS PRESET CHECK (ALL0)"								, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x400, fcm_preset_all0_check	, 0.00}}},
{4011, "FCM HS PRESET CHECK (ALL1)"								, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x000, fcm_preset_all1_check	, 1.00}}},
{4012, "FCM HS PRESET CHECK (INUSE0)"							, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x400, fcm_preset_inuse0_check, 0.00}}},
{4013, "FCM HS PRESET CHECK (INUSE1)"							, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x000, fcm_preset_inuse1_check, 1.00}}},
{4014, "FCM HS PRESET TIME CHECK"								, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x000, fcm_preset_time_check}}},
{4021, "FCM HS DELAY CHECK (CPEDELAY0)"							, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,    8,  8, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_delay.mpa"			, 0x000, fcm_delay_check}}},
{4022, "FCM HS DELAY CHECK (CPEDELAY1)"							, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,    8,  8, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  1, fcm_reg_std     , "pat_fcm_delay.mpa"			, 0x000, fcm_delay_check}}},
{4023, "FCM HS DELAY CHECK (CPEDELAY31)"						, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,    8,  8, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  , 31, fcm_reg_std     , "pat_fcm_delay.mpa"			, 0x000, fcm_delay_check}}},
{4030, "FCM HS FAIL COUNT READ CHECK (ALL PASS)"				, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x000, fcm_count_check		, 0.00}}},
{4031, "FCM HS FAIL COUNT READ CHECK (1/4 FAIL)"				, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x100, fcm_count_check		, 0.25}}},
{4032, "FCM HS FAIL COUNT READ CHECK (2/4 FAIL)"				, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x200, fcm_count_check		, 0.50}}},
{4033, "FCM HS FAIL COUNT READ CHECK (3/4 FAIL)"				, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x300, fcm_count_check		, 0.75}}},
{4034, "FCM HS FAIL COUNT READ CHECK (ALL FAIL)"				, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x400, fcm_count_check		, 1.00}}},
{4035, "FCM HS FAIL COUNT READ CHECK (BY BIT)"					, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x500, fcm_count_check		, -1}}},
{4036, "FCM HS FAIL COUNT READ CHECK (PER DUT)"					, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 370e-12         , UT_OFF, 0, UT_ON ,    0, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_perdut_set  , "pat_fcm_perdut_8way.mpa"	, 0x000, fcm_count_check_perdut}}},
{4040, "FCM HS FAIL ADDRESS SEARCH CHECK (DIAGONAL)"			, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,   11, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_search.mpa"			, 0x000, fcm_search_check}}},
{4050, "FCM HS SDR MODE CHECK (FMBL1)"							, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4051, "FCM HS SDR MODE CHECK (FMBL2)"							, fcm_check, {.fcmarg={ 2, UT_OFF,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6/2    , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4052, "FCM HS SDR MODE CHECK (FMBL4)"							, fcm_check, {.fcmarg={ 4, UT_OFF,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6/4    , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4053, "FCM HS SDR MODE CHECK (FMBL8)"							, fcm_check, {.fcmarg={ 8, UT_OFF,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6/8    , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4054, "FCM HS SDR MODE CHECK (FMBL16)"							, fcm_check, {.fcmarg={ 8, UT_OFF,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6/16   , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x100, fcm_pfc_check			, 1.00}}},
{4055, "FCM HS SDR MODE CHECK (FMBL32)"							, fcm_check, {.fcmarg={ 8, UT_OFF,  32, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 370e-12         , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way_BL32.mpa", 0x000, fcm_pfc_check			, 1.00}}},
{4060, "FCM HS DDR MODE CHECK (FMBL2)"							, fcm_check, {.fcmarg={ 1, UT_ON ,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 2.0/87.5e6/2    , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x100, fcm_pfc_check			, 1.00}}},
{4061, "FCM HS DDR MODE CHECK (FMBL4)"							, fcm_check, {.fcmarg={ 2, UT_ON ,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 2.0/87.5e6/4    , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4062, "FCM HS DDR MODE CHECK (FMBL8)"							, fcm_check, {.fcmarg={ 4, UT_ON ,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 2.0/87.5e6/8    , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4063, "FCM HS DDR MODE CHECK (FMBL16)"							, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 2.0/87.5e6/16   , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4064, "FCM HS DDR MODE CHECK (FMBL32)"							, fcm_check, {.fcmarg={ 8, UT_ON ,  32, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 2.0/87.5e6/32   , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x100, fcm_pfc_check			, 1.00}}},
{4070, "FCM HS REALTIME PFC CHECK (ALL PASS)"					, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_ON , UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x000, fcm_pfc_check			, 0.00}}},
{4071, "FCM HS REALTIME PFC CHECK (1/4 FAIL)"					, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_ON , UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x100, fcm_pfc_check			, 0.25}}},
{4072, "FCM HS REALTIME PFC CHECK (2/4 FAIL)"					, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_ON , UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x200, fcm_pfc_check			, 0.50}}},
{4073, "FCM HS REALTIME PFC CHECK (3/4 FAIL)"					, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_ON , UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x300, fcm_pfc_check			, 0.75}}},
{4074, "FCM HS REALTIME PFC CHECK (ALL FAIL)"					, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_ON , UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x400, fcm_pfc_check			, 1.00}}},
{4075, "FCM HS REALTIME PFC CHECK (ALL FAIL & ALL BIT)"			, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_ON , UT_OFF, UT_ON , fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x400, fcm_pfc_check			,  0}}},
{4076, "FCM HS REALTIME PFC CHECK (BY BIT)"						, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_ON , UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x500, fcm_pfc_check			, -1}}},
{4077, "FCM HS REALTIME PFC CHECK (BY BIT & ALL BIT)"			, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_ON , UT_OFF, UT_ON , fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x500, fcm_pfc_check			, -1}}},
{4078, "FCM HS REALTIME PFC NO CLEAR CHECK (ALL FAIL)"			, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_ON , UT_ON , UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x400, fcm_pfc_no_clear_check	,  3}}},
{4079, "FCM HS REALTIME PFC CHECK (PER DUT)"					, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 370e-12         , UT_OFF, 0, UT_ON ,    0, 10, UT_SIG_FL   , UT_ON , UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_perdut_set  , "pat_fcm_perdut_8way.mpa"	, 0x000, fcm_pfc_check_perdut}}},
{4080, "FCM HS BYCOUNT DIVIDED PFC CHECK"						, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,   13, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_pfc  ,  0, fcm_config_pfc  , "pat_fcm_pfc.mpa"			, 0x000, fcm_pfc_div_check}}},
{4081, "FCM HS BYCOUNT DIVIDED PFC EXEC TIME CHECK"				, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,   12, 11, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_config_pfc2 , "pat_fcm_pfc.mpa"			, 0x100, fcm_pfc_time_check}}},
{4082, "FCM HS BYCOUNT DIVIDED PFC CHECK (PER DUT)"				, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 370e-12         , UT_OFF, 0, UT_ON ,    0, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_perdut_set  , "pat_fcm_perdut_8way.mpa"	, 0x000, fcm_pfc_check_perdut}}},
{4090, "FCM HS FAIL CAPTURE SELECT CHECK (A1 SDR FMBL1)"		, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4091, "FCM HS FAIL CAPTURE SELECT CHECK (A2 SDR FMBL1)"		, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 1, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4092, "FCM HS FAIL CAPTURE SELECT CHECK (A1 SDR FMBL2)"		, fcm_check, {.fcmarg={ 2, UT_OFF,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6/2    , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4093, "FCM HS FAIL CAPTURE SELECT CHECK (A2 SDR FMBL2)"		, fcm_check, {.fcmarg={ 2, UT_OFF,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6/2    , UT_OFF, 1, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4094, "FCM HS FAIL CAPTURE SELECT CHECK (A1 SDR FMBL4)"		, fcm_check, {.fcmarg={ 4, UT_OFF,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6/4    , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4095, "FCM HS FAIL CAPTURE SELECT CHECK (A2 SDR FMBL4)"		, fcm_check, {.fcmarg={ 4, UT_OFF,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6/4    , UT_OFF, 1, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4096, "FCM HS FAIL CAPTURE SELECT CHECK (A1 SDR FMBL8)"		, fcm_check, {.fcmarg={ 8, UT_OFF,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6/8    , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4097, "FCM HS FAIL CAPTURE SELECT CHECK (A2 SDR FMBL8)"		, fcm_check, {.fcmarg={ 8, UT_OFF,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6/8    , UT_OFF, 1, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4098, "FCM HS FAIL CAPTURE SELECT CHECK (A1 SDR FMBL16)"		, fcm_check, {.fcmarg={ 8, UT_OFF,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6/16   , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x100, fcm_pfc_check			, 1.00}}},
{4099, "FCM HS FAIL CAPTURE SELECT CHECK (A2 SDR FMBL16)"		, fcm_check, {.fcmarg={ 8, UT_OFF,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6/16   , UT_OFF, 1, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x100, fcm_pfc_check			, 1.00}}},
{4110, "FCM HS FAIL CAPTURE SELECT CHECK (A1 DDR FMBL2)"		, fcm_check, {.fcmarg={ 1, UT_ON ,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 2.0/87.5e6/2    , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x100, fcm_pfc_check			, 1.00}}},
{4111, "FCM HS FAIL CAPTURE SELECT CHECK (A2 DDR FMBL2)"		, fcm_check, {.fcmarg={ 1, UT_ON ,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 2.0/87.5e6/2    , UT_OFF, 1, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x100, fcm_pfc_check			, 1.00}}},
{4112, "FCM HS FAIL CAPTURE SELECT CHECK (A1 DDR FMBL4)"		, fcm_check, {.fcmarg={ 2, UT_ON ,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 2.0/87.5e6/4    , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4113, "FCM HS FAIL CAPTURE SELECT CHECK (A2 DDR FMBL4)"		, fcm_check, {.fcmarg={ 2, UT_ON ,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 2.0/87.5e6/4    , UT_OFF, 1, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4114, "FCM HS FAIL CAPTURE SELECT CHECK (A1 DDR FMBL8)"		, fcm_check, {.fcmarg={ 4, UT_ON ,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 2.0/87.5e6/8    , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4115, "FCM HS FAIL CAPTURE SELECT CHECK (A2 DDR FMBL8)"		, fcm_check, {.fcmarg={ 4, UT_ON ,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 2.0/87.5e6/8    , UT_OFF, 1, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4116, "FCM HS FAIL CAPTURE SELECT CHECK (A1 DDR FMBL16)"		, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 2.0/87.5e6/16   , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4117, "FCM HS FAIL CAPTURE SELECT CHECK (A2 DDR FMBL16)"		, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 2.0/87.5e6/16   , UT_OFF, 1, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4130, "FCM HS FAIL CAPTURE SELECT CHECK (ALL SDR FMBL1)"		, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_ON , 0, UT_OFF,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4131, "FCM HS FAIL CAPTURE SELECT CHECK (ALL SDR FMBL2)"		, fcm_check, {.fcmarg={ 2, UT_OFF,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6/2    , UT_ON , 0, UT_OFF,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4132, "FCM HS FAIL CAPTURE SELECT CHECK (ALL SDR FMBL4)"		, fcm_check, {.fcmarg={ 4, UT_OFF,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6/4    , UT_ON , 0, UT_OFF,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4133, "FCM HS FAIL CAPTURE SELECT CHECK (ALL SDR FMBL8)"		, fcm_check, {.fcmarg={ 8, UT_OFF,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6/8    , UT_ON , 0, UT_OFF,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4134, "FCM HS FAIL CAPTURE SELECT CHECK (ALL SDR FMBL16)"		, fcm_check, {.fcmarg={ 8, UT_OFF,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6/16   , UT_ON , 0, UT_OFF,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x100, fcm_pfc_check			, 1.00}}},
{4140, "FCM HS FAIL CAPTURE SELECT CHECK (ALL DDR FMBL2)"		, fcm_check, {.fcmarg={ 1, UT_ON ,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 2.0/87.5e6/2    , UT_ON , 0, UT_OFF,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x100, fcm_pfc_check			, 1.00}}},
{4141, "FCM HS FAIL CAPTURE SELECT CHECK (ALL DDR FMBL4)"		, fcm_check, {.fcmarg={ 2, UT_ON ,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 2.0/87.5e6/4    , UT_ON , 0, UT_OFF,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4142, "FCM HS FAIL CAPTURE SELECT CHECK (ALL DDR FMBL8)"		, fcm_check, {.fcmarg={ 4, UT_ON ,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 2.0/87.5e6/8    , UT_ON , 0, UT_OFF,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4143, "FCM HS FAIL CAPTURE SELECT CHECK (ALL DDR FMBL16)"		, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 2.0/87.5e6/16   , UT_ON , 0, UT_OFF,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4150, "FCM HS @SPEED FAIL FIFO CHECK (SDR FMBL1)"				, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 2.857e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_1way.mpa"		, 0x200, fcm_pfc_check			, 1.00}}},
{4151, "FCM HS @SPEED FAIL FIFO CHECK (SDR FMBL2)"				, fcm_check, {.fcmarg={ 2, UT_OFF,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.429e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_2way.mpa"		, 0x200, fcm_pfc_check			, 1.00}}},
{4152, "FCM HS @SPEED FAIL FIFO CHECK (SDR FMBL4)"				, fcm_check, {.fcmarg={ 4, UT_OFF,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 0.714e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_4way.mpa"		, 0x200, fcm_pfc_check			, 1.00}}},
{4153, "FCM HS @SPEED FAIL FIFO CHECK (SDR FMBL8)"				, fcm_check, {.fcmarg={ 8, UT_OFF,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 0.370e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x200, fcm_pfc_check			, 1.00}}},
{4154, "FCM HS @SPEED FAIL FIFO CHECK (SDR FMBL16)"				, fcm_check, {.fcmarg={ 8, UT_OFF,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 0.370e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x300, fcm_pfc_check			, 1.00}}},
{4155, "FCM HS @SPEED FAIL FIFO CHECK (SDR FMBL32)"				, fcm_check, {.fcmarg={ 8, UT_OFF,  32, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 0.370e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way_BL32.mpa", 0x100, fcm_pfc_check			, 1.00}}},
{4160, "FCM HS @SPEED FAIL FIFO CHECK (DDR FMBL2)"				, fcm_check, {.fcmarg={ 1, UT_ON ,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 2.857e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_1way.mpa"		, 0x300, fcm_pfc_check			, 1.00}}},
{4161, "FCM HS @SPEED FAIL FIFO CHECK (DDR FMBL4)"				, fcm_check, {.fcmarg={ 2, UT_ON ,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.429e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_2way.mpa"		, 0x200, fcm_pfc_check			, 1.00}}},
{4162, "FCM HS @SPEED FAIL FIFO CHECK (DDR FMBL8)"				, fcm_check, {.fcmarg={ 4, UT_ON ,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 0.714e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_4way.mpa"		, 0x200, fcm_pfc_check			, 1.00}}},
{4163, "FCM HS @SPEED FAIL FIFO CHECK (DDR FMBL16)"				, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 0.370e-9        , UT_OFF, 0, UT_ON ,   18, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x200, fcm_pfc_check			, 1.00}}},
{4164, "FCM HS @SPEED FAIL FIFO CHECK (DDR FMBL32)"				, fcm_check, {.fcmarg={ 8, UT_ON ,  32, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 0.370e-9        , UT_OFF, 0, UT_ON ,   18, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x300, fcm_pfc_check			, 1.00}}},
{4170, "FCM HS @SPEED FAIL FIFO CHECK (SDR FMBL1)   JBF"		, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 2.857e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_1way.mpa"		, 0x400, fcm_pfc_check			, 1.00}}},
{4171, "FCM HS @SPEED FAIL FIFO CHECK (SDR FMBL2)   JBF"		, fcm_check, {.fcmarg={ 2, UT_OFF,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.429e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_2way.mpa"		, 0x400, fcm_pfc_check			, 1.00}}},
{4172, "FCM HS @SPEED FAIL FIFO CHECK (SDR FMBL4)   JBF"		, fcm_check, {.fcmarg={ 4, UT_OFF,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 0.714e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_4way.mpa"		, 0x400, fcm_pfc_check			, 1.00}}},
{4173, "FCM HS @SPEED FAIL FIFO CHECK (SDR FMBL8)   JBF"		, fcm_check, {.fcmarg={ 8, UT_OFF,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 0.370e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x400, fcm_pfc_check			, 1.00}}},
{4174, "FCM HS @SPEED FAIL FIFO CHECK (SDR FMBL16)  JBF"		, fcm_check, {.fcmarg={ 8, UT_OFF,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 0.370e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x500, fcm_pfc_check			, 1.00}}},
{4175, "FCM HS @SPEED FAIL FIFO CHECK (SDR FMBL32)  JBF"		, fcm_check, {.fcmarg={ 8, UT_OFF,  32, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 0.370e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way_BL32.mpa", 0x200, fcm_pfc_check			, 1.00}}},
{4180, "FCM HS @SPEED FAIL FIFO CHECK (DDR FMBL2)   JBF"		, fcm_check, {.fcmarg={ 1, UT_ON ,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 2.857e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_1way.mpa"		, 0x500, fcm_pfc_check			, 1.00}}},
{4181, "FCM HS @SPEED FAIL FIFO CHECK (DDR FMBL4)   JBF"		, fcm_check, {.fcmarg={ 2, UT_ON ,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.429e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_2way.mpa"		, 0x400, fcm_pfc_check			, 1.00}}},
{4182, "FCM HS @SPEED FAIL FIFO CHECK (DDR FMBL8)   JBF"		, fcm_check, {.fcmarg={ 4, UT_ON ,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 0.714e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_4way.mpa"		, 0x400, fcm_pfc_check			, 1.00}}},
{4183, "FCM HS @SPEED FAIL FIFO CHECK (DDR FMBL16)  JBF"		, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 0.370e-9        , UT_OFF, 0, UT_ON ,   18, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x400, fcm_pfc_check			, 1.00}}},
{4184, "FCM HS @SPEED FAIL FIFO CHECK (DDR FMBL32)  JBF"		, fcm_check, {.fcmarg={ 8, UT_ON ,  32, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 0.370e-9        , UT_OFF, 0, UT_ON ,   18, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x500, fcm_pfc_check			, 1.00}}},
{4190, "FCM HS STORE INH CHECK (SIG_FH)"						, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 0.370e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FH   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x200, fcm_pfc_check			, 0.00}}},
{4191, "FCM HS STORE INH CHECK (SIG_C)"							, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 0.370e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_C(31), UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x200, fcm_pfc_check			, 0.50}}},
{4192, "FCM HS STORE INH CHECK (SIG_E)"							, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 0.370e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_E(7) , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x200, fcm_pfc_check			, 0.75}}},
{4200, "FCM MS READ CHECK (CKBD)"								, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,   11, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_read.mpa"			, 0x000, fcm_read_check_ckbd}}},
{4201, "FCM MS READ CHECK (CKBD BAR)"							, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,   11, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_read.mpa"			, 0x100, fcm_read_check_ckbd_bar}}},
{4202, "FCM MS READ CHECK (ALL FAIL)"							, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,   11, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_read.mpa"			, 0x200, fcm_read_check_allfail}}},
{4203, "FCM MS READ CHECK (ALL PASS)"							, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,   11, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_read.mpa"			, 0x300, fcm_read_check_allpass}}},
{4204, "FCM MS READ CHECK (PER DUT)"							, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 370e-12         , UT_OFF, 0, UT_ON ,    0, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_perdut_set  , "pat_fcm_perdut_8way.mpa"	, 0x000, fcm_read_check_perdut}}},
{4210, "FCM MS PRESET CHECK (ALL0)"								, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x400, fcm_preset_all0_check	, 0.00}}},
{4211, "FCM MS PRESET CHECK (ALL1)"								, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x000, fcm_preset_all1_check	, 1.00}}},
{4212, "FCM MS PRESET CHECK (INUSE0)"							, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x400, fcm_preset_inuse0_check, 0.00}}},
{4213, "FCM MS PRESET CHECK (INUSE1)"							, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x000, fcm_preset_inuse1_check, 1.00}}},
{4214, "FCM MS PRESET TIME CHECK"								, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x000, fcm_preset_time_check}}},
{4221, "FCM MS DELAY CHECK (CPEDELAY0)"							, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,    8,  8, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_delay.mpa"			, 0x000, fcm_delay_check}}},
{4222, "FCM MS DELAY CHECK (CPEDELAY1)"							, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,    8,  8, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  1, fcm_reg_std     , "pat_fcm_delay.mpa"			, 0x000, fcm_delay_check}}},
{4223, "FCM MS DELAY CHECK (CPEDELAY31)"						, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,    8,  8, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  , 31, fcm_reg_std     , "pat_fcm_delay.mpa"			, 0x000, fcm_delay_check}}},
{4230, "FCM MS FAIL COUNT READ CHECK (ALL PASS)"				, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x000, fcm_count_check		, 0.00}}},
{4231, "FCM MS FAIL COUNT READ CHECK (1/4 FAIL)"				, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x100, fcm_count_check		, 0.25}}},
{4232, "FCM MS FAIL COUNT READ CHECK (2/4 FAIL)"				, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x200, fcm_count_check		, 0.50}}},
{4233, "FCM MS FAIL COUNT READ CHECK (3/4 FAIL)"				, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x300, fcm_count_check		, 0.75}}},
{4234, "FCM MS FAIL COUNT READ CHECK (ALL FAIL)"				, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x400, fcm_count_check		, 1.00}}},
{4235, "FCM MS FAIL COUNT READ CHECK (BY BIT)"					, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x500, fcm_count_check		, -1}}},
{4236, "FCM MS FAIL COUNT READ CHECK (PER DUT)"					, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 370e-12         , UT_OFF, 0, UT_ON ,    0, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_perdut_set  , "pat_fcm_perdut_8way.mpa"	, 0x000, fcm_count_check_perdut}}},
{4240, "FCM MS FAIL ADDRESS SEARCH CHECK (DIAGONAL)"			, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,   11, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_search.mpa"			, 0x000, fcm_search_check}}},
{4250, "FCM MS SDR MODE CHECK (FMBL1)"							, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4251, "FCM MS SDR MODE CHECK (FMBL2)"							, fcm_check, {.fcmarg={ 2, UT_OFF,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6/2   , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4252, "FCM MS SDR MODE CHECK (FMBL4)"							, fcm_check, {.fcmarg={ 4, UT_OFF,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6/4   , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4253, "FCM MS SDR MODE CHECK (FMBL8)"							, fcm_check, {.fcmarg={ 8, UT_OFF,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6/8   , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4254, "FCM MS SDR MODE CHECK (FMBL16)"							, fcm_check, {.fcmarg={ 8, UT_OFF,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6/16  , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x100, fcm_pfc_check			, 1.00}}},
{4255, "FCM MS SDR MODE CHECK (FMBL32)"							, fcm_check, {.fcmarg={ 8, UT_OFF,  32, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6/32  , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way_BL32.mpa", 0x000, fcm_pfc_check			, 1.00}}},
{4256, "FCM MS SDR MODE CHECK (FMBL64)"							, fcm_check, {.fcmarg={ 8, UT_OFF,  64, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 370e-12         , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way_BL32.mpa", 0x000, fcm_pfc_check			, 1.00}}},
{4260, "FCM MS DDR MODE CHECK (FMBL2)"							, fcm_check, {.fcmarg={ 1, UT_ON ,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 2.0/43.75e6/2   , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x100, fcm_pfc_check			, 1.00}}},
{4261, "FCM MS DDR MODE CHECK (FMBL4)"							, fcm_check, {.fcmarg={ 2, UT_ON ,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 2.0/43.75e6/4   , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4262, "FCM MS DDR MODE CHECK (FMBL8)"							, fcm_check, {.fcmarg={ 4, UT_ON ,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 2.0/43.75e6/8   , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4263, "FCM MS DDR MODE CHECK (FMBL16)"							, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 2.0/43.75e6/16  , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4264, "FCM MS DDR MODE CHECK (FMBL32)"							, fcm_check, {.fcmarg={ 8, UT_ON ,  32, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 2.0/43.75e6/32  , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x100, fcm_pfc_check			, 1.00}}},
{4265, "FCM MS DDR MODE CHECK (FMBL64)"							, fcm_check, {.fcmarg={ 8, UT_ON ,  64, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 2.0/43.75e6/64  , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way_BL32.mpa", 0x000, fcm_pfc_check			, 1.00}}},
{4270, "FCM MS REALTIME PFC CHECK (ALL PASS)"					, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_ON , UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x000, fcm_pfc_check			, 0.00}}},
{4271, "FCM MS REALTIME PFC CHECK (1/4 FAIL)"					, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_ON , UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x100, fcm_pfc_check			, 0.25}}},
{4272, "FCM MS REALTIME PFC CHECK (2/4 FAIL)"					, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_ON , UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x200, fcm_pfc_check			, 0.50}}},
{4273, "FCM MS REALTIME PFC CHECK (3/4 FAIL)"					, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_ON , UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x300, fcm_pfc_check			, 0.75}}},
{4274, "FCM MS REALTIME PFC CHECK (ALL FAIL)"					, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_ON , UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x400, fcm_pfc_check			, 1.00}}},
{4275, "FCM MS REALTIME PFC CHECK (ALL FAIL & ALL BIT)"			, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_ON , UT_OFF, UT_ON , fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x400, fcm_pfc_check			,  0}}},
{4276, "FCM MS REALTIME PFC CHECK (BY BIT)"						, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_ON , UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x500, fcm_pfc_check			, -1}}},
{4277, "FCM MS REALTIME PFC CHECK (BY BIT & ALL BIT)"			, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_ON , UT_OFF, UT_ON , fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x500, fcm_pfc_check			, -1}}},
{4278, "FCM MS REALTIME PFC NO CLEAR CHECK (ALL FAIL)"			, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_ON , UT_ON , UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x400, fcm_pfc_no_clear_check	,  3}}},
{4279, "FCM MS REALTIME PFC CHECK (PER DUT)"					, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 370e-12         , UT_OFF, 0, UT_ON ,    0, 10, UT_SIG_FL   , UT_ON , UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_perdut_set  , "pat_fcm_perdut_8way.mpa"	, 0x000, fcm_pfc_check_perdut}}},
{4280, "FCM MS BYCOUNT DIVIDED PFC CHECK"						, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,   13, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_pfc  ,  0, fcm_config_pfc  , "pat_fcm_pfc.mpa"			, 0x000, fcm_pfc_div_check}}},
{4281, "FCM MS BYCOUNT DIVIDED PFC EXEC TIME CHECK"				, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_config_pfc2 , "pat_fcm_pfc.mpa"			, 0x100, fcm_pfc_time_check}}},
{4282, "FCM MS BYCOUNT DIVIDED PFC CHECK (PER DUT)"				, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 370e-12         , UT_OFF, 0, UT_ON ,    0, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_perdut_set  , "pat_fcm_perdut_8way.mpa"	, 0x000, fcm_pfc_check_perdut}}},
{4290, "FCM MS FAIL CAPTURE SELECT CHECK (A1 SDR FMBL1)"		, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4291, "FCM MS FAIL CAPTURE SELECT CHECK (A2 SDR FMBL1)"		, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 1, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4292, "FCM MS FAIL CAPTURE SELECT CHECK (A1 SDR FMBL2)"		, fcm_check, {.fcmarg={ 2, UT_OFF,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6/2   , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4293, "FCM MS FAIL CAPTURE SELECT CHECK (A2 SDR FMBL2)"		, fcm_check, {.fcmarg={ 2, UT_OFF,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6/2   , UT_OFF, 1, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4294, "FCM MS FAIL CAPTURE SELECT CHECK (A1 SDR FMBL4)"		, fcm_check, {.fcmarg={ 4, UT_OFF,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6/4   , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4295, "FCM MS FAIL CAPTURE SELECT CHECK (A2 SDR FMBL4)"		, fcm_check, {.fcmarg={ 4, UT_OFF,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6/4   , UT_OFF, 1, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4296, "FCM MS FAIL CAPTURE SELECT CHECK (A1 SDR FMBL8)"		, fcm_check, {.fcmarg={ 8, UT_OFF,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6/8   , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4297, "FCM MS FAIL CAPTURE SELECT CHECK (A2 SDR FMBL8)"		, fcm_check, {.fcmarg={ 8, UT_OFF,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6/8   , UT_OFF, 1, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4298, "FCM MS FAIL CAPTURE SELECT CHECK (A1 SDR FMBL16)"		, fcm_check, {.fcmarg={ 8, UT_OFF,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6/16  , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x100, fcm_pfc_check			, 1.00}}},
{4299, "FCM MS FAIL CAPTURE SELECT CHECK (A2 SDR FMBL16)"		, fcm_check, {.fcmarg={ 8, UT_OFF,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6/16  , UT_OFF, 1, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x100, fcm_pfc_check			, 1.00}}},
{4310, "FCM MS FAIL CAPTURE SELECT CHECK (A1 DDR FMBL2)"		, fcm_check, {.fcmarg={ 1, UT_ON ,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 2.0/43.75e6/2   , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x100, fcm_pfc_check			, 1.00}}},
{4311, "FCM MS FAIL CAPTURE SELECT CHECK (A2 DDR FMBL2)"		, fcm_check, {.fcmarg={ 1, UT_ON ,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 2.0/43.75e6/2   , UT_OFF, 1, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x100, fcm_pfc_check			, 1.00}}},
{4312, "FCM MS FAIL CAPTURE SELECT CHECK (A1 DDR FMBL4)"		, fcm_check, {.fcmarg={ 2, UT_ON ,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 2.0/43.75e6/4   , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4313, "FCM MS FAIL CAPTURE SELECT CHECK (A2 DDR FMBL4)"		, fcm_check, {.fcmarg={ 2, UT_ON ,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 2.0/43.75e6/4   , UT_OFF, 1, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4314, "FCM MS FAIL CAPTURE SELECT CHECK (A1 DDR FMBL8)"		, fcm_check, {.fcmarg={ 4, UT_ON ,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 2.0/43.75e6/8   , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4315, "FCM MS FAIL CAPTURE SELECT CHECK (A2 DDR FMBL8)"		, fcm_check, {.fcmarg={ 4, UT_ON ,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 2.0/43.75e6/8   , UT_OFF, 1, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4316, "FCM MS FAIL CAPTURE SELECT CHECK (A1 DDR FMBL16)"		, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 2.0/43.75e6/16  , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4317, "FCM MS FAIL CAPTURE SELECT CHECK (A2 DDR FMBL16)"		, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 2.0/43.75e6/16  , UT_OFF, 1, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4330, "FCM MS FAIL CAPTURE SELECT CHECK (ALL SDR FMBL1)"		, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_ON , 0, UT_OFF,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4331, "FCM MS FAIL CAPTURE SELECT CHECK (ALL SDR FMBL2)"		, fcm_check, {.fcmarg={ 2, UT_OFF,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6/2   , UT_ON , 0, UT_OFF,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4332, "FCM MS FAIL CAPTURE SELECT CHECK (ALL SDR FMBL4)"		, fcm_check, {.fcmarg={ 4, UT_OFF,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6/4   , UT_ON , 0, UT_OFF,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4333, "FCM MS FAIL CAPTURE SELECT CHECK (ALL SDR FMBL8)"		, fcm_check, {.fcmarg={ 8, UT_OFF,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6/8   , UT_ON , 0, UT_OFF,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4334, "FCM MS FAIL CAPTURE SELECT CHECK (ALL SDR FMBL16)"		, fcm_check, {.fcmarg={ 8, UT_OFF,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6/16  , UT_ON , 0, UT_OFF,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x100, fcm_pfc_check			, 1.00}}},
{4340, "FCM MS FAIL CAPTURE SELECT CHECK (ALL DDR FMBL2)"		, fcm_check, {.fcmarg={ 1, UT_ON ,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 2.0/43.75e6/2   , UT_ON , 0, UT_OFF,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x100, fcm_pfc_check			, 1.00}}},
{4341, "FCM MS FAIL CAPTURE SELECT CHECK (ALL DDR FMBL4)"		, fcm_check, {.fcmarg={ 2, UT_ON ,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 2.0/43.75e6/4   , UT_ON , 0, UT_OFF,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4342, "FCM MS FAIL CAPTURE SELECT CHECK (ALL DDR FMBL8)"		, fcm_check, {.fcmarg={ 4, UT_ON ,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 2.0/43.75e6/8   , UT_ON , 0, UT_OFF,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4343, "FCM MS FAIL CAPTURE SELECT CHECK (ALL DDR FMBL16)"		, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 2.0/43.75e6/16  , UT_ON , 0, UT_OFF,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4350, "FCM MS @SPEED FAIL FIFO CHECK (SDR FMBL1)"				, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 2.857e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_1way.mpa"		, 0x200, fcm_pfc_check			, 1.00}}},
{4351, "FCM MS @SPEED FAIL FIFO CHECK (SDR FMBL2)"				, fcm_check, {.fcmarg={ 2, UT_OFF,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.429e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_2way.mpa"		, 0x200, fcm_pfc_check			, 1.00}}},
{4352, "FCM MS @SPEED FAIL FIFO CHECK (SDR FMBL4)"				, fcm_check, {.fcmarg={ 4, UT_OFF,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 0.714e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_4way.mpa"		, 0x200, fcm_pfc_check			, 1.00}}},
{4353, "FCM MS @SPEED FAIL FIFO CHECK (SDR FMBL8)"				, fcm_check, {.fcmarg={ 8, UT_OFF,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 0.370e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x200, fcm_pfc_check			, 1.00}}},
{4354, "FCM MS @SPEED FAIL FIFO CHECK (SDR FMBL16)"				, fcm_check, {.fcmarg={ 8, UT_OFF,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 0.370e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x300, fcm_pfc_check			, 1.00}}},
{4355, "FCM MS @SPEED FAIL FIFO CHECK (SDR FMBL32)"				, fcm_check, {.fcmarg={ 8, UT_OFF,  32, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 0.370e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way_BL32.mpa", 0x100, fcm_pfc_check			, 1.00}}},
{4356, "FCM MS @SPEED FAIL FIFO CHECK (SDR FMBL64)"				, fcm_check, {.fcmarg={ 8, UT_OFF,  64, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 0.370e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way_BL32.mpa", 0x100, fcm_pfc_check			, 1.00}}},
{4360, "FCM MS @SPEED FAIL FIFO CHECK (DDR FMBL2)"				, fcm_check, {.fcmarg={ 1, UT_ON ,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 2.857e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_1way.mpa"		, 0x300, fcm_pfc_check			, 1.00}}},
{4361, "FCM MS @SPEED FAIL FIFO CHECK (DDR FMBL4)"				, fcm_check, {.fcmarg={ 2, UT_ON ,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.429e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_2way.mpa"		, 0x200, fcm_pfc_check			, 1.00}}},
{4362, "FCM MS @SPEED FAIL FIFO CHECK (DDR FMBL8)"				, fcm_check, {.fcmarg={ 4, UT_ON ,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 0.714e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_4way.mpa"		, 0x200, fcm_pfc_check			, 1.00}}},
{4363, "FCM MS @SPEED FAIL FIFO CHECK (DDR FMBL16)"				, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 0.370e-9        , UT_OFF, 0, UT_ON ,   18, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x200, fcm_pfc_check			, 1.00}}},
{4364, "FCM MS @SPEED FAIL FIFO CHECK (DDR FMBL32)"				, fcm_check, {.fcmarg={ 8, UT_ON ,  32, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 0.370e-9        , UT_OFF, 0, UT_ON ,   18, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x300, fcm_pfc_check			, 1.00}}},
{4365, "FCM MS @SPEED FAIL FIFO CHECK (DDR FMBL64)"				, fcm_check, {.fcmarg={ 8, UT_ON ,  64, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 0.370e-9        , UT_OFF, 0, UT_ON ,   18, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way_BL32.mpa", 0x100, fcm_pfc_check			, 1.00}}},
{4370, "FCM MS @SPEED FAIL FIFO CHECK (SDR FMBL1)   JBF"		, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 2.857e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_1way.mpa"		, 0x400, fcm_pfc_check			, 1.00}}},
{4371, "FCM MS @SPEED FAIL FIFO CHECK (SDR FMBL2)   JBF"		, fcm_check, {.fcmarg={ 2, UT_OFF,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.429e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_2way.mpa"		, 0x400, fcm_pfc_check			, 1.00}}},
{4372, "FCM MS @SPEED FAIL FIFO CHECK (SDR FMBL4)   JBF"		, fcm_check, {.fcmarg={ 4, UT_OFF,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 0.714e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_4way.mpa"		, 0x400, fcm_pfc_check			, 1.00}}},
{4373, "FCM MS @SPEED FAIL FIFO CHECK (SDR FMBL8)   JBF"		, fcm_check, {.fcmarg={ 8, UT_OFF,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 0.370e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x400, fcm_pfc_check			, 1.00}}},
{4374, "FCM MS @SPEED FAIL FIFO CHECK (SDR FMBL16)  JBF"		, fcm_check, {.fcmarg={ 8, UT_OFF,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 0.370e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x500, fcm_pfc_check			, 1.00}}},
{4375, "FCM MS @SPEED FAIL FIFO CHECK (SDR FMBL32)  JBF"		, fcm_check, {.fcmarg={ 8, UT_OFF,  32, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 0.370e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way_BL32.mpa", 0x200, fcm_pfc_check			, 1.00}}},
{4376, "FCM MS @SPEED FAIL FIFO CHECK (SDR FMBL64)  JBF"		, fcm_check, {.fcmarg={ 8, UT_OFF,  64, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 0.370e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way_BL32.mpa", 0x200, fcm_pfc_check			, 1.00}}},
{4380, "FCM MS @SPEED FAIL FIFO CHECK (DDR FMBL2)   JBF"		, fcm_check, {.fcmarg={ 1, UT_ON ,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 2.857e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_1way.mpa"		, 0x500, fcm_pfc_check			, 1.00}}},
{4381, "FCM MS @SPEED FAIL FIFO CHECK (DDR FMBL4)   JBF"		, fcm_check, {.fcmarg={ 2, UT_ON ,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.429e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_2way.mpa"		, 0x400, fcm_pfc_check			, 1.00}}},
{4382, "FCM MS @SPEED FAIL FIFO CHECK (DDR FMBL8)   JBF"		, fcm_check, {.fcmarg={ 4, UT_ON ,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 0.714e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_4way.mpa"		, 0x400, fcm_pfc_check			, 1.00}}},
{4383, "FCM MS @SPEED FAIL FIFO CHECK (DDR FMBL16)  JBF"		, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 0.370e-9        , UT_OFF, 0, UT_ON ,   18, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x400, fcm_pfc_check			, 1.00}}},
{4384, "FCM MS @SPEED FAIL FIFO CHECK (DDR FMBL32)  JBF"		, fcm_check, {.fcmarg={ 8, UT_ON ,  32, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 0.370e-9        , UT_OFF, 0, UT_ON ,   18, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x500, fcm_pfc_check			, 1.00}}},
{4385, "FCM MS @SPEED FAIL FIFO CHECK (DDR FMBL64)  JBF"		, fcm_check, {.fcmarg={ 8, UT_ON ,  64, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 0.370e-9        , UT_OFF, 0, UT_ON ,   18, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way_BL32.mpa", 0x200, fcm_pfc_check			, 1.00}}},
{4390, "FCM MS STORE INH CHECK (SIG_FH)"						, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 0.370e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FH   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x200, fcm_pfc_check			, 0.00}}},
{4391, "FCM MS STORE INH CHECK (SIG_C)"							, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 0.370e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_C(31), UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x200, fcm_pfc_check			, 0.50}}},
{4392, "FCM MS STORE INH CHECK (SIG_E)"							, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 0.370e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_E(7) , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x200, fcm_pfc_check			, 0.75}}},
{4400, "FCM LS READ CHECK (CKBD)"								, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,   11, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_read.mpa"			, 0x000, fcm_read_check_ckbd}}},
{4401, "FCM LS READ CHECK (CKBD BAR)"							, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,   11, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_read.mpa"			, 0x100, fcm_read_check_ckbd_bar}}},
{4402, "FCM LS READ CHECK (ALL FAIL)"							, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,   11, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_read.mpa"			, 0x200, fcm_read_check_allfail}}},
{4403, "FCM LS READ CHECK (ALL PASS)"							, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,   11, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_read.mpa"			, 0x300, fcm_read_check_allpass}}},
{4404, "FCM LS READ CHECK (PER DUT)"							, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 370e-12         , UT_OFF, 0, UT_ON ,    0, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_perdut_set  , "pat_fcm_perdut_8way.mpa"	, 0x000, fcm_read_check_perdut}}},
{4410, "FCM LS PRESET CHECK (ALL0)"								, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x400, fcm_preset_all0_check	, 0.00}}},
{4411, "FCM LS PRESET CHECK (ALL1)"								, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x000, fcm_preset_all1_check	, 1.00}}},
{4412, "FCM LS PRESET CHECK (INUSE0)"							, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x400, fcm_preset_inuse0_check, 0.00}}},
{4413, "FCM LS PRESET CHECK (INUSE1)"							, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x000, fcm_preset_inuse1_check, 1.00}}},
{4414, "FCM LS PRESET TIME CHECK"								, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x000, fcm_preset_time_check}}},
{4421, "FCM LS DELAY CHECK (CPEDELAY0)"							, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,    8,  8, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_delay.mpa"			, 0x000, fcm_delay_check}}},
{4422, "FCM LS DELAY CHECK (CPEDELAY1)"							, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,    8,  8, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  1, fcm_reg_std     , "pat_fcm_delay.mpa"			, 0x000, fcm_delay_check}}},
{4423, "FCM LS DELAY CHECK (CPEDELAY31)"						, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,    8,  8, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  , 31, fcm_reg_std     , "pat_fcm_delay.mpa"			, 0x000, fcm_delay_check}}},
{4430, "FCM LS FAIL COUNT READ CHECK (ALL PASS)"				, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x000, fcm_count_check		, 0.00}}},
{4431, "FCM LS FAIL COUNT READ CHECK (1/4 FAIL)"				, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x100, fcm_count_check		, 0.25}}},
{4432, "FCM LS FAIL COUNT READ CHECK (2/4 FAIL)"				, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x200, fcm_count_check		, 0.50}}},
{4433, "FCM LS FAIL COUNT READ CHECK (3/4 FAIL)"				, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x300, fcm_count_check		, 0.75}}},
{4434, "FCM LS FAIL COUNT READ CHECK (ALL FAIL)"				, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x400, fcm_count_check		, 1.00}}},
{4435, "FCM LS FAIL COUNT READ CHECK (BY BIT)"					, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x500, fcm_count_check		, -1}}},
{4436, "FCM LS FAIL COUNT READ CHECK (PER DUT)"					, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 370e-12         , UT_OFF, 0, UT_ON ,    0, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_perdut_set  , "pat_fcm_perdut_8way.mpa"	, 0x000, fcm_count_check_perdut}}},
{4440, "FCM LS FAIL ADDRESS SEARCH CHECK (DIAGONAL)"			, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,   11, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_search.mpa"			, 0x000, fcm_search_check}}},
{4450, "FCM LS SDR MODE CHECK (FMBL1)"							, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4451, "FCM LS SDR MODE CHECK (FMBL2)"							, fcm_check, {.fcmarg={ 2, UT_OFF,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6/2  , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4452, "FCM LS SDR MODE CHECK (FMBL4)"							, fcm_check, {.fcmarg={ 4, UT_OFF,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6/4  , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4453, "FCM LS SDR MODE CHECK (FMBL8)"							, fcm_check, {.fcmarg={ 8, UT_OFF,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6/8  , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4454, "FCM LS SDR MODE CHECK (FMBL16)"							, fcm_check, {.fcmarg={ 8, UT_OFF,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6/16 , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x100, fcm_pfc_check			, 1.00}}},
{4455, "FCM LS SDR MODE CHECK (FMBL32)"							, fcm_check, {.fcmarg={ 8, UT_OFF,  32, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6/32 , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way_BL32.mpa", 0x000, fcm_pfc_check			, 1.00}}},
{4456, "FCM LS SDR MODE CHECK (FMBL64)"							, fcm_check, {.fcmarg={ 8, UT_OFF,  64, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6/64 , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way_BL32.mpa", 0x000, fcm_pfc_check			, 1.00}}},
{4457, "FCM LS SDR MODE CHECK (FMBL128)"						, fcm_check, {.fcmarg={ 8, UT_OFF, 128, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 370e-12         , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way_BL32.mpa", 0x000, fcm_pfc_check			, 1.00}}},
{4460, "FCM LS DDR MODE CHECK (FMBL2)"							, fcm_check, {.fcmarg={ 1, UT_ON ,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.0/21.875e6/2  , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x100, fcm_pfc_check			, 1.00}}},
{4461, "FCM LS DDR MODE CHECK (FMBL4)"							, fcm_check, {.fcmarg={ 2, UT_ON ,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.0/21.875e6/4  , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4462, "FCM LS DDR MODE CHECK (FMBL8)"							, fcm_check, {.fcmarg={ 4, UT_ON ,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.0/21.875e6/8  , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4463, "FCM LS DDR MODE CHECK (FMBL16)"							, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.0/21.875e6/16 , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4464, "FCM LS DDR MODE CHECK (FMBL32)"							, fcm_check, {.fcmarg={ 8, UT_ON ,  32, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.0/21.875e6/32 , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x100, fcm_pfc_check			, 1.00}}},
{4465, "FCM LS DDR MODE CHECK (FMBL64)"							, fcm_check, {.fcmarg={ 8, UT_ON ,  64, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.0/21.875e6/64 , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way_BL32.mpa", 0x000, fcm_pfc_check			, 1.00}}},
{4466, "FCM LS DDR MODE CHECK (FMBL128)"						, fcm_check, {.fcmarg={ 8, UT_ON , 128, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.0/21.875e6/128, UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way_BL32.mpa", 0x000, fcm_pfc_check			, 1.00}}},
{4470, "FCM LS REALTIME PFC CHECK (ALL PASS)"					, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_ON , UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x000, fcm_pfc_check			, 0.00}}},
{4471, "FCM LS REALTIME PFC CHECK (1/4 FAIL)"					, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_ON , UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x100, fcm_pfc_check			, 0.25}}},
{4472, "FCM LS REALTIME PFC CHECK (2/4 FAIL)"					, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_ON , UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x200, fcm_pfc_check			, 0.50}}},
{4473, "FCM LS REALTIME PFC CHECK (3/4 FAIL)"					, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_ON , UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x300, fcm_pfc_check			, 0.75}}},
{4474, "FCM LS REALTIME PFC CHECK (ALL FAIL)"					, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_ON , UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x400, fcm_pfc_check			, 1.00}}},
{4475, "FCM LS REALTIME PFC CHECK (ALL FAIL & ALL BIT)"			, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_ON , UT_OFF, UT_ON , fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x400, fcm_pfc_check			,  0}}},
{4476, "FCM LS REALTIME PFC CHECK (BY BIT)"						, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_ON , UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x500, fcm_pfc_check			, -1}}},
{4477, "FCM LS REALTIME PFC CHECK (BY BIT & ALL BIT)"			, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_ON , UT_OFF, UT_ON , fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x500, fcm_pfc_check			, -1}}},
{4478, "FCM LS REALTIME PFC NO CLEAR CHECK (ALL FAIL)"			, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,   15, 10, UT_SIG_FL   , UT_ON , UT_ON , UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x400, fcm_pfc_no_clear_check	,  3}}},
{4479, "FCM LS REALTIME PFC CHECK (PER DUT)"					, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 370e-12         , UT_OFF, 0, UT_ON ,    0, 10, UT_SIG_FL   , UT_ON , UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_perdut_set  , "pat_fcm_perdut_8way.mpa"	, 0x000, fcm_pfc_check_perdut}}},
{4480, "FCM LS BYCOUNT DIVIDED PFC CHECK"						, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,   13, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_pfc  ,  0, fcm_config_pfc  , "pat_fcm_pfc.mpa" 			, 0x000, fcm_pfc_div_check}}},
{4481, "FCM LS BYCOUNT DIVIDED PFC EXEC TIME CHECK"				, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,   13, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_config_pfc2 , "pat_fcm_pfc.mpa" 			, 0x100, fcm_pfc_time_check}}},
{4482, "FCM LS BYCOUNT DIVIDED PFC CHECK (PER DUT)"				, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 370e-12         , UT_OFF, 0, UT_ON ,    0, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_perdut_set  , "pat_fcm_perdut_8way.mpa"	, 0x000, fcm_pfc_check_perdut}}},
{4490, "FCM LS FAIL CAPTURE SELECT CHECK (A1 SDR FMBL1)"		, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4491, "FCM LS FAIL CAPTURE SELECT CHECK (A2 SDR FMBL1)"		, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 1, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4492, "FCM LS FAIL CAPTURE SELECT CHECK (A1 SDR FMBL2)"		, fcm_check, {.fcmarg={ 2, UT_OFF,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6/2  , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4493, "FCM LS FAIL CAPTURE SELECT CHECK (A2 SDR FMBL2)"		, fcm_check, {.fcmarg={ 2, UT_OFF,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6/2  , UT_OFF, 1, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4494, "FCM LS FAIL CAPTURE SELECT CHECK (A1 SDR FMBL4)"		, fcm_check, {.fcmarg={ 4, UT_OFF,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6/4  , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4495, "FCM LS FAIL CAPTURE SELECT CHECK (A2 SDR FMBL4)"		, fcm_check, {.fcmarg={ 4, UT_OFF,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6/4  , UT_OFF, 1, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4496, "FCM LS FAIL CAPTURE SELECT CHECK (A1 SDR FMBL8)"		, fcm_check, {.fcmarg={ 8, UT_OFF,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6/8  , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4497, "FCM LS FAIL CAPTURE SELECT CHECK (A2 SDR FMBL8)"		, fcm_check, {.fcmarg={ 8, UT_OFF,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6/8  , UT_OFF, 1, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4498, "FCM LS FAIL CAPTURE SELECT CHECK (A1 SDR FMBL16)"		, fcm_check, {.fcmarg={ 8, UT_OFF,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6/16 , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x100, fcm_pfc_check			, 1.00}}},
{4499, "FCM LS FAIL CAPTURE SELECT CHECK (A2 SDR FMBL16)"		, fcm_check, {.fcmarg={ 8, UT_OFF,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6/16 , UT_OFF, 1, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x100, fcm_pfc_check			, 1.00}}},
{4510, "FCM LS FAIL CAPTURE SELECT CHECK (A1 DDR FMBL2)"		, fcm_check, {.fcmarg={ 1, UT_ON ,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.0/21.875e6/2  , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x100, fcm_pfc_check			, 1.00}}},
{4511, "FCM LS FAIL CAPTURE SELECT CHECK (A2 DDR FMBL2)"		, fcm_check, {.fcmarg={ 1, UT_ON ,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.0/21.875e6/2  , UT_OFF, 1, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x100, fcm_pfc_check			, 1.00}}},
{4512, "FCM LS FAIL CAPTURE SELECT CHECK (A1 DDR FMBL4)"		, fcm_check, {.fcmarg={ 2, UT_ON ,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.0/21.875e6/4  , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4513, "FCM LS FAIL CAPTURE SELECT CHECK (A2 DDR FMBL4)"		, fcm_check, {.fcmarg={ 2, UT_ON ,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.0/21.875e6/4  , UT_OFF, 1, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4514, "FCM LS FAIL CAPTURE SELECT CHECK (A1 DDR FMBL8)"		, fcm_check, {.fcmarg={ 4, UT_ON ,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.0/21.875e6/8  , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4515, "FCM LS FAIL CAPTURE SELECT CHECK (A2 DDR FMBL8)"		, fcm_check, {.fcmarg={ 4, UT_ON ,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.0/21.875e6/8  , UT_OFF, 1, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4516, "FCM LS FAIL CAPTURE SELECT CHECK (A1 DDR FMBL16)"		, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.0/21.875e6/16 , UT_OFF, 0, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4517, "FCM LS FAIL CAPTURE SELECT CHECK (A2 DDR FMBL16)"		, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.0/21.875e6/16 , UT_OFF, 1, UT_ON ,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4530, "FCM LS FAIL CAPTURE SELECT CHECK (ALL SDR FMBL1)"		, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_ON , 0, UT_OFF,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4531, "FCM LS FAIL CAPTURE SELECT CHECK (ALL SDR FMBL2)"		, fcm_check, {.fcmarg={ 2, UT_OFF,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6/2  , UT_ON , 0, UT_OFF,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4532, "FCM LS FAIL CAPTURE SELECT CHECK (ALL SDR FMBL4)"		, fcm_check, {.fcmarg={ 4, UT_OFF,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6/4  , UT_ON , 0, UT_OFF,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4533, "FCM LS FAIL CAPTURE SELECT CHECK (ALL SDR FMBL8)"		, fcm_check, {.fcmarg={ 8, UT_OFF,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6/8  , UT_ON , 0, UT_OFF,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4534, "FCM LS FAIL CAPTURE SELECT CHECK (ALL SDR FMBL16)"		, fcm_check, {.fcmarg={ 8, UT_OFF,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6/16 , UT_ON , 0, UT_OFF,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x100, fcm_pfc_check			, 1.00}}},
{4540, "FCM LS FAIL CAPTURE SELECT CHECK (ALL DDR FMBL2)"		, fcm_check, {.fcmarg={ 1, UT_ON ,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.0/21.875e6/2  , UT_ON , 0, UT_OFF,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x100, fcm_pfc_check			, 1.00}}},
{4541, "FCM LS FAIL CAPTURE SELECT CHECK (ALL DDR FMBL4)"		, fcm_check, {.fcmarg={ 2, UT_ON ,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.0/21.875e6/4  , UT_ON , 0, UT_OFF,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4542, "FCM LS FAIL CAPTURE SELECT CHECK (ALL DDR FMBL8)"		, fcm_check, {.fcmarg={ 4, UT_ON ,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.0/21.875e6/8  , UT_ON , 0, UT_OFF,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4543, "FCM LS FAIL CAPTURE SELECT CHECK (ALL DDR FMBL16)"		, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.0/21.875e6/16 , UT_ON , 0, UT_OFF,   14, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, fcm_pfc_check			, 1.00}}},
{4550, "FCM LS @SPEED FAIL FIFO CHECK (SDR FMBL1)"				, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.857e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_1way.mpa"		, 0x200, fcm_pfc_check			, 1.00}}},
{4551, "FCM LS @SPEED FAIL FIFO CHECK (SDR FMBL2)"				, fcm_check, {.fcmarg={ 2, UT_OFF,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.429e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_2way.mpa"		, 0x200, fcm_pfc_check			, 1.00}}},
{4552, "FCM LS @SPEED FAIL FIFO CHECK (SDR FMBL4)"				, fcm_check, {.fcmarg={ 4, UT_OFF,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.714e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_4way.mpa"		, 0x200, fcm_pfc_check			, 1.00}}},
{4553, "FCM LS @SPEED FAIL FIFO CHECK (SDR FMBL8)"				, fcm_check, {.fcmarg={ 8, UT_OFF,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.370e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x200, fcm_pfc_check			, 1.00}}},
{4554, "FCM LS @SPEED FAIL FIFO CHECK (SDR FMBL16)"				, fcm_check, {.fcmarg={ 8, UT_OFF,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.370e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x300, fcm_pfc_check			, 1.00}}},
{4555, "FCM LS @SPEED FAIL FIFO CHECK (SDR FMBL32)"				, fcm_check, {.fcmarg={ 8, UT_OFF,  32, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.370e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way_BL32.mpa", 0x100, fcm_pfc_check			, 1.00}}},
{4556, "FCM LS @SPEED FAIL FIFO CHECK (SDR FMBL64)"				, fcm_check, {.fcmarg={ 8, UT_OFF,  64, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.370e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way_BL32.mpa", 0x100, fcm_pfc_check			, 1.00}}},
{4557, "FCM LS @SPEED FAIL FIFO CHECK (SDR FMBL128)"			, fcm_check, {.fcmarg={ 8, UT_OFF, 128, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.370e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way_BL32.mpa", 0x100, fcm_pfc_check			, 1.00}}},
{4560, "FCM LS @SPEED FAIL FIFO CHECK (DDR FMBL2)"				, fcm_check, {.fcmarg={ 1, UT_ON ,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.857e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_1way.mpa"		, 0x300, fcm_pfc_check			, 1.00}}},
{4561, "FCM LS @SPEED FAIL FIFO CHECK (DDR FMBL4)"				, fcm_check, {.fcmarg={ 2, UT_ON ,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.429e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_2way.mpa"		, 0x200, fcm_pfc_check			, 1.00}}},
{4562, "FCM LS @SPEED FAIL FIFO CHECK (DDR FMBL8)"				, fcm_check, {.fcmarg={ 4, UT_ON ,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.714e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_4way.mpa"		, 0x200, fcm_pfc_check			, 1.00}}},
{4563, "FCM LS @SPEED FAIL FIFO CHECK (DDR FMBL16)"				, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.370e-9        , UT_OFF, 0, UT_ON ,   18, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x200, fcm_pfc_check			, 1.00}}},
{4564, "FCM LS @SPEED FAIL FIFO CHECK (DDR FMBL32)"				, fcm_check, {.fcmarg={ 8, UT_ON ,  32, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.370e-9        , UT_OFF, 0, UT_ON ,   18, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x300, fcm_pfc_check			, 1.00}}},
{4565, "FCM LS @SPEED FAIL FIFO CHECK (DDR FMBL64)"				, fcm_check, {.fcmarg={ 8, UT_ON ,  64, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.370e-9        , UT_OFF, 0, UT_ON ,   18, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way_BL32.mpa", 0x100, fcm_pfc_check			, 1.00}}},
{4566, "FCM LS @SPEED FAIL FIFO CHECK (DDR FMBL128)"			, fcm_check, {.fcmarg={ 8, UT_ON , 128, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.370e-9        , UT_OFF, 0, UT_ON ,   18, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way_BL32.mpa", 0x100, fcm_pfc_check			, 1.00}}},
{4570, "FCM LS @SPEED FAIL FIFO CHECK (SDR FMBL1)   JBF"		, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.857e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_1way.mpa"		, 0x400, fcm_pfc_check			, 1.00}}},
{4571, "FCM LS @SPEED FAIL FIFO CHECK (SDR FMBL2)   JBF"		, fcm_check, {.fcmarg={ 2, UT_OFF,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.429e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_2way.mpa"		, 0x400, fcm_pfc_check			, 1.00}}},
{4572, "FCM LS @SPEED FAIL FIFO CHECK (SDR FMBL4)   JBF"		, fcm_check, {.fcmarg={ 4, UT_OFF,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.714e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_4way.mpa"		, 0x400, fcm_pfc_check			, 1.00}}},
{4573, "FCM LS @SPEED FAIL FIFO CHECK (SDR FMBL8)   JBF"		, fcm_check, {.fcmarg={ 8, UT_OFF,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.370e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x400, fcm_pfc_check			, 1.00}}},
{4574, "FCM LS @SPEED FAIL FIFO CHECK (SDR FMBL16)  JBF"		, fcm_check, {.fcmarg={ 8, UT_OFF,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.370e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x500, fcm_pfc_check			, 1.00}}},
{4575, "FCM LS @SPEED FAIL FIFO CHECK (SDR FMBL32)  JBF"		, fcm_check, {.fcmarg={ 8, UT_OFF,  32, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.370e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way_BL32.mpa", 0x200, fcm_pfc_check			, 1.00}}},
{4576, "FCM LS @SPEED FAIL FIFO CHECK (SDR FMBL64)  JBF"		, fcm_check, {.fcmarg={ 8, UT_OFF,  64, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.370e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way_BL32.mpa", 0x200, fcm_pfc_check			, 1.00}}},
{4577, "FCM LS @SPEED FAIL FIFO CHECK (SDR FMBL128) JBF"		, fcm_check, {.fcmarg={ 8, UT_OFF, 128, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.370e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way_BL32.mpa", 0x200, fcm_pfc_check			, 1.00}}},
{4580, "FCM LS @SPEED FAIL FIFO CHECK (DDR FMBL2)   JBF"		, fcm_check, {.fcmarg={ 1, UT_ON ,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.857e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_1way.mpa"		, 0x500, fcm_pfc_check			, 1.00}}},
{4581, "FCM LS @SPEED FAIL FIFO CHECK (DDR FMBL4)   JBF"		, fcm_check, {.fcmarg={ 2, UT_ON ,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.429e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_2way.mpa"		, 0x400, fcm_pfc_check			, 1.00}}},
{4582, "FCM LS @SPEED FAIL FIFO CHECK (DDR FMBL8)   JBF"		, fcm_check, {.fcmarg={ 4, UT_ON ,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.714e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_4way.mpa"		, 0x400, fcm_pfc_check			, 1.00}}},
{4583, "FCM LS @SPEED FAIL FIFO CHECK (DDR FMBL16)  JBF"		, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.370e-9        , UT_OFF, 0, UT_ON ,   18, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x400, fcm_pfc_check			, 1.00}}},
{4584, "FCM LS @SPEED FAIL FIFO CHECK (DDR FMBL32)  JBF"		, fcm_check, {.fcmarg={ 8, UT_ON ,  32, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.370e-9        , UT_OFF, 0, UT_ON ,   18, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x500, fcm_pfc_check			, 1.00}}},
{4585, "FCM LS @SPEED FAIL FIFO CHECK (DDR FMBL64)  JBF"		, fcm_check, {.fcmarg={ 8, UT_ON ,  64, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.370e-9        , UT_OFF, 0, UT_ON ,   18, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way_BL32.mpa", 0x200, fcm_pfc_check			, 1.00}}},
{4586, "FCM LS @SPEED FAIL FIFO CHECK (DDR FMBL128) JBF"		, fcm_check, {.fcmarg={ 8, UT_ON , 128, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.370e-9        , UT_OFF, 0, UT_ON ,   18, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way_BL32.mpa", 0x200, fcm_pfc_check			, 1.00}}},
{4590, "FCM LS STORE INH CHECK (SIG_FH)"						, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.370e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_FH   , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x200, fcm_pfc_check			, 0.00}}},
{4591, "FCM LS STORE INH CHECK (SIG_C)"							, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.370e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_C(31), UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x200, fcm_pfc_check			, 0.50}}},
{4592, "FCM LS STORE INH CHECK (SIG_E)"							, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.370e-9        , UT_OFF, 0, UT_ON ,   12, 12, UT_SIG_E(7) , UT_OFF, UT_OFF, UT_OFF, fcm_config_std_or_cfm	, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x200, fcm_pfc_check			, 0.75}}},

{4600, "FCM HS FCSM PFC COUNTER STORE CHECK (CHILD A1)"			, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_PFC_TO_FCSM	, 8*1024, UT_FCM_HS, 370e-12         , UT_OFF, 0, UT_ON ,   18,  8, UT_SIG_FL   , UT_ON , UT_OFF, UT_OFF, fcm_config_std		, fcm_pin_fcsm ,  0, fcm_fcsm_set    , "pat_fcm_fcsm_8way.mpa"		, 0x000, fcm_fcsm_check}}},
{4601, "FCM HS FCSM PFC COUNTER STORE CHECK (CHILD A2)"			, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_PFC_TO_FCSM	, 8*1024, UT_FCM_HS, 370e-12         , UT_OFF, 1, UT_ON ,   18,  8, UT_SIG_FL   , UT_ON , UT_OFF, UT_OFF, fcm_config_std		, fcm_pin_fcsm ,  0, fcm_fcsm_set    , "pat_fcm_fcsm_8way.mpa"		, 0x000, fcm_fcsm_check}}},
{4602, "FCM HS FCSM PFC COUNTER STORE CHECK (CHILD ALL)"		, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_PFC_TO_FCSM	, 8*1024, UT_FCM_HS, 370e-12         , UT_ON , 0, UT_OFF,   18,  8, UT_SIG_FL   , UT_ON , UT_OFF, UT_OFF, fcm_config_std		, fcm_pin_fcsm ,  0, fcm_fcsm_set    , "pat_fcm_fcsm_8way.mpa"		, 0x000, fcm_fcsm_check}}},
{4610, "FCM HS FCSM PFC COUNTER STORE CHECK (MULTI MEAS)"		, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_PFC_TO_FCSM	, 8*1024, UT_FCM_HS, 370e-12         , UT_OFF, 0, UT_ON ,   18,  8, UT_SIG_FL   , UT_ON , UT_OFF, UT_OFF, fcm_config_std		, fcm_pin_fcsm ,  0, fcm_fcsm_set    , "pat_fcm_fcsm_8way.mpa"		, 0x000, fcm_fcsm_multimeas_check}}},
{4620, "FCM HS FCSM PFC COUNTER STORE CHECK (MAX STORE CNT)"	, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_PFC_TO_FCSM	, 2*1024*1024-1, UT_FCM_HS, 370e-12  , UT_OFF, 1, UT_ON ,   18,  8, UT_SIG_FL   , UT_ON , UT_OFF, UT_OFF, fcm_config_std		, fcm_pin_fcsm ,  0, fcm_fcsm_set    , "pat_fcm_fcsm_8way.mpa"		, 0x000, fcm_fcsm_check}}},
{4700, "FCM MS FCSM PFC COUNTER STORE CHECK (CHILD A1)"			, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_PFC_TO_FCSM	, 8*1024, UT_FCM_MS, 370e-12         , UT_OFF, 0, UT_ON ,   18,  8, UT_SIG_FL   , UT_ON , UT_OFF, UT_OFF, fcm_config_std		, fcm_pin_fcsm ,  0, fcm_fcsm_set    , "pat_fcm_fcsm_8way.mpa"		, 0x000, fcm_fcsm_check}}},
{4701, "FCM MS FCSM PFC COUNTER STORE CHECK (CHILD A2)"			, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_PFC_TO_FCSM	, 8*1024, UT_FCM_MS, 370e-12         , UT_OFF, 1, UT_ON ,   18,  8, UT_SIG_FL   , UT_ON , UT_OFF, UT_OFF, fcm_config_std		, fcm_pin_fcsm ,  0, fcm_fcsm_set    , "pat_fcm_fcsm_8way.mpa"		, 0x000, fcm_fcsm_check}}},
{4702, "FCM MS FCSM PFC COUNTER STORE CHECK (CHILD ALL)"		, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_PFC_TO_FCSM	, 8*1024, UT_FCM_MS, 370e-12         , UT_ON , 0, UT_OFF,   18,  8, UT_SIG_FL   , UT_ON , UT_OFF, UT_OFF, fcm_config_std		, fcm_pin_fcsm ,  0, fcm_fcsm_set    , "pat_fcm_fcsm_8way.mpa"		, 0x000, fcm_fcsm_check}}},
{4710, "FCM MS FCSM PFC COUNTER STORE CHECK (MULTI MEAS)"		, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_PFC_TO_FCSM	, 8*1024, UT_FCM_MS, 370e-12         , UT_OFF, 0, UT_ON ,   18,  8, UT_SIG_FL   , UT_ON , UT_OFF, UT_OFF, fcm_config_std		, fcm_pin_fcsm ,  0, fcm_fcsm_set    , "pat_fcm_fcsm_8way.mpa"		, 0x000, fcm_fcsm_multimeas_check}}},
{4720, "FCM MS FCSM PFC COUNTER STORE CHECK (MAX STORE CNT)"	, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_PFC_TO_FCSM	, 2*1024*1024-1, UT_FCM_MS, 370e-12  , UT_OFF, 1, UT_ON ,   18,  8, UT_SIG_FL   , UT_ON , UT_OFF, UT_OFF, fcm_config_std		, fcm_pin_fcsm ,  0, fcm_fcsm_set    , "pat_fcm_fcsm_8way.mpa"		, 0x000, fcm_fcsm_check}}},
{4800, "FCM LS FCSM PFC COUNTER STORE CHECK (CHILD A1)"			, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_PFC_TO_FCSM	, 8*1024, UT_FCM_LS, 370e-12         , UT_OFF, 0, UT_ON ,   18,  8, UT_SIG_FL   , UT_ON , UT_OFF, UT_OFF, fcm_config_std		, fcm_pin_fcsm ,  0, fcm_fcsm_set    , "pat_fcm_fcsm_8way.mpa"		, 0x000, fcm_fcsm_check}}},
{4801, "FCM LS FCSM PFC COUNTER STORE CHECK (CHILD A2)"			, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_PFC_TO_FCSM	, 8*1024, UT_FCM_LS, 370e-12         , UT_OFF, 1, UT_ON ,   18,  8, UT_SIG_FL   , UT_ON , UT_OFF, UT_OFF, fcm_config_std		, fcm_pin_fcsm ,  0, fcm_fcsm_set    , "pat_fcm_fcsm_8way.mpa"		, 0x000, fcm_fcsm_check}}},
{4802, "FCM LS FCSM PFC COUNTER STORE CHECK (CHILD ALL)"		, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_PFC_TO_FCSM	, 8*1024, UT_FCM_LS, 370e-12         , UT_ON , 0, UT_OFF,   18,  8, UT_SIG_FL   , UT_ON , UT_OFF, UT_OFF, fcm_config_std		, fcm_pin_fcsm ,  0, fcm_fcsm_set    , "pat_fcm_fcsm_8way.mpa"		, 0x000, fcm_fcsm_check}}},
{4810, "FCM LS FCSM PFC COUNTER STORE CHECK (MULTI MEAS)"		, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_PFC_TO_FCSM	, 8*1024, UT_FCM_LS, 370e-12         , UT_OFF, 0, UT_ON ,   18,  8, UT_SIG_FL   , UT_ON , UT_OFF, UT_OFF, fcm_config_std		, fcm_pin_fcsm ,  0, fcm_fcsm_set    , "pat_fcm_fcsm_8way.mpa"		, 0x000, fcm_fcsm_multimeas_check}}},
{4820, "FCM LS FCSM PFC COUNTER STORE CHECK (MAX STORE CNT)"	, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_PFC_TO_FCSM	, 2*1024*1024-1, UT_FCM_LS, 370e-12  , UT_OFF, 1, UT_ON ,   18,  8, UT_SIG_FL   , UT_ON , UT_OFF, UT_OFF, fcm_config_std		, fcm_pin_fcsm ,  0, fcm_fcsm_set    , "pat_fcm_fcsm_8way.mpa"		, 0x000, fcm_fcsm_check}}},

{10000, "CFM HS READ CHECK (CKBD)"								, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_read.mpa"			, 0x000, cfm_read_check_ckbd}}},
{10001, "CFM HS READ CHECK (CKBD BAR)"							, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_read.mpa"			, 0x100, cfm_read_check_ckbd_bar}}},
{10002, "CFM HS READ CHECK (ALL FAIL)"							, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_read.mpa"			, 0x200, cfm_read_check_allfail}}},
{10003, "CFM HS READ CHECK (ALL PASS)"							, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_read.mpa"			, 0x300, cfm_read_check_allpass}}},
{10004, "CFM HS READ CHECK (PER DUT)"							, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 370e-12         , UT_OFF, 0, UT_ON ,    0, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_perdut_set  , "pat_fcm_perdut_8way.mpa"	, 0x000, cfm_read_check_perdut}}},
{10010, "CFM HS PRESET CHECK (ALL0)"							, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x400, cfm_preset_all0_check	, 0.00}}},
{10011, "CFM HS PRESET CHECK (ALL1)"							, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x000, cfm_preset_all1_check	, 1.00}}},
{10030, "CFM HS FAIL COUNT READ CHECK (ALL PASS)"				, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x000, cfm_count_check		, 0.00}}},
{10031, "CFM HS FAIL COUNT READ CHECK (1/4 FAIL)"				, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x100, cfm_count_check		, 0.25}}},
{10032, "CFM HS FAIL COUNT READ CHECK (2/4 FAIL)"				, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x200, cfm_count_check		, 0.50}}},
{10033, "CFM HS FAIL COUNT READ CHECK (3/4 FAIL)"				, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x300, cfm_count_check		, 0.75}}},
{10034, "CFM HS FAIL COUNT READ CHECK (ALL FAIL)"				, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x400, cfm_count_check		, 1.00}}},
{10035, "CFM HS FAIL COUNT READ CHECK (BY BIT)"					, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x500, cfm_count_check		, -1}}},
{10036, "CFM HS FAIL COUNT READ CHECK (PER DUT)"				, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 370e-12         , UT_OFF, 0, UT_ON ,    0, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_perdut_set  , "pat_fcm_perdut_8way.mpa"	, 0x000, cfm_count_check_perdut}}},
{10050, "CFM HS SDR MODE CHECK (FMBL1)"							, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10051, "CFM HS SDR MODE CHECK (FMBL2)"							, fcm_check, {.fcmarg={ 2, UT_OFF,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6/2    , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10052, "CFM HS SDR MODE CHECK (FMBL4)"							, fcm_check, {.fcmarg={ 4, UT_OFF,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6/4    , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10053, "CFM HS SDR MODE CHECK (FMBL8)"							, fcm_check, {.fcmarg={ 8, UT_OFF,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6/8    , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10054, "CFM HS SDR MODE CHECK (FMBL16)"						, fcm_check, {.fcmarg={ 8, UT_OFF,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6/16   , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x100, cfm_count_check		, 1.00}}},
{10055, "CFM HS SDR MODE CHECK (FMBL32)"						, fcm_check, {.fcmarg={ 8, UT_OFF,  32, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 370e-12         , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way_BL32.mpa", 0x000, cfm_count_check		, 1.00}}},
{10060, "CFM HS DDR MODE CHECK (FMBL2)"							, fcm_check, {.fcmarg={ 1, UT_ON ,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 2.0/87.5e6/2    , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x100, cfm_count_check		, 1.00}}},
{10061, "CFM HS DDR MODE CHECK (FMBL4)"							, fcm_check, {.fcmarg={ 2, UT_ON ,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 2.0/87.5e6/4    , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10062, "CFM HS DDR MODE CHECK (FMBL8)"							, fcm_check, {.fcmarg={ 4, UT_ON ,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 2.0/87.5e6/8    , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10063, "CFM HS DDR MODE CHECK (FMBL16)"						, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 2.0/87.5e6/16   , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10064, "CFM HS DDR MODE CHECK (FMBL32)"						, fcm_check, {.fcmarg={ 8, UT_ON ,  32, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 2.0/87.5e6/32   , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x100, cfm_count_check		, 1.00}}},
{10090, "CFM HS FAIL CAPTURE SELECT CHECK (A1 SDR FMBL1)"		, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10091, "CFM HS FAIL CAPTURE SELECT CHECK (A2 SDR FMBL1)"		, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_OFF, 1, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10092, "CFM HS FAIL CAPTURE SELECT CHECK (A1 SDR FMBL2)"		, fcm_check, {.fcmarg={ 2, UT_OFF,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6/2    , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10093, "CFM HS FAIL CAPTURE SELECT CHECK (A2 SDR FMBL2)"		, fcm_check, {.fcmarg={ 2, UT_OFF,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6/2    , UT_OFF, 1, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10094, "CFM HS FAIL CAPTURE SELECT CHECK (A1 SDR FMBL4)"		, fcm_check, {.fcmarg={ 4, UT_OFF,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6/4    , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10095, "CFM HS FAIL CAPTURE SELECT CHECK (A2 SDR FMBL4)"		, fcm_check, {.fcmarg={ 4, UT_OFF,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6/4    , UT_OFF, 1, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10096, "CFM HS FAIL CAPTURE SELECT CHECK (A1 SDR FMBL8)"		, fcm_check, {.fcmarg={ 8, UT_OFF,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6/8    , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10097, "CFM HS FAIL CAPTURE SELECT CHECK (A2 SDR FMBL8)"		, fcm_check, {.fcmarg={ 8, UT_OFF,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6/8    , UT_OFF, 1, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10098, "CFM HS FAIL CAPTURE SELECT CHECK (A1 SDR FMBL16)"		, fcm_check, {.fcmarg={ 8, UT_OFF,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6/16   , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x100, cfm_count_check		, 1.00}}},
{10099, "CFM HS FAIL CAPTURE SELECT CHECK (A2 SDR FMBL16)"		, fcm_check, {.fcmarg={ 8, UT_OFF,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6/16   , UT_OFF, 1, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x100, cfm_count_check		, 1.00}}},
{10110, "CFM HS FAIL CAPTURE SELECT CHECK (A1 DDR FMBL2)"		, fcm_check, {.fcmarg={ 1, UT_ON ,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 2.0/87.5e6/2    , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x100, cfm_count_check		, 1.00}}},
{10111, "CFM HS FAIL CAPTURE SELECT CHECK (A2 DDR FMBL2)"		, fcm_check, {.fcmarg={ 1, UT_ON ,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 2.0/87.5e6/2    , UT_OFF, 1, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x100, cfm_count_check		, 1.00}}},
{10112, "CFM HS FAIL CAPTURE SELECT CHECK (A1 DDR FMBL4)"		, fcm_check, {.fcmarg={ 2, UT_ON ,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 2.0/87.5e6/4    , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10113, "CFM HS FAIL CAPTURE SELECT CHECK (A2 DDR FMBL4)"		, fcm_check, {.fcmarg={ 2, UT_ON ,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 2.0/87.5e6/4    , UT_OFF, 1, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10114, "CFM HS FAIL CAPTURE SELECT CHECK (A1 DDR FMBL8)"		, fcm_check, {.fcmarg={ 4, UT_ON ,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 2.0/87.5e6/8    , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10115, "CFM HS FAIL CAPTURE SELECT CHECK (A2 DDR FMBL8)"		, fcm_check, {.fcmarg={ 4, UT_ON ,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 2.0/87.5e6/8    , UT_OFF, 1, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10116, "CFM HS FAIL CAPTURE SELECT CHECK (A1 DDR FMBL16)"		, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 2.0/87.5e6/16   , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10117, "CFM HS FAIL CAPTURE SELECT CHECK (A2 DDR FMBL16)"		, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 2.0/87.5e6/16   , UT_OFF, 1, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10130, "CFM HS FAIL CAPTURE SELECT CHECK (ALL SDR FMBL1)"		, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6      , UT_ON , 0, UT_OFF,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10131, "CFM HS FAIL CAPTURE SELECT CHECK (ALL SDR FMBL2)"		, fcm_check, {.fcmarg={ 2, UT_OFF,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6/2    , UT_ON , 0, UT_OFF,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10132, "CFM HS FAIL CAPTURE SELECT CHECK (ALL SDR FMBL4)"		, fcm_check, {.fcmarg={ 4, UT_OFF,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6/4    , UT_ON , 0, UT_OFF,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10133, "CFM HS FAIL CAPTURE SELECT CHECK (ALL SDR FMBL8)"		, fcm_check, {.fcmarg={ 8, UT_OFF,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6/8    , UT_ON , 0, UT_OFF,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10134, "CFM HS FAIL CAPTURE SELECT CHECK (ALL SDR FMBL16)"		, fcm_check, {.fcmarg={ 8, UT_OFF,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.0/87.5e6/16   , UT_ON , 0, UT_OFF,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x100, cfm_count_check		, 1.00}}},
{10140, "CFM HS FAIL CAPTURE SELECT CHECK (ALL DDR FMBL2)"		, fcm_check, {.fcmarg={ 1, UT_ON ,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 2.0/87.5e6/2    , UT_ON , 0, UT_OFF,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x100, cfm_count_check		, 1.00}}},
{10141, "CFM HS FAIL CAPTURE SELECT CHECK (ALL DDR FMBL4)"		, fcm_check, {.fcmarg={ 2, UT_ON ,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 2.0/87.5e6/4    , UT_ON , 0, UT_OFF,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10142, "CFM HS FAIL CAPTURE SELECT CHECK (ALL DDR FMBL8)"		, fcm_check, {.fcmarg={ 4, UT_ON ,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 2.0/87.5e6/8    , UT_ON , 0, UT_OFF,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10143, "CFM HS FAIL CAPTURE SELECT CHECK (ALL DDR FMBL16)"		, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 2.0/87.5e6/16   , UT_ON , 0, UT_OFF,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10150, "CFM HS @SPEED FAIL FIFO CHECK (SDR FMBL1)"				, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 2.857e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_1way.mpa"		, 0x200, cfm_count_check		, 1.00}}},
{10151, "CFM HS @SPEED FAIL FIFO CHECK (SDR FMBL2)"				, fcm_check, {.fcmarg={ 2, UT_OFF,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.429e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_2way.mpa"		, 0x200, cfm_count_check		, 1.00}}},
{10152, "CFM HS @SPEED FAIL FIFO CHECK (SDR FMBL4)"				, fcm_check, {.fcmarg={ 4, UT_OFF,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 0.714e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_4way.mpa"		, 0x200, cfm_count_check		, 1.00}}},
{10153, "CFM HS @SPEED FAIL FIFO CHECK (SDR FMBL8)"				, fcm_check, {.fcmarg={ 8, UT_OFF,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x200, cfm_count_check		, 1.00}}},
{10154, "CFM HS @SPEED FAIL FIFO CHECK (SDR FMBL16)"			, fcm_check, {.fcmarg={ 8, UT_OFF,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x300, cfm_count_check		, 1.00}}},
{10155, "CFM HS @SPEED FAIL FIFO CHECK (SDR FMBL32)"			, fcm_check, {.fcmarg={ 8, UT_OFF,  32, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way_BL32.mpa", 0x100, cfm_count_check		, 1.00}}},
{10160, "CFM HS @SPEED FAIL FIFO CHECK (DDR FMBL2)"				, fcm_check, {.fcmarg={ 1, UT_ON ,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 2.857e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_1way.mpa"		, 0x300, cfm_count_check		, 1.00}}},
{10161, "CFM HS @SPEED FAIL FIFO CHECK (DDR FMBL4)"				, fcm_check, {.fcmarg={ 2, UT_ON ,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.429e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_2way.mpa"		, 0x200, cfm_count_check		, 1.00}}},
{10162, "CFM HS @SPEED FAIL FIFO CHECK (DDR FMBL8)"				, fcm_check, {.fcmarg={ 4, UT_ON ,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 0.714e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_4way.mpa"		, 0x200, cfm_count_check		, 1.00}}},
{10163, "CFM HS @SPEED FAIL FIFO CHECK (DDR FMBL16)"			, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x200, cfm_count_check		, 1.00}}},
{10164, "CFM HS @SPEED FAIL FIFO CHECK (DDR FMBL32)"			, fcm_check, {.fcmarg={ 8, UT_ON ,  32, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x300, cfm_count_check		, 1.00}}},
{10170, "CFM HS @SPEED FAIL FIFO CHECK (SDR FMBL1)   JBF"		, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 2.857e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_1way.mpa"		, 0x400, cfm_count_check		, 1.00}}},
{10171, "CFM HS @SPEED FAIL FIFO CHECK (SDR FMBL2)   JBF"		, fcm_check, {.fcmarg={ 2, UT_OFF,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.429e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_2way.mpa"		, 0x400, cfm_count_check		, 1.00}}},
{10172, "CFM HS @SPEED FAIL FIFO CHECK (SDR FMBL4)   JBF"		, fcm_check, {.fcmarg={ 4, UT_OFF,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 0.714e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_4way.mpa"		, 0x400, cfm_count_check		, 1.00}}},
{10173, "CFM HS @SPEED FAIL FIFO CHECK (SDR FMBL8)   JBF"		, fcm_check, {.fcmarg={ 8, UT_OFF,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x400, cfm_count_check		, 1.00}}},
{10174, "CFM HS @SPEED FAIL FIFO CHECK (SDR FMBL16)  JBF"		, fcm_check, {.fcmarg={ 8, UT_OFF,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x500, cfm_count_check		, 1.00}}},
{10175, "CFM HS @SPEED FAIL FIFO CHECK (SDR FMBL32)  JBF"		, fcm_check, {.fcmarg={ 8, UT_OFF,  32, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way_BL32.mpa", 0x200, cfm_count_check		, 1.00}}},
{10180, "CFM HS @SPEED FAIL FIFO CHECK (DDR FMBL2)   JBF"		, fcm_check, {.fcmarg={ 1, UT_ON ,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 2.857e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_1way.mpa"		, 0x500, cfm_count_check		, 1.00}}},
{10181, "CFM HS @SPEED FAIL FIFO CHECK (DDR FMBL4)   JBF"		, fcm_check, {.fcmarg={ 2, UT_ON ,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 1.429e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_2way.mpa"		, 0x400, cfm_count_check		, 1.00}}},
{10182, "CFM HS @SPEED FAIL FIFO CHECK (DDR FMBL8)   JBF"		, fcm_check, {.fcmarg={ 4, UT_ON ,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 0.714e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_4way.mpa"		, 0x400, cfm_count_check		, 1.00}}},
{10183, "CFM HS @SPEED FAIL FIFO CHECK (DDR FMBL16)  JBF"		, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x400, cfm_count_check		, 1.00}}},
{10184, "CFM HS @SPEED FAIL FIFO CHECK (DDR FMBL32)  JBF"		, fcm_check, {.fcmarg={ 8, UT_ON ,  32, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x500, cfm_count_check		, 1.00}}},
{10190, "CFM HS STORE INH CHECK (SIG_FH)"						, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FH   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x200, cfm_count_check		, 0.00}}},
{10191, "CFM HS STORE INH CHECK (SIG_C)"						, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_C(31), UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x200, cfm_count_check		, 0.50}}},
{10192, "CFM HS STORE INH CHECK (SIG_E)"						, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_HS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_E(7) , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x200, cfm_count_check		, 0.75}}},
{10200, "CFM MS READ CHECK (CKBD)"								, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_read.mpa"			, 0x000, cfm_read_check_ckbd}}},
{10201, "CFM MS READ CHECK (CKBD BAR)"							, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_read.mpa"			, 0x100, cfm_read_check_ckbd_bar}}},
{10202, "CFM MS READ CHECK (ALL FAIL)"							, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_read.mpa"			, 0x200, cfm_read_check_allfail}}},
{10203, "CFM MS READ CHECK (ALL PASS)"							, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_read.mpa"			, 0x300, cfm_read_check_allpass}}},
{10204, "CFM MS READ CHECK (PER DUT)"							, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 370e-12         , UT_OFF, 0, UT_ON ,    0, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_perdut_set  , "pat_fcm_perdut_8way.mpa"	, 0x000, cfm_read_check_perdut}}},
{10210, "CFM MS PRESET CHECK (ALL0)"							, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x400, cfm_preset_all0_check	, 0.00}}},
{10211, "CFM MS PRESET CHECK (ALL1)"							, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x000, cfm_preset_all1_check	, 1.00}}},
{10230, "CFM MS FAIL COUNT READ CHECK (ALL PASS)"				, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x000, cfm_count_check		, 0.00}}},
{10231, "CFM MS FAIL COUNT READ CHECK (1/4 FAIL)"				, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x100, cfm_count_check		, 0.25}}},
{10232, "CFM MS FAIL COUNT READ CHECK (2/4 FAIL)"				, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x200, cfm_count_check		, 0.50}}},
{10233, "CFM MS FAIL COUNT READ CHECK (3/4 FAIL)"				, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x300, cfm_count_check		, 0.75}}},
{10234, "CFM MS FAIL COUNT READ CHECK (ALL FAIL)"				, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x400, cfm_count_check		, 1.00}}},
{10235, "CFM MS FAIL COUNT READ CHECK (BY BIT)"					, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x500, cfm_count_check		, -1}}},
{10236, "CFM MS FAIL COUNT READ CHECK (PER DUT)"				, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 370e-12         , UT_OFF, 0, UT_ON ,    0, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_perdut_set  , "pat_fcm_perdut_8way.mpa"	, 0x000, cfm_count_check_perdut}}},
{10250, "CFM MS SDR MODE CHECK (FMBL1)"							, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10251, "CFM MS SDR MODE CHECK (FMBL2)"							, fcm_check, {.fcmarg={ 2, UT_OFF,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6/2   , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10252, "CFM MS SDR MODE CHECK (FMBL4)"							, fcm_check, {.fcmarg={ 4, UT_OFF,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6/4   , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10253, "CFM MS SDR MODE CHECK (FMBL8)"							, fcm_check, {.fcmarg={ 8, UT_OFF,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6/8   , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10254, "CFM MS SDR MODE CHECK (FMBL16)"						, fcm_check, {.fcmarg={ 8, UT_OFF,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6/16  , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x100, cfm_count_check		, 1.00}}},
{10255, "CFM MS SDR MODE CHECK (FMBL32)"						, fcm_check, {.fcmarg={ 8, UT_OFF,  32, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6/32  , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way_BL32.mpa", 0x000, cfm_count_check		, 1.00}}},
{10256, "CFM MS SDR MODE CHECK (FMBL64)"						, fcm_check, {.fcmarg={ 8, UT_OFF,  64, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 370e-12         , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way_BL32.mpa", 0x000, cfm_count_check		, 1.00}}},
{10260, "CFM MS DDR MODE CHECK (FMBL2)"							, fcm_check, {.fcmarg={ 1, UT_ON ,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 2.0/43.75e6/2   , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x100, cfm_count_check		, 1.00}}},
{10261, "CFM MS DDR MODE CHECK (FMBL4)"							, fcm_check, {.fcmarg={ 2, UT_ON ,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 2.0/43.75e6/4   , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10262, "CFM MS DDR MODE CHECK (FMBL8)"							, fcm_check, {.fcmarg={ 4, UT_ON ,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 2.0/43.75e6/8   , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10263, "CFM MS DDR MODE CHECK (FMBL16)"						, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 2.0/43.75e6/16  , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10264, "CFM MS DDR MODE CHECK (FMBL32)"						, fcm_check, {.fcmarg={ 8, UT_ON ,  32, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 2.0/43.75e6/32  , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x100, cfm_count_check		, 1.00}}},
{10265, "CFM MS DDR MODE CHECK (FMBL64)"						, fcm_check, {.fcmarg={ 8, UT_ON ,  64, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 2.0/43.75e6/64  , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way_BL32.mpa", 0x000, cfm_count_check		, 1.00}}},
{10290, "CFM MS FAIL CAPTURE SELECT CHECK (A1 SDR FMBL1)"		, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10291, "CFM MS FAIL CAPTURE SELECT CHECK (A2 SDR FMBL1)"		, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_OFF, 1, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10292, "CFM MS FAIL CAPTURE SELECT CHECK (A1 SDR FMBL2)"		, fcm_check, {.fcmarg={ 2, UT_OFF,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6/2   , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10293, "CFM MS FAIL CAPTURE SELECT CHECK (A2 SDR FMBL2)"		, fcm_check, {.fcmarg={ 2, UT_OFF,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6/2   , UT_OFF, 1, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10294, "CFM MS FAIL CAPTURE SELECT CHECK (A1 SDR FMBL4)"		, fcm_check, {.fcmarg={ 4, UT_OFF,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6/4   , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10295, "CFM MS FAIL CAPTURE SELECT CHECK (A2 SDR FMBL4)"		, fcm_check, {.fcmarg={ 4, UT_OFF,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6/4   , UT_OFF, 1, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10296, "CFM MS FAIL CAPTURE SELECT CHECK (A1 SDR FMBL8)"		, fcm_check, {.fcmarg={ 8, UT_OFF,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6/8   , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10297, "CFM MS FAIL CAPTURE SELECT CHECK (A2 SDR FMBL8)"		, fcm_check, {.fcmarg={ 8, UT_OFF,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6/8   , UT_OFF, 1, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10298, "CFM MS FAIL CAPTURE SELECT CHECK (A1 SDR FMBL16)"		, fcm_check, {.fcmarg={ 8, UT_OFF,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6/16  , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x100, cfm_count_check		, 1.00}}},
{10299, "CFM MS FAIL CAPTURE SELECT CHECK (A2 SDR FMBL16)"		, fcm_check, {.fcmarg={ 8, UT_OFF,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6/16  , UT_OFF, 1, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x100, cfm_count_check		, 1.00}}},
{10310, "CFM MS FAIL CAPTURE SELECT CHECK (A1 DDR FMBL2)"		, fcm_check, {.fcmarg={ 1, UT_ON ,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 2.0/43.75e6/2   , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x100, cfm_count_check		, 1.00}}},
{10311, "CFM MS FAIL CAPTURE SELECT CHECK (A2 DDR FMBL2)"		, fcm_check, {.fcmarg={ 1, UT_ON ,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 2.0/43.75e6/2   , UT_OFF, 1, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x100, cfm_count_check		, 1.00}}},
{10312, "CFM MS FAIL CAPTURE SELECT CHECK (A1 DDR FMBL4)"		, fcm_check, {.fcmarg={ 2, UT_ON ,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 2.0/43.75e6/4   , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10313, "CFM MS FAIL CAPTURE SELECT CHECK (A2 DDR FMBL4)"		, fcm_check, {.fcmarg={ 2, UT_ON ,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 2.0/43.75e6/4   , UT_OFF, 1, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10314, "CFM MS FAIL CAPTURE SELECT CHECK (A1 DDR FMBL8)"		, fcm_check, {.fcmarg={ 4, UT_ON ,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 2.0/43.75e6/8   , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10315, "CFM MS FAIL CAPTURE SELECT CHECK (A2 DDR FMBL8)"		, fcm_check, {.fcmarg={ 4, UT_ON ,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 2.0/43.75e6/8   , UT_OFF, 1, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10316, "CFM MS FAIL CAPTURE SELECT CHECK (A1 DDR FMBL16)"		, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 2.0/43.75e6/16  , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10317, "CFM MS FAIL CAPTURE SELECT CHECK (A2 DDR FMBL16)"		, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 2.0/43.75e6/16  , UT_OFF, 1, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10330, "CFM MS FAIL CAPTURE SELECT CHECK (ALL SDR FMBL1)"		, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6     , UT_ON , 0, UT_OFF,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10331, "CFM MS FAIL CAPTURE SELECT CHECK (ALL SDR FMBL2)"		, fcm_check, {.fcmarg={ 2, UT_OFF,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6/2   , UT_ON , 0, UT_OFF,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10332, "CFM MS FAIL CAPTURE SELECT CHECK (ALL SDR FMBL4)"		, fcm_check, {.fcmarg={ 4, UT_OFF,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6/4   , UT_ON , 0, UT_OFF,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10333, "CFM MS FAIL CAPTURE SELECT CHECK (ALL SDR FMBL8)"		, fcm_check, {.fcmarg={ 8, UT_OFF,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6/8   , UT_ON , 0, UT_OFF,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10334, "CFM MS FAIL CAPTURE SELECT CHECK (ALL SDR FMBL16)"		, fcm_check, {.fcmarg={ 8, UT_OFF,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.0/43.75e6/16  , UT_ON , 0, UT_OFF,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x100, cfm_count_check		, 1.00}}},
{10340, "CFM MS FAIL CAPTURE SELECT CHECK (ALL DDR FMBL2)"		, fcm_check, {.fcmarg={ 1, UT_ON ,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 2.0/43.75e6/2   , UT_ON , 0, UT_OFF,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x100, cfm_count_check		, 1.00}}},
{10341, "CFM MS FAIL CAPTURE SELECT CHECK (ALL DDR FMBL4)"		, fcm_check, {.fcmarg={ 2, UT_ON ,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 2.0/43.75e6/4   , UT_ON , 0, UT_OFF,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10342, "CFM MS FAIL CAPTURE SELECT CHECK (ALL DDR FMBL8)"		, fcm_check, {.fcmarg={ 4, UT_ON ,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 2.0/43.75e6/8   , UT_ON , 0, UT_OFF,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10343, "CFM MS FAIL CAPTURE SELECT CHECK (ALL DDR FMBL16)"		, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 2.0/43.75e6/16  , UT_ON , 0, UT_OFF,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10350, "CFM MS @SPEED FAIL FIFO CHECK (SDR FMBL1)"				, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 2.857e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_1way.mpa"		, 0x200, cfm_count_check		, 1.00}}},
{10351, "CFM MS @SPEED FAIL FIFO CHECK (SDR FMBL2)"				, fcm_check, {.fcmarg={ 2, UT_OFF,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.429e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_2way.mpa"		, 0x200, cfm_count_check		, 1.00}}},
{10352, "CFM MS @SPEED FAIL FIFO CHECK (SDR FMBL4)"				, fcm_check, {.fcmarg={ 4, UT_OFF,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 0.714e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_4way.mpa"		, 0x200, cfm_count_check		, 1.00}}},
{10353, "CFM MS @SPEED FAIL FIFO CHECK (SDR FMBL8)"				, fcm_check, {.fcmarg={ 8, UT_OFF,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x200, cfm_count_check		, 1.00}}},
{10354, "CFM MS @SPEED FAIL FIFO CHECK (SDR FMBL16)"			, fcm_check, {.fcmarg={ 8, UT_OFF,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x300, cfm_count_check		, 1.00}}},
{10355, "CFM MS @SPEED FAIL FIFO CHECK (SDR FMBL32)"			, fcm_check, {.fcmarg={ 8, UT_OFF,  32, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way_BL32.mpa", 0x100, cfm_count_check		, 1.00}}},
{10356, "CFM MS @SPEED FAIL FIFO CHECK (SDR FMBL64)"			, fcm_check, {.fcmarg={ 8, UT_OFF,  64, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way_BL32.mpa", 0x100, cfm_count_check		, 1.00}}},
{10360, "CFM MS @SPEED FAIL FIFO CHECK (DDR FMBL2)"				, fcm_check, {.fcmarg={ 1, UT_ON ,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 2.857e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_1way.mpa"		, 0x300, cfm_count_check		, 1.00}}},
{10361, "CFM MS @SPEED FAIL FIFO CHECK (DDR FMBL4)"				, fcm_check, {.fcmarg={ 2, UT_ON ,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.429e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_2way.mpa"		, 0x200, cfm_count_check		, 1.00}}},
{10362, "CFM MS @SPEED FAIL FIFO CHECK (DDR FMBL8)"				, fcm_check, {.fcmarg={ 4, UT_ON ,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 0.714e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_4way.mpa"		, 0x200, cfm_count_check		, 1.00}}},
{10363, "CFM MS @SPEED FAIL FIFO CHECK (DDR FMBL16)"			, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x200, cfm_count_check		, 1.00}}},
{10364, "CFM MS @SPEED FAIL FIFO CHECK (DDR FMBL32)"			, fcm_check, {.fcmarg={ 8, UT_ON ,  32, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x300, cfm_count_check		, 1.00}}},
{10365, "CFM MS @SPEED FAIL FIFO CHECK (DDR FMBL64)"			, fcm_check, {.fcmarg={ 8, UT_ON ,  64, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way_BL32.mpa", 0x100, cfm_count_check		, 1.00}}},
{10370, "CFM MS @SPEED FAIL FIFO CHECK (SDR FMBL1)   JBF"		, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 2.857e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_1way.mpa"		, 0x400, cfm_count_check		, 1.00}}},
{10371, "CFM MS @SPEED FAIL FIFO CHECK (SDR FMBL2)   JBF"		, fcm_check, {.fcmarg={ 2, UT_OFF,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.429e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_2way.mpa"		, 0x400, cfm_count_check		, 1.00}}},
{10372, "CFM MS @SPEED FAIL FIFO CHECK (SDR FMBL4)   JBF"		, fcm_check, {.fcmarg={ 4, UT_OFF,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 0.714e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_4way.mpa"		, 0x400, cfm_count_check		, 1.00}}},
{10373, "CFM MS @SPEED FAIL FIFO CHECK (SDR FMBL8)   JBF"		, fcm_check, {.fcmarg={ 8, UT_OFF,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x400, cfm_count_check		, 1.00}}},
{10374, "CFM MS @SPEED FAIL FIFO CHECK (SDR FMBL16)  JBF"		, fcm_check, {.fcmarg={ 8, UT_OFF,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x500, cfm_count_check		, 1.00}}},
{10375, "CFM MS @SPEED FAIL FIFO CHECK (SDR FMBL32)  JBF"		, fcm_check, {.fcmarg={ 8, UT_OFF,  32, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way_BL32.mpa", 0x200, cfm_count_check		, 1.00}}},
{10376, "CFM MS @SPEED FAIL FIFO CHECK (SDR FMBL64)  JBF"		, fcm_check, {.fcmarg={ 8, UT_OFF,  64, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way_BL32.mpa", 0x200, cfm_count_check		, 1.00}}},
{10380, "CFM MS @SPEED FAIL FIFO CHECK (DDR FMBL2)   JBF"		, fcm_check, {.fcmarg={ 1, UT_ON ,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 2.857e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_1way.mpa"		, 0x500, cfm_count_check		, 1.00}}},
{10381, "CFM MS @SPEED FAIL FIFO CHECK (DDR FMBL4)   JBF"		, fcm_check, {.fcmarg={ 2, UT_ON ,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 1.429e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_2way.mpa"		, 0x400, cfm_count_check		, 1.00}}},
{10382, "CFM MS @SPEED FAIL FIFO CHECK (DDR FMBL8)   JBF"		, fcm_check, {.fcmarg={ 4, UT_ON ,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 0.714e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_4way.mpa"		, 0x400, cfm_count_check		, 1.00}}},
{10383, "CFM MS @SPEED FAIL FIFO CHECK (DDR FMBL16)  JBF"		, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x400, cfm_count_check		, 1.00}}},
{10384, "CFM MS @SPEED FAIL FIFO CHECK (DDR FMBL32)  JBF"		, fcm_check, {.fcmarg={ 8, UT_ON ,  32, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x500, cfm_count_check		, 1.00}}},
{10385, "CFM MS @SPEED FAIL FIFO CHECK (DDR FMBL64)  JBF"		, fcm_check, {.fcmarg={ 8, UT_ON ,  64, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way_BL32.mpa", 0x200, cfm_count_check		, 1.00}}},
{10390, "CFM MS STORE INH CHECK (SIG_FH)"						, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FH   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x200, cfm_count_check		, 0.00}}},
{10391, "CFM MS STORE INH CHECK (SIG_C)"						, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_C(31), UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x200, cfm_count_check		, 0.50}}},
{10392, "CFM MS STORE INH CHECK (SIG_E)"						, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_MS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_E(7) , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x200, cfm_count_check		, 0.75}}},
{10400, "CFM LS READ CHECK (CKBD)"								, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_read.mpa"			, 0x000, cfm_read_check_ckbd}}},
{10401, "CFM LS READ CHECK (CKBD BAR)"							, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_read.mpa"			, 0x100, cfm_read_check_ckbd_bar}}},
{10402, "CFM LS READ CHECK (ALL FAIL)"							, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_read.mpa"			, 0x200, cfm_read_check_allfail}}},
{10403, "CFM LS READ CHECK (ALL PASS)"							, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_read.mpa"			, 0x300, cfm_read_check_allpass}}},
{10404, "CFM LS READ CHECK (PER DUT)"							, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 370e-12         , UT_OFF, 0, UT_ON ,    0, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_perdut_set  , "pat_fcm_perdut_8way.mpa"	, 0x000, cfm_read_check_perdut}}},
{10410, "CFM LS PRESET CHECK (ALL0)"							, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x400, cfm_preset_all0_check	, 0.00}}},
{10411, "CFM LS PRESET CHECK (ALL1)"							, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x000, cfm_preset_all1_check	, 1.00}}},
{10430, "CFM LS FAIL COUNT READ CHECK (ALL PASS)"				, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x000, cfm_count_check		, 0.00}}},
{10431, "CFM LS FAIL COUNT READ CHECK (1/4 FAIL)"				, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x100, cfm_count_check		, 0.25}}},
{10432, "CFM LS FAIL COUNT READ CHECK (2/4 FAIL)"				, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x200, cfm_count_check		, 0.50}}},
{10433, "CFM LS FAIL COUNT READ CHECK (3/4 FAIL)"				, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x300, cfm_count_check		, 0.75}}},
{10434, "CFM LS FAIL COUNT READ CHECK (ALL FAIL)"				, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x400, cfm_count_check		, 1.00}}},
{10435, "CFM LS FAIL COUNT READ CHECK (BY BIT)"					, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_std     , "pat_fcm_count.mpa"			, 0x500, cfm_count_check		, -1}}},
{10436, "CFM LS FAIL COUNT READ CHECK (PER DUT)"				, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 370e-12         , UT_OFF, 0, UT_ON ,    0, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_perdut_set  , "pat_fcm_perdut_8way.mpa"	, 0x000, cfm_count_check_perdut}}},
{10450, "CFM LS SDR MODE CHECK (FMBL1)"							, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10451, "CFM LS SDR MODE CHECK (FMBL2)"							, fcm_check, {.fcmarg={ 2, UT_OFF,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6/2  , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10452, "CFM LS SDR MODE CHECK (FMBL4)"							, fcm_check, {.fcmarg={ 4, UT_OFF,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6/4  , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10453, "CFM LS SDR MODE CHECK (FMBL8)"							, fcm_check, {.fcmarg={ 8, UT_OFF,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6/8  , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10454, "CFM LS SDR MODE CHECK (FMBL16)"						, fcm_check, {.fcmarg={ 8, UT_OFF,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6/16 , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x100, cfm_count_check		, 1.00}}},
{10455, "CFM LS SDR MODE CHECK (FMBL32)"						, fcm_check, {.fcmarg={ 8, UT_OFF,  32, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6/32 , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way_BL32.mpa", 0x000, cfm_count_check		, 1.00}}},
{10456, "CFM LS SDR MODE CHECK (FMBL64)"						, fcm_check, {.fcmarg={ 8, UT_OFF,  64, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6/64 , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way_BL32.mpa", 0x000, cfm_count_check		, 1.00}}},
{10457, "CFM LS SDR MODE CHECK (FMBL128)"						, fcm_check, {.fcmarg={ 8, UT_OFF, 128, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 370e-12         , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way_BL32.mpa", 0x000, cfm_count_check		, 1.00}}},
{10460, "CFM LS DDR MODE CHECK (FMBL2)"							, fcm_check, {.fcmarg={ 1, UT_ON ,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.0/21.875e6/2  , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x100, cfm_count_check		, 1.00}}},
{10461, "CFM LS DDR MODE CHECK (FMBL4)"							, fcm_check, {.fcmarg={ 2, UT_ON ,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.0/21.875e6/4  , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10462, "CFM LS DDR MODE CHECK (FMBL8)"							, fcm_check, {.fcmarg={ 4, UT_ON ,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.0/21.875e6/8  , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10463, "CFM LS DDR MODE CHECK (FMBL16)"						, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.0/21.875e6/16 , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10464, "CFM LS DDR MODE CHECK (FMBL32)"						, fcm_check, {.fcmarg={ 8, UT_ON ,  32, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.0/21.875e6/32 , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x100, cfm_count_check		, 1.00}}},
{10465, "CFM LS DDR MODE CHECK (FMBL64)"						, fcm_check, {.fcmarg={ 8, UT_ON ,  64, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.0/21.875e6/64 , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way_BL32.mpa", 0x000, cfm_count_check		, 1.00}}},
{10466, "CFM LS DDR MODE CHECK (FMBL128)"						, fcm_check, {.fcmarg={ 8, UT_ON , 128, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.0/21.875e6/128, UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way_BL32.mpa", 0x000, cfm_count_check		, 1.00}}},
{10490, "CFM LS FAIL CAPTURE SELECT CHECK (A1 SDR FMBL1)"		, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10491, "CFM LS FAIL CAPTURE SELECT CHECK (A2 SDR FMBL1)"		, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_OFF, 1, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10492, "CFM LS FAIL CAPTURE SELECT CHECK (A1 SDR FMBL2)"		, fcm_check, {.fcmarg={ 2, UT_OFF,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6/2  , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10493, "CFM LS FAIL CAPTURE SELECT CHECK (A2 SDR FMBL2)"		, fcm_check, {.fcmarg={ 2, UT_OFF,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6/2  , UT_OFF, 1, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10494, "CFM LS FAIL CAPTURE SELECT CHECK (A1 SDR FMBL4)"		, fcm_check, {.fcmarg={ 4, UT_OFF,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6/4  , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10495, "CFM LS FAIL CAPTURE SELECT CHECK (A2 SDR FMBL4)"		, fcm_check, {.fcmarg={ 4, UT_OFF,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6/4  , UT_OFF, 1, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10496, "CFM LS FAIL CAPTURE SELECT CHECK (A1 SDR FMBL8)"		, fcm_check, {.fcmarg={ 8, UT_OFF,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6/8  , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10497, "CFM LS FAIL CAPTURE SELECT CHECK (A2 SDR FMBL8)"		, fcm_check, {.fcmarg={ 8, UT_OFF,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6/8  , UT_OFF, 1, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10498, "CFM LS FAIL CAPTURE SELECT CHECK (A1 SDR FMBL16)"		, fcm_check, {.fcmarg={ 8, UT_OFF,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6/16 , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x100, cfm_count_check		, 1.00}}},
{10499, "CFM LS FAIL CAPTURE SELECT CHECK (A2 SDR FMBL16)"		, fcm_check, {.fcmarg={ 8, UT_OFF,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6/16 , UT_OFF, 1, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x100, cfm_count_check		, 1.00}}},
{10510, "CFM LS FAIL CAPTURE SELECT CHECK (A1 DDR FMBL2)"		, fcm_check, {.fcmarg={ 1, UT_ON ,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.0/21.875e6/2  , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x100, cfm_count_check		, 1.00}}},
{10511, "CFM LS FAIL CAPTURE SELECT CHECK (A2 DDR FMBL2)"		, fcm_check, {.fcmarg={ 1, UT_ON ,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.0/21.875e6/2  , UT_OFF, 1, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x100, cfm_count_check		, 1.00}}},
{10512, "CFM LS FAIL CAPTURE SELECT CHECK (A1 DDR FMBL4)"		, fcm_check, {.fcmarg={ 2, UT_ON ,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.0/21.875e6/4  , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10513, "CFM LS FAIL CAPTURE SELECT CHECK (A2 DDR FMBL4)"		, fcm_check, {.fcmarg={ 2, UT_ON ,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.0/21.875e6/4  , UT_OFF, 1, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10514, "CFM LS FAIL CAPTURE SELECT CHECK (A1 DDR FMBL8)"		, fcm_check, {.fcmarg={ 4, UT_ON ,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.0/21.875e6/8  , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10515, "CFM LS FAIL CAPTURE SELECT CHECK (A2 DDR FMBL8)"		, fcm_check, {.fcmarg={ 4, UT_ON ,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.0/21.875e6/8  , UT_OFF, 1, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10516, "CFM LS FAIL CAPTURE SELECT CHECK (A1 DDR FMBL16)"		, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.0/21.875e6/16 , UT_OFF, 0, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10517, "CFM LS FAIL CAPTURE SELECT CHECK (A2 DDR FMBL16)"		, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.0/21.875e6/16 , UT_OFF, 1, UT_ON ,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10530, "CFM LS FAIL CAPTURE SELECT CHECK (ALL SDR FMBL1)"		, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6    , UT_ON , 0, UT_OFF,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10531, "CFM LS FAIL CAPTURE SELECT CHECK (ALL SDR FMBL2)"		, fcm_check, {.fcmarg={ 2, UT_OFF,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6/2  , UT_ON , 0, UT_OFF,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10532, "CFM LS FAIL CAPTURE SELECT CHECK (ALL SDR FMBL4)"		, fcm_check, {.fcmarg={ 4, UT_OFF,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6/4  , UT_ON , 0, UT_OFF,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10533, "CFM LS FAIL CAPTURE SELECT CHECK (ALL SDR FMBL8)"		, fcm_check, {.fcmarg={ 8, UT_OFF,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6/8  , UT_ON , 0, UT_OFF,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10534, "CFM LS FAIL CAPTURE SELECT CHECK (ALL SDR FMBL16)"		, fcm_check, {.fcmarg={ 8, UT_OFF,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.0/21.875e6/16 , UT_ON , 0, UT_OFF,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x100, cfm_count_check		, 1.00}}},
{10540, "CFM LS FAIL CAPTURE SELECT CHECK (ALL DDR FMBL2)"		, fcm_check, {.fcmarg={ 1, UT_ON ,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.0/21.875e6/2  , UT_ON , 0, UT_OFF,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_1way.mpa"		, 0x100, cfm_count_check		, 1.00}}},
{10541, "CFM LS FAIL CAPTURE SELECT CHECK (ALL DDR FMBL4)"		, fcm_check, {.fcmarg={ 2, UT_ON ,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.0/21.875e6/4  , UT_ON , 0, UT_OFF,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_2way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10542, "CFM LS FAIL CAPTURE SELECT CHECK (ALL DDR FMBL8)"		, fcm_check, {.fcmarg={ 4, UT_ON ,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.0/21.875e6/8  , UT_ON , 0, UT_OFF,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_4way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10543, "CFM LS FAIL CAPTURE SELECT CHECK (ALL DDR FMBL16)"		, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.0/21.875e6/16 , UT_ON , 0, UT_OFF,    6, 10, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_burst   , "pat_fcm_burst_8way.mpa"		, 0x000, cfm_count_check		, 1.00}}},
{10550, "CFM LS @SPEED FAIL FIFO CHECK (SDR FMBL1)"				, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.857e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_1way.mpa"		, 0x200, cfm_count_check		, 1.00}}},
{10551, "CFM LS @SPEED FAIL FIFO CHECK (SDR FMBL2)"				, fcm_check, {.fcmarg={ 2, UT_OFF,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.429e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_2way.mpa"		, 0x200, cfm_count_check		, 1.00}}},
{10552, "CFM LS @SPEED FAIL FIFO CHECK (SDR FMBL4)"				, fcm_check, {.fcmarg={ 4, UT_OFF,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.714e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_4way.mpa"		, 0x200, cfm_count_check		, 1.00}}},
{10553, "CFM LS @SPEED FAIL FIFO CHECK (SDR FMBL8)"				, fcm_check, {.fcmarg={ 8, UT_OFF,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x200, cfm_count_check		, 1.00}}},
{10554, "CFM LS @SPEED FAIL FIFO CHECK (SDR FMBL16)"			, fcm_check, {.fcmarg={ 8, UT_OFF,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x300, cfm_count_check		, 1.00}}},
{10555, "CFM LS @SPEED FAIL FIFO CHECK (SDR FMBL32)"			, fcm_check, {.fcmarg={ 8, UT_OFF,  32, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way_BL32.mpa", 0x100, cfm_count_check		, 1.00}}},
{10556, "CFM LS @SPEED FAIL FIFO CHECK (SDR FMBL64)"			, fcm_check, {.fcmarg={ 8, UT_OFF,  64, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way_BL32.mpa", 0x100, cfm_count_check		, 1.00}}},
{10557, "CFM LS @SPEED FAIL FIFO CHECK (SDR FMBL128)"			, fcm_check, {.fcmarg={ 8, UT_OFF, 128, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way_BL32.mpa", 0x100, cfm_count_check		, 1.00}}},
{10560, "CFM LS @SPEED FAIL FIFO CHECK (DDR FMBL2)"				, fcm_check, {.fcmarg={ 1, UT_ON ,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.857e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_1way.mpa"		, 0x300, cfm_count_check		, 1.00}}},
{10561, "CFM LS @SPEED FAIL FIFO CHECK (DDR FMBL4)"				, fcm_check, {.fcmarg={ 2, UT_ON ,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.429e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_2way.mpa"		, 0x200, cfm_count_check		, 1.00}}},
{10562, "CFM LS @SPEED FAIL FIFO CHECK (DDR FMBL8)"				, fcm_check, {.fcmarg={ 4, UT_ON ,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.714e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_4way.mpa"		, 0x200, cfm_count_check		, 1.00}}},
{10563, "CFM LS @SPEED FAIL FIFO CHECK (DDR FMBL16)"			, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x200, cfm_count_check		, 1.00}}},
{10564, "CFM LS @SPEED FAIL FIFO CHECK (DDR FMBL32)"			, fcm_check, {.fcmarg={ 8, UT_ON ,  32, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x300, cfm_count_check		, 1.00}}},
{10565, "CFM LS @SPEED FAIL FIFO CHECK (DDR FMBL64)"			, fcm_check, {.fcmarg={ 8, UT_ON ,  64, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way_BL32.mpa", 0x100, cfm_count_check		, 1.00}}},
{10566, "CFM LS @SPEED FAIL FIFO CHECK (DDR FMBL128)"			, fcm_check, {.fcmarg={ 8, UT_ON , 128, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way_BL32.mpa", 0x100, cfm_count_check		, 1.00}}},
{10570, "CFM LS @SPEED FAIL FIFO CHECK (SDR FMBL1)   JBF"		, fcm_check, {.fcmarg={ 1, UT_OFF,   1, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.857e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_1way.mpa"		, 0x400, cfm_count_check		, 1.00}}},
{10571, "CFM LS @SPEED FAIL FIFO CHECK (SDR FMBL2)   JBF"		, fcm_check, {.fcmarg={ 2, UT_OFF,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.429e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_2way.mpa"		, 0x400, cfm_count_check		, 1.00}}},
{10572, "CFM LS @SPEED FAIL FIFO CHECK (SDR FMBL4)   JBF"		, fcm_check, {.fcmarg={ 4, UT_OFF,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.714e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_4way.mpa"		, 0x400, cfm_count_check		, 1.00}}},
{10573, "CFM LS @SPEED FAIL FIFO CHECK (SDR FMBL8)   JBF"		, fcm_check, {.fcmarg={ 8, UT_OFF,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x400, cfm_count_check		, 1.00}}},
{10574, "CFM LS @SPEED FAIL FIFO CHECK (SDR FMBL16)  JBF"		, fcm_check, {.fcmarg={ 8, UT_OFF,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x500, cfm_count_check		, 1.00}}},
{10575, "CFM LS @SPEED FAIL FIFO CHECK (SDR FMBL32)  JBF"		, fcm_check, {.fcmarg={ 8, UT_OFF,  32, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way_BL32.mpa", 0x200, cfm_count_check		, 1.00}}},
{10576, "CFM LS @SPEED FAIL FIFO CHECK (SDR FMBL64)  JBF"		, fcm_check, {.fcmarg={ 8, UT_OFF,  64, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way_BL32.mpa", 0x200, cfm_count_check		, 1.00}}},
{10577, "CFM LS @SPEED FAIL FIFO CHECK (SDR FMBL128) JBF"		, fcm_check, {.fcmarg={ 8, UT_OFF, 128, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way_BL32.mpa", 0x200, cfm_count_check		, 1.00}}},
{10580, "CFM LS @SPEED FAIL FIFO CHECK (DDR FMBL2)   JBF"		, fcm_check, {.fcmarg={ 1, UT_ON ,   2, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 2.857e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_1way.mpa"		, 0x500, cfm_count_check		, 1.00}}},
{10581, "CFM LS @SPEED FAIL FIFO CHECK (DDR FMBL4)   JBF"		, fcm_check, {.fcmarg={ 2, UT_ON ,   4, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 1.429e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_2way.mpa"		, 0x400, cfm_count_check		, 1.00}}},
{10582, "CFM LS @SPEED FAIL FIFO CHECK (DDR FMBL8)   JBF"		, fcm_check, {.fcmarg={ 4, UT_ON ,   8, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.714e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_4way.mpa"		, 0x400, cfm_count_check		, 1.00}}},
{10583, "CFM LS @SPEED FAIL FIFO CHECK (DDR FMBL16)  JBF"		, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x400, cfm_count_check		, 1.00}}},
{10584, "CFM LS @SPEED FAIL FIFO CHECK (DDR FMBL32)  JBF"		, fcm_check, {.fcmarg={ 8, UT_ON ,  32, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x500, cfm_count_check		, 1.00}}},
{10585, "CFM LS @SPEED FAIL FIFO CHECK (DDR FMBL64)  JBF"		, fcm_check, {.fcmarg={ 8, UT_ON ,  64, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way_BL32.mpa", 0x200, cfm_count_check		, 1.00}}},
{10586, "CFM LS @SPEED FAIL FIFO CHECK (DDR FMBL128) JBF"		, fcm_check, {.fcmarg={ 8, UT_ON , 128, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FL   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way_BL32.mpa", 0x200, cfm_count_check		, 1.00}}},
{10590, "CFM LS STORE INH CHECK (SIG_FH)"						, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_FH   , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x200, cfm_count_check		, 0.00}}},
{10591, "CFM LS STORE INH CHECK (SIG_C)"						, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_C(31), UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x200, cfm_count_check		, 0.50}}},
{10592, "CFM LS STORE INH CHECK (SIG_E)"						, fcm_check, {.fcmarg={ 8, UT_ON ,  16, UT_FCM_TOTALFAIL	, 1 	, UT_FCM_LS, 0.370e-9        , UT_OFF, 0, UT_ON ,    4, 12, UT_SIG_E(7) , UT_OFF, UT_OFF, UT_OFF, fcm_config_cfm		, fcm_pin_std  ,  0, fcm_reg_fifo    , "pat_fcm_burst_8way.mpa"		, 0x200, cfm_count_check		, 0.75}}},

