# //  Questa Sim-64
# //  Version 2021.2_1 linux_x86_64 May 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {tb_simulate.do}
# vsim -debugDB -lib xil_defaultlib tb_opt 
# Start time: 13:46:42 on Nov 09,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dcache(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../lsu.srcs/sim_1/new/tb.sv(235)
#    Time: 1055 ns  Iteration: 0  Instance: /tb
# Break at ../../../../lsu.srcs/sim_1/new/tb.sv line 235
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 13:46:58 on Nov 09,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dcache.v ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
# -- Skipping module rv32_dcache
# -- Skipping module rv32_dmem
# -- Skipping module rv32_lsu2
# -- Skipping module top
# 
# Top level modules:
# 	top
# End time: 13:46:58 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 13:46:58 on Nov 09,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 13:46:58 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 13:46:58 on Nov 09,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb -o tb_opt 
# 
# Top level modules:
# 	tb
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module top
# -- Loading module rv32_lsu2
# -- Loading module rv32_dcache
# -- Loading module rv32_dmem
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 13:46:59 on Nov 09,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 13:47:00 on Nov 09,2023, Elapsed time: 0:00:18
# Errors: 0, Warnings: 0
# vsim -debugDB -lib xil_defaultlib tb_opt 
# Start time: 13:47:00 on Nov 09,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dcache(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# 1
# 1
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dcache(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# No design specified
# ** UI-Msg: (vish-4014) No objects found matching '/tb/udt/dmem_inst0/i_clk'.
# Error in macro ./mysim.do line 41
# ** UI-Msg: (vish-4014) No objects found matching '/tb/udt/dmem_inst0/i_clk'.
#     while executing
# "add wave -divider -height 30 "MEMORY""
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 13:50:55 on Nov 09,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dcache.v ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
# -- Skipping module rv32_dcache
# -- Skipping module rv32_dmem
# -- Skipping module rv32_lsu2
# -- Skipping module top
# 
# Top level modules:
# 	top
# End time: 13:50:55 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 13:50:55 on Nov 09,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 13:50:55 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 13:50:55 on Nov 09,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb -o tb_opt 
# 
# Top level modules:
# 	tb
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module top
# -- Loading module rv32_lsu2
# -- Loading module rv32_dcache
# -- Loading module rv32_dmem
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 13:50:55 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:50:56 on Nov 09,2023, Elapsed time: 0:03:56
# Errors: 0, Warnings: 0
# vsim -debugDB -lib xil_defaultlib tb_opt 
# Start time: 13:50:56 on Nov 09,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dcache(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# 1
# 1
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dcache(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../lsu.srcs/sim_1/new/tb.sv(235)
#    Time: 1055 ns  Iteration: 0  Instance: /tb
# Break at ../../../../lsu.srcs/sim_1/new/tb.sv line 235
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:24:24 on Nov 09,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dcache.v ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
# -- Compiling module rv32_dcache
# -- Skipping module rv32_dmem
# -- Skipping module rv32_lsu2
# -- Skipping module top
# 
# Top level modules:
# 	top
# End time: 14:24:24 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:24:24 on Nov 09,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 14:24:24 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:24:24 on Nov 09,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb -o tb_opt 
# 
# Top level modules:
# 	tb
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module top
# -- Loading module rv32_lsu2
# -- Loading module rv32_dcache
# -- Loading module rv32_dmem
# Incremental compilation check found 4 design-units (out of 5) may be reused.
# Optimizing 1 design-unit (inlining 0/8 module instances):
# -- Optimizing module rv32_dcache(fast)
# -- Processing module rv32_dcache(fast) for debug
# Optimized design name is tb_opt
# End time: 14:24:24 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:24:26 on Nov 09,2023, Elapsed time: 0:33:30
# Errors: 0, Warnings: 0
# vsim -debugDB -lib xil_defaultlib tb_opt 
# Start time: 14:24:26 on Nov 09,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dcache(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# 1
# 1
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dcache(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../lsu.srcs/sim_1/new/tb.sv(235)
#    Time: 1055 ns  Iteration: 0  Instance: /tb
# Break at ../../../../lsu.srcs/sim_1/new/tb.sv line 235
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:33:32 on Nov 09,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dcache.v ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
# -- Skipping module rv32_dcache
# -- Skipping module rv32_dmem
# -- Skipping module rv32_lsu2
# -- Skipping module top
# 
# Top level modules:
# 	top
# End time: 14:33:32 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:33:33 on Nov 09,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 14:33:33 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:33:33 on Nov 09,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb -o tb_opt 
# 
# Top level modules:
# 	tb
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module top
# -- Loading module rv32_lsu2
# -- Loading module rv32_dcache
# -- Loading module rv32_dmem
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 14:33:33 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:33:34 on Nov 09,2023, Elapsed time: 0:09:08
# Errors: 0, Warnings: 0
# vsim -debugDB -lib xil_defaultlib tb_opt 
# Start time: 14:33:34 on Nov 09,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dcache(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# 1
# 1
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dcache(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../lsu.srcs/sim_1/new/tb.sv(235)
#    Time: 1055 ns  Iteration: 0  Instance: /tb
# Break at ../../../../lsu.srcs/sim_1/new/tb.sv line 235
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:37:56 on Nov 09,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dcache.v ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
# -- Skipping module rv32_dcache
# -- Skipping module rv32_dmem
# -- Skipping module rv32_lsu2
# -- Skipping module top
# 
# Top level modules:
# 	top
# End time: 14:37:56 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:37:56 on Nov 09,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 14:37:56 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:37:56 on Nov 09,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb -o tb_opt 
# 
# Top level modules:
# 	tb
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module top
# -- Loading module rv32_lsu2
# -- Loading module rv32_dcache
# -- Loading module rv32_dmem
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 14:37:57 on Nov 09,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:37:58 on Nov 09,2023, Elapsed time: 0:04:24
# Errors: 0, Warnings: 0
# vsim -debugDB -lib xil_defaultlib tb_opt 
# Start time: 14:37:58 on Nov 09,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dcache(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# 1
# 1
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dcache(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../lsu.srcs/sim_1/new/tb.sv(235)
#    Time: 1055 ns  Iteration: 0  Instance: /tb
# Break at ../../../../lsu.srcs/sim_1/new/tb.sv line 235
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:41:35 on Nov 09,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dcache.v ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
# -- Skipping module rv32_dcache
# -- Skipping module rv32_dmem
# -- Skipping module rv32_lsu2
# -- Skipping module top
# 
# Top level modules:
# 	top
# End time: 14:41:35 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:41:35 on Nov 09,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 14:41:35 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:41:35 on Nov 09,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb -o tb_opt 
# 
# Top level modules:
# 	tb
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module top
# -- Loading module rv32_lsu2
# -- Loading module rv32_dcache
# -- Loading module rv32_dmem
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 14:41:35 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:41:36 on Nov 09,2023, Elapsed time: 0:03:38
# Errors: 0, Warnings: 0
# vsim -debugDB -lib xil_defaultlib tb_opt 
# Start time: 14:41:36 on Nov 09,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dcache(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# 1
# 1
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dcache(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../lsu.srcs/sim_1/new/tb.sv(235)
#    Time: 1055 ns  Iteration: 0  Instance: /tb
# Break at ../../../../lsu.srcs/sim_1/new/tb.sv line 235
do update.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:08:29 on Nov 09,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dcache.v ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
# -- Skipping module rv32_dcache
# -- Skipping module rv32_dmem
# -- Compiling module rv32_lsu2
# -- Skipping module top
# 
# Top level modules:
# 	top
# End time: 15:08:29 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:08:29 on Nov 09,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 15:08:29 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:08:29 on Nov 09,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb -o tb_opt 
# 
# Top level modules:
# 	tb
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module top
# -- Loading module rv32_lsu2
# -- Loading module rv32_dcache
# -- Loading module rv32_dmem
# Incremental compilation check found 4 design-units (out of 5) may be reused.
# Optimizing 1 design-unit (inlining 0/8 module instances):
# -- Optimizing module rv32_lsu2(fast)
# -- Processing module rv32_lsu2(fast) for debug
# ** Note: (vopt-4301) Memory core inferred for signal 'ro_resp_data' width=32, depth=8, type=RAM at location ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v:183
# ** Note: (vopt-4301) Memory core inferred for signal 'resp_data' width=32, depth=8, type=RAM at location ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v:180
# ** Note: (vopt-4301) Memory core inferred for signal 'r_resp_data' width=32, depth=8, type=RAM at location ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v:174
# ** Note: (vopt-4301) Memory core inferred for signal 'req_wadr' width=32, depth=8, type=RAM at location ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v:168
# ** Note: (vopt-4301) Memory core inferred for signal 'req_radr' width=32, depth=8, type=RAM at location ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v:167
# ** Note: (vopt-4301) Memory core inferred for signal 'r_sel_radr' width=32, depth=4, type=RAM at location ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v:67
# Optimized design name is tb_opt
# End time: 15:08:30 on Nov 09,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dcache(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Note: $stop    : ../../../../lsu.srcs/sim_1/new/tb.sv(235)
#    Time: 1055 ns  Iteration: 0  Instance: /tb
# Break at ../../../../lsu.srcs/sim_1/new/tb.sv line 235
do update.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:09:18 on Nov 09,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dcache.v ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
# -- Skipping module rv32_dcache
# -- Skipping module rv32_dmem
# -- Compiling module rv32_lsu2
# -- Skipping module top
# 
# Top level modules:
# 	top
# End time: 15:09:18 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:09:18 on Nov 09,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 15:09:18 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:09:18 on Nov 09,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb -o tb_opt 
# 
# Top level modules:
# 	tb
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module top
# -- Loading module rv32_lsu2
# -- Loading module rv32_dcache
# -- Loading module rv32_dmem
# Incremental compilation check found 4 design-units (out of 5) may be reused.
# Optimizing 1 design-unit (inlining 0/8 module instances):
# -- Optimizing module rv32_lsu2(fast)
# -- Processing module rv32_lsu2(fast) for debug
# ** Note: (vopt-4301) Memory core inferred for signal 'ro_resp_data' width=32, depth=8, type=RAM at location ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v:184
# ** Note: (vopt-4301) Memory core inferred for signal 'resp_data' width=32, depth=8, type=RAM at location ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v:181
# ** Note: (vopt-4301) Memory core inferred for signal 'r_resp_data' width=32, depth=8, type=RAM at location ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v:175
# ** Note: (vopt-4301) Memory core inferred for signal 'req_wadr' width=32, depth=8, type=RAM at location ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v:169
# ** Note: (vopt-4301) Memory core inferred for signal 'req_radr' width=32, depth=8, type=RAM at location ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v:168
# ** Note: (vopt-4301) Memory core inferred for signal 'r_sel_radr' width=32, depth=4, type=RAM at location ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v:67
# Optimized design name is tb_opt
# End time: 15:09:19 on Nov 09,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dcache(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Note: $stop    : ../../../../lsu.srcs/sim_1/new/tb.sv(235)
#    Time: 1055 ns  Iteration: 0  Instance: /tb
# Break at ../../../../lsu.srcs/sim_1/new/tb.sv line 235
do update.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:09:52 on Nov 09,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dcache.v ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
# -- Skipping module rv32_dcache
# -- Skipping module rv32_dmem
# -- Compiling module rv32_lsu2
# -- Skipping module top
# 
# Top level modules:
# 	top
# End time: 15:09:52 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:09:52 on Nov 09,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 15:09:52 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:09:52 on Nov 09,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb -o tb_opt 
# 
# Top level modules:
# 	tb
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module top
# -- Loading module rv32_lsu2
# -- Loading module rv32_dcache
# -- Loading module rv32_dmem
# Incremental compilation check found 4 design-units (out of 5) may be reused.
# Optimizing 1 design-unit (inlining 0/8 module instances):
# -- Optimizing module rv32_lsu2(fast)
# -- Processing module rv32_lsu2(fast) for debug
# ** Note: (vopt-4301) Memory core inferred for signal 'ro_resp_data' width=32, depth=8, type=RAM at location ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v:186
# ** Note: (vopt-4301) Memory core inferred for signal 'resp_data' width=32, depth=8, type=RAM at location ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v:183
# ** Note: (vopt-4301) Memory core inferred for signal 'r_resp_data' width=32, depth=8, type=RAM at location ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v:177
# ** Note: (vopt-4301) Memory core inferred for signal 'req_wadr' width=32, depth=8, type=RAM at location ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v:171
# ** Note: (vopt-4301) Memory core inferred for signal 'req_radr' width=32, depth=8, type=RAM at location ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v:170
# ** Note: (vopt-4301) Memory core inferred for signal 'r_sel_radr' width=32, depth=4, type=RAM at location ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v:67
# Optimized design name is tb_opt
# End time: 15:09:53 on Nov 09,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dcache(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Note: $stop    : ../../../../lsu.srcs/sim_1/new/tb.sv(235)
#    Time: 1055 ns  Iteration: 0  Instance: /tb
# Break at ../../../../lsu.srcs/sim_1/new/tb.sv line 235
# End time: 15:10:32 on Nov 09,2023, Elapsed time: 0:28:56
# Errors: 0, Warnings: 0
