                   SYNTHESIS REPORT
====================Information====================
commit date: Thu_Jan_6_14:35:14_2022_+0800
top_name: ysyx_210340
foundry: SMIC (110nm)
corner: MAX
track: 8T
voltage channel: LVT40
====================ERROR & WARNING====================
Errors
Warnings
****** Message Summary: 0 Error(s), 0 Warning(s) ******
#========================================================================
# Area
#========================================================================
total      std        mem  ipio  sub_harden
1147717.7  1147717.7  0.0  0.0   0.0 
#========================================================================
# Cell Count
#========================================================================
total  std    mem  ipio  sub_harden
56710  56710  0    0     0 
#========================================================================
f=100MHz PASS!!!
======================AREA REPORT======================
 
****************************************
Report : area
Design : ysyx_210340
Date   : Thu Jan  6 15:10:19 2022
****************************************
    
    
Number of ports:                        15342
Number of nets:                         71542
Number of cells:                        57415
Number of combinational cells:          39403
Number of sequential cells:             17299
Number of macros/black boxes:               8
Number of buf/inv:                       5968
Number of references:                       5
Combinational area:             299205.895802
Buf/Inv area:                    28174.904707
Noncombinational area:          439971.506493
Macro/Black Box area:           408540.343750
Net Interconnect area:      undefined  (No wire load specified)
Total cell area:               1147717.746044
Total area:                 undefined
Hierarchical area distribution
------------------------------
                                  Global cell area                  Local cell area
                                  ---------------------  ------------------------------------- 
Hierarchical cell                 Absolute      Percent  Combi-       Noncombi-    Black-
                                  Total         Total    national     national     boxes        Design
--------------------------------  ------------  -------  -----------  -----------  -----------  -----------------------------------
ysyx_210340                       1147717.7460    100.0     720.8128       0.0000       0.0000  ysyx_210340
core                              1141303.0501     99.4    1253.3536      25.5512       0.0000  ysyx_210340_Core_0
core/clint                          10657.5401      0.9    5675.0560    4982.4842       0.0000  ysyx_210340_Clint_0
core/crossbar1to2                    1941.8912      0.2    1093.3224       0.0000       0.0000  ysyx_210340_CacheBusCrossbar1to2_3
core/crossbar1to2/arbiter             848.5688      0.1     823.0176      25.5512       0.0000  ysyx_210340_RRArbiter_4
core/csr                            22455.4708      2.0   10906.3280   11549.1428       0.0000  ysyx_210340_CSR_0
core/dcache                        491120.0520     42.8       4.0344       0.0000       0.0000  ysyx_210340_CacheController_1_0
core/dcache/cache                  480017.3831     41.8   40395.1023   23821.7880       0.0000  ysyx_210340_Cache_1_0
core/dcache/cache/meta_0            52877.5372      4.6   13680.6504   37819.8117       0.0000  ysyx_210340_Meta_8
core/dcache/cache/meta_0/POWERGATING_clock_N213_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_706
core/dcache/cache/meta_0/POWERGATING_clock_N214_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_707
core/dcache/cache/meta_0/POWERGATING_clock_N215_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_708
core/dcache/cache/meta_0/POWERGATING_clock_N216_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_709
core/dcache/cache/meta_0/POWERGATING_clock_N217_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_710
core/dcache/cache/meta_0/POWERGATING_clock_N218_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_711
core/dcache/cache/meta_0/POWERGATING_clock_N219_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_712
core/dcache/cache/meta_0/POWERGATING_clock_N220_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_713
core/dcache/cache/meta_0/POWERGATING_clock_N221_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_714
core/dcache/cache/meta_0/POWERGATING_clock_N222_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_715
core/dcache/cache/meta_0/POWERGATING_clock_N223_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_716
core/dcache/cache/meta_0/POWERGATING_clock_N224_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_717
core/dcache/cache/meta_0/POWERGATING_clock_N225_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_718
core/dcache/cache/meta_0/POWERGATING_clock_N226_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_719
core/dcache/cache/meta_0/POWERGATING_clock_N227_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_720
core/dcache/cache/meta_0/POWERGATING_clock_N228_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_721
core/dcache/cache/meta_0/POWERGATING_clock_N229_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_722
core/dcache/cache/meta_0/POWERGATING_clock_N230_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_723
core/dcache/cache/meta_0/POWERGATING_clock_N231_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_724
core/dcache/cache/meta_0/POWERGATING_clock_N232_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_725
core/dcache/cache/meta_0/POWERGATING_clock_N233_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_726
core/dcache/cache/meta_0/POWERGATING_clock_N234_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_727
core/dcache/cache/meta_0/POWERGATING_clock_N235_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_728
core/dcache/cache/meta_0/POWERGATING_clock_N236_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_729
core/dcache/cache/meta_0/POWERGATING_clock_N237_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_730
core/dcache/cache/meta_0/POWERGATING_clock_N238_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_731
core/dcache/cache/meta_0/POWERGATING_clock_N239_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_732
core/dcache/cache/meta_0/POWERGATING_clock_N240_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_733
core/dcache/cache/meta_0/POWERGATING_clock_N241_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_734
core/dcache/cache/meta_0/POWERGATING_clock_N242_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_735
core/dcache/cache/meta_0/POWERGATING_clock_N243_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_736
core/dcache/cache/meta_0/POWERGATING_clock_N244_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_737
core/dcache/cache/meta_0/POWERGATING_clock_N245_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_738
core/dcache/cache/meta_0/POWERGATING_clock_N246_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_739
core/dcache/cache/meta_0/POWERGATING_clock_N247_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_740
core/dcache/cache/meta_0/POWERGATING_clock_N248_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_741
core/dcache/cache/meta_0/POWERGATING_clock_N249_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_742
core/dcache/cache/meta_0/POWERGATING_clock_N250_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_743
core/dcache/cache/meta_0/POWERGATING_clock_N251_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_744
core/dcache/cache/meta_0/POWERGATING_clock_N252_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_745
core/dcache/cache/meta_0/POWERGATING_clock_N253_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_746
core/dcache/cache/meta_0/POWERGATING_clock_N254_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_747
core/dcache/cache/meta_0/POWERGATING_clock_N255_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_748
core/dcache/cache/meta_0/POWERGATING_clock_N256_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_749
core/dcache/cache/meta_0/POWERGATING_clock_N257_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_750
core/dcache/cache/meta_0/POWERGATING_clock_N258_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_751
core/dcache/cache/meta_0/POWERGATING_clock_N259_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_752
core/dcache/cache/meta_0/POWERGATING_clock_N260_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_753
core/dcache/cache/meta_0/POWERGATING_clock_N261_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_754
core/dcache/cache/meta_0/POWERGATING_clock_N262_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_755
core/dcache/cache/meta_0/POWERGATING_clock_N263_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_756
core/dcache/cache/meta_0/POWERGATING_clock_N264_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_757
core/dcache/cache/meta_0/POWERGATING_clock_N265_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_758
core/dcache/cache/meta_0/POWERGATING_clock_N266_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_759
core/dcache/cache/meta_0/POWERGATING_clock_N267_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_760
core/dcache/cache/meta_0/POWERGATING_clock_N268_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_761
core/dcache/cache/meta_0/POWERGATING_clock_N269_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_762
core/dcache/cache/meta_0/POWERGATING_clock_N270_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_763
core/dcache/cache/meta_0/POWERGATING_clock_N271_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_764
core/dcache/cache/meta_0/POWERGATING_clock_N272_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_765
core/dcache/cache/meta_0/POWERGATING_clock_N273_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_766
core/dcache/cache/meta_0/POWERGATING_clock_N274_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_767
core/dcache/cache/meta_0/POWERGATING_clock_N275_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_768
core/dcache/cache/meta_0/POWERGATING_clock_N276_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_769
core/dcache/cache/meta_1            52924.6052      4.6   13726.3736   37821.1565       0.0000  ysyx_210340_Meta_13
core/dcache/cache/meta_1/POWERGATING_clock_N213_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_642
core/dcache/cache/meta_1/POWERGATING_clock_N214_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_643
core/dcache/cache/meta_1/POWERGATING_clock_N215_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_644
core/dcache/cache/meta_1/POWERGATING_clock_N216_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_645
core/dcache/cache/meta_1/POWERGATING_clock_N217_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_646
core/dcache/cache/meta_1/POWERGATING_clock_N218_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_647
core/dcache/cache/meta_1/POWERGATING_clock_N219_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_648
core/dcache/cache/meta_1/POWERGATING_clock_N220_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_649
core/dcache/cache/meta_1/POWERGATING_clock_N221_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_650
core/dcache/cache/meta_1/POWERGATING_clock_N222_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_651
core/dcache/cache/meta_1/POWERGATING_clock_N223_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_652
core/dcache/cache/meta_1/POWERGATING_clock_N224_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_653
core/dcache/cache/meta_1/POWERGATING_clock_N225_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_654
core/dcache/cache/meta_1/POWERGATING_clock_N226_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_655
core/dcache/cache/meta_1/POWERGATING_clock_N227_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_656
core/dcache/cache/meta_1/POWERGATING_clock_N228_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_657
core/dcache/cache/meta_1/POWERGATING_clock_N229_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_658
core/dcache/cache/meta_1/POWERGATING_clock_N230_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_659
core/dcache/cache/meta_1/POWERGATING_clock_N231_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_660
core/dcache/cache/meta_1/POWERGATING_clock_N232_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_661
core/dcache/cache/meta_1/POWERGATING_clock_N233_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_662
core/dcache/cache/meta_1/POWERGATING_clock_N234_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_663
core/dcache/cache/meta_1/POWERGATING_clock_N235_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_664
core/dcache/cache/meta_1/POWERGATING_clock_N236_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_665
core/dcache/cache/meta_1/POWERGATING_clock_N237_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_666
core/dcache/cache/meta_1/POWERGATING_clock_N238_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_667
core/dcache/cache/meta_1/POWERGATING_clock_N239_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_668
core/dcache/cache/meta_1/POWERGATING_clock_N240_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_669
core/dcache/cache/meta_1/POWERGATING_clock_N241_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_670
core/dcache/cache/meta_1/POWERGATING_clock_N242_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_671
core/dcache/cache/meta_1/POWERGATING_clock_N243_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_672
core/dcache/cache/meta_1/POWERGATING_clock_N244_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_673
core/dcache/cache/meta_1/POWERGATING_clock_N245_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_674
core/dcache/cache/meta_1/POWERGATING_clock_N246_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_675
core/dcache/cache/meta_1/POWERGATING_clock_N247_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_676
core/dcache/cache/meta_1/POWERGATING_clock_N248_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_677
core/dcache/cache/meta_1/POWERGATING_clock_N249_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_678
core/dcache/cache/meta_1/POWERGATING_clock_N250_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_679
core/dcache/cache/meta_1/POWERGATING_clock_N251_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_680
core/dcache/cache/meta_1/POWERGATING_clock_N252_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_681
core/dcache/cache/meta_1/POWERGATING_clock_N253_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_682
core/dcache/cache/meta_1/POWERGATING_clock_N254_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_683
core/dcache/cache/meta_1/POWERGATING_clock_N255_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_684
core/dcache/cache/meta_1/POWERGATING_clock_N256_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_685
core/dcache/cache/meta_1/POWERGATING_clock_N257_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_686
core/dcache/cache/meta_1/POWERGATING_clock_N258_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_687
core/dcache/cache/meta_1/POWERGATING_clock_N259_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_688
core/dcache/cache/meta_1/POWERGATING_clock_N260_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_689
core/dcache/cache/meta_1/POWERGATING_clock_N261_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_690
core/dcache/cache/meta_1/POWERGATING_clock_N262_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_691
core/dcache/cache/meta_1/POWERGATING_clock_N263_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_692
core/dcache/cache/meta_1/POWERGATING_clock_N264_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_693
core/dcache/cache/meta_1/POWERGATING_clock_N265_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_694
core/dcache/cache/meta_1/POWERGATING_clock_N266_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_695
core/dcache/cache/meta_1/POWERGATING_clock_N267_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_696
core/dcache/cache/meta_1/POWERGATING_clock_N268_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_697
core/dcache/cache/meta_1/POWERGATING_clock_N269_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_698
core/dcache/cache/meta_1/POWERGATING_clock_N270_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_699
core/dcache/cache/meta_1/POWERGATING_clock_N271_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_700
core/dcache/cache/meta_1/POWERGATING_clock_N272_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_701
core/dcache/cache/meta_1/POWERGATING_clock_N273_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_702
core/dcache/cache/meta_1/POWERGATING_clock_N274_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_703
core/dcache/cache/meta_1/POWERGATING_clock_N275_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_704
core/dcache/cache/meta_1/POWERGATING_clock_N276_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_705
core/dcache/cache/meta_2            52851.9860      4.6   13657.7888   37817.1221       0.0000  ysyx_210340_Meta_10
core/dcache/cache/meta_2/POWERGATING_clock_N213_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_578
core/dcache/cache/meta_2/POWERGATING_clock_N214_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_579
core/dcache/cache/meta_2/POWERGATING_clock_N215_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_580
core/dcache/cache/meta_2/POWERGATING_clock_N216_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_581
core/dcache/cache/meta_2/POWERGATING_clock_N217_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_582
core/dcache/cache/meta_2/POWERGATING_clock_N218_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_583
core/dcache/cache/meta_2/POWERGATING_clock_N219_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_584
core/dcache/cache/meta_2/POWERGATING_clock_N220_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_585
core/dcache/cache/meta_2/POWERGATING_clock_N221_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_586
core/dcache/cache/meta_2/POWERGATING_clock_N222_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_587
core/dcache/cache/meta_2/POWERGATING_clock_N223_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_588
core/dcache/cache/meta_2/POWERGATING_clock_N224_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_589
core/dcache/cache/meta_2/POWERGATING_clock_N225_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_590
core/dcache/cache/meta_2/POWERGATING_clock_N226_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_591
core/dcache/cache/meta_2/POWERGATING_clock_N227_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_592
core/dcache/cache/meta_2/POWERGATING_clock_N228_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_593
core/dcache/cache/meta_2/POWERGATING_clock_N229_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_594
core/dcache/cache/meta_2/POWERGATING_clock_N230_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_595
core/dcache/cache/meta_2/POWERGATING_clock_N231_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_596
core/dcache/cache/meta_2/POWERGATING_clock_N232_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_597
core/dcache/cache/meta_2/POWERGATING_clock_N233_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_598
core/dcache/cache/meta_2/POWERGATING_clock_N234_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_599
core/dcache/cache/meta_2/POWERGATING_clock_N235_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_600
core/dcache/cache/meta_2/POWERGATING_clock_N236_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_601
core/dcache/cache/meta_2/POWERGATING_clock_N237_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_602
core/dcache/cache/meta_2/POWERGATING_clock_N238_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_603
core/dcache/cache/meta_2/POWERGATING_clock_N239_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_604
core/dcache/cache/meta_2/POWERGATING_clock_N240_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_605
core/dcache/cache/meta_2/POWERGATING_clock_N241_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_606
core/dcache/cache/meta_2/POWERGATING_clock_N242_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_607
core/dcache/cache/meta_2/POWERGATING_clock_N243_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_608
core/dcache/cache/meta_2/POWERGATING_clock_N244_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_609
core/dcache/cache/meta_2/POWERGATING_clock_N245_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_610
core/dcache/cache/meta_2/POWERGATING_clock_N246_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_611
core/dcache/cache/meta_2/POWERGATING_clock_N247_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_612
core/dcache/cache/meta_2/POWERGATING_clock_N248_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_613
core/dcache/cache/meta_2/POWERGATING_clock_N249_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_614
core/dcache/cache/meta_2/POWERGATING_clock_N250_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_615
core/dcache/cache/meta_2/POWERGATING_clock_N251_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_616
core/dcache/cache/meta_2/POWERGATING_clock_N252_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_617
core/dcache/cache/meta_2/POWERGATING_clock_N253_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_618
core/dcache/cache/meta_2/POWERGATING_clock_N254_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_619
core/dcache/cache/meta_2/POWERGATING_clock_N255_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_620
core/dcache/cache/meta_2/POWERGATING_clock_N256_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_621
core/dcache/cache/meta_2/POWERGATING_clock_N257_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_622
core/dcache/cache/meta_2/POWERGATING_clock_N258_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_623
core/dcache/cache/meta_2/POWERGATING_clock_N259_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_624
core/dcache/cache/meta_2/POWERGATING_clock_N260_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_625
core/dcache/cache/meta_2/POWERGATING_clock_N261_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_626
core/dcache/cache/meta_2/POWERGATING_clock_N262_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_627
core/dcache/cache/meta_2/POWERGATING_clock_N263_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_628
core/dcache/cache/meta_2/POWERGATING_clock_N264_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_629
core/dcache/cache/meta_2/POWERGATING_clock_N265_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_630
core/dcache/cache/meta_2/POWERGATING_clock_N266_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_631
core/dcache/cache/meta_2/POWERGATING_clock_N267_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_632
core/dcache/cache/meta_2/POWERGATING_clock_N268_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_633
core/dcache/cache/meta_2/POWERGATING_clock_N269_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_634
core/dcache/cache/meta_2/POWERGATING_clock_N270_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_635
core/dcache/cache/meta_2/POWERGATING_clock_N271_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_636
core/dcache/cache/meta_2/POWERGATING_clock_N272_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_637
core/dcache/cache/meta_2/POWERGATING_clock_N273_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_638
core/dcache/cache/meta_2/POWERGATING_clock_N274_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_639
core/dcache/cache/meta_2/POWERGATING_clock_N275_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_640
core/dcache/cache/meta_2/POWERGATING_clock_N276_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_641
core/dcache/cache/meta_3            52856.0204      4.6   13659.1336   37819.8117       0.0000  ysyx_210340_Meta_9
core/dcache/cache/meta_3/POWERGATING_clock_N213_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_514
core/dcache/cache/meta_3/POWERGATING_clock_N214_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_515
core/dcache/cache/meta_3/POWERGATING_clock_N215_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_516
core/dcache/cache/meta_3/POWERGATING_clock_N216_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_517
core/dcache/cache/meta_3/POWERGATING_clock_N217_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_518
core/dcache/cache/meta_3/POWERGATING_clock_N218_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_519
core/dcache/cache/meta_3/POWERGATING_clock_N219_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_520
core/dcache/cache/meta_3/POWERGATING_clock_N220_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_521
core/dcache/cache/meta_3/POWERGATING_clock_N221_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_522
core/dcache/cache/meta_3/POWERGATING_clock_N222_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_523
core/dcache/cache/meta_3/POWERGATING_clock_N223_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_524
core/dcache/cache/meta_3/POWERGATING_clock_N224_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_525
core/dcache/cache/meta_3/POWERGATING_clock_N225_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_526
core/dcache/cache/meta_3/POWERGATING_clock_N226_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_527
core/dcache/cache/meta_3/POWERGATING_clock_N227_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_528
core/dcache/cache/meta_3/POWERGATING_clock_N228_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_529
core/dcache/cache/meta_3/POWERGATING_clock_N229_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_530
core/dcache/cache/meta_3/POWERGATING_clock_N230_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_531
core/dcache/cache/meta_3/POWERGATING_clock_N231_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_532
core/dcache/cache/meta_3/POWERGATING_clock_N232_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_533
core/dcache/cache/meta_3/POWERGATING_clock_N233_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_534
core/dcache/cache/meta_3/POWERGATING_clock_N234_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_535
core/dcache/cache/meta_3/POWERGATING_clock_N235_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_536
core/dcache/cache/meta_3/POWERGATING_clock_N236_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_537
core/dcache/cache/meta_3/POWERGATING_clock_N237_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_538
core/dcache/cache/meta_3/POWERGATING_clock_N238_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_539
core/dcache/cache/meta_3/POWERGATING_clock_N239_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_540
core/dcache/cache/meta_3/POWERGATING_clock_N240_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_541
core/dcache/cache/meta_3/POWERGATING_clock_N241_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_542
core/dcache/cache/meta_3/POWERGATING_clock_N242_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_543
core/dcache/cache/meta_3/POWERGATING_clock_N243_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_544
core/dcache/cache/meta_3/POWERGATING_clock_N244_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_545
core/dcache/cache/meta_3/POWERGATING_clock_N245_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_546
core/dcache/cache/meta_3/POWERGATING_clock_N246_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_547
core/dcache/cache/meta_3/POWERGATING_clock_N247_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_548
core/dcache/cache/meta_3/POWERGATING_clock_N248_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_549
core/dcache/cache/meta_3/POWERGATING_clock_N249_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_550
core/dcache/cache/meta_3/POWERGATING_clock_N250_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_551
core/dcache/cache/meta_3/POWERGATING_clock_N251_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_552
core/dcache/cache/meta_3/POWERGATING_clock_N252_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_553
core/dcache/cache/meta_3/POWERGATING_clock_N253_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_554
core/dcache/cache/meta_3/POWERGATING_clock_N254_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_555
core/dcache/cache/meta_3/POWERGATING_clock_N255_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_556
core/dcache/cache/meta_3/POWERGATING_clock_N256_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_557
core/dcache/cache/meta_3/POWERGATING_clock_N257_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_558
core/dcache/cache/meta_3/POWERGATING_clock_N258_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_559
core/dcache/cache/meta_3/POWERGATING_clock_N259_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_560
core/dcache/cache/meta_3/POWERGATING_clock_N260_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_561
core/dcache/cache/meta_3/POWERGATING_clock_N261_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_562
core/dcache/cache/meta_3/POWERGATING_clock_N262_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_563
core/dcache/cache/meta_3/POWERGATING_clock_N263_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_564
core/dcache/cache/meta_3/POWERGATING_clock_N264_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_565
core/dcache/cache/meta_3/POWERGATING_clock_N265_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_566
core/dcache/cache/meta_3/POWERGATING_clock_N266_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_567
core/dcache/cache/meta_3/POWERGATING_clock_N267_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_568
core/dcache/cache/meta_3/POWERGATING_clock_N268_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_569
core/dcache/cache/meta_3/POWERGATING_clock_N269_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_570
core/dcache/cache/meta_3/POWERGATING_clock_N270_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_571
core/dcache/cache/meta_3/POWERGATING_clock_N271_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_572
core/dcache/cache/meta_3/POWERGATING_clock_N272_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_573
core/dcache/cache/meta_3/POWERGATING_clock_N273_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_574
core/dcache/cache/meta_3/POWERGATING_clock_N274_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_575
core/dcache/cache/meta_3/POWERGATING_clock_N275_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_576
core/dcache/cache/meta_3/POWERGATING_clock_N276_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_577
core/dcache/cache/sram_0            51075.6118      4.5       8.0688       0.0000   51067.5430  ysyx_210340_Sram_15
core/dcache/cache/sram_1            51071.5774      4.4       4.0344       0.0000   51067.5430  ysyx_210340_Sram_10
core/dcache/cache/sram_2            51071.5774      4.4       4.0344       0.0000   51067.5430  ysyx_210340_Sram_14
core/dcache/cache/sram_3            51071.5774      4.4       4.0344       0.0000   51067.5430  ysyx_210340_Sram_9
core/dcache/crossbar1to2             2122.0944      0.2    1168.6312       0.0000       0.0000  ysyx_210340_CacheBusCrossbar1to2_5
core/dcache/crossbar1to2/arbiter      953.4632      0.1     927.9120      25.5512       0.0000  ysyx_210340_RRArbiter_6
core/dcache/uncache                  8976.5402      0.8    3687.4416    5289.0986       0.0000  ysyx_210340_Uncache_1_0
core/decode                          1702.5168      0.1    1702.5168       0.0000       0.0000  ysyx_210340_Decode_0
core/execution                      35699.0607      3.1   35699.0607       0.0000       0.0000  ysyx_210340_Execution_0
core/fetch                           3894.5409      0.3    2182.6104    1711.9305       0.0000  ysyx_210340_InstFetch_0
core/icache                        448824.7468     39.1       5.3792       0.0000       0.0000  ysyx_210340_CacheController_0
core/icache/cache                  441340.9347     38.5   27901.9103   17809.1870       0.0000  ysyx_210340_Cache_0
core/icache/cache/meta_0            47794.1932      4.2   10262.1688   36154.9492       0.0000  ysyx_210340_Meta_14
core/icache/cache/meta_0/POWERGATING_clock_N213_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_962
core/icache/cache/meta_0/POWERGATING_clock_N214_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_963
core/icache/cache/meta_0/POWERGATING_clock_N215_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_964
core/icache/cache/meta_0/POWERGATING_clock_N216_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_965
core/icache/cache/meta_0/POWERGATING_clock_N217_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_966
core/icache/cache/meta_0/POWERGATING_clock_N218_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_967
core/icache/cache/meta_0/POWERGATING_clock_N219_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_968
core/icache/cache/meta_0/POWERGATING_clock_N220_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_969
core/icache/cache/meta_0/POWERGATING_clock_N221_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_970
core/icache/cache/meta_0/POWERGATING_clock_N222_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_971
core/icache/cache/meta_0/POWERGATING_clock_N223_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_972
core/icache/cache/meta_0/POWERGATING_clock_N224_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_973
core/icache/cache/meta_0/POWERGATING_clock_N225_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_974
core/icache/cache/meta_0/POWERGATING_clock_N226_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_975
core/icache/cache/meta_0/POWERGATING_clock_N227_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_976
core/icache/cache/meta_0/POWERGATING_clock_N228_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_977
core/icache/cache/meta_0/POWERGATING_clock_N229_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_978
core/icache/cache/meta_0/POWERGATING_clock_N230_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_979
core/icache/cache/meta_0/POWERGATING_clock_N231_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_980
core/icache/cache/meta_0/POWERGATING_clock_N232_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_981
core/icache/cache/meta_0/POWERGATING_clock_N233_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_982
core/icache/cache/meta_0/POWERGATING_clock_N234_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_983
core/icache/cache/meta_0/POWERGATING_clock_N235_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_984
core/icache/cache/meta_0/POWERGATING_clock_N236_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_985
core/icache/cache/meta_0/POWERGATING_clock_N237_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_986
core/icache/cache/meta_0/POWERGATING_clock_N238_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_987
core/icache/cache/meta_0/POWERGATING_clock_N239_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_988
core/icache/cache/meta_0/POWERGATING_clock_N240_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_989
core/icache/cache/meta_0/POWERGATING_clock_N241_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_990
core/icache/cache/meta_0/POWERGATING_clock_N242_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_991
core/icache/cache/meta_0/POWERGATING_clock_N243_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_992
core/icache/cache/meta_0/POWERGATING_clock_N244_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_993
core/icache/cache/meta_0/POWERGATING_clock_N245_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_994
core/icache/cache/meta_0/POWERGATING_clock_N246_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_995
core/icache/cache/meta_0/POWERGATING_clock_N247_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_996
core/icache/cache/meta_0/POWERGATING_clock_N248_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_997
core/icache/cache/meta_0/POWERGATING_clock_N249_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_998
core/icache/cache/meta_0/POWERGATING_clock_N250_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_999
core/icache/cache/meta_0/POWERGATING_clock_N251_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_1000
core/icache/cache/meta_0/POWERGATING_clock_N252_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_1001
core/icache/cache/meta_0/POWERGATING_clock_N253_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_1002
core/icache/cache/meta_0/POWERGATING_clock_N254_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_1003
core/icache/cache/meta_0/POWERGATING_clock_N255_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_1004
core/icache/cache/meta_0/POWERGATING_clock_N256_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_1005
core/icache/cache/meta_0/POWERGATING_clock_N257_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_1006
core/icache/cache/meta_0/POWERGATING_clock_N258_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_1007
core/icache/cache/meta_0/POWERGATING_clock_N259_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_1008
core/icache/cache/meta_0/POWERGATING_clock_N260_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_1009
core/icache/cache/meta_0/POWERGATING_clock_N261_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_1010
core/icache/cache/meta_0/POWERGATING_clock_N262_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_1011
core/icache/cache/meta_0/POWERGATING_clock_N263_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_1012
core/icache/cache/meta_0/POWERGATING_clock_N264_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_1013
core/icache/cache/meta_0/POWERGATING_clock_N265_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_1014
core/icache/cache/meta_0/POWERGATING_clock_N266_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_1015
core/icache/cache/meta_0/POWERGATING_clock_N267_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_1016
core/icache/cache/meta_0/POWERGATING_clock_N268_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_1017
core/icache/cache/meta_0/POWERGATING_clock_N269_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_1018
core/icache/cache/meta_0/POWERGATING_clock_N270_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_1019
core/icache/cache/meta_0/POWERGATING_clock_N271_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_1020
core/icache/cache/meta_0/POWERGATING_clock_N272_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_1021
core/icache/cache/meta_0/POWERGATING_clock_N273_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_1022
core/icache/cache/meta_0/POWERGATING_clock_N274_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_1023
core/icache/cache/meta_0/POWERGATING_clock_N275_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_513
core/icache/cache/meta_0/POWERGATING_clock_N276_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_512
core/icache/cache/meta_1            47771.3316      4.2   10239.3072   36154.9492       0.0000  ysyx_210340_Meta_11
core/icache/cache/meta_1/POWERGATING_clock_N213_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_898
core/icache/cache/meta_1/POWERGATING_clock_N214_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_899
core/icache/cache/meta_1/POWERGATING_clock_N215_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_900
core/icache/cache/meta_1/POWERGATING_clock_N216_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_901
core/icache/cache/meta_1/POWERGATING_clock_N217_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_902
core/icache/cache/meta_1/POWERGATING_clock_N218_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_903
core/icache/cache/meta_1/POWERGATING_clock_N219_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_904
core/icache/cache/meta_1/POWERGATING_clock_N220_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_905
core/icache/cache/meta_1/POWERGATING_clock_N221_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_906
core/icache/cache/meta_1/POWERGATING_clock_N222_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_907
core/icache/cache/meta_1/POWERGATING_clock_N223_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_908
core/icache/cache/meta_1/POWERGATING_clock_N224_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_909
core/icache/cache/meta_1/POWERGATING_clock_N225_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_910
core/icache/cache/meta_1/POWERGATING_clock_N226_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_911
core/icache/cache/meta_1/POWERGATING_clock_N227_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_912
core/icache/cache/meta_1/POWERGATING_clock_N228_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_913
core/icache/cache/meta_1/POWERGATING_clock_N229_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_914
core/icache/cache/meta_1/POWERGATING_clock_N230_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_915
core/icache/cache/meta_1/POWERGATING_clock_N231_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_916
core/icache/cache/meta_1/POWERGATING_clock_N232_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_917
core/icache/cache/meta_1/POWERGATING_clock_N233_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_918
core/icache/cache/meta_1/POWERGATING_clock_N234_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_919
core/icache/cache/meta_1/POWERGATING_clock_N235_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_920
core/icache/cache/meta_1/POWERGATING_clock_N236_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_921
core/icache/cache/meta_1/POWERGATING_clock_N237_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_922
core/icache/cache/meta_1/POWERGATING_clock_N238_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_923
core/icache/cache/meta_1/POWERGATING_clock_N239_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_924
core/icache/cache/meta_1/POWERGATING_clock_N240_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_925
core/icache/cache/meta_1/POWERGATING_clock_N241_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_926
core/icache/cache/meta_1/POWERGATING_clock_N242_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_927
core/icache/cache/meta_1/POWERGATING_clock_N243_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_928
core/icache/cache/meta_1/POWERGATING_clock_N244_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_929
core/icache/cache/meta_1/POWERGATING_clock_N245_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_930
core/icache/cache/meta_1/POWERGATING_clock_N246_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_931
core/icache/cache/meta_1/POWERGATING_clock_N247_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_932
core/icache/cache/meta_1/POWERGATING_clock_N248_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_933
core/icache/cache/meta_1/POWERGATING_clock_N249_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_934
core/icache/cache/meta_1/POWERGATING_clock_N250_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_935
core/icache/cache/meta_1/POWERGATING_clock_N251_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_936
core/icache/cache/meta_1/POWERGATING_clock_N252_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_937
core/icache/cache/meta_1/POWERGATING_clock_N253_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_938
core/icache/cache/meta_1/POWERGATING_clock_N254_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_939
core/icache/cache/meta_1/POWERGATING_clock_N255_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_940
core/icache/cache/meta_1/POWERGATING_clock_N256_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_941
core/icache/cache/meta_1/POWERGATING_clock_N257_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_942
core/icache/cache/meta_1/POWERGATING_clock_N258_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_943
core/icache/cache/meta_1/POWERGATING_clock_N259_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_944
core/icache/cache/meta_1/POWERGATING_clock_N260_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_945
core/icache/cache/meta_1/POWERGATING_clock_N261_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_946
core/icache/cache/meta_1/POWERGATING_clock_N262_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_947
core/icache/cache/meta_1/POWERGATING_clock_N263_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_948
core/icache/cache/meta_1/POWERGATING_clock_N264_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_949
core/icache/cache/meta_1/POWERGATING_clock_N265_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_950
core/icache/cache/meta_1/POWERGATING_clock_N266_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_951
core/icache/cache/meta_1/POWERGATING_clock_N267_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_952
core/icache/cache/meta_1/POWERGATING_clock_N268_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_953
core/icache/cache/meta_1/POWERGATING_clock_N269_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_954
core/icache/cache/meta_1/POWERGATING_clock_N270_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_955
core/icache/cache/meta_1/POWERGATING_clock_N271_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_956
core/icache/cache/meta_1/POWERGATING_clock_N272_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_957
core/icache/cache/meta_1/POWERGATING_clock_N273_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_958
core/icache/cache/meta_1/POWERGATING_clock_N274_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_959
core/icache/cache/meta_1/POWERGATING_clock_N275_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_960
core/icache/cache/meta_1/POWERGATING_clock_N276_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_961
core/icache/cache/meta_2            47783.4348      4.2   10251.4104   36154.9492       0.0000  ysyx_210340_Meta_15
core/icache/cache/meta_2/POWERGATING_clock_N213_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_834
core/icache/cache/meta_2/POWERGATING_clock_N214_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_835
core/icache/cache/meta_2/POWERGATING_clock_N215_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_836
core/icache/cache/meta_2/POWERGATING_clock_N216_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_837
core/icache/cache/meta_2/POWERGATING_clock_N217_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_838
core/icache/cache/meta_2/POWERGATING_clock_N218_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_839
core/icache/cache/meta_2/POWERGATING_clock_N219_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_840
core/icache/cache/meta_2/POWERGATING_clock_N220_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_841
core/icache/cache/meta_2/POWERGATING_clock_N221_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_842
core/icache/cache/meta_2/POWERGATING_clock_N222_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_843
core/icache/cache/meta_2/POWERGATING_clock_N223_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_844
core/icache/cache/meta_2/POWERGATING_clock_N224_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_845
core/icache/cache/meta_2/POWERGATING_clock_N225_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_846
core/icache/cache/meta_2/POWERGATING_clock_N226_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_847
core/icache/cache/meta_2/POWERGATING_clock_N227_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_848
core/icache/cache/meta_2/POWERGATING_clock_N228_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_849
core/icache/cache/meta_2/POWERGATING_clock_N229_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_850
core/icache/cache/meta_2/POWERGATING_clock_N230_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_851
core/icache/cache/meta_2/POWERGATING_clock_N231_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_852
core/icache/cache/meta_2/POWERGATING_clock_N232_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_853
core/icache/cache/meta_2/POWERGATING_clock_N233_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_854
core/icache/cache/meta_2/POWERGATING_clock_N234_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_855
core/icache/cache/meta_2/POWERGATING_clock_N235_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_856
core/icache/cache/meta_2/POWERGATING_clock_N236_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_857
core/icache/cache/meta_2/POWERGATING_clock_N237_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_858
core/icache/cache/meta_2/POWERGATING_clock_N238_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_859
core/icache/cache/meta_2/POWERGATING_clock_N239_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_860
core/icache/cache/meta_2/POWERGATING_clock_N240_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_861
core/icache/cache/meta_2/POWERGATING_clock_N241_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_862
core/icache/cache/meta_2/POWERGATING_clock_N242_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_863
core/icache/cache/meta_2/POWERGATING_clock_N243_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_864
core/icache/cache/meta_2/POWERGATING_clock_N244_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_865
core/icache/cache/meta_2/POWERGATING_clock_N245_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_866
core/icache/cache/meta_2/POWERGATING_clock_N246_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_867
core/icache/cache/meta_2/POWERGATING_clock_N247_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_868
core/icache/cache/meta_2/POWERGATING_clock_N248_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_869
core/icache/cache/meta_2/POWERGATING_clock_N249_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_870
core/icache/cache/meta_2/POWERGATING_clock_N250_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_871
core/icache/cache/meta_2/POWERGATING_clock_N251_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_872
core/icache/cache/meta_2/POWERGATING_clock_N252_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_873
core/icache/cache/meta_2/POWERGATING_clock_N253_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_874
core/icache/cache/meta_2/POWERGATING_clock_N254_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_875
core/icache/cache/meta_2/POWERGATING_clock_N255_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_876
core/icache/cache/meta_2/POWERGATING_clock_N256_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_877
core/icache/cache/meta_2/POWERGATING_clock_N257_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_878
core/icache/cache/meta_2/POWERGATING_clock_N258_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_879
core/icache/cache/meta_2/POWERGATING_clock_N259_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_880
core/icache/cache/meta_2/POWERGATING_clock_N260_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_881
core/icache/cache/meta_2/POWERGATING_clock_N261_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_882
core/icache/cache/meta_2/POWERGATING_clock_N262_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_883
core/icache/cache/meta_2/POWERGATING_clock_N263_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_884
core/icache/cache/meta_2/POWERGATING_clock_N264_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_885
core/icache/cache/meta_2/POWERGATING_clock_N265_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_886
core/icache/cache/meta_2/POWERGATING_clock_N266_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_887
core/icache/cache/meta_2/POWERGATING_clock_N267_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_888
core/icache/cache/meta_2/POWERGATING_clock_N268_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_889
core/icache/cache/meta_2/POWERGATING_clock_N269_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_890
core/icache/cache/meta_2/POWERGATING_clock_N270_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_891
core/icache/cache/meta_2/POWERGATING_clock_N271_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_892
core/icache/cache/meta_2/POWERGATING_clock_N272_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_893
core/icache/cache/meta_2/POWERGATING_clock_N273_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_894
core/icache/cache/meta_2/POWERGATING_clock_N274_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_895
core/icache/cache/meta_2/POWERGATING_clock_N275_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_896
core/icache/cache/meta_2/POWERGATING_clock_N276_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_897
core/icache/cache/meta_3            47990.5340      4.2   10458.5096   36154.9492       0.0000  ysyx_210340_Meta_12
core/icache/cache/meta_3/POWERGATING_clock_N213_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_770
core/icache/cache/meta_3/POWERGATING_clock_N214_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_771
core/icache/cache/meta_3/POWERGATING_clock_N215_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_772
core/icache/cache/meta_3/POWERGATING_clock_N216_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_773
core/icache/cache/meta_3/POWERGATING_clock_N217_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_774
core/icache/cache/meta_3/POWERGATING_clock_N218_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_775
core/icache/cache/meta_3/POWERGATING_clock_N219_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_776
core/icache/cache/meta_3/POWERGATING_clock_N220_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_777
core/icache/cache/meta_3/POWERGATING_clock_N221_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_778
core/icache/cache/meta_3/POWERGATING_clock_N222_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_779
core/icache/cache/meta_3/POWERGATING_clock_N223_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_780
core/icache/cache/meta_3/POWERGATING_clock_N224_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_781
core/icache/cache/meta_3/POWERGATING_clock_N225_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_782
core/icache/cache/meta_3/POWERGATING_clock_N226_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_783
core/icache/cache/meta_3/POWERGATING_clock_N227_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_784
core/icache/cache/meta_3/POWERGATING_clock_N228_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_785
core/icache/cache/meta_3/POWERGATING_clock_N229_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_786
core/icache/cache/meta_3/POWERGATING_clock_N230_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_787
core/icache/cache/meta_3/POWERGATING_clock_N231_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_788
core/icache/cache/meta_3/POWERGATING_clock_N232_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_789
core/icache/cache/meta_3/POWERGATING_clock_N233_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_790
core/icache/cache/meta_3/POWERGATING_clock_N234_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_791
core/icache/cache/meta_3/POWERGATING_clock_N235_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_792
core/icache/cache/meta_3/POWERGATING_clock_N236_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_793
core/icache/cache/meta_3/POWERGATING_clock_N237_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_794
core/icache/cache/meta_3/POWERGATING_clock_N238_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_795
core/icache/cache/meta_3/POWERGATING_clock_N239_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_796
core/icache/cache/meta_3/POWERGATING_clock_N240_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_797
core/icache/cache/meta_3/POWERGATING_clock_N241_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_798
core/icache/cache/meta_3/POWERGATING_clock_N242_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_799
core/icache/cache/meta_3/POWERGATING_clock_N243_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_800
core/icache/cache/meta_3/POWERGATING_clock_N244_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_801
core/icache/cache/meta_3/POWERGATING_clock_N245_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_802
core/icache/cache/meta_3/POWERGATING_clock_N246_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_803
core/icache/cache/meta_3/POWERGATING_clock_N247_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_804
core/icache/cache/meta_3/POWERGATING_clock_N248_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_805
core/icache/cache/meta_3/POWERGATING_clock_N249_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_806
core/icache/cache/meta_3/POWERGATING_clock_N250_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_807
core/icache/cache/meta_3/POWERGATING_clock_N251_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_808
core/icache/cache/meta_3/POWERGATING_clock_N252_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_809
core/icache/cache/meta_3/POWERGATING_clock_N253_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_810
core/icache/cache/meta_3/POWERGATING_clock_N254_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_811
core/icache/cache/meta_3/POWERGATING_clock_N255_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_812
core/icache/cache/meta_3/POWERGATING_clock_N256_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_813
core/icache/cache/meta_3/POWERGATING_clock_N257_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_814
core/icache/cache/meta_3/POWERGATING_clock_N258_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_815
core/icache/cache/meta_3/POWERGATING_clock_N259_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_816
core/icache/cache/meta_3/POWERGATING_clock_N260_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_817
core/icache/cache/meta_3/POWERGATING_clock_N261_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_818
core/icache/cache/meta_3/POWERGATING_clock_N262_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_819
core/icache/cache/meta_3/POWERGATING_clock_N263_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_820
core/icache/cache/meta_3/POWERGATING_clock_N264_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_821
core/icache/cache/meta_3/POWERGATING_clock_N265_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_822
core/icache/cache/meta_3/POWERGATING_clock_N266_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_823
core/icache/cache/meta_3/POWERGATING_clock_N267_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_824
core/icache/cache/meta_3/POWERGATING_clock_N268_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_825
core/icache/cache/meta_3/POWERGATING_clock_N269_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_826
core/icache/cache/meta_3/POWERGATING_clock_N270_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_827
core/icache/cache/meta_3/POWERGATING_clock_N271_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_828
core/icache/cache/meta_3/POWERGATING_clock_N272_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_829
core/icache/cache/meta_3/POWERGATING_clock_N273_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_830
core/icache/cache/meta_3/POWERGATING_clock_N274_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_831
core/icache/cache/meta_3/POWERGATING_clock_N275_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_832
core/icache/cache/meta_3/POWERGATING_clock_N276_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210340_0_833
core/icache/cache/sram_0            51071.5774      4.4       4.0344       0.0000   51067.5430  ysyx_210340_Sram_8
core/icache/cache/sram_1            51071.5774      4.4       4.0344       0.0000   51067.5430  ysyx_210340_Sram_11
core/icache/cache/sram_2            51075.6118      4.5       8.0688       0.0000   51067.5430  ysyx_210340_Sram_13
core/icache/cache/sram_3            51071.5774      4.4       4.0344       0.0000   51067.5430  ysyx_210340_Sram_12
core/icache/crossbar1to2             1315.2144      0.1     367.1304       0.0000       0.0000  ysyx_210340_CacheBusCrossbar1to2_4
core/icache/crossbar1to2/arbiter      948.0840      0.1     922.5328      25.5512       0.0000  ysyx_210340_RRArbiter_5
core/icache/uncache                  6163.2185      0.5    2739.3576    3423.8609       0.0000  ysyx_210340_Uncache_0
core/id_ex_reg                      11566.6251      1.0    3773.5088    7793.1163       0.0000  ysyx_210340_PipelineReg_1_0
core/if_id_reg                       2491.9145      0.2     829.7416    1662.1729       0.0000  ysyx_210340_PipelineReg_0
core/mem                            12275.3345      1.1    8107.7992    4167.5353       0.0000  ysyx_210340_Mem_0
core/rf                             97394.4520      8.5   46700.8694   50693.5825       0.0000  ysyx_210340_RegFile_0
core2axi                             2096.5432      0.2    2096.5432       0.0000       0.0000  ysyx_210340_SimpleAxi2Axi_0
crossbar                             3597.3400      0.3    1432.2120       0.0000       0.0000  ysyx_210340_CoreBusCrossbarNto1_0
crossbar/arbiter                     2165.1280      0.2    2114.0256      51.1024       0.0000  ysyx_210340_RRArbiter_3_0
--------------------------------  ------------  -------  -----------  -----------  -----------  -----------------------------------
Total                                                    299205.8958  439971.5065  408540.3438
=====================TIMING REPORT====================
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 3
        -transition_time
Design : ysyx_210340
Date   : Thu Jan  6 15:10:15 2022
****************************************
 # A fanout number of 1000 was used for high fanout net computations.
 scc011ums_hd_lvt_ss_v1p08_125c_ccs
  Startpoint: core/dcache/cache/meta_3/tags_io_tag_r_MPORT_addr_pipe_0_reg_2_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: core/dcache/cache/fi_counter_reg_7_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  core/dcache/cache/meta_3/tags_io_tag_r_MPORT_addr_pipe_0_reg_2_/CK (LVT_DQHDV4)
                                                        0.0000    0.0000 #   0.0000 r
  core/dcache/cache/meta_3/tags_io_tag_r_MPORT_addr_pipe_0_reg_2_/Q (LVT_DQHDV4)
                                                        0.1188    0.2896     0.2896 f
  core/dcache/cache/meta_3/tags_io_tag_r_MPORT_addr[2] (net)
                                                5                 0.0000     0.2896 f
  core/dcache/cache/meta_3/U176/A1 (LVT_INOR2HDV4)      0.1188    0.0000     0.2896 f
  core/dcache/cache/meta_3/U176/ZN (LVT_INOR2HDV4)      0.0756    0.1217     0.4113 f
  core/dcache/cache/meta_3/n1134 (net)          2                 0.0000     0.4113 f
  core/dcache/cache/meta_3/U27/A1 (LVT_NAND2HDV4)       0.0756    0.0000     0.4113 f
  core/dcache/cache/meta_3/U27/ZN (LVT_NAND2HDV4)       0.1640    0.1077     0.5190 r
  core/dcache/cache/meta_3/n1196 (net)          8                 0.0000     0.5190 r
  core/dcache/cache/meta_3/U240/A1 (LVT_OR2HDV1)        0.1640    0.0000     0.5190 r
  core/dcache/cache/meta_3/U240/Z (LVT_OR2HDV1)         0.0920    0.1336     0.6526 r
  core/dcache/cache/meta_3/n1077 (net)          2                 0.0000     0.6526 r
  core/dcache/cache/meta_3/U254/I (LVT_INHDV2)          0.0920    0.0000     0.6526 r
  core/dcache/cache/meta_3/U254/ZN (LVT_INHDV2)         0.1313    0.1030     0.7556 f
  core/dcache/cache/meta_3/n2621 (net)         11                 0.0000     0.7556 f
  core/dcache/cache/meta_3/U1585/A1 (LVT_AOI22HDV1)     0.1313    0.0000     0.7556 f
  core/dcache/cache/meta_3/U1585/ZN (LVT_AOI22HDV1)     0.1636    0.1357     0.8913 r
  core/dcache/cache/meta_3/n2315 (net)          1                 0.0000     0.8913 r
  core/dcache/cache/meta_3/U1587/A3 (LVT_NAND4HDV1)     0.1636    0.0000     0.8913 r
  core/dcache/cache/meta_3/U1587/ZN (LVT_NAND4HDV1)     0.1332    0.1184     1.0098 f
  core/dcache/cache/meta_3/n2318 (net)          1                 0.0000     1.0098 f
  core/dcache/cache/meta_3/U1588/A4 (LVT_OR4HDV2)       0.1332    0.0000     1.0098 f
  core/dcache/cache/meta_3/U1588/Z (LVT_OR4HDV2)        0.0967    0.3416     1.3513 f
  core/dcache/cache/meta_3/n2343 (net)          1                 0.0000     1.3513 f
  core/dcache/cache/meta_3/U1610/A1 (LVT_OR2HDV4)       0.0967    0.0000     1.3513 f
  core/dcache/cache/meta_3/U1610/Z (LVT_OR2HDV4)        0.0569    0.1402     1.4916 f
  core/dcache/cache/meta_3/io_tag_r[1] (net)
                                                3                 0.0000     1.4916 f
  core/dcache/cache/meta_3/io_tag_r[1] (ysyx_210340_Meta_9)       0.0000     1.4916 f
  core/dcache/cache/tag_out_3[1] (net)                            0.0000     1.4916 f
  core/dcache/cache/U55/A1 (LVT_XNOR2HDV2)              0.0569    0.0000     1.4916 f
  core/dcache/cache/U55/ZN (LVT_XNOR2HDV2)              0.0601    0.1408     1.6324 r
  core/dcache/cache/n4524 (net)                 1                 0.0000     1.6324 r
  core/dcache/cache/U213/A1 (LVT_NAND3HDV2)             0.0601    0.0000     1.6324 r
  core/dcache/cache/U213/ZN (LVT_NAND3HDV2)             0.1119    0.0815     1.7139 f
  core/dcache/cache/n4522 (net)                 1                 0.0000     1.7139 f
  core/dcache/cache/U294/A2 (LVT_NOR3HDV4)              0.1119    0.0000     1.7139 f
  core/dcache/cache/U294/ZN (LVT_NOR3HDV4)              0.1760    0.1313     1.8452 r
  core/dcache/cache/n4808 (net)                 1                 0.0000     1.8452 r
  core/dcache/cache/U884/A3 (LVT_NAND3HDV4)             0.1760    0.0000     1.8452 r
  core/dcache/cache/U884/ZN (LVT_NAND3HDV4)             0.1452    0.1219     1.9671 f
  core/dcache/cache/n5026 (net)                 4                 0.0000     1.9671 f
  core/dcache/cache/U354/A2 (LVT_NAND2HDV4)             0.1452    0.0000     1.9671 f
  core/dcache/cache/U354/ZN (LVT_NAND2HDV4)             0.1360    0.1104     2.0775 r
  core/dcache/cache/n4870 (net)                 7                 0.0000     2.0775 r
  core/dcache/cache/U923/A1 (LVT_NOR2HDV4)              0.1360    0.0000     2.0775 r
  core/dcache/cache/U923/ZN (LVT_NOR2HDV4)              0.0627    0.0556     2.1330 f
  core/dcache/cache/n5933 (net)                 2                 0.0000     2.1330 f
  core/dcache/cache/U925/A1 (LVT_NOR2HDV8)              0.0627    0.0000     2.1330 f
  core/dcache/cache/U925/ZN (LVT_NOR2HDV8)              0.1582    0.0968     2.2298 r
  core/dcache/cache/n5028 (net)                 5                 0.0000     2.2298 r
  core/dcache/cache/U928/A1 (LVT_NAND2HDV8)             0.1582    0.0000     2.2298 r
  core/dcache/cache/U928/ZN (LVT_NAND2HDV8)             0.1400    0.1037     2.3335 f
  core/dcache/cache/n6126 (net)                15                 0.0000     2.3335 f
  core/dcache/cache/U288/A1 (LVT_NAND2HDV4)             0.1400    0.0000     2.3335 f
  core/dcache/cache/U288/ZN (LVT_NAND2HDV4)             0.1217    0.0720     2.4055 r
  core/dcache/cache/n4998 (net)                 2                 0.0000     2.4055 r
  core/dcache/cache/U287/I (LVT_INHDV6)                 0.1217    0.0000     2.4055 r
  core/dcache/cache/U287/ZN (LVT_INHDV6)                0.0696    0.0612     2.4667 f
  core/dcache/cache/n7819 (net)                 7                 0.0000     2.4667 f
  core/dcache/cache/U715/A1 (LVT_OAI211HDV4)            0.0696    0.0000     2.4667 f
  core/dcache/cache/U715/ZN (LVT_OAI211HDV4)            0.1751    0.1126     2.5793 r
  core/dcache/cache/n7808 (net)                 1                 0.0000     2.5793 r
  core/dcache/cache/U301/I (LVT_INHDV4)                 0.1751    0.0000     2.5793 r
  core/dcache/cache/U301/ZN (LVT_INHDV4)                0.0653    0.0547     2.6340 f
  core/dcache/cache/n4530 (net)                 1                 0.0000     2.6340 f
  core/dcache/cache/U98/I (LVT_INHDV8)                  0.0653    0.0000     2.6340 f
  core/dcache/cache/U98/ZN (LVT_INHDV8)                 0.0883    0.0672     2.7012 r
  core/dcache/cache/n4531 (net)                 8                 0.0000     2.7012 r
  core/dcache/cache/meta_0/io_idx[0] (ysyx_210340_Meta_8)         0.0000     2.7012 r
  core/dcache/cache/meta_0/io_idx[0] (net)                        0.0000     2.7012 r
  core/dcache/cache/meta_0/U296/A3 (LVT_NAND3HDV4)      0.0883    0.0000     2.7012 r
  core/dcache/cache/meta_0/U296/ZN (LVT_NAND3HDV4)      0.0856    0.0760     2.7773 f
  core/dcache/cache/meta_0/n78 (net)            1                 0.0000     2.7773 f
  core/dcache/cache/meta_0/U295/A1 (LVT_NOR2HDV4)       0.0856    0.0000     2.7773 f
  core/dcache/cache/meta_0/U295/ZN (LVT_NOR2HDV4)       0.0964    0.0734     2.8507 r
  core/dcache/cache/meta_0/n77 (net)            1                 0.0000     2.8507 r
  core/dcache/cache/meta_0/U294/A2 (LVT_NAND2HDV4)      0.0964    0.0000     2.8507 r
  core/dcache/cache/meta_0/U294/ZN (LVT_NAND2HDV4)      0.1101    0.0794     2.9301 f
  core/dcache/cache/meta_0/n785 (net)           5                 0.0000     2.9301 f
  core/dcache/cache/meta_0/U170/S (LVT_MUX2NHDV1)       0.1101    0.0000     2.9301 f
  core/dcache/cache/meta_0/U170/ZN (LVT_MUX2NHDV1)      0.0830    0.0904     3.0205 f
  core/dcache/cache/meta_0/n513 (net)           1                 0.0000     3.0205 f
  core/dcache/cache/meta_0/U609/A1 (LVT_AOI21HDV2)      0.0830    0.0000     3.0205 f
  core/dcache/cache/meta_0/U609/ZN (LVT_AOI21HDV2)      0.1319    0.0890     3.1094 r
  core/dcache/cache/meta_0/n515 (net)           1                 0.0000     3.1094 r
  core/dcache/cache/meta_0/U611/I0 (LVT_MUX2HDV4)       0.1319    0.0000     3.1094 r
  core/dcache/cache/meta_0/U611/Z (LVT_MUX2HDV4)        0.0427    0.1323     3.2417 r
  core/dcache/cache/meta_0/n516 (net)           1                 0.0000     3.2417 r
  core/dcache/cache/meta_0/U6/I0 (LVT_MUX2NHDV1)        0.0427    0.0000     3.2417 r
  core/dcache/cache/meta_0/U6/ZN (LVT_MUX2NHDV1)        0.1125    0.0672     3.3089 f
  core/dcache/cache/meta_0/n518 (net)           1                 0.0000     3.3089 f
  core/dcache/cache/meta_0/U613/A1 (LVT_AOI21HDV2)      0.1125    0.0000     3.3089 f
  core/dcache/cache/meta_0/U613/ZN (LVT_AOI21HDV2)      0.1392    0.0970     3.4059 r
  core/dcache/cache/meta_0/n519 (net)           1                 0.0000     3.4059 r
  core/dcache/cache/meta_0/U614/I1 (LVT_MUX2NHDV2)      0.1392    0.0000     3.4059 r
  core/dcache/cache/meta_0/U614/ZN (LVT_MUX2NHDV2)      0.0870    0.0758     3.4817 f
  core/dcache/cache/meta_0/n521 (net)           1                 0.0000     3.4817 f
  core/dcache/cache/meta_0/U616/A1 (LVT_AOI21HDV2)      0.0870    0.0000     3.4817 f
  core/dcache/cache/meta_0/U616/ZN (LVT_AOI21HDV2)      0.1304    0.0865     3.5682 r
  core/dcache/cache/meta_0/n522 (net)           1                 0.0000     3.5682 r
  core/dcache/cache/meta_0/U72/I0 (LVT_MUX2NHDV1)       0.1304    0.0000     3.5682 r
  core/dcache/cache/meta_0/U72/ZN (LVT_MUX2NHDV1)       0.1210    0.0866     3.6548 f
  core/dcache/cache/meta_0/n524 (net)           1                 0.0000     3.6548 f
  core/dcache/cache/meta_0/U618/A1 (LVT_AOI21HDV2)      0.1210    0.0000     3.6548 f
  core/dcache/cache/meta_0/U618/ZN (LVT_AOI21HDV2)      0.1247    0.0913     3.7461 r
  core/dcache/cache/meta_0/n525 (net)           1                 0.0000     3.7461 r
  core/dcache/cache/meta_0/U70/I0 (LVT_MUX2NHDV1)       0.1247    0.0000     3.7461 r
  core/dcache/cache/meta_0/U70/ZN (LVT_MUX2NHDV1)       0.1325    0.0855     3.8316 f
  core/dcache/cache/meta_0/n527 (net)           1                 0.0000     3.8316 f
  core/dcache/cache/meta_0/U620/A1 (LVT_AOI21HDV2)      0.1325    0.0000     3.8316 f
  core/dcache/cache/meta_0/U620/ZN (LVT_AOI21HDV2)      0.1258    0.0929     3.9245 r
  core/dcache/cache/meta_0/n528 (net)           1                 0.0000     3.9245 r
  core/dcache/cache/meta_0/U68/I0 (LVT_MUX2NHDV1)       0.1258    0.0000     3.9245 r
  core/dcache/cache/meta_0/U68/ZN (LVT_MUX2NHDV1)       0.1253    0.0857     4.0102 f
  core/dcache/cache/meta_0/n530 (net)           1                 0.0000     4.0102 f
  core/dcache/cache/meta_0/U622/A1 (LVT_AOI21HDV2)      0.1253    0.0000     4.0102 f
  core/dcache/cache/meta_0/U622/ZN (LVT_AOI21HDV2)      0.1323    0.0963     4.1065 r
  core/dcache/cache/meta_0/n531 (net)           1                 0.0000     4.1065 r
  core/dcache/cache/meta_0/U112/A1 (LVT_NAND2HDV2)      0.1323    0.0000     4.1065 r
  core/dcache/cache/meta_0/U112/ZN (LVT_NAND2HDV2)      0.0648    0.0574     4.1640 f
  core/dcache/cache/meta_0/n55 (net)            1                 0.0000     4.1640 f
  core/dcache/cache/meta_0/U66/A1 (LVT_NAND2HDV2)       0.0648    0.0000     4.1640 f
  core/dcache/cache/meta_0/U66/ZN (LVT_NAND2HDV2)       0.0732    0.0448     4.2088 r
  core/dcache/cache/meta_0/n54 (net)            1                 0.0000     4.2088 r
  core/dcache/cache/meta_0/U65/A1 (LVT_NAND2HDV2)       0.0732    0.0000     4.2088 r
  core/dcache/cache/meta_0/U65/ZN (LVT_NAND2HDV2)       0.0609    0.0491     4.2579 f
  core/dcache/cache/meta_0/n53 (net)            1                 0.0000     4.2579 f
  core/dcache/cache/meta_0/U64/A1 (LVT_NAND2HDV2)       0.0609    0.0000     4.2579 f
  core/dcache/cache/meta_0/U64/ZN (LVT_NAND2HDV2)       0.0756    0.0438     4.3017 r
  core/dcache/cache/meta_0/n539 (net)           1                 0.0000     4.3017 r
  core/dcache/cache/meta_0/U629/A1 (LVT_NAND2HDV2)      0.0756    0.0000     4.3017 r
  core/dcache/cache/meta_0/U629/ZN (LVT_NAND2HDV2)      0.0610    0.0493     4.3510 f
  core/dcache/cache/meta_0/n543 (net)           1                 0.0000     4.3510 f
  core/dcache/cache/meta_0/U632/A1 (LVT_AOI21HDV2)      0.0610    0.0000     4.3510 f
  core/dcache/cache/meta_0/U632/ZN (LVT_AOI21HDV2)      0.1233    0.0865     4.4376 r
  core/dcache/cache/meta_0/n545 (net)           1                 0.0000     4.4376 r
  core/dcache/cache/meta_0/U62/A1 (LVT_NAND2HDV2)       0.1233    0.0000     4.4376 r
  core/dcache/cache/meta_0/U62/ZN (LVT_NAND2HDV2)       0.0629    0.0562     4.4937 f
  core/dcache/cache/meta_0/n547 (net)           1                 0.0000     4.4937 f
  core/dcache/cache/meta_0/U60/A1 (LVT_NAND3HDV2)       0.0629    0.0000     4.4937 f
  core/dcache/cache/meta_0/U60/ZN (LVT_NAND3HDV2)       0.1030    0.0510     4.5447 r
  core/dcache/cache/meta_0/n550 (net)           1                 0.0000     4.5447 r
  core/dcache/cache/meta_0/U636/A1 (LVT_NAND2HDV2)      0.1030    0.0000     4.5447 r
  core/dcache/cache/meta_0/U636/ZN (LVT_NAND2HDV2)      0.0609    0.0536     4.5983 f
  core/dcache/cache/meta_0/n555 (net)           1                 0.0000     4.5983 f
  core/dcache/cache/meta_0/U309/A1 (LVT_AO21HDV4)       0.0609    0.0000     4.5983 f
  core/dcache/cache/meta_0/U309/Z (LVT_AO21HDV4)        0.0538    0.1476     4.7458 f
  core/dcache/cache/meta_0/n90 (net)            1                 0.0000     4.7458 f
  core/dcache/cache/meta_0/U640/A1 (LVT_AOI21HDV4)      0.0538    0.0000     4.7458 f
  core/dcache/cache/meta_0/U640/ZN (LVT_AOI21HDV4)      0.1049    0.0714     4.8173 r
  core/dcache/cache/meta_0/n559 (net)           1                 0.0000     4.8173 r
  core/dcache/cache/meta_0/U20/I0 (LVT_MUX2NHDV2)       0.1049    0.0000     4.8173 r
  core/dcache/cache/meta_0/U20/ZN (LVT_MUX2NHDV2)       0.1454    0.0867     4.9040 f
  core/dcache/cache/meta_0/n562 (net)           1                 0.0000     4.9040 f
  core/dcache/cache/meta_0/U111/A1 (LVT_AOI21HDV4)      0.1454    0.0000     4.9040 f
  core/dcache/cache/meta_0/U111/ZN (LVT_AOI21HDV4)      0.1117    0.0842     4.9882 r
  core/dcache/cache/meta_0/n52 (net)            1                 0.0000     4.9882 r
  core/dcache/cache/meta_0/U56/A1 (LVT_OAI21HDV2)       0.1117    0.0000     4.9882 r
  core/dcache/cache/meta_0/U56/ZN (LVT_OAI21HDV2)       0.0956    0.0774     5.0656 f
  core/dcache/cache/meta_0/n51 (net)            1                 0.0000     5.0656 f
  core/dcache/cache/meta_0/U110/A1 (LVT_AOI21HDV4)      0.0956    0.0000     5.0656 f
  core/dcache/cache/meta_0/U110/ZN (LVT_AOI21HDV4)      0.1228    0.0897     5.1553 r
  core/dcache/cache/meta_0/n50 (net)            1                 0.0000     5.1553 r
  core/dcache/cache/meta_0/U109/A1 (LVT_OAI21HDV4)      0.1228    0.0000     5.1553 r
  core/dcache/cache/meta_0/U109/ZN (LVT_OAI21HDV4)      0.0841    0.0628     5.2181 f
  core/dcache/cache/meta_0/n578 (net)           1                 0.0000     5.2181 f
  core/dcache/cache/meta_0/U646/A1 (LVT_AOI21HDV4)      0.0841    0.0000     5.2181 f
  core/dcache/cache/meta_0/U646/ZN (LVT_AOI21HDV4)      0.1064    0.0764     5.2945 r
  core/dcache/cache/meta_0/n579 (net)           1                 0.0000     5.2945 r
  core/dcache/cache/meta_0/U647/I0 (LVT_MUX2NHDV2)      0.1064    0.0000     5.2945 r
  core/dcache/cache/meta_0/U647/ZN (LVT_MUX2NHDV2)      0.1152    0.0744     5.3689 f
  core/dcache/cache/meta_0/n581 (net)           1                 0.0000     5.3689 f
  core/dcache/cache/meta_0/U648/A1 (LVT_AOI21HDV2)      0.1152    0.0000     5.3689 f
  core/dcache/cache/meta_0/U648/ZN (LVT_AOI21HDV2)      0.1323    0.0949     5.4637 r
  core/dcache/cache/meta_0/n583 (net)           1                 0.0000     5.4637 r
  core/dcache/cache/meta_0/U649/A1 (LVT_NAND2HDV2)      0.1323    0.0000     5.4637 r
  core/dcache/cache/meta_0/U649/ZN (LVT_NAND2HDV2)      0.0837    0.0725     5.5362 f
  core/dcache/cache/meta_0/n586 (net)           1                 0.0000     5.5362 f
  core/dcache/cache/meta_0/U21/A1 (LVT_AOI21HDV4)       0.0837    0.0000     5.5362 f
  core/dcache/cache/meta_0/U21/ZN (LVT_AOI21HDV4)       0.1119    0.0830     5.6193 r
  core/dcache/cache/meta_0/n706 (net)           2                 0.0000     5.6193 r
  core/dcache/cache/meta_0/U49/A1 (LVT_NAND2HDV1)       0.1119    0.0000     5.6193 r
  core/dcache/cache/meta_0/U49/ZN (LVT_NAND2HDV1)       0.0735    0.0646     5.6839 f
  core/dcache/cache/meta_0/n625 (net)           1                 0.0000     5.6839 f
  core/dcache/cache/meta_0/U28/A1 (LVT_NAND3HDV2)       0.0735    0.0000     5.6839 f
  core/dcache/cache/meta_0/U28/ZN (LVT_NAND3HDV2)       0.0928    0.0539     5.7377 r
  core/dcache/cache/meta_0/io_valid_r_async (net)
                                                1                 0.0000     5.7377 r
  core/dcache/cache/meta_0/io_valid_r_async (ysyx_210340_Meta_8)
                                                                  0.0000     5.7377 r
  core/dcache/cache/meta_0_io_valid_r_async (net)                 0.0000     5.7377 r
  core/dcache/cache/U93/A1 (LVT_NAND2HDV2)              0.0928    0.0000     5.7377 r
  core/dcache/cache/U93/ZN (LVT_NAND2HDV2)              0.0671    0.0515     5.7893 f
  core/dcache/cache/n4557 (net)                 1                 0.0000     5.7893 f
  core/dcache/cache/U92/I (LVT_INHDV2)                  0.0671    0.0000     5.7893 f
  core/dcache/cache/U92/ZN (LVT_INHDV2)                 0.0478    0.0426     5.8319 r
  core/dcache/cache/n4505 (net)                 1                 0.0000     5.8319 r
  core/dcache/cache/U91/A2 (LVT_NAND2HDV2)              0.0478    0.0000     5.8319 r
  core/dcache/cache/U91/ZN (LVT_NAND2HDV2)              0.0797    0.0604     5.8923 f
  core/dcache/cache/n4977 (net)                 2                 0.0000     5.8923 f
  core/dcache/cache/U90/A1 (LVT_NAND2HDV2)              0.0797    0.0000     5.8923 f
  core/dcache/cache/U90/ZN (LVT_NAND2HDV2)              0.1057    0.0706     5.9628 r
  core/dcache/cache/n7829 (net)                 2                 0.0000     5.9628 r
  core/dcache/cache/U714/I (LVT_INHDV4)                 0.1057    0.0000     5.9628 r
  core/dcache/cache/U714/ZN (LVT_INHDV4)                0.0517    0.0464     6.0093 f
  core/dcache/cache/n4560 (net)                 1                 0.0000     6.0093 f
  core/dcache/cache/U712/A1 (LVT_NAND2HDV8)             0.0517    0.0000     6.0093 f
  core/dcache/cache/U712/ZN (LVT_NAND2HDV8)             0.0719    0.0500     6.0593 r
  core/dcache/cache/n7814 (net)                 4                 0.0000     6.0593 r
  core/dcache/cache/U708/A1 (LVT_NAND2HDV8)             0.0719    0.0000     6.0593 r
  core/dcache/cache/U708/ZN (LVT_NAND2HDV8)             0.0721    0.0557     6.1150 f
  core/dcache/cache/n4551 (net)                 4                 0.0000     6.1150 f
  core/dcache/cache/U705/A1 (LVT_NAND2HDV2)             0.0721    0.0000     6.1150 f
  core/dcache/cache/U705/ZN (LVT_NAND2HDV2)             0.0520    0.0439     6.1589 r
  core/dcache/cache/n7839 (net)                 1                 0.0000     6.1589 r
  core/dcache/cache/U5030/B (LVT_OAI21HDV1)             0.0520    0.0000     6.1589 r
  core/dcache/cache/U5030/ZN (LVT_OAI21HDV1)            0.0641    0.0532     6.2120 f
  core/dcache/cache/n3681 (net)                 1                 0.0000     6.2120 f
  core/dcache/cache/fi_counter_reg_7_/D (LVT_DQHDV2)    0.0641    0.0000     6.2120 f
  data arrival time                                                          6.2120
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  core/dcache/cache/fi_counter_reg_7_/CK (LVT_DQHDV2)             0.0000     6.3500 r
  library setup time                                             -0.1379     6.2121
  data required time                                                         6.2121
  ------------------------------------------------------------------------------------
  data required time                                                         6.2121
  data arrival time                                                         -6.2120
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0000
  Startpoint: core/dcache/cache/meta_3/tags_io_tag_r_MPORT_addr_pipe_0_reg_2_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: core/dcache/cache/fi_counter_reg_4_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  core/dcache/cache/meta_3/tags_io_tag_r_MPORT_addr_pipe_0_reg_2_/CK (LVT_DQHDV4)
                                                        0.0000    0.0000 #   0.0000 r
  core/dcache/cache/meta_3/tags_io_tag_r_MPORT_addr_pipe_0_reg_2_/Q (LVT_DQHDV4)
                                                        0.1188    0.2896     0.2896 f
  core/dcache/cache/meta_3/tags_io_tag_r_MPORT_addr[2] (net)
                                                5                 0.0000     0.2896 f
  core/dcache/cache/meta_3/U176/A1 (LVT_INOR2HDV4)      0.1188    0.0000     0.2896 f
  core/dcache/cache/meta_3/U176/ZN (LVT_INOR2HDV4)      0.0756    0.1217     0.4113 f
  core/dcache/cache/meta_3/n1134 (net)          2                 0.0000     0.4113 f
  core/dcache/cache/meta_3/U27/A1 (LVT_NAND2HDV4)       0.0756    0.0000     0.4113 f
  core/dcache/cache/meta_3/U27/ZN (LVT_NAND2HDV4)       0.1640    0.1077     0.5190 r
  core/dcache/cache/meta_3/n1196 (net)          8                 0.0000     0.5190 r
  core/dcache/cache/meta_3/U240/A1 (LVT_OR2HDV1)        0.1640    0.0000     0.5190 r
  core/dcache/cache/meta_3/U240/Z (LVT_OR2HDV1)         0.0920    0.1336     0.6526 r
  core/dcache/cache/meta_3/n1077 (net)          2                 0.0000     0.6526 r
  core/dcache/cache/meta_3/U254/I (LVT_INHDV2)          0.0920    0.0000     0.6526 r
  core/dcache/cache/meta_3/U254/ZN (LVT_INHDV2)         0.1313    0.1030     0.7556 f
  core/dcache/cache/meta_3/n2621 (net)         11                 0.0000     0.7556 f
  core/dcache/cache/meta_3/U1585/A1 (LVT_AOI22HDV1)     0.1313    0.0000     0.7556 f
  core/dcache/cache/meta_3/U1585/ZN (LVT_AOI22HDV1)     0.1636    0.1357     0.8913 r
  core/dcache/cache/meta_3/n2315 (net)          1                 0.0000     0.8913 r
  core/dcache/cache/meta_3/U1587/A3 (LVT_NAND4HDV1)     0.1636    0.0000     0.8913 r
  core/dcache/cache/meta_3/U1587/ZN (LVT_NAND4HDV1)     0.1332    0.1184     1.0098 f
  core/dcache/cache/meta_3/n2318 (net)          1                 0.0000     1.0098 f
  core/dcache/cache/meta_3/U1588/A4 (LVT_OR4HDV2)       0.1332    0.0000     1.0098 f
  core/dcache/cache/meta_3/U1588/Z (LVT_OR4HDV2)        0.0967    0.3416     1.3513 f
  core/dcache/cache/meta_3/n2343 (net)          1                 0.0000     1.3513 f
  core/dcache/cache/meta_3/U1610/A1 (LVT_OR2HDV4)       0.0967    0.0000     1.3513 f
  core/dcache/cache/meta_3/U1610/Z (LVT_OR2HDV4)        0.0569    0.1402     1.4916 f
  core/dcache/cache/meta_3/io_tag_r[1] (net)
                                                3                 0.0000     1.4916 f
  core/dcache/cache/meta_3/io_tag_r[1] (ysyx_210340_Meta_9)       0.0000     1.4916 f
  core/dcache/cache/tag_out_3[1] (net)                            0.0000     1.4916 f
  core/dcache/cache/U55/A1 (LVT_XNOR2HDV2)              0.0569    0.0000     1.4916 f
  core/dcache/cache/U55/ZN (LVT_XNOR2HDV2)              0.0601    0.1408     1.6324 r
  core/dcache/cache/n4524 (net)                 1                 0.0000     1.6324 r
  core/dcache/cache/U213/A1 (LVT_NAND3HDV2)             0.0601    0.0000     1.6324 r
  core/dcache/cache/U213/ZN (LVT_NAND3HDV2)             0.1119    0.0815     1.7139 f
  core/dcache/cache/n4522 (net)                 1                 0.0000     1.7139 f
  core/dcache/cache/U294/A2 (LVT_NOR3HDV4)              0.1119    0.0000     1.7139 f
  core/dcache/cache/U294/ZN (LVT_NOR3HDV4)              0.1760    0.1313     1.8452 r
  core/dcache/cache/n4808 (net)                 1                 0.0000     1.8452 r
  core/dcache/cache/U884/A3 (LVT_NAND3HDV4)             0.1760    0.0000     1.8452 r
  core/dcache/cache/U884/ZN (LVT_NAND3HDV4)             0.1452    0.1219     1.9671 f
  core/dcache/cache/n5026 (net)                 4                 0.0000     1.9671 f
  core/dcache/cache/U354/A2 (LVT_NAND2HDV4)             0.1452    0.0000     1.9671 f
  core/dcache/cache/U354/ZN (LVT_NAND2HDV4)             0.1360    0.1104     2.0775 r
  core/dcache/cache/n4870 (net)                 7                 0.0000     2.0775 r
  core/dcache/cache/U923/A1 (LVT_NOR2HDV4)              0.1360    0.0000     2.0775 r
  core/dcache/cache/U923/ZN (LVT_NOR2HDV4)              0.0627    0.0556     2.1330 f
  core/dcache/cache/n5933 (net)                 2                 0.0000     2.1330 f
  core/dcache/cache/U925/A1 (LVT_NOR2HDV8)              0.0627    0.0000     2.1330 f
  core/dcache/cache/U925/ZN (LVT_NOR2HDV8)              0.1582    0.0968     2.2298 r
  core/dcache/cache/n5028 (net)                 5                 0.0000     2.2298 r
  core/dcache/cache/U928/A1 (LVT_NAND2HDV8)             0.1582    0.0000     2.2298 r
  core/dcache/cache/U928/ZN (LVT_NAND2HDV8)             0.1400    0.1037     2.3335 f
  core/dcache/cache/n6126 (net)                15                 0.0000     2.3335 f
  core/dcache/cache/U288/A1 (LVT_NAND2HDV4)             0.1400    0.0000     2.3335 f
  core/dcache/cache/U288/ZN (LVT_NAND2HDV4)             0.1217    0.0720     2.4055 r
  core/dcache/cache/n4998 (net)                 2                 0.0000     2.4055 r
  core/dcache/cache/U287/I (LVT_INHDV6)                 0.1217    0.0000     2.4055 r
  core/dcache/cache/U287/ZN (LVT_INHDV6)                0.0696    0.0612     2.4667 f
  core/dcache/cache/n7819 (net)                 7                 0.0000     2.4667 f
  core/dcache/cache/U715/A1 (LVT_OAI211HDV4)            0.0696    0.0000     2.4667 f
  core/dcache/cache/U715/ZN (LVT_OAI211HDV4)            0.1751    0.1126     2.5793 r
  core/dcache/cache/n7808 (net)                 1                 0.0000     2.5793 r
  core/dcache/cache/U301/I (LVT_INHDV4)                 0.1751    0.0000     2.5793 r
  core/dcache/cache/U301/ZN (LVT_INHDV4)                0.0653    0.0547     2.6340 f
  core/dcache/cache/n4530 (net)                 1                 0.0000     2.6340 f
  core/dcache/cache/U98/I (LVT_INHDV8)                  0.0653    0.0000     2.6340 f
  core/dcache/cache/U98/ZN (LVT_INHDV8)                 0.0883    0.0672     2.7012 r
  core/dcache/cache/n4531 (net)                 8                 0.0000     2.7012 r
  core/dcache/cache/meta_0/io_idx[0] (ysyx_210340_Meta_8)         0.0000     2.7012 r
  core/dcache/cache/meta_0/io_idx[0] (net)                        0.0000     2.7012 r
  core/dcache/cache/meta_0/U296/A3 (LVT_NAND3HDV4)      0.0883    0.0000     2.7012 r
  core/dcache/cache/meta_0/U296/ZN (LVT_NAND3HDV4)      0.0856    0.0760     2.7773 f
  core/dcache/cache/meta_0/n78 (net)            1                 0.0000     2.7773 f
  core/dcache/cache/meta_0/U295/A1 (LVT_NOR2HDV4)       0.0856    0.0000     2.7773 f
  core/dcache/cache/meta_0/U295/ZN (LVT_NOR2HDV4)       0.0964    0.0734     2.8507 r
  core/dcache/cache/meta_0/n77 (net)            1                 0.0000     2.8507 r
  core/dcache/cache/meta_0/U294/A2 (LVT_NAND2HDV4)      0.0964    0.0000     2.8507 r
  core/dcache/cache/meta_0/U294/ZN (LVT_NAND2HDV4)      0.1101    0.0794     2.9301 f
  core/dcache/cache/meta_0/n785 (net)           5                 0.0000     2.9301 f
  core/dcache/cache/meta_0/U170/S (LVT_MUX2NHDV1)       0.1101    0.0000     2.9301 f
  core/dcache/cache/meta_0/U170/ZN (LVT_MUX2NHDV1)      0.0830    0.0904     3.0205 f
  core/dcache/cache/meta_0/n513 (net)           1                 0.0000     3.0205 f
  core/dcache/cache/meta_0/U609/A1 (LVT_AOI21HDV2)      0.0830    0.0000     3.0205 f
  core/dcache/cache/meta_0/U609/ZN (LVT_AOI21HDV2)      0.1319    0.0890     3.1094 r
  core/dcache/cache/meta_0/n515 (net)           1                 0.0000     3.1094 r
  core/dcache/cache/meta_0/U611/I0 (LVT_MUX2HDV4)       0.1319    0.0000     3.1094 r
  core/dcache/cache/meta_0/U611/Z (LVT_MUX2HDV4)        0.0427    0.1323     3.2417 r
  core/dcache/cache/meta_0/n516 (net)           1                 0.0000     3.2417 r
  core/dcache/cache/meta_0/U6/I0 (LVT_MUX2NHDV1)        0.0427    0.0000     3.2417 r
  core/dcache/cache/meta_0/U6/ZN (LVT_MUX2NHDV1)        0.1125    0.0672     3.3089 f
  core/dcache/cache/meta_0/n518 (net)           1                 0.0000     3.3089 f
  core/dcache/cache/meta_0/U613/A1 (LVT_AOI21HDV2)      0.1125    0.0000     3.3089 f
  core/dcache/cache/meta_0/U613/ZN (LVT_AOI21HDV2)      0.1392    0.0970     3.4059 r
  core/dcache/cache/meta_0/n519 (net)           1                 0.0000     3.4059 r
  core/dcache/cache/meta_0/U614/I1 (LVT_MUX2NHDV2)      0.1392    0.0000     3.4059 r
  core/dcache/cache/meta_0/U614/ZN (LVT_MUX2NHDV2)      0.0870    0.0758     3.4817 f
  core/dcache/cache/meta_0/n521 (net)           1                 0.0000     3.4817 f
  core/dcache/cache/meta_0/U616/A1 (LVT_AOI21HDV2)      0.0870    0.0000     3.4817 f
  core/dcache/cache/meta_0/U616/ZN (LVT_AOI21HDV2)      0.1304    0.0865     3.5682 r
  core/dcache/cache/meta_0/n522 (net)           1                 0.0000     3.5682 r
  core/dcache/cache/meta_0/U72/I0 (LVT_MUX2NHDV1)       0.1304    0.0000     3.5682 r
  core/dcache/cache/meta_0/U72/ZN (LVT_MUX2NHDV1)       0.1210    0.0866     3.6548 f
  core/dcache/cache/meta_0/n524 (net)           1                 0.0000     3.6548 f
  core/dcache/cache/meta_0/U618/A1 (LVT_AOI21HDV2)      0.1210    0.0000     3.6548 f
  core/dcache/cache/meta_0/U618/ZN (LVT_AOI21HDV2)      0.1247    0.0913     3.7461 r
  core/dcache/cache/meta_0/n525 (net)           1                 0.0000     3.7461 r
  core/dcache/cache/meta_0/U70/I0 (LVT_MUX2NHDV1)       0.1247    0.0000     3.7461 r
  core/dcache/cache/meta_0/U70/ZN (LVT_MUX2NHDV1)       0.1325    0.0855     3.8316 f
  core/dcache/cache/meta_0/n527 (net)           1                 0.0000     3.8316 f
  core/dcache/cache/meta_0/U620/A1 (LVT_AOI21HDV2)      0.1325    0.0000     3.8316 f
  core/dcache/cache/meta_0/U620/ZN (LVT_AOI21HDV2)      0.1258    0.0929     3.9245 r
  core/dcache/cache/meta_0/n528 (net)           1                 0.0000     3.9245 r
  core/dcache/cache/meta_0/U68/I0 (LVT_MUX2NHDV1)       0.1258    0.0000     3.9245 r
  core/dcache/cache/meta_0/U68/ZN (LVT_MUX2NHDV1)       0.1253    0.0857     4.0102 f
  core/dcache/cache/meta_0/n530 (net)           1                 0.0000     4.0102 f
  core/dcache/cache/meta_0/U622/A1 (LVT_AOI21HDV2)      0.1253    0.0000     4.0102 f
  core/dcache/cache/meta_0/U622/ZN (LVT_AOI21HDV2)      0.1323    0.0963     4.1065 r
  core/dcache/cache/meta_0/n531 (net)           1                 0.0000     4.1065 r
  core/dcache/cache/meta_0/U112/A1 (LVT_NAND2HDV2)      0.1323    0.0000     4.1065 r
  core/dcache/cache/meta_0/U112/ZN (LVT_NAND2HDV2)      0.0648    0.0574     4.1640 f
  core/dcache/cache/meta_0/n55 (net)            1                 0.0000     4.1640 f
  core/dcache/cache/meta_0/U66/A1 (LVT_NAND2HDV2)       0.0648    0.0000     4.1640 f
  core/dcache/cache/meta_0/U66/ZN (LVT_NAND2HDV2)       0.0732    0.0448     4.2088 r
  core/dcache/cache/meta_0/n54 (net)            1                 0.0000     4.2088 r
  core/dcache/cache/meta_0/U65/A1 (LVT_NAND2HDV2)       0.0732    0.0000     4.2088 r
  core/dcache/cache/meta_0/U65/ZN (LVT_NAND2HDV2)       0.0609    0.0491     4.2579 f
  core/dcache/cache/meta_0/n53 (net)            1                 0.0000     4.2579 f
  core/dcache/cache/meta_0/U64/A1 (LVT_NAND2HDV2)       0.0609    0.0000     4.2579 f
  core/dcache/cache/meta_0/U64/ZN (LVT_NAND2HDV2)       0.0756    0.0438     4.3017 r
  core/dcache/cache/meta_0/n539 (net)           1                 0.0000     4.3017 r
  core/dcache/cache/meta_0/U629/A1 (LVT_NAND2HDV2)      0.0756    0.0000     4.3017 r
  core/dcache/cache/meta_0/U629/ZN (LVT_NAND2HDV2)      0.0610    0.0493     4.3510 f
  core/dcache/cache/meta_0/n543 (net)           1                 0.0000     4.3510 f
  core/dcache/cache/meta_0/U632/A1 (LVT_AOI21HDV2)      0.0610    0.0000     4.3510 f
  core/dcache/cache/meta_0/U632/ZN (LVT_AOI21HDV2)      0.1233    0.0865     4.4376 r
  core/dcache/cache/meta_0/n545 (net)           1                 0.0000     4.4376 r
  core/dcache/cache/meta_0/U62/A1 (LVT_NAND2HDV2)       0.1233    0.0000     4.4376 r
  core/dcache/cache/meta_0/U62/ZN (LVT_NAND2HDV2)       0.0629    0.0562     4.4937 f
  core/dcache/cache/meta_0/n547 (net)           1                 0.0000     4.4937 f
  core/dcache/cache/meta_0/U60/A1 (LVT_NAND3HDV2)       0.0629    0.0000     4.4937 f
  core/dcache/cache/meta_0/U60/ZN (LVT_NAND3HDV2)       0.1030    0.0510     4.5447 r
  core/dcache/cache/meta_0/n550 (net)           1                 0.0000     4.5447 r
  core/dcache/cache/meta_0/U636/A1 (LVT_NAND2HDV2)      0.1030    0.0000     4.5447 r
  core/dcache/cache/meta_0/U636/ZN (LVT_NAND2HDV2)      0.0609    0.0536     4.5983 f
  core/dcache/cache/meta_0/n555 (net)           1                 0.0000     4.5983 f
  core/dcache/cache/meta_0/U309/A1 (LVT_AO21HDV4)       0.0609    0.0000     4.5983 f
  core/dcache/cache/meta_0/U309/Z (LVT_AO21HDV4)        0.0538    0.1476     4.7458 f
  core/dcache/cache/meta_0/n90 (net)            1                 0.0000     4.7458 f
  core/dcache/cache/meta_0/U640/A1 (LVT_AOI21HDV4)      0.0538    0.0000     4.7458 f
  core/dcache/cache/meta_0/U640/ZN (LVT_AOI21HDV4)      0.1049    0.0714     4.8173 r
  core/dcache/cache/meta_0/n559 (net)           1                 0.0000     4.8173 r
  core/dcache/cache/meta_0/U20/I0 (LVT_MUX2NHDV2)       0.1049    0.0000     4.8173 r
  core/dcache/cache/meta_0/U20/ZN (LVT_MUX2NHDV2)       0.1454    0.0867     4.9040 f
  core/dcache/cache/meta_0/n562 (net)           1                 0.0000     4.9040 f
  core/dcache/cache/meta_0/U111/A1 (LVT_AOI21HDV4)      0.1454    0.0000     4.9040 f
  core/dcache/cache/meta_0/U111/ZN (LVT_AOI21HDV4)      0.1117    0.0842     4.9882 r
  core/dcache/cache/meta_0/n52 (net)            1                 0.0000     4.9882 r
  core/dcache/cache/meta_0/U56/A1 (LVT_OAI21HDV2)       0.1117    0.0000     4.9882 r
  core/dcache/cache/meta_0/U56/ZN (LVT_OAI21HDV2)       0.0956    0.0774     5.0656 f
  core/dcache/cache/meta_0/n51 (net)            1                 0.0000     5.0656 f
  core/dcache/cache/meta_0/U110/A1 (LVT_AOI21HDV4)      0.0956    0.0000     5.0656 f
  core/dcache/cache/meta_0/U110/ZN (LVT_AOI21HDV4)      0.1228    0.0897     5.1553 r
  core/dcache/cache/meta_0/n50 (net)            1                 0.0000     5.1553 r
  core/dcache/cache/meta_0/U109/A1 (LVT_OAI21HDV4)      0.1228    0.0000     5.1553 r
  core/dcache/cache/meta_0/U109/ZN (LVT_OAI21HDV4)      0.0841    0.0628     5.2181 f
  core/dcache/cache/meta_0/n578 (net)           1                 0.0000     5.2181 f
  core/dcache/cache/meta_0/U646/A1 (LVT_AOI21HDV4)      0.0841    0.0000     5.2181 f
  core/dcache/cache/meta_0/U646/ZN (LVT_AOI21HDV4)      0.1064    0.0764     5.2945 r
  core/dcache/cache/meta_0/n579 (net)           1                 0.0000     5.2945 r
  core/dcache/cache/meta_0/U647/I0 (LVT_MUX2NHDV2)      0.1064    0.0000     5.2945 r
  core/dcache/cache/meta_0/U647/ZN (LVT_MUX2NHDV2)      0.1152    0.0744     5.3689 f
  core/dcache/cache/meta_0/n581 (net)           1                 0.0000     5.3689 f
  core/dcache/cache/meta_0/U648/A1 (LVT_AOI21HDV2)      0.1152    0.0000     5.3689 f
  core/dcache/cache/meta_0/U648/ZN (LVT_AOI21HDV2)      0.1323    0.0949     5.4637 r
  core/dcache/cache/meta_0/n583 (net)           1                 0.0000     5.4637 r
  core/dcache/cache/meta_0/U649/A1 (LVT_NAND2HDV2)      0.1323    0.0000     5.4637 r
  core/dcache/cache/meta_0/U649/ZN (LVT_NAND2HDV2)      0.0837    0.0725     5.5362 f
  core/dcache/cache/meta_0/n586 (net)           1                 0.0000     5.5362 f
  core/dcache/cache/meta_0/U21/A1 (LVT_AOI21HDV4)       0.0837    0.0000     5.5362 f
  core/dcache/cache/meta_0/U21/ZN (LVT_AOI21HDV4)       0.1119    0.0830     5.6193 r
  core/dcache/cache/meta_0/n706 (net)           2                 0.0000     5.6193 r
  core/dcache/cache/meta_0/U49/A1 (LVT_NAND2HDV1)       0.1119    0.0000     5.6193 r
  core/dcache/cache/meta_0/U49/ZN (LVT_NAND2HDV1)       0.0735    0.0646     5.6839 f
  core/dcache/cache/meta_0/n625 (net)           1                 0.0000     5.6839 f
  core/dcache/cache/meta_0/U28/A1 (LVT_NAND3HDV2)       0.0735    0.0000     5.6839 f
  core/dcache/cache/meta_0/U28/ZN (LVT_NAND3HDV2)       0.0928    0.0539     5.7377 r
  core/dcache/cache/meta_0/io_valid_r_async (net)
                                                1                 0.0000     5.7377 r
  core/dcache/cache/meta_0/io_valid_r_async (ysyx_210340_Meta_8)
                                                                  0.0000     5.7377 r
  core/dcache/cache/meta_0_io_valid_r_async (net)                 0.0000     5.7377 r
  core/dcache/cache/U93/A1 (LVT_NAND2HDV2)              0.0928    0.0000     5.7377 r
  core/dcache/cache/U93/ZN (LVT_NAND2HDV2)              0.0671    0.0515     5.7893 f
  core/dcache/cache/n4557 (net)                 1                 0.0000     5.7893 f
  core/dcache/cache/U92/I (LVT_INHDV2)                  0.0671    0.0000     5.7893 f
  core/dcache/cache/U92/ZN (LVT_INHDV2)                 0.0478    0.0426     5.8319 r
  core/dcache/cache/n4505 (net)                 1                 0.0000     5.8319 r
  core/dcache/cache/U91/A2 (LVT_NAND2HDV2)              0.0478    0.0000     5.8319 r
  core/dcache/cache/U91/ZN (LVT_NAND2HDV2)              0.0797    0.0604     5.8923 f
  core/dcache/cache/n4977 (net)                 2                 0.0000     5.8923 f
  core/dcache/cache/U90/A1 (LVT_NAND2HDV2)              0.0797    0.0000     5.8923 f
  core/dcache/cache/U90/ZN (LVT_NAND2HDV2)              0.1057    0.0706     5.9628 r
  core/dcache/cache/n7829 (net)                 2                 0.0000     5.9628 r
  core/dcache/cache/U714/I (LVT_INHDV4)                 0.1057    0.0000     5.9628 r
  core/dcache/cache/U714/ZN (LVT_INHDV4)                0.0517    0.0464     6.0093 f
  core/dcache/cache/n4560 (net)                 1                 0.0000     6.0093 f
  core/dcache/cache/U712/A1 (LVT_NAND2HDV8)             0.0517    0.0000     6.0093 f
  core/dcache/cache/U712/ZN (LVT_NAND2HDV8)             0.0719    0.0500     6.0593 r
  core/dcache/cache/n7814 (net)                 4                 0.0000     6.0593 r
  core/dcache/cache/U708/A1 (LVT_NAND2HDV8)             0.0719    0.0000     6.0593 r
  core/dcache/cache/U708/ZN (LVT_NAND2HDV8)             0.0721    0.0557     6.1150 f
  core/dcache/cache/n4551 (net)                 4                 0.0000     6.1150 f
  core/dcache/cache/U706/A1 (LVT_NAND2HDV2)             0.0721    0.0000     6.1150 f
  core/dcache/cache/U706/ZN (LVT_NAND2HDV2)             0.0502    0.0439     6.1589 r
  core/dcache/cache/n5008 (net)                 1                 0.0000     6.1589 r
  core/dcache/cache/U618/B (LVT_OAI21HDV1)              0.0502    0.0000     6.1589 r
  core/dcache/cache/U618/ZN (LVT_OAI21HDV1)             0.0662    0.0527     6.2116 f
  core/dcache/cache/n3684 (net)                 1                 0.0000     6.2116 f
  core/dcache/cache/fi_counter_reg_4_/D (LVT_DQHDV2)    0.0662    0.0000     6.2116 f
  data arrival time                                                          6.2116
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  core/dcache/cache/fi_counter_reg_4_/CK (LVT_DQHDV2)             0.0000     6.3500 r
  library setup time                                             -0.1383     6.2117
  data required time                                                         6.2117
  ------------------------------------------------------------------------------------
  data required time                                                         6.2117
  data arrival time                                                         -6.2116
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0002
  Startpoint: core/dcache/cache/meta_3/tags_io_tag_r_MPORT_addr_pipe_0_reg_2_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: core/dcache/cache/fi_counter_reg_1_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  core/dcache/cache/meta_3/tags_io_tag_r_MPORT_addr_pipe_0_reg_2_/CK (LVT_DQHDV4)
                                                        0.0000    0.0000 #   0.0000 r
  core/dcache/cache/meta_3/tags_io_tag_r_MPORT_addr_pipe_0_reg_2_/Q (LVT_DQHDV4)
                                                        0.1188    0.2896     0.2896 f
  core/dcache/cache/meta_3/tags_io_tag_r_MPORT_addr[2] (net)
                                                5                 0.0000     0.2896 f
  core/dcache/cache/meta_3/U176/A1 (LVT_INOR2HDV4)      0.1188    0.0000     0.2896 f
  core/dcache/cache/meta_3/U176/ZN (LVT_INOR2HDV4)      0.0756    0.1217     0.4113 f
  core/dcache/cache/meta_3/n1134 (net)          2                 0.0000     0.4113 f
  core/dcache/cache/meta_3/U27/A1 (LVT_NAND2HDV4)       0.0756    0.0000     0.4113 f
  core/dcache/cache/meta_3/U27/ZN (LVT_NAND2HDV4)       0.1640    0.1077     0.5190 r
  core/dcache/cache/meta_3/n1196 (net)          8                 0.0000     0.5190 r
  core/dcache/cache/meta_3/U240/A1 (LVT_OR2HDV1)        0.1640    0.0000     0.5190 r
  core/dcache/cache/meta_3/U240/Z (LVT_OR2HDV1)         0.0920    0.1336     0.6526 r
  core/dcache/cache/meta_3/n1077 (net)          2                 0.0000     0.6526 r
  core/dcache/cache/meta_3/U254/I (LVT_INHDV2)          0.0920    0.0000     0.6526 r
  core/dcache/cache/meta_3/U254/ZN (LVT_INHDV2)         0.1313    0.1030     0.7556 f
  core/dcache/cache/meta_3/n2621 (net)         11                 0.0000     0.7556 f
  core/dcache/cache/meta_3/U1585/A1 (LVT_AOI22HDV1)     0.1313    0.0000     0.7556 f
  core/dcache/cache/meta_3/U1585/ZN (LVT_AOI22HDV1)     0.1636    0.1357     0.8913 r
  core/dcache/cache/meta_3/n2315 (net)          1                 0.0000     0.8913 r
  core/dcache/cache/meta_3/U1587/A3 (LVT_NAND4HDV1)     0.1636    0.0000     0.8913 r
  core/dcache/cache/meta_3/U1587/ZN (LVT_NAND4HDV1)     0.1332    0.1184     1.0098 f
  core/dcache/cache/meta_3/n2318 (net)          1                 0.0000     1.0098 f
  core/dcache/cache/meta_3/U1588/A4 (LVT_OR4HDV2)       0.1332    0.0000     1.0098 f
  core/dcache/cache/meta_3/U1588/Z (LVT_OR4HDV2)        0.0967    0.3416     1.3513 f
  core/dcache/cache/meta_3/n2343 (net)          1                 0.0000     1.3513 f
  core/dcache/cache/meta_3/U1610/A1 (LVT_OR2HDV4)       0.0967    0.0000     1.3513 f
  core/dcache/cache/meta_3/U1610/Z (LVT_OR2HDV4)        0.0569    0.1402     1.4916 f
  core/dcache/cache/meta_3/io_tag_r[1] (net)
                                                3                 0.0000     1.4916 f
  core/dcache/cache/meta_3/io_tag_r[1] (ysyx_210340_Meta_9)       0.0000     1.4916 f
  core/dcache/cache/tag_out_3[1] (net)                            0.0000     1.4916 f
  core/dcache/cache/U55/A1 (LVT_XNOR2HDV2)              0.0569    0.0000     1.4916 f
  core/dcache/cache/U55/ZN (LVT_XNOR2HDV2)              0.0601    0.1408     1.6324 r
  core/dcache/cache/n4524 (net)                 1                 0.0000     1.6324 r
  core/dcache/cache/U213/A1 (LVT_NAND3HDV2)             0.0601    0.0000     1.6324 r
  core/dcache/cache/U213/ZN (LVT_NAND3HDV2)             0.1119    0.0815     1.7139 f
  core/dcache/cache/n4522 (net)                 1                 0.0000     1.7139 f
  core/dcache/cache/U294/A2 (LVT_NOR3HDV4)              0.1119    0.0000     1.7139 f
  core/dcache/cache/U294/ZN (LVT_NOR3HDV4)              0.1760    0.1313     1.8452 r
  core/dcache/cache/n4808 (net)                 1                 0.0000     1.8452 r
  core/dcache/cache/U884/A3 (LVT_NAND3HDV4)             0.1760    0.0000     1.8452 r
  core/dcache/cache/U884/ZN (LVT_NAND3HDV4)             0.1452    0.1219     1.9671 f
  core/dcache/cache/n5026 (net)                 4                 0.0000     1.9671 f
  core/dcache/cache/U354/A2 (LVT_NAND2HDV4)             0.1452    0.0000     1.9671 f
  core/dcache/cache/U354/ZN (LVT_NAND2HDV4)             0.1360    0.1104     2.0775 r
  core/dcache/cache/n4870 (net)                 7                 0.0000     2.0775 r
  core/dcache/cache/U923/A1 (LVT_NOR2HDV4)              0.1360    0.0000     2.0775 r
  core/dcache/cache/U923/ZN (LVT_NOR2HDV4)              0.0627    0.0556     2.1330 f
  core/dcache/cache/n5933 (net)                 2                 0.0000     2.1330 f
  core/dcache/cache/U925/A1 (LVT_NOR2HDV8)              0.0627    0.0000     2.1330 f
  core/dcache/cache/U925/ZN (LVT_NOR2HDV8)              0.1582    0.0968     2.2298 r
  core/dcache/cache/n5028 (net)                 5                 0.0000     2.2298 r
  core/dcache/cache/U928/A1 (LVT_NAND2HDV8)             0.1582    0.0000     2.2298 r
  core/dcache/cache/U928/ZN (LVT_NAND2HDV8)             0.1400    0.1037     2.3335 f
  core/dcache/cache/n6126 (net)                15                 0.0000     2.3335 f
  core/dcache/cache/U288/A1 (LVT_NAND2HDV4)             0.1400    0.0000     2.3335 f
  core/dcache/cache/U288/ZN (LVT_NAND2HDV4)             0.1217    0.0720     2.4055 r
  core/dcache/cache/n4998 (net)                 2                 0.0000     2.4055 r
  core/dcache/cache/U287/I (LVT_INHDV6)                 0.1217    0.0000     2.4055 r
  core/dcache/cache/U287/ZN (LVT_INHDV6)                0.0696    0.0612     2.4667 f
  core/dcache/cache/n7819 (net)                 7                 0.0000     2.4667 f
  core/dcache/cache/U715/A1 (LVT_OAI211HDV4)            0.0696    0.0000     2.4667 f
  core/dcache/cache/U715/ZN (LVT_OAI211HDV4)            0.1751    0.1126     2.5793 r
  core/dcache/cache/n7808 (net)                 1                 0.0000     2.5793 r
  core/dcache/cache/U301/I (LVT_INHDV4)                 0.1751    0.0000     2.5793 r
  core/dcache/cache/U301/ZN (LVT_INHDV4)                0.0653    0.0547     2.6340 f
  core/dcache/cache/n4530 (net)                 1                 0.0000     2.6340 f
  core/dcache/cache/U98/I (LVT_INHDV8)                  0.0653    0.0000     2.6340 f
  core/dcache/cache/U98/ZN (LVT_INHDV8)                 0.0883    0.0672     2.7012 r
  core/dcache/cache/n4531 (net)                 8                 0.0000     2.7012 r
  core/dcache/cache/meta_0/io_idx[0] (ysyx_210340_Meta_8)         0.0000     2.7012 r
  core/dcache/cache/meta_0/io_idx[0] (net)                        0.0000     2.7012 r
  core/dcache/cache/meta_0/U296/A3 (LVT_NAND3HDV4)      0.0883    0.0000     2.7012 r
  core/dcache/cache/meta_0/U296/ZN (LVT_NAND3HDV4)      0.0856    0.0760     2.7773 f
  core/dcache/cache/meta_0/n78 (net)            1                 0.0000     2.7773 f
  core/dcache/cache/meta_0/U295/A1 (LVT_NOR2HDV4)       0.0856    0.0000     2.7773 f
  core/dcache/cache/meta_0/U295/ZN (LVT_NOR2HDV4)       0.0964    0.0734     2.8507 r
  core/dcache/cache/meta_0/n77 (net)            1                 0.0000     2.8507 r
  core/dcache/cache/meta_0/U294/A2 (LVT_NAND2HDV4)      0.0964    0.0000     2.8507 r
  core/dcache/cache/meta_0/U294/ZN (LVT_NAND2HDV4)      0.1101    0.0794     2.9301 f
  core/dcache/cache/meta_0/n785 (net)           5                 0.0000     2.9301 f
  core/dcache/cache/meta_0/U170/S (LVT_MUX2NHDV1)       0.1101    0.0000     2.9301 f
  core/dcache/cache/meta_0/U170/ZN (LVT_MUX2NHDV1)      0.0830    0.0904     3.0205 f
  core/dcache/cache/meta_0/n513 (net)           1                 0.0000     3.0205 f
  core/dcache/cache/meta_0/U609/A1 (LVT_AOI21HDV2)      0.0830    0.0000     3.0205 f
  core/dcache/cache/meta_0/U609/ZN (LVT_AOI21HDV2)      0.1319    0.0890     3.1094 r
  core/dcache/cache/meta_0/n515 (net)           1                 0.0000     3.1094 r
  core/dcache/cache/meta_0/U611/I0 (LVT_MUX2HDV4)       0.1319    0.0000     3.1094 r
  core/dcache/cache/meta_0/U611/Z (LVT_MUX2HDV4)        0.0427    0.1323     3.2417 r
  core/dcache/cache/meta_0/n516 (net)           1                 0.0000     3.2417 r
  core/dcache/cache/meta_0/U6/I0 (LVT_MUX2NHDV1)        0.0427    0.0000     3.2417 r
  core/dcache/cache/meta_0/U6/ZN (LVT_MUX2NHDV1)        0.1125    0.0672     3.3089 f
  core/dcache/cache/meta_0/n518 (net)           1                 0.0000     3.3089 f
  core/dcache/cache/meta_0/U613/A1 (LVT_AOI21HDV2)      0.1125    0.0000     3.3089 f
  core/dcache/cache/meta_0/U613/ZN (LVT_AOI21HDV2)      0.1392    0.0970     3.4059 r
  core/dcache/cache/meta_0/n519 (net)           1                 0.0000     3.4059 r
  core/dcache/cache/meta_0/U614/I1 (LVT_MUX2NHDV2)      0.1392    0.0000     3.4059 r
  core/dcache/cache/meta_0/U614/ZN (LVT_MUX2NHDV2)      0.0870    0.0758     3.4817 f
  core/dcache/cache/meta_0/n521 (net)           1                 0.0000     3.4817 f
  core/dcache/cache/meta_0/U616/A1 (LVT_AOI21HDV2)      0.0870    0.0000     3.4817 f
  core/dcache/cache/meta_0/U616/ZN (LVT_AOI21HDV2)      0.1304    0.0865     3.5682 r
  core/dcache/cache/meta_0/n522 (net)           1                 0.0000     3.5682 r
  core/dcache/cache/meta_0/U72/I0 (LVT_MUX2NHDV1)       0.1304    0.0000     3.5682 r
  core/dcache/cache/meta_0/U72/ZN (LVT_MUX2NHDV1)       0.1210    0.0866     3.6548 f
  core/dcache/cache/meta_0/n524 (net)           1                 0.0000     3.6548 f
  core/dcache/cache/meta_0/U618/A1 (LVT_AOI21HDV2)      0.1210    0.0000     3.6548 f
  core/dcache/cache/meta_0/U618/ZN (LVT_AOI21HDV2)      0.1247    0.0913     3.7461 r
  core/dcache/cache/meta_0/n525 (net)           1                 0.0000     3.7461 r
  core/dcache/cache/meta_0/U70/I0 (LVT_MUX2NHDV1)       0.1247    0.0000     3.7461 r
  core/dcache/cache/meta_0/U70/ZN (LVT_MUX2NHDV1)       0.1325    0.0855     3.8316 f
  core/dcache/cache/meta_0/n527 (net)           1                 0.0000     3.8316 f
  core/dcache/cache/meta_0/U620/A1 (LVT_AOI21HDV2)      0.1325    0.0000     3.8316 f
  core/dcache/cache/meta_0/U620/ZN (LVT_AOI21HDV2)      0.1258    0.0929     3.9245 r
  core/dcache/cache/meta_0/n528 (net)           1                 0.0000     3.9245 r
  core/dcache/cache/meta_0/U68/I0 (LVT_MUX2NHDV1)       0.1258    0.0000     3.9245 r
  core/dcache/cache/meta_0/U68/ZN (LVT_MUX2NHDV1)       0.1253    0.0857     4.0102 f
  core/dcache/cache/meta_0/n530 (net)           1                 0.0000     4.0102 f
  core/dcache/cache/meta_0/U622/A1 (LVT_AOI21HDV2)      0.1253    0.0000     4.0102 f
  core/dcache/cache/meta_0/U622/ZN (LVT_AOI21HDV2)      0.1323    0.0963     4.1065 r
  core/dcache/cache/meta_0/n531 (net)           1                 0.0000     4.1065 r
  core/dcache/cache/meta_0/U112/A1 (LVT_NAND2HDV2)      0.1323    0.0000     4.1065 r
  core/dcache/cache/meta_0/U112/ZN (LVT_NAND2HDV2)      0.0648    0.0574     4.1640 f
  core/dcache/cache/meta_0/n55 (net)            1                 0.0000     4.1640 f
  core/dcache/cache/meta_0/U66/A1 (LVT_NAND2HDV2)       0.0648    0.0000     4.1640 f
  core/dcache/cache/meta_0/U66/ZN (LVT_NAND2HDV2)       0.0732    0.0448     4.2088 r
  core/dcache/cache/meta_0/n54 (net)            1                 0.0000     4.2088 r
  core/dcache/cache/meta_0/U65/A1 (LVT_NAND2HDV2)       0.0732    0.0000     4.2088 r
  core/dcache/cache/meta_0/U65/ZN (LVT_NAND2HDV2)       0.0609    0.0491     4.2579 f
  core/dcache/cache/meta_0/n53 (net)            1                 0.0000     4.2579 f
  core/dcache/cache/meta_0/U64/A1 (LVT_NAND2HDV2)       0.0609    0.0000     4.2579 f
  core/dcache/cache/meta_0/U64/ZN (LVT_NAND2HDV2)       0.0756    0.0438     4.3017 r
  core/dcache/cache/meta_0/n539 (net)           1                 0.0000     4.3017 r
  core/dcache/cache/meta_0/U629/A1 (LVT_NAND2HDV2)      0.0756    0.0000     4.3017 r
  core/dcache/cache/meta_0/U629/ZN (LVT_NAND2HDV2)      0.0610    0.0493     4.3510 f
  core/dcache/cache/meta_0/n543 (net)           1                 0.0000     4.3510 f
  core/dcache/cache/meta_0/U632/A1 (LVT_AOI21HDV2)      0.0610    0.0000     4.3510 f
  core/dcache/cache/meta_0/U632/ZN (LVT_AOI21HDV2)      0.1233    0.0865     4.4376 r
  core/dcache/cache/meta_0/n545 (net)           1                 0.0000     4.4376 r
  core/dcache/cache/meta_0/U62/A1 (LVT_NAND2HDV2)       0.1233    0.0000     4.4376 r
  core/dcache/cache/meta_0/U62/ZN (LVT_NAND2HDV2)       0.0629    0.0562     4.4937 f
  core/dcache/cache/meta_0/n547 (net)           1                 0.0000     4.4937 f
  core/dcache/cache/meta_0/U60/A1 (LVT_NAND3HDV2)       0.0629    0.0000     4.4937 f
  core/dcache/cache/meta_0/U60/ZN (LVT_NAND3HDV2)       0.1030    0.0510     4.5447 r
  core/dcache/cache/meta_0/n550 (net)           1                 0.0000     4.5447 r
  core/dcache/cache/meta_0/U636/A1 (LVT_NAND2HDV2)      0.1030    0.0000     4.5447 r
  core/dcache/cache/meta_0/U636/ZN (LVT_NAND2HDV2)      0.0609    0.0536     4.5983 f
  core/dcache/cache/meta_0/n555 (net)           1                 0.0000     4.5983 f
  core/dcache/cache/meta_0/U309/A1 (LVT_AO21HDV4)       0.0609    0.0000     4.5983 f
  core/dcache/cache/meta_0/U309/Z (LVT_AO21HDV4)        0.0538    0.1476     4.7458 f
  core/dcache/cache/meta_0/n90 (net)            1                 0.0000     4.7458 f
  core/dcache/cache/meta_0/U640/A1 (LVT_AOI21HDV4)      0.0538    0.0000     4.7458 f
  core/dcache/cache/meta_0/U640/ZN (LVT_AOI21HDV4)      0.1049    0.0714     4.8173 r
  core/dcache/cache/meta_0/n559 (net)           1                 0.0000     4.8173 r
  core/dcache/cache/meta_0/U20/I0 (LVT_MUX2NHDV2)       0.1049    0.0000     4.8173 r
  core/dcache/cache/meta_0/U20/ZN (LVT_MUX2NHDV2)       0.1454    0.0867     4.9040 f
  core/dcache/cache/meta_0/n562 (net)           1                 0.0000     4.9040 f
  core/dcache/cache/meta_0/U111/A1 (LVT_AOI21HDV4)      0.1454    0.0000     4.9040 f
  core/dcache/cache/meta_0/U111/ZN (LVT_AOI21HDV4)      0.1117    0.0842     4.9882 r
  core/dcache/cache/meta_0/n52 (net)            1                 0.0000     4.9882 r
  core/dcache/cache/meta_0/U56/A1 (LVT_OAI21HDV2)       0.1117    0.0000     4.9882 r
  core/dcache/cache/meta_0/U56/ZN (LVT_OAI21HDV2)       0.0956    0.0774     5.0656 f
  core/dcache/cache/meta_0/n51 (net)            1                 0.0000     5.0656 f
  core/dcache/cache/meta_0/U110/A1 (LVT_AOI21HDV4)      0.0956    0.0000     5.0656 f
  core/dcache/cache/meta_0/U110/ZN (LVT_AOI21HDV4)      0.1228    0.0897     5.1553 r
  core/dcache/cache/meta_0/n50 (net)            1                 0.0000     5.1553 r
  core/dcache/cache/meta_0/U109/A1 (LVT_OAI21HDV4)      0.1228    0.0000     5.1553 r
  core/dcache/cache/meta_0/U109/ZN (LVT_OAI21HDV4)      0.0841    0.0628     5.2181 f
  core/dcache/cache/meta_0/n578 (net)           1                 0.0000     5.2181 f
  core/dcache/cache/meta_0/U646/A1 (LVT_AOI21HDV4)      0.0841    0.0000     5.2181 f
  core/dcache/cache/meta_0/U646/ZN (LVT_AOI21HDV4)      0.1064    0.0764     5.2945 r
  core/dcache/cache/meta_0/n579 (net)           1                 0.0000     5.2945 r
  core/dcache/cache/meta_0/U647/I0 (LVT_MUX2NHDV2)      0.1064    0.0000     5.2945 r
  core/dcache/cache/meta_0/U647/ZN (LVT_MUX2NHDV2)      0.1152    0.0744     5.3689 f
  core/dcache/cache/meta_0/n581 (net)           1                 0.0000     5.3689 f
  core/dcache/cache/meta_0/U648/A1 (LVT_AOI21HDV2)      0.1152    0.0000     5.3689 f
  core/dcache/cache/meta_0/U648/ZN (LVT_AOI21HDV2)      0.1323    0.0949     5.4637 r
  core/dcache/cache/meta_0/n583 (net)           1                 0.0000     5.4637 r
  core/dcache/cache/meta_0/U649/A1 (LVT_NAND2HDV2)      0.1323    0.0000     5.4637 r
  core/dcache/cache/meta_0/U649/ZN (LVT_NAND2HDV2)      0.0837    0.0725     5.5362 f
  core/dcache/cache/meta_0/n586 (net)           1                 0.0000     5.5362 f
  core/dcache/cache/meta_0/U21/A1 (LVT_AOI21HDV4)       0.0837    0.0000     5.5362 f
  core/dcache/cache/meta_0/U21/ZN (LVT_AOI21HDV4)       0.1119    0.0830     5.6193 r
  core/dcache/cache/meta_0/n706 (net)           2                 0.0000     5.6193 r
  core/dcache/cache/meta_0/U49/A1 (LVT_NAND2HDV1)       0.1119    0.0000     5.6193 r
  core/dcache/cache/meta_0/U49/ZN (LVT_NAND2HDV1)       0.0735    0.0646     5.6839 f
  core/dcache/cache/meta_0/n625 (net)           1                 0.0000     5.6839 f
  core/dcache/cache/meta_0/U28/A1 (LVT_NAND3HDV2)       0.0735    0.0000     5.6839 f
  core/dcache/cache/meta_0/U28/ZN (LVT_NAND3HDV2)       0.0928    0.0539     5.7377 r
  core/dcache/cache/meta_0/io_valid_r_async (net)
                                                1                 0.0000     5.7377 r
  core/dcache/cache/meta_0/io_valid_r_async (ysyx_210340_Meta_8)
                                                                  0.0000     5.7377 r
  core/dcache/cache/meta_0_io_valid_r_async (net)                 0.0000     5.7377 r
  core/dcache/cache/U93/A1 (LVT_NAND2HDV2)              0.0928    0.0000     5.7377 r
  core/dcache/cache/U93/ZN (LVT_NAND2HDV2)              0.0671    0.0515     5.7893 f
  core/dcache/cache/n4557 (net)                 1                 0.0000     5.7893 f
  core/dcache/cache/U92/I (LVT_INHDV2)                  0.0671    0.0000     5.7893 f
  core/dcache/cache/U92/ZN (LVT_INHDV2)                 0.0478    0.0426     5.8319 r
  core/dcache/cache/n4505 (net)                 1                 0.0000     5.8319 r
  core/dcache/cache/U91/A2 (LVT_NAND2HDV2)              0.0478    0.0000     5.8319 r
  core/dcache/cache/U91/ZN (LVT_NAND2HDV2)              0.0797    0.0604     5.8923 f
  core/dcache/cache/n4977 (net)                 2                 0.0000     5.8923 f
  core/dcache/cache/U90/A1 (LVT_NAND2HDV2)              0.0797    0.0000     5.8923 f
  core/dcache/cache/U90/ZN (LVT_NAND2HDV2)              0.1057    0.0706     5.9628 r
  core/dcache/cache/n7829 (net)                 2                 0.0000     5.9628 r
  core/dcache/cache/U714/I (LVT_INHDV4)                 0.1057    0.0000     5.9628 r
  core/dcache/cache/U714/ZN (LVT_INHDV4)                0.0517    0.0464     6.0093 f
  core/dcache/cache/n4560 (net)                 1                 0.0000     6.0093 f
  core/dcache/cache/U712/A1 (LVT_NAND2HDV8)             0.0517    0.0000     6.0093 f
  core/dcache/cache/U712/ZN (LVT_NAND2HDV8)             0.0719    0.0500     6.0593 r
  core/dcache/cache/n7814 (net)                 4                 0.0000     6.0593 r
  core/dcache/cache/U708/A1 (LVT_NAND2HDV8)             0.0719    0.0000     6.0593 r
  core/dcache/cache/U708/ZN (LVT_NAND2HDV8)             0.0721    0.0557     6.1150 f
  core/dcache/cache/n4551 (net)                 4                 0.0000     6.1150 f
  core/dcache/cache/U692/I (LVT_INHDV6)                 0.0721    0.0000     6.1150 f
  core/dcache/cache/U692/ZN (LVT_INHDV6)                0.0520    0.0468     6.1617 r
  core/dcache/cache/n5024 (net)                 4                 0.0000     6.1617 r
  core/dcache/cache/U271/A1 (LVT_OAI22HDV1)             0.0520    0.0000     6.1617 r
  core/dcache/cache/U271/ZN (LVT_OAI22HDV1)             0.0850    0.0575     6.2193 f
  core/dcache/cache/n3687 (net)                 1                 0.0000     6.2193 f
  core/dcache/cache/fi_counter_reg_1_/D (LVT_DQHDV4)    0.0850    0.0000     6.2193 f
  data arrival time                                                          6.2193
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  core/dcache/cache/fi_counter_reg_1_/CK (LVT_DQHDV4)             0.0000     6.3500 r
  library setup time                                             -0.1303     6.2197
  data required time                                                         6.2197
  ------------------------------------------------------------------------------------
  data required time                                                         6.2197
  data arrival time                                                         -6.2193
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0005
=====================CHECK DESIGN REPORT====================
 
****************************************
****************************************
                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                   1751
    Unconnected ports (LINT-28)                                   377
    Feedthrough (LINT-29)                                         705
    Shorted outputs (LINT-31)                                     505
    Constant outputs (LINT-52)                                    164
Cells                                                              81
    Cells do not drive (LINT-1)                                     3
    Connected to power or ground (LINT-32)                         76
    Nets connected to multiple pins on same cell (LINT-33)          2
Nets                                                               16
    Unloaded nets (LINT-2)                                         16
--------------------------------------------------------------------------------
Warning: In design 'ysyx_210340_Clint', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210340_Uncache', cell 'I_20' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210340_Uncache_1', cell 'I_20' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210340', net 'core/dcache/crossbar1to2_io_out_0_req_bits_size[0]' driven by pin 'core/dcache/crossbar1to2/io_out_0_req_bits_size[0]' has no loads. (LINT-2)
Warning: In design 'ysyx_210340', net 'core/crossbar1to2_io_out_1_req_bits_size[0]' driven by pin 'core/crossbar1to2/io_out_1_req_bits_size[0]' has no loads. (LINT-2)
Warning: In design 'ysyx_210340', net 'core/dcache/crossbar1to2_io_out_0_req_bits_size[1]' driven by pin 'core/dcache/crossbar1to2/io_out_0_req_bits_size[1]' has no loads. (LINT-2)
Warning: In design 'ysyx_210340', net 'core/crossbar1to2_io_out_1_req_bits_size[1]' driven by pin 'core/crossbar1to2/io_out_1_req_bits_size[1]' has no loads. (LINT-2)
Warning: In design 'ysyx_210340', net 'core/dcache/crossbar1to2_io_out_0_req_bits_ren' driven by pin 'core/dcache/crossbar1to2/io_out_0_req_bits_ren' has no loads. (LINT-2)
Warning: In design 'ysyx_210340', net 'core/icache/crossbar1to2_io_out_0_req_bits_size[0]' driven by pin 'core/icache/crossbar1to2/io_out_0_req_bits_size[0]' has no loads. (LINT-2)
Warning: In design 'ysyx_210340', net 'core/icache/crossbar1to2_io_out_0_req_bits_size[1]' driven by pin 'core/icache/crossbar1to2/io_out_0_req_bits_size[1]' has no loads. (LINT-2)
Warning: In design 'ysyx_210340', net 'core/icache/crossbar1to2_io_out_0_req_bits_ren' driven by pin 'core/icache/crossbar1to2/io_out_0_req_bits_ren' has no loads. (LINT-2)
Warning: In design 'ysyx_210340', net 'core/icache/cache/meta_1_io_valid_r_async' driven by pin 'core/icache/cache/meta_1/io_valid_r_async' has no loads. (LINT-2)
Warning: In design 'ysyx_210340', net 'core/icache/cache/meta_1_io_dirty_r_async' driven by pin 'core/icache/cache/meta_1/io_dirty_r_async' has no loads. (LINT-2)
Warning: In design 'ysyx_210340', net 'core/icache/cache/meta_2_io_valid_r_async' driven by pin 'core/icache/cache/meta_2/io_valid_r_async' has no loads. (LINT-2)
Warning: In design 'ysyx_210340', net 'core/icache/cache/meta_2_io_dirty_r_async' driven by pin 'core/icache/cache/meta_2/io_dirty_r_async' has no loads. (LINT-2)
Warning: In design 'ysyx_210340', net 'core/icache/cache/meta_3_io_valid_r_async' driven by pin 'core/icache/cache/meta_3/io_valid_r_async' has no loads. (LINT-2)
Warning: In design 'ysyx_210340', net 'core/icache/cache/meta_3_io_dirty_r_async' driven by pin 'core/icache/cache/meta_3/io_dirty_r_async' has no loads. (LINT-2)
Warning: In design 'ysyx_210340', net 'core/icache/cache/meta_0_io_valid_r_async' driven by pin 'core/icache/cache/meta_0/io_valid_r_async' has no loads. (LINT-2)
Warning: In design 'ysyx_210340', net 'core/icache/cache/meta_0_io_dirty_r_async' driven by pin 'core/icache/cache/meta_0/io_dirty_r_async' has no loads. (LINT-2)
Warning: In design 'ysyx_210340', port 'io_interrupt' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_master_bresp[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_master_bresp[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_master_rresp[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_master_rresp[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awaddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awaddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awaddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awaddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awaddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awaddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awaddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awaddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awaddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awaddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awaddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awaddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awaddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awaddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awaddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awaddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awaddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awaddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awaddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awaddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awaddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awaddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awaddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awaddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awaddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awaddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awaddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awaddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awaddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awaddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awaddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awaddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_awburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wdata[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wstrb[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wstrb[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wstrb[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wstrb[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wstrb[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wstrb[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wstrb[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wstrb[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_wlast' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_bready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_arvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_arid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_arid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_arid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_arid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_araddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_araddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_araddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_araddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_araddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_araddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_araddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_araddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_araddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_araddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_araddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_araddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_araddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_araddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_araddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_araddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_araddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_araddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_araddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_araddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_araddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_araddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_araddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_araddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_araddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_araddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_araddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_araddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_araddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_araddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_araddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_araddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_arlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_arlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_arlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_arlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_arlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_arlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_arlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_arlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_arsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_arsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_arsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_arburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_arburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340', port 'io_slave_rready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Execution', port 'io_imm[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs1[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs1[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs1[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs1[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs1[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs1[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs1[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs1[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs1[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs1[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs1[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs1[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs1[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs1[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs1[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs1[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs1[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs1[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs1[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs1[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs1[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs1[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs1[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs1[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs1[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs1[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs1[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs1[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs1[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs1[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs1[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs1[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs2[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs2[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs2[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs2[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs2[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs2[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs2[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs2[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs2[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs2[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs2[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs2[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs2[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs2[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs2[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs2[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs2[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs2[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs2[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs2[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs2[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs2[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs2[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs2[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs2[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs2[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs2[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs2[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs2[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs2[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs2[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Mem', port 'io_rs2[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CSR', port 'io_rs2[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Clint', port 'io_in_req_bits_addr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Clint', port 'io_in_req_bits_addr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Clint', port 'io_in_req_bits_addr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Clint', port 'io_in_req_bits_addr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Clint', port 'io_in_req_bits_addr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Clint', port 'io_in_req_bits_addr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Clint', port 'io_in_req_bits_addr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Clint', port 'io_in_req_bits_addr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Clint', port 'io_in_req_bits_addr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Clint', port 'io_in_req_bits_addr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Clint', port 'io_in_req_bits_addr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Clint', port 'io_in_req_bits_addr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Clint', port 'io_in_req_bits_addr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Clint', port 'io_in_req_bits_addr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Clint', port 'io_in_req_bits_addr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Clint', port 'io_in_req_bits_addr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Cache', port 'io_in_req_bits_addr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Cache', port 'io_in_req_bits_addr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Cache', port 'io_in_req_bits_addr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Cache_1', port 'io_in_req_bits_addr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Cache_1', port 'io_in_req_bits_addr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_Cache_1', port 'io_in_req_bits_addr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[63]' is connected directly to output port 'io_in_3_resp_bits_rdata[63]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[63]' is connected directly to output port 'io_in_2_resp_bits_rdata[63]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[63]' is connected directly to output port 'io_in_1_resp_bits_rdata[63]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[63]' is connected directly to output port 'io_in_0_resp_bits_rdata[63]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[62]' is connected directly to output port 'io_in_3_resp_bits_rdata[62]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[62]' is connected directly to output port 'io_in_2_resp_bits_rdata[62]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[62]' is connected directly to output port 'io_in_1_resp_bits_rdata[62]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[62]' is connected directly to output port 'io_in_0_resp_bits_rdata[62]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[61]' is connected directly to output port 'io_in_3_resp_bits_rdata[61]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[61]' is connected directly to output port 'io_in_2_resp_bits_rdata[61]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[61]' is connected directly to output port 'io_in_1_resp_bits_rdata[61]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[61]' is connected directly to output port 'io_in_0_resp_bits_rdata[61]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[60]' is connected directly to output port 'io_in_3_resp_bits_rdata[60]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[60]' is connected directly to output port 'io_in_2_resp_bits_rdata[60]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[60]' is connected directly to output port 'io_in_1_resp_bits_rdata[60]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[60]' is connected directly to output port 'io_in_0_resp_bits_rdata[60]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[59]' is connected directly to output port 'io_in_3_resp_bits_rdata[59]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[59]' is connected directly to output port 'io_in_2_resp_bits_rdata[59]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[59]' is connected directly to output port 'io_in_1_resp_bits_rdata[59]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[59]' is connected directly to output port 'io_in_0_resp_bits_rdata[59]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[58]' is connected directly to output port 'io_in_3_resp_bits_rdata[58]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[58]' is connected directly to output port 'io_in_2_resp_bits_rdata[58]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[58]' is connected directly to output port 'io_in_1_resp_bits_rdata[58]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[58]' is connected directly to output port 'io_in_0_resp_bits_rdata[58]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[57]' is connected directly to output port 'io_in_3_resp_bits_rdata[57]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[57]' is connected directly to output port 'io_in_2_resp_bits_rdata[57]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[57]' is connected directly to output port 'io_in_1_resp_bits_rdata[57]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[57]' is connected directly to output port 'io_in_0_resp_bits_rdata[57]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[56]' is connected directly to output port 'io_in_3_resp_bits_rdata[56]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[56]' is connected directly to output port 'io_in_2_resp_bits_rdata[56]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[56]' is connected directly to output port 'io_in_1_resp_bits_rdata[56]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[56]' is connected directly to output port 'io_in_0_resp_bits_rdata[56]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[55]' is connected directly to output port 'io_in_3_resp_bits_rdata[55]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[55]' is connected directly to output port 'io_in_2_resp_bits_rdata[55]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[55]' is connected directly to output port 'io_in_1_resp_bits_rdata[55]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[55]' is connected directly to output port 'io_in_0_resp_bits_rdata[55]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[54]' is connected directly to output port 'io_in_3_resp_bits_rdata[54]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[54]' is connected directly to output port 'io_in_2_resp_bits_rdata[54]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[54]' is connected directly to output port 'io_in_1_resp_bits_rdata[54]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[54]' is connected directly to output port 'io_in_0_resp_bits_rdata[54]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[53]' is connected directly to output port 'io_in_3_resp_bits_rdata[53]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[53]' is connected directly to output port 'io_in_2_resp_bits_rdata[53]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[53]' is connected directly to output port 'io_in_1_resp_bits_rdata[53]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[53]' is connected directly to output port 'io_in_0_resp_bits_rdata[53]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[52]' is connected directly to output port 'io_in_3_resp_bits_rdata[52]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[52]' is connected directly to output port 'io_in_2_resp_bits_rdata[52]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[52]' is connected directly to output port 'io_in_1_resp_bits_rdata[52]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[52]' is connected directly to output port 'io_in_0_resp_bits_rdata[52]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[51]' is connected directly to output port 'io_in_3_resp_bits_rdata[51]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[51]' is connected directly to output port 'io_in_2_resp_bits_rdata[51]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[51]' is connected directly to output port 'io_in_1_resp_bits_rdata[51]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[51]' is connected directly to output port 'io_in_0_resp_bits_rdata[51]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[50]' is connected directly to output port 'io_in_3_resp_bits_rdata[50]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[50]' is connected directly to output port 'io_in_2_resp_bits_rdata[50]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[50]' is connected directly to output port 'io_in_1_resp_bits_rdata[50]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[50]' is connected directly to output port 'io_in_0_resp_bits_rdata[50]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[49]' is connected directly to output port 'io_in_3_resp_bits_rdata[49]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[49]' is connected directly to output port 'io_in_2_resp_bits_rdata[49]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[49]' is connected directly to output port 'io_in_1_resp_bits_rdata[49]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[49]' is connected directly to output port 'io_in_0_resp_bits_rdata[49]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[48]' is connected directly to output port 'io_in_3_resp_bits_rdata[48]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[48]' is connected directly to output port 'io_in_2_resp_bits_rdata[48]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[48]' is connected directly to output port 'io_in_1_resp_bits_rdata[48]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[48]' is connected directly to output port 'io_in_0_resp_bits_rdata[48]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[47]' is connected directly to output port 'io_in_3_resp_bits_rdata[47]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[47]' is connected directly to output port 'io_in_2_resp_bits_rdata[47]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[47]' is connected directly to output port 'io_in_1_resp_bits_rdata[47]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[47]' is connected directly to output port 'io_in_0_resp_bits_rdata[47]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[46]' is connected directly to output port 'io_in_3_resp_bits_rdata[46]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[46]' is connected directly to output port 'io_in_2_resp_bits_rdata[46]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[46]' is connected directly to output port 'io_in_1_resp_bits_rdata[46]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[46]' is connected directly to output port 'io_in_0_resp_bits_rdata[46]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[45]' is connected directly to output port 'io_in_3_resp_bits_rdata[45]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[45]' is connected directly to output port 'io_in_2_resp_bits_rdata[45]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[45]' is connected directly to output port 'io_in_1_resp_bits_rdata[45]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[45]' is connected directly to output port 'io_in_0_resp_bits_rdata[45]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[44]' is connected directly to output port 'io_in_3_resp_bits_rdata[44]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[44]' is connected directly to output port 'io_in_2_resp_bits_rdata[44]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[44]' is connected directly to output port 'io_in_1_resp_bits_rdata[44]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[44]' is connected directly to output port 'io_in_0_resp_bits_rdata[44]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[43]' is connected directly to output port 'io_in_3_resp_bits_rdata[43]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[43]' is connected directly to output port 'io_in_2_resp_bits_rdata[43]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[43]' is connected directly to output port 'io_in_1_resp_bits_rdata[43]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[43]' is connected directly to output port 'io_in_0_resp_bits_rdata[43]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[42]' is connected directly to output port 'io_in_3_resp_bits_rdata[42]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[42]' is connected directly to output port 'io_in_2_resp_bits_rdata[42]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[42]' is connected directly to output port 'io_in_1_resp_bits_rdata[42]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[42]' is connected directly to output port 'io_in_0_resp_bits_rdata[42]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[41]' is connected directly to output port 'io_in_3_resp_bits_rdata[41]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[41]' is connected directly to output port 'io_in_2_resp_bits_rdata[41]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[41]' is connected directly to output port 'io_in_1_resp_bits_rdata[41]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[41]' is connected directly to output port 'io_in_0_resp_bits_rdata[41]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[40]' is connected directly to output port 'io_in_3_resp_bits_rdata[40]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[40]' is connected directly to output port 'io_in_2_resp_bits_rdata[40]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[40]' is connected directly to output port 'io_in_1_resp_bits_rdata[40]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[40]' is connected directly to output port 'io_in_0_resp_bits_rdata[40]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[39]' is connected directly to output port 'io_in_3_resp_bits_rdata[39]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[39]' is connected directly to output port 'io_in_2_resp_bits_rdata[39]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[39]' is connected directly to output port 'io_in_1_resp_bits_rdata[39]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[39]' is connected directly to output port 'io_in_0_resp_bits_rdata[39]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[38]' is connected directly to output port 'io_in_3_resp_bits_rdata[38]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[38]' is connected directly to output port 'io_in_2_resp_bits_rdata[38]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[38]' is connected directly to output port 'io_in_1_resp_bits_rdata[38]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[38]' is connected directly to output port 'io_in_0_resp_bits_rdata[38]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[37]' is connected directly to output port 'io_in_3_resp_bits_rdata[37]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[37]' is connected directly to output port 'io_in_2_resp_bits_rdata[37]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[37]' is connected directly to output port 'io_in_1_resp_bits_rdata[37]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[37]' is connected directly to output port 'io_in_0_resp_bits_rdata[37]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[36]' is connected directly to output port 'io_in_3_resp_bits_rdata[36]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[36]' is connected directly to output port 'io_in_2_resp_bits_rdata[36]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[36]' is connected directly to output port 'io_in_1_resp_bits_rdata[36]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[36]' is connected directly to output port 'io_in_0_resp_bits_rdata[36]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[35]' is connected directly to output port 'io_in_3_resp_bits_rdata[35]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[35]' is connected directly to output port 'io_in_2_resp_bits_rdata[35]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[35]' is connected directly to output port 'io_in_1_resp_bits_rdata[35]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[35]' is connected directly to output port 'io_in_0_resp_bits_rdata[35]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[34]' is connected directly to output port 'io_in_3_resp_bits_rdata[34]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[34]' is connected directly to output port 'io_in_2_resp_bits_rdata[34]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[34]' is connected directly to output port 'io_in_1_resp_bits_rdata[34]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[34]' is connected directly to output port 'io_in_0_resp_bits_rdata[34]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[33]' is connected directly to output port 'io_in_3_resp_bits_rdata[33]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[33]' is connected directly to output port 'io_in_2_resp_bits_rdata[33]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[33]' is connected directly to output port 'io_in_1_resp_bits_rdata[33]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[33]' is connected directly to output port 'io_in_0_resp_bits_rdata[33]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[32]' is connected directly to output port 'io_in_3_resp_bits_rdata[32]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[32]' is connected directly to output port 'io_in_2_resp_bits_rdata[32]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[32]' is connected directly to output port 'io_in_1_resp_bits_rdata[32]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[32]' is connected directly to output port 'io_in_0_resp_bits_rdata[32]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[31]' is connected directly to output port 'io_in_3_resp_bits_rdata[31]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[31]' is connected directly to output port 'io_in_2_resp_bits_rdata[31]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[31]' is connected directly to output port 'io_in_1_resp_bits_rdata[31]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[31]' is connected directly to output port 'io_in_0_resp_bits_rdata[31]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[30]' is connected directly to output port 'io_in_3_resp_bits_rdata[30]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[30]' is connected directly to output port 'io_in_2_resp_bits_rdata[30]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[30]' is connected directly to output port 'io_in_1_resp_bits_rdata[30]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[30]' is connected directly to output port 'io_in_0_resp_bits_rdata[30]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[29]' is connected directly to output port 'io_in_3_resp_bits_rdata[29]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[29]' is connected directly to output port 'io_in_2_resp_bits_rdata[29]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[29]' is connected directly to output port 'io_in_1_resp_bits_rdata[29]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[29]' is connected directly to output port 'io_in_0_resp_bits_rdata[29]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[28]' is connected directly to output port 'io_in_3_resp_bits_rdata[28]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[28]' is connected directly to output port 'io_in_2_resp_bits_rdata[28]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[28]' is connected directly to output port 'io_in_1_resp_bits_rdata[28]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[28]' is connected directly to output port 'io_in_0_resp_bits_rdata[28]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[27]' is connected directly to output port 'io_in_3_resp_bits_rdata[27]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[27]' is connected directly to output port 'io_in_2_resp_bits_rdata[27]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[27]' is connected directly to output port 'io_in_1_resp_bits_rdata[27]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[27]' is connected directly to output port 'io_in_0_resp_bits_rdata[27]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[26]' is connected directly to output port 'io_in_3_resp_bits_rdata[26]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[26]' is connected directly to output port 'io_in_2_resp_bits_rdata[26]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[26]' is connected directly to output port 'io_in_1_resp_bits_rdata[26]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[26]' is connected directly to output port 'io_in_0_resp_bits_rdata[26]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[25]' is connected directly to output port 'io_in_3_resp_bits_rdata[25]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[25]' is connected directly to output port 'io_in_2_resp_bits_rdata[25]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[25]' is connected directly to output port 'io_in_1_resp_bits_rdata[25]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[25]' is connected directly to output port 'io_in_0_resp_bits_rdata[25]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[24]' is connected directly to output port 'io_in_3_resp_bits_rdata[24]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[24]' is connected directly to output port 'io_in_2_resp_bits_rdata[24]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[24]' is connected directly to output port 'io_in_1_resp_bits_rdata[24]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[24]' is connected directly to output port 'io_in_0_resp_bits_rdata[24]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[23]' is connected directly to output port 'io_in_3_resp_bits_rdata[23]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[23]' is connected directly to output port 'io_in_2_resp_bits_rdata[23]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[23]' is connected directly to output port 'io_in_1_resp_bits_rdata[23]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[23]' is connected directly to output port 'io_in_0_resp_bits_rdata[23]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[22]' is connected directly to output port 'io_in_3_resp_bits_rdata[22]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[22]' is connected directly to output port 'io_in_2_resp_bits_rdata[22]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[22]' is connected directly to output port 'io_in_1_resp_bits_rdata[22]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[22]' is connected directly to output port 'io_in_0_resp_bits_rdata[22]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[21]' is connected directly to output port 'io_in_3_resp_bits_rdata[21]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[21]' is connected directly to output port 'io_in_2_resp_bits_rdata[21]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[21]' is connected directly to output port 'io_in_1_resp_bits_rdata[21]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[21]' is connected directly to output port 'io_in_0_resp_bits_rdata[21]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[20]' is connected directly to output port 'io_in_3_resp_bits_rdata[20]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[20]' is connected directly to output port 'io_in_2_resp_bits_rdata[20]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[20]' is connected directly to output port 'io_in_1_resp_bits_rdata[20]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[20]' is connected directly to output port 'io_in_0_resp_bits_rdata[20]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[19]' is connected directly to output port 'io_in_3_resp_bits_rdata[19]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[19]' is connected directly to output port 'io_in_2_resp_bits_rdata[19]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[19]' is connected directly to output port 'io_in_1_resp_bits_rdata[19]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[19]' is connected directly to output port 'io_in_0_resp_bits_rdata[19]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[18]' is connected directly to output port 'io_in_3_resp_bits_rdata[18]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[18]' is connected directly to output port 'io_in_2_resp_bits_rdata[18]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[18]' is connected directly to output port 'io_in_1_resp_bits_rdata[18]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[18]' is connected directly to output port 'io_in_0_resp_bits_rdata[18]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[17]' is connected directly to output port 'io_in_3_resp_bits_rdata[17]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[17]' is connected directly to output port 'io_in_2_resp_bits_rdata[17]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[17]' is connected directly to output port 'io_in_1_resp_bits_rdata[17]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[17]' is connected directly to output port 'io_in_0_resp_bits_rdata[17]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[16]' is connected directly to output port 'io_in_3_resp_bits_rdata[16]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[16]' is connected directly to output port 'io_in_2_resp_bits_rdata[16]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[16]' is connected directly to output port 'io_in_1_resp_bits_rdata[16]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[16]' is connected directly to output port 'io_in_0_resp_bits_rdata[16]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[15]' is connected directly to output port 'io_in_3_resp_bits_rdata[15]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[15]' is connected directly to output port 'io_in_2_resp_bits_rdata[15]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[15]' is connected directly to output port 'io_in_1_resp_bits_rdata[15]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[15]' is connected directly to output port 'io_in_0_resp_bits_rdata[15]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[14]' is connected directly to output port 'io_in_3_resp_bits_rdata[14]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[14]' is connected directly to output port 'io_in_2_resp_bits_rdata[14]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[14]' is connected directly to output port 'io_in_1_resp_bits_rdata[14]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[14]' is connected directly to output port 'io_in_0_resp_bits_rdata[14]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[13]' is connected directly to output port 'io_in_3_resp_bits_rdata[13]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[13]' is connected directly to output port 'io_in_2_resp_bits_rdata[13]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[13]' is connected directly to output port 'io_in_1_resp_bits_rdata[13]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[13]' is connected directly to output port 'io_in_0_resp_bits_rdata[13]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[12]' is connected directly to output port 'io_in_3_resp_bits_rdata[12]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[12]' is connected directly to output port 'io_in_2_resp_bits_rdata[12]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[12]' is connected directly to output port 'io_in_1_resp_bits_rdata[12]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[12]' is connected directly to output port 'io_in_0_resp_bits_rdata[12]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[11]' is connected directly to output port 'io_in_3_resp_bits_rdata[11]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[11]' is connected directly to output port 'io_in_2_resp_bits_rdata[11]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[11]' is connected directly to output port 'io_in_1_resp_bits_rdata[11]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[11]' is connected directly to output port 'io_in_0_resp_bits_rdata[11]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[10]' is connected directly to output port 'io_in_3_resp_bits_rdata[10]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[10]' is connected directly to output port 'io_in_2_resp_bits_rdata[10]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[10]' is connected directly to output port 'io_in_1_resp_bits_rdata[10]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[10]' is connected directly to output port 'io_in_0_resp_bits_rdata[10]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[9]' is connected directly to output port 'io_in_3_resp_bits_rdata[9]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[9]' is connected directly to output port 'io_in_2_resp_bits_rdata[9]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[9]' is connected directly to output port 'io_in_1_resp_bits_rdata[9]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[9]' is connected directly to output port 'io_in_0_resp_bits_rdata[9]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[8]' is connected directly to output port 'io_in_3_resp_bits_rdata[8]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[8]' is connected directly to output port 'io_in_2_resp_bits_rdata[8]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[8]' is connected directly to output port 'io_in_1_resp_bits_rdata[8]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[8]' is connected directly to output port 'io_in_0_resp_bits_rdata[8]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[7]' is connected directly to output port 'io_in_3_resp_bits_rdata[7]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[7]' is connected directly to output port 'io_in_2_resp_bits_rdata[7]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[7]' is connected directly to output port 'io_in_1_resp_bits_rdata[7]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[7]' is connected directly to output port 'io_in_0_resp_bits_rdata[7]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[6]' is connected directly to output port 'io_in_3_resp_bits_rdata[6]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[6]' is connected directly to output port 'io_in_2_resp_bits_rdata[6]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[6]' is connected directly to output port 'io_in_1_resp_bits_rdata[6]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[6]' is connected directly to output port 'io_in_0_resp_bits_rdata[6]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[5]' is connected directly to output port 'io_in_3_resp_bits_rdata[5]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[5]' is connected directly to output port 'io_in_2_resp_bits_rdata[5]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[5]' is connected directly to output port 'io_in_1_resp_bits_rdata[5]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[5]' is connected directly to output port 'io_in_0_resp_bits_rdata[5]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[4]' is connected directly to output port 'io_in_3_resp_bits_rdata[4]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[4]' is connected directly to output port 'io_in_2_resp_bits_rdata[4]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[4]' is connected directly to output port 'io_in_1_resp_bits_rdata[4]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[4]' is connected directly to output port 'io_in_0_resp_bits_rdata[4]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[3]' is connected directly to output port 'io_in_3_resp_bits_rdata[3]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[3]' is connected directly to output port 'io_in_2_resp_bits_rdata[3]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[3]' is connected directly to output port 'io_in_1_resp_bits_rdata[3]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[3]' is connected directly to output port 'io_in_0_resp_bits_rdata[3]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[2]' is connected directly to output port 'io_in_3_resp_bits_rdata[2]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[2]' is connected directly to output port 'io_in_2_resp_bits_rdata[2]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[2]' is connected directly to output port 'io_in_1_resp_bits_rdata[2]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[2]' is connected directly to output port 'io_in_0_resp_bits_rdata[2]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[1]' is connected directly to output port 'io_in_3_resp_bits_rdata[1]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[1]' is connected directly to output port 'io_in_2_resp_bits_rdata[1]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[1]' is connected directly to output port 'io_in_1_resp_bits_rdata[1]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[1]' is connected directly to output port 'io_in_0_resp_bits_rdata[1]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[0]' is connected directly to output port 'io_in_3_resp_bits_rdata[0]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[0]' is connected directly to output port 'io_in_2_resp_bits_rdata[0]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[0]' is connected directly to output port 'io_in_1_resp_bits_rdata[0]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rdata[0]' is connected directly to output port 'io_in_0_resp_bits_rdata[0]'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rlast' is connected directly to output port 'io_in_1_resp_bits_rlast'. (LINT-29)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', input port 'io_out_resp_bits_rlast' is connected directly to output port 'io_in_0_resp_bits_rlast'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_id[3]' is connected directly to output port 'io_out_ar_bits_id[3]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_id[3]' is connected directly to output port 'io_out_aw_bits_id[3]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_id[2]' is connected directly to output port 'io_out_ar_bits_id[2]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_id[2]' is connected directly to output port 'io_out_aw_bits_id[2]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_id[1]' is connected directly to output port 'io_out_ar_bits_id[1]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_id[1]' is connected directly to output port 'io_out_aw_bits_id[1]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_id[0]' is connected directly to output port 'io_out_ar_bits_id[0]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_id[0]' is connected directly to output port 'io_out_aw_bits_id[0]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[31]' is connected directly to output port 'io_out_ar_bits_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[31]' is connected directly to output port 'io_out_aw_bits_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[30]' is connected directly to output port 'io_out_ar_bits_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[30]' is connected directly to output port 'io_out_aw_bits_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[29]' is connected directly to output port 'io_out_ar_bits_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[29]' is connected directly to output port 'io_out_aw_bits_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[28]' is connected directly to output port 'io_out_ar_bits_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[28]' is connected directly to output port 'io_out_aw_bits_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[27]' is connected directly to output port 'io_out_ar_bits_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[27]' is connected directly to output port 'io_out_aw_bits_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[26]' is connected directly to output port 'io_out_ar_bits_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[26]' is connected directly to output port 'io_out_aw_bits_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[25]' is connected directly to output port 'io_out_ar_bits_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[25]' is connected directly to output port 'io_out_aw_bits_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[24]' is connected directly to output port 'io_out_ar_bits_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[24]' is connected directly to output port 'io_out_aw_bits_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[23]' is connected directly to output port 'io_out_ar_bits_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[23]' is connected directly to output port 'io_out_aw_bits_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[22]' is connected directly to output port 'io_out_ar_bits_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[22]' is connected directly to output port 'io_out_aw_bits_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[21]' is connected directly to output port 'io_out_ar_bits_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[21]' is connected directly to output port 'io_out_aw_bits_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[20]' is connected directly to output port 'io_out_ar_bits_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[20]' is connected directly to output port 'io_out_aw_bits_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[19]' is connected directly to output port 'io_out_ar_bits_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[19]' is connected directly to output port 'io_out_aw_bits_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[18]' is connected directly to output port 'io_out_ar_bits_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[18]' is connected directly to output port 'io_out_aw_bits_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[17]' is connected directly to output port 'io_out_ar_bits_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[17]' is connected directly to output port 'io_out_aw_bits_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[16]' is connected directly to output port 'io_out_ar_bits_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[16]' is connected directly to output port 'io_out_aw_bits_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[15]' is connected directly to output port 'io_out_ar_bits_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[15]' is connected directly to output port 'io_out_aw_bits_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[14]' is connected directly to output port 'io_out_ar_bits_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[14]' is connected directly to output port 'io_out_aw_bits_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[13]' is connected directly to output port 'io_out_ar_bits_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[13]' is connected directly to output port 'io_out_aw_bits_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[12]' is connected directly to output port 'io_out_ar_bits_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[12]' is connected directly to output port 'io_out_aw_bits_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[11]' is connected directly to output port 'io_out_ar_bits_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[11]' is connected directly to output port 'io_out_aw_bits_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[10]' is connected directly to output port 'io_out_ar_bits_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[10]' is connected directly to output port 'io_out_aw_bits_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[9]' is connected directly to output port 'io_out_ar_bits_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[9]' is connected directly to output port 'io_out_aw_bits_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[8]' is connected directly to output port 'io_out_ar_bits_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[8]' is connected directly to output port 'io_out_aw_bits_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[7]' is connected directly to output port 'io_out_ar_bits_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[7]' is connected directly to output port 'io_out_aw_bits_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[6]' is connected directly to output port 'io_out_ar_bits_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[6]' is connected directly to output port 'io_out_aw_bits_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[5]' is connected directly to output port 'io_out_ar_bits_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[5]' is connected directly to output port 'io_out_aw_bits_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[4]' is connected directly to output port 'io_out_ar_bits_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[4]' is connected directly to output port 'io_out_aw_bits_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[3]' is connected directly to output port 'io_out_ar_bits_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[3]' is connected directly to output port 'io_out_aw_bits_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[2]' is connected directly to output port 'io_out_ar_bits_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[2]' is connected directly to output port 'io_out_aw_bits_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[1]' is connected directly to output port 'io_out_ar_bits_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[1]' is connected directly to output port 'io_out_aw_bits_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[0]' is connected directly to output port 'io_out_ar_bits_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_addr[0]' is connected directly to output port 'io_out_aw_bits_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[63]' is connected directly to output port 'io_out_w_bits_data[63]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[62]' is connected directly to output port 'io_out_w_bits_data[62]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[61]' is connected directly to output port 'io_out_w_bits_data[61]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[60]' is connected directly to output port 'io_out_w_bits_data[60]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[59]' is connected directly to output port 'io_out_w_bits_data[59]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[58]' is connected directly to output port 'io_out_w_bits_data[58]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[57]' is connected directly to output port 'io_out_w_bits_data[57]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[56]' is connected directly to output port 'io_out_w_bits_data[56]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[55]' is connected directly to output port 'io_out_w_bits_data[55]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[54]' is connected directly to output port 'io_out_w_bits_data[54]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[53]' is connected directly to output port 'io_out_w_bits_data[53]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[52]' is connected directly to output port 'io_out_w_bits_data[52]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[51]' is connected directly to output port 'io_out_w_bits_data[51]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[50]' is connected directly to output port 'io_out_w_bits_data[50]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[49]' is connected directly to output port 'io_out_w_bits_data[49]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[48]' is connected directly to output port 'io_out_w_bits_data[48]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[47]' is connected directly to output port 'io_out_w_bits_data[47]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[46]' is connected directly to output port 'io_out_w_bits_data[46]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[45]' is connected directly to output port 'io_out_w_bits_data[45]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[44]' is connected directly to output port 'io_out_w_bits_data[44]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[43]' is connected directly to output port 'io_out_w_bits_data[43]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[42]' is connected directly to output port 'io_out_w_bits_data[42]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[41]' is connected directly to output port 'io_out_w_bits_data[41]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[40]' is connected directly to output port 'io_out_w_bits_data[40]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[39]' is connected directly to output port 'io_out_w_bits_data[39]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[38]' is connected directly to output port 'io_out_w_bits_data[38]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[37]' is connected directly to output port 'io_out_w_bits_data[37]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[36]' is connected directly to output port 'io_out_w_bits_data[36]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[35]' is connected directly to output port 'io_out_w_bits_data[35]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[34]' is connected directly to output port 'io_out_w_bits_data[34]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[33]' is connected directly to output port 'io_out_w_bits_data[33]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[32]' is connected directly to output port 'io_out_w_bits_data[32]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[31]' is connected directly to output port 'io_out_w_bits_data[31]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[30]' is connected directly to output port 'io_out_w_bits_data[30]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[29]' is connected directly to output port 'io_out_w_bits_data[29]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[28]' is connected directly to output port 'io_out_w_bits_data[28]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[27]' is connected directly to output port 'io_out_w_bits_data[27]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[26]' is connected directly to output port 'io_out_w_bits_data[26]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[25]' is connected directly to output port 'io_out_w_bits_data[25]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[24]' is connected directly to output port 'io_out_w_bits_data[24]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[23]' is connected directly to output port 'io_out_w_bits_data[23]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[22]' is connected directly to output port 'io_out_w_bits_data[22]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[21]' is connected directly to output port 'io_out_w_bits_data[21]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[20]' is connected directly to output port 'io_out_w_bits_data[20]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[19]' is connected directly to output port 'io_out_w_bits_data[19]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[18]' is connected directly to output port 'io_out_w_bits_data[18]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[17]' is connected directly to output port 'io_out_w_bits_data[17]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[16]' is connected directly to output port 'io_out_w_bits_data[16]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[15]' is connected directly to output port 'io_out_w_bits_data[15]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[14]' is connected directly to output port 'io_out_w_bits_data[14]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[13]' is connected directly to output port 'io_out_w_bits_data[13]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[12]' is connected directly to output port 'io_out_w_bits_data[12]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[11]' is connected directly to output port 'io_out_w_bits_data[11]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[10]' is connected directly to output port 'io_out_w_bits_data[10]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[9]' is connected directly to output port 'io_out_w_bits_data[9]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[8]' is connected directly to output port 'io_out_w_bits_data[8]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[7]' is connected directly to output port 'io_out_w_bits_data[7]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[6]' is connected directly to output port 'io_out_w_bits_data[6]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[5]' is connected directly to output port 'io_out_w_bits_data[5]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[4]' is connected directly to output port 'io_out_w_bits_data[4]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[3]' is connected directly to output port 'io_out_w_bits_data[3]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[2]' is connected directly to output port 'io_out_w_bits_data[2]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[1]' is connected directly to output port 'io_out_w_bits_data[1]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wdata[0]' is connected directly to output port 'io_out_w_bits_data[0]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wmask[7]' is connected directly to output port 'io_out_w_bits_strb[7]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wmask[6]' is connected directly to output port 'io_out_w_bits_strb[6]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wmask[5]' is connected directly to output port 'io_out_w_bits_strb[5]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wmask[4]' is connected directly to output port 'io_out_w_bits_strb[4]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wmask[3]' is connected directly to output port 'io_out_w_bits_strb[3]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wmask[2]' is connected directly to output port 'io_out_w_bits_strb[2]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wmask[1]' is connected directly to output port 'io_out_w_bits_strb[1]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wmask[0]' is connected directly to output port 'io_out_w_bits_strb[0]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_wlast' is connected directly to output port 'io_out_w_bits_last'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_len[7]' is connected directly to output port 'io_out_ar_bits_len[7]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_len[7]' is connected directly to output port 'io_out_aw_bits_len[7]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_len[6]' is connected directly to output port 'io_out_ar_bits_len[6]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_len[6]' is connected directly to output port 'io_out_aw_bits_len[6]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_len[5]' is connected directly to output port 'io_out_ar_bits_len[5]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_len[5]' is connected directly to output port 'io_out_aw_bits_len[5]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_len[4]' is connected directly to output port 'io_out_ar_bits_len[4]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_len[4]' is connected directly to output port 'io_out_aw_bits_len[4]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_len[3]' is connected directly to output port 'io_out_ar_bits_len[3]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_len[3]' is connected directly to output port 'io_out_aw_bits_len[3]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_len[2]' is connected directly to output port 'io_out_ar_bits_len[2]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_len[2]' is connected directly to output port 'io_out_aw_bits_len[2]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_len[1]' is connected directly to output port 'io_out_ar_bits_len[1]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_len[1]' is connected directly to output port 'io_out_aw_bits_len[1]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_len[0]' is connected directly to output port 'io_out_ar_bits_len[0]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_len[0]' is connected directly to output port 'io_out_aw_bits_len[0]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_size[1]' is connected directly to output port 'io_out_ar_bits_size[1]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_size[1]' is connected directly to output port 'io_out_aw_bits_size[1]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_size[0]' is connected directly to output port 'io_out_ar_bits_size[0]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_req_bits_size[0]' is connected directly to output port 'io_out_aw_bits_size[0]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_resp_ready' is connected directly to output port 'io_out_r_ready'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_in_resp_ready' is connected directly to output port 'io_out_b_ready'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[63]' is connected directly to output port 'io_in_resp_bits_rdata[63]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[62]' is connected directly to output port 'io_in_resp_bits_rdata[62]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[61]' is connected directly to output port 'io_in_resp_bits_rdata[61]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[60]' is connected directly to output port 'io_in_resp_bits_rdata[60]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[59]' is connected directly to output port 'io_in_resp_bits_rdata[59]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[58]' is connected directly to output port 'io_in_resp_bits_rdata[58]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[57]' is connected directly to output port 'io_in_resp_bits_rdata[57]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[56]' is connected directly to output port 'io_in_resp_bits_rdata[56]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[55]' is connected directly to output port 'io_in_resp_bits_rdata[55]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[54]' is connected directly to output port 'io_in_resp_bits_rdata[54]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[53]' is connected directly to output port 'io_in_resp_bits_rdata[53]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[52]' is connected directly to output port 'io_in_resp_bits_rdata[52]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[51]' is connected directly to output port 'io_in_resp_bits_rdata[51]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[50]' is connected directly to output port 'io_in_resp_bits_rdata[50]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[49]' is connected directly to output port 'io_in_resp_bits_rdata[49]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[48]' is connected directly to output port 'io_in_resp_bits_rdata[48]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[47]' is connected directly to output port 'io_in_resp_bits_rdata[47]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[46]' is connected directly to output port 'io_in_resp_bits_rdata[46]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[45]' is connected directly to output port 'io_in_resp_bits_rdata[45]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[44]' is connected directly to output port 'io_in_resp_bits_rdata[44]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[43]' is connected directly to output port 'io_in_resp_bits_rdata[43]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[42]' is connected directly to output port 'io_in_resp_bits_rdata[42]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[41]' is connected directly to output port 'io_in_resp_bits_rdata[41]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[40]' is connected directly to output port 'io_in_resp_bits_rdata[40]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[39]' is connected directly to output port 'io_in_resp_bits_rdata[39]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[38]' is connected directly to output port 'io_in_resp_bits_rdata[38]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[37]' is connected directly to output port 'io_in_resp_bits_rdata[37]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[36]' is connected directly to output port 'io_in_resp_bits_rdata[36]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[35]' is connected directly to output port 'io_in_resp_bits_rdata[35]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[34]' is connected directly to output port 'io_in_resp_bits_rdata[34]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[33]' is connected directly to output port 'io_in_resp_bits_rdata[33]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[32]' is connected directly to output port 'io_in_resp_bits_rdata[32]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[31]' is connected directly to output port 'io_in_resp_bits_rdata[31]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[30]' is connected directly to output port 'io_in_resp_bits_rdata[30]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[29]' is connected directly to output port 'io_in_resp_bits_rdata[29]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[28]' is connected directly to output port 'io_in_resp_bits_rdata[28]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[27]' is connected directly to output port 'io_in_resp_bits_rdata[27]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[26]' is connected directly to output port 'io_in_resp_bits_rdata[26]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[25]' is connected directly to output port 'io_in_resp_bits_rdata[25]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[24]' is connected directly to output port 'io_in_resp_bits_rdata[24]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[23]' is connected directly to output port 'io_in_resp_bits_rdata[23]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[22]' is connected directly to output port 'io_in_resp_bits_rdata[22]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[21]' is connected directly to output port 'io_in_resp_bits_rdata[21]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[20]' is connected directly to output port 'io_in_resp_bits_rdata[20]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[19]' is connected directly to output port 'io_in_resp_bits_rdata[19]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[18]' is connected directly to output port 'io_in_resp_bits_rdata[18]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[17]' is connected directly to output port 'io_in_resp_bits_rdata[17]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[16]' is connected directly to output port 'io_in_resp_bits_rdata[16]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[15]' is connected directly to output port 'io_in_resp_bits_rdata[15]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[14]' is connected directly to output port 'io_in_resp_bits_rdata[14]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[13]' is connected directly to output port 'io_in_resp_bits_rdata[13]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[12]' is connected directly to output port 'io_in_resp_bits_rdata[12]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[11]' is connected directly to output port 'io_in_resp_bits_rdata[11]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[10]' is connected directly to output port 'io_in_resp_bits_rdata[10]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[9]' is connected directly to output port 'io_in_resp_bits_rdata[9]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[8]' is connected directly to output port 'io_in_resp_bits_rdata[8]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[7]' is connected directly to output port 'io_in_resp_bits_rdata[7]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[6]' is connected directly to output port 'io_in_resp_bits_rdata[6]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[5]' is connected directly to output port 'io_in_resp_bits_rdata[5]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[4]' is connected directly to output port 'io_in_resp_bits_rdata[4]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[3]' is connected directly to output port 'io_in_resp_bits_rdata[3]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[2]' is connected directly to output port 'io_in_resp_bits_rdata[2]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[1]' is connected directly to output port 'io_in_resp_bits_rdata[1]'. (LINT-29)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', input port 'io_out_r_bits_data[0]' is connected directly to output port 'io_in_resp_bits_rdata[0]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[31]' is connected directly to output port 'io_out_1_req_bits_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[31]' is connected directly to output port 'io_out_0_req_bits_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[30]' is connected directly to output port 'io_out_1_req_bits_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[30]' is connected directly to output port 'io_out_0_req_bits_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[29]' is connected directly to output port 'io_out_1_req_bits_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[29]' is connected directly to output port 'io_out_0_req_bits_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[28]' is connected directly to output port 'io_out_1_req_bits_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[28]' is connected directly to output port 'io_out_0_req_bits_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[27]' is connected directly to output port 'io_out_1_req_bits_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[27]' is connected directly to output port 'io_out_0_req_bits_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[26]' is connected directly to output port 'io_out_1_req_bits_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[26]' is connected directly to output port 'io_out_0_req_bits_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[25]' is connected directly to output port 'io_out_1_req_bits_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[25]' is connected directly to output port 'io_out_0_req_bits_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[24]' is connected directly to output port 'io_out_1_req_bits_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[24]' is connected directly to output port 'io_out_0_req_bits_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[23]' is connected directly to output port 'io_out_1_req_bits_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[23]' is connected directly to output port 'io_out_0_req_bits_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[22]' is connected directly to output port 'io_out_1_req_bits_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[22]' is connected directly to output port 'io_out_0_req_bits_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[21]' is connected directly to output port 'io_out_1_req_bits_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[21]' is connected directly to output port 'io_out_0_req_bits_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[20]' is connected directly to output port 'io_out_1_req_bits_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[20]' is connected directly to output port 'io_out_0_req_bits_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[19]' is connected directly to output port 'io_out_1_req_bits_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[19]' is connected directly to output port 'io_out_0_req_bits_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[18]' is connected directly to output port 'io_out_1_req_bits_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[18]' is connected directly to output port 'io_out_0_req_bits_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[17]' is connected directly to output port 'io_out_1_req_bits_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[17]' is connected directly to output port 'io_out_0_req_bits_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[16]' is connected directly to output port 'io_out_1_req_bits_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[16]' is connected directly to output port 'io_out_0_req_bits_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[15]' is connected directly to output port 'io_out_1_req_bits_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[15]' is connected directly to output port 'io_out_0_req_bits_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[14]' is connected directly to output port 'io_out_1_req_bits_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[14]' is connected directly to output port 'io_out_0_req_bits_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[13]' is connected directly to output port 'io_out_1_req_bits_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[13]' is connected directly to output port 'io_out_0_req_bits_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[12]' is connected directly to output port 'io_out_1_req_bits_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[12]' is connected directly to output port 'io_out_0_req_bits_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[11]' is connected directly to output port 'io_out_1_req_bits_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[11]' is connected directly to output port 'io_out_0_req_bits_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[10]' is connected directly to output port 'io_out_1_req_bits_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[10]' is connected directly to output port 'io_out_0_req_bits_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[9]' is connected directly to output port 'io_out_1_req_bits_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[9]' is connected directly to output port 'io_out_0_req_bits_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[8]' is connected directly to output port 'io_out_1_req_bits_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[8]' is connected directly to output port 'io_out_0_req_bits_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[7]' is connected directly to output port 'io_out_1_req_bits_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[7]' is connected directly to output port 'io_out_0_req_bits_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[6]' is connected directly to output port 'io_out_1_req_bits_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[6]' is connected directly to output port 'io_out_0_req_bits_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[5]' is connected directly to output port 'io_out_1_req_bits_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[5]' is connected directly to output port 'io_out_0_req_bits_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[4]' is connected directly to output port 'io_out_1_req_bits_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[4]' is connected directly to output port 'io_out_0_req_bits_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[3]' is connected directly to output port 'io_out_1_req_bits_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[3]' is connected directly to output port 'io_out_0_req_bits_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[2]' is connected directly to output port 'io_out_1_req_bits_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[2]' is connected directly to output port 'io_out_0_req_bits_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[1]' is connected directly to output port 'io_out_1_req_bits_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[1]' is connected directly to output port 'io_out_0_req_bits_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[0]' is connected directly to output port 'io_out_1_req_bits_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_addr[0]' is connected directly to output port 'io_out_0_req_bits_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_ren' is connected directly to output port 'io_out_1_req_bits_ren'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_ren' is connected directly to output port 'io_out_0_req_bits_ren'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[63]' is connected directly to output port 'io_out_1_req_bits_wdata[63]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[63]' is connected directly to output port 'io_out_0_req_bits_wdata[63]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[62]' is connected directly to output port 'io_out_1_req_bits_wdata[62]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[62]' is connected directly to output port 'io_out_0_req_bits_wdata[62]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[61]' is connected directly to output port 'io_out_1_req_bits_wdata[61]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[61]' is connected directly to output port 'io_out_0_req_bits_wdata[61]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[60]' is connected directly to output port 'io_out_1_req_bits_wdata[60]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[60]' is connected directly to output port 'io_out_0_req_bits_wdata[60]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[59]' is connected directly to output port 'io_out_1_req_bits_wdata[59]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[59]' is connected directly to output port 'io_out_0_req_bits_wdata[59]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[58]' is connected directly to output port 'io_out_1_req_bits_wdata[58]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[58]' is connected directly to output port 'io_out_0_req_bits_wdata[58]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[57]' is connected directly to output port 'io_out_1_req_bits_wdata[57]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[57]' is connected directly to output port 'io_out_0_req_bits_wdata[57]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[56]' is connected directly to output port 'io_out_1_req_bits_wdata[56]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[56]' is connected directly to output port 'io_out_0_req_bits_wdata[56]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[55]' is connected directly to output port 'io_out_1_req_bits_wdata[55]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[55]' is connected directly to output port 'io_out_0_req_bits_wdata[55]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[54]' is connected directly to output port 'io_out_1_req_bits_wdata[54]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[54]' is connected directly to output port 'io_out_0_req_bits_wdata[54]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[53]' is connected directly to output port 'io_out_1_req_bits_wdata[53]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[53]' is connected directly to output port 'io_out_0_req_bits_wdata[53]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[52]' is connected directly to output port 'io_out_1_req_bits_wdata[52]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[52]' is connected directly to output port 'io_out_0_req_bits_wdata[52]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[51]' is connected directly to output port 'io_out_1_req_bits_wdata[51]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[51]' is connected directly to output port 'io_out_0_req_bits_wdata[51]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[50]' is connected directly to output port 'io_out_1_req_bits_wdata[50]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[50]' is connected directly to output port 'io_out_0_req_bits_wdata[50]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[49]' is connected directly to output port 'io_out_1_req_bits_wdata[49]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[49]' is connected directly to output port 'io_out_0_req_bits_wdata[49]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[48]' is connected directly to output port 'io_out_1_req_bits_wdata[48]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[48]' is connected directly to output port 'io_out_0_req_bits_wdata[48]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[47]' is connected directly to output port 'io_out_1_req_bits_wdata[47]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[47]' is connected directly to output port 'io_out_0_req_bits_wdata[47]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[46]' is connected directly to output port 'io_out_1_req_bits_wdata[46]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[46]' is connected directly to output port 'io_out_0_req_bits_wdata[46]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[45]' is connected directly to output port 'io_out_1_req_bits_wdata[45]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[45]' is connected directly to output port 'io_out_0_req_bits_wdata[45]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[44]' is connected directly to output port 'io_out_1_req_bits_wdata[44]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[44]' is connected directly to output port 'io_out_0_req_bits_wdata[44]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[43]' is connected directly to output port 'io_out_1_req_bits_wdata[43]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[43]' is connected directly to output port 'io_out_0_req_bits_wdata[43]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[42]' is connected directly to output port 'io_out_1_req_bits_wdata[42]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[42]' is connected directly to output port 'io_out_0_req_bits_wdata[42]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[41]' is connected directly to output port 'io_out_1_req_bits_wdata[41]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[41]' is connected directly to output port 'io_out_0_req_bits_wdata[41]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[40]' is connected directly to output port 'io_out_1_req_bits_wdata[40]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[40]' is connected directly to output port 'io_out_0_req_bits_wdata[40]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[39]' is connected directly to output port 'io_out_1_req_bits_wdata[39]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[39]' is connected directly to output port 'io_out_0_req_bits_wdata[39]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[38]' is connected directly to output port 'io_out_1_req_bits_wdata[38]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[38]' is connected directly to output port 'io_out_0_req_bits_wdata[38]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[37]' is connected directly to output port 'io_out_1_req_bits_wdata[37]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[37]' is connected directly to output port 'io_out_0_req_bits_wdata[37]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[36]' is connected directly to output port 'io_out_1_req_bits_wdata[36]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[36]' is connected directly to output port 'io_out_0_req_bits_wdata[36]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[35]' is connected directly to output port 'io_out_1_req_bits_wdata[35]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[35]' is connected directly to output port 'io_out_0_req_bits_wdata[35]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[34]' is connected directly to output port 'io_out_1_req_bits_wdata[34]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[34]' is connected directly to output port 'io_out_0_req_bits_wdata[34]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[33]' is connected directly to output port 'io_out_1_req_bits_wdata[33]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[33]' is connected directly to output port 'io_out_0_req_bits_wdata[33]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[32]' is connected directly to output port 'io_out_1_req_bits_wdata[32]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[32]' is connected directly to output port 'io_out_0_req_bits_wdata[32]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[31]' is connected directly to output port 'io_out_1_req_bits_wdata[31]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[31]' is connected directly to output port 'io_out_0_req_bits_wdata[31]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[30]' is connected directly to output port 'io_out_1_req_bits_wdata[30]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[30]' is connected directly to output port 'io_out_0_req_bits_wdata[30]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[29]' is connected directly to output port 'io_out_1_req_bits_wdata[29]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[29]' is connected directly to output port 'io_out_0_req_bits_wdata[29]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[28]' is connected directly to output port 'io_out_1_req_bits_wdata[28]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[28]' is connected directly to output port 'io_out_0_req_bits_wdata[28]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[27]' is connected directly to output port 'io_out_1_req_bits_wdata[27]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[27]' is connected directly to output port 'io_out_0_req_bits_wdata[27]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[26]' is connected directly to output port 'io_out_1_req_bits_wdata[26]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[26]' is connected directly to output port 'io_out_0_req_bits_wdata[26]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[25]' is connected directly to output port 'io_out_1_req_bits_wdata[25]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[25]' is connected directly to output port 'io_out_0_req_bits_wdata[25]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[24]' is connected directly to output port 'io_out_1_req_bits_wdata[24]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[24]' is connected directly to output port 'io_out_0_req_bits_wdata[24]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[23]' is connected directly to output port 'io_out_1_req_bits_wdata[23]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[23]' is connected directly to output port 'io_out_0_req_bits_wdata[23]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[22]' is connected directly to output port 'io_out_1_req_bits_wdata[22]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[22]' is connected directly to output port 'io_out_0_req_bits_wdata[22]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[21]' is connected directly to output port 'io_out_1_req_bits_wdata[21]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[21]' is connected directly to output port 'io_out_0_req_bits_wdata[21]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[20]' is connected directly to output port 'io_out_1_req_bits_wdata[20]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[20]' is connected directly to output port 'io_out_0_req_bits_wdata[20]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[19]' is connected directly to output port 'io_out_1_req_bits_wdata[19]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[19]' is connected directly to output port 'io_out_0_req_bits_wdata[19]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[18]' is connected directly to output port 'io_out_1_req_bits_wdata[18]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[18]' is connected directly to output port 'io_out_0_req_bits_wdata[18]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[17]' is connected directly to output port 'io_out_1_req_bits_wdata[17]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[17]' is connected directly to output port 'io_out_0_req_bits_wdata[17]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[16]' is connected directly to output port 'io_out_1_req_bits_wdata[16]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[16]' is connected directly to output port 'io_out_0_req_bits_wdata[16]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[15]' is connected directly to output port 'io_out_1_req_bits_wdata[15]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[15]' is connected directly to output port 'io_out_0_req_bits_wdata[15]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[14]' is connected directly to output port 'io_out_1_req_bits_wdata[14]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[14]' is connected directly to output port 'io_out_0_req_bits_wdata[14]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[13]' is connected directly to output port 'io_out_1_req_bits_wdata[13]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[13]' is connected directly to output port 'io_out_0_req_bits_wdata[13]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[12]' is connected directly to output port 'io_out_1_req_bits_wdata[12]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[12]' is connected directly to output port 'io_out_0_req_bits_wdata[12]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[11]' is connected directly to output port 'io_out_1_req_bits_wdata[11]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[11]' is connected directly to output port 'io_out_0_req_bits_wdata[11]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[10]' is connected directly to output port 'io_out_1_req_bits_wdata[10]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[10]' is connected directly to output port 'io_out_0_req_bits_wdata[10]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[9]' is connected directly to output port 'io_out_1_req_bits_wdata[9]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[9]' is connected directly to output port 'io_out_0_req_bits_wdata[9]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[8]' is connected directly to output port 'io_out_1_req_bits_wdata[8]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[8]' is connected directly to output port 'io_out_0_req_bits_wdata[8]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[7]' is connected directly to output port 'io_out_1_req_bits_wdata[7]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[7]' is connected directly to output port 'io_out_0_req_bits_wdata[7]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[6]' is connected directly to output port 'io_out_1_req_bits_wdata[6]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[6]' is connected directly to output port 'io_out_0_req_bits_wdata[6]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[5]' is connected directly to output port 'io_out_1_req_bits_wdata[5]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[5]' is connected directly to output port 'io_out_0_req_bits_wdata[5]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[4]' is connected directly to output port 'io_out_1_req_bits_wdata[4]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[4]' is connected directly to output port 'io_out_0_req_bits_wdata[4]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[3]' is connected directly to output port 'io_out_1_req_bits_wdata[3]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[3]' is connected directly to output port 'io_out_0_req_bits_wdata[3]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[2]' is connected directly to output port 'io_out_1_req_bits_wdata[2]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[2]' is connected directly to output port 'io_out_0_req_bits_wdata[2]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[1]' is connected directly to output port 'io_out_1_req_bits_wdata[1]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[1]' is connected directly to output port 'io_out_0_req_bits_wdata[1]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[0]' is connected directly to output port 'io_out_1_req_bits_wdata[0]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wdata[0]' is connected directly to output port 'io_out_0_req_bits_wdata[0]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wmask[7]' is connected directly to output port 'io_out_1_req_bits_wmask[7]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wmask[7]' is connected directly to output port 'io_out_0_req_bits_wmask[7]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wmask[6]' is connected directly to output port 'io_out_1_req_bits_wmask[6]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wmask[6]' is connected directly to output port 'io_out_0_req_bits_wmask[6]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wmask[5]' is connected directly to output port 'io_out_1_req_bits_wmask[5]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wmask[5]' is connected directly to output port 'io_out_0_req_bits_wmask[5]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wmask[4]' is connected directly to output port 'io_out_1_req_bits_wmask[4]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wmask[4]' is connected directly to output port 'io_out_0_req_bits_wmask[4]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wmask[3]' is connected directly to output port 'io_out_1_req_bits_wmask[3]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wmask[3]' is connected directly to output port 'io_out_0_req_bits_wmask[3]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wmask[2]' is connected directly to output port 'io_out_1_req_bits_wmask[2]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wmask[2]' is connected directly to output port 'io_out_0_req_bits_wmask[2]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wmask[1]' is connected directly to output port 'io_out_1_req_bits_wmask[1]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wmask[1]' is connected directly to output port 'io_out_0_req_bits_wmask[1]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wmask[0]' is connected directly to output port 'io_out_1_req_bits_wmask[0]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wmask[0]' is connected directly to output port 'io_out_0_req_bits_wmask[0]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wen' is connected directly to output port 'io_out_1_req_bits_wen'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_wen' is connected directly to output port 'io_out_0_req_bits_wen'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_size[1]' is connected directly to output port 'io_out_1_req_bits_size[1]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_size[1]' is connected directly to output port 'io_out_0_req_bits_size[1]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_size[0]' is connected directly to output port 'io_out_1_req_bits_size[0]'. (LINT-29)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', input port 'io_in_req_bits_size[0]' is connected directly to output port 'io_out_0_req_bits_size[0]'. (LINT-29)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rlast'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[0]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[1]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[2]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[3]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[4]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[5]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[6]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[7]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[8]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[9]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[10]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[11]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[12]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[13]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[14]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[15]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[16]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[17]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[18]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[19]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[20]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[21]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[22]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[23]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[24]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[25]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[26]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[27]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[28]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[29]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[30]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[31]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[32]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[33]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[34]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[35]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[36]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[37]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[38]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[39]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[40]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[41]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[42]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[43]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[44]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[45]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[46]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[47]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[48]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[49]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[50]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[51]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[52]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[53]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[54]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[55]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[56]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[57]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[58]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[59]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[60]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[61]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[62]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rdata[63]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rresp[0]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rresp[1]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rid[0]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rid[1]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rid[2]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rid[3]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_rvalid'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_arready'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_bresp[0]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_bresp[1]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_bid[0]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_bid[1]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_bid[2]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_bid[3]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_bvalid'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_wready'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_slave_awready'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to output port 'io_master_arburst[1]'. (LINT-31)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[0]' is connected directly to output port 'io_master_arburst[0]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[63]' is connected directly to output port 'io_in_3_resp_bits_rdata[63]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[63]' is connected directly to output port 'io_in_2_resp_bits_rdata[63]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[63]' is connected directly to output port 'io_in_1_resp_bits_rdata[63]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[62]' is connected directly to output port 'io_in_3_resp_bits_rdata[62]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[62]' is connected directly to output port 'io_in_2_resp_bits_rdata[62]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[62]' is connected directly to output port 'io_in_1_resp_bits_rdata[62]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[61]' is connected directly to output port 'io_in_3_resp_bits_rdata[61]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[61]' is connected directly to output port 'io_in_2_resp_bits_rdata[61]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[61]' is connected directly to output port 'io_in_1_resp_bits_rdata[61]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[60]' is connected directly to output port 'io_in_3_resp_bits_rdata[60]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[60]' is connected directly to output port 'io_in_2_resp_bits_rdata[60]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[60]' is connected directly to output port 'io_in_1_resp_bits_rdata[60]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[59]' is connected directly to output port 'io_in_3_resp_bits_rdata[59]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[59]' is connected directly to output port 'io_in_2_resp_bits_rdata[59]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[59]' is connected directly to output port 'io_in_1_resp_bits_rdata[59]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[58]' is connected directly to output port 'io_in_3_resp_bits_rdata[58]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[58]' is connected directly to output port 'io_in_2_resp_bits_rdata[58]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[58]' is connected directly to output port 'io_in_1_resp_bits_rdata[58]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[57]' is connected directly to output port 'io_in_3_resp_bits_rdata[57]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[57]' is connected directly to output port 'io_in_2_resp_bits_rdata[57]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[57]' is connected directly to output port 'io_in_1_resp_bits_rdata[57]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[56]' is connected directly to output port 'io_in_3_resp_bits_rdata[56]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[56]' is connected directly to output port 'io_in_2_resp_bits_rdata[56]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[56]' is connected directly to output port 'io_in_1_resp_bits_rdata[56]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[55]' is connected directly to output port 'io_in_3_resp_bits_rdata[55]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[55]' is connected directly to output port 'io_in_2_resp_bits_rdata[55]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[55]' is connected directly to output port 'io_in_1_resp_bits_rdata[55]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[54]' is connected directly to output port 'io_in_3_resp_bits_rdata[54]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[54]' is connected directly to output port 'io_in_2_resp_bits_rdata[54]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[54]' is connected directly to output port 'io_in_1_resp_bits_rdata[54]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[53]' is connected directly to output port 'io_in_3_resp_bits_rdata[53]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[53]' is connected directly to output port 'io_in_2_resp_bits_rdata[53]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[53]' is connected directly to output port 'io_in_1_resp_bits_rdata[53]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[52]' is connected directly to output port 'io_in_3_resp_bits_rdata[52]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[52]' is connected directly to output port 'io_in_2_resp_bits_rdata[52]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[52]' is connected directly to output port 'io_in_1_resp_bits_rdata[52]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[51]' is connected directly to output port 'io_in_3_resp_bits_rdata[51]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[51]' is connected directly to output port 'io_in_2_resp_bits_rdata[51]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[51]' is connected directly to output port 'io_in_1_resp_bits_rdata[51]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[50]' is connected directly to output port 'io_in_3_resp_bits_rdata[50]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[50]' is connected directly to output port 'io_in_2_resp_bits_rdata[50]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[50]' is connected directly to output port 'io_in_1_resp_bits_rdata[50]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[49]' is connected directly to output port 'io_in_3_resp_bits_rdata[49]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[49]' is connected directly to output port 'io_in_2_resp_bits_rdata[49]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[49]' is connected directly to output port 'io_in_1_resp_bits_rdata[49]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[48]' is connected directly to output port 'io_in_3_resp_bits_rdata[48]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[48]' is connected directly to output port 'io_in_2_resp_bits_rdata[48]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[48]' is connected directly to output port 'io_in_1_resp_bits_rdata[48]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[47]' is connected directly to output port 'io_in_3_resp_bits_rdata[47]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[47]' is connected directly to output port 'io_in_2_resp_bits_rdata[47]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[47]' is connected directly to output port 'io_in_1_resp_bits_rdata[47]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[46]' is connected directly to output port 'io_in_3_resp_bits_rdata[46]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[46]' is connected directly to output port 'io_in_2_resp_bits_rdata[46]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[46]' is connected directly to output port 'io_in_1_resp_bits_rdata[46]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[45]' is connected directly to output port 'io_in_3_resp_bits_rdata[45]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[45]' is connected directly to output port 'io_in_2_resp_bits_rdata[45]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[45]' is connected directly to output port 'io_in_1_resp_bits_rdata[45]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[44]' is connected directly to output port 'io_in_3_resp_bits_rdata[44]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[44]' is connected directly to output port 'io_in_2_resp_bits_rdata[44]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[44]' is connected directly to output port 'io_in_1_resp_bits_rdata[44]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[43]' is connected directly to output port 'io_in_3_resp_bits_rdata[43]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[43]' is connected directly to output port 'io_in_2_resp_bits_rdata[43]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[43]' is connected directly to output port 'io_in_1_resp_bits_rdata[43]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[42]' is connected directly to output port 'io_in_3_resp_bits_rdata[42]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[42]' is connected directly to output port 'io_in_2_resp_bits_rdata[42]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[42]' is connected directly to output port 'io_in_1_resp_bits_rdata[42]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[41]' is connected directly to output port 'io_in_3_resp_bits_rdata[41]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[41]' is connected directly to output port 'io_in_2_resp_bits_rdata[41]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[41]' is connected directly to output port 'io_in_1_resp_bits_rdata[41]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[40]' is connected directly to output port 'io_in_3_resp_bits_rdata[40]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[40]' is connected directly to output port 'io_in_2_resp_bits_rdata[40]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[40]' is connected directly to output port 'io_in_1_resp_bits_rdata[40]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[39]' is connected directly to output port 'io_in_3_resp_bits_rdata[39]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[39]' is connected directly to output port 'io_in_2_resp_bits_rdata[39]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[39]' is connected directly to output port 'io_in_1_resp_bits_rdata[39]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[38]' is connected directly to output port 'io_in_3_resp_bits_rdata[38]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[38]' is connected directly to output port 'io_in_2_resp_bits_rdata[38]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[38]' is connected directly to output port 'io_in_1_resp_bits_rdata[38]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[37]' is connected directly to output port 'io_in_3_resp_bits_rdata[37]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[37]' is connected directly to output port 'io_in_2_resp_bits_rdata[37]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[37]' is connected directly to output port 'io_in_1_resp_bits_rdata[37]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[36]' is connected directly to output port 'io_in_3_resp_bits_rdata[36]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[36]' is connected directly to output port 'io_in_2_resp_bits_rdata[36]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[36]' is connected directly to output port 'io_in_1_resp_bits_rdata[36]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[35]' is connected directly to output port 'io_in_3_resp_bits_rdata[35]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[35]' is connected directly to output port 'io_in_2_resp_bits_rdata[35]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[35]' is connected directly to output port 'io_in_1_resp_bits_rdata[35]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[34]' is connected directly to output port 'io_in_3_resp_bits_rdata[34]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[34]' is connected directly to output port 'io_in_2_resp_bits_rdata[34]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[34]' is connected directly to output port 'io_in_1_resp_bits_rdata[34]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[33]' is connected directly to output port 'io_in_3_resp_bits_rdata[33]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[33]' is connected directly to output port 'io_in_2_resp_bits_rdata[33]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[33]' is connected directly to output port 'io_in_1_resp_bits_rdata[33]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[32]' is connected directly to output port 'io_in_3_resp_bits_rdata[32]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[32]' is connected directly to output port 'io_in_2_resp_bits_rdata[32]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[32]' is connected directly to output port 'io_in_1_resp_bits_rdata[32]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[31]' is connected directly to output port 'io_in_3_resp_bits_rdata[31]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[31]' is connected directly to output port 'io_in_2_resp_bits_rdata[31]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[31]' is connected directly to output port 'io_in_1_resp_bits_rdata[31]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[30]' is connected directly to output port 'io_in_3_resp_bits_rdata[30]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[30]' is connected directly to output port 'io_in_2_resp_bits_rdata[30]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[30]' is connected directly to output port 'io_in_1_resp_bits_rdata[30]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[29]' is connected directly to output port 'io_in_3_resp_bits_rdata[29]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[29]' is connected directly to output port 'io_in_2_resp_bits_rdata[29]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[29]' is connected directly to output port 'io_in_1_resp_bits_rdata[29]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[28]' is connected directly to output port 'io_in_3_resp_bits_rdata[28]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[28]' is connected directly to output port 'io_in_2_resp_bits_rdata[28]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[28]' is connected directly to output port 'io_in_1_resp_bits_rdata[28]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[27]' is connected directly to output port 'io_in_3_resp_bits_rdata[27]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[27]' is connected directly to output port 'io_in_2_resp_bits_rdata[27]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[27]' is connected directly to output port 'io_in_1_resp_bits_rdata[27]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[26]' is connected directly to output port 'io_in_3_resp_bits_rdata[26]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[26]' is connected directly to output port 'io_in_2_resp_bits_rdata[26]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[26]' is connected directly to output port 'io_in_1_resp_bits_rdata[26]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[25]' is connected directly to output port 'io_in_3_resp_bits_rdata[25]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[25]' is connected directly to output port 'io_in_2_resp_bits_rdata[25]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[25]' is connected directly to output port 'io_in_1_resp_bits_rdata[25]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[24]' is connected directly to output port 'io_in_3_resp_bits_rdata[24]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[24]' is connected directly to output port 'io_in_2_resp_bits_rdata[24]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[24]' is connected directly to output port 'io_in_1_resp_bits_rdata[24]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[23]' is connected directly to output port 'io_in_3_resp_bits_rdata[23]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[23]' is connected directly to output port 'io_in_2_resp_bits_rdata[23]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[23]' is connected directly to output port 'io_in_1_resp_bits_rdata[23]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[22]' is connected directly to output port 'io_in_3_resp_bits_rdata[22]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[22]' is connected directly to output port 'io_in_2_resp_bits_rdata[22]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[22]' is connected directly to output port 'io_in_1_resp_bits_rdata[22]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[21]' is connected directly to output port 'io_in_3_resp_bits_rdata[21]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[21]' is connected directly to output port 'io_in_2_resp_bits_rdata[21]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[21]' is connected directly to output port 'io_in_1_resp_bits_rdata[21]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[20]' is connected directly to output port 'io_in_3_resp_bits_rdata[20]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[20]' is connected directly to output port 'io_in_2_resp_bits_rdata[20]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[20]' is connected directly to output port 'io_in_1_resp_bits_rdata[20]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[19]' is connected directly to output port 'io_in_3_resp_bits_rdata[19]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[19]' is connected directly to output port 'io_in_2_resp_bits_rdata[19]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[19]' is connected directly to output port 'io_in_1_resp_bits_rdata[19]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[18]' is connected directly to output port 'io_in_3_resp_bits_rdata[18]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[18]' is connected directly to output port 'io_in_2_resp_bits_rdata[18]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[18]' is connected directly to output port 'io_in_1_resp_bits_rdata[18]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[17]' is connected directly to output port 'io_in_3_resp_bits_rdata[17]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[17]' is connected directly to output port 'io_in_2_resp_bits_rdata[17]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[17]' is connected directly to output port 'io_in_1_resp_bits_rdata[17]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[16]' is connected directly to output port 'io_in_3_resp_bits_rdata[16]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[16]' is connected directly to output port 'io_in_2_resp_bits_rdata[16]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[16]' is connected directly to output port 'io_in_1_resp_bits_rdata[16]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[15]' is connected directly to output port 'io_in_3_resp_bits_rdata[15]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[15]' is connected directly to output port 'io_in_2_resp_bits_rdata[15]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[15]' is connected directly to output port 'io_in_1_resp_bits_rdata[15]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[14]' is connected directly to output port 'io_in_3_resp_bits_rdata[14]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[14]' is connected directly to output port 'io_in_2_resp_bits_rdata[14]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[14]' is connected directly to output port 'io_in_1_resp_bits_rdata[14]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[13]' is connected directly to output port 'io_in_3_resp_bits_rdata[13]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[13]' is connected directly to output port 'io_in_2_resp_bits_rdata[13]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[13]' is connected directly to output port 'io_in_1_resp_bits_rdata[13]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[12]' is connected directly to output port 'io_in_3_resp_bits_rdata[12]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[12]' is connected directly to output port 'io_in_2_resp_bits_rdata[12]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[12]' is connected directly to output port 'io_in_1_resp_bits_rdata[12]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[11]' is connected directly to output port 'io_in_3_resp_bits_rdata[11]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[11]' is connected directly to output port 'io_in_2_resp_bits_rdata[11]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[11]' is connected directly to output port 'io_in_1_resp_bits_rdata[11]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[10]' is connected directly to output port 'io_in_3_resp_bits_rdata[10]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[10]' is connected directly to output port 'io_in_2_resp_bits_rdata[10]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[10]' is connected directly to output port 'io_in_1_resp_bits_rdata[10]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[9]' is connected directly to output port 'io_in_3_resp_bits_rdata[9]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[9]' is connected directly to output port 'io_in_2_resp_bits_rdata[9]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[9]' is connected directly to output port 'io_in_1_resp_bits_rdata[9]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[8]' is connected directly to output port 'io_in_3_resp_bits_rdata[8]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[8]' is connected directly to output port 'io_in_2_resp_bits_rdata[8]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[8]' is connected directly to output port 'io_in_1_resp_bits_rdata[8]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[7]' is connected directly to output port 'io_in_3_resp_bits_rdata[7]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[7]' is connected directly to output port 'io_in_2_resp_bits_rdata[7]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[7]' is connected directly to output port 'io_in_1_resp_bits_rdata[7]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[6]' is connected directly to output port 'io_in_3_resp_bits_rdata[6]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[6]' is connected directly to output port 'io_in_2_resp_bits_rdata[6]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[6]' is connected directly to output port 'io_in_1_resp_bits_rdata[6]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[5]' is connected directly to output port 'io_in_3_resp_bits_rdata[5]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[5]' is connected directly to output port 'io_in_2_resp_bits_rdata[5]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[5]' is connected directly to output port 'io_in_1_resp_bits_rdata[5]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[4]' is connected directly to output port 'io_in_3_resp_bits_rdata[4]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[4]' is connected directly to output port 'io_in_2_resp_bits_rdata[4]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[4]' is connected directly to output port 'io_in_1_resp_bits_rdata[4]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[3]' is connected directly to output port 'io_in_3_resp_bits_rdata[3]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[3]' is connected directly to output port 'io_in_2_resp_bits_rdata[3]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[3]' is connected directly to output port 'io_in_1_resp_bits_rdata[3]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[2]' is connected directly to output port 'io_in_3_resp_bits_rdata[2]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[2]' is connected directly to output port 'io_in_2_resp_bits_rdata[2]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[2]' is connected directly to output port 'io_in_1_resp_bits_rdata[2]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[1]' is connected directly to output port 'io_in_3_resp_bits_rdata[1]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[1]' is connected directly to output port 'io_in_2_resp_bits_rdata[1]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[1]' is connected directly to output port 'io_in_1_resp_bits_rdata[1]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[0]' is connected directly to output port 'io_in_3_resp_bits_rdata[0]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[0]' is connected directly to output port 'io_in_2_resp_bits_rdata[0]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rdata[0]' is connected directly to output port 'io_in_1_resp_bits_rdata[0]'. (LINT-31)
Warning: In design 'ysyx_210340_CoreBusCrossbarNto1', output port 'io_in_0_resp_bits_rlast' is connected directly to output port 'io_in_1_resp_bits_rlast'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_addr[31]' is connected directly to output port 'io_out_ar_bits_addr[31]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_addr[30]' is connected directly to output port 'io_out_ar_bits_addr[30]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_addr[29]' is connected directly to output port 'io_out_ar_bits_addr[29]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_addr[28]' is connected directly to output port 'io_out_ar_bits_addr[28]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_addr[27]' is connected directly to output port 'io_out_ar_bits_addr[27]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_addr[26]' is connected directly to output port 'io_out_ar_bits_addr[26]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_addr[25]' is connected directly to output port 'io_out_ar_bits_addr[25]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_addr[24]' is connected directly to output port 'io_out_ar_bits_addr[24]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_addr[23]' is connected directly to output port 'io_out_ar_bits_addr[23]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_addr[22]' is connected directly to output port 'io_out_ar_bits_addr[22]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_addr[21]' is connected directly to output port 'io_out_ar_bits_addr[21]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_addr[20]' is connected directly to output port 'io_out_ar_bits_addr[20]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_addr[19]' is connected directly to output port 'io_out_ar_bits_addr[19]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_addr[18]' is connected directly to output port 'io_out_ar_bits_addr[18]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_addr[17]' is connected directly to output port 'io_out_ar_bits_addr[17]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_addr[16]' is connected directly to output port 'io_out_ar_bits_addr[16]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_addr[15]' is connected directly to output port 'io_out_ar_bits_addr[15]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_addr[14]' is connected directly to output port 'io_out_ar_bits_addr[14]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_addr[13]' is connected directly to output port 'io_out_ar_bits_addr[13]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_addr[12]' is connected directly to output port 'io_out_ar_bits_addr[12]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_addr[11]' is connected directly to output port 'io_out_ar_bits_addr[11]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_addr[10]' is connected directly to output port 'io_out_ar_bits_addr[10]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_addr[9]' is connected directly to output port 'io_out_ar_bits_addr[9]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_addr[8]' is connected directly to output port 'io_out_ar_bits_addr[8]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_addr[7]' is connected directly to output port 'io_out_ar_bits_addr[7]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_addr[6]' is connected directly to output port 'io_out_ar_bits_addr[6]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_addr[5]' is connected directly to output port 'io_out_ar_bits_addr[5]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_addr[4]' is connected directly to output port 'io_out_ar_bits_addr[4]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_addr[3]' is connected directly to output port 'io_out_ar_bits_addr[3]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_addr[2]' is connected directly to output port 'io_out_ar_bits_addr[2]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_addr[1]' is connected directly to output port 'io_out_ar_bits_addr[1]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_addr[0]' is connected directly to output port 'io_out_ar_bits_addr[0]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_id[3]' is connected directly to output port 'io_out_ar_bits_id[3]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_id[2]' is connected directly to output port 'io_out_ar_bits_id[2]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_id[1]' is connected directly to output port 'io_out_ar_bits_id[1]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_id[0]' is connected directly to output port 'io_out_ar_bits_id[0]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_len[7]' is connected directly to output port 'io_out_ar_bits_len[7]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_len[6]' is connected directly to output port 'io_out_ar_bits_len[6]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_len[5]' is connected directly to output port 'io_out_ar_bits_len[5]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_len[4]' is connected directly to output port 'io_out_ar_bits_len[4]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_len[3]' is connected directly to output port 'io_out_ar_bits_len[3]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_len[2]' is connected directly to output port 'io_out_ar_bits_len[2]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_len[1]' is connected directly to output port 'io_out_ar_bits_len[1]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_len[0]' is connected directly to output port 'io_out_ar_bits_len[0]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_size[2]' is connected directly to output port 'io_out_ar_bits_size[2]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_size[1]' is connected directly to output port 'io_out_ar_bits_size[1]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_size[0]' is connected directly to output port 'io_out_ar_bits_size[0]'. (LINT-31)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_b_ready' is connected directly to output port 'io_out_r_ready'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[63]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[62]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[61]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[60]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[59]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[58]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[57]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[56]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[55]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[54]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[53]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[52]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[51]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[50]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[49]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[48]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[47]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[46]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[45]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[44]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[43]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[42]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[41]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[40]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[39]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[38]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[37]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[36]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[35]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[34]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[33]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[32]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[31]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[30]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[29]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[28]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[27]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[26]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[25]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[24]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[23]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[22]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[21]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[20]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[19]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[18]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[17]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[16]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[15]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[14]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[13]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[12]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[11]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[10]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[9]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[8]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[7]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[6]'. (LINT-31)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to output port 'io_csr_imm[5]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_addr[31]' is connected directly to output port 'io_out_1_req_bits_addr[31]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_addr[30]' is connected directly to output port 'io_out_1_req_bits_addr[30]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_addr[29]' is connected directly to output port 'io_out_1_req_bits_addr[29]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_addr[28]' is connected directly to output port 'io_out_1_req_bits_addr[28]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_addr[27]' is connected directly to output port 'io_out_1_req_bits_addr[27]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_addr[26]' is connected directly to output port 'io_out_1_req_bits_addr[26]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_addr[25]' is connected directly to output port 'io_out_1_req_bits_addr[25]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_addr[24]' is connected directly to output port 'io_out_1_req_bits_addr[24]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_addr[23]' is connected directly to output port 'io_out_1_req_bits_addr[23]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_addr[22]' is connected directly to output port 'io_out_1_req_bits_addr[22]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_addr[21]' is connected directly to output port 'io_out_1_req_bits_addr[21]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_addr[20]' is connected directly to output port 'io_out_1_req_bits_addr[20]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_addr[19]' is connected directly to output port 'io_out_1_req_bits_addr[19]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_addr[18]' is connected directly to output port 'io_out_1_req_bits_addr[18]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_addr[17]' is connected directly to output port 'io_out_1_req_bits_addr[17]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_addr[16]' is connected directly to output port 'io_out_1_req_bits_addr[16]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_addr[15]' is connected directly to output port 'io_out_1_req_bits_addr[15]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_addr[14]' is connected directly to output port 'io_out_1_req_bits_addr[14]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_addr[13]' is connected directly to output port 'io_out_1_req_bits_addr[13]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_addr[12]' is connected directly to output port 'io_out_1_req_bits_addr[12]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_addr[11]' is connected directly to output port 'io_out_1_req_bits_addr[11]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_addr[10]' is connected directly to output port 'io_out_1_req_bits_addr[10]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_addr[9]' is connected directly to output port 'io_out_1_req_bits_addr[9]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_addr[8]' is connected directly to output port 'io_out_1_req_bits_addr[8]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_addr[7]' is connected directly to output port 'io_out_1_req_bits_addr[7]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_addr[6]' is connected directly to output port 'io_out_1_req_bits_addr[6]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_addr[5]' is connected directly to output port 'io_out_1_req_bits_addr[5]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_addr[4]' is connected directly to output port 'io_out_1_req_bits_addr[4]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_addr[3]' is connected directly to output port 'io_out_1_req_bits_addr[3]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_addr[2]' is connected directly to output port 'io_out_1_req_bits_addr[2]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_addr[1]' is connected directly to output port 'io_out_1_req_bits_addr[1]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_addr[0]' is connected directly to output port 'io_out_1_req_bits_addr[0]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_ren' is connected directly to output port 'io_out_1_req_bits_ren'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[63]' is connected directly to output port 'io_out_1_req_bits_wdata[63]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[62]' is connected directly to output port 'io_out_1_req_bits_wdata[62]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[61]' is connected directly to output port 'io_out_1_req_bits_wdata[61]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[60]' is connected directly to output port 'io_out_1_req_bits_wdata[60]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[59]' is connected directly to output port 'io_out_1_req_bits_wdata[59]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[58]' is connected directly to output port 'io_out_1_req_bits_wdata[58]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[57]' is connected directly to output port 'io_out_1_req_bits_wdata[57]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[56]' is connected directly to output port 'io_out_1_req_bits_wdata[56]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[55]' is connected directly to output port 'io_out_1_req_bits_wdata[55]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[54]' is connected directly to output port 'io_out_1_req_bits_wdata[54]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[53]' is connected directly to output port 'io_out_1_req_bits_wdata[53]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[52]' is connected directly to output port 'io_out_1_req_bits_wdata[52]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[51]' is connected directly to output port 'io_out_1_req_bits_wdata[51]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[50]' is connected directly to output port 'io_out_1_req_bits_wdata[50]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[49]' is connected directly to output port 'io_out_1_req_bits_wdata[49]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[48]' is connected directly to output port 'io_out_1_req_bits_wdata[48]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[47]' is connected directly to output port 'io_out_1_req_bits_wdata[47]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[46]' is connected directly to output port 'io_out_1_req_bits_wdata[46]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[45]' is connected directly to output port 'io_out_1_req_bits_wdata[45]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[44]' is connected directly to output port 'io_out_1_req_bits_wdata[44]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[43]' is connected directly to output port 'io_out_1_req_bits_wdata[43]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[42]' is connected directly to output port 'io_out_1_req_bits_wdata[42]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[41]' is connected directly to output port 'io_out_1_req_bits_wdata[41]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[40]' is connected directly to output port 'io_out_1_req_bits_wdata[40]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[39]' is connected directly to output port 'io_out_1_req_bits_wdata[39]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[38]' is connected directly to output port 'io_out_1_req_bits_wdata[38]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[37]' is connected directly to output port 'io_out_1_req_bits_wdata[37]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[36]' is connected directly to output port 'io_out_1_req_bits_wdata[36]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[35]' is connected directly to output port 'io_out_1_req_bits_wdata[35]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[34]' is connected directly to output port 'io_out_1_req_bits_wdata[34]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[33]' is connected directly to output port 'io_out_1_req_bits_wdata[33]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[32]' is connected directly to output port 'io_out_1_req_bits_wdata[32]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[31]' is connected directly to output port 'io_out_1_req_bits_wdata[31]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[30]' is connected directly to output port 'io_out_1_req_bits_wdata[30]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[29]' is connected directly to output port 'io_out_1_req_bits_wdata[29]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[28]' is connected directly to output port 'io_out_1_req_bits_wdata[28]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[27]' is connected directly to output port 'io_out_1_req_bits_wdata[27]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[26]' is connected directly to output port 'io_out_1_req_bits_wdata[26]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[25]' is connected directly to output port 'io_out_1_req_bits_wdata[25]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[24]' is connected directly to output port 'io_out_1_req_bits_wdata[24]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[23]' is connected directly to output port 'io_out_1_req_bits_wdata[23]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[22]' is connected directly to output port 'io_out_1_req_bits_wdata[22]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[21]' is connected directly to output port 'io_out_1_req_bits_wdata[21]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[20]' is connected directly to output port 'io_out_1_req_bits_wdata[20]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[19]' is connected directly to output port 'io_out_1_req_bits_wdata[19]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[18]' is connected directly to output port 'io_out_1_req_bits_wdata[18]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[17]' is connected directly to output port 'io_out_1_req_bits_wdata[17]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[16]' is connected directly to output port 'io_out_1_req_bits_wdata[16]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[15]' is connected directly to output port 'io_out_1_req_bits_wdata[15]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[14]' is connected directly to output port 'io_out_1_req_bits_wdata[14]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[13]' is connected directly to output port 'io_out_1_req_bits_wdata[13]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[12]' is connected directly to output port 'io_out_1_req_bits_wdata[12]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[11]' is connected directly to output port 'io_out_1_req_bits_wdata[11]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[10]' is connected directly to output port 'io_out_1_req_bits_wdata[10]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[9]' is connected directly to output port 'io_out_1_req_bits_wdata[9]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[8]' is connected directly to output port 'io_out_1_req_bits_wdata[8]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[7]' is connected directly to output port 'io_out_1_req_bits_wdata[7]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[6]' is connected directly to output port 'io_out_1_req_bits_wdata[6]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[5]' is connected directly to output port 'io_out_1_req_bits_wdata[5]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[4]' is connected directly to output port 'io_out_1_req_bits_wdata[4]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[3]' is connected directly to output port 'io_out_1_req_bits_wdata[3]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[2]' is connected directly to output port 'io_out_1_req_bits_wdata[2]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[1]' is connected directly to output port 'io_out_1_req_bits_wdata[1]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wdata[0]' is connected directly to output port 'io_out_1_req_bits_wdata[0]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wmask[7]' is connected directly to output port 'io_out_1_req_bits_wmask[7]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wmask[6]' is connected directly to output port 'io_out_1_req_bits_wmask[6]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wmask[5]' is connected directly to output port 'io_out_1_req_bits_wmask[5]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wmask[4]' is connected directly to output port 'io_out_1_req_bits_wmask[4]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wmask[3]' is connected directly to output port 'io_out_1_req_bits_wmask[3]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wmask[2]' is connected directly to output port 'io_out_1_req_bits_wmask[2]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wmask[1]' is connected directly to output port 'io_out_1_req_bits_wmask[1]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wmask[0]' is connected directly to output port 'io_out_1_req_bits_wmask[0]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_wen' is connected directly to output port 'io_out_1_req_bits_wen'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_size[1]' is connected directly to output port 'io_out_1_req_bits_size[1]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheBusCrossbar1to2', output port 'io_out_0_req_bits_size[0]' is connected directly to output port 'io_out_1_req_bits_size[0]'. (LINT-31)
Warning: In design 'ysyx_210340_RRArbiter_3', output port 'io_out_bits_id[3]' is connected directly to output port 'io_out_bits_len[7]'. (LINT-31)
Warning: In design 'ysyx_210340_RRArbiter_3', output port 'io_out_bits_id[3]' is connected directly to output port 'io_out_bits_len[6]'. (LINT-31)
Warning: In design 'ysyx_210340_RRArbiter_3', output port 'io_out_bits_id[3]' is connected directly to output port 'io_out_bits_len[5]'. (LINT-31)
Warning: In design 'ysyx_210340_RRArbiter_3', output port 'io_out_bits_id[3]' is connected directly to output port 'io_out_bits_len[4]'. (LINT-31)
Warning: In design 'ysyx_210340_RRArbiter_3', output port 'io_out_bits_id[3]' is connected directly to output port 'io_out_bits_len[3]'. (LINT-31)
Warning: In design 'ysyx_210340_RRArbiter_3', output port 'io_out_bits_id[3]' is connected directly to output port 'io_out_bits_len[2]'. (LINT-31)
Warning: In design 'ysyx_210340_RRArbiter_3', output port 'io_out_bits_id[3]' is connected directly to output port 'io_out_bits_len[1]'. (LINT-31)
Warning: In design 'ysyx_210340_Cache', output port 'io_out_req_bits_addr[3]' is connected directly to output port 'io_out_req_bits_addr[2]'. (LINT-31)
Warning: In design 'ysyx_210340_Cache', output port 'io_out_req_bits_addr[3]' is connected directly to output port 'io_out_req_bits_addr[1]'. (LINT-31)
Warning: In design 'ysyx_210340_Cache', output port 'io_out_req_bits_addr[3]' is connected directly to output port 'io_out_req_bits_addr[0]'. (LINT-31)
Warning: In design 'ysyx_210340_Cache_1', output port 'io_out_req_bits_addr[3]' is connected directly to output port 'io_out_req_bits_addr[2]'. (LINT-31)
Warning: In design 'ysyx_210340_Cache_1', output port 'io_out_req_bits_addr[3]' is connected directly to output port 'io_out_req_bits_addr[1]'. (LINT-31)
Warning: In design 'ysyx_210340_Cache_1', output port 'io_out_req_bits_addr[3]' is connected directly to output port 'io_out_req_bits_addr[0]'. (LINT-31)
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_ren' is connected to logic 1. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[63]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[62]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[61]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[60]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[59]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[58]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[57]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[56]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[55]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[54]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[53]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[52]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[51]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[50]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[49]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[48]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[47]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[46]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[45]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[44]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[43]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[42]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[41]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[40]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[39]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[38]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[37]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[36]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[35]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[34]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[33]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[32]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[31]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[30]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[29]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[28]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[27]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[26]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[25]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[24]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[23]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[22]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[21]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[20]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[19]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[18]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[17]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[16]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[15]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[14]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[13]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[12]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[11]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[10]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[9]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[8]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[7]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[6]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[5]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[4]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[3]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[2]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[1]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wdata[0]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wmask[7]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wmask[6]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wmask[5]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wmask[4]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wmask[3]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wmask[2]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wmask[1]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wmask[0]' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_wen' is connected to logic 0. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_size[1]' is connected to logic 1. 
Warning: In design 'ysyx_210340_CacheController', a pin on submodule 'crossbar1to2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_req_bits_size[0]' is connected to logic 1. 
Warning: In design 'ysyx_210340_CacheController', the same net is connected to more than one pin on submodule 'crossbar1to2'. (LINT-33)
   Net '*Logic1*' is connected to pins 'io_in_req_bits_ren', 'io_in_req_bits_size[1]'', 'io_in_req_bits_size[0]'.
Warning: In design 'ysyx_210340_CacheController', the same net is connected to more than one pin on submodule 'crossbar1to2'. (LINT-33)
   Net '*Logic0*' is connected to pins 'io_in_req_bits_wdata[63]', 'io_in_req_bits_wdata[62]'', 'io_in_req_bits_wdata[61]', 'io_in_req_bits_wdata[60]', 'io_in_req_bits_wdata[59]', 'io_in_req_bits_wdata[58]', 'io_in_req_bits_wdata[57]', 'io_in_req_bits_wdata[56]', 'io_in_req_bits_wdata[55]', 'io_in_req_bits_wdata[54]', 'io_in_req_bits_wdata[53]', 'io_in_req_bits_wdata[52]', 'io_in_req_bits_wdata[51]', 'io_in_req_bits_wdata[50]', 'io_in_req_bits_wdata[49]', 'io_in_req_bits_wdata[48]', 'io_in_req_bits_wdata[47]', 'io_in_req_bits_wdata[46]', 'io_in_req_bits_wdata[45]', 'io_in_req_bits_wdata[44]', 'io_in_req_bits_wdata[43]', 'io_in_req_bits_wdata[42]', 'io_in_req_bits_wdata[41]', 'io_in_req_bits_wdata[40]', 'io_in_req_bits_wdata[39]', 'io_in_req_bits_wdata[38]', 'io_in_req_bits_wdata[37]', 'io_in_req_bits_wdata[36]', 'io_in_req_bits_wdata[35]', 'io_in_req_bits_wdata[34]', 'io_in_req_bits_wdata[33]', 'io_in_req_bits_wdata[32]', 'io_in_req_bits_wdata[31]', 'io_in_req_bits_wdata[30]', 'io_in_req_bits_wdata[29]', 'io_in_req_bits_wdata[28]', 'io_in_req_bits_wdata[27]', 'io_in_req_bits_wdata[26]', 'io_in_req_bits_wdata[25]', 'io_in_req_bits_wdata[24]', 'io_in_req_bits_wdata[23]', 'io_in_req_bits_wdata[22]', 'io_in_req_bits_wdata[21]', 'io_in_req_bits_wdata[20]', 'io_in_req_bits_wdata[19]', 'io_in_req_bits_wdata[18]', 'io_in_req_bits_wdata[17]', 'io_in_req_bits_wdata[16]', 'io_in_req_bits_wdata[15]', 'io_in_req_bits_wdata[14]', 'io_in_req_bits_wdata[13]', 'io_in_req_bits_wdata[12]', 'io_in_req_bits_wdata[11]', 'io_in_req_bits_wdata[10]', 'io_in_req_bits_wdata[9]', 'io_in_req_bits_wdata[8]', 'io_in_req_bits_wdata[7]', 'io_in_req_bits_wdata[6]', 'io_in_req_bits_wdata[5]', 'io_in_req_bits_wdata[4]', 'io_in_req_bits_wdata[3]', 'io_in_req_bits_wdata[2]', 'io_in_req_bits_wdata[1]', 'io_in_req_bits_wdata[0]', 'io_in_req_bits_wmask[7]', 'io_in_req_bits_wmask[6]', 'io_in_req_bits_wmask[5]', 'io_in_req_bits_wmask[4]', 'io_in_req_bits_wmask[3]', 'io_in_req_bits_wmask[2]', 'io_in_req_bits_wmask[1]', 'io_in_req_bits_wmask[0]', 'io_in_req_bits_wen'.
Warning: In design 'ysyx_210340', output port 'io_master_awburst[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_master_awburst[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_master_arburst[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_master_arburst[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_awready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_wready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_bvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_bid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_bid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_bid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_bid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_bresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_bresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_arready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rdata[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340', output port 'io_slave_rlast' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_aw_bits_size[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_SimpleAxi2Axi', output port 'io_out_ar_bits_size[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_rs2_type[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Decode', output port 'io_csr_imm[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_RRArbiter_3', output port 'io_out_bits_id[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_RRArbiter_3', output port 'io_out_bits_len[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_RRArbiter_3', output port 'io_out_bits_len[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_RRArbiter_3', output port 'io_out_bits_len[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_RRArbiter_3', output port 'io_out_bits_len[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_RRArbiter_3', output port 'io_out_bits_len[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_RRArbiter_3', output port 'io_out_bits_len[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_RRArbiter_3', output port 'io_out_bits_len[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Cache', output port 'io_out_req_bits_addr[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Cache', output port 'io_out_req_bits_addr[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Cache', output port 'io_out_req_bits_addr[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Cache', output port 'io_out_req_bits_addr[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Cache_1', output port 'io_out_req_bits_addr[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Cache_1', output port 'io_out_req_bits_addr[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Cache_1', output port 'io_out_req_bits_addr[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210340_Cache_1', output port 'io_out_req_bits_addr[0]' is connected directly to 'logic 0'. (LINT-52)
1
