//
// File created by:  xrun
// Do not modify this file
//
+TESTFILE1=outputs/modus_src/testresults/verilog/VER.FULLSCAN.serial_to_parallel_atpg.data.scan.ex1.ts1.verilog
+TESTFILE2=outputs/modus_src/testresults/verilog/VER.FULLSCAN.serial_to_parallel_atpg.data.logic.ex1.ts2.verilog
+HEARTBEAT
+FAILSET
+access+rwc
+xmstatus
+xm64bit
+xmtimescale+1ns/1ps
+xmoverride_timescale
+xmseq_udp_delay+2ps
+libext+.v+.V+.z+.Z+.gz
+xmlibdirname+outputs/modus_src/Inca_libs_04_05_41
-amsdlibdir
outputs/modus_src/Inca_libs_04_05_41/AMSD
-ACCESS
+rwc
-STATUS
-timescale
1ns/1ps
-OVERRIDE_TIMESCALE
-SEQ_UDP_DELAY
2ps
-XMLIBDIRNAME
outputs/modus_src/Inca_libs_04_05_41
-no_analogsolver
-MESSAGES
-XLMODE
outputs/modus_src/Inca_libs_04_05_41/run.lnx8664.24.03.d
-RUNMODE
-CDSLIB
outputs/modus_src/Inca_libs_04_05_41/run.lnx8664.24.03.d/cds.lib
-HDLVAR
outputs/modus_src/Inca_libs_04_05_41/run.lnx8664.24.03.d/hdl.var
-WORK
worklib
-HASXLMODE
