{
    "profile_id": "patrick-van-mourik-14a33060",
    "first_name": "Patrick",
    "last_name": "van Mourik",
    "sub_title": "Analog IC Design Engineer",
    "profile_picture": "https://media.licdn.com/dms/image/C5603AQGGlQYz8uI4EQ/profile-displayphoto-shrink_800_800/0/1620284446531?e=1701302400&v=beta&t=J65dfZsc-09GlgQMA5etc8fZD3Q_NHhthL_obhLne5c",
    "background_image": null,
    "profile_type": "personal",
    "entity_urn": "ACoAAAzc18oB6VeGc3IWDHJDqvCEOuWpMMKWPhw",
    "object_urn": 215799754,
    "birth_date": null,
    "summary": null,
    "location": {
        "country": "Netherlands",
        "short": "Eindhoven, North Brabant",
        "city": "Eindhoven",
        "state": "North Brabant",
        "default": "Eindhoven, North Brabant, Netherlands"
    },
    "premium": false,
    "influencer": false,
    "treasury_media": [],
    "languages": {
        "primary_locale": {
            "country": "NL",
            "language": "nl"
        },
        "supported_locales": [
            {
                "country": "NL",
                "language": "nl"
            }
        ],
        "profile_languages": [
            {
                "name": "Duits",
                "proficiency": "ELEMENTARY"
            },
            {
                "name": "Engels",
                "proficiency": "PROFESSIONAL_WORKING"
            },
            {
                "name": "Nederlands",
                "proficiency": "NATIVE_OR_BILINGUAL"
            }
        ]
    },
    "industry": "Semiconductors",
    "education": [
        {
            "date": {
                "start": {
                    "month": null,
                    "day": null,
                    "year": 2019
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": 2021
                }
            },
            "school": {
                "name": "Eindhoven University of Technology",
                "logo": "https://media.licdn.com/dms/image/C560BAQG4PGSYiNG4CA/company-logo_400_400/0/1642150189320?e=1703721600&v=beta&t=omf4Ziy8Suete_GTJ3Qn1mOBS7ZrKSPido6Ld2LseBU",
                "url": "https://www.linkedin.com/school/eindhoven-university-of-technology/"
            },
            "degree_name": "Master of Science - MS",
            "field_of_study": "Electrical Engineering",
            "grade": "8.5 Average"
        },
        {
            "date": {
                "start": {
                    "month": null,
                    "day": null,
                    "year": 2015
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": 2019
                }
            },
            "school": {
                "name": "Eindhoven University of Technology",
                "logo": "https://media.licdn.com/dms/image/C560BAQG4PGSYiNG4CA/company-logo_400_400/0/1642150189320?e=1703721600&v=beta&t=omf4Ziy8Suete_GTJ3Qn1mOBS7ZrKSPido6Ld2LseBU",
                "url": "https://www.linkedin.com/school/eindhoven-university-of-technology/"
            },
            "degree_name": "Bachelor of Science - BS",
            "field_of_study": "Electrical engineering",
            "grade": "7.8 Average"
        }
    ],
    "patents": [],
    "awards": [],
    "certifications": [],
    "organizations": [],
    "projects": [
        {
            "title": "Master Thesis: A 45 dB SNDR, 200 MHz Fourth Order CT-SDM with SAR Quantizer in 40nm CMOS",
            "date": {
                "start": {
                    "month": 12,
                    "day": null,
                    "year": 2020
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": null
                }
            },
            "description": "Final product of the thesis is a test chip layout for fabrication.The layout designs are made in cooperation with other students. This project concerns the DA converter layout and integration at higher hierarchies. This includes verification, decoupling capacitance, supply routing and chip finishing.\n\nLayout design of a 4 bit current steering DA converter with 8 bit linearity is proposed. Common centroid floorplan is implemented to alleviate gradient effects.\n\nThe SDM layouts are integrated and relevant error mechanisms are identified and mitigated.",
            "contributors": [
                {
                    "type": "standardizedContributor",
                    "first_name": "Patrick",
                    "last_name": "van Mourik",
                    "name": null,
                    "headline": "Analog IC Design Engineer"
                }
            ]
        },
        {
            "title": "Internship: Loop Filter Layout Design for a 47 dB SNDR 250MHz BW Continuous Time Sigma Delta Modulator",
            "date": {
                "start": {
                    "month": 8,
                    "day": null,
                    "year": 2020
                },
                "end": {
                    "month": 11,
                    "day": null,
                    "year": 2020
                }
            },
            "description": "Internship project with NXP as part of Master curriculum. \n\nLayout design in 40nm technology for a fourth-order loop filter with CMOS inverter based amplifiers. The application is a low power, 47 dB SNDR, 250MHz Bandwidth, CT Sigma Delta ADC. \n\nThis project is intended for educational purposes. I learned valuable skills in layout design and gained insight on how parasitics and mismatch impact performance. ",
            "contributors": [
                {
                    "type": "standardizedContributor",
                    "first_name": "Patrick",
                    "last_name": "van Mourik",
                    "name": null,
                    "headline": "Analog IC Design Engineer"
                }
            ]
        },
        {
            "title": "Data Converters: Current Steering DAC",
            "date": {
                "start": {
                    "month": 3,
                    "day": null,
                    "year": 2020
                },
                "end": {
                    "month": 3,
                    "day": null,
                    "year": 2020
                }
            },
            "description": "As part of Master course \u2019Data Converters 2: Design\u2019, the goal was to implement a current steering DAC while minimizing the third order intermodulation component with a 50 Ohm differential load. A 12 bit (6:6) segmented current steering DAC was implemented at transistor level in cadence with a sampling rate of 2GHz, 20mA fullscale output current and 1 Volt differential output swing. The simulation results yielded an SFDR of 84.2dB and IMD3 of 82.8dB at nyquist rate.",
            "contributors": [
                {
                    "type": "standardizedContributor",
                    "first_name": "Patrick",
                    "last_name": "van Mourik",
                    "name": null,
                    "headline": "Analog IC Design Engineer"
                }
            ]
        },
        {
            "title": "Advanced CMOS Design: High Speed Driver",
            "date": {
                "start": {
                    "month": 11,
                    "day": null,
                    "year": 2019
                },
                "end": {
                    "month": 2,
                    "day": null,
                    "year": 2020
                }
            },
            "description": "As part of Master course \u2019Advanced CMOS Design\u2019, the goal of this project was to familiarize with cadence,learn about different topologies and perform comparisons.  The CML and CMOS topologies were studied and implemented in cadence virtuoso.  Comparisons in terms of speed, power and robustness were performed with non-idealities such as PVT variations, non-ideal supply voltages and bias voltage deviations.",
            "contributors": [
                {
                    "type": "standardizedContributor",
                    "first_name": "Patrick",
                    "last_name": "van Mourik",
                    "name": null,
                    "headline": "Analog IC Design Engineer"
                }
            ]
        },
        {
            "title": "Bachelor Thesis: Improving Performance of Wi-Fi Using Shaping Codes",
            "date": {
                "start": {
                    "month": 3,
                    "day": null,
                    "year": 2018
                },
                "end": {
                    "month": 7,
                    "day": null,
                    "year": 2018
                }
            },
            "description": "The goal of this project is to create simulations which validate a new constellation shaping technique proposed in \"Constellation Shaping for IEEE 802.11\" by Y.C. G\u00fcltekin and F.M.J. Willems. The project is for educative purposes and part of my bachelor's degree curriculum. Topics such as modulation techniques, convolutional coding, the Viterbi algorithm, soft decision decoding and constellation shaping are researched and simulated. ",
            "contributors": [
                {
                    "type": "standardizedContributor",
                    "first_name": "Patrick",
                    "last_name": "van Mourik",
                    "name": null,
                    "headline": "Analog IC Design Engineer"
                }
            ]
        }
    ],
    "publications": [],
    "courses": [],
    "test_scores": [],
    "position_groups": [
        {
            "company": {
                "id": 1088,
                "name": "NXP Semiconductors",
                "logo": "https://media.licdn.com/dms/image/C510BAQFopDEhRcpz9g/company-logo_400_400/0/1519855915315?e=1703721600&v=beta&t=eX4VOzxpSqMPm7vRUcHWlZJuKSUSTb8F8TdbyJUHXl8",
                "url": "https://www.linkedin.com/company/nxp-semiconductors/",
                "employees": {
                    "start": 10001,
                    "end": null
                }
            },
            "date": {
                "start": {
                    "month": 8,
                    "day": null,
                    "year": 2020
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": null
                }
            },
            "profile_positions": [
                {
                    "location": "Eindhoven, Noord-Brabant, Nederland",
                    "date": {
                        "start": {
                            "month": 10,
                            "day": null,
                            "year": 2021
                        },
                        "end": {
                            "month": null,
                            "day": null,
                            "year": null
                        }
                    },
                    "company": "NXP Semiconductors",
                    "description": null,
                    "title": "Analog Design Engineer",
                    "employment_type": "Full-time"
                },
                {
                    "location": "Eindhoven, Noord-Brabant, Nederland",
                    "date": {
                        "start": {
                            "month": 8,
                            "day": null,
                            "year": 2020
                        },
                        "end": {
                            "month": 9,
                            "day": null,
                            "year": 2021
                        }
                    },
                    "company": "NXP Semiconductors",
                    "description": null,
                    "title": "Analog IC Design Intern",
                    "employment_type": "Internship"
                }
            ]
        }
    ],
    "volunteer_experiences": [],
    "skills": [
        "MATLAB",
        "C Programming",
        "Cadence Virtuoso",
        "LabVIEW",
        "Simulink",
        "LaTeX",
        "LabVIEW communications",
        "Multisim",
        "Qucs (quite universal circuit simulator)",
        "Arduino"
    ],
    "network_info": null,
    "related_profiles": null,
    "contact_info": null
}