

================================================================
== Vitis HLS Report for 'fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS'
================================================================
* Date:           Fri Dec 13 13:11:39 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.217 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       98|       98|  0.980 us|  0.980 us|   98|   98|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_RESET_LINEBUFFERS_PROLOG_COLS  |       96|       96|         2|          1|          1|    96|       yes|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.21>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%c_V = alloca i32 1"   --->   Operation 5 'alloca' 'c_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%m_V = alloca i32 1"   --->   Operation 6 'alloca' 'm_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln0 = store i2 0, i2 %m_V"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %c_V"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %PROLOG_ROWS"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten"   --->   Operation 12 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.59ns)   --->   "%icmp_ln1027 = icmp_eq  i7 %indvar_flatten_load, i7 96"   --->   Operation 14 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.70ns)   --->   "%add_ln1027 = add i7 %indvar_flatten_load, i7 1"   --->   Operation 15 'add' 'add_ln1027' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln1027 = br i1 %icmp_ln1027, void %for.inc87, void %LOOP_LOAD_WTS.exitStub"   --->   Operation 16 'br' 'br_ln1027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%c_V_load = load i6 %c_V"   --->   Operation 17 'load' 'c_V_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%m_V_load = load i2 %m_V"   --->   Operation 18 'load' 'm_V_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.43ns)   --->   "%add_ln840 = add i2 %m_V_load, i2 1"   --->   Operation 19 'add' 'add_ln840' <Predicate = (!icmp_ln1027)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.61ns)   --->   "%icmp_ln1027_1 = icmp_eq  i6 %c_V_load, i6 32"   --->   Operation 20 'icmp' 'icmp_ln1027_1' <Predicate = (!icmp_ln1027)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.29ns)   --->   "%select_ln1027 = select i1 %icmp_ln1027_1, i6 0, i6 %c_V_load"   --->   Operation 21 'select' 'select_ln1027' <Predicate = (!icmp_ln1027)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.27ns)   --->   "%select_ln1027_2 = select i1 %icmp_ln1027_1, i2 %add_ln840, i2 %m_V_load"   --->   Operation 22 'select' 'select_ln1027_2' <Predicate = (!icmp_ln1027)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %select_ln1027_2, i5 0" [Accel.cpp:490]   --->   Operation 23 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln490 = zext i6 %select_ln1027" [Accel.cpp:490]   --->   Operation 24 'zext' 'zext_ln490' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.70ns)   --->   "%add_ln490 = add i7 %tmp_s, i7 %zext_ln490" [Accel.cpp:490]   --->   Operation 25 'add' 'add_ln490' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln490_1 = zext i7 %add_ln490" [Accel.cpp:490]   --->   Operation 26 'zext' 'zext_ln490_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%lbuf_V_1_addr = getelementptr i20 %lbuf_V_1, i64 0, i64 %zext_ln490_1" [Accel.cpp:490]   --->   Operation 27 'getelementptr' 'lbuf_V_1_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (0.60ns)   --->   "%lbuf_V_1_load = load i7 %lbuf_V_1_addr" [Accel.cpp:490]   --->   Operation 28 'load' 'lbuf_V_1_load' <Predicate = (!icmp_ln1027)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 96> <RAM>
ST_1 : Operation 29 [1/1] (0.60ns)   --->   "%store_ln492 = store i20 0, i7 %lbuf_V_1_addr" [Accel.cpp:492]   --->   Operation 29 'store' 'store_ln492' <Predicate = (!icmp_ln1027)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 96> <RAM>
ST_1 : Operation 30 [1/1] (0.70ns)   --->   "%add_ln840_18 = add i6 %select_ln1027, i6 1"   --->   Operation 30 'add' 'add_ln840_18' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln487 = store i7 %add_ln1027, i7 %indvar_flatten" [Accel.cpp:487]   --->   Operation 31 'store' 'store_ln487' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln487 = store i2 %select_ln1027_2, i2 %m_V" [Accel.cpp:487]   --->   Operation 32 'store' 'store_ln487' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln487 = store i6 %add_ln840_18, i6 %c_V" [Accel.cpp:487]   --->   Operation 33 'store' 'store_ln487' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_RESET_LINEBUFFERS_PROLOG_COLS_str"   --->   Operation 34 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 96, i64 96, i64 96"   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 36 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%lbuf_V_0_addr = getelementptr i20 %lbuf_V_0, i64 0, i64 %zext_ln490_1" [Accel.cpp:490]   --->   Operation 37 'getelementptr' 'lbuf_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln487 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [Accel.cpp:487]   --->   Operation 38 'specloopname' 'specloopname_ln487' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/2] (0.60ns)   --->   "%lbuf_V_1_load = load i7 %lbuf_V_1_addr" [Accel.cpp:490]   --->   Operation 39 'load' 'lbuf_V_1_load' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 96> <RAM>
ST_2 : Operation 40 [1/1] (0.60ns)   --->   "%store_ln490 = store i20 %lbuf_V_1_load, i7 %lbuf_V_0_addr" [Accel.cpp:490]   --->   Operation 40 'store' 'store_ln490' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 96> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln487 = br void %PROLOG_ROWS" [Accel.cpp:487]   --->   Operation 41 'br' 'br_ln487' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lbuf_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ lbuf_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c_V                   (alloca           ) [ 010]
m_V                   (alloca           ) [ 010]
indvar_flatten        (alloca           ) [ 010]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
indvar_flatten_load   (load             ) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
icmp_ln1027           (icmp             ) [ 010]
add_ln1027            (add              ) [ 000]
br_ln1027             (br               ) [ 000]
c_V_load              (load             ) [ 000]
m_V_load              (load             ) [ 000]
add_ln840             (add              ) [ 000]
icmp_ln1027_1         (icmp             ) [ 000]
select_ln1027         (select           ) [ 000]
select_ln1027_2       (select           ) [ 000]
tmp_s                 (bitconcatenate   ) [ 000]
zext_ln490            (zext             ) [ 000]
add_ln490             (add              ) [ 000]
zext_ln490_1          (zext             ) [ 011]
lbuf_V_1_addr         (getelementptr    ) [ 011]
store_ln492           (store            ) [ 000]
add_ln840_18          (add              ) [ 000]
store_ln487           (store            ) [ 000]
store_ln487           (store            ) [ 000]
store_ln487           (store            ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
speclooptripcount_ln0 (speclooptripcount) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
lbuf_V_0_addr         (getelementptr    ) [ 000]
specloopname_ln487    (specloopname     ) [ 000]
lbuf_V_1_load         (load             ) [ 000]
store_ln490           (store            ) [ 000]
br_ln487              (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lbuf_V_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lbuf_V_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="lbuf_V_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lbuf_V_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOOP_RESET_LINEBUFFERS_PROLOG_COLS_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="c_V_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_V/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="m_V_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m_V/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="indvar_flatten_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="lbuf_V_1_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="20" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="7" slack="0"/>
<pin id="64" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lbuf_V_1_addr/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="7" slack="0"/>
<pin id="69" dir="0" index="1" bw="20" slack="0"/>
<pin id="70" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="lbuf_V_1_load/1 store_ln492/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="lbuf_V_0_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="20" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="7" slack="1"/>
<pin id="78" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lbuf_V_0_addr/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln490_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="7" slack="0"/>
<pin id="83" dir="0" index="1" bw="20" slack="0"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="20" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln490/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln0_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="7" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln0_store_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="0"/>
<pin id="95" dir="0" index="1" bw="2" slack="0"/>
<pin id="96" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln0_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="6" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="indvar_flatten_load_load_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="7" slack="0"/>
<pin id="105" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="icmp_ln1027_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="7" slack="0"/>
<pin id="108" dir="0" index="1" bw="6" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="add_ln1027_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="7" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="c_V_load_load_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="6" slack="0"/>
<pin id="120" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_V_load/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="m_V_load_load_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="2" slack="0"/>
<pin id="123" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_V_load/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_ln840_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="2" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln1027_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="6" slack="0"/>
<pin id="132" dir="0" index="1" bw="6" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="select_ln1027_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="6" slack="0"/>
<pin id="140" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="select_ln1027_2_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="2" slack="0"/>
<pin id="147" dir="0" index="2" bw="2" slack="0"/>
<pin id="148" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_2/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_s_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="7" slack="0"/>
<pin id="154" dir="0" index="1" bw="2" slack="0"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln490_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="6" slack="0"/>
<pin id="162" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln490/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln490_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="7" slack="0"/>
<pin id="166" dir="0" index="1" bw="6" slack="0"/>
<pin id="167" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln490/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln490_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="0"/>
<pin id="172" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln490_1/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="add_ln840_18_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="6" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840_18/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln487_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="7" slack="0"/>
<pin id="183" dir="0" index="1" bw="7" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln487/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln487_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="2" slack="0"/>
<pin id="188" dir="0" index="1" bw="2" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln487/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln487_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="6" slack="0"/>
<pin id="193" dir="0" index="1" bw="6" slack="0"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln487/1 "/>
</bind>
</comp>

<comp id="196" class="1005" name="c_V_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="6" slack="0"/>
<pin id="198" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="c_V "/>
</bind>
</comp>

<comp id="203" class="1005" name="m_V_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="2" slack="0"/>
<pin id="205" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_V "/>
</bind>
</comp>

<comp id="210" class="1005" name="indvar_flatten_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="7" slack="0"/>
<pin id="212" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="220" class="1005" name="zext_ln490_1_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="1"/>
<pin id="222" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln490_1 "/>
</bind>
</comp>

<comp id="225" class="1005" name="lbuf_V_1_addr_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="7" slack="1"/>
<pin id="227" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="lbuf_V_1_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="32" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="34" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="32" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="67" pin="3"/><net_sink comp="81" pin=1"/></net>

<net id="87"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="110"><net_src comp="103" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="103" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="128"><net_src comp="121" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="118" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="26" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="130" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="118" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="149"><net_src comp="130" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="124" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="121" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="157"><net_src comp="28" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="144" pin="3"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="30" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="163"><net_src comp="136" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="152" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="160" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="164" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="179"><net_src comp="136" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="36" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="112" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="144" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="175" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="48" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="201"><net_src comp="196" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="202"><net_src comp="196" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="206"><net_src comp="52" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="208"><net_src comp="203" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="209"><net_src comp="203" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="213"><net_src comp="56" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="216"><net_src comp="210" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="223"><net_src comp="170" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="228"><net_src comp="60" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="67" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: lbuf_V_0 | {2 }
	Port: lbuf_V_1 | {1 }
 - Input state : 
	Port: fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS : lbuf_V_1 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln1027 : 2
		add_ln1027 : 2
		br_ln1027 : 3
		c_V_load : 1
		m_V_load : 1
		add_ln840 : 2
		icmp_ln1027_1 : 2
		select_ln1027 : 3
		select_ln1027_2 : 3
		tmp_s : 4
		zext_ln490 : 4
		add_ln490 : 5
		zext_ln490_1 : 6
		lbuf_V_1_addr : 7
		lbuf_V_1_load : 8
		store_ln492 : 8
		add_ln840_18 : 4
		store_ln487 : 3
		store_ln487 : 4
		store_ln487 : 5
	State 2
		store_ln490 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    add_ln1027_fu_112   |    0    |    14   |
|    add   |    add_ln840_fu_124    |    0    |    9    |
|          |    add_ln490_fu_164    |    0    |    14   |
|          |   add_ln840_18_fu_175  |    0    |    13   |
|----------|------------------------|---------|---------|
|   icmp   |   icmp_ln1027_fu_106   |    0    |    10   |
|          |  icmp_ln1027_1_fu_130  |    0    |    10   |
|----------|------------------------|---------|---------|
|  select  |  select_ln1027_fu_136  |    0    |    6    |
|          | select_ln1027_2_fu_144 |    0    |    2    |
|----------|------------------------|---------|---------|
|bitconcatenate|      tmp_s_fu_152      |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln490_fu_160   |    0    |    0    |
|          |   zext_ln490_1_fu_170  |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    78   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      c_V_reg_196     |    6   |
|indvar_flatten_reg_210|    7   |
| lbuf_V_1_addr_reg_225|    7   |
|      m_V_reg_203     |    2   |
| zext_ln490_1_reg_220 |   64   |
+----------------------+--------+
|         Total        |   86   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_67 |  p0  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   14   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   78   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   86   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   86   |   87   |
+-----------+--------+--------+--------+
