// Seed: 908220489
module module_0 #(
    parameter id_1 = 32'd90
) (
    output _id_1
);
  assign id_1 = 1;
  assign id_1 = 1;
  assign id_1[id_1.id_1] = id_1;
  logic id_2;
  specify
    (posedge id_3 => (id_4 +: 1)) = (1, (1): id_2 == id_4  : 1);
    (id_5 => id_6) = (id_3  : 1  : id_5, 1  : 1 != id_4  : 1'b0);
    (id_7 *> id_8) = (id_5  : 1  : 1, 1);
  endspecify
endmodule
module module_1 (
    input id_1,
    input id_2,
    output id_3,
    output id_4
    , id_5,
    input id_6,
    input id_7,
    input logic id_8,
    input id_9,
    output id_10
);
  assign id_1 = 1;
  logic id_11;
  logic id_12;
  always @(1'b0 << {1, id_2} or posedge 1) begin
    SystemTFIdentifier;
  end
  timeunit 1ps;
  logic id_13;
endmodule
