##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.3::Critical Path Report for (Clock_2:R vs. Clock_2:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: Clock_1                  | Frequency: 24.88 MHz   | Target: 6.00 MHz   | 
Clock: Clock_2                  | Frequency: 88.14 MHz   | Target: 0.03 MHz   | 
Clock: Clock_2(fixed-function)  | N/A                    | Target: 0.03 MHz   | 
Clock: CyBUS_CLK                | Frequency: 127.99 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                    | N/A                    | Target: 0.10 MHz   | 
Clock: CyIMO                    | N/A                    | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK             | N/A                    | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                | N/A                    | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        166667           126477      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2       Clock_2        3.32917e+007     33280321    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_1        41666.7          33853       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name         Setup to Clk  Clock Name:Phase  
----------------  ------------  ----------------  
MDIO_M(0)_PAD:in  16623         Clock_1:R         


                       3.2::Clock to Out
                       -----------------

Port Name          Clock to Out  Clock Name:Phase  
-----------------  ------------  ----------------  
LED_1(0)_PAD       29244         Clock_2:R         
LED_3(0)_PAD       28125         CyBUS_CLK:R       
MDC_M(0)_PAD:out   24579         Clock_1:R         
MDIO_M(0)_PAD:out  23566         Clock_1:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 24.88 MHz | Target: 6.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2086/q
Path End       : \MDIO_host_2:cntrl16:u0\/route_si
Capture Clock  : \MDIO_host_2:cntrl16:u0\/clock
Path slack     : 126477p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3500
--------------------------------------------   ------ 
End-of-path required time (ps)                 163167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36689
-------------------------------------   ----- 
End-of-path arrival time (ps)           36689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2086/clock_0                                           macrocell8          0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
Net_2086/q                         macrocell8      1250   1250  126477  RISE       1
MDIO_M(0)/pin_input                iocell1         6383   7633  126477  RISE       1
MDIO_M(0)/pad_out                  iocell1        15933  23566  126477  RISE       1
MDIO_M(0)/pad_in                   iocell1            0  23566  126477  RISE       1
MDIO_M(0)/fb                       iocell1         7630  31196  126477  RISE       1
\MDIO_host_2:cntrl16:u0\/route_si  datapathcell3   5493  36689  126477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u0\/clock                             datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 88.14 MHz | Target: 0.03 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 33280321p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   33291667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 33285607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5286
-------------------------------------   ---- 
End-of-path arrival time (ps)           5286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell6          0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q        macrocell6      1250   1250  33280321  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   4036   5286  33280321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 127.99 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cntrl16:u1\/f0_bus_stat_comb
Path End       : \MDIO_host_2:MdioStatusReg\/status_0
Capture Clock  : \MDIO_host_2:MdioStatusReg\/clock
Path slack     : 33853p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#4 vs. Clock_1:R#2)   41667
- Setup time                                      -500
----------------------------------------------   ----- 
End-of-path required time (ps)                   41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7313
-------------------------------------   ---- 
End-of-path arrival time (ps)           7313
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u1\/busclk                             datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_host_2:cntrl16:u1\/f0_bus_stat_comb  datapathcell4   3110   3110  33853  RISE       1
\MDIO_host_2:MdioStatusReg\/status_0       statuscell1     4203   7313  33853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioStatusReg\/clock                          statuscell1         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cntrl16:u1\/f0_bus_stat_comb
Path End       : \MDIO_host_2:MdioStatusReg\/status_0
Capture Clock  : \MDIO_host_2:MdioStatusReg\/clock
Path slack     : 33853p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#4 vs. Clock_1:R#2)   41667
- Setup time                                      -500
----------------------------------------------   ----- 
End-of-path required time (ps)                   41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7313
-------------------------------------   ---- 
End-of-path arrival time (ps)           7313
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u1\/busclk                             datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_host_2:cntrl16:u1\/f0_bus_stat_comb  datapathcell4   3110   3110  33853  RISE       1
\MDIO_host_2:MdioStatusReg\/status_0       statuscell1     4203   7313  33853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioStatusReg\/clock                          statuscell1         0      0  RISE       1


5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2086/q
Path End       : \MDIO_host_2:cntrl16:u0\/route_si
Capture Clock  : \MDIO_host_2:cntrl16:u0\/clock
Path slack     : 126477p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3500
--------------------------------------------   ------ 
End-of-path required time (ps)                 163167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36689
-------------------------------------   ----- 
End-of-path arrival time (ps)           36689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2086/clock_0                                           macrocell8          0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
Net_2086/q                         macrocell8      1250   1250  126477  RISE       1
MDIO_M(0)/pin_input                iocell1         6383   7633  126477  RISE       1
MDIO_M(0)/pad_out                  iocell1        15933  23566  126477  RISE       1
MDIO_M(0)/pad_in                   iocell1            0  23566  126477  RISE       1
MDIO_M(0)/fb                       iocell1         7630  31196  126477  RISE       1
\MDIO_host_2:cntrl16:u0\/route_si  datapathcell3   5493  36689  126477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u0\/clock                             datapathcell3       0      0  RISE       1


5.3::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 33280321p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   33291667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 33285607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5286
-------------------------------------   ---- 
End-of-path arrival time (ps)           5286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell6          0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q        macrocell6      1250   1250  33280321  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   4036   5286  33280321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cntrl16:u1\/f0_bus_stat_comb
Path End       : \MDIO_host_2:MdioStatusReg\/status_0
Capture Clock  : \MDIO_host_2:MdioStatusReg\/clock
Path slack     : 33853p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#4 vs. Clock_1:R#2)   41667
- Setup time                                      -500
----------------------------------------------   ----- 
End-of-path required time (ps)                   41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7313
-------------------------------------   ---- 
End-of-path arrival time (ps)           7313
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u1\/busclk                             datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_host_2:cntrl16:u1\/f0_bus_stat_comb  datapathcell4   3110   3110  33853  RISE       1
\MDIO_host_2:MdioStatusReg\/status_0       statuscell1     4203   7313  33853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioStatusReg\/clock                          statuscell1         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cntrl16:u1\/f1_bus_stat_comb
Path End       : \MDIO_host_2:MdioStatusReg\/status_3
Capture Clock  : \MDIO_host_2:MdioStatusReg\/clock
Path slack     : 35765p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#4 vs. Clock_1:R#2)   41667
- Setup time                                      -500
----------------------------------------------   ----- 
End-of-path required time (ps)                   41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5402
-------------------------------------   ---- 
End-of-path arrival time (ps)           5402
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u1\/busclk                             datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_host_2:cntrl16:u1\/f1_bus_stat_comb  datapathcell4   3110   3110  35765  RISE       1
\MDIO_host_2:MdioStatusReg\/status_3       statuscell1     2292   5402  35765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioStatusReg\/clock                          statuscell1         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2086/q
Path End       : \MDIO_host_2:cntrl16:u0\/route_si
Capture Clock  : \MDIO_host_2:cntrl16:u0\/clock
Path slack     : 126477p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3500
--------------------------------------------   ------ 
End-of-path required time (ps)                 163167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36689
-------------------------------------   ----- 
End-of-path arrival time (ps)           36689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2086/clock_0                                           macrocell8          0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
Net_2086/q                         macrocell8      1250   1250  126477  RISE       1
MDIO_M(0)/pin_input                iocell1         6383   7633  126477  RISE       1
MDIO_M(0)/pad_out                  iocell1        15933  23566  126477  RISE       1
MDIO_M(0)/pad_in                   iocell1            0  23566  126477  RISE       1
MDIO_M(0)/fb                       iocell1         7630  31196  126477  RISE       1
\MDIO_host_2:cntrl16:u0\/route_si  datapathcell3   5493  36689  126477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u0\/clock                             datapathcell3       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_0\/q
Path End       : \MDIO_host_2:MdioCounter\/load
Capture Clock  : \MDIO_host_2:MdioCounter\/clock
Path slack     : 147779p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -5360
--------------------------------------------   ------ 
End-of-path required time (ps)                 161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13528
-------------------------------------   ----- 
End-of-path arrival time (ps)           13528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell13         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_0\/q            macrocell13   1250   1250  147779  RISE       1
\MDIO_host_2:status_val_1\/main_2  macrocell2    6128   7378  147779  RISE       1
\MDIO_host_2:status_val_1\/q       macrocell2    3350  10728  147779  RISE       1
\MDIO_host_2:MdioCounter\/load     count7cell    2799  13528  147779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_0\/q
Path End       : \MDIO_host_2:MdioStatusReg\/status_2
Capture Clock  : \MDIO_host_2:MdioStatusReg\/clock
Path slack     : 152587p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13580
-------------------------------------   ----- 
End-of-path arrival time (ps)           13580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_0\/q               macrocell13   1250   1250  147779  RISE       1
\MDIO_host_2:status_val_2\/main_2     macrocell3    6667   7917  152587  RISE       1
\MDIO_host_2:status_val_2\/q          macrocell3    3350  11267  152587  RISE       1
\MDIO_host_2:MdioStatusReg\/status_2  statuscell1   2313  13580  152587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioStatusReg\/clock                          statuscell1         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_0\/q
Path End       : \MDIO_host_2:MdioStatusReg\/status_1
Capture Clock  : \MDIO_host_2:MdioStatusReg\/clock
Path slack     : 152637p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13529
-------------------------------------   ----- 
End-of-path arrival time (ps)           13529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_0\/q               macrocell13   1250   1250  147779  RISE       1
\MDIO_host_2:status_val_1\/main_2     macrocell2    6128   7378  147779  RISE       1
\MDIO_host_2:status_val_1\/q          macrocell2    3350  10728  147779  RISE       1
\MDIO_host_2:MdioStatusReg\/status_1  statuscell1   2801  13529  152637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioStatusReg\/clock                          statuscell1         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cfg_2\/q
Path End       : \MDIO_host_2:cntrl16:u0\/cs_addr_2
Capture Clock  : \MDIO_host_2:cntrl16:u0\/clock
Path slack     : 153255p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -6010
--------------------------------------------   ------ 
End-of-path required time (ps)                 160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7402
-------------------------------------   ---- 
End-of-path arrival time (ps)           7402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_2\/clock_0                                macrocell14         0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\MDIO_host_2:cfg_2\/q               macrocell14     1250   1250  153255  RISE       1
\MDIO_host_2:cntrl16:u0\/cs_addr_2  datapathcell3   6152   7402  153255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u0\/clock                             datapathcell3       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cfg_0\/q
Path End       : \MDIO_host_2:cntrl16:u0\/cs_addr_0
Capture Clock  : \MDIO_host_2:cntrl16:u0\/clock
Path slack     : 154018p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -6010
--------------------------------------------   ------ 
End-of-path required time (ps)                 160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6639
-------------------------------------   ---- 
End-of-path arrival time (ps)           6639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell16         0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\MDIO_host_2:cfg_0\/q               macrocell16     1250   1250  154018  RISE       1
\MDIO_host_2:cntrl16:u0\/cs_addr_0  datapathcell3   5389   6639  154018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u0\/clock                             datapathcell3       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cfg_1\/q
Path End       : \MDIO_host_2:cntrl16:u0\/cs_addr_1
Capture Clock  : \MDIO_host_2:cntrl16:u0\/clock
Path slack     : 154540p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -6010
--------------------------------------------   ------ 
End-of-path required time (ps)                 160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6117
-------------------------------------   ---- 
End-of-path arrival time (ps)           6117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_1\/clock_0                                macrocell15         0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\MDIO_host_2:cfg_1\/q               macrocell15     1250   1250  154540  RISE       1
\MDIO_host_2:cntrl16:u0\/cs_addr_1  datapathcell3   4867   6117  154540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u0\/clock                             datapathcell3       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_5
Path End       : \MDIO_host_2:cfg_1\/main_4
Capture Clock  : \MDIO_host_2:cfg_1\/clock_0
Path slack     : 154651p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8506
-------------------------------------   ---- 
End-of-path arrival time (ps)           8506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_5  count7cell    1940   1940  154651  RISE       1
\MDIO_host_2:cfg_1\/main_4         macrocell15   6566   8506  154651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_1\/clock_0                                macrocell15         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_1
Path End       : \MDIO_host_2:cfg_1\/main_8
Capture Clock  : \MDIO_host_2:cfg_1\/clock_0
Path slack     : 154751p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8405
-------------------------------------   ---- 
End-of-path arrival time (ps)           8405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_1  count7cell    1940   1940  154439  RISE       1
\MDIO_host_2:cfg_1\/main_8         macrocell15   6465   8405  154751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_1\/clock_0                                macrocell15         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cfg_0\/q
Path End       : \MDIO_host_2:cntrl16:u1\/cs_addr_0
Capture Clock  : \MDIO_host_2:cntrl16:u1\/clock
Path slack     : 155053p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -6010
--------------------------------------------   ------ 
End-of-path required time (ps)                 160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5604
-------------------------------------   ---- 
End-of-path arrival time (ps)           5604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell16         0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\MDIO_host_2:cfg_0\/q               macrocell16     1250   1250  154018  RISE       1
\MDIO_host_2:cntrl16:u1\/cs_addr_0  datapathcell4   4354   5604  155053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u1\/clock                             datapathcell4       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_1
Path End       : \MDIO_host_2:cfg_0\/main_8
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 155080p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8077
-------------------------------------   ---- 
End-of-path arrival time (ps)           8077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_1  count7cell    1940   1940  154439  RISE       1
\MDIO_host_2:cfg_0\/main_8         macrocell16   6137   8077  155080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell16         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cfg_1\/q
Path End       : \MDIO_host_2:cntrl16:u1\/cs_addr_1
Capture Clock  : \MDIO_host_2:cntrl16:u1\/clock
Path slack     : 155091p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -6010
--------------------------------------------   ------ 
End-of-path required time (ps)                 160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5566
-------------------------------------   ---- 
End-of-path arrival time (ps)           5566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_1\/clock_0                                macrocell15         0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\MDIO_host_2:cfg_1\/q               macrocell15     1250   1250  154540  RISE       1
\MDIO_host_2:cntrl16:u1\/cs_addr_1  datapathcell4   4316   5566  155091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u1\/clock                             datapathcell4       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cntrl16:u1\/f0_blk_stat_comb
Path End       : \MDIO_host_2:State_0\/main_11
Capture Clock  : \MDIO_host_2:State_0\/clock_0
Path slack     : 155167p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7989
-------------------------------------   ---- 
End-of-path arrival time (ps)           7989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u1\/clock                             datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\MDIO_host_2:cntrl16:u1\/f0_blk_stat_comb  datapathcell4   3580   3580  155167  RISE       1
\MDIO_host_2:State_0\/main_11              macrocell13     4409   7989  155167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_5
Path End       : \MDIO_host_2:State_0\/main_4
Capture Clock  : \MDIO_host_2:State_0\/clock_0
Path slack     : 155202p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7954
-------------------------------------   ---- 
End-of-path arrival time (ps)           7954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_5  count7cell    1940   1940  154651  RISE       1
\MDIO_host_2:State_0\/main_4       macrocell13   6014   7954  155202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_0\/q
Path End       : Net_2086/main_2
Capture Clock  : Net_2086/clock_0
Path slack     : 155215p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7942
-------------------------------------   ---- 
End-of-path arrival time (ps)           7942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell13         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_0\/q  macrocell13   1250   1250  147779  RISE       1
Net_2086/main_2          macrocell8    6692   7942  155215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2086/clock_0                                           macrocell8          0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_0\/q
Path End       : \MDIO_host_2:State_2\/main_2
Capture Clock  : \MDIO_host_2:State_2\/clock_0
Path slack     : 155240p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7917
-------------------------------------   ---- 
End-of-path arrival time (ps)           7917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell13         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_0\/q       macrocell13   1250   1250  147779  RISE       1
\MDIO_host_2:State_2\/main_2  macrocell11   6667   7917  155240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell11         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_0\/q
Path End       : \MDIO_host_2:State_1\/main_2
Capture Clock  : \MDIO_host_2:State_1\/clock_0
Path slack     : 155240p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7917
-------------------------------------   ---- 
End-of-path arrival time (ps)           7917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell13         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_0\/q       macrocell13   1250   1250  147779  RISE       1
\MDIO_host_2:State_1\/main_2  macrocell12   6667   7917  155240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_1
Path End       : \MDIO_host_2:State_0\/main_8
Capture Clock  : \MDIO_host_2:State_0\/clock_0
Path slack     : 155309p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7848
-------------------------------------   ---- 
End-of-path arrival time (ps)           7848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_1  count7cell    1940   1940  154439  RISE       1
\MDIO_host_2:State_0\/main_8       macrocell13   5908   7848  155309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cfg_2\/q
Path End       : \MDIO_host_2:cntrl16:u1\/cs_addr_2
Capture Clock  : \MDIO_host_2:cntrl16:u1\/clock
Path slack     : 155350p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -6010
--------------------------------------------   ------ 
End-of-path required time (ps)                 160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5306
-------------------------------------   ---- 
End-of-path arrival time (ps)           5306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_2\/clock_0                                macrocell14         0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\MDIO_host_2:cfg_2\/q               macrocell14     1250   1250  153255  RISE       1
\MDIO_host_2:cntrl16:u1\/cs_addr_2  datapathcell4   4056   5306  155350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u1\/clock                             datapathcell4       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_2\/q
Path End       : \MDIO_host_2:cfg_0\/main_0
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 155462p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7695
-------------------------------------   ---- 
End-of-path arrival time (ps)           7695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell11         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_2\/q     macrocell11   1250   1250  149116  RISE       1
\MDIO_host_2:cfg_0\/main_0  macrocell16   6445   7695  155462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell16         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_2\/q
Path End       : \MDIO_host_2:cfg_1\/main_0
Capture Clock  : \MDIO_host_2:cfg_1\/clock_0
Path slack     : 155471p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7685
-------------------------------------   ---- 
End-of-path arrival time (ps)           7685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell11         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_2\/q     macrocell11   1250   1250  149116  RISE       1
\MDIO_host_2:cfg_1\/main_0  macrocell15   6435   7685  155471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_1\/clock_0                                macrocell15         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_2\/q
Path End       : \MDIO_host_2:State_0\/main_0
Capture Clock  : \MDIO_host_2:State_0\/clock_0
Path slack     : 155472p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7685
-------------------------------------   ---- 
End-of-path arrival time (ps)           7685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell11         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_2\/q       macrocell11   1250   1250  149116  RISE       1
\MDIO_host_2:State_0\/main_0  macrocell13   6435   7685  155472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_0
Path End       : \MDIO_host_2:cfg_1\/main_9
Capture Clock  : \MDIO_host_2:cfg_1\/clock_0
Path slack     : 155587p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7570
-------------------------------------   ---- 
End-of-path arrival time (ps)           7570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_0  count7cell    1940   1940  154417  RISE       1
\MDIO_host_2:cfg_1\/main_9         macrocell15   5630   7570  155587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_1\/clock_0                                macrocell15         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_0
Path End       : \MDIO_host_2:State_0\/main_9
Capture Clock  : \MDIO_host_2:State_0\/clock_0
Path slack     : 155590p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7567
-------------------------------------   ---- 
End-of-path arrival time (ps)           7567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_0  count7cell    1940   1940  154417  RISE       1
\MDIO_host_2:State_0\/main_9       macrocell13   5627   7567  155590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_0
Path End       : \MDIO_host_2:cfg_0\/main_9
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 155739p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7418
-------------------------------------   ---- 
End-of-path arrival time (ps)           7418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_0  count7cell    1940   1940  154417  RISE       1
\MDIO_host_2:cfg_0\/main_9         macrocell16   5478   7418  155739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell16         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cntrl16:u1\/f0_blk_stat_comb
Path End       : \MDIO_host_2:cfg_0\/main_10
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 155751p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7405
-------------------------------------   ---- 
End-of-path arrival time (ps)           7405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u1\/clock                             datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\MDIO_host_2:cntrl16:u1\/f0_blk_stat_comb  datapathcell4   3580   3580  155167  RISE       1
\MDIO_host_2:cfg_0\/main_10                macrocell16     3825   7405  155751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell16         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_0\/q
Path End       : Net_2069/main_3
Capture Clock  : Net_2069/clock_0
Path slack     : 155778p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7378
-------------------------------------   ---- 
End-of-path arrival time (ps)           7378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell13         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_0\/q  macrocell13   1250   1250  147779  RISE       1
Net_2069/main_3          macrocell9    6128   7378  155778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2069/clock_0                                           macrocell9          0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_0\/q
Path End       : \MDIO_host_2:cfg_2\/main_2
Capture Clock  : \MDIO_host_2:cfg_2\/clock_0
Path slack     : 155778p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7378
-------------------------------------   ---- 
End-of-path arrival time (ps)           7378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell13         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_0\/q     macrocell13   1250   1250  147779  RISE       1
\MDIO_host_2:cfg_2\/main_2  macrocell14   6128   7378  155778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_2\/clock_0                                macrocell14         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cfg_0\/q
Path End       : \MDIO_host_2:cfg_0\/main_11
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 156033p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7124
-------------------------------------   ---- 
End-of-path arrival time (ps)           7124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell16         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:cfg_0\/q        macrocell16   1250   1250  154018  RISE       1
\MDIO_host_2:cfg_0\/main_11  macrocell16   5874   7124  156033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell16         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_4
Path End       : \MDIO_host_2:cfg_1\/main_5
Capture Clock  : \MDIO_host_2:cfg_1\/clock_0
Path slack     : 156199p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6957
-------------------------------------   ---- 
End-of-path arrival time (ps)           6957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_4  count7cell    1940   1940  155892  RISE       1
\MDIO_host_2:cfg_1\/main_5         macrocell15   5017   6957  156199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_1\/clock_0                                macrocell15         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_1\/q
Path End       : \MDIO_host_2:cfg_0\/main_1
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 156416p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6741
-------------------------------------   ---- 
End-of-path arrival time (ps)           6741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell12         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_1\/q     macrocell12   1250   1250  150804  RISE       1
\MDIO_host_2:cfg_0\/main_1  macrocell16   5491   6741  156416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell16         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_2\/q
Path End       : \MDIO_host_2:State_2\/main_0
Capture Clock  : \MDIO_host_2:State_2\/clock_0
Path slack     : 156565p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6592
-------------------------------------   ---- 
End-of-path arrival time (ps)           6592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell11         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_2\/q       macrocell11   1250   1250  149116  RISE       1
\MDIO_host_2:State_2\/main_0  macrocell11   5342   6592  156565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell11         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_2\/q
Path End       : \MDIO_host_2:State_1\/main_0
Capture Clock  : \MDIO_host_2:State_1\/clock_0
Path slack     : 156565p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6592
-------------------------------------   ---- 
End-of-path arrival time (ps)           6592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell11         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_2\/q       macrocell11   1250   1250  149116  RISE       1
\MDIO_host_2:State_1\/main_0  macrocell12   5342   6592  156565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_4
Path End       : \MDIO_host_2:State_0\/main_5
Capture Clock  : \MDIO_host_2:State_0\/clock_0
Path slack     : 156758p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6399
-------------------------------------   ---- 
End-of-path arrival time (ps)           6399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_4  count7cell    1940   1940  155892  RISE       1
\MDIO_host_2:State_0\/main_5       macrocell13   4459   6399  156758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_1\/q
Path End       : \MDIO_host_2:State_0\/main_1
Capture Clock  : \MDIO_host_2:State_0\/clock_0
Path slack     : 156988p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6169
-------------------------------------   ---- 
End-of-path arrival time (ps)           6169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell12         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_1\/q       macrocell12   1250   1250  150804  RISE       1
\MDIO_host_2:State_0\/main_1  macrocell13   4919   6169  156988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_0
Path End       : \MDIO_host_2:State_2\/main_9
Capture Clock  : \MDIO_host_2:State_2\/clock_0
Path slack     : 157070p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6087
-------------------------------------   ---- 
End-of-path arrival time (ps)           6087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_0  count7cell    1940   1940  154417  RISE       1
\MDIO_host_2:State_2\/main_9       macrocell11   4147   6087  157070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell11         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_0
Path End       : \MDIO_host_2:State_1\/main_9
Capture Clock  : \MDIO_host_2:State_1\/clock_0
Path slack     : 157070p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6087
-------------------------------------   ---- 
End-of-path arrival time (ps)           6087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_0  count7cell    1940   1940  154417  RISE       1
\MDIO_host_2:State_1\/main_9       macrocell12   4147   6087  157070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_1
Path End       : \MDIO_host_2:State_2\/main_8
Capture Clock  : \MDIO_host_2:State_2\/clock_0
Path slack     : 157091p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6065
-------------------------------------   ---- 
End-of-path arrival time (ps)           6065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_1  count7cell    1940   1940  154439  RISE       1
\MDIO_host_2:State_2\/main_8       macrocell11   4125   6065  157091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell11         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_1
Path End       : \MDIO_host_2:State_1\/main_8
Capture Clock  : \MDIO_host_2:State_1\/clock_0
Path slack     : 157091p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6065
-------------------------------------   ---- 
End-of-path arrival time (ps)           6065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_1  count7cell    1940   1940  154439  RISE       1
\MDIO_host_2:State_1\/main_8       macrocell12   4125   6065  157091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_2\/q
Path End       : Net_2069/main_1
Capture Clock  : Net_2069/clock_0
Path slack     : 157115p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6041
-------------------------------------   ---- 
End-of-path arrival time (ps)           6041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell11         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_2\/q  macrocell11   1250   1250  149116  RISE       1
Net_2069/main_1          macrocell9    4791   6041  157115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2069/clock_0                                           macrocell9          0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_2\/q
Path End       : \MDIO_host_2:cfg_2\/main_0
Capture Clock  : \MDIO_host_2:cfg_2\/clock_0
Path slack     : 157115p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6041
-------------------------------------   ---- 
End-of-path arrival time (ps)           6041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell11         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_2\/q     macrocell11   1250   1250  149116  RISE       1
\MDIO_host_2:cfg_2\/main_0  macrocell14   4791   6041  157115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_2\/clock_0                                macrocell14         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_4
Path End       : \MDIO_host_2:cfg_0\/main_5
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 157154p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6003
-------------------------------------   ---- 
End-of-path arrival time (ps)           6003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_4  count7cell    1940   1940  155892  RISE       1
\MDIO_host_2:cfg_0\/main_5         macrocell16   4063   6003  157154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell16         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_5
Path End       : \MDIO_host_2:cfg_0\/main_4
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 157340p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5816
-------------------------------------   ---- 
End-of-path arrival time (ps)           5816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_5  count7cell    1940   1940  154651  RISE       1
\MDIO_host_2:cfg_0\/main_4         macrocell16   3876   5816  157340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell16         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_1\/q
Path End       : \MDIO_host_2:cfg_1\/main_1
Capture Clock  : \MDIO_host_2:cfg_1\/clock_0
Path slack     : 157396p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5760
-------------------------------------   ---- 
End-of-path arrival time (ps)           5760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell12         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_1\/q     macrocell12   1250   1250  150804  RISE       1
\MDIO_host_2:cfg_1\/main_1  macrocell15   4510   5760  157396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_1\/clock_0                                macrocell15         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_2
Path End       : \MDIO_host_2:cfg_0\/main_7
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 157514p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5643
-------------------------------------   ---- 
End-of-path arrival time (ps)           5643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_2  count7cell    1940   1940  155910  RISE       1
\MDIO_host_2:cfg_0\/main_7         macrocell16   3703   5643  157514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell16         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_2
Path End       : \MDIO_host_2:cfg_1\/main_7
Capture Clock  : \MDIO_host_2:cfg_1\/clock_0
Path slack     : 157529p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5628
-------------------------------------   ---- 
End-of-path arrival time (ps)           5628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_2  count7cell    1940   1940  155910  RISE       1
\MDIO_host_2:cfg_1\/main_7         macrocell15   3688   5628  157529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_1\/clock_0                                macrocell15         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_2
Path End       : \MDIO_host_2:State_0\/main_7
Capture Clock  : \MDIO_host_2:State_0\/clock_0
Path slack     : 157537p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5620
-------------------------------------   ---- 
End-of-path arrival time (ps)           5620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_2  count7cell    1940   1940  155910  RISE       1
\MDIO_host_2:State_0\/main_7       macrocell13   3680   5620  157537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_3
Path End       : \MDIO_host_2:cfg_0\/main_6
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 157646p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5511
-------------------------------------   ---- 
End-of-path arrival time (ps)           5511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_3  count7cell    1940   1940  155895  RISE       1
\MDIO_host_2:cfg_0\/main_6         macrocell16   3571   5511  157646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell16         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_5
Path End       : \MDIO_host_2:State_2\/main_4
Capture Clock  : \MDIO_host_2:State_2\/clock_0
Path slack     : 157655p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5502
-------------------------------------   ---- 
End-of-path arrival time (ps)           5502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_5  count7cell    1940   1940  154651  RISE       1
\MDIO_host_2:State_2\/main_4       macrocell11   3562   5502  157655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell11         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_5
Path End       : \MDIO_host_2:State_1\/main_4
Capture Clock  : \MDIO_host_2:State_1\/clock_0
Path slack     : 157655p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5502
-------------------------------------   ---- 
End-of-path arrival time (ps)           5502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_5  count7cell    1940   1940  154651  RISE       1
\MDIO_host_2:State_1\/main_4       macrocell12   3562   5502  157655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_3
Path End       : \MDIO_host_2:cfg_1\/main_6
Capture Clock  : \MDIO_host_2:cfg_1\/clock_0
Path slack     : 157663p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5494
-------------------------------------   ---- 
End-of-path arrival time (ps)           5494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_3  count7cell    1940   1940  155895  RISE       1
\MDIO_host_2:cfg_1\/main_6         macrocell15   3554   5494  157663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_1\/clock_0                                macrocell15         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_3
Path End       : \MDIO_host_2:State_0\/main_6
Capture Clock  : \MDIO_host_2:State_0\/clock_0
Path slack     : 157692p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5464
-------------------------------------   ---- 
End-of-path arrival time (ps)           5464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_3  count7cell    1940   1940  155895  RISE       1
\MDIO_host_2:State_0\/main_6       macrocell13   3524   5464  157692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_6
Path End       : \MDIO_host_2:cfg_0\/main_3
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 157694p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5462
-------------------------------------   ---- 
End-of-path arrival time (ps)           5462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_6  count7cell    1940   1940  156234  RISE       1
\MDIO_host_2:cfg_0\/main_3         macrocell16   3522   5462  157694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell16         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_6
Path End       : \MDIO_host_2:State_0\/main_3
Capture Clock  : \MDIO_host_2:State_0\/clock_0
Path slack     : 157704p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5452
-------------------------------------   ---- 
End-of-path arrival time (ps)           5452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_6  count7cell    1940   1940  156234  RISE       1
\MDIO_host_2:State_0\/main_3       macrocell13   3512   5452  157704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_6
Path End       : \MDIO_host_2:cfg_1\/main_3
Capture Clock  : \MDIO_host_2:cfg_1\/clock_0
Path slack     : 157705p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5452
-------------------------------------   ---- 
End-of-path arrival time (ps)           5452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_6  count7cell    1940   1940  156234  RISE       1
\MDIO_host_2:cfg_1\/main_3         macrocell15   3512   5452  157705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_1\/clock_0                                macrocell15         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_2\/q
Path End       : Net_2086/main_0
Capture Clock  : Net_2086/clock_0
Path slack     : 157826p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5331
-------------------------------------   ---- 
End-of-path arrival time (ps)           5331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell11         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_2\/q  macrocell11   1250   1250  149116  RISE       1
Net_2086/main_0          macrocell8    4081   5331  157826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2086/clock_0                                           macrocell8          0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cfg_2\/q
Path End       : \MDIO_host_2:cfg_2\/main_3
Capture Clock  : \MDIO_host_2:cfg_2\/clock_0
Path slack     : 157854p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5302
-------------------------------------   ---- 
End-of-path arrival time (ps)           5302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_2\/clock_0                                macrocell14         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:cfg_2\/q       macrocell14   1250   1250  153255  RISE       1
\MDIO_host_2:cfg_2\/main_3  macrocell14   4052   5302  157854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_2\/clock_0                                macrocell14         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2069/q
Path End       : Net_2069/main_0
Capture Clock  : Net_2069/clock_0
Path slack     : 158124p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5033
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2069/clock_0                                           macrocell9          0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_2069/q       macrocell9    1250   1250  158124  RISE       1
Net_2069/main_0  macrocell9    3783   5033  158124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2069/clock_0                                           macrocell9          0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cntrl16:u1\/so_comb
Path End       : Net_2086/main_3
Capture Clock  : Net_2086/clock_0
Path slack     : 158327p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4830
-------------------------------------   ---- 
End-of-path arrival time (ps)           4830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u1\/clock                             datapathcell4       0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\MDIO_host_2:cntrl16:u1\/so_comb  datapathcell4   2520   2520  158327  RISE       1
Net_2086/main_3                   macrocell8      2310   4830  158327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2086/clock_0                                           macrocell8          0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_4
Path End       : \MDIO_host_2:State_2\/main_5
Capture Clock  : \MDIO_host_2:State_2\/clock_0
Path slack     : 158544p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4612
-------------------------------------   ---- 
End-of-path arrival time (ps)           4612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_4  count7cell    1940   1940  155892  RISE       1
\MDIO_host_2:State_2\/main_5       macrocell11   2672   4612  158544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell11         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_4
Path End       : \MDIO_host_2:State_1\/main_5
Capture Clock  : \MDIO_host_2:State_1\/clock_0
Path slack     : 158544p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4612
-------------------------------------   ---- 
End-of-path arrival time (ps)           4612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_4  count7cell    1940   1940  155892  RISE       1
\MDIO_host_2:State_1\/main_5       macrocell12   2672   4612  158544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_3
Path End       : \MDIO_host_2:State_2\/main_6
Capture Clock  : \MDIO_host_2:State_2\/clock_0
Path slack     : 158548p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4609
-------------------------------------   ---- 
End-of-path arrival time (ps)           4609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_3  count7cell    1940   1940  155895  RISE       1
\MDIO_host_2:State_2\/main_6       macrocell11   2669   4609  158548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell11         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_3
Path End       : \MDIO_host_2:State_1\/main_6
Capture Clock  : \MDIO_host_2:State_1\/clock_0
Path slack     : 158548p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4609
-------------------------------------   ---- 
End-of-path arrival time (ps)           4609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_3  count7cell    1940   1940  155895  RISE       1
\MDIO_host_2:State_1\/main_6       macrocell12   2669   4609  158548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_2
Path End       : \MDIO_host_2:State_2\/main_7
Capture Clock  : \MDIO_host_2:State_2\/clock_0
Path slack     : 158562p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4594
-------------------------------------   ---- 
End-of-path arrival time (ps)           4594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_2  count7cell    1940   1940  155910  RISE       1
\MDIO_host_2:State_2\/main_7       macrocell11   2654   4594  158562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell11         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_2
Path End       : \MDIO_host_2:State_1\/main_7
Capture Clock  : \MDIO_host_2:State_1\/clock_0
Path slack     : 158562p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4594
-------------------------------------   ---- 
End-of-path arrival time (ps)           4594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_2  count7cell    1940   1940  155910  RISE       1
\MDIO_host_2:State_1\/main_7       macrocell12   2654   4594  158562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_0\/q
Path End       : \MDIO_host_2:State_0\/main_2
Capture Clock  : \MDIO_host_2:State_0\/clock_0
Path slack     : 158606p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell13         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_0\/q       macrocell13   1250   1250  147779  RISE       1
\MDIO_host_2:State_0\/main_2  macrocell13   3301   4551  158606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_0\/q
Path End       : \MDIO_host_2:cfg_1\/main_2
Capture Clock  : \MDIO_host_2:cfg_1\/clock_0
Path slack     : 158613p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4544
-------------------------------------   ---- 
End-of-path arrival time (ps)           4544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell13         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_0\/q     macrocell13   1250   1250  147779  RISE       1
\MDIO_host_2:cfg_1\/main_2  macrocell15   3294   4544  158613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_1\/clock_0                                macrocell15         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_0\/q
Path End       : \MDIO_host_2:cfg_0\/main_2
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 158661p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell13         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_0\/q     macrocell13   1250   1250  147779  RISE       1
\MDIO_host_2:cfg_0\/main_2  macrocell16   3246   4496  158661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell16         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioControlReg\/control_0
Path End       : \MDIO_host_2:State_0\/main_10
Capture Clock  : \MDIO_host_2:State_0\/clock_0
Path slack     : 158764p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4393
-------------------------------------   ---- 
End-of-path arrival time (ps)           4393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioControlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioControlReg\/control_0  controlcell1   1210   1210  158764  RISE       1
\MDIO_host_2:State_0\/main_10           macrocell13    3183   4393  158764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_1\/q
Path End       : Net_2086/main_1
Capture Clock  : Net_2086/clock_0
Path slack     : 158795p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell12         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_1\/q  macrocell12   1250   1250  150804  RISE       1
Net_2086/main_1          macrocell8    3111   4361  158795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2086/clock_0                                           macrocell8          0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_1\/q
Path End       : Net_2069/main_2
Capture Clock  : Net_2069/clock_0
Path slack     : 158803p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4353
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell12         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_1\/q  macrocell12   1250   1250  150804  RISE       1
Net_2069/main_2          macrocell9    3103   4353  158803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2069/clock_0                                           macrocell9          0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_1\/q
Path End       : \MDIO_host_2:cfg_2\/main_1
Capture Clock  : \MDIO_host_2:cfg_2\/clock_0
Path slack     : 158803p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4353
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell12         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_1\/q     macrocell12   1250   1250  150804  RISE       1
\MDIO_host_2:cfg_2\/main_1  macrocell14   3103   4353  158803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_2\/clock_0                                macrocell14         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_6
Path End       : \MDIO_host_2:State_2\/main_3
Capture Clock  : \MDIO_host_2:State_2\/clock_0
Path slack     : 158886p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_6  count7cell    1940   1940  156234  RISE       1
\MDIO_host_2:State_2\/main_3       macrocell11   2330   4270  158886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell11         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_6
Path End       : \MDIO_host_2:State_1\/main_3
Capture Clock  : \MDIO_host_2:State_1\/clock_0
Path slack     : 158886p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_6  count7cell    1940   1940  156234  RISE       1
\MDIO_host_2:State_1\/main_3       macrocell12   2330   4270  158886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_1\/q
Path End       : \MDIO_host_2:State_2\/main_1
Capture Clock  : \MDIO_host_2:State_2\/clock_0
Path slack     : 158950p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4207
-------------------------------------   ---- 
End-of-path arrival time (ps)           4207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell12         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_1\/q       macrocell12   1250   1250  150804  RISE       1
\MDIO_host_2:State_2\/main_1  macrocell11   2957   4207  158950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell11         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_1\/q
Path End       : \MDIO_host_2:State_1\/main_1
Capture Clock  : \MDIO_host_2:State_1\/clock_0
Path slack     : 158950p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4207
-------------------------------------   ---- 
End-of-path arrival time (ps)           4207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell12         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_1\/q       macrocell12   1250   1250  150804  RISE       1
\MDIO_host_2:State_1\/main_1  macrocell12   2957   4207  158950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cfg_1\/q
Path End       : \MDIO_host_2:cfg_1\/main_10
Capture Clock  : \MDIO_host_2:cfg_1\/clock_0
Path slack     : 159262p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3895
-------------------------------------   ---- 
End-of-path arrival time (ps)           3895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_1\/clock_0                                macrocell15         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:cfg_1\/q        macrocell15   1250   1250  154540  RISE       1
\MDIO_host_2:cfg_1\/main_10  macrocell15   2645   3895  159262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_1\/clock_0                                macrocell15         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioControlReg\/control_0
Path End       : \MDIO_host_2:State_2\/main_10
Capture Clock  : \MDIO_host_2:State_2\/clock_0
Path slack     : 159625p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3531
-------------------------------------   ---- 
End-of-path arrival time (ps)           3531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioControlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioControlReg\/control_0  controlcell1   1210   1210  158764  RISE       1
\MDIO_host_2:State_2\/main_10           macrocell11    2321   3531  159625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell11         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioControlReg\/control_0
Path End       : \MDIO_host_2:State_1\/main_10
Capture Clock  : \MDIO_host_2:State_1\/clock_0
Path slack     : 159625p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3531
-------------------------------------   ---- 
End-of-path arrival time (ps)           3531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioControlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioControlReg\/control_0  controlcell1   1210   1210  158764  RISE       1
\MDIO_host_2:State_1\/main_10           macrocell12    2321   3531  159625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cntrl16:u0\/sol_msb
Path End       : \MDIO_host_2:cntrl16:u1\/sir
Capture Clock  : \MDIO_host_2:cntrl16:u1\/clock
Path slack     : 163127p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3020
--------------------------------------------   ------ 
End-of-path required time (ps)                 163647

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u0\/clock                             datapathcell3       0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\MDIO_host_2:cntrl16:u0\/sol_msb  datapathcell3    520    520  163127  RISE       1
\MDIO_host_2:cntrl16:u1\/sir      datapathcell4      0    520  163127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u1\/clock                             datapathcell4       0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 33280321p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   33291667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 33285607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5286
-------------------------------------   ---- 
End-of-path arrival time (ps)           5286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell6          0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q        macrocell6      1250   1250  33280321  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   4036   5286  33280321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 33280726p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   33291667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 33285607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4880
-------------------------------------   ---- 
End-of-path arrival time (ps)           4880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell6          0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q        macrocell6      1250   1250  33280321  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell2   3630   4880  33280726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 33281017p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   33291667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 33285607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4590
-------------------------------------   ---- 
End-of-path arrival time (ps)           4590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  33281017  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2300   4590  33281017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 33281031p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   33291667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 33285607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4576
-------------------------------------   ---- 
End-of-path arrival time (ps)           4576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   2290   2290  33281031  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   2286   4576  33281031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : Net_2197/main_0
Capture Clock  : Net_2197/clock_0
Path slack     : 33282300p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   33291667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 33288157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5856
-------------------------------------   ---- 
End-of-path arrival time (ps)           5856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell6          0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q  macrocell6    1250   1250  33280321  RISE       1
Net_2197/main_0                  macrocell7    4606   5856  33282300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2197/clock_0                                           macrocell7          0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : Net_2196/main_0
Capture Clock  : Net_2196/clock_0
Path slack     : 33282300p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   33291667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 33288157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5856
-------------------------------------   ---- 
End-of-path arrival time (ps)           5856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell6          0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q  macrocell6    1250   1250  33280321  RISE       1
Net_2196/main_0                  macrocell10   4606   5856  33282300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2196/clock_0                                           macrocell10         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_2196/main_1
Capture Clock  : Net_2196/clock_0
Path slack     : 33283339p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   33291667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 33288157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4818
-------------------------------------   ---- 
End-of-path arrival time (ps)           4818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                              model name     delay     AT     slack  edge  Fanout
------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  33283339  RISE       1
Net_2196/main_1                       macrocell10     2308   4818  33283339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2196/clock_0                                           macrocell10         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_2197/main_1
Capture Clock  : Net_2197/clock_0
Path slack     : 33283353p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   33291667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 33288157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4803
-------------------------------------   ---- 
End-of-path arrival time (ps)           4803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT     slack  edge  Fanout
------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  33283353  RISE       1
Net_2197/main_1                       macrocell7      2293   4803  33283353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2197/clock_0                                           macrocell7          0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

