

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1'
================================================================
* Date:           Thu May  9 15:24:29 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D2
* Solution:       comb_10 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.759 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_33_1  |        2|        2|         2|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1359|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    48|       0|     849|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     183|    -|
|Register         |        -|     -|     808|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    48|     808|    2391|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_63_1_1_U13  |mul_32ns_32ns_63_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_63_1_1_U14  |mul_32ns_32ns_63_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_63_1_1_U15  |mul_32ns_32ns_63_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_63_1_1_U16  |mul_32ns_32ns_63_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_63_1_1_U17  |mul_32ns_32ns_63_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_63_1_1_U18  |mul_32ns_32ns_63_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U19  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U20  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U21  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U22  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U23  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U24  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mux_10_4_32_1_1_U31       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_6_3_32_1_1_U30        |mux_6_3_32_1_1        |        0|   0|  0|  31|    0|
    |mux_6_3_32_1_1_U33        |mux_6_3_32_1_1        |        0|   0|  0|  31|    0|
    |mux_6_3_32_1_1_U35        |mux_6_3_32_1_1        |        0|   0|  0|  31|    0|
    |mux_6_3_32_1_1_U36        |mux_6_3_32_1_1        |        0|   0|  0|  31|    0|
    |mux_6_3_32_1_1_U39        |mux_6_3_32_1_1        |        0|   0|  0|  31|    0|
    |mux_6_3_64_1_1_U26        |mux_6_3_64_1_1        |        0|   0|  0|  31|    0|
    |mux_6_3_64_1_1_U27        |mux_6_3_64_1_1        |        0|   0|  0|  31|    0|
    |mux_6_3_64_1_1_U28        |mux_6_3_64_1_1        |        0|   0|  0|  31|    0|
    |mux_6_3_64_1_1_U29        |mux_6_3_64_1_1        |        0|   0|  0|  31|    0|
    |mux_7_3_32_1_1_U34        |mux_7_3_32_1_1        |        0|   0|  0|  37|    0|
    |mux_8_3_32_1_1_U32        |mux_8_3_32_1_1        |        0|   0|  0|  43|    0|
    |mux_9_4_31_1_1_U37        |mux_9_4_31_1_1        |        0|   0|  0|  49|    0|
    |mux_9_4_31_1_1_U38        |mux_9_4_31_1_1        |        0|   0|  0|  49|    0|
    |mux_9_4_31_1_1_U40        |mux_9_4_31_1_1        |        0|   0|  0|  49|    0|
    |mux_9_4_32_1_1_U25        |mux_9_4_32_1_1        |        0|   0|  0|  49|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|  48|  0| 849|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln33_fu_1264_p2       |         +|   0|  0|  12|           4|           3|
    |add_ln39_1_fu_617_p2      |         +|   0|  0|  10|           3|           2|
    |add_ln39_2_fu_635_p2      |         +|   0|  0|  12|           4|           2|
    |add_ln39_fu_593_p2        |         +|   0|  0|  10|           3|           1|
    |add_ln41_1_fu_1258_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln41_2_fu_1278_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln41_fu_1252_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln42_2_fu_1082_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln42_4_fu_1102_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln42_6_fu_1140_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln42_fu_1029_p2       |         +|   0|  0|  64|          64|          64|
    |arr_11_fu_1088_p2         |         +|   0|  0|  64|          64|          64|
    |arr_13_fu_1108_p2         |         +|   0|  0|  64|          64|          64|
    |arr_14_fu_1146_p2         |         +|   0|  0|  64|          64|          64|
    |arr_15_fu_1282_p2         |         +|   0|  0|  64|          64|          64|
    |arr_fu_1035_p2            |         +|   0|  0|  64|          64|          64|
    |sub_ln36_fu_516_p2        |         -|   0|  0|  12|           4|           4|
    |tmp_10_fu_819_p7          |         -|   0|  0|  10|           3|           3|
    |tmp_6_fu_725_p11          |         -|   0|  0|  12|           4|           4|
    |tmp_7_fu_746_p9           |         -|   0|  0|  10|           1|           3|
    |and_ln41_1_fu_968_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln41_2_fu_982_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln41_3_fu_996_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln41_fu_904_p2        |       and|   0|  0|  64|          64|          64|
    |and_ln42_1_fu_1076_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln42_fu_1023_p2       |       and|   0|  0|  64|          64|          64|
    |ap_condition_807          |       and|   0|  0|   2|           1|           1|
    |ap_condition_810          |       and|   0|  0|   2|           1|           1|
    |ap_condition_816          |       and|   0|  0|   2|           1|           1|
    |ap_condition_819          |       and|   0|  0|   2|           1|           1|
    |ap_condition_822          |       and|   0|  0|   2|           1|           1|
    |icmp_ln33_fu_482_p2       |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln41_1_fu_605_p2     |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln41_2_fu_629_p2     |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln41_3_fu_647_p2     |      icmp|   0|  0|  12|           4|           3|
    |icmp_ln41_fu_575_p2       |      icmp|   0|  0|  12|           4|           3|
    |icmp_ln42_1_fu_611_p2     |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln42_fu_587_p2       |      icmp|   0|  0|  12|           4|           2|
    |select_ln41_1_fu_960_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln41_2_fu_974_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln41_3_fu_988_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln41_fu_896_p3     |    select|   0|  0|   2|           1|           2|
    |select_ln42_1_fu_1068_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln42_fu_1015_p3    |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |tmp_9_fu_781_p8           |       xor|   0|  0|   3|           3|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|1359|        1218|        1215|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |arr_10_fu_160            |  14|          3|   64|        192|
    |arr_1_fu_144             |   9|          2|   64|        128|
    |arr_3_fu_148             |   9|          2|   64|        128|
    |arr_4_fu_152             |   9|          2|   64|        128|
    |arr_5_fu_156             |  14|          3|   64|        192|
    |arr_6_fu_164             |  20|          4|   64|        256|
    |arr_7_fu_172             |  26|          5|   64|        320|
    |arr_8_fu_176             |  26|          5|   64|        320|
    |arr_9_fu_168             |  20|          4|   64|        256|
    |i_1_fu_140               |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 183|         38|  583|       1934|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add_ln41_1_reg_1575        |  64|   0|   64|          0|
    |add_ln41_reg_1570          |  64|   0|   64|          0|
    |ap_CS_fsm                  |   1|   0|    1|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |arr_10_fu_160              |  64|   0|   64|          0|
    |arr_1_fu_144               |  64|   0|   64|          0|
    |arr_3_fu_148               |  64|   0|   64|          0|
    |arr_4_fu_152               |  64|   0|   64|          0|
    |arr_5_fu_156               |  64|   0|   64|          0|
    |arr_6_fu_164               |  64|   0|   64|          0|
    |arr_7_fu_172               |  64|   0|   64|          0|
    |arr_8_fu_176               |  64|   0|   64|          0|
    |arr_9_fu_168               |  64|   0|   64|          0|
    |i_1_fu_140                 |   4|   0|    4|          0|
    |zext_ln27_cast_reg_1558    |  32|   0|   64|         32|
    |zext_ln42_2_cast_reg_1544  |  32|   0|   63|         31|
    |zext_ln42_cast_reg_1550    |  32|   0|   63|         31|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 808|   0|  902|         94|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+-------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1|  return value|
|arr_12             |   in|   64|     ap_none|                                            arr_12|        scalar|
|arr_2              |   in|   64|     ap_none|                                             arr_2|        scalar|
|arg1_r_4_reload    |   in|   32|     ap_none|                                   arg1_r_4_reload|        scalar|
|arg1_r_5_reload    |   in|   32|     ap_none|                                   arg1_r_5_reload|        scalar|
|arg1_r_6_reload    |   in|   32|     ap_none|                                   arg1_r_6_reload|        scalar|
|arg1_r_7_reload    |   in|   32|     ap_none|                                   arg1_r_7_reload|        scalar|
|arg1_r_8_reload    |   in|   32|     ap_none|                                   arg1_r_8_reload|        scalar|
|arg1_r_1_reload    |   in|   32|     ap_none|                                   arg1_r_1_reload|        scalar|
|arg1_r_2_reload    |   in|   32|     ap_none|                                   arg1_r_2_reload|        scalar|
|arg1_r_3_reload    |   in|   32|     ap_none|                                   arg1_r_3_reload|        scalar|
|arg1_r_9_reload    |   in|   32|     ap_none|                                   arg1_r_9_reload|        scalar|
|arg1_r_3_cast      |   in|   31|     ap_none|                                     arg1_r_3_cast|        scalar|
|arg1_r_4_cast      |   in|   31|     ap_none|                                     arg1_r_4_cast|        scalar|
|arg1_r_5_cast      |   in|   31|     ap_none|                                     arg1_r_5_cast|        scalar|
|arg1_r_6_cast      |   in|   31|     ap_none|                                     arg1_r_6_cast|        scalar|
|arg1_r_7_cast      |   in|   31|     ap_none|                                     arg1_r_7_cast|        scalar|
|arg1_r_2_cast      |   in|   31|     ap_none|                                     arg1_r_2_cast|        scalar|
|arg1_r_1_cast      |   in|   31|     ap_none|                                     arg1_r_1_cast|        scalar|
|zext_ln27          |   in|   32|     ap_none|                                         zext_ln27|        scalar|
|zext_ln42          |   in|   32|     ap_none|                                         zext_ln42|        scalar|
|zext_ln42_2        |   in|   32|     ap_none|                                       zext_ln42_2|        scalar|
|arr_11_out         |  out|   64|      ap_vld|                                        arr_11_out|       pointer|
|arr_11_out_ap_vld  |  out|    1|      ap_vld|                                        arr_11_out|       pointer|
|arr_10_out         |  out|   64|      ap_vld|                                        arr_10_out|       pointer|
|arr_10_out_ap_vld  |  out|    1|      ap_vld|                                        arr_10_out|       pointer|
|arr_9_out          |  out|   64|      ap_vld|                                         arr_9_out|       pointer|
|arr_9_out_ap_vld   |  out|    1|      ap_vld|                                         arr_9_out|       pointer|
|arr_8_out          |  out|   64|      ap_vld|                                         arr_8_out|       pointer|
|arr_8_out_ap_vld   |  out|    1|      ap_vld|                                         arr_8_out|       pointer|
|arr_7_out          |  out|   64|      ap_vld|                                         arr_7_out|       pointer|
|arr_7_out_ap_vld   |  out|    1|      ap_vld|                                         arr_7_out|       pointer|
|arr_6_out          |  out|   64|      ap_vld|                                         arr_6_out|       pointer|
|arr_6_out_ap_vld   |  out|    1|      ap_vld|                                         arr_6_out|       pointer|
|arr_5_out          |  out|   64|      ap_vld|                                         arr_5_out|       pointer|
|arr_5_out_ap_vld   |  out|    1|      ap_vld|                                         arr_5_out|       pointer|
|arr_4_out          |  out|   64|      ap_vld|                                         arr_4_out|       pointer|
|arr_4_out_ap_vld   |  out|    1|      ap_vld|                                         arr_4_out|       pointer|
|arr_3_out          |  out|   64|      ap_vld|                                         arr_3_out|       pointer|
|arr_3_out_ap_vld   |  out|    1|      ap_vld|                                         arr_3_out|       pointer|
+-------------------+-----+-----+------------+--------------------------------------------------+--------------+

