########################
# run yosys config
########################

# setup the circuits
circuits_dir=regression_test/benchmark/_VERILOG/hard_blocks/common

# circuits' name
circuit_list_add=*.v
