
*** Running vivado
    with args -log gtwizard_0_exdes.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source gtwizard_0_exdes.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source gtwizard_0_exdes.tcl -notrace
Command: synth_design -top gtwizard_0_exdes -part xc7a200tfbg676-2
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'clk_wiz_1' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_wiz_1' (customized with software release 2019.2) has a different revision in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22438
WARNING: [Synth 8-992] tx_k_w is already implicitly declared earlier [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:512]
CRITICAL WARNING: [Synth 8-976] fifo_dout_w has already been declared [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:588]
CRITICAL WARNING: [Synth 8-2654] second declaration of fifo_dout_w ignored [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:588]
INFO: [Synth 8-994] fifo_dout_w is declared here [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:518]
WARNING: [Synth 8-992] clk40_w is already implicitly declared earlier [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:595]
WARNING: [Synth 8-992] locked_240_w is already implicitly declared earlier [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:645]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2222.535 ; gain = 25.801 ; free physical = 1244 ; free virtual = 6781
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_exdes' [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:70]
	Parameter EXAMPLE_CONFIG_INDEPENDENT_LANES bound to: 1 - type: integer 
	Parameter EXAMPLE_LANE_WITH_START_CHAR bound to: 0 - type: integer 
	Parameter EXAMPLE_WORDS_IN_BRAM bound to: 512 - type: integer 
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
	Parameter EXAMPLE_USE_CHIPSCOPE bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0' [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.runs/synth_1/.Xil/Vivado-22350-daphne.linktest.lme/realtime/gtwizard_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0' (1#1) [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.runs/synth_1/.Xil/Vivado-22350-daphne.linktest.lme/realtime/gtwizard_0_stub.v:6]
WARNING: [Synth 8-7071] port 'gt0_gtrxreset_in' of module 'gtwizard_0' is unconnected for instance 'gtwizard_0_support_i' [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:346]
WARNING: [Synth 8-7071] port 'gt0_rxlpmreset_in' of module 'gtwizard_0' is unconnected for instance 'gtwizard_0_support_i' [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:346]
WARNING: [Synth 8-7071] port 'gt0_pll0outclk_out' of module 'gtwizard_0' is unconnected for instance 'gtwizard_0_support_i' [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:346]
WARNING: [Synth 8-7071] port 'gt0_pll0outrefclk_out' of module 'gtwizard_0' is unconnected for instance 'gtwizard_0_support_i' [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:346]
WARNING: [Synth 8-7071] port 'gt0_pll0lock_out' of module 'gtwizard_0' is unconnected for instance 'gtwizard_0_support_i' [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:346]
WARNING: [Synth 8-7071] port 'gt0_pll0refclklost_out' of module 'gtwizard_0' is unconnected for instance 'gtwizard_0_support_i' [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:346]
WARNING: [Synth 8-7071] port 'gt0_pll1outclk_out' of module 'gtwizard_0' is unconnected for instance 'gtwizard_0_support_i' [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:346]
WARNING: [Synth 8-7071] port 'gt0_pll1outrefclk_out' of module 'gtwizard_0' is unconnected for instance 'gtwizard_0_support_i' [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:346]
WARNING: [Synth 8-7023] instance 'gtwizard_0_support_i' of module 'gtwizard_0' has 38 connections declared, but only 30 given [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:346]
INFO: [Synth 8-6157] synthesizing module 'uart_delay_test' [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/sources_1/imports/uart_delay_test.v:2]
INFO: [Synth 8-6155] done synthesizing module 'uart_delay_test' (2#1) [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/sources_1/imports/uart_delay_test.v:2]
INFO: [Synth 8-6157] synthesizing module 'top_logic_n_packs' [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/sources_1/imports/top_logic_n_packs.v:2]
INFO: [Synth 8-6155] done synthesizing module 'top_logic_n_packs' (3#1) [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/sources_1/imports/top_logic_n_packs.v:2]
WARNING: [Synth 8-7071] port 'led0' of module 'top_logic_n_packs' is unconnected for instance 'top_logic_n_packs' [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:527]
WARNING: [Synth 8-7071] port 'led1' of module 'top_logic_n_packs' is unconnected for instance 'top_logic_n_packs' [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:527]
WARNING: [Synth 8-7071] port 'led2' of module 'top_logic_n_packs' is unconnected for instance 'top_logic_n_packs' [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:527]
WARNING: [Synth 8-7071] port 'led3' of module 'top_logic_n_packs' is unconnected for instance 'top_logic_n_packs' [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:527]
WARNING: [Synth 8-7023] instance 'top_logic_n_packs' of module 'top_logic_n_packs' has 10 connections declared, but only 6 given [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:527]
INFO: [Synth 8-638] synthesizing module 'si5324_init' [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/sources_1/imports/si5324_init.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'si5324_init' (4#1) [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/sources_1/imports/si5324_init.vhd:32]
INFO: [Synth 8-638] synthesizing module 'simple_i2c' [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/sources_1/imports/i2c.vhd:78]
INFO: [Synth 8-3491] module 'i2c_core' declared at '/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/sources_1/imports/i2c.vhd:339' bound to instance 'u1' of component 'i2c_core' [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/sources_1/imports/i2c.vhd:117]
INFO: [Synth 8-638] synthesizing module 'i2c_core' [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/sources_1/imports/i2c.vhd:358]
INFO: [Synth 8-256] done synthesizing module 'i2c_core' (5#1) [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/sources_1/imports/i2c.vhd:358]
INFO: [Synth 8-256] done synthesizing module 'simple_i2c' (6#1) [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/sources_1/imports/i2c.vhd:78]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_1' [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.runs/synth_1/.Xil/Vivado-22350-daphne.linktest.lme/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_1' (7#1) [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.runs/synth_1/.Xil/Vivado-22350-daphne.linktest.lme/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/home/daphnelme/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:46328]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (8#1) [/home/daphnelme/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:46328]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_exdes' (9#1) [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:70]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 2275.477 ; gain = 78.742 ; free physical = 1271 ; free virtual = 6808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 2290.316 ; gain = 93.582 ; free physical = 1270 ; free virtual = 6808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 2290.316 ; gain = 93.582 ; free physical = 1270 ; free virtual = 6808
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2297.254 ; gain = 0.000 ; free physical = 1262 ; free virtual = 6799
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/sources_1/ip/gtwizard_0/gtwizard_0/gtwizard_0_in_context.xdc] for cell 'gtwizard_0_support_i'
Finished Parsing XDC File [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/sources_1/ip/gtwizard_0/gtwizard_0/gtwizard_0_in_context.xdc] for cell 'gtwizard_0_support_i'
Parsing XDC File [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'clk_wiz_1'
Finished Parsing XDC File [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'clk_wiz_1'
Parsing XDC File [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/constrs_1/imports/example_design/gtwizard_0_exdes.xdc]
WARNING: [Vivado 12-2489] -period contains time 4.166700 which will be rounded to 4.167 to ensure it is an integer multiple of 1 picosecond [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/constrs_1/imports/example_design/gtwizard_0_exdes.xdc:72]
WARNING: [Constraints 18-619] A clock with name 'USER_CLK_P' already exists, overwriting the previous clock with the same name. [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/constrs_1/imports/example_design/gtwizard_0_exdes.xdc:73]
WARNING: [Vivado 12-508] No pins matched 'clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1'. [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/constrs_1/imports/example_design/gtwizard_0_exdes.xdc:74]
Finished Parsing XDC File [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/constrs_1/imports/example_design/gtwizard_0_exdes.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/constrs_1/imports/example_design/gtwizard_0_exdes.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/gtwizard_0_exdes_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/constrs_1/imports/example_design/gtwizard_0_exdes.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/gtwizard_0_exdes_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/gtwizard_0_exdes_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2429.020 ; gain = 0.000 ; free physical = 1157 ; free virtual = 6694
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  OBUFDS => OBUFDS: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2429.020 ; gain = 0.000 ; free physical = 1157 ; free virtual = 6694
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 2429.020 ; gain = 232.285 ; free physical = 1231 ; free virtual = 6769
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 2429.020 ; gain = 232.285 ; free physical = 1231 ; free virtual = 6769
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for USER_CLK_N. (constraint file  /home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for USER_CLK_N. (constraint file  /home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for USER_CLK_P. (constraint file  /home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for USER_CLK_P. (constraint file  /home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc, line 8).
Applied set_property DONT_TOUCH = true for gtwizard_0_support_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_wiz_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 2429.020 ; gain = 232.285 ; free physical = 1231 ; free virtual = 6769
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_delay_test'
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'top_logic_n_packs'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_state_reg' in module 'top_logic_n_packs'
INFO: [Synth 8-802] inferred FSM for state register 'i2c_wr_state_reg' in module 'si5324_init'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_core'
INFO: [Synth 8-802] inferred FSM for state register 'statemachine.state_reg' in module 'simple_i2c'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_delay_test'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                              000 |                              000
*
                 iSTATE3 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE0 |                              011 |                              011
                  iSTATE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_state_reg' using encoding 'sequential' in module 'top_logic_n_packs'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                            00001 |                              000
*
                 iSTATE2 |                            00010 |                              001
                 iSTATE3 |                            00100 |                              010
                  iSTATE |                            01000 |                              011
                 iSTATE0 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'one-hot' in module 'top_logic_n_packs'
WARNING: [Synth 8-327] inferring latch for variable 'link_ready2_reg' [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/sources_1/imports/top_logic_n_packs.v:507]
WARNING: [Synth 8-327] inferring latch for variable 'we2_reg' [/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.srcs/sources_1/imports/top_logic_n_packs.v:121]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                     dly |                             0001 |                             0001
                    addr |                             0010 |                             0010
                 addrack |                             0011 |                             0011
                 write1b |                             0100 |                             1000
              write1back |                             0101 |                             1001
                readaddr |                             0110 |                             1010
             readaddrack |                             0111 |                             1011
                write2b1 |                             1000 |                             0100
             write2b1ack |                             1001 |                             0101
                write2b2 |                             1010 |                             0110
             write2b2ack |                             1011 |                             0111
                readdata |                             1100 |                             1100
             readdataack |                             1101 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i2c_wr_state_reg' using encoding 'sequential' in module 'si5324_init'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                 start_a |                             0001 |                             0001
                 start_b |                             0010 |                             0010
                 start_c |                             0011 |                             0011
                 start_d |                             0100 |                             0100
                  stop_a |                             0101 |                             0101
                  stop_b |                             0110 |                             0110
                  stop_c |                             0111 |                             0111
                    wr_a |                             1000 |                             1100
                    wr_b |                             1001 |                             1101
                    wr_c |                             1010 |                             1110
                    wr_d |                             1011 |                             1111
                    rd_a |                             1100 |                             1000
                    rd_b |                             1101 |                             1001
                    rd_c |                             1110 |                             1010
                    rd_d |                             1111 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'i2c_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              000 |                              000
                st_start |                              001 |                              001
                 st_read |                              010 |                              010
                st_write |                              011 |                              011
                  st_ack |                              100 |                              100
                 st_stop |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'statemachine.state_reg' using encoding 'sequential' in module 'simple_i2c'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 2429.023 ; gain = 232.289 ; free physical = 1221 ; free virtual = 6760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   2 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 55    
	   5 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 6     
	  14 Input      1 Bit         XORs := 2     
	  18 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 4     
	  13 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 2     
	  12 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 1     
	  15 Input      1 Bit         XORs := 1     
	  19 Input      1 Bit         XORs := 2     
	  16 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 1     
	  22 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               25 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 38    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   5 Input   64 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 4     
	   2 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 1     
	   3 Input   25 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 2     
	   4 Input   11 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	  14 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 6     
	   4 Input    5 Bit        Muxes := 1     
	  14 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 11    
	  16 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 10    
	   4 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 15    
	   4 Input    1 Bit        Muxes := 12    
	   5 Input    1 Bit        Muxes := 24    
	  14 Input    1 Bit        Muxes := 10    
	  16 Input    1 Bit        Muxes := 6     
	   6 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 2429.023 ; gain = 232.289 ; free physical = 1202 ; free virtual = 6745
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+----------------------+---------------+----------------+
|Module Name | RTL Object           | Depth x Width | Implemented As | 
+------------+----------------------+---------------+----------------+
|si5324_init | si5324_240_regs[0,0] | 64x8          | LUT            | 
|si5324_init | si5324_240_regs[0,1] | 64x8          | LUT            | 
|si5324_init | si5324_240_regs[0,0] | 64x8          | LUT            | 
|si5324_init | si5324_240_regs[0,1] | 64x8          | LUT            | 
+------------+----------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'USER_CLK_P'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:51 . Memory (MB): peak = 2429.023 ; gain = 232.289 ; free physical = 1084 ; free virtual = 6627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:52 . Memory (MB): peak = 2429.023 ; gain = 232.289 ; free physical = 1082 ; free virtual = 6625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:52 . Memory (MB): peak = 2429.023 ; gain = 232.289 ; free physical = 1079 ; free virtual = 6622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module gtwizard_0_support_i has unconnected pin gt0_gtrxreset_in
CRITICAL WARNING: [Synth 8-4442] BlackBox module gtwizard_0_support_i has unconnected pin gt0_rxlpmreset_in
INFO: [Synth 8-3295] tying undriven pin gt_txfsmresetdone_r_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt_txfsmresetdone_r2_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt0_rxfsmresetdone_r_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt0_rxfsmresetdone_r2_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:56 . Memory (MB): peak = 2429.023 ; gain = 232.289 ; free physical = 1079 ; free virtual = 6622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:56 . Memory (MB): peak = 2429.023 ; gain = 232.289 ; free physical = 1079 ; free virtual = 6622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:57 . Memory (MB): peak = 2429.023 ; gain = 232.289 ; free physical = 1079 ; free virtual = 6622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:57 . Memory (MB): peak = 2429.023 ; gain = 232.289 ; free physical = 1079 ; free virtual = 6622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:57 . Memory (MB): peak = 2429.023 ; gain = 232.289 ; free physical = 1079 ; free virtual = 6622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:57 . Memory (MB): peak = 2429.023 ; gain = 232.289 ; free physical = 1079 ; free virtual = 6622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |gtwizard_0    |         1|
|2     |clk_wiz_1     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |clk_wiz  |     1|
|2     |gtwizard |     1|
|3     |CARRY4   |    44|
|4     |LUT1     |     8|
|5     |LUT2     |   137|
|6     |LUT3     |   102|
|7     |LUT4     |   132|
|8     |LUT5     |    50|
|9     |LUT6     |   177|
|10    |FDCE     |    48|
|11    |FDPE     |    47|
|12    |FDRE     |   211|
|13    |FDSE     |    22|
|14    |LD       |     1|
|15    |LDC      |    33|
|16    |IBUF     |     4|
|17    |IOBUF    |     2|
|18    |OBUF     |     9|
|19    |OBUFDS   |     1|
|20    |OBUFT    |     2|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:57 . Memory (MB): peak = 2429.023 ; gain = 232.289 ; free physical = 1079 ; free virtual = 6622
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:51 . Memory (MB): peak = 2429.023 ; gain = 93.586 ; free physical = 1132 ; free virtual = 6675
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:57 . Memory (MB): peak = 2429.023 ; gain = 232.289 ; free physical = 1132 ; free virtual = 6675
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2429.023 ; gain = 0.000 ; free physical = 1128 ; free virtual = 6671
INFO: [Netlist 29-17] Analyzing 81 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2429.023 ; gain = 0.000 ; free physical = 1148 ; free virtual = 6691
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 37 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LD => LDCE: 1 instance 
  LDC => LDCE: 33 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 24 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:11 . Memory (MB): peak = 2429.023 ; gain = 232.395 ; free physical = 1286 ; free virtual = 6829
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/daphnelme/Desktop/CarlosPrueba/sfp_test_1/sfp_test_1.runs/synth_1/gtwizard_0_exdes.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file gtwizard_0_exdes_utilization_synth.rpt -pb gtwizard_0_exdes_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 11 17:01:40 2021...
