--------------------------------------------------------------------------------
Release 12.4 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

D:\ProgramData\Xilinx\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3
-s 5 -n 3 -fastpaths -xml Board232.twx Board232.ncd -o Board232.twr
Board232.pcf -ucf Board232.ucf

Design file:              Board232.ncd
Physical constraint file: Board232.pcf
Device,package,speed:     xc3s250e,cp132,-5 (PRODUCTION 1.27 2010-11-18)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock btn<0>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
sw<0>       |    5.546(R)|    2.315(R)|clk               |   0.000|
sw<1>       |    2.512(R)|    2.701(R)|clk               |   0.000|
sw<3>       |    4.617(R)|    0.790(R)|clk               |   0.000|
sw<4>       |    3.316(R)|    1.396(R)|clk               |   0.000|
sw<5>       |    4.277(R)|    1.090(R)|clk               |   0.000|
sw<6>       |    4.423(R)|    1.134(R)|clk               |   0.000|
sw<7>       |    4.326(R)|    1.162(R)|clk               |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock sw<2>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
sw<0>       |    4.931(R)|    3.084(R)|clk               |   0.000|
sw<1>       |    1.897(R)|    3.470(R)|clk               |   0.000|
sw<3>       |    4.002(R)|    1.559(R)|clk               |   0.000|
sw<4>       |    2.701(R)|    2.165(R)|clk               |   0.000|
sw<5>       |    3.662(R)|    1.859(R)|clk               |   0.000|
sw<6>       |    3.808(R)|    1.903(R)|clk               |   0.000|
sw<7>       |    3.711(R)|    1.931(R)|clk               |   0.000|
------------+------------+------------+------------------+--------+

Clock btn<0> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
led<7>      |    8.393(R)|clk               |   0.000|
seg<0>      |   15.103(R)|clk               |   0.000|
seg<1>      |   15.468(R)|clk               |   0.000|
seg<2>      |   15.559(R)|clk               |   0.000|
seg<3>      |   15.792(R)|clk               |   0.000|
seg<4>      |   15.777(R)|clk               |   0.000|
seg<5>      |   15.368(R)|clk               |   0.000|
seg<6>      |   15.585(R)|clk               |   0.000|
------------+------------+------------------+--------+

Clock mclk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
an<0>       |   10.304(R)|mclk_BUFGP        |   0.000|
an<1>       |   10.094(R)|mclk_BUFGP        |   0.000|
an<2>       |   10.199(R)|mclk_BUFGP        |   0.000|
an<3>       |    9.661(R)|mclk_BUFGP        |   0.000|
seg<0>      |   13.743(R)|mclk_BUFGP        |   0.000|
seg<1>      |   14.108(R)|mclk_BUFGP        |   0.000|
seg<2>      |   14.199(R)|mclk_BUFGP        |   0.000|
seg<3>      |   14.432(R)|mclk_BUFGP        |   0.000|
seg<4>      |   14.417(R)|mclk_BUFGP        |   0.000|
seg<5>      |   14.008(R)|mclk_BUFGP        |   0.000|
seg<6>      |   14.225(R)|mclk_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock sw<2> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
led<7>      |    9.162(R)|clk               |   0.000|
seg<0>      |   15.872(R)|clk               |   0.000|
seg<1>      |   16.237(R)|clk               |   0.000|
seg<2>      |   16.328(R)|clk               |   0.000|
seg<3>      |   16.561(R)|clk               |   0.000|
seg<4>      |   16.546(R)|clk               |   0.000|
seg<5>      |   16.137(R)|clk               |   0.000|
seg<6>      |   16.354(R)|clk               |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock btn<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btn<0>         |    4.846|         |         |         |
sw<2>          |    4.846|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    3.847|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sw<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btn<0>         |    4.846|         |         |         |
sw<2>          |    4.846|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Apr 11 17:56:33 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 162 MB



