<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/radeon/si_dpm.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/radeon</a> - si_dpm.c<span style="font-size: 80%;"> (source / <a href="si_dpm.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">3161</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">163</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright 2013 Advanced Micro Devices, Inc.
<span class="lineNum">       3 </span>            :  *
<span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      10 </span>            :  *
<span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in
<span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.
<span class="lineNum">      13 </span>            :  *
<span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
<span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
<span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
<span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.
<span class="lineNum">      21 </span>            :  *
<span class="lineNum">      22 </span>            :  */
<span class="lineNum">      23 </span>            : 
<span class="lineNum">      24 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;
<span class="lineNum">      25 </span>            : #include &quot;radeon.h&quot;
<span class="lineNum">      26 </span>            : #include &quot;radeon_asic.h&quot;
<span class="lineNum">      27 </span>            : #include &quot;sid.h&quot;
<span class="lineNum">      28 </span>            : #include &quot;r600_dpm.h&quot;
<span class="lineNum">      29 </span>            : #include &quot;si_dpm.h&quot;
<span class="lineNum">      30 </span>            : #include &quot;atom.h&quot;
<span class="lineNum">      31 </span>            : 
<span class="lineNum">      32 </span>            : #define MC_CG_ARB_FREQ_F0           0x0a
<span class="lineNum">      33 </span>            : #define MC_CG_ARB_FREQ_F1           0x0b
<span class="lineNum">      34 </span>            : #define MC_CG_ARB_FREQ_F2           0x0c
<span class="lineNum">      35 </span>            : #define MC_CG_ARB_FREQ_F3           0x0d
<span class="lineNum">      36 </span>            : 
<span class="lineNum">      37 </span>            : #define SMC_RAM_END                 0x20000
<span class="lineNum">      38 </span>            : 
<span class="lineNum">      39 </span>            : #define SCLK_MIN_DEEPSLEEP_FREQ     1350
<span class="lineNum">      40 </span>            : 
<span class="lineNum">      41 </span>            : static const struct si_cac_config_reg cac_weights_tahiti[] =
<span class="lineNum">      42 </span>            : {
<span class="lineNum">      43 </span>            :         { 0x0, 0x0000ffff, 0, 0xc, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      44 </span>            :         { 0x0, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      45 </span>            :         { 0x1, 0x0000ffff, 0, 0x101, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      46 </span>            :         { 0x1, 0xffff0000, 16, 0xc, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      47 </span>            :         { 0x2, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      48 </span>            :         { 0x3, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      49 </span>            :         { 0x3, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      50 </span>            :         { 0x4, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      51 </span>            :         { 0x4, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      52 </span>            :         { 0x5, 0x0000ffff, 0, 0x8fc, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      53 </span>            :         { 0x5, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      54 </span>            :         { 0x6, 0x0000ffff, 0, 0x95, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      55 </span>            :         { 0x6, 0xffff0000, 16, 0x34e, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      56 </span>            :         { 0x18f, 0x0000ffff, 0, 0x1a1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      57 </span>            :         { 0x7, 0x0000ffff, 0, 0xda, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      58 </span>            :         { 0x7, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      59 </span>            :         { 0x8, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      60 </span>            :         { 0x8, 0xffff0000, 16, 0x46, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      61 </span>            :         { 0x9, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      62 </span>            :         { 0xa, 0x0000ffff, 0, 0x208, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      63 </span>            :         { 0xb, 0x0000ffff, 0, 0xe7, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      64 </span>            :         { 0xb, 0xffff0000, 16, 0x948, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      65 </span>            :         { 0xc, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      66 </span>            :         { 0xd, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      67 </span>            :         { 0xd, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      68 </span>            :         { 0xe, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      69 </span>            :         { 0xf, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      70 </span>            :         { 0xf, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      71 </span>            :         { 0x10, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      72 </span>            :         { 0x10, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      73 </span>            :         { 0x11, 0x0000ffff, 0, 0x167, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      74 </span>            :         { 0x11, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      75 </span>            :         { 0x12, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      76 </span>            :         { 0x13, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      77 </span>            :         { 0x13, 0xffff0000, 16, 0x35, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      78 </span>            :         { 0x14, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      79 </span>            :         { 0x15, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      80 </span>            :         { 0x15, 0xffff0000, 16, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      81 </span>            :         { 0x4e, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      82 </span>            :         { 0x16, 0x0000ffff, 0, 0x31, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      83 </span>            :         { 0x16, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      84 </span>            :         { 0x17, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      85 </span>            :         { 0x18, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      86 </span>            :         { 0x18, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      87 </span>            :         { 0x19, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      88 </span>            :         { 0x19, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      89 </span>            :         { 0x1a, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      90 </span>            :         { 0x1a, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      91 </span>            :         { 0x1b, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      92 </span>            :         { 0x1b, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      93 </span>            :         { 0x1c, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      94 </span>            :         { 0x1c, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      95 </span>            :         { 0x1d, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      96 </span>            :         { 0x1d, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      97 </span>            :         { 0x1e, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      98 </span>            :         { 0x1e, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">      99 </span>            :         { 0x1f, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     100 </span>            :         { 0x1f, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     101 </span>            :         { 0x20, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     102 </span>            :         { 0x6d, 0x0000ffff, 0, 0x18e, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     103 </span>            :         { 0xFFFFFFFF }
<span class="lineNum">     104 </span>            : };
<span class="lineNum">     105 </span>            : 
<span class="lineNum">     106 </span>            : static const struct si_cac_config_reg lcac_tahiti[] =
<span class="lineNum">     107 </span>            : {
<span class="lineNum">     108 </span>            :         { 0x143, 0x0001fffe, 1, 0x3, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     109 </span>            :         { 0x143, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     110 </span>            :         { 0x146, 0x0001fffe, 1, 0x3, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     111 </span>            :         { 0x146, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     112 </span>            :         { 0x149, 0x0001fffe, 1, 0x3, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     113 </span>            :         { 0x149, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     114 </span>            :         { 0x14c, 0x0001fffe, 1, 0x3, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     115 </span>            :         { 0x14c, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     116 </span>            :         { 0x98, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     117 </span>            :         { 0x98, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     118 </span>            :         { 0x9b, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     119 </span>            :         { 0x9b, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     120 </span>            :         { 0x9e, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     121 </span>            :         { 0x9e, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     122 </span>            :         { 0x101, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     123 </span>            :         { 0x101, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     124 </span>            :         { 0x104, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     125 </span>            :         { 0x104, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     126 </span>            :         { 0x107, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     127 </span>            :         { 0x107, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     128 </span>            :         { 0x10a, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     129 </span>            :         { 0x10a, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     130 </span>            :         { 0x10d, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     131 </span>            :         { 0x10d, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     132 </span>            :         { 0x8c, 0x0001fffe, 1, 0x8, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     133 </span>            :         { 0x8c, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     134 </span>            :         { 0x8f, 0x0001fffe, 1, 0x8, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     135 </span>            :         { 0x8f, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     136 </span>            :         { 0x92, 0x0001fffe, 1, 0x8, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     137 </span>            :         { 0x92, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     138 </span>            :         { 0x95, 0x0001fffe, 1, 0x8, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     139 </span>            :         { 0x95, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     140 </span>            :         { 0x14f, 0x0001fffe, 1, 0x8, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     141 </span>            :         { 0x14f, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     142 </span>            :         { 0x152, 0x0001fffe, 1, 0x8, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     143 </span>            :         { 0x152, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     144 </span>            :         { 0x155, 0x0001fffe, 1, 0x8, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     145 </span>            :         { 0x155, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     146 </span>            :         { 0x158, 0x0001fffe, 1, 0x8, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     147 </span>            :         { 0x158, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     148 </span>            :         { 0x110, 0x0001fffe, 1, 0x8, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     149 </span>            :         { 0x110, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     150 </span>            :         { 0x113, 0x0001fffe, 1, 0x8, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     151 </span>            :         { 0x113, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     152 </span>            :         { 0x116, 0x0001fffe, 1, 0x8, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     153 </span>            :         { 0x116, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     154 </span>            :         { 0x119, 0x0001fffe, 1, 0x8, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     155 </span>            :         { 0x119, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     156 </span>            :         { 0x11c, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     157 </span>            :         { 0x11c, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     158 </span>            :         { 0x11f, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     159 </span>            :         { 0x11f, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     160 </span>            :         { 0x122, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     161 </span>            :         { 0x122, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     162 </span>            :         { 0x125, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     163 </span>            :         { 0x125, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     164 </span>            :         { 0x128, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     165 </span>            :         { 0x128, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     166 </span>            :         { 0x12b, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     167 </span>            :         { 0x12b, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     168 </span>            :         { 0x15b, 0x0001fffe, 1, 0x4, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     169 </span>            :         { 0x15b, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     170 </span>            :         { 0x15e, 0x0001fffe, 1, 0x4, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     171 </span>            :         { 0x15e, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     172 </span>            :         { 0x161, 0x0001fffe, 1, 0x4, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     173 </span>            :         { 0x161, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     174 </span>            :         { 0x164, 0x0001fffe, 1, 0x4, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     175 </span>            :         { 0x164, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     176 </span>            :         { 0x167, 0x0001fffe, 1, 0x4, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     177 </span>            :         { 0x167, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     178 </span>            :         { 0x16a, 0x0001fffe, 1, 0x4, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     179 </span>            :         { 0x16a, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     180 </span>            :         { 0x16d, 0x0001fffe, 1, 0x6, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     181 </span>            :         { 0x16d, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     182 </span>            :         { 0x170, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     183 </span>            :         { 0x170, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     184 </span>            :         { 0x173, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     185 </span>            :         { 0x173, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     186 </span>            :         { 0x176, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     187 </span>            :         { 0x176, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     188 </span>            :         { 0x179, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     189 </span>            :         { 0x179, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     190 </span>            :         { 0x17c, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     191 </span>            :         { 0x17c, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     192 </span>            :         { 0x17f, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     193 </span>            :         { 0x17f, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     194 </span>            :         { 0xFFFFFFFF }
<span class="lineNum">     195 </span>            : 
<span class="lineNum">     196 </span>            : };
<span class="lineNum">     197 </span>            : 
<span class="lineNum">     198 </span>            : static const struct si_cac_config_reg cac_override_tahiti[] =
<span class="lineNum">     199 </span>            : {
<span class="lineNum">     200 </span>            :         { 0xFFFFFFFF }
<span class="lineNum">     201 </span>            : };
<span class="lineNum">     202 </span>            : 
<span class="lineNum">     203 </span>            : static const struct si_powertune_data powertune_data_tahiti =
<span class="lineNum">     204 </span>            : {
<span class="lineNum">     205 </span>            :         ((1 &lt;&lt; 16) | 27027),
<span class="lineNum">     206 </span>            :         6,
<span class="lineNum">     207 </span>            :         0,
<span class="lineNum">     208 </span>            :         4,
<span class="lineNum">     209 </span>            :         95,
<span class="lineNum">     210 </span>            :         {
<span class="lineNum">     211 </span>            :                 0UL,
<span class="lineNum">     212 </span>            :                 0UL,
<span class="lineNum">     213 </span>            :                 4521550UL,
<span class="lineNum">     214 </span>            :                 309631529UL,
<span class="lineNum">     215 </span>            :                 -1270850L,
<span class="lineNum">     216 </span>            :                 4513710L,
<span class="lineNum">     217 </span>            :                 40
<span class="lineNum">     218 </span>            :         },
<span class="lineNum">     219 </span>            :         595000000UL,
<span class="lineNum">     220 </span>            :         12,
<span class="lineNum">     221 </span>            :         {
<span class="lineNum">     222 </span>            :                 0,
<span class="lineNum">     223 </span>            :                 0,
<span class="lineNum">     224 </span>            :                 0,
<span class="lineNum">     225 </span>            :                 0,
<span class="lineNum">     226 </span>            :                 0,
<span class="lineNum">     227 </span>            :                 0,
<span class="lineNum">     228 </span>            :                 0,
<span class="lineNum">     229 </span>            :                 0
<span class="lineNum">     230 </span>            :         },
<span class="lineNum">     231 </span>            :         true
<span class="lineNum">     232 </span>            : };
<span class="lineNum">     233 </span>            : 
<span class="lineNum">     234 </span>            : static const struct si_dte_data dte_data_tahiti =
<span class="lineNum">     235 </span>            : {
<span class="lineNum">     236 </span>            :         { 1159409, 0, 0, 0, 0 },
<span class="lineNum">     237 </span>            :         { 777, 0, 0, 0, 0 },
<span class="lineNum">     238 </span>            :         2,
<span class="lineNum">     239 </span>            :         54000,
<span class="lineNum">     240 </span>            :         127000,
<span class="lineNum">     241 </span>            :         25,
<span class="lineNum">     242 </span>            :         2,
<span class="lineNum">     243 </span>            :         10,
<span class="lineNum">     244 </span>            :         13,
<span class="lineNum">     245 </span>            :         { 27, 31, 35, 39, 43, 47, 54, 61, 67, 74, 81, 88, 95, 0, 0, 0 },
<span class="lineNum">     246 </span>            :         { 240888759, 221057860, 235370597, 162287531, 158510299, 131423027, 116673180, 103067515, 87941937, 76209048, 68209175, 64090048, 58301890, 0, 0, 0 },
<span class="lineNum">     247 </span>            :         { 12024, 11189, 11451, 8411, 7939, 6666, 5681, 4905, 4241, 3720, 3354, 3122, 2890, 0, 0, 0 },
<span class="lineNum">     248 </span>            :         85,
<span class="lineNum">     249 </span>            :         false
<span class="lineNum">     250 </span>            : };
<span class="lineNum">     251 </span>            : 
<span class="lineNum">     252 </span>            : static const struct si_dte_data dte_data_tahiti_le =
<span class="lineNum">     253 </span>            : {
<span class="lineNum">     254 </span>            :         { 0x1E8480, 0x7A1200, 0x2160EC0, 0x3938700, 0 },
<span class="lineNum">     255 </span>            :         { 0x7D, 0x7D, 0x4E4, 0xB00, 0 },
<span class="lineNum">     256 </span>            :         0x5,
<span class="lineNum">     257 </span>            :         0xAFC8,
<span class="lineNum">     258 </span>            :         0x64,
<span class="lineNum">     259 </span>            :         0x32,
<span class="lineNum">     260 </span>            :         1,
<span class="lineNum">     261 </span>            :         0,
<span class="lineNum">     262 </span>            :         0x10,
<span class="lineNum">     263 </span>            :         { 0x78, 0x7C, 0x82, 0x88, 0x8E, 0x94, 0x9A, 0xA0, 0xA6, 0xAC, 0xB0, 0xB4, 0xB8, 0xBC, 0xC0, 0xC4 },
<span class="lineNum">     264 </span>            :         { 0x3938700, 0x3938700, 0x3938700, 0x3938700, 0x3938700, 0x3938700, 0x3938700, 0x3938700, 0x3938700, 0x3938700, 0x3938700, 0x3938700, 0x3938700, 0x3938700, 0x3938700, 0x3938700 },
<span class="lineNum">     265 </span>            :         { 0x2AF8, 0x2AF8, 0x29BB, 0x27F9, 0x2637, 0x2475, 0x22B3, 0x20F1, 0x1F2F, 0x1D6D, 0x1734, 0x1414, 0x10F4, 0xDD4, 0xAB4, 0x794 },
<span class="lineNum">     266 </span>            :         85,
<span class="lineNum">     267 </span>            :         true
<span class="lineNum">     268 </span>            : };
<span class="lineNum">     269 </span>            : 
<span class="lineNum">     270 </span>            : static const struct si_dte_data dte_data_tahiti_pro =
<span class="lineNum">     271 </span>            : {
<span class="lineNum">     272 </span>            :         { 0x1E8480, 0x3D0900, 0x989680, 0x2625A00, 0x0 },
<span class="lineNum">     273 </span>            :         { 0x0, 0x0, 0x0, 0x0, 0x0 },
<span class="lineNum">     274 </span>            :         5,
<span class="lineNum">     275 </span>            :         45000,
<span class="lineNum">     276 </span>            :         100,
<span class="lineNum">     277 </span>            :         0xA,
<span class="lineNum">     278 </span>            :         1,
<span class="lineNum">     279 </span>            :         0,
<span class="lineNum">     280 </span>            :         0x10,
<span class="lineNum">     281 </span>            :         { 0x96, 0xB4, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF },
<span class="lineNum">     282 </span>            :         { 0x895440, 0x3D0900, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680 },
<span class="lineNum">     283 </span>            :         { 0x7D0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 },
<span class="lineNum">     284 </span>            :         90,
<span class="lineNum">     285 </span>            :         true
<span class="lineNum">     286 </span>            : };
<span class="lineNum">     287 </span>            : 
<span class="lineNum">     288 </span>            : static const struct si_dte_data dte_data_new_zealand =
<span class="lineNum">     289 </span>            : {
<span class="lineNum">     290 </span>            :         { 0x1E8480, 0x3D0900, 0x989680, 0x2625A00, 0 },
<span class="lineNum">     291 </span>            :         { 0x29B, 0x3E9, 0x537, 0x7D2, 0 },
<span class="lineNum">     292 </span>            :         0x5,
<span class="lineNum">     293 </span>            :         0xAFC8,
<span class="lineNum">     294 </span>            :         0x69,
<span class="lineNum">     295 </span>            :         0x32,
<span class="lineNum">     296 </span>            :         1,
<span class="lineNum">     297 </span>            :         0,
<span class="lineNum">     298 </span>            :         0x10,
<span class="lineNum">     299 </span>            :         { 0x82, 0xA0, 0xB4, 0xFE, 0xFE, 0xFE, 0xFE, 0xFE, 0xFE, 0xFE, 0xFE, 0xFE, 0xFE, 0xFE, 0xFE, 0xFE },
<span class="lineNum">     300 </span>            :         { 0x895440, 0x3D0900, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680 },
<span class="lineNum">     301 </span>            :         { 0xDAC, 0x1388, 0x685, 0x685, 0x685, 0x685, 0x685, 0x685, 0x685, 0x685, 0x685, 0x685, 0x685, 0x685, 0x685, 0x685 },
<span class="lineNum">     302 </span>            :         85,
<span class="lineNum">     303 </span>            :         true
<span class="lineNum">     304 </span>            : };
<span class="lineNum">     305 </span>            : 
<span class="lineNum">     306 </span>            : static const struct si_dte_data dte_data_aruba_pro =
<span class="lineNum">     307 </span>            : {
<span class="lineNum">     308 </span>            :         { 0x1E8480, 0x3D0900, 0x989680, 0x2625A00, 0x0 },
<span class="lineNum">     309 </span>            :         { 0x0, 0x0, 0x0, 0x0, 0x0 },
<span class="lineNum">     310 </span>            :         5,
<span class="lineNum">     311 </span>            :         45000,
<span class="lineNum">     312 </span>            :         100,
<span class="lineNum">     313 </span>            :         0xA,
<span class="lineNum">     314 </span>            :         1,
<span class="lineNum">     315 </span>            :         0,
<span class="lineNum">     316 </span>            :         0x10,
<span class="lineNum">     317 </span>            :         { 0x96, 0xB4, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF },
<span class="lineNum">     318 </span>            :         { 0x895440, 0x3D0900, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680 },
<span class="lineNum">     319 </span>            :         { 0x1000, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 },
<span class="lineNum">     320 </span>            :         90,
<span class="lineNum">     321 </span>            :         true
<span class="lineNum">     322 </span>            : };
<span class="lineNum">     323 </span>            : 
<span class="lineNum">     324 </span>            : static const struct si_dte_data dte_data_malta =
<span class="lineNum">     325 </span>            : {
<span class="lineNum">     326 </span>            :         { 0x1E8480, 0x3D0900, 0x989680, 0x2625A00, 0x0 },
<span class="lineNum">     327 </span>            :         { 0x0, 0x0, 0x0, 0x0, 0x0 },
<span class="lineNum">     328 </span>            :         5,
<span class="lineNum">     329 </span>            :         45000,
<span class="lineNum">     330 </span>            :         100,
<span class="lineNum">     331 </span>            :         0xA,
<span class="lineNum">     332 </span>            :         1,
<span class="lineNum">     333 </span>            :         0,
<span class="lineNum">     334 </span>            :         0x10,
<span class="lineNum">     335 </span>            :         { 0x96, 0xB4, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF },
<span class="lineNum">     336 </span>            :         { 0x895440, 0x3D0900, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680 },
<span class="lineNum">     337 </span>            :         { 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 },
<span class="lineNum">     338 </span>            :         90,
<span class="lineNum">     339 </span>            :         true
<span class="lineNum">     340 </span>            : };
<span class="lineNum">     341 </span>            : 
<span class="lineNum">     342 </span>            : struct si_cac_config_reg cac_weights_pitcairn[] =
<span class="lineNum">     343 </span>            : {
<span class="lineNum">     344 </span>            :         { 0x0, 0x0000ffff, 0, 0x8a, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     345 </span>            :         { 0x0, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     346 </span>            :         { 0x1, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     347 </span>            :         { 0x1, 0xffff0000, 16, 0x24d, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     348 </span>            :         { 0x2, 0x0000ffff, 0, 0x19, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     349 </span>            :         { 0x3, 0x0000ffff, 0, 0x118, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     350 </span>            :         { 0x3, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     351 </span>            :         { 0x4, 0x0000ffff, 0, 0x76, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     352 </span>            :         { 0x4, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     353 </span>            :         { 0x5, 0x0000ffff, 0, 0xc11, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     354 </span>            :         { 0x5, 0xffff0000, 16, 0x7f3, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     355 </span>            :         { 0x6, 0x0000ffff, 0, 0x403, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     356 </span>            :         { 0x6, 0xffff0000, 16, 0x367, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     357 </span>            :         { 0x18f, 0x0000ffff, 0, 0x4c9, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     358 </span>            :         { 0x7, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     359 </span>            :         { 0x7, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     360 </span>            :         { 0x8, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     361 </span>            :         { 0x8, 0xffff0000, 16, 0x45d, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     362 </span>            :         { 0x9, 0x0000ffff, 0, 0x36d, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     363 </span>            :         { 0xa, 0x0000ffff, 0, 0x534, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     364 </span>            :         { 0xb, 0x0000ffff, 0, 0x5da, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     365 </span>            :         { 0xb, 0xffff0000, 16, 0x880, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     366 </span>            :         { 0xc, 0x0000ffff, 0, 0x201, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     367 </span>            :         { 0xd, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     368 </span>            :         { 0xd, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     369 </span>            :         { 0xe, 0x0000ffff, 0, 0x9f, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     370 </span>            :         { 0xf, 0x0000ffff, 0, 0x1f, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     371 </span>            :         { 0xf, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     372 </span>            :         { 0x10, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     373 </span>            :         { 0x10, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     374 </span>            :         { 0x11, 0x0000ffff, 0, 0x5de, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     375 </span>            :         { 0x11, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     376 </span>            :         { 0x12, 0x0000ffff, 0, 0x7b, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     377 </span>            :         { 0x13, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     378 </span>            :         { 0x13, 0xffff0000, 16, 0x13, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     379 </span>            :         { 0x14, 0x0000ffff, 0, 0xf9, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     380 </span>            :         { 0x15, 0x0000ffff, 0, 0x66, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     381 </span>            :         { 0x15, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     382 </span>            :         { 0x4e, 0x0000ffff, 0, 0x13, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     383 </span>            :         { 0x16, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     384 </span>            :         { 0x16, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     385 </span>            :         { 0x17, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     386 </span>            :         { 0x18, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     387 </span>            :         { 0x18, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     388 </span>            :         { 0x19, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     389 </span>            :         { 0x19, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     390 </span>            :         { 0x1a, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     391 </span>            :         { 0x1a, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     392 </span>            :         { 0x1b, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     393 </span>            :         { 0x1b, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     394 </span>            :         { 0x1c, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     395 </span>            :         { 0x1c, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     396 </span>            :         { 0x1d, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     397 </span>            :         { 0x1d, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     398 </span>            :         { 0x1e, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     399 </span>            :         { 0x1e, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     400 </span>            :         { 0x1f, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     401 </span>            :         { 0x1f, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     402 </span>            :         { 0x20, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     403 </span>            :         { 0x6d, 0x0000ffff, 0, 0x186, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     404 </span>            :         { 0xFFFFFFFF }
<span class="lineNum">     405 </span>            : };
<span class="lineNum">     406 </span>            : 
<span class="lineNum">     407 </span>            : static const struct si_cac_config_reg lcac_pitcairn[] =
<span class="lineNum">     408 </span>            : {
<span class="lineNum">     409 </span>            :         { 0x98, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     410 </span>            :         { 0x98, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     411 </span>            :         { 0x104, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     412 </span>            :         { 0x104, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     413 </span>            :         { 0x110, 0x0001fffe, 1, 0x5, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     414 </span>            :         { 0x110, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     415 </span>            :         { 0x14f, 0x0001fffe, 1, 0x5, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     416 </span>            :         { 0x14f, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     417 </span>            :         { 0x8c, 0x0001fffe, 1, 0x5, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     418 </span>            :         { 0x8c, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     419 </span>            :         { 0x143, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     420 </span>            :         { 0x143, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     421 </span>            :         { 0x9b, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     422 </span>            :         { 0x9b, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     423 </span>            :         { 0x107, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     424 </span>            :         { 0x107, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     425 </span>            :         { 0x113, 0x0001fffe, 1, 0x5, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     426 </span>            :         { 0x113, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     427 </span>            :         { 0x152, 0x0001fffe, 1, 0x5, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     428 </span>            :         { 0x152, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     429 </span>            :         { 0x8f, 0x0001fffe, 1, 0x5, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     430 </span>            :         { 0x8f, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     431 </span>            :         { 0x146, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     432 </span>            :         { 0x146, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     433 </span>            :         { 0x9e, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     434 </span>            :         { 0x9e, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     435 </span>            :         { 0x10a, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     436 </span>            :         { 0x10a, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     437 </span>            :         { 0x116, 0x0001fffe, 1, 0x5, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     438 </span>            :         { 0x116, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     439 </span>            :         { 0x155, 0x0001fffe, 1, 0x5, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     440 </span>            :         { 0x155, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     441 </span>            :         { 0x92, 0x0001fffe, 1, 0x5, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     442 </span>            :         { 0x92, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     443 </span>            :         { 0x149, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     444 </span>            :         { 0x149, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     445 </span>            :         { 0x101, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     446 </span>            :         { 0x101, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     447 </span>            :         { 0x10d, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     448 </span>            :         { 0x10d, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     449 </span>            :         { 0x119, 0x0001fffe, 1, 0x5, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     450 </span>            :         { 0x119, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     451 </span>            :         { 0x158, 0x0001fffe, 1, 0x5, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     452 </span>            :         { 0x158, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     453 </span>            :         { 0x95, 0x0001fffe, 1, 0x5, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     454 </span>            :         { 0x95, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     455 </span>            :         { 0x14c, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     456 </span>            :         { 0x14c, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     457 </span>            :         { 0x11c, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     458 </span>            :         { 0x11c, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     459 </span>            :         { 0x11f, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     460 </span>            :         { 0x11f, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     461 </span>            :         { 0x122, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     462 </span>            :         { 0x122, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     463 </span>            :         { 0x125, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     464 </span>            :         { 0x125, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     465 </span>            :         { 0x128, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     466 </span>            :         { 0x128, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     467 </span>            :         { 0x12b, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     468 </span>            :         { 0x12b, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     469 </span>            :         { 0x164, 0x0001fffe, 1, 0x4, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     470 </span>            :         { 0x164, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     471 </span>            :         { 0x167, 0x0001fffe, 1, 0x4, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     472 </span>            :         { 0x167, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     473 </span>            :         { 0x16a, 0x0001fffe, 1, 0x4, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     474 </span>            :         { 0x16a, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     475 </span>            :         { 0x15e, 0x0001fffe, 1, 0x4, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     476 </span>            :         { 0x15e, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     477 </span>            :         { 0x161, 0x0001fffe, 1, 0x4, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     478 </span>            :         { 0x161, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     479 </span>            :         { 0x15b, 0x0001fffe, 1, 0x4, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     480 </span>            :         { 0x15b, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     481 </span>            :         { 0x16d, 0x0001fffe, 1, 0x4, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     482 </span>            :         { 0x16d, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     483 </span>            :         { 0x170, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     484 </span>            :         { 0x170, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     485 </span>            :         { 0x173, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     486 </span>            :         { 0x173, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     487 </span>            :         { 0x176, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     488 </span>            :         { 0x176, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     489 </span>            :         { 0x179, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     490 </span>            :         { 0x179, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     491 </span>            :         { 0x17c, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     492 </span>            :         { 0x17c, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     493 </span>            :         { 0x17f, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     494 </span>            :         { 0x17f, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     495 </span>            :         { 0xFFFFFFFF }
<span class="lineNum">     496 </span>            : };
<span class="lineNum">     497 </span>            : 
<span class="lineNum">     498 </span>            : static const struct si_cac_config_reg cac_override_pitcairn[] =
<span class="lineNum">     499 </span>            : {
<span class="lineNum">     500 </span>            :     { 0xFFFFFFFF }
<span class="lineNum">     501 </span>            : };
<span class="lineNum">     502 </span>            : 
<span class="lineNum">     503 </span>            : static const struct si_powertune_data powertune_data_pitcairn =
<span class="lineNum">     504 </span>            : {
<span class="lineNum">     505 </span>            :         ((1 &lt;&lt; 16) | 27027),
<span class="lineNum">     506 </span>            :         5,
<span class="lineNum">     507 </span>            :         0,
<span class="lineNum">     508 </span>            :         6,
<span class="lineNum">     509 </span>            :         100,
<span class="lineNum">     510 </span>            :         {
<span class="lineNum">     511 </span>            :                 51600000UL,
<span class="lineNum">     512 </span>            :                 1800000UL,
<span class="lineNum">     513 </span>            :                 7194395UL,
<span class="lineNum">     514 </span>            :                 309631529UL,
<span class="lineNum">     515 </span>            :                 -1270850L,
<span class="lineNum">     516 </span>            :                 4513710L,
<span class="lineNum">     517 </span>            :                 100
<span class="lineNum">     518 </span>            :         },
<span class="lineNum">     519 </span>            :         117830498UL,
<span class="lineNum">     520 </span>            :         12,
<span class="lineNum">     521 </span>            :         {
<span class="lineNum">     522 </span>            :                 0,
<span class="lineNum">     523 </span>            :                 0,
<span class="lineNum">     524 </span>            :                 0,
<span class="lineNum">     525 </span>            :                 0,
<span class="lineNum">     526 </span>            :                 0,
<span class="lineNum">     527 </span>            :                 0,
<span class="lineNum">     528 </span>            :                 0,
<span class="lineNum">     529 </span>            :                 0
<span class="lineNum">     530 </span>            :         },
<span class="lineNum">     531 </span>            :         true
<span class="lineNum">     532 </span>            : };
<span class="lineNum">     533 </span>            : 
<span class="lineNum">     534 </span>            : static const struct si_dte_data dte_data_pitcairn =
<span class="lineNum">     535 </span>            : {
<span class="lineNum">     536 </span>            :         { 0, 0, 0, 0, 0 },
<span class="lineNum">     537 </span>            :         { 0, 0, 0, 0, 0 },
<span class="lineNum">     538 </span>            :         0,
<span class="lineNum">     539 </span>            :         0,
<span class="lineNum">     540 </span>            :         0,
<span class="lineNum">     541 </span>            :         0,
<span class="lineNum">     542 </span>            :         0,
<span class="lineNum">     543 </span>            :         0,
<span class="lineNum">     544 </span>            :         0,
<span class="lineNum">     545 </span>            :         { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
<span class="lineNum">     546 </span>            :         { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
<span class="lineNum">     547 </span>            :         { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
<span class="lineNum">     548 </span>            :         0,
<span class="lineNum">     549 </span>            :         false
<span class="lineNum">     550 </span>            : };
<span class="lineNum">     551 </span>            : 
<span class="lineNum">     552 </span>            : static const struct si_dte_data dte_data_curacao_xt =
<span class="lineNum">     553 </span>            : {
<span class="lineNum">     554 </span>            :         { 0x1E8480, 0x3D0900, 0x989680, 0x2625A00, 0x0 },
<span class="lineNum">     555 </span>            :         { 0x0, 0x0, 0x0, 0x0, 0x0 },
<span class="lineNum">     556 </span>            :         5,
<span class="lineNum">     557 </span>            :         45000,
<span class="lineNum">     558 </span>            :         100,
<span class="lineNum">     559 </span>            :         0xA,
<span class="lineNum">     560 </span>            :         1,
<span class="lineNum">     561 </span>            :         0,
<span class="lineNum">     562 </span>            :         0x10,
<span class="lineNum">     563 </span>            :         { 0x96, 0xB4, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF },
<span class="lineNum">     564 </span>            :         { 0x895440, 0x3D0900, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680 },
<span class="lineNum">     565 </span>            :         { 0x1D17, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 },
<span class="lineNum">     566 </span>            :         90,
<span class="lineNum">     567 </span>            :         true
<span class="lineNum">     568 </span>            : };
<span class="lineNum">     569 </span>            : 
<span class="lineNum">     570 </span>            : static const struct si_dte_data dte_data_curacao_pro =
<span class="lineNum">     571 </span>            : {
<span class="lineNum">     572 </span>            :         { 0x1E8480, 0x3D0900, 0x989680, 0x2625A00, 0x0 },
<span class="lineNum">     573 </span>            :         { 0x0, 0x0, 0x0, 0x0, 0x0 },
<span class="lineNum">     574 </span>            :         5,
<span class="lineNum">     575 </span>            :         45000,
<span class="lineNum">     576 </span>            :         100,
<span class="lineNum">     577 </span>            :         0xA,
<span class="lineNum">     578 </span>            :         1,
<span class="lineNum">     579 </span>            :         0,
<span class="lineNum">     580 </span>            :         0x10,
<span class="lineNum">     581 </span>            :         { 0x96, 0xB4, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF },
<span class="lineNum">     582 </span>            :         { 0x895440, 0x3D0900, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680 },
<span class="lineNum">     583 </span>            :         { 0x1D17, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 },
<span class="lineNum">     584 </span>            :         90,
<span class="lineNum">     585 </span>            :         true
<span class="lineNum">     586 </span>            : };
<span class="lineNum">     587 </span>            : 
<span class="lineNum">     588 </span>            : static const struct si_dte_data dte_data_neptune_xt =
<span class="lineNum">     589 </span>            : {
<span class="lineNum">     590 </span>            :         { 0x1E8480, 0x3D0900, 0x989680, 0x2625A00, 0x0 },
<span class="lineNum">     591 </span>            :         { 0x0, 0x0, 0x0, 0x0, 0x0 },
<span class="lineNum">     592 </span>            :         5,
<span class="lineNum">     593 </span>            :         45000,
<span class="lineNum">     594 </span>            :         100,
<span class="lineNum">     595 </span>            :         0xA,
<span class="lineNum">     596 </span>            :         1,
<span class="lineNum">     597 </span>            :         0,
<span class="lineNum">     598 </span>            :         0x10,
<span class="lineNum">     599 </span>            :         { 0x96, 0xB4, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF },
<span class="lineNum">     600 </span>            :         { 0x895440, 0x3D0900, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680 },
<span class="lineNum">     601 </span>            :         { 0x3A2F, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 },
<span class="lineNum">     602 </span>            :         90,
<span class="lineNum">     603 </span>            :         true
<span class="lineNum">     604 </span>            : };
<span class="lineNum">     605 </span>            : 
<span class="lineNum">     606 </span>            : static const struct si_cac_config_reg cac_weights_chelsea_pro[] =
<span class="lineNum">     607 </span>            : {
<span class="lineNum">     608 </span>            :         { 0x0, 0x0000ffff, 0, 0x82, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     609 </span>            :         { 0x0, 0xffff0000, 16, 0x4F, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     610 </span>            :         { 0x1, 0x0000ffff, 0, 0x153, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     611 </span>            :         { 0x1, 0xffff0000, 16, 0x52, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     612 </span>            :         { 0x2, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     613 </span>            :         { 0x3, 0x0000ffff, 0, 0x135, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     614 </span>            :         { 0x3, 0xffff0000, 16, 0x4F, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     615 </span>            :         { 0x4, 0x0000ffff, 0, 0x135, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     616 </span>            :         { 0x4, 0xffff0000, 16, 0xAC, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     617 </span>            :         { 0x5, 0x0000ffff, 0, 0x118, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     618 </span>            :         { 0x5, 0xffff0000, 16, 0xBE, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     619 </span>            :         { 0x6, 0x0000ffff, 0, 0x110, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     620 </span>            :         { 0x6, 0xffff0000, 16, 0x4CD, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     621 </span>            :         { 0x18f, 0x0000ffff, 0, 0x30, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     622 </span>            :         { 0x7, 0x0000ffff, 0, 0x37, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     623 </span>            :         { 0x7, 0xffff0000, 16, 0x27, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     624 </span>            :         { 0x8, 0x0000ffff, 0, 0xC3, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     625 </span>            :         { 0x8, 0xffff0000, 16, 0x35, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     626 </span>            :         { 0x9, 0x0000ffff, 0, 0x28, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     627 </span>            :         { 0xa, 0x0000ffff, 0, 0x26C, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     628 </span>            :         { 0xb, 0x0000ffff, 0, 0x3B2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     629 </span>            :         { 0xb, 0xffff0000, 16, 0x99D, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     630 </span>            :         { 0xc, 0x0000ffff, 0, 0xA3F, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     631 </span>            :         { 0xd, 0x0000ffff, 0, 0xA, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     632 </span>            :         { 0xd, 0xffff0000, 16, 0xA, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     633 </span>            :         { 0xe, 0x0000ffff, 0, 0x5, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     634 </span>            :         { 0xf, 0x0000ffff, 0, 0x3, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     635 </span>            :         { 0xf, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     636 </span>            :         { 0x10, 0x0000ffff, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     637 </span>            :         { 0x10, 0xffff0000, 16, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     638 </span>            :         { 0x11, 0x0000ffff, 0, 0x5, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     639 </span>            :         { 0x11, 0xffff0000, 16, 0x15, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     640 </span>            :         { 0x12, 0x0000ffff, 0, 0x34, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     641 </span>            :         { 0x13, 0x0000ffff, 0, 0x4, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     642 </span>            :         { 0x13, 0xffff0000, 16, 0x4, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     643 </span>            :         { 0x14, 0x0000ffff, 0, 0x2BD, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     644 </span>            :         { 0x15, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     645 </span>            :         { 0x15, 0xffff0000, 16, 0x6, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     646 </span>            :         { 0x4e, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     647 </span>            :         { 0x16, 0x0000ffff, 0, 0x30, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     648 </span>            :         { 0x16, 0xffff0000, 16, 0x7A, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     649 </span>            :         { 0x17, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     650 </span>            :         { 0x18, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     651 </span>            :         { 0x18, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     652 </span>            :         { 0x19, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     653 </span>            :         { 0x19, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     654 </span>            :         { 0x1a, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     655 </span>            :         { 0x1a, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     656 </span>            :         { 0x1b, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     657 </span>            :         { 0x1b, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     658 </span>            :         { 0x1c, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     659 </span>            :         { 0x1c, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     660 </span>            :         { 0x1d, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     661 </span>            :         { 0x1d, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     662 </span>            :         { 0x1e, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     663 </span>            :         { 0x1e, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     664 </span>            :         { 0x1f, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     665 </span>            :         { 0x1f, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     666 </span>            :         { 0x20, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     667 </span>            :         { 0x6d, 0x0000ffff, 0, 0x100, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     668 </span>            :         { 0xFFFFFFFF }
<span class="lineNum">     669 </span>            : };
<span class="lineNum">     670 </span>            : 
<span class="lineNum">     671 </span>            : static const struct si_cac_config_reg cac_weights_chelsea_xt[] =
<span class="lineNum">     672 </span>            : {
<span class="lineNum">     673 </span>            :         { 0x0, 0x0000ffff, 0, 0x82, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     674 </span>            :         { 0x0, 0xffff0000, 16, 0x4F, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     675 </span>            :         { 0x1, 0x0000ffff, 0, 0x153, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     676 </span>            :         { 0x1, 0xffff0000, 16, 0x52, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     677 </span>            :         { 0x2, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     678 </span>            :         { 0x3, 0x0000ffff, 0, 0x135, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     679 </span>            :         { 0x3, 0xffff0000, 16, 0x4F, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     680 </span>            :         { 0x4, 0x0000ffff, 0, 0x135, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     681 </span>            :         { 0x4, 0xffff0000, 16, 0xAC, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     682 </span>            :         { 0x5, 0x0000ffff, 0, 0x118, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     683 </span>            :         { 0x5, 0xffff0000, 16, 0xBE, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     684 </span>            :         { 0x6, 0x0000ffff, 0, 0x110, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     685 </span>            :         { 0x6, 0xffff0000, 16, 0x4CD, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     686 </span>            :         { 0x18f, 0x0000ffff, 0, 0x30, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     687 </span>            :         { 0x7, 0x0000ffff, 0, 0x37, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     688 </span>            :         { 0x7, 0xffff0000, 16, 0x27, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     689 </span>            :         { 0x8, 0x0000ffff, 0, 0xC3, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     690 </span>            :         { 0x8, 0xffff0000, 16, 0x35, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     691 </span>            :         { 0x9, 0x0000ffff, 0, 0x28, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     692 </span>            :         { 0xa, 0x0000ffff, 0, 0x26C, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     693 </span>            :         { 0xb, 0x0000ffff, 0, 0x3B2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     694 </span>            :         { 0xb, 0xffff0000, 16, 0x99D, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     695 </span>            :         { 0xc, 0x0000ffff, 0, 0xA3F, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     696 </span>            :         { 0xd, 0x0000ffff, 0, 0xA, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     697 </span>            :         { 0xd, 0xffff0000, 16, 0xA, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     698 </span>            :         { 0xe, 0x0000ffff, 0, 0x5, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     699 </span>            :         { 0xf, 0x0000ffff, 0, 0x3, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     700 </span>            :         { 0xf, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     701 </span>            :         { 0x10, 0x0000ffff, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     702 </span>            :         { 0x10, 0xffff0000, 16, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     703 </span>            :         { 0x11, 0x0000ffff, 0, 0x5, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     704 </span>            :         { 0x11, 0xffff0000, 16, 0x15, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     705 </span>            :         { 0x12, 0x0000ffff, 0, 0x34, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     706 </span>            :         { 0x13, 0x0000ffff, 0, 0x4, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     707 </span>            :         { 0x13, 0xffff0000, 16, 0x4, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     708 </span>            :         { 0x14, 0x0000ffff, 0, 0x30A, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     709 </span>            :         { 0x15, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     710 </span>            :         { 0x15, 0xffff0000, 16, 0x6, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     711 </span>            :         { 0x4e, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     712 </span>            :         { 0x16, 0x0000ffff, 0, 0x30, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     713 </span>            :         { 0x16, 0xffff0000, 16, 0x7A, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     714 </span>            :         { 0x17, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     715 </span>            :         { 0x18, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     716 </span>            :         { 0x18, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     717 </span>            :         { 0x19, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     718 </span>            :         { 0x19, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     719 </span>            :         { 0x1a, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     720 </span>            :         { 0x1a, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     721 </span>            :         { 0x1b, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     722 </span>            :         { 0x1b, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     723 </span>            :         { 0x1c, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     724 </span>            :         { 0x1c, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     725 </span>            :         { 0x1d, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     726 </span>            :         { 0x1d, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     727 </span>            :         { 0x1e, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     728 </span>            :         { 0x1e, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     729 </span>            :         { 0x1f, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     730 </span>            :         { 0x1f, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     731 </span>            :         { 0x20, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     732 </span>            :         { 0x6d, 0x0000ffff, 0, 0x100, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     733 </span>            :         { 0xFFFFFFFF }
<span class="lineNum">     734 </span>            : };
<span class="lineNum">     735 </span>            : 
<span class="lineNum">     736 </span>            : static const struct si_cac_config_reg cac_weights_heathrow[] =
<span class="lineNum">     737 </span>            : {
<span class="lineNum">     738 </span>            :         { 0x0, 0x0000ffff, 0, 0x82, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     739 </span>            :         { 0x0, 0xffff0000, 16, 0x4F, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     740 </span>            :         { 0x1, 0x0000ffff, 0, 0x153, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     741 </span>            :         { 0x1, 0xffff0000, 16, 0x52, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     742 </span>            :         { 0x2, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     743 </span>            :         { 0x3, 0x0000ffff, 0, 0x135, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     744 </span>            :         { 0x3, 0xffff0000, 16, 0x4F, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     745 </span>            :         { 0x4, 0x0000ffff, 0, 0x135, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     746 </span>            :         { 0x4, 0xffff0000, 16, 0xAC, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     747 </span>            :         { 0x5, 0x0000ffff, 0, 0x118, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     748 </span>            :         { 0x5, 0xffff0000, 16, 0xBE, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     749 </span>            :         { 0x6, 0x0000ffff, 0, 0x110, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     750 </span>            :         { 0x6, 0xffff0000, 16, 0x4CD, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     751 </span>            :         { 0x18f, 0x0000ffff, 0, 0x30, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     752 </span>            :         { 0x7, 0x0000ffff, 0, 0x37, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     753 </span>            :         { 0x7, 0xffff0000, 16, 0x27, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     754 </span>            :         { 0x8, 0x0000ffff, 0, 0xC3, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     755 </span>            :         { 0x8, 0xffff0000, 16, 0x35, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     756 </span>            :         { 0x9, 0x0000ffff, 0, 0x28, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     757 </span>            :         { 0xa, 0x0000ffff, 0, 0x26C, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     758 </span>            :         { 0xb, 0x0000ffff, 0, 0x3B2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     759 </span>            :         { 0xb, 0xffff0000, 16, 0x99D, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     760 </span>            :         { 0xc, 0x0000ffff, 0, 0xA3F, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     761 </span>            :         { 0xd, 0x0000ffff, 0, 0xA, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     762 </span>            :         { 0xd, 0xffff0000, 16, 0xA, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     763 </span>            :         { 0xe, 0x0000ffff, 0, 0x5, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     764 </span>            :         { 0xf, 0x0000ffff, 0, 0x3, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     765 </span>            :         { 0xf, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     766 </span>            :         { 0x10, 0x0000ffff, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     767 </span>            :         { 0x10, 0xffff0000, 16, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     768 </span>            :         { 0x11, 0x0000ffff, 0, 0x5, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     769 </span>            :         { 0x11, 0xffff0000, 16, 0x15, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     770 </span>            :         { 0x12, 0x0000ffff, 0, 0x34, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     771 </span>            :         { 0x13, 0x0000ffff, 0, 0x4, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     772 </span>            :         { 0x13, 0xffff0000, 16, 0x4, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     773 </span>            :         { 0x14, 0x0000ffff, 0, 0x362, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     774 </span>            :         { 0x15, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     775 </span>            :         { 0x15, 0xffff0000, 16, 0x6, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     776 </span>            :         { 0x4e, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     777 </span>            :         { 0x16, 0x0000ffff, 0, 0x30, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     778 </span>            :         { 0x16, 0xffff0000, 16, 0x7A, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     779 </span>            :         { 0x17, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     780 </span>            :         { 0x18, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     781 </span>            :         { 0x18, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     782 </span>            :         { 0x19, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     783 </span>            :         { 0x19, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     784 </span>            :         { 0x1a, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     785 </span>            :         { 0x1a, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     786 </span>            :         { 0x1b, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     787 </span>            :         { 0x1b, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     788 </span>            :         { 0x1c, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     789 </span>            :         { 0x1c, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     790 </span>            :         { 0x1d, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     791 </span>            :         { 0x1d, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     792 </span>            :         { 0x1e, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     793 </span>            :         { 0x1e, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     794 </span>            :         { 0x1f, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     795 </span>            :         { 0x1f, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     796 </span>            :         { 0x20, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     797 </span>            :         { 0x6d, 0x0000ffff, 0, 0x100, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     798 </span>            :         { 0xFFFFFFFF }
<span class="lineNum">     799 </span>            : };
<span class="lineNum">     800 </span>            : 
<span class="lineNum">     801 </span>            : static const struct si_cac_config_reg cac_weights_cape_verde_pro[] =
<span class="lineNum">     802 </span>            : {
<span class="lineNum">     803 </span>            :         { 0x0, 0x0000ffff, 0, 0x82, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     804 </span>            :         { 0x0, 0xffff0000, 16, 0x4F, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     805 </span>            :         { 0x1, 0x0000ffff, 0, 0x153, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     806 </span>            :         { 0x1, 0xffff0000, 16, 0x52, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     807 </span>            :         { 0x2, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     808 </span>            :         { 0x3, 0x0000ffff, 0, 0x135, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     809 </span>            :         { 0x3, 0xffff0000, 16, 0x4F, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     810 </span>            :         { 0x4, 0x0000ffff, 0, 0x135, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     811 </span>            :         { 0x4, 0xffff0000, 16, 0xAC, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     812 </span>            :         { 0x5, 0x0000ffff, 0, 0x118, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     813 </span>            :         { 0x5, 0xffff0000, 16, 0xBE, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     814 </span>            :         { 0x6, 0x0000ffff, 0, 0x110, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     815 </span>            :         { 0x6, 0xffff0000, 16, 0x4CD, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     816 </span>            :         { 0x18f, 0x0000ffff, 0, 0x30, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     817 </span>            :         { 0x7, 0x0000ffff, 0, 0x37, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     818 </span>            :         { 0x7, 0xffff0000, 16, 0x27, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     819 </span>            :         { 0x8, 0x0000ffff, 0, 0xC3, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     820 </span>            :         { 0x8, 0xffff0000, 16, 0x35, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     821 </span>            :         { 0x9, 0x0000ffff, 0, 0x28, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     822 </span>            :         { 0xa, 0x0000ffff, 0, 0x26C, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     823 </span>            :         { 0xb, 0x0000ffff, 0, 0x3B2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     824 </span>            :         { 0xb, 0xffff0000, 16, 0x99D, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     825 </span>            :         { 0xc, 0x0000ffff, 0, 0xA3F, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     826 </span>            :         { 0xd, 0x0000ffff, 0, 0xA, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     827 </span>            :         { 0xd, 0xffff0000, 16, 0xA, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     828 </span>            :         { 0xe, 0x0000ffff, 0, 0x5, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     829 </span>            :         { 0xf, 0x0000ffff, 0, 0x3, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     830 </span>            :         { 0xf, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     831 </span>            :         { 0x10, 0x0000ffff, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     832 </span>            :         { 0x10, 0xffff0000, 16, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     833 </span>            :         { 0x11, 0x0000ffff, 0, 0x5, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     834 </span>            :         { 0x11, 0xffff0000, 16, 0x15, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     835 </span>            :         { 0x12, 0x0000ffff, 0, 0x34, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     836 </span>            :         { 0x13, 0x0000ffff, 0, 0x4, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     837 </span>            :         { 0x13, 0xffff0000, 16, 0x4, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     838 </span>            :         { 0x14, 0x0000ffff, 0, 0x315, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     839 </span>            :         { 0x15, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     840 </span>            :         { 0x15, 0xffff0000, 16, 0x6, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     841 </span>            :         { 0x4e, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     842 </span>            :         { 0x16, 0x0000ffff, 0, 0x30, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     843 </span>            :         { 0x16, 0xffff0000, 16, 0x7A, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     844 </span>            :         { 0x17, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     845 </span>            :         { 0x18, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     846 </span>            :         { 0x18, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     847 </span>            :         { 0x19, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     848 </span>            :         { 0x19, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     849 </span>            :         { 0x1a, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     850 </span>            :         { 0x1a, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     851 </span>            :         { 0x1b, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     852 </span>            :         { 0x1b, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     853 </span>            :         { 0x1c, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     854 </span>            :         { 0x1c, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     855 </span>            :         { 0x1d, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     856 </span>            :         { 0x1d, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     857 </span>            :         { 0x1e, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     858 </span>            :         { 0x1e, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     859 </span>            :         { 0x1f, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     860 </span>            :         { 0x1f, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     861 </span>            :         { 0x20, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     862 </span>            :         { 0x6d, 0x0000ffff, 0, 0x100, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     863 </span>            :         { 0xFFFFFFFF }
<span class="lineNum">     864 </span>            : };
<span class="lineNum">     865 </span>            : 
<span class="lineNum">     866 </span>            : static const struct si_cac_config_reg cac_weights_cape_verde[] =
<span class="lineNum">     867 </span>            : {
<span class="lineNum">     868 </span>            :         { 0x0, 0x0000ffff, 0, 0x82, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     869 </span>            :         { 0x0, 0xffff0000, 16, 0x4F, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     870 </span>            :         { 0x1, 0x0000ffff, 0, 0x153, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     871 </span>            :         { 0x1, 0xffff0000, 16, 0x52, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     872 </span>            :         { 0x2, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     873 </span>            :         { 0x3, 0x0000ffff, 0, 0x135, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     874 </span>            :         { 0x3, 0xffff0000, 16, 0x4F, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     875 </span>            :         { 0x4, 0x0000ffff, 0, 0x135, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     876 </span>            :         { 0x4, 0xffff0000, 16, 0xAC, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     877 </span>            :         { 0x5, 0x0000ffff, 0, 0x118, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     878 </span>            :         { 0x5, 0xffff0000, 16, 0xBE, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     879 </span>            :         { 0x6, 0x0000ffff, 0, 0x110, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     880 </span>            :         { 0x6, 0xffff0000, 16, 0x4CD, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     881 </span>            :         { 0x18f, 0x0000ffff, 0, 0x30, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     882 </span>            :         { 0x7, 0x0000ffff, 0, 0x37, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     883 </span>            :         { 0x7, 0xffff0000, 16, 0x27, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     884 </span>            :         { 0x8, 0x0000ffff, 0, 0xC3, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     885 </span>            :         { 0x8, 0xffff0000, 16, 0x35, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     886 </span>            :         { 0x9, 0x0000ffff, 0, 0x28, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     887 </span>            :         { 0xa, 0x0000ffff, 0, 0x26C, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     888 </span>            :         { 0xb, 0x0000ffff, 0, 0x3B2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     889 </span>            :         { 0xb, 0xffff0000, 16, 0x99D, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     890 </span>            :         { 0xc, 0x0000ffff, 0, 0xA3F, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     891 </span>            :         { 0xd, 0x0000ffff, 0, 0xA, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     892 </span>            :         { 0xd, 0xffff0000, 16, 0xA, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     893 </span>            :         { 0xe, 0x0000ffff, 0, 0x5, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     894 </span>            :         { 0xf, 0x0000ffff, 0, 0x3, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     895 </span>            :         { 0xf, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     896 </span>            :         { 0x10, 0x0000ffff, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     897 </span>            :         { 0x10, 0xffff0000, 16, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     898 </span>            :         { 0x11, 0x0000ffff, 0, 0x5, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     899 </span>            :         { 0x11, 0xffff0000, 16, 0x15, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     900 </span>            :         { 0x12, 0x0000ffff, 0, 0x34, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     901 </span>            :         { 0x13, 0x0000ffff, 0, 0x4, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     902 </span>            :         { 0x13, 0xffff0000, 16, 0x4, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     903 </span>            :         { 0x14, 0x0000ffff, 0, 0x3BA, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     904 </span>            :         { 0x15, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     905 </span>            :         { 0x15, 0xffff0000, 16, 0x6, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     906 </span>            :         { 0x4e, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     907 </span>            :         { 0x16, 0x0000ffff, 0, 0x30, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     908 </span>            :         { 0x16, 0xffff0000, 16, 0x7A, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     909 </span>            :         { 0x17, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     910 </span>            :         { 0x18, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     911 </span>            :         { 0x18, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     912 </span>            :         { 0x19, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     913 </span>            :         { 0x19, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     914 </span>            :         { 0x1a, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     915 </span>            :         { 0x1a, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     916 </span>            :         { 0x1b, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     917 </span>            :         { 0x1b, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     918 </span>            :         { 0x1c, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     919 </span>            :         { 0x1c, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     920 </span>            :         { 0x1d, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     921 </span>            :         { 0x1d, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     922 </span>            :         { 0x1e, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     923 </span>            :         { 0x1e, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     924 </span>            :         { 0x1f, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     925 </span>            :         { 0x1f, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     926 </span>            :         { 0x20, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     927 </span>            :         { 0x6d, 0x0000ffff, 0, 0x100, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     928 </span>            :         { 0xFFFFFFFF }
<span class="lineNum">     929 </span>            : };
<span class="lineNum">     930 </span>            : 
<span class="lineNum">     931 </span>            : static const struct si_cac_config_reg lcac_cape_verde[] =
<span class="lineNum">     932 </span>            : {
<span class="lineNum">     933 </span>            :         { 0x98, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     934 </span>            :         { 0x98, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     935 </span>            :         { 0x104, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     936 </span>            :         { 0x104, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     937 </span>            :         { 0x110, 0x0001fffe, 1, 0x5, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     938 </span>            :         { 0x110, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     939 </span>            :         { 0x14f, 0x0001fffe, 1, 0x5, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     940 </span>            :         { 0x14f, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     941 </span>            :         { 0x8c, 0x0001fffe, 1, 0x5, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     942 </span>            :         { 0x8c, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     943 </span>            :         { 0x143, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     944 </span>            :         { 0x143, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     945 </span>            :         { 0x9b, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     946 </span>            :         { 0x9b, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     947 </span>            :         { 0x107, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     948 </span>            :         { 0x107, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     949 </span>            :         { 0x113, 0x0001fffe, 1, 0x5, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     950 </span>            :         { 0x113, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     951 </span>            :         { 0x152, 0x0001fffe, 1, 0x5, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     952 </span>            :         { 0x152, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     953 </span>            :         { 0x8f, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     954 </span>            :         { 0x8f, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     955 </span>            :         { 0x146, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     956 </span>            :         { 0x146, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     957 </span>            :         { 0x11c, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     958 </span>            :         { 0x11c, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     959 </span>            :         { 0x11f, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     960 </span>            :         { 0x11f, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     961 </span>            :         { 0x164, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     962 </span>            :         { 0x164, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     963 </span>            :         { 0x167, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     964 </span>            :         { 0x167, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     965 </span>            :         { 0x16a, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     966 </span>            :         { 0x16a, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     967 </span>            :         { 0x15e, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     968 </span>            :         { 0x15e, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     969 </span>            :         { 0x161, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     970 </span>            :         { 0x161, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     971 </span>            :         { 0x15b, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     972 </span>            :         { 0x15b, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     973 </span>            :         { 0x16d, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     974 </span>            :         { 0x16d, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     975 </span>            :         { 0x170, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     976 </span>            :         { 0x170, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     977 </span>            :         { 0x173, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     978 </span>            :         { 0x173, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     979 </span>            :         { 0x176, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     980 </span>            :         { 0x176, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     981 </span>            :         { 0x179, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     982 </span>            :         { 0x179, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     983 </span>            :         { 0x17c, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     984 </span>            :         { 0x17c, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     985 </span>            :         { 0x17f, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     986 </span>            :         { 0x17f, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">     987 </span>            :         { 0xFFFFFFFF }
<span class="lineNum">     988 </span>            : };
<span class="lineNum">     989 </span>            : 
<span class="lineNum">     990 </span>            : static const struct si_cac_config_reg cac_override_cape_verde[] =
<span class="lineNum">     991 </span>            : {
<span class="lineNum">     992 </span>            :     { 0xFFFFFFFF }
<span class="lineNum">     993 </span>            : };
<span class="lineNum">     994 </span>            : 
<span class="lineNum">     995 </span>            : static const struct si_powertune_data powertune_data_cape_verde =
<span class="lineNum">     996 </span>            : {
<span class="lineNum">     997 </span>            :         ((1 &lt;&lt; 16) | 0x6993),
<span class="lineNum">     998 </span>            :         5,
<span class="lineNum">     999 </span>            :         0,
<span class="lineNum">    1000 </span>            :         7,
<span class="lineNum">    1001 </span>            :         105,
<span class="lineNum">    1002 </span>            :         {
<span class="lineNum">    1003 </span>            :                 0UL,
<span class="lineNum">    1004 </span>            :                 0UL,
<span class="lineNum">    1005 </span>            :                 7194395UL,
<span class="lineNum">    1006 </span>            :                 309631529UL,
<span class="lineNum">    1007 </span>            :                 -1270850L,
<span class="lineNum">    1008 </span>            :                 4513710L,
<span class="lineNum">    1009 </span>            :                 100
<span class="lineNum">    1010 </span>            :         },
<span class="lineNum">    1011 </span>            :         117830498UL,
<span class="lineNum">    1012 </span>            :         12,
<span class="lineNum">    1013 </span>            :         {
<span class="lineNum">    1014 </span>            :                 0,
<span class="lineNum">    1015 </span>            :                 0,
<span class="lineNum">    1016 </span>            :                 0,
<span class="lineNum">    1017 </span>            :                 0,
<span class="lineNum">    1018 </span>            :                 0,
<span class="lineNum">    1019 </span>            :                 0,
<span class="lineNum">    1020 </span>            :                 0,
<span class="lineNum">    1021 </span>            :                 0
<span class="lineNum">    1022 </span>            :         },
<span class="lineNum">    1023 </span>            :         true
<span class="lineNum">    1024 </span>            : };
<span class="lineNum">    1025 </span>            : 
<span class="lineNum">    1026 </span>            : static const struct si_dte_data dte_data_cape_verde =
<span class="lineNum">    1027 </span>            : {
<span class="lineNum">    1028 </span>            :         { 0, 0, 0, 0, 0 },
<span class="lineNum">    1029 </span>            :         { 0, 0, 0, 0, 0 },
<span class="lineNum">    1030 </span>            :         0,
<span class="lineNum">    1031 </span>            :         0,
<span class="lineNum">    1032 </span>            :         0,
<span class="lineNum">    1033 </span>            :         0,
<span class="lineNum">    1034 </span>            :         0,
<span class="lineNum">    1035 </span>            :         0,
<span class="lineNum">    1036 </span>            :         0,
<span class="lineNum">    1037 </span>            :         { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
<span class="lineNum">    1038 </span>            :         { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
<span class="lineNum">    1039 </span>            :         { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
<span class="lineNum">    1040 </span>            :         0,
<span class="lineNum">    1041 </span>            :         false
<span class="lineNum">    1042 </span>            : };
<span class="lineNum">    1043 </span>            : 
<span class="lineNum">    1044 </span>            : static const struct si_dte_data dte_data_venus_xtx =
<span class="lineNum">    1045 </span>            : {
<span class="lineNum">    1046 </span>            :         { 0x1E8480, 0x3D0900, 0x989680, 0x2625A00, 0x0 },
<span class="lineNum">    1047 </span>            :         { 0x71C, 0xAAB, 0xE39, 0x11C7, 0x0 },
<span class="lineNum">    1048 </span>            :         5,
<span class="lineNum">    1049 </span>            :         55000,
<span class="lineNum">    1050 </span>            :         0x69,
<span class="lineNum">    1051 </span>            :         0xA,
<span class="lineNum">    1052 </span>            :         1,
<span class="lineNum">    1053 </span>            :         0,
<span class="lineNum">    1054 </span>            :         0x3,
<span class="lineNum">    1055 </span>            :         { 0x96, 0xB4, 0xFF, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 },
<span class="lineNum">    1056 </span>            :         { 0x895440, 0x3D0900, 0x989680, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 },
<span class="lineNum">    1057 </span>            :         { 0xD6D8, 0x88B8, 0x1555, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 },
<span class="lineNum">    1058 </span>            :         90,
<span class="lineNum">    1059 </span>            :         true
<span class="lineNum">    1060 </span>            : };
<span class="lineNum">    1061 </span>            : 
<span class="lineNum">    1062 </span>            : static const struct si_dte_data dte_data_venus_xt =
<span class="lineNum">    1063 </span>            : {
<span class="lineNum">    1064 </span>            :         { 0x1E8480, 0x3D0900, 0x989680, 0x2625A00, 0x0 },
<span class="lineNum">    1065 </span>            :         { 0xBDA, 0x11C7, 0x17B4, 0x1DA1, 0x0 },
<span class="lineNum">    1066 </span>            :         5,
<span class="lineNum">    1067 </span>            :         55000,
<span class="lineNum">    1068 </span>            :         0x69,
<span class="lineNum">    1069 </span>            :         0xA,
<span class="lineNum">    1070 </span>            :         1,
<span class="lineNum">    1071 </span>            :         0,
<span class="lineNum">    1072 </span>            :         0x3,
<span class="lineNum">    1073 </span>            :         { 0x96, 0xB4, 0xFF, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 },
<span class="lineNum">    1074 </span>            :         { 0x895440, 0x3D0900, 0x989680, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 },
<span class="lineNum">    1075 </span>            :         { 0xAFC8, 0x88B8, 0x238E, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 },
<span class="lineNum">    1076 </span>            :         90,
<span class="lineNum">    1077 </span>            :         true
<span class="lineNum">    1078 </span>            : };
<span class="lineNum">    1079 </span>            : 
<span class="lineNum">    1080 </span>            : static const struct si_dte_data dte_data_venus_pro =
<span class="lineNum">    1081 </span>            : {
<span class="lineNum">    1082 </span>            :         {  0x1E8480, 0x3D0900, 0x989680, 0x2625A00, 0x0 },
<span class="lineNum">    1083 </span>            :         { 0x11C7, 0x1AAB, 0x238E, 0x2C72, 0x0 },
<span class="lineNum">    1084 </span>            :         5,
<span class="lineNum">    1085 </span>            :         55000,
<span class="lineNum">    1086 </span>            :         0x69,
<span class="lineNum">    1087 </span>            :         0xA,
<span class="lineNum">    1088 </span>            :         1,
<span class="lineNum">    1089 </span>            :         0,
<span class="lineNum">    1090 </span>            :         0x3,
<span class="lineNum">    1091 </span>            :         { 0x96, 0xB4, 0xFF, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 },
<span class="lineNum">    1092 </span>            :         { 0x895440, 0x3D0900, 0x989680, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 },
<span class="lineNum">    1093 </span>            :         { 0x88B8, 0x88B8, 0x3555, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 },
<span class="lineNum">    1094 </span>            :         90,
<span class="lineNum">    1095 </span>            :         true
<span class="lineNum">    1096 </span>            : };
<span class="lineNum">    1097 </span>            : 
<span class="lineNum">    1098 </span>            : struct si_cac_config_reg cac_weights_oland[] =
<span class="lineNum">    1099 </span>            : {
<span class="lineNum">    1100 </span>            :         { 0x0, 0x0000ffff, 0, 0x82, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1101 </span>            :         { 0x0, 0xffff0000, 16, 0x4F, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1102 </span>            :         { 0x1, 0x0000ffff, 0, 0x153, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1103 </span>            :         { 0x1, 0xffff0000, 16, 0x52, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1104 </span>            :         { 0x2, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1105 </span>            :         { 0x3, 0x0000ffff, 0, 0x135, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1106 </span>            :         { 0x3, 0xffff0000, 16, 0x4F, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1107 </span>            :         { 0x4, 0x0000ffff, 0, 0x135, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1108 </span>            :         { 0x4, 0xffff0000, 16, 0xAC, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1109 </span>            :         { 0x5, 0x0000ffff, 0, 0x118, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1110 </span>            :         { 0x5, 0xffff0000, 16, 0xBE, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1111 </span>            :         { 0x6, 0x0000ffff, 0, 0x110, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1112 </span>            :         { 0x6, 0xffff0000, 16, 0x4CD, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1113 </span>            :         { 0x18f, 0x0000ffff, 0, 0x30, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1114 </span>            :         { 0x7, 0x0000ffff, 0, 0x37, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1115 </span>            :         { 0x7, 0xffff0000, 16, 0x27, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1116 </span>            :         { 0x8, 0x0000ffff, 0, 0xC3, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1117 </span>            :         { 0x8, 0xffff0000, 16, 0x35, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1118 </span>            :         { 0x9, 0x0000ffff, 0, 0x28, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1119 </span>            :         { 0xa, 0x0000ffff, 0, 0x26C, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1120 </span>            :         { 0xb, 0x0000ffff, 0, 0x3B2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1121 </span>            :         { 0xb, 0xffff0000, 16, 0x99D, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1122 </span>            :         { 0xc, 0x0000ffff, 0, 0xA3F, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1123 </span>            :         { 0xd, 0x0000ffff, 0, 0xA, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1124 </span>            :         { 0xd, 0xffff0000, 16, 0xA, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1125 </span>            :         { 0xe, 0x0000ffff, 0, 0x5, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1126 </span>            :         { 0xf, 0x0000ffff, 0, 0x3, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1127 </span>            :         { 0xf, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1128 </span>            :         { 0x10, 0x0000ffff, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1129 </span>            :         { 0x10, 0xffff0000, 16, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1130 </span>            :         { 0x11, 0x0000ffff, 0, 0x5, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1131 </span>            :         { 0x11, 0xffff0000, 16, 0x15, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1132 </span>            :         { 0x12, 0x0000ffff, 0, 0x34, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1133 </span>            :         { 0x13, 0x0000ffff, 0, 0x4, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1134 </span>            :         { 0x13, 0xffff0000, 16, 0x4, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1135 </span>            :         { 0x14, 0x0000ffff, 0, 0x3BA, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1136 </span>            :         { 0x15, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1137 </span>            :         { 0x15, 0xffff0000, 16, 0x6, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1138 </span>            :         { 0x4e, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1139 </span>            :         { 0x16, 0x0000ffff, 0, 0x30, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1140 </span>            :         { 0x16, 0xffff0000, 16, 0x7A, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1141 </span>            :         { 0x17, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1142 </span>            :         { 0x18, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1143 </span>            :         { 0x18, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1144 </span>            :         { 0x19, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1145 </span>            :         { 0x19, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1146 </span>            :         { 0x1a, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1147 </span>            :         { 0x1a, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1148 </span>            :         { 0x1b, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1149 </span>            :         { 0x1b, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1150 </span>            :         { 0x1c, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1151 </span>            :         { 0x1c, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1152 </span>            :         { 0x1d, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1153 </span>            :         { 0x1d, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1154 </span>            :         { 0x1e, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1155 </span>            :         { 0x1e, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1156 </span>            :         { 0x1f, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1157 </span>            :         { 0x1f, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1158 </span>            :         { 0x20, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1159 </span>            :         { 0x6d, 0x0000ffff, 0, 0x100, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1160 </span>            :         { 0xFFFFFFFF }
<span class="lineNum">    1161 </span>            : };
<span class="lineNum">    1162 </span>            : 
<span class="lineNum">    1163 </span>            : static const struct si_cac_config_reg cac_weights_mars_pro[] =
<span class="lineNum">    1164 </span>            : {
<span class="lineNum">    1165 </span>            :         { 0x0, 0x0000ffff, 0, 0x43, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1166 </span>            :         { 0x0, 0xffff0000, 16, 0x29, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1167 </span>            :         { 0x1, 0x0000ffff, 0, 0xAF, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1168 </span>            :         { 0x1, 0xffff0000, 16, 0x2A, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1169 </span>            :         { 0x2, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1170 </span>            :         { 0x3, 0x0000ffff, 0, 0xA0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1171 </span>            :         { 0x3, 0xffff0000, 16, 0x29, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1172 </span>            :         { 0x4, 0x0000ffff, 0, 0xA0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1173 </span>            :         { 0x4, 0xffff0000, 16, 0x59, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1174 </span>            :         { 0x5, 0x0000ffff, 0, 0x1A5, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1175 </span>            :         { 0x5, 0xffff0000, 16, 0x1D6, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1176 </span>            :         { 0x6, 0x0000ffff, 0, 0x2A3, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1177 </span>            :         { 0x6, 0xffff0000, 16, 0x8FD, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1178 </span>            :         { 0x18f, 0x0000ffff, 0, 0x76, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1179 </span>            :         { 0x7, 0x0000ffff, 0, 0x8A, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1180 </span>            :         { 0x7, 0xffff0000, 16, 0xA3, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1181 </span>            :         { 0x8, 0x0000ffff, 0, 0x71, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1182 </span>            :         { 0x8, 0xffff0000, 16, 0x36, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1183 </span>            :         { 0x9, 0x0000ffff, 0, 0xA6, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1184 </span>            :         { 0xa, 0x0000ffff, 0, 0x81, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1185 </span>            :         { 0xb, 0x0000ffff, 0, 0x3D2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1186 </span>            :         { 0xb, 0xffff0000, 16, 0x27C, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1187 </span>            :         { 0xc, 0x0000ffff, 0, 0xA96, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1188 </span>            :         { 0xd, 0x0000ffff, 0, 0x5, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1189 </span>            :         { 0xd, 0xffff0000, 16, 0x5, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1190 </span>            :         { 0xe, 0x0000ffff, 0, 0xB, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1191 </span>            :         { 0xf, 0x0000ffff, 0, 0x3, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1192 </span>            :         { 0xf, 0xffff0000, 16, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1193 </span>            :         { 0x10, 0x0000ffff, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1194 </span>            :         { 0x10, 0xffff0000, 16, 0x4, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1195 </span>            :         { 0x11, 0x0000ffff, 0, 0x15, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1196 </span>            :         { 0x11, 0xffff0000, 16, 0x7, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1197 </span>            :         { 0x12, 0x0000ffff, 0, 0x36, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1198 </span>            :         { 0x13, 0x0000ffff, 0, 0x10, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1199 </span>            :         { 0x13, 0xffff0000, 16, 0x10, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1200 </span>            :         { 0x14, 0x0000ffff, 0, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1201 </span>            :         { 0x15, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1202 </span>            :         { 0x15, 0xffff0000, 16, 0x6, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1203 </span>            :         { 0x4e, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1204 </span>            :         { 0x16, 0x0000ffff, 0, 0x32, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1205 </span>            :         { 0x16, 0xffff0000, 16, 0x7E, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1206 </span>            :         { 0x17, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1207 </span>            :         { 0x18, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1208 </span>            :         { 0x18, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1209 </span>            :         { 0x19, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1210 </span>            :         { 0x19, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1211 </span>            :         { 0x1a, 0x0000ffff, 0, 0x280, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1212 </span>            :         { 0x1a, 0xffff0000, 16, 0x7, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1213 </span>            :         { 0x1b, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1214 </span>            :         { 0x1b, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1215 </span>            :         { 0x1c, 0x0000ffff, 0, 0x3C, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1216 </span>            :         { 0x1c, 0xffff0000, 16, 0x203, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1217 </span>            :         { 0x1d, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1218 </span>            :         { 0x1d, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1219 </span>            :         { 0x1e, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1220 </span>            :         { 0x1e, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1221 </span>            :         { 0x1f, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1222 </span>            :         { 0x1f, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1223 </span>            :         { 0x20, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1224 </span>            :         { 0x6d, 0x0000ffff, 0, 0xB4, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1225 </span>            :         { 0xFFFFFFFF }
<span class="lineNum">    1226 </span>            : };
<span class="lineNum">    1227 </span>            : 
<span class="lineNum">    1228 </span>            : static const struct si_cac_config_reg cac_weights_mars_xt[] =
<span class="lineNum">    1229 </span>            : {
<span class="lineNum">    1230 </span>            :         { 0x0, 0x0000ffff, 0, 0x43, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1231 </span>            :         { 0x0, 0xffff0000, 16, 0x29, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1232 </span>            :         { 0x1, 0x0000ffff, 0, 0xAF, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1233 </span>            :         { 0x1, 0xffff0000, 16, 0x2A, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1234 </span>            :         { 0x2, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1235 </span>            :         { 0x3, 0x0000ffff, 0, 0xA0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1236 </span>            :         { 0x3, 0xffff0000, 16, 0x29, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1237 </span>            :         { 0x4, 0x0000ffff, 0, 0xA0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1238 </span>            :         { 0x4, 0xffff0000, 16, 0x59, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1239 </span>            :         { 0x5, 0x0000ffff, 0, 0x1A5, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1240 </span>            :         { 0x5, 0xffff0000, 16, 0x1D6, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1241 </span>            :         { 0x6, 0x0000ffff, 0, 0x2A3, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1242 </span>            :         { 0x6, 0xffff0000, 16, 0x8FD, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1243 </span>            :         { 0x18f, 0x0000ffff, 0, 0x76, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1244 </span>            :         { 0x7, 0x0000ffff, 0, 0x8A, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1245 </span>            :         { 0x7, 0xffff0000, 16, 0xA3, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1246 </span>            :         { 0x8, 0x0000ffff, 0, 0x71, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1247 </span>            :         { 0x8, 0xffff0000, 16, 0x36, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1248 </span>            :         { 0x9, 0x0000ffff, 0, 0xA6, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1249 </span>            :         { 0xa, 0x0000ffff, 0, 0x81, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1250 </span>            :         { 0xb, 0x0000ffff, 0, 0x3D2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1251 </span>            :         { 0xb, 0xffff0000, 16, 0x27C, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1252 </span>            :         { 0xc, 0x0000ffff, 0, 0xA96, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1253 </span>            :         { 0xd, 0x0000ffff, 0, 0x5, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1254 </span>            :         { 0xd, 0xffff0000, 16, 0x5, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1255 </span>            :         { 0xe, 0x0000ffff, 0, 0xB, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1256 </span>            :         { 0xf, 0x0000ffff, 0, 0x3, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1257 </span>            :         { 0xf, 0xffff0000, 16, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1258 </span>            :         { 0x10, 0x0000ffff, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1259 </span>            :         { 0x10, 0xffff0000, 16, 0x4, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1260 </span>            :         { 0x11, 0x0000ffff, 0, 0x15, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1261 </span>            :         { 0x11, 0xffff0000, 16, 0x7, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1262 </span>            :         { 0x12, 0x0000ffff, 0, 0x36, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1263 </span>            :         { 0x13, 0x0000ffff, 0, 0x10, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1264 </span>            :         { 0x13, 0xffff0000, 16, 0x10, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1265 </span>            :         { 0x14, 0x0000ffff, 0, 0x60, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1266 </span>            :         { 0x15, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1267 </span>            :         { 0x15, 0xffff0000, 16, 0x6, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1268 </span>            :         { 0x4e, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1269 </span>            :         { 0x16, 0x0000ffff, 0, 0x32, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1270 </span>            :         { 0x16, 0xffff0000, 16, 0x7E, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1271 </span>            :         { 0x17, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1272 </span>            :         { 0x18, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1273 </span>            :         { 0x18, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1274 </span>            :         { 0x19, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1275 </span>            :         { 0x19, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1276 </span>            :         { 0x1a, 0x0000ffff, 0, 0x280, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1277 </span>            :         { 0x1a, 0xffff0000, 16, 0x7, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1278 </span>            :         { 0x1b, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1279 </span>            :         { 0x1b, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1280 </span>            :         { 0x1c, 0x0000ffff, 0, 0x3C, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1281 </span>            :         { 0x1c, 0xffff0000, 16, 0x203, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1282 </span>            :         { 0x1d, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1283 </span>            :         { 0x1d, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1284 </span>            :         { 0x1e, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1285 </span>            :         { 0x1e, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1286 </span>            :         { 0x1f, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1287 </span>            :         { 0x1f, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1288 </span>            :         { 0x20, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1289 </span>            :         { 0x6d, 0x0000ffff, 0, 0xB4, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1290 </span>            :         { 0xFFFFFFFF }
<span class="lineNum">    1291 </span>            : };
<span class="lineNum">    1292 </span>            : 
<span class="lineNum">    1293 </span>            : static const struct si_cac_config_reg cac_weights_oland_pro[] =
<span class="lineNum">    1294 </span>            : {
<span class="lineNum">    1295 </span>            :         { 0x0, 0x0000ffff, 0, 0x43, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1296 </span>            :         { 0x0, 0xffff0000, 16, 0x29, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1297 </span>            :         { 0x1, 0x0000ffff, 0, 0xAF, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1298 </span>            :         { 0x1, 0xffff0000, 16, 0x2A, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1299 </span>            :         { 0x2, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1300 </span>            :         { 0x3, 0x0000ffff, 0, 0xA0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1301 </span>            :         { 0x3, 0xffff0000, 16, 0x29, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1302 </span>            :         { 0x4, 0x0000ffff, 0, 0xA0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1303 </span>            :         { 0x4, 0xffff0000, 16, 0x59, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1304 </span>            :         { 0x5, 0x0000ffff, 0, 0x1A5, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1305 </span>            :         { 0x5, 0xffff0000, 16, 0x1D6, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1306 </span>            :         { 0x6, 0x0000ffff, 0, 0x2A3, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1307 </span>            :         { 0x6, 0xffff0000, 16, 0x8FD, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1308 </span>            :         { 0x18f, 0x0000ffff, 0, 0x76, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1309 </span>            :         { 0x7, 0x0000ffff, 0, 0x8A, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1310 </span>            :         { 0x7, 0xffff0000, 16, 0xA3, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1311 </span>            :         { 0x8, 0x0000ffff, 0, 0x71, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1312 </span>            :         { 0x8, 0xffff0000, 16, 0x36, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1313 </span>            :         { 0x9, 0x0000ffff, 0, 0xA6, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1314 </span>            :         { 0xa, 0x0000ffff, 0, 0x81, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1315 </span>            :         { 0xb, 0x0000ffff, 0, 0x3D2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1316 </span>            :         { 0xb, 0xffff0000, 16, 0x27C, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1317 </span>            :         { 0xc, 0x0000ffff, 0, 0xA96, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1318 </span>            :         { 0xd, 0x0000ffff, 0, 0x5, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1319 </span>            :         { 0xd, 0xffff0000, 16, 0x5, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1320 </span>            :         { 0xe, 0x0000ffff, 0, 0xB, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1321 </span>            :         { 0xf, 0x0000ffff, 0, 0x3, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1322 </span>            :         { 0xf, 0xffff0000, 16, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1323 </span>            :         { 0x10, 0x0000ffff, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1324 </span>            :         { 0x10, 0xffff0000, 16, 0x4, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1325 </span>            :         { 0x11, 0x0000ffff, 0, 0x15, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1326 </span>            :         { 0x11, 0xffff0000, 16, 0x7, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1327 </span>            :         { 0x12, 0x0000ffff, 0, 0x36, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1328 </span>            :         { 0x13, 0x0000ffff, 0, 0x10, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1329 </span>            :         { 0x13, 0xffff0000, 16, 0x10, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1330 </span>            :         { 0x14, 0x0000ffff, 0, 0x90, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1331 </span>            :         { 0x15, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1332 </span>            :         { 0x15, 0xffff0000, 16, 0x6, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1333 </span>            :         { 0x4e, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1334 </span>            :         { 0x16, 0x0000ffff, 0, 0x32, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1335 </span>            :         { 0x16, 0xffff0000, 16, 0x7E, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1336 </span>            :         { 0x17, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1337 </span>            :         { 0x18, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1338 </span>            :         { 0x18, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1339 </span>            :         { 0x19, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1340 </span>            :         { 0x19, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1341 </span>            :         { 0x1a, 0x0000ffff, 0, 0x280, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1342 </span>            :         { 0x1a, 0xffff0000, 16, 0x7, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1343 </span>            :         { 0x1b, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1344 </span>            :         { 0x1b, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1345 </span>            :         { 0x1c, 0x0000ffff, 0, 0x3C, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1346 </span>            :         { 0x1c, 0xffff0000, 16, 0x203, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1347 </span>            :         { 0x1d, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1348 </span>            :         { 0x1d, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1349 </span>            :         { 0x1e, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1350 </span>            :         { 0x1e, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1351 </span>            :         { 0x1f, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1352 </span>            :         { 0x1f, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1353 </span>            :         { 0x20, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1354 </span>            :         { 0x6d, 0x0000ffff, 0, 0xB4, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1355 </span>            :         { 0xFFFFFFFF }
<span class="lineNum">    1356 </span>            : };
<span class="lineNum">    1357 </span>            : 
<span class="lineNum">    1358 </span>            : static const struct si_cac_config_reg cac_weights_oland_xt[] =
<span class="lineNum">    1359 </span>            : {
<span class="lineNum">    1360 </span>            :         { 0x0, 0x0000ffff, 0, 0x43, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1361 </span>            :         { 0x0, 0xffff0000, 16, 0x29, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1362 </span>            :         { 0x1, 0x0000ffff, 0, 0xAF, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1363 </span>            :         { 0x1, 0xffff0000, 16, 0x2A, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1364 </span>            :         { 0x2, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1365 </span>            :         { 0x3, 0x0000ffff, 0, 0xA0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1366 </span>            :         { 0x3, 0xffff0000, 16, 0x29, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1367 </span>            :         { 0x4, 0x0000ffff, 0, 0xA0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1368 </span>            :         { 0x4, 0xffff0000, 16, 0x59, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1369 </span>            :         { 0x5, 0x0000ffff, 0, 0x1A5, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1370 </span>            :         { 0x5, 0xffff0000, 16, 0x1D6, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1371 </span>            :         { 0x6, 0x0000ffff, 0, 0x2A3, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1372 </span>            :         { 0x6, 0xffff0000, 16, 0x8FD, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1373 </span>            :         { 0x18f, 0x0000ffff, 0, 0x76, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1374 </span>            :         { 0x7, 0x0000ffff, 0, 0x8A, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1375 </span>            :         { 0x7, 0xffff0000, 16, 0xA3, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1376 </span>            :         { 0x8, 0x0000ffff, 0, 0x71, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1377 </span>            :         { 0x8, 0xffff0000, 16, 0x36, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1378 </span>            :         { 0x9, 0x0000ffff, 0, 0xA6, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1379 </span>            :         { 0xa, 0x0000ffff, 0, 0x81, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1380 </span>            :         { 0xb, 0x0000ffff, 0, 0x3D2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1381 </span>            :         { 0xb, 0xffff0000, 16, 0x27C, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1382 </span>            :         { 0xc, 0x0000ffff, 0, 0xA96, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1383 </span>            :         { 0xd, 0x0000ffff, 0, 0x5, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1384 </span>            :         { 0xd, 0xffff0000, 16, 0x5, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1385 </span>            :         { 0xe, 0x0000ffff, 0, 0xB, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1386 </span>            :         { 0xf, 0x0000ffff, 0, 0x3, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1387 </span>            :         { 0xf, 0xffff0000, 16, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1388 </span>            :         { 0x10, 0x0000ffff, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1389 </span>            :         { 0x10, 0xffff0000, 16, 0x4, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1390 </span>            :         { 0x11, 0x0000ffff, 0, 0x15, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1391 </span>            :         { 0x11, 0xffff0000, 16, 0x7, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1392 </span>            :         { 0x12, 0x0000ffff, 0, 0x36, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1393 </span>            :         { 0x13, 0x0000ffff, 0, 0x10, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1394 </span>            :         { 0x13, 0xffff0000, 16, 0x10, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1395 </span>            :         { 0x14, 0x0000ffff, 0, 0x120, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1396 </span>            :         { 0x15, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1397 </span>            :         { 0x15, 0xffff0000, 16, 0x6, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1398 </span>            :         { 0x4e, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1399 </span>            :         { 0x16, 0x0000ffff, 0, 0x32, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1400 </span>            :         { 0x16, 0xffff0000, 16, 0x7E, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1401 </span>            :         { 0x17, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1402 </span>            :         { 0x18, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1403 </span>            :         { 0x18, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1404 </span>            :         { 0x19, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1405 </span>            :         { 0x19, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1406 </span>            :         { 0x1a, 0x0000ffff, 0, 0x280, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1407 </span>            :         { 0x1a, 0xffff0000, 16, 0x7, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1408 </span>            :         { 0x1b, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1409 </span>            :         { 0x1b, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1410 </span>            :         { 0x1c, 0x0000ffff, 0, 0x3C, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1411 </span>            :         { 0x1c, 0xffff0000, 16, 0x203, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1412 </span>            :         { 0x1d, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1413 </span>            :         { 0x1d, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1414 </span>            :         { 0x1e, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1415 </span>            :         { 0x1e, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1416 </span>            :         { 0x1f, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1417 </span>            :         { 0x1f, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1418 </span>            :         { 0x20, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1419 </span>            :         { 0x6d, 0x0000ffff, 0, 0xB4, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1420 </span>            :         { 0xFFFFFFFF }
<span class="lineNum">    1421 </span>            : };
<span class="lineNum">    1422 </span>            : 
<span class="lineNum">    1423 </span>            : static const struct si_cac_config_reg lcac_oland[] =
<span class="lineNum">    1424 </span>            : {
<span class="lineNum">    1425 </span>            :         { 0x98, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1426 </span>            :         { 0x98, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1427 </span>            :         { 0x104, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1428 </span>            :         { 0x104, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1429 </span>            :         { 0x110, 0x0001fffe, 1, 0x6, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1430 </span>            :         { 0x110, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1431 </span>            :         { 0x14f, 0x0001fffe, 1, 0x6, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1432 </span>            :         { 0x14f, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1433 </span>            :         { 0x8c, 0x0001fffe, 1, 0x6, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1434 </span>            :         { 0x8c, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1435 </span>            :         { 0x143, 0x0001fffe, 1, 0x4, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1436 </span>            :         { 0x143, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1437 </span>            :         { 0x11c, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1438 </span>            :         { 0x11c, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1439 </span>            :         { 0x11f, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1440 </span>            :         { 0x11f, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1441 </span>            :         { 0x164, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1442 </span>            :         { 0x164, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1443 </span>            :         { 0x167, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1444 </span>            :         { 0x167, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1445 </span>            :         { 0x16a, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1446 </span>            :         { 0x16a, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1447 </span>            :         { 0x15e, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1448 </span>            :         { 0x15e, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1449 </span>            :         { 0x161, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1450 </span>            :         { 0x161, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1451 </span>            :         { 0x15b, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1452 </span>            :         { 0x15b, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1453 </span>            :         { 0x16d, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1454 </span>            :         { 0x16d, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1455 </span>            :         { 0x170, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1456 </span>            :         { 0x170, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1457 </span>            :         { 0x173, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1458 </span>            :         { 0x173, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1459 </span>            :         { 0x176, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1460 </span>            :         { 0x176, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1461 </span>            :         { 0x179, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1462 </span>            :         { 0x179, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1463 </span>            :         { 0x17c, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1464 </span>            :         { 0x17c, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1465 </span>            :         { 0x17f, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1466 </span>            :         { 0x17f, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1467 </span>            :         { 0xFFFFFFFF }
<span class="lineNum">    1468 </span>            : };
<span class="lineNum">    1469 </span>            : 
<span class="lineNum">    1470 </span>            : static const struct si_cac_config_reg lcac_mars_pro[] =
<span class="lineNum">    1471 </span>            : {
<span class="lineNum">    1472 </span>            :         { 0x98, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1473 </span>            :         { 0x98, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1474 </span>            :         { 0x104, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1475 </span>            :         { 0x104, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1476 </span>            :         { 0x110, 0x0001fffe, 1, 0x6, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1477 </span>            :         { 0x110, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1478 </span>            :         { 0x14f, 0x0001fffe, 1, 0x6, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1479 </span>            :         { 0x14f, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1480 </span>            :         { 0x8c, 0x0001fffe, 1, 0x6, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1481 </span>            :         { 0x8c, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1482 </span>            :         { 0x143, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1483 </span>            :         { 0x143, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1484 </span>            :         { 0x11c, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1485 </span>            :         { 0x11c, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1486 </span>            :         { 0x11f, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1487 </span>            :         { 0x11f, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1488 </span>            :         { 0x164, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1489 </span>            :         { 0x164, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1490 </span>            :         { 0x167, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1491 </span>            :         { 0x167, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1492 </span>            :         { 0x16a, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1493 </span>            :         { 0x16a, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1494 </span>            :         { 0x15e, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1495 </span>            :         { 0x15e, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1496 </span>            :         { 0x161, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1497 </span>            :         { 0x161, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1498 </span>            :         { 0x15b, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1499 </span>            :         { 0x15b, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1500 </span>            :         { 0x16d, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1501 </span>            :         { 0x16d, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1502 </span>            :         { 0x170, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1503 </span>            :         { 0x170, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1504 </span>            :         { 0x173, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1505 </span>            :         { 0x173, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1506 </span>            :         { 0x176, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1507 </span>            :         { 0x176, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1508 </span>            :         { 0x179, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1509 </span>            :         { 0x179, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1510 </span>            :         { 0x17c, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1511 </span>            :         { 0x17c, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1512 </span>            :         { 0x17f, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1513 </span>            :         { 0x17f, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1514 </span>            :         { 0xFFFFFFFF }
<span class="lineNum">    1515 </span>            : };
<span class="lineNum">    1516 </span>            : 
<span class="lineNum">    1517 </span>            : static const struct si_cac_config_reg cac_override_oland[] =
<span class="lineNum">    1518 </span>            : {
<span class="lineNum">    1519 </span>            :         { 0xFFFFFFFF }
<span class="lineNum">    1520 </span>            : };
<span class="lineNum">    1521 </span>            : 
<span class="lineNum">    1522 </span>            : static const struct si_powertune_data powertune_data_oland =
<span class="lineNum">    1523 </span>            : {
<span class="lineNum">    1524 </span>            :         ((1 &lt;&lt; 16) | 0x6993),
<span class="lineNum">    1525 </span>            :         5,
<span class="lineNum">    1526 </span>            :         0,
<span class="lineNum">    1527 </span>            :         7,
<span class="lineNum">    1528 </span>            :         105,
<span class="lineNum">    1529 </span>            :         {
<span class="lineNum">    1530 </span>            :                 0UL,
<span class="lineNum">    1531 </span>            :                 0UL,
<span class="lineNum">    1532 </span>            :                 7194395UL,
<span class="lineNum">    1533 </span>            :                 309631529UL,
<span class="lineNum">    1534 </span>            :                 -1270850L,
<span class="lineNum">    1535 </span>            :                 4513710L,
<span class="lineNum">    1536 </span>            :                 100
<span class="lineNum">    1537 </span>            :         },
<span class="lineNum">    1538 </span>            :         117830498UL,
<span class="lineNum">    1539 </span>            :         12,
<span class="lineNum">    1540 </span>            :         {
<span class="lineNum">    1541 </span>            :                 0,
<span class="lineNum">    1542 </span>            :                 0,
<span class="lineNum">    1543 </span>            :                 0,
<span class="lineNum">    1544 </span>            :                 0,
<span class="lineNum">    1545 </span>            :                 0,
<span class="lineNum">    1546 </span>            :                 0,
<span class="lineNum">    1547 </span>            :                 0,
<span class="lineNum">    1548 </span>            :                 0
<span class="lineNum">    1549 </span>            :         },
<span class="lineNum">    1550 </span>            :         true
<span class="lineNum">    1551 </span>            : };
<span class="lineNum">    1552 </span>            : 
<span class="lineNum">    1553 </span>            : static const struct si_powertune_data powertune_data_mars_pro =
<span class="lineNum">    1554 </span>            : {
<span class="lineNum">    1555 </span>            :         ((1 &lt;&lt; 16) | 0x6993),
<span class="lineNum">    1556 </span>            :         5,
<span class="lineNum">    1557 </span>            :         0,
<span class="lineNum">    1558 </span>            :         7,
<span class="lineNum">    1559 </span>            :         105,
<span class="lineNum">    1560 </span>            :         {
<span class="lineNum">    1561 </span>            :                 0UL,
<span class="lineNum">    1562 </span>            :                 0UL,
<span class="lineNum">    1563 </span>            :                 7194395UL,
<span class="lineNum">    1564 </span>            :                 309631529UL,
<span class="lineNum">    1565 </span>            :                 -1270850L,
<span class="lineNum">    1566 </span>            :                 4513710L,
<span class="lineNum">    1567 </span>            :                 100
<span class="lineNum">    1568 </span>            :         },
<span class="lineNum">    1569 </span>            :         117830498UL,
<span class="lineNum">    1570 </span>            :         12,
<span class="lineNum">    1571 </span>            :         {
<span class="lineNum">    1572 </span>            :                 0,
<span class="lineNum">    1573 </span>            :                 0,
<span class="lineNum">    1574 </span>            :                 0,
<span class="lineNum">    1575 </span>            :                 0,
<span class="lineNum">    1576 </span>            :                 0,
<span class="lineNum">    1577 </span>            :                 0,
<span class="lineNum">    1578 </span>            :                 0,
<span class="lineNum">    1579 </span>            :                 0
<span class="lineNum">    1580 </span>            :         },
<span class="lineNum">    1581 </span>            :         true
<span class="lineNum">    1582 </span>            : };
<span class="lineNum">    1583 </span>            : 
<span class="lineNum">    1584 </span>            : static const struct si_dte_data dte_data_oland =
<span class="lineNum">    1585 </span>            : {
<span class="lineNum">    1586 </span>            :         { 0, 0, 0, 0, 0 },
<span class="lineNum">    1587 </span>            :         { 0, 0, 0, 0, 0 },
<span class="lineNum">    1588 </span>            :         0,
<span class="lineNum">    1589 </span>            :         0,
<span class="lineNum">    1590 </span>            :         0,
<span class="lineNum">    1591 </span>            :         0,
<span class="lineNum">    1592 </span>            :         0,
<span class="lineNum">    1593 </span>            :         0,
<span class="lineNum">    1594 </span>            :         0,
<span class="lineNum">    1595 </span>            :         { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
<span class="lineNum">    1596 </span>            :         { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
<span class="lineNum">    1597 </span>            :         { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
<span class="lineNum">    1598 </span>            :         0,
<span class="lineNum">    1599 </span>            :         false
<span class="lineNum">    1600 </span>            : };
<span class="lineNum">    1601 </span>            : 
<span class="lineNum">    1602 </span>            : static const struct si_dte_data dte_data_mars_pro =
<span class="lineNum">    1603 </span>            : {
<span class="lineNum">    1604 </span>            :         { 0x1E8480, 0x3D0900, 0x989680, 0x2625A00, 0x0 },
<span class="lineNum">    1605 </span>            :         { 0x0, 0x0, 0x0, 0x0, 0x0 },
<span class="lineNum">    1606 </span>            :         5,
<span class="lineNum">    1607 </span>            :         55000,
<span class="lineNum">    1608 </span>            :         105,
<span class="lineNum">    1609 </span>            :         0xA,
<span class="lineNum">    1610 </span>            :         1,
<span class="lineNum">    1611 </span>            :         0,
<span class="lineNum">    1612 </span>            :         0x10,
<span class="lineNum">    1613 </span>            :         { 0x96, 0xB4, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF },
<span class="lineNum">    1614 </span>            :         { 0x895440, 0x3D0900, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680 },
<span class="lineNum">    1615 </span>            :         { 0xF627, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 },
<span class="lineNum">    1616 </span>            :         90,
<span class="lineNum">    1617 </span>            :         true
<span class="lineNum">    1618 </span>            : };
<span class="lineNum">    1619 </span>            : 
<span class="lineNum">    1620 </span>            : static const struct si_dte_data dte_data_sun_xt =
<span class="lineNum">    1621 </span>            : {
<span class="lineNum">    1622 </span>            :         { 0x1E8480, 0x3D0900, 0x989680, 0x2625A00, 0x0 },
<span class="lineNum">    1623 </span>            :         { 0x0, 0x0, 0x0, 0x0, 0x0 },
<span class="lineNum">    1624 </span>            :         5,
<span class="lineNum">    1625 </span>            :         55000,
<span class="lineNum">    1626 </span>            :         105,
<span class="lineNum">    1627 </span>            :         0xA,
<span class="lineNum">    1628 </span>            :         1,
<span class="lineNum">    1629 </span>            :         0,
<span class="lineNum">    1630 </span>            :         0x10,
<span class="lineNum">    1631 </span>            :         { 0x96, 0xB4, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF },
<span class="lineNum">    1632 </span>            :         { 0x895440, 0x3D0900, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680 },
<span class="lineNum">    1633 </span>            :         { 0xD555, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 },
<span class="lineNum">    1634 </span>            :         90,
<span class="lineNum">    1635 </span>            :         true
<span class="lineNum">    1636 </span>            : };
<span class="lineNum">    1637 </span>            : 
<span class="lineNum">    1638 </span>            : 
<span class="lineNum">    1639 </span>            : static const struct si_cac_config_reg cac_weights_hainan[] =
<span class="lineNum">    1640 </span>            : {
<span class="lineNum">    1641 </span>            :         { 0x0, 0x0000ffff, 0, 0x2d9, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1642 </span>            :         { 0x0, 0xffff0000, 16, 0x22b, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1643 </span>            :         { 0x1, 0x0000ffff, 0, 0x21c, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1644 </span>            :         { 0x1, 0xffff0000, 16, 0x1dc, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1645 </span>            :         { 0x2, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1646 </span>            :         { 0x3, 0x0000ffff, 0, 0x24e, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1647 </span>            :         { 0x3, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1648 </span>            :         { 0x4, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1649 </span>            :         { 0x4, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1650 </span>            :         { 0x5, 0x0000ffff, 0, 0x35e, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1651 </span>            :         { 0x5, 0xffff0000, 16, 0x1143, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1652 </span>            :         { 0x6, 0x0000ffff, 0, 0xe17, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1653 </span>            :         { 0x6, 0xffff0000, 16, 0x441, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1654 </span>            :         { 0x18f, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1655 </span>            :         { 0x7, 0x0000ffff, 0, 0x28b, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1656 </span>            :         { 0x7, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1657 </span>            :         { 0x8, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1658 </span>            :         { 0x8, 0xffff0000, 16, 0xabe, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1659 </span>            :         { 0x9, 0x0000ffff, 0, 0xf11, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1660 </span>            :         { 0xa, 0x0000ffff, 0, 0x907, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1661 </span>            :         { 0xb, 0x0000ffff, 0, 0xb45, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1662 </span>            :         { 0xb, 0xffff0000, 16, 0xd1e, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1663 </span>            :         { 0xc, 0x0000ffff, 0, 0xa2c, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1664 </span>            :         { 0xd, 0x0000ffff, 0, 0x62, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1665 </span>            :         { 0xd, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1666 </span>            :         { 0xe, 0x0000ffff, 0, 0x1f3, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1667 </span>            :         { 0xf, 0x0000ffff, 0, 0x42, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1668 </span>            :         { 0xf, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1669 </span>            :         { 0x10, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1670 </span>            :         { 0x10, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1671 </span>            :         { 0x11, 0x0000ffff, 0, 0x709, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1672 </span>            :         { 0x11, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1673 </span>            :         { 0x12, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1674 </span>            :         { 0x13, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1675 </span>            :         { 0x13, 0xffff0000, 16, 0x3a, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1676 </span>            :         { 0x14, 0x0000ffff, 0, 0x357, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1677 </span>            :         { 0x15, 0x0000ffff, 0, 0x9f, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1678 </span>            :         { 0x15, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1679 </span>            :         { 0x4e, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1680 </span>            :         { 0x16, 0x0000ffff, 0, 0x314, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1681 </span>            :         { 0x16, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1682 </span>            :         { 0x17, 0x0000ffff, 0, 0x6d, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1683 </span>            :         { 0x18, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1684 </span>            :         { 0x18, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1685 </span>            :         { 0x19, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1686 </span>            :         { 0x19, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1687 </span>            :         { 0x1a, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1688 </span>            :         { 0x1a, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1689 </span>            :         { 0x1b, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1690 </span>            :         { 0x1b, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1691 </span>            :         { 0x1c, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1692 </span>            :         { 0x1c, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1693 </span>            :         { 0x1d, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1694 </span>            :         { 0x1d, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1695 </span>            :         { 0x1e, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1696 </span>            :         { 0x1e, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1697 </span>            :         { 0x1f, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1698 </span>            :         { 0x1f, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1699 </span>            :         { 0x20, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1700 </span>            :         { 0x6d, 0x0000ffff, 0, 0x1b9, SISLANDS_CACCONFIG_CGIND },
<span class="lineNum">    1701 </span>            :         { 0xFFFFFFFF }
<span class="lineNum">    1702 </span>            : };
<span class="lineNum">    1703 </span>            : 
<span class="lineNum">    1704 </span>            : static const struct si_powertune_data powertune_data_hainan =
<span class="lineNum">    1705 </span>            : {
<span class="lineNum">    1706 </span>            :         ((1 &lt;&lt; 16) | 0x6993),
<span class="lineNum">    1707 </span>            :         5,
<span class="lineNum">    1708 </span>            :         0,
<span class="lineNum">    1709 </span>            :         9,
<span class="lineNum">    1710 </span>            :         105,
<span class="lineNum">    1711 </span>            :         {
<span class="lineNum">    1712 </span>            :                 0UL,
<span class="lineNum">    1713 </span>            :                 0UL,
<span class="lineNum">    1714 </span>            :                 7194395UL,
<span class="lineNum">    1715 </span>            :                 309631529UL,
<span class="lineNum">    1716 </span>            :                 -1270850L,
<span class="lineNum">    1717 </span>            :                 4513710L,
<span class="lineNum">    1718 </span>            :                 100
<span class="lineNum">    1719 </span>            :         },
<span class="lineNum">    1720 </span>            :         117830498UL,
<span class="lineNum">    1721 </span>            :         12,
<span class="lineNum">    1722 </span>            :         {
<span class="lineNum">    1723 </span>            :                 0,
<span class="lineNum">    1724 </span>            :                 0,
<span class="lineNum">    1725 </span>            :                 0,
<span class="lineNum">    1726 </span>            :                 0,
<span class="lineNum">    1727 </span>            :                 0,
<span class="lineNum">    1728 </span>            :                 0,
<span class="lineNum">    1729 </span>            :                 0,
<span class="lineNum">    1730 </span>            :                 0
<span class="lineNum">    1731 </span>            :         },
<span class="lineNum">    1732 </span>            :         true
<span class="lineNum">    1733 </span>            : };
<span class="lineNum">    1734 </span>            : 
<span class="lineNum">    1735 </span>            : struct rv7xx_power_info *rv770_get_pi(struct radeon_device *rdev);
<span class="lineNum">    1736 </span>            : struct evergreen_power_info *evergreen_get_pi(struct radeon_device *rdev);
<span class="lineNum">    1737 </span>            : struct ni_power_info *ni_get_pi(struct radeon_device *rdev);
<span class="lineNum">    1738 </span>            : struct ni_ps *ni_get_ps(struct radeon_ps *rps);
<span class="lineNum">    1739 </span>            : 
<span class="lineNum">    1740 </span>            : extern int si_mc_load_microcode(struct radeon_device *rdev);
<span class="lineNum">    1741 </span>            : extern void vce_v1_0_enable_mgcg(struct radeon_device *rdev, bool enable);
<span class="lineNum">    1742 </span>            : 
<span class="lineNum">    1743 </span>            : static int si_populate_voltage_value(struct radeon_device *rdev,
<span class="lineNum">    1744 </span>            :                                      const struct atom_voltage_table *table,
<span class="lineNum">    1745 </span>            :                                      u16 value, SISLANDS_SMC_VOLTAGE_VALUE *voltage);
<span class="lineNum">    1746 </span>            : static int si_get_std_voltage_value(struct radeon_device *rdev,
<span class="lineNum">    1747 </span>            :                                     SISLANDS_SMC_VOLTAGE_VALUE *voltage,
<span class="lineNum">    1748 </span>            :                                     u16 *std_voltage);
<span class="lineNum">    1749 </span>            : static int si_write_smc_soft_register(struct radeon_device *rdev,
<span class="lineNum">    1750 </span>            :                                       u16 reg_offset, u32 value);
<span class="lineNum">    1751 </span>            : static int si_convert_power_level_to_smc(struct radeon_device *rdev,
<span class="lineNum">    1752 </span>            :                                          struct rv7xx_pl *pl,
<span class="lineNum">    1753 </span>            :                                          SISLANDS_SMC_HW_PERFORMANCE_LEVEL *level);
<span class="lineNum">    1754 </span>            : static int si_calculate_sclk_params(struct radeon_device *rdev,
<span class="lineNum">    1755 </span>            :                                     u32 engine_clock,
<span class="lineNum">    1756 </span>            :                                     SISLANDS_SMC_SCLK_VALUE *sclk);
<span class="lineNum">    1757 </span>            : 
<span class="lineNum">    1758 </span>            : static void si_thermal_start_smc_fan_control(struct radeon_device *rdev);
<a name="1759"><span class="lineNum">    1759 </span>            : static void si_fan_ctrl_set_default_mode(struct radeon_device *rdev);</a>
<span class="lineNum">    1760 </span>            : 
<span class="lineNum">    1761 </span><span class="lineNoCov">          0 : static struct si_power_info *si_get_pi(struct radeon_device *rdev)</span>
<span class="lineNum">    1762 </span>            : {
<span class="lineNum">    1763 </span><span class="lineNoCov">          0 :         struct si_power_info *pi = rdev-&gt;pm.dpm.priv;</span>
<span class="lineNum">    1764 </span>            : 
<span class="lineNum">    1765 </span><span class="lineNoCov">          0 :         return pi;</span>
<a name="1766"><span class="lineNum">    1766 </span>            : }</a>
<span class="lineNum">    1767 </span>            : 
<span class="lineNum">    1768 </span><span class="lineNoCov">          0 : static void si_calculate_leakage_for_v_and_t_formula(const struct ni_leakage_coeffients *coeff,</span>
<span class="lineNum">    1769 </span>            :                                                      u16 v, s32 t, u32 ileakage, u32 *leakage)
<span class="lineNum">    1770 </span>            : {
<span class="lineNum">    1771 </span>            :         s64 kt, kv, leakage_w, i_leakage, vddc;
<span class="lineNum">    1772 </span>            :         s64 temperature, t_slope, t_intercept, av, bv, t_ref;
<span class="lineNum">    1773 </span>            :         s64 tmp;
<span class="lineNum">    1774 </span>            : 
<span class="lineNum">    1775 </span><span class="lineNoCov">          0 :         i_leakage = div64_s64(drm_int2fixp(ileakage), 100);</span>
<span class="lineNum">    1776 </span><span class="lineNoCov">          0 :         vddc = div64_s64(drm_int2fixp(v), 1000);</span>
<span class="lineNum">    1777 </span><span class="lineNoCov">          0 :         temperature = div64_s64(drm_int2fixp(t), 1000);</span>
<span class="lineNum">    1778 </span>            : 
<span class="lineNum">    1779 </span><span class="lineNoCov">          0 :         t_slope = div64_s64(drm_int2fixp(coeff-&gt;t_slope), 100000000);</span>
<span class="lineNum">    1780 </span><span class="lineNoCov">          0 :         t_intercept = div64_s64(drm_int2fixp(coeff-&gt;t_intercept), 100000000);</span>
<span class="lineNum">    1781 </span><span class="lineNoCov">          0 :         av = div64_s64(drm_int2fixp(coeff-&gt;av), 100000000);</span>
<span class="lineNum">    1782 </span><span class="lineNoCov">          0 :         bv = div64_s64(drm_int2fixp(coeff-&gt;bv), 100000000);</span>
<span class="lineNum">    1783 </span><span class="lineNoCov">          0 :         t_ref = drm_int2fixp(coeff-&gt;t_ref);</span>
<span class="lineNum">    1784 </span>            : 
<span class="lineNum">    1785 </span><span class="lineNoCov">          0 :         tmp = drm_fixp_mul(t_slope, vddc) + t_intercept;</span>
<span class="lineNum">    1786 </span><span class="lineNoCov">          0 :         kt = drm_fixp_exp(drm_fixp_mul(tmp, temperature));</span>
<span class="lineNum">    1787 </span><span class="lineNoCov">          0 :         kt = drm_fixp_div(kt, drm_fixp_exp(drm_fixp_mul(tmp, t_ref)));</span>
<span class="lineNum">    1788 </span><span class="lineNoCov">          0 :         kv = drm_fixp_mul(av, drm_fixp_exp(drm_fixp_mul(bv, vddc)));</span>
<span class="lineNum">    1789 </span>            : 
<span class="lineNum">    1790 </span><span class="lineNoCov">          0 :         leakage_w = drm_fixp_mul(drm_fixp_mul(drm_fixp_mul(i_leakage, kt), kv), vddc);</span>
<span class="lineNum">    1791 </span>            : 
<span class="lineNum">    1792 </span><span class="lineNoCov">          0 :         *leakage = drm_fixp2int(leakage_w * 1000);</span>
<a name="1793"><span class="lineNum">    1793 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1794 </span>            : 
<span class="lineNum">    1795 </span><span class="lineNoCov">          0 : static void si_calculate_leakage_for_v_and_t(struct radeon_device *rdev,</span>
<span class="lineNum">    1796 </span>            :                                              const struct ni_leakage_coeffients *coeff,
<span class="lineNum">    1797 </span>            :                                              u16 v,
<span class="lineNum">    1798 </span>            :                                              s32 t,
<span class="lineNum">    1799 </span>            :                                              u32 i_leakage,
<span class="lineNum">    1800 </span>            :                                              u32 *leakage)
<span class="lineNum">    1801 </span>            : {
<span class="lineNum">    1802 </span><span class="lineNoCov">          0 :         si_calculate_leakage_for_v_and_t_formula(coeff, v, t, i_leakage, leakage);</span>
<a name="1803"><span class="lineNum">    1803 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1804 </span>            : 
<span class="lineNum">    1805 </span><span class="lineNoCov">          0 : static void si_calculate_leakage_for_v_formula(const struct ni_leakage_coeffients *coeff,</span>
<span class="lineNum">    1806 </span>            :                                                const u32 fixed_kt, u16 v,
<span class="lineNum">    1807 </span>            :                                                u32 ileakage, u32 *leakage)
<span class="lineNum">    1808 </span>            : {
<span class="lineNum">    1809 </span>            :         s64 kt, kv, leakage_w, i_leakage, vddc;
<span class="lineNum">    1810 </span>            : 
<span class="lineNum">    1811 </span><span class="lineNoCov">          0 :         i_leakage = div64_s64(drm_int2fixp(ileakage), 100);</span>
<span class="lineNum">    1812 </span><span class="lineNoCov">          0 :         vddc = div64_s64(drm_int2fixp(v), 1000);</span>
<span class="lineNum">    1813 </span>            : 
<span class="lineNum">    1814 </span><span class="lineNoCov">          0 :         kt = div64_s64(drm_int2fixp(fixed_kt), 100000000);</span>
<span class="lineNum">    1815 </span><span class="lineNoCov">          0 :         kv = drm_fixp_mul(div64_s64(drm_int2fixp(coeff-&gt;av), 100000000),</span>
<span class="lineNum">    1816 </span><span class="lineNoCov">          0 :                           drm_fixp_exp(drm_fixp_mul(div64_s64(drm_int2fixp(coeff-&gt;bv), 100000000), vddc)));</span>
<span class="lineNum">    1817 </span>            : 
<span class="lineNum">    1818 </span><span class="lineNoCov">          0 :         leakage_w = drm_fixp_mul(drm_fixp_mul(drm_fixp_mul(i_leakage, kt), kv), vddc);</span>
<span class="lineNum">    1819 </span>            : 
<span class="lineNum">    1820 </span><span class="lineNoCov">          0 :         *leakage = drm_fixp2int(leakage_w * 1000);</span>
<a name="1821"><span class="lineNum">    1821 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1822 </span>            : 
<span class="lineNum">    1823 </span><span class="lineNoCov">          0 : static void si_calculate_leakage_for_v(struct radeon_device *rdev,</span>
<span class="lineNum">    1824 </span>            :                                        const struct ni_leakage_coeffients *coeff,
<span class="lineNum">    1825 </span>            :                                        const u32 fixed_kt,
<span class="lineNum">    1826 </span>            :                                        u16 v,
<span class="lineNum">    1827 </span>            :                                        u32 i_leakage,
<span class="lineNum">    1828 </span>            :                                        u32 *leakage)
<span class="lineNum">    1829 </span>            : {
<span class="lineNum">    1830 </span><span class="lineNoCov">          0 :         si_calculate_leakage_for_v_formula(coeff, fixed_kt, v, i_leakage, leakage);</span>
<span class="lineNum">    1831 </span><span class="lineNoCov">          0 : }</span>
<a name="1832"><span class="lineNum">    1832 </span>            : </a>
<span class="lineNum">    1833 </span>            : 
<span class="lineNum">    1834 </span><span class="lineNoCov">          0 : static void si_update_dte_from_pl2(struct radeon_device *rdev,</span>
<span class="lineNum">    1835 </span>            :                                    struct si_dte_data *dte_data)
<span class="lineNum">    1836 </span>            : {
<span class="lineNum">    1837 </span><span class="lineNoCov">          0 :         u32 p_limit1 = rdev-&gt;pm.dpm.tdp_limit;</span>
<span class="lineNum">    1838 </span><span class="lineNoCov">          0 :         u32 p_limit2 = rdev-&gt;pm.dpm.near_tdp_limit;</span>
<span class="lineNum">    1839 </span><span class="lineNoCov">          0 :         u32 k = dte_data-&gt;k;</span>
<span class="lineNum">    1840 </span><span class="lineNoCov">          0 :         u32 t_max = dte_data-&gt;max_t;</span>
<span class="lineNum">    1841 </span><span class="lineNoCov">          0 :         u32 t_split[5] = { 10, 15, 20, 25, 30 };</span>
<span class="lineNum">    1842 </span><span class="lineNoCov">          0 :         u32 t_0 = dte_data-&gt;t0;</span>
<span class="lineNum">    1843 </span>            :         u32 i;
<span class="lineNum">    1844 </span>            : 
<span class="lineNum">    1845 </span><span class="lineNoCov">          0 :         if (p_limit2 != 0 &amp;&amp; p_limit2 &lt;= p_limit1) {</span>
<span class="lineNum">    1846 </span><span class="lineNoCov">          0 :                 dte_data-&gt;tdep_count = 3;</span>
<span class="lineNum">    1847 </span>            : 
<span class="lineNum">    1848 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; k; i++) {</span>
<span class="lineNum">    1849 </span><span class="lineNoCov">          0 :                         dte_data-&gt;r[i] =</span>
<span class="lineNum">    1850 </span><span class="lineNoCov">          0 :                                 (t_split[i] * (t_max - t_0/(u32)1000) * (1 &lt;&lt; 14)) /</span>
<span class="lineNum">    1851 </span><span class="lineNoCov">          0 :                                 (p_limit2  * (u32)100);</span>
<span class="lineNum">    1852 </span>            :                 }
<span class="lineNum">    1853 </span>            : 
<span class="lineNum">    1854 </span><span class="lineNoCov">          0 :                 dte_data-&gt;tdep_r[1] = dte_data-&gt;r[4] * 2;</span>
<span class="lineNum">    1855 </span>            : 
<span class="lineNum">    1856 </span><span class="lineNoCov">          0 :                 for (i = 2; i &lt; SMC_SISLANDS_DTE_MAX_TEMPERATURE_DEPENDENT_ARRAY_SIZE; i++) {</span>
<span class="lineNum">    1857 </span><span class="lineNoCov">          0 :                         dte_data-&gt;tdep_r[i] = dte_data-&gt;r[4];</span>
<span class="lineNum">    1858 </span>            :                 }
<span class="lineNum">    1859 </span>            :         } else {
<span class="lineNum">    1860 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Invalid PL2! DTE will not be updated.\n&quot;);</span>
<span class="lineNum">    1861 </span>            :         }
<a name="1862"><span class="lineNum">    1862 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1863 </span>            : 
<span class="lineNum">    1864 </span><span class="lineNoCov">          0 : static void si_initialize_powertune_defaults(struct radeon_device *rdev)</span>
<span class="lineNum">    1865 </span>            : {
<span class="lineNum">    1866 </span><span class="lineNoCov">          0 :         struct ni_power_info *ni_pi = ni_get_pi(rdev);</span>
<span class="lineNum">    1867 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    1868 </span>            :         bool update_dte_from_pl2 = false;
<span class="lineNum">    1869 </span>            : 
<span class="lineNum">    1870 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family == CHIP_TAHITI) {</span>
<span class="lineNum">    1871 </span><span class="lineNoCov">          0 :                 si_pi-&gt;cac_weights = cac_weights_tahiti;</span>
<span class="lineNum">    1872 </span><span class="lineNoCov">          0 :                 si_pi-&gt;lcac_config = lcac_tahiti;</span>
<span class="lineNum">    1873 </span><span class="lineNoCov">          0 :                 si_pi-&gt;cac_override = cac_override_tahiti;</span>
<span class="lineNum">    1874 </span><span class="lineNoCov">          0 :                 si_pi-&gt;powertune_data = &amp;powertune_data_tahiti;</span>
<span class="lineNum">    1875 </span><span class="lineNoCov">          0 :                 si_pi-&gt;dte_data = dte_data_tahiti;</span>
<span class="lineNum">    1876 </span>            : 
<span class="lineNum">    1877 </span><span class="lineNoCov">          0 :                 switch (rdev-&gt;pdev-&gt;device) {</span>
<span class="lineNum">    1878 </span>            :                 case 0x6798:
<span class="lineNum">    1879 </span><span class="lineNoCov">          0 :                         si_pi-&gt;dte_data.enable_dte_by_default = true;</span>
<span class="lineNum">    1880 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1881 </span>            :                 case 0x6799:
<span class="lineNum">    1882 </span><span class="lineNoCov">          0 :                         si_pi-&gt;dte_data = dte_data_new_zealand;</span>
<span class="lineNum">    1883 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1884 </span>            :                 case 0x6790:
<span class="lineNum">    1885 </span>            :                 case 0x6791:
<span class="lineNum">    1886 </span>            :                 case 0x6792:
<span class="lineNum">    1887 </span>            :                 case 0x679E:
<span class="lineNum">    1888 </span><span class="lineNoCov">          0 :                         si_pi-&gt;dte_data = dte_data_aruba_pro;</span>
<span class="lineNum">    1889 </span>            :                         update_dte_from_pl2 = true;
<span class="lineNum">    1890 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1891 </span>            :                 case 0x679B:
<span class="lineNum">    1892 </span><span class="lineNoCov">          0 :                         si_pi-&gt;dte_data = dte_data_malta;</span>
<span class="lineNum">    1893 </span>            :                         update_dte_from_pl2 = true;
<span class="lineNum">    1894 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1895 </span>            :                 case 0x679A:
<span class="lineNum">    1896 </span><span class="lineNoCov">          0 :                         si_pi-&gt;dte_data = dte_data_tahiti_pro;</span>
<span class="lineNum">    1897 </span>            :                         update_dte_from_pl2 = true;
<span class="lineNum">    1898 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1899 </span>            :                 default:
<span class="lineNum">    1900 </span><span class="lineNoCov">          0 :                         if (si_pi-&gt;dte_data.enable_dte_by_default == true)</span>
<span class="lineNum">    1901 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;DTE is not enabled!\n&quot;);</span>
<span class="lineNum">    1902 </span>            :                         break;
<span class="lineNum">    1903 </span>            :                 }
<span class="lineNum">    1904 </span><span class="lineNoCov">          0 :         } else if (rdev-&gt;family == CHIP_PITCAIRN) {</span>
<span class="lineNum">    1905 </span><span class="lineNoCov">          0 :                 switch (rdev-&gt;pdev-&gt;device) {</span>
<span class="lineNum">    1906 </span>            :                 case 0x6810:
<span class="lineNum">    1907 </span>            :                 case 0x6818:
<span class="lineNum">    1908 </span><span class="lineNoCov">          0 :                         si_pi-&gt;cac_weights = cac_weights_pitcairn;</span>
<span class="lineNum">    1909 </span><span class="lineNoCov">          0 :                         si_pi-&gt;lcac_config = lcac_pitcairn;</span>
<span class="lineNum">    1910 </span><span class="lineNoCov">          0 :                         si_pi-&gt;cac_override = cac_override_pitcairn;</span>
<span class="lineNum">    1911 </span><span class="lineNoCov">          0 :                         si_pi-&gt;powertune_data = &amp;powertune_data_pitcairn;</span>
<span class="lineNum">    1912 </span><span class="lineNoCov">          0 :                         si_pi-&gt;dte_data = dte_data_curacao_xt;</span>
<span class="lineNum">    1913 </span>            :                         update_dte_from_pl2 = true;
<span class="lineNum">    1914 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1915 </span>            :                 case 0x6819:
<span class="lineNum">    1916 </span>            :                 case 0x6811:
<span class="lineNum">    1917 </span><span class="lineNoCov">          0 :                         si_pi-&gt;cac_weights = cac_weights_pitcairn;</span>
<span class="lineNum">    1918 </span><span class="lineNoCov">          0 :                         si_pi-&gt;lcac_config = lcac_pitcairn;</span>
<span class="lineNum">    1919 </span><span class="lineNoCov">          0 :                         si_pi-&gt;cac_override = cac_override_pitcairn;</span>
<span class="lineNum">    1920 </span><span class="lineNoCov">          0 :                         si_pi-&gt;powertune_data = &amp;powertune_data_pitcairn;</span>
<span class="lineNum">    1921 </span><span class="lineNoCov">          0 :                         si_pi-&gt;dte_data = dte_data_curacao_pro;</span>
<span class="lineNum">    1922 </span>            :                         update_dte_from_pl2 = true;
<span class="lineNum">    1923 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1924 </span>            :                 case 0x6800:
<span class="lineNum">    1925 </span>            :                 case 0x6806:
<span class="lineNum">    1926 </span><span class="lineNoCov">          0 :                         si_pi-&gt;cac_weights = cac_weights_pitcairn;</span>
<span class="lineNum">    1927 </span><span class="lineNoCov">          0 :                         si_pi-&gt;lcac_config = lcac_pitcairn;</span>
<span class="lineNum">    1928 </span><span class="lineNoCov">          0 :                         si_pi-&gt;cac_override = cac_override_pitcairn;</span>
<span class="lineNum">    1929 </span><span class="lineNoCov">          0 :                         si_pi-&gt;powertune_data = &amp;powertune_data_pitcairn;</span>
<span class="lineNum">    1930 </span><span class="lineNoCov">          0 :                         si_pi-&gt;dte_data = dte_data_neptune_xt;</span>
<span class="lineNum">    1931 </span>            :                         update_dte_from_pl2 = true;
<span class="lineNum">    1932 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1933 </span>            :                 default:
<span class="lineNum">    1934 </span><span class="lineNoCov">          0 :                         si_pi-&gt;cac_weights = cac_weights_pitcairn;</span>
<span class="lineNum">    1935 </span><span class="lineNoCov">          0 :                         si_pi-&gt;lcac_config = lcac_pitcairn;</span>
<span class="lineNum">    1936 </span><span class="lineNoCov">          0 :                         si_pi-&gt;cac_override = cac_override_pitcairn;</span>
<span class="lineNum">    1937 </span><span class="lineNoCov">          0 :                         si_pi-&gt;powertune_data = &amp;powertune_data_pitcairn;</span>
<span class="lineNum">    1938 </span><span class="lineNoCov">          0 :                         si_pi-&gt;dte_data = dte_data_pitcairn;</span>
<span class="lineNum">    1939 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1940 </span>            :                 }
<span class="lineNum">    1941 </span><span class="lineNoCov">          0 :         } else if (rdev-&gt;family == CHIP_VERDE) {</span>
<span class="lineNum">    1942 </span><span class="lineNoCov">          0 :                 si_pi-&gt;lcac_config = lcac_cape_verde;</span>
<span class="lineNum">    1943 </span><span class="lineNoCov">          0 :                 si_pi-&gt;cac_override = cac_override_cape_verde;</span>
<span class="lineNum">    1944 </span><span class="lineNoCov">          0 :                 si_pi-&gt;powertune_data = &amp;powertune_data_cape_verde;</span>
<span class="lineNum">    1945 </span>            : 
<span class="lineNum">    1946 </span><span class="lineNoCov">          0 :                 switch (rdev-&gt;pdev-&gt;device) {</span>
<span class="lineNum">    1947 </span>            :                 case 0x683B:
<span class="lineNum">    1948 </span>            :                 case 0x683F:
<span class="lineNum">    1949 </span>            :                 case 0x6829:
<span class="lineNum">    1950 </span>            :                 case 0x6835:
<span class="lineNum">    1951 </span><span class="lineNoCov">          0 :                         si_pi-&gt;cac_weights = cac_weights_cape_verde_pro;</span>
<span class="lineNum">    1952 </span><span class="lineNoCov">          0 :                         si_pi-&gt;dte_data = dte_data_cape_verde;</span>
<span class="lineNum">    1953 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1954 </span>            :                 case 0x682C:
<span class="lineNum">    1955 </span><span class="lineNoCov">          0 :                         si_pi-&gt;cac_weights = cac_weights_cape_verde_pro;</span>
<span class="lineNum">    1956 </span><span class="lineNoCov">          0 :                         si_pi-&gt;dte_data = dte_data_sun_xt;</span>
<span class="lineNum">    1957 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1958 </span>            :                 case 0x6825:
<span class="lineNum">    1959 </span>            :                 case 0x6827:
<span class="lineNum">    1960 </span><span class="lineNoCov">          0 :                         si_pi-&gt;cac_weights = cac_weights_heathrow;</span>
<span class="lineNum">    1961 </span><span class="lineNoCov">          0 :                         si_pi-&gt;dte_data = dte_data_cape_verde;</span>
<span class="lineNum">    1962 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1963 </span>            :                 case 0x6824:
<span class="lineNum">    1964 </span>            :                 case 0x682D:
<span class="lineNum">    1965 </span><span class="lineNoCov">          0 :                         si_pi-&gt;cac_weights = cac_weights_chelsea_xt;</span>
<span class="lineNum">    1966 </span><span class="lineNoCov">          0 :                         si_pi-&gt;dte_data = dte_data_cape_verde;</span>
<span class="lineNum">    1967 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1968 </span>            :                 case 0x682F:
<span class="lineNum">    1969 </span><span class="lineNoCov">          0 :                         si_pi-&gt;cac_weights = cac_weights_chelsea_pro;</span>
<span class="lineNum">    1970 </span><span class="lineNoCov">          0 :                         si_pi-&gt;dte_data = dte_data_cape_verde;</span>
<span class="lineNum">    1971 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1972 </span>            :                 case 0x6820:
<span class="lineNum">    1973 </span><span class="lineNoCov">          0 :                         si_pi-&gt;cac_weights = cac_weights_heathrow;</span>
<span class="lineNum">    1974 </span><span class="lineNoCov">          0 :                         si_pi-&gt;dte_data = dte_data_venus_xtx;</span>
<span class="lineNum">    1975 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1976 </span>            :                 case 0x6821:
<span class="lineNum">    1977 </span><span class="lineNoCov">          0 :                         si_pi-&gt;cac_weights = cac_weights_heathrow;</span>
<span class="lineNum">    1978 </span><span class="lineNoCov">          0 :                         si_pi-&gt;dte_data = dte_data_venus_xt;</span>
<span class="lineNum">    1979 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1980 </span>            :                 case 0x6823:
<span class="lineNum">    1981 </span>            :                 case 0x682B:
<span class="lineNum">    1982 </span>            :                 case 0x6822:
<span class="lineNum">    1983 </span>            :                 case 0x682A:
<span class="lineNum">    1984 </span><span class="lineNoCov">          0 :                         si_pi-&gt;cac_weights = cac_weights_chelsea_pro;</span>
<span class="lineNum">    1985 </span><span class="lineNoCov">          0 :                         si_pi-&gt;dte_data = dte_data_venus_pro;</span>
<span class="lineNum">    1986 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1987 </span>            :                 default:
<span class="lineNum">    1988 </span><span class="lineNoCov">          0 :                         si_pi-&gt;cac_weights = cac_weights_cape_verde;</span>
<span class="lineNum">    1989 </span><span class="lineNoCov">          0 :                         si_pi-&gt;dte_data = dte_data_cape_verde;</span>
<span class="lineNum">    1990 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1991 </span>            :                 }
<span class="lineNum">    1992 </span><span class="lineNoCov">          0 :         } else if (rdev-&gt;family == CHIP_OLAND) {</span>
<span class="lineNum">    1993 </span><span class="lineNoCov">          0 :                 switch (rdev-&gt;pdev-&gt;device) {</span>
<span class="lineNum">    1994 </span>            :                 case 0x6601:
<span class="lineNum">    1995 </span>            :                 case 0x6621:
<span class="lineNum">    1996 </span>            :                 case 0x6603:
<span class="lineNum">    1997 </span>            :                 case 0x6605:
<span class="lineNum">    1998 </span><span class="lineNoCov">          0 :                         si_pi-&gt;cac_weights = cac_weights_mars_pro;</span>
<span class="lineNum">    1999 </span><span class="lineNoCov">          0 :                         si_pi-&gt;lcac_config = lcac_mars_pro;</span>
<span class="lineNum">    2000 </span><span class="lineNoCov">          0 :                         si_pi-&gt;cac_override = cac_override_oland;</span>
<span class="lineNum">    2001 </span><span class="lineNoCov">          0 :                         si_pi-&gt;powertune_data = &amp;powertune_data_mars_pro;</span>
<span class="lineNum">    2002 </span><span class="lineNoCov">          0 :                         si_pi-&gt;dte_data = dte_data_mars_pro;</span>
<span class="lineNum">    2003 </span>            :                         update_dte_from_pl2 = true;
<span class="lineNum">    2004 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2005 </span>            :                 case 0x6600:
<span class="lineNum">    2006 </span>            :                 case 0x6606:
<span class="lineNum">    2007 </span>            :                 case 0x6620:
<span class="lineNum">    2008 </span>            :                 case 0x6604:
<span class="lineNum">    2009 </span><span class="lineNoCov">          0 :                         si_pi-&gt;cac_weights = cac_weights_mars_xt;</span>
<span class="lineNum">    2010 </span><span class="lineNoCov">          0 :                         si_pi-&gt;lcac_config = lcac_mars_pro;</span>
<span class="lineNum">    2011 </span><span class="lineNoCov">          0 :                         si_pi-&gt;cac_override = cac_override_oland;</span>
<span class="lineNum">    2012 </span><span class="lineNoCov">          0 :                         si_pi-&gt;powertune_data = &amp;powertune_data_mars_pro;</span>
<span class="lineNum">    2013 </span><span class="lineNoCov">          0 :                         si_pi-&gt;dte_data = dte_data_mars_pro;</span>
<span class="lineNum">    2014 </span>            :                         update_dte_from_pl2 = true;
<span class="lineNum">    2015 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2016 </span>            :                 case 0x6611:
<span class="lineNum">    2017 </span>            :                 case 0x6613:
<span class="lineNum">    2018 </span>            :                 case 0x6608:
<span class="lineNum">    2019 </span><span class="lineNoCov">          0 :                         si_pi-&gt;cac_weights = cac_weights_oland_pro;</span>
<span class="lineNum">    2020 </span><span class="lineNoCov">          0 :                         si_pi-&gt;lcac_config = lcac_mars_pro;</span>
<span class="lineNum">    2021 </span><span class="lineNoCov">          0 :                         si_pi-&gt;cac_override = cac_override_oland;</span>
<span class="lineNum">    2022 </span><span class="lineNoCov">          0 :                         si_pi-&gt;powertune_data = &amp;powertune_data_mars_pro;</span>
<span class="lineNum">    2023 </span><span class="lineNoCov">          0 :                         si_pi-&gt;dte_data = dte_data_mars_pro;</span>
<span class="lineNum">    2024 </span>            :                         update_dte_from_pl2 = true;
<span class="lineNum">    2025 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2026 </span>            :                 case 0x6610:
<span class="lineNum">    2027 </span><span class="lineNoCov">          0 :                         si_pi-&gt;cac_weights = cac_weights_oland_xt;</span>
<span class="lineNum">    2028 </span><span class="lineNoCov">          0 :                         si_pi-&gt;lcac_config = lcac_mars_pro;</span>
<span class="lineNum">    2029 </span><span class="lineNoCov">          0 :                         si_pi-&gt;cac_override = cac_override_oland;</span>
<span class="lineNum">    2030 </span><span class="lineNoCov">          0 :                         si_pi-&gt;powertune_data = &amp;powertune_data_mars_pro;</span>
<span class="lineNum">    2031 </span><span class="lineNoCov">          0 :                         si_pi-&gt;dte_data = dte_data_mars_pro;</span>
<span class="lineNum">    2032 </span>            :                         update_dte_from_pl2 = true;
<span class="lineNum">    2033 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2034 </span>            :                 default:
<span class="lineNum">    2035 </span><span class="lineNoCov">          0 :                         si_pi-&gt;cac_weights = cac_weights_oland;</span>
<span class="lineNum">    2036 </span><span class="lineNoCov">          0 :                         si_pi-&gt;lcac_config = lcac_oland;</span>
<span class="lineNum">    2037 </span><span class="lineNoCov">          0 :                         si_pi-&gt;cac_override = cac_override_oland;</span>
<span class="lineNum">    2038 </span><span class="lineNoCov">          0 :                         si_pi-&gt;powertune_data = &amp;powertune_data_oland;</span>
<span class="lineNum">    2039 </span><span class="lineNoCov">          0 :                         si_pi-&gt;dte_data = dte_data_oland;</span>
<span class="lineNum">    2040 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2041 </span>            :                 }
<span class="lineNum">    2042 </span><span class="lineNoCov">          0 :         } else if (rdev-&gt;family == CHIP_HAINAN) {</span>
<span class="lineNum">    2043 </span><span class="lineNoCov">          0 :                 si_pi-&gt;cac_weights = cac_weights_hainan;</span>
<span class="lineNum">    2044 </span><span class="lineNoCov">          0 :                 si_pi-&gt;lcac_config = lcac_oland;</span>
<span class="lineNum">    2045 </span><span class="lineNoCov">          0 :                 si_pi-&gt;cac_override = cac_override_oland;</span>
<span class="lineNum">    2046 </span><span class="lineNoCov">          0 :                 si_pi-&gt;powertune_data = &amp;powertune_data_hainan;</span>
<span class="lineNum">    2047 </span><span class="lineNoCov">          0 :                 si_pi-&gt;dte_data = dte_data_sun_xt;</span>
<span class="lineNum">    2048 </span>            :                 update_dte_from_pl2 = true;
<span class="lineNum">    2049 </span>            :         } else {
<span class="lineNum">    2050 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Unknown SI asic revision, failed to initialize PowerTune!\n&quot;);</span>
<span class="lineNum">    2051 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    2052 </span>            :         }
<span class="lineNum">    2053 </span>            : 
<span class="lineNum">    2054 </span><span class="lineNoCov">          0 :         ni_pi-&gt;enable_power_containment = false;</span>
<span class="lineNum">    2055 </span><span class="lineNoCov">          0 :         ni_pi-&gt;enable_cac = false;</span>
<span class="lineNum">    2056 </span><span class="lineNoCov">          0 :         ni_pi-&gt;enable_sq_ramping = false;</span>
<span class="lineNum">    2057 </span><span class="lineNoCov">          0 :         si_pi-&gt;enable_dte = false;</span>
<span class="lineNum">    2058 </span>            : 
<span class="lineNum">    2059 </span><span class="lineNoCov">          0 :         if (si_pi-&gt;powertune_data-&gt;enable_powertune_by_default) {</span>
<span class="lineNum">    2060 </span><span class="lineNoCov">          0 :                 ni_pi-&gt;enable_power_containment= true;</span>
<span class="lineNum">    2061 </span><span class="lineNoCov">          0 :                 ni_pi-&gt;enable_cac = true;</span>
<span class="lineNum">    2062 </span><span class="lineNoCov">          0 :                 if (si_pi-&gt;dte_data.enable_dte_by_default) {</span>
<span class="lineNum">    2063 </span><span class="lineNoCov">          0 :                         si_pi-&gt;enable_dte = true;</span>
<span class="lineNum">    2064 </span><span class="lineNoCov">          0 :                         if (update_dte_from_pl2)</span>
<span class="lineNum">    2065 </span><span class="lineNoCov">          0 :                                 si_update_dte_from_pl2(rdev, &amp;si_pi-&gt;dte_data);</span>
<span class="lineNum">    2066 </span>            : 
<span class="lineNum">    2067 </span>            :                 }
<span class="lineNum">    2068 </span><span class="lineNoCov">          0 :                 ni_pi-&gt;enable_sq_ramping = true;</span>
<span class="lineNum">    2069 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2070 </span>            : 
<span class="lineNum">    2071 </span><span class="lineNoCov">          0 :         ni_pi-&gt;driver_calculate_cac_leakage = true;</span>
<span class="lineNum">    2072 </span><span class="lineNoCov">          0 :         ni_pi-&gt;cac_configuration_required = true;</span>
<span class="lineNum">    2073 </span>            : 
<span class="lineNum">    2074 </span><span class="lineNoCov">          0 :         if (ni_pi-&gt;cac_configuration_required) {</span>
<span class="lineNum">    2075 </span><span class="lineNoCov">          0 :                 ni_pi-&gt;support_cac_long_term_average = true;</span>
<span class="lineNum">    2076 </span><span class="lineNoCov">          0 :                 si_pi-&gt;dyn_powertune_data.l2_lta_window_size =</span>
<span class="lineNum">    2077 </span><span class="lineNoCov">          0 :                         si_pi-&gt;powertune_data-&gt;l2_lta_window_size_default;</span>
<span class="lineNum">    2078 </span><span class="lineNoCov">          0 :                 si_pi-&gt;dyn_powertune_data.lts_truncate =</span>
<span class="lineNum">    2079 </span><span class="lineNoCov">          0 :                         si_pi-&gt;powertune_data-&gt;lts_truncate_default;</span>
<span class="lineNum">    2080 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    2081 </span><span class="lineNoCov">          0 :                 ni_pi-&gt;support_cac_long_term_average = false;</span>
<span class="lineNum">    2082 </span><span class="lineNoCov">          0 :                 si_pi-&gt;dyn_powertune_data.l2_lta_window_size = 0;</span>
<span class="lineNum">    2083 </span><span class="lineNoCov">          0 :                 si_pi-&gt;dyn_powertune_data.lts_truncate = 0;</span>
<span class="lineNum">    2084 </span>            :         }
<span class="lineNum">    2085 </span>            : 
<span class="lineNum">    2086 </span><span class="lineNoCov">          0 :         si_pi-&gt;dyn_powertune_data.disable_uvd_powertune = false;</span>
<a name="2087"><span class="lineNum">    2087 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2088 </span>            : 
<span class="lineNum">    2089 </span><span class="lineNoCov">          0 : static u32 si_get_smc_power_scaling_factor(struct radeon_device *rdev)</span>
<span class="lineNum">    2090 </span>            : {
<span class="lineNum">    2091 </span><span class="lineNoCov">          0 :         return 1;</span>
<a name="2092"><span class="lineNum">    2092 </span>            : }</a>
<span class="lineNum">    2093 </span>            : 
<span class="lineNum">    2094 </span><span class="lineNoCov">          0 : static u32 si_calculate_cac_wintime(struct radeon_device *rdev)</span>
<span class="lineNum">    2095 </span>            : {
<span class="lineNum">    2096 </span>            :         u32 xclk;
<span class="lineNum">    2097 </span>            :         u32 wintime;
<span class="lineNum">    2098 </span>            :         u32 cac_window;
<span class="lineNum">    2099 </span>            :         u32 cac_window_size;
<span class="lineNum">    2100 </span>            : 
<span class="lineNum">    2101 </span><span class="lineNoCov">          0 :         xclk = radeon_get_xclk(rdev);</span>
<span class="lineNum">    2102 </span>            : 
<span class="lineNum">    2103 </span><span class="lineNoCov">          0 :         if (xclk == 0)</span>
<span class="lineNum">    2104 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    2105 </span>            : 
<span class="lineNum">    2106 </span><span class="lineNoCov">          0 :         cac_window = RREG32(CG_CAC_CTRL) &amp; CAC_WINDOW_MASK;</span>
<span class="lineNum">    2107 </span><span class="lineNoCov">          0 :         cac_window_size = ((cac_window &amp; 0xFFFF0000) &gt;&gt; 16) * (cac_window &amp; 0x0000FFFF);</span>
<span class="lineNum">    2108 </span>            : 
<span class="lineNum">    2109 </span><span class="lineNoCov">          0 :         wintime = (cac_window_size * 100) / xclk;</span>
<span class="lineNum">    2110 </span>            : 
<span class="lineNum">    2111 </span><span class="lineNoCov">          0 :         return wintime;</span>
<a name="2112"><span class="lineNum">    2112 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2113 </span>            : 
<span class="lineNum">    2114 </span><span class="lineNoCov">          0 : static u32 si_scale_power_for_smc(u32 power_in_watts, u32 scaling_factor)</span>
<span class="lineNum">    2115 </span>            : {
<span class="lineNum">    2116 </span><span class="lineNoCov">          0 :         return power_in_watts;</span>
<a name="2117"><span class="lineNum">    2117 </span>            : }</a>
<span class="lineNum">    2118 </span>            : 
<span class="lineNum">    2119 </span><span class="lineNoCov">          0 : static int si_calculate_adjusted_tdp_limits(struct radeon_device *rdev,</span>
<span class="lineNum">    2120 </span>            :                                             bool adjust_polarity,
<span class="lineNum">    2121 </span>            :                                             u32 tdp_adjustment,
<span class="lineNum">    2122 </span>            :                                             u32 *tdp_limit,
<span class="lineNum">    2123 </span>            :                                             u32 *near_tdp_limit)
<span class="lineNum">    2124 </span>            : {
<span class="lineNum">    2125 </span>            :         u32 adjustment_delta, max_tdp_limit;
<span class="lineNum">    2126 </span>            : 
<span class="lineNum">    2127 </span><span class="lineNoCov">          0 :         if (tdp_adjustment &gt; (u32)rdev-&gt;pm.dpm.tdp_od_limit)</span>
<span class="lineNum">    2128 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    2129 </span>            : 
<span class="lineNum">    2130 </span><span class="lineNoCov">          0 :         max_tdp_limit = ((100 + 100) * rdev-&gt;pm.dpm.tdp_limit) / 100;</span>
<span class="lineNum">    2131 </span>            : 
<span class="lineNum">    2132 </span><span class="lineNoCov">          0 :         if (adjust_polarity) {</span>
<span class="lineNum">    2133 </span><span class="lineNoCov">          0 :                 *tdp_limit = ((100 + tdp_adjustment) * rdev-&gt;pm.dpm.tdp_limit) / 100;</span>
<span class="lineNum">    2134 </span><span class="lineNoCov">          0 :                 *near_tdp_limit = rdev-&gt;pm.dpm.near_tdp_limit_adjusted + (*tdp_limit - rdev-&gt;pm.dpm.tdp_limit);</span>
<span class="lineNum">    2135 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    2136 </span><span class="lineNoCov">          0 :                 *tdp_limit = ((100 - tdp_adjustment) * rdev-&gt;pm.dpm.tdp_limit) / 100;</span>
<span class="lineNum">    2137 </span><span class="lineNoCov">          0 :                 adjustment_delta  = rdev-&gt;pm.dpm.tdp_limit - *tdp_limit;</span>
<span class="lineNum">    2138 </span><span class="lineNoCov">          0 :                 if (adjustment_delta &lt; rdev-&gt;pm.dpm.near_tdp_limit_adjusted)</span>
<span class="lineNum">    2139 </span><span class="lineNoCov">          0 :                         *near_tdp_limit = rdev-&gt;pm.dpm.near_tdp_limit_adjusted - adjustment_delta;</span>
<span class="lineNum">    2140 </span>            :                 else
<span class="lineNum">    2141 </span><span class="lineNoCov">          0 :                         *near_tdp_limit = 0;</span>
<span class="lineNum">    2142 </span>            :         }
<span class="lineNum">    2143 </span>            : 
<span class="lineNum">    2144 </span><span class="lineNoCov">          0 :         if ((*tdp_limit &lt;= 0) || (*tdp_limit &gt; max_tdp_limit))</span>
<span class="lineNum">    2145 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    2146 </span><span class="lineNoCov">          0 :         if ((*near_tdp_limit &lt;= 0) || (*near_tdp_limit &gt; *tdp_limit))</span>
<span class="lineNum">    2147 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    2148 </span>            : 
<span class="lineNum">    2149 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2150"><span class="lineNum">    2150 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2151 </span>            : 
<span class="lineNum">    2152 </span><span class="lineNoCov">          0 : static int si_populate_smc_tdp_limits(struct radeon_device *rdev,</span>
<span class="lineNum">    2153 </span>            :                                       struct radeon_ps *radeon_state)
<span class="lineNum">    2154 </span>            : {
<span class="lineNum">    2155 </span><span class="lineNoCov">          0 :         struct ni_power_info *ni_pi = ni_get_pi(rdev);</span>
<span class="lineNum">    2156 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    2157 </span>            : 
<span class="lineNum">    2158 </span><span class="lineNoCov">          0 :         if (ni_pi-&gt;enable_power_containment) {</span>
<span class="lineNum">    2159 </span><span class="lineNoCov">          0 :                 SISLANDS_SMC_STATETABLE *smc_table = &amp;si_pi-&gt;smc_statetable;</span>
<span class="lineNum">    2160 </span>            :                 PP_SIslands_PAPMParameters *papm_parm;
<span class="lineNum">    2161 </span><span class="lineNoCov">          0 :                 struct radeon_ppm_table *ppm = rdev-&gt;pm.dpm.dyn_state.ppm_table;</span>
<span class="lineNum">    2162 </span><span class="lineNoCov">          0 :                 u32 scaling_factor = si_get_smc_power_scaling_factor(rdev);</span>
<span class="lineNum">    2163 </span><span class="lineNoCov">          0 :                 u32 tdp_limit;</span>
<span class="lineNum">    2164 </span><span class="lineNoCov">          0 :                 u32 near_tdp_limit;</span>
<span class="lineNum">    2165 </span>            :                 int ret;
<span class="lineNum">    2166 </span>            : 
<span class="lineNum">    2167 </span><span class="lineNoCov">          0 :                 if (scaling_factor == 0)</span>
<span class="lineNum">    2168 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2169 </span>            : 
<span class="lineNum">    2170 </span><span class="lineNoCov">          0 :                 memset(smc_table, 0, sizeof(SISLANDS_SMC_STATETABLE));</span>
<span class="lineNum">    2171 </span>            : 
<span class="lineNum">    2172 </span><span class="lineNoCov">          0 :                 ret = si_calculate_adjusted_tdp_limits(rdev,</span>
<span class="lineNum">    2173 </span>            :                                                        false, /* ??? */
<span class="lineNum">    2174 </span><span class="lineNoCov">          0 :                                                        rdev-&gt;pm.dpm.tdp_adjustment,</span>
<span class="lineNum">    2175 </span>            :                                                        &amp;tdp_limit,
<span class="lineNum">    2176 </span>            :                                                        &amp;near_tdp_limit);
<span class="lineNum">    2177 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    2178 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    2179 </span>            : 
<span class="lineNum">    2180 </span><span class="lineNoCov">          0 :                 smc_table-&gt;dpm2Params.TDPLimit =</span>
<span class="lineNum">    2181 </span><span class="lineNoCov">          0 :                         cpu_to_be32(si_scale_power_for_smc(tdp_limit, scaling_factor) * 1000);</span>
<span class="lineNum">    2182 </span><span class="lineNoCov">          0 :                 smc_table-&gt;dpm2Params.NearTDPLimit =</span>
<span class="lineNum">    2183 </span><span class="lineNoCov">          0 :                         cpu_to_be32(si_scale_power_for_smc(near_tdp_limit, scaling_factor) * 1000);</span>
<span class="lineNum">    2184 </span><span class="lineNoCov">          0 :                 smc_table-&gt;dpm2Params.SafePowerLimit =</span>
<span class="lineNum">    2185 </span><span class="lineNoCov">          0 :                         cpu_to_be32(si_scale_power_for_smc((near_tdp_limit * SISLANDS_DPM2_TDP_SAFE_LIMIT_PERCENT) / 100, scaling_factor) * 1000);</span>
<span class="lineNum">    2186 </span>            : 
<span class="lineNum">    2187 </span><span class="lineNoCov">          0 :                 ret = si_copy_bytes_to_smc(rdev,</span>
<span class="lineNum">    2188 </span><span class="lineNoCov">          0 :                                            (si_pi-&gt;state_table_start + offsetof(SISLANDS_SMC_STATETABLE, dpm2Params) +</span>
<span class="lineNum">    2189 </span>            :                                                  offsetof(PP_SIslands_DPM2Parameters, TDPLimit)),
<span class="lineNum">    2190 </span><span class="lineNoCov">          0 :                                            (u8 *)(&amp;(smc_table-&gt;dpm2Params.TDPLimit)),</span>
<span class="lineNum">    2191 </span>            :                                            sizeof(u32) * 3,
<span class="lineNum">    2192 </span><span class="lineNoCov">          0 :                                            si_pi-&gt;sram_end);</span>
<span class="lineNum">    2193 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    2194 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    2195 </span>            : 
<span class="lineNum">    2196 </span><span class="lineNoCov">          0 :                 if (si_pi-&gt;enable_ppm) {</span>
<span class="lineNum">    2197 </span><span class="lineNoCov">          0 :                         papm_parm = &amp;si_pi-&gt;papm_parm;</span>
<span class="lineNum">    2198 </span><span class="lineNoCov">          0 :                         memset(papm_parm, 0, sizeof(PP_SIslands_PAPMParameters));</span>
<span class="lineNum">    2199 </span><span class="lineNoCov">          0 :                         papm_parm-&gt;NearTDPLimitTherm = cpu_to_be32(ppm-&gt;dgpu_tdp);</span>
<span class="lineNum">    2200 </span><span class="lineNoCov">          0 :                         papm_parm-&gt;dGPU_T_Limit = cpu_to_be32(ppm-&gt;tj_max);</span>
<span class="lineNum">    2201 </span><span class="lineNoCov">          0 :                         papm_parm-&gt;dGPU_T_Warning = cpu_to_be32(95);</span>
<span class="lineNum">    2202 </span><span class="lineNoCov">          0 :                         papm_parm-&gt;dGPU_T_Hysteresis = cpu_to_be32(5);</span>
<span class="lineNum">    2203 </span><span class="lineNoCov">          0 :                         papm_parm-&gt;PlatformPowerLimit = 0xffffffff;</span>
<span class="lineNum">    2204 </span><span class="lineNoCov">          0 :                         papm_parm-&gt;NearTDPLimitPAPM = 0xffffffff;</span>
<span class="lineNum">    2205 </span>            : 
<span class="lineNum">    2206 </span><span class="lineNoCov">          0 :                         ret = si_copy_bytes_to_smc(rdev, si_pi-&gt;papm_cfg_table_start,</span>
<span class="lineNum">    2207 </span>            :                                                    (u8 *)papm_parm,
<span class="lineNum">    2208 </span>            :                                                    sizeof(PP_SIslands_PAPMParameters),
<span class="lineNum">    2209 </span><span class="lineNoCov">          0 :                                                    si_pi-&gt;sram_end);</span>
<span class="lineNum">    2210 </span><span class="lineNoCov">          0 :                         if (ret)</span>
<span class="lineNum">    2211 </span><span class="lineNoCov">          0 :                                 return ret;</span>
<span class="lineNum">    2212 </span>            :                 }
<span class="lineNum">    2213 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2214 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2215"><span class="lineNum">    2215 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2216 </span>            : 
<span class="lineNum">    2217 </span><span class="lineNoCov">          0 : static int si_populate_smc_tdp_limits_2(struct radeon_device *rdev,</span>
<span class="lineNum">    2218 </span>            :                                         struct radeon_ps *radeon_state)
<span class="lineNum">    2219 </span>            : {
<span class="lineNum">    2220 </span><span class="lineNoCov">          0 :         struct ni_power_info *ni_pi = ni_get_pi(rdev);</span>
<span class="lineNum">    2221 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    2222 </span>            : 
<span class="lineNum">    2223 </span><span class="lineNoCov">          0 :         if (ni_pi-&gt;enable_power_containment) {</span>
<span class="lineNum">    2224 </span><span class="lineNoCov">          0 :                 SISLANDS_SMC_STATETABLE *smc_table = &amp;si_pi-&gt;smc_statetable;</span>
<span class="lineNum">    2225 </span><span class="lineNoCov">          0 :                 u32 scaling_factor = si_get_smc_power_scaling_factor(rdev);</span>
<span class="lineNum">    2226 </span>            :                 int ret;
<span class="lineNum">    2227 </span>            : 
<span class="lineNum">    2228 </span><span class="lineNoCov">          0 :                 memset(smc_table, 0, sizeof(SISLANDS_SMC_STATETABLE));</span>
<span class="lineNum">    2229 </span>            : 
<span class="lineNum">    2230 </span><span class="lineNoCov">          0 :                 smc_table-&gt;dpm2Params.NearTDPLimit =</span>
<span class="lineNum">    2231 </span><span class="lineNoCov">          0 :                         cpu_to_be32(si_scale_power_for_smc(rdev-&gt;pm.dpm.near_tdp_limit_adjusted, scaling_factor) * 1000);</span>
<span class="lineNum">    2232 </span><span class="lineNoCov">          0 :                 smc_table-&gt;dpm2Params.SafePowerLimit =</span>
<span class="lineNum">    2233 </span><span class="lineNoCov">          0 :                         cpu_to_be32(si_scale_power_for_smc((rdev-&gt;pm.dpm.near_tdp_limit_adjusted * SISLANDS_DPM2_TDP_SAFE_LIMIT_PERCENT) / 100, scaling_factor) * 1000);</span>
<span class="lineNum">    2234 </span>            : 
<span class="lineNum">    2235 </span><span class="lineNoCov">          0 :                 ret = si_copy_bytes_to_smc(rdev,</span>
<span class="lineNum">    2236 </span><span class="lineNoCov">          0 :                                            (si_pi-&gt;state_table_start +</span>
<span class="lineNum">    2237 </span><span class="lineNoCov">          0 :                                             offsetof(SISLANDS_SMC_STATETABLE, dpm2Params) +</span>
<span class="lineNum">    2238 </span>            :                                             offsetof(PP_SIslands_DPM2Parameters, NearTDPLimit)),
<span class="lineNum">    2239 </span><span class="lineNoCov">          0 :                                            (u8 *)(&amp;(smc_table-&gt;dpm2Params.NearTDPLimit)),</span>
<span class="lineNum">    2240 </span>            :                                            sizeof(u32) * 2,
<span class="lineNum">    2241 </span><span class="lineNoCov">          0 :                                            si_pi-&gt;sram_end);</span>
<span class="lineNum">    2242 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    2243 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    2244 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2245 </span>            : 
<span class="lineNum">    2246 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2247"><span class="lineNum">    2247 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2248 </span>            : 
<span class="lineNum">    2249 </span><span class="lineNoCov">          0 : static u16 si_calculate_power_efficiency_ratio(struct radeon_device *rdev,</span>
<span class="lineNum">    2250 </span>            :                                                const u16 prev_std_vddc,
<span class="lineNum">    2251 </span>            :                                                const u16 curr_std_vddc)
<span class="lineNum">    2252 </span>            : {
<span class="lineNum">    2253 </span>            :         u64 margin = (u64)SISLANDS_DPM2_PWREFFICIENCYRATIO_MARGIN;
<span class="lineNum">    2254 </span><span class="lineNoCov">          0 :         u64 prev_vddc = (u64)prev_std_vddc;</span>
<span class="lineNum">    2255 </span><span class="lineNoCov">          0 :         u64 curr_vddc = (u64)curr_std_vddc;</span>
<span class="lineNum">    2256 </span>            :         u64 pwr_efficiency_ratio, n, d;
<span class="lineNum">    2257 </span>            : 
<span class="lineNum">    2258 </span><span class="lineNoCov">          0 :         if ((prev_vddc == 0) || (curr_vddc == 0))</span>
<span class="lineNum">    2259 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    2260 </span>            : 
<span class="lineNum">    2261 </span><span class="lineNoCov">          0 :         n = div64_u64((u64)1024 * curr_vddc * curr_vddc * ((u64)1000 + margin), (u64)1000);</span>
<span class="lineNum">    2262 </span><span class="lineNoCov">          0 :         d = prev_vddc * prev_vddc;</span>
<span class="lineNum">    2263 </span><span class="lineNoCov">          0 :         pwr_efficiency_ratio = div64_u64(n, d);</span>
<span class="lineNum">    2264 </span>            : 
<span class="lineNum">    2265 </span><span class="lineNoCov">          0 :         if (pwr_efficiency_ratio &gt; (u64)0xFFFF)</span>
<span class="lineNum">    2266 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    2267 </span>            : 
<span class="lineNum">    2268 </span><span class="lineNoCov">          0 :         return (u16)pwr_efficiency_ratio;</span>
<a name="2269"><span class="lineNum">    2269 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2270 </span>            : 
<span class="lineNum">    2271 </span><span class="lineNoCov">          0 : static bool si_should_disable_uvd_powertune(struct radeon_device *rdev,</span>
<span class="lineNum">    2272 </span>            :                                             struct radeon_ps *radeon_state)
<span class="lineNum">    2273 </span>            : {
<span class="lineNum">    2274 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    2275 </span>            : 
<span class="lineNum">    2276 </span><span class="lineNoCov">          0 :         if (si_pi-&gt;dyn_powertune_data.disable_uvd_powertune &amp;&amp;</span>
<span class="lineNum">    2277 </span><span class="lineNoCov">          0 :             radeon_state-&gt;vclk &amp;&amp; radeon_state-&gt;dclk)</span>
<span class="lineNum">    2278 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">    2279 </span>            : 
<span class="lineNum">    2280 </span><span class="lineNoCov">          0 :         return false;</span>
<a name="2281"><span class="lineNum">    2281 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2282 </span>            : 
<span class="lineNum">    2283 </span><span class="lineNoCov">          0 : static int si_populate_power_containment_values(struct radeon_device *rdev,</span>
<span class="lineNum">    2284 </span>            :                                                 struct radeon_ps *radeon_state,
<span class="lineNum">    2285 </span>            :                                                 SISLANDS_SMC_SWSTATE *smc_state)
<span class="lineNum">    2286 </span>            : {
<span class="lineNum">    2287 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    2288 </span><span class="lineNoCov">          0 :         struct ni_power_info *ni_pi = ni_get_pi(rdev);</span>
<span class="lineNum">    2289 </span><span class="lineNoCov">          0 :         struct ni_ps *state = ni_get_ps(radeon_state);</span>
<span class="lineNum">    2290 </span><span class="lineNoCov">          0 :         SISLANDS_SMC_VOLTAGE_VALUE vddc;</span>
<span class="lineNum">    2291 </span>            :         u32 prev_sclk;
<span class="lineNum">    2292 </span>            :         u32 max_sclk;
<span class="lineNum">    2293 </span>            :         u32 min_sclk;
<span class="lineNum">    2294 </span><span class="lineNoCov">          0 :         u16 prev_std_vddc;</span>
<span class="lineNum">    2295 </span><span class="lineNoCov">          0 :         u16 curr_std_vddc;</span>
<span class="lineNum">    2296 </span>            :         int i;
<span class="lineNum">    2297 </span>            :         u16 pwr_efficiency_ratio;
<span class="lineNum">    2298 </span>            :         u8 max_ps_percent;
<span class="lineNum">    2299 </span>            :         bool disable_uvd_power_tune;
<span class="lineNum">    2300 </span>            :         int ret;
<span class="lineNum">    2301 </span>            : 
<span class="lineNum">    2302 </span><span class="lineNoCov">          0 :         if (ni_pi-&gt;enable_power_containment == false)</span>
<span class="lineNum">    2303 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    2304 </span>            : 
<span class="lineNum">    2305 </span><span class="lineNoCov">          0 :         if (state-&gt;performance_level_count == 0)</span>
<span class="lineNum">    2306 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    2307 </span>            : 
<span class="lineNum">    2308 </span><span class="lineNoCov">          0 :         if (smc_state-&gt;levelCount != state-&gt;performance_level_count)</span>
<span class="lineNum">    2309 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    2310 </span>            : 
<span class="lineNum">    2311 </span><span class="lineNoCov">          0 :         disable_uvd_power_tune = si_should_disable_uvd_powertune(rdev, radeon_state);</span>
<span class="lineNum">    2312 </span>            : 
<span class="lineNum">    2313 </span><span class="lineNoCov">          0 :         smc_state-&gt;levels[0].dpm2.MaxPS = 0;</span>
<span class="lineNum">    2314 </span><span class="lineNoCov">          0 :         smc_state-&gt;levels[0].dpm2.NearTDPDec = 0;</span>
<span class="lineNum">    2315 </span><span class="lineNoCov">          0 :         smc_state-&gt;levels[0].dpm2.AboveSafeInc = 0;</span>
<span class="lineNum">    2316 </span><span class="lineNoCov">          0 :         smc_state-&gt;levels[0].dpm2.BelowSafeInc = 0;</span>
<span class="lineNum">    2317 </span><span class="lineNoCov">          0 :         smc_state-&gt;levels[0].dpm2.PwrEfficiencyRatio = 0;</span>
<span class="lineNum">    2318 </span>            : 
<span class="lineNum">    2319 </span><span class="lineNoCov">          0 :         for (i = 1; i &lt; state-&gt;performance_level_count; i++) {</span>
<span class="lineNum">    2320 </span><span class="lineNoCov">          0 :                 prev_sclk = state-&gt;performance_levels[i-1].sclk;</span>
<span class="lineNum">    2321 </span><span class="lineNoCov">          0 :                 max_sclk  = state-&gt;performance_levels[i].sclk;</span>
<span class="lineNum">    2322 </span>            :                 if (i == 1)
<span class="lineNum">    2323 </span>            :                         max_ps_percent = SISLANDS_DPM2_MAXPS_PERCENT_M;
<span class="lineNum">    2324 </span>            :                 else
<span class="lineNum">    2325 </span>            :                         max_ps_percent = SISLANDS_DPM2_MAXPS_PERCENT_H;
<span class="lineNum">    2326 </span>            : 
<span class="lineNum">    2327 </span><span class="lineNoCov">          0 :                 if (prev_sclk &gt; max_sclk)</span>
<span class="lineNum">    2328 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2329 </span>            : 
<span class="lineNum">    2330 </span><span class="lineNoCov">          0 :                 if ((max_ps_percent == 0) ||</span>
<span class="lineNum">    2331 </span><span class="lineNoCov">          0 :                     (prev_sclk == max_sclk) ||</span>
<span class="lineNum">    2332 </span>            :                     disable_uvd_power_tune) {
<span class="lineNum">    2333 </span>            :                         min_sclk = max_sclk;
<span class="lineNum">    2334 </span><span class="lineNoCov">          0 :                 } else if (i == 1) {</span>
<span class="lineNum">    2335 </span>            :                         min_sclk = prev_sclk;
<span class="lineNum">    2336 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    2337 </span><span class="lineNoCov">          0 :                         min_sclk = (prev_sclk * (u32)max_ps_percent) / 100;</span>
<span class="lineNum">    2338 </span>            :                 }
<span class="lineNum">    2339 </span>            : 
<span class="lineNum">    2340 </span><span class="lineNoCov">          0 :                 if (min_sclk &lt; state-&gt;performance_levels[0].sclk)</span>
<span class="lineNum">    2341 </span><span class="lineNoCov">          0 :                         min_sclk = state-&gt;performance_levels[0].sclk;</span>
<span class="lineNum">    2342 </span>            : 
<span class="lineNum">    2343 </span><span class="lineNoCov">          0 :                 if (min_sclk == 0)</span>
<span class="lineNum">    2344 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2345 </span>            : 
<span class="lineNum">    2346 </span><span class="lineNoCov">          0 :                 ret = si_populate_voltage_value(rdev, &amp;eg_pi-&gt;vddc_voltage_table,</span>
<span class="lineNum">    2347 </span><span class="lineNoCov">          0 :                                                 state-&gt;performance_levels[i-1].vddc, &amp;vddc);</span>
<span class="lineNum">    2348 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    2349 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    2350 </span>            : 
<span class="lineNum">    2351 </span><span class="lineNoCov">          0 :                 ret = si_get_std_voltage_value(rdev, &amp;vddc, &amp;prev_std_vddc);</span>
<span class="lineNum">    2352 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    2353 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    2354 </span>            : 
<span class="lineNum">    2355 </span><span class="lineNoCov">          0 :                 ret = si_populate_voltage_value(rdev, &amp;eg_pi-&gt;vddc_voltage_table,</span>
<span class="lineNum">    2356 </span><span class="lineNoCov">          0 :                                                 state-&gt;performance_levels[i].vddc, &amp;vddc);</span>
<span class="lineNum">    2357 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    2358 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    2359 </span>            : 
<span class="lineNum">    2360 </span><span class="lineNoCov">          0 :                 ret = si_get_std_voltage_value(rdev, &amp;vddc, &amp;curr_std_vddc);</span>
<span class="lineNum">    2361 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    2362 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    2363 </span>            : 
<span class="lineNum">    2364 </span><span class="lineNoCov">          0 :                 pwr_efficiency_ratio = si_calculate_power_efficiency_ratio(rdev,</span>
<span class="lineNum">    2365 </span><span class="lineNoCov">          0 :                                                                            prev_std_vddc, curr_std_vddc);</span>
<span class="lineNum">    2366 </span>            : 
<span class="lineNum">    2367 </span><span class="lineNoCov">          0 :                 smc_state-&gt;levels[i].dpm2.MaxPS = (u8)((SISLANDS_DPM2_MAX_PULSE_SKIP * (max_sclk - min_sclk)) / max_sclk);</span>
<span class="lineNum">    2368 </span><span class="lineNoCov">          0 :                 smc_state-&gt;levels[i].dpm2.NearTDPDec = SISLANDS_DPM2_NEAR_TDP_DEC;</span>
<span class="lineNum">    2369 </span><span class="lineNoCov">          0 :                 smc_state-&gt;levels[i].dpm2.AboveSafeInc = SISLANDS_DPM2_ABOVE_SAFE_INC;</span>
<span class="lineNum">    2370 </span><span class="lineNoCov">          0 :                 smc_state-&gt;levels[i].dpm2.BelowSafeInc = SISLANDS_DPM2_BELOW_SAFE_INC;</span>
<span class="lineNum">    2371 </span><span class="lineNoCov">          0 :                 smc_state-&gt;levels[i].dpm2.PwrEfficiencyRatio = cpu_to_be16(pwr_efficiency_ratio);</span>
<span class="lineNum">    2372 </span>            :         }
<span class="lineNum">    2373 </span>            : 
<span class="lineNum">    2374 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2375"><span class="lineNum">    2375 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2376 </span>            : 
<span class="lineNum">    2377 </span><span class="lineNoCov">          0 : static int si_populate_sq_ramping_values(struct radeon_device *rdev,</span>
<span class="lineNum">    2378 </span>            :                                          struct radeon_ps *radeon_state,
<span class="lineNum">    2379 </span>            :                                          SISLANDS_SMC_SWSTATE *smc_state)
<span class="lineNum">    2380 </span>            : {
<span class="lineNum">    2381 </span><span class="lineNoCov">          0 :         struct ni_power_info *ni_pi = ni_get_pi(rdev);</span>
<span class="lineNum">    2382 </span><span class="lineNoCov">          0 :         struct ni_ps *state = ni_get_ps(radeon_state);</span>
<span class="lineNum">    2383 </span>            :         u32 sq_power_throttle, sq_power_throttle2;
<span class="lineNum">    2384 </span><span class="lineNoCov">          0 :         bool enable_sq_ramping = ni_pi-&gt;enable_sq_ramping;</span>
<span class="lineNum">    2385 </span>            :         int i;
<span class="lineNum">    2386 </span>            : 
<span class="lineNum">    2387 </span><span class="lineNoCov">          0 :         if (state-&gt;performance_level_count == 0)</span>
<span class="lineNum">    2388 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    2389 </span>            : 
<span class="lineNum">    2390 </span><span class="lineNoCov">          0 :         if (smc_state-&gt;levelCount != state-&gt;performance_level_count)</span>
<span class="lineNum">    2391 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    2392 </span>            : 
<span class="lineNum">    2393 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.sq_ramping_threshold == 0)</span>
<span class="lineNum">    2394 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    2395 </span>            : 
<span class="lineNum">    2396 </span>            :         if (SISLANDS_DPM2_SQ_RAMP_MAX_POWER &gt; (MAX_POWER_MASK &gt;&gt; MAX_POWER_SHIFT))
<span class="lineNum">    2397 </span>            :                 enable_sq_ramping = false;
<span class="lineNum">    2398 </span>            : 
<span class="lineNum">    2399 </span>            :         if (SISLANDS_DPM2_SQ_RAMP_MIN_POWER &gt; (MIN_POWER_MASK &gt;&gt; MIN_POWER_SHIFT))
<span class="lineNum">    2400 </span>            :                 enable_sq_ramping = false;
<span class="lineNum">    2401 </span>            : 
<span class="lineNum">    2402 </span>            :         if (SISLANDS_DPM2_SQ_RAMP_MAX_POWER_DELTA &gt; (MAX_POWER_DELTA_MASK &gt;&gt; MAX_POWER_DELTA_SHIFT))
<span class="lineNum">    2403 </span>            :                 enable_sq_ramping = false;
<span class="lineNum">    2404 </span>            : 
<span class="lineNum">    2405 </span>            :         if (SISLANDS_DPM2_SQ_RAMP_STI_SIZE &gt; (STI_SIZE_MASK &gt;&gt; STI_SIZE_SHIFT))
<span class="lineNum">    2406 </span>            :                 enable_sq_ramping = false;
<span class="lineNum">    2407 </span>            : 
<span class="lineNum">    2408 </span>            :         if (SISLANDS_DPM2_SQ_RAMP_LTI_RATIO &gt; (LTI_RATIO_MASK &gt;&gt; LTI_RATIO_SHIFT))
<span class="lineNum">    2409 </span>            :                 enable_sq_ramping = false;
<span class="lineNum">    2410 </span>            : 
<span class="lineNum">    2411 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; state-&gt;performance_level_count; i++) {</span>
<span class="lineNum">    2412 </span>            :                 sq_power_throttle = 0;
<span class="lineNum">    2413 </span>            :                 sq_power_throttle2 = 0;
<span class="lineNum">    2414 </span>            : 
<span class="lineNum">    2415 </span><span class="lineNoCov">          0 :                 if ((state-&gt;performance_levels[i].sclk &gt;= rdev-&gt;pm.dpm.sq_ramping_threshold) &amp;&amp;</span>
<span class="lineNum">    2416 </span>            :                     enable_sq_ramping) {
<span class="lineNum">    2417 </span>            :                         sq_power_throttle |= MAX_POWER(SISLANDS_DPM2_SQ_RAMP_MAX_POWER);
<span class="lineNum">    2418 </span>            :                         sq_power_throttle |= MIN_POWER(SISLANDS_DPM2_SQ_RAMP_MIN_POWER);
<span class="lineNum">    2419 </span>            :                         sq_power_throttle2 |= MAX_POWER_DELTA(SISLANDS_DPM2_SQ_RAMP_MAX_POWER_DELTA);
<span class="lineNum">    2420 </span>            :                         sq_power_throttle2 |= STI_SIZE(SISLANDS_DPM2_SQ_RAMP_STI_SIZE);
<span class="lineNum">    2421 </span>            :                         sq_power_throttle2 |= LTI_RATIO(SISLANDS_DPM2_SQ_RAMP_LTI_RATIO);
<span class="lineNum">    2422 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    2423 </span>            :                         sq_power_throttle |= MAX_POWER_MASK | MIN_POWER_MASK;
<span class="lineNum">    2424 </span>            :                         sq_power_throttle2 |= MAX_POWER_DELTA_MASK | STI_SIZE_MASK | LTI_RATIO_MASK;
<span class="lineNum">    2425 </span>            :                 }
<span class="lineNum">    2426 </span>            : 
<span class="lineNum">    2427 </span><span class="lineNoCov">          0 :                 smc_state-&gt;levels[i].SQPowerThrottle = cpu_to_be32(sq_power_throttle);</span>
<span class="lineNum">    2428 </span><span class="lineNoCov">          0 :                 smc_state-&gt;levels[i].SQPowerThrottle_2 = cpu_to_be32(sq_power_throttle2);</span>
<span class="lineNum">    2429 </span>            :         }
<span class="lineNum">    2430 </span>            : 
<span class="lineNum">    2431 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2432"><span class="lineNum">    2432 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2433 </span>            : 
<span class="lineNum">    2434 </span><span class="lineNoCov">          0 : static int si_enable_power_containment(struct radeon_device *rdev,</span>
<span class="lineNum">    2435 </span>            :                                        struct radeon_ps *radeon_new_state,
<span class="lineNum">    2436 </span>            :                                        bool enable)
<span class="lineNum">    2437 </span>            : {
<span class="lineNum">    2438 </span><span class="lineNoCov">          0 :         struct ni_power_info *ni_pi = ni_get_pi(rdev);</span>
<span class="lineNum">    2439 </span>            :         PPSMC_Result smc_result;
<span class="lineNum">    2440 </span>            :         int ret = 0;
<span class="lineNum">    2441 </span>            : 
<span class="lineNum">    2442 </span><span class="lineNoCov">          0 :         if (ni_pi-&gt;enable_power_containment) {</span>
<span class="lineNum">    2443 </span><span class="lineNoCov">          0 :                 if (enable) {</span>
<span class="lineNum">    2444 </span><span class="lineNoCov">          0 :                         if (!si_should_disable_uvd_powertune(rdev, radeon_new_state)) {</span>
<span class="lineNum">    2445 </span><span class="lineNoCov">          0 :                                 smc_result = si_send_msg_to_smc(rdev, PPSMC_TDPClampingActive);</span>
<span class="lineNum">    2446 </span><span class="lineNoCov">          0 :                                 if (smc_result != PPSMC_Result_OK) {</span>
<span class="lineNum">    2447 </span>            :                                         ret = -EINVAL;
<span class="lineNum">    2448 </span><span class="lineNoCov">          0 :                                         ni_pi-&gt;pc_enabled = false;</span>
<span class="lineNum">    2449 </span><span class="lineNoCov">          0 :                                 } else {</span>
<span class="lineNum">    2450 </span><span class="lineNoCov">          0 :                                         ni_pi-&gt;pc_enabled = true;</span>
<span class="lineNum">    2451 </span>            :                                 }
<span class="lineNum">    2452 </span>            :                         }
<span class="lineNum">    2453 </span>            :                 } else {
<span class="lineNum">    2454 </span><span class="lineNoCov">          0 :                         smc_result = si_send_msg_to_smc(rdev, PPSMC_TDPClampingInactive);</span>
<span class="lineNum">    2455 </span><span class="lineNoCov">          0 :                         if (smc_result != PPSMC_Result_OK)</span>
<span class="lineNum">    2456 </span><span class="lineNoCov">          0 :                                 ret = -EINVAL;</span>
<span class="lineNum">    2457 </span><span class="lineNoCov">          0 :                         ni_pi-&gt;pc_enabled = false;</span>
<span class="lineNum">    2458 </span>            :                 }
<span class="lineNum">    2459 </span>            :         }
<span class="lineNum">    2460 </span>            : 
<span class="lineNum">    2461 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="2462"><span class="lineNum">    2462 </span>            : }</a>
<span class="lineNum">    2463 </span>            : 
<span class="lineNum">    2464 </span><span class="lineNoCov">          0 : static int si_initialize_smc_dte_tables(struct radeon_device *rdev)</span>
<span class="lineNum">    2465 </span>            : {
<span class="lineNum">    2466 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    2467 </span>            :         int ret = 0;
<span class="lineNum">    2468 </span><span class="lineNoCov">          0 :         struct si_dte_data *dte_data = &amp;si_pi-&gt;dte_data;</span>
<span class="lineNum">    2469 </span>            :         Smc_SIslands_DTE_Configuration *dte_tables = NULL;
<span class="lineNum">    2470 </span>            :         u32 table_size;
<span class="lineNum">    2471 </span>            :         u8 tdep_count;
<span class="lineNum">    2472 </span>            :         u32 i;
<span class="lineNum">    2473 </span>            : 
<span class="lineNum">    2474 </span><span class="lineNoCov">          0 :         if (dte_data == NULL)</span>
<span class="lineNum">    2475 </span><span class="lineNoCov">          0 :                 si_pi-&gt;enable_dte = false;</span>
<span class="lineNum">    2476 </span>            : 
<span class="lineNum">    2477 </span><span class="lineNoCov">          0 :         if (si_pi-&gt;enable_dte == false)</span>
<span class="lineNum">    2478 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    2479 </span>            : 
<span class="lineNum">    2480 </span><span class="lineNoCov">          0 :         if (dte_data-&gt;k &lt;= 0)</span>
<span class="lineNum">    2481 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    2482 </span>            : 
<span class="lineNum">    2483 </span><span class="lineNoCov">          0 :         dte_tables = kzalloc(sizeof(Smc_SIslands_DTE_Configuration), GFP_KERNEL);</span>
<span class="lineNum">    2484 </span><span class="lineNoCov">          0 :         if (dte_tables == NULL) {</span>
<span class="lineNum">    2485 </span><span class="lineNoCov">          0 :                 si_pi-&gt;enable_dte = false;</span>
<span class="lineNum">    2486 </span><span class="lineNoCov">          0 :                 return -ENOMEM;</span>
<span class="lineNum">    2487 </span>            :         }
<span class="lineNum">    2488 </span>            : 
<span class="lineNum">    2489 </span><span class="lineNoCov">          0 :         table_size = dte_data-&gt;k;</span>
<span class="lineNum">    2490 </span>            : 
<span class="lineNum">    2491 </span><span class="lineNoCov">          0 :         if (table_size &gt; SMC_SISLANDS_DTE_MAX_FILTER_STAGES)</span>
<span class="lineNum">    2492 </span>            :                 table_size = SMC_SISLANDS_DTE_MAX_FILTER_STAGES;
<span class="lineNum">    2493 </span>            : 
<span class="lineNum">    2494 </span><span class="lineNoCov">          0 :         tdep_count = dte_data-&gt;tdep_count;</span>
<span class="lineNum">    2495 </span><span class="lineNoCov">          0 :         if (tdep_count &gt; SMC_SISLANDS_DTE_MAX_TEMPERATURE_DEPENDENT_ARRAY_SIZE)</span>
<span class="lineNum">    2496 </span>            :                 tdep_count = SMC_SISLANDS_DTE_MAX_TEMPERATURE_DEPENDENT_ARRAY_SIZE;
<span class="lineNum">    2497 </span>            : 
<span class="lineNum">    2498 </span><span class="lineNoCov">          0 :         dte_tables-&gt;K = cpu_to_be32(table_size);</span>
<span class="lineNum">    2499 </span><span class="lineNoCov">          0 :         dte_tables-&gt;T0 = cpu_to_be32(dte_data-&gt;t0);</span>
<span class="lineNum">    2500 </span><span class="lineNoCov">          0 :         dte_tables-&gt;MaxT = cpu_to_be32(dte_data-&gt;max_t);</span>
<span class="lineNum">    2501 </span><span class="lineNoCov">          0 :         dte_tables-&gt;WindowSize = dte_data-&gt;window_size;</span>
<span class="lineNum">    2502 </span><span class="lineNoCov">          0 :         dte_tables-&gt;temp_select = dte_data-&gt;temp_select;</span>
<span class="lineNum">    2503 </span><span class="lineNoCov">          0 :         dte_tables-&gt;DTE_mode = dte_data-&gt;dte_mode;</span>
<span class="lineNum">    2504 </span><span class="lineNoCov">          0 :         dte_tables-&gt;Tthreshold = cpu_to_be32(dte_data-&gt;t_threshold);</span>
<span class="lineNum">    2505 </span>            : 
<span class="lineNum">    2506 </span><span class="lineNoCov">          0 :         if (tdep_count &gt; 0)</span>
<span class="lineNum">    2507 </span><span class="lineNoCov">          0 :                 table_size--;</span>
<span class="lineNum">    2508 </span>            : 
<span class="lineNum">    2509 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; table_size; i++) {</span>
<span class="lineNum">    2510 </span><span class="lineNoCov">          0 :                 dte_tables-&gt;tau[i] = cpu_to_be32(dte_data-&gt;tau[i]);</span>
<span class="lineNum">    2511 </span><span class="lineNoCov">          0 :                 dte_tables-&gt;R[i]   = cpu_to_be32(dte_data-&gt;r[i]);</span>
<span class="lineNum">    2512 </span>            :         }
<span class="lineNum">    2513 </span>            : 
<span class="lineNum">    2514 </span><span class="lineNoCov">          0 :         dte_tables-&gt;Tdep_count = tdep_count;</span>
<span class="lineNum">    2515 </span>            : 
<span class="lineNum">    2516 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; (u32)tdep_count; i++) {</span>
<span class="lineNum">    2517 </span><span class="lineNoCov">          0 :                 dte_tables-&gt;T_limits[i] = dte_data-&gt;t_limits[i];</span>
<span class="lineNum">    2518 </span><span class="lineNoCov">          0 :                 dte_tables-&gt;Tdep_tau[i] = cpu_to_be32(dte_data-&gt;tdep_tau[i]);</span>
<span class="lineNum">    2519 </span><span class="lineNoCov">          0 :                 dte_tables-&gt;Tdep_R[i] = cpu_to_be32(dte_data-&gt;tdep_r[i]);</span>
<span class="lineNum">    2520 </span>            :         }
<span class="lineNum">    2521 </span>            : 
<span class="lineNum">    2522 </span><span class="lineNoCov">          0 :         ret = si_copy_bytes_to_smc(rdev, si_pi-&gt;dte_table_start, (u8 *)dte_tables,</span>
<span class="lineNum">    2523 </span><span class="lineNoCov">          0 :                                    sizeof(Smc_SIslands_DTE_Configuration), si_pi-&gt;sram_end);</span>
<span class="lineNum">    2524 </span><span class="lineNoCov">          0 :         kfree(dte_tables);</span>
<span class="lineNum">    2525 </span>            : 
<span class="lineNum">    2526 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="2527"><span class="lineNum">    2527 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2528 </span>            : 
<span class="lineNum">    2529 </span><span class="lineNoCov">          0 : static int si_get_cac_std_voltage_max_min(struct radeon_device *rdev,</span>
<span class="lineNum">    2530 </span>            :                                           u16 *max, u16 *min)
<span class="lineNum">    2531 </span>            : {
<span class="lineNum">    2532 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    2533 </span>            :         struct radeon_cac_leakage_table *table =
<span class="lineNum">    2534 </span><span class="lineNoCov">          0 :                 &amp;rdev-&gt;pm.dpm.dyn_state.cac_leakage_table;</span>
<span class="lineNum">    2535 </span>            :         u32 i;
<span class="lineNum">    2536 </span>            :         u32 v0_loadline;
<span class="lineNum">    2537 </span>            : 
<span class="lineNum">    2538 </span>            : 
<span class="lineNum">    2539 </span><span class="lineNoCov">          0 :         if (table == NULL)</span>
<span class="lineNum">    2540 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    2541 </span>            : 
<span class="lineNum">    2542 </span><span class="lineNoCov">          0 :         *max = 0;</span>
<span class="lineNum">    2543 </span><span class="lineNoCov">          0 :         *min = 0xFFFF;</span>
<span class="lineNum">    2544 </span>            : 
<span class="lineNum">    2545 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; table-&gt;count; i++) {</span>
<span class="lineNum">    2546 </span><span class="lineNoCov">          0 :                 if (table-&gt;entries[i].vddc &gt; *max)</span>
<span class="lineNum">    2547 </span><span class="lineNoCov">          0 :                         *max = table-&gt;entries[i].vddc;</span>
<span class="lineNum">    2548 </span><span class="lineNoCov">          0 :                 if (table-&gt;entries[i].vddc &lt; *min)</span>
<span class="lineNum">    2549 </span><span class="lineNoCov">          0 :                         *min = table-&gt;entries[i].vddc;</span>
<span class="lineNum">    2550 </span>            :         }
<span class="lineNum">    2551 </span>            : 
<span class="lineNum">    2552 </span><span class="lineNoCov">          0 :         if (si_pi-&gt;powertune_data-&gt;lkge_lut_v0_percent &gt; 100)</span>
<span class="lineNum">    2553 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    2554 </span>            : 
<span class="lineNum">    2555 </span><span class="lineNoCov">          0 :         v0_loadline = (*min) * (100 - si_pi-&gt;powertune_data-&gt;lkge_lut_v0_percent) / 100;</span>
<span class="lineNum">    2556 </span>            : 
<span class="lineNum">    2557 </span><span class="lineNoCov">          0 :         if (v0_loadline &gt; 0xFFFFUL)</span>
<span class="lineNum">    2558 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    2559 </span>            : 
<span class="lineNum">    2560 </span><span class="lineNoCov">          0 :         *min = (u16)v0_loadline;</span>
<span class="lineNum">    2561 </span>            : 
<span class="lineNum">    2562 </span><span class="lineNoCov">          0 :         if ((*min &gt; *max) || (*max == 0) || (*min == 0))</span>
<span class="lineNum">    2563 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    2564 </span>            : 
<span class="lineNum">    2565 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2566"><span class="lineNum">    2566 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2567 </span>            : 
<span class="lineNum">    2568 </span><span class="lineNoCov">          0 : static u16 si_get_cac_std_voltage_step(u16 max, u16 min)</span>
<span class="lineNum">    2569 </span>            : {
<span class="lineNum">    2570 </span><span class="lineNoCov">          0 :         return ((max - min) + (SMC_SISLANDS_LKGE_LUT_NUM_OF_VOLT_ENTRIES - 1)) /</span>
<span class="lineNum">    2571 </span>            :                 SMC_SISLANDS_LKGE_LUT_NUM_OF_VOLT_ENTRIES;
<a name="2572"><span class="lineNum">    2572 </span>            : }</a>
<span class="lineNum">    2573 </span>            : 
<span class="lineNum">    2574 </span><span class="lineNoCov">          0 : static int si_init_dte_leakage_table(struct radeon_device *rdev,</span>
<span class="lineNum">    2575 </span>            :                                      PP_SIslands_CacConfig *cac_tables,
<span class="lineNum">    2576 </span>            :                                      u16 vddc_max, u16 vddc_min, u16 vddc_step,
<span class="lineNum">    2577 </span>            :                                      u16 t0, u16 t_step)
<span class="lineNum">    2578 </span>            : {
<span class="lineNum">    2579 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    2580 </span><span class="lineNoCov">          0 :         u32 leakage;</span>
<span class="lineNum">    2581 </span>            :         unsigned int i, j;
<span class="lineNum">    2582 </span>            :         s32 t;
<span class="lineNum">    2583 </span>            :         u32 smc_leakage;
<span class="lineNum">    2584 </span>            :         u32 scaling_factor;
<span class="lineNum">    2585 </span>            :         u16 voltage;
<span class="lineNum">    2586 </span>            : 
<span class="lineNum">    2587 </span><span class="lineNoCov">          0 :         scaling_factor = si_get_smc_power_scaling_factor(rdev);</span>
<span class="lineNum">    2588 </span>            : 
<span class="lineNum">    2589 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; SMC_SISLANDS_LKGE_LUT_NUM_OF_TEMP_ENTRIES ; i++) {</span>
<span class="lineNum">    2590 </span><span class="lineNoCov">          0 :                 t = (1000 * (i * t_step + t0));</span>
<span class="lineNum">    2591 </span>            : 
<span class="lineNum">    2592 </span><span class="lineNoCov">          0 :                 for (j = 0; j &lt; SMC_SISLANDS_LKGE_LUT_NUM_OF_VOLT_ENTRIES; j++) {</span>
<span class="lineNum">    2593 </span><span class="lineNoCov">          0 :                         voltage = vddc_max - (vddc_step * j);</span>
<span class="lineNum">    2594 </span>            : 
<span class="lineNum">    2595 </span><span class="lineNoCov">          0 :                         si_calculate_leakage_for_v_and_t(rdev,</span>
<span class="lineNum">    2596 </span><span class="lineNoCov">          0 :                                                          &amp;si_pi-&gt;powertune_data-&gt;leakage_coefficients,</span>
<span class="lineNum">    2597 </span>            :                                                          voltage,
<span class="lineNum">    2598 </span>            :                                                          t,
<span class="lineNum">    2599 </span><span class="lineNoCov">          0 :                                                          si_pi-&gt;dyn_powertune_data.cac_leakage,</span>
<span class="lineNum">    2600 </span>            :                                                          &amp;leakage);
<span class="lineNum">    2601 </span>            : 
<span class="lineNum">    2602 </span><span class="lineNoCov">          0 :                         smc_leakage = si_scale_power_for_smc(leakage, scaling_factor) / 4;</span>
<span class="lineNum">    2603 </span>            : 
<span class="lineNum">    2604 </span><span class="lineNoCov">          0 :                         if (smc_leakage &gt; 0xFFFF)</span>
<span class="lineNum">    2605 </span>            :                                 smc_leakage = 0xFFFF;
<span class="lineNum">    2606 </span>            : 
<span class="lineNum">    2607 </span><span class="lineNoCov">          0 :                         cac_tables-&gt;cac_lkge_lut[i][SMC_SISLANDS_LKGE_LUT_NUM_OF_VOLT_ENTRIES-1-j] =</span>
<span class="lineNum">    2608 </span><span class="lineNoCov">          0 :                                 cpu_to_be16((u16)smc_leakage);</span>
<span class="lineNum">    2609 </span>            :                 }
<span class="lineNum">    2610 </span>            :         }
<span class="lineNum">    2611 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2612"><span class="lineNum">    2612 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2613 </span>            : 
<span class="lineNum">    2614 </span><span class="lineNoCov">          0 : static int si_init_simplified_leakage_table(struct radeon_device *rdev,</span>
<span class="lineNum">    2615 </span>            :                                             PP_SIslands_CacConfig *cac_tables,
<span class="lineNum">    2616 </span>            :                                             u16 vddc_max, u16 vddc_min, u16 vddc_step)
<span class="lineNum">    2617 </span>            : {
<span class="lineNum">    2618 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    2619 </span><span class="lineNoCov">          0 :         u32 leakage;</span>
<span class="lineNum">    2620 </span>            :         unsigned int i, j;
<span class="lineNum">    2621 </span>            :         u32 smc_leakage;
<span class="lineNum">    2622 </span>            :         u32 scaling_factor;
<span class="lineNum">    2623 </span>            :         u16 voltage;
<span class="lineNum">    2624 </span>            : 
<span class="lineNum">    2625 </span><span class="lineNoCov">          0 :         scaling_factor = si_get_smc_power_scaling_factor(rdev);</span>
<span class="lineNum">    2626 </span>            : 
<span class="lineNum">    2627 </span><span class="lineNoCov">          0 :         for (j = 0; j &lt; SMC_SISLANDS_LKGE_LUT_NUM_OF_VOLT_ENTRIES; j++) {</span>
<span class="lineNum">    2628 </span><span class="lineNoCov">          0 :                 voltage = vddc_max - (vddc_step * j);</span>
<span class="lineNum">    2629 </span>            : 
<span class="lineNum">    2630 </span><span class="lineNoCov">          0 :                 si_calculate_leakage_for_v(rdev,</span>
<span class="lineNum">    2631 </span><span class="lineNoCov">          0 :                                            &amp;si_pi-&gt;powertune_data-&gt;leakage_coefficients,</span>
<span class="lineNum">    2632 </span><span class="lineNoCov">          0 :                                            si_pi-&gt;powertune_data-&gt;fixed_kt,</span>
<span class="lineNum">    2633 </span>            :                                            voltage,
<span class="lineNum">    2634 </span><span class="lineNoCov">          0 :                                            si_pi-&gt;dyn_powertune_data.cac_leakage,</span>
<span class="lineNum">    2635 </span>            :                                            &amp;leakage);
<span class="lineNum">    2636 </span>            : 
<span class="lineNum">    2637 </span><span class="lineNoCov">          0 :                 smc_leakage = si_scale_power_for_smc(leakage, scaling_factor) / 4;</span>
<span class="lineNum">    2638 </span>            : 
<span class="lineNum">    2639 </span><span class="lineNoCov">          0 :                 if (smc_leakage &gt; 0xFFFF)</span>
<span class="lineNum">    2640 </span>            :                         smc_leakage = 0xFFFF;
<span class="lineNum">    2641 </span>            : 
<span class="lineNum">    2642 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; SMC_SISLANDS_LKGE_LUT_NUM_OF_TEMP_ENTRIES ; i++)</span>
<span class="lineNum">    2643 </span><span class="lineNoCov">          0 :                         cac_tables-&gt;cac_lkge_lut[i][SMC_SISLANDS_LKGE_LUT_NUM_OF_VOLT_ENTRIES-1-j] =</span>
<span class="lineNum">    2644 </span><span class="lineNoCov">          0 :                                 cpu_to_be16((u16)smc_leakage);</span>
<span class="lineNum">    2645 </span>            :         }
<span class="lineNum">    2646 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2647"><span class="lineNum">    2647 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2648 </span>            : 
<span class="lineNum">    2649 </span><span class="lineNoCov">          0 : static int si_initialize_smc_cac_tables(struct radeon_device *rdev)</span>
<span class="lineNum">    2650 </span>            : {
<span class="lineNum">    2651 </span><span class="lineNoCov">          0 :         struct ni_power_info *ni_pi = ni_get_pi(rdev);</span>
<span class="lineNum">    2652 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    2653 </span>            :         PP_SIslands_CacConfig *cac_tables = NULL;
<span class="lineNum">    2654 </span><span class="lineNoCov">          0 :         u16 vddc_max, vddc_min, vddc_step;</span>
<span class="lineNum">    2655 </span>            :         u16 t0, t_step;
<span class="lineNum">    2656 </span>            :         u32 load_line_slope, reg;
<span class="lineNum">    2657 </span>            :         int ret = 0;
<span class="lineNum">    2658 </span><span class="lineNoCov">          0 :         u32 ticks_per_us = radeon_get_xclk(rdev) / 100;</span>
<span class="lineNum">    2659 </span>            : 
<span class="lineNum">    2660 </span><span class="lineNoCov">          0 :         if (ni_pi-&gt;enable_cac == false)</span>
<span class="lineNum">    2661 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    2662 </span>            : 
<span class="lineNum">    2663 </span><span class="lineNoCov">          0 :         cac_tables = kzalloc(sizeof(PP_SIslands_CacConfig), GFP_KERNEL);</span>
<span class="lineNum">    2664 </span><span class="lineNoCov">          0 :         if (!cac_tables)</span>
<span class="lineNum">    2665 </span><span class="lineNoCov">          0 :                 return -ENOMEM;</span>
<span class="lineNum">    2666 </span>            : 
<span class="lineNum">    2667 </span><span class="lineNoCov">          0 :         reg = RREG32(CG_CAC_CTRL) &amp; ~CAC_WINDOW_MASK;</span>
<span class="lineNum">    2668 </span><span class="lineNoCov">          0 :         reg |= CAC_WINDOW(si_pi-&gt;powertune_data-&gt;cac_window);</span>
<span class="lineNum">    2669 </span><span class="lineNoCov">          0 :         WREG32(CG_CAC_CTRL, reg);</span>
<span class="lineNum">    2670 </span>            : 
<span class="lineNum">    2671 </span><span class="lineNoCov">          0 :         si_pi-&gt;dyn_powertune_data.cac_leakage = rdev-&gt;pm.dpm.cac_leakage;</span>
<span class="lineNum">    2672 </span><span class="lineNoCov">          0 :         si_pi-&gt;dyn_powertune_data.dc_pwr_value =</span>
<span class="lineNum">    2673 </span><span class="lineNoCov">          0 :                 si_pi-&gt;powertune_data-&gt;dc_cac[NISLANDS_DCCAC_LEVEL_0];</span>
<span class="lineNum">    2674 </span><span class="lineNoCov">          0 :         si_pi-&gt;dyn_powertune_data.wintime = si_calculate_cac_wintime(rdev);</span>
<span class="lineNum">    2675 </span><span class="lineNoCov">          0 :         si_pi-&gt;dyn_powertune_data.shift_n = si_pi-&gt;powertune_data-&gt;shift_n_default;</span>
<span class="lineNum">    2676 </span>            : 
<span class="lineNum">    2677 </span><span class="lineNoCov">          0 :         si_pi-&gt;dyn_powertune_data.leakage_minimum_temperature = 80 * 1000;</span>
<span class="lineNum">    2678 </span>            : 
<span class="lineNum">    2679 </span><span class="lineNoCov">          0 :         ret = si_get_cac_std_voltage_max_min(rdev, &amp;vddc_max, &amp;vddc_min);</span>
<span class="lineNum">    2680 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    2681 </span>            :                 goto done_free;
<span class="lineNum">    2682 </span>            : 
<span class="lineNum">    2683 </span><span class="lineNoCov">          0 :         vddc_step = si_get_cac_std_voltage_step(vddc_max, vddc_min);</span>
<span class="lineNum">    2684 </span><span class="lineNoCov">          0 :         vddc_min = vddc_max - (vddc_step * (SMC_SISLANDS_LKGE_LUT_NUM_OF_VOLT_ENTRIES - 1));</span>
<span class="lineNum">    2685 </span>            :         t_step = 4;
<span class="lineNum">    2686 </span>            :         t0 = 60;
<span class="lineNum">    2687 </span>            : 
<span class="lineNum">    2688 </span><span class="lineNoCov">          0 :         if (si_pi-&gt;enable_dte || ni_pi-&gt;driver_calculate_cac_leakage)</span>
<span class="lineNum">    2689 </span><span class="lineNoCov">          0 :                 ret = si_init_dte_leakage_table(rdev, cac_tables,</span>
<span class="lineNum">    2690 </span><span class="lineNoCov">          0 :                                                 vddc_max, vddc_min, vddc_step,</span>
<span class="lineNum">    2691 </span>            :                                                 t0, t_step);
<span class="lineNum">    2692 </span>            :         else
<span class="lineNum">    2693 </span><span class="lineNoCov">          0 :                 ret = si_init_simplified_leakage_table(rdev, cac_tables,</span>
<span class="lineNum">    2694 </span><span class="lineNoCov">          0 :                                                        vddc_max, vddc_min, vddc_step);</span>
<span class="lineNum">    2695 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    2696 </span>            :                 goto done_free;
<span class="lineNum">    2697 </span>            : 
<span class="lineNum">    2698 </span><span class="lineNoCov">          0 :         load_line_slope = ((u32)rdev-&gt;pm.dpm.load_line_slope &lt;&lt; SMC_SISLANDS_SCALE_R) / 100;</span>
<span class="lineNum">    2699 </span>            : 
<span class="lineNum">    2700 </span><span class="lineNoCov">          0 :         cac_tables-&gt;l2numWin_TDP = cpu_to_be32(si_pi-&gt;dyn_powertune_data.l2_lta_window_size);</span>
<span class="lineNum">    2701 </span><span class="lineNoCov">          0 :         cac_tables-&gt;lts_truncate_n = si_pi-&gt;dyn_powertune_data.lts_truncate;</span>
<span class="lineNum">    2702 </span><span class="lineNoCov">          0 :         cac_tables-&gt;SHIFT_N = si_pi-&gt;dyn_powertune_data.shift_n;</span>
<span class="lineNum">    2703 </span><span class="lineNoCov">          0 :         cac_tables-&gt;lkge_lut_V0 = cpu_to_be32((u32)vddc_min);</span>
<span class="lineNum">    2704 </span><span class="lineNoCov">          0 :         cac_tables-&gt;lkge_lut_Vstep = cpu_to_be32((u32)vddc_step);</span>
<span class="lineNum">    2705 </span><span class="lineNoCov">          0 :         cac_tables-&gt;R_LL = cpu_to_be32(load_line_slope);</span>
<span class="lineNum">    2706 </span><span class="lineNoCov">          0 :         cac_tables-&gt;WinTime = cpu_to_be32(si_pi-&gt;dyn_powertune_data.wintime);</span>
<span class="lineNum">    2707 </span><span class="lineNoCov">          0 :         cac_tables-&gt;calculation_repeats = cpu_to_be32(2);</span>
<span class="lineNum">    2708 </span><span class="lineNoCov">          0 :         cac_tables-&gt;dc_cac = cpu_to_be32(0);</span>
<span class="lineNum">    2709 </span><span class="lineNoCov">          0 :         cac_tables-&gt;log2_PG_LKG_SCALE = 12;</span>
<span class="lineNum">    2710 </span><span class="lineNoCov">          0 :         cac_tables-&gt;cac_temp = si_pi-&gt;powertune_data-&gt;operating_temp;</span>
<span class="lineNum">    2711 </span><span class="lineNoCov">          0 :         cac_tables-&gt;lkge_lut_T0 = cpu_to_be32((u32)t0);</span>
<span class="lineNum">    2712 </span><span class="lineNoCov">          0 :         cac_tables-&gt;lkge_lut_Tstep = cpu_to_be32((u32)t_step);</span>
<span class="lineNum">    2713 </span>            : 
<span class="lineNum">    2714 </span><span class="lineNoCov">          0 :         ret = si_copy_bytes_to_smc(rdev, si_pi-&gt;cac_table_start, (u8 *)cac_tables,</span>
<span class="lineNum">    2715 </span><span class="lineNoCov">          0 :                                    sizeof(PP_SIslands_CacConfig), si_pi-&gt;sram_end);</span>
<span class="lineNum">    2716 </span>            : 
<span class="lineNum">    2717 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    2718 </span>            :                 goto done_free;
<span class="lineNum">    2719 </span>            : 
<span class="lineNum">    2720 </span><span class="lineNoCov">          0 :         ret = si_write_smc_soft_register(rdev, SI_SMC_SOFT_REGISTER_ticks_per_us, ticks_per_us);</span>
<span class="lineNum">    2721 </span>            : 
<span class="lineNum">    2722 </span>            : done_free:
<span class="lineNum">    2723 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    2724 </span><span class="lineNoCov">          0 :                 ni_pi-&gt;enable_cac = false;</span>
<span class="lineNum">    2725 </span><span class="lineNoCov">          0 :                 ni_pi-&gt;enable_power_containment = false;</span>
<span class="lineNum">    2726 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2727 </span>            : 
<span class="lineNum">    2728 </span><span class="lineNoCov">          0 :         kfree(cac_tables);</span>
<span class="lineNum">    2729 </span>            : 
<span class="lineNum">    2730 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2731"><span class="lineNum">    2731 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2732 </span>            : 
<span class="lineNum">    2733 </span><span class="lineNoCov">          0 : static int si_program_cac_config_registers(struct radeon_device *rdev,</span>
<span class="lineNum">    2734 </span>            :                                            const struct si_cac_config_reg *cac_config_regs)
<span class="lineNum">    2735 </span>            : {
<span class="lineNum">    2736 </span>            :         const struct si_cac_config_reg *config_regs = cac_config_regs;
<span class="lineNum">    2737 </span>            :         u32 data = 0, offset;
<span class="lineNum">    2738 </span>            : 
<span class="lineNum">    2739 </span><span class="lineNoCov">          0 :         if (!config_regs)</span>
<span class="lineNum">    2740 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    2741 </span>            : 
<span class="lineNum">    2742 </span><span class="lineNoCov">          0 :         while (config_regs-&gt;offset != 0xFFFFFFFF) {</span>
<span class="lineNum">    2743 </span><span class="lineNoCov">          0 :                 switch (config_regs-&gt;type) {</span>
<span class="lineNum">    2744 </span>            :                 case SISLANDS_CACCONFIG_CGIND:
<span class="lineNum">    2745 </span><span class="lineNoCov">          0 :                         offset = SMC_CG_IND_START + config_regs-&gt;offset;</span>
<span class="lineNum">    2746 </span><span class="lineNoCov">          0 :                         if (offset &lt; SMC_CG_IND_END)</span>
<span class="lineNum">    2747 </span><span class="lineNoCov">          0 :                                 data = RREG32_SMC(offset);</span>
<span class="lineNum">    2748 </span>            :                         break;
<span class="lineNum">    2749 </span>            :                 default:
<span class="lineNum">    2750 </span><span class="lineNoCov">          0 :                         data = RREG32(config_regs-&gt;offset &lt;&lt; 2);</span>
<span class="lineNum">    2751 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2752 </span>            :                 }
<span class="lineNum">    2753 </span>            : 
<span class="lineNum">    2754 </span><span class="lineNoCov">          0 :                 data &amp;= ~config_regs-&gt;mask;</span>
<span class="lineNum">    2755 </span><span class="lineNoCov">          0 :                 data |= ((config_regs-&gt;value &lt;&lt; config_regs-&gt;shift) &amp; config_regs-&gt;mask);</span>
<span class="lineNum">    2756 </span>            : 
<span class="lineNum">    2757 </span><span class="lineNoCov">          0 :                 switch (config_regs-&gt;type) {</span>
<span class="lineNum">    2758 </span>            :                 case SISLANDS_CACCONFIG_CGIND:
<span class="lineNum">    2759 </span><span class="lineNoCov">          0 :                         offset = SMC_CG_IND_START + config_regs-&gt;offset;</span>
<span class="lineNum">    2760 </span><span class="lineNoCov">          0 :                         if (offset &lt; SMC_CG_IND_END)</span>
<span class="lineNum">    2761 </span><span class="lineNoCov">          0 :                                 WREG32_SMC(offset, data);</span>
<span class="lineNum">    2762 </span>            :                         break;
<span class="lineNum">    2763 </span>            :                 default:
<span class="lineNum">    2764 </span><span class="lineNoCov">          0 :                         WREG32(config_regs-&gt;offset &lt;&lt; 2, data);</span>
<span class="lineNum">    2765 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2766 </span>            :                 }
<span class="lineNum">    2767 </span><span class="lineNoCov">          0 :                 config_regs++;</span>
<span class="lineNum">    2768 </span>            :         }
<span class="lineNum">    2769 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2770"><span class="lineNum">    2770 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2771 </span>            : 
<span class="lineNum">    2772 </span><span class="lineNoCov">          0 : static int si_initialize_hardware_cac_manager(struct radeon_device *rdev)</span>
<span class="lineNum">    2773 </span>            : {
<span class="lineNum">    2774 </span><span class="lineNoCov">          0 :         struct ni_power_info *ni_pi = ni_get_pi(rdev);</span>
<span class="lineNum">    2775 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    2776 </span>            :         int ret;
<span class="lineNum">    2777 </span>            : 
<span class="lineNum">    2778 </span><span class="lineNoCov">          0 :         if ((ni_pi-&gt;enable_cac == false) ||</span>
<span class="lineNum">    2779 </span><span class="lineNoCov">          0 :             (ni_pi-&gt;cac_configuration_required == false))</span>
<span class="lineNum">    2780 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    2781 </span>            : 
<span class="lineNum">    2782 </span><span class="lineNoCov">          0 :         ret = si_program_cac_config_registers(rdev, si_pi-&gt;lcac_config);</span>
<span class="lineNum">    2783 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    2784 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    2785 </span><span class="lineNoCov">          0 :         ret = si_program_cac_config_registers(rdev, si_pi-&gt;cac_override);</span>
<span class="lineNum">    2786 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    2787 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    2788 </span><span class="lineNoCov">          0 :         ret = si_program_cac_config_registers(rdev, si_pi-&gt;cac_weights);</span>
<span class="lineNum">    2789 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    2790 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    2791 </span>            : 
<span class="lineNum">    2792 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2793"><span class="lineNum">    2793 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2794 </span>            : 
<span class="lineNum">    2795 </span><span class="lineNoCov">          0 : static int si_enable_smc_cac(struct radeon_device *rdev,</span>
<span class="lineNum">    2796 </span>            :                              struct radeon_ps *radeon_new_state,
<span class="lineNum">    2797 </span>            :                              bool enable)
<span class="lineNum">    2798 </span>            : {
<span class="lineNum">    2799 </span><span class="lineNoCov">          0 :         struct ni_power_info *ni_pi = ni_get_pi(rdev);</span>
<span class="lineNum">    2800 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    2801 </span>            :         PPSMC_Result smc_result;
<span class="lineNum">    2802 </span>            :         int ret = 0;
<span class="lineNum">    2803 </span>            : 
<span class="lineNum">    2804 </span><span class="lineNoCov">          0 :         if (ni_pi-&gt;enable_cac) {</span>
<span class="lineNum">    2805 </span><span class="lineNoCov">          0 :                 if (enable) {</span>
<span class="lineNum">    2806 </span><span class="lineNoCov">          0 :                         if (!si_should_disable_uvd_powertune(rdev, radeon_new_state)) {</span>
<span class="lineNum">    2807 </span><span class="lineNoCov">          0 :                                 if (ni_pi-&gt;support_cac_long_term_average) {</span>
<span class="lineNum">    2808 </span><span class="lineNoCov">          0 :                                         smc_result = si_send_msg_to_smc(rdev, PPSMC_CACLongTermAvgEnable);</span>
<span class="lineNum">    2809 </span><span class="lineNoCov">          0 :                                         if (smc_result != PPSMC_Result_OK)</span>
<span class="lineNum">    2810 </span><span class="lineNoCov">          0 :                                                 ni_pi-&gt;support_cac_long_term_average = false;</span>
<span class="lineNum">    2811 </span>            :                                 }
<span class="lineNum">    2812 </span>            : 
<span class="lineNum">    2813 </span><span class="lineNoCov">          0 :                                 smc_result = si_send_msg_to_smc(rdev, PPSMC_MSG_EnableCac);</span>
<span class="lineNum">    2814 </span><span class="lineNoCov">          0 :                                 if (smc_result != PPSMC_Result_OK) {</span>
<span class="lineNum">    2815 </span>            :                                         ret = -EINVAL;
<span class="lineNum">    2816 </span><span class="lineNoCov">          0 :                                         ni_pi-&gt;cac_enabled = false;</span>
<span class="lineNum">    2817 </span><span class="lineNoCov">          0 :                                 } else {</span>
<span class="lineNum">    2818 </span><span class="lineNoCov">          0 :                                         ni_pi-&gt;cac_enabled = true;</span>
<span class="lineNum">    2819 </span>            :                                 }
<span class="lineNum">    2820 </span>            : 
<span class="lineNum">    2821 </span><span class="lineNoCov">          0 :                                 if (si_pi-&gt;enable_dte) {</span>
<span class="lineNum">    2822 </span><span class="lineNoCov">          0 :                                         smc_result = si_send_msg_to_smc(rdev, PPSMC_MSG_EnableDTE);</span>
<span class="lineNum">    2823 </span><span class="lineNoCov">          0 :                                         if (smc_result != PPSMC_Result_OK)</span>
<span class="lineNum">    2824 </span><span class="lineNoCov">          0 :                                                 ret = -EINVAL;</span>
<span class="lineNum">    2825 </span>            :                                 }
<span class="lineNum">    2826 </span>            :                         }
<span class="lineNum">    2827 </span><span class="lineNoCov">          0 :                 } else if (ni_pi-&gt;cac_enabled) {</span>
<span class="lineNum">    2828 </span><span class="lineNoCov">          0 :                         if (si_pi-&gt;enable_dte)</span>
<span class="lineNum">    2829 </span><span class="lineNoCov">          0 :                                 smc_result = si_send_msg_to_smc(rdev, PPSMC_MSG_DisableDTE);</span>
<span class="lineNum">    2830 </span>            : 
<span class="lineNum">    2831 </span><span class="lineNoCov">          0 :                         smc_result = si_send_msg_to_smc(rdev, PPSMC_MSG_DisableCac);</span>
<span class="lineNum">    2832 </span>            : 
<span class="lineNum">    2833 </span><span class="lineNoCov">          0 :                         ni_pi-&gt;cac_enabled = false;</span>
<span class="lineNum">    2834 </span>            : 
<span class="lineNum">    2835 </span><span class="lineNoCov">          0 :                         if (ni_pi-&gt;support_cac_long_term_average)</span>
<span class="lineNum">    2836 </span><span class="lineNoCov">          0 :                                 smc_result = si_send_msg_to_smc(rdev, PPSMC_CACLongTermAvgDisable);</span>
<span class="lineNum">    2837 </span>            :                 }
<span class="lineNum">    2838 </span>            :         }
<span class="lineNum">    2839 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="2840"><span class="lineNum">    2840 </span>            : }</a>
<span class="lineNum">    2841 </span>            : 
<span class="lineNum">    2842 </span><span class="lineNoCov">          0 : static int si_init_smc_spll_table(struct radeon_device *rdev)</span>
<span class="lineNum">    2843 </span>            : {
<span class="lineNum">    2844 </span><span class="lineNoCov">          0 :         struct ni_power_info *ni_pi = ni_get_pi(rdev);</span>
<span class="lineNum">    2845 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    2846 </span>            :         SMC_SISLANDS_SPLL_DIV_TABLE *spll_table;
<span class="lineNum">    2847 </span><span class="lineNoCov">          0 :         SISLANDS_SMC_SCLK_VALUE sclk_params;</span>
<span class="lineNum">    2848 </span>            :         u32 fb_div, p_div;
<span class="lineNum">    2849 </span>            :         u32 clk_s, clk_v;
<span class="lineNum">    2850 </span>            :         u32 sclk = 0;
<span class="lineNum">    2851 </span>            :         int ret = 0;
<span class="lineNum">    2852 </span>            :         u32 tmp;
<span class="lineNum">    2853 </span>            :         int i;
<span class="lineNum">    2854 </span>            : 
<span class="lineNum">    2855 </span><span class="lineNoCov">          0 :         if (si_pi-&gt;spll_table_start == 0)</span>
<span class="lineNum">    2856 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    2857 </span>            : 
<span class="lineNum">    2858 </span><span class="lineNoCov">          0 :         spll_table = kzalloc(sizeof(SMC_SISLANDS_SPLL_DIV_TABLE), GFP_KERNEL);</span>
<span class="lineNum">    2859 </span><span class="lineNoCov">          0 :         if (spll_table == NULL)</span>
<span class="lineNum">    2860 </span><span class="lineNoCov">          0 :                 return -ENOMEM;</span>
<span class="lineNum">    2861 </span>            : 
<span class="lineNum">    2862 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 256; i++) {</span>
<span class="lineNum">    2863 </span><span class="lineNoCov">          0 :                 ret = si_calculate_sclk_params(rdev, sclk, &amp;sclk_params);</span>
<span class="lineNum">    2864 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    2865 </span>            :                         break;
<span class="lineNum">    2866 </span>            : 
<span class="lineNum">    2867 </span><span class="lineNoCov">          0 :                 p_div = (sclk_params.vCG_SPLL_FUNC_CNTL &amp; SPLL_PDIV_A_MASK) &gt;&gt; SPLL_PDIV_A_SHIFT;</span>
<span class="lineNum">    2868 </span><span class="lineNoCov">          0 :                 fb_div = (sclk_params.vCG_SPLL_FUNC_CNTL_3 &amp; SPLL_FB_DIV_MASK) &gt;&gt; SPLL_FB_DIV_SHIFT;</span>
<span class="lineNum">    2869 </span><span class="lineNoCov">          0 :                 clk_s = (sclk_params.vCG_SPLL_SPREAD_SPECTRUM &amp; CLK_S_MASK) &gt;&gt; CLK_S_SHIFT;</span>
<span class="lineNum">    2870 </span><span class="lineNoCov">          0 :                 clk_v = (sclk_params.vCG_SPLL_SPREAD_SPECTRUM_2 &amp; CLK_V_MASK) &gt;&gt; CLK_V_SHIFT;</span>
<span class="lineNum">    2871 </span>            : 
<span class="lineNum">    2872 </span><span class="lineNoCov">          0 :                 fb_div &amp;= ~0x00001FFF;</span>
<span class="lineNum">    2873 </span><span class="lineNoCov">          0 :                 fb_div &gt;&gt;= 1;</span>
<span class="lineNum">    2874 </span><span class="lineNoCov">          0 :                 clk_v &gt;&gt;= 6;</span>
<span class="lineNum">    2875 </span>            : 
<span class="lineNum">    2876 </span><span class="lineNoCov">          0 :                 if (p_div &amp; ~(SMC_SISLANDS_SPLL_DIV_TABLE_PDIV_MASK &gt;&gt; SMC_SISLANDS_SPLL_DIV_TABLE_PDIV_SHIFT))</span>
<span class="lineNum">    2877 </span><span class="lineNoCov">          0 :                         ret = -EINVAL;</span>
<span class="lineNum">    2878 </span><span class="lineNoCov">          0 :                 if (fb_div &amp; ~(SMC_SISLANDS_SPLL_DIV_TABLE_FBDIV_MASK &gt;&gt; SMC_SISLANDS_SPLL_DIV_TABLE_FBDIV_SHIFT))</span>
<span class="lineNum">    2879 </span><span class="lineNoCov">          0 :                         ret = -EINVAL;</span>
<span class="lineNum">    2880 </span><span class="lineNoCov">          0 :                 if (clk_s &amp; ~(SMC_SISLANDS_SPLL_DIV_TABLE_CLKS_MASK &gt;&gt; SMC_SISLANDS_SPLL_DIV_TABLE_CLKS_SHIFT))</span>
<span class="lineNum">    2881 </span><span class="lineNoCov">          0 :                         ret = -EINVAL;</span>
<span class="lineNum">    2882 </span><span class="lineNoCov">          0 :                 if (clk_v &amp; ~(SMC_SISLANDS_SPLL_DIV_TABLE_CLKV_MASK &gt;&gt; SMC_SISLANDS_SPLL_DIV_TABLE_CLKV_SHIFT))</span>
<span class="lineNum">    2883 </span><span class="lineNoCov">          0 :                         ret = -EINVAL;</span>
<span class="lineNum">    2884 </span>            : 
<span class="lineNum">    2885 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    2886 </span>            :                         break;
<span class="lineNum">    2887 </span>            : 
<span class="lineNum">    2888 </span><span class="lineNoCov">          0 :                 tmp = ((fb_div &lt;&lt; SMC_SISLANDS_SPLL_DIV_TABLE_FBDIV_SHIFT) &amp; SMC_SISLANDS_SPLL_DIV_TABLE_FBDIV_MASK) |</span>
<span class="lineNum">    2889 </span><span class="lineNoCov">          0 :                         ((p_div &lt;&lt; SMC_SISLANDS_SPLL_DIV_TABLE_PDIV_SHIFT) &amp; SMC_SISLANDS_SPLL_DIV_TABLE_PDIV_MASK);</span>
<span class="lineNum">    2890 </span><span class="lineNoCov">          0 :                 spll_table-&gt;freq[i] = cpu_to_be32(tmp);</span>
<span class="lineNum">    2891 </span>            : 
<span class="lineNum">    2892 </span><span class="lineNoCov">          0 :                 tmp = ((clk_v &lt;&lt; SMC_SISLANDS_SPLL_DIV_TABLE_CLKV_SHIFT) &amp; SMC_SISLANDS_SPLL_DIV_TABLE_CLKV_MASK) |</span>
<span class="lineNum">    2893 </span><span class="lineNoCov">          0 :                         ((clk_s &lt;&lt; SMC_SISLANDS_SPLL_DIV_TABLE_CLKS_SHIFT) &amp; SMC_SISLANDS_SPLL_DIV_TABLE_CLKS_MASK);</span>
<span class="lineNum">    2894 </span><span class="lineNoCov">          0 :                 spll_table-&gt;ss[i] = cpu_to_be32(tmp);</span>
<span class="lineNum">    2895 </span>            : 
<span class="lineNum">    2896 </span><span class="lineNoCov">          0 :                 sclk += 512;</span>
<span class="lineNum">    2897 </span>            :         }
<span class="lineNum">    2898 </span>            : 
<span class="lineNum">    2899 </span>            : 
<span class="lineNum">    2900 </span><span class="lineNoCov">          0 :         if (!ret)</span>
<span class="lineNum">    2901 </span><span class="lineNoCov">          0 :                 ret = si_copy_bytes_to_smc(rdev, si_pi-&gt;spll_table_start,</span>
<span class="lineNum">    2902 </span>            :                                            (u8 *)spll_table, sizeof(SMC_SISLANDS_SPLL_DIV_TABLE),
<span class="lineNum">    2903 </span><span class="lineNoCov">          0 :                                            si_pi-&gt;sram_end);</span>
<span class="lineNum">    2904 </span>            : 
<span class="lineNum">    2905 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    2906 </span><span class="lineNoCov">          0 :                 ni_pi-&gt;enable_power_containment = false;</span>
<span class="lineNum">    2907 </span>            : 
<span class="lineNum">    2908 </span><span class="lineNoCov">          0 :         kfree(spll_table);</span>
<span class="lineNum">    2909 </span>            : 
<span class="lineNum">    2910 </span><span class="lineNoCov">          0 :         return ret;</span>
<span class="lineNum">    2911 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2912 </span>            : 
<span class="lineNum">    2913 </span>            : struct si_dpm_quirk {
<span class="lineNum">    2914 </span>            :         u32 chip_vendor;
<span class="lineNum">    2915 </span>            :         u32 chip_device;
<span class="lineNum">    2916 </span>            :         u32 subsys_vendor;
<span class="lineNum">    2917 </span>            :         u32 subsys_device;
<span class="lineNum">    2918 </span>            :         u32 max_sclk;
<span class="lineNum">    2919 </span>            :         u32 max_mclk;
<span class="lineNum">    2920 </span>            : };
<span class="lineNum">    2921 </span>            : 
<span class="lineNum">    2922 </span>            : /* cards with dpm stability problems */
<span class="lineNum">    2923 </span>            : static struct si_dpm_quirk si_dpm_quirk_list[] = {
<span class="lineNum">    2924 </span>            :         /* PITCAIRN - https://bugs.freedesktop.org/show_bug.cgi?id=76490 */
<span class="lineNum">    2925 </span>            :         { PCI_VENDOR_ID_ATI, 0x6810, 0x1462, 0x3036, 0, 120000 },
<span class="lineNum">    2926 </span>            :         { PCI_VENDOR_ID_ATI, 0x6811, 0x174b, 0xe271, 0, 120000 },
<span class="lineNum">    2927 </span>            :         { PCI_VENDOR_ID_ATI, 0x6811, 0x174b, 0x2015, 0, 120000 },
<span class="lineNum">    2928 </span>            :         { PCI_VENDOR_ID_ATI, 0x6810, 0x174b, 0xe271, 85000, 90000 },
<span class="lineNum">    2929 </span>            :         { PCI_VENDOR_ID_ATI, 0x6811, 0x1462, 0x2015, 0, 120000 },
<span class="lineNum">    2930 </span>            :         { PCI_VENDOR_ID_ATI, 0x6811, 0x1043, 0x2015, 0, 120000 },
<span class="lineNum">    2931 </span>            :         { PCI_VENDOR_ID_ATI, 0x6811, 0x148c, 0x2015, 0, 120000 },
<span class="lineNum">    2932 </span>            :         { PCI_VENDOR_ID_ATI, 0x6810, 0x1682, 0x9275, 0, 120000 },
<span class="lineNum">    2933 </span>            :         { 0, 0, 0, 0 },
<a name="2934"><span class="lineNum">    2934 </span>            : };</a>
<span class="lineNum">    2935 </span>            : 
<span class="lineNum">    2936 </span><span class="lineNoCov">          0 : static u16 si_get_lower_of_leakage_and_vce_voltage(struct radeon_device *rdev,</span>
<span class="lineNum">    2937 </span>            :                                                    u16 vce_voltage)
<span class="lineNum">    2938 </span>            : {
<span class="lineNum">    2939 </span>            :         u16 highest_leakage = 0;
<span class="lineNum">    2940 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    2941 </span>            :         int i;
<span class="lineNum">    2942 </span>            : 
<span class="lineNum">    2943 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; si_pi-&gt;leakage_voltage.count; i++){</span>
<span class="lineNum">    2944 </span><span class="lineNoCov">          0 :                 if (highest_leakage &lt; si_pi-&gt;leakage_voltage.entries[i].voltage)</span>
<span class="lineNum">    2945 </span><span class="lineNoCov">          0 :                         highest_leakage = si_pi-&gt;leakage_voltage.entries[i].voltage;</span>
<span class="lineNum">    2946 </span>            :         }
<span class="lineNum">    2947 </span>            : 
<span class="lineNum">    2948 </span><span class="lineNoCov">          0 :         if (si_pi-&gt;leakage_voltage.count &amp;&amp; (highest_leakage &lt; vce_voltage))</span>
<span class="lineNum">    2949 </span><span class="lineNoCov">          0 :                 return highest_leakage;</span>
<span class="lineNum">    2950 </span>            : 
<span class="lineNum">    2951 </span><span class="lineNoCov">          0 :         return vce_voltage;</span>
<a name="2952"><span class="lineNum">    2952 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2953 </span>            : 
<span class="lineNum">    2954 </span><span class="lineNoCov">          0 : static int si_get_vce_clock_voltage(struct radeon_device *rdev,</span>
<span class="lineNum">    2955 </span>            :                                     u32 evclk, u32 ecclk, u16 *voltage)
<span class="lineNum">    2956 </span>            : {
<span class="lineNum">    2957 </span>            :         u32 i;
<span class="lineNum">    2958 </span>            :         int ret = -EINVAL;
<span class="lineNum">    2959 </span>            :         struct radeon_vce_clock_voltage_dependency_table *table =
<span class="lineNum">    2960 </span><span class="lineNoCov">          0 :                 &amp;rdev-&gt;pm.dpm.dyn_state.vce_clock_voltage_dependency_table;</span>
<span class="lineNum">    2961 </span>            : 
<span class="lineNum">    2962 </span><span class="lineNoCov">          0 :         if (((evclk == 0) &amp;&amp; (ecclk == 0)) ||</span>
<span class="lineNum">    2963 </span><span class="lineNoCov">          0 :             (table &amp;&amp; (table-&gt;count == 0))) {</span>
<span class="lineNum">    2964 </span><span class="lineNoCov">          0 :                 *voltage = 0;</span>
<span class="lineNum">    2965 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    2966 </span>            :         }
<span class="lineNum">    2967 </span>            : 
<span class="lineNum">    2968 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; table-&gt;count; i++) {</span>
<span class="lineNum">    2969 </span><span class="lineNoCov">          0 :                 if ((evclk &lt;= table-&gt;entries[i].evclk) &amp;&amp;</span>
<span class="lineNum">    2970 </span><span class="lineNoCov">          0 :                     (ecclk &lt;= table-&gt;entries[i].ecclk)) {</span>
<span class="lineNum">    2971 </span><span class="lineNoCov">          0 :                         *voltage = table-&gt;entries[i].v;</span>
<span class="lineNum">    2972 </span>            :                         ret = 0;
<span class="lineNum">    2973 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2974 </span>            :                 }
<span class="lineNum">    2975 </span>            :         }
<span class="lineNum">    2976 </span>            : 
<span class="lineNum">    2977 </span>            :         /* if no match return the highest voltage */
<span class="lineNum">    2978 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    2979 </span><span class="lineNoCov">          0 :                 *voltage = table-&gt;entries[table-&gt;count - 1].v;</span>
<span class="lineNum">    2980 </span>            : 
<span class="lineNum">    2981 </span><span class="lineNoCov">          0 :         *voltage = si_get_lower_of_leakage_and_vce_voltage(rdev, *voltage);</span>
<span class="lineNum">    2982 </span>            : 
<span class="lineNum">    2983 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="2984"><span class="lineNum">    2984 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2985 </span>            : 
<span class="lineNum">    2986 </span><span class="lineNoCov">          0 : static void si_apply_state_adjust_rules(struct radeon_device *rdev,</span>
<span class="lineNum">    2987 </span>            :                                         struct radeon_ps *rps)
<span class="lineNum">    2988 </span>            : {
<span class="lineNum">    2989 </span><span class="lineNoCov">          0 :         struct ni_ps *ps = ni_get_ps(rps);</span>
<span class="lineNum">    2990 </span>            :         struct radeon_clock_and_voltage_limits *max_limits;
<span class="lineNum">    2991 </span>            :         bool disable_mclk_switching = false;
<span class="lineNum">    2992 </span>            :         bool disable_sclk_switching = false;
<span class="lineNum">    2993 </span>            :         u32 mclk, sclk;
<span class="lineNum">    2994 </span><span class="lineNoCov">          0 :         u16 vddc, vddci, min_vce_voltage = 0;</span>
<span class="lineNum">    2995 </span><span class="lineNoCov">          0 :         u32 max_sclk_vddc, max_mclk_vddci, max_mclk_vddc;</span>
<span class="lineNum">    2996 </span>            :         u32 max_sclk = 0, max_mclk = 0;
<span class="lineNum">    2997 </span>            :         int i;
<span class="lineNum">    2998 </span>            :         struct si_dpm_quirk *p = si_dpm_quirk_list;
<span class="lineNum">    2999 </span>            : 
<span class="lineNum">    3000 </span>            :         /* limit all SI kickers */
<span class="lineNum">    3001 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family == CHIP_PITCAIRN) {</span>
<span class="lineNum">    3002 </span><span class="lineNoCov">          0 :                 if ((rdev-&gt;pdev-&gt;revision == 0x81) ||</span>
<span class="lineNum">    3003 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;device == 0x6810) ||</span>
<span class="lineNum">    3004 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;device == 0x6811) ||</span>
<span class="lineNum">    3005 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;device == 0x6816) ||</span>
<span class="lineNum">    3006 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;device == 0x6817) ||</span>
<span class="lineNum">    3007 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;device == 0x6806))</span>
<span class="lineNum">    3008 </span><span class="lineNoCov">          0 :                         max_mclk = 120000;</span>
<span class="lineNum">    3009 </span><span class="lineNoCov">          0 :         } else if (rdev-&gt;family == CHIP_OLAND) {</span>
<span class="lineNum">    3010 </span><span class="lineNoCov">          0 :                 if ((rdev-&gt;pdev-&gt;revision == 0xC7) ||</span>
<span class="lineNum">    3011 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;revision == 0x80) ||</span>
<span class="lineNum">    3012 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;revision == 0x81) ||</span>
<span class="lineNum">    3013 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;revision == 0x83) ||</span>
<span class="lineNum">    3014 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;revision == 0x87) ||</span>
<span class="lineNum">    3015 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;device == 0x6604) ||</span>
<span class="lineNum">    3016 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;device == 0x6605)) {</span>
<span class="lineNum">    3017 </span>            :                         max_sclk = 75000;
<span class="lineNum">    3018 </span>            :                         max_mclk = 80000;
<span class="lineNum">    3019 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    3020 </span><span class="lineNoCov">          0 :         } else if (rdev-&gt;family == CHIP_HAINAN) {</span>
<span class="lineNum">    3021 </span><span class="lineNoCov">          0 :                 if ((rdev-&gt;pdev-&gt;revision == 0x81) ||</span>
<span class="lineNum">    3022 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;revision == 0x83) ||</span>
<span class="lineNum">    3023 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;revision == 0xC3) ||</span>
<span class="lineNum">    3024 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;device == 0x6664) ||</span>
<span class="lineNum">    3025 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;device == 0x6665) ||</span>
<span class="lineNum">    3026 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;device == 0x6667)) {</span>
<span class="lineNum">    3027 </span>            :                         max_sclk = 75000;
<span class="lineNum">    3028 </span>            :                         max_mclk = 80000;
<span class="lineNum">    3029 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    3030 </span><span class="lineNoCov">          0 :         } else if (rdev-&gt;family == CHIP_OLAND) {</span>
<span class="lineNum">    3031 </span><span class="lineNoCov">          0 :                 if ((rdev-&gt;pdev-&gt;revision == 0xC7) ||</span>
<span class="lineNum">    3032 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;revision == 0x80) ||</span>
<span class="lineNum">    3033 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;revision == 0x81) ||</span>
<span class="lineNum">    3034 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;revision == 0x83) ||</span>
<span class="lineNum">    3035 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;revision == 0x87) ||</span>
<span class="lineNum">    3036 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;device == 0x6604) ||</span>
<span class="lineNum">    3037 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;device == 0x6605)) {</span>
<span class="lineNum">    3038 </span>            :                         max_sclk = 75000;
<span class="lineNum">    3039 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    3040 </span>            :         }
<span class="lineNum">    3041 </span>            :         /* Apply dpm quirks */
<span class="lineNum">    3042 </span><span class="lineNoCov">          0 :         while (p &amp;&amp; p-&gt;chip_device != 0) {</span>
<span class="lineNum">    3043 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;pdev-&gt;vendor == p-&gt;chip_vendor &amp;&amp;</span>
<span class="lineNum">    3044 </span><span class="lineNoCov">          0 :                     rdev-&gt;pdev-&gt;device == p-&gt;chip_device &amp;&amp;</span>
<span class="lineNum">    3045 </span><span class="lineNoCov">          0 :                     rdev-&gt;pdev-&gt;subsystem_vendor == p-&gt;subsys_vendor &amp;&amp;</span>
<span class="lineNum">    3046 </span><span class="lineNoCov">          0 :                     rdev-&gt;pdev-&gt;subsystem_device == p-&gt;subsys_device) {</span>
<span class="lineNum">    3047 </span><span class="lineNoCov">          0 :                         max_sclk = p-&gt;max_sclk;</span>
<span class="lineNum">    3048 </span><span class="lineNoCov">          0 :                         max_mclk = p-&gt;max_mclk;</span>
<span class="lineNum">    3049 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    3050 </span>            :                 }
<span class="lineNum">    3051 </span><span class="lineNoCov">          0 :                 ++p;</span>
<span class="lineNum">    3052 </span>            :         }
<span class="lineNum">    3053 </span>            : 
<span class="lineNum">    3054 </span><span class="lineNoCov">          0 :         if (rps-&gt;vce_active) {</span>
<span class="lineNum">    3055 </span><span class="lineNoCov">          0 :                 rps-&gt;evclk = rdev-&gt;pm.dpm.vce_states[rdev-&gt;pm.dpm.vce_level].evclk;</span>
<span class="lineNum">    3056 </span><span class="lineNoCov">          0 :                 rps-&gt;ecclk = rdev-&gt;pm.dpm.vce_states[rdev-&gt;pm.dpm.vce_level].ecclk;</span>
<span class="lineNum">    3057 </span><span class="lineNoCov">          0 :                 si_get_vce_clock_voltage(rdev, rps-&gt;evclk, rps-&gt;ecclk,</span>
<span class="lineNum">    3058 </span>            :                                          &amp;min_vce_voltage);
<span class="lineNum">    3059 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    3060 </span><span class="lineNoCov">          0 :                 rps-&gt;evclk = 0;</span>
<span class="lineNum">    3061 </span><span class="lineNoCov">          0 :                 rps-&gt;ecclk = 0;</span>
<span class="lineNum">    3062 </span>            :         }
<span class="lineNum">    3063 </span>            : 
<span class="lineNum">    3064 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;pm.dpm.new_active_crtc_count &gt; 1) ||</span>
<span class="lineNum">    3065 </span><span class="lineNoCov">          0 :             ni_dpm_vblank_too_short(rdev))</span>
<span class="lineNum">    3066 </span><span class="lineNoCov">          0 :                 disable_mclk_switching = true;</span>
<span class="lineNum">    3067 </span>            : 
<span class="lineNum">    3068 </span><span class="lineNoCov">          0 :         if (rps-&gt;vclk || rps-&gt;dclk) {</span>
<span class="lineNum">    3069 </span>            :                 disable_mclk_switching = true;
<span class="lineNum">    3070 </span>            :                 disable_sclk_switching = true;
<span class="lineNum">    3071 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3072 </span>            : 
<span class="lineNum">    3073 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.ac_power)</span>
<span class="lineNum">    3074 </span><span class="lineNoCov">          0 :                 max_limits = &amp;rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_ac;</span>
<span class="lineNum">    3075 </span>            :         else
<span class="lineNum">    3076 </span><span class="lineNoCov">          0 :                 max_limits = &amp;rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_dc;</span>
<span class="lineNum">    3077 </span>            : 
<span class="lineNum">    3078 </span><span class="lineNoCov">          0 :         for (i = ps-&gt;performance_level_count - 2; i &gt;= 0; i--) {</span>
<span class="lineNum">    3079 </span><span class="lineNoCov">          0 :                 if (ps-&gt;performance_levels[i].vddc &gt; ps-&gt;performance_levels[i+1].vddc)</span>
<span class="lineNum">    3080 </span><span class="lineNoCov">          0 :                         ps-&gt;performance_levels[i].vddc = ps-&gt;performance_levels[i+1].vddc;</span>
<span class="lineNum">    3081 </span>            :         }
<span class="lineNum">    3082 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.ac_power == false) {</span>
<span class="lineNum">    3083 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; ps-&gt;performance_level_count; i++) {</span>
<span class="lineNum">    3084 </span><span class="lineNoCov">          0 :                         if (ps-&gt;performance_levels[i].mclk &gt; max_limits-&gt;mclk)</span>
<span class="lineNum">    3085 </span><span class="lineNoCov">          0 :                                 ps-&gt;performance_levels[i].mclk = max_limits-&gt;mclk;</span>
<span class="lineNum">    3086 </span><span class="lineNoCov">          0 :                         if (ps-&gt;performance_levels[i].sclk &gt; max_limits-&gt;sclk)</span>
<span class="lineNum">    3087 </span><span class="lineNoCov">          0 :                                 ps-&gt;performance_levels[i].sclk = max_limits-&gt;sclk;</span>
<span class="lineNum">    3088 </span><span class="lineNoCov">          0 :                         if (ps-&gt;performance_levels[i].vddc &gt; max_limits-&gt;vddc)</span>
<span class="lineNum">    3089 </span><span class="lineNoCov">          0 :                                 ps-&gt;performance_levels[i].vddc = max_limits-&gt;vddc;</span>
<span class="lineNum">    3090 </span><span class="lineNoCov">          0 :                         if (ps-&gt;performance_levels[i].vddci &gt; max_limits-&gt;vddci)</span>
<span class="lineNum">    3091 </span><span class="lineNoCov">          0 :                                 ps-&gt;performance_levels[i].vddci = max_limits-&gt;vddci;</span>
<span class="lineNum">    3092 </span>            :                 }
<span class="lineNum">    3093 </span>            :         }
<span class="lineNum">    3094 </span>            : 
<span class="lineNum">    3095 </span>            :         /* limit clocks to max supported clocks based on voltage dependency tables */
<span class="lineNum">    3096 </span><span class="lineNoCov">          0 :         btc_get_max_clock_from_voltage_dependency_table(&amp;rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_sclk,</span>
<span class="lineNum">    3097 </span>            :                                                         &amp;max_sclk_vddc);
<span class="lineNum">    3098 </span><span class="lineNoCov">          0 :         btc_get_max_clock_from_voltage_dependency_table(&amp;rdev-&gt;pm.dpm.dyn_state.vddci_dependency_on_mclk,</span>
<span class="lineNum">    3099 </span>            :                                                         &amp;max_mclk_vddci);
<span class="lineNum">    3100 </span><span class="lineNoCov">          0 :         btc_get_max_clock_from_voltage_dependency_table(&amp;rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_mclk,</span>
<span class="lineNum">    3101 </span>            :                                                         &amp;max_mclk_vddc);
<span class="lineNum">    3102 </span>            : 
<span class="lineNum">    3103 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ps-&gt;performance_level_count; i++) {</span>
<span class="lineNum">    3104 </span><span class="lineNoCov">          0 :                 if (max_sclk_vddc) {</span>
<span class="lineNum">    3105 </span><span class="lineNoCov">          0 :                         if (ps-&gt;performance_levels[i].sclk &gt; max_sclk_vddc)</span>
<span class="lineNum">    3106 </span><span class="lineNoCov">          0 :                                 ps-&gt;performance_levels[i].sclk = max_sclk_vddc;</span>
<span class="lineNum">    3107 </span>            :                 }
<span class="lineNum">    3108 </span><span class="lineNoCov">          0 :                 if (max_mclk_vddci) {</span>
<span class="lineNum">    3109 </span><span class="lineNoCov">          0 :                         if (ps-&gt;performance_levels[i].mclk &gt; max_mclk_vddci)</span>
<span class="lineNum">    3110 </span><span class="lineNoCov">          0 :                                 ps-&gt;performance_levels[i].mclk = max_mclk_vddci;</span>
<span class="lineNum">    3111 </span>            :                 }
<span class="lineNum">    3112 </span><span class="lineNoCov">          0 :                 if (max_mclk_vddc) {</span>
<span class="lineNum">    3113 </span><span class="lineNoCov">          0 :                         if (ps-&gt;performance_levels[i].mclk &gt; max_mclk_vddc)</span>
<span class="lineNum">    3114 </span><span class="lineNoCov">          0 :                                 ps-&gt;performance_levels[i].mclk = max_mclk_vddc;</span>
<span class="lineNum">    3115 </span>            :                 }
<span class="lineNum">    3116 </span><span class="lineNoCov">          0 :                 if (max_mclk) {</span>
<span class="lineNum">    3117 </span><span class="lineNoCov">          0 :                         if (ps-&gt;performance_levels[i].mclk &gt; max_mclk)</span>
<span class="lineNum">    3118 </span><span class="lineNoCov">          0 :                                 ps-&gt;performance_levels[i].mclk = max_mclk;</span>
<span class="lineNum">    3119 </span>            :                 }
<span class="lineNum">    3120 </span><span class="lineNoCov">          0 :                 if (max_sclk) {</span>
<span class="lineNum">    3121 </span><span class="lineNoCov">          0 :                         if (ps-&gt;performance_levels[i].sclk &gt; max_sclk)</span>
<span class="lineNum">    3122 </span><span class="lineNoCov">          0 :                                 ps-&gt;performance_levels[i].sclk = max_sclk;</span>
<span class="lineNum">    3123 </span>            :                 }
<span class="lineNum">    3124 </span>            :         }
<span class="lineNum">    3125 </span>            : 
<span class="lineNum">    3126 </span>            :         /* XXX validate the min clocks required for display */
<span class="lineNum">    3127 </span>            : 
<span class="lineNum">    3128 </span><span class="lineNoCov">          0 :         if (disable_mclk_switching) {</span>
<span class="lineNum">    3129 </span><span class="lineNoCov">          0 :                 mclk  = ps-&gt;performance_levels[ps-&gt;performance_level_count - 1].mclk;</span>
<span class="lineNum">    3130 </span><span class="lineNoCov">          0 :                 vddci = ps-&gt;performance_levels[ps-&gt;performance_level_count - 1].vddci;</span>
<span class="lineNum">    3131 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    3132 </span><span class="lineNoCov">          0 :                 mclk = ps-&gt;performance_levels[0].mclk;</span>
<span class="lineNum">    3133 </span><span class="lineNoCov">          0 :                 vddci = ps-&gt;performance_levels[0].vddci;</span>
<span class="lineNum">    3134 </span>            :         }
<span class="lineNum">    3135 </span>            : 
<span class="lineNum">    3136 </span><span class="lineNoCov">          0 :         if (disable_sclk_switching) {</span>
<span class="lineNum">    3137 </span><span class="lineNoCov">          0 :                 sclk = ps-&gt;performance_levels[ps-&gt;performance_level_count - 1].sclk;</span>
<span class="lineNum">    3138 </span><span class="lineNoCov">          0 :                 vddc = ps-&gt;performance_levels[ps-&gt;performance_level_count - 1].vddc;</span>
<span class="lineNum">    3139 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    3140 </span><span class="lineNoCov">          0 :                 sclk = ps-&gt;performance_levels[0].sclk;</span>
<span class="lineNum">    3141 </span><span class="lineNoCov">          0 :                 vddc = ps-&gt;performance_levels[0].vddc;</span>
<span class="lineNum">    3142 </span>            :         }
<span class="lineNum">    3143 </span>            : 
<span class="lineNum">    3144 </span><span class="lineNoCov">          0 :         if (rps-&gt;vce_active) {</span>
<span class="lineNum">    3145 </span><span class="lineNoCov">          0 :                 if (sclk &lt; rdev-&gt;pm.dpm.vce_states[rdev-&gt;pm.dpm.vce_level].sclk)</span>
<span class="lineNum">    3146 </span><span class="lineNoCov">          0 :                         sclk = rdev-&gt;pm.dpm.vce_states[rdev-&gt;pm.dpm.vce_level].sclk;</span>
<span class="lineNum">    3147 </span><span class="lineNoCov">          0 :                 if (mclk &lt; rdev-&gt;pm.dpm.vce_states[rdev-&gt;pm.dpm.vce_level].mclk)</span>
<span class="lineNum">    3148 </span><span class="lineNoCov">          0 :                         mclk = rdev-&gt;pm.dpm.vce_states[rdev-&gt;pm.dpm.vce_level].mclk;</span>
<span class="lineNum">    3149 </span>            :         }
<span class="lineNum">    3150 </span>            : 
<span class="lineNum">    3151 </span>            :         /* adjusted low state */
<span class="lineNum">    3152 </span><span class="lineNoCov">          0 :         ps-&gt;performance_levels[0].sclk = sclk;</span>
<span class="lineNum">    3153 </span><span class="lineNoCov">          0 :         ps-&gt;performance_levels[0].mclk = mclk;</span>
<span class="lineNum">    3154 </span><span class="lineNoCov">          0 :         ps-&gt;performance_levels[0].vddc = vddc;</span>
<span class="lineNum">    3155 </span><span class="lineNoCov">          0 :         ps-&gt;performance_levels[0].vddci = vddci;</span>
<span class="lineNum">    3156 </span>            : 
<span class="lineNum">    3157 </span><span class="lineNoCov">          0 :         if (disable_sclk_switching) {</span>
<span class="lineNum">    3158 </span><span class="lineNoCov">          0 :                 sclk = ps-&gt;performance_levels[0].sclk;</span>
<span class="lineNum">    3159 </span><span class="lineNoCov">          0 :                 for (i = 1; i &lt; ps-&gt;performance_level_count; i++) {</span>
<span class="lineNum">    3160 </span><span class="lineNoCov">          0 :                         if (sclk &lt; ps-&gt;performance_levels[i].sclk)</span>
<span class="lineNum">    3161 </span><span class="lineNoCov">          0 :                                 sclk = ps-&gt;performance_levels[i].sclk;</span>
<span class="lineNum">    3162 </span>            :                 }
<span class="lineNum">    3163 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; ps-&gt;performance_level_count; i++) {</span>
<span class="lineNum">    3164 </span><span class="lineNoCov">          0 :                         ps-&gt;performance_levels[i].sclk = sclk;</span>
<span class="lineNum">    3165 </span><span class="lineNoCov">          0 :                         ps-&gt;performance_levels[i].vddc = vddc;</span>
<span class="lineNum">    3166 </span>            :                 }
<span class="lineNum">    3167 </span>            :         } else {
<span class="lineNum">    3168 </span><span class="lineNoCov">          0 :                 for (i = 1; i &lt; ps-&gt;performance_level_count; i++) {</span>
<span class="lineNum">    3169 </span><span class="lineNoCov">          0 :                         if (ps-&gt;performance_levels[i].sclk &lt; ps-&gt;performance_levels[i - 1].sclk)</span>
<span class="lineNum">    3170 </span><span class="lineNoCov">          0 :                                 ps-&gt;performance_levels[i].sclk = ps-&gt;performance_levels[i - 1].sclk;</span>
<span class="lineNum">    3171 </span><span class="lineNoCov">          0 :                         if (ps-&gt;performance_levels[i].vddc &lt; ps-&gt;performance_levels[i - 1].vddc)</span>
<span class="lineNum">    3172 </span><span class="lineNoCov">          0 :                                 ps-&gt;performance_levels[i].vddc = ps-&gt;performance_levels[i - 1].vddc;</span>
<span class="lineNum">    3173 </span>            :                 }
<span class="lineNum">    3174 </span>            :         }
<span class="lineNum">    3175 </span>            : 
<span class="lineNum">    3176 </span><span class="lineNoCov">          0 :         if (disable_mclk_switching) {</span>
<span class="lineNum">    3177 </span><span class="lineNoCov">          0 :                 mclk = ps-&gt;performance_levels[0].mclk;</span>
<span class="lineNum">    3178 </span><span class="lineNoCov">          0 :                 for (i = 1; i &lt; ps-&gt;performance_level_count; i++) {</span>
<span class="lineNum">    3179 </span><span class="lineNoCov">          0 :                         if (mclk &lt; ps-&gt;performance_levels[i].mclk)</span>
<span class="lineNum">    3180 </span><span class="lineNoCov">          0 :                                 mclk = ps-&gt;performance_levels[i].mclk;</span>
<span class="lineNum">    3181 </span>            :                 }
<span class="lineNum">    3182 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; ps-&gt;performance_level_count; i++) {</span>
<span class="lineNum">    3183 </span><span class="lineNoCov">          0 :                         ps-&gt;performance_levels[i].mclk = mclk;</span>
<span class="lineNum">    3184 </span><span class="lineNoCov">          0 :                         ps-&gt;performance_levels[i].vddci = vddci;</span>
<span class="lineNum">    3185 </span>            :                 }
<span class="lineNum">    3186 </span>            :         } else {
<span class="lineNum">    3187 </span><span class="lineNoCov">          0 :                 for (i = 1; i &lt; ps-&gt;performance_level_count; i++) {</span>
<span class="lineNum">    3188 </span><span class="lineNoCov">          0 :                         if (ps-&gt;performance_levels[i].mclk &lt; ps-&gt;performance_levels[i - 1].mclk)</span>
<span class="lineNum">    3189 </span><span class="lineNoCov">          0 :                                 ps-&gt;performance_levels[i].mclk = ps-&gt;performance_levels[i - 1].mclk;</span>
<span class="lineNum">    3190 </span><span class="lineNoCov">          0 :                         if (ps-&gt;performance_levels[i].vddci &lt; ps-&gt;performance_levels[i - 1].vddci)</span>
<span class="lineNum">    3191 </span><span class="lineNoCov">          0 :                                 ps-&gt;performance_levels[i].vddci = ps-&gt;performance_levels[i - 1].vddci;</span>
<span class="lineNum">    3192 </span>            :                 }
<span class="lineNum">    3193 </span>            :         }
<span class="lineNum">    3194 </span>            : 
<span class="lineNum">    3195 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ps-&gt;performance_level_count; i++)</span>
<span class="lineNum">    3196 </span><span class="lineNoCov">          0 :                 btc_adjust_clock_combinations(rdev, max_limits,</span>
<span class="lineNum">    3197 </span><span class="lineNoCov">          0 :                                               &amp;ps-&gt;performance_levels[i]);</span>
<span class="lineNum">    3198 </span>            : 
<span class="lineNum">    3199 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ps-&gt;performance_level_count; i++) {</span>
<span class="lineNum">    3200 </span><span class="lineNoCov">          0 :                 if (ps-&gt;performance_levels[i].vddc &lt; min_vce_voltage)</span>
<span class="lineNum">    3201 </span><span class="lineNoCov">          0 :                         ps-&gt;performance_levels[i].vddc = min_vce_voltage;</span>
<span class="lineNum">    3202 </span><span class="lineNoCov">          0 :                 btc_apply_voltage_dependency_rules(&amp;rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_sclk,</span>
<span class="lineNum">    3203 </span><span class="lineNoCov">          0 :                                                    ps-&gt;performance_levels[i].sclk,</span>
<span class="lineNum">    3204 </span><span class="lineNoCov">          0 :                                                    max_limits-&gt;vddc,  &amp;ps-&gt;performance_levels[i].vddc);</span>
<span class="lineNum">    3205 </span><span class="lineNoCov">          0 :                 btc_apply_voltage_dependency_rules(&amp;rdev-&gt;pm.dpm.dyn_state.vddci_dependency_on_mclk,</span>
<span class="lineNum">    3206 </span><span class="lineNoCov">          0 :                                                    ps-&gt;performance_levels[i].mclk,</span>
<span class="lineNum">    3207 </span><span class="lineNoCov">          0 :                                                    max_limits-&gt;vddci, &amp;ps-&gt;performance_levels[i].vddci);</span>
<span class="lineNum">    3208 </span><span class="lineNoCov">          0 :                 btc_apply_voltage_dependency_rules(&amp;rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_mclk,</span>
<span class="lineNum">    3209 </span><span class="lineNoCov">          0 :                                                    ps-&gt;performance_levels[i].mclk,</span>
<span class="lineNum">    3210 </span><span class="lineNoCov">          0 :                                                    max_limits-&gt;vddc,  &amp;ps-&gt;performance_levels[i].vddc);</span>
<span class="lineNum">    3211 </span><span class="lineNoCov">          0 :                 btc_apply_voltage_dependency_rules(&amp;rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_dispclk,</span>
<span class="lineNum">    3212 </span><span class="lineNoCov">          0 :                                                    rdev-&gt;clock.current_dispclk,</span>
<span class="lineNum">    3213 </span><span class="lineNoCov">          0 :                                                    max_limits-&gt;vddc,  &amp;ps-&gt;performance_levels[i].vddc);</span>
<span class="lineNum">    3214 </span>            :         }
<span class="lineNum">    3215 </span>            : 
<span class="lineNum">    3216 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ps-&gt;performance_level_count; i++) {</span>
<span class="lineNum">    3217 </span><span class="lineNoCov">          0 :                 btc_apply_voltage_delta_rules(rdev,</span>
<span class="lineNum">    3218 </span><span class="lineNoCov">          0 :                                               max_limits-&gt;vddc, max_limits-&gt;vddci,</span>
<span class="lineNum">    3219 </span><span class="lineNoCov">          0 :                                               &amp;ps-&gt;performance_levels[i].vddc,</span>
<span class="lineNum">    3220 </span><span class="lineNoCov">          0 :                                               &amp;ps-&gt;performance_levels[i].vddci);</span>
<span class="lineNum">    3221 </span>            :         }
<span class="lineNum">    3222 </span>            : 
<span class="lineNum">    3223 </span><span class="lineNoCov">          0 :         ps-&gt;dc_compatible = true;</span>
<span class="lineNum">    3224 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ps-&gt;performance_level_count; i++) {</span>
<span class="lineNum">    3225 </span><span class="lineNoCov">          0 :                 if (ps-&gt;performance_levels[i].vddc &gt; rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_dc.vddc)</span>
<span class="lineNum">    3226 </span><span class="lineNoCov">          0 :                         ps-&gt;dc_compatible = false;</span>
<span class="lineNum">    3227 </span>            :         }
<span class="lineNum">    3228 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3229 </span>            : 
<span class="lineNum">    3230 </span>            : #if 0
<span class="lineNum">    3231 </span>            : static int si_read_smc_soft_register(struct radeon_device *rdev,
<span class="lineNum">    3232 </span>            :                                      u16 reg_offset, u32 *value)
<span class="lineNum">    3233 </span>            : {
<span class="lineNum">    3234 </span>            :         struct si_power_info *si_pi = si_get_pi(rdev);
<span class="lineNum">    3235 </span>            : 
<span class="lineNum">    3236 </span>            :         return si_read_smc_sram_dword(rdev,
<span class="lineNum">    3237 </span>            :                                       si_pi-&gt;soft_regs_start + reg_offset, value,
<span class="lineNum">    3238 </span>            :                                       si_pi-&gt;sram_end);
<span class="lineNum">    3239 </span>            : }
<a name="3240"><span class="lineNum">    3240 </span>            : #endif</a>
<span class="lineNum">    3241 </span>            : 
<span class="lineNum">    3242 </span><span class="lineNoCov">          0 : static int si_write_smc_soft_register(struct radeon_device *rdev,</span>
<span class="lineNum">    3243 </span>            :                                       u16 reg_offset, u32 value)
<span class="lineNum">    3244 </span>            : {
<span class="lineNum">    3245 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    3246 </span>            : 
<span class="lineNum">    3247 </span><span class="lineNoCov">          0 :         return si_write_smc_sram_dword(rdev,</span>
<span class="lineNum">    3248 </span><span class="lineNoCov">          0 :                                        si_pi-&gt;soft_regs_start + reg_offset,</span>
<span class="lineNum">    3249 </span><span class="lineNoCov">          0 :                                        value, si_pi-&gt;sram_end);</span>
<a name="3250"><span class="lineNum">    3250 </span>            : }</a>
<span class="lineNum">    3251 </span>            : 
<span class="lineNum">    3252 </span><span class="lineNoCov">          0 : static bool si_is_special_1gb_platform(struct radeon_device *rdev)</span>
<span class="lineNum">    3253 </span>            : {
<span class="lineNum">    3254 </span>            :         bool ret = false;
<span class="lineNum">    3255 </span>            :         u32 tmp, width, row, column, bank, density;
<span class="lineNum">    3256 </span>            :         bool is_memory_gddr5, is_special;
<span class="lineNum">    3257 </span>            : 
<span class="lineNum">    3258 </span><span class="lineNoCov">          0 :         tmp = RREG32(MC_SEQ_MISC0);</span>
<span class="lineNum">    3259 </span><span class="lineNoCov">          0 :         is_memory_gddr5 = (MC_SEQ_MISC0_GDDR5_VALUE == ((tmp &amp; MC_SEQ_MISC0_GDDR5_MASK) &gt;&gt; MC_SEQ_MISC0_GDDR5_SHIFT));</span>
<span class="lineNum">    3260 </span><span class="lineNoCov">          0 :         is_special = (MC_SEQ_MISC0_REV_ID_VALUE == ((tmp &amp; MC_SEQ_MISC0_REV_ID_MASK) &gt;&gt; MC_SEQ_MISC0_REV_ID_SHIFT))</span>
<span class="lineNum">    3261 </span><span class="lineNoCov">          0 :                 &amp; (MC_SEQ_MISC0_VEN_ID_VALUE == ((tmp &amp; MC_SEQ_MISC0_VEN_ID_MASK) &gt;&gt; MC_SEQ_MISC0_VEN_ID_SHIFT));</span>
<span class="lineNum">    3262 </span>            : 
<span class="lineNum">    3263 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_IO_DEBUG_INDEX, 0xb);</span>
<span class="lineNum">    3264 </span><span class="lineNoCov">          0 :         width = ((RREG32(MC_SEQ_IO_DEBUG_DATA) &gt;&gt; 1) &amp; 1) ? 16 : 32;</span>
<span class="lineNum">    3265 </span>            : 
<span class="lineNum">    3266 </span><span class="lineNoCov">          0 :         tmp = RREG32(MC_ARB_RAMCFG);</span>
<span class="lineNum">    3267 </span><span class="lineNoCov">          0 :         row = ((tmp &amp; NOOFROWS_MASK) &gt;&gt; NOOFROWS_SHIFT) + 10;</span>
<span class="lineNum">    3268 </span><span class="lineNoCov">          0 :         column = ((tmp &amp; NOOFCOLS_MASK) &gt;&gt; NOOFCOLS_SHIFT) + 8;</span>
<span class="lineNum">    3269 </span><span class="lineNoCov">          0 :         bank = ((tmp &amp; NOOFBANK_MASK) &gt;&gt; NOOFBANK_SHIFT) + 2;</span>
<span class="lineNum">    3270 </span>            : 
<span class="lineNum">    3271 </span><span class="lineNoCov">          0 :         density = (1 &lt;&lt; (row + column - 20 + bank)) * width;</span>
<span class="lineNum">    3272 </span>            : 
<span class="lineNum">    3273 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;pdev-&gt;device == 0x6819) &amp;&amp;</span>
<span class="lineNum">    3274 </span><span class="lineNoCov">          0 :             is_memory_gddr5 &amp;&amp; is_special &amp;&amp; (density == 0x400))</span>
<span class="lineNum">    3275 </span><span class="lineNoCov">          0 :                 ret = true;</span>
<span class="lineNum">    3276 </span>            : 
<span class="lineNum">    3277 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="3278"><span class="lineNum">    3278 </span>            : }</a>
<span class="lineNum">    3279 </span>            : 
<span class="lineNum">    3280 </span><span class="lineNoCov">          0 : static void si_get_leakage_vddc(struct radeon_device *rdev)</span>
<span class="lineNum">    3281 </span>            : {
<span class="lineNum">    3282 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    3283 </span><span class="lineNoCov">          0 :         u16 vddc, count = 0;</span>
<span class="lineNum">    3284 </span>            :         int i, ret;
<span class="lineNum">    3285 </span>            : 
<span class="lineNum">    3286 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; SISLANDS_MAX_LEAKAGE_COUNT; i++) {</span>
<span class="lineNum">    3287 </span><span class="lineNoCov">          0 :                 ret = radeon_atom_get_leakage_vddc_based_on_leakage_idx(rdev, &amp;vddc, SISLANDS_LEAKAGE_INDEX0 + i);</span>
<span class="lineNum">    3288 </span>            : 
<span class="lineNum">    3289 </span><span class="lineNoCov">          0 :                 if (!ret &amp;&amp; (vddc &gt; 0) &amp;&amp; (vddc != (SISLANDS_LEAKAGE_INDEX0 + i))) {</span>
<span class="lineNum">    3290 </span><span class="lineNoCov">          0 :                         si_pi-&gt;leakage_voltage.entries[count].voltage = vddc;</span>
<span class="lineNum">    3291 </span><span class="lineNoCov">          0 :                         si_pi-&gt;leakage_voltage.entries[count].leakage_index =</span>
<span class="lineNum">    3292 </span>            :                                 SISLANDS_LEAKAGE_INDEX0 + i;
<span class="lineNum">    3293 </span><span class="lineNoCov">          0 :                         count++;</span>
<span class="lineNum">    3294 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    3295 </span>            :         }
<span class="lineNum">    3296 </span><span class="lineNoCov">          0 :         si_pi-&gt;leakage_voltage.count = count;</span>
<a name="3297"><span class="lineNum">    3297 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3298 </span>            : 
<span class="lineNum">    3299 </span><span class="lineNoCov">          0 : static int si_get_leakage_voltage_from_leakage_index(struct radeon_device *rdev,</span>
<span class="lineNum">    3300 </span>            :                                                      u32 index, u16 *leakage_voltage)
<span class="lineNum">    3301 </span>            : {
<span class="lineNum">    3302 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    3303 </span>            :         int i;
<span class="lineNum">    3304 </span>            : 
<span class="lineNum">    3305 </span><span class="lineNoCov">          0 :         if (leakage_voltage == NULL)</span>
<span class="lineNum">    3306 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    3307 </span>            : 
<span class="lineNum">    3308 </span><span class="lineNoCov">          0 :         if ((index &amp; 0xff00) != 0xff00)</span>
<span class="lineNum">    3309 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    3310 </span>            : 
<span class="lineNum">    3311 </span><span class="lineNoCov">          0 :         if ((index &amp; 0xff) &gt; SISLANDS_MAX_LEAKAGE_COUNT + 1)</span>
<span class="lineNum">    3312 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    3313 </span>            : 
<span class="lineNum">    3314 </span><span class="lineNoCov">          0 :         if (index &lt; SISLANDS_LEAKAGE_INDEX0)</span>
<span class="lineNum">    3315 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    3316 </span>            : 
<span class="lineNum">    3317 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; si_pi-&gt;leakage_voltage.count; i++) {</span>
<span class="lineNum">    3318 </span><span class="lineNoCov">          0 :                 if (si_pi-&gt;leakage_voltage.entries[i].leakage_index == index) {</span>
<span class="lineNum">    3319 </span><span class="lineNoCov">          0 :                         *leakage_voltage = si_pi-&gt;leakage_voltage.entries[i].voltage;</span>
<span class="lineNum">    3320 </span><span class="lineNoCov">          0 :                         return 0;</span>
<span class="lineNum">    3321 </span>            :                 }
<span class="lineNum">    3322 </span>            :         }
<span class="lineNum">    3323 </span><span class="lineNoCov">          0 :         return -EAGAIN;</span>
<a name="3324"><span class="lineNum">    3324 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3325 </span>            : 
<span class="lineNum">    3326 </span><span class="lineNoCov">          0 : static void si_set_dpm_event_sources(struct radeon_device *rdev, u32 sources)</span>
<span class="lineNum">    3327 </span>            : {
<span class="lineNum">    3328 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    3329 </span>            :         bool want_thermal_protection;
<span class="lineNum">    3330 </span>            :         enum radeon_dpm_event_src dpm_event_src;
<span class="lineNum">    3331 </span>            : 
<span class="lineNum">    3332 </span><span class="lineNoCov">          0 :         switch (sources) {</span>
<span class="lineNum">    3333 </span>            :         case 0:
<span class="lineNum">    3334 </span>            :         default:
<span class="lineNum">    3335 </span>            :                 want_thermal_protection = false;
<span class="lineNum">    3336 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    3337 </span>            :         case (1 &lt;&lt; RADEON_DPM_AUTO_THROTTLE_SRC_THERMAL):
<span class="lineNum">    3338 </span>            :                 want_thermal_protection = true;
<span class="lineNum">    3339 </span>            :                 dpm_event_src = RADEON_DPM_EVENT_SRC_DIGITAL;
<span class="lineNum">    3340 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    3341 </span>            :         case (1 &lt;&lt; RADEON_DPM_AUTO_THROTTLE_SRC_EXTERNAL):
<span class="lineNum">    3342 </span>            :                 want_thermal_protection = true;
<span class="lineNum">    3343 </span>            :                 dpm_event_src = RADEON_DPM_EVENT_SRC_EXTERNAL;
<span class="lineNum">    3344 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    3345 </span>            :         case ((1 &lt;&lt; RADEON_DPM_AUTO_THROTTLE_SRC_EXTERNAL) |
<span class="lineNum">    3346 </span>            :               (1 &lt;&lt; RADEON_DPM_AUTO_THROTTLE_SRC_THERMAL)):
<span class="lineNum">    3347 </span>            :                 want_thermal_protection = true;
<span class="lineNum">    3348 </span>            :                 dpm_event_src = RADEON_DPM_EVENT_SRC_DIGIAL_OR_EXTERNAL;
<span class="lineNum">    3349 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    3350 </span>            :         }
<span class="lineNum">    3351 </span>            : 
<span class="lineNum">    3352 </span><span class="lineNoCov">          0 :         if (want_thermal_protection) {</span>
<span class="lineNum">    3353 </span><span class="lineNoCov">          0 :                 WREG32_P(CG_THERMAL_CTRL, DPM_EVENT_SRC(dpm_event_src), ~DPM_EVENT_SRC_MASK);</span>
<span class="lineNum">    3354 </span><span class="lineNoCov">          0 :                 if (pi-&gt;thermal_protection)</span>
<span class="lineNum">    3355 </span><span class="lineNoCov">          0 :                         WREG32_P(GENERAL_PWRMGT, 0, ~THERMAL_PROTECTION_DIS);</span>
<span class="lineNum">    3356 </span>            :         } else {
<span class="lineNum">    3357 </span><span class="lineNoCov">          0 :                 WREG32_P(GENERAL_PWRMGT, THERMAL_PROTECTION_DIS, ~THERMAL_PROTECTION_DIS);</span>
<span class="lineNum">    3358 </span>            :         }
<a name="3359"><span class="lineNum">    3359 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3360 </span>            : 
<span class="lineNum">    3361 </span><span class="lineNoCov">          0 : static void si_enable_auto_throttle_source(struct radeon_device *rdev,</span>
<span class="lineNum">    3362 </span>            :                                            enum radeon_dpm_auto_throttle_src source,
<span class="lineNum">    3363 </span>            :                                            bool enable)
<span class="lineNum">    3364 </span>            : {
<span class="lineNum">    3365 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    3366 </span>            : 
<span class="lineNum">    3367 </span><span class="lineNoCov">          0 :         if (enable) {</span>
<span class="lineNum">    3368 </span><span class="lineNoCov">          0 :                 if (!(pi-&gt;active_auto_throttle_sources &amp; (1 &lt;&lt; source))) {</span>
<span class="lineNum">    3369 </span><span class="lineNoCov">          0 :                         pi-&gt;active_auto_throttle_sources |= 1 &lt;&lt; source;</span>
<span class="lineNum">    3370 </span><span class="lineNoCov">          0 :                         si_set_dpm_event_sources(rdev, pi-&gt;active_auto_throttle_sources);</span>
<span class="lineNum">    3371 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    3372 </span>            :         } else {
<span class="lineNum">    3373 </span><span class="lineNoCov">          0 :                 if (pi-&gt;active_auto_throttle_sources &amp; (1 &lt;&lt; source)) {</span>
<span class="lineNum">    3374 </span><span class="lineNoCov">          0 :                         pi-&gt;active_auto_throttle_sources &amp;= ~(1 &lt;&lt; source);</span>
<span class="lineNum">    3375 </span><span class="lineNoCov">          0 :                         si_set_dpm_event_sources(rdev, pi-&gt;active_auto_throttle_sources);</span>
<span class="lineNum">    3376 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    3377 </span>            :         }
<a name="3378"><span class="lineNum">    3378 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3379 </span>            : 
<span class="lineNum">    3380 </span><span class="lineNoCov">          0 : static void si_start_dpm(struct radeon_device *rdev)</span>
<span class="lineNum">    3381 </span>            : {
<span class="lineNum">    3382 </span><span class="lineNoCov">          0 :         WREG32_P(GENERAL_PWRMGT, GLOBAL_PWRMGT_EN, ~GLOBAL_PWRMGT_EN);</span>
<a name="3383"><span class="lineNum">    3383 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3384 </span>            : 
<span class="lineNum">    3385 </span><span class="lineNoCov">          0 : static void si_stop_dpm(struct radeon_device *rdev)</span>
<span class="lineNum">    3386 </span>            : {
<span class="lineNum">    3387 </span><span class="lineNoCov">          0 :         WREG32_P(GENERAL_PWRMGT, 0, ~GLOBAL_PWRMGT_EN);</span>
<a name="3388"><span class="lineNum">    3388 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3389 </span>            : 
<span class="lineNum">    3390 </span><span class="lineNoCov">          0 : static void si_enable_sclk_control(struct radeon_device *rdev, bool enable)</span>
<span class="lineNum">    3391 </span>            : {
<span class="lineNum">    3392 </span><span class="lineNoCov">          0 :         if (enable)</span>
<span class="lineNum">    3393 </span><span class="lineNoCov">          0 :                 WREG32_P(SCLK_PWRMGT_CNTL, 0, ~SCLK_PWRMGT_OFF);</span>
<span class="lineNum">    3394 </span>            :         else
<span class="lineNum">    3395 </span><span class="lineNoCov">          0 :                 WREG32_P(SCLK_PWRMGT_CNTL, SCLK_PWRMGT_OFF, ~SCLK_PWRMGT_OFF);</span>
<span class="lineNum">    3396 </span>            : 
<span class="lineNum">    3397 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3398 </span>            : 
<span class="lineNum">    3399 </span>            : #if 0
<span class="lineNum">    3400 </span>            : static int si_notify_hardware_of_thermal_state(struct radeon_device *rdev,
<span class="lineNum">    3401 </span>            :                                                u32 thermal_level)
<span class="lineNum">    3402 </span>            : {
<span class="lineNum">    3403 </span>            :         PPSMC_Result ret;
<span class="lineNum">    3404 </span>            : 
<span class="lineNum">    3405 </span>            :         if (thermal_level == 0) {
<span class="lineNum">    3406 </span>            :                 ret = si_send_msg_to_smc(rdev, PPSMC_MSG_EnableThermalInterrupt);
<span class="lineNum">    3407 </span>            :                 if (ret == PPSMC_Result_OK)
<span class="lineNum">    3408 </span>            :                         return 0;
<span class="lineNum">    3409 </span>            :                 else
<span class="lineNum">    3410 </span>            :                         return -EINVAL;
<span class="lineNum">    3411 </span>            :         }
<span class="lineNum">    3412 </span>            :         return 0;
<span class="lineNum">    3413 </span>            : }
<span class="lineNum">    3414 </span>            : 
<span class="lineNum">    3415 </span>            : static void si_notify_hardware_vpu_recovery_event(struct radeon_device *rdev)
<span class="lineNum">    3416 </span>            : {
<span class="lineNum">    3417 </span>            :         si_write_smc_soft_register(rdev, SI_SMC_SOFT_REGISTER_tdr_is_about_to_happen, true);
<span class="lineNum">    3418 </span>            : }
<span class="lineNum">    3419 </span>            : #endif
<span class="lineNum">    3420 </span>            : 
<span class="lineNum">    3421 </span>            : #if 0
<span class="lineNum">    3422 </span>            : static int si_notify_hw_of_powersource(struct radeon_device *rdev, bool ac_power)
<span class="lineNum">    3423 </span>            : {
<span class="lineNum">    3424 </span>            :         if (ac_power)
<span class="lineNum">    3425 </span>            :                 return (si_send_msg_to_smc(rdev, PPSMC_MSG_RunningOnAC) == PPSMC_Result_OK) ?
<span class="lineNum">    3426 </span>            :                         0 : -EINVAL;
<span class="lineNum">    3427 </span>            : 
<span class="lineNum">    3428 </span>            :         return 0;
<span class="lineNum">    3429 </span>            : }
<a name="3430"><span class="lineNum">    3430 </span>            : #endif</a>
<span class="lineNum">    3431 </span>            : 
<span class="lineNum">    3432 </span><span class="lineNoCov">          0 : static PPSMC_Result si_send_msg_to_smc_with_parameter(struct radeon_device *rdev,</span>
<span class="lineNum">    3433 </span>            :                                                       PPSMC_Msg msg, u32 parameter)
<span class="lineNum">    3434 </span>            : {
<span class="lineNum">    3435 </span><span class="lineNoCov">          0 :         WREG32(SMC_SCRATCH0, parameter);</span>
<span class="lineNum">    3436 </span><span class="lineNoCov">          0 :         return si_send_msg_to_smc(rdev, msg);</span>
<a name="3437"><span class="lineNum">    3437 </span>            : }</a>
<span class="lineNum">    3438 </span>            : 
<span class="lineNum">    3439 </span><span class="lineNoCov">          0 : static int si_restrict_performance_levels_before_switch(struct radeon_device *rdev)</span>
<span class="lineNum">    3440 </span>            : {
<span class="lineNum">    3441 </span><span class="lineNoCov">          0 :         if (si_send_msg_to_smc(rdev, PPSMC_MSG_NoForcedLevel) != PPSMC_Result_OK)</span>
<span class="lineNum">    3442 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    3443 </span>            : 
<span class="lineNum">    3444 </span><span class="lineNoCov">          0 :         return (si_send_msg_to_smc_with_parameter(rdev, PPSMC_MSG_SetEnabledLevels, 1) == PPSMC_Result_OK) ?</span>
<span class="lineNum">    3445 </span>            :                 0 : -EINVAL;
<a name="3446"><span class="lineNum">    3446 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3447 </span>            : 
<span class="lineNum">    3448 </span><span class="lineNoCov">          0 : int si_dpm_force_performance_level(struct radeon_device *rdev,</span>
<span class="lineNum">    3449 </span>            :                                    enum radeon_dpm_forced_level level)
<span class="lineNum">    3450 </span>            : {
<span class="lineNum">    3451 </span><span class="lineNoCov">          0 :         struct radeon_ps *rps = rdev-&gt;pm.dpm.current_ps;</span>
<span class="lineNum">    3452 </span><span class="lineNoCov">          0 :         struct ni_ps *ps = ni_get_ps(rps);</span>
<span class="lineNum">    3453 </span><span class="lineNoCov">          0 :         u32 levels = ps-&gt;performance_level_count;</span>
<span class="lineNum">    3454 </span>            : 
<span class="lineNum">    3455 </span><span class="lineNoCov">          0 :         if (level == RADEON_DPM_FORCED_LEVEL_HIGH) {</span>
<span class="lineNum">    3456 </span><span class="lineNoCov">          0 :                 if (si_send_msg_to_smc_with_parameter(rdev, PPSMC_MSG_SetEnabledLevels, levels) != PPSMC_Result_OK)</span>
<span class="lineNum">    3457 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    3458 </span>            : 
<span class="lineNum">    3459 </span><span class="lineNoCov">          0 :                 if (si_send_msg_to_smc_with_parameter(rdev, PPSMC_MSG_SetForcedLevels, 1) != PPSMC_Result_OK)</span>
<span class="lineNum">    3460 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    3461 </span><span class="lineNoCov">          0 :         } else if (level == RADEON_DPM_FORCED_LEVEL_LOW) {</span>
<span class="lineNum">    3462 </span><span class="lineNoCov">          0 :                 if (si_send_msg_to_smc_with_parameter(rdev, PPSMC_MSG_SetForcedLevels, 0) != PPSMC_Result_OK)</span>
<span class="lineNum">    3463 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    3464 </span>            : 
<span class="lineNum">    3465 </span><span class="lineNoCov">          0 :                 if (si_send_msg_to_smc_with_parameter(rdev, PPSMC_MSG_SetEnabledLevels, 1) != PPSMC_Result_OK)</span>
<span class="lineNum">    3466 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    3467 </span><span class="lineNoCov">          0 :         } else if (level == RADEON_DPM_FORCED_LEVEL_AUTO) {</span>
<span class="lineNum">    3468 </span><span class="lineNoCov">          0 :                 if (si_send_msg_to_smc_with_parameter(rdev, PPSMC_MSG_SetForcedLevels, 0) != PPSMC_Result_OK)</span>
<span class="lineNum">    3469 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    3470 </span>            : 
<span class="lineNum">    3471 </span><span class="lineNoCov">          0 :                 if (si_send_msg_to_smc_with_parameter(rdev, PPSMC_MSG_SetEnabledLevels, levels) != PPSMC_Result_OK)</span>
<span class="lineNum">    3472 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    3473 </span>            :         }
<span class="lineNum">    3474 </span>            : 
<span class="lineNum">    3475 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.forced_level = level;</span>
<span class="lineNum">    3476 </span>            : 
<span class="lineNum">    3477 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    3478 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3479 </span>            : 
<span class="lineNum">    3480 </span>            : #if 0
<span class="lineNum">    3481 </span>            : static int si_set_boot_state(struct radeon_device *rdev)
<span class="lineNum">    3482 </span>            : {
<span class="lineNum">    3483 </span>            :         return (si_send_msg_to_smc(rdev, PPSMC_MSG_SwitchToInitialState) == PPSMC_Result_OK) ?
<span class="lineNum">    3484 </span>            :                 0 : -EINVAL;
<span class="lineNum">    3485 </span>            : }
<a name="3486"><span class="lineNum">    3486 </span>            : #endif</a>
<span class="lineNum">    3487 </span>            : 
<span class="lineNum">    3488 </span><span class="lineNoCov">          0 : static int si_set_sw_state(struct radeon_device *rdev)</span>
<span class="lineNum">    3489 </span>            : {
<span class="lineNum">    3490 </span><span class="lineNoCov">          0 :         return (si_send_msg_to_smc(rdev, PPSMC_MSG_SwitchToSwState) == PPSMC_Result_OK) ?</span>
<span class="lineNum">    3491 </span>            :                 0 : -EINVAL;
<a name="3492"><span class="lineNum">    3492 </span>            : }</a>
<span class="lineNum">    3493 </span>            : 
<span class="lineNum">    3494 </span><span class="lineNoCov">          0 : static int si_halt_smc(struct radeon_device *rdev)</span>
<span class="lineNum">    3495 </span>            : {
<span class="lineNum">    3496 </span><span class="lineNoCov">          0 :         if (si_send_msg_to_smc(rdev, PPSMC_MSG_Halt) != PPSMC_Result_OK)</span>
<span class="lineNum">    3497 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    3498 </span>            : 
<span class="lineNum">    3499 </span><span class="lineNoCov">          0 :         return (si_wait_for_smc_inactive(rdev) == PPSMC_Result_OK) ?</span>
<span class="lineNum">    3500 </span>            :                 0 : -EINVAL;
<a name="3501"><span class="lineNum">    3501 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3502 </span>            : 
<span class="lineNum">    3503 </span><span class="lineNoCov">          0 : static int si_resume_smc(struct radeon_device *rdev)</span>
<span class="lineNum">    3504 </span>            : {
<span class="lineNum">    3505 </span><span class="lineNoCov">          0 :         if (si_send_msg_to_smc(rdev, PPSMC_FlushDataCache) != PPSMC_Result_OK)</span>
<span class="lineNum">    3506 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    3507 </span>            : 
<span class="lineNum">    3508 </span><span class="lineNoCov">          0 :         return (si_send_msg_to_smc(rdev, PPSMC_MSG_Resume) == PPSMC_Result_OK) ?</span>
<span class="lineNum">    3509 </span>            :                 0 : -EINVAL;
<a name="3510"><span class="lineNum">    3510 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3511 </span>            : 
<span class="lineNum">    3512 </span><span class="lineNoCov">          0 : static void si_dpm_start_smc(struct radeon_device *rdev)</span>
<span class="lineNum">    3513 </span>            : {
<span class="lineNum">    3514 </span><span class="lineNoCov">          0 :         si_program_jump_on_start(rdev);</span>
<span class="lineNum">    3515 </span><span class="lineNoCov">          0 :         si_start_smc(rdev);</span>
<span class="lineNum">    3516 </span><span class="lineNoCov">          0 :         si_start_smc_clock(rdev);</span>
<a name="3517"><span class="lineNum">    3517 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3518 </span>            : 
<span class="lineNum">    3519 </span><span class="lineNoCov">          0 : static void si_dpm_stop_smc(struct radeon_device *rdev)</span>
<span class="lineNum">    3520 </span>            : {
<span class="lineNum">    3521 </span><span class="lineNoCov">          0 :         si_reset_smc(rdev);</span>
<span class="lineNum">    3522 </span><span class="lineNoCov">          0 :         si_stop_smc_clock(rdev);</span>
<a name="3523"><span class="lineNum">    3523 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3524 </span>            : 
<span class="lineNum">    3525 </span><span class="lineNoCov">          0 : static int si_process_firmware_header(struct radeon_device *rdev)</span>
<span class="lineNum">    3526 </span>            : {
<span class="lineNum">    3527 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    3528 </span><span class="lineNoCov">          0 :         u32 tmp;</span>
<span class="lineNum">    3529 </span>            :         int ret;
<span class="lineNum">    3530 </span>            : 
<span class="lineNum">    3531 </span><span class="lineNoCov">          0 :         ret = si_read_smc_sram_dword(rdev,</span>
<span class="lineNum">    3532 </span>            :                                      SISLANDS_SMC_FIRMWARE_HEADER_LOCATION +
<span class="lineNum">    3533 </span>            :                                      SISLANDS_SMC_FIRMWARE_HEADER_stateTable,
<span class="lineNum">    3534 </span><span class="lineNoCov">          0 :                                      &amp;tmp, si_pi-&gt;sram_end);</span>
<span class="lineNum">    3535 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    3536 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3537 </span>            : 
<span class="lineNum">    3538 </span><span class="lineNoCov">          0 :         si_pi-&gt;state_table_start = tmp;</span>
<span class="lineNum">    3539 </span>            : 
<span class="lineNum">    3540 </span><span class="lineNoCov">          0 :         ret = si_read_smc_sram_dword(rdev,</span>
<span class="lineNum">    3541 </span>            :                                      SISLANDS_SMC_FIRMWARE_HEADER_LOCATION +
<span class="lineNum">    3542 </span>            :                                      SISLANDS_SMC_FIRMWARE_HEADER_softRegisters,
<span class="lineNum">    3543 </span><span class="lineNoCov">          0 :                                      &amp;tmp, si_pi-&gt;sram_end);</span>
<span class="lineNum">    3544 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    3545 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3546 </span>            : 
<span class="lineNum">    3547 </span><span class="lineNoCov">          0 :         si_pi-&gt;soft_regs_start = tmp;</span>
<span class="lineNum">    3548 </span>            : 
<span class="lineNum">    3549 </span><span class="lineNoCov">          0 :         ret = si_read_smc_sram_dword(rdev,</span>
<span class="lineNum">    3550 </span>            :                                      SISLANDS_SMC_FIRMWARE_HEADER_LOCATION +
<span class="lineNum">    3551 </span>            :                                      SISLANDS_SMC_FIRMWARE_HEADER_mcRegisterTable,
<span class="lineNum">    3552 </span><span class="lineNoCov">          0 :                                      &amp;tmp, si_pi-&gt;sram_end);</span>
<span class="lineNum">    3553 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    3554 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3555 </span>            : 
<span class="lineNum">    3556 </span><span class="lineNoCov">          0 :         si_pi-&gt;mc_reg_table_start = tmp;</span>
<span class="lineNum">    3557 </span>            : 
<span class="lineNum">    3558 </span><span class="lineNoCov">          0 :         ret = si_read_smc_sram_dword(rdev,</span>
<span class="lineNum">    3559 </span>            :                                      SISLANDS_SMC_FIRMWARE_HEADER_LOCATION +
<span class="lineNum">    3560 </span>            :                                      SISLANDS_SMC_FIRMWARE_HEADER_fanTable,
<span class="lineNum">    3561 </span><span class="lineNoCov">          0 :                                      &amp;tmp, si_pi-&gt;sram_end);</span>
<span class="lineNum">    3562 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    3563 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3564 </span>            : 
<span class="lineNum">    3565 </span><span class="lineNoCov">          0 :         si_pi-&gt;fan_table_start = tmp;</span>
<span class="lineNum">    3566 </span>            : 
<span class="lineNum">    3567 </span><span class="lineNoCov">          0 :         ret = si_read_smc_sram_dword(rdev,</span>
<span class="lineNum">    3568 </span>            :                                      SISLANDS_SMC_FIRMWARE_HEADER_LOCATION +
<span class="lineNum">    3569 </span>            :                                      SISLANDS_SMC_FIRMWARE_HEADER_mcArbDramAutoRefreshTable,
<span class="lineNum">    3570 </span><span class="lineNoCov">          0 :                                      &amp;tmp, si_pi-&gt;sram_end);</span>
<span class="lineNum">    3571 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    3572 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3573 </span>            : 
<span class="lineNum">    3574 </span><span class="lineNoCov">          0 :         si_pi-&gt;arb_table_start = tmp;</span>
<span class="lineNum">    3575 </span>            : 
<span class="lineNum">    3576 </span><span class="lineNoCov">          0 :         ret = si_read_smc_sram_dword(rdev,</span>
<span class="lineNum">    3577 </span>            :                                      SISLANDS_SMC_FIRMWARE_HEADER_LOCATION +
<span class="lineNum">    3578 </span>            :                                      SISLANDS_SMC_FIRMWARE_HEADER_CacConfigTable,
<span class="lineNum">    3579 </span><span class="lineNoCov">          0 :                                      &amp;tmp, si_pi-&gt;sram_end);</span>
<span class="lineNum">    3580 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    3581 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3582 </span>            : 
<span class="lineNum">    3583 </span><span class="lineNoCov">          0 :         si_pi-&gt;cac_table_start = tmp;</span>
<span class="lineNum">    3584 </span>            : 
<span class="lineNum">    3585 </span><span class="lineNoCov">          0 :         ret = si_read_smc_sram_dword(rdev,</span>
<span class="lineNum">    3586 </span>            :                                      SISLANDS_SMC_FIRMWARE_HEADER_LOCATION +
<span class="lineNum">    3587 </span>            :                                      SISLANDS_SMC_FIRMWARE_HEADER_DteConfiguration,
<span class="lineNum">    3588 </span><span class="lineNoCov">          0 :                                      &amp;tmp, si_pi-&gt;sram_end);</span>
<span class="lineNum">    3589 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    3590 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3591 </span>            : 
<span class="lineNum">    3592 </span><span class="lineNoCov">          0 :         si_pi-&gt;dte_table_start = tmp;</span>
<span class="lineNum">    3593 </span>            : 
<span class="lineNum">    3594 </span><span class="lineNoCov">          0 :         ret = si_read_smc_sram_dword(rdev,</span>
<span class="lineNum">    3595 </span>            :                                      SISLANDS_SMC_FIRMWARE_HEADER_LOCATION +
<span class="lineNum">    3596 </span>            :                                      SISLANDS_SMC_FIRMWARE_HEADER_spllTable,
<span class="lineNum">    3597 </span><span class="lineNoCov">          0 :                                      &amp;tmp, si_pi-&gt;sram_end);</span>
<span class="lineNum">    3598 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    3599 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3600 </span>            : 
<span class="lineNum">    3601 </span><span class="lineNoCov">          0 :         si_pi-&gt;spll_table_start = tmp;</span>
<span class="lineNum">    3602 </span>            : 
<span class="lineNum">    3603 </span><span class="lineNoCov">          0 :         ret = si_read_smc_sram_dword(rdev,</span>
<span class="lineNum">    3604 </span>            :                                      SISLANDS_SMC_FIRMWARE_HEADER_LOCATION +
<span class="lineNum">    3605 </span>            :                                      SISLANDS_SMC_FIRMWARE_HEADER_PAPMParameters,
<span class="lineNum">    3606 </span><span class="lineNoCov">          0 :                                      &amp;tmp, si_pi-&gt;sram_end);</span>
<span class="lineNum">    3607 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    3608 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3609 </span>            : 
<span class="lineNum">    3610 </span><span class="lineNoCov">          0 :         si_pi-&gt;papm_cfg_table_start = tmp;</span>
<span class="lineNum">    3611 </span>            : 
<span class="lineNum">    3612 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="3613"><span class="lineNum">    3613 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3614 </span>            : 
<span class="lineNum">    3615 </span><span class="lineNoCov">          0 : static void si_read_clock_registers(struct radeon_device *rdev)</span>
<span class="lineNum">    3616 </span>            : {
<span class="lineNum">    3617 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    3618 </span>            : 
<span class="lineNum">    3619 </span><span class="lineNoCov">          0 :         si_pi-&gt;clock_registers.cg_spll_func_cntl = RREG32(CG_SPLL_FUNC_CNTL);</span>
<span class="lineNum">    3620 </span><span class="lineNoCov">          0 :         si_pi-&gt;clock_registers.cg_spll_func_cntl_2 = RREG32(CG_SPLL_FUNC_CNTL_2);</span>
<span class="lineNum">    3621 </span><span class="lineNoCov">          0 :         si_pi-&gt;clock_registers.cg_spll_func_cntl_3 = RREG32(CG_SPLL_FUNC_CNTL_3);</span>
<span class="lineNum">    3622 </span><span class="lineNoCov">          0 :         si_pi-&gt;clock_registers.cg_spll_func_cntl_4 = RREG32(CG_SPLL_FUNC_CNTL_4);</span>
<span class="lineNum">    3623 </span><span class="lineNoCov">          0 :         si_pi-&gt;clock_registers.cg_spll_spread_spectrum = RREG32(CG_SPLL_SPREAD_SPECTRUM);</span>
<span class="lineNum">    3624 </span><span class="lineNoCov">          0 :         si_pi-&gt;clock_registers.cg_spll_spread_spectrum_2 = RREG32(CG_SPLL_SPREAD_SPECTRUM_2);</span>
<span class="lineNum">    3625 </span><span class="lineNoCov">          0 :         si_pi-&gt;clock_registers.dll_cntl = RREG32(DLL_CNTL);</span>
<span class="lineNum">    3626 </span><span class="lineNoCov">          0 :         si_pi-&gt;clock_registers.mclk_pwrmgt_cntl = RREG32(MCLK_PWRMGT_CNTL);</span>
<span class="lineNum">    3627 </span><span class="lineNoCov">          0 :         si_pi-&gt;clock_registers.mpll_ad_func_cntl = RREG32(MPLL_AD_FUNC_CNTL);</span>
<span class="lineNum">    3628 </span><span class="lineNoCov">          0 :         si_pi-&gt;clock_registers.mpll_dq_func_cntl = RREG32(MPLL_DQ_FUNC_CNTL);</span>
<span class="lineNum">    3629 </span><span class="lineNoCov">          0 :         si_pi-&gt;clock_registers.mpll_func_cntl = RREG32(MPLL_FUNC_CNTL);</span>
<span class="lineNum">    3630 </span><span class="lineNoCov">          0 :         si_pi-&gt;clock_registers.mpll_func_cntl_1 = RREG32(MPLL_FUNC_CNTL_1);</span>
<span class="lineNum">    3631 </span><span class="lineNoCov">          0 :         si_pi-&gt;clock_registers.mpll_func_cntl_2 = RREG32(MPLL_FUNC_CNTL_2);</span>
<span class="lineNum">    3632 </span><span class="lineNoCov">          0 :         si_pi-&gt;clock_registers.mpll_ss1 = RREG32(MPLL_SS1);</span>
<span class="lineNum">    3633 </span><span class="lineNoCov">          0 :         si_pi-&gt;clock_registers.mpll_ss2 = RREG32(MPLL_SS2);</span>
<a name="3634"><span class="lineNum">    3634 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3635 </span>            : 
<span class="lineNum">    3636 </span><span class="lineNoCov">          0 : static void si_enable_thermal_protection(struct radeon_device *rdev,</span>
<span class="lineNum">    3637 </span>            :                                           bool enable)
<span class="lineNum">    3638 </span>            : {
<span class="lineNum">    3639 </span><span class="lineNoCov">          0 :         if (enable)</span>
<span class="lineNum">    3640 </span><span class="lineNoCov">          0 :                 WREG32_P(GENERAL_PWRMGT, 0, ~THERMAL_PROTECTION_DIS);</span>
<span class="lineNum">    3641 </span>            :         else
<span class="lineNum">    3642 </span><span class="lineNoCov">          0 :                 WREG32_P(GENERAL_PWRMGT, THERMAL_PROTECTION_DIS, ~THERMAL_PROTECTION_DIS);</span>
<a name="3643"><span class="lineNum">    3643 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3644 </span>            : 
<span class="lineNum">    3645 </span><span class="lineNoCov">          0 : static void si_enable_acpi_power_management(struct radeon_device *rdev)</span>
<span class="lineNum">    3646 </span>            : {
<span class="lineNum">    3647 </span><span class="lineNoCov">          0 :         WREG32_P(GENERAL_PWRMGT, STATIC_PM_EN, ~STATIC_PM_EN);</span>
<span class="lineNum">    3648 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3649 </span>            : 
<span class="lineNum">    3650 </span>            : #if 0
<span class="lineNum">    3651 </span>            : static int si_enter_ulp_state(struct radeon_device *rdev)
<span class="lineNum">    3652 </span>            : {
<span class="lineNum">    3653 </span>            :         WREG32(SMC_MESSAGE_0, PPSMC_MSG_SwitchToMinimumPower);
<span class="lineNum">    3654 </span>            : 
<span class="lineNum">    3655 </span>            :         udelay(25000);
<span class="lineNum">    3656 </span>            : 
<span class="lineNum">    3657 </span>            :         return 0;
<span class="lineNum">    3658 </span>            : }
<span class="lineNum">    3659 </span>            : 
<span class="lineNum">    3660 </span>            : static int si_exit_ulp_state(struct radeon_device *rdev)
<span class="lineNum">    3661 </span>            : {
<span class="lineNum">    3662 </span>            :         int i;
<span class="lineNum">    3663 </span>            : 
<span class="lineNum">    3664 </span>            :         WREG32(SMC_MESSAGE_0, PPSMC_MSG_ResumeFromMinimumPower);
<span class="lineNum">    3665 </span>            : 
<span class="lineNum">    3666 </span>            :         udelay(7000);
<span class="lineNum">    3667 </span>            : 
<span class="lineNum">    3668 </span>            :         for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {
<span class="lineNum">    3669 </span>            :                 if (RREG32(SMC_RESP_0) == 1)
<span class="lineNum">    3670 </span>            :                         break;
<span class="lineNum">    3671 </span>            :                 udelay(1000);
<span class="lineNum">    3672 </span>            :         }
<span class="lineNum">    3673 </span>            : 
<span class="lineNum">    3674 </span>            :         return 0;
<span class="lineNum">    3675 </span>            : }
<a name="3676"><span class="lineNum">    3676 </span>            : #endif</a>
<span class="lineNum">    3677 </span>            : 
<span class="lineNum">    3678 </span><span class="lineNoCov">          0 : static int si_notify_smc_display_change(struct radeon_device *rdev,</span>
<span class="lineNum">    3679 </span>            :                                      bool has_display)
<span class="lineNum">    3680 </span>            : {
<span class="lineNum">    3681 </span><span class="lineNoCov">          0 :         PPSMC_Msg msg = has_display ?</span>
<span class="lineNum">    3682 </span>            :                 PPSMC_MSG_HasDisplay : PPSMC_MSG_NoDisplay;
<span class="lineNum">    3683 </span>            : 
<span class="lineNum">    3684 </span><span class="lineNoCov">          0 :         return (si_send_msg_to_smc(rdev, msg) == PPSMC_Result_OK) ?</span>
<span class="lineNum">    3685 </span>            :                 0 : -EINVAL;
<a name="3686"><span class="lineNum">    3686 </span>            : }</a>
<span class="lineNum">    3687 </span>            : 
<span class="lineNum">    3688 </span><span class="lineNoCov">          0 : static void si_program_response_times(struct radeon_device *rdev)</span>
<span class="lineNum">    3689 </span>            : {
<span class="lineNum">    3690 </span>            :         u32 voltage_response_time, backbias_response_time, acpi_delay_time, vbi_time_out;
<span class="lineNum">    3691 </span>            :         u32 vddc_dly, acpi_dly, vbi_dly;
<span class="lineNum">    3692 </span>            :         u32 reference_clock;
<span class="lineNum">    3693 </span>            : 
<span class="lineNum">    3694 </span><span class="lineNoCov">          0 :         si_write_smc_soft_register(rdev, SI_SMC_SOFT_REGISTER_mvdd_chg_time, 1);</span>
<span class="lineNum">    3695 </span>            : 
<span class="lineNum">    3696 </span><span class="lineNoCov">          0 :         voltage_response_time = (u32)rdev-&gt;pm.dpm.voltage_response_time;</span>
<span class="lineNum">    3697 </span><span class="lineNoCov">          0 :         backbias_response_time = (u32)rdev-&gt;pm.dpm.backbias_response_time;</span>
<span class="lineNum">    3698 </span>            : 
<span class="lineNum">    3699 </span><span class="lineNoCov">          0 :         if (voltage_response_time == 0)</span>
<span class="lineNum">    3700 </span><span class="lineNoCov">          0 :                 voltage_response_time = 1000;</span>
<span class="lineNum">    3701 </span>            : 
<span class="lineNum">    3702 </span>            :         acpi_delay_time = 15000;
<span class="lineNum">    3703 </span>            :         vbi_time_out = 100000;
<span class="lineNum">    3704 </span>            : 
<span class="lineNum">    3705 </span><span class="lineNoCov">          0 :         reference_clock = radeon_get_xclk(rdev);</span>
<span class="lineNum">    3706 </span>            : 
<span class="lineNum">    3707 </span><span class="lineNoCov">          0 :         vddc_dly = (voltage_response_time  * reference_clock) / 100;</span>
<span class="lineNum">    3708 </span><span class="lineNoCov">          0 :         acpi_dly = (acpi_delay_time * reference_clock) / 100;</span>
<span class="lineNum">    3709 </span><span class="lineNoCov">          0 :         vbi_dly  = (vbi_time_out * reference_clock) / 100;</span>
<span class="lineNum">    3710 </span>            : 
<span class="lineNum">    3711 </span><span class="lineNoCov">          0 :         si_write_smc_soft_register(rdev, SI_SMC_SOFT_REGISTER_delay_vreg,  vddc_dly);</span>
<span class="lineNum">    3712 </span><span class="lineNoCov">          0 :         si_write_smc_soft_register(rdev, SI_SMC_SOFT_REGISTER_delay_acpi,  acpi_dly);</span>
<span class="lineNum">    3713 </span><span class="lineNoCov">          0 :         si_write_smc_soft_register(rdev, SI_SMC_SOFT_REGISTER_mclk_chg_timeout, vbi_dly);</span>
<span class="lineNum">    3714 </span><span class="lineNoCov">          0 :         si_write_smc_soft_register(rdev, SI_SMC_SOFT_REGISTER_mc_block_delay, 0xAA);</span>
<a name="3715"><span class="lineNum">    3715 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3716 </span>            : 
<span class="lineNum">    3717 </span><span class="lineNoCov">          0 : static void si_program_ds_registers(struct radeon_device *rdev)</span>
<span class="lineNum">    3718 </span>            : {
<span class="lineNum">    3719 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    3720 </span>            :         u32 tmp = 1; /* XXX: 0x10 on tahiti A0 */
<span class="lineNum">    3721 </span>            : 
<span class="lineNum">    3722 </span><span class="lineNoCov">          0 :         if (eg_pi-&gt;sclk_deep_sleep) {</span>
<span class="lineNum">    3723 </span><span class="lineNoCov">          0 :                 WREG32_P(MISC_CLK_CNTL, DEEP_SLEEP_CLK_SEL(tmp), ~DEEP_SLEEP_CLK_SEL_MASK);</span>
<span class="lineNum">    3724 </span><span class="lineNoCov">          0 :                 WREG32_P(CG_SPLL_AUTOSCALE_CNTL, AUTOSCALE_ON_SS_CLEAR,</span>
<span class="lineNum">    3725 </span>            :                          ~AUTOSCALE_ON_SS_CLEAR);
<span class="lineNum">    3726 </span><span class="lineNoCov">          0 :         }</span>
<a name="3727"><span class="lineNum">    3727 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3728 </span>            : 
<span class="lineNum">    3729 </span><span class="lineNoCov">          0 : static void si_program_display_gap(struct radeon_device *rdev)</span>
<span class="lineNum">    3730 </span>            : {
<span class="lineNum">    3731 </span>            :         u32 tmp, pipe;
<span class="lineNum">    3732 </span>            :         int i;
<span class="lineNum">    3733 </span>            : 
<span class="lineNum">    3734 </span><span class="lineNoCov">          0 :         tmp = RREG32(CG_DISPLAY_GAP_CNTL) &amp; ~(DISP1_GAP_MASK | DISP2_GAP_MASK);</span>
<span class="lineNum">    3735 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.new_active_crtc_count &gt; 0)</span>
<span class="lineNum">    3736 </span><span class="lineNoCov">          0 :                 tmp |= DISP1_GAP(R600_PM_DISPLAY_GAP_VBLANK_OR_WM);</span>
<span class="lineNum">    3737 </span>            :         else
<span class="lineNum">    3738 </span><span class="lineNoCov">          0 :                 tmp |= DISP1_GAP(R600_PM_DISPLAY_GAP_IGNORE);</span>
<span class="lineNum">    3739 </span>            : 
<span class="lineNum">    3740 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.new_active_crtc_count &gt; 1)</span>
<span class="lineNum">    3741 </span><span class="lineNoCov">          0 :                 tmp |= DISP2_GAP(R600_PM_DISPLAY_GAP_VBLANK_OR_WM);</span>
<span class="lineNum">    3742 </span>            :         else
<span class="lineNum">    3743 </span><span class="lineNoCov">          0 :                 tmp |= DISP2_GAP(R600_PM_DISPLAY_GAP_IGNORE);</span>
<span class="lineNum">    3744 </span>            : 
<span class="lineNum">    3745 </span><span class="lineNoCov">          0 :         WREG32(CG_DISPLAY_GAP_CNTL, tmp);</span>
<span class="lineNum">    3746 </span>            : 
<span class="lineNum">    3747 </span><span class="lineNoCov">          0 :         tmp = RREG32(DCCG_DISP_SLOW_SELECT_REG);</span>
<span class="lineNum">    3748 </span><span class="lineNoCov">          0 :         pipe = (tmp &amp; DCCG_DISP1_SLOW_SELECT_MASK) &gt;&gt; DCCG_DISP1_SLOW_SELECT_SHIFT;</span>
<span class="lineNum">    3749 </span>            : 
<span class="lineNum">    3750 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;pm.dpm.new_active_crtc_count &gt; 0) &amp;&amp;</span>
<span class="lineNum">    3751 </span><span class="lineNoCov">          0 :             (!(rdev-&gt;pm.dpm.new_active_crtcs &amp; (1 &lt;&lt; pipe)))) {</span>
<span class="lineNum">    3752 </span>            :                 /* find the first active crtc */
<span class="lineNum">    3753 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; rdev-&gt;num_crtc; i++) {</span>
<span class="lineNum">    3754 </span><span class="lineNoCov">          0 :                         if (rdev-&gt;pm.dpm.new_active_crtcs &amp; (1 &lt;&lt; i))</span>
<span class="lineNum">    3755 </span>            :                                 break;
<span class="lineNum">    3756 </span>            :                 }
<span class="lineNum">    3757 </span><span class="lineNoCov">          0 :                 if (i == rdev-&gt;num_crtc)</span>
<span class="lineNum">    3758 </span><span class="lineNoCov">          0 :                         pipe = 0;</span>
<span class="lineNum">    3759 </span>            :                 else
<span class="lineNum">    3760 </span>            :                         pipe = i;
<span class="lineNum">    3761 </span>            : 
<span class="lineNum">    3762 </span><span class="lineNoCov">          0 :                 tmp &amp;= ~DCCG_DISP1_SLOW_SELECT_MASK;</span>
<span class="lineNum">    3763 </span><span class="lineNoCov">          0 :                 tmp |= DCCG_DISP1_SLOW_SELECT(pipe);</span>
<span class="lineNum">    3764 </span><span class="lineNoCov">          0 :                 WREG32(DCCG_DISP_SLOW_SELECT_REG, tmp);</span>
<span class="lineNum">    3765 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3766 </span>            : 
<span class="lineNum">    3767 </span>            :         /* Setting this to false forces the performance state to low if the crtcs are disabled.
<span class="lineNum">    3768 </span>            :          * This can be a problem on PowerXpress systems or if you want to use the card
<span class="lineNum">    3769 </span>            :          * for offscreen rendering or compute if there are no crtcs enabled.
<span class="lineNum">    3770 </span>            :          */
<span class="lineNum">    3771 </span><span class="lineNoCov">          0 :         si_notify_smc_display_change(rdev, rdev-&gt;pm.dpm.new_active_crtc_count &gt; 0);</span>
<a name="3772"><span class="lineNum">    3772 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3773 </span>            : 
<span class="lineNum">    3774 </span><span class="lineNoCov">          0 : static void si_enable_spread_spectrum(struct radeon_device *rdev, bool enable)</span>
<span class="lineNum">    3775 </span>            : {
<span class="lineNum">    3776 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    3777 </span>            : 
<span class="lineNum">    3778 </span><span class="lineNoCov">          0 :         if (enable) {</span>
<span class="lineNum">    3779 </span><span class="lineNoCov">          0 :                 if (pi-&gt;sclk_ss)</span>
<span class="lineNum">    3780 </span><span class="lineNoCov">          0 :                         WREG32_P(GENERAL_PWRMGT, DYN_SPREAD_SPECTRUM_EN, ~DYN_SPREAD_SPECTRUM_EN);</span>
<span class="lineNum">    3781 </span>            :         } else {
<span class="lineNum">    3782 </span><span class="lineNoCov">          0 :                 WREG32_P(CG_SPLL_SPREAD_SPECTRUM, 0, ~SSEN);</span>
<span class="lineNum">    3783 </span><span class="lineNoCov">          0 :                 WREG32_P(GENERAL_PWRMGT, 0, ~DYN_SPREAD_SPECTRUM_EN);</span>
<span class="lineNum">    3784 </span>            :         }
<a name="3785"><span class="lineNum">    3785 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3786 </span>            : 
<span class="lineNum">    3787 </span><span class="lineNoCov">          0 : static void si_setup_bsp(struct radeon_device *rdev)</span>
<span class="lineNum">    3788 </span>            : {
<span class="lineNum">    3789 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    3790 </span><span class="lineNoCov">          0 :         u32 xclk = radeon_get_xclk(rdev);</span>
<span class="lineNum">    3791 </span>            : 
<span class="lineNum">    3792 </span><span class="lineNoCov">          0 :         r600_calculate_u_and_p(pi-&gt;asi,</span>
<span class="lineNum">    3793 </span>            :                                xclk,
<span class="lineNum">    3794 </span>            :                                16,
<span class="lineNum">    3795 </span><span class="lineNoCov">          0 :                                &amp;pi-&gt;bsp,</span>
<span class="lineNum">    3796 </span><span class="lineNoCov">          0 :                                &amp;pi-&gt;bsu);</span>
<span class="lineNum">    3797 </span>            : 
<span class="lineNum">    3798 </span><span class="lineNoCov">          0 :         r600_calculate_u_and_p(pi-&gt;pasi,</span>
<span class="lineNum">    3799 </span>            :                                xclk,
<span class="lineNum">    3800 </span>            :                                16,
<span class="lineNum">    3801 </span><span class="lineNoCov">          0 :                                &amp;pi-&gt;pbsp,</span>
<span class="lineNum">    3802 </span><span class="lineNoCov">          0 :                                &amp;pi-&gt;pbsu);</span>
<span class="lineNum">    3803 </span>            : 
<span class="lineNum">    3804 </span>            : 
<span class="lineNum">    3805 </span><span class="lineNoCov">          0 :         pi-&gt;dsp = BSP(pi-&gt;bsp) | BSU(pi-&gt;bsu);</span>
<span class="lineNum">    3806 </span><span class="lineNoCov">          0 :         pi-&gt;psp = BSP(pi-&gt;pbsp) | BSU(pi-&gt;pbsu);</span>
<span class="lineNum">    3807 </span>            : 
<span class="lineNum">    3808 </span><span class="lineNoCov">          0 :         WREG32(CG_BSP, pi-&gt;dsp);</span>
<a name="3809"><span class="lineNum">    3809 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3810 </span>            : 
<span class="lineNum">    3811 </span><span class="lineNoCov">          0 : static void si_program_git(struct radeon_device *rdev)</span>
<span class="lineNum">    3812 </span>            : {
<span class="lineNum">    3813 </span><span class="lineNoCov">          0 :         WREG32_P(CG_GIT, CG_GICST(R600_GICST_DFLT), ~CG_GICST_MASK);</span>
<a name="3814"><span class="lineNum">    3814 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3815 </span>            : 
<span class="lineNum">    3816 </span><span class="lineNoCov">          0 : static void si_program_tp(struct radeon_device *rdev)</span>
<span class="lineNum">    3817 </span>            : {
<span class="lineNum">    3818 </span>            :         int i;
<span class="lineNum">    3819 </span>            :         enum r600_td td = R600_TD_DFLT;
<span class="lineNum">    3820 </span>            : 
<span class="lineNum">    3821 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; R600_PM_NUMBER_OF_TC; i++)</span>
<span class="lineNum">    3822 </span><span class="lineNoCov">          0 :                 WREG32(CG_FFCT_0 + (i * 4), (UTC_0(r600_utc[i]) | DTC_0(r600_dtc[i])));</span>
<span class="lineNum">    3823 </span>            : 
<span class="lineNum">    3824 </span><span class="lineNoCov">          0 :         if (td == R600_TD_AUTO)</span>
<span class="lineNum">    3825 </span><span class="lineNoCov">          0 :                 WREG32_P(SCLK_PWRMGT_CNTL, 0, ~FIR_FORCE_TREND_SEL);</span>
<span class="lineNum">    3826 </span>            :         else
<span class="lineNum">    3827 </span><span class="lineNoCov">          0 :                 WREG32_P(SCLK_PWRMGT_CNTL, FIR_FORCE_TREND_SEL, ~FIR_FORCE_TREND_SEL);</span>
<span class="lineNum">    3828 </span>            : 
<span class="lineNum">    3829 </span><span class="lineNoCov">          0 :         if (td == R600_TD_UP)</span>
<span class="lineNum">    3830 </span><span class="lineNoCov">          0 :                 WREG32_P(SCLK_PWRMGT_CNTL, 0, ~FIR_TREND_MODE);</span>
<span class="lineNum">    3831 </span>            : 
<span class="lineNum">    3832 </span><span class="lineNoCov">          0 :         if (td == R600_TD_DOWN)</span>
<span class="lineNum">    3833 </span><span class="lineNoCov">          0 :                 WREG32_P(SCLK_PWRMGT_CNTL, FIR_TREND_MODE, ~FIR_TREND_MODE);</span>
<a name="3834"><span class="lineNum">    3834 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3835 </span>            : 
<span class="lineNum">    3836 </span><span class="lineNoCov">          0 : static void si_program_tpp(struct radeon_device *rdev)</span>
<span class="lineNum">    3837 </span>            : {
<span class="lineNum">    3838 </span><span class="lineNoCov">          0 :         WREG32(CG_TPC, R600_TPC_DFLT);</span>
<a name="3839"><span class="lineNum">    3839 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3840 </span>            : 
<span class="lineNum">    3841 </span><span class="lineNoCov">          0 : static void si_program_sstp(struct radeon_device *rdev)</span>
<span class="lineNum">    3842 </span>            : {
<span class="lineNum">    3843 </span><span class="lineNoCov">          0 :         WREG32(CG_SSP, (SSTU(R600_SSTU_DFLT) | SST(R600_SST_DFLT)));</span>
<a name="3844"><span class="lineNum">    3844 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3845 </span>            : 
<span class="lineNum">    3846 </span><span class="lineNoCov">          0 : static void si_enable_display_gap(struct radeon_device *rdev)</span>
<span class="lineNum">    3847 </span>            : {
<span class="lineNum">    3848 </span><span class="lineNoCov">          0 :         u32 tmp = RREG32(CG_DISPLAY_GAP_CNTL);</span>
<span class="lineNum">    3849 </span>            : 
<span class="lineNum">    3850 </span><span class="lineNoCov">          0 :         tmp &amp;= ~(DISP1_GAP_MASK | DISP2_GAP_MASK);</span>
<span class="lineNum">    3851 </span><span class="lineNoCov">          0 :         tmp |= (DISP1_GAP(R600_PM_DISPLAY_GAP_IGNORE) |</span>
<span class="lineNum">    3852 </span>            :                 DISP2_GAP(R600_PM_DISPLAY_GAP_IGNORE));
<span class="lineNum">    3853 </span>            : 
<span class="lineNum">    3854 </span><span class="lineNoCov">          0 :         tmp &amp;= ~(DISP1_GAP_MCHG_MASK | DISP2_GAP_MCHG_MASK);</span>
<span class="lineNum">    3855 </span><span class="lineNoCov">          0 :         tmp |= (DISP1_GAP_MCHG(R600_PM_DISPLAY_GAP_VBLANK) |</span>
<span class="lineNum">    3856 </span>            :                 DISP2_GAP_MCHG(R600_PM_DISPLAY_GAP_IGNORE));
<span class="lineNum">    3857 </span><span class="lineNoCov">          0 :         WREG32(CG_DISPLAY_GAP_CNTL, tmp);</span>
<a name="3858"><span class="lineNum">    3858 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3859 </span>            : 
<span class="lineNum">    3860 </span><span class="lineNoCov">          0 : static void si_program_vc(struct radeon_device *rdev)</span>
<span class="lineNum">    3861 </span>            : {
<span class="lineNum">    3862 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    3863 </span>            : 
<span class="lineNum">    3864 </span><span class="lineNoCov">          0 :         WREG32(CG_FTV, pi-&gt;vrc);</span>
<a name="3865"><span class="lineNum">    3865 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3866 </span>            : 
<span class="lineNum">    3867 </span><span class="lineNoCov">          0 : static void si_clear_vc(struct radeon_device *rdev)</span>
<span class="lineNum">    3868 </span>            : {
<span class="lineNum">    3869 </span><span class="lineNoCov">          0 :         WREG32(CG_FTV, 0);</span>
<a name="3870"><span class="lineNum">    3870 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3871 </span>            : 
<span class="lineNum">    3872 </span><span class="lineNoCov">          0 : u8 si_get_ddr3_mclk_frequency_ratio(u32 memory_clock)</span>
<span class="lineNum">    3873 </span>            : {
<span class="lineNum">    3874 </span>            :         u8 mc_para_index;
<span class="lineNum">    3875 </span>            : 
<span class="lineNum">    3876 </span><span class="lineNoCov">          0 :         if (memory_clock &lt; 10000)</span>
<span class="lineNum">    3877 </span><span class="lineNoCov">          0 :                 mc_para_index = 0;</span>
<span class="lineNum">    3878 </span><span class="lineNoCov">          0 :         else if (memory_clock &gt;= 80000)</span>
<span class="lineNum">    3879 </span><span class="lineNoCov">          0 :                 mc_para_index = 0x0f;</span>
<span class="lineNum">    3880 </span>            :         else
<span class="lineNum">    3881 </span><span class="lineNoCov">          0 :                 mc_para_index = (u8)((memory_clock - 10000) / 5000 + 1);</span>
<span class="lineNum">    3882 </span><span class="lineNoCov">          0 :         return mc_para_index;</span>
<a name="3883"><span class="lineNum">    3883 </span>            : }</a>
<span class="lineNum">    3884 </span>            : 
<span class="lineNum">    3885 </span><span class="lineNoCov">          0 : u8 si_get_mclk_frequency_ratio(u32 memory_clock, bool strobe_mode)</span>
<span class="lineNum">    3886 </span>            : {
<span class="lineNum">    3887 </span>            :         u8 mc_para_index;
<span class="lineNum">    3888 </span>            : 
<span class="lineNum">    3889 </span><span class="lineNoCov">          0 :         if (strobe_mode) {</span>
<span class="lineNum">    3890 </span><span class="lineNoCov">          0 :                 if (memory_clock &lt; 12500)</span>
<span class="lineNum">    3891 </span><span class="lineNoCov">          0 :                         mc_para_index = 0x00;</span>
<span class="lineNum">    3892 </span><span class="lineNoCov">          0 :                 else if (memory_clock &gt; 47500)</span>
<span class="lineNum">    3893 </span><span class="lineNoCov">          0 :                         mc_para_index = 0x0f;</span>
<span class="lineNum">    3894 </span>            :                 else
<span class="lineNum">    3895 </span><span class="lineNoCov">          0 :                         mc_para_index = (u8)((memory_clock - 10000) / 2500);</span>
<span class="lineNum">    3896 </span>            :         } else {
<span class="lineNum">    3897 </span><span class="lineNoCov">          0 :                 if (memory_clock &lt; 65000)</span>
<span class="lineNum">    3898 </span><span class="lineNoCov">          0 :                         mc_para_index = 0x00;</span>
<span class="lineNum">    3899 </span><span class="lineNoCov">          0 :                 else if (memory_clock &gt; 135000)</span>
<span class="lineNum">    3900 </span><span class="lineNoCov">          0 :                         mc_para_index = 0x0f;</span>
<span class="lineNum">    3901 </span>            :                 else
<span class="lineNum">    3902 </span><span class="lineNoCov">          0 :                         mc_para_index = (u8)((memory_clock - 60000) / 5000);</span>
<span class="lineNum">    3903 </span>            :         }
<span class="lineNum">    3904 </span><span class="lineNoCov">          0 :         return mc_para_index;</span>
<a name="3905"><span class="lineNum">    3905 </span>            : }</a>
<span class="lineNum">    3906 </span>            : 
<span class="lineNum">    3907 </span><span class="lineNoCov">          0 : static u8 si_get_strobe_mode_settings(struct radeon_device *rdev, u32 mclk)</span>
<span class="lineNum">    3908 </span>            : {
<span class="lineNum">    3909 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    3910 </span>            :         bool strobe_mode = false;
<span class="lineNum">    3911 </span>            :         u8 result = 0;
<span class="lineNum">    3912 </span>            : 
<span class="lineNum">    3913 </span><span class="lineNoCov">          0 :         if (mclk &lt;= pi-&gt;mclk_strobe_mode_threshold)</span>
<span class="lineNum">    3914 </span><span class="lineNoCov">          0 :                 strobe_mode = true;</span>
<span class="lineNum">    3915 </span>            : 
<span class="lineNum">    3916 </span><span class="lineNoCov">          0 :         if (pi-&gt;mem_gddr5)</span>
<span class="lineNum">    3917 </span><span class="lineNoCov">          0 :                 result = si_get_mclk_frequency_ratio(mclk, strobe_mode);</span>
<span class="lineNum">    3918 </span>            :         else
<span class="lineNum">    3919 </span><span class="lineNoCov">          0 :                 result = si_get_ddr3_mclk_frequency_ratio(mclk);</span>
<span class="lineNum">    3920 </span>            : 
<span class="lineNum">    3921 </span><span class="lineNoCov">          0 :         if (strobe_mode)</span>
<span class="lineNum">    3922 </span><span class="lineNoCov">          0 :                 result |= SISLANDS_SMC_STROBE_ENABLE;</span>
<span class="lineNum">    3923 </span>            : 
<span class="lineNum">    3924 </span><span class="lineNoCov">          0 :         return result;</span>
<a name="3925"><span class="lineNum">    3925 </span>            : }</a>
<span class="lineNum">    3926 </span>            : 
<span class="lineNum">    3927 </span><span class="lineNoCov">          0 : static int si_upload_firmware(struct radeon_device *rdev)</span>
<span class="lineNum">    3928 </span>            : {
<span class="lineNum">    3929 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    3930 </span>            :         int ret;
<span class="lineNum">    3931 </span>            : 
<span class="lineNum">    3932 </span><span class="lineNoCov">          0 :         si_reset_smc(rdev);</span>
<span class="lineNum">    3933 </span><span class="lineNoCov">          0 :         si_stop_smc_clock(rdev);</span>
<span class="lineNum">    3934 </span>            : 
<span class="lineNum">    3935 </span><span class="lineNoCov">          0 :         ret = si_load_smc_ucode(rdev, si_pi-&gt;sram_end);</span>
<span class="lineNum">    3936 </span>            : 
<span class="lineNum">    3937 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="3938"><span class="lineNum">    3938 </span>            : }</a>
<span class="lineNum">    3939 </span>            : 
<span class="lineNum">    3940 </span><span class="lineNoCov">          0 : static bool si_validate_phase_shedding_tables(struct radeon_device *rdev,</span>
<span class="lineNum">    3941 </span>            :                                               const struct atom_voltage_table *table,
<span class="lineNum">    3942 </span>            :                                               const struct radeon_phase_shedding_limits_table *limits)
<span class="lineNum">    3943 </span>            : {
<span class="lineNum">    3944 </span>            :         u32 data, num_bits, num_levels;
<span class="lineNum">    3945 </span>            : 
<span class="lineNum">    3946 </span><span class="lineNoCov">          0 :         if ((table == NULL) || (limits == NULL))</span>
<span class="lineNum">    3947 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    3948 </span>            : 
<span class="lineNum">    3949 </span><span class="lineNoCov">          0 :         data = table-&gt;mask_low;</span>
<span class="lineNum">    3950 </span>            : 
<span class="lineNum">    3951 </span><span class="lineNoCov">          0 :         num_bits = hweight32(data);</span>
<span class="lineNum">    3952 </span>            : 
<span class="lineNum">    3953 </span><span class="lineNoCov">          0 :         if (num_bits == 0)</span>
<span class="lineNum">    3954 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    3955 </span>            : 
<span class="lineNum">    3956 </span><span class="lineNoCov">          0 :         num_levels = (1 &lt;&lt; num_bits);</span>
<span class="lineNum">    3957 </span>            : 
<span class="lineNum">    3958 </span><span class="lineNoCov">          0 :         if (table-&gt;count != num_levels)</span>
<span class="lineNum">    3959 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    3960 </span>            : 
<span class="lineNum">    3961 </span><span class="lineNoCov">          0 :         if (limits-&gt;count != (num_levels - 1))</span>
<span class="lineNum">    3962 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    3963 </span>            : 
<span class="lineNum">    3964 </span><span class="lineNoCov">          0 :         return true;</span>
<a name="3965"><span class="lineNum">    3965 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3966 </span>            : 
<span class="lineNum">    3967 </span><span class="lineNoCov">          0 : void si_trim_voltage_table_to_fit_state_table(struct radeon_device *rdev,</span>
<span class="lineNum">    3968 </span>            :                                               u32 max_voltage_steps,
<span class="lineNum">    3969 </span>            :                                               struct atom_voltage_table *voltage_table)
<span class="lineNum">    3970 </span>            : {
<span class="lineNum">    3971 </span>            :         unsigned int i, diff;
<span class="lineNum">    3972 </span>            : 
<span class="lineNum">    3973 </span><span class="lineNoCov">          0 :         if (voltage_table-&gt;count &lt;= max_voltage_steps)</span>
<span class="lineNum">    3974 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    3975 </span>            : 
<span class="lineNum">    3976 </span><span class="lineNoCov">          0 :         diff = voltage_table-&gt;count - max_voltage_steps;</span>
<span class="lineNum">    3977 </span>            : 
<span class="lineNum">    3978 </span><span class="lineNoCov">          0 :         for (i= 0; i &lt; max_voltage_steps; i++)</span>
<span class="lineNum">    3979 </span><span class="lineNoCov">          0 :                 voltage_table-&gt;entries[i] = voltage_table-&gt;entries[i + diff];</span>
<span class="lineNum">    3980 </span>            : 
<span class="lineNum">    3981 </span><span class="lineNoCov">          0 :         voltage_table-&gt;count = max_voltage_steps;</span>
<a name="3982"><span class="lineNum">    3982 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3983 </span>            : 
<span class="lineNum">    3984 </span><span class="lineNoCov">          0 : static int si_get_svi2_voltage_table(struct radeon_device *rdev,</span>
<span class="lineNum">    3985 </span>            :                                      struct radeon_clock_voltage_dependency_table *voltage_dependency_table,
<span class="lineNum">    3986 </span>            :                                      struct atom_voltage_table *voltage_table)
<span class="lineNum">    3987 </span>            : {
<span class="lineNum">    3988 </span>            :         u32 i;
<span class="lineNum">    3989 </span>            : 
<span class="lineNum">    3990 </span><span class="lineNoCov">          0 :         if (voltage_dependency_table == NULL)</span>
<span class="lineNum">    3991 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    3992 </span>            : 
<span class="lineNum">    3993 </span><span class="lineNoCov">          0 :         voltage_table-&gt;mask_low = 0;</span>
<span class="lineNum">    3994 </span><span class="lineNoCov">          0 :         voltage_table-&gt;phase_delay = 0;</span>
<span class="lineNum">    3995 </span>            : 
<span class="lineNum">    3996 </span><span class="lineNoCov">          0 :         voltage_table-&gt;count = voltage_dependency_table-&gt;count;</span>
<span class="lineNum">    3997 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; voltage_table-&gt;count; i++) {</span>
<span class="lineNum">    3998 </span><span class="lineNoCov">          0 :                 voltage_table-&gt;entries[i].value = voltage_dependency_table-&gt;entries[i].v;</span>
<span class="lineNum">    3999 </span><span class="lineNoCov">          0 :                 voltage_table-&gt;entries[i].smio_low = 0;</span>
<span class="lineNum">    4000 </span>            :         }
<span class="lineNum">    4001 </span>            : 
<span class="lineNum">    4002 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="4003"><span class="lineNum">    4003 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4004 </span>            : 
<span class="lineNum">    4005 </span><span class="lineNoCov">          0 : static int si_construct_voltage_tables(struct radeon_device *rdev)</span>
<span class="lineNum">    4006 </span>            : {
<span class="lineNum">    4007 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    4008 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    4009 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    4010 </span>            :         int ret;
<span class="lineNum">    4011 </span>            : 
<span class="lineNum">    4012 </span><span class="lineNoCov">          0 :         if (pi-&gt;voltage_control) {</span>
<span class="lineNum">    4013 </span><span class="lineNoCov">          0 :                 ret = radeon_atom_get_voltage_table(rdev, VOLTAGE_TYPE_VDDC,</span>
<span class="lineNum">    4014 </span><span class="lineNoCov">          0 :                                                     VOLTAGE_OBJ_GPIO_LUT, &amp;eg_pi-&gt;vddc_voltage_table);</span>
<span class="lineNum">    4015 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    4016 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    4017 </span>            : 
<span class="lineNum">    4018 </span><span class="lineNoCov">          0 :                 if (eg_pi-&gt;vddc_voltage_table.count &gt; SISLANDS_MAX_NO_VREG_STEPS)</span>
<span class="lineNum">    4019 </span><span class="lineNoCov">          0 :                         si_trim_voltage_table_to_fit_state_table(rdev,</span>
<span class="lineNum">    4020 </span>            :                                                                  SISLANDS_MAX_NO_VREG_STEPS,
<span class="lineNum">    4021 </span>            :                                                                  &amp;eg_pi-&gt;vddc_voltage_table);
<span class="lineNum">    4022 </span><span class="lineNoCov">          0 :         } else if (si_pi-&gt;voltage_control_svi2) {</span>
<span class="lineNum">    4023 </span><span class="lineNoCov">          0 :                 ret = si_get_svi2_voltage_table(rdev,</span>
<span class="lineNum">    4024 </span><span class="lineNoCov">          0 :                                                 &amp;rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_mclk,</span>
<span class="lineNum">    4025 </span><span class="lineNoCov">          0 :                                                 &amp;eg_pi-&gt;vddc_voltage_table);</span>
<span class="lineNum">    4026 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    4027 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    4028 </span>            :         } else {
<span class="lineNum">    4029 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    4030 </span>            :         }
<span class="lineNum">    4031 </span>            : 
<span class="lineNum">    4032 </span><span class="lineNoCov">          0 :         if (eg_pi-&gt;vddci_control) {</span>
<span class="lineNum">    4033 </span><span class="lineNoCov">          0 :                 ret = radeon_atom_get_voltage_table(rdev, VOLTAGE_TYPE_VDDCI,</span>
<span class="lineNum">    4034 </span><span class="lineNoCov">          0 :                                                     VOLTAGE_OBJ_GPIO_LUT, &amp;eg_pi-&gt;vddci_voltage_table);</span>
<span class="lineNum">    4035 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    4036 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    4037 </span>            : 
<span class="lineNum">    4038 </span><span class="lineNoCov">          0 :                 if (eg_pi-&gt;vddci_voltage_table.count &gt; SISLANDS_MAX_NO_VREG_STEPS)</span>
<span class="lineNum">    4039 </span><span class="lineNoCov">          0 :                         si_trim_voltage_table_to_fit_state_table(rdev,</span>
<span class="lineNum">    4040 </span>            :                                                                  SISLANDS_MAX_NO_VREG_STEPS,
<span class="lineNum">    4041 </span>            :                                                                  &amp;eg_pi-&gt;vddci_voltage_table);
<span class="lineNum">    4042 </span>            :         }
<span class="lineNum">    4043 </span><span class="lineNoCov">          0 :         if (si_pi-&gt;vddci_control_svi2) {</span>
<span class="lineNum">    4044 </span><span class="lineNoCov">          0 :                 ret = si_get_svi2_voltage_table(rdev,</span>
<span class="lineNum">    4045 </span><span class="lineNoCov">          0 :                                                 &amp;rdev-&gt;pm.dpm.dyn_state.vddci_dependency_on_mclk,</span>
<span class="lineNum">    4046 </span><span class="lineNoCov">          0 :                                                 &amp;eg_pi-&gt;vddci_voltage_table);</span>
<span class="lineNum">    4047 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    4048 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    4049 </span>            :         }
<span class="lineNum">    4050 </span>            : 
<span class="lineNum">    4051 </span><span class="lineNoCov">          0 :         if (pi-&gt;mvdd_control) {</span>
<span class="lineNum">    4052 </span><span class="lineNoCov">          0 :                 ret = radeon_atom_get_voltage_table(rdev, VOLTAGE_TYPE_MVDDC,</span>
<span class="lineNum">    4053 </span><span class="lineNoCov">          0 :                                                     VOLTAGE_OBJ_GPIO_LUT, &amp;si_pi-&gt;mvdd_voltage_table);</span>
<span class="lineNum">    4054 </span>            : 
<span class="lineNum">    4055 </span><span class="lineNoCov">          0 :                 if (ret) {</span>
<span class="lineNum">    4056 </span><span class="lineNoCov">          0 :                         pi-&gt;mvdd_control = false;</span>
<span class="lineNum">    4057 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    4058 </span>            :                 }
<span class="lineNum">    4059 </span>            : 
<span class="lineNum">    4060 </span><span class="lineNoCov">          0 :                 if (si_pi-&gt;mvdd_voltage_table.count == 0) {</span>
<span class="lineNum">    4061 </span><span class="lineNoCov">          0 :                         pi-&gt;mvdd_control = false;</span>
<span class="lineNum">    4062 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    4063 </span>            :                 }
<span class="lineNum">    4064 </span>            : 
<span class="lineNum">    4065 </span><span class="lineNoCov">          0 :                 if (si_pi-&gt;mvdd_voltage_table.count &gt; SISLANDS_MAX_NO_VREG_STEPS)</span>
<span class="lineNum">    4066 </span><span class="lineNoCov">          0 :                         si_trim_voltage_table_to_fit_state_table(rdev,</span>
<span class="lineNum">    4067 </span>            :                                                                  SISLANDS_MAX_NO_VREG_STEPS,
<span class="lineNum">    4068 </span>            :                                                                  &amp;si_pi-&gt;mvdd_voltage_table);
<span class="lineNum">    4069 </span>            :         }
<span class="lineNum">    4070 </span>            : 
<span class="lineNum">    4071 </span><span class="lineNoCov">          0 :         if (si_pi-&gt;vddc_phase_shed_control) {</span>
<span class="lineNum">    4072 </span><span class="lineNoCov">          0 :                 ret = radeon_atom_get_voltage_table(rdev, VOLTAGE_TYPE_VDDC,</span>
<span class="lineNum">    4073 </span><span class="lineNoCov">          0 :                                                     VOLTAGE_OBJ_PHASE_LUT, &amp;si_pi-&gt;vddc_phase_shed_table);</span>
<span class="lineNum">    4074 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    4075 </span><span class="lineNoCov">          0 :                         si_pi-&gt;vddc_phase_shed_control = false;</span>
<span class="lineNum">    4076 </span>            : 
<span class="lineNum">    4077 </span><span class="lineNoCov">          0 :                 if ((si_pi-&gt;vddc_phase_shed_table.count == 0) ||</span>
<span class="lineNum">    4078 </span><span class="lineNoCov">          0 :                     (si_pi-&gt;vddc_phase_shed_table.count &gt; SISLANDS_MAX_NO_VREG_STEPS))</span>
<span class="lineNum">    4079 </span><span class="lineNoCov">          0 :                         si_pi-&gt;vddc_phase_shed_control = false;</span>
<span class="lineNum">    4080 </span>            :         }
<span class="lineNum">    4081 </span>            : 
<span class="lineNum">    4082 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="4083"><span class="lineNum">    4083 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4084 </span>            : 
<span class="lineNum">    4085 </span><span class="lineNoCov">          0 : static void si_populate_smc_voltage_table(struct radeon_device *rdev,</span>
<span class="lineNum">    4086 </span>            :                                           const struct atom_voltage_table *voltage_table,
<span class="lineNum">    4087 </span>            :                                           SISLANDS_SMC_STATETABLE *table)
<span class="lineNum">    4088 </span>            : {
<span class="lineNum">    4089 </span>            :         unsigned int i;
<span class="lineNum">    4090 </span>            : 
<span class="lineNum">    4091 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; voltage_table-&gt;count; i++)</span>
<span class="lineNum">    4092 </span><span class="lineNoCov">          0 :                 table-&gt;lowSMIO[i] |= cpu_to_be32(voltage_table-&gt;entries[i].smio_low);</span>
<a name="4093"><span class="lineNum">    4093 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4094 </span>            : 
<span class="lineNum">    4095 </span><span class="lineNoCov">          0 : static int si_populate_smc_voltage_tables(struct radeon_device *rdev,</span>
<span class="lineNum">    4096 </span>            :                                           SISLANDS_SMC_STATETABLE *table)
<span class="lineNum">    4097 </span>            : {
<span class="lineNum">    4098 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    4099 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    4100 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    4101 </span>            :         u8 i;
<span class="lineNum">    4102 </span>            : 
<span class="lineNum">    4103 </span><span class="lineNoCov">          0 :         if (si_pi-&gt;voltage_control_svi2) {</span>
<span class="lineNum">    4104 </span><span class="lineNoCov">          0 :                 si_write_smc_soft_register(rdev, SI_SMC_SOFT_REGISTER_svi_rework_gpio_id_svc,</span>
<span class="lineNum">    4105 </span><span class="lineNoCov">          0 :                         si_pi-&gt;svc_gpio_id);</span>
<span class="lineNum">    4106 </span><span class="lineNoCov">          0 :                 si_write_smc_soft_register(rdev, SI_SMC_SOFT_REGISTER_svi_rework_gpio_id_svd,</span>
<span class="lineNum">    4107 </span><span class="lineNoCov">          0 :                         si_pi-&gt;svd_gpio_id);</span>
<span class="lineNum">    4108 </span><span class="lineNoCov">          0 :                 si_write_smc_soft_register(rdev, SI_SMC_SOFT_REGISTER_svi_rework_plat_type,</span>
<span class="lineNum">    4109 </span>            :                                            2);
<span class="lineNum">    4110 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    4111 </span><span class="lineNoCov">          0 :                 if (eg_pi-&gt;vddc_voltage_table.count) {</span>
<span class="lineNum">    4112 </span><span class="lineNoCov">          0 :                         si_populate_smc_voltage_table(rdev, &amp;eg_pi-&gt;vddc_voltage_table, table);</span>
<span class="lineNum">    4113 </span><span class="lineNoCov">          0 :                         table-&gt;voltageMaskTable.lowMask[SISLANDS_SMC_VOLTAGEMASK_VDDC] =</span>
<span class="lineNum">    4114 </span><span class="lineNoCov">          0 :                                 cpu_to_be32(eg_pi-&gt;vddc_voltage_table.mask_low);</span>
<span class="lineNum">    4115 </span>            : 
<span class="lineNum">    4116 </span><span class="lineNoCov">          0 :                         for (i = 0; i &lt; eg_pi-&gt;vddc_voltage_table.count; i++) {</span>
<span class="lineNum">    4117 </span><span class="lineNoCov">          0 :                                 if (pi-&gt;max_vddc_in_table &lt;= eg_pi-&gt;vddc_voltage_table.entries[i].value) {</span>
<span class="lineNum">    4118 </span><span class="lineNoCov">          0 :                                         table-&gt;maxVDDCIndexInPPTable = i;</span>
<span class="lineNum">    4119 </span><span class="lineNoCov">          0 :                                         break;</span>
<span class="lineNum">    4120 </span>            :                                 }
<span class="lineNum">    4121 </span>            :                         }
<span class="lineNum">    4122 </span>            :                 }
<span class="lineNum">    4123 </span>            : 
<span class="lineNum">    4124 </span><span class="lineNoCov">          0 :                 if (eg_pi-&gt;vddci_voltage_table.count) {</span>
<span class="lineNum">    4125 </span><span class="lineNoCov">          0 :                         si_populate_smc_voltage_table(rdev, &amp;eg_pi-&gt;vddci_voltage_table, table);</span>
<span class="lineNum">    4126 </span>            : 
<span class="lineNum">    4127 </span><span class="lineNoCov">          0 :                         table-&gt;voltageMaskTable.lowMask[SISLANDS_SMC_VOLTAGEMASK_VDDCI] =</span>
<span class="lineNum">    4128 </span><span class="lineNoCov">          0 :                                 cpu_to_be32(eg_pi-&gt;vddci_voltage_table.mask_low);</span>
<span class="lineNum">    4129 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    4130 </span>            : 
<span class="lineNum">    4131 </span>            : 
<span class="lineNum">    4132 </span><span class="lineNoCov">          0 :                 if (si_pi-&gt;mvdd_voltage_table.count) {</span>
<span class="lineNum">    4133 </span><span class="lineNoCov">          0 :                         si_populate_smc_voltage_table(rdev, &amp;si_pi-&gt;mvdd_voltage_table, table);</span>
<span class="lineNum">    4134 </span>            : 
<span class="lineNum">    4135 </span><span class="lineNoCov">          0 :                         table-&gt;voltageMaskTable.lowMask[SISLANDS_SMC_VOLTAGEMASK_MVDD] =</span>
<span class="lineNum">    4136 </span><span class="lineNoCov">          0 :                                 cpu_to_be32(si_pi-&gt;mvdd_voltage_table.mask_low);</span>
<span class="lineNum">    4137 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    4138 </span>            : 
<span class="lineNum">    4139 </span><span class="lineNoCov">          0 :                 if (si_pi-&gt;vddc_phase_shed_control) {</span>
<span class="lineNum">    4140 </span><span class="lineNoCov">          0 :                         if (si_validate_phase_shedding_tables(rdev, &amp;si_pi-&gt;vddc_phase_shed_table,</span>
<span class="lineNum">    4141 </span><span class="lineNoCov">          0 :                                                               &amp;rdev-&gt;pm.dpm.dyn_state.phase_shedding_limits_table)) {</span>
<span class="lineNum">    4142 </span><span class="lineNoCov">          0 :                                 si_populate_smc_voltage_table(rdev, &amp;si_pi-&gt;vddc_phase_shed_table, table);</span>
<span class="lineNum">    4143 </span>            : 
<span class="lineNum">    4144 </span><span class="lineNoCov">          0 :                                 table-&gt;phaseMaskTable.lowMask[SISLANDS_SMC_VOLTAGEMASK_VDDC_PHASE_SHEDDING] =</span>
<span class="lineNum">    4145 </span><span class="lineNoCov">          0 :                                         cpu_to_be32(si_pi-&gt;vddc_phase_shed_table.mask_low);</span>
<span class="lineNum">    4146 </span>            : 
<span class="lineNum">    4147 </span><span class="lineNoCov">          0 :                                 si_write_smc_soft_register(rdev, SI_SMC_SOFT_REGISTER_phase_shedding_delay,</span>
<span class="lineNum">    4148 </span><span class="lineNoCov">          0 :                                                            (u32)si_pi-&gt;vddc_phase_shed_table.phase_delay);</span>
<span class="lineNum">    4149 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">    4150 </span><span class="lineNoCov">          0 :                                 si_pi-&gt;vddc_phase_shed_control = false;</span>
<span class="lineNum">    4151 </span>            :                         }
<span class="lineNum">    4152 </span>            :                 }
<span class="lineNum">    4153 </span>            :         }
<span class="lineNum">    4154 </span>            : 
<span class="lineNum">    4155 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="4156"><span class="lineNum">    4156 </span>            : }</a>
<span class="lineNum">    4157 </span>            : 
<span class="lineNum">    4158 </span><span class="lineNoCov">          0 : static int si_populate_voltage_value(struct radeon_device *rdev,</span>
<span class="lineNum">    4159 </span>            :                                      const struct atom_voltage_table *table,
<span class="lineNum">    4160 </span>            :                                      u16 value, SISLANDS_SMC_VOLTAGE_VALUE *voltage)
<span class="lineNum">    4161 </span>            : {
<span class="lineNum">    4162 </span>            :         unsigned int i;
<span class="lineNum">    4163 </span>            : 
<span class="lineNum">    4164 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; table-&gt;count; i++) {</span>
<span class="lineNum">    4165 </span><span class="lineNoCov">          0 :                 if (value &lt;= table-&gt;entries[i].value) {</span>
<span class="lineNum">    4166 </span><span class="lineNoCov">          0 :                         voltage-&gt;index = (u8)i;</span>
<span class="lineNum">    4167 </span><span class="lineNoCov">          0 :                         voltage-&gt;value = cpu_to_be16(table-&gt;entries[i].value);</span>
<span class="lineNum">    4168 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    4169 </span>            :                 }
<span class="lineNum">    4170 </span>            :         }
<span class="lineNum">    4171 </span>            : 
<span class="lineNum">    4172 </span><span class="lineNoCov">          0 :         if (i &gt;= table-&gt;count)</span>
<span class="lineNum">    4173 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    4174 </span>            : 
<span class="lineNum">    4175 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="4176"><span class="lineNum">    4176 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4177 </span>            : 
<span class="lineNum">    4178 </span><span class="lineNoCov">          0 : static int si_populate_mvdd_value(struct radeon_device *rdev, u32 mclk,</span>
<span class="lineNum">    4179 </span>            :                                   SISLANDS_SMC_VOLTAGE_VALUE *voltage)
<span class="lineNum">    4180 </span>            : {
<span class="lineNum">    4181 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    4182 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    4183 </span>            : 
<span class="lineNum">    4184 </span><span class="lineNoCov">          0 :         if (pi-&gt;mvdd_control) {</span>
<span class="lineNum">    4185 </span><span class="lineNoCov">          0 :                 if (mclk &lt;= pi-&gt;mvdd_split_frequency)</span>
<span class="lineNum">    4186 </span><span class="lineNoCov">          0 :                         voltage-&gt;index = 0;</span>
<span class="lineNum">    4187 </span>            :                 else
<span class="lineNum">    4188 </span><span class="lineNoCov">          0 :                         voltage-&gt;index = (u8)(si_pi-&gt;mvdd_voltage_table.count) - 1;</span>
<span class="lineNum">    4189 </span>            : 
<span class="lineNum">    4190 </span><span class="lineNoCov">          0 :                 voltage-&gt;value = cpu_to_be16(si_pi-&gt;mvdd_voltage_table.entries[voltage-&gt;index].value);</span>
<span class="lineNum">    4191 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4192 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="4193"><span class="lineNum">    4193 </span>            : }</a>
<span class="lineNum">    4194 </span>            : 
<span class="lineNum">    4195 </span><span class="lineNoCov">          0 : static int si_get_std_voltage_value(struct radeon_device *rdev,</span>
<span class="lineNum">    4196 </span>            :                                     SISLANDS_SMC_VOLTAGE_VALUE *voltage,
<span class="lineNum">    4197 </span>            :                                     u16 *std_voltage)
<span class="lineNum">    4198 </span>            : {
<span class="lineNum">    4199 </span>            :         u16 v_index;
<span class="lineNum">    4200 </span>            :         bool voltage_found = false;
<span class="lineNum">    4201 </span><span class="lineNoCov">          0 :         *std_voltage = be16_to_cpu(voltage-&gt;value);</span>
<span class="lineNum">    4202 </span>            : 
<span class="lineNum">    4203 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.dyn_state.cac_leakage_table.entries) {</span>
<span class="lineNum">    4204 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;pm.dpm.platform_caps &amp; ATOM_PP_PLATFORM_CAP_NEW_CAC_VOLTAGE) {</span>
<span class="lineNum">    4205 </span><span class="lineNoCov">          0 :                         if (rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_sclk.entries == NULL)</span>
<span class="lineNum">    4206 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    4207 </span>            : 
<span class="lineNum">    4208 </span><span class="lineNoCov">          0 :                         for (v_index = 0; (u32)v_index &lt; rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_sclk.count; v_index++) {</span>
<span class="lineNum">    4209 </span><span class="lineNoCov">          0 :                                 if (be16_to_cpu(voltage-&gt;value) ==</span>
<span class="lineNum">    4210 </span><span class="lineNoCov">          0 :                                     (u16)rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_sclk.entries[v_index].v) {</span>
<span class="lineNum">    4211 </span>            :                                         voltage_found = true;
<span class="lineNum">    4212 </span><span class="lineNoCov">          0 :                                         if ((u32)v_index &lt; rdev-&gt;pm.dpm.dyn_state.cac_leakage_table.count)</span>
<span class="lineNum">    4213 </span><span class="lineNoCov">          0 :                                                 *std_voltage =</span>
<span class="lineNum">    4214 </span><span class="lineNoCov">          0 :                                                         rdev-&gt;pm.dpm.dyn_state.cac_leakage_table.entries[v_index].vddc;</span>
<span class="lineNum">    4215 </span>            :                                         else
<span class="lineNum">    4216 </span><span class="lineNoCov">          0 :                                                 *std_voltage =</span>
<span class="lineNum">    4217 </span><span class="lineNoCov">          0 :                                                         rdev-&gt;pm.dpm.dyn_state.cac_leakage_table.entries[rdev-&gt;pm.dpm.dyn_state.cac_leakage_table.count-1].vddc;</span>
<span class="lineNum">    4218 </span>            :                                         break;
<span class="lineNum">    4219 </span>            :                                 }
<span class="lineNum">    4220 </span>            :                         }
<span class="lineNum">    4221 </span>            : 
<span class="lineNum">    4222 </span><span class="lineNoCov">          0 :                         if (!voltage_found) {</span>
<span class="lineNum">    4223 </span><span class="lineNoCov">          0 :                                 for (v_index = 0; (u32)v_index &lt; rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_sclk.count; v_index++) {</span>
<span class="lineNum">    4224 </span><span class="lineNoCov">          0 :                                         if (be16_to_cpu(voltage-&gt;value) &lt;=</span>
<span class="lineNum">    4225 </span><span class="lineNoCov">          0 :                                             (u16)rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_sclk.entries[v_index].v) {</span>
<span class="lineNum">    4226 </span>            :                                                 voltage_found = true;
<span class="lineNum">    4227 </span><span class="lineNoCov">          0 :                                                 if ((u32)v_index &lt; rdev-&gt;pm.dpm.dyn_state.cac_leakage_table.count)</span>
<span class="lineNum">    4228 </span><span class="lineNoCov">          0 :                                                         *std_voltage =</span>
<span class="lineNum">    4229 </span><span class="lineNoCov">          0 :                                                                 rdev-&gt;pm.dpm.dyn_state.cac_leakage_table.entries[v_index].vddc;</span>
<span class="lineNum">    4230 </span>            :                                                 else
<span class="lineNum">    4231 </span><span class="lineNoCov">          0 :                                                         *std_voltage =</span>
<span class="lineNum">    4232 </span><span class="lineNoCov">          0 :                                                                 rdev-&gt;pm.dpm.dyn_state.cac_leakage_table.entries[rdev-&gt;pm.dpm.dyn_state.cac_leakage_table.count-1].vddc;</span>
<span class="lineNum">    4233 </span>            :                                                 break;
<span class="lineNum">    4234 </span>            :                                         }
<span class="lineNum">    4235 </span>            :                                 }
<span class="lineNum">    4236 </span>            :                         }
<span class="lineNum">    4237 </span>            :                 } else {
<span class="lineNum">    4238 </span><span class="lineNoCov">          0 :                         if ((u32)voltage-&gt;index &lt; rdev-&gt;pm.dpm.dyn_state.cac_leakage_table.count)</span>
<span class="lineNum">    4239 </span><span class="lineNoCov">          0 :                                 *std_voltage = rdev-&gt;pm.dpm.dyn_state.cac_leakage_table.entries[voltage-&gt;index].vddc;</span>
<span class="lineNum">    4240 </span>            :                 }
<span class="lineNum">    4241 </span>            :         }
<span class="lineNum">    4242 </span>            : 
<span class="lineNum">    4243 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="4244"><span class="lineNum">    4244 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4245 </span>            : 
<span class="lineNum">    4246 </span><span class="lineNoCov">          0 : static int si_populate_std_voltage_value(struct radeon_device *rdev,</span>
<span class="lineNum">    4247 </span>            :                                          u16 value, u8 index,
<span class="lineNum">    4248 </span>            :                                          SISLANDS_SMC_VOLTAGE_VALUE *voltage)
<span class="lineNum">    4249 </span>            : {
<span class="lineNum">    4250 </span><span class="lineNoCov">          0 :         voltage-&gt;index = index;</span>
<span class="lineNum">    4251 </span><span class="lineNoCov">          0 :         voltage-&gt;value = cpu_to_be16(value);</span>
<span class="lineNum">    4252 </span>            : 
<span class="lineNum">    4253 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="4254"><span class="lineNum">    4254 </span>            : }</a>
<span class="lineNum">    4255 </span>            : 
<span class="lineNum">    4256 </span><span class="lineNoCov">          0 : static int si_populate_phase_shedding_value(struct radeon_device *rdev,</span>
<span class="lineNum">    4257 </span>            :                                             const struct radeon_phase_shedding_limits_table *limits,
<span class="lineNum">    4258 </span>            :                                             u16 voltage, u32 sclk, u32 mclk,
<span class="lineNum">    4259 </span>            :                                             SISLANDS_SMC_VOLTAGE_VALUE *smc_voltage)
<span class="lineNum">    4260 </span>            : {
<span class="lineNum">    4261 </span>            :         unsigned int i;
<span class="lineNum">    4262 </span>            : 
<span class="lineNum">    4263 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; limits-&gt;count; i++) {</span>
<span class="lineNum">    4264 </span><span class="lineNoCov">          0 :                 if ((voltage &lt;= limits-&gt;entries[i].voltage) &amp;&amp;</span>
<span class="lineNum">    4265 </span><span class="lineNoCov">          0 :                     (sclk &lt;= limits-&gt;entries[i].sclk) &amp;&amp;</span>
<span class="lineNum">    4266 </span><span class="lineNoCov">          0 :                     (mclk &lt;= limits-&gt;entries[i].mclk))</span>
<span class="lineNum">    4267 </span>            :                         break;
<span class="lineNum">    4268 </span>            :         }
<span class="lineNum">    4269 </span>            : 
<span class="lineNum">    4270 </span><span class="lineNoCov">          0 :         smc_voltage-&gt;phase_settings = (u8)i;</span>
<span class="lineNum">    4271 </span>            : 
<span class="lineNum">    4272 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="4273"><span class="lineNum">    4273 </span>            : }</a>
<span class="lineNum">    4274 </span>            : 
<span class="lineNum">    4275 </span><span class="lineNoCov">          0 : static int si_init_arb_table_index(struct radeon_device *rdev)</span>
<span class="lineNum">    4276 </span>            : {
<span class="lineNum">    4277 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    4278 </span><span class="lineNoCov">          0 :         u32 tmp;</span>
<span class="lineNum">    4279 </span>            :         int ret;
<span class="lineNum">    4280 </span>            : 
<span class="lineNum">    4281 </span><span class="lineNoCov">          0 :         ret = si_read_smc_sram_dword(rdev, si_pi-&gt;arb_table_start, &amp;tmp, si_pi-&gt;sram_end);</span>
<span class="lineNum">    4282 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    4283 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    4284 </span>            : 
<span class="lineNum">    4285 </span><span class="lineNoCov">          0 :         tmp &amp;= 0x00FFFFFF;</span>
<span class="lineNum">    4286 </span><span class="lineNoCov">          0 :         tmp |= MC_CG_ARB_FREQ_F1 &lt;&lt; 24;</span>
<span class="lineNum">    4287 </span>            : 
<span class="lineNum">    4288 </span><span class="lineNoCov">          0 :         return si_write_smc_sram_dword(rdev, si_pi-&gt;arb_table_start,  tmp, si_pi-&gt;sram_end);</span>
<a name="4289"><span class="lineNum">    4289 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4290 </span>            : 
<span class="lineNum">    4291 </span><span class="lineNoCov">          0 : static int si_initial_switch_from_arb_f0_to_f1(struct radeon_device *rdev)</span>
<span class="lineNum">    4292 </span>            : {
<span class="lineNum">    4293 </span><span class="lineNoCov">          0 :         return ni_copy_and_switch_arb_sets(rdev, MC_CG_ARB_FREQ_F0, MC_CG_ARB_FREQ_F1);</span>
<a name="4294"><span class="lineNum">    4294 </span>            : }</a>
<span class="lineNum">    4295 </span>            : 
<span class="lineNum">    4296 </span><span class="lineNoCov">          0 : static int si_reset_to_default(struct radeon_device *rdev)</span>
<span class="lineNum">    4297 </span>            : {
<span class="lineNum">    4298 </span><span class="lineNoCov">          0 :         return (si_send_msg_to_smc(rdev, PPSMC_MSG_ResetToDefaults) == PPSMC_Result_OK) ?</span>
<span class="lineNum">    4299 </span>            :                 0 : -EINVAL;
<a name="4300"><span class="lineNum">    4300 </span>            : }</a>
<span class="lineNum">    4301 </span>            : 
<span class="lineNum">    4302 </span><span class="lineNoCov">          0 : static int si_force_switch_to_arb_f0(struct radeon_device *rdev)</span>
<span class="lineNum">    4303 </span>            : {
<span class="lineNum">    4304 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    4305 </span><span class="lineNoCov">          0 :         u32 tmp;</span>
<span class="lineNum">    4306 </span>            :         int ret;
<span class="lineNum">    4307 </span>            : 
<span class="lineNum">    4308 </span><span class="lineNoCov">          0 :         ret = si_read_smc_sram_dword(rdev, si_pi-&gt;arb_table_start,</span>
<span class="lineNum">    4309 </span><span class="lineNoCov">          0 :                                      &amp;tmp, si_pi-&gt;sram_end);</span>
<span class="lineNum">    4310 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    4311 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    4312 </span>            : 
<span class="lineNum">    4313 </span><span class="lineNoCov">          0 :         tmp = (tmp &gt;&gt; 24) &amp; 0xff;</span>
<span class="lineNum">    4314 </span>            : 
<span class="lineNum">    4315 </span><span class="lineNoCov">          0 :         if (tmp == MC_CG_ARB_FREQ_F0)</span>
<span class="lineNum">    4316 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    4317 </span>            : 
<span class="lineNum">    4318 </span><span class="lineNoCov">          0 :         return ni_copy_and_switch_arb_sets(rdev, tmp, MC_CG_ARB_FREQ_F0);</span>
<a name="4319"><span class="lineNum">    4319 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4320 </span>            : 
<span class="lineNum">    4321 </span><span class="lineNoCov">          0 : static u32 si_calculate_memory_refresh_rate(struct radeon_device *rdev,</span>
<span class="lineNum">    4322 </span>            :                                             u32 engine_clock)
<span class="lineNum">    4323 </span>            : {
<span class="lineNum">    4324 </span>            :         u32 dram_rows;
<span class="lineNum">    4325 </span>            :         u32 dram_refresh_rate;
<span class="lineNum">    4326 </span>            :         u32 mc_arb_rfsh_rate;
<span class="lineNum">    4327 </span><span class="lineNoCov">          0 :         u32 tmp = (RREG32(MC_ARB_RAMCFG) &amp; NOOFROWS_MASK) &gt;&gt; NOOFROWS_SHIFT;</span>
<span class="lineNum">    4328 </span>            : 
<span class="lineNum">    4329 </span><span class="lineNoCov">          0 :         if (tmp &gt;= 4)</span>
<span class="lineNum">    4330 </span><span class="lineNoCov">          0 :                 dram_rows = 16384;</span>
<span class="lineNum">    4331 </span>            :         else
<span class="lineNum">    4332 </span><span class="lineNoCov">          0 :                 dram_rows = 1 &lt;&lt; (tmp + 10);</span>
<span class="lineNum">    4333 </span>            : 
<span class="lineNum">    4334 </span><span class="lineNoCov">          0 :         dram_refresh_rate = 1 &lt;&lt; ((RREG32(MC_SEQ_MISC0) &amp; 0x3) + 3);</span>
<span class="lineNum">    4335 </span><span class="lineNoCov">          0 :         mc_arb_rfsh_rate = ((engine_clock * 10) * dram_refresh_rate / dram_rows - 32) / 64;</span>
<span class="lineNum">    4336 </span>            : 
<span class="lineNum">    4337 </span><span class="lineNoCov">          0 :         return mc_arb_rfsh_rate;</span>
<a name="4338"><span class="lineNum">    4338 </span>            : }</a>
<span class="lineNum">    4339 </span>            : 
<span class="lineNum">    4340 </span><span class="lineNoCov">          0 : static int si_populate_memory_timing_parameters(struct radeon_device *rdev,</span>
<span class="lineNum">    4341 </span>            :                                                 struct rv7xx_pl *pl,
<span class="lineNum">    4342 </span>            :                                                 SMC_SIslands_MCArbDramTimingRegisterSet *arb_regs)
<span class="lineNum">    4343 </span>            : {
<span class="lineNum">    4344 </span>            :         u32 dram_timing;
<span class="lineNum">    4345 </span>            :         u32 dram_timing2;
<span class="lineNum">    4346 </span>            :         u32 burst_time;
<span class="lineNum">    4347 </span>            : 
<span class="lineNum">    4348 </span><span class="lineNoCov">          0 :         arb_regs-&gt;mc_arb_rfsh_rate =</span>
<span class="lineNum">    4349 </span><span class="lineNoCov">          0 :                 (u8)si_calculate_memory_refresh_rate(rdev, pl-&gt;sclk);</span>
<span class="lineNum">    4350 </span>            : 
<span class="lineNum">    4351 </span><span class="lineNoCov">          0 :         radeon_atom_set_engine_dram_timings(rdev,</span>
<span class="lineNum">    4352 </span><span class="lineNoCov">          0 :                                             pl-&gt;sclk,</span>
<span class="lineNum">    4353 </span><span class="lineNoCov">          0 :                                             pl-&gt;mclk);</span>
<span class="lineNum">    4354 </span>            : 
<span class="lineNum">    4355 </span><span class="lineNoCov">          0 :         dram_timing  = RREG32(MC_ARB_DRAM_TIMING);</span>
<span class="lineNum">    4356 </span><span class="lineNoCov">          0 :         dram_timing2 = RREG32(MC_ARB_DRAM_TIMING2);</span>
<span class="lineNum">    4357 </span><span class="lineNoCov">          0 :         burst_time = RREG32(MC_ARB_BURST_TIME) &amp; STATE0_MASK;</span>
<span class="lineNum">    4358 </span>            : 
<span class="lineNum">    4359 </span><span class="lineNoCov">          0 :         arb_regs-&gt;mc_arb_dram_timing  = cpu_to_be32(dram_timing);</span>
<span class="lineNum">    4360 </span><span class="lineNoCov">          0 :         arb_regs-&gt;mc_arb_dram_timing2 = cpu_to_be32(dram_timing2);</span>
<span class="lineNum">    4361 </span><span class="lineNoCov">          0 :         arb_regs-&gt;mc_arb_burst_time = (u8)burst_time;</span>
<span class="lineNum">    4362 </span>            : 
<span class="lineNum">    4363 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="4364"><span class="lineNum">    4364 </span>            : }</a>
<span class="lineNum">    4365 </span>            : 
<span class="lineNum">    4366 </span><span class="lineNoCov">          0 : static int si_do_program_memory_timing_parameters(struct radeon_device *rdev,</span>
<span class="lineNum">    4367 </span>            :                                                   struct radeon_ps *radeon_state,
<span class="lineNum">    4368 </span>            :                                                   unsigned int first_arb_set)
<span class="lineNum">    4369 </span>            : {
<span class="lineNum">    4370 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    4371 </span><span class="lineNoCov">          0 :         struct ni_ps *state = ni_get_ps(radeon_state);</span>
<span class="lineNum">    4372 </span><span class="lineNoCov">          0 :         SMC_SIslands_MCArbDramTimingRegisterSet arb_regs = { 0 };</span>
<span class="lineNum">    4373 </span>            :         int i, ret = 0;
<span class="lineNum">    4374 </span>            : 
<span class="lineNum">    4375 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; state-&gt;performance_level_count; i++) {</span>
<span class="lineNum">    4376 </span><span class="lineNoCov">          0 :                 ret = si_populate_memory_timing_parameters(rdev, &amp;state-&gt;performance_levels[i], &amp;arb_regs);</span>
<span class="lineNum">    4377 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    4378 </span>            :                         break;
<span class="lineNum">    4379 </span><span class="lineNoCov">          0 :                 ret = si_copy_bytes_to_smc(rdev,</span>
<span class="lineNum">    4380 </span><span class="lineNoCov">          0 :                                            si_pi-&gt;arb_table_start +</span>
<span class="lineNum">    4381 </span><span class="lineNoCov">          0 :                                            offsetof(SMC_SIslands_MCArbDramTimingRegisters, data) +</span>
<span class="lineNum">    4382 </span><span class="lineNoCov">          0 :                                            sizeof(SMC_SIslands_MCArbDramTimingRegisterSet) * (first_arb_set + i),</span>
<span class="lineNum">    4383 </span>            :                                            (u8 *)&amp;arb_regs,
<span class="lineNum">    4384 </span>            :                                            sizeof(SMC_SIslands_MCArbDramTimingRegisterSet),
<span class="lineNum">    4385 </span><span class="lineNoCov">          0 :                                            si_pi-&gt;sram_end);</span>
<span class="lineNum">    4386 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    4387 </span>            :                         break;
<span class="lineNum">    4388 </span>            :         }
<span class="lineNum">    4389 </span>            : 
<span class="lineNum">    4390 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="4391"><span class="lineNum">    4391 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4392 </span>            : 
<span class="lineNum">    4393 </span><span class="lineNoCov">          0 : static int si_program_memory_timing_parameters(struct radeon_device *rdev,</span>
<span class="lineNum">    4394 </span>            :                                                struct radeon_ps *radeon_new_state)
<span class="lineNum">    4395 </span>            : {
<span class="lineNum">    4396 </span><span class="lineNoCov">          0 :         return si_do_program_memory_timing_parameters(rdev, radeon_new_state,</span>
<span class="lineNum">    4397 </span>            :                                                       SISLANDS_DRIVER_STATE_ARB_INDEX);
<a name="4398"><span class="lineNum">    4398 </span>            : }</a>
<span class="lineNum">    4399 </span>            : 
<span class="lineNum">    4400 </span><span class="lineNoCov">          0 : static int si_populate_initial_mvdd_value(struct radeon_device *rdev,</span>
<span class="lineNum">    4401 </span>            :                                           struct SISLANDS_SMC_VOLTAGE_VALUE *voltage)
<span class="lineNum">    4402 </span>            : {
<span class="lineNum">    4403 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    4404 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    4405 </span>            : 
<span class="lineNum">    4406 </span><span class="lineNoCov">          0 :         if (pi-&gt;mvdd_control)</span>
<span class="lineNum">    4407 </span><span class="lineNoCov">          0 :                 return si_populate_voltage_value(rdev, &amp;si_pi-&gt;mvdd_voltage_table,</span>
<span class="lineNum">    4408 </span><span class="lineNoCov">          0 :                                                  si_pi-&gt;mvdd_bootup_value, voltage);</span>
<span class="lineNum">    4409 </span>            : 
<span class="lineNum">    4410 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="4411"><span class="lineNum">    4411 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4412 </span>            : 
<span class="lineNum">    4413 </span><span class="lineNoCov">          0 : static int si_populate_smc_initial_state(struct radeon_device *rdev,</span>
<span class="lineNum">    4414 </span>            :                                          struct radeon_ps *radeon_initial_state,
<span class="lineNum">    4415 </span>            :                                          SISLANDS_SMC_STATETABLE *table)
<span class="lineNum">    4416 </span>            : {
<span class="lineNum">    4417 </span><span class="lineNoCov">          0 :         struct ni_ps *initial_state = ni_get_ps(radeon_initial_state);</span>
<span class="lineNum">    4418 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    4419 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    4420 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    4421 </span>            :         u32 reg;
<span class="lineNum">    4422 </span>            :         int ret;
<span class="lineNum">    4423 </span>            : 
<span class="lineNum">    4424 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].mclk.vDLL_CNTL =</span>
<span class="lineNum">    4425 </span><span class="lineNoCov">          0 :                 cpu_to_be32(si_pi-&gt;clock_registers.dll_cntl);</span>
<span class="lineNum">    4426 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].mclk.vMCLK_PWRMGT_CNTL =</span>
<span class="lineNum">    4427 </span><span class="lineNoCov">          0 :                 cpu_to_be32(si_pi-&gt;clock_registers.mclk_pwrmgt_cntl);</span>
<span class="lineNum">    4428 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].mclk.vMPLL_AD_FUNC_CNTL =</span>
<span class="lineNum">    4429 </span><span class="lineNoCov">          0 :                 cpu_to_be32(si_pi-&gt;clock_registers.mpll_ad_func_cntl);</span>
<span class="lineNum">    4430 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].mclk.vMPLL_DQ_FUNC_CNTL =</span>
<span class="lineNum">    4431 </span><span class="lineNoCov">          0 :                 cpu_to_be32(si_pi-&gt;clock_registers.mpll_dq_func_cntl);</span>
<span class="lineNum">    4432 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].mclk.vMPLL_FUNC_CNTL =</span>
<span class="lineNum">    4433 </span><span class="lineNoCov">          0 :                 cpu_to_be32(si_pi-&gt;clock_registers.mpll_func_cntl);</span>
<span class="lineNum">    4434 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].mclk.vMPLL_FUNC_CNTL_1 =</span>
<span class="lineNum">    4435 </span><span class="lineNoCov">          0 :                 cpu_to_be32(si_pi-&gt;clock_registers.mpll_func_cntl_1);</span>
<span class="lineNum">    4436 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].mclk.vMPLL_FUNC_CNTL_2 =</span>
<span class="lineNum">    4437 </span><span class="lineNoCov">          0 :                 cpu_to_be32(si_pi-&gt;clock_registers.mpll_func_cntl_2);</span>
<span class="lineNum">    4438 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].mclk.vMPLL_SS =</span>
<span class="lineNum">    4439 </span><span class="lineNoCov">          0 :                 cpu_to_be32(si_pi-&gt;clock_registers.mpll_ss1);</span>
<span class="lineNum">    4440 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].mclk.vMPLL_SS2 =</span>
<span class="lineNum">    4441 </span><span class="lineNoCov">          0 :                 cpu_to_be32(si_pi-&gt;clock_registers.mpll_ss2);</span>
<span class="lineNum">    4442 </span>            : 
<span class="lineNum">    4443 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].mclk.mclk_value =</span>
<span class="lineNum">    4444 </span><span class="lineNoCov">          0 :                 cpu_to_be32(initial_state-&gt;performance_levels[0].mclk);</span>
<span class="lineNum">    4445 </span>            : 
<span class="lineNum">    4446 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].sclk.vCG_SPLL_FUNC_CNTL =</span>
<span class="lineNum">    4447 </span><span class="lineNoCov">          0 :                 cpu_to_be32(si_pi-&gt;clock_registers.cg_spll_func_cntl);</span>
<span class="lineNum">    4448 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].sclk.vCG_SPLL_FUNC_CNTL_2 =</span>
<span class="lineNum">    4449 </span><span class="lineNoCov">          0 :                 cpu_to_be32(si_pi-&gt;clock_registers.cg_spll_func_cntl_2);</span>
<span class="lineNum">    4450 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].sclk.vCG_SPLL_FUNC_CNTL_3 =</span>
<span class="lineNum">    4451 </span><span class="lineNoCov">          0 :                 cpu_to_be32(si_pi-&gt;clock_registers.cg_spll_func_cntl_3);</span>
<span class="lineNum">    4452 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].sclk.vCG_SPLL_FUNC_CNTL_4 =</span>
<span class="lineNum">    4453 </span><span class="lineNoCov">          0 :                 cpu_to_be32(si_pi-&gt;clock_registers.cg_spll_func_cntl_4);</span>
<span class="lineNum">    4454 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].sclk.vCG_SPLL_SPREAD_SPECTRUM =</span>
<span class="lineNum">    4455 </span><span class="lineNoCov">          0 :                 cpu_to_be32(si_pi-&gt;clock_registers.cg_spll_spread_spectrum);</span>
<span class="lineNum">    4456 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].sclk.vCG_SPLL_SPREAD_SPECTRUM_2  =</span>
<span class="lineNum">    4457 </span><span class="lineNoCov">          0 :                 cpu_to_be32(si_pi-&gt;clock_registers.cg_spll_spread_spectrum_2);</span>
<span class="lineNum">    4458 </span>            : 
<span class="lineNum">    4459 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].sclk.sclk_value =</span>
<span class="lineNum">    4460 </span><span class="lineNoCov">          0 :                 cpu_to_be32(initial_state-&gt;performance_levels[0].sclk);</span>
<span class="lineNum">    4461 </span>            : 
<span class="lineNum">    4462 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].arbRefreshState =</span>
<span class="lineNum">    4463 </span>            :                 SISLANDS_INITIAL_STATE_ARB_INDEX;
<span class="lineNum">    4464 </span>            : 
<span class="lineNum">    4465 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].ACIndex = 0;</span>
<span class="lineNum">    4466 </span>            : 
<span class="lineNum">    4467 </span><span class="lineNoCov">          0 :         ret = si_populate_voltage_value(rdev, &amp;eg_pi-&gt;vddc_voltage_table,</span>
<span class="lineNum">    4468 </span><span class="lineNoCov">          0 :                                         initial_state-&gt;performance_levels[0].vddc,</span>
<span class="lineNum">    4469 </span><span class="lineNoCov">          0 :                                         &amp;table-&gt;initialState.levels[0].vddc);</span>
<span class="lineNum">    4470 </span>            : 
<span class="lineNum">    4471 </span><span class="lineNoCov">          0 :         if (!ret) {</span>
<span class="lineNum">    4472 </span><span class="lineNoCov">          0 :                 u16 std_vddc;</span>
<span class="lineNum">    4473 </span>            : 
<span class="lineNum">    4474 </span><span class="lineNoCov">          0 :                 ret = si_get_std_voltage_value(rdev,</span>
<span class="lineNum">    4475 </span>            :                                                &amp;table-&gt;initialState.levels[0].vddc,
<span class="lineNum">    4476 </span>            :                                                &amp;std_vddc);
<span class="lineNum">    4477 </span><span class="lineNoCov">          0 :                 if (!ret)</span>
<span class="lineNum">    4478 </span><span class="lineNoCov">          0 :                         si_populate_std_voltage_value(rdev, std_vddc,</span>
<span class="lineNum">    4479 </span><span class="lineNoCov">          0 :                                                       table-&gt;initialState.levels[0].vddc.index,</span>
<span class="lineNum">    4480 </span><span class="lineNoCov">          0 :                                                       &amp;table-&gt;initialState.levels[0].std_vddc);</span>
<span class="lineNum">    4481 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4482 </span>            : 
<span class="lineNum">    4483 </span><span class="lineNoCov">          0 :         if (eg_pi-&gt;vddci_control)</span>
<span class="lineNum">    4484 </span><span class="lineNoCov">          0 :                 si_populate_voltage_value(rdev,</span>
<span class="lineNum">    4485 </span><span class="lineNoCov">          0 :                                           &amp;eg_pi-&gt;vddci_voltage_table,</span>
<span class="lineNum">    4486 </span><span class="lineNoCov">          0 :                                           initial_state-&gt;performance_levels[0].vddci,</span>
<span class="lineNum">    4487 </span><span class="lineNoCov">          0 :                                           &amp;table-&gt;initialState.levels[0].vddci);</span>
<span class="lineNum">    4488 </span>            : 
<span class="lineNum">    4489 </span><span class="lineNoCov">          0 :         if (si_pi-&gt;vddc_phase_shed_control)</span>
<span class="lineNum">    4490 </span><span class="lineNoCov">          0 :                 si_populate_phase_shedding_value(rdev,</span>
<span class="lineNum">    4491 </span><span class="lineNoCov">          0 :                                                  &amp;rdev-&gt;pm.dpm.dyn_state.phase_shedding_limits_table,</span>
<span class="lineNum">    4492 </span><span class="lineNoCov">          0 :                                                  initial_state-&gt;performance_levels[0].vddc,</span>
<span class="lineNum">    4493 </span><span class="lineNoCov">          0 :                                                  initial_state-&gt;performance_levels[0].sclk,</span>
<span class="lineNum">    4494 </span><span class="lineNoCov">          0 :                                                  initial_state-&gt;performance_levels[0].mclk,</span>
<span class="lineNum">    4495 </span>            :                                                  &amp;table-&gt;initialState.levels[0].vddc);
<span class="lineNum">    4496 </span>            : 
<span class="lineNum">    4497 </span><span class="lineNoCov">          0 :         si_populate_initial_mvdd_value(rdev, &amp;table-&gt;initialState.levels[0].mvdd);</span>
<span class="lineNum">    4498 </span>            : 
<span class="lineNum">    4499 </span>            :         reg = CG_R(0xffff) | CG_L(0);
<span class="lineNum">    4500 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].aT = cpu_to_be32(reg);</span>
<span class="lineNum">    4501 </span>            : 
<span class="lineNum">    4502 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].bSP = cpu_to_be32(pi-&gt;dsp);</span>
<span class="lineNum">    4503 </span>            : 
<span class="lineNum">    4504 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].gen2PCIE = (u8)si_pi-&gt;boot_pcie_gen;</span>
<span class="lineNum">    4505 </span>            : 
<span class="lineNum">    4506 </span><span class="lineNoCov">          0 :         if (pi-&gt;mem_gddr5) {</span>
<span class="lineNum">    4507 </span><span class="lineNoCov">          0 :                 table-&gt;initialState.levels[0].strobeMode =</span>
<span class="lineNum">    4508 </span><span class="lineNoCov">          0 :                         si_get_strobe_mode_settings(rdev,</span>
<span class="lineNum">    4509 </span><span class="lineNoCov">          0 :                                                     initial_state-&gt;performance_levels[0].mclk);</span>
<span class="lineNum">    4510 </span>            : 
<span class="lineNum">    4511 </span><span class="lineNoCov">          0 :                 if (initial_state-&gt;performance_levels[0].mclk &gt; pi-&gt;mclk_edc_enable_threshold)</span>
<span class="lineNum">    4512 </span><span class="lineNoCov">          0 :                         table-&gt;initialState.levels[0].mcFlags = SISLANDS_SMC_MC_EDC_RD_FLAG | SISLANDS_SMC_MC_EDC_WR_FLAG;</span>
<span class="lineNum">    4513 </span>            :                 else
<span class="lineNum">    4514 </span><span class="lineNoCov">          0 :                         table-&gt;initialState.levels[0].mcFlags =  0;</span>
<span class="lineNum">    4515 </span>            :         }
<span class="lineNum">    4516 </span>            : 
<span class="lineNum">    4517 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levelCount = 1;</span>
<span class="lineNum">    4518 </span>            : 
<span class="lineNum">    4519 </span><span class="lineNoCov">          0 :         table-&gt;initialState.flags |= PPSMC_SWSTATE_FLAG_DC;</span>
<span class="lineNum">    4520 </span>            : 
<span class="lineNum">    4521 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].dpm2.MaxPS = 0;</span>
<span class="lineNum">    4522 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].dpm2.NearTDPDec = 0;</span>
<span class="lineNum">    4523 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].dpm2.AboveSafeInc = 0;</span>
<span class="lineNum">    4524 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].dpm2.BelowSafeInc = 0;</span>
<span class="lineNum">    4525 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].dpm2.PwrEfficiencyRatio = 0;</span>
<span class="lineNum">    4526 </span>            : 
<span class="lineNum">    4527 </span>            :         reg = MIN_POWER_MASK | MAX_POWER_MASK;
<span class="lineNum">    4528 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].SQPowerThrottle = cpu_to_be32(reg);</span>
<span class="lineNum">    4529 </span>            : 
<span class="lineNum">    4530 </span>            :         reg = MAX_POWER_DELTA_MASK | STI_SIZE_MASK | LTI_RATIO_MASK;
<span class="lineNum">    4531 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].SQPowerThrottle_2 = cpu_to_be32(reg);</span>
<span class="lineNum">    4532 </span>            : 
<span class="lineNum">    4533 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="4534"><span class="lineNum">    4534 </span>            : }</a>
<span class="lineNum">    4535 </span>            : 
<span class="lineNum">    4536 </span><span class="lineNoCov">          0 : static int si_populate_smc_acpi_state(struct radeon_device *rdev,</span>
<span class="lineNum">    4537 </span>            :                                       SISLANDS_SMC_STATETABLE *table)
<span class="lineNum">    4538 </span>            : {
<span class="lineNum">    4539 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    4540 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    4541 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    4542 </span><span class="lineNoCov">          0 :         u32 spll_func_cntl = si_pi-&gt;clock_registers.cg_spll_func_cntl;</span>
<span class="lineNum">    4543 </span><span class="lineNoCov">          0 :         u32 spll_func_cntl_2 = si_pi-&gt;clock_registers.cg_spll_func_cntl_2;</span>
<span class="lineNum">    4544 </span><span class="lineNoCov">          0 :         u32 spll_func_cntl_3 = si_pi-&gt;clock_registers.cg_spll_func_cntl_3;</span>
<span class="lineNum">    4545 </span><span class="lineNoCov">          0 :         u32 spll_func_cntl_4 = si_pi-&gt;clock_registers.cg_spll_func_cntl_4;</span>
<span class="lineNum">    4546 </span><span class="lineNoCov">          0 :         u32 dll_cntl = si_pi-&gt;clock_registers.dll_cntl;</span>
<span class="lineNum">    4547 </span><span class="lineNoCov">          0 :         u32 mclk_pwrmgt_cntl = si_pi-&gt;clock_registers.mclk_pwrmgt_cntl;</span>
<span class="lineNum">    4548 </span><span class="lineNoCov">          0 :         u32 mpll_ad_func_cntl = si_pi-&gt;clock_registers.mpll_ad_func_cntl;</span>
<span class="lineNum">    4549 </span><span class="lineNoCov">          0 :         u32 mpll_dq_func_cntl = si_pi-&gt;clock_registers.mpll_dq_func_cntl;</span>
<span class="lineNum">    4550 </span><span class="lineNoCov">          0 :         u32 mpll_func_cntl = si_pi-&gt;clock_registers.mpll_func_cntl;</span>
<span class="lineNum">    4551 </span><span class="lineNoCov">          0 :         u32 mpll_func_cntl_1 = si_pi-&gt;clock_registers.mpll_func_cntl_1;</span>
<span class="lineNum">    4552 </span><span class="lineNoCov">          0 :         u32 mpll_func_cntl_2 = si_pi-&gt;clock_registers.mpll_func_cntl_2;</span>
<span class="lineNum">    4553 </span>            :         u32 reg;
<span class="lineNum">    4554 </span>            :         int ret;
<span class="lineNum">    4555 </span>            : 
<span class="lineNum">    4556 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState = table-&gt;initialState;</span>
<span class="lineNum">    4557 </span>            : 
<span class="lineNum">    4558 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.flags &amp;= ~PPSMC_SWSTATE_FLAG_DC;</span>
<span class="lineNum">    4559 </span>            : 
<span class="lineNum">    4560 </span><span class="lineNoCov">          0 :         if (pi-&gt;acpi_vddc) {</span>
<span class="lineNum">    4561 </span><span class="lineNoCov">          0 :                 ret = si_populate_voltage_value(rdev, &amp;eg_pi-&gt;vddc_voltage_table,</span>
<span class="lineNum">    4562 </span><span class="lineNoCov">          0 :                                                 pi-&gt;acpi_vddc, &amp;table-&gt;ACPIState.levels[0].vddc);</span>
<span class="lineNum">    4563 </span><span class="lineNoCov">          0 :                 if (!ret) {</span>
<span class="lineNum">    4564 </span><span class="lineNoCov">          0 :                         u16 std_vddc;</span>
<span class="lineNum">    4565 </span>            : 
<span class="lineNum">    4566 </span><span class="lineNoCov">          0 :                         ret = si_get_std_voltage_value(rdev,</span>
<span class="lineNum">    4567 </span>            :                                                        &amp;table-&gt;ACPIState.levels[0].vddc, &amp;std_vddc);
<span class="lineNum">    4568 </span><span class="lineNoCov">          0 :                         if (!ret)</span>
<span class="lineNum">    4569 </span><span class="lineNoCov">          0 :                                 si_populate_std_voltage_value(rdev, std_vddc,</span>
<span class="lineNum">    4570 </span><span class="lineNoCov">          0 :                                                               table-&gt;ACPIState.levels[0].vddc.index,</span>
<span class="lineNum">    4571 </span><span class="lineNoCov">          0 :                                                               &amp;table-&gt;ACPIState.levels[0].std_vddc);</span>
<span class="lineNum">    4572 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    4573 </span><span class="lineNoCov">          0 :                 table-&gt;ACPIState.levels[0].gen2PCIE = si_pi-&gt;acpi_pcie_gen;</span>
<span class="lineNum">    4574 </span>            : 
<span class="lineNum">    4575 </span><span class="lineNoCov">          0 :                 if (si_pi-&gt;vddc_phase_shed_control) {</span>
<span class="lineNum">    4576 </span><span class="lineNoCov">          0 :                         si_populate_phase_shedding_value(rdev,</span>
<span class="lineNum">    4577 </span><span class="lineNoCov">          0 :                                                          &amp;rdev-&gt;pm.dpm.dyn_state.phase_shedding_limits_table,</span>
<span class="lineNum">    4578 </span><span class="lineNoCov">          0 :                                                          pi-&gt;acpi_vddc,</span>
<span class="lineNum">    4579 </span>            :                                                          0,
<span class="lineNum">    4580 </span>            :                                                          0,
<span class="lineNum">    4581 </span>            :                                                          &amp;table-&gt;ACPIState.levels[0].vddc);
<span class="lineNum">    4582 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    4583 </span>            :         } else {
<span class="lineNum">    4584 </span><span class="lineNoCov">          0 :                 ret = si_populate_voltage_value(rdev, &amp;eg_pi-&gt;vddc_voltage_table,</span>
<span class="lineNum">    4585 </span><span class="lineNoCov">          0 :                                                 pi-&gt;min_vddc_in_table, &amp;table-&gt;ACPIState.levels[0].vddc);</span>
<span class="lineNum">    4586 </span><span class="lineNoCov">          0 :                 if (!ret) {</span>
<span class="lineNum">    4587 </span><span class="lineNoCov">          0 :                         u16 std_vddc;</span>
<span class="lineNum">    4588 </span>            : 
<span class="lineNum">    4589 </span><span class="lineNoCov">          0 :                         ret = si_get_std_voltage_value(rdev,</span>
<span class="lineNum">    4590 </span>            :                                                        &amp;table-&gt;ACPIState.levels[0].vddc, &amp;std_vddc);
<span class="lineNum">    4591 </span>            : 
<span class="lineNum">    4592 </span><span class="lineNoCov">          0 :                         if (!ret)</span>
<span class="lineNum">    4593 </span><span class="lineNoCov">          0 :                                 si_populate_std_voltage_value(rdev, std_vddc,</span>
<span class="lineNum">    4594 </span><span class="lineNoCov">          0 :                                                               table-&gt;ACPIState.levels[0].vddc.index,</span>
<span class="lineNum">    4595 </span><span class="lineNoCov">          0 :                                                               &amp;table-&gt;ACPIState.levels[0].std_vddc);</span>
<span class="lineNum">    4596 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    4597 </span><span class="lineNoCov">          0 :                 table-&gt;ACPIState.levels[0].gen2PCIE = (u8)r600_get_pcie_gen_support(rdev,</span>
<span class="lineNum">    4598 </span><span class="lineNoCov">          0 :                                                                                     si_pi-&gt;sys_pcie_mask,</span>
<span class="lineNum">    4599 </span><span class="lineNoCov">          0 :                                                                                     si_pi-&gt;boot_pcie_gen,</span>
<span class="lineNum">    4600 </span>            :                                                                                     RADEON_PCIE_GEN1);
<span class="lineNum">    4601 </span>            : 
<span class="lineNum">    4602 </span><span class="lineNoCov">          0 :                 if (si_pi-&gt;vddc_phase_shed_control)</span>
<span class="lineNum">    4603 </span><span class="lineNoCov">          0 :                         si_populate_phase_shedding_value(rdev,</span>
<span class="lineNum">    4604 </span><span class="lineNoCov">          0 :                                                          &amp;rdev-&gt;pm.dpm.dyn_state.phase_shedding_limits_table,</span>
<span class="lineNum">    4605 </span><span class="lineNoCov">          0 :                                                          pi-&gt;min_vddc_in_table,</span>
<span class="lineNum">    4606 </span>            :                                                          0,
<span class="lineNum">    4607 </span>            :                                                          0,
<span class="lineNum">    4608 </span>            :                                                          &amp;table-&gt;ACPIState.levels[0].vddc);
<span class="lineNum">    4609 </span>            :         }
<span class="lineNum">    4610 </span>            : 
<span class="lineNum">    4611 </span><span class="lineNoCov">          0 :         if (pi-&gt;acpi_vddc) {</span>
<span class="lineNum">    4612 </span><span class="lineNoCov">          0 :                 if (eg_pi-&gt;acpi_vddci)</span>
<span class="lineNum">    4613 </span><span class="lineNoCov">          0 :                         si_populate_voltage_value(rdev, &amp;eg_pi-&gt;vddci_voltage_table,</span>
<span class="lineNum">    4614 </span>            :                                                   eg_pi-&gt;acpi_vddci,
<span class="lineNum">    4615 </span><span class="lineNoCov">          0 :                                                   &amp;table-&gt;ACPIState.levels[0].vddci);</span>
<span class="lineNum">    4616 </span>            :         }
<span class="lineNum">    4617 </span>            : 
<span class="lineNum">    4618 </span><span class="lineNoCov">          0 :         mclk_pwrmgt_cntl |= MRDCK0_RESET | MRDCK1_RESET;</span>
<span class="lineNum">    4619 </span><span class="lineNoCov">          0 :         mclk_pwrmgt_cntl &amp;= ~(MRDCK0_PDNB | MRDCK1_PDNB);</span>
<span class="lineNum">    4620 </span>            : 
<span class="lineNum">    4621 </span><span class="lineNoCov">          0 :         dll_cntl &amp;= ~(MRDCK0_BYPASS | MRDCK1_BYPASS);</span>
<span class="lineNum">    4622 </span>            : 
<span class="lineNum">    4623 </span><span class="lineNoCov">          0 :         spll_func_cntl_2 &amp;= ~SCLK_MUX_SEL_MASK;</span>
<span class="lineNum">    4624 </span><span class="lineNoCov">          0 :         spll_func_cntl_2 |= SCLK_MUX_SEL(4);</span>
<span class="lineNum">    4625 </span>            : 
<span class="lineNum">    4626 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].mclk.vDLL_CNTL =</span>
<span class="lineNum">    4627 </span><span class="lineNoCov">          0 :                 cpu_to_be32(dll_cntl);</span>
<span class="lineNum">    4628 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].mclk.vMCLK_PWRMGT_CNTL =</span>
<span class="lineNum">    4629 </span><span class="lineNoCov">          0 :                 cpu_to_be32(mclk_pwrmgt_cntl);</span>
<span class="lineNum">    4630 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].mclk.vMPLL_AD_FUNC_CNTL =</span>
<span class="lineNum">    4631 </span><span class="lineNoCov">          0 :                 cpu_to_be32(mpll_ad_func_cntl);</span>
<span class="lineNum">    4632 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].mclk.vMPLL_DQ_FUNC_CNTL =</span>
<span class="lineNum">    4633 </span><span class="lineNoCov">          0 :                 cpu_to_be32(mpll_dq_func_cntl);</span>
<span class="lineNum">    4634 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].mclk.vMPLL_FUNC_CNTL =</span>
<span class="lineNum">    4635 </span><span class="lineNoCov">          0 :                 cpu_to_be32(mpll_func_cntl);</span>
<span class="lineNum">    4636 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].mclk.vMPLL_FUNC_CNTL_1 =</span>
<span class="lineNum">    4637 </span><span class="lineNoCov">          0 :                 cpu_to_be32(mpll_func_cntl_1);</span>
<span class="lineNum">    4638 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].mclk.vMPLL_FUNC_CNTL_2 =</span>
<span class="lineNum">    4639 </span><span class="lineNoCov">          0 :                 cpu_to_be32(mpll_func_cntl_2);</span>
<span class="lineNum">    4640 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].mclk.vMPLL_SS =</span>
<span class="lineNum">    4641 </span><span class="lineNoCov">          0 :                 cpu_to_be32(si_pi-&gt;clock_registers.mpll_ss1);</span>
<span class="lineNum">    4642 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].mclk.vMPLL_SS2 =</span>
<span class="lineNum">    4643 </span><span class="lineNoCov">          0 :                 cpu_to_be32(si_pi-&gt;clock_registers.mpll_ss2);</span>
<span class="lineNum">    4644 </span>            : 
<span class="lineNum">    4645 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].sclk.vCG_SPLL_FUNC_CNTL =</span>
<span class="lineNum">    4646 </span><span class="lineNoCov">          0 :                 cpu_to_be32(spll_func_cntl);</span>
<span class="lineNum">    4647 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].sclk.vCG_SPLL_FUNC_CNTL_2 =</span>
<span class="lineNum">    4648 </span><span class="lineNoCov">          0 :                 cpu_to_be32(spll_func_cntl_2);</span>
<span class="lineNum">    4649 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].sclk.vCG_SPLL_FUNC_CNTL_3 =</span>
<span class="lineNum">    4650 </span><span class="lineNoCov">          0 :                 cpu_to_be32(spll_func_cntl_3);</span>
<span class="lineNum">    4651 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].sclk.vCG_SPLL_FUNC_CNTL_4 =</span>
<span class="lineNum">    4652 </span><span class="lineNoCov">          0 :                 cpu_to_be32(spll_func_cntl_4);</span>
<span class="lineNum">    4653 </span>            : 
<span class="lineNum">    4654 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].mclk.mclk_value = 0;</span>
<span class="lineNum">    4655 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].sclk.sclk_value = 0;</span>
<span class="lineNum">    4656 </span>            : 
<span class="lineNum">    4657 </span><span class="lineNoCov">          0 :         si_populate_mvdd_value(rdev, 0, &amp;table-&gt;ACPIState.levels[0].mvdd);</span>
<span class="lineNum">    4658 </span>            : 
<span class="lineNum">    4659 </span><span class="lineNoCov">          0 :         if (eg_pi-&gt;dynamic_ac_timing)</span>
<span class="lineNum">    4660 </span><span class="lineNoCov">          0 :                 table-&gt;ACPIState.levels[0].ACIndex = 0;</span>
<span class="lineNum">    4661 </span>            : 
<span class="lineNum">    4662 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].dpm2.MaxPS = 0;</span>
<span class="lineNum">    4663 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].dpm2.NearTDPDec = 0;</span>
<span class="lineNum">    4664 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].dpm2.AboveSafeInc = 0;</span>
<span class="lineNum">    4665 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].dpm2.BelowSafeInc = 0;</span>
<span class="lineNum">    4666 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].dpm2.PwrEfficiencyRatio = 0;</span>
<span class="lineNum">    4667 </span>            : 
<span class="lineNum">    4668 </span>            :         reg = MIN_POWER_MASK | MAX_POWER_MASK;
<span class="lineNum">    4669 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].SQPowerThrottle = cpu_to_be32(reg);</span>
<span class="lineNum">    4670 </span>            : 
<span class="lineNum">    4671 </span>            :         reg = MAX_POWER_DELTA_MASK | STI_SIZE_MASK | LTI_RATIO_MASK;
<span class="lineNum">    4672 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].SQPowerThrottle_2 = cpu_to_be32(reg);</span>
<span class="lineNum">    4673 </span>            : 
<span class="lineNum">    4674 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="4675"><span class="lineNum">    4675 </span>            : }</a>
<span class="lineNum">    4676 </span>            : 
<span class="lineNum">    4677 </span><span class="lineNoCov">          0 : static int si_populate_ulv_state(struct radeon_device *rdev,</span>
<span class="lineNum">    4678 </span>            :                                  SISLANDS_SMC_SWSTATE *state)
<span class="lineNum">    4679 </span>            : {
<span class="lineNum">    4680 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    4681 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    4682 </span><span class="lineNoCov">          0 :         struct si_ulv_param *ulv = &amp;si_pi-&gt;ulv;</span>
<span class="lineNum">    4683 </span>            :         u32 sclk_in_sr = 1350; /* ??? */
<span class="lineNum">    4684 </span>            :         int ret;
<span class="lineNum">    4685 </span>            : 
<span class="lineNum">    4686 </span><span class="lineNoCov">          0 :         ret = si_convert_power_level_to_smc(rdev, &amp;ulv-&gt;pl,</span>
<span class="lineNum">    4687 </span><span class="lineNoCov">          0 :                                             &amp;state-&gt;levels[0]);</span>
<span class="lineNum">    4688 </span><span class="lineNoCov">          0 :         if (!ret) {</span>
<span class="lineNum">    4689 </span><span class="lineNoCov">          0 :                 if (eg_pi-&gt;sclk_deep_sleep) {</span>
<span class="lineNum">    4690 </span><span class="lineNoCov">          0 :                         if (sclk_in_sr &lt;= SCLK_MIN_DEEPSLEEP_FREQ)</span>
<span class="lineNum">    4691 </span><span class="lineNoCov">          0 :                                 state-&gt;levels[0].stateFlags |= PPSMC_STATEFLAG_DEEPSLEEP_BYPASS;</span>
<span class="lineNum">    4692 </span>            :                         else
<span class="lineNum">    4693 </span><span class="lineNoCov">          0 :                                 state-&gt;levels[0].stateFlags |= PPSMC_STATEFLAG_DEEPSLEEP_THROTTLE;</span>
<span class="lineNum">    4694 </span>            :                 }
<span class="lineNum">    4695 </span><span class="lineNoCov">          0 :                 if (ulv-&gt;one_pcie_lane_in_ulv)</span>
<span class="lineNum">    4696 </span><span class="lineNoCov">          0 :                         state-&gt;flags |= PPSMC_SWSTATE_FLAG_PCIE_X1;</span>
<span class="lineNum">    4697 </span><span class="lineNoCov">          0 :                 state-&gt;levels[0].arbRefreshState = (u8)(SISLANDS_ULV_STATE_ARB_INDEX);</span>
<span class="lineNum">    4698 </span><span class="lineNoCov">          0 :                 state-&gt;levels[0].ACIndex = 1;</span>
<span class="lineNum">    4699 </span><span class="lineNoCov">          0 :                 state-&gt;levels[0].std_vddc = state-&gt;levels[0].vddc;</span>
<span class="lineNum">    4700 </span><span class="lineNoCov">          0 :                 state-&gt;levelCount = 1;</span>
<span class="lineNum">    4701 </span>            : 
<span class="lineNum">    4702 </span><span class="lineNoCov">          0 :                 state-&gt;flags |= PPSMC_SWSTATE_FLAG_DC;</span>
<span class="lineNum">    4703 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4704 </span>            : 
<span class="lineNum">    4705 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="4706"><span class="lineNum">    4706 </span>            : }</a>
<span class="lineNum">    4707 </span>            : 
<span class="lineNum">    4708 </span><span class="lineNoCov">          0 : static int si_program_ulv_memory_timing_parameters(struct radeon_device *rdev)</span>
<span class="lineNum">    4709 </span>            : {
<span class="lineNum">    4710 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    4711 </span><span class="lineNoCov">          0 :         struct si_ulv_param *ulv = &amp;si_pi-&gt;ulv;</span>
<span class="lineNum">    4712 </span><span class="lineNoCov">          0 :         SMC_SIslands_MCArbDramTimingRegisterSet arb_regs = { 0 };</span>
<span class="lineNum">    4713 </span>            :         int ret;
<span class="lineNum">    4714 </span>            : 
<span class="lineNum">    4715 </span><span class="lineNoCov">          0 :         ret = si_populate_memory_timing_parameters(rdev, &amp;ulv-&gt;pl,</span>
<span class="lineNum">    4716 </span>            :                                                    &amp;arb_regs);
<span class="lineNum">    4717 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    4718 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    4719 </span>            : 
<span class="lineNum">    4720 </span><span class="lineNoCov">          0 :         si_write_smc_soft_register(rdev, SI_SMC_SOFT_REGISTER_ulv_volt_change_delay,</span>
<span class="lineNum">    4721 </span><span class="lineNoCov">          0 :                                    ulv-&gt;volt_change_delay);</span>
<span class="lineNum">    4722 </span>            : 
<span class="lineNum">    4723 </span><span class="lineNoCov">          0 :         ret = si_copy_bytes_to_smc(rdev,</span>
<span class="lineNum">    4724 </span><span class="lineNoCov">          0 :                                    si_pi-&gt;arb_table_start +</span>
<span class="lineNum">    4725 </span><span class="lineNoCov">          0 :                                    offsetof(SMC_SIslands_MCArbDramTimingRegisters, data) +</span>
<span class="lineNum">    4726 </span>            :                                    sizeof(SMC_SIslands_MCArbDramTimingRegisterSet) * SISLANDS_ULV_STATE_ARB_INDEX,
<span class="lineNum">    4727 </span>            :                                    (u8 *)&amp;arb_regs,
<span class="lineNum">    4728 </span>            :                                    sizeof(SMC_SIslands_MCArbDramTimingRegisterSet),
<span class="lineNum">    4729 </span><span class="lineNoCov">          0 :                                    si_pi-&gt;sram_end);</span>
<span class="lineNum">    4730 </span>            : 
<span class="lineNum">    4731 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="4732"><span class="lineNum">    4732 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4733 </span>            : 
<span class="lineNum">    4734 </span><span class="lineNoCov">          0 : static void si_get_mvdd_configuration(struct radeon_device *rdev)</span>
<span class="lineNum">    4735 </span>            : {
<span class="lineNum">    4736 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    4737 </span>            : 
<span class="lineNum">    4738 </span><span class="lineNoCov">          0 :         pi-&gt;mvdd_split_frequency = 30000;</span>
<a name="4739"><span class="lineNum">    4739 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4740 </span>            : 
<span class="lineNum">    4741 </span><span class="lineNoCov">          0 : static int si_init_smc_table(struct radeon_device *rdev)</span>
<span class="lineNum">    4742 </span>            : {
<span class="lineNum">    4743 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    4744 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    4745 </span><span class="lineNoCov">          0 :         struct radeon_ps *radeon_boot_state = rdev-&gt;pm.dpm.boot_ps;</span>
<span class="lineNum">    4746 </span><span class="lineNoCov">          0 :         const struct si_ulv_param *ulv = &amp;si_pi-&gt;ulv;</span>
<span class="lineNum">    4747 </span><span class="lineNoCov">          0 :         SISLANDS_SMC_STATETABLE  *table = &amp;si_pi-&gt;smc_statetable;</span>
<span class="lineNum">    4748 </span>            :         int ret;
<span class="lineNum">    4749 </span>            :         u32 lane_width;
<span class="lineNum">    4750 </span>            :         u32 vr_hot_gpio;
<span class="lineNum">    4751 </span>            : 
<span class="lineNum">    4752 </span><span class="lineNoCov">          0 :         si_populate_smc_voltage_tables(rdev, table);</span>
<span class="lineNum">    4753 </span>            : 
<span class="lineNum">    4754 </span><span class="lineNoCov">          0 :         switch (rdev-&gt;pm.int_thermal_type) {</span>
<span class="lineNum">    4755 </span>            :         case THERMAL_TYPE_SI:
<span class="lineNum">    4756 </span>            :         case THERMAL_TYPE_EMC2103_WITH_INTERNAL:
<span class="lineNum">    4757 </span><span class="lineNoCov">          0 :                 table-&gt;thermalProtectType = PPSMC_THERMAL_PROTECT_TYPE_INTERNAL;</span>
<span class="lineNum">    4758 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    4759 </span>            :         case THERMAL_TYPE_NONE:
<span class="lineNum">    4760 </span><span class="lineNoCov">          0 :                 table-&gt;thermalProtectType = PPSMC_THERMAL_PROTECT_TYPE_NONE;</span>
<span class="lineNum">    4761 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    4762 </span>            :         default:
<span class="lineNum">    4763 </span><span class="lineNoCov">          0 :                 table-&gt;thermalProtectType = PPSMC_THERMAL_PROTECT_TYPE_EXTERNAL;</span>
<span class="lineNum">    4764 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    4765 </span>            :         }
<span class="lineNum">    4766 </span>            : 
<span class="lineNum">    4767 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.platform_caps &amp; ATOM_PP_PLATFORM_CAP_HARDWAREDC)</span>
<span class="lineNum">    4768 </span><span class="lineNoCov">          0 :                 table-&gt;systemFlags |= PPSMC_SYSTEMFLAG_GPIO_DC;</span>
<span class="lineNum">    4769 </span>            : 
<span class="lineNum">    4770 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.platform_caps &amp; ATOM_PP_PLATFORM_CAP_REGULATOR_HOT) {</span>
<span class="lineNum">    4771 </span><span class="lineNoCov">          0 :                 if ((rdev-&gt;pdev-&gt;device != 0x6818) &amp;&amp; (rdev-&gt;pdev-&gt;device != 0x6819))</span>
<span class="lineNum">    4772 </span><span class="lineNoCov">          0 :                         table-&gt;systemFlags |= PPSMC_SYSTEMFLAG_REGULATOR_HOT;</span>
<span class="lineNum">    4773 </span>            :         }
<span class="lineNum">    4774 </span>            : 
<span class="lineNum">    4775 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.platform_caps &amp; ATOM_PP_PLATFORM_CAP_STEPVDDC)</span>
<span class="lineNum">    4776 </span><span class="lineNoCov">          0 :                 table-&gt;systemFlags |= PPSMC_SYSTEMFLAG_STEPVDDC;</span>
<span class="lineNum">    4777 </span>            : 
<span class="lineNum">    4778 </span><span class="lineNoCov">          0 :         if (pi-&gt;mem_gddr5)</span>
<span class="lineNum">    4779 </span><span class="lineNoCov">          0 :                 table-&gt;systemFlags |= PPSMC_SYSTEMFLAG_GDDR5;</span>
<span class="lineNum">    4780 </span>            : 
<span class="lineNum">    4781 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.platform_caps &amp; ATOM_PP_PLATFORM_CAP_REVERT_GPIO5_POLARITY)</span>
<span class="lineNum">    4782 </span><span class="lineNoCov">          0 :                 table-&gt;extraFlags |= PPSMC_EXTRAFLAGS_AC2DC_GPIO5_POLARITY_HIGH;</span>
<span class="lineNum">    4783 </span>            : 
<span class="lineNum">    4784 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.platform_caps &amp; ATOM_PP_PLATFORM_CAP_VRHOT_GPIO_CONFIGURABLE) {</span>
<span class="lineNum">    4785 </span><span class="lineNoCov">          0 :                 table-&gt;systemFlags |= PPSMC_SYSTEMFLAG_REGULATOR_HOT_PROG_GPIO;</span>
<span class="lineNum">    4786 </span><span class="lineNoCov">          0 :                 vr_hot_gpio = rdev-&gt;pm.dpm.backbias_response_time;</span>
<span class="lineNum">    4787 </span><span class="lineNoCov">          0 :                 si_write_smc_soft_register(rdev, SI_SMC_SOFT_REGISTER_vr_hot_gpio,</span>
<span class="lineNum">    4788 </span>            :                                            vr_hot_gpio);
<span class="lineNum">    4789 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4790 </span>            : 
<span class="lineNum">    4791 </span><span class="lineNoCov">          0 :         ret = si_populate_smc_initial_state(rdev, radeon_boot_state, table);</span>
<span class="lineNum">    4792 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    4793 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    4794 </span>            : 
<span class="lineNum">    4795 </span><span class="lineNoCov">          0 :         ret = si_populate_smc_acpi_state(rdev, table);</span>
<span class="lineNum">    4796 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    4797 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    4798 </span>            : 
<span class="lineNum">    4799 </span><span class="lineNoCov">          0 :         table-&gt;driverState = table-&gt;initialState;</span>
<span class="lineNum">    4800 </span>            : 
<span class="lineNum">    4801 </span><span class="lineNoCov">          0 :         ret = si_do_program_memory_timing_parameters(rdev, radeon_boot_state,</span>
<span class="lineNum">    4802 </span>            :                                                      SISLANDS_INITIAL_STATE_ARB_INDEX);
<span class="lineNum">    4803 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    4804 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    4805 </span>            : 
<span class="lineNum">    4806 </span><span class="lineNoCov">          0 :         if (ulv-&gt;supported &amp;&amp; ulv-&gt;pl.vddc) {</span>
<span class="lineNum">    4807 </span><span class="lineNoCov">          0 :                 ret = si_populate_ulv_state(rdev, &amp;table-&gt;ULVState);</span>
<span class="lineNum">    4808 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    4809 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    4810 </span>            : 
<span class="lineNum">    4811 </span><span class="lineNoCov">          0 :                 ret = si_program_ulv_memory_timing_parameters(rdev);</span>
<span class="lineNum">    4812 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    4813 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    4814 </span>            : 
<span class="lineNum">    4815 </span><span class="lineNoCov">          0 :                 WREG32(CG_ULV_CONTROL, ulv-&gt;cg_ulv_control);</span>
<span class="lineNum">    4816 </span><span class="lineNoCov">          0 :                 WREG32(CG_ULV_PARAMETER, ulv-&gt;cg_ulv_parameter);</span>
<span class="lineNum">    4817 </span>            : 
<span class="lineNum">    4818 </span><span class="lineNoCov">          0 :                 lane_width = radeon_get_pcie_lanes(rdev);</span>
<span class="lineNum">    4819 </span><span class="lineNoCov">          0 :                 si_write_smc_soft_register(rdev, SI_SMC_SOFT_REGISTER_non_ulv_pcie_link_width, lane_width);</span>
<span class="lineNum">    4820 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    4821 </span><span class="lineNoCov">          0 :                 table-&gt;ULVState = table-&gt;initialState;</span>
<span class="lineNum">    4822 </span>            :         }
<span class="lineNum">    4823 </span>            : 
<span class="lineNum">    4824 </span><span class="lineNoCov">          0 :         return si_copy_bytes_to_smc(rdev, si_pi-&gt;state_table_start,</span>
<span class="lineNum">    4825 </span><span class="lineNoCov">          0 :                                     (u8 *)table, sizeof(SISLANDS_SMC_STATETABLE),</span>
<span class="lineNum">    4826 </span><span class="lineNoCov">          0 :                                     si_pi-&gt;sram_end);</span>
<a name="4827"><span class="lineNum">    4827 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4828 </span>            : 
<span class="lineNum">    4829 </span><span class="lineNoCov">          0 : static int si_calculate_sclk_params(struct radeon_device *rdev,</span>
<span class="lineNum">    4830 </span>            :                                     u32 engine_clock,
<span class="lineNum">    4831 </span>            :                                     SISLANDS_SMC_SCLK_VALUE *sclk)
<span class="lineNum">    4832 </span>            : {
<span class="lineNum">    4833 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    4834 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    4835 </span><span class="lineNoCov">          0 :         struct atom_clock_dividers dividers;</span>
<span class="lineNum">    4836 </span><span class="lineNoCov">          0 :         u32 spll_func_cntl = si_pi-&gt;clock_registers.cg_spll_func_cntl;</span>
<span class="lineNum">    4837 </span><span class="lineNoCov">          0 :         u32 spll_func_cntl_2 = si_pi-&gt;clock_registers.cg_spll_func_cntl_2;</span>
<span class="lineNum">    4838 </span><span class="lineNoCov">          0 :         u32 spll_func_cntl_3 = si_pi-&gt;clock_registers.cg_spll_func_cntl_3;</span>
<span class="lineNum">    4839 </span><span class="lineNoCov">          0 :         u32 spll_func_cntl_4 = si_pi-&gt;clock_registers.cg_spll_func_cntl_4;</span>
<span class="lineNum">    4840 </span><span class="lineNoCov">          0 :         u32 cg_spll_spread_spectrum = si_pi-&gt;clock_registers.cg_spll_spread_spectrum;</span>
<span class="lineNum">    4841 </span><span class="lineNoCov">          0 :         u32 cg_spll_spread_spectrum_2 = si_pi-&gt;clock_registers.cg_spll_spread_spectrum_2;</span>
<span class="lineNum">    4842 </span>            :         u64 tmp;
<span class="lineNum">    4843 </span><span class="lineNoCov">          0 :         u32 reference_clock = rdev-&gt;clock.spll.reference_freq;</span>
<span class="lineNum">    4844 </span>            :         u32 reference_divider;
<span class="lineNum">    4845 </span>            :         u32 fbdiv;
<span class="lineNum">    4846 </span>            :         int ret;
<span class="lineNum">    4847 </span>            : 
<span class="lineNum">    4848 </span><span class="lineNoCov">          0 :         ret = radeon_atom_get_clock_dividers(rdev, COMPUTE_ENGINE_PLL_PARAM,</span>
<span class="lineNum">    4849 </span>            :                                              engine_clock, false, &amp;dividers);
<span class="lineNum">    4850 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    4851 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    4852 </span>            : 
<span class="lineNum">    4853 </span><span class="lineNoCov">          0 :         reference_divider = 1 + dividers.ref_div;</span>
<span class="lineNum">    4854 </span>            : 
<span class="lineNum">    4855 </span><span class="lineNoCov">          0 :         tmp = (u64) engine_clock * reference_divider * dividers.post_div * 16384;</span>
<span class="lineNum">    4856 </span><span class="lineNoCov">          0 :         do_div(tmp, reference_clock);</span>
<span class="lineNum">    4857 </span><span class="lineNoCov">          0 :         fbdiv = (u32) tmp;</span>
<span class="lineNum">    4858 </span>            : 
<span class="lineNum">    4859 </span><span class="lineNoCov">          0 :         spll_func_cntl &amp;= ~(SPLL_PDIV_A_MASK | SPLL_REF_DIV_MASK);</span>
<span class="lineNum">    4860 </span><span class="lineNoCov">          0 :         spll_func_cntl |= SPLL_REF_DIV(dividers.ref_div);</span>
<span class="lineNum">    4861 </span><span class="lineNoCov">          0 :         spll_func_cntl |= SPLL_PDIV_A(dividers.post_div);</span>
<span class="lineNum">    4862 </span>            : 
<span class="lineNum">    4863 </span><span class="lineNoCov">          0 :         spll_func_cntl_2 &amp;= ~SCLK_MUX_SEL_MASK;</span>
<span class="lineNum">    4864 </span><span class="lineNoCov">          0 :         spll_func_cntl_2 |= SCLK_MUX_SEL(2);</span>
<span class="lineNum">    4865 </span>            : 
<span class="lineNum">    4866 </span><span class="lineNoCov">          0 :         spll_func_cntl_3 &amp;= ~SPLL_FB_DIV_MASK;</span>
<span class="lineNum">    4867 </span><span class="lineNoCov">          0 :         spll_func_cntl_3 |= SPLL_FB_DIV(fbdiv);</span>
<span class="lineNum">    4868 </span><span class="lineNoCov">          0 :         spll_func_cntl_3 |= SPLL_DITHEN;</span>
<span class="lineNum">    4869 </span>            : 
<span class="lineNum">    4870 </span><span class="lineNoCov">          0 :         if (pi-&gt;sclk_ss) {</span>
<span class="lineNum">    4871 </span><span class="lineNoCov">          0 :                 struct radeon_atom_ss ss;</span>
<span class="lineNum">    4872 </span><span class="lineNoCov">          0 :                 u32 vco_freq = engine_clock * dividers.post_div;</span>
<span class="lineNum">    4873 </span>            : 
<span class="lineNum">    4874 </span><span class="lineNoCov">          0 :                 if (radeon_atombios_get_asic_ss_info(rdev, &amp;ss,</span>
<span class="lineNum">    4875 </span>            :                                                      ASIC_INTERNAL_ENGINE_SS, vco_freq)) {
<span class="lineNum">    4876 </span><span class="lineNoCov">          0 :                         u32 clk_s = reference_clock * 5 / (reference_divider * ss.rate);</span>
<span class="lineNum">    4877 </span><span class="lineNoCov">          0 :                         u32 clk_v = 4 * ss.percentage * fbdiv / (clk_s * 10000);</span>
<span class="lineNum">    4878 </span>            : 
<span class="lineNum">    4879 </span><span class="lineNoCov">          0 :                         cg_spll_spread_spectrum &amp;= ~CLK_S_MASK;</span>
<span class="lineNum">    4880 </span><span class="lineNoCov">          0 :                         cg_spll_spread_spectrum |= CLK_S(clk_s);</span>
<span class="lineNum">    4881 </span><span class="lineNoCov">          0 :                         cg_spll_spread_spectrum |= SSEN;</span>
<span class="lineNum">    4882 </span>            : 
<span class="lineNum">    4883 </span><span class="lineNoCov">          0 :                         cg_spll_spread_spectrum_2 &amp;= ~CLK_V_MASK;</span>
<span class="lineNum">    4884 </span><span class="lineNoCov">          0 :                         cg_spll_spread_spectrum_2 |= CLK_V(clk_v);</span>
<span class="lineNum">    4885 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    4886 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4887 </span>            : 
<span class="lineNum">    4888 </span><span class="lineNoCov">          0 :         sclk-&gt;sclk_value = engine_clock;</span>
<span class="lineNum">    4889 </span><span class="lineNoCov">          0 :         sclk-&gt;vCG_SPLL_FUNC_CNTL = spll_func_cntl;</span>
<span class="lineNum">    4890 </span><span class="lineNoCov">          0 :         sclk-&gt;vCG_SPLL_FUNC_CNTL_2 = spll_func_cntl_2;</span>
<span class="lineNum">    4891 </span><span class="lineNoCov">          0 :         sclk-&gt;vCG_SPLL_FUNC_CNTL_3 = spll_func_cntl_3;</span>
<span class="lineNum">    4892 </span><span class="lineNoCov">          0 :         sclk-&gt;vCG_SPLL_FUNC_CNTL_4 = spll_func_cntl_4;</span>
<span class="lineNum">    4893 </span><span class="lineNoCov">          0 :         sclk-&gt;vCG_SPLL_SPREAD_SPECTRUM = cg_spll_spread_spectrum;</span>
<span class="lineNum">    4894 </span><span class="lineNoCov">          0 :         sclk-&gt;vCG_SPLL_SPREAD_SPECTRUM_2 = cg_spll_spread_spectrum_2;</span>
<span class="lineNum">    4895 </span>            : 
<span class="lineNum">    4896 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="4897"><span class="lineNum">    4897 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4898 </span>            : 
<span class="lineNum">    4899 </span><span class="lineNoCov">          0 : static int si_populate_sclk_value(struct radeon_device *rdev,</span>
<span class="lineNum">    4900 </span>            :                                   u32 engine_clock,
<span class="lineNum">    4901 </span>            :                                   SISLANDS_SMC_SCLK_VALUE *sclk)
<span class="lineNum">    4902 </span>            : {
<span class="lineNum">    4903 </span><span class="lineNoCov">          0 :         SISLANDS_SMC_SCLK_VALUE sclk_tmp;</span>
<span class="lineNum">    4904 </span>            :         int ret;
<span class="lineNum">    4905 </span>            : 
<span class="lineNum">    4906 </span><span class="lineNoCov">          0 :         ret = si_calculate_sclk_params(rdev, engine_clock, &amp;sclk_tmp);</span>
<span class="lineNum">    4907 </span><span class="lineNoCov">          0 :         if (!ret) {</span>
<span class="lineNum">    4908 </span><span class="lineNoCov">          0 :                 sclk-&gt;sclk_value = cpu_to_be32(sclk_tmp.sclk_value);</span>
<span class="lineNum">    4909 </span><span class="lineNoCov">          0 :                 sclk-&gt;vCG_SPLL_FUNC_CNTL = cpu_to_be32(sclk_tmp.vCG_SPLL_FUNC_CNTL);</span>
<span class="lineNum">    4910 </span><span class="lineNoCov">          0 :                 sclk-&gt;vCG_SPLL_FUNC_CNTL_2 = cpu_to_be32(sclk_tmp.vCG_SPLL_FUNC_CNTL_2);</span>
<span class="lineNum">    4911 </span><span class="lineNoCov">          0 :                 sclk-&gt;vCG_SPLL_FUNC_CNTL_3 = cpu_to_be32(sclk_tmp.vCG_SPLL_FUNC_CNTL_3);</span>
<span class="lineNum">    4912 </span><span class="lineNoCov">          0 :                 sclk-&gt;vCG_SPLL_FUNC_CNTL_4 = cpu_to_be32(sclk_tmp.vCG_SPLL_FUNC_CNTL_4);</span>
<span class="lineNum">    4913 </span><span class="lineNoCov">          0 :                 sclk-&gt;vCG_SPLL_SPREAD_SPECTRUM = cpu_to_be32(sclk_tmp.vCG_SPLL_SPREAD_SPECTRUM);</span>
<span class="lineNum">    4914 </span><span class="lineNoCov">          0 :                 sclk-&gt;vCG_SPLL_SPREAD_SPECTRUM_2 = cpu_to_be32(sclk_tmp.vCG_SPLL_SPREAD_SPECTRUM_2);</span>
<span class="lineNum">    4915 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4916 </span>            : 
<span class="lineNum">    4917 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="4918"><span class="lineNum">    4918 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4919 </span>            : 
<span class="lineNum">    4920 </span><span class="lineNoCov">          0 : static int si_populate_mclk_value(struct radeon_device *rdev,</span>
<span class="lineNum">    4921 </span>            :                                   u32 engine_clock,
<span class="lineNum">    4922 </span>            :                                   u32 memory_clock,
<span class="lineNum">    4923 </span>            :                                   SISLANDS_SMC_MCLK_VALUE *mclk,
<span class="lineNum">    4924 </span>            :                                   bool strobe_mode,
<span class="lineNum">    4925 </span>            :                                   bool dll_state_on)
<span class="lineNum">    4926 </span>            : {
<span class="lineNum">    4927 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    4928 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    4929 </span><span class="lineNoCov">          0 :         u32  dll_cntl = si_pi-&gt;clock_registers.dll_cntl;</span>
<span class="lineNum">    4930 </span><span class="lineNoCov">          0 :         u32  mclk_pwrmgt_cntl = si_pi-&gt;clock_registers.mclk_pwrmgt_cntl;</span>
<span class="lineNum">    4931 </span><span class="lineNoCov">          0 :         u32  mpll_ad_func_cntl = si_pi-&gt;clock_registers.mpll_ad_func_cntl;</span>
<span class="lineNum">    4932 </span><span class="lineNoCov">          0 :         u32  mpll_dq_func_cntl = si_pi-&gt;clock_registers.mpll_dq_func_cntl;</span>
<span class="lineNum">    4933 </span><span class="lineNoCov">          0 :         u32  mpll_func_cntl = si_pi-&gt;clock_registers.mpll_func_cntl;</span>
<span class="lineNum">    4934 </span><span class="lineNoCov">          0 :         u32  mpll_func_cntl_1 = si_pi-&gt;clock_registers.mpll_func_cntl_1;</span>
<span class="lineNum">    4935 </span><span class="lineNoCov">          0 :         u32  mpll_func_cntl_2 = si_pi-&gt;clock_registers.mpll_func_cntl_2;</span>
<span class="lineNum">    4936 </span><span class="lineNoCov">          0 :         u32  mpll_ss1 = si_pi-&gt;clock_registers.mpll_ss1;</span>
<span class="lineNum">    4937 </span><span class="lineNoCov">          0 :         u32  mpll_ss2 = si_pi-&gt;clock_registers.mpll_ss2;</span>
<span class="lineNum">    4938 </span><span class="lineNoCov">          0 :         struct atom_mpll_param mpll_param;</span>
<span class="lineNum">    4939 </span>            :         int ret;
<span class="lineNum">    4940 </span>            : 
<span class="lineNum">    4941 </span><span class="lineNoCov">          0 :         ret = radeon_atom_get_memory_pll_dividers(rdev, memory_clock, strobe_mode, &amp;mpll_param);</span>
<span class="lineNum">    4942 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    4943 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    4944 </span>            : 
<span class="lineNum">    4945 </span><span class="lineNoCov">          0 :         mpll_func_cntl &amp;= ~BWCTRL_MASK;</span>
<span class="lineNum">    4946 </span><span class="lineNoCov">          0 :         mpll_func_cntl |= BWCTRL(mpll_param.bwcntl);</span>
<span class="lineNum">    4947 </span>            : 
<span class="lineNum">    4948 </span><span class="lineNoCov">          0 :         mpll_func_cntl_1 &amp;= ~(CLKF_MASK | CLKFRAC_MASK | VCO_MODE_MASK);</span>
<span class="lineNum">    4949 </span><span class="lineNoCov">          0 :         mpll_func_cntl_1 |= CLKF(mpll_param.clkf) |</span>
<span class="lineNum">    4950 </span><span class="lineNoCov">          0 :                 CLKFRAC(mpll_param.clkfrac) | VCO_MODE(mpll_param.vco_mode);</span>
<span class="lineNum">    4951 </span>            : 
<span class="lineNum">    4952 </span><span class="lineNoCov">          0 :         mpll_ad_func_cntl &amp;= ~YCLK_POST_DIV_MASK;</span>
<span class="lineNum">    4953 </span><span class="lineNoCov">          0 :         mpll_ad_func_cntl |= YCLK_POST_DIV(mpll_param.post_div);</span>
<span class="lineNum">    4954 </span>            : 
<span class="lineNum">    4955 </span><span class="lineNoCov">          0 :         if (pi-&gt;mem_gddr5) {</span>
<span class="lineNum">    4956 </span><span class="lineNoCov">          0 :                 mpll_dq_func_cntl &amp;= ~(YCLK_SEL_MASK | YCLK_POST_DIV_MASK);</span>
<span class="lineNum">    4957 </span><span class="lineNoCov">          0 :                 mpll_dq_func_cntl |= YCLK_SEL(mpll_param.yclk_sel) |</span>
<span class="lineNum">    4958 </span>            :                         YCLK_POST_DIV(mpll_param.post_div);
<span class="lineNum">    4959 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4960 </span>            : 
<span class="lineNum">    4961 </span><span class="lineNoCov">          0 :         if (pi-&gt;mclk_ss) {</span>
<span class="lineNum">    4962 </span><span class="lineNoCov">          0 :                 struct radeon_atom_ss ss;</span>
<span class="lineNum">    4963 </span>            :                 u32 freq_nom;
<span class="lineNum">    4964 </span>            :                 u32 tmp;
<span class="lineNum">    4965 </span><span class="lineNoCov">          0 :                 u32 reference_clock = rdev-&gt;clock.mpll.reference_freq;</span>
<span class="lineNum">    4966 </span>            : 
<span class="lineNum">    4967 </span><span class="lineNoCov">          0 :                 if (pi-&gt;mem_gddr5)</span>
<span class="lineNum">    4968 </span><span class="lineNoCov">          0 :                         freq_nom = memory_clock * 4;</span>
<span class="lineNum">    4969 </span>            :                 else
<span class="lineNum">    4970 </span><span class="lineNoCov">          0 :                         freq_nom = memory_clock * 2;</span>
<span class="lineNum">    4971 </span>            : 
<span class="lineNum">    4972 </span><span class="lineNoCov">          0 :                 tmp = freq_nom / reference_clock;</span>
<span class="lineNum">    4973 </span><span class="lineNoCov">          0 :                 tmp = tmp * tmp;</span>
<span class="lineNum">    4974 </span><span class="lineNoCov">          0 :                 if (radeon_atombios_get_asic_ss_info(rdev, &amp;ss,</span>
<span class="lineNum">    4975 </span>            :                                                      ASIC_INTERNAL_MEMORY_SS, freq_nom)) {
<span class="lineNum">    4976 </span><span class="lineNoCov">          0 :                         u32 clks = reference_clock * 5 / ss.rate;</span>
<span class="lineNum">    4977 </span><span class="lineNoCov">          0 :                         u32 clkv = (u32)((((131 * ss.percentage * ss.rate) / 100) * tmp) / freq_nom);</span>
<span class="lineNum">    4978 </span>            : 
<span class="lineNum">    4979 </span><span class="lineNoCov">          0 :                         mpll_ss1 &amp;= ~CLKV_MASK;</span>
<span class="lineNum">    4980 </span><span class="lineNoCov">          0 :                         mpll_ss1 |= CLKV(clkv);</span>
<span class="lineNum">    4981 </span>            : 
<span class="lineNum">    4982 </span><span class="lineNoCov">          0 :                         mpll_ss2 &amp;= ~CLKS_MASK;</span>
<span class="lineNum">    4983 </span><span class="lineNoCov">          0 :                         mpll_ss2 |= CLKS(clks);</span>
<span class="lineNum">    4984 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    4985 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4986 </span>            : 
<span class="lineNum">    4987 </span><span class="lineNoCov">          0 :         mclk_pwrmgt_cntl &amp;= ~DLL_SPEED_MASK;</span>
<span class="lineNum">    4988 </span><span class="lineNoCov">          0 :         mclk_pwrmgt_cntl |= DLL_SPEED(mpll_param.dll_speed);</span>
<span class="lineNum">    4989 </span>            : 
<span class="lineNum">    4990 </span><span class="lineNoCov">          0 :         if (dll_state_on)</span>
<span class="lineNum">    4991 </span><span class="lineNoCov">          0 :                 mclk_pwrmgt_cntl |= MRDCK0_PDNB | MRDCK1_PDNB;</span>
<span class="lineNum">    4992 </span>            :         else
<span class="lineNum">    4993 </span><span class="lineNoCov">          0 :                 mclk_pwrmgt_cntl &amp;= ~(MRDCK0_PDNB | MRDCK1_PDNB);</span>
<span class="lineNum">    4994 </span>            : 
<span class="lineNum">    4995 </span><span class="lineNoCov">          0 :         mclk-&gt;mclk_value = cpu_to_be32(memory_clock);</span>
<span class="lineNum">    4996 </span><span class="lineNoCov">          0 :         mclk-&gt;vMPLL_FUNC_CNTL = cpu_to_be32(mpll_func_cntl);</span>
<span class="lineNum">    4997 </span><span class="lineNoCov">          0 :         mclk-&gt;vMPLL_FUNC_CNTL_1 = cpu_to_be32(mpll_func_cntl_1);</span>
<span class="lineNum">    4998 </span><span class="lineNoCov">          0 :         mclk-&gt;vMPLL_FUNC_CNTL_2 = cpu_to_be32(mpll_func_cntl_2);</span>
<span class="lineNum">    4999 </span><span class="lineNoCov">          0 :         mclk-&gt;vMPLL_AD_FUNC_CNTL = cpu_to_be32(mpll_ad_func_cntl);</span>
<span class="lineNum">    5000 </span><span class="lineNoCov">          0 :         mclk-&gt;vMPLL_DQ_FUNC_CNTL = cpu_to_be32(mpll_dq_func_cntl);</span>
<span class="lineNum">    5001 </span><span class="lineNoCov">          0 :         mclk-&gt;vMCLK_PWRMGT_CNTL = cpu_to_be32(mclk_pwrmgt_cntl);</span>
<span class="lineNum">    5002 </span><span class="lineNoCov">          0 :         mclk-&gt;vDLL_CNTL = cpu_to_be32(dll_cntl);</span>
<span class="lineNum">    5003 </span><span class="lineNoCov">          0 :         mclk-&gt;vMPLL_SS = cpu_to_be32(mpll_ss1);</span>
<span class="lineNum">    5004 </span><span class="lineNoCov">          0 :         mclk-&gt;vMPLL_SS2 = cpu_to_be32(mpll_ss2);</span>
<span class="lineNum">    5005 </span>            : 
<span class="lineNum">    5006 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="5007"><span class="lineNum">    5007 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5008 </span>            : 
<span class="lineNum">    5009 </span><span class="lineNoCov">          0 : static void si_populate_smc_sp(struct radeon_device *rdev,</span>
<span class="lineNum">    5010 </span>            :                                struct radeon_ps *radeon_state,
<span class="lineNum">    5011 </span>            :                                SISLANDS_SMC_SWSTATE *smc_state)
<span class="lineNum">    5012 </span>            : {
<span class="lineNum">    5013 </span><span class="lineNoCov">          0 :         struct ni_ps *ps = ni_get_ps(radeon_state);</span>
<span class="lineNum">    5014 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    5015 </span>            :         int i;
<span class="lineNum">    5016 </span>            : 
<span class="lineNum">    5017 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ps-&gt;performance_level_count - 1; i++)</span>
<span class="lineNum">    5018 </span><span class="lineNoCov">          0 :                 smc_state-&gt;levels[i].bSP = cpu_to_be32(pi-&gt;dsp);</span>
<span class="lineNum">    5019 </span>            : 
<span class="lineNum">    5020 </span><span class="lineNoCov">          0 :         smc_state-&gt;levels[ps-&gt;performance_level_count - 1].bSP =</span>
<span class="lineNum">    5021 </span><span class="lineNoCov">          0 :                 cpu_to_be32(pi-&gt;psp);</span>
<a name="5022"><span class="lineNum">    5022 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5023 </span>            : 
<span class="lineNum">    5024 </span><span class="lineNoCov">          0 : static int si_convert_power_level_to_smc(struct radeon_device *rdev,</span>
<span class="lineNum">    5025 </span>            :                                          struct rv7xx_pl *pl,
<span class="lineNum">    5026 </span>            :                                          SISLANDS_SMC_HW_PERFORMANCE_LEVEL *level)
<span class="lineNum">    5027 </span>            : {
<span class="lineNum">    5028 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    5029 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    5030 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    5031 </span>            :         int ret;
<span class="lineNum">    5032 </span>            :         bool dll_state_on;
<span class="lineNum">    5033 </span><span class="lineNoCov">          0 :         u16 std_vddc;</span>
<span class="lineNum">    5034 </span>            :         bool gmc_pg = false;
<span class="lineNum">    5035 </span>            : 
<span class="lineNum">    5036 </span><span class="lineNoCov">          0 :         if (eg_pi-&gt;pcie_performance_request &amp;&amp;</span>
<span class="lineNum">    5037 </span><span class="lineNoCov">          0 :             (si_pi-&gt;force_pcie_gen != RADEON_PCIE_GEN_INVALID))</span>
<span class="lineNum">    5038 </span><span class="lineNoCov">          0 :                 level-&gt;gen2PCIE = (u8)si_pi-&gt;force_pcie_gen;</span>
<span class="lineNum">    5039 </span>            :         else
<span class="lineNum">    5040 </span><span class="lineNoCov">          0 :                 level-&gt;gen2PCIE = (u8)pl-&gt;pcie_gen;</span>
<span class="lineNum">    5041 </span>            : 
<span class="lineNum">    5042 </span><span class="lineNoCov">          0 :         ret = si_populate_sclk_value(rdev, pl-&gt;sclk, &amp;level-&gt;sclk);</span>
<span class="lineNum">    5043 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    5044 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    5045 </span>            : 
<span class="lineNum">    5046 </span><span class="lineNoCov">          0 :         level-&gt;mcFlags =  0;</span>
<span class="lineNum">    5047 </span>            : 
<span class="lineNum">    5048 </span><span class="lineNoCov">          0 :         if (pi-&gt;mclk_stutter_mode_threshold &amp;&amp;</span>
<span class="lineNum">    5049 </span><span class="lineNoCov">          0 :             (pl-&gt;mclk &lt;= pi-&gt;mclk_stutter_mode_threshold) &amp;&amp;</span>
<span class="lineNum">    5050 </span><span class="lineNoCov">          0 :             !eg_pi-&gt;uvd_enabled &amp;&amp;</span>
<span class="lineNum">    5051 </span><span class="lineNoCov">          0 :             (RREG32(DPG_PIPE_STUTTER_CONTROL) &amp; STUTTER_ENABLE) &amp;&amp;</span>
<span class="lineNum">    5052 </span><span class="lineNoCov">          0 :             (rdev-&gt;pm.dpm.new_active_crtc_count &lt;= 2)) {</span>
<span class="lineNum">    5053 </span><span class="lineNoCov">          0 :                 level-&gt;mcFlags |= SISLANDS_SMC_MC_STUTTER_EN;</span>
<span class="lineNum">    5054 </span>            : 
<span class="lineNum">    5055 </span><span class="lineNoCov">          0 :                 if (gmc_pg)</span>
<span class="lineNum">    5056 </span><span class="lineNoCov">          0 :                         level-&gt;mcFlags |= SISLANDS_SMC_MC_PG_EN;</span>
<span class="lineNum">    5057 </span>            :         }
<span class="lineNum">    5058 </span>            : 
<span class="lineNum">    5059 </span><span class="lineNoCov">          0 :         if (pi-&gt;mem_gddr5) {</span>
<span class="lineNum">    5060 </span><span class="lineNoCov">          0 :                 if (pl-&gt;mclk &gt; pi-&gt;mclk_edc_enable_threshold)</span>
<span class="lineNum">    5061 </span><span class="lineNoCov">          0 :                         level-&gt;mcFlags |= SISLANDS_SMC_MC_EDC_RD_FLAG;</span>
<span class="lineNum">    5062 </span>            : 
<span class="lineNum">    5063 </span><span class="lineNoCov">          0 :                 if (pl-&gt;mclk &gt; eg_pi-&gt;mclk_edc_wr_enable_threshold)</span>
<span class="lineNum">    5064 </span><span class="lineNoCov">          0 :                         level-&gt;mcFlags |= SISLANDS_SMC_MC_EDC_WR_FLAG;</span>
<span class="lineNum">    5065 </span>            : 
<span class="lineNum">    5066 </span><span class="lineNoCov">          0 :                 level-&gt;strobeMode = si_get_strobe_mode_settings(rdev, pl-&gt;mclk);</span>
<span class="lineNum">    5067 </span>            : 
<span class="lineNum">    5068 </span><span class="lineNoCov">          0 :                 if (level-&gt;strobeMode &amp; SISLANDS_SMC_STROBE_ENABLE) {</span>
<span class="lineNum">    5069 </span><span class="lineNoCov">          0 :                         if (si_get_mclk_frequency_ratio(pl-&gt;mclk, true) &gt;=</span>
<span class="lineNum">    5070 </span><span class="lineNoCov">          0 :                             ((RREG32(MC_SEQ_MISC7) &gt;&gt; 16) &amp; 0xf))</span>
<span class="lineNum">    5071 </span><span class="lineNoCov">          0 :                                 dll_state_on = ((RREG32(MC_SEQ_MISC5) &gt;&gt; 1) &amp; 0x1) ? true : false;</span>
<span class="lineNum">    5072 </span>            :                         else
<span class="lineNum">    5073 </span><span class="lineNoCov">          0 :                                 dll_state_on = ((RREG32(MC_SEQ_MISC6) &gt;&gt; 1) &amp; 0x1) ? true : false;</span>
<span class="lineNum">    5074 </span>            :                 } else {
<span class="lineNum">    5075 </span>            :                         dll_state_on = false;
<span class="lineNum">    5076 </span>            :                 }
<span class="lineNum">    5077 </span>            :         } else {
<span class="lineNum">    5078 </span><span class="lineNoCov">          0 :                 level-&gt;strobeMode = si_get_strobe_mode_settings(rdev,</span>
<span class="lineNum">    5079 </span><span class="lineNoCov">          0 :                                                                 pl-&gt;mclk);</span>
<span class="lineNum">    5080 </span>            : 
<span class="lineNum">    5081 </span><span class="lineNoCov">          0 :                 dll_state_on = ((RREG32(MC_SEQ_MISC5) &gt;&gt; 1) &amp; 0x1) ? true : false;</span>
<span class="lineNum">    5082 </span>            :         }
<span class="lineNum">    5083 </span>            : 
<span class="lineNum">    5084 </span><span class="lineNoCov">          0 :         ret = si_populate_mclk_value(rdev,</span>
<span class="lineNum">    5085 </span><span class="lineNoCov">          0 :                                      pl-&gt;sclk,</span>
<span class="lineNum">    5086 </span><span class="lineNoCov">          0 :                                      pl-&gt;mclk,</span>
<span class="lineNum">    5087 </span><span class="lineNoCov">          0 :                                      &amp;level-&gt;mclk,</span>
<span class="lineNum">    5088 </span><span class="lineNoCov">          0 :                                      (level-&gt;strobeMode &amp; SISLANDS_SMC_STROBE_ENABLE) != 0, dll_state_on);</span>
<span class="lineNum">    5089 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    5090 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    5091 </span>            : 
<span class="lineNum">    5092 </span><span class="lineNoCov">          0 :         ret = si_populate_voltage_value(rdev,</span>
<span class="lineNum">    5093 </span><span class="lineNoCov">          0 :                                         &amp;eg_pi-&gt;vddc_voltage_table,</span>
<span class="lineNum">    5094 </span><span class="lineNoCov">          0 :                                         pl-&gt;vddc, &amp;level-&gt;vddc);</span>
<span class="lineNum">    5095 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    5096 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    5097 </span>            : 
<span class="lineNum">    5098 </span>            : 
<span class="lineNum">    5099 </span><span class="lineNoCov">          0 :         ret = si_get_std_voltage_value(rdev, &amp;level-&gt;vddc, &amp;std_vddc);</span>
<span class="lineNum">    5100 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    5101 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    5102 </span>            : 
<span class="lineNum">    5103 </span><span class="lineNoCov">          0 :         ret = si_populate_std_voltage_value(rdev, std_vddc,</span>
<span class="lineNum">    5104 </span><span class="lineNoCov">          0 :                                             level-&gt;vddc.index, &amp;level-&gt;std_vddc);</span>
<span class="lineNum">    5105 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    5106 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    5107 </span>            : 
<span class="lineNum">    5108 </span><span class="lineNoCov">          0 :         if (eg_pi-&gt;vddci_control) {</span>
<span class="lineNum">    5109 </span><span class="lineNoCov">          0 :                 ret = si_populate_voltage_value(rdev, &amp;eg_pi-&gt;vddci_voltage_table,</span>
<span class="lineNum">    5110 </span><span class="lineNoCov">          0 :                                                 pl-&gt;vddci, &amp;level-&gt;vddci);</span>
<span class="lineNum">    5111 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    5112 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    5113 </span>            :         }
<span class="lineNum">    5114 </span>            : 
<span class="lineNum">    5115 </span><span class="lineNoCov">          0 :         if (si_pi-&gt;vddc_phase_shed_control) {</span>
<span class="lineNum">    5116 </span><span class="lineNoCov">          0 :                 ret = si_populate_phase_shedding_value(rdev,</span>
<span class="lineNum">    5117 </span><span class="lineNoCov">          0 :                                                        &amp;rdev-&gt;pm.dpm.dyn_state.phase_shedding_limits_table,</span>
<span class="lineNum">    5118 </span><span class="lineNoCov">          0 :                                                        pl-&gt;vddc,</span>
<span class="lineNum">    5119 </span><span class="lineNoCov">          0 :                                                        pl-&gt;sclk,</span>
<span class="lineNum">    5120 </span><span class="lineNoCov">          0 :                                                        pl-&gt;mclk,</span>
<span class="lineNum">    5121 </span>            :                                                        &amp;level-&gt;vddc);
<span class="lineNum">    5122 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    5123 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    5124 </span>            :         }
<span class="lineNum">    5125 </span>            : 
<span class="lineNum">    5126 </span><span class="lineNoCov">          0 :         level-&gt;MaxPoweredUpCU = si_pi-&gt;max_cu;</span>
<span class="lineNum">    5127 </span>            : 
<span class="lineNum">    5128 </span><span class="lineNoCov">          0 :         ret = si_populate_mvdd_value(rdev, pl-&gt;mclk, &amp;level-&gt;mvdd);</span>
<span class="lineNum">    5129 </span>            : 
<span class="lineNum">    5130 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="5131"><span class="lineNum">    5131 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5132 </span>            : 
<span class="lineNum">    5133 </span><span class="lineNoCov">          0 : static int si_populate_smc_t(struct radeon_device *rdev,</span>
<span class="lineNum">    5134 </span>            :                              struct radeon_ps *radeon_state,
<span class="lineNum">    5135 </span>            :                              SISLANDS_SMC_SWSTATE *smc_state)
<span class="lineNum">    5136 </span>            : {
<span class="lineNum">    5137 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    5138 </span><span class="lineNoCov">          0 :         struct ni_ps *state = ni_get_ps(radeon_state);</span>
<span class="lineNum">    5139 </span>            :         u32 a_t;
<span class="lineNum">    5140 </span><span class="lineNoCov">          0 :         u32 t_l, t_h;</span>
<span class="lineNum">    5141 </span>            :         u32 high_bsp;
<span class="lineNum">    5142 </span>            :         int i, ret;
<span class="lineNum">    5143 </span>            : 
<span class="lineNum">    5144 </span><span class="lineNoCov">          0 :         if (state-&gt;performance_level_count &gt;= 9)</span>
<span class="lineNum">    5145 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    5146 </span>            : 
<span class="lineNum">    5147 </span><span class="lineNoCov">          0 :         if (state-&gt;performance_level_count &lt; 2) {</span>
<span class="lineNum">    5148 </span>            :                 a_t = CG_R(0xffff) | CG_L(0);
<span class="lineNum">    5149 </span><span class="lineNoCov">          0 :                 smc_state-&gt;levels[0].aT = cpu_to_be32(a_t);</span>
<span class="lineNum">    5150 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    5151 </span>            :         }
<span class="lineNum">    5152 </span>            : 
<span class="lineNum">    5153 </span><span class="lineNoCov">          0 :         smc_state-&gt;levels[0].aT = cpu_to_be32(0);</span>
<span class="lineNum">    5154 </span>            : 
<span class="lineNum">    5155 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt;= state-&gt;performance_level_count - 2; i++) {</span>
<span class="lineNum">    5156 </span><span class="lineNoCov">          0 :                 ret = r600_calculate_at(</span>
<span class="lineNum">    5157 </span><span class="lineNoCov">          0 :                         (50 / SISLANDS_MAX_HARDWARE_POWERLEVELS) * 100 * (i + 1),</span>
<span class="lineNum">    5158 </span>            :                         100 * R600_AH_DFLT,
<span class="lineNum">    5159 </span><span class="lineNoCov">          0 :                         state-&gt;performance_levels[i + 1].sclk,</span>
<span class="lineNum">    5160 </span><span class="lineNoCov">          0 :                         state-&gt;performance_levels[i].sclk,</span>
<span class="lineNum">    5161 </span>            :                         &amp;t_l,
<span class="lineNum">    5162 </span>            :                         &amp;t_h);
<span class="lineNum">    5163 </span>            : 
<span class="lineNum">    5164 </span><span class="lineNoCov">          0 :                 if (ret) {</span>
<span class="lineNum">    5165 </span><span class="lineNoCov">          0 :                         t_h = (i + 1) * 1000 - 50 * R600_AH_DFLT;</span>
<span class="lineNum">    5166 </span><span class="lineNoCov">          0 :                         t_l = (i + 1) * 1000 + 50 * R600_AH_DFLT;</span>
<span class="lineNum">    5167 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    5168 </span>            : 
<span class="lineNum">    5169 </span><span class="lineNoCov">          0 :                 a_t = be32_to_cpu(smc_state-&gt;levels[i].aT) &amp; ~CG_R_MASK;</span>
<span class="lineNum">    5170 </span><span class="lineNoCov">          0 :                 a_t |= CG_R(t_l * pi-&gt;bsp / 20000);</span>
<span class="lineNum">    5171 </span><span class="lineNoCov">          0 :                 smc_state-&gt;levels[i].aT = cpu_to_be32(a_t);</span>
<span class="lineNum">    5172 </span>            : 
<span class="lineNum">    5173 </span><span class="lineNoCov">          0 :                 high_bsp = (i == state-&gt;performance_level_count - 2) ?</span>
<span class="lineNum">    5174 </span><span class="lineNoCov">          0 :                         pi-&gt;pbsp : pi-&gt;bsp;</span>
<span class="lineNum">    5175 </span><span class="lineNoCov">          0 :                 a_t = CG_R(0xffff) | CG_L(t_h * high_bsp / 20000);</span>
<span class="lineNum">    5176 </span><span class="lineNoCov">          0 :                 smc_state-&gt;levels[i + 1].aT = cpu_to_be32(a_t);</span>
<span class="lineNum">    5177 </span>            :         }
<span class="lineNum">    5178 </span>            : 
<span class="lineNum">    5179 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="5180"><span class="lineNum">    5180 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5181 </span>            : 
<span class="lineNum">    5182 </span><span class="lineNoCov">          0 : static int si_disable_ulv(struct radeon_device *rdev)</span>
<span class="lineNum">    5183 </span>            : {
<span class="lineNum">    5184 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    5185 </span><span class="lineNoCov">          0 :         struct si_ulv_param *ulv = &amp;si_pi-&gt;ulv;</span>
<span class="lineNum">    5186 </span>            : 
<span class="lineNum">    5187 </span><span class="lineNoCov">          0 :         if (ulv-&gt;supported)</span>
<span class="lineNum">    5188 </span><span class="lineNoCov">          0 :                 return (si_send_msg_to_smc(rdev, PPSMC_MSG_DisableULV) == PPSMC_Result_OK) ?</span>
<span class="lineNum">    5189 </span>            :                         0 : -EINVAL;
<span class="lineNum">    5190 </span>            : 
<span class="lineNum">    5191 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="5192"><span class="lineNum">    5192 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5193 </span>            : 
<span class="lineNum">    5194 </span><span class="lineNoCov">          0 : static bool si_is_state_ulv_compatible(struct radeon_device *rdev,</span>
<span class="lineNum">    5195 </span>            :                                        struct radeon_ps *radeon_state)
<span class="lineNum">    5196 </span>            : {
<span class="lineNum">    5197 </span><span class="lineNoCov">          0 :         const struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    5198 </span><span class="lineNoCov">          0 :         const struct si_ulv_param *ulv = &amp;si_pi-&gt;ulv;</span>
<span class="lineNum">    5199 </span><span class="lineNoCov">          0 :         const struct ni_ps *state = ni_get_ps(radeon_state);</span>
<span class="lineNum">    5200 </span>            :         int i;
<span class="lineNum">    5201 </span>            : 
<span class="lineNum">    5202 </span><span class="lineNoCov">          0 :         if (state-&gt;performance_levels[0].mclk != ulv-&gt;pl.mclk)</span>
<span class="lineNum">    5203 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    5204 </span>            : 
<span class="lineNum">    5205 </span>            :         /* XXX validate against display requirements! */
<span class="lineNum">    5206 </span>            : 
<span class="lineNum">    5207 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_dispclk.count; i++) {</span>
<span class="lineNum">    5208 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;clock.current_dispclk &lt;=</span>
<span class="lineNum">    5209 </span><span class="lineNoCov">          0 :                     rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[i].clk) {</span>
<span class="lineNum">    5210 </span><span class="lineNoCov">          0 :                         if (ulv-&gt;pl.vddc &lt;</span>
<span class="lineNum">    5211 </span><span class="lineNoCov">          0 :                             rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[i].v)</span>
<span class="lineNum">    5212 </span><span class="lineNoCov">          0 :                                 return false;</span>
<span class="lineNum">    5213 </span>            :                 }
<span class="lineNum">    5214 </span>            :         }
<span class="lineNum">    5215 </span>            : 
<span class="lineNum">    5216 </span><span class="lineNoCov">          0 :         if ((radeon_state-&gt;vclk != 0) || (radeon_state-&gt;dclk != 0))</span>
<span class="lineNum">    5217 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    5218 </span>            : 
<span class="lineNum">    5219 </span><span class="lineNoCov">          0 :         return true;</span>
<a name="5220"><span class="lineNum">    5220 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5221 </span>            : 
<span class="lineNum">    5222 </span><span class="lineNoCov">          0 : static int si_set_power_state_conditionally_enable_ulv(struct radeon_device *rdev,</span>
<span class="lineNum">    5223 </span>            :                                                        struct radeon_ps *radeon_new_state)
<span class="lineNum">    5224 </span>            : {
<span class="lineNum">    5225 </span><span class="lineNoCov">          0 :         const struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    5226 </span><span class="lineNoCov">          0 :         const struct si_ulv_param *ulv = &amp;si_pi-&gt;ulv;</span>
<span class="lineNum">    5227 </span>            : 
<span class="lineNum">    5228 </span><span class="lineNoCov">          0 :         if (ulv-&gt;supported) {</span>
<span class="lineNum">    5229 </span><span class="lineNoCov">          0 :                 if (si_is_state_ulv_compatible(rdev, radeon_new_state))</span>
<span class="lineNum">    5230 </span><span class="lineNoCov">          0 :                         return (si_send_msg_to_smc(rdev, PPSMC_MSG_EnableULV) == PPSMC_Result_OK) ?</span>
<span class="lineNum">    5231 </span>            :                                 0 : -EINVAL;
<span class="lineNum">    5232 </span>            :         }
<span class="lineNum">    5233 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="5234"><span class="lineNum">    5234 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5235 </span>            : 
<span class="lineNum">    5236 </span><span class="lineNoCov">          0 : static int si_convert_power_state_to_smc(struct radeon_device *rdev,</span>
<span class="lineNum">    5237 </span>            :                                          struct radeon_ps *radeon_state,
<span class="lineNum">    5238 </span>            :                                          SISLANDS_SMC_SWSTATE *smc_state)
<span class="lineNum">    5239 </span>            : {
<span class="lineNum">    5240 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    5241 </span><span class="lineNoCov">          0 :         struct ni_power_info *ni_pi = ni_get_pi(rdev);</span>
<span class="lineNum">    5242 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    5243 </span><span class="lineNoCov">          0 :         struct ni_ps *state = ni_get_ps(radeon_state);</span>
<span class="lineNum">    5244 </span>            :         int i, ret;
<span class="lineNum">    5245 </span>            :         u32 threshold;
<span class="lineNum">    5246 </span>            :         u32 sclk_in_sr = 1350; /* ??? */
<span class="lineNum">    5247 </span>            : 
<span class="lineNum">    5248 </span><span class="lineNoCov">          0 :         if (state-&gt;performance_level_count &gt; SISLANDS_MAX_HARDWARE_POWERLEVELS)</span>
<span class="lineNum">    5249 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    5250 </span>            : 
<span class="lineNum">    5251 </span><span class="lineNoCov">          0 :         threshold = state-&gt;performance_levels[state-&gt;performance_level_count-1].sclk * 100 / 100;</span>
<span class="lineNum">    5252 </span>            : 
<span class="lineNum">    5253 </span><span class="lineNoCov">          0 :         if (radeon_state-&gt;vclk &amp;&amp; radeon_state-&gt;dclk) {</span>
<span class="lineNum">    5254 </span><span class="lineNoCov">          0 :                 eg_pi-&gt;uvd_enabled = true;</span>
<span class="lineNum">    5255 </span><span class="lineNoCov">          0 :                 if (eg_pi-&gt;smu_uvd_hs)</span>
<span class="lineNum">    5256 </span><span class="lineNoCov">          0 :                         smc_state-&gt;flags |= PPSMC_SWSTATE_FLAG_UVD;</span>
<span class="lineNum">    5257 </span>            :         } else {
<span class="lineNum">    5258 </span><span class="lineNoCov">          0 :                 eg_pi-&gt;uvd_enabled = false;</span>
<span class="lineNum">    5259 </span>            :         }
<span class="lineNum">    5260 </span>            : 
<span class="lineNum">    5261 </span><span class="lineNoCov">          0 :         if (state-&gt;dc_compatible)</span>
<span class="lineNum">    5262 </span><span class="lineNoCov">          0 :                 smc_state-&gt;flags |= PPSMC_SWSTATE_FLAG_DC;</span>
<span class="lineNum">    5263 </span>            : 
<span class="lineNum">    5264 </span><span class="lineNoCov">          0 :         smc_state-&gt;levelCount = 0;</span>
<span class="lineNum">    5265 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; state-&gt;performance_level_count; i++) {</span>
<span class="lineNum">    5266 </span><span class="lineNoCov">          0 :                 if (eg_pi-&gt;sclk_deep_sleep) {</span>
<span class="lineNum">    5267 </span><span class="lineNoCov">          0 :                         if ((i == 0) || si_pi-&gt;sclk_deep_sleep_above_low) {</span>
<span class="lineNum">    5268 </span><span class="lineNoCov">          0 :                                 if (sclk_in_sr &lt;= SCLK_MIN_DEEPSLEEP_FREQ)</span>
<span class="lineNum">    5269 </span><span class="lineNoCov">          0 :                                         smc_state-&gt;levels[i].stateFlags |= PPSMC_STATEFLAG_DEEPSLEEP_BYPASS;</span>
<span class="lineNum">    5270 </span>            :                                 else
<span class="lineNum">    5271 </span><span class="lineNoCov">          0 :                                         smc_state-&gt;levels[i].stateFlags |= PPSMC_STATEFLAG_DEEPSLEEP_THROTTLE;</span>
<span class="lineNum">    5272 </span>            :                         }
<span class="lineNum">    5273 </span>            :                 }
<span class="lineNum">    5274 </span>            : 
<span class="lineNum">    5275 </span><span class="lineNoCov">          0 :                 ret = si_convert_power_level_to_smc(rdev, &amp;state-&gt;performance_levels[i],</span>
<span class="lineNum">    5276 </span><span class="lineNoCov">          0 :                                                     &amp;smc_state-&gt;levels[i]);</span>
<span class="lineNum">    5277 </span><span class="lineNoCov">          0 :                 smc_state-&gt;levels[i].arbRefreshState =</span>
<span class="lineNum">    5278 </span><span class="lineNoCov">          0 :                         (u8)(SISLANDS_DRIVER_STATE_ARB_INDEX + i);</span>
<span class="lineNum">    5279 </span>            : 
<span class="lineNum">    5280 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    5281 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    5282 </span>            : 
<span class="lineNum">    5283 </span><span class="lineNoCov">          0 :                 if (ni_pi-&gt;enable_power_containment)</span>
<span class="lineNum">    5284 </span><span class="lineNoCov">          0 :                         smc_state-&gt;levels[i].displayWatermark =</span>
<span class="lineNum">    5285 </span><span class="lineNoCov">          0 :                                 (state-&gt;performance_levels[i].sclk &lt; threshold) ?</span>
<span class="lineNum">    5286 </span>            :                                 PPSMC_DISPLAY_WATERMARK_LOW : PPSMC_DISPLAY_WATERMARK_HIGH;
<span class="lineNum">    5287 </span>            :                 else
<span class="lineNum">    5288 </span><span class="lineNoCov">          0 :                         smc_state-&gt;levels[i].displayWatermark = (i &lt; 2) ?</span>
<span class="lineNum">    5289 </span>            :                                 PPSMC_DISPLAY_WATERMARK_LOW : PPSMC_DISPLAY_WATERMARK_HIGH;
<span class="lineNum">    5290 </span>            : 
<span class="lineNum">    5291 </span><span class="lineNoCov">          0 :                 if (eg_pi-&gt;dynamic_ac_timing)</span>
<span class="lineNum">    5292 </span><span class="lineNoCov">          0 :                         smc_state-&gt;levels[i].ACIndex = SISLANDS_MCREGISTERTABLE_FIRST_DRIVERSTATE_SLOT + i;</span>
<span class="lineNum">    5293 </span>            :                 else
<span class="lineNum">    5294 </span><span class="lineNoCov">          0 :                         smc_state-&gt;levels[i].ACIndex = 0;</span>
<span class="lineNum">    5295 </span>            : 
<span class="lineNum">    5296 </span><span class="lineNoCov">          0 :                 smc_state-&gt;levelCount++;</span>
<span class="lineNum">    5297 </span>            :         }
<span class="lineNum">    5298 </span>            : 
<span class="lineNum">    5299 </span><span class="lineNoCov">          0 :         si_write_smc_soft_register(rdev,</span>
<span class="lineNum">    5300 </span>            :                                    SI_SMC_SOFT_REGISTER_watermark_threshold,
<span class="lineNum">    5301 </span><span class="lineNoCov">          0 :                                    threshold / 512);</span>
<span class="lineNum">    5302 </span>            : 
<span class="lineNum">    5303 </span><span class="lineNoCov">          0 :         si_populate_smc_sp(rdev, radeon_state, smc_state);</span>
<span class="lineNum">    5304 </span>            : 
<span class="lineNum">    5305 </span><span class="lineNoCov">          0 :         ret = si_populate_power_containment_values(rdev, radeon_state, smc_state);</span>
<span class="lineNum">    5306 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    5307 </span><span class="lineNoCov">          0 :                 ni_pi-&gt;enable_power_containment = false;</span>
<span class="lineNum">    5308 </span>            : 
<span class="lineNum">    5309 </span><span class="lineNoCov">          0 :         ret = si_populate_sq_ramping_values(rdev, radeon_state, smc_state);</span>
<span class="lineNum">    5310 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    5311 </span><span class="lineNoCov">          0 :                 ni_pi-&gt;enable_sq_ramping = false;</span>
<span class="lineNum">    5312 </span>            : 
<span class="lineNum">    5313 </span><span class="lineNoCov">          0 :         return si_populate_smc_t(rdev, radeon_state, smc_state);</span>
<a name="5314"><span class="lineNum">    5314 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5315 </span>            : 
<span class="lineNum">    5316 </span><span class="lineNoCov">          0 : static int si_upload_sw_state(struct radeon_device *rdev,</span>
<span class="lineNum">    5317 </span>            :                               struct radeon_ps *radeon_new_state)
<span class="lineNum">    5318 </span>            : {
<span class="lineNum">    5319 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    5320 </span><span class="lineNoCov">          0 :         struct ni_ps *new_state = ni_get_ps(radeon_new_state);</span>
<span class="lineNum">    5321 </span>            :         int ret;
<span class="lineNum">    5322 </span><span class="lineNoCov">          0 :         u32 address = si_pi-&gt;state_table_start +</span>
<span class="lineNum">    5323 </span>            :                 offsetof(SISLANDS_SMC_STATETABLE, driverState);
<span class="lineNum">    5324 </span><span class="lineNoCov">          0 :         u32 state_size = sizeof(SISLANDS_SMC_SWSTATE) +</span>
<span class="lineNum">    5325 </span><span class="lineNoCov">          0 :                 ((new_state-&gt;performance_level_count - 1) *</span>
<span class="lineNum">    5326 </span>            :                  sizeof(SISLANDS_SMC_HW_PERFORMANCE_LEVEL));
<span class="lineNum">    5327 </span><span class="lineNoCov">          0 :         SISLANDS_SMC_SWSTATE *smc_state = &amp;si_pi-&gt;smc_statetable.driverState;</span>
<span class="lineNum">    5328 </span>            : 
<span class="lineNum">    5329 </span><span class="lineNoCov">          0 :         memset(smc_state, 0, state_size);</span>
<span class="lineNum">    5330 </span>            : 
<span class="lineNum">    5331 </span><span class="lineNoCov">          0 :         ret = si_convert_power_state_to_smc(rdev, radeon_new_state, smc_state);</span>
<span class="lineNum">    5332 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    5333 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    5334 </span>            : 
<span class="lineNum">    5335 </span><span class="lineNoCov">          0 :         ret = si_copy_bytes_to_smc(rdev, address, (u8 *)smc_state,</span>
<span class="lineNum">    5336 </span><span class="lineNoCov">          0 :                                    state_size, si_pi-&gt;sram_end);</span>
<span class="lineNum">    5337 </span>            : 
<span class="lineNum">    5338 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="5339"><span class="lineNum">    5339 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5340 </span>            : 
<span class="lineNum">    5341 </span><span class="lineNoCov">          0 : static int si_upload_ulv_state(struct radeon_device *rdev)</span>
<span class="lineNum">    5342 </span>            : {
<span class="lineNum">    5343 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    5344 </span><span class="lineNoCov">          0 :         struct si_ulv_param *ulv = &amp;si_pi-&gt;ulv;</span>
<span class="lineNum">    5345 </span>            :         int ret = 0;
<span class="lineNum">    5346 </span>            : 
<span class="lineNum">    5347 </span><span class="lineNoCov">          0 :         if (ulv-&gt;supported &amp;&amp; ulv-&gt;pl.vddc) {</span>
<span class="lineNum">    5348 </span><span class="lineNoCov">          0 :                 u32 address = si_pi-&gt;state_table_start +</span>
<span class="lineNum">    5349 </span>            :                         offsetof(SISLANDS_SMC_STATETABLE, ULVState);
<span class="lineNum">    5350 </span><span class="lineNoCov">          0 :                 SISLANDS_SMC_SWSTATE *smc_state = &amp;si_pi-&gt;smc_statetable.ULVState;</span>
<span class="lineNum">    5351 </span>            :                 u32 state_size = sizeof(SISLANDS_SMC_SWSTATE);
<span class="lineNum">    5352 </span>            : 
<span class="lineNum">    5353 </span><span class="lineNoCov">          0 :                 memset(smc_state, 0, state_size);</span>
<span class="lineNum">    5354 </span>            : 
<span class="lineNum">    5355 </span><span class="lineNoCov">          0 :                 ret = si_populate_ulv_state(rdev, smc_state);</span>
<span class="lineNum">    5356 </span><span class="lineNoCov">          0 :                 if (!ret)</span>
<span class="lineNum">    5357 </span><span class="lineNoCov">          0 :                         ret = si_copy_bytes_to_smc(rdev, address, (u8 *)smc_state,</span>
<span class="lineNum">    5358 </span><span class="lineNoCov">          0 :                                                    state_size, si_pi-&gt;sram_end);</span>
<span class="lineNum">    5359 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    5360 </span>            : 
<span class="lineNum">    5361 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="5362"><span class="lineNum">    5362 </span>            : }</a>
<span class="lineNum">    5363 </span>            : 
<span class="lineNum">    5364 </span><span class="lineNoCov">          0 : static int si_upload_smc_data(struct radeon_device *rdev)</span>
<span class="lineNum">    5365 </span>            : {
<span class="lineNum">    5366 </span>            :         struct radeon_crtc *radeon_crtc = NULL;
<span class="lineNum">    5367 </span>            :         int i;
<span class="lineNum">    5368 </span>            : 
<span class="lineNum">    5369 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.new_active_crtc_count == 0)</span>
<span class="lineNum">    5370 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    5371 </span>            : 
<span class="lineNum">    5372 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;num_crtc; i++) {</span>
<span class="lineNum">    5373 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;pm.dpm.new_active_crtcs &amp; (1 &lt;&lt; i)) {</span>
<span class="lineNum">    5374 </span><span class="lineNoCov">          0 :                         radeon_crtc = rdev-&gt;mode_info.crtcs[i];</span>
<span class="lineNum">    5375 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5376 </span>            :                 }
<span class="lineNum">    5377 </span>            :         }
<span class="lineNum">    5378 </span>            : 
<span class="lineNum">    5379 </span><span class="lineNoCov">          0 :         if (radeon_crtc == NULL)</span>
<span class="lineNum">    5380 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    5381 </span>            : 
<span class="lineNum">    5382 </span><span class="lineNoCov">          0 :         if (radeon_crtc-&gt;line_time &lt;= 0)</span>
<span class="lineNum">    5383 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    5384 </span>            : 
<span class="lineNum">    5385 </span><span class="lineNoCov">          0 :         if (si_write_smc_soft_register(rdev,</span>
<span class="lineNum">    5386 </span>            :                                        SI_SMC_SOFT_REGISTER_crtc_index,
<span class="lineNum">    5387 </span><span class="lineNoCov">          0 :                                        radeon_crtc-&gt;crtc_id) != PPSMC_Result_OK)</span>
<span class="lineNum">    5388 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    5389 </span>            : 
<span class="lineNum">    5390 </span><span class="lineNoCov">          0 :         if (si_write_smc_soft_register(rdev,</span>
<span class="lineNum">    5391 </span>            :                                        SI_SMC_SOFT_REGISTER_mclk_change_block_cp_min,
<span class="lineNum">    5392 </span><span class="lineNoCov">          0 :                                        radeon_crtc-&gt;wm_high / radeon_crtc-&gt;line_time) != PPSMC_Result_OK)</span>
<span class="lineNum">    5393 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    5394 </span>            : 
<span class="lineNum">    5395 </span><span class="lineNoCov">          0 :         if (si_write_smc_soft_register(rdev,</span>
<span class="lineNum">    5396 </span>            :                                        SI_SMC_SOFT_REGISTER_mclk_change_block_cp_max,
<span class="lineNum">    5397 </span><span class="lineNoCov">          0 :                                        radeon_crtc-&gt;wm_low / radeon_crtc-&gt;line_time) != PPSMC_Result_OK)</span>
<span class="lineNum">    5398 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    5399 </span>            : 
<span class="lineNum">    5400 </span>            :         return 0;
<a name="5401"><span class="lineNum">    5401 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5402 </span>            : 
<span class="lineNum">    5403 </span><span class="lineNoCov">          0 : static int si_set_mc_special_registers(struct radeon_device *rdev,</span>
<span class="lineNum">    5404 </span>            :                                        struct si_mc_reg_table *table)
<span class="lineNum">    5405 </span>            : {
<span class="lineNum">    5406 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    5407 </span>            :         u8 i, j, k;
<span class="lineNum">    5408 </span>            :         u32 temp_reg;
<span class="lineNum">    5409 </span>            : 
<span class="lineNum">    5410 </span><span class="lineNoCov">          0 :         for (i = 0, j = table-&gt;last; i &lt; table-&gt;last; i++) {</span>
<span class="lineNum">    5411 </span><span class="lineNoCov">          0 :                 if (j &gt;= SMC_SISLANDS_MC_REGISTER_ARRAY_SIZE)</span>
<span class="lineNum">    5412 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    5413 </span><span class="lineNoCov">          0 :                 switch (table-&gt;mc_reg_address[i].s1 &lt;&lt; 2) {</span>
<span class="lineNum">    5414 </span>            :                 case MC_SEQ_MISC1:
<span class="lineNum">    5415 </span><span class="lineNoCov">          0 :                         temp_reg = RREG32(MC_PMG_CMD_EMRS);</span>
<span class="lineNum">    5416 </span><span class="lineNoCov">          0 :                         table-&gt;mc_reg_address[j].s1 = MC_PMG_CMD_EMRS &gt;&gt; 2;</span>
<span class="lineNum">    5417 </span><span class="lineNoCov">          0 :                         table-&gt;mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_EMRS_LP &gt;&gt; 2;</span>
<span class="lineNum">    5418 </span><span class="lineNoCov">          0 :                         for (k = 0; k &lt; table-&gt;num_entries; k++)</span>
<span class="lineNum">    5419 </span><span class="lineNoCov">          0 :                                 table-&gt;mc_reg_table_entry[k].mc_data[j] =</span>
<span class="lineNum">    5420 </span><span class="lineNoCov">          0 :                                         ((temp_reg &amp; 0xffff0000)) |</span>
<span class="lineNum">    5421 </span><span class="lineNoCov">          0 :                                         ((table-&gt;mc_reg_table_entry[k].mc_data[i] &amp; 0xffff0000) &gt;&gt; 16);</span>
<span class="lineNum">    5422 </span><span class="lineNoCov">          0 :                         j++;</span>
<span class="lineNum">    5423 </span><span class="lineNoCov">          0 :                         if (j &gt;= SMC_SISLANDS_MC_REGISTER_ARRAY_SIZE)</span>
<span class="lineNum">    5424 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    5425 </span>            : 
<span class="lineNum">    5426 </span><span class="lineNoCov">          0 :                         temp_reg = RREG32(MC_PMG_CMD_MRS);</span>
<span class="lineNum">    5427 </span><span class="lineNoCov">          0 :                         table-&gt;mc_reg_address[j].s1 = MC_PMG_CMD_MRS &gt;&gt; 2;</span>
<span class="lineNum">    5428 </span><span class="lineNoCov">          0 :                         table-&gt;mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_MRS_LP &gt;&gt; 2;</span>
<span class="lineNum">    5429 </span><span class="lineNoCov">          0 :                         for (k = 0; k &lt; table-&gt;num_entries; k++) {</span>
<span class="lineNum">    5430 </span><span class="lineNoCov">          0 :                                 table-&gt;mc_reg_table_entry[k].mc_data[j] =</span>
<span class="lineNum">    5431 </span><span class="lineNoCov">          0 :                                         (temp_reg &amp; 0xffff0000) |</span>
<span class="lineNum">    5432 </span><span class="lineNoCov">          0 :                                         (table-&gt;mc_reg_table_entry[k].mc_data[i] &amp; 0x0000ffff);</span>
<span class="lineNum">    5433 </span><span class="lineNoCov">          0 :                                 if (!pi-&gt;mem_gddr5)</span>
<span class="lineNum">    5434 </span><span class="lineNoCov">          0 :                                         table-&gt;mc_reg_table_entry[k].mc_data[j] |= 0x100;</span>
<span class="lineNum">    5435 </span>            :                         }
<span class="lineNum">    5436 </span><span class="lineNoCov">          0 :                         j++;</span>
<span class="lineNum">    5437 </span><span class="lineNoCov">          0 :                         if (j &gt;= SMC_SISLANDS_MC_REGISTER_ARRAY_SIZE)</span>
<span class="lineNum">    5438 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    5439 </span>            : 
<span class="lineNum">    5440 </span><span class="lineNoCov">          0 :                         if (!pi-&gt;mem_gddr5) {</span>
<span class="lineNum">    5441 </span><span class="lineNoCov">          0 :                                 table-&gt;mc_reg_address[j].s1 = MC_PMG_AUTO_CMD &gt;&gt; 2;</span>
<span class="lineNum">    5442 </span><span class="lineNoCov">          0 :                                 table-&gt;mc_reg_address[j].s0 = MC_PMG_AUTO_CMD &gt;&gt; 2;</span>
<span class="lineNum">    5443 </span><span class="lineNoCov">          0 :                                 for (k = 0; k &lt; table-&gt;num_entries; k++)</span>
<span class="lineNum">    5444 </span><span class="lineNoCov">          0 :                                         table-&gt;mc_reg_table_entry[k].mc_data[j] =</span>
<span class="lineNum">    5445 </span><span class="lineNoCov">          0 :                                                 (table-&gt;mc_reg_table_entry[k].mc_data[i] &amp; 0xffff0000) &gt;&gt; 16;</span>
<span class="lineNum">    5446 </span><span class="lineNoCov">          0 :                                 j++;</span>
<span class="lineNum">    5447 </span><span class="lineNoCov">          0 :                                 if (j &gt;= SMC_SISLANDS_MC_REGISTER_ARRAY_SIZE)</span>
<span class="lineNum">    5448 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">    5449 </span>            :                         }
<span class="lineNum">    5450 </span>            :                         break;
<span class="lineNum">    5451 </span>            :                 case MC_SEQ_RESERVE_M:
<span class="lineNum">    5452 </span><span class="lineNoCov">          0 :                         temp_reg = RREG32(MC_PMG_CMD_MRS1);</span>
<span class="lineNum">    5453 </span><span class="lineNoCov">          0 :                         table-&gt;mc_reg_address[j].s1 = MC_PMG_CMD_MRS1 &gt;&gt; 2;</span>
<span class="lineNum">    5454 </span><span class="lineNoCov">          0 :                         table-&gt;mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_MRS1_LP &gt;&gt; 2;</span>
<span class="lineNum">    5455 </span><span class="lineNoCov">          0 :                         for(k = 0; k &lt; table-&gt;num_entries; k++)</span>
<span class="lineNum">    5456 </span><span class="lineNoCov">          0 :                                 table-&gt;mc_reg_table_entry[k].mc_data[j] =</span>
<span class="lineNum">    5457 </span><span class="lineNoCov">          0 :                                         (temp_reg &amp; 0xffff0000) |</span>
<span class="lineNum">    5458 </span><span class="lineNoCov">          0 :                                         (table-&gt;mc_reg_table_entry[k].mc_data[i] &amp; 0x0000ffff);</span>
<span class="lineNum">    5459 </span><span class="lineNoCov">          0 :                         j++;</span>
<span class="lineNum">    5460 </span><span class="lineNoCov">          0 :                         if (j &gt;= SMC_SISLANDS_MC_REGISTER_ARRAY_SIZE)</span>
<span class="lineNum">    5461 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    5462 </span>            :                         break;
<span class="lineNum">    5463 </span>            :                 default:
<span class="lineNum">    5464 </span>            :                         break;
<span class="lineNum">    5465 </span>            :                 }
<span class="lineNum">    5466 </span>            :         }
<span class="lineNum">    5467 </span>            : 
<span class="lineNum">    5468 </span><span class="lineNoCov">          0 :         table-&gt;last = j;</span>
<span class="lineNum">    5469 </span>            : 
<span class="lineNum">    5470 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="5471"><span class="lineNum">    5471 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5472 </span>            : 
<span class="lineNum">    5473 </span><span class="lineNoCov">          0 : static bool si_check_s0_mc_reg_index(u16 in_reg, u16 *out_reg)</span>
<span class="lineNum">    5474 </span>            : {
<span class="lineNum">    5475 </span>            :         bool result = true;
<span class="lineNum">    5476 </span>            : 
<span class="lineNum">    5477 </span><span class="lineNoCov">          0 :         switch (in_reg) {</span>
<span class="lineNum">    5478 </span>            :         case  MC_SEQ_RAS_TIMING &gt;&gt; 2:
<span class="lineNum">    5479 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_RAS_TIMING_LP &gt;&gt; 2;</span>
<span class="lineNum">    5480 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    5481 </span>            :         case MC_SEQ_CAS_TIMING &gt;&gt; 2:
<span class="lineNum">    5482 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_CAS_TIMING_LP &gt;&gt; 2;</span>
<span class="lineNum">    5483 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    5484 </span>            :         case MC_SEQ_MISC_TIMING &gt;&gt; 2:
<span class="lineNum">    5485 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_MISC_TIMING_LP &gt;&gt; 2;</span>
<span class="lineNum">    5486 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    5487 </span>            :         case MC_SEQ_MISC_TIMING2 &gt;&gt; 2:
<span class="lineNum">    5488 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_MISC_TIMING2_LP &gt;&gt; 2;</span>
<span class="lineNum">    5489 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    5490 </span>            :         case MC_SEQ_RD_CTL_D0 &gt;&gt; 2:
<span class="lineNum">    5491 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_RD_CTL_D0_LP &gt;&gt; 2;</span>
<span class="lineNum">    5492 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    5493 </span>            :         case MC_SEQ_RD_CTL_D1 &gt;&gt; 2:
<span class="lineNum">    5494 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_RD_CTL_D1_LP &gt;&gt; 2;</span>
<span class="lineNum">    5495 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    5496 </span>            :         case MC_SEQ_WR_CTL_D0 &gt;&gt; 2:
<span class="lineNum">    5497 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_WR_CTL_D0_LP &gt;&gt; 2;</span>
<span class="lineNum">    5498 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    5499 </span>            :         case MC_SEQ_WR_CTL_D1 &gt;&gt; 2:
<span class="lineNum">    5500 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_WR_CTL_D1_LP &gt;&gt; 2;</span>
<span class="lineNum">    5501 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    5502 </span>            :         case MC_PMG_CMD_EMRS &gt;&gt; 2:
<span class="lineNum">    5503 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_PMG_CMD_EMRS_LP &gt;&gt; 2;</span>
<span class="lineNum">    5504 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    5505 </span>            :         case MC_PMG_CMD_MRS &gt;&gt; 2:
<span class="lineNum">    5506 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_PMG_CMD_MRS_LP &gt;&gt; 2;</span>
<span class="lineNum">    5507 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    5508 </span>            :         case MC_PMG_CMD_MRS1 &gt;&gt; 2:
<span class="lineNum">    5509 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_PMG_CMD_MRS1_LP &gt;&gt; 2;</span>
<span class="lineNum">    5510 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    5511 </span>            :         case MC_SEQ_PMG_TIMING &gt;&gt; 2:
<span class="lineNum">    5512 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_PMG_TIMING_LP &gt;&gt; 2;</span>
<span class="lineNum">    5513 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    5514 </span>            :         case MC_PMG_CMD_MRS2 &gt;&gt; 2:
<span class="lineNum">    5515 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_PMG_CMD_MRS2_LP &gt;&gt; 2;</span>
<span class="lineNum">    5516 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    5517 </span>            :         case MC_SEQ_WR_CTL_2 &gt;&gt; 2:
<span class="lineNum">    5518 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_WR_CTL_2_LP &gt;&gt; 2;</span>
<span class="lineNum">    5519 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    5520 </span>            :         default:
<span class="lineNum">    5521 </span>            :                 result = false;
<span class="lineNum">    5522 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    5523 </span>            :         }
<span class="lineNum">    5524 </span>            : 
<span class="lineNum">    5525 </span><span class="lineNoCov">          0 :         return result;</span>
<a name="5526"><span class="lineNum">    5526 </span>            : }</a>
<span class="lineNum">    5527 </span>            : 
<span class="lineNum">    5528 </span><span class="lineNoCov">          0 : static void si_set_valid_flag(struct si_mc_reg_table *table)</span>
<span class="lineNum">    5529 </span>            : {
<span class="lineNum">    5530 </span>            :         u8 i, j;
<span class="lineNum">    5531 </span>            : 
<span class="lineNum">    5532 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; table-&gt;last; i++) {</span>
<span class="lineNum">    5533 </span><span class="lineNoCov">          0 :                 for (j = 1; j &lt; table-&gt;num_entries; j++) {</span>
<span class="lineNum">    5534 </span><span class="lineNoCov">          0 :                         if (table-&gt;mc_reg_table_entry[j-1].mc_data[i] != table-&gt;mc_reg_table_entry[j].mc_data[i]) {</span>
<span class="lineNum">    5535 </span><span class="lineNoCov">          0 :                                 table-&gt;valid_flag |= 1 &lt;&lt; i;</span>
<span class="lineNum">    5536 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5537 </span>            :                         }
<span class="lineNum">    5538 </span>            :                 }
<span class="lineNum">    5539 </span>            :         }
<a name="5540"><span class="lineNum">    5540 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5541 </span>            : 
<span class="lineNum">    5542 </span><span class="lineNoCov">          0 : static void si_set_s0_mc_reg_index(struct si_mc_reg_table *table)</span>
<span class="lineNum">    5543 </span>            : {
<span class="lineNum">    5544 </span>            :         u32 i;
<span class="lineNum">    5545 </span><span class="lineNoCov">          0 :         u16 address;</span>
<span class="lineNum">    5546 </span>            : 
<span class="lineNum">    5547 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; table-&gt;last; i++)</span>
<span class="lineNum">    5548 </span><span class="lineNoCov">          0 :                 table-&gt;mc_reg_address[i].s0 = si_check_s0_mc_reg_index(table-&gt;mc_reg_address[i].s1, &amp;address) ?</span>
<span class="lineNum">    5549 </span><span class="lineNoCov">          0 :                         address : table-&gt;mc_reg_address[i].s1;</span>
<span class="lineNum">    5550 </span>            : 
<a name="5551"><span class="lineNum">    5551 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5552 </span>            : 
<span class="lineNum">    5553 </span><span class="lineNoCov">          0 : static int si_copy_vbios_mc_reg_table(struct atom_mc_reg_table *table,</span>
<span class="lineNum">    5554 </span>            :                                       struct si_mc_reg_table *si_table)
<span class="lineNum">    5555 </span>            : {
<span class="lineNum">    5556 </span>            :         u8 i, j;
<span class="lineNum">    5557 </span>            : 
<span class="lineNum">    5558 </span><span class="lineNoCov">          0 :         if (table-&gt;last &gt; SMC_SISLANDS_MC_REGISTER_ARRAY_SIZE)</span>
<span class="lineNum">    5559 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    5560 </span><span class="lineNoCov">          0 :         if (table-&gt;num_entries &gt; MAX_AC_TIMING_ENTRIES)</span>
<span class="lineNum">    5561 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    5562 </span>            : 
<span class="lineNum">    5563 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; table-&gt;last; i++)</span>
<span class="lineNum">    5564 </span><span class="lineNoCov">          0 :                 si_table-&gt;mc_reg_address[i].s1 = table-&gt;mc_reg_address[i].s1;</span>
<span class="lineNum">    5565 </span><span class="lineNoCov">          0 :         si_table-&gt;last = table-&gt;last;</span>
<span class="lineNum">    5566 </span>            : 
<span class="lineNum">    5567 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; table-&gt;num_entries; i++) {</span>
<span class="lineNum">    5568 </span><span class="lineNoCov">          0 :                 si_table-&gt;mc_reg_table_entry[i].mclk_max =</span>
<span class="lineNum">    5569 </span><span class="lineNoCov">          0 :                         table-&gt;mc_reg_table_entry[i].mclk_max;</span>
<span class="lineNum">    5570 </span><span class="lineNoCov">          0 :                 for (j = 0; j &lt; table-&gt;last; j++) {</span>
<span class="lineNum">    5571 </span><span class="lineNoCov">          0 :                         si_table-&gt;mc_reg_table_entry[i].mc_data[j] =</span>
<span class="lineNum">    5572 </span><span class="lineNoCov">          0 :                                 table-&gt;mc_reg_table_entry[i].mc_data[j];</span>
<span class="lineNum">    5573 </span>            :                 }
<span class="lineNum">    5574 </span>            :         }
<span class="lineNum">    5575 </span><span class="lineNoCov">          0 :         si_table-&gt;num_entries = table-&gt;num_entries;</span>
<span class="lineNum">    5576 </span>            : 
<span class="lineNum">    5577 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="5578"><span class="lineNum">    5578 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5579 </span>            : 
<span class="lineNum">    5580 </span><span class="lineNoCov">          0 : static int si_initialize_mc_reg_table(struct radeon_device *rdev)</span>
<span class="lineNum">    5581 </span>            : {
<span class="lineNum">    5582 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    5583 </span>            :         struct atom_mc_reg_table *table;
<span class="lineNum">    5584 </span><span class="lineNoCov">          0 :         struct si_mc_reg_table *si_table = &amp;si_pi-&gt;mc_reg_table;</span>
<span class="lineNum">    5585 </span><span class="lineNoCov">          0 :         u8 module_index = rv770_get_memory_module_index(rdev);</span>
<span class="lineNum">    5586 </span>            :         int ret;
<span class="lineNum">    5587 </span>            : 
<span class="lineNum">    5588 </span><span class="lineNoCov">          0 :         table = kzalloc(sizeof(struct atom_mc_reg_table), GFP_KERNEL);</span>
<span class="lineNum">    5589 </span><span class="lineNoCov">          0 :         if (!table)</span>
<span class="lineNum">    5590 </span><span class="lineNoCov">          0 :                 return -ENOMEM;</span>
<span class="lineNum">    5591 </span>            : 
<span class="lineNum">    5592 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_RAS_TIMING_LP, RREG32(MC_SEQ_RAS_TIMING));</span>
<span class="lineNum">    5593 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_CAS_TIMING_LP, RREG32(MC_SEQ_CAS_TIMING));</span>
<span class="lineNum">    5594 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_MISC_TIMING_LP, RREG32(MC_SEQ_MISC_TIMING));</span>
<span class="lineNum">    5595 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_MISC_TIMING2_LP, RREG32(MC_SEQ_MISC_TIMING2));</span>
<span class="lineNum">    5596 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_PMG_CMD_EMRS_LP, RREG32(MC_PMG_CMD_EMRS));</span>
<span class="lineNum">    5597 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_PMG_CMD_MRS_LP, RREG32(MC_PMG_CMD_MRS));</span>
<span class="lineNum">    5598 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_PMG_CMD_MRS1_LP, RREG32(MC_PMG_CMD_MRS1));</span>
<span class="lineNum">    5599 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_WR_CTL_D0_LP, RREG32(MC_SEQ_WR_CTL_D0));</span>
<span class="lineNum">    5600 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_WR_CTL_D1_LP, RREG32(MC_SEQ_WR_CTL_D1));</span>
<span class="lineNum">    5601 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_RD_CTL_D0_LP, RREG32(MC_SEQ_RD_CTL_D0));</span>
<span class="lineNum">    5602 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_RD_CTL_D1_LP, RREG32(MC_SEQ_RD_CTL_D1));</span>
<span class="lineNum">    5603 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_PMG_TIMING_LP, RREG32(MC_SEQ_PMG_TIMING));</span>
<span class="lineNum">    5604 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_PMG_CMD_MRS2_LP, RREG32(MC_PMG_CMD_MRS2));</span>
<span class="lineNum">    5605 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_WR_CTL_2_LP, RREG32(MC_SEQ_WR_CTL_2));</span>
<span class="lineNum">    5606 </span>            : 
<span class="lineNum">    5607 </span><span class="lineNoCov">          0 :         ret = radeon_atom_init_mc_reg_table(rdev, module_index, table);</span>
<span class="lineNum">    5608 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    5609 </span>            :                 goto init_mc_done;
<span class="lineNum">    5610 </span>            : 
<span class="lineNum">    5611 </span><span class="lineNoCov">          0 :         ret = si_copy_vbios_mc_reg_table(table, si_table);</span>
<span class="lineNum">    5612 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    5613 </span>            :                 goto init_mc_done;
<span class="lineNum">    5614 </span>            : 
<span class="lineNum">    5615 </span><span class="lineNoCov">          0 :         si_set_s0_mc_reg_index(si_table);</span>
<span class="lineNum">    5616 </span>            : 
<span class="lineNum">    5617 </span><span class="lineNoCov">          0 :         ret = si_set_mc_special_registers(rdev, si_table);</span>
<span class="lineNum">    5618 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    5619 </span>            :                 goto init_mc_done;
<span class="lineNum">    5620 </span>            : 
<span class="lineNum">    5621 </span><span class="lineNoCov">          0 :         si_set_valid_flag(si_table);</span>
<span class="lineNum">    5622 </span>            : 
<span class="lineNum">    5623 </span>            : init_mc_done:
<span class="lineNum">    5624 </span><span class="lineNoCov">          0 :         kfree(table);</span>
<span class="lineNum">    5625 </span>            : 
<span class="lineNum">    5626 </span><span class="lineNoCov">          0 :         return ret;</span>
<span class="lineNum">    5627 </span>            : 
<a name="5628"><span class="lineNum">    5628 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5629 </span>            : 
<span class="lineNum">    5630 </span><span class="lineNoCov">          0 : static void si_populate_mc_reg_addresses(struct radeon_device *rdev,</span>
<span class="lineNum">    5631 </span>            :                                          SMC_SIslands_MCRegisters *mc_reg_table)
<span class="lineNum">    5632 </span>            : {
<span class="lineNum">    5633 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    5634 </span>            :         u32 i, j;
<span class="lineNum">    5635 </span>            : 
<span class="lineNum">    5636 </span><span class="lineNoCov">          0 :         for (i = 0, j = 0; j &lt; si_pi-&gt;mc_reg_table.last; j++) {</span>
<span class="lineNum">    5637 </span><span class="lineNoCov">          0 :                 if (si_pi-&gt;mc_reg_table.valid_flag &amp; (1 &lt;&lt; j)) {</span>
<span class="lineNum">    5638 </span><span class="lineNoCov">          0 :                         if (i &gt;= SMC_SISLANDS_MC_REGISTER_ARRAY_SIZE)</span>
<span class="lineNum">    5639 </span>            :                                 break;
<span class="lineNum">    5640 </span><span class="lineNoCov">          0 :                         mc_reg_table-&gt;address[i].s0 =</span>
<span class="lineNum">    5641 </span><span class="lineNoCov">          0 :                                 cpu_to_be16(si_pi-&gt;mc_reg_table.mc_reg_address[j].s0);</span>
<span class="lineNum">    5642 </span><span class="lineNoCov">          0 :                         mc_reg_table-&gt;address[i].s1 =</span>
<span class="lineNum">    5643 </span><span class="lineNoCov">          0 :                                 cpu_to_be16(si_pi-&gt;mc_reg_table.mc_reg_address[j].s1);</span>
<span class="lineNum">    5644 </span><span class="lineNoCov">          0 :                         i++;</span>
<span class="lineNum">    5645 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    5646 </span>            :         }
<span class="lineNum">    5647 </span><span class="lineNoCov">          0 :         mc_reg_table-&gt;last = (u8)i;</span>
<a name="5648"><span class="lineNum">    5648 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5649 </span>            : 
<span class="lineNum">    5650 </span><span class="lineNoCov">          0 : static void si_convert_mc_registers(const struct si_mc_reg_entry *entry,</span>
<span class="lineNum">    5651 </span>            :                                     SMC_SIslands_MCRegisterSet *data,
<span class="lineNum">    5652 </span>            :                                     u32 num_entries, u32 valid_flag)
<span class="lineNum">    5653 </span>            : {
<span class="lineNum">    5654 </span>            :         u32 i, j;
<span class="lineNum">    5655 </span>            : 
<span class="lineNum">    5656 </span><span class="lineNoCov">          0 :         for(i = 0, j = 0; j &lt; num_entries; j++) {</span>
<span class="lineNum">    5657 </span><span class="lineNoCov">          0 :                 if (valid_flag &amp; (1 &lt;&lt; j)) {</span>
<span class="lineNum">    5658 </span><span class="lineNoCov">          0 :                         data-&gt;value[i] = cpu_to_be32(entry-&gt;mc_data[j]);</span>
<span class="lineNum">    5659 </span><span class="lineNoCov">          0 :                         i++;</span>
<span class="lineNum">    5660 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    5661 </span>            :         }
<a name="5662"><span class="lineNum">    5662 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5663 </span>            : 
<span class="lineNum">    5664 </span><span class="lineNoCov">          0 : static void si_convert_mc_reg_table_entry_to_smc(struct radeon_device *rdev,</span>
<span class="lineNum">    5665 </span>            :                                                  struct rv7xx_pl *pl,
<span class="lineNum">    5666 </span>            :                                                  SMC_SIslands_MCRegisterSet *mc_reg_table_data)
<span class="lineNum">    5667 </span>            : {
<span class="lineNum">    5668 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    5669 </span>            :         u32 i = 0;
<span class="lineNum">    5670 </span>            : 
<span class="lineNum">    5671 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; si_pi-&gt;mc_reg_table.num_entries; i++) {</span>
<span class="lineNum">    5672 </span><span class="lineNoCov">          0 :                 if (pl-&gt;mclk &lt;= si_pi-&gt;mc_reg_table.mc_reg_table_entry[i].mclk_max)</span>
<span class="lineNum">    5673 </span>            :                         break;
<span class="lineNum">    5674 </span>            :         }
<span class="lineNum">    5675 </span>            : 
<span class="lineNum">    5676 </span><span class="lineNoCov">          0 :         if ((i == si_pi-&gt;mc_reg_table.num_entries) &amp;&amp; (i &gt; 0))</span>
<span class="lineNum">    5677 </span><span class="lineNoCov">          0 :                 --i;</span>
<span class="lineNum">    5678 </span>            : 
<span class="lineNum">    5679 </span><span class="lineNoCov">          0 :         si_convert_mc_registers(&amp;si_pi-&gt;mc_reg_table.mc_reg_table_entry[i],</span>
<span class="lineNum">    5680 </span><span class="lineNoCov">          0 :                                 mc_reg_table_data, si_pi-&gt;mc_reg_table.last,</span>
<span class="lineNum">    5681 </span><span class="lineNoCov">          0 :                                 si_pi-&gt;mc_reg_table.valid_flag);</span>
<a name="5682"><span class="lineNum">    5682 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5683 </span>            : 
<span class="lineNum">    5684 </span><span class="lineNoCov">          0 : static void si_convert_mc_reg_table_to_smc(struct radeon_device *rdev,</span>
<span class="lineNum">    5685 </span>            :                                            struct radeon_ps *radeon_state,
<span class="lineNum">    5686 </span>            :                                            SMC_SIslands_MCRegisters *mc_reg_table)
<span class="lineNum">    5687 </span>            : {
<span class="lineNum">    5688 </span><span class="lineNoCov">          0 :         struct ni_ps *state = ni_get_ps(radeon_state);</span>
<span class="lineNum">    5689 </span>            :         int i;
<span class="lineNum">    5690 </span>            : 
<span class="lineNum">    5691 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; state-&gt;performance_level_count; i++) {</span>
<span class="lineNum">    5692 </span><span class="lineNoCov">          0 :                 si_convert_mc_reg_table_entry_to_smc(rdev,</span>
<span class="lineNum">    5693 </span><span class="lineNoCov">          0 :                                                      &amp;state-&gt;performance_levels[i],</span>
<span class="lineNum">    5694 </span><span class="lineNoCov">          0 :                                                      &amp;mc_reg_table-&gt;data[SISLANDS_MCREGISTERTABLE_FIRST_DRIVERSTATE_SLOT + i]);</span>
<span class="lineNum">    5695 </span>            :         }
<a name="5696"><span class="lineNum">    5696 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5697 </span>            : 
<span class="lineNum">    5698 </span><span class="lineNoCov">          0 : static int si_populate_mc_reg_table(struct radeon_device *rdev,</span>
<span class="lineNum">    5699 </span>            :                                     struct radeon_ps *radeon_boot_state)
<span class="lineNum">    5700 </span>            : {
<span class="lineNum">    5701 </span><span class="lineNoCov">          0 :         struct ni_ps *boot_state = ni_get_ps(radeon_boot_state);</span>
<span class="lineNum">    5702 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    5703 </span><span class="lineNoCov">          0 :         struct si_ulv_param *ulv = &amp;si_pi-&gt;ulv;</span>
<span class="lineNum">    5704 </span><span class="lineNoCov">          0 :         SMC_SIslands_MCRegisters *smc_mc_reg_table = &amp;si_pi-&gt;smc_mc_reg_table;</span>
<span class="lineNum">    5705 </span>            : 
<span class="lineNum">    5706 </span><span class="lineNoCov">          0 :         memset(smc_mc_reg_table, 0, sizeof(SMC_SIslands_MCRegisters));</span>
<span class="lineNum">    5707 </span>            : 
<span class="lineNum">    5708 </span><span class="lineNoCov">          0 :         si_write_smc_soft_register(rdev, SI_SMC_SOFT_REGISTER_seq_index, 1);</span>
<span class="lineNum">    5709 </span>            : 
<span class="lineNum">    5710 </span><span class="lineNoCov">          0 :         si_populate_mc_reg_addresses(rdev, smc_mc_reg_table);</span>
<span class="lineNum">    5711 </span>            : 
<span class="lineNum">    5712 </span><span class="lineNoCov">          0 :         si_convert_mc_reg_table_entry_to_smc(rdev, &amp;boot_state-&gt;performance_levels[0],</span>
<span class="lineNum">    5713 </span><span class="lineNoCov">          0 :                                              &amp;smc_mc_reg_table-&gt;data[SISLANDS_MCREGISTERTABLE_INITIAL_SLOT]);</span>
<span class="lineNum">    5714 </span>            : 
<span class="lineNum">    5715 </span><span class="lineNoCov">          0 :         si_convert_mc_registers(&amp;si_pi-&gt;mc_reg_table.mc_reg_table_entry[0],</span>
<span class="lineNum">    5716 </span><span class="lineNoCov">          0 :                                 &amp;smc_mc_reg_table-&gt;data[SISLANDS_MCREGISTERTABLE_ACPI_SLOT],</span>
<span class="lineNum">    5717 </span><span class="lineNoCov">          0 :                                 si_pi-&gt;mc_reg_table.last,</span>
<span class="lineNum">    5718 </span><span class="lineNoCov">          0 :                                 si_pi-&gt;mc_reg_table.valid_flag);</span>
<span class="lineNum">    5719 </span>            : 
<span class="lineNum">    5720 </span><span class="lineNoCov">          0 :         if (ulv-&gt;supported &amp;&amp; ulv-&gt;pl.vddc != 0)</span>
<span class="lineNum">    5721 </span><span class="lineNoCov">          0 :                 si_convert_mc_reg_table_entry_to_smc(rdev, &amp;ulv-&gt;pl,</span>
<span class="lineNum">    5722 </span><span class="lineNoCov">          0 :                                                      &amp;smc_mc_reg_table-&gt;data[SISLANDS_MCREGISTERTABLE_ULV_SLOT]);</span>
<span class="lineNum">    5723 </span>            :         else
<span class="lineNum">    5724 </span><span class="lineNoCov">          0 :                 si_convert_mc_registers(&amp;si_pi-&gt;mc_reg_table.mc_reg_table_entry[0],</span>
<span class="lineNum">    5725 </span><span class="lineNoCov">          0 :                                         &amp;smc_mc_reg_table-&gt;data[SISLANDS_MCREGISTERTABLE_ULV_SLOT],</span>
<span class="lineNum">    5726 </span><span class="lineNoCov">          0 :                                         si_pi-&gt;mc_reg_table.last,</span>
<span class="lineNum">    5727 </span><span class="lineNoCov">          0 :                                         si_pi-&gt;mc_reg_table.valid_flag);</span>
<span class="lineNum">    5728 </span>            : 
<span class="lineNum">    5729 </span><span class="lineNoCov">          0 :         si_convert_mc_reg_table_to_smc(rdev, radeon_boot_state, smc_mc_reg_table);</span>
<span class="lineNum">    5730 </span>            : 
<span class="lineNum">    5731 </span><span class="lineNoCov">          0 :         return si_copy_bytes_to_smc(rdev, si_pi-&gt;mc_reg_table_start,</span>
<span class="lineNum">    5732 </span>            :                                     (u8 *)smc_mc_reg_table,
<span class="lineNum">    5733 </span><span class="lineNoCov">          0 :                                     sizeof(SMC_SIslands_MCRegisters), si_pi-&gt;sram_end);</span>
<a name="5734"><span class="lineNum">    5734 </span>            : }</a>
<span class="lineNum">    5735 </span>            : 
<span class="lineNum">    5736 </span><span class="lineNoCov">          0 : static int si_upload_mc_reg_table(struct radeon_device *rdev,</span>
<span class="lineNum">    5737 </span>            :                                   struct radeon_ps *radeon_new_state)
<span class="lineNum">    5738 </span>            : {
<span class="lineNum">    5739 </span><span class="lineNoCov">          0 :         struct ni_ps *new_state = ni_get_ps(radeon_new_state);</span>
<span class="lineNum">    5740 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    5741 </span><span class="lineNoCov">          0 :         u32 address = si_pi-&gt;mc_reg_table_start +</span>
<span class="lineNum">    5742 </span>            :                 offsetof(SMC_SIslands_MCRegisters,
<span class="lineNum">    5743 </span>            :                          data[SISLANDS_MCREGISTERTABLE_FIRST_DRIVERSTATE_SLOT]);
<span class="lineNum">    5744 </span><span class="lineNoCov">          0 :         SMC_SIslands_MCRegisters *smc_mc_reg_table = &amp;si_pi-&gt;smc_mc_reg_table;</span>
<span class="lineNum">    5745 </span>            : 
<span class="lineNum">    5746 </span><span class="lineNoCov">          0 :         memset(smc_mc_reg_table, 0, sizeof(SMC_SIslands_MCRegisters));</span>
<span class="lineNum">    5747 </span>            : 
<span class="lineNum">    5748 </span><span class="lineNoCov">          0 :         si_convert_mc_reg_table_to_smc(rdev, radeon_new_state, smc_mc_reg_table);</span>
<span class="lineNum">    5749 </span>            : 
<span class="lineNum">    5750 </span>            : 
<span class="lineNum">    5751 </span><span class="lineNoCov">          0 :         return si_copy_bytes_to_smc(rdev, address,</span>
<span class="lineNum">    5752 </span><span class="lineNoCov">          0 :                                     (u8 *)&amp;smc_mc_reg_table-&gt;data[SISLANDS_MCREGISTERTABLE_FIRST_DRIVERSTATE_SLOT],</span>
<span class="lineNum">    5753 </span><span class="lineNoCov">          0 :                                     sizeof(SMC_SIslands_MCRegisterSet) * new_state-&gt;performance_level_count,</span>
<span class="lineNum">    5754 </span><span class="lineNoCov">          0 :                                     si_pi-&gt;sram_end);</span>
<span class="lineNum">    5755 </span>            : 
<a name="5756"><span class="lineNum">    5756 </span>            : }</a>
<span class="lineNum">    5757 </span>            : 
<span class="lineNum">    5758 </span><span class="lineNoCov">          0 : static void si_enable_voltage_control(struct radeon_device *rdev, bool enable)</span>
<span class="lineNum">    5759 </span>            : {
<span class="lineNum">    5760 </span><span class="lineNoCov">          0 :         if (enable)</span>
<span class="lineNum">    5761 </span><span class="lineNoCov">          0 :                 WREG32_P(GENERAL_PWRMGT, VOLT_PWRMGT_EN, ~VOLT_PWRMGT_EN);</span>
<span class="lineNum">    5762 </span>            :         else
<span class="lineNum">    5763 </span><span class="lineNoCov">          0 :                 WREG32_P(GENERAL_PWRMGT, 0, ~VOLT_PWRMGT_EN);</span>
<a name="5764"><span class="lineNum">    5764 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5765 </span>            : 
<span class="lineNum">    5766 </span><span class="lineNoCov">          0 : static enum radeon_pcie_gen si_get_maximum_link_speed(struct radeon_device *rdev,</span>
<span class="lineNum">    5767 </span>            :                                                       struct radeon_ps *radeon_state)
<span class="lineNum">    5768 </span>            : {
<span class="lineNum">    5769 </span><span class="lineNoCov">          0 :         struct ni_ps *state = ni_get_ps(radeon_state);</span>
<span class="lineNum">    5770 </span>            :         int i;
<span class="lineNum">    5771 </span>            :         u16 pcie_speed, max_speed = 0;
<span class="lineNum">    5772 </span>            : 
<span class="lineNum">    5773 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; state-&gt;performance_level_count; i++) {</span>
<span class="lineNum">    5774 </span><span class="lineNoCov">          0 :                 pcie_speed = state-&gt;performance_levels[i].pcie_gen;</span>
<span class="lineNum">    5775 </span><span class="lineNoCov">          0 :                 if (max_speed &lt; pcie_speed)</span>
<span class="lineNum">    5776 </span><span class="lineNoCov">          0 :                         max_speed = pcie_speed;</span>
<span class="lineNum">    5777 </span>            :         }
<span class="lineNum">    5778 </span><span class="lineNoCov">          0 :         return max_speed;</span>
<a name="5779"><span class="lineNum">    5779 </span>            : }</a>
<span class="lineNum">    5780 </span>            : 
<span class="lineNum">    5781 </span><span class="lineNoCov">          0 : static u16 si_get_current_pcie_speed(struct radeon_device *rdev)</span>
<span class="lineNum">    5782 </span>            : {
<span class="lineNum">    5783 </span>            :         u32 speed_cntl;
<span class="lineNum">    5784 </span>            : 
<span class="lineNum">    5785 </span><span class="lineNoCov">          0 :         speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL) &amp; LC_CURRENT_DATA_RATE_MASK;</span>
<span class="lineNum">    5786 </span><span class="lineNoCov">          0 :         speed_cntl &gt;&gt;= LC_CURRENT_DATA_RATE_SHIFT;</span>
<span class="lineNum">    5787 </span>            : 
<span class="lineNum">    5788 </span><span class="lineNoCov">          0 :         return (u16)speed_cntl;</span>
<a name="5789"><span class="lineNum">    5789 </span>            : }</a>
<span class="lineNum">    5790 </span>            : 
<span class="lineNum">    5791 </span><span class="lineNoCov">          0 : static void si_request_link_speed_change_before_state_change(struct radeon_device *rdev,</span>
<span class="lineNum">    5792 </span>            :                                                              struct radeon_ps *radeon_new_state,
<span class="lineNum">    5793 </span>            :                                                              struct radeon_ps *radeon_current_state)
<span class="lineNum">    5794 </span>            : {
<span class="lineNum">    5795 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    5796 </span><span class="lineNoCov">          0 :         enum radeon_pcie_gen target_link_speed = si_get_maximum_link_speed(rdev, radeon_new_state);</span>
<span class="lineNum">    5797 </span>            :         enum radeon_pcie_gen current_link_speed;
<span class="lineNum">    5798 </span>            : 
<span class="lineNum">    5799 </span><span class="lineNoCov">          0 :         if (si_pi-&gt;force_pcie_gen == RADEON_PCIE_GEN_INVALID)</span>
<span class="lineNum">    5800 </span><span class="lineNoCov">          0 :                 current_link_speed = si_get_maximum_link_speed(rdev, radeon_current_state);</span>
<span class="lineNum">    5801 </span>            :         else
<span class="lineNum">    5802 </span>            :                 current_link_speed = si_pi-&gt;force_pcie_gen;
<span class="lineNum">    5803 </span>            : 
<span class="lineNum">    5804 </span><span class="lineNoCov">          0 :         si_pi-&gt;force_pcie_gen = RADEON_PCIE_GEN_INVALID;</span>
<span class="lineNum">    5805 </span><span class="lineNoCov">          0 :         si_pi-&gt;pspp_notify_required = false;</span>
<span class="lineNum">    5806 </span><span class="lineNoCov">          0 :         if (target_link_speed &gt; current_link_speed) {</span>
<span class="lineNum">    5807 </span>            :                 switch (target_link_speed) {
<span class="lineNum">    5808 </span>            : #if defined(CONFIG_ACPI)
<span class="lineNum">    5809 </span>            :                 case RADEON_PCIE_GEN3:
<span class="lineNum">    5810 </span>            :                         if (radeon_acpi_pcie_performance_request(rdev, PCIE_PERF_REQ_PECI_GEN3, false) == 0)
<span class="lineNum">    5811 </span>            :                                 break;
<span class="lineNum">    5812 </span>            :                         si_pi-&gt;force_pcie_gen = RADEON_PCIE_GEN2;
<span class="lineNum">    5813 </span>            :                         if (current_link_speed == RADEON_PCIE_GEN2)
<span class="lineNum">    5814 </span>            :                                 break;
<span class="lineNum">    5815 </span>            :                 case RADEON_PCIE_GEN2:
<span class="lineNum">    5816 </span>            :                         if (radeon_acpi_pcie_performance_request(rdev, PCIE_PERF_REQ_PECI_GEN2, false) == 0)
<span class="lineNum">    5817 </span>            :                                 break;
<span class="lineNum">    5818 </span>            : #endif
<span class="lineNum">    5819 </span>            :                 default:
<span class="lineNum">    5820 </span><span class="lineNoCov">          0 :                         si_pi-&gt;force_pcie_gen = si_get_current_pcie_speed(rdev);</span>
<span class="lineNum">    5821 </span>            :                         break;
<span class="lineNum">    5822 </span>            :                 }
<span class="lineNum">    5823 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    5824 </span><span class="lineNoCov">          0 :                 if (target_link_speed &lt; current_link_speed)</span>
<span class="lineNum">    5825 </span><span class="lineNoCov">          0 :                         si_pi-&gt;pspp_notify_required = true;</span>
<span class="lineNum">    5826 </span>            :         }
<a name="5827"><span class="lineNum">    5827 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5828 </span>            : 
<span class="lineNum">    5829 </span><span class="lineNoCov">          0 : static void si_notify_link_speed_change_after_state_change(struct radeon_device *rdev,</span>
<span class="lineNum">    5830 </span>            :                                                            struct radeon_ps *radeon_new_state,
<span class="lineNum">    5831 </span>            :                                                            struct radeon_ps *radeon_current_state)
<span class="lineNum">    5832 </span>            : {
<span class="lineNum">    5833 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    5834 </span><span class="lineNoCov">          0 :         enum radeon_pcie_gen target_link_speed = si_get_maximum_link_speed(rdev, radeon_new_state);</span>
<span class="lineNum">    5835 </span>            :         u8 request;
<span class="lineNum">    5836 </span>            : 
<span class="lineNum">    5837 </span><span class="lineNoCov">          0 :         if (si_pi-&gt;pspp_notify_required) {</span>
<span class="lineNum">    5838 </span><span class="lineNoCov">          0 :                 if (target_link_speed == RADEON_PCIE_GEN3)</span>
<span class="lineNum">    5839 </span><span class="lineNoCov">          0 :                         request = PCIE_PERF_REQ_PECI_GEN3;</span>
<span class="lineNum">    5840 </span><span class="lineNoCov">          0 :                 else if (target_link_speed == RADEON_PCIE_GEN2)</span>
<span class="lineNum">    5841 </span><span class="lineNoCov">          0 :                         request = PCIE_PERF_REQ_PECI_GEN2;</span>
<span class="lineNum">    5842 </span>            :                 else
<span class="lineNum">    5843 </span>            :                         request = PCIE_PERF_REQ_PECI_GEN1;
<span class="lineNum">    5844 </span>            : 
<span class="lineNum">    5845 </span><span class="lineNoCov">          0 :                 if ((request == PCIE_PERF_REQ_PECI_GEN1) &amp;&amp;</span>
<span class="lineNum">    5846 </span><span class="lineNoCov">          0 :                     (si_get_current_pcie_speed(rdev) &gt; 0))</span>
<span class="lineNum">    5847 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">    5848 </span>            : 
<span class="lineNum">    5849 </span>            : #if defined(CONFIG_ACPI)
<span class="lineNum">    5850 </span>            :                 radeon_acpi_pcie_performance_request(rdev, request, false);
<span class="lineNum">    5851 </span>            : #endif
<span class="lineNum">    5852 </span>            :         }
<span class="lineNum">    5853 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    5854 </span>            : 
<span class="lineNum">    5855 </span>            : #if 0
<span class="lineNum">    5856 </span>            : static int si_ds_request(struct radeon_device *rdev,
<span class="lineNum">    5857 </span>            :                          bool ds_status_on, u32 count_write)
<span class="lineNum">    5858 </span>            : {
<span class="lineNum">    5859 </span>            :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);
<span class="lineNum">    5860 </span>            : 
<span class="lineNum">    5861 </span>            :         if (eg_pi-&gt;sclk_deep_sleep) {
<span class="lineNum">    5862 </span>            :                 if (ds_status_on)
<span class="lineNum">    5863 </span>            :                         return (si_send_msg_to_smc(rdev, PPSMC_MSG_CancelThrottleOVRDSCLKDS) ==
<span class="lineNum">    5864 </span>            :                                 PPSMC_Result_OK) ?
<span class="lineNum">    5865 </span>            :                                 0 : -EINVAL;
<span class="lineNum">    5866 </span>            :                 else
<span class="lineNum">    5867 </span>            :                         return (si_send_msg_to_smc(rdev, PPSMC_MSG_ThrottleOVRDSCLKDS) ==
<span class="lineNum">    5868 </span>            :                                 PPSMC_Result_OK) ? 0 : -EINVAL;
<span class="lineNum">    5869 </span>            :         }
<span class="lineNum">    5870 </span>            :         return 0;
<span class="lineNum">    5871 </span>            : }
<a name="5872"><span class="lineNum">    5872 </span>            : #endif</a>
<span class="lineNum">    5873 </span>            : 
<span class="lineNum">    5874 </span><span class="lineNoCov">          0 : static void si_set_max_cu_value(struct radeon_device *rdev)</span>
<span class="lineNum">    5875 </span>            : {
<span class="lineNum">    5876 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    5877 </span>            : 
<span class="lineNum">    5878 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family == CHIP_VERDE) {</span>
<span class="lineNum">    5879 </span><span class="lineNoCov">          0 :                 switch (rdev-&gt;pdev-&gt;device) {</span>
<span class="lineNum">    5880 </span>            :                 case 0x6820:
<span class="lineNum">    5881 </span>            :                 case 0x6825:
<span class="lineNum">    5882 </span>            :                 case 0x6821:
<span class="lineNum">    5883 </span>            :                 case 0x6823:
<span class="lineNum">    5884 </span>            :                 case 0x6827:
<span class="lineNum">    5885 </span><span class="lineNoCov">          0 :                         si_pi-&gt;max_cu = 10;</span>
<span class="lineNum">    5886 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5887 </span>            :                 case 0x682D:
<span class="lineNum">    5888 </span>            :                 case 0x6824:
<span class="lineNum">    5889 </span>            :                 case 0x682F:
<span class="lineNum">    5890 </span>            :                 case 0x6826:
<span class="lineNum">    5891 </span><span class="lineNoCov">          0 :                         si_pi-&gt;max_cu = 8;</span>
<span class="lineNum">    5892 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5893 </span>            :                 case 0x6828:
<span class="lineNum">    5894 </span>            :                 case 0x6830:
<span class="lineNum">    5895 </span>            :                 case 0x6831:
<span class="lineNum">    5896 </span>            :                 case 0x6838:
<span class="lineNum">    5897 </span>            :                 case 0x6839:
<span class="lineNum">    5898 </span>            :                 case 0x683D:
<span class="lineNum">    5899 </span><span class="lineNoCov">          0 :                         si_pi-&gt;max_cu = 10;</span>
<span class="lineNum">    5900 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5901 </span>            :                 case 0x683B:
<span class="lineNum">    5902 </span>            :                 case 0x683F:
<span class="lineNum">    5903 </span>            :                 case 0x6829:
<span class="lineNum">    5904 </span><span class="lineNoCov">          0 :                         si_pi-&gt;max_cu = 8;</span>
<span class="lineNum">    5905 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5906 </span>            :                 default:
<span class="lineNum">    5907 </span><span class="lineNoCov">          0 :                         si_pi-&gt;max_cu = 0;</span>
<span class="lineNum">    5908 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5909 </span>            :                 }
<span class="lineNum">    5910 </span>            :         } else {
<span class="lineNum">    5911 </span><span class="lineNoCov">          0 :                 si_pi-&gt;max_cu = 0;</span>
<span class="lineNum">    5912 </span>            :         }
<a name="5913"><span class="lineNum">    5913 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5914 </span>            : 
<span class="lineNum">    5915 </span><span class="lineNoCov">          0 : static int si_patch_single_dependency_table_based_on_leakage(struct radeon_device *rdev,</span>
<span class="lineNum">    5916 </span>            :                                                              struct radeon_clock_voltage_dependency_table *table)
<span class="lineNum">    5917 </span>            : {
<span class="lineNum">    5918 </span>            :         u32 i;
<span class="lineNum">    5919 </span>            :         int j;
<span class="lineNum">    5920 </span><span class="lineNoCov">          0 :         u16 leakage_voltage;</span>
<span class="lineNum">    5921 </span>            : 
<span class="lineNum">    5922 </span><span class="lineNoCov">          0 :         if (table) {</span>
<span class="lineNum">    5923 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; table-&gt;count; i++) {</span>
<span class="lineNum">    5924 </span><span class="lineNoCov">          0 :                         switch (si_get_leakage_voltage_from_leakage_index(rdev,</span>
<span class="lineNum">    5925 </span><span class="lineNoCov">          0 :                                                                           table-&gt;entries[i].v,</span>
<span class="lineNum">    5926 </span>            :                                                                           &amp;leakage_voltage)) {
<span class="lineNum">    5927 </span>            :                         case 0:
<span class="lineNum">    5928 </span><span class="lineNoCov">          0 :                                 table-&gt;entries[i].v = leakage_voltage;</span>
<span class="lineNum">    5929 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5930 </span>            :                         case -EAGAIN:
<span class="lineNum">    5931 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    5932 </span>            :                         case -EINVAL:
<span class="lineNum">    5933 </span>            :                         default:
<span class="lineNum">    5934 </span>            :                                 break;
<span class="lineNum">    5935 </span>            :                         }
<span class="lineNum">    5936 </span>            :                 }
<span class="lineNum">    5937 </span>            : 
<span class="lineNum">    5938 </span><span class="lineNoCov">          0 :                 for (j = (table-&gt;count - 2); j &gt;= 0; j--) {</span>
<span class="lineNum">    5939 </span><span class="lineNoCov">          0 :                         table-&gt;entries[j].v = (table-&gt;entries[j].v &lt;= table-&gt;entries[j + 1].v) ?</span>
<span class="lineNum">    5940 </span>            :                                 table-&gt;entries[j].v : table-&gt;entries[j + 1].v;
<span class="lineNum">    5941 </span>            :                 }
<span class="lineNum">    5942 </span>            :         }
<span class="lineNum">    5943 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="5944"><span class="lineNum">    5944 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5945 </span>            : 
<span class="lineNum">    5946 </span><span class="lineNoCov">          0 : static int si_patch_dependency_tables_based_on_leakage(struct radeon_device *rdev)</span>
<span class="lineNum">    5947 </span>            : {
<span class="lineNum">    5948 </span>            :         int ret = 0;
<span class="lineNum">    5949 </span>            : 
<span class="lineNum">    5950 </span><span class="lineNoCov">          0 :         ret = si_patch_single_dependency_table_based_on_leakage(rdev,</span>
<span class="lineNum">    5951 </span><span class="lineNoCov">          0 :                                                                 &amp;rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_sclk);</span>
<span class="lineNum">    5952 </span><span class="lineNoCov">          0 :         ret = si_patch_single_dependency_table_based_on_leakage(rdev,</span>
<span class="lineNum">    5953 </span><span class="lineNoCov">          0 :                                                                 &amp;rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_mclk);</span>
<span class="lineNum">    5954 </span><span class="lineNoCov">          0 :         ret = si_patch_single_dependency_table_based_on_leakage(rdev,</span>
<span class="lineNum">    5955 </span><span class="lineNoCov">          0 :                                                                 &amp;rdev-&gt;pm.dpm.dyn_state.vddci_dependency_on_mclk);</span>
<span class="lineNum">    5956 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="5957"><span class="lineNum">    5957 </span>            : }</a>
<span class="lineNum">    5958 </span>            : 
<span class="lineNum">    5959 </span><span class="lineNoCov">          0 : static void si_set_pcie_lane_width_in_smc(struct radeon_device *rdev,</span>
<span class="lineNum">    5960 </span>            :                                           struct radeon_ps *radeon_new_state,
<span class="lineNum">    5961 </span>            :                                           struct radeon_ps *radeon_current_state)
<span class="lineNum">    5962 </span>            : {
<span class="lineNum">    5963 </span>            :         u32 lane_width;
<span class="lineNum">    5964 </span>            :         u32 new_lane_width =
<span class="lineNum">    5965 </span><span class="lineNoCov">          0 :                 ((radeon_new_state-&gt;caps &amp; ATOM_PPLIB_PCIE_LINK_WIDTH_MASK) &gt;&gt; ATOM_PPLIB_PCIE_LINK_WIDTH_SHIFT) + 1;</span>
<span class="lineNum">    5966 </span>            :         u32 current_lane_width =
<span class="lineNum">    5967 </span><span class="lineNoCov">          0 :                 ((radeon_current_state-&gt;caps &amp; ATOM_PPLIB_PCIE_LINK_WIDTH_MASK) &gt;&gt; ATOM_PPLIB_PCIE_LINK_WIDTH_SHIFT) + 1;</span>
<span class="lineNum">    5968 </span>            : 
<span class="lineNum">    5969 </span><span class="lineNoCov">          0 :         if (new_lane_width != current_lane_width) {</span>
<span class="lineNum">    5970 </span><span class="lineNoCov">          0 :                 radeon_set_pcie_lanes(rdev, new_lane_width);</span>
<span class="lineNum">    5971 </span><span class="lineNoCov">          0 :                 lane_width = radeon_get_pcie_lanes(rdev);</span>
<span class="lineNum">    5972 </span><span class="lineNoCov">          0 :                 si_write_smc_soft_register(rdev, SI_SMC_SOFT_REGISTER_non_ulv_pcie_link_width, lane_width);</span>
<span class="lineNum">    5973 </span><span class="lineNoCov">          0 :         }</span>
<a name="5974"><span class="lineNum">    5974 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5975 </span>            : 
<span class="lineNum">    5976 </span><span class="lineNoCov">          0 : static void si_set_vce_clock(struct radeon_device *rdev,</span>
<span class="lineNum">    5977 </span>            :                              struct radeon_ps *new_rps,
<span class="lineNum">    5978 </span>            :                              struct radeon_ps *old_rps)
<span class="lineNum">    5979 </span>            : {
<span class="lineNum">    5980 </span><span class="lineNoCov">          0 :         if ((old_rps-&gt;evclk != new_rps-&gt;evclk) ||</span>
<span class="lineNum">    5981 </span><span class="lineNoCov">          0 :             (old_rps-&gt;ecclk != new_rps-&gt;ecclk)) {</span>
<span class="lineNum">    5982 </span>            :                 /* turn the clocks on when encoding, off otherwise */
<span class="lineNum">    5983 </span><span class="lineNoCov">          0 :                 if (new_rps-&gt;evclk || new_rps-&gt;ecclk)</span>
<span class="lineNum">    5984 </span><span class="lineNoCov">          0 :                         vce_v1_0_enable_mgcg(rdev, false);</span>
<span class="lineNum">    5985 </span>            :                 else
<span class="lineNum">    5986 </span><span class="lineNoCov">          0 :                         vce_v1_0_enable_mgcg(rdev, true);</span>
<span class="lineNum">    5987 </span><span class="lineNoCov">          0 :                 radeon_set_vce_clocks(rdev, new_rps-&gt;evclk, new_rps-&gt;ecclk);</span>
<span class="lineNum">    5988 </span><span class="lineNoCov">          0 :         }</span>
<a name="5989"><span class="lineNum">    5989 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5990 </span>            : 
<span class="lineNum">    5991 </span><span class="lineNoCov">          0 : void si_dpm_setup_asic(struct radeon_device *rdev)</span>
<span class="lineNum">    5992 </span>            : {
<span class="lineNum">    5993 </span>            :         int r;
<span class="lineNum">    5994 </span>            : 
<span class="lineNum">    5995 </span><span class="lineNoCov">          0 :         r = si_mc_load_microcode(rdev);</span>
<span class="lineNum">    5996 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    5997 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Failed to load MC firmware!\n&quot;);</span>
<span class="lineNum">    5998 </span><span class="lineNoCov">          0 :         rv770_get_memory_type(rdev);</span>
<span class="lineNum">    5999 </span><span class="lineNoCov">          0 :         si_read_clock_registers(rdev);</span>
<span class="lineNum">    6000 </span><span class="lineNoCov">          0 :         si_enable_acpi_power_management(rdev);</span>
<a name="6001"><span class="lineNum">    6001 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6002 </span>            : 
<span class="lineNum">    6003 </span><span class="lineNoCov">          0 : static int si_thermal_enable_alert(struct radeon_device *rdev,</span>
<span class="lineNum">    6004 </span>            :                                    bool enable)
<span class="lineNum">    6005 </span>            : {
<span class="lineNum">    6006 </span><span class="lineNoCov">          0 :         u32 thermal_int = RREG32(CG_THERMAL_INT);</span>
<span class="lineNum">    6007 </span>            : 
<span class="lineNum">    6008 </span><span class="lineNoCov">          0 :         if (enable) {</span>
<span class="lineNum">    6009 </span>            :                 PPSMC_Result result;
<span class="lineNum">    6010 </span>            : 
<span class="lineNum">    6011 </span><span class="lineNoCov">          0 :                 thermal_int &amp;= ~(THERM_INT_MASK_HIGH | THERM_INT_MASK_LOW);</span>
<span class="lineNum">    6012 </span><span class="lineNoCov">          0 :                 WREG32(CG_THERMAL_INT, thermal_int);</span>
<span class="lineNum">    6013 </span><span class="lineNoCov">          0 :                 rdev-&gt;irq.dpm_thermal = false;</span>
<span class="lineNum">    6014 </span><span class="lineNoCov">          0 :                 result = si_send_msg_to_smc(rdev, PPSMC_MSG_EnableThermalInterrupt);</span>
<span class="lineNum">    6015 </span><span class="lineNoCov">          0 :                 if (result != PPSMC_Result_OK) {</span>
<span class="lineNum">    6016 </span>            :                         DRM_DEBUG_KMS(&quot;Could not enable thermal interrupts.\n&quot;);
<span class="lineNum">    6017 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    6018 </span>            :                 }
<span class="lineNum">    6019 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    6020 </span><span class="lineNoCov">          0 :                 thermal_int |= THERM_INT_MASK_HIGH | THERM_INT_MASK_LOW;</span>
<span class="lineNum">    6021 </span><span class="lineNoCov">          0 :                 WREG32(CG_THERMAL_INT, thermal_int);</span>
<span class="lineNum">    6022 </span><span class="lineNoCov">          0 :                 rdev-&gt;irq.dpm_thermal = true;</span>
<span class="lineNum">    6023 </span>            :         }
<span class="lineNum">    6024 </span>            : 
<span class="lineNum">    6025 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="6026"><span class="lineNum">    6026 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6027 </span>            : 
<span class="lineNum">    6028 </span><span class="lineNoCov">          0 : static int si_thermal_set_temperature_range(struct radeon_device *rdev,</span>
<span class="lineNum">    6029 </span>            :                                             int min_temp, int max_temp)
<span class="lineNum">    6030 </span>            : {
<span class="lineNum">    6031 </span>            :         int low_temp = 0 * 1000;
<span class="lineNum">    6032 </span>            :         int high_temp = 255 * 1000;
<span class="lineNum">    6033 </span>            : 
<span class="lineNum">    6034 </span><span class="lineNoCov">          0 :         if (low_temp &lt; min_temp)</span>
<span class="lineNum">    6035 </span><span class="lineNoCov">          0 :                 low_temp = min_temp;</span>
<span class="lineNum">    6036 </span><span class="lineNoCov">          0 :         if (high_temp &gt; max_temp)</span>
<span class="lineNum">    6037 </span><span class="lineNoCov">          0 :                 high_temp = max_temp;</span>
<span class="lineNum">    6038 </span><span class="lineNoCov">          0 :         if (high_temp &lt; low_temp) {</span>
<span class="lineNum">    6039 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;invalid thermal range: %d - %d\n&quot;, low_temp, high_temp);</span>
<span class="lineNum">    6040 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    6041 </span>            :         }
<span class="lineNum">    6042 </span>            : 
<span class="lineNum">    6043 </span><span class="lineNoCov">          0 :         WREG32_P(CG_THERMAL_INT, DIG_THERM_INTH(high_temp / 1000), ~DIG_THERM_INTH_MASK);</span>
<span class="lineNum">    6044 </span><span class="lineNoCov">          0 :         WREG32_P(CG_THERMAL_INT, DIG_THERM_INTL(low_temp / 1000), ~DIG_THERM_INTL_MASK);</span>
<span class="lineNum">    6045 </span><span class="lineNoCov">          0 :         WREG32_P(CG_THERMAL_CTRL, DIG_THERM_DPM(high_temp / 1000), ~DIG_THERM_DPM_MASK);</span>
<span class="lineNum">    6046 </span>            : 
<span class="lineNum">    6047 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.thermal.min_temp = low_temp;</span>
<span class="lineNum">    6048 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.thermal.max_temp = high_temp;</span>
<span class="lineNum">    6049 </span>            : 
<span class="lineNum">    6050 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="6051"><span class="lineNum">    6051 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6052 </span>            : 
<span class="lineNum">    6053 </span><span class="lineNoCov">          0 : static void si_fan_ctrl_set_static_mode(struct radeon_device *rdev, u32 mode)</span>
<span class="lineNum">    6054 </span>            : {
<span class="lineNum">    6055 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    6056 </span>            :         u32 tmp;
<span class="lineNum">    6057 </span>            : 
<span class="lineNum">    6058 </span><span class="lineNoCov">          0 :         if (si_pi-&gt;fan_ctrl_is_in_default_mode) {</span>
<span class="lineNum">    6059 </span><span class="lineNoCov">          0 :                 tmp = (RREG32(CG_FDO_CTRL2) &amp; FDO_PWM_MODE_MASK) &gt;&gt; FDO_PWM_MODE_SHIFT;</span>
<span class="lineNum">    6060 </span><span class="lineNoCov">          0 :                 si_pi-&gt;fan_ctrl_default_mode = tmp;</span>
<span class="lineNum">    6061 </span><span class="lineNoCov">          0 :                 tmp = (RREG32(CG_FDO_CTRL2) &amp; TMIN_MASK) &gt;&gt; TMIN_SHIFT;</span>
<span class="lineNum">    6062 </span><span class="lineNoCov">          0 :                 si_pi-&gt;t_min = tmp;</span>
<span class="lineNum">    6063 </span><span class="lineNoCov">          0 :                 si_pi-&gt;fan_ctrl_is_in_default_mode = false;</span>
<span class="lineNum">    6064 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    6065 </span>            : 
<span class="lineNum">    6066 </span><span class="lineNoCov">          0 :         tmp = RREG32(CG_FDO_CTRL2) &amp; ~TMIN_MASK;</span>
<span class="lineNum">    6067 </span>            :         tmp |= TMIN(0);
<span class="lineNum">    6068 </span><span class="lineNoCov">          0 :         WREG32(CG_FDO_CTRL2, tmp);</span>
<span class="lineNum">    6069 </span>            : 
<span class="lineNum">    6070 </span><span class="lineNoCov">          0 :         tmp = RREG32(CG_FDO_CTRL2) &amp; ~FDO_PWM_MODE_MASK;</span>
<span class="lineNum">    6071 </span><span class="lineNoCov">          0 :         tmp |= FDO_PWM_MODE(mode);</span>
<span class="lineNum">    6072 </span><span class="lineNoCov">          0 :         WREG32(CG_FDO_CTRL2, tmp);</span>
<a name="6073"><span class="lineNum">    6073 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6074 </span>            : 
<span class="lineNum">    6075 </span><span class="lineNoCov">          0 : static int si_thermal_setup_fan_table(struct radeon_device *rdev)</span>
<span class="lineNum">    6076 </span>            : {
<span class="lineNum">    6077 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    6078 </span><span class="lineNoCov">          0 :         PP_SIslands_FanTable fan_table = { FDO_MODE_HARDWARE };</span>
<span class="lineNum">    6079 </span>            :         u32 duty100;
<span class="lineNum">    6080 </span>            :         u32 t_diff1, t_diff2, pwm_diff1, pwm_diff2;
<span class="lineNum">    6081 </span>            :         u16 fdo_min, slope1, slope2;
<span class="lineNum">    6082 </span>            :         u32 reference_clock, tmp;
<span class="lineNum">    6083 </span>            :         int ret;
<span class="lineNum">    6084 </span>            :         u64 tmp64;
<span class="lineNum">    6085 </span>            : 
<span class="lineNum">    6086 </span><span class="lineNoCov">          0 :         if (!si_pi-&gt;fan_table_start) {</span>
<span class="lineNum">    6087 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.fan.ucode_fan_control = false;</span>
<span class="lineNum">    6088 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    6089 </span>            :         }
<span class="lineNum">    6090 </span>            : 
<span class="lineNum">    6091 </span><span class="lineNoCov">          0 :         duty100 = (RREG32(CG_FDO_CTRL1) &amp; FMAX_DUTY100_MASK) &gt;&gt; FMAX_DUTY100_SHIFT;</span>
<span class="lineNum">    6092 </span>            : 
<span class="lineNum">    6093 </span><span class="lineNoCov">          0 :         if (duty100 == 0) {</span>
<span class="lineNum">    6094 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.fan.ucode_fan_control = false;</span>
<span class="lineNum">    6095 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    6096 </span>            :         }
<span class="lineNum">    6097 </span>            : 
<span class="lineNum">    6098 </span><span class="lineNoCov">          0 :         tmp64 = (u64)rdev-&gt;pm.dpm.fan.pwm_min * duty100;</span>
<span class="lineNum">    6099 </span><span class="lineNoCov">          0 :         do_div(tmp64, 10000);</span>
<span class="lineNum">    6100 </span><span class="lineNoCov">          0 :         fdo_min = (u16)tmp64;</span>
<span class="lineNum">    6101 </span>            : 
<span class="lineNum">    6102 </span><span class="lineNoCov">          0 :         t_diff1 = rdev-&gt;pm.dpm.fan.t_med - rdev-&gt;pm.dpm.fan.t_min;</span>
<span class="lineNum">    6103 </span><span class="lineNoCov">          0 :         t_diff2 = rdev-&gt;pm.dpm.fan.t_high - rdev-&gt;pm.dpm.fan.t_med;</span>
<span class="lineNum">    6104 </span>            : 
<span class="lineNum">    6105 </span><span class="lineNoCov">          0 :         pwm_diff1 = rdev-&gt;pm.dpm.fan.pwm_med - rdev-&gt;pm.dpm.fan.pwm_min;</span>
<span class="lineNum">    6106 </span><span class="lineNoCov">          0 :         pwm_diff2 = rdev-&gt;pm.dpm.fan.pwm_high - rdev-&gt;pm.dpm.fan.pwm_med;</span>
<span class="lineNum">    6107 </span>            : 
<span class="lineNum">    6108 </span><span class="lineNoCov">          0 :         slope1 = (u16)((50 + ((16 * duty100 * pwm_diff1) / t_diff1)) / 100);</span>
<span class="lineNum">    6109 </span><span class="lineNoCov">          0 :         slope2 = (u16)((50 + ((16 * duty100 * pwm_diff2) / t_diff2)) / 100);</span>
<span class="lineNum">    6110 </span>            : 
<span class="lineNum">    6111 </span><span class="lineNoCov">          0 :         fan_table.temp_min = cpu_to_be16((50 + rdev-&gt;pm.dpm.fan.t_min) / 100);</span>
<span class="lineNum">    6112 </span><span class="lineNoCov">          0 :         fan_table.temp_med = cpu_to_be16((50 + rdev-&gt;pm.dpm.fan.t_med) / 100);</span>
<span class="lineNum">    6113 </span><span class="lineNoCov">          0 :         fan_table.temp_max = cpu_to_be16((50 + rdev-&gt;pm.dpm.fan.t_max) / 100);</span>
<span class="lineNum">    6114 </span>            : 
<span class="lineNum">    6115 </span><span class="lineNoCov">          0 :         fan_table.slope1 = cpu_to_be16(slope1);</span>
<span class="lineNum">    6116 </span><span class="lineNoCov">          0 :         fan_table.slope2 = cpu_to_be16(slope2);</span>
<span class="lineNum">    6117 </span>            : 
<span class="lineNum">    6118 </span><span class="lineNoCov">          0 :         fan_table.fdo_min = cpu_to_be16(fdo_min);</span>
<span class="lineNum">    6119 </span>            : 
<span class="lineNum">    6120 </span><span class="lineNoCov">          0 :         fan_table.hys_down = cpu_to_be16(rdev-&gt;pm.dpm.fan.t_hyst);</span>
<span class="lineNum">    6121 </span>            : 
<span class="lineNum">    6122 </span><span class="lineNoCov">          0 :         fan_table.hys_up = cpu_to_be16(1);</span>
<span class="lineNum">    6123 </span>            : 
<span class="lineNum">    6124 </span><span class="lineNoCov">          0 :         fan_table.hys_slope = cpu_to_be16(1);</span>
<span class="lineNum">    6125 </span>            : 
<span class="lineNum">    6126 </span><span class="lineNoCov">          0 :         fan_table.temp_resp_lim = cpu_to_be16(5);</span>
<span class="lineNum">    6127 </span>            : 
<span class="lineNum">    6128 </span><span class="lineNoCov">          0 :         reference_clock = radeon_get_xclk(rdev);</span>
<span class="lineNum">    6129 </span>            : 
<span class="lineNum">    6130 </span><span class="lineNoCov">          0 :         fan_table.refresh_period = cpu_to_be32((rdev-&gt;pm.dpm.fan.cycle_delay *</span>
<span class="lineNum">    6131 </span>            :                                                 reference_clock) / 1600);
<span class="lineNum">    6132 </span>            : 
<span class="lineNum">    6133 </span><span class="lineNoCov">          0 :         fan_table.fdo_max = cpu_to_be16((u16)duty100);</span>
<span class="lineNum">    6134 </span>            : 
<span class="lineNum">    6135 </span><span class="lineNoCov">          0 :         tmp = (RREG32(CG_MULT_THERMAL_CTRL) &amp; TEMP_SEL_MASK) &gt;&gt; TEMP_SEL_SHIFT;</span>
<span class="lineNum">    6136 </span><span class="lineNoCov">          0 :         fan_table.temp_src = (uint8_t)tmp;</span>
<span class="lineNum">    6137 </span>            : 
<span class="lineNum">    6138 </span><span class="lineNoCov">          0 :         ret = si_copy_bytes_to_smc(rdev,</span>
<span class="lineNum">    6139 </span><span class="lineNoCov">          0 :                                    si_pi-&gt;fan_table_start,</span>
<span class="lineNum">    6140 </span>            :                                    (u8 *)(&amp;fan_table),
<span class="lineNum">    6141 </span>            :                                    sizeof(fan_table),
<span class="lineNum">    6142 </span><span class="lineNoCov">          0 :                                    si_pi-&gt;sram_end);</span>
<span class="lineNum">    6143 </span>            : 
<span class="lineNum">    6144 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    6145 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Failed to load fan table to the SMC.&quot;);</span>
<span class="lineNum">    6146 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.fan.ucode_fan_control = false;</span>
<span class="lineNum">    6147 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    6148 </span>            : 
<span class="lineNum">    6149 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="6150"><span class="lineNum">    6150 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6151 </span>            : 
<span class="lineNum">    6152 </span><span class="lineNoCov">          0 : static int si_fan_ctrl_start_smc_fan_control(struct radeon_device *rdev)</span>
<span class="lineNum">    6153 </span>            : {
<span class="lineNum">    6154 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    6155 </span>            :         PPSMC_Result ret;
<span class="lineNum">    6156 </span>            : 
<span class="lineNum">    6157 </span><span class="lineNoCov">          0 :         ret = si_send_msg_to_smc(rdev, PPSMC_StartFanControl);</span>
<span class="lineNum">    6158 </span><span class="lineNoCov">          0 :         if (ret == PPSMC_Result_OK) {</span>
<span class="lineNum">    6159 </span><span class="lineNoCov">          0 :                 si_pi-&gt;fan_is_controlled_by_smc = true;</span>
<span class="lineNum">    6160 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    6161 </span>            :         } else {
<span class="lineNum">    6162 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    6163 </span>            :         }
<a name="6164"><span class="lineNum">    6164 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6165 </span>            : 
<span class="lineNum">    6166 </span><span class="lineNoCov">          0 : static int si_fan_ctrl_stop_smc_fan_control(struct radeon_device *rdev)</span>
<span class="lineNum">    6167 </span>            : {
<span class="lineNum">    6168 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    6169 </span>            :         PPSMC_Result ret;
<span class="lineNum">    6170 </span>            : 
<span class="lineNum">    6171 </span><span class="lineNoCov">          0 :         ret = si_send_msg_to_smc(rdev, PPSMC_StopFanControl);</span>
<span class="lineNum">    6172 </span>            : 
<span class="lineNum">    6173 </span><span class="lineNoCov">          0 :         if (ret == PPSMC_Result_OK) {</span>
<span class="lineNum">    6174 </span><span class="lineNoCov">          0 :                 si_pi-&gt;fan_is_controlled_by_smc = false;</span>
<span class="lineNum">    6175 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    6176 </span>            :         } else {
<span class="lineNum">    6177 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    6178 </span>            :         }
<a name="6179"><span class="lineNum">    6179 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6180 </span>            : 
<span class="lineNum">    6181 </span><span class="lineNoCov">          0 : int si_fan_ctrl_get_fan_speed_percent(struct radeon_device *rdev,</span>
<span class="lineNum">    6182 </span>            :                                       u32 *speed)
<span class="lineNum">    6183 </span>            : {
<span class="lineNum">    6184 </span>            :         u32 duty, duty100;
<span class="lineNum">    6185 </span>            :         u64 tmp64;
<span class="lineNum">    6186 </span>            : 
<span class="lineNum">    6187 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.no_fan)</span>
<span class="lineNum">    6188 </span><span class="lineNoCov">          0 :                 return -ENOENT;</span>
<span class="lineNum">    6189 </span>            : 
<span class="lineNum">    6190 </span><span class="lineNoCov">          0 :         duty100 = (RREG32(CG_FDO_CTRL1) &amp; FMAX_DUTY100_MASK) &gt;&gt; FMAX_DUTY100_SHIFT;</span>
<span class="lineNum">    6191 </span><span class="lineNoCov">          0 :         duty = (RREG32(CG_THERMAL_STATUS) &amp; FDO_PWM_DUTY_MASK) &gt;&gt; FDO_PWM_DUTY_SHIFT;</span>
<span class="lineNum">    6192 </span>            : 
<span class="lineNum">    6193 </span><span class="lineNoCov">          0 :         if (duty100 == 0)</span>
<span class="lineNum">    6194 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    6195 </span>            : 
<span class="lineNum">    6196 </span><span class="lineNoCov">          0 :         tmp64 = (u64)duty * 100;</span>
<span class="lineNum">    6197 </span><span class="lineNoCov">          0 :         do_div(tmp64, duty100);</span>
<span class="lineNum">    6198 </span><span class="lineNoCov">          0 :         *speed = (u32)tmp64;</span>
<span class="lineNum">    6199 </span>            : 
<span class="lineNum">    6200 </span><span class="lineNoCov">          0 :         if (*speed &gt; 100)</span>
<span class="lineNum">    6201 </span><span class="lineNoCov">          0 :                 *speed = 100;</span>
<span class="lineNum">    6202 </span>            : 
<span class="lineNum">    6203 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="6204"><span class="lineNum">    6204 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6205 </span>            : 
<span class="lineNum">    6206 </span><span class="lineNoCov">          0 : int si_fan_ctrl_set_fan_speed_percent(struct radeon_device *rdev,</span>
<span class="lineNum">    6207 </span>            :                                       u32 speed)
<span class="lineNum">    6208 </span>            : {
<span class="lineNum">    6209 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    6210 </span>            :         u32 tmp;
<span class="lineNum">    6211 </span>            :         u32 duty, duty100;
<span class="lineNum">    6212 </span>            :         u64 tmp64;
<span class="lineNum">    6213 </span>            : 
<span class="lineNum">    6214 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.no_fan)</span>
<span class="lineNum">    6215 </span><span class="lineNoCov">          0 :                 return -ENOENT;</span>
<span class="lineNum">    6216 </span>            : 
<span class="lineNum">    6217 </span><span class="lineNoCov">          0 :         if (si_pi-&gt;fan_is_controlled_by_smc)</span>
<span class="lineNum">    6218 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    6219 </span>            : 
<span class="lineNum">    6220 </span><span class="lineNoCov">          0 :         if (speed &gt; 100)</span>
<span class="lineNum">    6221 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    6222 </span>            : 
<span class="lineNum">    6223 </span><span class="lineNoCov">          0 :         duty100 = (RREG32(CG_FDO_CTRL1) &amp; FMAX_DUTY100_MASK) &gt;&gt; FMAX_DUTY100_SHIFT;</span>
<span class="lineNum">    6224 </span>            : 
<span class="lineNum">    6225 </span><span class="lineNoCov">          0 :         if (duty100 == 0)</span>
<span class="lineNum">    6226 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    6227 </span>            : 
<span class="lineNum">    6228 </span><span class="lineNoCov">          0 :         tmp64 = (u64)speed * duty100;</span>
<span class="lineNum">    6229 </span><span class="lineNoCov">          0 :         do_div(tmp64, 100);</span>
<span class="lineNum">    6230 </span><span class="lineNoCov">          0 :         duty = (u32)tmp64;</span>
<span class="lineNum">    6231 </span>            : 
<span class="lineNum">    6232 </span><span class="lineNoCov">          0 :         tmp = RREG32(CG_FDO_CTRL0) &amp; ~FDO_STATIC_DUTY_MASK;</span>
<span class="lineNum">    6233 </span><span class="lineNoCov">          0 :         tmp |= FDO_STATIC_DUTY(duty);</span>
<span class="lineNum">    6234 </span><span class="lineNoCov">          0 :         WREG32(CG_FDO_CTRL0, tmp);</span>
<span class="lineNum">    6235 </span>            : 
<span class="lineNum">    6236 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="6237"><span class="lineNum">    6237 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6238 </span>            : 
<span class="lineNum">    6239 </span><span class="lineNoCov">          0 : void si_fan_ctrl_set_mode(struct radeon_device *rdev, u32 mode)</span>
<span class="lineNum">    6240 </span>            : {
<span class="lineNum">    6241 </span><span class="lineNoCov">          0 :         if (mode) {</span>
<span class="lineNum">    6242 </span>            :                 /* stop auto-manage */
<span class="lineNum">    6243 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;pm.dpm.fan.ucode_fan_control)</span>
<span class="lineNum">    6244 </span><span class="lineNoCov">          0 :                         si_fan_ctrl_stop_smc_fan_control(rdev);</span>
<span class="lineNum">    6245 </span><span class="lineNoCov">          0 :                 si_fan_ctrl_set_static_mode(rdev, mode);</span>
<span class="lineNum">    6246 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    6247 </span>            :                 /* restart auto-manage */
<span class="lineNum">    6248 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;pm.dpm.fan.ucode_fan_control)</span>
<span class="lineNum">    6249 </span><span class="lineNoCov">          0 :                         si_thermal_start_smc_fan_control(rdev);</span>
<span class="lineNum">    6250 </span>            :                 else
<span class="lineNum">    6251 </span><span class="lineNoCov">          0 :                         si_fan_ctrl_set_default_mode(rdev);</span>
<span class="lineNum">    6252 </span>            :         }
<a name="6253"><span class="lineNum">    6253 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6254 </span>            : 
<span class="lineNum">    6255 </span><span class="lineNoCov">          0 : u32 si_fan_ctrl_get_mode(struct radeon_device *rdev)</span>
<span class="lineNum">    6256 </span>            : {
<span class="lineNum">    6257 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    6258 </span>            :         u32 tmp;
<span class="lineNum">    6259 </span>            : 
<span class="lineNum">    6260 </span><span class="lineNoCov">          0 :         if (si_pi-&gt;fan_is_controlled_by_smc)</span>
<span class="lineNum">    6261 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    6262 </span>            : 
<span class="lineNum">    6263 </span><span class="lineNoCov">          0 :         tmp = RREG32(CG_FDO_CTRL2) &amp; FDO_PWM_MODE_MASK;</span>
<span class="lineNum">    6264 </span><span class="lineNoCov">          0 :         return (tmp &gt;&gt; FDO_PWM_MODE_SHIFT);</span>
<span class="lineNum">    6265 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    6266 </span>            : 
<span class="lineNum">    6267 </span>            : #if 0
<span class="lineNum">    6268 </span>            : static int si_fan_ctrl_get_fan_speed_rpm(struct radeon_device *rdev,
<span class="lineNum">    6269 </span>            :                                          u32 *speed)
<span class="lineNum">    6270 </span>            : {
<span class="lineNum">    6271 </span>            :         u32 tach_period;
<span class="lineNum">    6272 </span>            :         u32 xclk = radeon_get_xclk(rdev);
<span class="lineNum">    6273 </span>            : 
<span class="lineNum">    6274 </span>            :         if (rdev-&gt;pm.no_fan)
<span class="lineNum">    6275 </span>            :                 return -ENOENT;
<span class="lineNum">    6276 </span>            : 
<span class="lineNum">    6277 </span>            :         if (rdev-&gt;pm.fan_pulses_per_revolution == 0)
<span class="lineNum">    6278 </span>            :                 return -ENOENT;
<span class="lineNum">    6279 </span>            : 
<span class="lineNum">    6280 </span>            :         tach_period = (RREG32(CG_TACH_STATUS) &amp; TACH_PERIOD_MASK) &gt;&gt; TACH_PERIOD_SHIFT;
<span class="lineNum">    6281 </span>            :         if (tach_period == 0)
<span class="lineNum">    6282 </span>            :                 return -ENOENT;
<span class="lineNum">    6283 </span>            : 
<span class="lineNum">    6284 </span>            :         *speed = 60 * xclk * 10000 / tach_period;
<span class="lineNum">    6285 </span>            : 
<span class="lineNum">    6286 </span>            :         return 0;
<span class="lineNum">    6287 </span>            : }
<span class="lineNum">    6288 </span>            : 
<span class="lineNum">    6289 </span>            : static int si_fan_ctrl_set_fan_speed_rpm(struct radeon_device *rdev,
<span class="lineNum">    6290 </span>            :                                          u32 speed)
<span class="lineNum">    6291 </span>            : {
<span class="lineNum">    6292 </span>            :         u32 tach_period, tmp;
<span class="lineNum">    6293 </span>            :         u32 xclk = radeon_get_xclk(rdev);
<span class="lineNum">    6294 </span>            : 
<span class="lineNum">    6295 </span>            :         if (rdev-&gt;pm.no_fan)
<span class="lineNum">    6296 </span>            :                 return -ENOENT;
<span class="lineNum">    6297 </span>            : 
<span class="lineNum">    6298 </span>            :         if (rdev-&gt;pm.fan_pulses_per_revolution == 0)
<span class="lineNum">    6299 </span>            :                 return -ENOENT;
<span class="lineNum">    6300 </span>            : 
<span class="lineNum">    6301 </span>            :         if ((speed &lt; rdev-&gt;pm.fan_min_rpm) ||
<span class="lineNum">    6302 </span>            :             (speed &gt; rdev-&gt;pm.fan_max_rpm))
<span class="lineNum">    6303 </span>            :                 return -EINVAL;
<span class="lineNum">    6304 </span>            : 
<span class="lineNum">    6305 </span>            :         if (rdev-&gt;pm.dpm.fan.ucode_fan_control)
<span class="lineNum">    6306 </span>            :                 si_fan_ctrl_stop_smc_fan_control(rdev);
<span class="lineNum">    6307 </span>            : 
<span class="lineNum">    6308 </span>            :         tach_period = 60 * xclk * 10000 / (8 * speed);
<span class="lineNum">    6309 </span>            :         tmp = RREG32(CG_TACH_CTRL) &amp; ~TARGET_PERIOD_MASK;
<span class="lineNum">    6310 </span>            :         tmp |= TARGET_PERIOD(tach_period);
<span class="lineNum">    6311 </span>            :         WREG32(CG_TACH_CTRL, tmp);
<span class="lineNum">    6312 </span>            : 
<span class="lineNum">    6313 </span>            :         si_fan_ctrl_set_static_mode(rdev, FDO_PWM_MODE_STATIC_RPM);
<span class="lineNum">    6314 </span>            : 
<span class="lineNum">    6315 </span>            :         return 0;
<span class="lineNum">    6316 </span>            : }
<a name="6317"><span class="lineNum">    6317 </span>            : #endif</a>
<span class="lineNum">    6318 </span>            : 
<span class="lineNum">    6319 </span><span class="lineNoCov">          0 : static void si_fan_ctrl_set_default_mode(struct radeon_device *rdev)</span>
<span class="lineNum">    6320 </span>            : {
<span class="lineNum">    6321 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    6322 </span>            :         u32 tmp;
<span class="lineNum">    6323 </span>            : 
<span class="lineNum">    6324 </span><span class="lineNoCov">          0 :         if (!si_pi-&gt;fan_ctrl_is_in_default_mode) {</span>
<span class="lineNum">    6325 </span><span class="lineNoCov">          0 :                 tmp = RREG32(CG_FDO_CTRL2) &amp; ~FDO_PWM_MODE_MASK;</span>
<span class="lineNum">    6326 </span><span class="lineNoCov">          0 :                 tmp |= FDO_PWM_MODE(si_pi-&gt;fan_ctrl_default_mode);</span>
<span class="lineNum">    6327 </span><span class="lineNoCov">          0 :                 WREG32(CG_FDO_CTRL2, tmp);</span>
<span class="lineNum">    6328 </span>            : 
<span class="lineNum">    6329 </span><span class="lineNoCov">          0 :                 tmp = RREG32(CG_FDO_CTRL2) &amp; ~TMIN_MASK;</span>
<span class="lineNum">    6330 </span><span class="lineNoCov">          0 :                 tmp |= TMIN(si_pi-&gt;t_min);</span>
<span class="lineNum">    6331 </span><span class="lineNoCov">          0 :                 WREG32(CG_FDO_CTRL2, tmp);</span>
<span class="lineNum">    6332 </span><span class="lineNoCov">          0 :                 si_pi-&gt;fan_ctrl_is_in_default_mode = true;</span>
<span class="lineNum">    6333 </span><span class="lineNoCov">          0 :         }</span>
<a name="6334"><span class="lineNum">    6334 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6335 </span>            : 
<span class="lineNum">    6336 </span><span class="lineNoCov">          0 : static void si_thermal_start_smc_fan_control(struct radeon_device *rdev)</span>
<span class="lineNum">    6337 </span>            : {
<span class="lineNum">    6338 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.fan.ucode_fan_control) {</span>
<span class="lineNum">    6339 </span><span class="lineNoCov">          0 :                 si_fan_ctrl_start_smc_fan_control(rdev);</span>
<span class="lineNum">    6340 </span><span class="lineNoCov">          0 :                 si_fan_ctrl_set_static_mode(rdev, FDO_PWM_MODE_STATIC);</span>
<span class="lineNum">    6341 </span><span class="lineNoCov">          0 :         }</span>
<a name="6342"><span class="lineNum">    6342 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6343 </span>            : 
<span class="lineNum">    6344 </span><span class="lineNoCov">          0 : static void si_thermal_initialize(struct radeon_device *rdev)</span>
<span class="lineNum">    6345 </span>            : {
<span class="lineNum">    6346 </span>            :         u32 tmp;
<span class="lineNum">    6347 </span>            : 
<span class="lineNum">    6348 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.fan_pulses_per_revolution) {</span>
<span class="lineNum">    6349 </span><span class="lineNoCov">          0 :                 tmp = RREG32(CG_TACH_CTRL) &amp; ~EDGE_PER_REV_MASK;</span>
<span class="lineNum">    6350 </span><span class="lineNoCov">          0 :                 tmp |= EDGE_PER_REV(rdev-&gt;pm.fan_pulses_per_revolution -1);</span>
<span class="lineNum">    6351 </span><span class="lineNoCov">          0 :                 WREG32(CG_TACH_CTRL, tmp);</span>
<span class="lineNum">    6352 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    6353 </span>            : 
<span class="lineNum">    6354 </span><span class="lineNoCov">          0 :         tmp = RREG32(CG_FDO_CTRL2) &amp; ~TACH_PWM_RESP_RATE_MASK;</span>
<span class="lineNum">    6355 </span><span class="lineNoCov">          0 :         tmp |= TACH_PWM_RESP_RATE(0x28);</span>
<span class="lineNum">    6356 </span><span class="lineNoCov">          0 :         WREG32(CG_FDO_CTRL2, tmp);</span>
<a name="6357"><span class="lineNum">    6357 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6358 </span>            : 
<span class="lineNum">    6359 </span><span class="lineNoCov">          0 : static int si_thermal_start_thermal_controller(struct radeon_device *rdev)</span>
<span class="lineNum">    6360 </span>            : {
<span class="lineNum">    6361 </span>            :         int ret;
<span class="lineNum">    6362 </span>            : 
<span class="lineNum">    6363 </span><span class="lineNoCov">          0 :         si_thermal_initialize(rdev);</span>
<span class="lineNum">    6364 </span><span class="lineNoCov">          0 :         ret = si_thermal_set_temperature_range(rdev, R600_TEMP_RANGE_MIN, R600_TEMP_RANGE_MAX);</span>
<span class="lineNum">    6365 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    6366 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    6367 </span><span class="lineNoCov">          0 :         ret = si_thermal_enable_alert(rdev, true);</span>
<span class="lineNum">    6368 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    6369 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    6370 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.fan.ucode_fan_control) {</span>
<span class="lineNum">    6371 </span><span class="lineNoCov">          0 :                 ret = si_halt_smc(rdev);</span>
<span class="lineNum">    6372 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    6373 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    6374 </span><span class="lineNoCov">          0 :                 ret = si_thermal_setup_fan_table(rdev);</span>
<span class="lineNum">    6375 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    6376 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    6377 </span><span class="lineNoCov">          0 :                 ret = si_resume_smc(rdev);</span>
<span class="lineNum">    6378 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    6379 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    6380 </span><span class="lineNoCov">          0 :                 si_thermal_start_smc_fan_control(rdev);</span>
<span class="lineNum">    6381 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    6382 </span>            : 
<span class="lineNum">    6383 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="6384"><span class="lineNum">    6384 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6385 </span>            : 
<span class="lineNum">    6386 </span><span class="lineNoCov">          0 : static void si_thermal_stop_thermal_controller(struct radeon_device *rdev)</span>
<span class="lineNum">    6387 </span>            : {
<span class="lineNum">    6388 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;pm.no_fan) {</span>
<span class="lineNum">    6389 </span><span class="lineNoCov">          0 :                 si_fan_ctrl_set_default_mode(rdev);</span>
<span class="lineNum">    6390 </span><span class="lineNoCov">          0 :                 si_fan_ctrl_stop_smc_fan_control(rdev);</span>
<span class="lineNum">    6391 </span><span class="lineNoCov">          0 :         }</span>
<a name="6392"><span class="lineNum">    6392 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6393 </span>            : 
<span class="lineNum">    6394 </span><span class="lineNoCov">          0 : int si_dpm_enable(struct radeon_device *rdev)</span>
<span class="lineNum">    6395 </span>            : {
<span class="lineNum">    6396 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    6397 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    6398 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    6399 </span><span class="lineNoCov">          0 :         struct radeon_ps *boot_ps = rdev-&gt;pm.dpm.boot_ps;</span>
<span class="lineNum">    6400 </span>            :         int ret;
<span class="lineNum">    6401 </span>            : 
<span class="lineNum">    6402 </span><span class="lineNoCov">          0 :         if (si_is_smc_running(rdev))</span>
<span class="lineNum">    6403 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    6404 </span><span class="lineNoCov">          0 :         if (pi-&gt;voltage_control || si_pi-&gt;voltage_control_svi2)</span>
<span class="lineNum">    6405 </span><span class="lineNoCov">          0 :                 si_enable_voltage_control(rdev, true);</span>
<span class="lineNum">    6406 </span><span class="lineNoCov">          0 :         if (pi-&gt;mvdd_control)</span>
<span class="lineNum">    6407 </span><span class="lineNoCov">          0 :                 si_get_mvdd_configuration(rdev);</span>
<span class="lineNum">    6408 </span><span class="lineNoCov">          0 :         if (pi-&gt;voltage_control || si_pi-&gt;voltage_control_svi2) {</span>
<span class="lineNum">    6409 </span><span class="lineNoCov">          0 :                 ret = si_construct_voltage_tables(rdev);</span>
<span class="lineNum">    6410 </span><span class="lineNoCov">          0 :                 if (ret) {</span>
<span class="lineNum">    6411 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;si_construct_voltage_tables failed\n&quot;);</span>
<span class="lineNum">    6412 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    6413 </span>            :                 }
<span class="lineNum">    6414 </span>            :         }
<span class="lineNum">    6415 </span><span class="lineNoCov">          0 :         if (eg_pi-&gt;dynamic_ac_timing) {</span>
<span class="lineNum">    6416 </span><span class="lineNoCov">          0 :                 ret = si_initialize_mc_reg_table(rdev);</span>
<span class="lineNum">    6417 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    6418 </span><span class="lineNoCov">          0 :                         eg_pi-&gt;dynamic_ac_timing = false;</span>
<span class="lineNum">    6419 </span>            :         }
<span class="lineNum">    6420 </span><span class="lineNoCov">          0 :         if (pi-&gt;dynamic_ss)</span>
<span class="lineNum">    6421 </span><span class="lineNoCov">          0 :                 si_enable_spread_spectrum(rdev, true);</span>
<span class="lineNum">    6422 </span><span class="lineNoCov">          0 :         if (pi-&gt;thermal_protection)</span>
<span class="lineNum">    6423 </span><span class="lineNoCov">          0 :                 si_enable_thermal_protection(rdev, true);</span>
<span class="lineNum">    6424 </span><span class="lineNoCov">          0 :         si_setup_bsp(rdev);</span>
<span class="lineNum">    6425 </span><span class="lineNoCov">          0 :         si_program_git(rdev);</span>
<span class="lineNum">    6426 </span><span class="lineNoCov">          0 :         si_program_tp(rdev);</span>
<span class="lineNum">    6427 </span><span class="lineNoCov">          0 :         si_program_tpp(rdev);</span>
<span class="lineNum">    6428 </span><span class="lineNoCov">          0 :         si_program_sstp(rdev);</span>
<span class="lineNum">    6429 </span><span class="lineNoCov">          0 :         si_enable_display_gap(rdev);</span>
<span class="lineNum">    6430 </span><span class="lineNoCov">          0 :         si_program_vc(rdev);</span>
<span class="lineNum">    6431 </span><span class="lineNoCov">          0 :         ret = si_upload_firmware(rdev);</span>
<span class="lineNum">    6432 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    6433 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;si_upload_firmware failed\n&quot;);</span>
<span class="lineNum">    6434 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    6435 </span>            :         }
<span class="lineNum">    6436 </span><span class="lineNoCov">          0 :         ret = si_process_firmware_header(rdev);</span>
<span class="lineNum">    6437 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    6438 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;si_process_firmware_header failed\n&quot;);</span>
<span class="lineNum">    6439 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    6440 </span>            :         }
<span class="lineNum">    6441 </span><span class="lineNoCov">          0 :         ret = si_initial_switch_from_arb_f0_to_f1(rdev);</span>
<span class="lineNum">    6442 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    6443 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;si_initial_switch_from_arb_f0_to_f1 failed\n&quot;);</span>
<span class="lineNum">    6444 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    6445 </span>            :         }
<span class="lineNum">    6446 </span><span class="lineNoCov">          0 :         ret = si_init_smc_table(rdev);</span>
<span class="lineNum">    6447 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    6448 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;si_init_smc_table failed\n&quot;);</span>
<span class="lineNum">    6449 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    6450 </span>            :         }
<span class="lineNum">    6451 </span><span class="lineNoCov">          0 :         ret = si_init_smc_spll_table(rdev);</span>
<span class="lineNum">    6452 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    6453 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;si_init_smc_spll_table failed\n&quot;);</span>
<span class="lineNum">    6454 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    6455 </span>            :         }
<span class="lineNum">    6456 </span><span class="lineNoCov">          0 :         ret = si_init_arb_table_index(rdev);</span>
<span class="lineNum">    6457 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    6458 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;si_init_arb_table_index failed\n&quot;);</span>
<span class="lineNum">    6459 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    6460 </span>            :         }
<span class="lineNum">    6461 </span><span class="lineNoCov">          0 :         if (eg_pi-&gt;dynamic_ac_timing) {</span>
<span class="lineNum">    6462 </span><span class="lineNoCov">          0 :                 ret = si_populate_mc_reg_table(rdev, boot_ps);</span>
<span class="lineNum">    6463 </span><span class="lineNoCov">          0 :                 if (ret) {</span>
<span class="lineNum">    6464 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;si_populate_mc_reg_table failed\n&quot;);</span>
<span class="lineNum">    6465 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    6466 </span>            :                 }
<span class="lineNum">    6467 </span>            :         }
<span class="lineNum">    6468 </span><span class="lineNoCov">          0 :         ret = si_initialize_smc_cac_tables(rdev);</span>
<span class="lineNum">    6469 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    6470 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;si_initialize_smc_cac_tables failed\n&quot;);</span>
<span class="lineNum">    6471 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    6472 </span>            :         }
<span class="lineNum">    6473 </span><span class="lineNoCov">          0 :         ret = si_initialize_hardware_cac_manager(rdev);</span>
<span class="lineNum">    6474 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    6475 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;si_initialize_hardware_cac_manager failed\n&quot;);</span>
<span class="lineNum">    6476 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    6477 </span>            :         }
<span class="lineNum">    6478 </span><span class="lineNoCov">          0 :         ret = si_initialize_smc_dte_tables(rdev);</span>
<span class="lineNum">    6479 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    6480 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;si_initialize_smc_dte_tables failed\n&quot;);</span>
<span class="lineNum">    6481 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    6482 </span>            :         }
<span class="lineNum">    6483 </span><span class="lineNoCov">          0 :         ret = si_populate_smc_tdp_limits(rdev, boot_ps);</span>
<span class="lineNum">    6484 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    6485 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;si_populate_smc_tdp_limits failed\n&quot;);</span>
<span class="lineNum">    6486 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    6487 </span>            :         }
<span class="lineNum">    6488 </span><span class="lineNoCov">          0 :         ret = si_populate_smc_tdp_limits_2(rdev, boot_ps);</span>
<span class="lineNum">    6489 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    6490 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;si_populate_smc_tdp_limits_2 failed\n&quot;);</span>
<span class="lineNum">    6491 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    6492 </span>            :         }
<span class="lineNum">    6493 </span><span class="lineNoCov">          0 :         si_program_response_times(rdev);</span>
<span class="lineNum">    6494 </span><span class="lineNoCov">          0 :         si_program_ds_registers(rdev);</span>
<span class="lineNum">    6495 </span><span class="lineNoCov">          0 :         si_dpm_start_smc(rdev);</span>
<span class="lineNum">    6496 </span><span class="lineNoCov">          0 :         ret = si_notify_smc_display_change(rdev, false);</span>
<span class="lineNum">    6497 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    6498 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;si_notify_smc_display_change failed\n&quot;);</span>
<span class="lineNum">    6499 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    6500 </span>            :         }
<span class="lineNum">    6501 </span><span class="lineNoCov">          0 :         si_enable_sclk_control(rdev, true);</span>
<span class="lineNum">    6502 </span><span class="lineNoCov">          0 :         si_start_dpm(rdev);</span>
<span class="lineNum">    6503 </span>            : 
<span class="lineNum">    6504 </span><span class="lineNoCov">          0 :         si_enable_auto_throttle_source(rdev, RADEON_DPM_AUTO_THROTTLE_SRC_THERMAL, true);</span>
<span class="lineNum">    6505 </span>            : 
<span class="lineNum">    6506 </span><span class="lineNoCov">          0 :         si_thermal_start_thermal_controller(rdev);</span>
<span class="lineNum">    6507 </span>            : 
<span class="lineNum">    6508 </span><span class="lineNoCov">          0 :         ni_update_current_ps(rdev, boot_ps);</span>
<span class="lineNum">    6509 </span>            : 
<span class="lineNum">    6510 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="6511"><span class="lineNum">    6511 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6512 </span>            : 
<span class="lineNum">    6513 </span><span class="lineNoCov">          0 : static int si_set_temperature_range(struct radeon_device *rdev)</span>
<span class="lineNum">    6514 </span>            : {
<span class="lineNum">    6515 </span>            :         int ret;
<span class="lineNum">    6516 </span>            : 
<span class="lineNum">    6517 </span><span class="lineNoCov">          0 :         ret = si_thermal_enable_alert(rdev, false);</span>
<span class="lineNum">    6518 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    6519 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    6520 </span><span class="lineNoCov">          0 :         ret = si_thermal_set_temperature_range(rdev, R600_TEMP_RANGE_MIN, R600_TEMP_RANGE_MAX);</span>
<span class="lineNum">    6521 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    6522 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    6523 </span><span class="lineNoCov">          0 :         ret = si_thermal_enable_alert(rdev, true);</span>
<span class="lineNum">    6524 </span>            :         if (ret)
<span class="lineNum">    6525 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    6526 </span>            : 
<span class="lineNum">    6527 </span>            :         return ret;
<a name="6528"><span class="lineNum">    6528 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6529 </span>            : 
<span class="lineNum">    6530 </span><span class="lineNoCov">          0 : int si_dpm_late_enable(struct radeon_device *rdev)</span>
<span class="lineNum">    6531 </span>            : {
<span class="lineNum">    6532 </span>            :         int ret;
<span class="lineNum">    6533 </span>            : 
<span class="lineNum">    6534 </span><span class="lineNoCov">          0 :         ret = si_set_temperature_range(rdev);</span>
<span class="lineNum">    6535 </span>            :         if (ret)
<span class="lineNum">    6536 </span>            :                 return ret;
<span class="lineNum">    6537 </span>            : 
<span class="lineNum">    6538 </span>            :         return ret;
<a name="6539"><span class="lineNum">    6539 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6540 </span>            : 
<span class="lineNum">    6541 </span><span class="lineNoCov">          0 : void si_dpm_disable(struct radeon_device *rdev)</span>
<span class="lineNum">    6542 </span>            : {
<span class="lineNum">    6543 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    6544 </span><span class="lineNoCov">          0 :         struct radeon_ps *boot_ps = rdev-&gt;pm.dpm.boot_ps;</span>
<span class="lineNum">    6545 </span>            : 
<span class="lineNum">    6546 </span><span class="lineNoCov">          0 :         if (!si_is_smc_running(rdev))</span>
<span class="lineNum">    6547 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    6548 </span><span class="lineNoCov">          0 :         si_thermal_stop_thermal_controller(rdev);</span>
<span class="lineNum">    6549 </span><span class="lineNoCov">          0 :         si_disable_ulv(rdev);</span>
<span class="lineNum">    6550 </span><span class="lineNoCov">          0 :         si_clear_vc(rdev);</span>
<span class="lineNum">    6551 </span><span class="lineNoCov">          0 :         if (pi-&gt;thermal_protection)</span>
<span class="lineNum">    6552 </span><span class="lineNoCov">          0 :                 si_enable_thermal_protection(rdev, false);</span>
<span class="lineNum">    6553 </span><span class="lineNoCov">          0 :         si_enable_power_containment(rdev, boot_ps, false);</span>
<span class="lineNum">    6554 </span><span class="lineNoCov">          0 :         si_enable_smc_cac(rdev, boot_ps, false);</span>
<span class="lineNum">    6555 </span><span class="lineNoCov">          0 :         si_enable_spread_spectrum(rdev, false);</span>
<span class="lineNum">    6556 </span><span class="lineNoCov">          0 :         si_enable_auto_throttle_source(rdev, RADEON_DPM_AUTO_THROTTLE_SRC_THERMAL, false);</span>
<span class="lineNum">    6557 </span><span class="lineNoCov">          0 :         si_stop_dpm(rdev);</span>
<span class="lineNum">    6558 </span><span class="lineNoCov">          0 :         si_reset_to_default(rdev);</span>
<span class="lineNum">    6559 </span><span class="lineNoCov">          0 :         si_dpm_stop_smc(rdev);</span>
<span class="lineNum">    6560 </span><span class="lineNoCov">          0 :         si_force_switch_to_arb_f0(rdev);</span>
<span class="lineNum">    6561 </span>            : 
<span class="lineNum">    6562 </span><span class="lineNoCov">          0 :         ni_update_current_ps(rdev, boot_ps);</span>
<a name="6563"><span class="lineNum">    6563 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6564 </span>            : 
<span class="lineNum">    6565 </span><span class="lineNoCov">          0 : int si_dpm_pre_set_power_state(struct radeon_device *rdev)</span>
<span class="lineNum">    6566 </span>            : {
<span class="lineNum">    6567 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    6568 </span><span class="lineNoCov">          0 :         struct radeon_ps requested_ps = *rdev-&gt;pm.dpm.requested_ps;</span>
<span class="lineNum">    6569 </span>            :         struct radeon_ps *new_ps = &amp;requested_ps;
<span class="lineNum">    6570 </span>            : 
<span class="lineNum">    6571 </span><span class="lineNoCov">          0 :         ni_update_requested_ps(rdev, new_ps);</span>
<span class="lineNum">    6572 </span>            : 
<span class="lineNum">    6573 </span><span class="lineNoCov">          0 :         si_apply_state_adjust_rules(rdev, &amp;eg_pi-&gt;requested_rps);</span>
<span class="lineNum">    6574 </span>            : 
<span class="lineNum">    6575 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="6576"><span class="lineNum">    6576 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6577 </span>            : 
<span class="lineNum">    6578 </span><span class="lineNoCov">          0 : static int si_power_control_set_level(struct radeon_device *rdev)</span>
<span class="lineNum">    6579 </span>            : {
<span class="lineNum">    6580 </span><span class="lineNoCov">          0 :         struct radeon_ps *new_ps = rdev-&gt;pm.dpm.requested_ps;</span>
<span class="lineNum">    6581 </span>            :         int ret;
<span class="lineNum">    6582 </span>            : 
<span class="lineNum">    6583 </span><span class="lineNoCov">          0 :         ret = si_restrict_performance_levels_before_switch(rdev);</span>
<span class="lineNum">    6584 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    6585 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    6586 </span><span class="lineNoCov">          0 :         ret = si_halt_smc(rdev);</span>
<span class="lineNum">    6587 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    6588 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    6589 </span><span class="lineNoCov">          0 :         ret = si_populate_smc_tdp_limits(rdev, new_ps);</span>
<span class="lineNum">    6590 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    6591 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    6592 </span><span class="lineNoCov">          0 :         ret = si_populate_smc_tdp_limits_2(rdev, new_ps);</span>
<span class="lineNum">    6593 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    6594 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    6595 </span><span class="lineNoCov">          0 :         ret = si_resume_smc(rdev);</span>
<span class="lineNum">    6596 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    6597 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    6598 </span><span class="lineNoCov">          0 :         ret = si_set_sw_state(rdev);</span>
<span class="lineNum">    6599 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    6600 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    6601 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="6602"><span class="lineNum">    6602 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6603 </span>            : 
<span class="lineNum">    6604 </span><span class="lineNoCov">          0 : int si_dpm_set_power_state(struct radeon_device *rdev)</span>
<span class="lineNum">    6605 </span>            : {
<span class="lineNum">    6606 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    6607 </span><span class="lineNoCov">          0 :         struct radeon_ps *new_ps = &amp;eg_pi-&gt;requested_rps;</span>
<span class="lineNum">    6608 </span><span class="lineNoCov">          0 :         struct radeon_ps *old_ps = &amp;eg_pi-&gt;current_rps;</span>
<span class="lineNum">    6609 </span>            :         int ret;
<span class="lineNum">    6610 </span>            : 
<span class="lineNum">    6611 </span><span class="lineNoCov">          0 :         ret = si_disable_ulv(rdev);</span>
<span class="lineNum">    6612 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    6613 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;si_disable_ulv failed\n&quot;);</span>
<span class="lineNum">    6614 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    6615 </span>            :         }
<span class="lineNum">    6616 </span><span class="lineNoCov">          0 :         ret = si_restrict_performance_levels_before_switch(rdev);</span>
<span class="lineNum">    6617 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    6618 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;si_restrict_performance_levels_before_switch failed\n&quot;);</span>
<span class="lineNum">    6619 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    6620 </span>            :         }
<span class="lineNum">    6621 </span><span class="lineNoCov">          0 :         if (eg_pi-&gt;pcie_performance_request)</span>
<span class="lineNum">    6622 </span><span class="lineNoCov">          0 :                 si_request_link_speed_change_before_state_change(rdev, new_ps, old_ps);</span>
<span class="lineNum">    6623 </span><span class="lineNoCov">          0 :         ni_set_uvd_clock_before_set_eng_clock(rdev, new_ps, old_ps);</span>
<span class="lineNum">    6624 </span><span class="lineNoCov">          0 :         ret = si_enable_power_containment(rdev, new_ps, false);</span>
<span class="lineNum">    6625 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    6626 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;si_enable_power_containment failed\n&quot;);</span>
<span class="lineNum">    6627 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    6628 </span>            :         }
<span class="lineNum">    6629 </span><span class="lineNoCov">          0 :         ret = si_enable_smc_cac(rdev, new_ps, false);</span>
<span class="lineNum">    6630 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    6631 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;si_enable_smc_cac failed\n&quot;);</span>
<span class="lineNum">    6632 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    6633 </span>            :         }
<span class="lineNum">    6634 </span><span class="lineNoCov">          0 :         ret = si_halt_smc(rdev);</span>
<span class="lineNum">    6635 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    6636 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;si_halt_smc failed\n&quot;);</span>
<span class="lineNum">    6637 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    6638 </span>            :         }
<span class="lineNum">    6639 </span><span class="lineNoCov">          0 :         ret = si_upload_sw_state(rdev, new_ps);</span>
<span class="lineNum">    6640 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    6641 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;si_upload_sw_state failed\n&quot;);</span>
<span class="lineNum">    6642 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    6643 </span>            :         }
<span class="lineNum">    6644 </span><span class="lineNoCov">          0 :         ret = si_upload_smc_data(rdev);</span>
<span class="lineNum">    6645 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    6646 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;si_upload_smc_data failed\n&quot;);</span>
<span class="lineNum">    6647 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    6648 </span>            :         }
<span class="lineNum">    6649 </span><span class="lineNoCov">          0 :         ret = si_upload_ulv_state(rdev);</span>
<span class="lineNum">    6650 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    6651 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;si_upload_ulv_state failed\n&quot;);</span>
<span class="lineNum">    6652 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    6653 </span>            :         }
<span class="lineNum">    6654 </span><span class="lineNoCov">          0 :         if (eg_pi-&gt;dynamic_ac_timing) {</span>
<span class="lineNum">    6655 </span><span class="lineNoCov">          0 :                 ret = si_upload_mc_reg_table(rdev, new_ps);</span>
<span class="lineNum">    6656 </span><span class="lineNoCov">          0 :                 if (ret) {</span>
<span class="lineNum">    6657 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;si_upload_mc_reg_table failed\n&quot;);</span>
<span class="lineNum">    6658 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    6659 </span>            :                 }
<span class="lineNum">    6660 </span>            :         }
<span class="lineNum">    6661 </span><span class="lineNoCov">          0 :         ret = si_program_memory_timing_parameters(rdev, new_ps);</span>
<span class="lineNum">    6662 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    6663 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;si_program_memory_timing_parameters failed\n&quot;);</span>
<span class="lineNum">    6664 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    6665 </span>            :         }
<span class="lineNum">    6666 </span><span class="lineNoCov">          0 :         si_set_pcie_lane_width_in_smc(rdev, new_ps, old_ps);</span>
<span class="lineNum">    6667 </span>            : 
<span class="lineNum">    6668 </span><span class="lineNoCov">          0 :         ret = si_resume_smc(rdev);</span>
<span class="lineNum">    6669 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    6670 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;si_resume_smc failed\n&quot;);</span>
<span class="lineNum">    6671 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    6672 </span>            :         }
<span class="lineNum">    6673 </span><span class="lineNoCov">          0 :         ret = si_set_sw_state(rdev);</span>
<span class="lineNum">    6674 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    6675 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;si_set_sw_state failed\n&quot;);</span>
<span class="lineNum">    6676 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    6677 </span>            :         }
<span class="lineNum">    6678 </span><span class="lineNoCov">          0 :         ni_set_uvd_clock_after_set_eng_clock(rdev, new_ps, old_ps);</span>
<span class="lineNum">    6679 </span><span class="lineNoCov">          0 :         si_set_vce_clock(rdev, new_ps, old_ps);</span>
<span class="lineNum">    6680 </span><span class="lineNoCov">          0 :         if (eg_pi-&gt;pcie_performance_request)</span>
<span class="lineNum">    6681 </span><span class="lineNoCov">          0 :                 si_notify_link_speed_change_after_state_change(rdev, new_ps, old_ps);</span>
<span class="lineNum">    6682 </span><span class="lineNoCov">          0 :         ret = si_set_power_state_conditionally_enable_ulv(rdev, new_ps);</span>
<span class="lineNum">    6683 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    6684 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;si_set_power_state_conditionally_enable_ulv failed\n&quot;);</span>
<span class="lineNum">    6685 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    6686 </span>            :         }
<span class="lineNum">    6687 </span><span class="lineNoCov">          0 :         ret = si_enable_smc_cac(rdev, new_ps, true);</span>
<span class="lineNum">    6688 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    6689 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;si_enable_smc_cac failed\n&quot;);</span>
<span class="lineNum">    6690 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    6691 </span>            :         }
<span class="lineNum">    6692 </span><span class="lineNoCov">          0 :         ret = si_enable_power_containment(rdev, new_ps, true);</span>
<span class="lineNum">    6693 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    6694 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;si_enable_power_containment failed\n&quot;);</span>
<span class="lineNum">    6695 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    6696 </span>            :         }
<span class="lineNum">    6697 </span>            : 
<span class="lineNum">    6698 </span><span class="lineNoCov">          0 :         ret = si_power_control_set_level(rdev);</span>
<span class="lineNum">    6699 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    6700 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;si_power_control_set_level failed\n&quot;);</span>
<span class="lineNum">    6701 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    6702 </span>            :         }
<span class="lineNum">    6703 </span>            : 
<span class="lineNum">    6704 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="6705"><span class="lineNum">    6705 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6706 </span>            : 
<span class="lineNum">    6707 </span><span class="lineNoCov">          0 : void si_dpm_post_set_power_state(struct radeon_device *rdev)</span>
<span class="lineNum">    6708 </span>            : {
<span class="lineNum">    6709 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    6710 </span><span class="lineNoCov">          0 :         struct radeon_ps *new_ps = &amp;eg_pi-&gt;requested_rps;</span>
<span class="lineNum">    6711 </span>            : 
<span class="lineNum">    6712 </span><span class="lineNoCov">          0 :         ni_update_current_ps(rdev, new_ps);</span>
<span class="lineNum">    6713 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    6714 </span>            : 
<span class="lineNum">    6715 </span>            : #if 0
<span class="lineNum">    6716 </span>            : void si_dpm_reset_asic(struct radeon_device *rdev)
<span class="lineNum">    6717 </span>            : {
<span class="lineNum">    6718 </span>            :         si_restrict_performance_levels_before_switch(rdev);
<span class="lineNum">    6719 </span>            :         si_disable_ulv(rdev);
<span class="lineNum">    6720 </span>            :         si_set_boot_state(rdev);
<span class="lineNum">    6721 </span>            : }
<a name="6722"><span class="lineNum">    6722 </span>            : #endif</a>
<span class="lineNum">    6723 </span>            : 
<span class="lineNum">    6724 </span><span class="lineNoCov">          0 : void si_dpm_display_configuration_changed(struct radeon_device *rdev)</span>
<span class="lineNum">    6725 </span>            : {
<span class="lineNum">    6726 </span><span class="lineNoCov">          0 :         si_program_display_gap(rdev);</span>
<span class="lineNum">    6727 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    6728 </span>            : 
<span class="lineNum">    6729 </span>            : union power_info {
<span class="lineNum">    6730 </span>            :         struct _ATOM_POWERPLAY_INFO info;
<span class="lineNum">    6731 </span>            :         struct _ATOM_POWERPLAY_INFO_V2 info_2;
<span class="lineNum">    6732 </span>            :         struct _ATOM_POWERPLAY_INFO_V3 info_3;
<span class="lineNum">    6733 </span>            :         struct _ATOM_PPLIB_POWERPLAYTABLE pplib;
<span class="lineNum">    6734 </span>            :         struct _ATOM_PPLIB_POWERPLAYTABLE2 pplib2;
<span class="lineNum">    6735 </span>            :         struct _ATOM_PPLIB_POWERPLAYTABLE3 pplib3;
<span class="lineNum">    6736 </span>            : };
<span class="lineNum">    6737 </span>            : 
<span class="lineNum">    6738 </span>            : union pplib_clock_info {
<span class="lineNum">    6739 </span>            :         struct _ATOM_PPLIB_R600_CLOCK_INFO r600;
<span class="lineNum">    6740 </span>            :         struct _ATOM_PPLIB_RS780_CLOCK_INFO rs780;
<span class="lineNum">    6741 </span>            :         struct _ATOM_PPLIB_EVERGREEN_CLOCK_INFO evergreen;
<span class="lineNum">    6742 </span>            :         struct _ATOM_PPLIB_SUMO_CLOCK_INFO sumo;
<span class="lineNum">    6743 </span>            :         struct _ATOM_PPLIB_SI_CLOCK_INFO si;
<span class="lineNum">    6744 </span>            : };
<span class="lineNum">    6745 </span>            : 
<span class="lineNum">    6746 </span>            : union pplib_power_state {
<span class="lineNum">    6747 </span>            :         struct _ATOM_PPLIB_STATE v1;
<span class="lineNum">    6748 </span>            :         struct _ATOM_PPLIB_STATE_V2 v2;
<a name="6749"><span class="lineNum">    6749 </span>            : };</a>
<span class="lineNum">    6750 </span>            : 
<span class="lineNum">    6751 </span><span class="lineNoCov">          0 : static void si_parse_pplib_non_clock_info(struct radeon_device *rdev,</span>
<span class="lineNum">    6752 </span>            :                                           struct radeon_ps *rps,
<span class="lineNum">    6753 </span>            :                                           struct _ATOM_PPLIB_NONCLOCK_INFO *non_clock_info,
<span class="lineNum">    6754 </span>            :                                           u8 table_rev)
<span class="lineNum">    6755 </span>            : {
<span class="lineNum">    6756 </span><span class="lineNoCov">          0 :         rps-&gt;caps = le32_to_cpu(non_clock_info-&gt;ulCapsAndSettings);</span>
<span class="lineNum">    6757 </span><span class="lineNoCov">          0 :         rps-&gt;class = le16_to_cpu(non_clock_info-&gt;usClassification);</span>
<span class="lineNum">    6758 </span><span class="lineNoCov">          0 :         rps-&gt;class2 = le16_to_cpu(non_clock_info-&gt;usClassification2);</span>
<span class="lineNum">    6759 </span>            : 
<span class="lineNum">    6760 </span><span class="lineNoCov">          0 :         if (ATOM_PPLIB_NONCLOCKINFO_VER1 &lt; table_rev) {</span>
<span class="lineNum">    6761 </span><span class="lineNoCov">          0 :                 rps-&gt;vclk = le32_to_cpu(non_clock_info-&gt;ulVCLK);</span>
<span class="lineNum">    6762 </span><span class="lineNoCov">          0 :                 rps-&gt;dclk = le32_to_cpu(non_clock_info-&gt;ulDCLK);</span>
<span class="lineNum">    6763 </span><span class="lineNoCov">          0 :         } else if (r600_is_uvd_state(rps-&gt;class, rps-&gt;class2)) {</span>
<span class="lineNum">    6764 </span><span class="lineNoCov">          0 :                 rps-&gt;vclk = RV770_DEFAULT_VCLK_FREQ;</span>
<span class="lineNum">    6765 </span><span class="lineNoCov">          0 :                 rps-&gt;dclk = RV770_DEFAULT_DCLK_FREQ;</span>
<span class="lineNum">    6766 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    6767 </span><span class="lineNoCov">          0 :                 rps-&gt;vclk = 0;</span>
<span class="lineNum">    6768 </span><span class="lineNoCov">          0 :                 rps-&gt;dclk = 0;</span>
<span class="lineNum">    6769 </span>            :         }
<span class="lineNum">    6770 </span>            : 
<span class="lineNum">    6771 </span><span class="lineNoCov">          0 :         if (rps-&gt;class &amp; ATOM_PPLIB_CLASSIFICATION_BOOT)</span>
<span class="lineNum">    6772 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.boot_ps = rps;</span>
<span class="lineNum">    6773 </span><span class="lineNoCov">          0 :         if (rps-&gt;class &amp; ATOM_PPLIB_CLASSIFICATION_UVDSTATE)</span>
<span class="lineNum">    6774 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.uvd_ps = rps;</span>
<a name="6775"><span class="lineNum">    6775 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6776 </span>            : 
<span class="lineNum">    6777 </span><span class="lineNoCov">          0 : static void si_parse_pplib_clock_info(struct radeon_device *rdev,</span>
<span class="lineNum">    6778 </span>            :                                       struct radeon_ps *rps, int index,
<span class="lineNum">    6779 </span>            :                                       union pplib_clock_info *clock_info)
<span class="lineNum">    6780 </span>            : {
<span class="lineNum">    6781 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    6782 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    6783 </span><span class="lineNoCov">          0 :         struct si_power_info *si_pi = si_get_pi(rdev);</span>
<span class="lineNum">    6784 </span><span class="lineNoCov">          0 :         struct ni_ps *ps = ni_get_ps(rps);</span>
<span class="lineNum">    6785 </span><span class="lineNoCov">          0 :         u16 leakage_voltage;</span>
<span class="lineNum">    6786 </span><span class="lineNoCov">          0 :         struct rv7xx_pl *pl = &amp;ps-&gt;performance_levels[index];</span>
<span class="lineNum">    6787 </span>            :         int ret;
<span class="lineNum">    6788 </span>            : 
<span class="lineNum">    6789 </span><span class="lineNoCov">          0 :         ps-&gt;performance_level_count = index + 1;</span>
<span class="lineNum">    6790 </span>            : 
<span class="lineNum">    6791 </span><span class="lineNoCov">          0 :         pl-&gt;sclk = le16_to_cpu(clock_info-&gt;si.usEngineClockLow);</span>
<span class="lineNum">    6792 </span><span class="lineNoCov">          0 :         pl-&gt;sclk |= clock_info-&gt;si.ucEngineClockHigh &lt;&lt; 16;</span>
<span class="lineNum">    6793 </span><span class="lineNoCov">          0 :         pl-&gt;mclk = le16_to_cpu(clock_info-&gt;si.usMemoryClockLow);</span>
<span class="lineNum">    6794 </span><span class="lineNoCov">          0 :         pl-&gt;mclk |= clock_info-&gt;si.ucMemoryClockHigh &lt;&lt; 16;</span>
<span class="lineNum">    6795 </span>            : 
<span class="lineNum">    6796 </span><span class="lineNoCov">          0 :         pl-&gt;vddc = le16_to_cpu(clock_info-&gt;si.usVDDC);</span>
<span class="lineNum">    6797 </span><span class="lineNoCov">          0 :         pl-&gt;vddci = le16_to_cpu(clock_info-&gt;si.usVDDCI);</span>
<span class="lineNum">    6798 </span><span class="lineNoCov">          0 :         pl-&gt;flags = le32_to_cpu(clock_info-&gt;si.ulFlags);</span>
<span class="lineNum">    6799 </span><span class="lineNoCov">          0 :         pl-&gt;pcie_gen = r600_get_pcie_gen_support(rdev,</span>
<span class="lineNum">    6800 </span><span class="lineNoCov">          0 :                                                  si_pi-&gt;sys_pcie_mask,</span>
<span class="lineNum">    6801 </span><span class="lineNoCov">          0 :                                                  si_pi-&gt;boot_pcie_gen,</span>
<span class="lineNum">    6802 </span><span class="lineNoCov">          0 :                                                  clock_info-&gt;si.ucPCIEGen);</span>
<span class="lineNum">    6803 </span>            : 
<span class="lineNum">    6804 </span>            :         /* patch up vddc if necessary */
<span class="lineNum">    6805 </span><span class="lineNoCov">          0 :         ret = si_get_leakage_voltage_from_leakage_index(rdev, pl-&gt;vddc,</span>
<span class="lineNum">    6806 </span>            :                                                         &amp;leakage_voltage);
<span class="lineNum">    6807 </span><span class="lineNoCov">          0 :         if (ret == 0)</span>
<span class="lineNum">    6808 </span><span class="lineNoCov">          0 :                 pl-&gt;vddc = leakage_voltage;</span>
<span class="lineNum">    6809 </span>            : 
<span class="lineNum">    6810 </span><span class="lineNoCov">          0 :         if (rps-&gt;class &amp; ATOM_PPLIB_CLASSIFICATION_ACPI) {</span>
<span class="lineNum">    6811 </span><span class="lineNoCov">          0 :                 pi-&gt;acpi_vddc = pl-&gt;vddc;</span>
<span class="lineNum">    6812 </span><span class="lineNoCov">          0 :                 eg_pi-&gt;acpi_vddci = pl-&gt;vddci;</span>
<span class="lineNum">    6813 </span><span class="lineNoCov">          0 :                 si_pi-&gt;acpi_pcie_gen = pl-&gt;pcie_gen;</span>
<span class="lineNum">    6814 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    6815 </span>            : 
<span class="lineNum">    6816 </span><span class="lineNoCov">          0 :         if ((rps-&gt;class2 &amp; ATOM_PPLIB_CLASSIFICATION2_ULV) &amp;&amp;</span>
<span class="lineNum">    6817 </span><span class="lineNoCov">          0 :             index == 0) {</span>
<span class="lineNum">    6818 </span>            :                 /* XXX disable for A0 tahiti */
<span class="lineNum">    6819 </span><span class="lineNoCov">          0 :                 si_pi-&gt;ulv.supported = false;</span>
<span class="lineNum">    6820 </span><span class="lineNoCov">          0 :                 si_pi-&gt;ulv.pl = *pl;</span>
<span class="lineNum">    6821 </span><span class="lineNoCov">          0 :                 si_pi-&gt;ulv.one_pcie_lane_in_ulv = false;</span>
<span class="lineNum">    6822 </span><span class="lineNoCov">          0 :                 si_pi-&gt;ulv.volt_change_delay = SISLANDS_ULVVOLTAGECHANGEDELAY_DFLT;</span>
<span class="lineNum">    6823 </span><span class="lineNoCov">          0 :                 si_pi-&gt;ulv.cg_ulv_parameter = SISLANDS_CGULVPARAMETER_DFLT;</span>
<span class="lineNum">    6824 </span><span class="lineNoCov">          0 :                 si_pi-&gt;ulv.cg_ulv_control = SISLANDS_CGULVCONTROL_DFLT;</span>
<span class="lineNum">    6825 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    6826 </span>            : 
<span class="lineNum">    6827 </span><span class="lineNoCov">          0 :         if (pi-&gt;min_vddc_in_table &gt; pl-&gt;vddc)</span>
<span class="lineNum">    6828 </span><span class="lineNoCov">          0 :                 pi-&gt;min_vddc_in_table = pl-&gt;vddc;</span>
<span class="lineNum">    6829 </span>            : 
<span class="lineNum">    6830 </span><span class="lineNoCov">          0 :         if (pi-&gt;max_vddc_in_table &lt; pl-&gt;vddc)</span>
<span class="lineNum">    6831 </span><span class="lineNoCov">          0 :                 pi-&gt;max_vddc_in_table = pl-&gt;vddc;</span>
<span class="lineNum">    6832 </span>            : 
<span class="lineNum">    6833 </span>            :         /* patch up boot state */
<span class="lineNum">    6834 </span><span class="lineNoCov">          0 :         if (rps-&gt;class &amp; ATOM_PPLIB_CLASSIFICATION_BOOT) {</span>
<span class="lineNum">    6835 </span><span class="lineNoCov">          0 :                 u16 vddc, vddci, mvdd;</span>
<span class="lineNum">    6836 </span><span class="lineNoCov">          0 :                 radeon_atombios_get_default_voltages(rdev, &amp;vddc, &amp;vddci, &amp;mvdd);</span>
<span class="lineNum">    6837 </span><span class="lineNoCov">          0 :                 pl-&gt;mclk = rdev-&gt;clock.default_mclk;</span>
<span class="lineNum">    6838 </span><span class="lineNoCov">          0 :                 pl-&gt;sclk = rdev-&gt;clock.default_sclk;</span>
<span class="lineNum">    6839 </span><span class="lineNoCov">          0 :                 pl-&gt;vddc = vddc;</span>
<span class="lineNum">    6840 </span><span class="lineNoCov">          0 :                 pl-&gt;vddci = vddci;</span>
<span class="lineNum">    6841 </span><span class="lineNoCov">          0 :                 si_pi-&gt;mvdd_bootup_value = mvdd;</span>
<span class="lineNum">    6842 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    6843 </span>            : 
<span class="lineNum">    6844 </span><span class="lineNoCov">          0 :         if ((rps-&gt;class &amp; ATOM_PPLIB_CLASSIFICATION_UI_MASK) ==</span>
<span class="lineNum">    6845 </span>            :             ATOM_PPLIB_CLASSIFICATION_UI_PERFORMANCE) {
<span class="lineNum">    6846 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_ac.sclk = pl-&gt;sclk;</span>
<span class="lineNum">    6847 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_ac.mclk = pl-&gt;mclk;</span>
<span class="lineNum">    6848 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_ac.vddc = pl-&gt;vddc;</span>
<span class="lineNum">    6849 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_ac.vddci = pl-&gt;vddci;</span>
<span class="lineNum">    6850 </span><span class="lineNoCov">          0 :         }</span>
<a name="6851"><span class="lineNum">    6851 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6852 </span>            : 
<span class="lineNum">    6853 </span><span class="lineNoCov">          0 : static int si_parse_power_table(struct radeon_device *rdev)</span>
<span class="lineNum">    6854 </span>            : {
<span class="lineNum">    6855 </span><span class="lineNoCov">          0 :         struct radeon_mode_info *mode_info = &amp;rdev-&gt;mode_info;</span>
<span class="lineNum">    6856 </span>            :         struct _ATOM_PPLIB_NONCLOCK_INFO *non_clock_info;
<span class="lineNum">    6857 </span>            :         union pplib_power_state *power_state;
<span class="lineNum">    6858 </span>            :         int i, j, k, non_clock_array_index, clock_array_index;
<span class="lineNum">    6859 </span>            :         union pplib_clock_info *clock_info;
<span class="lineNum">    6860 </span>            :         struct _StateArray *state_array;
<span class="lineNum">    6861 </span>            :         struct _ClockInfoArray *clock_info_array;
<span class="lineNum">    6862 </span>            :         struct _NonClockInfoArray *non_clock_info_array;
<span class="lineNum">    6863 </span>            :         union power_info *power_info;
<span class="lineNum">    6864 </span>            :         int index = GetIndexIntoMasterTable(DATA, PowerPlayInfo);
<span class="lineNum">    6865 </span><span class="lineNoCov">          0 :         u16 data_offset;</span>
<span class="lineNum">    6866 </span><span class="lineNoCov">          0 :         u8 frev, crev;</span>
<span class="lineNum">    6867 </span>            :         u8 *power_state_offset;
<span class="lineNum">    6868 </span>            :         struct ni_ps *ps;
<span class="lineNum">    6869 </span>            : 
<span class="lineNum">    6870 </span><span class="lineNoCov">          0 :         if (!atom_parse_data_header(mode_info-&gt;atom_context, index, NULL,</span>
<span class="lineNum">    6871 </span>            :                                    &amp;frev, &amp;crev, &amp;data_offset))
<span class="lineNum">    6872 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    6873 </span><span class="lineNoCov">          0 :         power_info = (union power_info *)(mode_info-&gt;atom_context-&gt;bios + data_offset);</span>
<span class="lineNum">    6874 </span>            : 
<span class="lineNum">    6875 </span><span class="lineNoCov">          0 :         state_array = (struct _StateArray *)</span>
<span class="lineNum">    6876 </span><span class="lineNoCov">          0 :                 (mode_info-&gt;atom_context-&gt;bios + data_offset +</span>
<span class="lineNum">    6877 </span><span class="lineNoCov">          0 :                  le16_to_cpu(power_info-&gt;pplib.usStateArrayOffset));</span>
<span class="lineNum">    6878 </span><span class="lineNoCov">          0 :         clock_info_array = (struct _ClockInfoArray *)</span>
<span class="lineNum">    6879 </span><span class="lineNoCov">          0 :                 (mode_info-&gt;atom_context-&gt;bios + data_offset +</span>
<span class="lineNum">    6880 </span><span class="lineNoCov">          0 :                  le16_to_cpu(power_info-&gt;pplib.usClockInfoArrayOffset));</span>
<span class="lineNum">    6881 </span><span class="lineNoCov">          0 :         non_clock_info_array = (struct _NonClockInfoArray *)</span>
<span class="lineNum">    6882 </span><span class="lineNoCov">          0 :                 (mode_info-&gt;atom_context-&gt;bios + data_offset +</span>
<span class="lineNum">    6883 </span><span class="lineNoCov">          0 :                  le16_to_cpu(power_info-&gt;pplib.usNonClockInfoArrayOffset));</span>
<span class="lineNum">    6884 </span>            : 
<span class="lineNum">    6885 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.ps = kzalloc(sizeof(struct radeon_ps) *</span>
<span class="lineNum">    6886 </span><span class="lineNoCov">          0 :                                   state_array-&gt;ucNumEntries, GFP_KERNEL);</span>
<span class="lineNum">    6887 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;pm.dpm.ps)</span>
<span class="lineNum">    6888 </span><span class="lineNoCov">          0 :                 return -ENOMEM;</span>
<span class="lineNum">    6889 </span><span class="lineNoCov">          0 :         power_state_offset = (u8 *)state_array-&gt;states;</span>
<span class="lineNum">    6890 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; state_array-&gt;ucNumEntries; i++) {</span>
<span class="lineNum">    6891 </span>            :                 u8 *idx;
<span class="lineNum">    6892 </span><span class="lineNoCov">          0 :                 power_state = (union pplib_power_state *)power_state_offset;</span>
<span class="lineNum">    6893 </span><span class="lineNoCov">          0 :                 non_clock_array_index = power_state-&gt;v2.nonClockInfoIndex;</span>
<span class="lineNum">    6894 </span>            :                 non_clock_info = (struct _ATOM_PPLIB_NONCLOCK_INFO *)
<span class="lineNum">    6895 </span><span class="lineNoCov">          0 :                         &amp;non_clock_info_array-&gt;nonClockInfo[non_clock_array_index];</span>
<span class="lineNum">    6896 </span><span class="lineNoCov">          0 :                 if (!rdev-&gt;pm.power_state[i].clock_info)</span>
<span class="lineNum">    6897 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    6898 </span><span class="lineNoCov">          0 :                 ps = kzalloc(sizeof(struct ni_ps), GFP_KERNEL);</span>
<span class="lineNum">    6899 </span><span class="lineNoCov">          0 :                 if (ps == NULL) {</span>
<span class="lineNum">    6900 </span><span class="lineNoCov">          0 :                         kfree(rdev-&gt;pm.dpm.ps);</span>
<span class="lineNum">    6901 </span><span class="lineNoCov">          0 :                         return -ENOMEM;</span>
<span class="lineNum">    6902 </span>            :                 }
<span class="lineNum">    6903 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.ps[i].ps_priv = ps;</span>
<span class="lineNum">    6904 </span><span class="lineNoCov">          0 :                 si_parse_pplib_non_clock_info(rdev, &amp;rdev-&gt;pm.dpm.ps[i],</span>
<span class="lineNum">    6905 </span>            :                                               non_clock_info,
<span class="lineNum">    6906 </span><span class="lineNoCov">          0 :                                               non_clock_info_array-&gt;ucEntrySize);</span>
<span class="lineNum">    6907 </span>            :                 k = 0;
<span class="lineNum">    6908 </span><span class="lineNoCov">          0 :                 idx = (u8 *)&amp;power_state-&gt;v2.clockInfoIndex[0];</span>
<span class="lineNum">    6909 </span><span class="lineNoCov">          0 :                 for (j = 0; j &lt; power_state-&gt;v2.ucNumDPMLevels; j++) {</span>
<span class="lineNum">    6910 </span><span class="lineNoCov">          0 :                         clock_array_index = idx[j];</span>
<span class="lineNum">    6911 </span><span class="lineNoCov">          0 :                         if (clock_array_index &gt;= clock_info_array-&gt;ucNumEntries)</span>
<span class="lineNum">    6912 </span>            :                                 continue;
<span class="lineNum">    6913 </span><span class="lineNoCov">          0 :                         if (k &gt;= SISLANDS_MAX_HARDWARE_POWERLEVELS)</span>
<span class="lineNum">    6914 </span>            :                                 break;
<span class="lineNum">    6915 </span><span class="lineNoCov">          0 :                         clock_info = (union pplib_clock_info *)</span>
<span class="lineNum">    6916 </span><span class="lineNoCov">          0 :                                 ((u8 *)&amp;clock_info_array-&gt;clockInfo[0] +</span>
<span class="lineNum">    6917 </span><span class="lineNoCov">          0 :                                  (clock_array_index * clock_info_array-&gt;ucEntrySize));</span>
<span class="lineNum">    6918 </span><span class="lineNoCov">          0 :                         si_parse_pplib_clock_info(rdev,</span>
<span class="lineNum">    6919 </span><span class="lineNoCov">          0 :                                                   &amp;rdev-&gt;pm.dpm.ps[i], k,</span>
<span class="lineNum">    6920 </span>            :                                                   clock_info);
<span class="lineNum">    6921 </span><span class="lineNoCov">          0 :                         k++;</span>
<span class="lineNum">    6922 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    6923 </span><span class="lineNoCov">          0 :                 power_state_offset += 2 + power_state-&gt;v2.ucNumDPMLevels;</span>
<span class="lineNum">    6924 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    6925 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.num_ps = state_array-&gt;ucNumEntries;</span>
<span class="lineNum">    6926 </span>            : 
<span class="lineNum">    6927 </span>            :         /* fill in the vce power states */
<span class="lineNum">    6928 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; RADEON_MAX_VCE_LEVELS; i++) {</span>
<span class="lineNum">    6929 </span>            :                 u32 sclk, mclk;
<span class="lineNum">    6930 </span><span class="lineNoCov">          0 :                 clock_array_index = rdev-&gt;pm.dpm.vce_states[i].clk_idx;</span>
<span class="lineNum">    6931 </span><span class="lineNoCov">          0 :                 clock_info = (union pplib_clock_info *)</span>
<span class="lineNum">    6932 </span><span class="lineNoCov">          0 :                         &amp;clock_info_array-&gt;clockInfo[clock_array_index * clock_info_array-&gt;ucEntrySize];</span>
<span class="lineNum">    6933 </span><span class="lineNoCov">          0 :                 sclk = le16_to_cpu(clock_info-&gt;si.usEngineClockLow);</span>
<span class="lineNum">    6934 </span><span class="lineNoCov">          0 :                 sclk |= clock_info-&gt;si.ucEngineClockHigh &lt;&lt; 16;</span>
<span class="lineNum">    6935 </span><span class="lineNoCov">          0 :                 mclk = le16_to_cpu(clock_info-&gt;si.usMemoryClockLow);</span>
<span class="lineNum">    6936 </span><span class="lineNoCov">          0 :                 mclk |= clock_info-&gt;si.ucMemoryClockHigh &lt;&lt; 16;</span>
<span class="lineNum">    6937 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.vce_states[i].sclk = sclk;</span>
<span class="lineNum">    6938 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.vce_states[i].mclk = mclk;</span>
<span class="lineNum">    6939 </span>            :         }
<span class="lineNum">    6940 </span>            : 
<span class="lineNum">    6941 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="6942"><span class="lineNum">    6942 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6943 </span>            : 
<span class="lineNum">    6944 </span><span class="lineNoCov">          0 : int si_dpm_init(struct radeon_device *rdev)</span>
<span class="lineNum">    6945 </span>            : {
<span class="lineNum">    6946 </span>            :         struct rv7xx_power_info *pi;
<span class="lineNum">    6947 </span>            :         struct evergreen_power_info *eg_pi;
<span class="lineNum">    6948 </span>            :         struct ni_power_info *ni_pi;
<span class="lineNum">    6949 </span>            :         struct si_power_info *si_pi;
<span class="lineNum">    6950 </span><span class="lineNoCov">          0 :         struct atom_clock_dividers dividers;</span>
<span class="lineNum">    6951 </span>            :         int ret;
<span class="lineNum">    6952 </span><span class="lineNoCov">          0 :         u32 mask;</span>
<span class="lineNum">    6953 </span>            : 
<span class="lineNum">    6954 </span><span class="lineNoCov">          0 :         si_pi = kzalloc(sizeof(struct si_power_info), GFP_KERNEL);</span>
<span class="lineNum">    6955 </span><span class="lineNoCov">          0 :         if (si_pi == NULL)</span>
<span class="lineNum">    6956 </span><span class="lineNoCov">          0 :                 return -ENOMEM;</span>
<span class="lineNum">    6957 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.priv = si_pi;</span>
<span class="lineNum">    6958 </span><span class="lineNoCov">          0 :         ni_pi = &amp;si_pi-&gt;ni;</span>
<span class="lineNum">    6959 </span><span class="lineNoCov">          0 :         eg_pi = &amp;ni_pi-&gt;eg;</span>
<span class="lineNum">    6960 </span><span class="lineNoCov">          0 :         pi = &amp;eg_pi-&gt;rv7xx;</span>
<span class="lineNum">    6961 </span>            : 
<span class="lineNum">    6962 </span><span class="lineNoCov">          0 :         ret = drm_pcie_get_speed_cap_mask(rdev-&gt;ddev, &amp;mask);</span>
<span class="lineNum">    6963 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    6964 </span><span class="lineNoCov">          0 :                 si_pi-&gt;sys_pcie_mask = 0;</span>
<span class="lineNum">    6965 </span>            :         else
<span class="lineNum">    6966 </span><span class="lineNoCov">          0 :                 si_pi-&gt;sys_pcie_mask = mask;</span>
<span class="lineNum">    6967 </span><span class="lineNoCov">          0 :         si_pi-&gt;force_pcie_gen = RADEON_PCIE_GEN_INVALID;</span>
<span class="lineNum">    6968 </span><span class="lineNoCov">          0 :         si_pi-&gt;boot_pcie_gen = si_get_current_pcie_speed(rdev);</span>
<span class="lineNum">    6969 </span>            : 
<span class="lineNum">    6970 </span><span class="lineNoCov">          0 :         si_set_max_cu_value(rdev);</span>
<span class="lineNum">    6971 </span>            : 
<span class="lineNum">    6972 </span><span class="lineNoCov">          0 :         rv770_get_max_vddc(rdev);</span>
<span class="lineNum">    6973 </span><span class="lineNoCov">          0 :         si_get_leakage_vddc(rdev);</span>
<span class="lineNum">    6974 </span><span class="lineNoCov">          0 :         si_patch_dependency_tables_based_on_leakage(rdev);</span>
<span class="lineNum">    6975 </span>            : 
<span class="lineNum">    6976 </span><span class="lineNoCov">          0 :         pi-&gt;acpi_vddc = 0;</span>
<span class="lineNum">    6977 </span><span class="lineNoCov">          0 :         eg_pi-&gt;acpi_vddci = 0;</span>
<span class="lineNum">    6978 </span><span class="lineNoCov">          0 :         pi-&gt;min_vddc_in_table = 0;</span>
<span class="lineNum">    6979 </span><span class="lineNoCov">          0 :         pi-&gt;max_vddc_in_table = 0;</span>
<span class="lineNum">    6980 </span>            : 
<span class="lineNum">    6981 </span><span class="lineNoCov">          0 :         ret = r600_get_platform_caps(rdev);</span>
<span class="lineNum">    6982 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    6983 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    6984 </span>            : 
<span class="lineNum">    6985 </span><span class="lineNoCov">          0 :         ret = r600_parse_extended_power_table(rdev);</span>
<span class="lineNum">    6986 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    6987 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    6988 </span>            : 
<span class="lineNum">    6989 </span><span class="lineNoCov">          0 :         ret = si_parse_power_table(rdev);</span>
<span class="lineNum">    6990 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    6991 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    6992 </span>            : 
<span class="lineNum">    6993 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries =</span>
<span class="lineNum">    6994 </span><span class="lineNoCov">          0 :                 kzalloc(4 * sizeof(struct radeon_clock_voltage_dependency_entry), GFP_KERNEL);</span>
<span class="lineNum">    6995 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries) {</span>
<span class="lineNum">    6996 </span><span class="lineNoCov">          0 :                 r600_free_extended_power_table(rdev);</span>
<span class="lineNum">    6997 </span><span class="lineNoCov">          0 :                 return -ENOMEM;</span>
<span class="lineNum">    6998 </span>            :         }
<span class="lineNum">    6999 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_dispclk.count = 4;</span>
<span class="lineNum">    7000 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[0].clk = 0;</span>
<span class="lineNum">    7001 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[0].v = 0;</span>
<span class="lineNum">    7002 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[1].clk = 36000;</span>
<span class="lineNum">    7003 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[1].v = 720;</span>
<span class="lineNum">    7004 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[2].clk = 54000;</span>
<span class="lineNum">    7005 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[2].v = 810;</span>
<span class="lineNum">    7006 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[3].clk = 72000;</span>
<span class="lineNum">    7007 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[3].v = 900;</span>
<span class="lineNum">    7008 </span>            : 
<span class="lineNum">    7009 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.voltage_response_time == 0)</span>
<span class="lineNum">    7010 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.voltage_response_time = R600_VOLTAGERESPONSETIME_DFLT;</span>
<span class="lineNum">    7011 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.backbias_response_time == 0)</span>
<span class="lineNum">    7012 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.backbias_response_time = R600_BACKBIASRESPONSETIME_DFLT;</span>
<span class="lineNum">    7013 </span>            : 
<span class="lineNum">    7014 </span><span class="lineNoCov">          0 :         ret = radeon_atom_get_clock_dividers(rdev, COMPUTE_ENGINE_PLL_PARAM,</span>
<span class="lineNum">    7015 </span>            :                                              0, false, &amp;dividers);
<span class="lineNum">    7016 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    7017 </span><span class="lineNoCov">          0 :                 pi-&gt;ref_div = dividers.ref_div + 1;</span>
<span class="lineNum">    7018 </span>            :         else
<span class="lineNum">    7019 </span><span class="lineNoCov">          0 :                 pi-&gt;ref_div = R600_REFERENCEDIVIDER_DFLT;</span>
<span class="lineNum">    7020 </span>            : 
<span class="lineNum">    7021 </span><span class="lineNoCov">          0 :         eg_pi-&gt;smu_uvd_hs = false;</span>
<span class="lineNum">    7022 </span>            : 
<span class="lineNum">    7023 </span><span class="lineNoCov">          0 :         pi-&gt;mclk_strobe_mode_threshold = 40000;</span>
<span class="lineNum">    7024 </span><span class="lineNoCov">          0 :         if (si_is_special_1gb_platform(rdev))</span>
<span class="lineNum">    7025 </span><span class="lineNoCov">          0 :                 pi-&gt;mclk_stutter_mode_threshold = 0;</span>
<span class="lineNum">    7026 </span>            :         else
<span class="lineNum">    7027 </span><span class="lineNoCov">          0 :                 pi-&gt;mclk_stutter_mode_threshold = pi-&gt;mclk_strobe_mode_threshold;</span>
<span class="lineNum">    7028 </span><span class="lineNoCov">          0 :         pi-&gt;mclk_edc_enable_threshold = 40000;</span>
<span class="lineNum">    7029 </span><span class="lineNoCov">          0 :         eg_pi-&gt;mclk_edc_wr_enable_threshold = 40000;</span>
<span class="lineNum">    7030 </span>            : 
<span class="lineNum">    7031 </span><span class="lineNoCov">          0 :         ni_pi-&gt;mclk_rtt_mode_threshold = eg_pi-&gt;mclk_edc_wr_enable_threshold;</span>
<span class="lineNum">    7032 </span>            : 
<span class="lineNum">    7033 </span><span class="lineNoCov">          0 :         pi-&gt;voltage_control =</span>
<span class="lineNum">    7034 </span><span class="lineNoCov">          0 :                 radeon_atom_is_voltage_gpio(rdev, SET_VOLTAGE_TYPE_ASIC_VDDC,</span>
<span class="lineNum">    7035 </span>            :                                             VOLTAGE_OBJ_GPIO_LUT);
<span class="lineNum">    7036 </span><span class="lineNoCov">          0 :         if (!pi-&gt;voltage_control) {</span>
<span class="lineNum">    7037 </span><span class="lineNoCov">          0 :                 si_pi-&gt;voltage_control_svi2 =</span>
<span class="lineNum">    7038 </span><span class="lineNoCov">          0 :                         radeon_atom_is_voltage_gpio(rdev, SET_VOLTAGE_TYPE_ASIC_VDDC,</span>
<span class="lineNum">    7039 </span>            :                                                     VOLTAGE_OBJ_SVID2);
<span class="lineNum">    7040 </span><span class="lineNoCov">          0 :                 if (si_pi-&gt;voltage_control_svi2)</span>
<span class="lineNum">    7041 </span><span class="lineNoCov">          0 :                         radeon_atom_get_svi2_info(rdev, SET_VOLTAGE_TYPE_ASIC_VDDC,</span>
<span class="lineNum">    7042 </span><span class="lineNoCov">          0 :                                                   &amp;si_pi-&gt;svd_gpio_id, &amp;si_pi-&gt;svc_gpio_id);</span>
<span class="lineNum">    7043 </span>            :         }
<span class="lineNum">    7044 </span>            : 
<span class="lineNum">    7045 </span><span class="lineNoCov">          0 :         pi-&gt;mvdd_control =</span>
<span class="lineNum">    7046 </span><span class="lineNoCov">          0 :                 radeon_atom_is_voltage_gpio(rdev, SET_VOLTAGE_TYPE_ASIC_MVDDC,</span>
<span class="lineNum">    7047 </span>            :                                             VOLTAGE_OBJ_GPIO_LUT);
<span class="lineNum">    7048 </span>            : 
<span class="lineNum">    7049 </span><span class="lineNoCov">          0 :         eg_pi-&gt;vddci_control =</span>
<span class="lineNum">    7050 </span><span class="lineNoCov">          0 :                 radeon_atom_is_voltage_gpio(rdev, SET_VOLTAGE_TYPE_ASIC_VDDCI,</span>
<span class="lineNum">    7051 </span>            :                                             VOLTAGE_OBJ_GPIO_LUT);
<span class="lineNum">    7052 </span><span class="lineNoCov">          0 :         if (!eg_pi-&gt;vddci_control)</span>
<span class="lineNum">    7053 </span><span class="lineNoCov">          0 :                 si_pi-&gt;vddci_control_svi2 =</span>
<span class="lineNum">    7054 </span><span class="lineNoCov">          0 :                         radeon_atom_is_voltage_gpio(rdev, SET_VOLTAGE_TYPE_ASIC_VDDCI,</span>
<span class="lineNum">    7055 </span>            :                                                     VOLTAGE_OBJ_SVID2);
<span class="lineNum">    7056 </span>            : 
<span class="lineNum">    7057 </span><span class="lineNoCov">          0 :         si_pi-&gt;vddc_phase_shed_control =</span>
<span class="lineNum">    7058 </span><span class="lineNoCov">          0 :                 radeon_atom_is_voltage_gpio(rdev, SET_VOLTAGE_TYPE_ASIC_VDDC,</span>
<span class="lineNum">    7059 </span>            :                                             VOLTAGE_OBJ_PHASE_LUT);
<span class="lineNum">    7060 </span>            : 
<span class="lineNum">    7061 </span><span class="lineNoCov">          0 :         rv770_get_engine_memory_ss(rdev);</span>
<span class="lineNum">    7062 </span>            : 
<span class="lineNum">    7063 </span><span class="lineNoCov">          0 :         pi-&gt;asi = RV770_ASI_DFLT;</span>
<span class="lineNum">    7064 </span><span class="lineNoCov">          0 :         pi-&gt;pasi = CYPRESS_HASI_DFLT;</span>
<span class="lineNum">    7065 </span><span class="lineNoCov">          0 :         pi-&gt;vrc = SISLANDS_VRC_DFLT;</span>
<span class="lineNum">    7066 </span>            : 
<span class="lineNum">    7067 </span><span class="lineNoCov">          0 :         pi-&gt;gfx_clock_gating = true;</span>
<span class="lineNum">    7068 </span>            : 
<span class="lineNum">    7069 </span><span class="lineNoCov">          0 :         eg_pi-&gt;sclk_deep_sleep = true;</span>
<span class="lineNum">    7070 </span><span class="lineNoCov">          0 :         si_pi-&gt;sclk_deep_sleep_above_low = false;</span>
<span class="lineNum">    7071 </span>            : 
<span class="lineNum">    7072 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.int_thermal_type != THERMAL_TYPE_NONE)</span>
<span class="lineNum">    7073 </span><span class="lineNoCov">          0 :                 pi-&gt;thermal_protection = true;</span>
<span class="lineNum">    7074 </span>            :         else
<span class="lineNum">    7075 </span><span class="lineNoCov">          0 :                 pi-&gt;thermal_protection = false;</span>
<span class="lineNum">    7076 </span>            : 
<span class="lineNum">    7077 </span><span class="lineNoCov">          0 :         eg_pi-&gt;dynamic_ac_timing = true;</span>
<span class="lineNum">    7078 </span>            : 
<span class="lineNum">    7079 </span><span class="lineNoCov">          0 :         eg_pi-&gt;light_sleep = true;</span>
<span class="lineNum">    7080 </span>            : #if defined(CONFIG_ACPI)
<span class="lineNum">    7081 </span>            :         eg_pi-&gt;pcie_performance_request =
<span class="lineNum">    7082 </span>            :                 radeon_acpi_is_pcie_performance_request_supported(rdev);
<span class="lineNum">    7083 </span>            : #else
<span class="lineNum">    7084 </span><span class="lineNoCov">          0 :         eg_pi-&gt;pcie_performance_request = false;</span>
<span class="lineNum">    7085 </span>            : #endif
<span class="lineNum">    7086 </span>            : 
<span class="lineNum">    7087 </span><span class="lineNoCov">          0 :         si_pi-&gt;sram_end = SMC_RAM_END;</span>
<span class="lineNum">    7088 </span>            : 
<span class="lineNum">    7089 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.mclk_sclk_ratio = 4;</span>
<span class="lineNum">    7090 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.sclk_mclk_delta = 15000;</span>
<span class="lineNum">    7091 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.vddc_vddci_delta = 200;</span>
<span class="lineNum">    7092 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.valid_sclk_values.count = 0;</span>
<span class="lineNum">    7093 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.valid_sclk_values.values = NULL;</span>
<span class="lineNum">    7094 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.valid_mclk_values.count = 0;</span>
<span class="lineNum">    7095 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.valid_mclk_values.values = NULL;</span>
<span class="lineNum">    7096 </span>            : 
<span class="lineNum">    7097 </span><span class="lineNoCov">          0 :         si_initialize_powertune_defaults(rdev);</span>
<span class="lineNum">    7098 </span>            : 
<span class="lineNum">    7099 </span>            :         /* make sure dc limits are valid */
<span class="lineNum">    7100 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_dc.sclk == 0) ||</span>
<span class="lineNum">    7101 </span><span class="lineNoCov">          0 :             (rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_dc.mclk == 0))</span>
<span class="lineNum">    7102 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_dc =</span>
<span class="lineNum">    7103 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_ac;</span>
<span class="lineNum">    7104 </span>            : 
<span class="lineNum">    7105 </span><span class="lineNoCov">          0 :         si_pi-&gt;fan_ctrl_is_in_default_mode = true;</span>
<span class="lineNum">    7106 </span>            : 
<span class="lineNum">    7107 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="7108"><span class="lineNum">    7108 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    7109 </span>            : 
<span class="lineNum">    7110 </span><span class="lineNoCov">          0 : void si_dpm_fini(struct radeon_device *rdev)</span>
<span class="lineNum">    7111 </span>            : {
<span class="lineNum">    7112 </span>            :         int i;
<span class="lineNum">    7113 </span>            : 
<span class="lineNum">    7114 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;pm.dpm.num_ps; i++) {</span>
<span class="lineNum">    7115 </span><span class="lineNoCov">          0 :                 kfree(rdev-&gt;pm.dpm.ps[i].ps_priv);</span>
<span class="lineNum">    7116 </span>            :         }
<span class="lineNum">    7117 </span><span class="lineNoCov">          0 :         kfree(rdev-&gt;pm.dpm.ps);</span>
<span class="lineNum">    7118 </span><span class="lineNoCov">          0 :         kfree(rdev-&gt;pm.dpm.priv);</span>
<span class="lineNum">    7119 </span><span class="lineNoCov">          0 :         kfree(rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries);</span>
<span class="lineNum">    7120 </span><span class="lineNoCov">          0 :         r600_free_extended_power_table(rdev);</span>
<a name="7121"><span class="lineNum">    7121 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    7122 </span>            : 
<span class="lineNum">    7123 </span><span class="lineNoCov">          0 : void si_dpm_debugfs_print_current_performance_level(struct radeon_device *rdev,</span>
<span class="lineNum">    7124 </span>            :                                                     struct seq_file *m)
<span class="lineNum">    7125 </span>            : {
<span class="lineNum">    7126 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    7127 </span><span class="lineNoCov">          0 :         struct radeon_ps *rps = &amp;eg_pi-&gt;current_rps;</span>
<span class="lineNum">    7128 </span><span class="lineNoCov">          0 :         struct ni_ps *ps = ni_get_ps(rps);</span>
<span class="lineNum">    7129 </span>            :         struct rv7xx_pl *pl;
<span class="lineNum">    7130 </span>            :         u32 current_index =
<span class="lineNum">    7131 </span><span class="lineNoCov">          0 :                 (RREG32(TARGET_AND_CURRENT_PROFILE_INDEX) &amp; CURRENT_STATE_INDEX_MASK) &gt;&gt;</span>
<span class="lineNum">    7132 </span>            :                 CURRENT_STATE_INDEX_SHIFT;
<span class="lineNum">    7133 </span>            : 
<span class="lineNum">    7134 </span><span class="lineNoCov">          0 :         if (current_index &gt;= ps-&gt;performance_level_count) {</span>
<span class="lineNum">    7135 </span><span class="lineNoCov">          0 :                 seq_printf(m, &quot;invalid dpm profile %d\n&quot;, current_index);</span>
<span class="lineNum">    7136 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    7137 </span><span class="lineNoCov">          0 :                 pl = &amp;ps-&gt;performance_levels[current_index];</span>
<span class="lineNum">    7138 </span><span class="lineNoCov">          0 :                 seq_printf(m, &quot;uvd    vclk: %d dclk: %d\n&quot;, rps-&gt;vclk, rps-&gt;dclk);</span>
<span class="lineNum">    7139 </span><span class="lineNoCov">          0 :                 seq_printf(m, &quot;power level %d    sclk: %u mclk: %u vddc: %u vddci: %u pcie gen: %u\n&quot;,</span>
<span class="lineNum">    7140 </span><span class="lineNoCov">          0 :                            current_index, pl-&gt;sclk, pl-&gt;mclk, pl-&gt;vddc, pl-&gt;vddci, pl-&gt;pcie_gen + 1);</span>
<span class="lineNum">    7141 </span>            :         }
<a name="7142"><span class="lineNum">    7142 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    7143 </span>            : 
<span class="lineNum">    7144 </span><span class="lineNoCov">          0 : u32 si_dpm_get_current_sclk(struct radeon_device *rdev)</span>
<span class="lineNum">    7145 </span>            : {
<span class="lineNum">    7146 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    7147 </span><span class="lineNoCov">          0 :         struct radeon_ps *rps = &amp;eg_pi-&gt;current_rps;</span>
<span class="lineNum">    7148 </span><span class="lineNoCov">          0 :         struct ni_ps *ps = ni_get_ps(rps);</span>
<span class="lineNum">    7149 </span>            :         struct rv7xx_pl *pl;
<span class="lineNum">    7150 </span>            :         u32 current_index =
<span class="lineNum">    7151 </span><span class="lineNoCov">          0 :                 (RREG32(TARGET_AND_CURRENT_PROFILE_INDEX) &amp; CURRENT_STATE_INDEX_MASK) &gt;&gt;</span>
<span class="lineNum">    7152 </span>            :                 CURRENT_STATE_INDEX_SHIFT;
<span class="lineNum">    7153 </span>            : 
<span class="lineNum">    7154 </span><span class="lineNoCov">          0 :         if (current_index &gt;= ps-&gt;performance_level_count) {</span>
<span class="lineNum">    7155 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    7156 </span>            :         } else {
<span class="lineNum">    7157 </span><span class="lineNoCov">          0 :                 pl = &amp;ps-&gt;performance_levels[current_index];</span>
<span class="lineNum">    7158 </span><span class="lineNoCov">          0 :                 return pl-&gt;sclk;</span>
<span class="lineNum">    7159 </span>            :         }
<a name="7160"><span class="lineNum">    7160 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    7161 </span>            : 
<span class="lineNum">    7162 </span><span class="lineNoCov">          0 : u32 si_dpm_get_current_mclk(struct radeon_device *rdev)</span>
<span class="lineNum">    7163 </span>            : {
<span class="lineNum">    7164 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    7165 </span><span class="lineNoCov">          0 :         struct radeon_ps *rps = &amp;eg_pi-&gt;current_rps;</span>
<span class="lineNum">    7166 </span><span class="lineNoCov">          0 :         struct ni_ps *ps = ni_get_ps(rps);</span>
<span class="lineNum">    7167 </span>            :         struct rv7xx_pl *pl;
<span class="lineNum">    7168 </span>            :         u32 current_index =
<span class="lineNum">    7169 </span><span class="lineNoCov">          0 :                 (RREG32(TARGET_AND_CURRENT_PROFILE_INDEX) &amp; CURRENT_STATE_INDEX_MASK) &gt;&gt;</span>
<span class="lineNum">    7170 </span>            :                 CURRENT_STATE_INDEX_SHIFT;
<span class="lineNum">    7171 </span>            : 
<span class="lineNum">    7172 </span><span class="lineNoCov">          0 :         if (current_index &gt;= ps-&gt;performance_level_count) {</span>
<span class="lineNum">    7173 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    7174 </span>            :         } else {
<span class="lineNum">    7175 </span><span class="lineNoCov">          0 :                 pl = &amp;ps-&gt;performance_levels[current_index];</span>
<span class="lineNum">    7176 </span><span class="lineNoCov">          0 :                 return pl-&gt;mclk;</span>
<span class="lineNum">    7177 </span>            :         }
<span class="lineNum">    7178 </span><span class="lineNoCov">          0 : }</span>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
