set_property PACKAGE_PIN AE28 [get_ports {fe_data_p[5]}]
set_property PACKAGE_PIN AF28 [get_ports {fe_data_n[5]}]
set_property PACKAGE_PIN AG27 [get_ports {fe_data_p[4]}]
set_property PACKAGE_PIN AG28 [get_ports {fe_data_n[4]}]
set_property PACKAGE_PIN AC26 [get_ports {fe_data_p[6]}]
set_property PACKAGE_PIN AD26 [get_ports {fe_data_n[6]}]
set_property PACKAGE_PIN AE30 [get_ports {fe_data_p[3]}]
set_property PACKAGE_PIN AF30 [get_ports {fe_data_n[3]}]
set_property PACKAGE_PIN AA20 [get_ports {fe_data_p[8]}]
set_property PACKAGE_PIN AB20 [get_ports {fe_data_n[8]}]
set_property PACKAGE_PIN AD23 [get_ports {fe_data_p[15]}]
set_property PACKAGE_PIN AE24 [get_ports {fe_data_n[15]}]
set_property PACKAGE_PIN Y30 [get_ports {fe_data_p[1]}]
set_property PACKAGE_PIN AA30 [get_ports {fe_data_n[1]}]
set_property PACKAGE_PIN AB29 [get_ports {fe_data_p[2]}]
set_property PACKAGE_PIN AB30 [get_ports {fe_data_n[2]}]
set_property PACKAGE_PIN AG20 [get_ports {fe_data_p[14]}]
set_property PACKAGE_PIN AH20 [get_ports {fe_data_n[14]}]
set_property PACKAGE_PIN AG25 [get_ports {fe_data_p[11]}]
set_property PACKAGE_PIN AH25 [get_ports {fe_data_n[11]}]
set_property PACKAGE_PIN AJ22 [get_ports {fe_data_p[13]}]
set_property PACKAGE_PIN AJ23 [get_ports {fe_data_n[13]}]
set_property PACKAGE_PIN AC24 [get_ports {fe_data_p[9]}]
set_property PACKAGE_PIN AD24 [get_ports {fe_data_n[9]}]
set_property PACKAGE_PIN AE25 [get_ports {fe_data_p[10]}]
set_property PACKAGE_PIN AF25 [get_ports {fe_data_n[10]}]
set_property PACKAGE_PIN AD29 [get_ports {fe_data_p[0]}]
set_property PACKAGE_PIN AE29 [get_ports {fe_data_n[0]}]
set_property PACKAGE_PIN AF20 [get_ports {fe_data_p[12]}]
set_property PACKAGE_PIN AF21 [get_ports {fe_data_n[12]}]
set_property PACKAGE_PIN AJ27 [get_ports {fe_data_p[7]}]
set_property PACKAGE_PIN AK28 [get_ports {fe_data_n[7]}]
#Fixed polarity
#la25_p
#la25_n
#set_property PACKAGE_PIN AC26 [get_ports {ext_trig_i_p[2]}]
#set_property PACKAGE_PIN AD26 [get_ports {ext_trig_i_n[2]}]

#la29_p
#la29_n
#set_property PACKAGE_PIN AE28 [get_ports {ext_trig_i_p[1]}]
#set_property PACKAGE_PIN AF28 [get_ports {ext_trig_i_n[1]}]


#la22_p
#la22_n
#set_property PACKAGE_PIN AJ27 [get_ports {ext_trig_i_p[3]}]
#set_property PACKAGE_PIN AK28 [get_ports {ext_trig_i_n[3]}]

#la21_p
#la21_n
#set_property PACKAGE_PIN AG27 [get_ports {ext_trig_i_p[0]}]
#set_property PACKAGE_PIN AG28 [get_ports {ext_trig_i_n[0]}]

#la15_p
#la15_n

#Wrong polarity in comment
#la32_n
#la32_p

#la30_n
#la30_p

#la28_n
#la28_p

#la26_n
#la26_p

#la00_cc_n
#la00_cc_p
#set_property PACKAGE_PIN AD23 [get_ports {eudet_rst_p}]
#set_property PACKAGE_PIN AE24 [get_ports {eudet_rst_n}]

#la01_cc_n
#la01_cc_p
#set_property PACKAGE_PIN P23 [get_ports {fe_cmd_p[0]}]
#set_property PACKAGE_PIN N23 [get_ports {fe_cmd_n[0]}]

#la02_n
#la02_p
#set_property PACKAGE_PIN AF20 [get_ports {eudet_clk_p}]
#set_property PACKAGE_PIN AF21 [get_ports {eudet_clk_n}]
#set_property PACKAGE_PIN AF20 [get_ports {ext_busy_o_p}]
#set_property PACKAGE_PIN AF21 [get_ports {ext_busy_o_n}]

#la03_n
#la03_p
#set_property PACKAGE_PIN AG20 [get_ports {eudet_trig_p}]
#set_property PACKAGE_PIN AH20 [get_ports {eudet_trig_n}]
#set_property PACKAGE_PIN AG20 [get_ports {ext_trig_i_p[0]}]
#set_property PACKAGE_PIN AH20 [get_ports {ext_trig_i_n[0]}]

#la04_n
#la04_p
set_property PACKAGE_PIN AH21 [get_ports {fe_cmd_p[3]}]
set_property PACKAGE_PIN AJ21 [get_ports {fe_cmd_n[3]}]

#la06_n
#la06_p
#set_property PACKAGE_PIN AK20 [get_ports {fe_clk_p[1]}]
#set_property PACKAGE_PIN Y21 [get_ports {fe_clk_n[1]}]
#la18_cc_n
#la18_cc_p
set_property PACKAGE_PIN AD27 [get_ports {fe_clk_p[1]}]
set_property PACKAGE_PIN AD28 [get_ports {fe_clk_n[1]}]
#la33_n
#la33_p
set_property PACKAGE_PIN AC29 [get_ports {fe_cmd_p[0]}]
set_property PACKAGE_PIN AC30 [get_ports {fe_cmd_n[0]}]
#la05_n
#la05_p
set_property PACKAGE_PIN AG22 [get_ports latch_o]
set_property PACKAGE_PIN AH22 [get_ports sdi_i]




#la31_n
#la31_p
#la27_n
#la27_p
set_property PACKAGE_PIN AJ28 [get_ports {fe_clk_p[0]}]
set_property PACKAGE_PIN AJ29 [get_ports {fe_clk_n[0]}]
#la07_n
#la07_p

#la24_n
#la24_p
set_property PACKAGE_PIN AG30 [get_ports {fe_cmd_p[1]}]
set_property PACKAGE_PIN AH30 [get_ports {fe_cmd_n[1]}]

#la23_n
#la23_p
set_property PACKAGE_PIN G18 [get_ports {fe_clk_p[2]}]
set_property PACKAGE_PIN F18 [get_ports {fe_clk_n[2]}]

#la11_n
#la11_p

#la10_n
#la10_p
#set_property PACKAGE_PIN AJ24 [get_ports {fe_clk_p[2]}]
#set_property PACKAGE_PIN AK25 [get_ports {fe_clk_n[2]}]

set_property PACKAGE_PIN AK20 [get_ports {fe_clk_p[3]}]

#la08_n
#la08_p
#set_property PACKAGE_PIN AJ22 [get_ports {eudet_busy_p}]
#set_property PACKAGE_PIN AJ23 [get_ports {eudet_busy_n}]

#la09_n
#la09_p
#set_property PACKAGE_PIN G22 [get_ports {fe_data_p[7]}]
#set_property PACKAGE_PIN F23 [get_ports {fe_data_n[7]}]
#la13_n
#la13_p
set_property PACKAGE_PIN AB24 [get_ports sda_o]
set_property PACKAGE_PIN AC25 [get_ports scl_o]

#la12_p
#la12_n

#la14_n
#set_property PACKAGE_PIN T19 [get_ports {io[1]}]

#la16_n
#la16_p
set_property PACKAGE_PIN AC22 [get_ports {fe_cmd_p[2]}]
set_property PACKAGE_PIN AD22 [get_ports {fe_cmd_n[2]}]

#set_property IOSTANDARD LVDS_25 [get_ports fe_cmd_*]
#set_property SLEW FAST [get_ports fe_cmd*]

#hb09_p
#hb09_n
#set_property PACKAGE_PIN B14 [get_ports {ext_trig_i_p[0]}]
#set_property PACKAGE_PIN A14 [get_ports {ext_trig_i_n[0]}]

#ha03_p
#ha03_n
#set_property PACKAGE_PIN U17 [get_ports {ext_busy_o_p}]
#set_property PACKAGE_PIN T17 [get_ports {ext_busy_o_n}]


set_property IOSTANDARD LVDS_25 [get_ports fe_data_*]
set_property DIFF_TERM true [get_ports fe_data_*]
set_property IBUF_LOW_PWR false [get_ports fe_data_*]

set_property IOSTANDARD LVDS_25 [get_ports fe_clk_*]


set_property IOSTANDARD LVCMOS25 [get_ports scl_o]
set_property IOSTANDARD LVCMOS25 [get_ports sda_o]
set_property IOSTANDARD LVCMOS25 [get_ports latch_o]
set_property IOSTANDARD LVCMOS25 [get_ports sdi_i]


#  Rising Edge Source Synchronous Outputs
#
#  Source synchronous output interfaces can be constrained either by the max data skew
#  relative to the generated clock or by the destination device setup/hold requirements.
#
#  Max Skew Case:
#  The skew requirements for FPGA are known from system level analysis.
#
# forwarded                _____________
# clock        ___________|             |_________
#                         |
#                 bre_skew|are_skew
#                 <------>|<------>
#           ______        |        ____________
# data      ______XXXXXXXXXXXXXXXXX____________XXXXX
#
# Example of creating generated clock at clock output port
# create_generated_clock -name <gen_clock_name> -multiply_by 1 -source [get_pins <source_pin>] [get_ports <output_clock_port>]
# gen_clock_name is the name of forwarded clock here. It should be used below for defining "fwclk".


# Output Delay Constraints

# Report Timing Template
# report_timing -to [get_ports $output_ports] -max_paths 20 -nworst 1 -delay_type min_max -name src_sync_pos_out -file src_sync_pos_out.txt;












