INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Development/vivado_project/final_project/calculator1_success/calculator1_success.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
