$date
	Thu Jul 15 12:40:54 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module gateTest $end
$var wire 1 ! o7 $end
$var wire 1 " o6 $end
$var wire 1 # o5 $end
$var wire 1 $ o4 $end
$var wire 1 % o3 $end
$var wire 1 & o2 $end
$var wire 1 ' o1 $end
$var reg 1 ( a $end
$var reg 1 ) b $end
$var integer 32 * i [31:0] $end
$scope module uut $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 ' o1 $end
$var wire 1 & o2 $end
$var wire 1 % o3 $end
$var wire 1 $ o4 $end
$var wire 1 # o5 $end
$var wire 1 " o6 $end
$var wire 1 ! o7 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
0)
0(
1'
0&
0%
0$
1#
1"
1!
$end
#10
0#
0!
1&
1$
1)
b1 *
#20
0'
1(
0)
b10 *
#30
0"
1!
1%
0$
1)
b11 *
#40
b100 *
